Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jun 27 17:37:41 2019
| Host         : LAPTOP-T9IKLUT4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file interfaz_UART_VGA_timing_summary_routed.rpt -pb interfaz_UART_VGA_timing_summary_routed.pb -rpx interfaz_UART_VGA_timing_summary_routed.rpx -warn_on_violation
| Design       : interfaz_UART_VGA
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 39 register/latch pins with no clock driven by root clock pin: UART/uart_rx_ctl_i0/rx_data_rdy_reg/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: VGA/vga_sync_unit/pixel_tick_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 419 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.565        0.000                      0                  439        0.072        0.000                      0                  439        2.000        0.000                       0                   132  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                            ------------         ----------      --------------
VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_gen_clk_clk_wiz_0_0                   {0.000 10.000}       20.000          50.000          
  clkfbout_gen_clk_clk_wiz_0_0                   {0.000 4.000}        8.000           125.000         
sys_clk_pin                                      {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_gen_clk_clk_wiz_0_0                         7.205        0.000                      0                  377        0.077        0.000                      0                  377        9.500        0.000                       0                    96  
  clkfbout_gen_clk_clk_wiz_0_0                                                                                                                                                                     5.845        0.000                       0                     3  
sys_clk_pin                                            3.565        0.000                      0                   62        0.072        0.000                      0                   62        3.500        0.000                       0                    32  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
  To Clock:  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_gen_clk_clk_wiz_0_0
  To Clock:  clk_out1_gen_clk_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.205ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.205ns  (required time - arrival time)
  Source:                 VGA/conteo_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/dir_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.769ns  (logic 5.718ns (44.781%)  route 7.051ns (55.219%))
  Logic Levels:           17  (CARRY4=12 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 21.510 - 20.000 ) 
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.680     1.680    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94, routed)          1.676     1.679    VGA/clk50
    SLICE_X14Y3          FDCE                                         r  VGA/conteo_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y3          FDCE (Prop_fdce_C_Q)         0.419     2.098 r  VGA/conteo_reg[8]/Q
                         net (fo=1, routed)           0.871     2.969    VGA/conteo[8]
    SLICE_X11Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.697     3.666 r  VGA/conteo_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.666    VGA/conteo_reg[6]_i_1_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.780 r  VGA/conteo_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.780    VGA/conteo_reg[11]_i_1_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.894 r  VGA/conteo_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.894    VGA/conteo_reg[15]_i_1_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.008 r  VGA/conteo_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.008    VGA/conteo_reg[20]_i_1_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.122 r  VGA/conteo_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.122    VGA/conteo_reg[24]_i_1_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.236 r  VGA/conteo_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.236    VGA/conteo_reg[28]_i_1_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.492 r  VGA/conteo_reg[31]_i_1/O[2]
                         net (fo=74, routed)          0.958     5.450    VGA/conteo_reg[31]_i_1_n_5
    SLICE_X14Y0          LUT3 (Prop_lut3_I1_O)        0.302     5.752 r  VGA/dir[9]_i_14/O
                         net (fo=1, routed)           0.609     6.361    VGA/dir[9]_i_14_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.956 r  VGA/dir_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.956    VGA/dir_reg[9]_i_11_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.279 r  VGA/dir_reg[18]_i_15/O[1]
                         net (fo=3, routed)           1.206     8.485    VGA/dir5[6]
    SLICE_X14Y0          LUT3 (Prop_lut3_I0_O)        0.332     8.817 r  VGA/dir[17]_i_28/O
                         net (fo=4, routed)           1.127     9.944    VGA/dir[17]_i_28_n_0
    SLICE_X10Y2          LUT6 (Prop_lut6_I5_O)        0.326    10.270 r  VGA/dir[17]_i_19/O
                         net (fo=1, routed)           0.000    10.270    VGA/dir[17]_i_19_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.913 r  VGA/dir_reg[17]_i_11/O[3]
                         net (fo=3, routed)           1.145    12.058    VGA_n_22
    SLICE_X9Y6           LUT4 (Prop_lut4_I0_O)        0.307    12.365 r  dir[17]_i_7/O
                         net (fo=1, routed)           0.000    12.365    VGA/dir_reg[17]_0[3]
    SLICE_X9Y6           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.766 r  VGA/dir_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.766    VGA/dir_reg[17]_i_2_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.988 r  VGA/dir_reg[18]_i_2/O[0]
                         net (fo=1, routed)           1.135    14.123    VGA/PCIN[18]
    SLICE_X8Y5           LUT3 (Prop_lut3_I2_O)        0.325    14.448 r  VGA/dir[18]_i_1/O
                         net (fo=1, routed)           0.000    14.448    VGA/p_1_in[18]
    SLICE_X8Y5           FDRE                                         r  VGA/dir_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.490    21.490    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.313 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.912    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94, routed)          1.507    21.510    VGA/clk50
    SLICE_X8Y5           FDRE                                         r  VGA/dir_reg[18]/C
                         clock pessimism              0.105    21.615    
                         clock uncertainty           -0.080    21.535    
    SLICE_X8Y5           FDRE (Setup_fdre_C_D)        0.118    21.653    VGA/dir_reg[18]
  -------------------------------------------------------------------
                         required time                         21.653    
                         arrival time                         -14.448    
  -------------------------------------------------------------------
                         slack                                  7.205    

Slack (MET) :             7.839ns  (required time - arrival time)
  Source:                 VGA/conteo_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/dir_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.135ns  (logic 5.667ns (46.699%)  route 6.468ns (53.301%))
  Logic Levels:           16  (CARRY4=11 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 21.510 - 20.000 ) 
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.680     1.680    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94, routed)          1.676     1.679    VGA/clk50
    SLICE_X14Y3          FDCE                                         r  VGA/conteo_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y3          FDCE (Prop_fdce_C_Q)         0.419     2.098 r  VGA/conteo_reg[8]/Q
                         net (fo=1, routed)           0.871     2.969    VGA/conteo[8]
    SLICE_X11Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.697     3.666 r  VGA/conteo_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.666    VGA/conteo_reg[6]_i_1_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.780 r  VGA/conteo_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.780    VGA/conteo_reg[11]_i_1_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.894 r  VGA/conteo_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.894    VGA/conteo_reg[15]_i_1_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.008 r  VGA/conteo_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.008    VGA/conteo_reg[20]_i_1_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.122 r  VGA/conteo_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.122    VGA/conteo_reg[24]_i_1_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.236 r  VGA/conteo_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.236    VGA/conteo_reg[28]_i_1_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.492 r  VGA/conteo_reg[31]_i_1/O[2]
                         net (fo=74, routed)          0.958     5.450    VGA/conteo_reg[31]_i_1_n_5
    SLICE_X14Y0          LUT3 (Prop_lut3_I1_O)        0.302     5.752 r  VGA/dir[9]_i_14/O
                         net (fo=1, routed)           0.609     6.361    VGA/dir[9]_i_14_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.956 r  VGA/dir_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.956    VGA/dir_reg[9]_i_11_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.279 r  VGA/dir_reg[18]_i_15/O[1]
                         net (fo=3, routed)           1.206     8.485    VGA/dir5[6]
    SLICE_X14Y0          LUT3 (Prop_lut3_I0_O)        0.332     8.817 r  VGA/dir[17]_i_28/O
                         net (fo=4, routed)           1.127     9.944    VGA/dir[17]_i_28_n_0
    SLICE_X10Y2          LUT6 (Prop_lut6_I5_O)        0.326    10.270 r  VGA/dir[17]_i_19/O
                         net (fo=1, routed)           0.000    10.270    VGA/dir[17]_i_19_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.848 r  VGA/dir_reg[17]_i_11/O[2]
                         net (fo=3, routed)           1.033    11.881    VGA_n_23
    SLICE_X9Y6           LUT4 (Prop_lut4_I2_O)        0.301    12.182 r  dir[17]_i_9/O
                         net (fo=1, routed)           0.000    12.182    VGA/dir_reg[17]_0[1]
    SLICE_X9Y6           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.822 r  VGA/dir_reg[17]_i_2/O[3]
                         net (fo=1, routed)           0.664    13.486    VGA/PCIN[17]
    SLICE_X8Y6           LUT3 (Prop_lut3_I2_O)        0.328    13.814 r  VGA/dir[17]_i_1/O
                         net (fo=1, routed)           0.000    13.814    VGA/p_1_in[17]
    SLICE_X8Y6           FDRE                                         r  VGA/dir_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.490    21.490    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.313 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.912    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94, routed)          1.507    21.510    VGA/clk50
    SLICE_X8Y6           FDRE                                         r  VGA/dir_reg[17]/C
                         clock pessimism              0.105    21.615    
                         clock uncertainty           -0.080    21.535    
    SLICE_X8Y6           FDRE (Setup_fdre_C_D)        0.118    21.653    VGA/dir_reg[17]
  -------------------------------------------------------------------
                         required time                         21.653    
                         arrival time                         -13.814    
  -------------------------------------------------------------------
                         slack                                  7.839    

Slack (MET) :             8.064ns  (required time - arrival time)
  Source:                 VGA/conteo_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/dir_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.910ns  (logic 5.761ns (48.370%)  route 6.149ns (51.630%))
  Logic Levels:           18  (CARRY4=12 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 21.510 - 20.000 ) 
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.680     1.680    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94, routed)          1.676     1.679    VGA/clk50
    SLICE_X14Y3          FDCE                                         r  VGA/conteo_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y3          FDCE (Prop_fdce_C_Q)         0.419     2.098 r  VGA/conteo_reg[8]/Q
                         net (fo=1, routed)           0.871     2.969    VGA/conteo[8]
    SLICE_X11Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.697     3.666 r  VGA/conteo_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.666    VGA/conteo_reg[6]_i_1_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.780 r  VGA/conteo_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.780    VGA/conteo_reg[11]_i_1_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.894 r  VGA/conteo_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.894    VGA/conteo_reg[15]_i_1_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.008 r  VGA/conteo_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.008    VGA/conteo_reg[20]_i_1_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.122 r  VGA/conteo_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.122    VGA/conteo_reg[24]_i_1_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.236 r  VGA/conteo_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.236    VGA/conteo_reg[28]_i_1_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.492 r  VGA/conteo_reg[31]_i_1/O[2]
                         net (fo=74, routed)          0.958     5.450    VGA/conteo_reg[31]_i_1_n_5
    SLICE_X14Y0          LUT3 (Prop_lut3_I1_O)        0.302     5.752 r  VGA/dir[9]_i_14/O
                         net (fo=1, routed)           0.609     6.361    VGA/dir[9]_i_14_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.956 r  VGA/dir_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.956    VGA/dir_reg[9]_i_11_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.279 r  VGA/dir_reg[18]_i_15/O[1]
                         net (fo=3, routed)           1.206     8.485    VGA/dir5[6]
    SLICE_X14Y0          LUT3 (Prop_lut3_I0_O)        0.332     8.817 r  VGA/dir[17]_i_28/O
                         net (fo=4, routed)           0.620     9.437    VGA/dir[17]_i_28_n_0
    SLICE_X10Y1          LUT6 (Prop_lut6_I2_O)        0.326     9.763 r  VGA/dir[13]_i_34/O
                         net (fo=1, routed)           0.000     9.763    VGA/dir[13]_i_34_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    10.013 r  VGA/dir_reg[13]_i_13/O[2]
                         net (fo=2, routed)           0.790    10.803    VGA/dir_reg[13]_i_13_n_5
    SLICE_X9Y5           LUT2 (Prop_lut2_I0_O)        0.296    11.099 r  VGA/dir[13]_i_4/O
                         net (fo=2, routed)           0.281    11.379    VGA/dir[13]_i_4_n_0
    SLICE_X9Y5           LUT4 (Prop_lut4_I0_O)        0.332    11.711 r  VGA/dir[13]_i_8/O
                         net (fo=1, routed)           0.000    11.711    VGA/dir[13]_i_8_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.109 r  VGA/dir_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.109    VGA/dir_reg[13]_i_2_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.443 r  VGA/dir_reg[17]_i_2/O[1]
                         net (fo=1, routed)           0.815    13.258    VGA/PCIN[15]
    SLICE_X8Y5           LUT3 (Prop_lut3_I2_O)        0.331    13.589 r  VGA/dir[15]_i_1/O
                         net (fo=1, routed)           0.000    13.589    VGA/p_1_in[15]
    SLICE_X8Y5           FDRE                                         r  VGA/dir_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.490    21.490    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.313 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.912    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94, routed)          1.507    21.510    VGA/clk50
    SLICE_X8Y5           FDRE                                         r  VGA/dir_reg[15]/C
                         clock pessimism              0.105    21.615    
                         clock uncertainty           -0.080    21.535    
    SLICE_X8Y5           FDRE (Setup_fdre_C_D)        0.118    21.653    VGA/dir_reg[15]
  -------------------------------------------------------------------
                         required time                         21.653    
                         arrival time                         -13.589    
  -------------------------------------------------------------------
                         slack                                  8.064    

Slack (MET) :             8.076ns  (required time - arrival time)
  Source:                 VGA/conteo_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/dir_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.859ns  (logic 5.581ns (47.060%)  route 6.278ns (52.940%))
  Logic Levels:           16  (CARRY4=11 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 21.510 - 20.000 ) 
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.680     1.680    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94, routed)          1.676     1.679    VGA/clk50
    SLICE_X14Y3          FDCE                                         r  VGA/conteo_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y3          FDCE (Prop_fdce_C_Q)         0.419     2.098 r  VGA/conteo_reg[8]/Q
                         net (fo=1, routed)           0.871     2.969    VGA/conteo[8]
    SLICE_X11Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.697     3.666 r  VGA/conteo_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.666    VGA/conteo_reg[6]_i_1_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.780 r  VGA/conteo_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.780    VGA/conteo_reg[11]_i_1_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.894 r  VGA/conteo_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.894    VGA/conteo_reg[15]_i_1_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.008 r  VGA/conteo_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.008    VGA/conteo_reg[20]_i_1_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.122 r  VGA/conteo_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.122    VGA/conteo_reg[24]_i_1_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.236 r  VGA/conteo_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.236    VGA/conteo_reg[28]_i_1_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.492 r  VGA/conteo_reg[31]_i_1/O[2]
                         net (fo=74, routed)          0.958     5.450    VGA/conteo_reg[31]_i_1_n_5
    SLICE_X14Y0          LUT3 (Prop_lut3_I1_O)        0.302     5.752 r  VGA/dir[9]_i_14/O
                         net (fo=1, routed)           0.609     6.361    VGA/dir[9]_i_14_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.956 r  VGA/dir_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.956    VGA/dir_reg[9]_i_11_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.279 r  VGA/dir_reg[18]_i_15/O[1]
                         net (fo=3, routed)           1.206     8.485    VGA/dir5[6]
    SLICE_X14Y0          LUT3 (Prop_lut3_I0_O)        0.332     8.817 r  VGA/dir[17]_i_28/O
                         net (fo=4, routed)           1.127     9.944    VGA/dir[17]_i_28_n_0
    SLICE_X10Y2          LUT6 (Prop_lut6_I5_O)        0.326    10.270 r  VGA/dir[17]_i_19/O
                         net (fo=1, routed)           0.000    10.270    VGA/dir[17]_i_19_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.848 r  VGA/dir_reg[17]_i_11/O[2]
                         net (fo=3, routed)           1.033    11.881    VGA_n_23
    SLICE_X9Y6           LUT4 (Prop_lut4_I2_O)        0.301    12.182 r  dir[17]_i_9/O
                         net (fo=1, routed)           0.000    12.182    VGA/dir_reg[17]_0[1]
    SLICE_X9Y6           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.762 r  VGA/dir_reg[17]_i_2/O[2]
                         net (fo=1, routed)           0.474    13.236    VGA/PCIN[16]
    SLICE_X8Y5           LUT3 (Prop_lut3_I2_O)        0.302    13.538 r  VGA/dir[16]_i_1/O
                         net (fo=1, routed)           0.000    13.538    VGA/p_1_in[16]
    SLICE_X8Y5           FDRE                                         r  VGA/dir_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.490    21.490    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.313 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.912    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94, routed)          1.507    21.510    VGA/clk50
    SLICE_X8Y5           FDRE                                         r  VGA/dir_reg[16]/C
                         clock pessimism              0.105    21.615    
                         clock uncertainty           -0.080    21.535    
    SLICE_X8Y5           FDRE (Setup_fdre_C_D)        0.079    21.614    VGA/dir_reg[16]
  -------------------------------------------------------------------
                         required time                         21.614    
                         arrival time                         -13.538    
  -------------------------------------------------------------------
                         slack                                  8.076    

Slack (MET) :             8.512ns  (required time - arrival time)
  Source:                 VGA/conteo_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/dir_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.425ns  (logic 5.318ns (46.548%)  route 6.107ns (53.452%))
  Logic Levels:           16  (CARRY4=11 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 21.510 - 20.000 ) 
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.680     1.680    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94, routed)          1.676     1.679    VGA/clk50
    SLICE_X14Y3          FDCE                                         r  VGA/conteo_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y3          FDCE (Prop_fdce_C_Q)         0.419     2.098 r  VGA/conteo_reg[8]/Q
                         net (fo=1, routed)           0.871     2.969    VGA/conteo[8]
    SLICE_X11Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.697     3.666 r  VGA/conteo_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.666    VGA/conteo_reg[6]_i_1_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.780 r  VGA/conteo_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.780    VGA/conteo_reg[11]_i_1_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.894 r  VGA/conteo_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.894    VGA/conteo_reg[15]_i_1_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.008 r  VGA/conteo_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.008    VGA/conteo_reg[20]_i_1_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.122 r  VGA/conteo_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.122    VGA/conteo_reg[24]_i_1_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.236 r  VGA/conteo_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.236    VGA/conteo_reg[28]_i_1_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.492 r  VGA/conteo_reg[31]_i_1/O[2]
                         net (fo=74, routed)          0.958     5.450    VGA/conteo_reg[31]_i_1_n_5
    SLICE_X14Y0          LUT3 (Prop_lut3_I1_O)        0.302     5.752 r  VGA/dir[9]_i_14/O
                         net (fo=1, routed)           0.609     6.361    VGA/dir[9]_i_14_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.956 r  VGA/dir_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.956    VGA/dir_reg[9]_i_11_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.279 r  VGA/dir_reg[18]_i_15/O[1]
                         net (fo=3, routed)           1.206     8.485    VGA/dir5[6]
    SLICE_X14Y0          LUT3 (Prop_lut3_I0_O)        0.332     8.817 r  VGA/dir[17]_i_28/O
                         net (fo=4, routed)           0.620     9.437    VGA/dir[17]_i_28_n_0
    SLICE_X10Y1          LUT6 (Prop_lut6_I2_O)        0.326     9.763 r  VGA/dir[13]_i_34/O
                         net (fo=1, routed)           0.000     9.763    VGA/dir[13]_i_34_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    10.013 r  VGA/dir_reg[13]_i_13/O[2]
                         net (fo=2, routed)           0.790    10.803    VGA/dir_reg[13]_i_13_n_5
    SLICE_X9Y5           LUT2 (Prop_lut2_I0_O)        0.296    11.099 r  VGA/dir[13]_i_4/O
                         net (fo=2, routed)           0.397    11.496    VGA/dir[13]_i_4_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.646    12.142 r  VGA/dir_reg[13]_i_2/O[3]
                         net (fo=1, routed)           0.656    12.798    VGA/PCIN[13]
    SLICE_X8Y5           LUT3 (Prop_lut3_I2_O)        0.306    13.104 r  VGA/dir[13]_i_1/O
                         net (fo=1, routed)           0.000    13.104    VGA/p_1_in[13]
    SLICE_X8Y5           FDRE                                         r  VGA/dir_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.490    21.490    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.313 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.912    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94, routed)          1.507    21.510    VGA/clk50
    SLICE_X8Y5           FDRE                                         r  VGA/dir_reg[13]/C
                         clock pessimism              0.105    21.615    
                         clock uncertainty           -0.080    21.535    
    SLICE_X8Y5           FDRE (Setup_fdre_C_D)        0.081    21.616    VGA/dir_reg[13]
  -------------------------------------------------------------------
                         required time                         21.616    
                         arrival time                         -13.104    
  -------------------------------------------------------------------
                         slack                                  8.512    

Slack (MET) :             8.553ns  (required time - arrival time)
  Source:                 VGA/conteo_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/dir_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.380ns  (logic 5.617ns (49.358%)  route 5.763ns (50.642%))
  Logic Levels:           18  (CARRY4=12 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 21.510 - 20.000 ) 
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.680     1.680    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94, routed)          1.676     1.679    VGA/clk50
    SLICE_X14Y3          FDCE                                         r  VGA/conteo_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y3          FDCE (Prop_fdce_C_Q)         0.419     2.098 r  VGA/conteo_reg[8]/Q
                         net (fo=1, routed)           0.871     2.969    VGA/conteo[8]
    SLICE_X11Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.697     3.666 r  VGA/conteo_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.666    VGA/conteo_reg[6]_i_1_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.780 r  VGA/conteo_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.780    VGA/conteo_reg[11]_i_1_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.894 r  VGA/conteo_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.894    VGA/conteo_reg[15]_i_1_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.008 r  VGA/conteo_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.008    VGA/conteo_reg[20]_i_1_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.122 r  VGA/conteo_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.122    VGA/conteo_reg[24]_i_1_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.236 r  VGA/conteo_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.236    VGA/conteo_reg[28]_i_1_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.492 r  VGA/conteo_reg[31]_i_1/O[2]
                         net (fo=74, routed)          0.958     5.450    VGA/conteo_reg[31]_i_1_n_5
    SLICE_X14Y0          LUT3 (Prop_lut3_I1_O)        0.302     5.752 r  VGA/dir[9]_i_14/O
                         net (fo=1, routed)           0.609     6.361    VGA/dir[9]_i_14_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.956 r  VGA/dir_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.956    VGA/dir_reg[9]_i_11_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.279 r  VGA/dir_reg[18]_i_15/O[1]
                         net (fo=3, routed)           1.206     8.485    VGA/dir5[6]
    SLICE_X14Y0          LUT3 (Prop_lut3_I0_O)        0.332     8.817 r  VGA/dir[17]_i_28/O
                         net (fo=4, routed)           0.620     9.437    VGA/dir[17]_i_28_n_0
    SLICE_X10Y1          LUT6 (Prop_lut6_I2_O)        0.326     9.763 r  VGA/dir[13]_i_34/O
                         net (fo=1, routed)           0.000     9.763    VGA/dir[13]_i_34_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    10.013 r  VGA/dir_reg[13]_i_13/O[2]
                         net (fo=2, routed)           0.790    10.803    VGA/dir_reg[13]_i_13_n_5
    SLICE_X9Y5           LUT2 (Prop_lut2_I0_O)        0.296    11.099 r  VGA/dir[13]_i_4/O
                         net (fo=2, routed)           0.281    11.379    VGA/dir[13]_i_4_n_0
    SLICE_X9Y5           LUT4 (Prop_lut4_I0_O)        0.332    11.711 r  VGA/dir[13]_i_8/O
                         net (fo=1, routed)           0.000    11.711    VGA/dir[13]_i_8_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.109 r  VGA/dir_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.109    VGA/dir_reg[13]_i_2_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.331 r  VGA/dir_reg[17]_i_2/O[0]
                         net (fo=1, routed)           0.429    12.760    VGA/PCIN[14]
    SLICE_X8Y6           LUT3 (Prop_lut3_I2_O)        0.299    13.059 r  VGA/dir[14]_i_1/O
                         net (fo=1, routed)           0.000    13.059    VGA/p_1_in[14]
    SLICE_X8Y6           FDRE                                         r  VGA/dir_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.490    21.490    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.313 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.912    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94, routed)          1.507    21.510    VGA/clk50
    SLICE_X8Y6           FDRE                                         r  VGA/dir_reg[14]/C
                         clock pessimism              0.105    21.615    
                         clock uncertainty           -0.080    21.535    
    SLICE_X8Y6           FDRE (Setup_fdre_C_D)        0.077    21.612    VGA/dir_reg[14]
  -------------------------------------------------------------------
                         required time                         21.612    
                         arrival time                         -13.059    
  -------------------------------------------------------------------
                         slack                                  8.553    

Slack (MET) :             8.826ns  (required time - arrival time)
  Source:                 VGA/conteo_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/dir_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.107ns  (logic 5.248ns (47.251%)  route 5.859ns (52.749%))
  Logic Levels:           17  (CARRY4=11 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 21.510 - 20.000 ) 
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.680     1.680    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94, routed)          1.676     1.679    VGA/clk50
    SLICE_X14Y3          FDCE                                         r  VGA/conteo_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y3          FDCE (Prop_fdce_C_Q)         0.419     2.098 r  VGA/conteo_reg[8]/Q
                         net (fo=1, routed)           0.871     2.969    VGA/conteo[8]
    SLICE_X11Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.697     3.666 r  VGA/conteo_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.666    VGA/conteo_reg[6]_i_1_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.780 r  VGA/conteo_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.780    VGA/conteo_reg[11]_i_1_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.894 r  VGA/conteo_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.894    VGA/conteo_reg[15]_i_1_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.008 r  VGA/conteo_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.008    VGA/conteo_reg[20]_i_1_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.122 r  VGA/conteo_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.122    VGA/conteo_reg[24]_i_1_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.236 r  VGA/conteo_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.236    VGA/conteo_reg[28]_i_1_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.492 r  VGA/conteo_reg[31]_i_1/O[2]
                         net (fo=74, routed)          0.958     5.450    VGA/conteo_reg[31]_i_1_n_5
    SLICE_X14Y0          LUT3 (Prop_lut3_I1_O)        0.302     5.752 r  VGA/dir[9]_i_14/O
                         net (fo=1, routed)           0.609     6.361    VGA/dir[9]_i_14_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.956 r  VGA/dir_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.956    VGA/dir_reg[9]_i_11_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.279 r  VGA/dir_reg[18]_i_15/O[1]
                         net (fo=3, routed)           1.206     8.485    VGA/dir5[6]
    SLICE_X14Y0          LUT3 (Prop_lut3_I0_O)        0.332     8.817 r  VGA/dir[17]_i_28/O
                         net (fo=4, routed)           0.620     9.437    VGA/dir[17]_i_28_n_0
    SLICE_X10Y1          LUT6 (Prop_lut6_I2_O)        0.326     9.763 r  VGA/dir[13]_i_34/O
                         net (fo=1, routed)           0.000     9.763    VGA/dir[13]_i_34_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    10.013 r  VGA/dir_reg[13]_i_13/O[2]
                         net (fo=2, routed)           0.790    10.803    VGA/dir_reg[13]_i_13_n_5
    SLICE_X9Y5           LUT2 (Prop_lut2_I0_O)        0.296    11.099 r  VGA/dir[13]_i_4/O
                         net (fo=2, routed)           0.281    11.379    VGA/dir[13]_i_4_n_0
    SLICE_X9Y5           LUT4 (Prop_lut4_I0_O)        0.332    11.711 r  VGA/dir[13]_i_8/O
                         net (fo=1, routed)           0.000    11.711    VGA/dir[13]_i_8_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    11.959 r  VGA/dir_reg[13]_i_2/O[2]
                         net (fo=1, routed)           0.524    12.484    VGA/PCIN[12]
    SLICE_X8Y5           LUT3 (Prop_lut3_I2_O)        0.302    12.786 r  VGA/dir[12]_i_1/O
                         net (fo=1, routed)           0.000    12.786    VGA/p_1_in[12]
    SLICE_X8Y5           FDRE                                         r  VGA/dir_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.490    21.490    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.313 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.912    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94, routed)          1.507    21.510    VGA/clk50
    SLICE_X8Y5           FDRE                                         r  VGA/dir_reg[12]/C
                         clock pessimism              0.105    21.615    
                         clock uncertainty           -0.080    21.535    
    SLICE_X8Y5           FDRE (Setup_fdre_C_D)        0.077    21.612    VGA/dir_reg[12]
  -------------------------------------------------------------------
                         required time                         21.612    
                         arrival time                         -12.786    
  -------------------------------------------------------------------
                         slack                                  8.826    

Slack (MET) :             9.180ns  (required time - arrival time)
  Source:                 VGA/conteo_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/dir_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.706ns  (logic 4.131ns (38.584%)  route 6.575ns (61.416%))
  Logic Levels:           15  (CARRY4=9 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 21.510 - 20.000 ) 
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.680     1.680    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94, routed)          1.676     1.679    VGA/clk50
    SLICE_X14Y3          FDCE                                         r  VGA/conteo_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y3          FDCE (Prop_fdce_C_Q)         0.419     2.098 r  VGA/conteo_reg[8]/Q
                         net (fo=1, routed)           0.871     2.969    VGA/conteo[8]
    SLICE_X11Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.697     3.666 r  VGA/conteo_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.666    VGA/conteo_reg[6]_i_1_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.780 r  VGA/conteo_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.780    VGA/conteo_reg[11]_i_1_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.894 r  VGA/conteo_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.894    VGA/conteo_reg[15]_i_1_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.008 r  VGA/conteo_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.008    VGA/conteo_reg[20]_i_1_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.122 r  VGA/conteo_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.122    VGA/conteo_reg[24]_i_1_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.236 r  VGA/conteo_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.236    VGA/conteo_reg[28]_i_1_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.492 r  VGA/conteo_reg[31]_i_1/O[2]
                         net (fo=74, routed)          0.958     5.450    VGA/conteo_reg[31]_i_1_n_5
    SLICE_X14Y0          LUT3 (Prop_lut3_I1_O)        0.302     5.752 r  VGA/dir[9]_i_14/O
                         net (fo=1, routed)           0.609     6.361    VGA/dir[9]_i_14_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.662     7.023 r  VGA/dir_reg[9]_i_11/O[3]
                         net (fo=6, routed)           0.813     7.836    VGA/dir5[4]
    SLICE_X9Y3           LUT3 (Prop_lut3_I0_O)        0.307     8.143 r  VGA/dir[13]_i_52/O
                         net (fo=2, routed)           0.804     8.947    VGA/dir[13]_i_52_n_0
    SLICE_X9Y1           LUT6 (Prop_lut6_I2_O)        0.124     9.071 r  VGA/dir[13]_i_21/O
                         net (fo=2, routed)           0.946    10.017    VGA/dir[13]_i_21_n_0
    SLICE_X8Y4           LUT5 (Prop_lut5_I4_O)        0.124    10.141 r  VGA/dir[13]_i_6/O
                         net (fo=2, routed)           0.762    10.903    VGA/dir[13]_i_6_n_0
    SLICE_X9Y5           LUT4 (Prop_lut4_I0_O)        0.124    11.027 r  VGA/dir[13]_i_10/O
                         net (fo=1, routed)           0.000    11.027    VGA/dir[13]_i_10_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    11.274 r  VGA/dir_reg[13]_i_2/O[0]
                         net (fo=1, routed)           0.812    12.086    VGA/PCIN[10]
    SLICE_X9Y3           LUT3 (Prop_lut3_I2_O)        0.299    12.385 r  VGA/dir[10]_i_1/O
                         net (fo=1, routed)           0.000    12.385    VGA/p_1_in[10]
    SLICE_X9Y3           FDRE                                         r  VGA/dir_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.490    21.490    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.313 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.912    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94, routed)          1.507    21.510    VGA/clk50
    SLICE_X9Y3           FDRE                                         r  VGA/dir_reg[10]/C
                         clock pessimism              0.105    21.615    
                         clock uncertainty           -0.080    21.535    
    SLICE_X9Y3           FDRE (Setup_fdre_C_D)        0.031    21.566    VGA/dir_reg[10]
  -------------------------------------------------------------------
                         required time                         21.566    
                         arrival time                         -12.385    
  -------------------------------------------------------------------
                         slack                                  9.180    

Slack (MET) :             9.215ns  (required time - arrival time)
  Source:                 VGA/conteo_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/dir_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.672ns  (logic 4.312ns (40.404%)  route 6.360ns (59.596%))
  Logic Levels:           15  (CARRY4=9 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 21.510 - 20.000 ) 
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.680     1.680    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94, routed)          1.676     1.679    VGA/clk50
    SLICE_X14Y3          FDCE                                         r  VGA/conteo_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y3          FDCE (Prop_fdce_C_Q)         0.419     2.098 r  VGA/conteo_reg[8]/Q
                         net (fo=1, routed)           0.871     2.969    VGA/conteo[8]
    SLICE_X11Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.697     3.666 r  VGA/conteo_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.666    VGA/conteo_reg[6]_i_1_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.780 r  VGA/conteo_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.780    VGA/conteo_reg[11]_i_1_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.894 r  VGA/conteo_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.894    VGA/conteo_reg[15]_i_1_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.008 r  VGA/conteo_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.008    VGA/conteo_reg[20]_i_1_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.122 r  VGA/conteo_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.122    VGA/conteo_reg[24]_i_1_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.236 r  VGA/conteo_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.236    VGA/conteo_reg[28]_i_1_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.492 r  VGA/conteo_reg[31]_i_1/O[2]
                         net (fo=74, routed)          0.958     5.450    VGA/conteo_reg[31]_i_1_n_5
    SLICE_X14Y0          LUT3 (Prop_lut3_I1_O)        0.302     5.752 r  VGA/dir[9]_i_14/O
                         net (fo=1, routed)           0.609     6.361    VGA/dir[9]_i_14_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.662     7.023 r  VGA/dir_reg[9]_i_11/O[3]
                         net (fo=6, routed)           0.813     7.836    VGA/dir5[4]
    SLICE_X9Y3           LUT3 (Prop_lut3_I0_O)        0.307     8.143 r  VGA/dir[13]_i_52/O
                         net (fo=2, routed)           0.804     8.947    VGA/dir[13]_i_52_n_0
    SLICE_X9Y1           LUT6 (Prop_lut6_I2_O)        0.124     9.071 r  VGA/dir[13]_i_21/O
                         net (fo=2, routed)           0.946    10.017    VGA/dir[13]_i_21_n_0
    SLICE_X8Y4           LUT5 (Prop_lut5_I4_O)        0.124    10.141 r  VGA/dir[13]_i_6/O
                         net (fo=2, routed)           0.762    10.903    VGA/dir[13]_i_6_n_0
    SLICE_X9Y5           LUT4 (Prop_lut4_I0_O)        0.124    11.027 r  VGA/dir[13]_i_10/O
                         net (fo=1, routed)           0.000    11.027    VGA/dir[13]_i_10_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.451 r  VGA/dir_reg[13]_i_2/O[1]
                         net (fo=1, routed)           0.597    12.048    VGA/PCIN[11]
    SLICE_X9Y3           LUT3 (Prop_lut3_I2_O)        0.303    12.351 r  VGA/dir[11]_i_1/O
                         net (fo=1, routed)           0.000    12.351    VGA/p_1_in[11]
    SLICE_X9Y3           FDRE                                         r  VGA/dir_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.490    21.490    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.313 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.912    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94, routed)          1.507    21.510    VGA/clk50
    SLICE_X9Y3           FDRE                                         r  VGA/dir_reg[11]/C
                         clock pessimism              0.105    21.615    
                         clock uncertainty           -0.080    21.535    
    SLICE_X9Y3           FDRE (Setup_fdre_C_D)        0.031    21.566    VGA/dir_reg[11]
  -------------------------------------------------------------------
                         required time                         21.566    
                         arrival time                         -12.351    
  -------------------------------------------------------------------
                         slack                                  9.215    

Slack (MET) :             9.604ns  (required time - arrival time)
  Source:                 VGA/conteo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/char_add_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.544ns  (logic 3.637ns (38.107%)  route 5.907ns (61.893%))
  Logic Levels:           10  (CARRY4=5 LUT1=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 21.552 - 20.000 ) 
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.680     1.680    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94, routed)          1.681     1.684    VGA/clk50
    SLICE_X8Y3           FDCE                                         r  VGA/conteo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDCE (Prop_fdce_C_Q)         0.518     2.202 r  VGA/conteo_reg[0]/Q
                         net (fo=7, routed)           0.681     2.883    VGA/conteo[0]
    SLICE_X11Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.463 r  VGA/conteo_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.463    VGA/conteo_reg[4]_i_1_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     3.698 f  VGA/conteo_reg[6]_i_1/O[0]
                         net (fo=14, routed)          0.644     4.343    VGA/conteo_reg[6]_i_1_n_7
    SLICE_X13Y1          LUT1 (Prop_lut1_I0_O)        0.299     4.642 r  VGA/char_add_reg_i_30/O
                         net (fo=1, routed)           0.000     4.642    VGA/char_add_reg_i_30_n_0
    SLICE_X13Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.174 r  VGA/char_add_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.174    VGA/char_add_reg_i_16_n_0
    SLICE_X13Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.396 f  VGA/char_add_reg_i_22/O[0]
                         net (fo=4, routed)           1.281     6.677    VGA/char_add4[9]
    SLICE_X14Y0          LUT3 (Prop_lut3_I0_O)        0.299     6.976 f  VGA/char_add_reg_i_47/O
                         net (fo=1, routed)           0.857     7.833    VGA/char_add_reg_i_47_n_0
    SLICE_X12Y0          LUT6 (Prop_lut6_I5_O)        0.124     7.957 r  VGA/char_add_reg_i_24/O
                         net (fo=2, routed)           0.884     8.841    VGA/char_add_reg_i_24_n_0
    SLICE_X14Y2          LUT6 (Prop_lut6_I3_O)        0.124     8.965 r  VGA/char_add_reg_i_21/O
                         net (fo=2, routed)           0.509     9.474    VGA/char_add_reg_i_21_n_0
    SLICE_X15Y2          LUT5 (Prop_lut5_I4_O)        0.124     9.598 r  VGA/char_add_reg_i_10/O
                         net (fo=1, routed)           0.000     9.598    VGA/char_add_reg_i_10_n_0
    SLICE_X15Y2          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.178 r  VGA/char_add_reg_i_2/O[2]
                         net (fo=1, routed)           1.051    11.228    VGA/char_add0[10]
    RAMB18_X0Y0          RAMB18E1                                     r  VGA/char_add_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.490    21.490    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.313 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.912    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94, routed)          1.549    21.552    VGA/clk50
    RAMB18_X0Y0          RAMB18E1                                     r  VGA/char_add_reg/CLKARDCLK
                         clock pessimism              0.105    21.656    
                         clock uncertainty           -0.080    21.576    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.744    20.832    VGA/char_add_reg
  -------------------------------------------------------------------
                         required time                         20.832    
                         arrival time                         -11.228    
  -------------------------------------------------------------------
                         slack                                  9.604    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 VGA/pixel_value_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.164ns (36.581%)  route 0.284ns (63.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.548     0.548    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94, routed)          0.567     0.569    VGA/clk50
    SLICE_X8Y2           FDRE                                         r  VGA/pixel_value_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDRE (Prop_fdre_C_Q)         0.164     0.733 r  VGA/pixel_value_reg_reg[0]/Q
                         net (fo=15, routed)          0.284     1.017    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y1          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.814     0.814    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94, routed)          0.875     0.877    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.233     0.644    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     0.940    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           1.017    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 VGA/dir_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.167%)  route 0.260ns (64.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.548     0.548    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94, routed)          0.566     0.568    VGA/clk50
    SLICE_X9Y3           FDRE                                         r  VGA/dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.141     0.709 r  VGA/dir_reg[0]/Q
                         net (fo=15, routed)          0.260     0.969    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X0Y1          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.814     0.814    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94, routed)          0.875     0.877    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.233     0.644    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     0.827    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 VGA/dir_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.906%)  route 0.263ns (65.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.548     0.548    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94, routed)          0.566     0.568    VGA/clk50
    SLICE_X9Y3           FDRE                                         r  VGA/dir_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.141     0.709 r  VGA/dir_reg[11]/Q
                         net (fo=15, routed)          0.263     0.972    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X0Y1          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.814     0.814    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94, routed)          0.875     0.877    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.233     0.644    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.827    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 VGA/dir_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.164ns (39.952%)  route 0.246ns (60.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.548     0.548    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94, routed)          0.566     0.568    VGA/clk50
    SLICE_X8Y4           FDRE                                         r  VGA/dir_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.164     0.732 r  VGA/dir_reg[1]/Q
                         net (fo=15, routed)          0.246     0.978    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X0Y1          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.814     0.814    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94, routed)          0.875     0.877    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.233     0.644    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     0.827    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 VGA/dir_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.500%)  route 0.307ns (68.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.548     0.548    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94, routed)          0.566     0.568    VGA/clk50
    SLICE_X9Y3           FDRE                                         r  VGA/dir_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.141     0.709 r  VGA/dir_reg[10]/Q
                         net (fo=15, routed)          0.307     1.015    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y1          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.814     0.814    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94, routed)          0.875     0.877    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.233     0.644    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.827    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 VGA/dir_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.500%)  route 0.307ns (68.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.548     0.548    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94, routed)          0.566     0.568    VGA/clk50
    SLICE_X9Y3           FDRE                                         r  VGA/dir_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.141     0.709 r  VGA/dir_reg[7]/Q
                         net (fo=15, routed)          0.307     1.015    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X0Y1          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.814     0.814    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94, routed)          0.875     0.877    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.233     0.644    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.827    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 VGA/dir_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.164ns (36.583%)  route 0.284ns (63.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.548     0.548    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94, routed)          0.566     0.568    VGA/clk50
    SLICE_X8Y4           FDRE                                         r  VGA/dir_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.164     0.732 r  VGA/dir_reg[2]/Q
                         net (fo=15, routed)          0.284     1.016    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y1          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.814     0.814    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94, routed)          0.875     0.877    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.233     0.644    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     0.827    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 VGA/dir_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.164ns (36.344%)  route 0.287ns (63.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.548     0.548    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94, routed)          0.566     0.568    VGA/clk50
    SLICE_X8Y6           FDRE                                         r  VGA/dir_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDRE (Prop_fdre_C_Q)         0.164     0.732 r  VGA/dir_reg[14]/Q
                         net (fo=15, routed)          0.287     1.019    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[14]
    RAMB36_X0Y1          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.814     0.814    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94, routed)          0.875     0.877    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.233     0.644    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     0.827    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 VGA/dir_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.164ns (36.314%)  route 0.288ns (63.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.548     0.548    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94, routed)          0.566     0.568    VGA/clk50
    SLICE_X8Y5           FDRE                                         r  VGA/dir_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164     0.732 r  VGA/dir_reg[13]/Q
                         net (fo=15, routed)          0.288     1.019    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X0Y1          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.814     0.814    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94, routed)          0.875     0.877    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.233     0.644    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.827    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/v_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.212ns (66.805%)  route 0.105ns (33.195%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.548     0.548    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94, routed)          0.578     0.580    VGA/vga_sync_unit/CLK
    SLICE_X0Y16          FDRE                                         r  VGA/vga_sync_unit/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.164     0.744 r  VGA/vga_sync_unit/v_count_reg[1]/Q
                         net (fo=9, routed)           0.105     0.849    VGA/vga_sync_unit/pixel_y[1]
    SLICE_X1Y16          LUT5 (Prop_lut5_I1_O)        0.048     0.897 r  VGA/vga_sync_unit/v_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.897    VGA/vga_sync_unit/p_0_in__0[3]
    SLICE_X1Y16          FDRE                                         r  VGA/vga_sync_unit/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.814     0.814    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94, routed)          0.844     0.846    VGA/vga_sync_unit/CLK
    SLICE_X1Y16          FDRE                                         r  VGA/vga_sync_unit/v_count_reg[3]/C
                         clock pessimism             -0.253     0.593    
    SLICE_X1Y16          FDRE (Hold_fdre_C_D)         0.107     0.700    VGA/vga_sync_unit/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_gen_clk_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y2      VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y0      VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y2      VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y4      VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y6      VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y2      VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y0      VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y3      VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y1      VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y3      VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y33     VGA/vga_sync_unit/pixel_tick_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y5      VGA/dir_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y5      VGA/dir_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y3       VGA/dir_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y5       VGA/dir_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y5      VGA/dir_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y2       VGA/pixel_value_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X7Y4       VGA/pixeles/green_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y6       VGA/dir_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y5       VGA/dir_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y14      VGA/vga_sync_unit/h_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y14      VGA/vga_sync_unit/h_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X1Y14      VGA/vga_sync_unit/h_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X1Y14      VGA/vga_sync_unit/h_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X1Y14      VGA/vga_sync_unit/h_count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X1Y14      VGA/vga_sync_unit/h_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y14      VGA/vga_sync_unit/h_count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y14      VGA/vga_sync_unit/h_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y14      VGA/vga_sync_unit/h_count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y14      VGA/vga_sync_unit/h_count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_gen_clk_clk_wiz_0_0
  To Clock:  clkfbout_gen_clk_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_gen_clk_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.565ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.565ns  (required time - arrival time)
  Source:                 UART/uart_rx_ctl_i0/over_sample_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/bit_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.404ns  (logic 1.259ns (28.591%)  route 3.145ns (71.409%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 12.856 - 8.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.672     5.306    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X22Y3          FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y3          FDRE (Prop_fdre_C_Q)         0.456     5.762 r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[2]/Q
                         net (fo=4, routed)           1.788     7.550    UART/uart_rx_ctl_i0/over_sample_cnt_reg__0[2]
    SLICE_X22Y3          LUT4 (Prop_lut4_I1_O)        0.150     7.700 f  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4/O
                         net (fo=17, routed)          0.688     8.388    UART/uart_rx_ctl_i0/over_sample_cnt_done__2
    SLICE_X23Y5          LUT5 (Prop_lut5_I1_O)        0.321     8.709 f  UART/uart_rx_ctl_i0/bit_cnt[2]_i_3/O
                         net (fo=2, routed)           0.669     9.378    UART/uart_rx_ctl_i0/bit_cnt[2]_i_3_n_0
    SLICE_X23Y5          LUT4 (Prop_lut4_I3_O)        0.332     9.710 r  UART/uart_rx_ctl_i0/bit_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     9.710    UART/uart_rx_ctl_i0/bit_cnt[1]_i_1_n_0
    SLICE_X23Y5          FDRE                                         r  UART/uart_rx_ctl_i0/bit_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.498    12.856    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X23Y5          FDRE                                         r  UART/uart_rx_ctl_i0/bit_cnt_reg[1]/C
                         clock pessimism              0.425    13.281    
                         clock uncertainty           -0.035    13.246    
    SLICE_X23Y5          FDRE (Setup_fdre_C_D)        0.029    13.275    UART/uart_rx_ctl_i0/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         13.275    
                         arrival time                          -9.710    
  -------------------------------------------------------------------
                         slack                                  3.565    

Slack (MET) :             3.583ns  (required time - arrival time)
  Source:                 UART/uart_rx_ctl_i0/over_sample_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.432ns  (logic 1.287ns (29.042%)  route 3.145ns (70.958%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 12.856 - 8.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.672     5.306    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X22Y3          FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y3          FDRE (Prop_fdre_C_Q)         0.456     5.762 r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[2]/Q
                         net (fo=4, routed)           1.788     7.550    UART/uart_rx_ctl_i0/over_sample_cnt_reg__0[2]
    SLICE_X22Y3          LUT4 (Prop_lut4_I1_O)        0.150     7.700 f  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4/O
                         net (fo=17, routed)          0.688     8.388    UART/uart_rx_ctl_i0/over_sample_cnt_done__2
    SLICE_X23Y5          LUT5 (Prop_lut5_I1_O)        0.321     8.709 f  UART/uart_rx_ctl_i0/bit_cnt[2]_i_3/O
                         net (fo=2, routed)           0.669     9.378    UART/uart_rx_ctl_i0/bit_cnt[2]_i_3_n_0
    SLICE_X23Y5          LUT5 (Prop_lut5_I4_O)        0.360     9.738 r  UART/uart_rx_ctl_i0/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     9.738    UART/uart_rx_ctl_i0/bit_cnt[2]_i_1_n_0
    SLICE_X23Y5          FDRE                                         r  UART/uart_rx_ctl_i0/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.498    12.856    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X23Y5          FDRE                                         r  UART/uart_rx_ctl_i0/bit_cnt_reg[2]/C
                         clock pessimism              0.425    13.281    
                         clock uncertainty           -0.035    13.246    
    SLICE_X23Y5          FDRE (Setup_fdre_C_D)        0.075    13.321    UART/uart_rx_ctl_i0/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         13.321    
                         arrival time                          -9.738    
  -------------------------------------------------------------------
                         slack                                  3.583    

Slack (MET) :             3.592ns  (required time - arrival time)
  Source:                 UART/uart_rx_ctl_i0/over_sample_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/over_sample_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.146ns  (logic 0.932ns (22.481%)  route 3.214ns (77.519%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 12.856 - 8.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.672     5.306    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X22Y3          FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y3          FDRE (Prop_fdre_C_Q)         0.456     5.762 r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[2]/Q
                         net (fo=4, routed)           1.788     7.550    UART/uart_rx_ctl_i0/over_sample_cnt_reg__0[2]
    SLICE_X22Y3          LUT4 (Prop_lut4_I1_O)        0.150     7.700 f  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4/O
                         net (fo=17, routed)          0.717     8.418    UART/uart_rx_ctl_i0/over_sample_cnt_done__2
    SLICE_X23Y3          LUT5 (Prop_lut5_I1_O)        0.326     8.744 r  UART/uart_rx_ctl_i0/over_sample_cnt[3]_i_1/O
                         net (fo=4, routed)           0.708     9.452    UART/uart_rx_ctl_i0/over_sample_cnt
    SLICE_X23Y3          FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.498    12.856    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X23Y3          FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[0]/C
                         clock pessimism              0.428    13.284    
                         clock uncertainty           -0.035    13.249    
    SLICE_X23Y3          FDRE (Setup_fdre_C_CE)      -0.205    13.044    UART/uart_rx_ctl_i0/over_sample_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         13.044    
                         arrival time                          -9.452    
  -------------------------------------------------------------------
                         slack                                  3.592    

Slack (MET) :             3.722ns  (required time - arrival time)
  Source:                 UART/uart_rx_ctl_i0/over_sample_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.012ns  (logic 1.056ns (26.319%)  route 2.956ns (73.681%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 12.856 - 8.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.672     5.306    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X22Y3          FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y3          FDRE (Prop_fdre_C_Q)         0.456     5.762 f  UART/uart_rx_ctl_i0/over_sample_cnt_reg[2]/Q
                         net (fo=4, routed)           1.788     7.550    UART/uart_rx_ctl_i0/over_sample_cnt_reg__0[2]
    SLICE_X22Y3          LUT4 (Prop_lut4_I1_O)        0.150     7.700 r  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4/O
                         net (fo=17, routed)          0.383     8.084    UART/uart_rx_ctl_i0/over_sample_cnt_done__2
    SLICE_X22Y5          LUT4 (Prop_lut4_I0_O)        0.326     8.410 r  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_3/O
                         net (fo=3, routed)           0.302     8.712    UART/uart_rx_ctl_i0/p_0_in5_out
    SLICE_X22Y5          LUT6 (Prop_lut6_I1_O)        0.124     8.836 r  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1/O
                         net (fo=4, routed)           0.482     9.319    UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1_n_0
    SLICE_X23Y4          FDRE                                         r  UART/uart_rx_ctl_i0/state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.498    12.856    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X23Y4          FDRE                                         r  UART/uart_rx_ctl_i0/state_reg[0]/C
                         clock pessimism              0.425    13.281    
                         clock uncertainty           -0.035    13.246    
    SLICE_X23Y4          FDRE (Setup_fdre_C_CE)      -0.205    13.041    UART/uart_rx_ctl_i0/state_reg[0]
  -------------------------------------------------------------------
                         required time                         13.041    
                         arrival time                          -9.319    
  -------------------------------------------------------------------
                         slack                                  3.722    

Slack (MET) :             3.722ns  (required time - arrival time)
  Source:                 UART/uart_rx_ctl_i0/over_sample_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.012ns  (logic 1.056ns (26.319%)  route 2.956ns (73.681%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 12.856 - 8.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.672     5.306    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X22Y3          FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y3          FDRE (Prop_fdre_C_Q)         0.456     5.762 f  UART/uart_rx_ctl_i0/over_sample_cnt_reg[2]/Q
                         net (fo=4, routed)           1.788     7.550    UART/uart_rx_ctl_i0/over_sample_cnt_reg__0[2]
    SLICE_X22Y3          LUT4 (Prop_lut4_I1_O)        0.150     7.700 r  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4/O
                         net (fo=17, routed)          0.383     8.084    UART/uart_rx_ctl_i0/over_sample_cnt_done__2
    SLICE_X22Y5          LUT4 (Prop_lut4_I0_O)        0.326     8.410 r  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_3/O
                         net (fo=3, routed)           0.302     8.712    UART/uart_rx_ctl_i0/p_0_in5_out
    SLICE_X22Y5          LUT6 (Prop_lut6_I1_O)        0.124     8.836 r  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1/O
                         net (fo=4, routed)           0.482     9.319    UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1_n_0
    SLICE_X23Y4          FDRE                                         r  UART/uart_rx_ctl_i0/state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.498    12.856    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X23Y4          FDRE                                         r  UART/uart_rx_ctl_i0/state_reg[1]/C
                         clock pessimism              0.425    13.281    
                         clock uncertainty           -0.035    13.246    
    SLICE_X23Y4          FDRE (Setup_fdre_C_CE)      -0.205    13.041    UART/uart_rx_ctl_i0/state_reg[1]
  -------------------------------------------------------------------
                         required time                         13.041    
                         arrival time                          -9.319    
  -------------------------------------------------------------------
                         slack                                  3.722    

Slack (MET) :             3.803ns  (required time - arrival time)
  Source:                 UART/uart_rx_ctl_i0/over_sample_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.957ns  (logic 0.932ns (23.556%)  route 3.025ns (76.444%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 12.856 - 8.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.672     5.306    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X22Y3          FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y3          FDRE (Prop_fdre_C_Q)         0.456     5.762 r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[2]/Q
                         net (fo=4, routed)           1.788     7.550    UART/uart_rx_ctl_i0/over_sample_cnt_reg__0[2]
    SLICE_X22Y3          LUT4 (Prop_lut4_I1_O)        0.150     7.700 f  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4/O
                         net (fo=17, routed)          0.717     8.418    UART/uart_rx_ctl_i0/over_sample_cnt_done__2
    SLICE_X23Y3          LUT5 (Prop_lut5_I1_O)        0.326     8.744 r  UART/uart_rx_ctl_i0/over_sample_cnt[3]_i_1/O
                         net (fo=4, routed)           0.519     9.263    UART/uart_rx_ctl_i0/over_sample_cnt
    SLICE_X22Y3          FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.498    12.856    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X22Y3          FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
                         clock pessimism              0.450    13.306    
                         clock uncertainty           -0.035    13.271    
    SLICE_X22Y3          FDRE (Setup_fdre_C_CE)      -0.205    13.066    UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         13.066    
                         arrival time                          -9.263    
  -------------------------------------------------------------------
                         slack                                  3.803    

Slack (MET) :             3.803ns  (required time - arrival time)
  Source:                 UART/uart_rx_ctl_i0/over_sample_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/over_sample_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.957ns  (logic 0.932ns (23.556%)  route 3.025ns (76.444%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 12.856 - 8.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.672     5.306    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X22Y3          FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y3          FDRE (Prop_fdre_C_Q)         0.456     5.762 r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[2]/Q
                         net (fo=4, routed)           1.788     7.550    UART/uart_rx_ctl_i0/over_sample_cnt_reg__0[2]
    SLICE_X22Y3          LUT4 (Prop_lut4_I1_O)        0.150     7.700 f  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4/O
                         net (fo=17, routed)          0.717     8.418    UART/uart_rx_ctl_i0/over_sample_cnt_done__2
    SLICE_X23Y3          LUT5 (Prop_lut5_I1_O)        0.326     8.744 r  UART/uart_rx_ctl_i0/over_sample_cnt[3]_i_1/O
                         net (fo=4, routed)           0.519     9.263    UART/uart_rx_ctl_i0/over_sample_cnt
    SLICE_X22Y3          FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.498    12.856    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X22Y3          FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[2]/C
                         clock pessimism              0.450    13.306    
                         clock uncertainty           -0.035    13.271    
    SLICE_X22Y3          FDRE (Setup_fdre_C_CE)      -0.205    13.066    UART/uart_rx_ctl_i0/over_sample_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         13.066    
                         arrival time                          -9.263    
  -------------------------------------------------------------------
                         slack                                  3.803    

Slack (MET) :             3.803ns  (required time - arrival time)
  Source:                 UART/uart_rx_ctl_i0/over_sample_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/over_sample_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.957ns  (logic 0.932ns (23.556%)  route 3.025ns (76.444%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 12.856 - 8.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.672     5.306    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X22Y3          FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y3          FDRE (Prop_fdre_C_Q)         0.456     5.762 r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[2]/Q
                         net (fo=4, routed)           1.788     7.550    UART/uart_rx_ctl_i0/over_sample_cnt_reg__0[2]
    SLICE_X22Y3          LUT4 (Prop_lut4_I1_O)        0.150     7.700 f  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4/O
                         net (fo=17, routed)          0.717     8.418    UART/uart_rx_ctl_i0/over_sample_cnt_done__2
    SLICE_X23Y3          LUT5 (Prop_lut5_I1_O)        0.326     8.744 r  UART/uart_rx_ctl_i0/over_sample_cnt[3]_i_1/O
                         net (fo=4, routed)           0.519     9.263    UART/uart_rx_ctl_i0/over_sample_cnt
    SLICE_X22Y3          FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.498    12.856    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X22Y3          FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[3]/C
                         clock pessimism              0.450    13.306    
                         clock uncertainty           -0.035    13.271    
    SLICE_X22Y3          FDRE (Setup_fdre_C_CE)      -0.205    13.066    UART/uart_rx_ctl_i0/over_sample_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         13.066    
                         arrival time                          -9.263    
  -------------------------------------------------------------------
                         slack                                  3.803    

Slack (MET) :             3.879ns  (required time - arrival time)
  Source:                 UART/uart_rx_ctl_i0/over_sample_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.994ns  (logic 1.056ns (26.443%)  route 2.938ns (73.557%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 12.856 - 8.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.672     5.306    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X22Y3          FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y3          FDRE (Prop_fdre_C_Q)         0.456     5.762 f  UART/uart_rx_ctl_i0/over_sample_cnt_reg[2]/Q
                         net (fo=4, routed)           1.788     7.550    UART/uart_rx_ctl_i0/over_sample_cnt_reg__0[2]
    SLICE_X22Y3          LUT4 (Prop_lut4_I1_O)        0.150     7.700 r  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4/O
                         net (fo=17, routed)          0.383     8.084    UART/uart_rx_ctl_i0/over_sample_cnt_done__2
    SLICE_X22Y5          LUT4 (Prop_lut4_I0_O)        0.326     8.410 r  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_3/O
                         net (fo=3, routed)           0.426     8.836    UART/uart_rx_ctl_i0/p_0_in5_out
    SLICE_X23Y4          LUT4 (Prop_lut4_I2_O)        0.124     8.960 r  UART/uart_rx_ctl_i0/state[1]_i_1/O
                         net (fo=1, routed)           0.340     9.300    UART/uart_rx_ctl_i0/state[1]_i_1_n_0
    SLICE_X23Y4          FDRE                                         r  UART/uart_rx_ctl_i0/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.498    12.856    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X23Y4          FDRE                                         r  UART/uart_rx_ctl_i0/state_reg[1]/C
                         clock pessimism              0.425    13.281    
                         clock uncertainty           -0.035    13.246    
    SLICE_X23Y4          FDRE (Setup_fdre_C_D)       -0.067    13.179    UART/uart_rx_ctl_i0/state_reg[1]
  -------------------------------------------------------------------
                         required time                         13.179    
                         arrival time                          -9.300    
  -------------------------------------------------------------------
                         slack                                  3.879    

Slack (MET) :             4.002ns  (required time - arrival time)
  Source:                 UART/uart_rx_ctl_i0/over_sample_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.732ns  (logic 1.056ns (28.293%)  route 2.676ns (71.707%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 12.856 - 8.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.672     5.306    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X22Y3          FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y3          FDRE (Prop_fdre_C_Q)         0.456     5.762 f  UART/uart_rx_ctl_i0/over_sample_cnt_reg[2]/Q
                         net (fo=4, routed)           1.788     7.550    UART/uart_rx_ctl_i0/over_sample_cnt_reg__0[2]
    SLICE_X22Y3          LUT4 (Prop_lut4_I1_O)        0.150     7.700 r  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4/O
                         net (fo=17, routed)          0.383     8.084    UART/uart_rx_ctl_i0/over_sample_cnt_done__2
    SLICE_X22Y5          LUT4 (Prop_lut4_I0_O)        0.326     8.410 r  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_3/O
                         net (fo=3, routed)           0.302     8.712    UART/uart_rx_ctl_i0/p_0_in5_out
    SLICE_X22Y5          LUT6 (Prop_lut6_I1_O)        0.124     8.836 r  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1/O
                         net (fo=4, routed)           0.203     9.039    UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1_n_0
    SLICE_X22Y5          FDRE                                         r  UART/uart_rx_ctl_i0/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.498    12.856    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X22Y5          FDRE                                         r  UART/uart_rx_ctl_i0/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.425    13.281    
                         clock uncertainty           -0.035    13.246    
    SLICE_X22Y5          FDRE (Setup_fdre_C_CE)      -0.205    13.041    UART/uart_rx_ctl_i0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         13.041    
                         arrival time                          -9.039    
  -------------------------------------------------------------------
                         slack                                  4.002    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 UART/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/rx_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.209ns (45.577%)  route 0.250ns (54.423%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.562     1.440    UART/uart_baud_gen_rx_i0/sys_clk
    SLICE_X24Y4          FDRE                                         r  UART/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y4          FDRE (Prop_fdre_C_Q)         0.164     1.604 r  UART/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/Q
                         net (fo=13, routed)          0.250     1.854    UART/uart_rx_ctl_i0/baud_x16_en
    SLICE_X20Y3          LUT5 (Prop_lut5_I2_O)        0.045     1.899 r  UART/uart_rx_ctl_i0/rx_data[5]_i_1/O
                         net (fo=1, routed)           0.000     1.899    UART/uart_rx_ctl_i0/rx_data[5]_i_1_n_0
    SLICE_X20Y3          FDRE                                         r  UART/uart_rx_ctl_i0/rx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.832     1.957    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X20Y3          FDRE                                         r  UART/uart_rx_ctl_i0/rx_data_reg[5]/C
                         clock pessimism             -0.252     1.705    
    SLICE_X20Y3          FDRE (Hold_fdre_C_D)         0.121     1.826    UART/uart_rx_ctl_i0/rx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 UART/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/rx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.209ns (44.700%)  route 0.259ns (55.300%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.562     1.440    UART/uart_baud_gen_rx_i0/sys_clk
    SLICE_X24Y4          FDRE                                         r  UART/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y4          FDRE (Prop_fdre_C_Q)         0.164     1.604 r  UART/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/Q
                         net (fo=13, routed)          0.259     1.863    UART/uart_rx_ctl_i0/baud_x16_en
    SLICE_X20Y3          LUT5 (Prop_lut5_I2_O)        0.045     1.908 r  UART/uart_rx_ctl_i0/rx_data[3]_i_1/O
                         net (fo=1, routed)           0.000     1.908    UART/uart_rx_ctl_i0/rx_data[3]_i_1_n_0
    SLICE_X20Y3          FDRE                                         r  UART/uart_rx_ctl_i0/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.832     1.957    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X20Y3          FDRE                                         r  UART/uart_rx_ctl_i0/rx_data_reg[3]/C
                         clock pessimism             -0.252     1.705    
    SLICE_X20Y3          FDRE (Hold_fdre_C_D)         0.121     1.826    UART/uart_rx_ctl_i0/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 UART/meta_harden_rxd_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/rx_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.226ns (46.368%)  route 0.261ns (53.632%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.562     1.440    UART/meta_harden_rxd_i0/sys_clk
    SLICE_X25Y4          FDRE                                         r  UART/meta_harden_rxd_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y4          FDRE (Prop_fdre_C_Q)         0.128     1.568 r  UART/meta_harden_rxd_i0/signal_dst_reg/Q
                         net (fo=15, routed)          0.261     1.829    UART/uart_rx_ctl_i0/rxd_clk_rx
    SLICE_X20Y4          LUT5 (Prop_lut5_I0_O)        0.098     1.927 r  UART/uart_rx_ctl_i0/rx_data[6]_i_1/O
                         net (fo=1, routed)           0.000     1.927    UART/uart_rx_ctl_i0/rx_data[6]_i_1_n_0
    SLICE_X20Y4          FDRE                                         r  UART/uart_rx_ctl_i0/rx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.832     1.957    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X20Y4          FDRE                                         r  UART/uart_rx_ctl_i0/rx_data_reg[6]/C
                         clock pessimism             -0.252     1.705    
    SLICE_X20Y4          FDRE (Hold_fdre_C_D)         0.121     1.826    UART/uart_rx_ctl_i0/rx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 meta_harden_rst_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/rx_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.928%)  route 0.275ns (66.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.562     1.440    meta_harden_rst_i0/sys_clk
    SLICE_X23Y6          FDRE                                         r  meta_harden_rst_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_fdre_C_Q)         0.141     1.581 r  meta_harden_rst_i0/signal_dst_reg/Q
                         net (fo=28, routed)          0.275     1.856    UART/uart_rx_ctl_i0/rst_clk_rx
    SLICE_X20Y4          FDRE                                         r  UART/uart_rx_ctl_i0/rx_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.832     1.957    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X20Y4          FDRE                                         r  UART/uart_rx_ctl_i0/rx_data_reg[2]/C
                         clock pessimism             -0.252     1.705    
    SLICE_X20Y4          FDRE (Hold_fdre_C_R)         0.009     1.714    UART/uart_rx_ctl_i0/rx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 meta_harden_rst_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/rx_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.928%)  route 0.275ns (66.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.562     1.440    meta_harden_rst_i0/sys_clk
    SLICE_X23Y6          FDRE                                         r  meta_harden_rst_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_fdre_C_Q)         0.141     1.581 r  meta_harden_rst_i0/signal_dst_reg/Q
                         net (fo=28, routed)          0.275     1.856    UART/uart_rx_ctl_i0/rst_clk_rx
    SLICE_X20Y4          FDRE                                         r  UART/uart_rx_ctl_i0/rx_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.832     1.957    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X20Y4          FDRE                                         r  UART/uart_rx_ctl_i0/rx_data_reg[4]/C
                         clock pessimism             -0.252     1.705    
    SLICE_X20Y4          FDRE (Hold_fdre_C_R)         0.009     1.714    UART/uart_rx_ctl_i0/rx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 meta_harden_rst_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/rx_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.928%)  route 0.275ns (66.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.562     1.440    meta_harden_rst_i0/sys_clk
    SLICE_X23Y6          FDRE                                         r  meta_harden_rst_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_fdre_C_Q)         0.141     1.581 r  meta_harden_rst_i0/signal_dst_reg/Q
                         net (fo=28, routed)          0.275     1.856    UART/uart_rx_ctl_i0/rst_clk_rx
    SLICE_X20Y4          FDRE                                         r  UART/uart_rx_ctl_i0/rx_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.832     1.957    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X20Y4          FDRE                                         r  UART/uart_rx_ctl_i0/rx_data_reg[6]/C
                         clock pessimism             -0.252     1.705    
    SLICE_X20Y4          FDRE (Hold_fdre_C_R)         0.009     1.714    UART/uart_rx_ctl_i0/rx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 UART/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/bit_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.186%)  route 0.108ns (36.814%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.562     1.440    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X22Y5          FDRE                                         r  UART/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y5          FDRE (Prop_fdre_C_Q)         0.141     1.581 r  UART/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/Q
                         net (fo=14, routed)          0.108     1.689    UART/uart_rx_ctl_i0/state__0[1]
    SLICE_X23Y5          LUT6 (Prop_lut6_I3_O)        0.045     1.734 r  UART/uart_rx_ctl_i0/bit_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.734    UART/uart_rx_ctl_i0/bit_cnt[0]_i_1_n_0
    SLICE_X23Y5          FDRE                                         r  UART/uart_rx_ctl_i0/bit_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.830     1.955    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X23Y5          FDRE                                         r  UART/uart_rx_ctl_i0/bit_cnt_reg[0]/C
                         clock pessimism             -0.502     1.453    
    SLICE_X23Y5          FDRE (Hold_fdre_C_D)         0.092     1.545    UART/uart_rx_ctl_i0/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 meta_harden_rst_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/rx_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.141ns (29.458%)  route 0.338ns (70.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.562     1.440    meta_harden_rst_i0/sys_clk
    SLICE_X23Y6          FDRE                                         r  meta_harden_rst_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_fdre_C_Q)         0.141     1.581 r  meta_harden_rst_i0/signal_dst_reg/Q
                         net (fo=28, routed)          0.338     1.919    UART/uart_rx_ctl_i0/rst_clk_rx
    SLICE_X20Y3          FDRE                                         r  UART/uart_rx_ctl_i0/rx_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.832     1.957    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X20Y3          FDRE                                         r  UART/uart_rx_ctl_i0/rx_data_reg[0]/C
                         clock pessimism             -0.252     1.705    
    SLICE_X20Y3          FDRE (Hold_fdre_C_R)         0.009     1.714    UART/uart_rx_ctl_i0/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 meta_harden_rst_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/rx_data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.141ns (29.458%)  route 0.338ns (70.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.562     1.440    meta_harden_rst_i0/sys_clk
    SLICE_X23Y6          FDRE                                         r  meta_harden_rst_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_fdre_C_Q)         0.141     1.581 r  meta_harden_rst_i0/signal_dst_reg/Q
                         net (fo=28, routed)          0.338     1.919    UART/uart_rx_ctl_i0/rst_clk_rx
    SLICE_X20Y3          FDRE                                         r  UART/uart_rx_ctl_i0/rx_data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.832     1.957    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X20Y3          FDRE                                         r  UART/uart_rx_ctl_i0/rx_data_reg[1]/C
                         clock pessimism             -0.252     1.705    
    SLICE_X20Y3          FDRE (Hold_fdre_C_R)         0.009     1.714    UART/uart_rx_ctl_i0/rx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 meta_harden_rst_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/rx_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.141ns (29.458%)  route 0.338ns (70.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.562     1.440    meta_harden_rst_i0/sys_clk
    SLICE_X23Y6          FDRE                                         r  meta_harden_rst_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_fdre_C_Q)         0.141     1.581 r  meta_harden_rst_i0/signal_dst_reg/Q
                         net (fo=28, routed)          0.338     1.919    UART/uart_rx_ctl_i0/rst_clk_rx
    SLICE_X20Y3          FDRE                                         r  UART/uart_rx_ctl_i0/rx_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.832     1.957    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X20Y3          FDRE                                         r  UART/uart_rx_ctl_i0/rx_data_reg[3]/C
                         clock pessimism             -0.252     1.705    
    SLICE_X20Y3          FDRE (Hold_fdre_C_R)         0.009     1.714    UART/uart_rx_ctl_i0/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X25Y4     UART/meta_harden_rxd_i0/signal_dst_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X25Y4     UART/meta_harden_rxd_i0/signal_meta_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X24Y4     UART/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         8.000       7.000      SLICE_X24Y4     UART/uart_baud_gen_rx_i0/internal_count_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         8.000       7.000      SLICE_X24Y4     UART/uart_baud_gen_rx_i0/internal_count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X24Y4     UART/uart_baud_gen_rx_i0/internal_count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X25Y4     UART/uart_baud_gen_rx_i0/internal_count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X25Y4     UART/uart_baud_gen_rx_i0/internal_count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X25Y4     UART/uart_baud_gen_rx_i0/internal_count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X25Y4     UART/meta_harden_rxd_i0/signal_dst_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X25Y4     UART/meta_harden_rxd_i0/signal_dst_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X25Y4     UART/meta_harden_rxd_i0/signal_meta_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X25Y4     UART/meta_harden_rxd_i0/signal_meta_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X24Y4     UART/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X24Y4     UART/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X24Y4     UART/uart_baud_gen_rx_i0/internal_count_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X24Y4     UART/uart_baud_gen_rx_i0/internal_count_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X24Y4     UART/uart_baud_gen_rx_i0/internal_count_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X24Y4     UART/uart_baud_gen_rx_i0/internal_count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X20Y3     UART/uart_rx_ctl_i0/rx_data_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X20Y3     UART/uart_rx_ctl_i0/rx_data_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X20Y4     UART/uart_rx_ctl_i0/rx_data_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X20Y3     UART/uart_rx_ctl_i0/rx_data_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X20Y4     UART/uart_rx_ctl_i0/rx_data_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X20Y3     UART/uart_rx_ctl_i0/rx_data_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X20Y4     UART/uart_rx_ctl_i0/rx_data_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X25Y4     UART/meta_harden_rxd_i0/signal_dst_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X25Y4     UART/meta_harden_rxd_i0/signal_meta_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X24Y4     UART/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/C



