Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
system.pc.com_1.device: Listening for connections on port 3456
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:130: info: Garnet version 3.0
0: system.remote_gdb: listening for remote gdb on port 7000
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Apr 28 2024 22:23:45
gem5 started Jun 14 2024 13:48:15
gem5 executing on mnemosyne.ecn.purdue.edu, pid 1627
command line: ./build/X86/gem5.fast -d ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/ferret/lpbt_s_latop_noci_nndbt_picky_none/ configs/netsmith/netsmith_parsec.py -I 1000 --insts_after_warmup 1000 --benchmark_parsec ferret -r 1 --checkpoint-dir ./parsec_noci_checkpoints/roi_checkpoint/system_5/ferret --router_map_file ./topologies_and_routing/topo_maps/noci/lpbt_s_latop_noci.map --flat_vn_map_file topologies_and_routing/vn_maps/lpbt_s_latop_noci_nndbt_picky_none_2vns.vn --flat_nr_map_file topologies_and_routing/nr_lists/lpbt_s_latop_noci_nndbt_picky.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 3.8GHz --sys-clock 3.8GHz --cpu-clock 3.8GHz --ruby-clock 3.8GHz --noi_clk 3.6GHz --num-cpus 64 --mem_or_coh mem --num-dirs 32 --caches --num-l2caches 64 --l2_size 2MB --num_chiplets 4 --mem-size 32GB --ruby --network garnet --link-width-bits 64 --kernel /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49 --disk-image /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/x86-parsec --cpu-type X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 2 --evn_deadlock_partition 8 --mem-type DDR4_2400_16x4

l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f94e9a60eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f94e9a64f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f94e9a70f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f94e9a79f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f94e9a82f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f94e9a0bf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f94e9a15f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f94e9a1ef28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f94e9a27f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f94e9a2ff28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f94e9a39f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f94e9a41f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f94e99cbf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f94e99d3f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f94e99dcf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f94e99e6f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f94e99eff28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f94e99f8f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f94e9a01f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f94e998bf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f94e9993f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f94e999df28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f94e99a5f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f94e99aff28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f94e99b8f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f94e99c1f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f94e994af28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f94e9952f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f94e995cf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f94e9965f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f94e9970f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f94e9978f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f94e9982f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f94e990af28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f94e9913f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f94e991cf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f94e9924f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f94e992ef28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f94e9936f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f94e9940f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f94e9948f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f94e98d2f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f94e98dbf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f94e98e5f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f94e98eef28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f94e98f7f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f94e9900f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f94e9909f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f94e9894f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f94e989cf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f94e98a6f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f94e98aef28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f94e98b7f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f94e98c0f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f94e984af28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f94e9853f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f94e985cf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f94e9866f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f94e986ef28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f94e9877f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f94e987ff28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f94e9888f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f94e9811f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f94e981af28>]

l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f94e9823c18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f94e982c6a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f94e9836128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f94e9836b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f94e983e5f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f94e9848080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f94e9848ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f94e97d0550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f94e97d0f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f94e97d9a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f94e97e24a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f94e97e2ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f94e97ea978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f94e97f4400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f94e97f4e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f94e97fd8d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f94e9805358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f94e9805da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f94e978f828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f94e97982b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f94e9798cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f94e97a1780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f94e97ab208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f94e97abc50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f94e97b36d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f94e97bd160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f94e97bdba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f94e97c5630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f94e974e0b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f94e974eb00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f94e9758588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f94e9758fd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f94e9760a58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f94e976a4e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f94e976af28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f94e97739b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f94e9779438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f94e9779e80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f94e9784908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f94e970d390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f94e970ddd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f94e9717860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f94e97202e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f94e9720d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f94e97277b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f94e9731240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f94e9731c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f94e973a710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f94e9742198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f94e9742be0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f94e96cc668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f94e96d40f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f94e96d4b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f94e96dd5c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f94e96e7048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f94e96e7a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f94e96ef518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f94e96eff60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f94e96f99e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f94e9703470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f94e9703eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f94e968b940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f94e96943c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f94e9694e10>]

dirs(32)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f94e969c780>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f94e969c9b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f94e969cbe0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f94e969ce10>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f94e96a8080>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f94e96a82b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f94e96a84e0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f94e96a8710>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f94e96a8940>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f94e96a8b70>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f94e96a8da0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f94e96a8fd0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f94e96b2240>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f94e96b2470>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f94e96b26a0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f94e96b28d0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f94e96b2b00>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f94e96b2d30>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f94e96b2f60>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f94e96be1d0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f94e96be400>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f94e96be630>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f94e96be860>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f94e96bea90>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f94e96becc0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f94e96beef0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f94e964a160>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f94e964a390>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f94e964a5c0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f94e964a7f0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f94e964aa20>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f94e964ac50>]

dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f94e962f630>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f94e962fc50>]

others(0)=[]

ingesting topologies_and_routing/nr_lists/lpbt_s_latop_noci_nndbt_picky.nrl w/ # rotuers = 84
ingesting topologies_and_routing/vn_maps/lpbt_s_latop_noci_nndbt_picky_none_2vns.vn
ingesting ./topologies_and_routing/topo_maps/noci/lpbt_s_latop_noci.map
initing a garnet network
there is FutureClass=X86O3CPU
Running the simulation
Beginning X86AtomicSimpleCPU simulation
Later, X86O3CPU simulation
Running: configs/netsmith/runscripts/run_ferret
1st cpu (BaseAtomicSimpleCPU) will run for 1000 insts
2nd cpu (BaseO3CPU) will run for 1000 insts
Will restore from ./parsec_noci_checkpoints/roi_checkpoint/system_5/ferret/cpt.775316131736500
Instantiatied
If applicable, restored from ./parsec_noci_checkpoints/roi_checkpoint/system_5/ferret/cpt.775316131736500
Real time: 195.31s
Total real time: 195.31s
Will output checkpoints to ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/ferret/lpbt_s_latop_noci_nndbt_picky_none/
warn: Memory mode will be changed to atomic_noncaching
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 775321504711500.  Starting simulation...
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 775321505365048.  Starting simulation...
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
Exiting @ tick 775321505365048 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  775.321505365048  simulated seconds
Real time: 1.07s
Total real time: 196.38s
Dumping and resetting stats...
Switched CPUS @ tick 775321505365048
switching cpus
build/X86/sim/simulate.cc:194: info: Entering event queue @ 775321505365574.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:614: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
Exiting @ tick 775321512921038 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  775.321512921038  simulated seconds
Real time: 14.26s
Total real time: 217.19s
Dumping and resetting stats...
Done with simulation! Completely exiting...
