// Seed: 1106374010
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout logic [7:0] id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout logic [7:0] id_1;
  assign id_5[-1'b0] = id_1[-1];
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  output reg id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = -1'd0;
  parameter id_13 = 1;
  assign id_5 = id_2;
  wire id_14;
  wire id_15;
  assign id_8 = id_9;
  always @(posedge -1 or posedge 1);
  logic [7:0] id_16;
  logic id_17;
  ;
  module_0 modCall_1 (
      id_16,
      id_12,
      id_3,
      id_17,
      id_16,
      id_15
  );
  always @(*) id_16[1] <= id_2 ? 1 : id_17 ? id_8 == -1 : -1;
  wire id_18;
  assign id_12 = id_2;
  always @(negedge id_15) begin : LABEL_0
    id_6 <= 1 ? -1 : -1;
  end
endmodule
