# Verilog HDL Style Guide

## ðŸ“Œ Naming Conventions
- **Modules:** snake_case â†’ `half_adder`
- **Signals:** `lowercase_with_underscores`
- **Ports:** PascalCase â†’ `InputA, CarryOut`
- **Parameters:** ALL_CAPS â†’ `PARAMETER_NAME`
- **Testbenches:** suffix or <module_name> `_tb` â†’ `half_adder_tb`

## ðŸ“Œ File Organization
- One module per file
- Testbench in a separate file
- Use `timescale 1ns/1ps` at top of each file

## ðŸ“Œ Indentation & Formatting
- 4 spaces per indent
- Align ports vertically
- Use inline comments for signals

## ðŸ“Œ Simulation Rules
- Always end with `$finish;`
- Use `$monitor` or `$display` for truth tables
- Keep simulation time minimal (stop after test sequence)
