// Seed: 1158180475
module module_0 (
    output wire id_0
);
  tri1 id_2;
  wand id_3 = id_3, id_4, id_5;
  assign id_4 = 1;
  tri id_6 = 1;
  always id_6 = id_2;
endmodule
module module_1 (
    input uwire id_0,
    output supply1 id_1,
    output tri1 id_2,
    input wor id_3,
    output tri0 id_4
);
  integer id_6;
  uwire   id_7;
  assign id_1 = id_7;
  id_8(
      .id_0(id_1), .id_1(1), .id_2(1)
  ); module_0(
      id_2
  );
endmodule
