#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001cac6a93a40 .scope module, "Datapath_Testbench" "Datapath_Testbench" 2 3;
 .timescale -9 -10;
v000001cac6af7530_0 .var "clk", 0 0;
v000001cac6af7e90_0 .var "reset", 0 0;
S_000001cac6a93bd0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 2 13, 2 13 0, S_000001cac6a93a40;
 .timescale -9 -10;
v000001cac6a92830_0 .var/i "i", 31 0;
S_000001cac6a75250 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 2 17, 2 17 0, S_000001cac6a93a40;
 .timescale -9 -10;
v000001cac6a921f0_0 .var/i "i", 31 0;
S_000001cac6a753e0 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 2 21, 2 21 0, S_000001cac6a93a40;
 .timescale -9 -10;
v000001cac6a91cf0_0 .var/i "i", 31 0;
S_000001cac6a6e520 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 2 30, 2 30 0, S_000001cac6a93a40;
 .timescale -9 -10;
v000001cac6a928d0_0 .var/i "i", 31 0;
S_000001cac6a6e6b0 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 2 33, 2 33 0, S_000001cac6a93a40;
 .timescale -9 -10;
v000001cac6a92970_0 .var/i "i", 31 0;
S_000001cac6a6d410 .scope module, "datapath" "Datapath" 2 6, 2 49 0, S_000001cac6a93a40;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_000001cac6a760c0 .functor AND 1, v000001cac6af3930_0, v000001cac6af3250_0, C4<1>, C4<1>;
v000001cac6af7ad0_0 .net "ALUControl", 3 0, v000001cac6af3110_0;  1 drivers
v000001cac6af7490_0 .net "ALUOp", 2 0, v000001cac6af4010_0;  1 drivers
v000001cac6af63b0_0 .net "ALUResult", 31 0, v000001cac6af4a10_0;  1 drivers
v000001cac6af6630_0 .net "ALUSrc", 0 0, v000001cac6af31b0_0;  1 drivers
v000001cac6af6ef0_0 .net "Branch", 0 0, v000001cac6af3930_0;  1 drivers
v000001cac6af7850_0 .net "MUXOut0", 31 0, v000001cac6af4830_0;  1 drivers
v000001cac6af6e50_0 .net "MUXOut1", 31 0, v000001cac6af3430_0;  1 drivers
v000001cac6af6950_0 .net "MUXOut2", 31 0, v000001cac6af3610_0;  1 drivers
v000001cac6af6590_0 .net "MemRead", 0 0, v000001cac6af4970_0;  1 drivers
v000001cac6af6bd0_0 .net "MemWrite", 0 0, v000001cac6af4d30_0;  1 drivers
v000001cac6af7350_0 .net "MemtoReg", 0 0, v000001cac6af3cf0_0;  1 drivers
v000001cac6af6c70_0 .net "PCOut", 31 0, v000001cac6af3c50_0;  1 drivers
v000001cac6af7b70_0 .net "RegWrite", 0 0, v000001cac6af4510_0;  1 drivers
L_000001cac6bb00d0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cac6af6810_0 .net *"_ivl_13", 30 0, L_000001cac6bb00d0;  1 drivers
L_000001cac6bb0118 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cac6af78f0_0 .net *"_ivl_20", 30 0, L_000001cac6bb0118;  1 drivers
v000001cac6af6450_0 .net *"_ivl_8", 0 0, L_000001cac6a760c0;  1 drivers
v000001cac6af64f0_0 .net "addout0", 31 0, L_000001cac6af6090;  1 drivers
v000001cac6af66d0_0 .net "addout1", 31 0, L_000001cac6af6a90;  1 drivers
v000001cac6af6d10_0 .net "clk", 0 0, v000001cac6af7530_0;  1 drivers
v000001cac6af6770_0 .net "immediate", 31 0, v000001cac6af4ab0_0;  1 drivers
v000001cac6af7990_0 .net "instruction", 31 0, v000001cac6af3070_0;  1 drivers
v000001cac6af7d50_0 .net "readData", 31 0, v000001cac6af3a70_0;  1 drivers
v000001cac6af68b0_0 .net "readData1", 31 0, v000001cac6af4790_0;  1 drivers
v000001cac6af7f30_0 .net "readData2", 31 0, v000001cac6af6310_0;  1 drivers
v000001cac6af61d0_0 .net "reset", 0 0, v000001cac6af7e90_0;  1 drivers
v000001cac6af7df0_0 .net "zero", 0 0, v000001cac6af3250_0;  1 drivers
L_000001cac6af6f90 .part v000001cac6af3070_0, 12, 3;
L_000001cac6af69f0 .part v000001cac6af3070_0, 0, 7;
L_000001cac6af73f0 .part L_000001cac6af6a90, 0, 1;
L_000001cac6af6b30 .concat [ 1 31 0 0], L_000001cac6a760c0, L_000001cac6bb00d0;
L_000001cac6af6db0 .part v000001cac6af4a10_0, 0, 1;
L_000001cac6af7030 .concat [ 1 31 0 0], v000001cac6af3cf0_0, L_000001cac6bb0118;
L_000001cac6af75d0 .part v000001cac6af3070_0, 15, 5;
L_000001cac6af7670 .part v000001cac6af3070_0, 20, 5;
L_000001cac6af7710 .part v000001cac6af3070_0, 7, 5;
S_000001cac6a6d5a0 .scope module, "add0" "Add" 2 66, 3 1 0, S_000001cac6a6d410;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
v000001cac6a91f70_0 .net "a", 31 0, v000001cac6af3c50_0;  alias, 1 drivers
L_000001cac6bb0088 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001cac6a92330_0 .net "b", 31 0, L_000001cac6bb0088;  1 drivers
v000001cac6a923d0_0 .net "result", 31 0, L_000001cac6af6090;  alias, 1 drivers
L_000001cac6af6090 .arith/sum 32, v000001cac6af3c50_0, L_000001cac6bb0088;
S_000001cac6a692d0 .scope module, "add1" "Add" 2 67, 3 1 0, S_000001cac6a6d410;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
v000001cac6a92470_0 .net "a", 31 0, v000001cac6af3c50_0;  alias, 1 drivers
v000001cac6a91d90_0 .net "b", 31 0, v000001cac6af4ab0_0;  alias, 1 drivers
v000001cac6a92510_0 .net "result", 31 0, L_000001cac6af6a90;  alias, 1 drivers
L_000001cac6af6a90 .arith/sum 32, v000001cac6af3c50_0, v000001cac6af4ab0_0;
S_000001cac6a69460 .scope module, "alu" "ALU" 2 68, 4 1 0, S_000001cac6a6d410;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "ALUControl";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 1 "zero";
P_000001cac6a58510 .param/l "ADD" 1 4 11, C4<0010>;
P_000001cac6a58548 .param/l "AND" 1 4 12, C4<0000>;
P_000001cac6a58580 .param/l "BNE" 1 4 15, C4<0110>;
P_000001cac6a585b8 .param/l "LB" 1 4 9, C4<0010>;
P_000001cac6a585f0 .param/l "ORI" 1 4 13, C4<0001>;
P_000001cac6a58628 .param/l "SB" 1 4 10, C4<0010>;
P_000001cac6a58660 .param/l "SLL" 1 4 14, C4<1000>;
v000001cac6a92650_0 .net "ALUControl", 3 0, v000001cac6af3110_0;  alias, 1 drivers
v000001cac6af4a10_0 .var "ALUResult", 31 0;
v000001cac6af4f10_0 .net "a", 31 0, v000001cac6af4790_0;  alias, 1 drivers
v000001cac6af3390_0 .net "b", 31 0, v000001cac6af4830_0;  alias, 1 drivers
v000001cac6af3250_0 .var "zero", 0 0;
E_000001cac6a8d370 .event anyedge, v000001cac6a92650_0, v000001cac6af4f10_0, v000001cac6af3390_0, v000001cac6af4a10_0;
S_000001cac6a586a0 .scope module, "alucontrol" "ALUControl" 2 69, 5 1 0, S_000001cac6a6d410;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "instruction";
    .port_info 1 /INPUT 3 "ALUOp";
    .port_info 2 /OUTPUT 4 "ALUControl";
v000001cac6af3110_0 .var "ALUControl", 3 0;
v000001cac6af4e70_0 .net "ALUOp", 2 0, v000001cac6af4010_0;  alias, 1 drivers
v000001cac6af4c90_0 .net "instruction", 2 0, L_000001cac6af6f90;  1 drivers
E_000001cac6a8cef0 .event anyedge, v000001cac6af4e70_0, v000001cac6af4c90_0;
S_000001cac6a63030 .scope module, "control" "Control" 2 70, 6 1 0, S_000001cac6a6d410;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "instruction";
    .port_info 1 /OUTPUT 1 "Branch";
    .port_info 2 /OUTPUT 1 "MemRead";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 3 "ALUOp";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "ALUSrc";
    .port_info 7 /OUTPUT 1 "RegWrite";
v000001cac6af4010_0 .var "ALUOp", 2 0;
v000001cac6af31b0_0 .var "ALUSrc", 0 0;
v000001cac6af3930_0 .var "Branch", 0 0;
v000001cac6af4970_0 .var "MemRead", 0 0;
v000001cac6af4d30_0 .var "MemWrite", 0 0;
v000001cac6af3cf0_0 .var "MemtoReg", 0 0;
v000001cac6af4510_0 .var "RegWrite", 0 0;
v000001cac6af36b0_0 .net "instruction", 6 0, L_000001cac6af69f0;  1 drivers
E_000001cac6a8cf70 .event anyedge, v000001cac6af36b0_0;
S_000001cac6a631c0 .scope module, "datamemory" "DataMemory" 2 71, 7 1 0, S_000001cac6a6d410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "MemWrite";
    .port_info 1 /INPUT 1 "MemRead";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 32 "writeData";
    .port_info 4 /OUTPUT 32 "readData";
v000001cac6af4470_0 .net "MemRead", 0 0, v000001cac6af4970_0;  alias, 1 drivers
v000001cac6af3750_0 .net "MemWrite", 0 0, v000001cac6af4d30_0;  alias, 1 drivers
v000001cac6af48d0_0 .net "address", 31 0, v000001cac6af4a10_0;  alias, 1 drivers
v000001cac6af3ed0 .array "memory", 91 0, 31 0;
v000001cac6af3a70_0 .var "readData", 31 0;
v000001cac6af3bb0_0 .net "writeData", 31 0, v000001cac6af6310_0;  alias, 1 drivers
v000001cac6af3ed0_0 .array/port v000001cac6af3ed0, 0;
v000001cac6af3ed0_1 .array/port v000001cac6af3ed0, 1;
E_000001cac6a8d070/0 .event anyedge, v000001cac6af4970_0, v000001cac6af4a10_0, v000001cac6af3ed0_0, v000001cac6af3ed0_1;
v000001cac6af3ed0_2 .array/port v000001cac6af3ed0, 2;
v000001cac6af3ed0_3 .array/port v000001cac6af3ed0, 3;
v000001cac6af3ed0_4 .array/port v000001cac6af3ed0, 4;
v000001cac6af3ed0_5 .array/port v000001cac6af3ed0, 5;
E_000001cac6a8d070/1 .event anyedge, v000001cac6af3ed0_2, v000001cac6af3ed0_3, v000001cac6af3ed0_4, v000001cac6af3ed0_5;
v000001cac6af3ed0_6 .array/port v000001cac6af3ed0, 6;
v000001cac6af3ed0_7 .array/port v000001cac6af3ed0, 7;
v000001cac6af3ed0_8 .array/port v000001cac6af3ed0, 8;
v000001cac6af3ed0_9 .array/port v000001cac6af3ed0, 9;
E_000001cac6a8d070/2 .event anyedge, v000001cac6af3ed0_6, v000001cac6af3ed0_7, v000001cac6af3ed0_8, v000001cac6af3ed0_9;
v000001cac6af3ed0_10 .array/port v000001cac6af3ed0, 10;
v000001cac6af3ed0_11 .array/port v000001cac6af3ed0, 11;
v000001cac6af3ed0_12 .array/port v000001cac6af3ed0, 12;
v000001cac6af3ed0_13 .array/port v000001cac6af3ed0, 13;
E_000001cac6a8d070/3 .event anyedge, v000001cac6af3ed0_10, v000001cac6af3ed0_11, v000001cac6af3ed0_12, v000001cac6af3ed0_13;
v000001cac6af3ed0_14 .array/port v000001cac6af3ed0, 14;
v000001cac6af3ed0_15 .array/port v000001cac6af3ed0, 15;
v000001cac6af3ed0_16 .array/port v000001cac6af3ed0, 16;
v000001cac6af3ed0_17 .array/port v000001cac6af3ed0, 17;
E_000001cac6a8d070/4 .event anyedge, v000001cac6af3ed0_14, v000001cac6af3ed0_15, v000001cac6af3ed0_16, v000001cac6af3ed0_17;
v000001cac6af3ed0_18 .array/port v000001cac6af3ed0, 18;
v000001cac6af3ed0_19 .array/port v000001cac6af3ed0, 19;
v000001cac6af3ed0_20 .array/port v000001cac6af3ed0, 20;
v000001cac6af3ed0_21 .array/port v000001cac6af3ed0, 21;
E_000001cac6a8d070/5 .event anyedge, v000001cac6af3ed0_18, v000001cac6af3ed0_19, v000001cac6af3ed0_20, v000001cac6af3ed0_21;
v000001cac6af3ed0_22 .array/port v000001cac6af3ed0, 22;
v000001cac6af3ed0_23 .array/port v000001cac6af3ed0, 23;
v000001cac6af3ed0_24 .array/port v000001cac6af3ed0, 24;
v000001cac6af3ed0_25 .array/port v000001cac6af3ed0, 25;
E_000001cac6a8d070/6 .event anyedge, v000001cac6af3ed0_22, v000001cac6af3ed0_23, v000001cac6af3ed0_24, v000001cac6af3ed0_25;
v000001cac6af3ed0_26 .array/port v000001cac6af3ed0, 26;
v000001cac6af3ed0_27 .array/port v000001cac6af3ed0, 27;
v000001cac6af3ed0_28 .array/port v000001cac6af3ed0, 28;
v000001cac6af3ed0_29 .array/port v000001cac6af3ed0, 29;
E_000001cac6a8d070/7 .event anyedge, v000001cac6af3ed0_26, v000001cac6af3ed0_27, v000001cac6af3ed0_28, v000001cac6af3ed0_29;
v000001cac6af3ed0_30 .array/port v000001cac6af3ed0, 30;
v000001cac6af3ed0_31 .array/port v000001cac6af3ed0, 31;
v000001cac6af3ed0_32 .array/port v000001cac6af3ed0, 32;
v000001cac6af3ed0_33 .array/port v000001cac6af3ed0, 33;
E_000001cac6a8d070/8 .event anyedge, v000001cac6af3ed0_30, v000001cac6af3ed0_31, v000001cac6af3ed0_32, v000001cac6af3ed0_33;
v000001cac6af3ed0_34 .array/port v000001cac6af3ed0, 34;
v000001cac6af3ed0_35 .array/port v000001cac6af3ed0, 35;
v000001cac6af3ed0_36 .array/port v000001cac6af3ed0, 36;
v000001cac6af3ed0_37 .array/port v000001cac6af3ed0, 37;
E_000001cac6a8d070/9 .event anyedge, v000001cac6af3ed0_34, v000001cac6af3ed0_35, v000001cac6af3ed0_36, v000001cac6af3ed0_37;
v000001cac6af3ed0_38 .array/port v000001cac6af3ed0, 38;
v000001cac6af3ed0_39 .array/port v000001cac6af3ed0, 39;
v000001cac6af3ed0_40 .array/port v000001cac6af3ed0, 40;
v000001cac6af3ed0_41 .array/port v000001cac6af3ed0, 41;
E_000001cac6a8d070/10 .event anyedge, v000001cac6af3ed0_38, v000001cac6af3ed0_39, v000001cac6af3ed0_40, v000001cac6af3ed0_41;
v000001cac6af3ed0_42 .array/port v000001cac6af3ed0, 42;
v000001cac6af3ed0_43 .array/port v000001cac6af3ed0, 43;
v000001cac6af3ed0_44 .array/port v000001cac6af3ed0, 44;
v000001cac6af3ed0_45 .array/port v000001cac6af3ed0, 45;
E_000001cac6a8d070/11 .event anyedge, v000001cac6af3ed0_42, v000001cac6af3ed0_43, v000001cac6af3ed0_44, v000001cac6af3ed0_45;
v000001cac6af3ed0_46 .array/port v000001cac6af3ed0, 46;
v000001cac6af3ed0_47 .array/port v000001cac6af3ed0, 47;
v000001cac6af3ed0_48 .array/port v000001cac6af3ed0, 48;
v000001cac6af3ed0_49 .array/port v000001cac6af3ed0, 49;
E_000001cac6a8d070/12 .event anyedge, v000001cac6af3ed0_46, v000001cac6af3ed0_47, v000001cac6af3ed0_48, v000001cac6af3ed0_49;
v000001cac6af3ed0_50 .array/port v000001cac6af3ed0, 50;
v000001cac6af3ed0_51 .array/port v000001cac6af3ed0, 51;
v000001cac6af3ed0_52 .array/port v000001cac6af3ed0, 52;
v000001cac6af3ed0_53 .array/port v000001cac6af3ed0, 53;
E_000001cac6a8d070/13 .event anyedge, v000001cac6af3ed0_50, v000001cac6af3ed0_51, v000001cac6af3ed0_52, v000001cac6af3ed0_53;
v000001cac6af3ed0_54 .array/port v000001cac6af3ed0, 54;
v000001cac6af3ed0_55 .array/port v000001cac6af3ed0, 55;
v000001cac6af3ed0_56 .array/port v000001cac6af3ed0, 56;
v000001cac6af3ed0_57 .array/port v000001cac6af3ed0, 57;
E_000001cac6a8d070/14 .event anyedge, v000001cac6af3ed0_54, v000001cac6af3ed0_55, v000001cac6af3ed0_56, v000001cac6af3ed0_57;
v000001cac6af3ed0_58 .array/port v000001cac6af3ed0, 58;
v000001cac6af3ed0_59 .array/port v000001cac6af3ed0, 59;
v000001cac6af3ed0_60 .array/port v000001cac6af3ed0, 60;
v000001cac6af3ed0_61 .array/port v000001cac6af3ed0, 61;
E_000001cac6a8d070/15 .event anyedge, v000001cac6af3ed0_58, v000001cac6af3ed0_59, v000001cac6af3ed0_60, v000001cac6af3ed0_61;
v000001cac6af3ed0_62 .array/port v000001cac6af3ed0, 62;
v000001cac6af3ed0_63 .array/port v000001cac6af3ed0, 63;
v000001cac6af3ed0_64 .array/port v000001cac6af3ed0, 64;
v000001cac6af3ed0_65 .array/port v000001cac6af3ed0, 65;
E_000001cac6a8d070/16 .event anyedge, v000001cac6af3ed0_62, v000001cac6af3ed0_63, v000001cac6af3ed0_64, v000001cac6af3ed0_65;
v000001cac6af3ed0_66 .array/port v000001cac6af3ed0, 66;
v000001cac6af3ed0_67 .array/port v000001cac6af3ed0, 67;
v000001cac6af3ed0_68 .array/port v000001cac6af3ed0, 68;
v000001cac6af3ed0_69 .array/port v000001cac6af3ed0, 69;
E_000001cac6a8d070/17 .event anyedge, v000001cac6af3ed0_66, v000001cac6af3ed0_67, v000001cac6af3ed0_68, v000001cac6af3ed0_69;
v000001cac6af3ed0_70 .array/port v000001cac6af3ed0, 70;
v000001cac6af3ed0_71 .array/port v000001cac6af3ed0, 71;
v000001cac6af3ed0_72 .array/port v000001cac6af3ed0, 72;
v000001cac6af3ed0_73 .array/port v000001cac6af3ed0, 73;
E_000001cac6a8d070/18 .event anyedge, v000001cac6af3ed0_70, v000001cac6af3ed0_71, v000001cac6af3ed0_72, v000001cac6af3ed0_73;
v000001cac6af3ed0_74 .array/port v000001cac6af3ed0, 74;
v000001cac6af3ed0_75 .array/port v000001cac6af3ed0, 75;
v000001cac6af3ed0_76 .array/port v000001cac6af3ed0, 76;
v000001cac6af3ed0_77 .array/port v000001cac6af3ed0, 77;
E_000001cac6a8d070/19 .event anyedge, v000001cac6af3ed0_74, v000001cac6af3ed0_75, v000001cac6af3ed0_76, v000001cac6af3ed0_77;
v000001cac6af3ed0_78 .array/port v000001cac6af3ed0, 78;
v000001cac6af3ed0_79 .array/port v000001cac6af3ed0, 79;
v000001cac6af3ed0_80 .array/port v000001cac6af3ed0, 80;
v000001cac6af3ed0_81 .array/port v000001cac6af3ed0, 81;
E_000001cac6a8d070/20 .event anyedge, v000001cac6af3ed0_78, v000001cac6af3ed0_79, v000001cac6af3ed0_80, v000001cac6af3ed0_81;
v000001cac6af3ed0_82 .array/port v000001cac6af3ed0, 82;
v000001cac6af3ed0_83 .array/port v000001cac6af3ed0, 83;
v000001cac6af3ed0_84 .array/port v000001cac6af3ed0, 84;
v000001cac6af3ed0_85 .array/port v000001cac6af3ed0, 85;
E_000001cac6a8d070/21 .event anyedge, v000001cac6af3ed0_82, v000001cac6af3ed0_83, v000001cac6af3ed0_84, v000001cac6af3ed0_85;
v000001cac6af3ed0_86 .array/port v000001cac6af3ed0, 86;
v000001cac6af3ed0_87 .array/port v000001cac6af3ed0, 87;
v000001cac6af3ed0_88 .array/port v000001cac6af3ed0, 88;
v000001cac6af3ed0_89 .array/port v000001cac6af3ed0, 89;
E_000001cac6a8d070/22 .event anyedge, v000001cac6af3ed0_86, v000001cac6af3ed0_87, v000001cac6af3ed0_88, v000001cac6af3ed0_89;
v000001cac6af3ed0_90 .array/port v000001cac6af3ed0, 90;
v000001cac6af3ed0_91 .array/port v000001cac6af3ed0, 91;
E_000001cac6a8d070/23 .event anyedge, v000001cac6af3ed0_90, v000001cac6af3ed0_91, v000001cac6af4d30_0, v000001cac6af3bb0_0;
E_000001cac6a8d070 .event/or E_000001cac6a8d070/0, E_000001cac6a8d070/1, E_000001cac6a8d070/2, E_000001cac6a8d070/3, E_000001cac6a8d070/4, E_000001cac6a8d070/5, E_000001cac6a8d070/6, E_000001cac6a8d070/7, E_000001cac6a8d070/8, E_000001cac6a8d070/9, E_000001cac6a8d070/10, E_000001cac6a8d070/11, E_000001cac6a8d070/12, E_000001cac6a8d070/13, E_000001cac6a8d070/14, E_000001cac6a8d070/15, E_000001cac6a8d070/16, E_000001cac6a8d070/17, E_000001cac6a8d070/18, E_000001cac6a8d070/19, E_000001cac6a8d070/20, E_000001cac6a8d070/21, E_000001cac6a8d070/22, E_000001cac6a8d070/23;
S_000001cac6a4be90 .scope module, "immgen" "ImmGen" 2 72, 8 1 0, S_000001cac6a6d410;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 32 "immediate";
P_000001cac6a944d0 .param/l "TYPE_I" 1 8 6, C4<0000011>;
P_000001cac6a94508 .param/l "TYPE_Ii" 1 8 7, C4<0010011>;
P_000001cac6a94540 .param/l "TYPE_S" 1 8 8, C4<0100011>;
P_000001cac6a94578 .param/l "TYPE_SB" 1 8 9, C4<1100111>;
v000001cac6af4ab0_0 .var "immediate", 31 0;
v000001cac6af4650_0 .net "instruction", 31 0, v000001cac6af3070_0;  alias, 1 drivers
E_000001cac6a8e5f0 .event anyedge, v000001cac6af4650_0;
S_000001cac6a492c0 .scope module, "instructionmemory" "InstructionMemory" 2 73, 9 1 0, S_000001cac6a6d410;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "readAddress";
    .port_info 1 /OUTPUT 32 "instruction";
v000001cac6af3070_0 .var "instruction", 31 0;
v000001cac6af3e30 .array "memory", 31 0, 31 0;
v000001cac6af39d0_0 .net "readAddress", 31 0, v000001cac6af3c50_0;  alias, 1 drivers
v000001cac6af3e30_0 .array/port v000001cac6af3e30, 0;
v000001cac6af3e30_1 .array/port v000001cac6af3e30, 1;
v000001cac6af3e30_2 .array/port v000001cac6af3e30, 2;
E_000001cac6a8e570/0 .event anyedge, v000001cac6a91f70_0, v000001cac6af3e30_0, v000001cac6af3e30_1, v000001cac6af3e30_2;
v000001cac6af3e30_3 .array/port v000001cac6af3e30, 3;
v000001cac6af3e30_4 .array/port v000001cac6af3e30, 4;
v000001cac6af3e30_5 .array/port v000001cac6af3e30, 5;
v000001cac6af3e30_6 .array/port v000001cac6af3e30, 6;
E_000001cac6a8e570/1 .event anyedge, v000001cac6af3e30_3, v000001cac6af3e30_4, v000001cac6af3e30_5, v000001cac6af3e30_6;
v000001cac6af3e30_7 .array/port v000001cac6af3e30, 7;
v000001cac6af3e30_8 .array/port v000001cac6af3e30, 8;
v000001cac6af3e30_9 .array/port v000001cac6af3e30, 9;
v000001cac6af3e30_10 .array/port v000001cac6af3e30, 10;
E_000001cac6a8e570/2 .event anyedge, v000001cac6af3e30_7, v000001cac6af3e30_8, v000001cac6af3e30_9, v000001cac6af3e30_10;
v000001cac6af3e30_11 .array/port v000001cac6af3e30, 11;
v000001cac6af3e30_12 .array/port v000001cac6af3e30, 12;
v000001cac6af3e30_13 .array/port v000001cac6af3e30, 13;
v000001cac6af3e30_14 .array/port v000001cac6af3e30, 14;
E_000001cac6a8e570/3 .event anyedge, v000001cac6af3e30_11, v000001cac6af3e30_12, v000001cac6af3e30_13, v000001cac6af3e30_14;
v000001cac6af3e30_15 .array/port v000001cac6af3e30, 15;
v000001cac6af3e30_16 .array/port v000001cac6af3e30, 16;
v000001cac6af3e30_17 .array/port v000001cac6af3e30, 17;
v000001cac6af3e30_18 .array/port v000001cac6af3e30, 18;
E_000001cac6a8e570/4 .event anyedge, v000001cac6af3e30_15, v000001cac6af3e30_16, v000001cac6af3e30_17, v000001cac6af3e30_18;
v000001cac6af3e30_19 .array/port v000001cac6af3e30, 19;
v000001cac6af3e30_20 .array/port v000001cac6af3e30, 20;
v000001cac6af3e30_21 .array/port v000001cac6af3e30, 21;
v000001cac6af3e30_22 .array/port v000001cac6af3e30, 22;
E_000001cac6a8e570/5 .event anyedge, v000001cac6af3e30_19, v000001cac6af3e30_20, v000001cac6af3e30_21, v000001cac6af3e30_22;
v000001cac6af3e30_23 .array/port v000001cac6af3e30, 23;
v000001cac6af3e30_24 .array/port v000001cac6af3e30, 24;
v000001cac6af3e30_25 .array/port v000001cac6af3e30, 25;
v000001cac6af3e30_26 .array/port v000001cac6af3e30, 26;
E_000001cac6a8e570/6 .event anyedge, v000001cac6af3e30_23, v000001cac6af3e30_24, v000001cac6af3e30_25, v000001cac6af3e30_26;
v000001cac6af3e30_27 .array/port v000001cac6af3e30, 27;
v000001cac6af3e30_28 .array/port v000001cac6af3e30, 28;
v000001cac6af3e30_29 .array/port v000001cac6af3e30, 29;
v000001cac6af3e30_30 .array/port v000001cac6af3e30, 30;
E_000001cac6a8e570/7 .event anyedge, v000001cac6af3e30_27, v000001cac6af3e30_28, v000001cac6af3e30_29, v000001cac6af3e30_30;
v000001cac6af3e30_31 .array/port v000001cac6af3e30, 31;
E_000001cac6a8e570/8 .event anyedge, v000001cac6af3e30_31;
E_000001cac6a8e570 .event/or E_000001cac6a8e570/0, E_000001cac6a8e570/1, E_000001cac6a8e570/2, E_000001cac6a8e570/3, E_000001cac6a8e570/4, E_000001cac6a8e570/5, E_000001cac6a8e570/6, E_000001cac6a8e570/7, E_000001cac6a8e570/8;
S_000001cac6a49450 .scope module, "mux0" "Mux" 2 74, 10 1 0, S_000001cac6a6d410;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Control";
    .port_info 1 /INPUT 32 "in0";
    .port_info 2 /INPUT 32 "in1";
    .port_info 3 /OUTPUT 32 "out";
v000001cac6af32f0_0 .net "Control", 0 0, v000001cac6af31b0_0;  alias, 1 drivers
v000001cac6af4b50_0 .net "in0", 31 0, v000001cac6af6310_0;  alias, 1 drivers
v000001cac6af3f70_0 .net "in1", 31 0, v000001cac6af4ab0_0;  alias, 1 drivers
v000001cac6af4830_0 .var "out", 31 0;
E_000001cac6a8e2f0 .event anyedge, v000001cac6af31b0_0, v000001cac6a91d90_0, v000001cac6af3bb0_0;
S_000001cac6af56c0 .scope module, "mux1" "Mux" 2 75, 10 1 0, S_000001cac6a6d410;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Control";
    .port_info 1 /INPUT 32 "in0";
    .port_info 2 /INPUT 32 "in1";
    .port_info 3 /OUTPUT 32 "out";
v000001cac6af4dd0_0 .net "Control", 0 0, L_000001cac6af73f0;  1 drivers
v000001cac6af34d0_0 .net "in0", 31 0, L_000001cac6af6090;  alias, 1 drivers
v000001cac6af3b10_0 .net "in1", 31 0, L_000001cac6af6b30;  1 drivers
v000001cac6af3430_0 .var "out", 31 0;
E_000001cac6a8dbf0 .event anyedge, v000001cac6af4dd0_0, v000001cac6af3b10_0, v000001cac6a923d0_0;
S_000001cac6af5d00 .scope module, "mux2" "Mux" 2 76, 10 1 0, S_000001cac6a6d410;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Control";
    .port_info 1 /INPUT 32 "in0";
    .port_info 2 /INPUT 32 "in1";
    .port_info 3 /OUTPUT 32 "out";
v000001cac6af4bf0_0 .net "Control", 0 0, L_000001cac6af6db0;  1 drivers
v000001cac6af37f0_0 .net "in0", 31 0, v000001cac6af3a70_0;  alias, 1 drivers
v000001cac6af3570_0 .net "in1", 31 0, L_000001cac6af7030;  1 drivers
v000001cac6af3610_0 .var "out", 31 0;
E_000001cac6a8e370 .event anyedge, v000001cac6af4bf0_0, v000001cac6af3570_0, v000001cac6af3a70_0;
S_000001cac6af5e90 .scope module, "pc" "PC" 2 77, 11 1 0, S_000001cac6a6d410;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "PCIn";
    .port_info 3 /OUTPUT 32 "PCOut";
v000001cac6af43d0_0 .net "PCIn", 31 0, v000001cac6af3430_0;  alias, 1 drivers
v000001cac6af3c50_0 .var "PCOut", 31 0;
v000001cac6af45b0_0 .net "clk", 0 0, v000001cac6af7530_0;  alias, 1 drivers
v000001cac6af3890_0 .net "reset", 0 0, v000001cac6af7e90_0;  alias, 1 drivers
E_000001cac6a8e670 .event posedge, v000001cac6af45b0_0;
S_000001cac6af53a0 .scope module, "registers" "Registers" 2 78, 12 1 0, S_000001cac6a6d410;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "RegWrite";
    .port_info 1 /INPUT 5 "readReg1";
    .port_info 2 /INPUT 5 "readReg2";
    .port_info 3 /INPUT 5 "writeReg";
    .port_info 4 /INPUT 32 "writeData";
    .port_info 5 /OUTPUT 32 "readData1";
    .port_info 6 /OUTPUT 32 "readData2";
v000001cac6af3d90_0 .net "RegWrite", 0 0, v000001cac6af4510_0;  alias, 1 drivers
v000001cac6af40b0_0 .net *"_ivl_11", 31 0, L_000001cac6af7210;  1 drivers
v000001cac6af4150_0 .net *"_ivl_13", 6 0, L_000001cac6af72b0;  1 drivers
L_000001cac6bb01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cac6af41f0_0 .net *"_ivl_16", 1 0, L_000001cac6bb01a8;  1 drivers
v000001cac6af4290_0 .net *"_ivl_2", 31 0, L_000001cac6af70d0;  1 drivers
v000001cac6af4330_0 .net *"_ivl_4", 6 0, L_000001cac6af7170;  1 drivers
L_000001cac6bb0160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cac6af46f0_0 .net *"_ivl_7", 1 0, L_000001cac6bb0160;  1 drivers
v000001cac6af4790_0 .var "readData1", 31 0;
v000001cac6af6310_0 .var "readData2", 31 0;
v000001cac6af6270_0 .net "readReg1", 4 0, L_000001cac6af75d0;  1 drivers
v000001cac6af7cb0_0 .net "readReg2", 4 0, L_000001cac6af7670;  1 drivers
v000001cac6af6130 .array "registers", 31 0, 31 0;
v000001cac6af7a30_0 .net "writeData", 31 0, v000001cac6af3610_0;  alias, 1 drivers
v000001cac6af7c10_0 .net "writeReg", 4 0, L_000001cac6af7710;  1 drivers
E_000001cac6a8e5b0 .event anyedge, v000001cac6af4510_0, v000001cac6af3610_0, v000001cac6af7c10_0;
E_000001cac6a8dbb0 .event anyedge, L_000001cac6af7210, v000001cac6af7cb0_0;
E_000001cac6a8da30 .event anyedge, L_000001cac6af70d0, v000001cac6af6270_0;
L_000001cac6af70d0 .array/port v000001cac6af6130, L_000001cac6af7170;
L_000001cac6af7170 .concat [ 5 2 0 0], L_000001cac6af75d0, L_000001cac6bb0160;
L_000001cac6af7210 .array/port v000001cac6af6130, L_000001cac6af72b0;
L_000001cac6af72b0 .concat [ 5 2 0 0], L_000001cac6af7670, L_000001cac6bb01a8;
    .scope S_000001cac6a69460;
T_0 ;
    %wait E_000001cac6a8d370;
    %load/vec4 v000001cac6a92650_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cac6af4a10_0, 0, 32;
    %jmp T_0.8;
T_0.0 ;
    %load/vec4 v000001cac6af4f10_0;
    %load/vec4 v000001cac6af3390_0;
    %add;
    %store/vec4 v000001cac6af4a10_0, 0, 32;
    %jmp T_0.8;
T_0.1 ;
    %load/vec4 v000001cac6af4f10_0;
    %load/vec4 v000001cac6af3390_0;
    %add;
    %store/vec4 v000001cac6af4a10_0, 0, 32;
    %jmp T_0.8;
T_0.2 ;
    %load/vec4 v000001cac6af4f10_0;
    %load/vec4 v000001cac6af3390_0;
    %add;
    %store/vec4 v000001cac6af4a10_0, 0, 32;
    %jmp T_0.8;
T_0.3 ;
    %load/vec4 v000001cac6af4f10_0;
    %load/vec4 v000001cac6af3390_0;
    %and;
    %store/vec4 v000001cac6af4a10_0, 0, 32;
    %jmp T_0.8;
T_0.4 ;
    %load/vec4 v000001cac6af4f10_0;
    %load/vec4 v000001cac6af3390_0;
    %or;
    %store/vec4 v000001cac6af4a10_0, 0, 32;
    %jmp T_0.8;
T_0.5 ;
    %load/vec4 v000001cac6af4f10_0;
    %ix/getv 4, v000001cac6af3390_0;
    %shiftl 4;
    %store/vec4 v000001cac6af4a10_0, 0, 32;
    %jmp T_0.8;
T_0.6 ;
    %load/vec4 v000001cac6af4f10_0;
    %load/vec4 v000001cac6af3390_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_0.9, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.10, 8;
T_0.9 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.10, 8;
 ; End of false expr.
    %blend;
T_0.10;
    %store/vec4 v000001cac6af4a10_0, 0, 32;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %load/vec4 v000001cac6af4a10_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.11, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.12, 8;
T_0.11 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.12, 8;
 ; End of false expr.
    %blend;
T_0.12;
    %store/vec4 v000001cac6af3250_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001cac6a586a0;
T_1 ;
    %wait E_000001cac6a8cef0;
    %load/vec4 v000001cac6af4e70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001cac6af3110_0, 0, 4;
    %jmp T_1.5;
T_1.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001cac6af3110_0, 0, 4;
    %jmp T_1.5;
T_1.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001cac6af3110_0, 0, 4;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v000001cac6af4c90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001cac6af3110_0, 0, 4;
    %jmp T_1.10;
T_1.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001cac6af3110_0, 0, 4;
    %jmp T_1.10;
T_1.7 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001cac6af3110_0, 0, 4;
    %jmp T_1.10;
T_1.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001cac6af3110_0, 0, 4;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
    %jmp T_1.5;
T_1.3 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001cac6af3110_0, 0, 4;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001cac6a63030;
T_2 ;
    %wait E_000001cac6a8cf70;
    %load/vec4 v000001cac6af36b0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cac6af3930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cac6af4970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cac6af3cf0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001cac6af4010_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cac6af4d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cac6af31b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cac6af4510_0, 0, 1;
    %jmp T_2.6;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cac6af3930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cac6af4970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cac6af3cf0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001cac6af4010_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cac6af4d30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cac6af31b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cac6af4510_0, 0, 1;
    %jmp T_2.6;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cac6af3930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cac6af4970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cac6af3cf0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001cac6af4010_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cac6af4d30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cac6af31b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cac6af4510_0, 0, 1;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cac6af3930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cac6af4970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cac6af3cf0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001cac6af4010_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cac6af4d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cac6af31b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cac6af4510_0, 0, 1;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cac6af3930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cac6af4970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cac6af3cf0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001cac6af4010_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cac6af4d30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cac6af31b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cac6af4510_0, 0, 1;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cac6af3930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cac6af4970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cac6af3cf0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001cac6af4010_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cac6af4d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cac6af31b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cac6af4510_0, 0, 1;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001cac6a631c0;
T_3 ;
    %wait E_000001cac6a8d070;
    %load/vec4 v000001cac6af4470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %ix/getv 4, v000001cac6af48d0_0;
    %load/vec4a v000001cac6af3ed0, 4;
    %store/vec4 v000001cac6af3a70_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001cac6af3750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000001cac6af3bb0_0;
    %ix/getv 4, v000001cac6af48d0_0;
    %store/vec4a v000001cac6af3ed0, 4, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001cac6a4be90;
T_4 ;
    %wait E_000001cac6a8e5f0;
    %load/vec4 v000001cac6af4650_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cac6af4ab0_0, 0, 32;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v000001cac6af4650_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001cac6af4650_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001cac6af4ab0_0, 0, 32;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v000001cac6af4650_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001cac6af4650_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001cac6af4ab0_0, 0, 32;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v000001cac6af4650_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001cac6af4650_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001cac6af4650_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001cac6af4ab0_0, 0, 32;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v000001cac6af4650_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v000001cac6af4650_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001cac6af4650_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001cac6af4650_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001cac6af4650_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001cac6af4ab0_0, 0, 32;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001cac6a492c0;
T_5 ;
    %wait E_000001cac6a8e570;
    %load/vec4 v000001cac6af39d0_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %ix/vec4 4;
    %load/vec4a v000001cac6af3e30, 4;
    %store/vec4 v000001cac6af3070_0, 0, 32;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001cac6a49450;
T_6 ;
    %wait E_000001cac6a8e2f0;
    %load/vec4 v000001cac6af32f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000001cac6af3f70_0;
    %store/vec4 v000001cac6af4830_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001cac6af4b50_0;
    %store/vec4 v000001cac6af4830_0, 0, 32;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001cac6af56c0;
T_7 ;
    %wait E_000001cac6a8dbf0;
    %load/vec4 v000001cac6af4dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001cac6af3b10_0;
    %store/vec4 v000001cac6af3430_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001cac6af34d0_0;
    %store/vec4 v000001cac6af3430_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001cac6af5d00;
T_8 ;
    %wait E_000001cac6a8e370;
    %load/vec4 v000001cac6af4bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000001cac6af3570_0;
    %store/vec4 v000001cac6af3610_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001cac6af37f0_0;
    %store/vec4 v000001cac6af3610_0, 0, 32;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001cac6af5e90;
T_9 ;
    %wait E_000001cac6a8e670;
    %load/vec4 v000001cac6af3890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cac6af3c50_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001cac6af43d0_0;
    %store/vec4 v000001cac6af3c50_0, 0, 32;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001cac6af53a0;
T_10 ;
    %wait E_000001cac6a8da30;
    %load/vec4 v000001cac6af6270_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001cac6af6130, 4;
    %store/vec4 v000001cac6af4790_0, 0, 32;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001cac6af53a0;
T_11 ;
    %wait E_000001cac6a8dbb0;
    %load/vec4 v000001cac6af7cb0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001cac6af6130, 4;
    %store/vec4 v000001cac6af6310_0, 0, 32;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000001cac6af53a0;
T_12 ;
    %wait E_000001cac6a8e5b0;
    %load/vec4 v000001cac6af3d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v000001cac6af7a30_0;
    %load/vec4 v000001cac6af7c10_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000001cac6af6130, 4, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000001cac6a93a40;
T_13 ;
    %vpi_call 2 9 "$readmemb", "Verilog/Input/DataMemory.mem", v000001cac6af3ed0 {0 0 0};
    %vpi_call 2 10 "$readmemb", "Verilog/Input/InstructionMemory.mem", v000001cac6af3e30 {0 0 0};
    %vpi_call 2 11 "$readmemb", "Verilog/Input/Registers.mem", v000001cac6af6130 {0 0 0};
    %fork t_1, S_000001cac6a93bd0;
    %jmp t_0;
    .scope S_000001cac6a93bd0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cac6a92830_0, 0, 32;
T_13.0 ;
    %load/vec4 v000001cac6a92830_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_13.1, 5;
    %vpi_call 2 14 "$display", "DataMemory [%2d] = %d", v000001cac6a92830_0, &A<v000001cac6af3ed0, v000001cac6a92830_0 > {0 0 0};
    %load/vec4 v000001cac6a92830_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cac6a92830_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %end;
    .scope S_000001cac6a93a40;
t_0 %join;
    %vpi_call 2 16 "$display" {0 0 0};
    %fork t_3, S_000001cac6a75250;
    %jmp t_2;
    .scope S_000001cac6a75250;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cac6a921f0_0, 0, 32;
T_13.2 ;
    %load/vec4 v000001cac6a921f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_13.3, 5;
    %vpi_call 2 18 "$display", "InstructionMemory [%2d] = %h", v000001cac6a921f0_0, &A<v000001cac6af3e30, v000001cac6a921f0_0 > {0 0 0};
    %load/vec4 v000001cac6a921f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cac6a921f0_0, 0, 32;
    %jmp T_13.2;
T_13.3 ;
    %end;
    .scope S_000001cac6a93a40;
t_2 %join;
    %vpi_call 2 20 "$display" {0 0 0};
    %fork t_5, S_000001cac6a753e0;
    %jmp t_4;
    .scope S_000001cac6a753e0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cac6a91cf0_0, 0, 32;
T_13.4 ;
    %load/vec4 v000001cac6a91cf0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_13.5, 5;
    %vpi_call 2 22 "$display", "Register [%2d] = %d", v000001cac6a91cf0_0, &A<v000001cac6af6130, v000001cac6a91cf0_0 > {0 0 0};
    %load/vec4 v000001cac6a91cf0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cac6a91cf0_0, 0, 32;
    %jmp T_13.4;
T_13.5 ;
    %end;
    .scope S_000001cac6a93a40;
t_4 %join;
    %vpi_call 2 24 "$display" {0 0 0};
    %end;
    .thread T_13;
    .scope S_000001cac6a93a40;
T_14 ;
    %wait E_000001cac6a8e5f0;
    %vpi_call 2 28 "$display", "Program Counter = %2d", v000001cac6af3c50_0 {0 0 0};
    %vpi_call 2 29 "$display", "Instruction = %h", v000001cac6af3070_0 {0 0 0};
    %fork t_7, S_000001cac6a6e520;
    %jmp t_6;
    .scope S_000001cac6a6e520;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cac6a928d0_0, 0, 32;
T_14.0 ;
    %load/vec4 v000001cac6a928d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_14.1, 5;
    %vpi_call 2 31 "$display", "Register [%2d] = %d", v000001cac6a928d0_0, &A<v000001cac6af6130, v000001cac6a928d0_0 > {0 0 0};
    %load/vec4 v000001cac6a928d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cac6a928d0_0, 0, 32;
    %jmp T_14.0;
T_14.1 ;
    %end;
    .scope S_000001cac6a93a40;
t_6 %join;
    %fork t_9, S_000001cac6a6e6b0;
    %jmp t_8;
    .scope S_000001cac6a6e6b0;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cac6a92970_0, 0, 32;
T_14.2 ;
    %load/vec4 v000001cac6a92970_0;
    %cmpi/s 91, 0, 32;
    %jmp/0xz T_14.3, 5;
    %vpi_call 2 34 "$display", "DataMemory [%2d] = %d", v000001cac6a92970_0, &A<v000001cac6af3ed0, v000001cac6a92970_0 > {0 0 0};
    %load/vec4 v000001cac6a92970_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cac6a92970_0, 0, 32;
    %jmp T_14.2;
T_14.3 ;
    %end;
    .scope S_000001cac6a93a40;
t_8 %join;
    %vpi_call 2 36 "$display" {0 0 0};
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001cac6a93a40;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cac6af7530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cac6af7e90_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cac6af7e90_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_000001cac6a93a40;
T_16 ;
    %delay 10, 0;
    %load/vec4 v000001cac6af7530_0;
    %inv;
    %store/vec4 v000001cac6af7530_0, 0, 1;
    %jmp T_16;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "Verilog/Datapath.v";
    "Verilog/Add.v";
    "Verilog/ALU.v";
    "Verilog/ALUControl.v";
    "Verilog/Control.v";
    "Verilog/DataMemory.v";
    "Verilog/ImmGen.v";
    "Verilog/InstructionMemory.v";
    "Verilog/Mux.v";
    "Verilog/PC.v";
    "Verilog/Registers.v";
