// Seed: 554136198
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    input wor id_2,
    input supply1 id_3
    , id_6,
    input supply1 id_4
);
  supply1  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ;
  tri1 id_25 = id_21, id_26;
  assign id_9 = 1 ? id_9 : id_4 ? id_20 + 1'b0 : 1;
  wire id_27;
endmodule
module module_1 (
    output wor id_0,
    output tri1 id_1,
    input supply1 id_2,
    output uwire id_3,
    input wor id_4,
    input wor id_5
);
  wire id_7;
  module_0(
      id_4, id_5, id_5, id_2, id_5
  );
endmodule
