
TRACKER_2020.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b0b4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003a0  0800b248  0800b248  0001b248  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b5e8  0800b5e8  000201ec  2**0
                  CONTENTS
  4 .ARM          00000008  0800b5e8  0800b5e8  0001b5e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b5f0  0800b5f0  000201ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b5f0  0800b5f0  0001b5f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b5f4  0800b5f4  0001b5f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ec  20000000  0800b5f8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000ce4  200001f0  0800b7e4  000201f0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000ed4  0800b7e4  00020ed4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012dc2  00000000  00000000  0002021c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000026bb  00000000  00000000  00032fde  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000011f8  00000000  00000000  000356a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000010f0  00000000  00000000  00036898  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000226a9  00000000  00000000  00037988  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000d83b  00000000  00000000  0005a031  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d27f1  00000000  00000000  0006786c  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0013a05d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005ac4  00000000  00000000  0013a0d8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001f0 	.word	0x200001f0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b22c 	.word	0x0800b22c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001f4 	.word	0x200001f4
 80001cc:	0800b22c 	.word	0x0800b22c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b972 	b.w	8000f84 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9e08      	ldr	r6, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	4688      	mov	r8, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d14b      	bne.n	8000d5e <__udivmoddi4+0xa6>
 8000cc6:	428a      	cmp	r2, r1
 8000cc8:	4615      	mov	r5, r2
 8000cca:	d967      	bls.n	8000d9c <__udivmoddi4+0xe4>
 8000ccc:	fab2 f282 	clz	r2, r2
 8000cd0:	b14a      	cbz	r2, 8000ce6 <__udivmoddi4+0x2e>
 8000cd2:	f1c2 0720 	rsb	r7, r2, #32
 8000cd6:	fa01 f302 	lsl.w	r3, r1, r2
 8000cda:	fa20 f707 	lsr.w	r7, r0, r7
 8000cde:	4095      	lsls	r5, r2
 8000ce0:	ea47 0803 	orr.w	r8, r7, r3
 8000ce4:	4094      	lsls	r4, r2
 8000ce6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cea:	0c23      	lsrs	r3, r4, #16
 8000cec:	fbb8 f7fe 	udiv	r7, r8, lr
 8000cf0:	fa1f fc85 	uxth.w	ip, r5
 8000cf4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000cf8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cfc:	fb07 f10c 	mul.w	r1, r7, ip
 8000d00:	4299      	cmp	r1, r3
 8000d02:	d909      	bls.n	8000d18 <__udivmoddi4+0x60>
 8000d04:	18eb      	adds	r3, r5, r3
 8000d06:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d0a:	f080 811b 	bcs.w	8000f44 <__udivmoddi4+0x28c>
 8000d0e:	4299      	cmp	r1, r3
 8000d10:	f240 8118 	bls.w	8000f44 <__udivmoddi4+0x28c>
 8000d14:	3f02      	subs	r7, #2
 8000d16:	442b      	add	r3, r5
 8000d18:	1a5b      	subs	r3, r3, r1
 8000d1a:	b2a4      	uxth	r4, r4
 8000d1c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d20:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d24:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d28:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d2c:	45a4      	cmp	ip, r4
 8000d2e:	d909      	bls.n	8000d44 <__udivmoddi4+0x8c>
 8000d30:	192c      	adds	r4, r5, r4
 8000d32:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d36:	f080 8107 	bcs.w	8000f48 <__udivmoddi4+0x290>
 8000d3a:	45a4      	cmp	ip, r4
 8000d3c:	f240 8104 	bls.w	8000f48 <__udivmoddi4+0x290>
 8000d40:	3802      	subs	r0, #2
 8000d42:	442c      	add	r4, r5
 8000d44:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d48:	eba4 040c 	sub.w	r4, r4, ip
 8000d4c:	2700      	movs	r7, #0
 8000d4e:	b11e      	cbz	r6, 8000d58 <__udivmoddi4+0xa0>
 8000d50:	40d4      	lsrs	r4, r2
 8000d52:	2300      	movs	r3, #0
 8000d54:	e9c6 4300 	strd	r4, r3, [r6]
 8000d58:	4639      	mov	r1, r7
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d909      	bls.n	8000d76 <__udivmoddi4+0xbe>
 8000d62:	2e00      	cmp	r6, #0
 8000d64:	f000 80eb 	beq.w	8000f3e <__udivmoddi4+0x286>
 8000d68:	2700      	movs	r7, #0
 8000d6a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d6e:	4638      	mov	r0, r7
 8000d70:	4639      	mov	r1, r7
 8000d72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d76:	fab3 f783 	clz	r7, r3
 8000d7a:	2f00      	cmp	r7, #0
 8000d7c:	d147      	bne.n	8000e0e <__udivmoddi4+0x156>
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	d302      	bcc.n	8000d88 <__udivmoddi4+0xd0>
 8000d82:	4282      	cmp	r2, r0
 8000d84:	f200 80fa 	bhi.w	8000f7c <__udivmoddi4+0x2c4>
 8000d88:	1a84      	subs	r4, r0, r2
 8000d8a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d8e:	2001      	movs	r0, #1
 8000d90:	4698      	mov	r8, r3
 8000d92:	2e00      	cmp	r6, #0
 8000d94:	d0e0      	beq.n	8000d58 <__udivmoddi4+0xa0>
 8000d96:	e9c6 4800 	strd	r4, r8, [r6]
 8000d9a:	e7dd      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000d9c:	b902      	cbnz	r2, 8000da0 <__udivmoddi4+0xe8>
 8000d9e:	deff      	udf	#255	; 0xff
 8000da0:	fab2 f282 	clz	r2, r2
 8000da4:	2a00      	cmp	r2, #0
 8000da6:	f040 808f 	bne.w	8000ec8 <__udivmoddi4+0x210>
 8000daa:	1b49      	subs	r1, r1, r5
 8000dac:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000db0:	fa1f f885 	uxth.w	r8, r5
 8000db4:	2701      	movs	r7, #1
 8000db6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dba:	0c23      	lsrs	r3, r4, #16
 8000dbc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000dc0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dc4:	fb08 f10c 	mul.w	r1, r8, ip
 8000dc8:	4299      	cmp	r1, r3
 8000dca:	d907      	bls.n	8000ddc <__udivmoddi4+0x124>
 8000dcc:	18eb      	adds	r3, r5, r3
 8000dce:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000dd2:	d202      	bcs.n	8000dda <__udivmoddi4+0x122>
 8000dd4:	4299      	cmp	r1, r3
 8000dd6:	f200 80cd 	bhi.w	8000f74 <__udivmoddi4+0x2bc>
 8000dda:	4684      	mov	ip, r0
 8000ddc:	1a59      	subs	r1, r3, r1
 8000dde:	b2a3      	uxth	r3, r4
 8000de0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000de4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000de8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dec:	fb08 f800 	mul.w	r8, r8, r0
 8000df0:	45a0      	cmp	r8, r4
 8000df2:	d907      	bls.n	8000e04 <__udivmoddi4+0x14c>
 8000df4:	192c      	adds	r4, r5, r4
 8000df6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dfa:	d202      	bcs.n	8000e02 <__udivmoddi4+0x14a>
 8000dfc:	45a0      	cmp	r8, r4
 8000dfe:	f200 80b6 	bhi.w	8000f6e <__udivmoddi4+0x2b6>
 8000e02:	4618      	mov	r0, r3
 8000e04:	eba4 0408 	sub.w	r4, r4, r8
 8000e08:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e0c:	e79f      	b.n	8000d4e <__udivmoddi4+0x96>
 8000e0e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e12:	40bb      	lsls	r3, r7
 8000e14:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e18:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e1c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e20:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e24:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e28:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e2c:	4325      	orrs	r5, r4
 8000e2e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e32:	0c2c      	lsrs	r4, r5, #16
 8000e34:	fb08 3319 	mls	r3, r8, r9, r3
 8000e38:	fa1f fa8e 	uxth.w	sl, lr
 8000e3c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e40:	fb09 f40a 	mul.w	r4, r9, sl
 8000e44:	429c      	cmp	r4, r3
 8000e46:	fa02 f207 	lsl.w	r2, r2, r7
 8000e4a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e4e:	d90b      	bls.n	8000e68 <__udivmoddi4+0x1b0>
 8000e50:	eb1e 0303 	adds.w	r3, lr, r3
 8000e54:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e58:	f080 8087 	bcs.w	8000f6a <__udivmoddi4+0x2b2>
 8000e5c:	429c      	cmp	r4, r3
 8000e5e:	f240 8084 	bls.w	8000f6a <__udivmoddi4+0x2b2>
 8000e62:	f1a9 0902 	sub.w	r9, r9, #2
 8000e66:	4473      	add	r3, lr
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	b2ad      	uxth	r5, r5
 8000e6c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e70:	fb08 3310 	mls	r3, r8, r0, r3
 8000e74:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e78:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e7c:	45a2      	cmp	sl, r4
 8000e7e:	d908      	bls.n	8000e92 <__udivmoddi4+0x1da>
 8000e80:	eb1e 0404 	adds.w	r4, lr, r4
 8000e84:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e88:	d26b      	bcs.n	8000f62 <__udivmoddi4+0x2aa>
 8000e8a:	45a2      	cmp	sl, r4
 8000e8c:	d969      	bls.n	8000f62 <__udivmoddi4+0x2aa>
 8000e8e:	3802      	subs	r0, #2
 8000e90:	4474      	add	r4, lr
 8000e92:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e96:	fba0 8902 	umull	r8, r9, r0, r2
 8000e9a:	eba4 040a 	sub.w	r4, r4, sl
 8000e9e:	454c      	cmp	r4, r9
 8000ea0:	46c2      	mov	sl, r8
 8000ea2:	464b      	mov	r3, r9
 8000ea4:	d354      	bcc.n	8000f50 <__udivmoddi4+0x298>
 8000ea6:	d051      	beq.n	8000f4c <__udivmoddi4+0x294>
 8000ea8:	2e00      	cmp	r6, #0
 8000eaa:	d069      	beq.n	8000f80 <__udivmoddi4+0x2c8>
 8000eac:	ebb1 050a 	subs.w	r5, r1, sl
 8000eb0:	eb64 0403 	sbc.w	r4, r4, r3
 8000eb4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000eb8:	40fd      	lsrs	r5, r7
 8000eba:	40fc      	lsrs	r4, r7
 8000ebc:	ea4c 0505 	orr.w	r5, ip, r5
 8000ec0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ec4:	2700      	movs	r7, #0
 8000ec6:	e747      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000ec8:	f1c2 0320 	rsb	r3, r2, #32
 8000ecc:	fa20 f703 	lsr.w	r7, r0, r3
 8000ed0:	4095      	lsls	r5, r2
 8000ed2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ed6:	fa21 f303 	lsr.w	r3, r1, r3
 8000eda:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000ede:	4338      	orrs	r0, r7
 8000ee0:	0c01      	lsrs	r1, r0, #16
 8000ee2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ee6:	fa1f f885 	uxth.w	r8, r5
 8000eea:	fb0e 3317 	mls	r3, lr, r7, r3
 8000eee:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef2:	fb07 f308 	mul.w	r3, r7, r8
 8000ef6:	428b      	cmp	r3, r1
 8000ef8:	fa04 f402 	lsl.w	r4, r4, r2
 8000efc:	d907      	bls.n	8000f0e <__udivmoddi4+0x256>
 8000efe:	1869      	adds	r1, r5, r1
 8000f00:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f04:	d22f      	bcs.n	8000f66 <__udivmoddi4+0x2ae>
 8000f06:	428b      	cmp	r3, r1
 8000f08:	d92d      	bls.n	8000f66 <__udivmoddi4+0x2ae>
 8000f0a:	3f02      	subs	r7, #2
 8000f0c:	4429      	add	r1, r5
 8000f0e:	1acb      	subs	r3, r1, r3
 8000f10:	b281      	uxth	r1, r0
 8000f12:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f16:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f1a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f1e:	fb00 f308 	mul.w	r3, r0, r8
 8000f22:	428b      	cmp	r3, r1
 8000f24:	d907      	bls.n	8000f36 <__udivmoddi4+0x27e>
 8000f26:	1869      	adds	r1, r5, r1
 8000f28:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f2c:	d217      	bcs.n	8000f5e <__udivmoddi4+0x2a6>
 8000f2e:	428b      	cmp	r3, r1
 8000f30:	d915      	bls.n	8000f5e <__udivmoddi4+0x2a6>
 8000f32:	3802      	subs	r0, #2
 8000f34:	4429      	add	r1, r5
 8000f36:	1ac9      	subs	r1, r1, r3
 8000f38:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f3c:	e73b      	b.n	8000db6 <__udivmoddi4+0xfe>
 8000f3e:	4637      	mov	r7, r6
 8000f40:	4630      	mov	r0, r6
 8000f42:	e709      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000f44:	4607      	mov	r7, r0
 8000f46:	e6e7      	b.n	8000d18 <__udivmoddi4+0x60>
 8000f48:	4618      	mov	r0, r3
 8000f4a:	e6fb      	b.n	8000d44 <__udivmoddi4+0x8c>
 8000f4c:	4541      	cmp	r1, r8
 8000f4e:	d2ab      	bcs.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f50:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f54:	eb69 020e 	sbc.w	r2, r9, lr
 8000f58:	3801      	subs	r0, #1
 8000f5a:	4613      	mov	r3, r2
 8000f5c:	e7a4      	b.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f5e:	4660      	mov	r0, ip
 8000f60:	e7e9      	b.n	8000f36 <__udivmoddi4+0x27e>
 8000f62:	4618      	mov	r0, r3
 8000f64:	e795      	b.n	8000e92 <__udivmoddi4+0x1da>
 8000f66:	4667      	mov	r7, ip
 8000f68:	e7d1      	b.n	8000f0e <__udivmoddi4+0x256>
 8000f6a:	4681      	mov	r9, r0
 8000f6c:	e77c      	b.n	8000e68 <__udivmoddi4+0x1b0>
 8000f6e:	3802      	subs	r0, #2
 8000f70:	442c      	add	r4, r5
 8000f72:	e747      	b.n	8000e04 <__udivmoddi4+0x14c>
 8000f74:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f78:	442b      	add	r3, r5
 8000f7a:	e72f      	b.n	8000ddc <__udivmoddi4+0x124>
 8000f7c:	4638      	mov	r0, r7
 8000f7e:	e708      	b.n	8000d92 <__udivmoddi4+0xda>
 8000f80:	4637      	mov	r7, r6
 8000f82:	e6e9      	b.n	8000d58 <__udivmoddi4+0xa0>

08000f84 <__aeabi_idiv0>:
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop

08000f88 <HMC5883L_initialize>:
 * averaging, 15 Hz data output rate, normal measurement bias, a,d 1090 gain (in
 * terms of LSB/Gauss). Be sure to adjust any settings you need specifically
 * after initialization, especially the gain settings if you happen to be seeing
 * a lot of -4096 values (see the datasheet for mor information).
 */
void HMC5883L_initialize() {
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	af00      	add	r7, sp, #0
    devAddr = HMC5883L_DEFAULT_ADDRESS;
 8000f8c:	4b08      	ldr	r3, [pc, #32]	; (8000fb0 <HMC5883L_initialize+0x28>)
 8000f8e:	221e      	movs	r2, #30
 8000f90:	701a      	strb	r2, [r3, #0]
    // write CONFIG_A register
    I2Cdev_writeByte(devAddr, HMC5883L_RA_CONFIG_A,
 8000f92:	4b07      	ldr	r3, [pc, #28]	; (8000fb0 <HMC5883L_initialize+0x28>)
 8000f94:	781b      	ldrb	r3, [r3, #0]
 8000f96:	2270      	movs	r2, #112	; 0x70
 8000f98:	2100      	movs	r1, #0
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	f000 f8ee 	bl	800117c <I2Cdev_writeByte>
        (HMC5883L_AVERAGING_8 << (HMC5883L_CRA_AVERAGE_BIT - HMC5883L_CRA_AVERAGE_LENGTH + 1)) |
        (HMC5883L_RATE_15     << (HMC5883L_CRA_RATE_BIT - HMC5883L_CRA_RATE_LENGTH + 1)) |
        (HMC5883L_BIAS_NORMAL << (HMC5883L_CRA_BIAS_BIT - HMC5883L_CRA_BIAS_LENGTH + 1)));

    // write CONFIG_B register
    HMC5883L_setGain(HMC5883L_GAIN_1090);
 8000fa0:	2001      	movs	r0, #1
 8000fa2:	f000 f831 	bl	8001008 <HMC5883L_setGain>

    // write MODE register
    HMC5883L_setMode(HMC5883L_MODE_CONTINUOUS);
 8000fa6:	2000      	movs	r0, #0
 8000fa8:	f000 f842 	bl	8001030 <HMC5883L_setMode>
}
 8000fac:	bf00      	nop
 8000fae:	bd80      	pop	{r7, pc}
 8000fb0:	2000020c 	.word	0x2000020c

08000fb4 <HMC5883L_testConnection>:

/** Verify the I2C connection.
 * Make sure the device is connected and responds as expected.
 * @return True if connection is valid, false otherwise
 */
bool HMC5883L_testConnection() {
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b082      	sub	sp, #8
 8000fb8:	af02      	add	r7, sp, #8
    if (I2Cdev_readBytes(devAddr, HMC5883L_RA_ID_A, 3, buffer, 0) == 3) {
 8000fba:	4b11      	ldr	r3, [pc, #68]	; (8001000 <HMC5883L_testConnection+0x4c>)
 8000fbc:	7818      	ldrb	r0, [r3, #0]
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	9300      	str	r3, [sp, #0]
 8000fc2:	4b10      	ldr	r3, [pc, #64]	; (8001004 <HMC5883L_testConnection+0x50>)
 8000fc4:	2203      	movs	r2, #3
 8000fc6:	210a      	movs	r1, #10
 8000fc8:	f000 f8a0 	bl	800110c <I2Cdev_readBytes>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	2b03      	cmp	r3, #3
 8000fd0:	d112      	bne.n	8000ff8 <HMC5883L_testConnection+0x44>
        return (buffer[0] == 'H' && buffer[1] == '4' && buffer[2] == '3');
 8000fd2:	4b0c      	ldr	r3, [pc, #48]	; (8001004 <HMC5883L_testConnection+0x50>)
 8000fd4:	781b      	ldrb	r3, [r3, #0]
 8000fd6:	2b48      	cmp	r3, #72	; 0x48
 8000fd8:	d109      	bne.n	8000fee <HMC5883L_testConnection+0x3a>
 8000fda:	4b0a      	ldr	r3, [pc, #40]	; (8001004 <HMC5883L_testConnection+0x50>)
 8000fdc:	785b      	ldrb	r3, [r3, #1]
 8000fde:	2b34      	cmp	r3, #52	; 0x34
 8000fe0:	d105      	bne.n	8000fee <HMC5883L_testConnection+0x3a>
 8000fe2:	4b08      	ldr	r3, [pc, #32]	; (8001004 <HMC5883L_testConnection+0x50>)
 8000fe4:	789b      	ldrb	r3, [r3, #2]
 8000fe6:	2b33      	cmp	r3, #51	; 0x33
 8000fe8:	d101      	bne.n	8000fee <HMC5883L_testConnection+0x3a>
 8000fea:	2301      	movs	r3, #1
 8000fec:	e000      	b.n	8000ff0 <HMC5883L_testConnection+0x3c>
 8000fee:	2300      	movs	r3, #0
 8000ff0:	f003 0301 	and.w	r3, r3, #1
 8000ff4:	b2db      	uxtb	r3, r3
 8000ff6:	e000      	b.n	8000ffa <HMC5883L_testConnection+0x46>
    }
    return false;
 8000ff8:	2300      	movs	r3, #0
}
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	bd80      	pop	{r7, pc}
 8001000:	2000020c 	.word	0x2000020c
 8001004:	20000210 	.word	0x20000210

08001008 <HMC5883L_setGain>:
 * @see getGain()
 * @see HMC5883L_RA_CONFIG_B
 * @see HMC5883L_CRB_GAIN_BIT
 * @see HMC5883L_CRB_GAIN_LENGTH
 */
void HMC5883L_setGain(uint8_t gain) {
 8001008:	b580      	push	{r7, lr}
 800100a:	b082      	sub	sp, #8
 800100c:	af00      	add	r7, sp, #0
 800100e:	4603      	mov	r3, r0
 8001010:	71fb      	strb	r3, [r7, #7]
    // use this method to guarantee that bits 4-0 are set to zero, which is a
    // requirement specified in the datasheet; it's actually more efficient than
    // using the I2Cdev.writeBits method
    I2Cdev_writeByte(devAddr, HMC5883L_RA_CONFIG_B, gain << (HMC5883L_CRB_GAIN_BIT - HMC5883L_CRB_GAIN_LENGTH + 1));
 8001012:	4b06      	ldr	r3, [pc, #24]	; (800102c <HMC5883L_setGain+0x24>)
 8001014:	7818      	ldrb	r0, [r3, #0]
 8001016:	79fb      	ldrb	r3, [r7, #7]
 8001018:	015b      	lsls	r3, r3, #5
 800101a:	b2db      	uxtb	r3, r3
 800101c:	461a      	mov	r2, r3
 800101e:	2101      	movs	r1, #1
 8001020:	f000 f8ac 	bl	800117c <I2Cdev_writeByte>
}
 8001024:	bf00      	nop
 8001026:	3708      	adds	r7, #8
 8001028:	46bd      	mov	sp, r7
 800102a:	bd80      	pop	{r7, pc}
 800102c:	2000020c 	.word	0x2000020c

08001030 <HMC5883L_setMode>:
 * @see HMC5883L_MODE_IDLE
 * @see HMC5883L_RA_MODE
 * @see HMC5883L_MODEREG_BIT
 * @see HMC5883L_MODEREG_LENGTH
 */
void HMC5883L_setMode(uint8_t newMode) {
 8001030:	b580      	push	{r7, lr}
 8001032:	b082      	sub	sp, #8
 8001034:	af00      	add	r7, sp, #0
 8001036:	4603      	mov	r3, r0
 8001038:	71fb      	strb	r3, [r7, #7]
    // use this method to guarantee that bits 7-2 are set to zero, which is a
    // requirement specified in the datasheet; it's actually more efficient than
    // using the I2Cdev.writeBits method
    I2Cdev_writeByte(devAddr, HMC5883L_RA_MODE, newMode << (HMC5883L_MODEREG_BIT - HMC5883L_MODEREG_LENGTH + 1));
 800103a:	4b07      	ldr	r3, [pc, #28]	; (8001058 <HMC5883L_setMode+0x28>)
 800103c:	781b      	ldrb	r3, [r3, #0]
 800103e:	79fa      	ldrb	r2, [r7, #7]
 8001040:	2102      	movs	r1, #2
 8001042:	4618      	mov	r0, r3
 8001044:	f000 f89a 	bl	800117c <I2Cdev_writeByte>
    mode = newMode; // track to tell if we have to clear bit 7 after a read
 8001048:	4a04      	ldr	r2, [pc, #16]	; (800105c <HMC5883L_setMode+0x2c>)
 800104a:	79fb      	ldrb	r3, [r7, #7]
 800104c:	7013      	strb	r3, [r2, #0]
}
 800104e:	bf00      	nop
 8001050:	3708      	adds	r7, #8
 8001052:	46bd      	mov	sp, r7
 8001054:	bd80      	pop	{r7, pc}
 8001056:	bf00      	nop
 8001058:	2000020c 	.word	0x2000020c
 800105c:	20000216 	.word	0x20000216

08001060 <HMC5883L_getHeading>:
 * @param x 16-bit signed integer container for X-axis heading
 * @param y 16-bit signed integer container for Y-axis heading
 * @param z 16-bit signed integer container for Z-axis heading
 * @see HMC5883L_RA_DATAX_H
 */
void HMC5883L_getHeading(int16_t *x, int16_t *y, int16_t *z) {
 8001060:	b580      	push	{r7, lr}
 8001062:	b086      	sub	sp, #24
 8001064:	af02      	add	r7, sp, #8
 8001066:	60f8      	str	r0, [r7, #12]
 8001068:	60b9      	str	r1, [r7, #8]
 800106a:	607a      	str	r2, [r7, #4]
    I2Cdev_readBytes(devAddr, HMC5883L_RA_DATAX_H, 6, buffer, 0);
 800106c:	4b1c      	ldr	r3, [pc, #112]	; (80010e0 <HMC5883L_getHeading+0x80>)
 800106e:	7818      	ldrb	r0, [r3, #0]
 8001070:	2300      	movs	r3, #0
 8001072:	9300      	str	r3, [sp, #0]
 8001074:	4b1b      	ldr	r3, [pc, #108]	; (80010e4 <HMC5883L_getHeading+0x84>)
 8001076:	2206      	movs	r2, #6
 8001078:	2103      	movs	r1, #3
 800107a:	f000 f847 	bl	800110c <I2Cdev_readBytes>
    if (mode == HMC5883L_MODE_SINGLE) I2Cdev_writeByte(devAddr, HMC5883L_RA_MODE, HMC5883L_MODE_SINGLE << (HMC5883L_MODEREG_BIT - HMC5883L_MODEREG_LENGTH + 1));
 800107e:	4b1a      	ldr	r3, [pc, #104]	; (80010e8 <HMC5883L_getHeading+0x88>)
 8001080:	781b      	ldrb	r3, [r3, #0]
 8001082:	2b01      	cmp	r3, #1
 8001084:	d106      	bne.n	8001094 <HMC5883L_getHeading+0x34>
 8001086:	4b16      	ldr	r3, [pc, #88]	; (80010e0 <HMC5883L_getHeading+0x80>)
 8001088:	781b      	ldrb	r3, [r3, #0]
 800108a:	2201      	movs	r2, #1
 800108c:	2102      	movs	r1, #2
 800108e:	4618      	mov	r0, r3
 8001090:	f000 f874 	bl	800117c <I2Cdev_writeByte>
    *x = (((int16_t)buffer[0]) << 8) | buffer[1];
 8001094:	4b13      	ldr	r3, [pc, #76]	; (80010e4 <HMC5883L_getHeading+0x84>)
 8001096:	781b      	ldrb	r3, [r3, #0]
 8001098:	021b      	lsls	r3, r3, #8
 800109a:	b21a      	sxth	r2, r3
 800109c:	4b11      	ldr	r3, [pc, #68]	; (80010e4 <HMC5883L_getHeading+0x84>)
 800109e:	785b      	ldrb	r3, [r3, #1]
 80010a0:	b21b      	sxth	r3, r3
 80010a2:	4313      	orrs	r3, r2
 80010a4:	b21a      	sxth	r2, r3
 80010a6:	68fb      	ldr	r3, [r7, #12]
 80010a8:	801a      	strh	r2, [r3, #0]
    *y = (((int16_t)buffer[4]) << 8) | buffer[5];
 80010aa:	4b0e      	ldr	r3, [pc, #56]	; (80010e4 <HMC5883L_getHeading+0x84>)
 80010ac:	791b      	ldrb	r3, [r3, #4]
 80010ae:	021b      	lsls	r3, r3, #8
 80010b0:	b21a      	sxth	r2, r3
 80010b2:	4b0c      	ldr	r3, [pc, #48]	; (80010e4 <HMC5883L_getHeading+0x84>)
 80010b4:	795b      	ldrb	r3, [r3, #5]
 80010b6:	b21b      	sxth	r3, r3
 80010b8:	4313      	orrs	r3, r2
 80010ba:	b21a      	sxth	r2, r3
 80010bc:	68bb      	ldr	r3, [r7, #8]
 80010be:	801a      	strh	r2, [r3, #0]
    *z = (((int16_t)buffer[2]) << 8) | buffer[3];
 80010c0:	4b08      	ldr	r3, [pc, #32]	; (80010e4 <HMC5883L_getHeading+0x84>)
 80010c2:	789b      	ldrb	r3, [r3, #2]
 80010c4:	021b      	lsls	r3, r3, #8
 80010c6:	b21a      	sxth	r2, r3
 80010c8:	4b06      	ldr	r3, [pc, #24]	; (80010e4 <HMC5883L_getHeading+0x84>)
 80010ca:	78db      	ldrb	r3, [r3, #3]
 80010cc:	b21b      	sxth	r3, r3
 80010ce:	4313      	orrs	r3, r2
 80010d0:	b21a      	sxth	r2, r3
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	801a      	strh	r2, [r3, #0]
}
 80010d6:	bf00      	nop
 80010d8:	3710      	adds	r7, #16
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}
 80010de:	bf00      	nop
 80010e0:	2000020c 	.word	0x2000020c
 80010e4:	20000210 	.word	0x20000210
 80010e8:	20000216 	.word	0x20000216

080010ec <I2Cdev_init>:
uint16_t I2Cdev_readTimeout = I2CDEV_DEFAULT_READ_TIMEOUT;

/** Sets device handle to use for communications
 * You can call this function and set any other device at any moment
 */
void I2Cdev_init(I2C_HandleTypeDef * hi2c){
 80010ec:	b480      	push	{r7}
 80010ee:	b083      	sub	sp, #12
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
	I2Cdev_hi2c = hi2c;
 80010f4:	4a04      	ldr	r2, [pc, #16]	; (8001108 <I2Cdev_init+0x1c>)
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	6013      	str	r3, [r2, #0]
}
 80010fa:	bf00      	nop
 80010fc:	370c      	adds	r7, #12
 80010fe:	46bd      	mov	sp, r7
 8001100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001104:	4770      	bx	lr
 8001106:	bf00      	nop
 8001108:	20000218 	.word	0x20000218

0800110c <I2Cdev_readBytes>:
 * @param data Buffer to store read data in
 * @param timeout Optional read timeout in milliseconds (0 to disable, leave off to use default class value in I2Cdev_readTimeout)
 * @return Number of bytes read (-1 indicates failure)
 */
uint8_t I2Cdev_readBytes(uint8_t devAddr, uint8_t regAddr, uint8_t length, uint8_t *data, uint16_t timeout)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b086      	sub	sp, #24
 8001110:	af02      	add	r7, sp, #8
 8001112:	603b      	str	r3, [r7, #0]
 8001114:	4603      	mov	r3, r0
 8001116:	71fb      	strb	r3, [r7, #7]
 8001118:	460b      	mov	r3, r1
 800111a:	71bb      	strb	r3, [r7, #6]
 800111c:	4613      	mov	r3, r2
 800111e:	717b      	strb	r3, [r7, #5]
    uint16_t tout = timeout > 0 ? timeout : I2CDEV_DEFAULT_READ_TIMEOUT;
 8001120:	8b3b      	ldrh	r3, [r7, #24]
 8001122:	2b00      	cmp	r3, #0
 8001124:	d001      	beq.n	800112a <I2Cdev_readBytes+0x1e>
 8001126:	8b3b      	ldrh	r3, [r7, #24]
 8001128:	e001      	b.n	800112e <I2Cdev_readBytes+0x22>
 800112a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800112e:	81fb      	strh	r3, [r7, #14]

    HAL_I2C_Master_Transmit(I2Cdev_hi2c, devAddr << 1, &regAddr, 1, tout);
 8001130:	4b11      	ldr	r3, [pc, #68]	; (8001178 <I2Cdev_readBytes+0x6c>)
 8001132:	6818      	ldr	r0, [r3, #0]
 8001134:	79fb      	ldrb	r3, [r7, #7]
 8001136:	b29b      	uxth	r3, r3
 8001138:	005b      	lsls	r3, r3, #1
 800113a:	b299      	uxth	r1, r3
 800113c:	89fb      	ldrh	r3, [r7, #14]
 800113e:	1dba      	adds	r2, r7, #6
 8001140:	9300      	str	r3, [sp, #0]
 8001142:	2301      	movs	r3, #1
 8001144:	f002 fe70 	bl	8003e28 <HAL_I2C_Master_Transmit>
    if (HAL_I2C_Master_Receive(I2Cdev_hi2c, devAddr << 1, data, length, tout) == HAL_OK) return length;
 8001148:	4b0b      	ldr	r3, [pc, #44]	; (8001178 <I2Cdev_readBytes+0x6c>)
 800114a:	6818      	ldr	r0, [r3, #0]
 800114c:	79fb      	ldrb	r3, [r7, #7]
 800114e:	b29b      	uxth	r3, r3
 8001150:	005b      	lsls	r3, r3, #1
 8001152:	b299      	uxth	r1, r3
 8001154:	797b      	ldrb	r3, [r7, #5]
 8001156:	b29a      	uxth	r2, r3
 8001158:	89fb      	ldrh	r3, [r7, #14]
 800115a:	9300      	str	r3, [sp, #0]
 800115c:	4613      	mov	r3, r2
 800115e:	683a      	ldr	r2, [r7, #0]
 8001160:	f002 ff60 	bl	8004024 <HAL_I2C_Master_Receive>
 8001164:	4603      	mov	r3, r0
 8001166:	2b00      	cmp	r3, #0
 8001168:	d101      	bne.n	800116e <I2Cdev_readBytes+0x62>
 800116a:	797b      	ldrb	r3, [r7, #5]
 800116c:	e000      	b.n	8001170 <I2Cdev_readBytes+0x64>
    return -1;
 800116e:	23ff      	movs	r3, #255	; 0xff
}
 8001170:	4618      	mov	r0, r3
 8001172:	3710      	adds	r7, #16
 8001174:	46bd      	mov	sp, r7
 8001176:	bd80      	pop	{r7, pc}
 8001178:	20000218 	.word	0x20000218

0800117c <I2Cdev_writeByte>:
 * @param regAddr Register address to write to
 * @param data New byte value to write
 * @return Status of operation (true = success)
 */
uint16_t I2Cdev_writeByte(uint8_t devAddr, uint8_t regAddr, uint8_t data)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b082      	sub	sp, #8
 8001180:	af00      	add	r7, sp, #0
 8001182:	4603      	mov	r3, r0
 8001184:	71fb      	strb	r3, [r7, #7]
 8001186:	460b      	mov	r3, r1
 8001188:	71bb      	strb	r3, [r7, #6]
 800118a:	4613      	mov	r3, r2
 800118c:	717b      	strb	r3, [r7, #5]
    return I2Cdev_writeBytes(devAddr, regAddr, 1, &data);
 800118e:	1d7b      	adds	r3, r7, #5
 8001190:	79b9      	ldrb	r1, [r7, #6]
 8001192:	79f8      	ldrb	r0, [r7, #7]
 8001194:	2201      	movs	r2, #1
 8001196:	f000 f805 	bl	80011a4 <I2Cdev_writeBytes>
 800119a:	4603      	mov	r3, r0
}
 800119c:	4618      	mov	r0, r3
 800119e:	3708      	adds	r7, #8
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bd80      	pop	{r7, pc}

080011a4 <I2Cdev_writeBytes>:
 * @param length Number of bytes to write
 * @param data Buffer to copy new data from
 * @return Status of operation (true = success)
 */
uint16_t I2Cdev_writeBytes(uint8_t devAddr, uint8_t regAddr, uint8_t length, uint8_t* pData)
{
 80011a4:	b590      	push	{r4, r7, lr}
 80011a6:	b089      	sub	sp, #36	; 0x24
 80011a8:	af04      	add	r7, sp, #16
 80011aa:	603b      	str	r3, [r7, #0]
 80011ac:	4603      	mov	r3, r0
 80011ae:	71fb      	strb	r3, [r7, #7]
 80011b0:	460b      	mov	r3, r1
 80011b2:	71bb      	strb	r3, [r7, #6]
 80011b4:	4613      	mov	r3, r2
 80011b6:	717b      	strb	r3, [r7, #5]
    HAL_StatusTypeDef status = HAL_I2C_Mem_Write(I2Cdev_hi2c, devAddr << 1, regAddr, I2C_MEMADD_SIZE_8BIT, pData, length, 1000);
 80011b8:	4b10      	ldr	r3, [pc, #64]	; (80011fc <I2Cdev_writeBytes+0x58>)
 80011ba:	6818      	ldr	r0, [r3, #0]
 80011bc:	79fb      	ldrb	r3, [r7, #7]
 80011be:	b29b      	uxth	r3, r3
 80011c0:	005b      	lsls	r3, r3, #1
 80011c2:	b299      	uxth	r1, r3
 80011c4:	79bb      	ldrb	r3, [r7, #6]
 80011c6:	b29c      	uxth	r4, r3
 80011c8:	797b      	ldrb	r3, [r7, #5]
 80011ca:	b29b      	uxth	r3, r3
 80011cc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80011d0:	9202      	str	r2, [sp, #8]
 80011d2:	9301      	str	r3, [sp, #4]
 80011d4:	683b      	ldr	r3, [r7, #0]
 80011d6:	9300      	str	r3, [sp, #0]
 80011d8:	2301      	movs	r3, #1
 80011da:	4622      	mov	r2, r4
 80011dc:	f003 f948 	bl	8004470 <HAL_I2C_Mem_Write>
 80011e0:	4603      	mov	r3, r0
 80011e2:	73fb      	strb	r3, [r7, #15]
    return status == HAL_OK;
 80011e4:	7bfb      	ldrb	r3, [r7, #15]
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	bf0c      	ite	eq
 80011ea:	2301      	moveq	r3, #1
 80011ec:	2300      	movne	r3, #0
 80011ee:	b2db      	uxtb	r3, r3
 80011f0:	b29b      	uxth	r3, r3
}
 80011f2:	4618      	mov	r0, r3
 80011f4:	3714      	adds	r7, #20
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bd90      	pop	{r4, r7, pc}
 80011fa:	bf00      	nop
 80011fc:	20000218 	.word	0x20000218

08001200 <HMC5883LInit>:
		  data_potensio = HAL_ADC_GetValue(&hadc1);
		  analog_potensio = (float)data_potensio;
		  if (analog_potensio > 3500) analog_potensio = 3500;
		  return analog_potensio*(180.0f/3500.0f);
}
void HMC5883LInit(){
 8001200:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001202:	af00      	add	r7, sp, #0
	HMC5883L_initialize();
 8001204:	f7ff fec0 	bl	8000f88 <HMC5883L_initialize>
	HAL_Delay(1000);
 8001208:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800120c:	f001 f9ca 	bl	80025a4 <HAL_Delay>
	while (!HMC5883L_testConnection()){
 8001210:	e022      	b.n	8001258 <HMC5883LInit+0x58>
		ukuranstring = sprintf((char*)buffer, "Inisialisasi HMC5893L GAGAL \r\n");
 8001212:	4a27      	ldr	r2, [pc, #156]	; (80012b0 <HMC5883LInit+0xb0>)
 8001214:	4b27      	ldr	r3, [pc, #156]	; (80012b4 <HMC5883LInit+0xb4>)
 8001216:	4615      	mov	r5, r2
 8001218:	461c      	mov	r4, r3
 800121a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800121c:	6028      	str	r0, [r5, #0]
 800121e:	6069      	str	r1, [r5, #4]
 8001220:	60aa      	str	r2, [r5, #8]
 8001222:	60eb      	str	r3, [r5, #12]
 8001224:	cc07      	ldmia	r4!, {r0, r1, r2}
 8001226:	6128      	str	r0, [r5, #16]
 8001228:	6169      	str	r1, [r5, #20]
 800122a:	61aa      	str	r2, [r5, #24]
 800122c:	8823      	ldrh	r3, [r4, #0]
 800122e:	78a2      	ldrb	r2, [r4, #2]
 8001230:	83ab      	strh	r3, [r5, #28]
 8001232:	4613      	mov	r3, r2
 8001234:	77ab      	strb	r3, [r5, #30]
 8001236:	231e      	movs	r3, #30
 8001238:	b29a      	uxth	r2, r3
 800123a:	4b1f      	ldr	r3, [pc, #124]	; (80012b8 <HMC5883LInit+0xb8>)
 800123c:	801a      	strh	r2, [r3, #0]
		HAL_UART_Transmit(&huart1, buffer, ukuranstring, 10);
 800123e:	4b1e      	ldr	r3, [pc, #120]	; (80012b8 <HMC5883LInit+0xb8>)
 8001240:	881a      	ldrh	r2, [r3, #0]
 8001242:	230a      	movs	r3, #10
 8001244:	491a      	ldr	r1, [pc, #104]	; (80012b0 <HMC5883LInit+0xb0>)
 8001246:	481d      	ldr	r0, [pc, #116]	; (80012bc <HMC5883LInit+0xbc>)
 8001248:	f005 f821 	bl	800628e <HAL_UART_Transmit>
		HMC5883L_initialize();
 800124c:	f7ff fe9c 	bl	8000f88 <HMC5883L_initialize>
		HAL_Delay(500);
 8001250:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001254:	f001 f9a6 	bl	80025a4 <HAL_Delay>
	while (!HMC5883L_testConnection()){
 8001258:	f7ff feac 	bl	8000fb4 <HMC5883L_testConnection>
 800125c:	4603      	mov	r3, r0
 800125e:	f083 0301 	eor.w	r3, r3, #1
 8001262:	b2db      	uxtb	r3, r3
 8001264:	2b00      	cmp	r3, #0
 8001266:	d1d4      	bne.n	8001212 <HMC5883LInit+0x12>
	}
	ukuranstring = sprintf((char*)buffer, "Inisialisasi HMC5893L Telah Berhasil \r\n");
 8001268:	4b11      	ldr	r3, [pc, #68]	; (80012b0 <HMC5883LInit+0xb0>)
 800126a:	4a15      	ldr	r2, [pc, #84]	; (80012c0 <HMC5883LInit+0xc0>)
 800126c:	4614      	mov	r4, r2
 800126e:	469c      	mov	ip, r3
 8001270:	f104 0e20 	add.w	lr, r4, #32
 8001274:	4665      	mov	r5, ip
 8001276:	4626      	mov	r6, r4
 8001278:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800127a:	6028      	str	r0, [r5, #0]
 800127c:	6069      	str	r1, [r5, #4]
 800127e:	60aa      	str	r2, [r5, #8]
 8001280:	60eb      	str	r3, [r5, #12]
 8001282:	3410      	adds	r4, #16
 8001284:	f10c 0c10 	add.w	ip, ip, #16
 8001288:	4574      	cmp	r4, lr
 800128a:	d1f3      	bne.n	8001274 <HMC5883LInit+0x74>
 800128c:	4662      	mov	r2, ip
 800128e:	4623      	mov	r3, r4
 8001290:	cb03      	ldmia	r3!, {r0, r1}
 8001292:	6010      	str	r0, [r2, #0]
 8001294:	6051      	str	r1, [r2, #4]
 8001296:	2327      	movs	r3, #39	; 0x27
 8001298:	b29a      	uxth	r2, r3
 800129a:	4b07      	ldr	r3, [pc, #28]	; (80012b8 <HMC5883LInit+0xb8>)
 800129c:	801a      	strh	r2, [r3, #0]
	HAL_UART_Transmit(&huart1, buffer, ukuranstring, 10);
 800129e:	4b06      	ldr	r3, [pc, #24]	; (80012b8 <HMC5883LInit+0xb8>)
 80012a0:	881a      	ldrh	r2, [r3, #0]
 80012a2:	230a      	movs	r3, #10
 80012a4:	4902      	ldr	r1, [pc, #8]	; (80012b0 <HMC5883LInit+0xb0>)
 80012a6:	4805      	ldr	r0, [pc, #20]	; (80012bc <HMC5883LInit+0xbc>)
 80012a8:	f004 fff1 	bl	800628e <HAL_UART_Transmit>
}
 80012ac:	bf00      	nop
 80012ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80012b0:	20000b30 	.word	0x20000b30
 80012b4:	0800b248 	.word	0x0800b248
 80012b8:	20000c40 	.word	0x20000c40
 80012bc:	20000ae0 	.word	0x20000ae0
 80012c0:	0800b268 	.word	0x0800b268
 80012c4:	00000000 	.word	0x00000000

080012c8 <bacaheading>:
float bacaheading(){
 80012c8:	b5b0      	push	{r4, r5, r7, lr}
 80012ca:	af00      	add	r7, sp, #0
	HMC5883L_getHeading(&x_heading, &y_heading, &z_heading);
 80012cc:	4a56      	ldr	r2, [pc, #344]	; (8001428 <bacaheading+0x160>)
 80012ce:	4957      	ldr	r1, [pc, #348]	; (800142c <bacaheading+0x164>)
 80012d0:	4857      	ldr	r0, [pc, #348]	; (8001430 <bacaheading+0x168>)
 80012d2:	f7ff fec5 	bl	8001060 <HMC5883L_getHeading>
	heading = (atan2(x_heading, y_heading));
 80012d6:	4b56      	ldr	r3, [pc, #344]	; (8001430 <bacaheading+0x168>)
 80012d8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012dc:	4618      	mov	r0, r3
 80012de:	f7ff f921 	bl	8000524 <__aeabi_i2d>
 80012e2:	4604      	mov	r4, r0
 80012e4:	460d      	mov	r5, r1
 80012e6:	4b51      	ldr	r3, [pc, #324]	; (800142c <bacaheading+0x164>)
 80012e8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012ec:	4618      	mov	r0, r3
 80012ee:	f7ff f919 	bl	8000524 <__aeabi_i2d>
 80012f2:	4602      	mov	r2, r0
 80012f4:	460b      	mov	r3, r1
 80012f6:	ec43 2b11 	vmov	d1, r2, r3
 80012fa:	ec45 4b10 	vmov	d0, r4, r5
 80012fe:	f009 fd09 	bl	800ad14 <atan2>
 8001302:	ec54 3b10 	vmov	r3, r4, d0
 8001306:	4618      	mov	r0, r3
 8001308:	4621      	mov	r1, r4
 800130a:	f7ff fc6d 	bl	8000be8 <__aeabi_d2f>
 800130e:	4602      	mov	r2, r0
 8001310:	4b48      	ldr	r3, [pc, #288]	; (8001434 <bacaheading+0x16c>)
 8001312:	601a      	str	r2, [r3, #0]
	ukuranstring = sprintf((char*)buffer, "data heading = %2.f\r\n", heading);
 8001314:	4b47      	ldr	r3, [pc, #284]	; (8001434 <bacaheading+0x16c>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	4618      	mov	r0, r3
 800131a:	f7ff f915 	bl	8000548 <__aeabi_f2d>
 800131e:	4603      	mov	r3, r0
 8001320:	460c      	mov	r4, r1
 8001322:	461a      	mov	r2, r3
 8001324:	4623      	mov	r3, r4
 8001326:	4944      	ldr	r1, [pc, #272]	; (8001438 <bacaheading+0x170>)
 8001328:	4844      	ldr	r0, [pc, #272]	; (800143c <bacaheading+0x174>)
 800132a:	f006 fdeb 	bl	8007f04 <siprintf>
 800132e:	4603      	mov	r3, r0
 8001330:	b29a      	uxth	r2, r3
 8001332:	4b43      	ldr	r3, [pc, #268]	; (8001440 <bacaheading+0x178>)
 8001334:	801a      	strh	r2, [r3, #0]
	HAL_UART_Transmit(&huart1, buffer, ukuranstring, 10);
 8001336:	4b42      	ldr	r3, [pc, #264]	; (8001440 <bacaheading+0x178>)
 8001338:	881a      	ldrh	r2, [r3, #0]
 800133a:	230a      	movs	r3, #10
 800133c:	493f      	ldr	r1, [pc, #252]	; (800143c <bacaheading+0x174>)
 800133e:	4841      	ldr	r0, [pc, #260]	; (8001444 <bacaheading+0x17c>)
 8001340:	f004 ffa5 	bl	800628e <HAL_UART_Transmit>

/*	declinationAngle = 0.22;				//data untuk mendahului gerakan yaw saat wahana cepat
	heading += declinationAngle;*/
	//normalise PI 0 sampai dengan 360
	if (heading < 0){
 8001344:	4b3b      	ldr	r3, [pc, #236]	; (8001434 <bacaheading+0x16c>)
 8001346:	edd3 7a00 	vldr	s15, [r3]
 800134a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800134e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001352:	d509      	bpl.n	8001368 <bacaheading+0xa0>
		heading += 2*PI;
 8001354:	4b37      	ldr	r3, [pc, #220]	; (8001434 <bacaheading+0x16c>)
 8001356:	edd3 7a00 	vldr	s15, [r3]
 800135a:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 8001448 <bacaheading+0x180>
 800135e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001362:	4b34      	ldr	r3, [pc, #208]	; (8001434 <bacaheading+0x16c>)
 8001364:	edc3 7a00 	vstr	s15, [r3]
	}
	if (heading > 2*PI){
 8001368:	4b32      	ldr	r3, [pc, #200]	; (8001434 <bacaheading+0x16c>)
 800136a:	edd3 7a00 	vldr	s15, [r3]
 800136e:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8001448 <bacaheading+0x180>
 8001372:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001376:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800137a:	dd09      	ble.n	8001390 <bacaheading+0xc8>
		heading -= 2*PI;
 800137c:	4b2d      	ldr	r3, [pc, #180]	; (8001434 <bacaheading+0x16c>)
 800137e:	edd3 7a00 	vldr	s15, [r3]
 8001382:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8001448 <bacaheading+0x180>
 8001386:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800138a:	4b2a      	ldr	r3, [pc, #168]	; (8001434 <bacaheading+0x16c>)
 800138c:	edc3 7a00 	vstr	s15, [r3]
	}
	//konversi dari data radian menjadi degree
	headingDegrees = heading * 180 / M_PI;
 8001390:	4b28      	ldr	r3, [pc, #160]	; (8001434 <bacaheading+0x16c>)
 8001392:	edd3 7a00 	vldr	s15, [r3]
 8001396:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 800144c <bacaheading+0x184>
 800139a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800139e:	ee17 0a90 	vmov	r0, s15
 80013a2:	f7ff f8d1 	bl	8000548 <__aeabi_f2d>
 80013a6:	a31e      	add	r3, pc, #120	; (adr r3, 8001420 <bacaheading+0x158>)
 80013a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013ac:	f7ff fa4e 	bl	800084c <__aeabi_ddiv>
 80013b0:	4603      	mov	r3, r0
 80013b2:	460c      	mov	r4, r1
 80013b4:	4618      	mov	r0, r3
 80013b6:	4621      	mov	r1, r4
 80013b8:	f7ff fc16 	bl	8000be8 <__aeabi_d2f>
 80013bc:	4602      	mov	r2, r0
 80013be:	4b24      	ldr	r3, [pc, #144]	; (8001450 <bacaheading+0x188>)
 80013c0:	601a      	str	r2, [r3, #0]

	if (headingDegrees < 0) headingDegrees += 360;
 80013c2:	4b23      	ldr	r3, [pc, #140]	; (8001450 <bacaheading+0x188>)
 80013c4:	edd3 7a00 	vldr	s15, [r3]
 80013c8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80013cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013d0:	d50a      	bpl.n	80013e8 <bacaheading+0x120>
 80013d2:	4b1f      	ldr	r3, [pc, #124]	; (8001450 <bacaheading+0x188>)
 80013d4:	edd3 7a00 	vldr	s15, [r3]
 80013d8:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8001454 <bacaheading+0x18c>
 80013dc:	ee77 7a87 	vadd.f32	s15, s15, s14
 80013e0:	4b1b      	ldr	r3, [pc, #108]	; (8001450 <bacaheading+0x188>)
 80013e2:	edc3 7a00 	vstr	s15, [r3]
 80013e6:	e013      	b.n	8001410 <bacaheading+0x148>
	else if (headingDegrees > 360) headingDegrees -= 360;
 80013e8:	4b19      	ldr	r3, [pc, #100]	; (8001450 <bacaheading+0x188>)
 80013ea:	edd3 7a00 	vldr	s15, [r3]
 80013ee:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8001454 <bacaheading+0x18c>
 80013f2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80013f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013fa:	dd09      	ble.n	8001410 <bacaheading+0x148>
 80013fc:	4b14      	ldr	r3, [pc, #80]	; (8001450 <bacaheading+0x188>)
 80013fe:	edd3 7a00 	vldr	s15, [r3]
 8001402:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8001454 <bacaheading+0x18c>
 8001406:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800140a:	4b11      	ldr	r3, [pc, #68]	; (8001450 <bacaheading+0x188>)
 800140c:	edc3 7a00 	vstr	s15, [r3]
	return headingDegrees;
 8001410:	4b0f      	ldr	r3, [pc, #60]	; (8001450 <bacaheading+0x188>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	ee07 3a90 	vmov	s15, r3
}
 8001418:	eeb0 0a67 	vmov.f32	s0, s15
 800141c:	bdb0      	pop	{r4, r5, r7, pc}
 800141e:	bf00      	nop
 8001420:	54442d18 	.word	0x54442d18
 8001424:	400921fb 	.word	0x400921fb
 8001428:	20000cb8 	.word	0x20000cb8
 800142c:	20000a04 	.word	0x20000a04
 8001430:	200009fc 	.word	0x200009fc
 8001434:	20000ec4 	.word	0x20000ec4
 8001438:	0800b290 	.word	0x0800b290
 800143c:	20000b30 	.word	0x20000b30
 8001440:	20000c40 	.word	0x20000c40
 8001444:	20000ae0 	.word	0x20000ae0
 8001448:	40c90fdb 	.word	0x40c90fdb
 800144c:	43340000 	.word	0x43340000
 8001450:	20000cc0 	.word	0x20000cc0
 8001454:	43b40000 	.word	0x43b40000

08001458 <GetHMC5893L>:
void GetHMC5893L(){
 8001458:	b580      	push	{r7, lr}
 800145a:	af00      	add	r7, sp, #0
	data_heading = bacaheading();
 800145c:	f7ff ff34 	bl	80012c8 <bacaheading>
 8001460:	eef0 7a40 	vmov.f32	s15, s0
 8001464:	4b02      	ldr	r3, [pc, #8]	; (8001470 <GetHMC5893L+0x18>)
 8001466:	edc3 7a00 	vstr	s15, [r3]
}
 800146a:	bf00      	nop
 800146c:	bd80      	pop	{r7, pc}
 800146e:	bf00      	nop
 8001470:	2000021c 	.word	0x2000021c

08001474 <SetDriverMotor_yaw>:
	if(data_heading == 0.0){
		ukuranstring = sprintf((char*)buffer, "data heading INVALID !!\r\n");
		HAL_UART_Transmit(&huart1, buffer, ukuranstring, 10);
	}
}
void SetDriverMotor_yaw(int arah, uint16_t pwm){
 8001474:	b580      	push	{r7, lr}
 8001476:	b082      	sub	sp, #8
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
 800147c:	460b      	mov	r3, r1
 800147e:	807b      	strh	r3, [r7, #2]
	switch (arah){
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	2b00      	cmp	r3, #0
 8001484:	d002      	beq.n	800148c <SetDriverMotor_yaw+0x18>
 8001486:	2b01      	cmp	r3, #1
 8001488:	d00d      	beq.n	80014a6 <SetDriverMotor_yaw+0x32>
 800148a:	e019      	b.n	80014c0 <SetDriverMotor_yaw+0x4c>
	case 0:
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 800148c:	2201      	movs	r2, #1
 800148e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001492:	480f      	ldr	r0, [pc, #60]	; (80014d0 <SetDriverMotor_yaw+0x5c>)
 8001494:	f002 fb76 	bl	8003b84 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET);
 8001498:	2200      	movs	r2, #0
 800149a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800149e:	480c      	ldr	r0, [pc, #48]	; (80014d0 <SetDriverMotor_yaw+0x5c>)
 80014a0:	f002 fb70 	bl	8003b84 <HAL_GPIO_WritePin>
		break;
 80014a4:	e00c      	b.n	80014c0 <SetDriverMotor_yaw+0x4c>
	case 1:
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 80014a6:	2200      	movs	r2, #0
 80014a8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80014ac:	4808      	ldr	r0, [pc, #32]	; (80014d0 <SetDriverMotor_yaw+0x5c>)
 80014ae:	f002 fb69 	bl	8003b84 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
 80014b2:	2201      	movs	r2, #1
 80014b4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80014b8:	4805      	ldr	r0, [pc, #20]	; (80014d0 <SetDriverMotor_yaw+0x5c>)
 80014ba:	f002 fb63 	bl	8003b84 <HAL_GPIO_WritePin>
		break;
 80014be:	bf00      	nop
	}
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, pwm);
 80014c0:	4b04      	ldr	r3, [pc, #16]	; (80014d4 <SetDriverMotor_yaw+0x60>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	887a      	ldrh	r2, [r7, #2]
 80014c6:	635a      	str	r2, [r3, #52]	; 0x34
}
 80014c8:	bf00      	nop
 80014ca:	3708      	adds	r7, #8
 80014cc:	46bd      	mov	sp, r7
 80014ce:	bd80      	pop	{r7, pc}
 80014d0:	40020400 	.word	0x40020400
 80014d4:	20000c5c 	.word	0x20000c5c

080014d8 <SetDriverMotor_pitch>:
void SetDriverMotor_pitch(int arah, uint16_t pwm ){
 80014d8:	b580      	push	{r7, lr}
 80014da:	b082      	sub	sp, #8
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
 80014e0:	460b      	mov	r3, r1
 80014e2:	807b      	strh	r3, [r7, #2]
	switch (arah){
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d002      	beq.n	80014f0 <SetDriverMotor_pitch+0x18>
 80014ea:	2b01      	cmp	r3, #1
 80014ec:	d00d      	beq.n	800150a <SetDriverMotor_pitch+0x32>
 80014ee:	e019      	b.n	8001524 <SetDriverMotor_pitch+0x4c>
	case 0:
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9, GPIO_PIN_SET);
 80014f0:	2201      	movs	r2, #1
 80014f2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80014f6:	480f      	ldr	r0, [pc, #60]	; (8001534 <SetDriverMotor_pitch+0x5c>)
 80014f8:	f002 fb44 	bl	8003b84 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10, GPIO_PIN_RESET);
 80014fc:	2200      	movs	r2, #0
 80014fe:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001502:	480c      	ldr	r0, [pc, #48]	; (8001534 <SetDriverMotor_pitch+0x5c>)
 8001504:	f002 fb3e 	bl	8003b84 <HAL_GPIO_WritePin>
		break;
 8001508:	e00c      	b.n	8001524 <SetDriverMotor_pitch+0x4c>
	case 1:
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9, GPIO_PIN_RESET);
 800150a:	2200      	movs	r2, #0
 800150c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001510:	4808      	ldr	r0, [pc, #32]	; (8001534 <SetDriverMotor_pitch+0x5c>)
 8001512:	f002 fb37 	bl	8003b84 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10, GPIO_PIN_SET);
 8001516:	2201      	movs	r2, #1
 8001518:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800151c:	4805      	ldr	r0, [pc, #20]	; (8001534 <SetDriverMotor_pitch+0x5c>)
 800151e:	f002 fb31 	bl	8003b84 <HAL_GPIO_WritePin>
		break;
 8001522:	bf00      	nop
	}
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, pwm);
 8001524:	4b04      	ldr	r3, [pc, #16]	; (8001538 <SetDriverMotor_pitch+0x60>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	887a      	ldrh	r2, [r7, #2]
 800152a:	639a      	str	r2, [r3, #56]	; 0x38
}
 800152c:	bf00      	nop
 800152e:	3708      	adds	r7, #8
 8001530:	46bd      	mov	sp, r7
 8001532:	bd80      	pop	{r7, pc}
 8001534:	40021000 	.word	0x40021000
 8001538:	20000c5c 	.word	0x20000c5c

0800153c <baca_input>:
	if ('S' == arah){
		float final = (float)((firstdig + (nextdig / 60.0))* -1.0);
		return final;
	}
}
void baca_input(){
 800153c:	b580      	push	{r7, lr}
 800153e:	b082      	sub	sp, #8
 8001540:	af00      	add	r7, sp, #0
	if(USART1DataFlag == true){
 8001542:	4b29      	ldr	r3, [pc, #164]	; (80015e8 <baca_input+0xac>)
 8001544:	781b      	ldrb	r3, [r3, #0]
 8001546:	2b00      	cmp	r3, #0
 8001548:	d04a      	beq.n	80015e0 <baca_input+0xa4>
	   ukuranstring = sprintf((char*)buffer, "data INPUT = %s", data_input);
 800154a:	4a28      	ldr	r2, [pc, #160]	; (80015ec <baca_input+0xb0>)
 800154c:	4928      	ldr	r1, [pc, #160]	; (80015f0 <baca_input+0xb4>)
 800154e:	4829      	ldr	r0, [pc, #164]	; (80015f4 <baca_input+0xb8>)
 8001550:	f006 fcd8 	bl	8007f04 <siprintf>
 8001554:	4603      	mov	r3, r0
 8001556:	b29a      	uxth	r2, r3
 8001558:	4b27      	ldr	r3, [pc, #156]	; (80015f8 <baca_input+0xbc>)
 800155a:	801a      	strh	r2, [r3, #0]
	   HAL_UART_Transmit(&huart1, buffer, ukuranstring, 10);
 800155c:	4b26      	ldr	r3, [pc, #152]	; (80015f8 <baca_input+0xbc>)
 800155e:	881a      	ldrh	r2, [r3, #0]
 8001560:	230a      	movs	r3, #10
 8001562:	4924      	ldr	r1, [pc, #144]	; (80015f4 <baca_input+0xb8>)
 8001564:	4825      	ldr	r0, [pc, #148]	; (80015fc <baca_input+0xc0>)
 8001566:	f004 fe92 	bl	800628e <HAL_UART_Transmit>

	   if(data_input[0] == '#'){
 800156a:	4b20      	ldr	r3, [pc, #128]	; (80015ec <baca_input+0xb0>)
 800156c:	781b      	ldrb	r3, [r3, #0]
 800156e:	2b23      	cmp	r3, #35	; 0x23
 8001570:	d133      	bne.n	80015da <baca_input+0x9e>

		   if (data_input[2] == '0'){
 8001572:	4b1e      	ldr	r3, [pc, #120]	; (80015ec <baca_input+0xb0>)
 8001574:	789b      	ldrb	r3, [r3, #2]
 8001576:	2b30      	cmp	r3, #48	; 0x30
 8001578:	d103      	bne.n	8001582 <baca_input+0x46>
			   arah = 0;
 800157a:	4b21      	ldr	r3, [pc, #132]	; (8001600 <baca_input+0xc4>)
 800157c:	2200      	movs	r2, #0
 800157e:	601a      	str	r2, [r3, #0]
 8001580:	e006      	b.n	8001590 <baca_input+0x54>
		   }else if(data_input[2] == '1'){
 8001582:	4b1a      	ldr	r3, [pc, #104]	; (80015ec <baca_input+0xb0>)
 8001584:	789b      	ldrb	r3, [r3, #2]
 8001586:	2b31      	cmp	r3, #49	; 0x31
 8001588:	d102      	bne.n	8001590 <baca_input+0x54>
			   arah = 1;
 800158a:	4b1d      	ldr	r3, [pc, #116]	; (8001600 <baca_input+0xc4>)
 800158c:	2201      	movs	r2, #1
 800158e:	601a      	str	r2, [r3, #0]
		   }

		   char pwmstr[4];
		   memcpy(pwmstr, &data_input[3], 4);
 8001590:	4b16      	ldr	r3, [pc, #88]	; (80015ec <baca_input+0xb0>)
 8001592:	f8d3 3003 	ldr.w	r3, [r3, #3]
 8001596:	607b      	str	r3, [r7, #4]
		   pwm = atoi(pwmstr);
 8001598:	1d3b      	adds	r3, r7, #4
 800159a:	4618      	mov	r0, r3
 800159c:	f005 fe38 	bl	8007210 <atoi>
 80015a0:	4603      	mov	r3, r0
 80015a2:	b29a      	uxth	r2, r3
 80015a4:	4b17      	ldr	r3, [pc, #92]	; (8001604 <baca_input+0xc8>)
 80015a6:	801a      	strh	r2, [r3, #0]

		   if (data_input[1] == 'y'){
 80015a8:	4b10      	ldr	r3, [pc, #64]	; (80015ec <baca_input+0xb0>)
 80015aa:	785b      	ldrb	r3, [r3, #1]
 80015ac:	2b79      	cmp	r3, #121	; 0x79
 80015ae:	d108      	bne.n	80015c2 <baca_input+0x86>
				  SetDriverMotor_yaw(arah, pwm);
 80015b0:	4b13      	ldr	r3, [pc, #76]	; (8001600 <baca_input+0xc4>)
 80015b2:	681a      	ldr	r2, [r3, #0]
 80015b4:	4b13      	ldr	r3, [pc, #76]	; (8001604 <baca_input+0xc8>)
 80015b6:	881b      	ldrh	r3, [r3, #0]
 80015b8:	4619      	mov	r1, r3
 80015ba:	4610      	mov	r0, r2
 80015bc:	f7ff ff5a 	bl	8001474 <SetDriverMotor_yaw>
 80015c0:	e00b      	b.n	80015da <baca_input+0x9e>
		   }else if(data_input[1] == 'p'){
 80015c2:	4b0a      	ldr	r3, [pc, #40]	; (80015ec <baca_input+0xb0>)
 80015c4:	785b      	ldrb	r3, [r3, #1]
 80015c6:	2b70      	cmp	r3, #112	; 0x70
 80015c8:	d107      	bne.n	80015da <baca_input+0x9e>
				  SetDriverMotor_pitch(arah, pwm);
 80015ca:	4b0d      	ldr	r3, [pc, #52]	; (8001600 <baca_input+0xc4>)
 80015cc:	681a      	ldr	r2, [r3, #0]
 80015ce:	4b0d      	ldr	r3, [pc, #52]	; (8001604 <baca_input+0xc8>)
 80015d0:	881b      	ldrh	r3, [r3, #0]
 80015d2:	4619      	mov	r1, r3
 80015d4:	4610      	mov	r0, r2
 80015d6:	f7ff ff7f 	bl	80014d8 <SetDriverMotor_pitch>
		   }
	   }

	   USART1DataFlag = false;
 80015da:	4b03      	ldr	r3, [pc, #12]	; (80015e8 <baca_input+0xac>)
 80015dc:	2200      	movs	r2, #0
 80015de:	701a      	strb	r2, [r3, #0]

	}
}
 80015e0:	bf00      	nop
 80015e2:	3708      	adds	r7, #8
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bd80      	pop	{r7, pc}
 80015e8:	2000060c 	.word	0x2000060c
 80015ec:	20000418 	.word	0x20000418
 80015f0:	0800b2c4 	.word	0x0800b2c4
 80015f4:	20000b30 	.word	0x20000b30
 80015f8:	20000c40 	.word	0x20000c40
 80015fc:	20000ae0 	.word	0x20000ae0
 8001600:	200009f8 	.word	0x200009f8
 8001604:	20000c58 	.word	0x20000c58

08001608 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800160c:	f000 ff58 	bl	80024c0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001610:	f000 f86e 	bl	80016f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001614:	f000 fa60 	bl	8001ad8 <MX_GPIO_Init>
  MX_DMA_Init();
 8001618:	f000 fa28 	bl	8001a6c <MX_DMA_Init>
  MX_I2C3_Init();
 800161c:	f000 f924 	bl	8001868 <MX_I2C3_Init>
  MX_USART1_UART_Init();
 8001620:	f000 f9d0 	bl	80019c4 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8001624:	f000 f8ce 	bl	80017c4 <MX_ADC1_Init>
  MX_TIM2_Init();
 8001628:	f000 f94c 	bl	80018c4 <MX_TIM2_Init>
  MX_USART3_UART_Init();
 800162c:	f000 f9f4 	bl	8001a18 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  I2Cdev_init(&hi2c3);
 8001630:	4828      	ldr	r0, [pc, #160]	; (80016d4 <main+0xcc>)
 8001632:	f7ff fd5b 	bl	80010ec <I2Cdev_init>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8001636:	2100      	movs	r1, #0
 8001638:	4827      	ldr	r0, [pc, #156]	; (80016d8 <main+0xd0>)
 800163a:	f004 f893 	bl	8005764 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 800163e:	2104      	movs	r1, #4
 8001640:	4825      	ldr	r0, [pc, #148]	; (80016d8 <main+0xd0>)
 8001642:	f004 f88f 	bl	8005764 <HAL_TIM_PWM_Start>
  HMC5883LInit();
 8001646:	f7ff fddb 	bl	8001200 <HMC5883LInit>
  bacaheading();
 800164a:	f7ff fe3d 	bl	80012c8 <bacaheading>
  GetHMC5893L();
 800164e:	f7ff ff03 	bl	8001458 <GetHMC5893L>
  HAL_ADC_Start(&hadc1);
 8001652:	4822      	ldr	r0, [pc, #136]	; (80016dc <main+0xd4>)
 8001654:	f001 f80c 	bl	8002670 <HAL_ADC_Start>
  __HAL_UART_ENABLE_IT(&huart3, UART_IT_IDLE);
 8001658:	4b21      	ldr	r3, [pc, #132]	; (80016e0 <main+0xd8>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	68da      	ldr	r2, [r3, #12]
 800165e:	4b20      	ldr	r3, [pc, #128]	; (80016e0 <main+0xd8>)
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	f042 0210 	orr.w	r2, r2, #16
 8001666:	60da      	str	r2, [r3, #12]

  if(HAL_UART_Receive_DMA(&huart3, dma_rx_buf, DMA_BUF_SIZE) != HAL_OK){
 8001668:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800166c:	491d      	ldr	r1, [pc, #116]	; (80016e4 <main+0xdc>)
 800166e:	481c      	ldr	r0, [pc, #112]	; (80016e0 <main+0xd8>)
 8001670:	f004 fea6 	bl	80063c0 <HAL_UART_Receive_DMA>
 8001674:	4603      	mov	r3, r0
 8001676:	2b00      	cmp	r3, #0
 8001678:	d001      	beq.n	800167e <main+0x76>
	  Error_Handler();
 800167a:	f000 fb91 	bl	8001da0 <Error_Handler>
  }

  __HAL_DMA_DISABLE_IT(huart3.hdmarx, DMA_IT_HT);
 800167e:	4b18      	ldr	r3, [pc, #96]	; (80016e0 <main+0xd8>)
 8001680:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	681a      	ldr	r2, [r3, #0]
 8001686:	4b16      	ldr	r3, [pc, #88]	; (80016e0 <main+0xd8>)
 8001688:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	f022 0208 	bic.w	r2, r2, #8
 8001690:	601a      	str	r2, [r3, #0]

  __HAL_UART_ENABLE_IT(&huart1, UART_IT_IDLE);
 8001692:	4b15      	ldr	r3, [pc, #84]	; (80016e8 <main+0xe0>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	68da      	ldr	r2, [r3, #12]
 8001698:	4b13      	ldr	r3, [pc, #76]	; (80016e8 <main+0xe0>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	f042 0210 	orr.w	r2, r2, #16
 80016a0:	60da      	str	r2, [r3, #12]

  if(HAL_UART_Receive_DMA(&huart1, dma_rx1_buf, DMA_BUF_SIZE) != HAL_OK){
 80016a2:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80016a6:	4911      	ldr	r1, [pc, #68]	; (80016ec <main+0xe4>)
 80016a8:	480f      	ldr	r0, [pc, #60]	; (80016e8 <main+0xe0>)
 80016aa:	f004 fe89 	bl	80063c0 <HAL_UART_Receive_DMA>
 80016ae:	4603      	mov	r3, r0
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d001      	beq.n	80016b8 <main+0xb0>
	  Error_Handler();
 80016b4:	f000 fb74 	bl	8001da0 <Error_Handler>
  }

  __HAL_DMA_DISABLE_IT(huart1.hdmarx, DMA_IT_HT);
 80016b8:	4b0b      	ldr	r3, [pc, #44]	; (80016e8 <main+0xe0>)
 80016ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	681a      	ldr	r2, [r3, #0]
 80016c0:	4b09      	ldr	r3, [pc, #36]	; (80016e8 <main+0xe0>)
 80016c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	f022 0208 	bic.w	r2, r2, #8
 80016ca:	601a      	str	r2, [r3, #0]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  /*send : "i,{arahVertikal},{arahHorizontal}\n*/
	  baca_input();
 80016cc:	f7ff ff36 	bl	800153c <baca_input>
 80016d0:	e7fc      	b.n	80016cc <main+0xc4>
 80016d2:	bf00      	nop
 80016d4:	200008ec 	.word	0x200008ec
 80016d8:	20000c5c 	.word	0x20000c5c
 80016dc:	20000a18 	.word	0x20000a18
 80016e0:	200009ac 	.word	0x200009ac
 80016e4:	20000cc8 	.word	0x20000cc8
 80016e8:	20000ae0 	.word	0x20000ae0
 80016ec:	200006f4 	.word	0x200006f4

080016f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b094      	sub	sp, #80	; 0x50
 80016f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016f6:	f107 0320 	add.w	r3, r7, #32
 80016fa:	2230      	movs	r2, #48	; 0x30
 80016fc:	2100      	movs	r1, #0
 80016fe:	4618      	mov	r0, r3
 8001700:	f005 fdb4 	bl	800726c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001704:	f107 030c 	add.w	r3, r7, #12
 8001708:	2200      	movs	r2, #0
 800170a:	601a      	str	r2, [r3, #0]
 800170c:	605a      	str	r2, [r3, #4]
 800170e:	609a      	str	r2, [r3, #8]
 8001710:	60da      	str	r2, [r3, #12]
 8001712:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001714:	2300      	movs	r3, #0
 8001716:	60bb      	str	r3, [r7, #8]
 8001718:	4b28      	ldr	r3, [pc, #160]	; (80017bc <SystemClock_Config+0xcc>)
 800171a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800171c:	4a27      	ldr	r2, [pc, #156]	; (80017bc <SystemClock_Config+0xcc>)
 800171e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001722:	6413      	str	r3, [r2, #64]	; 0x40
 8001724:	4b25      	ldr	r3, [pc, #148]	; (80017bc <SystemClock_Config+0xcc>)
 8001726:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001728:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800172c:	60bb      	str	r3, [r7, #8]
 800172e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001730:	2300      	movs	r3, #0
 8001732:	607b      	str	r3, [r7, #4]
 8001734:	4b22      	ldr	r3, [pc, #136]	; (80017c0 <SystemClock_Config+0xd0>)
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	4a21      	ldr	r2, [pc, #132]	; (80017c0 <SystemClock_Config+0xd0>)
 800173a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800173e:	6013      	str	r3, [r2, #0]
 8001740:	4b1f      	ldr	r3, [pc, #124]	; (80017c0 <SystemClock_Config+0xd0>)
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001748:	607b      	str	r3, [r7, #4]
 800174a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800174c:	2301      	movs	r3, #1
 800174e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001750:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001754:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001756:	2302      	movs	r3, #2
 8001758:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800175a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800175e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001760:	2308      	movs	r3, #8
 8001762:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001764:	23a8      	movs	r3, #168	; 0xa8
 8001766:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001768:	2302      	movs	r3, #2
 800176a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800176c:	2304      	movs	r3, #4
 800176e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001770:	f107 0320 	add.w	r3, r7, #32
 8001774:	4618      	mov	r0, r3
 8001776:	f003 fb35 	bl	8004de4 <HAL_RCC_OscConfig>
 800177a:	4603      	mov	r3, r0
 800177c:	2b00      	cmp	r3, #0
 800177e:	d001      	beq.n	8001784 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001780:	f000 fb0e 	bl	8001da0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001784:	230f      	movs	r3, #15
 8001786:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001788:	2302      	movs	r3, #2
 800178a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800178c:	2300      	movs	r3, #0
 800178e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001790:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001794:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001796:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800179a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800179c:	f107 030c 	add.w	r3, r7, #12
 80017a0:	2105      	movs	r1, #5
 80017a2:	4618      	mov	r0, r3
 80017a4:	f003 fd8e 	bl	80052c4 <HAL_RCC_ClockConfig>
 80017a8:	4603      	mov	r3, r0
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d001      	beq.n	80017b2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80017ae:	f000 faf7 	bl	8001da0 <Error_Handler>
  }
}
 80017b2:	bf00      	nop
 80017b4:	3750      	adds	r7, #80	; 0x50
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bd80      	pop	{r7, pc}
 80017ba:	bf00      	nop
 80017bc:	40023800 	.word	0x40023800
 80017c0:	40007000 	.word	0x40007000

080017c4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b084      	sub	sp, #16
 80017c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80017ca:	463b      	mov	r3, r7
 80017cc:	2200      	movs	r2, #0
 80017ce:	601a      	str	r2, [r3, #0]
 80017d0:	605a      	str	r2, [r3, #4]
 80017d2:	609a      	str	r2, [r3, #8]
 80017d4:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80017d6:	4b21      	ldr	r3, [pc, #132]	; (800185c <MX_ADC1_Init+0x98>)
 80017d8:	4a21      	ldr	r2, [pc, #132]	; (8001860 <MX_ADC1_Init+0x9c>)
 80017da:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80017dc:	4b1f      	ldr	r3, [pc, #124]	; (800185c <MX_ADC1_Init+0x98>)
 80017de:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80017e2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80017e4:	4b1d      	ldr	r3, [pc, #116]	; (800185c <MX_ADC1_Init+0x98>)
 80017e6:	2200      	movs	r2, #0
 80017e8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80017ea:	4b1c      	ldr	r3, [pc, #112]	; (800185c <MX_ADC1_Init+0x98>)
 80017ec:	2200      	movs	r2, #0
 80017ee:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80017f0:	4b1a      	ldr	r3, [pc, #104]	; (800185c <MX_ADC1_Init+0x98>)
 80017f2:	2201      	movs	r2, #1
 80017f4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80017f6:	4b19      	ldr	r3, [pc, #100]	; (800185c <MX_ADC1_Init+0x98>)
 80017f8:	2200      	movs	r2, #0
 80017fa:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80017fe:	4b17      	ldr	r3, [pc, #92]	; (800185c <MX_ADC1_Init+0x98>)
 8001800:	2200      	movs	r2, #0
 8001802:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001804:	4b15      	ldr	r3, [pc, #84]	; (800185c <MX_ADC1_Init+0x98>)
 8001806:	4a17      	ldr	r2, [pc, #92]	; (8001864 <MX_ADC1_Init+0xa0>)
 8001808:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800180a:	4b14      	ldr	r3, [pc, #80]	; (800185c <MX_ADC1_Init+0x98>)
 800180c:	2200      	movs	r2, #0
 800180e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001810:	4b12      	ldr	r3, [pc, #72]	; (800185c <MX_ADC1_Init+0x98>)
 8001812:	2201      	movs	r2, #1
 8001814:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001816:	4b11      	ldr	r3, [pc, #68]	; (800185c <MX_ADC1_Init+0x98>)
 8001818:	2200      	movs	r2, #0
 800181a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800181e:	4b0f      	ldr	r3, [pc, #60]	; (800185c <MX_ADC1_Init+0x98>)
 8001820:	2201      	movs	r2, #1
 8001822:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001824:	480d      	ldr	r0, [pc, #52]	; (800185c <MX_ADC1_Init+0x98>)
 8001826:	f000 fedf 	bl	80025e8 <HAL_ADC_Init>
 800182a:	4603      	mov	r3, r0
 800182c:	2b00      	cmp	r3, #0
 800182e:	d001      	beq.n	8001834 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001830:	f000 fab6 	bl	8001da0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8001834:	230e      	movs	r3, #14
 8001836:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001838:	2301      	movs	r3, #1
 800183a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800183c:	2300      	movs	r3, #0
 800183e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001840:	463b      	mov	r3, r7
 8001842:	4619      	mov	r1, r3
 8001844:	4805      	ldr	r0, [pc, #20]	; (800185c <MX_ADC1_Init+0x98>)
 8001846:	f001 f939 	bl	8002abc <HAL_ADC_ConfigChannel>
 800184a:	4603      	mov	r3, r0
 800184c:	2b00      	cmp	r3, #0
 800184e:	d001      	beq.n	8001854 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001850:	f000 faa6 	bl	8001da0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001854:	bf00      	nop
 8001856:	3710      	adds	r7, #16
 8001858:	46bd      	mov	sp, r7
 800185a:	bd80      	pop	{r7, pc}
 800185c:	20000a18 	.word	0x20000a18
 8001860:	40012000 	.word	0x40012000
 8001864:	0f000001 	.word	0x0f000001

08001868 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 800186c:	4b12      	ldr	r3, [pc, #72]	; (80018b8 <MX_I2C3_Init+0x50>)
 800186e:	4a13      	ldr	r2, [pc, #76]	; (80018bc <MX_I2C3_Init+0x54>)
 8001870:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8001872:	4b11      	ldr	r3, [pc, #68]	; (80018b8 <MX_I2C3_Init+0x50>)
 8001874:	4a12      	ldr	r2, [pc, #72]	; (80018c0 <MX_I2C3_Init+0x58>)
 8001876:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001878:	4b0f      	ldr	r3, [pc, #60]	; (80018b8 <MX_I2C3_Init+0x50>)
 800187a:	2200      	movs	r2, #0
 800187c:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 800187e:	4b0e      	ldr	r3, [pc, #56]	; (80018b8 <MX_I2C3_Init+0x50>)
 8001880:	2200      	movs	r2, #0
 8001882:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001884:	4b0c      	ldr	r3, [pc, #48]	; (80018b8 <MX_I2C3_Init+0x50>)
 8001886:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800188a:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800188c:	4b0a      	ldr	r3, [pc, #40]	; (80018b8 <MX_I2C3_Init+0x50>)
 800188e:	2200      	movs	r2, #0
 8001890:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8001892:	4b09      	ldr	r3, [pc, #36]	; (80018b8 <MX_I2C3_Init+0x50>)
 8001894:	2200      	movs	r2, #0
 8001896:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001898:	4b07      	ldr	r3, [pc, #28]	; (80018b8 <MX_I2C3_Init+0x50>)
 800189a:	2200      	movs	r2, #0
 800189c:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800189e:	4b06      	ldr	r3, [pc, #24]	; (80018b8 <MX_I2C3_Init+0x50>)
 80018a0:	2200      	movs	r2, #0
 80018a2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80018a4:	4804      	ldr	r0, [pc, #16]	; (80018b8 <MX_I2C3_Init+0x50>)
 80018a6:	f002 f987 	bl	8003bb8 <HAL_I2C_Init>
 80018aa:	4603      	mov	r3, r0
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d001      	beq.n	80018b4 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 80018b0:	f000 fa76 	bl	8001da0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80018b4:	bf00      	nop
 80018b6:	bd80      	pop	{r7, pc}
 80018b8:	200008ec 	.word	0x200008ec
 80018bc:	40005c00 	.word	0x40005c00
 80018c0:	000186a0 	.word	0x000186a0

080018c4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b08e      	sub	sp, #56	; 0x38
 80018c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80018ca:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80018ce:	2200      	movs	r2, #0
 80018d0:	601a      	str	r2, [r3, #0]
 80018d2:	605a      	str	r2, [r3, #4]
 80018d4:	609a      	str	r2, [r3, #8]
 80018d6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018d8:	f107 0320 	add.w	r3, r7, #32
 80018dc:	2200      	movs	r2, #0
 80018de:	601a      	str	r2, [r3, #0]
 80018e0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80018e2:	1d3b      	adds	r3, r7, #4
 80018e4:	2200      	movs	r2, #0
 80018e6:	601a      	str	r2, [r3, #0]
 80018e8:	605a      	str	r2, [r3, #4]
 80018ea:	609a      	str	r2, [r3, #8]
 80018ec:	60da      	str	r2, [r3, #12]
 80018ee:	611a      	str	r2, [r3, #16]
 80018f0:	615a      	str	r2, [r3, #20]
 80018f2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80018f4:	4b32      	ldr	r3, [pc, #200]	; (80019c0 <MX_TIM2_Init+0xfc>)
 80018f6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80018fa:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 168-1;
 80018fc:	4b30      	ldr	r3, [pc, #192]	; (80019c0 <MX_TIM2_Init+0xfc>)
 80018fe:	22a7      	movs	r2, #167	; 0xa7
 8001900:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001902:	4b2f      	ldr	r3, [pc, #188]	; (80019c0 <MX_TIM2_Init+0xfc>)
 8001904:	2200      	movs	r2, #0
 8001906:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000 - 1;
 8001908:	4b2d      	ldr	r3, [pc, #180]	; (80019c0 <MX_TIM2_Init+0xfc>)
 800190a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800190e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001910:	4b2b      	ldr	r3, [pc, #172]	; (80019c0 <MX_TIM2_Init+0xfc>)
 8001912:	2200      	movs	r2, #0
 8001914:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001916:	4b2a      	ldr	r3, [pc, #168]	; (80019c0 <MX_TIM2_Init+0xfc>)
 8001918:	2200      	movs	r2, #0
 800191a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800191c:	4828      	ldr	r0, [pc, #160]	; (80019c0 <MX_TIM2_Init+0xfc>)
 800191e:	f003 fec1 	bl	80056a4 <HAL_TIM_Base_Init>
 8001922:	4603      	mov	r3, r0
 8001924:	2b00      	cmp	r3, #0
 8001926:	d001      	beq.n	800192c <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001928:	f000 fa3a 	bl	8001da0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800192c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001930:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001932:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001936:	4619      	mov	r1, r3
 8001938:	4821      	ldr	r0, [pc, #132]	; (80019c0 <MX_TIM2_Init+0xfc>)
 800193a:	f004 f817 	bl	800596c <HAL_TIM_ConfigClockSource>
 800193e:	4603      	mov	r3, r0
 8001940:	2b00      	cmp	r3, #0
 8001942:	d001      	beq.n	8001948 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001944:	f000 fa2c 	bl	8001da0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001948:	481d      	ldr	r0, [pc, #116]	; (80019c0 <MX_TIM2_Init+0xfc>)
 800194a:	f003 fed6 	bl	80056fa <HAL_TIM_PWM_Init>
 800194e:	4603      	mov	r3, r0
 8001950:	2b00      	cmp	r3, #0
 8001952:	d001      	beq.n	8001958 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001954:	f000 fa24 	bl	8001da0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001958:	2300      	movs	r3, #0
 800195a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800195c:	2300      	movs	r3, #0
 800195e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001960:	f107 0320 	add.w	r3, r7, #32
 8001964:	4619      	mov	r1, r3
 8001966:	4816      	ldr	r0, [pc, #88]	; (80019c0 <MX_TIM2_Init+0xfc>)
 8001968:	f004 fbc8 	bl	80060fc <HAL_TIMEx_MasterConfigSynchronization>
 800196c:	4603      	mov	r3, r0
 800196e:	2b00      	cmp	r3, #0
 8001970:	d001      	beq.n	8001976 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001972:	f000 fa15 	bl	8001da0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001976:	2360      	movs	r3, #96	; 0x60
 8001978:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800197a:	2300      	movs	r3, #0
 800197c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800197e:	2300      	movs	r3, #0
 8001980:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001982:	2300      	movs	r3, #0
 8001984:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001986:	1d3b      	adds	r3, r7, #4
 8001988:	2200      	movs	r2, #0
 800198a:	4619      	mov	r1, r3
 800198c:	480c      	ldr	r0, [pc, #48]	; (80019c0 <MX_TIM2_Init+0xfc>)
 800198e:	f003 ff27 	bl	80057e0 <HAL_TIM_PWM_ConfigChannel>
 8001992:	4603      	mov	r3, r0
 8001994:	2b00      	cmp	r3, #0
 8001996:	d001      	beq.n	800199c <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001998:	f000 fa02 	bl	8001da0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800199c:	1d3b      	adds	r3, r7, #4
 800199e:	2204      	movs	r2, #4
 80019a0:	4619      	mov	r1, r3
 80019a2:	4807      	ldr	r0, [pc, #28]	; (80019c0 <MX_TIM2_Init+0xfc>)
 80019a4:	f003 ff1c 	bl	80057e0 <HAL_TIM_PWM_ConfigChannel>
 80019a8:	4603      	mov	r3, r0
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d001      	beq.n	80019b2 <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 80019ae:	f000 f9f7 	bl	8001da0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80019b2:	4803      	ldr	r0, [pc, #12]	; (80019c0 <MX_TIM2_Init+0xfc>)
 80019b4:	f000 fafa 	bl	8001fac <HAL_TIM_MspPostInit>

}
 80019b8:	bf00      	nop
 80019ba:	3738      	adds	r7, #56	; 0x38
 80019bc:	46bd      	mov	sp, r7
 80019be:	bd80      	pop	{r7, pc}
 80019c0:	20000c5c 	.word	0x20000c5c

080019c4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80019c8:	4b11      	ldr	r3, [pc, #68]	; (8001a10 <MX_USART1_UART_Init+0x4c>)
 80019ca:	4a12      	ldr	r2, [pc, #72]	; (8001a14 <MX_USART1_UART_Init+0x50>)
 80019cc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80019ce:	4b10      	ldr	r3, [pc, #64]	; (8001a10 <MX_USART1_UART_Init+0x4c>)
 80019d0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80019d4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80019d6:	4b0e      	ldr	r3, [pc, #56]	; (8001a10 <MX_USART1_UART_Init+0x4c>)
 80019d8:	2200      	movs	r2, #0
 80019da:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80019dc:	4b0c      	ldr	r3, [pc, #48]	; (8001a10 <MX_USART1_UART_Init+0x4c>)
 80019de:	2200      	movs	r2, #0
 80019e0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80019e2:	4b0b      	ldr	r3, [pc, #44]	; (8001a10 <MX_USART1_UART_Init+0x4c>)
 80019e4:	2200      	movs	r2, #0
 80019e6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80019e8:	4b09      	ldr	r3, [pc, #36]	; (8001a10 <MX_USART1_UART_Init+0x4c>)
 80019ea:	220c      	movs	r2, #12
 80019ec:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019ee:	4b08      	ldr	r3, [pc, #32]	; (8001a10 <MX_USART1_UART_Init+0x4c>)
 80019f0:	2200      	movs	r2, #0
 80019f2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80019f4:	4b06      	ldr	r3, [pc, #24]	; (8001a10 <MX_USART1_UART_Init+0x4c>)
 80019f6:	2200      	movs	r2, #0
 80019f8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80019fa:	4805      	ldr	r0, [pc, #20]	; (8001a10 <MX_USART1_UART_Init+0x4c>)
 80019fc:	f004 fbfa 	bl	80061f4 <HAL_UART_Init>
 8001a00:	4603      	mov	r3, r0
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d001      	beq.n	8001a0a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001a06:	f000 f9cb 	bl	8001da0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001a0a:	bf00      	nop
 8001a0c:	bd80      	pop	{r7, pc}
 8001a0e:	bf00      	nop
 8001a10:	20000ae0 	.word	0x20000ae0
 8001a14:	40011000 	.word	0x40011000

08001a18 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001a1c:	4b11      	ldr	r3, [pc, #68]	; (8001a64 <MX_USART3_UART_Init+0x4c>)
 8001a1e:	4a12      	ldr	r2, [pc, #72]	; (8001a68 <MX_USART3_UART_Init+0x50>)
 8001a20:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001a22:	4b10      	ldr	r3, [pc, #64]	; (8001a64 <MX_USART3_UART_Init+0x4c>)
 8001a24:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001a28:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001a2a:	4b0e      	ldr	r3, [pc, #56]	; (8001a64 <MX_USART3_UART_Init+0x4c>)
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001a30:	4b0c      	ldr	r3, [pc, #48]	; (8001a64 <MX_USART3_UART_Init+0x4c>)
 8001a32:	2200      	movs	r2, #0
 8001a34:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001a36:	4b0b      	ldr	r3, [pc, #44]	; (8001a64 <MX_USART3_UART_Init+0x4c>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001a3c:	4b09      	ldr	r3, [pc, #36]	; (8001a64 <MX_USART3_UART_Init+0x4c>)
 8001a3e:	220c      	movs	r2, #12
 8001a40:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a42:	4b08      	ldr	r3, [pc, #32]	; (8001a64 <MX_USART3_UART_Init+0x4c>)
 8001a44:	2200      	movs	r2, #0
 8001a46:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a48:	4b06      	ldr	r3, [pc, #24]	; (8001a64 <MX_USART3_UART_Init+0x4c>)
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001a4e:	4805      	ldr	r0, [pc, #20]	; (8001a64 <MX_USART3_UART_Init+0x4c>)
 8001a50:	f004 fbd0 	bl	80061f4 <HAL_UART_Init>
 8001a54:	4603      	mov	r3, r0
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d001      	beq.n	8001a5e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001a5a:	f000 f9a1 	bl	8001da0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001a5e:	bf00      	nop
 8001a60:	bd80      	pop	{r7, pc}
 8001a62:	bf00      	nop
 8001a64:	200009ac 	.word	0x200009ac
 8001a68:	40004800 	.word	0x40004800

08001a6c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b082      	sub	sp, #8
 8001a70:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001a72:	2300      	movs	r3, #0
 8001a74:	607b      	str	r3, [r7, #4]
 8001a76:	4b17      	ldr	r3, [pc, #92]	; (8001ad4 <MX_DMA_Init+0x68>)
 8001a78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a7a:	4a16      	ldr	r2, [pc, #88]	; (8001ad4 <MX_DMA_Init+0x68>)
 8001a7c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001a80:	6313      	str	r3, [r2, #48]	; 0x30
 8001a82:	4b14      	ldr	r3, [pc, #80]	; (8001ad4 <MX_DMA_Init+0x68>)
 8001a84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a86:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a8a:	607b      	str	r3, [r7, #4]
 8001a8c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001a8e:	2300      	movs	r3, #0
 8001a90:	603b      	str	r3, [r7, #0]
 8001a92:	4b10      	ldr	r3, [pc, #64]	; (8001ad4 <MX_DMA_Init+0x68>)
 8001a94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a96:	4a0f      	ldr	r2, [pc, #60]	; (8001ad4 <MX_DMA_Init+0x68>)
 8001a98:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001a9c:	6313      	str	r3, [r2, #48]	; 0x30
 8001a9e:	4b0d      	ldr	r3, [pc, #52]	; (8001ad4 <MX_DMA_Init+0x68>)
 8001aa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aa2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001aa6:	603b      	str	r3, [r7, #0]
 8001aa8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8001aaa:	2200      	movs	r2, #0
 8001aac:	2100      	movs	r1, #0
 8001aae:	200c      	movs	r0, #12
 8001ab0:	f001 fb07 	bl	80030c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001ab4:	200c      	movs	r0, #12
 8001ab6:	f001 fb20 	bl	80030fa <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8001aba:	2200      	movs	r2, #0
 8001abc:	2100      	movs	r1, #0
 8001abe:	203a      	movs	r0, #58	; 0x3a
 8001ac0:	f001 faff 	bl	80030c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001ac4:	203a      	movs	r0, #58	; 0x3a
 8001ac6:	f001 fb18 	bl	80030fa <HAL_NVIC_EnableIRQ>

}
 8001aca:	bf00      	nop
 8001acc:	3708      	adds	r7, #8
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bd80      	pop	{r7, pc}
 8001ad2:	bf00      	nop
 8001ad4:	40023800 	.word	0x40023800

08001ad8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b08a      	sub	sp, #40	; 0x28
 8001adc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ade:	f107 0314 	add.w	r3, r7, #20
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	601a      	str	r2, [r3, #0]
 8001ae6:	605a      	str	r2, [r3, #4]
 8001ae8:	609a      	str	r2, [r3, #8]
 8001aea:	60da      	str	r2, [r3, #12]
 8001aec:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001aee:	2300      	movs	r3, #0
 8001af0:	613b      	str	r3, [r7, #16]
 8001af2:	4b39      	ldr	r3, [pc, #228]	; (8001bd8 <MX_GPIO_Init+0x100>)
 8001af4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001af6:	4a38      	ldr	r2, [pc, #224]	; (8001bd8 <MX_GPIO_Init+0x100>)
 8001af8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001afc:	6313      	str	r3, [r2, #48]	; 0x30
 8001afe:	4b36      	ldr	r3, [pc, #216]	; (8001bd8 <MX_GPIO_Init+0x100>)
 8001b00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b06:	613b      	str	r3, [r7, #16]
 8001b08:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	60fb      	str	r3, [r7, #12]
 8001b0e:	4b32      	ldr	r3, [pc, #200]	; (8001bd8 <MX_GPIO_Init+0x100>)
 8001b10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b12:	4a31      	ldr	r2, [pc, #196]	; (8001bd8 <MX_GPIO_Init+0x100>)
 8001b14:	f043 0304 	orr.w	r3, r3, #4
 8001b18:	6313      	str	r3, [r2, #48]	; 0x30
 8001b1a:	4b2f      	ldr	r3, [pc, #188]	; (8001bd8 <MX_GPIO_Init+0x100>)
 8001b1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b1e:	f003 0304 	and.w	r3, r3, #4
 8001b22:	60fb      	str	r3, [r7, #12]
 8001b24:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001b26:	2300      	movs	r3, #0
 8001b28:	60bb      	str	r3, [r7, #8]
 8001b2a:	4b2b      	ldr	r3, [pc, #172]	; (8001bd8 <MX_GPIO_Init+0x100>)
 8001b2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b2e:	4a2a      	ldr	r2, [pc, #168]	; (8001bd8 <MX_GPIO_Init+0x100>)
 8001b30:	f043 0310 	orr.w	r3, r3, #16
 8001b34:	6313      	str	r3, [r2, #48]	; 0x30
 8001b36:	4b28      	ldr	r3, [pc, #160]	; (8001bd8 <MX_GPIO_Init+0x100>)
 8001b38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b3a:	f003 0310 	and.w	r3, r3, #16
 8001b3e:	60bb      	str	r3, [r7, #8]
 8001b40:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b42:	2300      	movs	r3, #0
 8001b44:	607b      	str	r3, [r7, #4]
 8001b46:	4b24      	ldr	r3, [pc, #144]	; (8001bd8 <MX_GPIO_Init+0x100>)
 8001b48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b4a:	4a23      	ldr	r2, [pc, #140]	; (8001bd8 <MX_GPIO_Init+0x100>)
 8001b4c:	f043 0302 	orr.w	r3, r3, #2
 8001b50:	6313      	str	r3, [r2, #48]	; 0x30
 8001b52:	4b21      	ldr	r3, [pc, #132]	; (8001bd8 <MX_GPIO_Init+0x100>)
 8001b54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b56:	f003 0302 	and.w	r3, r3, #2
 8001b5a:	607b      	str	r3, [r7, #4]
 8001b5c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b5e:	2300      	movs	r3, #0
 8001b60:	603b      	str	r3, [r7, #0]
 8001b62:	4b1d      	ldr	r3, [pc, #116]	; (8001bd8 <MX_GPIO_Init+0x100>)
 8001b64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b66:	4a1c      	ldr	r2, [pc, #112]	; (8001bd8 <MX_GPIO_Init+0x100>)
 8001b68:	f043 0301 	orr.w	r3, r3, #1
 8001b6c:	6313      	str	r3, [r2, #48]	; 0x30
 8001b6e:	4b1a      	ldr	r3, [pc, #104]	; (8001bd8 <MX_GPIO_Init+0x100>)
 8001b70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b72:	f003 0301 	and.w	r3, r3, #1
 8001b76:	603b      	str	r3, [r7, #0]
 8001b78:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8001b80:	4816      	ldr	r0, [pc, #88]	; (8001bdc <MX_GPIO_Init+0x104>)
 8001b82:	f001 ffff 	bl	8003b84 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|GPIO_PIN_11, GPIO_PIN_RESET);
 8001b86:	2200      	movs	r2, #0
 8001b88:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8001b8c:	4814      	ldr	r0, [pc, #80]	; (8001be0 <MX_GPIO_Init+0x108>)
 8001b8e:	f001 fff9 	bl	8003b84 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE9 PE10 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001b92:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001b96:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b98:	2301      	movs	r3, #1
 8001b9a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001ba4:	f107 0314 	add.w	r3, r7, #20
 8001ba8:	4619      	mov	r1, r3
 8001baa:	480c      	ldr	r0, [pc, #48]	; (8001bdc <MX_GPIO_Init+0x104>)
 8001bac:	f001 fe50 	bl	8003850 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB11 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001bb0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001bb4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bc2:	f107 0314 	add.w	r3, r7, #20
 8001bc6:	4619      	mov	r1, r3
 8001bc8:	4805      	ldr	r0, [pc, #20]	; (8001be0 <MX_GPIO_Init+0x108>)
 8001bca:	f001 fe41 	bl	8003850 <HAL_GPIO_Init>

}
 8001bce:	bf00      	nop
 8001bd0:	3728      	adds	r7, #40	; 0x28
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bd80      	pop	{r7, pc}
 8001bd6:	bf00      	nop
 8001bd8:	40023800 	.word	0x40023800
 8001bdc:	40021000 	.word	0x40021000
 8001be0:	40020400 	.word	0x40020400

08001be4 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8001be4:	b480      	push	{r7}
 8001be6:	b089      	sub	sp, #36	; 0x24
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART3){
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	4a61      	ldr	r2, [pc, #388]	; (8001d78 <HAL_UART_RxCpltCallback+0x194>)
 8001bf2:	4293      	cmp	r3, r2
 8001bf4:	d15b      	bne.n	8001cae <HAL_UART_RxCpltCallback+0xca>
	    uint16_t i, pos, start, length;
	    uint16_t currCNDTR = __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	685b      	ldr	r3, [r3, #4]
 8001bfe:	81fb      	strh	r3, [r7, #14]

	    /* Ignore IDLE Timeout when the received characters exactly filled up the DMA buffer and DMA Rx Complete IT is generated, but there is no new character during timeout */
	    if(dma_uart_rx.flag && currCNDTR == DMA_BUF_SIZE)
 8001c00:	4b5e      	ldr	r3, [pc, #376]	; (8001d7c <HAL_UART_RxCpltCallback+0x198>)
 8001c02:	781b      	ldrb	r3, [r3, #0]
 8001c04:	b2db      	uxtb	r3, r3
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d007      	beq.n	8001c1a <HAL_UART_RxCpltCallback+0x36>
 8001c0a:	89fb      	ldrh	r3, [r7, #14]
 8001c0c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001c10:	d103      	bne.n	8001c1a <HAL_UART_RxCpltCallback+0x36>
	    {
	        dma_uart_rx.flag = 0;
 8001c12:	4b5a      	ldr	r3, [pc, #360]	; (8001d7c <HAL_UART_RxCpltCallback+0x198>)
 8001c14:	2200      	movs	r2, #0
 8001c16:	701a      	strb	r2, [r3, #0]
	        return;
 8001c18:	e0a9      	b.n	8001d6e <HAL_UART_RxCpltCallback+0x18a>
	    }

	    /* Determine start position in DMA buffer based on previous CNDTR value */
	    start = (dma_uart_rx.prevCNDTR < DMA_BUF_SIZE) ? (DMA_BUF_SIZE - dma_uart_rx.prevCNDTR) : 0;
 8001c1a:	4b58      	ldr	r3, [pc, #352]	; (8001d7c <HAL_UART_RxCpltCallback+0x198>)
 8001c1c:	889b      	ldrh	r3, [r3, #4]
 8001c1e:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001c22:	d205      	bcs.n	8001c30 <HAL_UART_RxCpltCallback+0x4c>
 8001c24:	4b55      	ldr	r3, [pc, #340]	; (8001d7c <HAL_UART_RxCpltCallback+0x198>)
 8001c26:	889b      	ldrh	r3, [r3, #4]
 8001c28:	f5c3 73fa 	rsb	r3, r3, #500	; 0x1f4
 8001c2c:	b29b      	uxth	r3, r3
 8001c2e:	e000      	b.n	8001c32 <HAL_UART_RxCpltCallback+0x4e>
 8001c30:	2300      	movs	r3, #0
 8001c32:	81bb      	strh	r3, [r7, #12]

	    if(dma_uart_rx.flag)    /* Timeout event */
 8001c34:	4b51      	ldr	r3, [pc, #324]	; (8001d7c <HAL_UART_RxCpltCallback+0x198>)
 8001c36:	781b      	ldrb	r3, [r3, #0]
 8001c38:	b2db      	uxtb	r3, r3
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d016      	beq.n	8001c6c <HAL_UART_RxCpltCallback+0x88>
	    {
	        /* Determine new data length based on previous DMA_CNDTR value:
	         *  If previous CNDTR is less than DMA buffer size: there is old data in DMA buffer (from previous timeout) that has to be ignored.
	         *  If CNDTR == DMA buffer size: entire buffer content is new and has to be processed.
	        */
	        length = (dma_uart_rx.prevCNDTR < DMA_BUF_SIZE) ? (dma_uart_rx.prevCNDTR - currCNDTR) : (DMA_BUF_SIZE - currCNDTR);
 8001c3e:	4b4f      	ldr	r3, [pc, #316]	; (8001d7c <HAL_UART_RxCpltCallback+0x198>)
 8001c40:	889b      	ldrh	r3, [r3, #4]
 8001c42:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001c46:	d205      	bcs.n	8001c54 <HAL_UART_RxCpltCallback+0x70>
 8001c48:	4b4c      	ldr	r3, [pc, #304]	; (8001d7c <HAL_UART_RxCpltCallback+0x198>)
 8001c4a:	889a      	ldrh	r2, [r3, #4]
 8001c4c:	89fb      	ldrh	r3, [r7, #14]
 8001c4e:	1ad3      	subs	r3, r2, r3
 8001c50:	b29b      	uxth	r3, r3
 8001c52:	e003      	b.n	8001c5c <HAL_UART_RxCpltCallback+0x78>
 8001c54:	89fb      	ldrh	r3, [r7, #14]
 8001c56:	f5c3 73fa 	rsb	r3, r3, #500	; 0x1f4
 8001c5a:	b29b      	uxth	r3, r3
 8001c5c:	837b      	strh	r3, [r7, #26]
	        dma_uart_rx.prevCNDTR = currCNDTR;
 8001c5e:	4a47      	ldr	r2, [pc, #284]	; (8001d7c <HAL_UART_RxCpltCallback+0x198>)
 8001c60:	89fb      	ldrh	r3, [r7, #14]
 8001c62:	8093      	strh	r3, [r2, #4]
	        dma_uart_rx.flag = 0;
 8001c64:	4b45      	ldr	r3, [pc, #276]	; (8001d7c <HAL_UART_RxCpltCallback+0x198>)
 8001c66:	2200      	movs	r2, #0
 8001c68:	701a      	strb	r2, [r3, #0]
 8001c6a:	e007      	b.n	8001c7c <HAL_UART_RxCpltCallback+0x98>
	    }
	    else                /* DMA Rx Complete event */
	    {
	        length = DMA_BUF_SIZE - start;
 8001c6c:	89bb      	ldrh	r3, [r7, #12]
 8001c6e:	f5c3 73fa 	rsb	r3, r3, #500	; 0x1f4
 8001c72:	837b      	strh	r3, [r7, #26]
	        dma_uart_rx.prevCNDTR = DMA_BUF_SIZE;
 8001c74:	4b41      	ldr	r3, [pc, #260]	; (8001d7c <HAL_UART_RxCpltCallback+0x198>)
 8001c76:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001c7a:	809a      	strh	r2, [r3, #4]
	    }

	    /* Copy and Process new data */
	    for(i=0,pos=start; i<length; ++i,++pos)
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	83fb      	strh	r3, [r7, #30]
 8001c80:	89bb      	ldrh	r3, [r7, #12]
 8001c82:	83bb      	strh	r3, [r7, #28]
 8001c84:	e00b      	b.n	8001c9e <HAL_UART_RxCpltCallback+0xba>
	    {
	        data[i] = dma_rx_buf[pos];
 8001c86:	8bba      	ldrh	r2, [r7, #28]
 8001c88:	8bfb      	ldrh	r3, [r7, #30]
 8001c8a:	493d      	ldr	r1, [pc, #244]	; (8001d80 <HAL_UART_RxCpltCallback+0x19c>)
 8001c8c:	5c89      	ldrb	r1, [r1, r2]
 8001c8e:	4a3d      	ldr	r2, [pc, #244]	; (8001d84 <HAL_UART_RxCpltCallback+0x1a0>)
 8001c90:	54d1      	strb	r1, [r2, r3]
	    for(i=0,pos=start; i<length; ++i,++pos)
 8001c92:	8bfb      	ldrh	r3, [r7, #30]
 8001c94:	3301      	adds	r3, #1
 8001c96:	83fb      	strh	r3, [r7, #30]
 8001c98:	8bbb      	ldrh	r3, [r7, #28]
 8001c9a:	3301      	adds	r3, #1
 8001c9c:	83bb      	strh	r3, [r7, #28]
 8001c9e:	8bfa      	ldrh	r2, [r7, #30]
 8001ca0:	8b7b      	ldrh	r3, [r7, #26]
 8001ca2:	429a      	cmp	r2, r3
 8001ca4:	d3ef      	bcc.n	8001c86 <HAL_UART_RxCpltCallback+0xa2>
	    }
	    USART3DataFlag = true;
 8001ca6:	4b38      	ldr	r3, [pc, #224]	; (8001d88 <HAL_UART_RxCpltCallback+0x1a4>)
 8001ca8:	2201      	movs	r2, #1
 8001caa:	701a      	strb	r2, [r3, #0]
 8001cac:	e05f      	b.n	8001d6e <HAL_UART_RxCpltCallback+0x18a>
	}
	else if(huart->Instance == USART1){
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	4a36      	ldr	r2, [pc, #216]	; (8001d8c <HAL_UART_RxCpltCallback+0x1a8>)
 8001cb4:	4293      	cmp	r3, r2
 8001cb6:	d15a      	bne.n	8001d6e <HAL_UART_RxCpltCallback+0x18a>
		uint16_t a, pos, mulai, kanan;
		uint16_t currCNDTR = __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	685b      	ldr	r3, [r3, #4]
 8001cc0:	827b      	strh	r3, [r7, #18]
		if (dma_uart1_rx.flag && currCNDTR == DMA_BUF_SIZE){
 8001cc2:	4b33      	ldr	r3, [pc, #204]	; (8001d90 <HAL_UART_RxCpltCallback+0x1ac>)
 8001cc4:	781b      	ldrb	r3, [r3, #0]
 8001cc6:	b2db      	uxtb	r3, r3
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d007      	beq.n	8001cdc <HAL_UART_RxCpltCallback+0xf8>
 8001ccc:	8a7b      	ldrh	r3, [r7, #18]
 8001cce:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001cd2:	d103      	bne.n	8001cdc <HAL_UART_RxCpltCallback+0xf8>
			dma_uart1_rx.flag = 0;
 8001cd4:	4b2e      	ldr	r3, [pc, #184]	; (8001d90 <HAL_UART_RxCpltCallback+0x1ac>)
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	701a      	strb	r2, [r3, #0]
			return;
 8001cda:	e048      	b.n	8001d6e <HAL_UART_RxCpltCallback+0x18a>
		}
		mulai = (dma_uart1_rx.prevCNDTR < DMA_BUF_SIZE) ? (DMA_BUF_SIZE - dma_uart1_rx.prevCNDTR) : 0;
 8001cdc:	4b2c      	ldr	r3, [pc, #176]	; (8001d90 <HAL_UART_RxCpltCallback+0x1ac>)
 8001cde:	889b      	ldrh	r3, [r3, #4]
 8001ce0:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001ce4:	d205      	bcs.n	8001cf2 <HAL_UART_RxCpltCallback+0x10e>
 8001ce6:	4b2a      	ldr	r3, [pc, #168]	; (8001d90 <HAL_UART_RxCpltCallback+0x1ac>)
 8001ce8:	889b      	ldrh	r3, [r3, #4]
 8001cea:	f5c3 73fa 	rsb	r3, r3, #500	; 0x1f4
 8001cee:	b29b      	uxth	r3, r3
 8001cf0:	e000      	b.n	8001cf4 <HAL_UART_RxCpltCallback+0x110>
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	823b      	strh	r3, [r7, #16]

		if (dma_uart1_rx.flag) { // time out
 8001cf6:	4b26      	ldr	r3, [pc, #152]	; (8001d90 <HAL_UART_RxCpltCallback+0x1ac>)
 8001cf8:	781b      	ldrb	r3, [r3, #0]
 8001cfa:	b2db      	uxtb	r3, r3
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d016      	beq.n	8001d2e <HAL_UART_RxCpltCallback+0x14a>
			kanan = (dma_uart1_rx.prevCNDTR < DMA_BUF_SIZE) ? (dma_uart1_rx.prevCNDTR - currCNDTR) : (DMA_BUF_SIZE - currCNDTR);
 8001d00:	4b23      	ldr	r3, [pc, #140]	; (8001d90 <HAL_UART_RxCpltCallback+0x1ac>)
 8001d02:	889b      	ldrh	r3, [r3, #4]
 8001d04:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001d08:	d205      	bcs.n	8001d16 <HAL_UART_RxCpltCallback+0x132>
 8001d0a:	4b21      	ldr	r3, [pc, #132]	; (8001d90 <HAL_UART_RxCpltCallback+0x1ac>)
 8001d0c:	889a      	ldrh	r2, [r3, #4]
 8001d0e:	8a7b      	ldrh	r3, [r7, #18]
 8001d10:	1ad3      	subs	r3, r2, r3
 8001d12:	b29b      	uxth	r3, r3
 8001d14:	e003      	b.n	8001d1e <HAL_UART_RxCpltCallback+0x13a>
 8001d16:	8a7b      	ldrh	r3, [r7, #18]
 8001d18:	f5c3 73fa 	rsb	r3, r3, #500	; 0x1f4
 8001d1c:	b29b      	uxth	r3, r3
 8001d1e:	82bb      	strh	r3, [r7, #20]
			dma_uart1_rx.prevCNDTR = currCNDTR;
 8001d20:	4a1b      	ldr	r2, [pc, #108]	; (8001d90 <HAL_UART_RxCpltCallback+0x1ac>)
 8001d22:	8a7b      	ldrh	r3, [r7, #18]
 8001d24:	8093      	strh	r3, [r2, #4]
			dma_uart1_rx.flag = 0;
 8001d26:	4b1a      	ldr	r3, [pc, #104]	; (8001d90 <HAL_UART_RxCpltCallback+0x1ac>)
 8001d28:	2200      	movs	r2, #0
 8001d2a:	701a      	strb	r2, [r3, #0]
 8001d2c:	e007      	b.n	8001d3e <HAL_UART_RxCpltCallback+0x15a>
		} else {				//complete event
			kanan = DMA_BUF_SIZE - mulai;
 8001d2e:	8a3b      	ldrh	r3, [r7, #16]
 8001d30:	f5c3 73fa 	rsb	r3, r3, #500	; 0x1f4
 8001d34:	82bb      	strh	r3, [r7, #20]
			dma_uart1_rx.prevCNDTR = DMA_BUF_SIZE;
 8001d36:	4b16      	ldr	r3, [pc, #88]	; (8001d90 <HAL_UART_RxCpltCallback+0x1ac>)
 8001d38:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001d3c:	809a      	strh	r2, [r3, #4]
		}
		for (a = 0,pos = mulai; a < kanan; ++a,++pos){
 8001d3e:	2300      	movs	r3, #0
 8001d40:	833b      	strh	r3, [r7, #24]
 8001d42:	8a3b      	ldrh	r3, [r7, #16]
 8001d44:	82fb      	strh	r3, [r7, #22]
 8001d46:	e00b      	b.n	8001d60 <HAL_UART_RxCpltCallback+0x17c>
			data_input[a] = dma_rx1_buf[pos];
 8001d48:	8afa      	ldrh	r2, [r7, #22]
 8001d4a:	8b3b      	ldrh	r3, [r7, #24]
 8001d4c:	4911      	ldr	r1, [pc, #68]	; (8001d94 <HAL_UART_RxCpltCallback+0x1b0>)
 8001d4e:	5c89      	ldrb	r1, [r1, r2]
 8001d50:	4a11      	ldr	r2, [pc, #68]	; (8001d98 <HAL_UART_RxCpltCallback+0x1b4>)
 8001d52:	54d1      	strb	r1, [r2, r3]
		for (a = 0,pos = mulai; a < kanan; ++a,++pos){
 8001d54:	8b3b      	ldrh	r3, [r7, #24]
 8001d56:	3301      	adds	r3, #1
 8001d58:	833b      	strh	r3, [r7, #24]
 8001d5a:	8afb      	ldrh	r3, [r7, #22]
 8001d5c:	3301      	adds	r3, #1
 8001d5e:	82fb      	strh	r3, [r7, #22]
 8001d60:	8b3a      	ldrh	r2, [r7, #24]
 8001d62:	8abb      	ldrh	r3, [r7, #20]
 8001d64:	429a      	cmp	r2, r3
 8001d66:	d3ef      	bcc.n	8001d48 <HAL_UART_RxCpltCallback+0x164>
		}
		USART1DataFlag = true;
 8001d68:	4b0c      	ldr	r3, [pc, #48]	; (8001d9c <HAL_UART_RxCpltCallback+0x1b8>)
 8001d6a:	2201      	movs	r2, #1
 8001d6c:	701a      	strb	r2, [r3, #0]
	}
}
 8001d6e:	3724      	adds	r7, #36	; 0x24
 8001d70:	46bd      	mov	sp, r7
 8001d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d76:	4770      	bx	lr
 8001d78:	40004800 	.word	0x40004800
 8001d7c:	20000000 	.word	0x20000000
 8001d80:	20000cc8 	.word	0x20000cc8
 8001d84:	20000220 	.word	0x20000220
 8001d88:	20000414 	.word	0x20000414
 8001d8c:	40011000 	.word	0x40011000
 8001d90:	20000008 	.word	0x20000008
 8001d94:	200006f4 	.word	0x200006f4
 8001d98:	20000418 	.word	0x20000418
 8001d9c:	2000060c 	.word	0x2000060c

08001da0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001da0:	b480      	push	{r7}
 8001da2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001da4:	bf00      	nop
 8001da6:	46bd      	mov	sp, r7
 8001da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dac:	4770      	bx	lr
	...

08001db0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001db0:	b480      	push	{r7}
 8001db2:	b083      	sub	sp, #12
 8001db4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001db6:	2300      	movs	r3, #0
 8001db8:	607b      	str	r3, [r7, #4]
 8001dba:	4b10      	ldr	r3, [pc, #64]	; (8001dfc <HAL_MspInit+0x4c>)
 8001dbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dbe:	4a0f      	ldr	r2, [pc, #60]	; (8001dfc <HAL_MspInit+0x4c>)
 8001dc0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001dc4:	6453      	str	r3, [r2, #68]	; 0x44
 8001dc6:	4b0d      	ldr	r3, [pc, #52]	; (8001dfc <HAL_MspInit+0x4c>)
 8001dc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001dce:	607b      	str	r3, [r7, #4]
 8001dd0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	603b      	str	r3, [r7, #0]
 8001dd6:	4b09      	ldr	r3, [pc, #36]	; (8001dfc <HAL_MspInit+0x4c>)
 8001dd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dda:	4a08      	ldr	r2, [pc, #32]	; (8001dfc <HAL_MspInit+0x4c>)
 8001ddc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001de0:	6413      	str	r3, [r2, #64]	; 0x40
 8001de2:	4b06      	ldr	r3, [pc, #24]	; (8001dfc <HAL_MspInit+0x4c>)
 8001de4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001de6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dea:	603b      	str	r3, [r7, #0]
 8001dec:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001dee:	bf00      	nop
 8001df0:	370c      	adds	r7, #12
 8001df2:	46bd      	mov	sp, r7
 8001df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df8:	4770      	bx	lr
 8001dfa:	bf00      	nop
 8001dfc:	40023800 	.word	0x40023800

08001e00 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b08a      	sub	sp, #40	; 0x28
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e08:	f107 0314 	add.w	r3, r7, #20
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	601a      	str	r2, [r3, #0]
 8001e10:	605a      	str	r2, [r3, #4]
 8001e12:	609a      	str	r2, [r3, #8]
 8001e14:	60da      	str	r2, [r3, #12]
 8001e16:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	4a1b      	ldr	r2, [pc, #108]	; (8001e8c <HAL_ADC_MspInit+0x8c>)
 8001e1e:	4293      	cmp	r3, r2
 8001e20:	d12f      	bne.n	8001e82 <HAL_ADC_MspInit+0x82>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001e22:	2300      	movs	r3, #0
 8001e24:	613b      	str	r3, [r7, #16]
 8001e26:	4b1a      	ldr	r3, [pc, #104]	; (8001e90 <HAL_ADC_MspInit+0x90>)
 8001e28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e2a:	4a19      	ldr	r2, [pc, #100]	; (8001e90 <HAL_ADC_MspInit+0x90>)
 8001e2c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e30:	6453      	str	r3, [r2, #68]	; 0x44
 8001e32:	4b17      	ldr	r3, [pc, #92]	; (8001e90 <HAL_ADC_MspInit+0x90>)
 8001e34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e3a:	613b      	str	r3, [r7, #16]
 8001e3c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e3e:	2300      	movs	r3, #0
 8001e40:	60fb      	str	r3, [r7, #12]
 8001e42:	4b13      	ldr	r3, [pc, #76]	; (8001e90 <HAL_ADC_MspInit+0x90>)
 8001e44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e46:	4a12      	ldr	r2, [pc, #72]	; (8001e90 <HAL_ADC_MspInit+0x90>)
 8001e48:	f043 0304 	orr.w	r3, r3, #4
 8001e4c:	6313      	str	r3, [r2, #48]	; 0x30
 8001e4e:	4b10      	ldr	r3, [pc, #64]	; (8001e90 <HAL_ADC_MspInit+0x90>)
 8001e50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e52:	f003 0304 	and.w	r3, r3, #4
 8001e56:	60fb      	str	r3, [r7, #12]
 8001e58:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC4     ------> ADC1_IN14
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001e5a:	2310      	movs	r3, #16
 8001e5c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001e5e:	2303      	movs	r3, #3
 8001e60:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e62:	2300      	movs	r3, #0
 8001e64:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e66:	f107 0314 	add.w	r3, r7, #20
 8001e6a:	4619      	mov	r1, r3
 8001e6c:	4809      	ldr	r0, [pc, #36]	; (8001e94 <HAL_ADC_MspInit+0x94>)
 8001e6e:	f001 fcef 	bl	8003850 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8001e72:	2200      	movs	r2, #0
 8001e74:	2100      	movs	r1, #0
 8001e76:	2012      	movs	r0, #18
 8001e78:	f001 f923 	bl	80030c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001e7c:	2012      	movs	r0, #18
 8001e7e:	f001 f93c 	bl	80030fa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001e82:	bf00      	nop
 8001e84:	3728      	adds	r7, #40	; 0x28
 8001e86:	46bd      	mov	sp, r7
 8001e88:	bd80      	pop	{r7, pc}
 8001e8a:	bf00      	nop
 8001e8c:	40012000 	.word	0x40012000
 8001e90:	40023800 	.word	0x40023800
 8001e94:	40020800 	.word	0x40020800

08001e98 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b08a      	sub	sp, #40	; 0x28
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ea0:	f107 0314 	add.w	r3, r7, #20
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	601a      	str	r2, [r3, #0]
 8001ea8:	605a      	str	r2, [r3, #4]
 8001eaa:	609a      	str	r2, [r3, #8]
 8001eac:	60da      	str	r2, [r3, #12]
 8001eae:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	4a29      	ldr	r2, [pc, #164]	; (8001f5c <HAL_I2C_MspInit+0xc4>)
 8001eb6:	4293      	cmp	r3, r2
 8001eb8:	d14b      	bne.n	8001f52 <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001eba:	2300      	movs	r3, #0
 8001ebc:	613b      	str	r3, [r7, #16]
 8001ebe:	4b28      	ldr	r3, [pc, #160]	; (8001f60 <HAL_I2C_MspInit+0xc8>)
 8001ec0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ec2:	4a27      	ldr	r2, [pc, #156]	; (8001f60 <HAL_I2C_MspInit+0xc8>)
 8001ec4:	f043 0304 	orr.w	r3, r3, #4
 8001ec8:	6313      	str	r3, [r2, #48]	; 0x30
 8001eca:	4b25      	ldr	r3, [pc, #148]	; (8001f60 <HAL_I2C_MspInit+0xc8>)
 8001ecc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ece:	f003 0304 	and.w	r3, r3, #4
 8001ed2:	613b      	str	r3, [r7, #16]
 8001ed4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	60fb      	str	r3, [r7, #12]
 8001eda:	4b21      	ldr	r3, [pc, #132]	; (8001f60 <HAL_I2C_MspInit+0xc8>)
 8001edc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ede:	4a20      	ldr	r2, [pc, #128]	; (8001f60 <HAL_I2C_MspInit+0xc8>)
 8001ee0:	f043 0301 	orr.w	r3, r3, #1
 8001ee4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ee6:	4b1e      	ldr	r3, [pc, #120]	; (8001f60 <HAL_I2C_MspInit+0xc8>)
 8001ee8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eea:	f003 0301 	and.w	r3, r3, #1
 8001eee:	60fb      	str	r3, [r7, #12]
 8001ef0:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001ef2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001ef6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ef8:	2312      	movs	r3, #18
 8001efa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001efc:	2301      	movs	r3, #1
 8001efe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f00:	2303      	movs	r3, #3
 8001f02:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001f04:	2304      	movs	r3, #4
 8001f06:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f08:	f107 0314 	add.w	r3, r7, #20
 8001f0c:	4619      	mov	r1, r3
 8001f0e:	4815      	ldr	r0, [pc, #84]	; (8001f64 <HAL_I2C_MspInit+0xcc>)
 8001f10:	f001 fc9e 	bl	8003850 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001f14:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001f18:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f1a:	2312      	movs	r3, #18
 8001f1c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001f1e:	2301      	movs	r3, #1
 8001f20:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f22:	2303      	movs	r3, #3
 8001f24:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001f26:	2304      	movs	r3, #4
 8001f28:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f2a:	f107 0314 	add.w	r3, r7, #20
 8001f2e:	4619      	mov	r1, r3
 8001f30:	480d      	ldr	r0, [pc, #52]	; (8001f68 <HAL_I2C_MspInit+0xd0>)
 8001f32:	f001 fc8d 	bl	8003850 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001f36:	2300      	movs	r3, #0
 8001f38:	60bb      	str	r3, [r7, #8]
 8001f3a:	4b09      	ldr	r3, [pc, #36]	; (8001f60 <HAL_I2C_MspInit+0xc8>)
 8001f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f3e:	4a08      	ldr	r2, [pc, #32]	; (8001f60 <HAL_I2C_MspInit+0xc8>)
 8001f40:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001f44:	6413      	str	r3, [r2, #64]	; 0x40
 8001f46:	4b06      	ldr	r3, [pc, #24]	; (8001f60 <HAL_I2C_MspInit+0xc8>)
 8001f48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f4a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001f4e:	60bb      	str	r3, [r7, #8]
 8001f50:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8001f52:	bf00      	nop
 8001f54:	3728      	adds	r7, #40	; 0x28
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bd80      	pop	{r7, pc}
 8001f5a:	bf00      	nop
 8001f5c:	40005c00 	.word	0x40005c00
 8001f60:	40023800 	.word	0x40023800
 8001f64:	40020800 	.word	0x40020800
 8001f68:	40020000 	.word	0x40020000

08001f6c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	b085      	sub	sp, #20
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f7c:	d10d      	bne.n	8001f9a <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001f7e:	2300      	movs	r3, #0
 8001f80:	60fb      	str	r3, [r7, #12]
 8001f82:	4b09      	ldr	r3, [pc, #36]	; (8001fa8 <HAL_TIM_Base_MspInit+0x3c>)
 8001f84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f86:	4a08      	ldr	r2, [pc, #32]	; (8001fa8 <HAL_TIM_Base_MspInit+0x3c>)
 8001f88:	f043 0301 	orr.w	r3, r3, #1
 8001f8c:	6413      	str	r3, [r2, #64]	; 0x40
 8001f8e:	4b06      	ldr	r3, [pc, #24]	; (8001fa8 <HAL_TIM_Base_MspInit+0x3c>)
 8001f90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f92:	f003 0301 	and.w	r3, r3, #1
 8001f96:	60fb      	str	r3, [r7, #12]
 8001f98:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001f9a:	bf00      	nop
 8001f9c:	3714      	adds	r7, #20
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa4:	4770      	bx	lr
 8001fa6:	bf00      	nop
 8001fa8:	40023800 	.word	0x40023800

08001fac <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b08a      	sub	sp, #40	; 0x28
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fb4:	f107 0314 	add.w	r3, r7, #20
 8001fb8:	2200      	movs	r2, #0
 8001fba:	601a      	str	r2, [r3, #0]
 8001fbc:	605a      	str	r2, [r3, #4]
 8001fbe:	609a      	str	r2, [r3, #8]
 8001fc0:	60da      	str	r2, [r3, #12]
 8001fc2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001fcc:	d13c      	bne.n	8002048 <HAL_TIM_MspPostInit+0x9c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fce:	2300      	movs	r3, #0
 8001fd0:	613b      	str	r3, [r7, #16]
 8001fd2:	4b1f      	ldr	r3, [pc, #124]	; (8002050 <HAL_TIM_MspPostInit+0xa4>)
 8001fd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fd6:	4a1e      	ldr	r2, [pc, #120]	; (8002050 <HAL_TIM_MspPostInit+0xa4>)
 8001fd8:	f043 0301 	orr.w	r3, r3, #1
 8001fdc:	6313      	str	r3, [r2, #48]	; 0x30
 8001fde:	4b1c      	ldr	r3, [pc, #112]	; (8002050 <HAL_TIM_MspPostInit+0xa4>)
 8001fe0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fe2:	f003 0301 	and.w	r3, r3, #1
 8001fe6:	613b      	str	r3, [r7, #16]
 8001fe8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fea:	2300      	movs	r3, #0
 8001fec:	60fb      	str	r3, [r7, #12]
 8001fee:	4b18      	ldr	r3, [pc, #96]	; (8002050 <HAL_TIM_MspPostInit+0xa4>)
 8001ff0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ff2:	4a17      	ldr	r2, [pc, #92]	; (8002050 <HAL_TIM_MspPostInit+0xa4>)
 8001ff4:	f043 0302 	orr.w	r3, r3, #2
 8001ff8:	6313      	str	r3, [r2, #48]	; 0x30
 8001ffa:	4b15      	ldr	r3, [pc, #84]	; (8002050 <HAL_TIM_MspPostInit+0xa4>)
 8001ffc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ffe:	f003 0302 	and.w	r3, r3, #2
 8002002:	60fb      	str	r3, [r7, #12]
 8002004:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002006:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800200a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800200c:	2302      	movs	r3, #2
 800200e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002010:	2300      	movs	r3, #0
 8002012:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002014:	2300      	movs	r3, #0
 8002016:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002018:	2301      	movs	r3, #1
 800201a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800201c:	f107 0314 	add.w	r3, r7, #20
 8002020:	4619      	mov	r1, r3
 8002022:	480c      	ldr	r0, [pc, #48]	; (8002054 <HAL_TIM_MspPostInit+0xa8>)
 8002024:	f001 fc14 	bl	8003850 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002028:	2308      	movs	r3, #8
 800202a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800202c:	2302      	movs	r3, #2
 800202e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002030:	2300      	movs	r3, #0
 8002032:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002034:	2300      	movs	r3, #0
 8002036:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002038:	2301      	movs	r3, #1
 800203a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800203c:	f107 0314 	add.w	r3, r7, #20
 8002040:	4619      	mov	r1, r3
 8002042:	4805      	ldr	r0, [pc, #20]	; (8002058 <HAL_TIM_MspPostInit+0xac>)
 8002044:	f001 fc04 	bl	8003850 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002048:	bf00      	nop
 800204a:	3728      	adds	r7, #40	; 0x28
 800204c:	46bd      	mov	sp, r7
 800204e:	bd80      	pop	{r7, pc}
 8002050:	40023800 	.word	0x40023800
 8002054:	40020000 	.word	0x40020000
 8002058:	40020400 	.word	0x40020400

0800205c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	b08c      	sub	sp, #48	; 0x30
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002064:	f107 031c 	add.w	r3, r7, #28
 8002068:	2200      	movs	r2, #0
 800206a:	601a      	str	r2, [r3, #0]
 800206c:	605a      	str	r2, [r3, #4]
 800206e:	609a      	str	r2, [r3, #8]
 8002070:	60da      	str	r2, [r3, #12]
 8002072:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	4a6a      	ldr	r2, [pc, #424]	; (8002224 <HAL_UART_MspInit+0x1c8>)
 800207a:	4293      	cmp	r3, r2
 800207c:	d164      	bne.n	8002148 <HAL_UART_MspInit+0xec>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800207e:	2300      	movs	r3, #0
 8002080:	61bb      	str	r3, [r7, #24]
 8002082:	4b69      	ldr	r3, [pc, #420]	; (8002228 <HAL_UART_MspInit+0x1cc>)
 8002084:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002086:	4a68      	ldr	r2, [pc, #416]	; (8002228 <HAL_UART_MspInit+0x1cc>)
 8002088:	f043 0310 	orr.w	r3, r3, #16
 800208c:	6453      	str	r3, [r2, #68]	; 0x44
 800208e:	4b66      	ldr	r3, [pc, #408]	; (8002228 <HAL_UART_MspInit+0x1cc>)
 8002090:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002092:	f003 0310 	and.w	r3, r3, #16
 8002096:	61bb      	str	r3, [r7, #24]
 8002098:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800209a:	2300      	movs	r3, #0
 800209c:	617b      	str	r3, [r7, #20]
 800209e:	4b62      	ldr	r3, [pc, #392]	; (8002228 <HAL_UART_MspInit+0x1cc>)
 80020a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020a2:	4a61      	ldr	r2, [pc, #388]	; (8002228 <HAL_UART_MspInit+0x1cc>)
 80020a4:	f043 0301 	orr.w	r3, r3, #1
 80020a8:	6313      	str	r3, [r2, #48]	; 0x30
 80020aa:	4b5f      	ldr	r3, [pc, #380]	; (8002228 <HAL_UART_MspInit+0x1cc>)
 80020ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ae:	f003 0301 	and.w	r3, r3, #1
 80020b2:	617b      	str	r3, [r7, #20]
 80020b4:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80020b6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80020ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020bc:	2302      	movs	r3, #2
 80020be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020c0:	2300      	movs	r3, #0
 80020c2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020c4:	2303      	movs	r3, #3
 80020c6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80020c8:	2307      	movs	r3, #7
 80020ca:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020cc:	f107 031c 	add.w	r3, r7, #28
 80020d0:	4619      	mov	r1, r3
 80020d2:	4856      	ldr	r0, [pc, #344]	; (800222c <HAL_UART_MspInit+0x1d0>)
 80020d4:	f001 fbbc 	bl	8003850 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 80020d8:	4b55      	ldr	r3, [pc, #340]	; (8002230 <HAL_UART_MspInit+0x1d4>)
 80020da:	4a56      	ldr	r2, [pc, #344]	; (8002234 <HAL_UART_MspInit+0x1d8>)
 80020dc:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 80020de:	4b54      	ldr	r3, [pc, #336]	; (8002230 <HAL_UART_MspInit+0x1d4>)
 80020e0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80020e4:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80020e6:	4b52      	ldr	r3, [pc, #328]	; (8002230 <HAL_UART_MspInit+0x1d4>)
 80020e8:	2200      	movs	r2, #0
 80020ea:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80020ec:	4b50      	ldr	r3, [pc, #320]	; (8002230 <HAL_UART_MspInit+0x1d4>)
 80020ee:	2200      	movs	r2, #0
 80020f0:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80020f2:	4b4f      	ldr	r3, [pc, #316]	; (8002230 <HAL_UART_MspInit+0x1d4>)
 80020f4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80020f8:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80020fa:	4b4d      	ldr	r3, [pc, #308]	; (8002230 <HAL_UART_MspInit+0x1d4>)
 80020fc:	2200      	movs	r2, #0
 80020fe:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002100:	4b4b      	ldr	r3, [pc, #300]	; (8002230 <HAL_UART_MspInit+0x1d4>)
 8002102:	2200      	movs	r2, #0
 8002104:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8002106:	4b4a      	ldr	r3, [pc, #296]	; (8002230 <HAL_UART_MspInit+0x1d4>)
 8002108:	f44f 7280 	mov.w	r2, #256	; 0x100
 800210c:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800210e:	4b48      	ldr	r3, [pc, #288]	; (8002230 <HAL_UART_MspInit+0x1d4>)
 8002110:	2200      	movs	r2, #0
 8002112:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002114:	4b46      	ldr	r3, [pc, #280]	; (8002230 <HAL_UART_MspInit+0x1d4>)
 8002116:	2200      	movs	r2, #0
 8002118:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800211a:	4845      	ldr	r0, [pc, #276]	; (8002230 <HAL_UART_MspInit+0x1d4>)
 800211c:	f001 f808 	bl	8003130 <HAL_DMA_Init>
 8002120:	4603      	mov	r3, r0
 8002122:	2b00      	cmp	r3, #0
 8002124:	d001      	beq.n	800212a <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8002126:	f7ff fe3b 	bl	8001da0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	4a40      	ldr	r2, [pc, #256]	; (8002230 <HAL_UART_MspInit+0x1d4>)
 800212e:	635a      	str	r2, [r3, #52]	; 0x34
 8002130:	4a3f      	ldr	r2, [pc, #252]	; (8002230 <HAL_UART_MspInit+0x1d4>)
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002136:	2200      	movs	r2, #0
 8002138:	2100      	movs	r1, #0
 800213a:	2025      	movs	r0, #37	; 0x25
 800213c:	f000 ffc1 	bl	80030c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002140:	2025      	movs	r0, #37	; 0x25
 8002142:	f000 ffda 	bl	80030fa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002146:	e068      	b.n	800221a <HAL_UART_MspInit+0x1be>
  else if(huart->Instance==USART3)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	4a3a      	ldr	r2, [pc, #232]	; (8002238 <HAL_UART_MspInit+0x1dc>)
 800214e:	4293      	cmp	r3, r2
 8002150:	d163      	bne.n	800221a <HAL_UART_MspInit+0x1be>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002152:	2300      	movs	r3, #0
 8002154:	613b      	str	r3, [r7, #16]
 8002156:	4b34      	ldr	r3, [pc, #208]	; (8002228 <HAL_UART_MspInit+0x1cc>)
 8002158:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800215a:	4a33      	ldr	r2, [pc, #204]	; (8002228 <HAL_UART_MspInit+0x1cc>)
 800215c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002160:	6413      	str	r3, [r2, #64]	; 0x40
 8002162:	4b31      	ldr	r3, [pc, #196]	; (8002228 <HAL_UART_MspInit+0x1cc>)
 8002164:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002166:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800216a:	613b      	str	r3, [r7, #16]
 800216c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800216e:	2300      	movs	r3, #0
 8002170:	60fb      	str	r3, [r7, #12]
 8002172:	4b2d      	ldr	r3, [pc, #180]	; (8002228 <HAL_UART_MspInit+0x1cc>)
 8002174:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002176:	4a2c      	ldr	r2, [pc, #176]	; (8002228 <HAL_UART_MspInit+0x1cc>)
 8002178:	f043 0304 	orr.w	r3, r3, #4
 800217c:	6313      	str	r3, [r2, #48]	; 0x30
 800217e:	4b2a      	ldr	r3, [pc, #168]	; (8002228 <HAL_UART_MspInit+0x1cc>)
 8002180:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002182:	f003 0304 	and.w	r3, r3, #4
 8002186:	60fb      	str	r3, [r7, #12]
 8002188:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800218a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800218e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002190:	2302      	movs	r3, #2
 8002192:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002194:	2300      	movs	r3, #0
 8002196:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002198:	2303      	movs	r3, #3
 800219a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800219c:	2307      	movs	r3, #7
 800219e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021a0:	f107 031c 	add.w	r3, r7, #28
 80021a4:	4619      	mov	r1, r3
 80021a6:	4825      	ldr	r0, [pc, #148]	; (800223c <HAL_UART_MspInit+0x1e0>)
 80021a8:	f001 fb52 	bl	8003850 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 80021ac:	4b24      	ldr	r3, [pc, #144]	; (8002240 <HAL_UART_MspInit+0x1e4>)
 80021ae:	4a25      	ldr	r2, [pc, #148]	; (8002244 <HAL_UART_MspInit+0x1e8>)
 80021b0:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 80021b2:	4b23      	ldr	r3, [pc, #140]	; (8002240 <HAL_UART_MspInit+0x1e4>)
 80021b4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80021b8:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80021ba:	4b21      	ldr	r3, [pc, #132]	; (8002240 <HAL_UART_MspInit+0x1e4>)
 80021bc:	2200      	movs	r2, #0
 80021be:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80021c0:	4b1f      	ldr	r3, [pc, #124]	; (8002240 <HAL_UART_MspInit+0x1e4>)
 80021c2:	2200      	movs	r2, #0
 80021c4:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80021c6:	4b1e      	ldr	r3, [pc, #120]	; (8002240 <HAL_UART_MspInit+0x1e4>)
 80021c8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80021cc:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80021ce:	4b1c      	ldr	r3, [pc, #112]	; (8002240 <HAL_UART_MspInit+0x1e4>)
 80021d0:	2200      	movs	r2, #0
 80021d2:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80021d4:	4b1a      	ldr	r3, [pc, #104]	; (8002240 <HAL_UART_MspInit+0x1e4>)
 80021d6:	2200      	movs	r2, #0
 80021d8:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 80021da:	4b19      	ldr	r3, [pc, #100]	; (8002240 <HAL_UART_MspInit+0x1e4>)
 80021dc:	f44f 7280 	mov.w	r2, #256	; 0x100
 80021e0:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 80021e2:	4b17      	ldr	r3, [pc, #92]	; (8002240 <HAL_UART_MspInit+0x1e4>)
 80021e4:	2200      	movs	r2, #0
 80021e6:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80021e8:	4b15      	ldr	r3, [pc, #84]	; (8002240 <HAL_UART_MspInit+0x1e4>)
 80021ea:	2200      	movs	r2, #0
 80021ec:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80021ee:	4814      	ldr	r0, [pc, #80]	; (8002240 <HAL_UART_MspInit+0x1e4>)
 80021f0:	f000 ff9e 	bl	8003130 <HAL_DMA_Init>
 80021f4:	4603      	mov	r3, r0
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d001      	beq.n	80021fe <HAL_UART_MspInit+0x1a2>
      Error_Handler();
 80021fa:	f7ff fdd1 	bl	8001da0 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	4a0f      	ldr	r2, [pc, #60]	; (8002240 <HAL_UART_MspInit+0x1e4>)
 8002202:	635a      	str	r2, [r3, #52]	; 0x34
 8002204:	4a0e      	ldr	r2, [pc, #56]	; (8002240 <HAL_UART_MspInit+0x1e4>)
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800220a:	2200      	movs	r2, #0
 800220c:	2100      	movs	r1, #0
 800220e:	2027      	movs	r0, #39	; 0x27
 8002210:	f000 ff57 	bl	80030c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002214:	2027      	movs	r0, #39	; 0x27
 8002216:	f000 ff70 	bl	80030fa <HAL_NVIC_EnableIRQ>
}
 800221a:	bf00      	nop
 800221c:	3730      	adds	r7, #48	; 0x30
 800221e:	46bd      	mov	sp, r7
 8002220:	bd80      	pop	{r7, pc}
 8002222:	bf00      	nop
 8002224:	40011000 	.word	0x40011000
 8002228:	40023800 	.word	0x40023800
 800222c:	40020000 	.word	0x40020000
 8002230:	20000a70 	.word	0x20000a70
 8002234:	40026440 	.word	0x40026440
 8002238:	40004800 	.word	0x40004800
 800223c:	40020800 	.word	0x40020800
 8002240:	2000094c 	.word	0x2000094c
 8002244:	40026028 	.word	0x40026028

08002248 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002248:	b480      	push	{r7}
 800224a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800224c:	bf00      	nop
 800224e:	46bd      	mov	sp, r7
 8002250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002254:	4770      	bx	lr

08002256 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002256:	b480      	push	{r7}
 8002258:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800225a:	e7fe      	b.n	800225a <HardFault_Handler+0x4>

0800225c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800225c:	b480      	push	{r7}
 800225e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002260:	e7fe      	b.n	8002260 <MemManage_Handler+0x4>

08002262 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002262:	b480      	push	{r7}
 8002264:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002266:	e7fe      	b.n	8002266 <BusFault_Handler+0x4>

08002268 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002268:	b480      	push	{r7}
 800226a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800226c:	e7fe      	b.n	800226c <UsageFault_Handler+0x4>

0800226e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800226e:	b480      	push	{r7}
 8002270:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002272:	bf00      	nop
 8002274:	46bd      	mov	sp, r7
 8002276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227a:	4770      	bx	lr

0800227c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800227c:	b480      	push	{r7}
 800227e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002280:	bf00      	nop
 8002282:	46bd      	mov	sp, r7
 8002284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002288:	4770      	bx	lr

0800228a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800228a:	b480      	push	{r7}
 800228c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800228e:	bf00      	nop
 8002290:	46bd      	mov	sp, r7
 8002292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002296:	4770      	bx	lr

08002298 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800229c:	f000 f962 	bl	8002564 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  if(dma_uart_rx.timer == 1)
 80022a0:	4b15      	ldr	r3, [pc, #84]	; (80022f8 <SysTick_Handler+0x60>)
 80022a2:	885b      	ldrh	r3, [r3, #2]
 80022a4:	2b01      	cmp	r3, #1
 80022a6:	d106      	bne.n	80022b6 <SysTick_Handler+0x1e>
      {
          /* DMA Timeout event: set Timeout Flag and call DMA Rx Complete Callback */
          dma_uart_rx.flag = 1;
 80022a8:	4b13      	ldr	r3, [pc, #76]	; (80022f8 <SysTick_Handler+0x60>)
 80022aa:	2201      	movs	r2, #1
 80022ac:	701a      	strb	r2, [r3, #0]
          hdma_usart3_rx.XferCpltCallback(&hdma_usart3_rx);
 80022ae:	4b13      	ldr	r3, [pc, #76]	; (80022fc <SysTick_Handler+0x64>)
 80022b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022b2:	4812      	ldr	r0, [pc, #72]	; (80022fc <SysTick_Handler+0x64>)
 80022b4:	4798      	blx	r3
      }
      if(dma_uart_rx.timer) { --dma_uart_rx.timer; }
 80022b6:	4b10      	ldr	r3, [pc, #64]	; (80022f8 <SysTick_Handler+0x60>)
 80022b8:	885b      	ldrh	r3, [r3, #2]
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d005      	beq.n	80022ca <SysTick_Handler+0x32>
 80022be:	4b0e      	ldr	r3, [pc, #56]	; (80022f8 <SysTick_Handler+0x60>)
 80022c0:	885b      	ldrh	r3, [r3, #2]
 80022c2:	3b01      	subs	r3, #1
 80022c4:	b29a      	uxth	r2, r3
 80022c6:	4b0c      	ldr	r3, [pc, #48]	; (80022f8 <SysTick_Handler+0x60>)
 80022c8:	805a      	strh	r2, [r3, #2]

      if(dma_uart1_rx.timer == 1)
 80022ca:	4b0d      	ldr	r3, [pc, #52]	; (8002300 <SysTick_Handler+0x68>)
 80022cc:	885b      	ldrh	r3, [r3, #2]
 80022ce:	2b01      	cmp	r3, #1
 80022d0:	d106      	bne.n	80022e0 <SysTick_Handler+0x48>
          {
              /* DMA Timeout event: set Timeout Flag and call DMA Rx Complete Callback */
              dma_uart1_rx.flag = 1;
 80022d2:	4b0b      	ldr	r3, [pc, #44]	; (8002300 <SysTick_Handler+0x68>)
 80022d4:	2201      	movs	r2, #1
 80022d6:	701a      	strb	r2, [r3, #0]
              hdma_usart1_rx.XferCpltCallback(&hdma_usart1_rx);
 80022d8:	4b0a      	ldr	r3, [pc, #40]	; (8002304 <SysTick_Handler+0x6c>)
 80022da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022dc:	4809      	ldr	r0, [pc, #36]	; (8002304 <SysTick_Handler+0x6c>)
 80022de:	4798      	blx	r3
          }
          if(dma_uart1_rx.timer) { --dma_uart1_rx.timer; }
 80022e0:	4b07      	ldr	r3, [pc, #28]	; (8002300 <SysTick_Handler+0x68>)
 80022e2:	885b      	ldrh	r3, [r3, #2]
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d005      	beq.n	80022f4 <SysTick_Handler+0x5c>
 80022e8:	4b05      	ldr	r3, [pc, #20]	; (8002300 <SysTick_Handler+0x68>)
 80022ea:	885b      	ldrh	r3, [r3, #2]
 80022ec:	3b01      	subs	r3, #1
 80022ee:	b29a      	uxth	r2, r3
 80022f0:	4b03      	ldr	r3, [pc, #12]	; (8002300 <SysTick_Handler+0x68>)
 80022f2:	805a      	strh	r2, [r3, #2]
  /* USER CODE END SysTick_IRQn 1 */
}
 80022f4:	bf00      	nop
 80022f6:	bd80      	pop	{r7, pc}
 80022f8:	20000000 	.word	0x20000000
 80022fc:	2000094c 	.word	0x2000094c
 8002300:	20000008 	.word	0x20000008
 8002304:	20000a70 	.word	0x20000a70

08002308 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 800230c:	4802      	ldr	r0, [pc, #8]	; (8002318 <DMA1_Stream1_IRQHandler+0x10>)
 800230e:	f001 f837 	bl	8003380 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8002312:	bf00      	nop
 8002314:	bd80      	pop	{r7, pc}
 8002316:	bf00      	nop
 8002318:	2000094c 	.word	0x2000094c

0800231c <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002320:	4802      	ldr	r0, [pc, #8]	; (800232c <ADC_IRQHandler+0x10>)
 8002322:	f000 fa6b 	bl	80027fc <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8002326:	bf00      	nop
 8002328:	bd80      	pop	{r7, pc}
 800232a:	bf00      	nop
 800232c:	20000a18 	.word	0x20000a18

08002330 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	b082      	sub	sp, #8
 8002334:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
    if((USART1->SR & USART_SR_IDLE) != RESET)
 8002336:	4b0d      	ldr	r3, [pc, #52]	; (800236c <USART1_IRQHandler+0x3c>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f003 0310 	and.w	r3, r3, #16
 800233e:	2b00      	cmp	r3, #0
 8002340:	d00d      	beq.n	800235e <USART1_IRQHandler+0x2e>
    {
        __HAL_UART_CLEAR_IDLEFLAG(&huart1);
 8002342:	2300      	movs	r3, #0
 8002344:	607b      	str	r3, [r7, #4]
 8002346:	4b0a      	ldr	r3, [pc, #40]	; (8002370 <USART1_IRQHandler+0x40>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	607b      	str	r3, [r7, #4]
 800234e:	4b08      	ldr	r3, [pc, #32]	; (8002370 <USART1_IRQHandler+0x40>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	685b      	ldr	r3, [r3, #4]
 8002354:	607b      	str	r3, [r7, #4]
 8002356:	687b      	ldr	r3, [r7, #4]
        /* Start DMA timer */
        dma_uart1_rx.timer = DMA_TIMEOUT_MS;
 8002358:	4b06      	ldr	r3, [pc, #24]	; (8002374 <USART1_IRQHandler+0x44>)
 800235a:	220a      	movs	r2, #10
 800235c:	805a      	strh	r2, [r3, #2]
    }
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800235e:	4804      	ldr	r0, [pc, #16]	; (8002370 <USART1_IRQHandler+0x40>)
 8002360:	f004 f8ae 	bl	80064c0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002364:	bf00      	nop
 8002366:	3708      	adds	r7, #8
 8002368:	46bd      	mov	sp, r7
 800236a:	bd80      	pop	{r7, pc}
 800236c:	40011000 	.word	0x40011000
 8002370:	20000ae0 	.word	0x20000ae0
 8002374:	20000008 	.word	0x20000008

08002378 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b082      	sub	sp, #8
 800237c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */
    if((USART3->SR & USART_SR_IDLE) != RESET)
 800237e:	4b0d      	ldr	r3, [pc, #52]	; (80023b4 <USART3_IRQHandler+0x3c>)
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f003 0310 	and.w	r3, r3, #16
 8002386:	2b00      	cmp	r3, #0
 8002388:	d00d      	beq.n	80023a6 <USART3_IRQHandler+0x2e>
    {
        __HAL_UART_CLEAR_IDLEFLAG(&huart3);
 800238a:	2300      	movs	r3, #0
 800238c:	607b      	str	r3, [r7, #4]
 800238e:	4b0a      	ldr	r3, [pc, #40]	; (80023b8 <USART3_IRQHandler+0x40>)
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	607b      	str	r3, [r7, #4]
 8002396:	4b08      	ldr	r3, [pc, #32]	; (80023b8 <USART3_IRQHandler+0x40>)
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	685b      	ldr	r3, [r3, #4]
 800239c:	607b      	str	r3, [r7, #4]
 800239e:	687b      	ldr	r3, [r7, #4]
        /* Start DMA timer */
        dma_uart_rx.timer = DMA_TIMEOUT_MS;
 80023a0:	4b06      	ldr	r3, [pc, #24]	; (80023bc <USART3_IRQHandler+0x44>)
 80023a2:	220a      	movs	r2, #10
 80023a4:	805a      	strh	r2, [r3, #2]
    }
  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80023a6:	4804      	ldr	r0, [pc, #16]	; (80023b8 <USART3_IRQHandler+0x40>)
 80023a8:	f004 f88a 	bl	80064c0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80023ac:	bf00      	nop
 80023ae:	3708      	adds	r7, #8
 80023b0:	46bd      	mov	sp, r7
 80023b2:	bd80      	pop	{r7, pc}
 80023b4:	40004800 	.word	0x40004800
 80023b8:	200009ac 	.word	0x200009ac
 80023bc:	20000000 	.word	0x20000000

080023c0 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80023c4:	4802      	ldr	r0, [pc, #8]	; (80023d0 <DMA2_Stream2_IRQHandler+0x10>)
 80023c6:	f000 ffdb 	bl	8003380 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80023ca:	bf00      	nop
 80023cc:	bd80      	pop	{r7, pc}
 80023ce:	bf00      	nop
 80023d0:	20000a70 	.word	0x20000a70

080023d4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b086      	sub	sp, #24
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80023dc:	4a14      	ldr	r2, [pc, #80]	; (8002430 <_sbrk+0x5c>)
 80023de:	4b15      	ldr	r3, [pc, #84]	; (8002434 <_sbrk+0x60>)
 80023e0:	1ad3      	subs	r3, r2, r3
 80023e2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80023e4:	697b      	ldr	r3, [r7, #20]
 80023e6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80023e8:	4b13      	ldr	r3, [pc, #76]	; (8002438 <_sbrk+0x64>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d102      	bne.n	80023f6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80023f0:	4b11      	ldr	r3, [pc, #68]	; (8002438 <_sbrk+0x64>)
 80023f2:	4a12      	ldr	r2, [pc, #72]	; (800243c <_sbrk+0x68>)
 80023f4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80023f6:	4b10      	ldr	r3, [pc, #64]	; (8002438 <_sbrk+0x64>)
 80023f8:	681a      	ldr	r2, [r3, #0]
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	4413      	add	r3, r2
 80023fe:	693a      	ldr	r2, [r7, #16]
 8002400:	429a      	cmp	r2, r3
 8002402:	d207      	bcs.n	8002414 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002404:	f004 ff08 	bl	8007218 <__errno>
 8002408:	4602      	mov	r2, r0
 800240a:	230c      	movs	r3, #12
 800240c:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 800240e:	f04f 33ff 	mov.w	r3, #4294967295
 8002412:	e009      	b.n	8002428 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002414:	4b08      	ldr	r3, [pc, #32]	; (8002438 <_sbrk+0x64>)
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800241a:	4b07      	ldr	r3, [pc, #28]	; (8002438 <_sbrk+0x64>)
 800241c:	681a      	ldr	r2, [r3, #0]
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	4413      	add	r3, r2
 8002422:	4a05      	ldr	r2, [pc, #20]	; (8002438 <_sbrk+0x64>)
 8002424:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002426:	68fb      	ldr	r3, [r7, #12]
}
 8002428:	4618      	mov	r0, r3
 800242a:	3718      	adds	r7, #24
 800242c:	46bd      	mov	sp, r7
 800242e:	bd80      	pop	{r7, pc}
 8002430:	20020000 	.word	0x20020000
 8002434:	00000400 	.word	0x00000400
 8002438:	20000610 	.word	0x20000610
 800243c:	20000ed8 	.word	0x20000ed8

08002440 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002440:	b480      	push	{r7}
 8002442:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002444:	4b08      	ldr	r3, [pc, #32]	; (8002468 <SystemInit+0x28>)
 8002446:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800244a:	4a07      	ldr	r2, [pc, #28]	; (8002468 <SystemInit+0x28>)
 800244c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002450:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002454:	4b04      	ldr	r3, [pc, #16]	; (8002468 <SystemInit+0x28>)
 8002456:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800245a:	609a      	str	r2, [r3, #8]
#endif
}
 800245c:	bf00      	nop
 800245e:	46bd      	mov	sp, r7
 8002460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002464:	4770      	bx	lr
 8002466:	bf00      	nop
 8002468:	e000ed00 	.word	0xe000ed00

0800246c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800246c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80024a4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002470:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002472:	e003      	b.n	800247c <LoopCopyDataInit>

08002474 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002474:	4b0c      	ldr	r3, [pc, #48]	; (80024a8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002476:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002478:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800247a:	3104      	adds	r1, #4

0800247c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800247c:	480b      	ldr	r0, [pc, #44]	; (80024ac <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800247e:	4b0c      	ldr	r3, [pc, #48]	; (80024b0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002480:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002482:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002484:	d3f6      	bcc.n	8002474 <CopyDataInit>
  ldr  r2, =_sbss
 8002486:	4a0b      	ldr	r2, [pc, #44]	; (80024b4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002488:	e002      	b.n	8002490 <LoopFillZerobss>

0800248a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800248a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800248c:	f842 3b04 	str.w	r3, [r2], #4

08002490 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002490:	4b09      	ldr	r3, [pc, #36]	; (80024b8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002492:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002494:	d3f9      	bcc.n	800248a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002496:	f7ff ffd3 	bl	8002440 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800249a:	f004 fec3 	bl	8007224 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800249e:	f7ff f8b3 	bl	8001608 <main>
  bx  lr    
 80024a2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80024a4:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80024a8:	0800b5f8 	.word	0x0800b5f8
  ldr  r0, =_sdata
 80024ac:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80024b0:	200001ec 	.word	0x200001ec
  ldr  r2, =_sbss
 80024b4:	200001f0 	.word	0x200001f0
  ldr  r3, = _ebss
 80024b8:	20000ed4 	.word	0x20000ed4

080024bc <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80024bc:	e7fe      	b.n	80024bc <CAN1_RX0_IRQHandler>
	...

080024c0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80024c4:	4b0e      	ldr	r3, [pc, #56]	; (8002500 <HAL_Init+0x40>)
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	4a0d      	ldr	r2, [pc, #52]	; (8002500 <HAL_Init+0x40>)
 80024ca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80024ce:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80024d0:	4b0b      	ldr	r3, [pc, #44]	; (8002500 <HAL_Init+0x40>)
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	4a0a      	ldr	r2, [pc, #40]	; (8002500 <HAL_Init+0x40>)
 80024d6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80024da:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80024dc:	4b08      	ldr	r3, [pc, #32]	; (8002500 <HAL_Init+0x40>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	4a07      	ldr	r2, [pc, #28]	; (8002500 <HAL_Init+0x40>)
 80024e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024e6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024e8:	2003      	movs	r0, #3
 80024ea:	f000 fddf 	bl	80030ac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80024ee:	2000      	movs	r0, #0
 80024f0:	f000 f808 	bl	8002504 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80024f4:	f7ff fc5c 	bl	8001db0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80024f8:	2300      	movs	r3, #0
}
 80024fa:	4618      	mov	r0, r3
 80024fc:	bd80      	pop	{r7, pc}
 80024fe:	bf00      	nop
 8002500:	40023c00 	.word	0x40023c00

08002504 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b082      	sub	sp, #8
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800250c:	4b12      	ldr	r3, [pc, #72]	; (8002558 <HAL_InitTick+0x54>)
 800250e:	681a      	ldr	r2, [r3, #0]
 8002510:	4b12      	ldr	r3, [pc, #72]	; (800255c <HAL_InitTick+0x58>)
 8002512:	781b      	ldrb	r3, [r3, #0]
 8002514:	4619      	mov	r1, r3
 8002516:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800251a:	fbb3 f3f1 	udiv	r3, r3, r1
 800251e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002522:	4618      	mov	r0, r3
 8002524:	f000 fdf7 	bl	8003116 <HAL_SYSTICK_Config>
 8002528:	4603      	mov	r3, r0
 800252a:	2b00      	cmp	r3, #0
 800252c:	d001      	beq.n	8002532 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800252e:	2301      	movs	r3, #1
 8002530:	e00e      	b.n	8002550 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	2b0f      	cmp	r3, #15
 8002536:	d80a      	bhi.n	800254e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002538:	2200      	movs	r2, #0
 800253a:	6879      	ldr	r1, [r7, #4]
 800253c:	f04f 30ff 	mov.w	r0, #4294967295
 8002540:	f000 fdbf 	bl	80030c2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002544:	4a06      	ldr	r2, [pc, #24]	; (8002560 <HAL_InitTick+0x5c>)
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800254a:	2300      	movs	r3, #0
 800254c:	e000      	b.n	8002550 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800254e:	2301      	movs	r3, #1
}
 8002550:	4618      	mov	r0, r3
 8002552:	3708      	adds	r7, #8
 8002554:	46bd      	mov	sp, r7
 8002556:	bd80      	pop	{r7, pc}
 8002558:	20000010 	.word	0x20000010
 800255c:	20000018 	.word	0x20000018
 8002560:	20000014 	.word	0x20000014

08002564 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002564:	b480      	push	{r7}
 8002566:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002568:	4b06      	ldr	r3, [pc, #24]	; (8002584 <HAL_IncTick+0x20>)
 800256a:	781b      	ldrb	r3, [r3, #0]
 800256c:	461a      	mov	r2, r3
 800256e:	4b06      	ldr	r3, [pc, #24]	; (8002588 <HAL_IncTick+0x24>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	4413      	add	r3, r2
 8002574:	4a04      	ldr	r2, [pc, #16]	; (8002588 <HAL_IncTick+0x24>)
 8002576:	6013      	str	r3, [r2, #0]
}
 8002578:	bf00      	nop
 800257a:	46bd      	mov	sp, r7
 800257c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002580:	4770      	bx	lr
 8002582:	bf00      	nop
 8002584:	20000018 	.word	0x20000018
 8002588:	20000ecc 	.word	0x20000ecc

0800258c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800258c:	b480      	push	{r7}
 800258e:	af00      	add	r7, sp, #0
  return uwTick;
 8002590:	4b03      	ldr	r3, [pc, #12]	; (80025a0 <HAL_GetTick+0x14>)
 8002592:	681b      	ldr	r3, [r3, #0]
}
 8002594:	4618      	mov	r0, r3
 8002596:	46bd      	mov	sp, r7
 8002598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259c:	4770      	bx	lr
 800259e:	bf00      	nop
 80025a0:	20000ecc 	.word	0x20000ecc

080025a4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	b084      	sub	sp, #16
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80025ac:	f7ff ffee 	bl	800258c <HAL_GetTick>
 80025b0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025bc:	d005      	beq.n	80025ca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80025be:	4b09      	ldr	r3, [pc, #36]	; (80025e4 <HAL_Delay+0x40>)
 80025c0:	781b      	ldrb	r3, [r3, #0]
 80025c2:	461a      	mov	r2, r3
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	4413      	add	r3, r2
 80025c8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80025ca:	bf00      	nop
 80025cc:	f7ff ffde 	bl	800258c <HAL_GetTick>
 80025d0:	4602      	mov	r2, r0
 80025d2:	68bb      	ldr	r3, [r7, #8]
 80025d4:	1ad3      	subs	r3, r2, r3
 80025d6:	68fa      	ldr	r2, [r7, #12]
 80025d8:	429a      	cmp	r2, r3
 80025da:	d8f7      	bhi.n	80025cc <HAL_Delay+0x28>
  {
  }
}
 80025dc:	bf00      	nop
 80025de:	3710      	adds	r7, #16
 80025e0:	46bd      	mov	sp, r7
 80025e2:	bd80      	pop	{r7, pc}
 80025e4:	20000018 	.word	0x20000018

080025e8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b084      	sub	sp, #16
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80025f0:	2300      	movs	r3, #0
 80025f2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d101      	bne.n	80025fe <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80025fa:	2301      	movs	r3, #1
 80025fc:	e033      	b.n	8002666 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002602:	2b00      	cmp	r3, #0
 8002604:	d109      	bne.n	800261a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002606:	6878      	ldr	r0, [r7, #4]
 8002608:	f7ff fbfa 	bl	8001e00 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	2200      	movs	r2, #0
 8002610:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	2200      	movs	r2, #0
 8002616:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800261e:	f003 0310 	and.w	r3, r3, #16
 8002622:	2b00      	cmp	r3, #0
 8002624:	d118      	bne.n	8002658 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800262a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800262e:	f023 0302 	bic.w	r3, r3, #2
 8002632:	f043 0202 	orr.w	r2, r3, #2
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800263a:	6878      	ldr	r0, [r7, #4]
 800263c:	f000 fb60 	bl	8002d00 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	2200      	movs	r2, #0
 8002644:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800264a:	f023 0303 	bic.w	r3, r3, #3
 800264e:	f043 0201 	orr.w	r2, r3, #1
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	641a      	str	r2, [r3, #64]	; 0x40
 8002656:	e001      	b.n	800265c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002658:	2301      	movs	r3, #1
 800265a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	2200      	movs	r2, #0
 8002660:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002664:	7bfb      	ldrb	r3, [r7, #15]
}
 8002666:	4618      	mov	r0, r3
 8002668:	3710      	adds	r7, #16
 800266a:	46bd      	mov	sp, r7
 800266c:	bd80      	pop	{r7, pc}
	...

08002670 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002670:	b480      	push	{r7}
 8002672:	b085      	sub	sp, #20
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002678:	2300      	movs	r3, #0
 800267a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002682:	2b01      	cmp	r3, #1
 8002684:	d101      	bne.n	800268a <HAL_ADC_Start+0x1a>
 8002686:	2302      	movs	r3, #2
 8002688:	e0a5      	b.n	80027d6 <HAL_ADC_Start+0x166>
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	2201      	movs	r2, #1
 800268e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	689b      	ldr	r3, [r3, #8]
 8002698:	f003 0301 	and.w	r3, r3, #1
 800269c:	2b01      	cmp	r3, #1
 800269e:	d018      	beq.n	80026d2 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	689a      	ldr	r2, [r3, #8]
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f042 0201 	orr.w	r2, r2, #1
 80026ae:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80026b0:	4b4c      	ldr	r3, [pc, #304]	; (80027e4 <HAL_ADC_Start+0x174>)
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	4a4c      	ldr	r2, [pc, #304]	; (80027e8 <HAL_ADC_Start+0x178>)
 80026b6:	fba2 2303 	umull	r2, r3, r2, r3
 80026ba:	0c9a      	lsrs	r2, r3, #18
 80026bc:	4613      	mov	r3, r2
 80026be:	005b      	lsls	r3, r3, #1
 80026c0:	4413      	add	r3, r2
 80026c2:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80026c4:	e002      	b.n	80026cc <HAL_ADC_Start+0x5c>
    {
      counter--;
 80026c6:	68bb      	ldr	r3, [r7, #8]
 80026c8:	3b01      	subs	r3, #1
 80026ca:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80026cc:	68bb      	ldr	r3, [r7, #8]
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d1f9      	bne.n	80026c6 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	689b      	ldr	r3, [r3, #8]
 80026d8:	f003 0301 	and.w	r3, r3, #1
 80026dc:	2b01      	cmp	r3, #1
 80026de:	d179      	bne.n	80027d4 <HAL_ADC_Start+0x164>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026e4:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80026e8:	f023 0301 	bic.w	r3, r3, #1
 80026ec:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	685b      	ldr	r3, [r3, #4]
 80026fa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d007      	beq.n	8002712 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002706:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800270a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002716:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800271a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800271e:	d106      	bne.n	800272e <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002724:	f023 0206 	bic.w	r2, r3, #6
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	645a      	str	r2, [r3, #68]	; 0x44
 800272c:	e002      	b.n	8002734 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	2200      	movs	r2, #0
 8002732:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2200      	movs	r2, #0
 8002738:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800273c:	4b2b      	ldr	r3, [pc, #172]	; (80027ec <HAL_ADC_Start+0x17c>)
 800273e:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002748:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	685b      	ldr	r3, [r3, #4]
 800274e:	f003 031f 	and.w	r3, r3, #31
 8002752:	2b00      	cmp	r3, #0
 8002754:	d12a      	bne.n	80027ac <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	4a25      	ldr	r2, [pc, #148]	; (80027f0 <HAL_ADC_Start+0x180>)
 800275c:	4293      	cmp	r3, r2
 800275e:	d015      	beq.n	800278c <HAL_ADC_Start+0x11c>
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	4a23      	ldr	r2, [pc, #140]	; (80027f4 <HAL_ADC_Start+0x184>)
 8002766:	4293      	cmp	r3, r2
 8002768:	d105      	bne.n	8002776 <HAL_ADC_Start+0x106>
 800276a:	4b20      	ldr	r3, [pc, #128]	; (80027ec <HAL_ADC_Start+0x17c>)
 800276c:	685b      	ldr	r3, [r3, #4]
 800276e:	f003 031f 	and.w	r3, r3, #31
 8002772:	2b00      	cmp	r3, #0
 8002774:	d00a      	beq.n	800278c <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	4a1f      	ldr	r2, [pc, #124]	; (80027f8 <HAL_ADC_Start+0x188>)
 800277c:	4293      	cmp	r3, r2
 800277e:	d129      	bne.n	80027d4 <HAL_ADC_Start+0x164>
 8002780:	4b1a      	ldr	r3, [pc, #104]	; (80027ec <HAL_ADC_Start+0x17c>)
 8002782:	685b      	ldr	r3, [r3, #4]
 8002784:	f003 031f 	and.w	r3, r3, #31
 8002788:	2b0f      	cmp	r3, #15
 800278a:	d823      	bhi.n	80027d4 <HAL_ADC_Start+0x164>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	689b      	ldr	r3, [r3, #8]
 8002792:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002796:	2b00      	cmp	r3, #0
 8002798:	d11c      	bne.n	80027d4 <HAL_ADC_Start+0x164>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	689a      	ldr	r2, [r3, #8]
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80027a8:	609a      	str	r2, [r3, #8]
 80027aa:	e013      	b.n	80027d4 <HAL_ADC_Start+0x164>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	4a0f      	ldr	r2, [pc, #60]	; (80027f0 <HAL_ADC_Start+0x180>)
 80027b2:	4293      	cmp	r3, r2
 80027b4:	d10e      	bne.n	80027d4 <HAL_ADC_Start+0x164>
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	689b      	ldr	r3, [r3, #8]
 80027bc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d107      	bne.n	80027d4 <HAL_ADC_Start+0x164>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	689a      	ldr	r2, [r3, #8]
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80027d2:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 80027d4:	2300      	movs	r3, #0
}
 80027d6:	4618      	mov	r0, r3
 80027d8:	3714      	adds	r7, #20
 80027da:	46bd      	mov	sp, r7
 80027dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e0:	4770      	bx	lr
 80027e2:	bf00      	nop
 80027e4:	20000010 	.word	0x20000010
 80027e8:	431bde83 	.word	0x431bde83
 80027ec:	40012300 	.word	0x40012300
 80027f0:	40012000 	.word	0x40012000
 80027f4:	40012100 	.word	0x40012100
 80027f8:	40012200 	.word	0x40012200

080027fc <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b084      	sub	sp, #16
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8002804:	2300      	movs	r3, #0
 8002806:	60fb      	str	r3, [r7, #12]
 8002808:	2300      	movs	r3, #0
 800280a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f003 0302 	and.w	r3, r3, #2
 8002816:	2b02      	cmp	r3, #2
 8002818:	bf0c      	ite	eq
 800281a:	2301      	moveq	r3, #1
 800281c:	2300      	movne	r3, #0
 800281e:	b2db      	uxtb	r3, r3
 8002820:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	685b      	ldr	r3, [r3, #4]
 8002828:	f003 0320 	and.w	r3, r3, #32
 800282c:	2b20      	cmp	r3, #32
 800282e:	bf0c      	ite	eq
 8002830:	2301      	moveq	r3, #1
 8002832:	2300      	movne	r3, #0
 8002834:	b2db      	uxtb	r3, r3
 8002836:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	2b00      	cmp	r3, #0
 800283c:	d049      	beq.n	80028d2 <HAL_ADC_IRQHandler+0xd6>
 800283e:	68bb      	ldr	r3, [r7, #8]
 8002840:	2b00      	cmp	r3, #0
 8002842:	d046      	beq.n	80028d2 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002848:	f003 0310 	and.w	r3, r3, #16
 800284c:	2b00      	cmp	r3, #0
 800284e:	d105      	bne.n	800285c <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002854:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	689b      	ldr	r3, [r3, #8]
 8002862:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002866:	2b00      	cmp	r3, #0
 8002868:	d12b      	bne.n	80028c2 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800286e:	2b00      	cmp	r3, #0
 8002870:	d127      	bne.n	80028c2 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002878:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800287c:	2b00      	cmp	r3, #0
 800287e:	d006      	beq.n	800288e <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	689b      	ldr	r3, [r3, #8]
 8002886:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800288a:	2b00      	cmp	r3, #0
 800288c:	d119      	bne.n	80028c2 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	685a      	ldr	r2, [r3, #4]
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f022 0220 	bic.w	r2, r2, #32
 800289c:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028a2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ae:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d105      	bne.n	80028c2 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ba:	f043 0201 	orr.w	r2, r3, #1
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80028c2:	6878      	ldr	r0, [r7, #4]
 80028c4:	f000 f8db 	bl	8002a7e <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f06f 0212 	mvn.w	r2, #18
 80028d0:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f003 0304 	and.w	r3, r3, #4
 80028dc:	2b04      	cmp	r3, #4
 80028de:	bf0c      	ite	eq
 80028e0:	2301      	moveq	r3, #1
 80028e2:	2300      	movne	r3, #0
 80028e4:	b2db      	uxtb	r3, r3
 80028e6:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	685b      	ldr	r3, [r3, #4]
 80028ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028f2:	2b80      	cmp	r3, #128	; 0x80
 80028f4:	bf0c      	ite	eq
 80028f6:	2301      	moveq	r3, #1
 80028f8:	2300      	movne	r3, #0
 80028fa:	b2db      	uxtb	r3, r3
 80028fc:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	2b00      	cmp	r3, #0
 8002902:	d057      	beq.n	80029b4 <HAL_ADC_IRQHandler+0x1b8>
 8002904:	68bb      	ldr	r3, [r7, #8]
 8002906:	2b00      	cmp	r3, #0
 8002908:	d054      	beq.n	80029b4 <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800290e:	f003 0310 	and.w	r3, r3, #16
 8002912:	2b00      	cmp	r3, #0
 8002914:	d105      	bne.n	8002922 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800291a:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	689b      	ldr	r3, [r3, #8]
 8002928:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800292c:	2b00      	cmp	r3, #0
 800292e:	d139      	bne.n	80029a4 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002936:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800293a:	2b00      	cmp	r3, #0
 800293c:	d006      	beq.n	800294c <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	689b      	ldr	r3, [r3, #8]
 8002944:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002948:	2b00      	cmp	r3, #0
 800294a:	d12b      	bne.n	80029a4 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	685b      	ldr	r3, [r3, #4]
 8002952:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8002956:	2b00      	cmp	r3, #0
 8002958:	d124      	bne.n	80029a4 <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	689b      	ldr	r3, [r3, #8]
 8002960:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002964:	2b00      	cmp	r3, #0
 8002966:	d11d      	bne.n	80029a4 <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800296c:	2b00      	cmp	r3, #0
 800296e:	d119      	bne.n	80029a4 <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	685a      	ldr	r2, [r3, #4]
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800297e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002984:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002990:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002994:	2b00      	cmp	r3, #0
 8002996:	d105      	bne.n	80029a4 <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800299c:	f043 0201 	orr.w	r2, r3, #1
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80029a4:	6878      	ldr	r0, [r7, #4]
 80029a6:	f000 faa7 	bl	8002ef8 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f06f 020c 	mvn.w	r2, #12
 80029b2:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f003 0301 	and.w	r3, r3, #1
 80029be:	2b01      	cmp	r3, #1
 80029c0:	bf0c      	ite	eq
 80029c2:	2301      	moveq	r3, #1
 80029c4:	2300      	movne	r3, #0
 80029c6:	b2db      	uxtb	r3, r3
 80029c8:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	685b      	ldr	r3, [r3, #4]
 80029d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029d4:	2b40      	cmp	r3, #64	; 0x40
 80029d6:	bf0c      	ite	eq
 80029d8:	2301      	moveq	r3, #1
 80029da:	2300      	movne	r3, #0
 80029dc:	b2db      	uxtb	r3, r3
 80029de:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d017      	beq.n	8002a16 <HAL_ADC_IRQHandler+0x21a>
 80029e6:	68bb      	ldr	r3, [r7, #8]
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d014      	beq.n	8002a16 <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	f003 0301 	and.w	r3, r3, #1
 80029f6:	2b01      	cmp	r3, #1
 80029f8:	d10d      	bne.n	8002a16 <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029fe:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002a06:	6878      	ldr	r0, [r7, #4]
 8002a08:	f000 f843 	bl	8002a92 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f06f 0201 	mvn.w	r2, #1
 8002a14:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	f003 0320 	and.w	r3, r3, #32
 8002a20:	2b20      	cmp	r3, #32
 8002a22:	bf0c      	ite	eq
 8002a24:	2301      	moveq	r3, #1
 8002a26:	2300      	movne	r3, #0
 8002a28:	b2db      	uxtb	r3, r3
 8002a2a:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	685b      	ldr	r3, [r3, #4]
 8002a32:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002a36:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002a3a:	bf0c      	ite	eq
 8002a3c:	2301      	moveq	r3, #1
 8002a3e:	2300      	movne	r3, #0
 8002a40:	b2db      	uxtb	r3, r3
 8002a42:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d015      	beq.n	8002a76 <HAL_ADC_IRQHandler+0x27a>
 8002a4a:	68bb      	ldr	r3, [r7, #8]
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d012      	beq.n	8002a76 <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a54:	f043 0202 	orr.w	r2, r3, #2
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f06f 0220 	mvn.w	r2, #32
 8002a64:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002a66:	6878      	ldr	r0, [r7, #4]
 8002a68:	f000 f81d 	bl	8002aa6 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f06f 0220 	mvn.w	r2, #32
 8002a74:	601a      	str	r2, [r3, #0]
  }
}
 8002a76:	bf00      	nop
 8002a78:	3710      	adds	r7, #16
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	bd80      	pop	{r7, pc}

08002a7e <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002a7e:	b480      	push	{r7}
 8002a80:	b083      	sub	sp, #12
 8002a82:	af00      	add	r7, sp, #0
 8002a84:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8002a86:	bf00      	nop
 8002a88:	370c      	adds	r7, #12
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a90:	4770      	bx	lr

08002a92 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002a92:	b480      	push	{r7}
 8002a94:	b083      	sub	sp, #12
 8002a96:	af00      	add	r7, sp, #0
 8002a98:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8002a9a:	bf00      	nop
 8002a9c:	370c      	adds	r7, #12
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa4:	4770      	bx	lr

08002aa6 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002aa6:	b480      	push	{r7}
 8002aa8:	b083      	sub	sp, #12
 8002aaa:	af00      	add	r7, sp, #0
 8002aac:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002aae:	bf00      	nop
 8002ab0:	370c      	adds	r7, #12
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab8:	4770      	bx	lr
	...

08002abc <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002abc:	b480      	push	{r7}
 8002abe:	b085      	sub	sp, #20
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
 8002ac4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ad0:	2b01      	cmp	r3, #1
 8002ad2:	d101      	bne.n	8002ad8 <HAL_ADC_ConfigChannel+0x1c>
 8002ad4:	2302      	movs	r3, #2
 8002ad6:	e105      	b.n	8002ce4 <HAL_ADC_ConfigChannel+0x228>
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	2201      	movs	r2, #1
 8002adc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002ae0:	683b      	ldr	r3, [r7, #0]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	2b09      	cmp	r3, #9
 8002ae6:	d925      	bls.n	8002b34 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	68d9      	ldr	r1, [r3, #12]
 8002aee:	683b      	ldr	r3, [r7, #0]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	b29b      	uxth	r3, r3
 8002af4:	461a      	mov	r2, r3
 8002af6:	4613      	mov	r3, r2
 8002af8:	005b      	lsls	r3, r3, #1
 8002afa:	4413      	add	r3, r2
 8002afc:	3b1e      	subs	r3, #30
 8002afe:	2207      	movs	r2, #7
 8002b00:	fa02 f303 	lsl.w	r3, r2, r3
 8002b04:	43da      	mvns	r2, r3
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	400a      	ands	r2, r1
 8002b0c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	68d9      	ldr	r1, [r3, #12]
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	689a      	ldr	r2, [r3, #8]
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	b29b      	uxth	r3, r3
 8002b1e:	4618      	mov	r0, r3
 8002b20:	4603      	mov	r3, r0
 8002b22:	005b      	lsls	r3, r3, #1
 8002b24:	4403      	add	r3, r0
 8002b26:	3b1e      	subs	r3, #30
 8002b28:	409a      	lsls	r2, r3
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	430a      	orrs	r2, r1
 8002b30:	60da      	str	r2, [r3, #12]
 8002b32:	e022      	b.n	8002b7a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	6919      	ldr	r1, [r3, #16]
 8002b3a:	683b      	ldr	r3, [r7, #0]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	b29b      	uxth	r3, r3
 8002b40:	461a      	mov	r2, r3
 8002b42:	4613      	mov	r3, r2
 8002b44:	005b      	lsls	r3, r3, #1
 8002b46:	4413      	add	r3, r2
 8002b48:	2207      	movs	r2, #7
 8002b4a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b4e:	43da      	mvns	r2, r3
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	400a      	ands	r2, r1
 8002b56:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	6919      	ldr	r1, [r3, #16]
 8002b5e:	683b      	ldr	r3, [r7, #0]
 8002b60:	689a      	ldr	r2, [r3, #8]
 8002b62:	683b      	ldr	r3, [r7, #0]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	b29b      	uxth	r3, r3
 8002b68:	4618      	mov	r0, r3
 8002b6a:	4603      	mov	r3, r0
 8002b6c:	005b      	lsls	r3, r3, #1
 8002b6e:	4403      	add	r3, r0
 8002b70:	409a      	lsls	r2, r3
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	430a      	orrs	r2, r1
 8002b78:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002b7a:	683b      	ldr	r3, [r7, #0]
 8002b7c:	685b      	ldr	r3, [r3, #4]
 8002b7e:	2b06      	cmp	r3, #6
 8002b80:	d824      	bhi.n	8002bcc <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	685a      	ldr	r2, [r3, #4]
 8002b8c:	4613      	mov	r3, r2
 8002b8e:	009b      	lsls	r3, r3, #2
 8002b90:	4413      	add	r3, r2
 8002b92:	3b05      	subs	r3, #5
 8002b94:	221f      	movs	r2, #31
 8002b96:	fa02 f303 	lsl.w	r3, r2, r3
 8002b9a:	43da      	mvns	r2, r3
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	400a      	ands	r2, r1
 8002ba2:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002baa:	683b      	ldr	r3, [r7, #0]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	b29b      	uxth	r3, r3
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	683b      	ldr	r3, [r7, #0]
 8002bb4:	685a      	ldr	r2, [r3, #4]
 8002bb6:	4613      	mov	r3, r2
 8002bb8:	009b      	lsls	r3, r3, #2
 8002bba:	4413      	add	r3, r2
 8002bbc:	3b05      	subs	r3, #5
 8002bbe:	fa00 f203 	lsl.w	r2, r0, r3
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	430a      	orrs	r2, r1
 8002bc8:	635a      	str	r2, [r3, #52]	; 0x34
 8002bca:	e04c      	b.n	8002c66 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002bcc:	683b      	ldr	r3, [r7, #0]
 8002bce:	685b      	ldr	r3, [r3, #4]
 8002bd0:	2b0c      	cmp	r3, #12
 8002bd2:	d824      	bhi.n	8002c1e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	685a      	ldr	r2, [r3, #4]
 8002bde:	4613      	mov	r3, r2
 8002be0:	009b      	lsls	r3, r3, #2
 8002be2:	4413      	add	r3, r2
 8002be4:	3b23      	subs	r3, #35	; 0x23
 8002be6:	221f      	movs	r2, #31
 8002be8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bec:	43da      	mvns	r2, r3
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	400a      	ands	r2, r1
 8002bf4:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002bfc:	683b      	ldr	r3, [r7, #0]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	b29b      	uxth	r3, r3
 8002c02:	4618      	mov	r0, r3
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	685a      	ldr	r2, [r3, #4]
 8002c08:	4613      	mov	r3, r2
 8002c0a:	009b      	lsls	r3, r3, #2
 8002c0c:	4413      	add	r3, r2
 8002c0e:	3b23      	subs	r3, #35	; 0x23
 8002c10:	fa00 f203 	lsl.w	r2, r0, r3
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	430a      	orrs	r2, r1
 8002c1a:	631a      	str	r2, [r3, #48]	; 0x30
 8002c1c:	e023      	b.n	8002c66 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	685a      	ldr	r2, [r3, #4]
 8002c28:	4613      	mov	r3, r2
 8002c2a:	009b      	lsls	r3, r3, #2
 8002c2c:	4413      	add	r3, r2
 8002c2e:	3b41      	subs	r3, #65	; 0x41
 8002c30:	221f      	movs	r2, #31
 8002c32:	fa02 f303 	lsl.w	r3, r2, r3
 8002c36:	43da      	mvns	r2, r3
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	400a      	ands	r2, r1
 8002c3e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002c46:	683b      	ldr	r3, [r7, #0]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	b29b      	uxth	r3, r3
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	683b      	ldr	r3, [r7, #0]
 8002c50:	685a      	ldr	r2, [r3, #4]
 8002c52:	4613      	mov	r3, r2
 8002c54:	009b      	lsls	r3, r3, #2
 8002c56:	4413      	add	r3, r2
 8002c58:	3b41      	subs	r3, #65	; 0x41
 8002c5a:	fa00 f203 	lsl.w	r2, r0, r3
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	430a      	orrs	r2, r1
 8002c64:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002c66:	4b22      	ldr	r3, [pc, #136]	; (8002cf0 <HAL_ADC_ConfigChannel+0x234>)
 8002c68:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	4a21      	ldr	r2, [pc, #132]	; (8002cf4 <HAL_ADC_ConfigChannel+0x238>)
 8002c70:	4293      	cmp	r3, r2
 8002c72:	d109      	bne.n	8002c88 <HAL_ADC_ConfigChannel+0x1cc>
 8002c74:	683b      	ldr	r3, [r7, #0]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	2b12      	cmp	r3, #18
 8002c7a:	d105      	bne.n	8002c88 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	685b      	ldr	r3, [r3, #4]
 8002c80:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	4a19      	ldr	r2, [pc, #100]	; (8002cf4 <HAL_ADC_ConfigChannel+0x238>)
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	d123      	bne.n	8002cda <HAL_ADC_ConfigChannel+0x21e>
 8002c92:	683b      	ldr	r3, [r7, #0]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	2b10      	cmp	r3, #16
 8002c98:	d003      	beq.n	8002ca2 <HAL_ADC_ConfigChannel+0x1e6>
 8002c9a:	683b      	ldr	r3, [r7, #0]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	2b11      	cmp	r3, #17
 8002ca0:	d11b      	bne.n	8002cda <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	685b      	ldr	r3, [r3, #4]
 8002ca6:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8002cae:	683b      	ldr	r3, [r7, #0]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	2b10      	cmp	r3, #16
 8002cb4:	d111      	bne.n	8002cda <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002cb6:	4b10      	ldr	r3, [pc, #64]	; (8002cf8 <HAL_ADC_ConfigChannel+0x23c>)
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	4a10      	ldr	r2, [pc, #64]	; (8002cfc <HAL_ADC_ConfigChannel+0x240>)
 8002cbc:	fba2 2303 	umull	r2, r3, r2, r3
 8002cc0:	0c9a      	lsrs	r2, r3, #18
 8002cc2:	4613      	mov	r3, r2
 8002cc4:	009b      	lsls	r3, r3, #2
 8002cc6:	4413      	add	r3, r2
 8002cc8:	005b      	lsls	r3, r3, #1
 8002cca:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002ccc:	e002      	b.n	8002cd4 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002cce:	68bb      	ldr	r3, [r7, #8]
 8002cd0:	3b01      	subs	r3, #1
 8002cd2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002cd4:	68bb      	ldr	r3, [r7, #8]
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d1f9      	bne.n	8002cce <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	2200      	movs	r2, #0
 8002cde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002ce2:	2300      	movs	r3, #0
}
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	3714      	adds	r7, #20
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cee:	4770      	bx	lr
 8002cf0:	40012300 	.word	0x40012300
 8002cf4:	40012000 	.word	0x40012000
 8002cf8:	20000010 	.word	0x20000010
 8002cfc:	431bde83 	.word	0x431bde83

08002d00 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002d00:	b480      	push	{r7}
 8002d02:	b085      	sub	sp, #20
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002d08:	4b79      	ldr	r3, [pc, #484]	; (8002ef0 <ADC_Init+0x1f0>)
 8002d0a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	685b      	ldr	r3, [r3, #4]
 8002d10:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	685a      	ldr	r2, [r3, #4]
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	685b      	ldr	r3, [r3, #4]
 8002d20:	431a      	orrs	r2, r3
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	685a      	ldr	r2, [r3, #4]
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002d34:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	6859      	ldr	r1, [r3, #4]
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	691b      	ldr	r3, [r3, #16]
 8002d40:	021a      	lsls	r2, r3, #8
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	430a      	orrs	r2, r1
 8002d48:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	685a      	ldr	r2, [r3, #4]
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002d58:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	6859      	ldr	r1, [r3, #4]
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	689a      	ldr	r2, [r3, #8]
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	430a      	orrs	r2, r1
 8002d6a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	689a      	ldr	r2, [r3, #8]
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002d7a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	6899      	ldr	r1, [r3, #8]
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	68da      	ldr	r2, [r3, #12]
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	430a      	orrs	r2, r1
 8002d8c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d92:	4a58      	ldr	r2, [pc, #352]	; (8002ef4 <ADC_Init+0x1f4>)
 8002d94:	4293      	cmp	r3, r2
 8002d96:	d022      	beq.n	8002dde <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	689a      	ldr	r2, [r3, #8]
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002da6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	6899      	ldr	r1, [r3, #8]
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	430a      	orrs	r2, r1
 8002db8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	689a      	ldr	r2, [r3, #8]
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002dc8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	6899      	ldr	r1, [r3, #8]
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	430a      	orrs	r2, r1
 8002dda:	609a      	str	r2, [r3, #8]
 8002ddc:	e00f      	b.n	8002dfe <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	689a      	ldr	r2, [r3, #8]
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002dec:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	689a      	ldr	r2, [r3, #8]
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002dfc:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	689a      	ldr	r2, [r3, #8]
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f022 0202 	bic.w	r2, r2, #2
 8002e0c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	6899      	ldr	r1, [r3, #8]
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	7e1b      	ldrb	r3, [r3, #24]
 8002e18:	005a      	lsls	r2, r3, #1
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	430a      	orrs	r2, r1
 8002e20:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d01b      	beq.n	8002e64 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	685a      	ldr	r2, [r3, #4]
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002e3a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	685a      	ldr	r2, [r3, #4]
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002e4a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	6859      	ldr	r1, [r3, #4]
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e56:	3b01      	subs	r3, #1
 8002e58:	035a      	lsls	r2, r3, #13
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	430a      	orrs	r2, r1
 8002e60:	605a      	str	r2, [r3, #4]
 8002e62:	e007      	b.n	8002e74 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	685a      	ldr	r2, [r3, #4]
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002e72:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002e82:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	69db      	ldr	r3, [r3, #28]
 8002e8e:	3b01      	subs	r3, #1
 8002e90:	051a      	lsls	r2, r3, #20
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	430a      	orrs	r2, r1
 8002e98:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	689a      	ldr	r2, [r3, #8]
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002ea8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	6899      	ldr	r1, [r3, #8]
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002eb6:	025a      	lsls	r2, r3, #9
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	430a      	orrs	r2, r1
 8002ebe:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	689a      	ldr	r2, [r3, #8]
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002ece:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	6899      	ldr	r1, [r3, #8]
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	695b      	ldr	r3, [r3, #20]
 8002eda:	029a      	lsls	r2, r3, #10
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	430a      	orrs	r2, r1
 8002ee2:	609a      	str	r2, [r3, #8]
}
 8002ee4:	bf00      	nop
 8002ee6:	3714      	adds	r7, #20
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eee:	4770      	bx	lr
 8002ef0:	40012300 	.word	0x40012300
 8002ef4:	0f000001 	.word	0x0f000001

08002ef8 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002ef8:	b480      	push	{r7}
 8002efa:	b083      	sub	sp, #12
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8002f00:	bf00      	nop
 8002f02:	370c      	adds	r7, #12
 8002f04:	46bd      	mov	sp, r7
 8002f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0a:	4770      	bx	lr

08002f0c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f0c:	b480      	push	{r7}
 8002f0e:	b085      	sub	sp, #20
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	f003 0307 	and.w	r3, r3, #7
 8002f1a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f1c:	4b0c      	ldr	r3, [pc, #48]	; (8002f50 <__NVIC_SetPriorityGrouping+0x44>)
 8002f1e:	68db      	ldr	r3, [r3, #12]
 8002f20:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f22:	68ba      	ldr	r2, [r7, #8]
 8002f24:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002f28:	4013      	ands	r3, r2
 8002f2a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f30:	68bb      	ldr	r3, [r7, #8]
 8002f32:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002f34:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002f38:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002f3c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002f3e:	4a04      	ldr	r2, [pc, #16]	; (8002f50 <__NVIC_SetPriorityGrouping+0x44>)
 8002f40:	68bb      	ldr	r3, [r7, #8]
 8002f42:	60d3      	str	r3, [r2, #12]
}
 8002f44:	bf00      	nop
 8002f46:	3714      	adds	r7, #20
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4e:	4770      	bx	lr
 8002f50:	e000ed00 	.word	0xe000ed00

08002f54 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002f54:	b480      	push	{r7}
 8002f56:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f58:	4b04      	ldr	r3, [pc, #16]	; (8002f6c <__NVIC_GetPriorityGrouping+0x18>)
 8002f5a:	68db      	ldr	r3, [r3, #12]
 8002f5c:	0a1b      	lsrs	r3, r3, #8
 8002f5e:	f003 0307 	and.w	r3, r3, #7
}
 8002f62:	4618      	mov	r0, r3
 8002f64:	46bd      	mov	sp, r7
 8002f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6a:	4770      	bx	lr
 8002f6c:	e000ed00 	.word	0xe000ed00

08002f70 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f70:	b480      	push	{r7}
 8002f72:	b083      	sub	sp, #12
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	4603      	mov	r3, r0
 8002f78:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	db0b      	blt.n	8002f9a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f82:	79fb      	ldrb	r3, [r7, #7]
 8002f84:	f003 021f 	and.w	r2, r3, #31
 8002f88:	4907      	ldr	r1, [pc, #28]	; (8002fa8 <__NVIC_EnableIRQ+0x38>)
 8002f8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f8e:	095b      	lsrs	r3, r3, #5
 8002f90:	2001      	movs	r0, #1
 8002f92:	fa00 f202 	lsl.w	r2, r0, r2
 8002f96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002f9a:	bf00      	nop
 8002f9c:	370c      	adds	r7, #12
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa4:	4770      	bx	lr
 8002fa6:	bf00      	nop
 8002fa8:	e000e100 	.word	0xe000e100

08002fac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002fac:	b480      	push	{r7}
 8002fae:	b083      	sub	sp, #12
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	4603      	mov	r3, r0
 8002fb4:	6039      	str	r1, [r7, #0]
 8002fb6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002fb8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	db0a      	blt.n	8002fd6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fc0:	683b      	ldr	r3, [r7, #0]
 8002fc2:	b2da      	uxtb	r2, r3
 8002fc4:	490c      	ldr	r1, [pc, #48]	; (8002ff8 <__NVIC_SetPriority+0x4c>)
 8002fc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fca:	0112      	lsls	r2, r2, #4
 8002fcc:	b2d2      	uxtb	r2, r2
 8002fce:	440b      	add	r3, r1
 8002fd0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002fd4:	e00a      	b.n	8002fec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fd6:	683b      	ldr	r3, [r7, #0]
 8002fd8:	b2da      	uxtb	r2, r3
 8002fda:	4908      	ldr	r1, [pc, #32]	; (8002ffc <__NVIC_SetPriority+0x50>)
 8002fdc:	79fb      	ldrb	r3, [r7, #7]
 8002fde:	f003 030f 	and.w	r3, r3, #15
 8002fe2:	3b04      	subs	r3, #4
 8002fe4:	0112      	lsls	r2, r2, #4
 8002fe6:	b2d2      	uxtb	r2, r2
 8002fe8:	440b      	add	r3, r1
 8002fea:	761a      	strb	r2, [r3, #24]
}
 8002fec:	bf00      	nop
 8002fee:	370c      	adds	r7, #12
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff6:	4770      	bx	lr
 8002ff8:	e000e100 	.word	0xe000e100
 8002ffc:	e000ed00 	.word	0xe000ed00

08003000 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003000:	b480      	push	{r7}
 8003002:	b089      	sub	sp, #36	; 0x24
 8003004:	af00      	add	r7, sp, #0
 8003006:	60f8      	str	r0, [r7, #12]
 8003008:	60b9      	str	r1, [r7, #8]
 800300a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	f003 0307 	and.w	r3, r3, #7
 8003012:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003014:	69fb      	ldr	r3, [r7, #28]
 8003016:	f1c3 0307 	rsb	r3, r3, #7
 800301a:	2b04      	cmp	r3, #4
 800301c:	bf28      	it	cs
 800301e:	2304      	movcs	r3, #4
 8003020:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003022:	69fb      	ldr	r3, [r7, #28]
 8003024:	3304      	adds	r3, #4
 8003026:	2b06      	cmp	r3, #6
 8003028:	d902      	bls.n	8003030 <NVIC_EncodePriority+0x30>
 800302a:	69fb      	ldr	r3, [r7, #28]
 800302c:	3b03      	subs	r3, #3
 800302e:	e000      	b.n	8003032 <NVIC_EncodePriority+0x32>
 8003030:	2300      	movs	r3, #0
 8003032:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003034:	f04f 32ff 	mov.w	r2, #4294967295
 8003038:	69bb      	ldr	r3, [r7, #24]
 800303a:	fa02 f303 	lsl.w	r3, r2, r3
 800303e:	43da      	mvns	r2, r3
 8003040:	68bb      	ldr	r3, [r7, #8]
 8003042:	401a      	ands	r2, r3
 8003044:	697b      	ldr	r3, [r7, #20]
 8003046:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003048:	f04f 31ff 	mov.w	r1, #4294967295
 800304c:	697b      	ldr	r3, [r7, #20]
 800304e:	fa01 f303 	lsl.w	r3, r1, r3
 8003052:	43d9      	mvns	r1, r3
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003058:	4313      	orrs	r3, r2
         );
}
 800305a:	4618      	mov	r0, r3
 800305c:	3724      	adds	r7, #36	; 0x24
 800305e:	46bd      	mov	sp, r7
 8003060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003064:	4770      	bx	lr
	...

08003068 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	b082      	sub	sp, #8
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	3b01      	subs	r3, #1
 8003074:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003078:	d301      	bcc.n	800307e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800307a:	2301      	movs	r3, #1
 800307c:	e00f      	b.n	800309e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800307e:	4a0a      	ldr	r2, [pc, #40]	; (80030a8 <SysTick_Config+0x40>)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	3b01      	subs	r3, #1
 8003084:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003086:	210f      	movs	r1, #15
 8003088:	f04f 30ff 	mov.w	r0, #4294967295
 800308c:	f7ff ff8e 	bl	8002fac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003090:	4b05      	ldr	r3, [pc, #20]	; (80030a8 <SysTick_Config+0x40>)
 8003092:	2200      	movs	r2, #0
 8003094:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003096:	4b04      	ldr	r3, [pc, #16]	; (80030a8 <SysTick_Config+0x40>)
 8003098:	2207      	movs	r2, #7
 800309a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800309c:	2300      	movs	r3, #0
}
 800309e:	4618      	mov	r0, r3
 80030a0:	3708      	adds	r7, #8
 80030a2:	46bd      	mov	sp, r7
 80030a4:	bd80      	pop	{r7, pc}
 80030a6:	bf00      	nop
 80030a8:	e000e010 	.word	0xe000e010

080030ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b082      	sub	sp, #8
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80030b4:	6878      	ldr	r0, [r7, #4]
 80030b6:	f7ff ff29 	bl	8002f0c <__NVIC_SetPriorityGrouping>
}
 80030ba:	bf00      	nop
 80030bc:	3708      	adds	r7, #8
 80030be:	46bd      	mov	sp, r7
 80030c0:	bd80      	pop	{r7, pc}

080030c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80030c2:	b580      	push	{r7, lr}
 80030c4:	b086      	sub	sp, #24
 80030c6:	af00      	add	r7, sp, #0
 80030c8:	4603      	mov	r3, r0
 80030ca:	60b9      	str	r1, [r7, #8]
 80030cc:	607a      	str	r2, [r7, #4]
 80030ce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80030d0:	2300      	movs	r3, #0
 80030d2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80030d4:	f7ff ff3e 	bl	8002f54 <__NVIC_GetPriorityGrouping>
 80030d8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80030da:	687a      	ldr	r2, [r7, #4]
 80030dc:	68b9      	ldr	r1, [r7, #8]
 80030de:	6978      	ldr	r0, [r7, #20]
 80030e0:	f7ff ff8e 	bl	8003000 <NVIC_EncodePriority>
 80030e4:	4602      	mov	r2, r0
 80030e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80030ea:	4611      	mov	r1, r2
 80030ec:	4618      	mov	r0, r3
 80030ee:	f7ff ff5d 	bl	8002fac <__NVIC_SetPriority>
}
 80030f2:	bf00      	nop
 80030f4:	3718      	adds	r7, #24
 80030f6:	46bd      	mov	sp, r7
 80030f8:	bd80      	pop	{r7, pc}

080030fa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030fa:	b580      	push	{r7, lr}
 80030fc:	b082      	sub	sp, #8
 80030fe:	af00      	add	r7, sp, #0
 8003100:	4603      	mov	r3, r0
 8003102:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003104:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003108:	4618      	mov	r0, r3
 800310a:	f7ff ff31 	bl	8002f70 <__NVIC_EnableIRQ>
}
 800310e:	bf00      	nop
 8003110:	3708      	adds	r7, #8
 8003112:	46bd      	mov	sp, r7
 8003114:	bd80      	pop	{r7, pc}

08003116 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003116:	b580      	push	{r7, lr}
 8003118:	b082      	sub	sp, #8
 800311a:	af00      	add	r7, sp, #0
 800311c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800311e:	6878      	ldr	r0, [r7, #4]
 8003120:	f7ff ffa2 	bl	8003068 <SysTick_Config>
 8003124:	4603      	mov	r3, r0
}
 8003126:	4618      	mov	r0, r3
 8003128:	3708      	adds	r7, #8
 800312a:	46bd      	mov	sp, r7
 800312c:	bd80      	pop	{r7, pc}
	...

08003130 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003130:	b580      	push	{r7, lr}
 8003132:	b086      	sub	sp, #24
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003138:	2300      	movs	r3, #0
 800313a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800313c:	f7ff fa26 	bl	800258c <HAL_GetTick>
 8003140:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	2b00      	cmp	r3, #0
 8003146:	d101      	bne.n	800314c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003148:	2301      	movs	r3, #1
 800314a:	e099      	b.n	8003280 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	2200      	movs	r2, #0
 8003150:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	2202      	movs	r2, #2
 8003158:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	681a      	ldr	r2, [r3, #0]
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f022 0201 	bic.w	r2, r2, #1
 800316a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800316c:	e00f      	b.n	800318e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800316e:	f7ff fa0d 	bl	800258c <HAL_GetTick>
 8003172:	4602      	mov	r2, r0
 8003174:	693b      	ldr	r3, [r7, #16]
 8003176:	1ad3      	subs	r3, r2, r3
 8003178:	2b05      	cmp	r3, #5
 800317a:	d908      	bls.n	800318e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2220      	movs	r2, #32
 8003180:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	2203      	movs	r2, #3
 8003186:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800318a:	2303      	movs	r3, #3
 800318c:	e078      	b.n	8003280 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f003 0301 	and.w	r3, r3, #1
 8003198:	2b00      	cmp	r3, #0
 800319a:	d1e8      	bne.n	800316e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80031a4:	697a      	ldr	r2, [r7, #20]
 80031a6:	4b38      	ldr	r3, [pc, #224]	; (8003288 <HAL_DMA_Init+0x158>)
 80031a8:	4013      	ands	r3, r2
 80031aa:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	685a      	ldr	r2, [r3, #4]
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	689b      	ldr	r3, [r3, #8]
 80031b4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80031ba:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	691b      	ldr	r3, [r3, #16]
 80031c0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80031c6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	699b      	ldr	r3, [r3, #24]
 80031cc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80031d2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	6a1b      	ldr	r3, [r3, #32]
 80031d8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80031da:	697a      	ldr	r2, [r7, #20]
 80031dc:	4313      	orrs	r3, r2
 80031de:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031e4:	2b04      	cmp	r3, #4
 80031e6:	d107      	bne.n	80031f8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031f0:	4313      	orrs	r3, r2
 80031f2:	697a      	ldr	r2, [r7, #20]
 80031f4:	4313      	orrs	r3, r2
 80031f6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	697a      	ldr	r2, [r7, #20]
 80031fe:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	695b      	ldr	r3, [r3, #20]
 8003206:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003208:	697b      	ldr	r3, [r7, #20]
 800320a:	f023 0307 	bic.w	r3, r3, #7
 800320e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003214:	697a      	ldr	r2, [r7, #20]
 8003216:	4313      	orrs	r3, r2
 8003218:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800321e:	2b04      	cmp	r3, #4
 8003220:	d117      	bne.n	8003252 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003226:	697a      	ldr	r2, [r7, #20]
 8003228:	4313      	orrs	r3, r2
 800322a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003230:	2b00      	cmp	r3, #0
 8003232:	d00e      	beq.n	8003252 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003234:	6878      	ldr	r0, [r7, #4]
 8003236:	f000 fa91 	bl	800375c <DMA_CheckFifoParam>
 800323a:	4603      	mov	r3, r0
 800323c:	2b00      	cmp	r3, #0
 800323e:	d008      	beq.n	8003252 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2240      	movs	r2, #64	; 0x40
 8003244:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	2201      	movs	r2, #1
 800324a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800324e:	2301      	movs	r3, #1
 8003250:	e016      	b.n	8003280 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	697a      	ldr	r2, [r7, #20]
 8003258:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800325a:	6878      	ldr	r0, [r7, #4]
 800325c:	f000 fa48 	bl	80036f0 <DMA_CalcBaseAndBitshift>
 8003260:	4603      	mov	r3, r0
 8003262:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003268:	223f      	movs	r2, #63	; 0x3f
 800326a:	409a      	lsls	r2, r3
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2200      	movs	r2, #0
 8003274:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	2201      	movs	r2, #1
 800327a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800327e:	2300      	movs	r3, #0
}
 8003280:	4618      	mov	r0, r3
 8003282:	3718      	adds	r7, #24
 8003284:	46bd      	mov	sp, r7
 8003286:	bd80      	pop	{r7, pc}
 8003288:	f010803f 	.word	0xf010803f

0800328c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800328c:	b580      	push	{r7, lr}
 800328e:	b086      	sub	sp, #24
 8003290:	af00      	add	r7, sp, #0
 8003292:	60f8      	str	r0, [r7, #12]
 8003294:	60b9      	str	r1, [r7, #8]
 8003296:	607a      	str	r2, [r7, #4]
 8003298:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800329a:	2300      	movs	r3, #0
 800329c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032a2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80032aa:	2b01      	cmp	r3, #1
 80032ac:	d101      	bne.n	80032b2 <HAL_DMA_Start_IT+0x26>
 80032ae:	2302      	movs	r3, #2
 80032b0:	e040      	b.n	8003334 <HAL_DMA_Start_IT+0xa8>
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	2201      	movs	r2, #1
 80032b6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80032c0:	b2db      	uxtb	r3, r3
 80032c2:	2b01      	cmp	r3, #1
 80032c4:	d12f      	bne.n	8003326 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	2202      	movs	r2, #2
 80032ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	2200      	movs	r2, #0
 80032d2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80032d4:	683b      	ldr	r3, [r7, #0]
 80032d6:	687a      	ldr	r2, [r7, #4]
 80032d8:	68b9      	ldr	r1, [r7, #8]
 80032da:	68f8      	ldr	r0, [r7, #12]
 80032dc:	f000 f9da 	bl	8003694 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032e4:	223f      	movs	r2, #63	; 0x3f
 80032e6:	409a      	lsls	r2, r3
 80032e8:	693b      	ldr	r3, [r7, #16]
 80032ea:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	681a      	ldr	r2, [r3, #0]
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f042 0216 	orr.w	r2, r2, #22
 80032fa:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003300:	2b00      	cmp	r3, #0
 8003302:	d007      	beq.n	8003314 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	681a      	ldr	r2, [r3, #0]
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f042 0208 	orr.w	r2, r2, #8
 8003312:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	681a      	ldr	r2, [r3, #0]
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f042 0201 	orr.w	r2, r2, #1
 8003322:	601a      	str	r2, [r3, #0]
 8003324:	e005      	b.n	8003332 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	2200      	movs	r2, #0
 800332a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800332e:	2302      	movs	r3, #2
 8003330:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003332:	7dfb      	ldrb	r3, [r7, #23]
}
 8003334:	4618      	mov	r0, r3
 8003336:	3718      	adds	r7, #24
 8003338:	46bd      	mov	sp, r7
 800333a:	bd80      	pop	{r7, pc}

0800333c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800333c:	b480      	push	{r7}
 800333e:	b083      	sub	sp, #12
 8003340:	af00      	add	r7, sp, #0
 8003342:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800334a:	b2db      	uxtb	r3, r3
 800334c:	2b02      	cmp	r3, #2
 800334e:	d004      	beq.n	800335a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	2280      	movs	r2, #128	; 0x80
 8003354:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003356:	2301      	movs	r3, #1
 8003358:	e00c      	b.n	8003374 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	2205      	movs	r2, #5
 800335e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	681a      	ldr	r2, [r3, #0]
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f022 0201 	bic.w	r2, r2, #1
 8003370:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003372:	2300      	movs	r3, #0
}
 8003374:	4618      	mov	r0, r3
 8003376:	370c      	adds	r7, #12
 8003378:	46bd      	mov	sp, r7
 800337a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337e:	4770      	bx	lr

08003380 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003380:	b580      	push	{r7, lr}
 8003382:	b086      	sub	sp, #24
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003388:	2300      	movs	r3, #0
 800338a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800338c:	4b92      	ldr	r3, [pc, #584]	; (80035d8 <HAL_DMA_IRQHandler+0x258>)
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	4a92      	ldr	r2, [pc, #584]	; (80035dc <HAL_DMA_IRQHandler+0x25c>)
 8003392:	fba2 2303 	umull	r2, r3, r2, r3
 8003396:	0a9b      	lsrs	r3, r3, #10
 8003398:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800339e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80033a0:	693b      	ldr	r3, [r7, #16]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033aa:	2208      	movs	r2, #8
 80033ac:	409a      	lsls	r2, r3
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	4013      	ands	r3, r2
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d01a      	beq.n	80033ec <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f003 0304 	and.w	r3, r3, #4
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d013      	beq.n	80033ec <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	681a      	ldr	r2, [r3, #0]
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f022 0204 	bic.w	r2, r2, #4
 80033d2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033d8:	2208      	movs	r2, #8
 80033da:	409a      	lsls	r2, r3
 80033dc:	693b      	ldr	r3, [r7, #16]
 80033de:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033e4:	f043 0201 	orr.w	r2, r3, #1
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033f0:	2201      	movs	r2, #1
 80033f2:	409a      	lsls	r2, r3
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	4013      	ands	r3, r2
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d012      	beq.n	8003422 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	695b      	ldr	r3, [r3, #20]
 8003402:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003406:	2b00      	cmp	r3, #0
 8003408:	d00b      	beq.n	8003422 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800340e:	2201      	movs	r2, #1
 8003410:	409a      	lsls	r2, r3
 8003412:	693b      	ldr	r3, [r7, #16]
 8003414:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800341a:	f043 0202 	orr.w	r2, r3, #2
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003426:	2204      	movs	r2, #4
 8003428:	409a      	lsls	r2, r3
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	4013      	ands	r3, r2
 800342e:	2b00      	cmp	r3, #0
 8003430:	d012      	beq.n	8003458 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f003 0302 	and.w	r3, r3, #2
 800343c:	2b00      	cmp	r3, #0
 800343e:	d00b      	beq.n	8003458 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003444:	2204      	movs	r2, #4
 8003446:	409a      	lsls	r2, r3
 8003448:	693b      	ldr	r3, [r7, #16]
 800344a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003450:	f043 0204 	orr.w	r2, r3, #4
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800345c:	2210      	movs	r2, #16
 800345e:	409a      	lsls	r2, r3
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	4013      	ands	r3, r2
 8003464:	2b00      	cmp	r3, #0
 8003466:	d043      	beq.n	80034f0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f003 0308 	and.w	r3, r3, #8
 8003472:	2b00      	cmp	r3, #0
 8003474:	d03c      	beq.n	80034f0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800347a:	2210      	movs	r2, #16
 800347c:	409a      	lsls	r2, r3
 800347e:	693b      	ldr	r3, [r7, #16]
 8003480:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800348c:	2b00      	cmp	r3, #0
 800348e:	d018      	beq.n	80034c2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800349a:	2b00      	cmp	r3, #0
 800349c:	d108      	bne.n	80034b0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d024      	beq.n	80034f0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034aa:	6878      	ldr	r0, [r7, #4]
 80034ac:	4798      	blx	r3
 80034ae:	e01f      	b.n	80034f0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d01b      	beq.n	80034f0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80034bc:	6878      	ldr	r0, [r7, #4]
 80034be:	4798      	blx	r3
 80034c0:	e016      	b.n	80034f0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d107      	bne.n	80034e0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	681a      	ldr	r2, [r3, #0]
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f022 0208 	bic.w	r2, r2, #8
 80034de:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d003      	beq.n	80034f0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034ec:	6878      	ldr	r0, [r7, #4]
 80034ee:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034f4:	2220      	movs	r2, #32
 80034f6:	409a      	lsls	r2, r3
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	4013      	ands	r3, r2
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	f000 808e 	beq.w	800361e <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f003 0310 	and.w	r3, r3, #16
 800350c:	2b00      	cmp	r3, #0
 800350e:	f000 8086 	beq.w	800361e <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003516:	2220      	movs	r2, #32
 8003518:	409a      	lsls	r2, r3
 800351a:	693b      	ldr	r3, [r7, #16]
 800351c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003524:	b2db      	uxtb	r3, r3
 8003526:	2b05      	cmp	r3, #5
 8003528:	d136      	bne.n	8003598 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	681a      	ldr	r2, [r3, #0]
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f022 0216 	bic.w	r2, r2, #22
 8003538:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	695a      	ldr	r2, [r3, #20]
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003548:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800354e:	2b00      	cmp	r3, #0
 8003550:	d103      	bne.n	800355a <HAL_DMA_IRQHandler+0x1da>
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003556:	2b00      	cmp	r3, #0
 8003558:	d007      	beq.n	800356a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	681a      	ldr	r2, [r3, #0]
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f022 0208 	bic.w	r2, r2, #8
 8003568:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800356e:	223f      	movs	r2, #63	; 0x3f
 8003570:	409a      	lsls	r2, r3
 8003572:	693b      	ldr	r3, [r7, #16]
 8003574:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	2200      	movs	r2, #0
 800357a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	2201      	movs	r2, #1
 8003582:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800358a:	2b00      	cmp	r3, #0
 800358c:	d07d      	beq.n	800368a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003592:	6878      	ldr	r0, [r7, #4]
 8003594:	4798      	blx	r3
        }
        return;
 8003596:	e078      	b.n	800368a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d01c      	beq.n	80035e0 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d108      	bne.n	80035c6 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d030      	beq.n	800361e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035c0:	6878      	ldr	r0, [r7, #4]
 80035c2:	4798      	blx	r3
 80035c4:	e02b      	b.n	800361e <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d027      	beq.n	800361e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035d2:	6878      	ldr	r0, [r7, #4]
 80035d4:	4798      	blx	r3
 80035d6:	e022      	b.n	800361e <HAL_DMA_IRQHandler+0x29e>
 80035d8:	20000010 	.word	0x20000010
 80035dc:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d10f      	bne.n	800360e <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	681a      	ldr	r2, [r3, #0]
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f022 0210 	bic.w	r2, r2, #16
 80035fc:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	2200      	movs	r2, #0
 8003602:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	2201      	movs	r2, #1
 800360a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003612:	2b00      	cmp	r3, #0
 8003614:	d003      	beq.n	800361e <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800361a:	6878      	ldr	r0, [r7, #4]
 800361c:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003622:	2b00      	cmp	r3, #0
 8003624:	d032      	beq.n	800368c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800362a:	f003 0301 	and.w	r3, r3, #1
 800362e:	2b00      	cmp	r3, #0
 8003630:	d022      	beq.n	8003678 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	2205      	movs	r2, #5
 8003636:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	681a      	ldr	r2, [r3, #0]
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f022 0201 	bic.w	r2, r2, #1
 8003648:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800364a:	68bb      	ldr	r3, [r7, #8]
 800364c:	3301      	adds	r3, #1
 800364e:	60bb      	str	r3, [r7, #8]
 8003650:	697a      	ldr	r2, [r7, #20]
 8003652:	429a      	cmp	r2, r3
 8003654:	d307      	bcc.n	8003666 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f003 0301 	and.w	r3, r3, #1
 8003660:	2b00      	cmp	r3, #0
 8003662:	d1f2      	bne.n	800364a <HAL_DMA_IRQHandler+0x2ca>
 8003664:	e000      	b.n	8003668 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8003666:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	2200      	movs	r2, #0
 800366c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	2201      	movs	r2, #1
 8003674:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800367c:	2b00      	cmp	r3, #0
 800367e:	d005      	beq.n	800368c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003684:	6878      	ldr	r0, [r7, #4]
 8003686:	4798      	blx	r3
 8003688:	e000      	b.n	800368c <HAL_DMA_IRQHandler+0x30c>
        return;
 800368a:	bf00      	nop
    }
  }
}
 800368c:	3718      	adds	r7, #24
 800368e:	46bd      	mov	sp, r7
 8003690:	bd80      	pop	{r7, pc}
 8003692:	bf00      	nop

08003694 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003694:	b480      	push	{r7}
 8003696:	b085      	sub	sp, #20
 8003698:	af00      	add	r7, sp, #0
 800369a:	60f8      	str	r0, [r7, #12]
 800369c:	60b9      	str	r1, [r7, #8]
 800369e:	607a      	str	r2, [r7, #4]
 80036a0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	681a      	ldr	r2, [r3, #0]
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80036b0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	683a      	ldr	r2, [r7, #0]
 80036b8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	689b      	ldr	r3, [r3, #8]
 80036be:	2b40      	cmp	r3, #64	; 0x40
 80036c0:	d108      	bne.n	80036d4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	687a      	ldr	r2, [r7, #4]
 80036c8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	68ba      	ldr	r2, [r7, #8]
 80036d0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80036d2:	e007      	b.n	80036e4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	68ba      	ldr	r2, [r7, #8]
 80036da:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	687a      	ldr	r2, [r7, #4]
 80036e2:	60da      	str	r2, [r3, #12]
}
 80036e4:	bf00      	nop
 80036e6:	3714      	adds	r7, #20
 80036e8:	46bd      	mov	sp, r7
 80036ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ee:	4770      	bx	lr

080036f0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80036f0:	b480      	push	{r7}
 80036f2:	b085      	sub	sp, #20
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	b2db      	uxtb	r3, r3
 80036fe:	3b10      	subs	r3, #16
 8003700:	4a14      	ldr	r2, [pc, #80]	; (8003754 <DMA_CalcBaseAndBitshift+0x64>)
 8003702:	fba2 2303 	umull	r2, r3, r2, r3
 8003706:	091b      	lsrs	r3, r3, #4
 8003708:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800370a:	4a13      	ldr	r2, [pc, #76]	; (8003758 <DMA_CalcBaseAndBitshift+0x68>)
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	4413      	add	r3, r2
 8003710:	781b      	ldrb	r3, [r3, #0]
 8003712:	461a      	mov	r2, r3
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	2b03      	cmp	r3, #3
 800371c:	d909      	bls.n	8003732 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003726:	f023 0303 	bic.w	r3, r3, #3
 800372a:	1d1a      	adds	r2, r3, #4
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	659a      	str	r2, [r3, #88]	; 0x58
 8003730:	e007      	b.n	8003742 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800373a:	f023 0303 	bic.w	r3, r3, #3
 800373e:	687a      	ldr	r2, [r7, #4]
 8003740:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003746:	4618      	mov	r0, r3
 8003748:	3714      	adds	r7, #20
 800374a:	46bd      	mov	sp, r7
 800374c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003750:	4770      	bx	lr
 8003752:	bf00      	nop
 8003754:	aaaaaaab 	.word	0xaaaaaaab
 8003758:	0800b2ec 	.word	0x0800b2ec

0800375c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800375c:	b480      	push	{r7}
 800375e:	b085      	sub	sp, #20
 8003760:	af00      	add	r7, sp, #0
 8003762:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003764:	2300      	movs	r3, #0
 8003766:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800376c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	699b      	ldr	r3, [r3, #24]
 8003772:	2b00      	cmp	r3, #0
 8003774:	d11f      	bne.n	80037b6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003776:	68bb      	ldr	r3, [r7, #8]
 8003778:	2b03      	cmp	r3, #3
 800377a:	d855      	bhi.n	8003828 <DMA_CheckFifoParam+0xcc>
 800377c:	a201      	add	r2, pc, #4	; (adr r2, 8003784 <DMA_CheckFifoParam+0x28>)
 800377e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003782:	bf00      	nop
 8003784:	08003795 	.word	0x08003795
 8003788:	080037a7 	.word	0x080037a7
 800378c:	08003795 	.word	0x08003795
 8003790:	08003829 	.word	0x08003829
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003798:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800379c:	2b00      	cmp	r3, #0
 800379e:	d045      	beq.n	800382c <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 80037a0:	2301      	movs	r3, #1
 80037a2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80037a4:	e042      	b.n	800382c <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037aa:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80037ae:	d13f      	bne.n	8003830 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 80037b0:	2301      	movs	r3, #1
 80037b2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80037b4:	e03c      	b.n	8003830 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	699b      	ldr	r3, [r3, #24]
 80037ba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80037be:	d121      	bne.n	8003804 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80037c0:	68bb      	ldr	r3, [r7, #8]
 80037c2:	2b03      	cmp	r3, #3
 80037c4:	d836      	bhi.n	8003834 <DMA_CheckFifoParam+0xd8>
 80037c6:	a201      	add	r2, pc, #4	; (adr r2, 80037cc <DMA_CheckFifoParam+0x70>)
 80037c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037cc:	080037dd 	.word	0x080037dd
 80037d0:	080037e3 	.word	0x080037e3
 80037d4:	080037dd 	.word	0x080037dd
 80037d8:	080037f5 	.word	0x080037f5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80037dc:	2301      	movs	r3, #1
 80037de:	73fb      	strb	r3, [r7, #15]
      break;
 80037e0:	e02f      	b.n	8003842 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037e6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d024      	beq.n	8003838 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 80037ee:	2301      	movs	r3, #1
 80037f0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80037f2:	e021      	b.n	8003838 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037f8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80037fc:	d11e      	bne.n	800383c <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 80037fe:	2301      	movs	r3, #1
 8003800:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003802:	e01b      	b.n	800383c <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003804:	68bb      	ldr	r3, [r7, #8]
 8003806:	2b02      	cmp	r3, #2
 8003808:	d902      	bls.n	8003810 <DMA_CheckFifoParam+0xb4>
 800380a:	2b03      	cmp	r3, #3
 800380c:	d003      	beq.n	8003816 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800380e:	e018      	b.n	8003842 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8003810:	2301      	movs	r3, #1
 8003812:	73fb      	strb	r3, [r7, #15]
      break;
 8003814:	e015      	b.n	8003842 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800381a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800381e:	2b00      	cmp	r3, #0
 8003820:	d00e      	beq.n	8003840 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8003822:	2301      	movs	r3, #1
 8003824:	73fb      	strb	r3, [r7, #15]
      break;
 8003826:	e00b      	b.n	8003840 <DMA_CheckFifoParam+0xe4>
      break;
 8003828:	bf00      	nop
 800382a:	e00a      	b.n	8003842 <DMA_CheckFifoParam+0xe6>
      break;
 800382c:	bf00      	nop
 800382e:	e008      	b.n	8003842 <DMA_CheckFifoParam+0xe6>
      break;
 8003830:	bf00      	nop
 8003832:	e006      	b.n	8003842 <DMA_CheckFifoParam+0xe6>
      break;
 8003834:	bf00      	nop
 8003836:	e004      	b.n	8003842 <DMA_CheckFifoParam+0xe6>
      break;
 8003838:	bf00      	nop
 800383a:	e002      	b.n	8003842 <DMA_CheckFifoParam+0xe6>
      break;   
 800383c:	bf00      	nop
 800383e:	e000      	b.n	8003842 <DMA_CheckFifoParam+0xe6>
      break;
 8003840:	bf00      	nop
    }
  } 
  
  return status; 
 8003842:	7bfb      	ldrb	r3, [r7, #15]
}
 8003844:	4618      	mov	r0, r3
 8003846:	3714      	adds	r7, #20
 8003848:	46bd      	mov	sp, r7
 800384a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800384e:	4770      	bx	lr

08003850 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003850:	b480      	push	{r7}
 8003852:	b089      	sub	sp, #36	; 0x24
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
 8003858:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800385a:	2300      	movs	r3, #0
 800385c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800385e:	2300      	movs	r3, #0
 8003860:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003862:	2300      	movs	r3, #0
 8003864:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003866:	2300      	movs	r3, #0
 8003868:	61fb      	str	r3, [r7, #28]
 800386a:	e16b      	b.n	8003b44 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800386c:	2201      	movs	r2, #1
 800386e:	69fb      	ldr	r3, [r7, #28]
 8003870:	fa02 f303 	lsl.w	r3, r2, r3
 8003874:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003876:	683b      	ldr	r3, [r7, #0]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	697a      	ldr	r2, [r7, #20]
 800387c:	4013      	ands	r3, r2
 800387e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003880:	693a      	ldr	r2, [r7, #16]
 8003882:	697b      	ldr	r3, [r7, #20]
 8003884:	429a      	cmp	r2, r3
 8003886:	f040 815a 	bne.w	8003b3e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800388a:	683b      	ldr	r3, [r7, #0]
 800388c:	685b      	ldr	r3, [r3, #4]
 800388e:	2b01      	cmp	r3, #1
 8003890:	d00b      	beq.n	80038aa <HAL_GPIO_Init+0x5a>
 8003892:	683b      	ldr	r3, [r7, #0]
 8003894:	685b      	ldr	r3, [r3, #4]
 8003896:	2b02      	cmp	r3, #2
 8003898:	d007      	beq.n	80038aa <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800389a:	683b      	ldr	r3, [r7, #0]
 800389c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800389e:	2b11      	cmp	r3, #17
 80038a0:	d003      	beq.n	80038aa <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80038a2:	683b      	ldr	r3, [r7, #0]
 80038a4:	685b      	ldr	r3, [r3, #4]
 80038a6:	2b12      	cmp	r3, #18
 80038a8:	d130      	bne.n	800390c <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	689b      	ldr	r3, [r3, #8]
 80038ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80038b0:	69fb      	ldr	r3, [r7, #28]
 80038b2:	005b      	lsls	r3, r3, #1
 80038b4:	2203      	movs	r2, #3
 80038b6:	fa02 f303 	lsl.w	r3, r2, r3
 80038ba:	43db      	mvns	r3, r3
 80038bc:	69ba      	ldr	r2, [r7, #24]
 80038be:	4013      	ands	r3, r2
 80038c0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80038c2:	683b      	ldr	r3, [r7, #0]
 80038c4:	68da      	ldr	r2, [r3, #12]
 80038c6:	69fb      	ldr	r3, [r7, #28]
 80038c8:	005b      	lsls	r3, r3, #1
 80038ca:	fa02 f303 	lsl.w	r3, r2, r3
 80038ce:	69ba      	ldr	r2, [r7, #24]
 80038d0:	4313      	orrs	r3, r2
 80038d2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	69ba      	ldr	r2, [r7, #24]
 80038d8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	685b      	ldr	r3, [r3, #4]
 80038de:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80038e0:	2201      	movs	r2, #1
 80038e2:	69fb      	ldr	r3, [r7, #28]
 80038e4:	fa02 f303 	lsl.w	r3, r2, r3
 80038e8:	43db      	mvns	r3, r3
 80038ea:	69ba      	ldr	r2, [r7, #24]
 80038ec:	4013      	ands	r3, r2
 80038ee:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80038f0:	683b      	ldr	r3, [r7, #0]
 80038f2:	685b      	ldr	r3, [r3, #4]
 80038f4:	091b      	lsrs	r3, r3, #4
 80038f6:	f003 0201 	and.w	r2, r3, #1
 80038fa:	69fb      	ldr	r3, [r7, #28]
 80038fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003900:	69ba      	ldr	r2, [r7, #24]
 8003902:	4313      	orrs	r3, r2
 8003904:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	69ba      	ldr	r2, [r7, #24]
 800390a:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	68db      	ldr	r3, [r3, #12]
 8003910:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003912:	69fb      	ldr	r3, [r7, #28]
 8003914:	005b      	lsls	r3, r3, #1
 8003916:	2203      	movs	r2, #3
 8003918:	fa02 f303 	lsl.w	r3, r2, r3
 800391c:	43db      	mvns	r3, r3
 800391e:	69ba      	ldr	r2, [r7, #24]
 8003920:	4013      	ands	r3, r2
 8003922:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003924:	683b      	ldr	r3, [r7, #0]
 8003926:	689a      	ldr	r2, [r3, #8]
 8003928:	69fb      	ldr	r3, [r7, #28]
 800392a:	005b      	lsls	r3, r3, #1
 800392c:	fa02 f303 	lsl.w	r3, r2, r3
 8003930:	69ba      	ldr	r2, [r7, #24]
 8003932:	4313      	orrs	r3, r2
 8003934:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	69ba      	ldr	r2, [r7, #24]
 800393a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800393c:	683b      	ldr	r3, [r7, #0]
 800393e:	685b      	ldr	r3, [r3, #4]
 8003940:	2b02      	cmp	r3, #2
 8003942:	d003      	beq.n	800394c <HAL_GPIO_Init+0xfc>
 8003944:	683b      	ldr	r3, [r7, #0]
 8003946:	685b      	ldr	r3, [r3, #4]
 8003948:	2b12      	cmp	r3, #18
 800394a:	d123      	bne.n	8003994 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800394c:	69fb      	ldr	r3, [r7, #28]
 800394e:	08da      	lsrs	r2, r3, #3
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	3208      	adds	r2, #8
 8003954:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003958:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800395a:	69fb      	ldr	r3, [r7, #28]
 800395c:	f003 0307 	and.w	r3, r3, #7
 8003960:	009b      	lsls	r3, r3, #2
 8003962:	220f      	movs	r2, #15
 8003964:	fa02 f303 	lsl.w	r3, r2, r3
 8003968:	43db      	mvns	r3, r3
 800396a:	69ba      	ldr	r2, [r7, #24]
 800396c:	4013      	ands	r3, r2
 800396e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003970:	683b      	ldr	r3, [r7, #0]
 8003972:	691a      	ldr	r2, [r3, #16]
 8003974:	69fb      	ldr	r3, [r7, #28]
 8003976:	f003 0307 	and.w	r3, r3, #7
 800397a:	009b      	lsls	r3, r3, #2
 800397c:	fa02 f303 	lsl.w	r3, r2, r3
 8003980:	69ba      	ldr	r2, [r7, #24]
 8003982:	4313      	orrs	r3, r2
 8003984:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003986:	69fb      	ldr	r3, [r7, #28]
 8003988:	08da      	lsrs	r2, r3, #3
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	3208      	adds	r2, #8
 800398e:	69b9      	ldr	r1, [r7, #24]
 8003990:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800399a:	69fb      	ldr	r3, [r7, #28]
 800399c:	005b      	lsls	r3, r3, #1
 800399e:	2203      	movs	r2, #3
 80039a0:	fa02 f303 	lsl.w	r3, r2, r3
 80039a4:	43db      	mvns	r3, r3
 80039a6:	69ba      	ldr	r2, [r7, #24]
 80039a8:	4013      	ands	r3, r2
 80039aa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80039ac:	683b      	ldr	r3, [r7, #0]
 80039ae:	685b      	ldr	r3, [r3, #4]
 80039b0:	f003 0203 	and.w	r2, r3, #3
 80039b4:	69fb      	ldr	r3, [r7, #28]
 80039b6:	005b      	lsls	r3, r3, #1
 80039b8:	fa02 f303 	lsl.w	r3, r2, r3
 80039bc:	69ba      	ldr	r2, [r7, #24]
 80039be:	4313      	orrs	r3, r2
 80039c0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	69ba      	ldr	r2, [r7, #24]
 80039c6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	685b      	ldr	r3, [r3, #4]
 80039cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	f000 80b4 	beq.w	8003b3e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80039d6:	2300      	movs	r3, #0
 80039d8:	60fb      	str	r3, [r7, #12]
 80039da:	4b5f      	ldr	r3, [pc, #380]	; (8003b58 <HAL_GPIO_Init+0x308>)
 80039dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039de:	4a5e      	ldr	r2, [pc, #376]	; (8003b58 <HAL_GPIO_Init+0x308>)
 80039e0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80039e4:	6453      	str	r3, [r2, #68]	; 0x44
 80039e6:	4b5c      	ldr	r3, [pc, #368]	; (8003b58 <HAL_GPIO_Init+0x308>)
 80039e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039ea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80039ee:	60fb      	str	r3, [r7, #12]
 80039f0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80039f2:	4a5a      	ldr	r2, [pc, #360]	; (8003b5c <HAL_GPIO_Init+0x30c>)
 80039f4:	69fb      	ldr	r3, [r7, #28]
 80039f6:	089b      	lsrs	r3, r3, #2
 80039f8:	3302      	adds	r3, #2
 80039fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80039fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003a00:	69fb      	ldr	r3, [r7, #28]
 8003a02:	f003 0303 	and.w	r3, r3, #3
 8003a06:	009b      	lsls	r3, r3, #2
 8003a08:	220f      	movs	r2, #15
 8003a0a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a0e:	43db      	mvns	r3, r3
 8003a10:	69ba      	ldr	r2, [r7, #24]
 8003a12:	4013      	ands	r3, r2
 8003a14:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	4a51      	ldr	r2, [pc, #324]	; (8003b60 <HAL_GPIO_Init+0x310>)
 8003a1a:	4293      	cmp	r3, r2
 8003a1c:	d02b      	beq.n	8003a76 <HAL_GPIO_Init+0x226>
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	4a50      	ldr	r2, [pc, #320]	; (8003b64 <HAL_GPIO_Init+0x314>)
 8003a22:	4293      	cmp	r3, r2
 8003a24:	d025      	beq.n	8003a72 <HAL_GPIO_Init+0x222>
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	4a4f      	ldr	r2, [pc, #316]	; (8003b68 <HAL_GPIO_Init+0x318>)
 8003a2a:	4293      	cmp	r3, r2
 8003a2c:	d01f      	beq.n	8003a6e <HAL_GPIO_Init+0x21e>
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	4a4e      	ldr	r2, [pc, #312]	; (8003b6c <HAL_GPIO_Init+0x31c>)
 8003a32:	4293      	cmp	r3, r2
 8003a34:	d019      	beq.n	8003a6a <HAL_GPIO_Init+0x21a>
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	4a4d      	ldr	r2, [pc, #308]	; (8003b70 <HAL_GPIO_Init+0x320>)
 8003a3a:	4293      	cmp	r3, r2
 8003a3c:	d013      	beq.n	8003a66 <HAL_GPIO_Init+0x216>
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	4a4c      	ldr	r2, [pc, #304]	; (8003b74 <HAL_GPIO_Init+0x324>)
 8003a42:	4293      	cmp	r3, r2
 8003a44:	d00d      	beq.n	8003a62 <HAL_GPIO_Init+0x212>
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	4a4b      	ldr	r2, [pc, #300]	; (8003b78 <HAL_GPIO_Init+0x328>)
 8003a4a:	4293      	cmp	r3, r2
 8003a4c:	d007      	beq.n	8003a5e <HAL_GPIO_Init+0x20e>
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	4a4a      	ldr	r2, [pc, #296]	; (8003b7c <HAL_GPIO_Init+0x32c>)
 8003a52:	4293      	cmp	r3, r2
 8003a54:	d101      	bne.n	8003a5a <HAL_GPIO_Init+0x20a>
 8003a56:	2307      	movs	r3, #7
 8003a58:	e00e      	b.n	8003a78 <HAL_GPIO_Init+0x228>
 8003a5a:	2308      	movs	r3, #8
 8003a5c:	e00c      	b.n	8003a78 <HAL_GPIO_Init+0x228>
 8003a5e:	2306      	movs	r3, #6
 8003a60:	e00a      	b.n	8003a78 <HAL_GPIO_Init+0x228>
 8003a62:	2305      	movs	r3, #5
 8003a64:	e008      	b.n	8003a78 <HAL_GPIO_Init+0x228>
 8003a66:	2304      	movs	r3, #4
 8003a68:	e006      	b.n	8003a78 <HAL_GPIO_Init+0x228>
 8003a6a:	2303      	movs	r3, #3
 8003a6c:	e004      	b.n	8003a78 <HAL_GPIO_Init+0x228>
 8003a6e:	2302      	movs	r3, #2
 8003a70:	e002      	b.n	8003a78 <HAL_GPIO_Init+0x228>
 8003a72:	2301      	movs	r3, #1
 8003a74:	e000      	b.n	8003a78 <HAL_GPIO_Init+0x228>
 8003a76:	2300      	movs	r3, #0
 8003a78:	69fa      	ldr	r2, [r7, #28]
 8003a7a:	f002 0203 	and.w	r2, r2, #3
 8003a7e:	0092      	lsls	r2, r2, #2
 8003a80:	4093      	lsls	r3, r2
 8003a82:	69ba      	ldr	r2, [r7, #24]
 8003a84:	4313      	orrs	r3, r2
 8003a86:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003a88:	4934      	ldr	r1, [pc, #208]	; (8003b5c <HAL_GPIO_Init+0x30c>)
 8003a8a:	69fb      	ldr	r3, [r7, #28]
 8003a8c:	089b      	lsrs	r3, r3, #2
 8003a8e:	3302      	adds	r3, #2
 8003a90:	69ba      	ldr	r2, [r7, #24]
 8003a92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003a96:	4b3a      	ldr	r3, [pc, #232]	; (8003b80 <HAL_GPIO_Init+0x330>)
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a9c:	693b      	ldr	r3, [r7, #16]
 8003a9e:	43db      	mvns	r3, r3
 8003aa0:	69ba      	ldr	r2, [r7, #24]
 8003aa2:	4013      	ands	r3, r2
 8003aa4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	685b      	ldr	r3, [r3, #4]
 8003aaa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d003      	beq.n	8003aba <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003ab2:	69ba      	ldr	r2, [r7, #24]
 8003ab4:	693b      	ldr	r3, [r7, #16]
 8003ab6:	4313      	orrs	r3, r2
 8003ab8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003aba:	4a31      	ldr	r2, [pc, #196]	; (8003b80 <HAL_GPIO_Init+0x330>)
 8003abc:	69bb      	ldr	r3, [r7, #24]
 8003abe:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003ac0:	4b2f      	ldr	r3, [pc, #188]	; (8003b80 <HAL_GPIO_Init+0x330>)
 8003ac2:	685b      	ldr	r3, [r3, #4]
 8003ac4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ac6:	693b      	ldr	r3, [r7, #16]
 8003ac8:	43db      	mvns	r3, r3
 8003aca:	69ba      	ldr	r2, [r7, #24]
 8003acc:	4013      	ands	r3, r2
 8003ace:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003ad0:	683b      	ldr	r3, [r7, #0]
 8003ad2:	685b      	ldr	r3, [r3, #4]
 8003ad4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d003      	beq.n	8003ae4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003adc:	69ba      	ldr	r2, [r7, #24]
 8003ade:	693b      	ldr	r3, [r7, #16]
 8003ae0:	4313      	orrs	r3, r2
 8003ae2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003ae4:	4a26      	ldr	r2, [pc, #152]	; (8003b80 <HAL_GPIO_Init+0x330>)
 8003ae6:	69bb      	ldr	r3, [r7, #24]
 8003ae8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003aea:	4b25      	ldr	r3, [pc, #148]	; (8003b80 <HAL_GPIO_Init+0x330>)
 8003aec:	689b      	ldr	r3, [r3, #8]
 8003aee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003af0:	693b      	ldr	r3, [r7, #16]
 8003af2:	43db      	mvns	r3, r3
 8003af4:	69ba      	ldr	r2, [r7, #24]
 8003af6:	4013      	ands	r3, r2
 8003af8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003afa:	683b      	ldr	r3, [r7, #0]
 8003afc:	685b      	ldr	r3, [r3, #4]
 8003afe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d003      	beq.n	8003b0e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003b06:	69ba      	ldr	r2, [r7, #24]
 8003b08:	693b      	ldr	r3, [r7, #16]
 8003b0a:	4313      	orrs	r3, r2
 8003b0c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003b0e:	4a1c      	ldr	r2, [pc, #112]	; (8003b80 <HAL_GPIO_Init+0x330>)
 8003b10:	69bb      	ldr	r3, [r7, #24]
 8003b12:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003b14:	4b1a      	ldr	r3, [pc, #104]	; (8003b80 <HAL_GPIO_Init+0x330>)
 8003b16:	68db      	ldr	r3, [r3, #12]
 8003b18:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b1a:	693b      	ldr	r3, [r7, #16]
 8003b1c:	43db      	mvns	r3, r3
 8003b1e:	69ba      	ldr	r2, [r7, #24]
 8003b20:	4013      	ands	r3, r2
 8003b22:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003b24:	683b      	ldr	r3, [r7, #0]
 8003b26:	685b      	ldr	r3, [r3, #4]
 8003b28:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d003      	beq.n	8003b38 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003b30:	69ba      	ldr	r2, [r7, #24]
 8003b32:	693b      	ldr	r3, [r7, #16]
 8003b34:	4313      	orrs	r3, r2
 8003b36:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003b38:	4a11      	ldr	r2, [pc, #68]	; (8003b80 <HAL_GPIO_Init+0x330>)
 8003b3a:	69bb      	ldr	r3, [r7, #24]
 8003b3c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003b3e:	69fb      	ldr	r3, [r7, #28]
 8003b40:	3301      	adds	r3, #1
 8003b42:	61fb      	str	r3, [r7, #28]
 8003b44:	69fb      	ldr	r3, [r7, #28]
 8003b46:	2b0f      	cmp	r3, #15
 8003b48:	f67f ae90 	bls.w	800386c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003b4c:	bf00      	nop
 8003b4e:	3724      	adds	r7, #36	; 0x24
 8003b50:	46bd      	mov	sp, r7
 8003b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b56:	4770      	bx	lr
 8003b58:	40023800 	.word	0x40023800
 8003b5c:	40013800 	.word	0x40013800
 8003b60:	40020000 	.word	0x40020000
 8003b64:	40020400 	.word	0x40020400
 8003b68:	40020800 	.word	0x40020800
 8003b6c:	40020c00 	.word	0x40020c00
 8003b70:	40021000 	.word	0x40021000
 8003b74:	40021400 	.word	0x40021400
 8003b78:	40021800 	.word	0x40021800
 8003b7c:	40021c00 	.word	0x40021c00
 8003b80:	40013c00 	.word	0x40013c00

08003b84 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003b84:	b480      	push	{r7}
 8003b86:	b083      	sub	sp, #12
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	6078      	str	r0, [r7, #4]
 8003b8c:	460b      	mov	r3, r1
 8003b8e:	807b      	strh	r3, [r7, #2]
 8003b90:	4613      	mov	r3, r2
 8003b92:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003b94:	787b      	ldrb	r3, [r7, #1]
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d003      	beq.n	8003ba2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003b9a:	887a      	ldrh	r2, [r7, #2]
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003ba0:	e003      	b.n	8003baa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003ba2:	887b      	ldrh	r3, [r7, #2]
 8003ba4:	041a      	lsls	r2, r3, #16
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	619a      	str	r2, [r3, #24]
}
 8003baa:	bf00      	nop
 8003bac:	370c      	adds	r7, #12
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb4:	4770      	bx	lr
	...

08003bb8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	b084      	sub	sp, #16
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d101      	bne.n	8003bca <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003bc6:	2301      	movs	r3, #1
 8003bc8:	e11f      	b.n	8003e0a <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003bd0:	b2db      	uxtb	r3, r3
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d106      	bne.n	8003be4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	2200      	movs	r2, #0
 8003bda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003bde:	6878      	ldr	r0, [r7, #4]
 8003be0:	f7fe f95a 	bl	8001e98 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2224      	movs	r2, #36	; 0x24
 8003be8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	681a      	ldr	r2, [r3, #0]
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f022 0201 	bic.w	r2, r2, #1
 8003bfa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	681a      	ldr	r2, [r3, #0]
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003c0a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	681a      	ldr	r2, [r3, #0]
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003c1a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003c1c:	f001 fd1a 	bl	8005654 <HAL_RCC_GetPCLK1Freq>
 8003c20:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	685b      	ldr	r3, [r3, #4]
 8003c26:	4a7b      	ldr	r2, [pc, #492]	; (8003e14 <HAL_I2C_Init+0x25c>)
 8003c28:	4293      	cmp	r3, r2
 8003c2a:	d807      	bhi.n	8003c3c <HAL_I2C_Init+0x84>
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	4a7a      	ldr	r2, [pc, #488]	; (8003e18 <HAL_I2C_Init+0x260>)
 8003c30:	4293      	cmp	r3, r2
 8003c32:	bf94      	ite	ls
 8003c34:	2301      	movls	r3, #1
 8003c36:	2300      	movhi	r3, #0
 8003c38:	b2db      	uxtb	r3, r3
 8003c3a:	e006      	b.n	8003c4a <HAL_I2C_Init+0x92>
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	4a77      	ldr	r2, [pc, #476]	; (8003e1c <HAL_I2C_Init+0x264>)
 8003c40:	4293      	cmp	r3, r2
 8003c42:	bf94      	ite	ls
 8003c44:	2301      	movls	r3, #1
 8003c46:	2300      	movhi	r3, #0
 8003c48:	b2db      	uxtb	r3, r3
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d001      	beq.n	8003c52 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003c4e:	2301      	movs	r3, #1
 8003c50:	e0db      	b.n	8003e0a <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	4a72      	ldr	r2, [pc, #456]	; (8003e20 <HAL_I2C_Init+0x268>)
 8003c56:	fba2 2303 	umull	r2, r3, r2, r3
 8003c5a:	0c9b      	lsrs	r3, r3, #18
 8003c5c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	685b      	ldr	r3, [r3, #4]
 8003c64:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	68ba      	ldr	r2, [r7, #8]
 8003c6e:	430a      	orrs	r2, r1
 8003c70:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	6a1b      	ldr	r3, [r3, #32]
 8003c78:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	685b      	ldr	r3, [r3, #4]
 8003c80:	4a64      	ldr	r2, [pc, #400]	; (8003e14 <HAL_I2C_Init+0x25c>)
 8003c82:	4293      	cmp	r3, r2
 8003c84:	d802      	bhi.n	8003c8c <HAL_I2C_Init+0xd4>
 8003c86:	68bb      	ldr	r3, [r7, #8]
 8003c88:	3301      	adds	r3, #1
 8003c8a:	e009      	b.n	8003ca0 <HAL_I2C_Init+0xe8>
 8003c8c:	68bb      	ldr	r3, [r7, #8]
 8003c8e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003c92:	fb02 f303 	mul.w	r3, r2, r3
 8003c96:	4a63      	ldr	r2, [pc, #396]	; (8003e24 <HAL_I2C_Init+0x26c>)
 8003c98:	fba2 2303 	umull	r2, r3, r2, r3
 8003c9c:	099b      	lsrs	r3, r3, #6
 8003c9e:	3301      	adds	r3, #1
 8003ca0:	687a      	ldr	r2, [r7, #4]
 8003ca2:	6812      	ldr	r2, [r2, #0]
 8003ca4:	430b      	orrs	r3, r1
 8003ca6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	69db      	ldr	r3, [r3, #28]
 8003cae:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003cb2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	685b      	ldr	r3, [r3, #4]
 8003cba:	4956      	ldr	r1, [pc, #344]	; (8003e14 <HAL_I2C_Init+0x25c>)
 8003cbc:	428b      	cmp	r3, r1
 8003cbe:	d80d      	bhi.n	8003cdc <HAL_I2C_Init+0x124>
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	1e59      	subs	r1, r3, #1
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	685b      	ldr	r3, [r3, #4]
 8003cc8:	005b      	lsls	r3, r3, #1
 8003cca:	fbb1 f3f3 	udiv	r3, r1, r3
 8003cce:	3301      	adds	r3, #1
 8003cd0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003cd4:	2b04      	cmp	r3, #4
 8003cd6:	bf38      	it	cc
 8003cd8:	2304      	movcc	r3, #4
 8003cda:	e04f      	b.n	8003d7c <HAL_I2C_Init+0x1c4>
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	689b      	ldr	r3, [r3, #8]
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d111      	bne.n	8003d08 <HAL_I2C_Init+0x150>
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	1e58      	subs	r0, r3, #1
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6859      	ldr	r1, [r3, #4]
 8003cec:	460b      	mov	r3, r1
 8003cee:	005b      	lsls	r3, r3, #1
 8003cf0:	440b      	add	r3, r1
 8003cf2:	fbb0 f3f3 	udiv	r3, r0, r3
 8003cf6:	3301      	adds	r3, #1
 8003cf8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	bf0c      	ite	eq
 8003d00:	2301      	moveq	r3, #1
 8003d02:	2300      	movne	r3, #0
 8003d04:	b2db      	uxtb	r3, r3
 8003d06:	e012      	b.n	8003d2e <HAL_I2C_Init+0x176>
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	1e58      	subs	r0, r3, #1
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	6859      	ldr	r1, [r3, #4]
 8003d10:	460b      	mov	r3, r1
 8003d12:	009b      	lsls	r3, r3, #2
 8003d14:	440b      	add	r3, r1
 8003d16:	0099      	lsls	r1, r3, #2
 8003d18:	440b      	add	r3, r1
 8003d1a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003d1e:	3301      	adds	r3, #1
 8003d20:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	bf0c      	ite	eq
 8003d28:	2301      	moveq	r3, #1
 8003d2a:	2300      	movne	r3, #0
 8003d2c:	b2db      	uxtb	r3, r3
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d001      	beq.n	8003d36 <HAL_I2C_Init+0x17e>
 8003d32:	2301      	movs	r3, #1
 8003d34:	e022      	b.n	8003d7c <HAL_I2C_Init+0x1c4>
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	689b      	ldr	r3, [r3, #8]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d10e      	bne.n	8003d5c <HAL_I2C_Init+0x1a4>
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	1e58      	subs	r0, r3, #1
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	6859      	ldr	r1, [r3, #4]
 8003d46:	460b      	mov	r3, r1
 8003d48:	005b      	lsls	r3, r3, #1
 8003d4a:	440b      	add	r3, r1
 8003d4c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003d50:	3301      	adds	r3, #1
 8003d52:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d56:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003d5a:	e00f      	b.n	8003d7c <HAL_I2C_Init+0x1c4>
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	1e58      	subs	r0, r3, #1
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	6859      	ldr	r1, [r3, #4]
 8003d64:	460b      	mov	r3, r1
 8003d66:	009b      	lsls	r3, r3, #2
 8003d68:	440b      	add	r3, r1
 8003d6a:	0099      	lsls	r1, r3, #2
 8003d6c:	440b      	add	r3, r1
 8003d6e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003d72:	3301      	adds	r3, #1
 8003d74:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d78:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003d7c:	6879      	ldr	r1, [r7, #4]
 8003d7e:	6809      	ldr	r1, [r1, #0]
 8003d80:	4313      	orrs	r3, r2
 8003d82:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	69da      	ldr	r2, [r3, #28]
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6a1b      	ldr	r3, [r3, #32]
 8003d96:	431a      	orrs	r2, r3
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	430a      	orrs	r2, r1
 8003d9e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	689b      	ldr	r3, [r3, #8]
 8003da6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003daa:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003dae:	687a      	ldr	r2, [r7, #4]
 8003db0:	6911      	ldr	r1, [r2, #16]
 8003db2:	687a      	ldr	r2, [r7, #4]
 8003db4:	68d2      	ldr	r2, [r2, #12]
 8003db6:	4311      	orrs	r1, r2
 8003db8:	687a      	ldr	r2, [r7, #4]
 8003dba:	6812      	ldr	r2, [r2, #0]
 8003dbc:	430b      	orrs	r3, r1
 8003dbe:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	68db      	ldr	r3, [r3, #12]
 8003dc6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	695a      	ldr	r2, [r3, #20]
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	699b      	ldr	r3, [r3, #24]
 8003dd2:	431a      	orrs	r2, r3
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	430a      	orrs	r2, r1
 8003dda:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	681a      	ldr	r2, [r3, #0]
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f042 0201 	orr.w	r2, r2, #1
 8003dea:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	2200      	movs	r2, #0
 8003df0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	2220      	movs	r2, #32
 8003df6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	2200      	movs	r2, #0
 8003e04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003e08:	2300      	movs	r3, #0
}
 8003e0a:	4618      	mov	r0, r3
 8003e0c:	3710      	adds	r7, #16
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	bd80      	pop	{r7, pc}
 8003e12:	bf00      	nop
 8003e14:	000186a0 	.word	0x000186a0
 8003e18:	001e847f 	.word	0x001e847f
 8003e1c:	003d08ff 	.word	0x003d08ff
 8003e20:	431bde83 	.word	0x431bde83
 8003e24:	10624dd3 	.word	0x10624dd3

08003e28 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e28:	b580      	push	{r7, lr}
 8003e2a:	b088      	sub	sp, #32
 8003e2c:	af02      	add	r7, sp, #8
 8003e2e:	60f8      	str	r0, [r7, #12]
 8003e30:	607a      	str	r2, [r7, #4]
 8003e32:	461a      	mov	r2, r3
 8003e34:	460b      	mov	r3, r1
 8003e36:	817b      	strh	r3, [r7, #10]
 8003e38:	4613      	mov	r3, r2
 8003e3a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003e3c:	f7fe fba6 	bl	800258c <HAL_GetTick>
 8003e40:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e48:	b2db      	uxtb	r3, r3
 8003e4a:	2b20      	cmp	r3, #32
 8003e4c:	f040 80e0 	bne.w	8004010 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003e50:	697b      	ldr	r3, [r7, #20]
 8003e52:	9300      	str	r3, [sp, #0]
 8003e54:	2319      	movs	r3, #25
 8003e56:	2201      	movs	r2, #1
 8003e58:	4970      	ldr	r1, [pc, #448]	; (800401c <HAL_I2C_Master_Transmit+0x1f4>)
 8003e5a:	68f8      	ldr	r0, [r7, #12]
 8003e5c:	f000 fde4 	bl	8004a28 <I2C_WaitOnFlagUntilTimeout>
 8003e60:	4603      	mov	r3, r0
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d001      	beq.n	8003e6a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003e66:	2302      	movs	r3, #2
 8003e68:	e0d3      	b.n	8004012 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e70:	2b01      	cmp	r3, #1
 8003e72:	d101      	bne.n	8003e78 <HAL_I2C_Master_Transmit+0x50>
 8003e74:	2302      	movs	r3, #2
 8003e76:	e0cc      	b.n	8004012 <HAL_I2C_Master_Transmit+0x1ea>
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	2201      	movs	r2, #1
 8003e7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f003 0301 	and.w	r3, r3, #1
 8003e8a:	2b01      	cmp	r3, #1
 8003e8c:	d007      	beq.n	8003e9e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	681a      	ldr	r2, [r3, #0]
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f042 0201 	orr.w	r2, r2, #1
 8003e9c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	681a      	ldr	r2, [r3, #0]
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003eac:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	2221      	movs	r2, #33	; 0x21
 8003eb2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	2210      	movs	r2, #16
 8003eba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	2200      	movs	r2, #0
 8003ec2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	687a      	ldr	r2, [r7, #4]
 8003ec8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	893a      	ldrh	r2, [r7, #8]
 8003ece:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ed4:	b29a      	uxth	r2, r3
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	4a50      	ldr	r2, [pc, #320]	; (8004020 <HAL_I2C_Master_Transmit+0x1f8>)
 8003ede:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003ee0:	8979      	ldrh	r1, [r7, #10]
 8003ee2:	697b      	ldr	r3, [r7, #20]
 8003ee4:	6a3a      	ldr	r2, [r7, #32]
 8003ee6:	68f8      	ldr	r0, [r7, #12]
 8003ee8:	f000 fbbc 	bl	8004664 <I2C_MasterRequestWrite>
 8003eec:	4603      	mov	r3, r0
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d001      	beq.n	8003ef6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003ef2:	2301      	movs	r3, #1
 8003ef4:	e08d      	b.n	8004012 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ef6:	2300      	movs	r3, #0
 8003ef8:	613b      	str	r3, [r7, #16]
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	695b      	ldr	r3, [r3, #20]
 8003f00:	613b      	str	r3, [r7, #16]
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	699b      	ldr	r3, [r3, #24]
 8003f08:	613b      	str	r3, [r7, #16]
 8003f0a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003f0c:	e066      	b.n	8003fdc <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003f0e:	697a      	ldr	r2, [r7, #20]
 8003f10:	6a39      	ldr	r1, [r7, #32]
 8003f12:	68f8      	ldr	r0, [r7, #12]
 8003f14:	f000 fe5e 	bl	8004bd4 <I2C_WaitOnTXEFlagUntilTimeout>
 8003f18:	4603      	mov	r3, r0
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d00d      	beq.n	8003f3a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f22:	2b04      	cmp	r3, #4
 8003f24:	d107      	bne.n	8003f36 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	681a      	ldr	r2, [r3, #0]
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003f34:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003f36:	2301      	movs	r3, #1
 8003f38:	e06b      	b.n	8004012 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f3e:	781a      	ldrb	r2, [r3, #0]
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f4a:	1c5a      	adds	r2, r3, #1
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f54:	b29b      	uxth	r3, r3
 8003f56:	3b01      	subs	r3, #1
 8003f58:	b29a      	uxth	r2, r3
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f62:	3b01      	subs	r3, #1
 8003f64:	b29a      	uxth	r2, r3
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	695b      	ldr	r3, [r3, #20]
 8003f70:	f003 0304 	and.w	r3, r3, #4
 8003f74:	2b04      	cmp	r3, #4
 8003f76:	d11b      	bne.n	8003fb0 <HAL_I2C_Master_Transmit+0x188>
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d017      	beq.n	8003fb0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f84:	781a      	ldrb	r2, [r3, #0]
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f90:	1c5a      	adds	r2, r3, #1
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f9a:	b29b      	uxth	r3, r3
 8003f9c:	3b01      	subs	r3, #1
 8003f9e:	b29a      	uxth	r2, r3
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003fa8:	3b01      	subs	r3, #1
 8003faa:	b29a      	uxth	r2, r3
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003fb0:	697a      	ldr	r2, [r7, #20]
 8003fb2:	6a39      	ldr	r1, [r7, #32]
 8003fb4:	68f8      	ldr	r0, [r7, #12]
 8003fb6:	f000 fe4e 	bl	8004c56 <I2C_WaitOnBTFFlagUntilTimeout>
 8003fba:	4603      	mov	r3, r0
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d00d      	beq.n	8003fdc <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fc4:	2b04      	cmp	r3, #4
 8003fc6:	d107      	bne.n	8003fd8 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	681a      	ldr	r2, [r3, #0]
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003fd6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003fd8:	2301      	movs	r3, #1
 8003fda:	e01a      	b.n	8004012 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d194      	bne.n	8003f0e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	681a      	ldr	r2, [r3, #0]
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ff2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	2220      	movs	r2, #32
 8003ff8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	2200      	movs	r2, #0
 8004000:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	2200      	movs	r2, #0
 8004008:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800400c:	2300      	movs	r3, #0
 800400e:	e000      	b.n	8004012 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004010:	2302      	movs	r3, #2
  }
}
 8004012:	4618      	mov	r0, r3
 8004014:	3718      	adds	r7, #24
 8004016:	46bd      	mov	sp, r7
 8004018:	bd80      	pop	{r7, pc}
 800401a:	bf00      	nop
 800401c:	00100002 	.word	0x00100002
 8004020:	ffff0000 	.word	0xffff0000

08004024 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004024:	b580      	push	{r7, lr}
 8004026:	b08c      	sub	sp, #48	; 0x30
 8004028:	af02      	add	r7, sp, #8
 800402a:	60f8      	str	r0, [r7, #12]
 800402c:	607a      	str	r2, [r7, #4]
 800402e:	461a      	mov	r2, r3
 8004030:	460b      	mov	r3, r1
 8004032:	817b      	strh	r3, [r7, #10]
 8004034:	4613      	mov	r3, r2
 8004036:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004038:	f7fe faa8 	bl	800258c <HAL_GetTick>
 800403c:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004044:	b2db      	uxtb	r3, r3
 8004046:	2b20      	cmp	r3, #32
 8004048:	f040 820b 	bne.w	8004462 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800404c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800404e:	9300      	str	r3, [sp, #0]
 8004050:	2319      	movs	r3, #25
 8004052:	2201      	movs	r2, #1
 8004054:	497c      	ldr	r1, [pc, #496]	; (8004248 <HAL_I2C_Master_Receive+0x224>)
 8004056:	68f8      	ldr	r0, [r7, #12]
 8004058:	f000 fce6 	bl	8004a28 <I2C_WaitOnFlagUntilTimeout>
 800405c:	4603      	mov	r3, r0
 800405e:	2b00      	cmp	r3, #0
 8004060:	d001      	beq.n	8004066 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8004062:	2302      	movs	r3, #2
 8004064:	e1fe      	b.n	8004464 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800406c:	2b01      	cmp	r3, #1
 800406e:	d101      	bne.n	8004074 <HAL_I2C_Master_Receive+0x50>
 8004070:	2302      	movs	r3, #2
 8004072:	e1f7      	b.n	8004464 <HAL_I2C_Master_Receive+0x440>
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	2201      	movs	r2, #1
 8004078:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f003 0301 	and.w	r3, r3, #1
 8004086:	2b01      	cmp	r3, #1
 8004088:	d007      	beq.n	800409a <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	681a      	ldr	r2, [r3, #0]
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f042 0201 	orr.w	r2, r2, #1
 8004098:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	681a      	ldr	r2, [r3, #0]
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80040a8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	2222      	movs	r2, #34	; 0x22
 80040ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	2210      	movs	r2, #16
 80040b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	2200      	movs	r2, #0
 80040be:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	687a      	ldr	r2, [r7, #4]
 80040c4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	893a      	ldrh	r2, [r7, #8]
 80040ca:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040d0:	b29a      	uxth	r2, r3
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	4a5c      	ldr	r2, [pc, #368]	; (800424c <HAL_I2C_Master_Receive+0x228>)
 80040da:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80040dc:	8979      	ldrh	r1, [r7, #10]
 80040de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040e0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80040e2:	68f8      	ldr	r0, [r7, #12]
 80040e4:	f000 fb40 	bl	8004768 <I2C_MasterRequestRead>
 80040e8:	4603      	mov	r3, r0
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d001      	beq.n	80040f2 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80040ee:	2301      	movs	r3, #1
 80040f0:	e1b8      	b.n	8004464 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d113      	bne.n	8004122 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80040fa:	2300      	movs	r3, #0
 80040fc:	623b      	str	r3, [r7, #32]
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	695b      	ldr	r3, [r3, #20]
 8004104:	623b      	str	r3, [r7, #32]
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	699b      	ldr	r3, [r3, #24]
 800410c:	623b      	str	r3, [r7, #32]
 800410e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	681a      	ldr	r2, [r3, #0]
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800411e:	601a      	str	r2, [r3, #0]
 8004120:	e18c      	b.n	800443c <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004126:	2b01      	cmp	r3, #1
 8004128:	d11b      	bne.n	8004162 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	681a      	ldr	r2, [r3, #0]
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004138:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800413a:	2300      	movs	r3, #0
 800413c:	61fb      	str	r3, [r7, #28]
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	695b      	ldr	r3, [r3, #20]
 8004144:	61fb      	str	r3, [r7, #28]
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	699b      	ldr	r3, [r3, #24]
 800414c:	61fb      	str	r3, [r7, #28]
 800414e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	681a      	ldr	r2, [r3, #0]
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800415e:	601a      	str	r2, [r3, #0]
 8004160:	e16c      	b.n	800443c <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004166:	2b02      	cmp	r3, #2
 8004168:	d11b      	bne.n	80041a2 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	681a      	ldr	r2, [r3, #0]
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004178:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	681a      	ldr	r2, [r3, #0]
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004188:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800418a:	2300      	movs	r3, #0
 800418c:	61bb      	str	r3, [r7, #24]
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	695b      	ldr	r3, [r3, #20]
 8004194:	61bb      	str	r3, [r7, #24]
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	699b      	ldr	r3, [r3, #24]
 800419c:	61bb      	str	r3, [r7, #24]
 800419e:	69bb      	ldr	r3, [r7, #24]
 80041a0:	e14c      	b.n	800443c <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	681a      	ldr	r2, [r3, #0]
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80041b0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80041b2:	2300      	movs	r3, #0
 80041b4:	617b      	str	r3, [r7, #20]
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	695b      	ldr	r3, [r3, #20]
 80041bc:	617b      	str	r3, [r7, #20]
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	699b      	ldr	r3, [r3, #24]
 80041c4:	617b      	str	r3, [r7, #20]
 80041c6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80041c8:	e138      	b.n	800443c <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80041ce:	2b03      	cmp	r3, #3
 80041d0:	f200 80f1 	bhi.w	80043b6 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80041d8:	2b01      	cmp	r3, #1
 80041da:	d123      	bne.n	8004224 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80041dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80041de:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80041e0:	68f8      	ldr	r0, [r7, #12]
 80041e2:	f000 fd79 	bl	8004cd8 <I2C_WaitOnRXNEFlagUntilTimeout>
 80041e6:	4603      	mov	r3, r0
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d001      	beq.n	80041f0 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80041ec:	2301      	movs	r3, #1
 80041ee:	e139      	b.n	8004464 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	691a      	ldr	r2, [r3, #16]
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041fa:	b2d2      	uxtb	r2, r2
 80041fc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004202:	1c5a      	adds	r2, r3, #1
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800420c:	3b01      	subs	r3, #1
 800420e:	b29a      	uxth	r2, r3
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004218:	b29b      	uxth	r3, r3
 800421a:	3b01      	subs	r3, #1
 800421c:	b29a      	uxth	r2, r3
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004222:	e10b      	b.n	800443c <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004228:	2b02      	cmp	r3, #2
 800422a:	d14e      	bne.n	80042ca <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800422c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800422e:	9300      	str	r3, [sp, #0]
 8004230:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004232:	2200      	movs	r2, #0
 8004234:	4906      	ldr	r1, [pc, #24]	; (8004250 <HAL_I2C_Master_Receive+0x22c>)
 8004236:	68f8      	ldr	r0, [r7, #12]
 8004238:	f000 fbf6 	bl	8004a28 <I2C_WaitOnFlagUntilTimeout>
 800423c:	4603      	mov	r3, r0
 800423e:	2b00      	cmp	r3, #0
 8004240:	d008      	beq.n	8004254 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8004242:	2301      	movs	r3, #1
 8004244:	e10e      	b.n	8004464 <HAL_I2C_Master_Receive+0x440>
 8004246:	bf00      	nop
 8004248:	00100002 	.word	0x00100002
 800424c:	ffff0000 	.word	0xffff0000
 8004250:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	681a      	ldr	r2, [r3, #0]
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004262:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	691a      	ldr	r2, [r3, #16]
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800426e:	b2d2      	uxtb	r2, r2
 8004270:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004276:	1c5a      	adds	r2, r3, #1
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004280:	3b01      	subs	r3, #1
 8004282:	b29a      	uxth	r2, r3
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800428c:	b29b      	uxth	r3, r3
 800428e:	3b01      	subs	r3, #1
 8004290:	b29a      	uxth	r2, r3
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	691a      	ldr	r2, [r3, #16]
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042a0:	b2d2      	uxtb	r2, r2
 80042a2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042a8:	1c5a      	adds	r2, r3, #1
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042b2:	3b01      	subs	r3, #1
 80042b4:	b29a      	uxth	r2, r3
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042be:	b29b      	uxth	r3, r3
 80042c0:	3b01      	subs	r3, #1
 80042c2:	b29a      	uxth	r2, r3
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80042c8:	e0b8      	b.n	800443c <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80042ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042cc:	9300      	str	r3, [sp, #0]
 80042ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042d0:	2200      	movs	r2, #0
 80042d2:	4966      	ldr	r1, [pc, #408]	; (800446c <HAL_I2C_Master_Receive+0x448>)
 80042d4:	68f8      	ldr	r0, [r7, #12]
 80042d6:	f000 fba7 	bl	8004a28 <I2C_WaitOnFlagUntilTimeout>
 80042da:	4603      	mov	r3, r0
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d001      	beq.n	80042e4 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80042e0:	2301      	movs	r3, #1
 80042e2:	e0bf      	b.n	8004464 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	681a      	ldr	r2, [r3, #0]
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80042f2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	691a      	ldr	r2, [r3, #16]
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042fe:	b2d2      	uxtb	r2, r2
 8004300:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004306:	1c5a      	adds	r2, r3, #1
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004310:	3b01      	subs	r3, #1
 8004312:	b29a      	uxth	r2, r3
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800431c:	b29b      	uxth	r3, r3
 800431e:	3b01      	subs	r3, #1
 8004320:	b29a      	uxth	r2, r3
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004326:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004328:	9300      	str	r3, [sp, #0]
 800432a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800432c:	2200      	movs	r2, #0
 800432e:	494f      	ldr	r1, [pc, #316]	; (800446c <HAL_I2C_Master_Receive+0x448>)
 8004330:	68f8      	ldr	r0, [r7, #12]
 8004332:	f000 fb79 	bl	8004a28 <I2C_WaitOnFlagUntilTimeout>
 8004336:	4603      	mov	r3, r0
 8004338:	2b00      	cmp	r3, #0
 800433a:	d001      	beq.n	8004340 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 800433c:	2301      	movs	r3, #1
 800433e:	e091      	b.n	8004464 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	681a      	ldr	r2, [r3, #0]
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800434e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	691a      	ldr	r2, [r3, #16]
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800435a:	b2d2      	uxtb	r2, r2
 800435c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004362:	1c5a      	adds	r2, r3, #1
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800436c:	3b01      	subs	r3, #1
 800436e:	b29a      	uxth	r2, r3
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004378:	b29b      	uxth	r3, r3
 800437a:	3b01      	subs	r3, #1
 800437c:	b29a      	uxth	r2, r3
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	691a      	ldr	r2, [r3, #16]
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800438c:	b2d2      	uxtb	r2, r2
 800438e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004394:	1c5a      	adds	r2, r3, #1
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800439e:	3b01      	subs	r3, #1
 80043a0:	b29a      	uxth	r2, r3
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043aa:	b29b      	uxth	r3, r3
 80043ac:	3b01      	subs	r3, #1
 80043ae:	b29a      	uxth	r2, r3
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80043b4:	e042      	b.n	800443c <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80043b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80043b8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80043ba:	68f8      	ldr	r0, [r7, #12]
 80043bc:	f000 fc8c 	bl	8004cd8 <I2C_WaitOnRXNEFlagUntilTimeout>
 80043c0:	4603      	mov	r3, r0
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d001      	beq.n	80043ca <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80043c6:	2301      	movs	r3, #1
 80043c8:	e04c      	b.n	8004464 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	691a      	ldr	r2, [r3, #16]
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043d4:	b2d2      	uxtb	r2, r2
 80043d6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043dc:	1c5a      	adds	r2, r3, #1
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043e6:	3b01      	subs	r3, #1
 80043e8:	b29a      	uxth	r2, r3
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043f2:	b29b      	uxth	r3, r3
 80043f4:	3b01      	subs	r3, #1
 80043f6:	b29a      	uxth	r2, r3
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	695b      	ldr	r3, [r3, #20]
 8004402:	f003 0304 	and.w	r3, r3, #4
 8004406:	2b04      	cmp	r3, #4
 8004408:	d118      	bne.n	800443c <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	691a      	ldr	r2, [r3, #16]
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004414:	b2d2      	uxtb	r2, r2
 8004416:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800441c:	1c5a      	adds	r2, r3, #1
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004426:	3b01      	subs	r3, #1
 8004428:	b29a      	uxth	r2, r3
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004432:	b29b      	uxth	r3, r3
 8004434:	3b01      	subs	r3, #1
 8004436:	b29a      	uxth	r2, r3
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004440:	2b00      	cmp	r3, #0
 8004442:	f47f aec2 	bne.w	80041ca <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	2220      	movs	r2, #32
 800444a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	2200      	movs	r2, #0
 8004452:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	2200      	movs	r2, #0
 800445a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800445e:	2300      	movs	r3, #0
 8004460:	e000      	b.n	8004464 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8004462:	2302      	movs	r3, #2
  }
}
 8004464:	4618      	mov	r0, r3
 8004466:	3728      	adds	r7, #40	; 0x28
 8004468:	46bd      	mov	sp, r7
 800446a:	bd80      	pop	{r7, pc}
 800446c:	00010004 	.word	0x00010004

08004470 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004470:	b580      	push	{r7, lr}
 8004472:	b088      	sub	sp, #32
 8004474:	af02      	add	r7, sp, #8
 8004476:	60f8      	str	r0, [r7, #12]
 8004478:	4608      	mov	r0, r1
 800447a:	4611      	mov	r1, r2
 800447c:	461a      	mov	r2, r3
 800447e:	4603      	mov	r3, r0
 8004480:	817b      	strh	r3, [r7, #10]
 8004482:	460b      	mov	r3, r1
 8004484:	813b      	strh	r3, [r7, #8]
 8004486:	4613      	mov	r3, r2
 8004488:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800448a:	f7fe f87f 	bl	800258c <HAL_GetTick>
 800448e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004496:	b2db      	uxtb	r3, r3
 8004498:	2b20      	cmp	r3, #32
 800449a:	f040 80d9 	bne.w	8004650 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800449e:	697b      	ldr	r3, [r7, #20]
 80044a0:	9300      	str	r3, [sp, #0]
 80044a2:	2319      	movs	r3, #25
 80044a4:	2201      	movs	r2, #1
 80044a6:	496d      	ldr	r1, [pc, #436]	; (800465c <HAL_I2C_Mem_Write+0x1ec>)
 80044a8:	68f8      	ldr	r0, [r7, #12]
 80044aa:	f000 fabd 	bl	8004a28 <I2C_WaitOnFlagUntilTimeout>
 80044ae:	4603      	mov	r3, r0
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d001      	beq.n	80044b8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80044b4:	2302      	movs	r3, #2
 80044b6:	e0cc      	b.n	8004652 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80044be:	2b01      	cmp	r3, #1
 80044c0:	d101      	bne.n	80044c6 <HAL_I2C_Mem_Write+0x56>
 80044c2:	2302      	movs	r3, #2
 80044c4:	e0c5      	b.n	8004652 <HAL_I2C_Mem_Write+0x1e2>
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	2201      	movs	r2, #1
 80044ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f003 0301 	and.w	r3, r3, #1
 80044d8:	2b01      	cmp	r3, #1
 80044da:	d007      	beq.n	80044ec <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	681a      	ldr	r2, [r3, #0]
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f042 0201 	orr.w	r2, r2, #1
 80044ea:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	681a      	ldr	r2, [r3, #0]
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80044fa:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	2221      	movs	r2, #33	; 0x21
 8004500:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	2240      	movs	r2, #64	; 0x40
 8004508:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	2200      	movs	r2, #0
 8004510:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	6a3a      	ldr	r2, [r7, #32]
 8004516:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800451c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004522:	b29a      	uxth	r2, r3
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	4a4d      	ldr	r2, [pc, #308]	; (8004660 <HAL_I2C_Mem_Write+0x1f0>)
 800452c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800452e:	88f8      	ldrh	r0, [r7, #6]
 8004530:	893a      	ldrh	r2, [r7, #8]
 8004532:	8979      	ldrh	r1, [r7, #10]
 8004534:	697b      	ldr	r3, [r7, #20]
 8004536:	9301      	str	r3, [sp, #4]
 8004538:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800453a:	9300      	str	r3, [sp, #0]
 800453c:	4603      	mov	r3, r0
 800453e:	68f8      	ldr	r0, [r7, #12]
 8004540:	f000 f9de 	bl	8004900 <I2C_RequestMemoryWrite>
 8004544:	4603      	mov	r3, r0
 8004546:	2b00      	cmp	r3, #0
 8004548:	d052      	beq.n	80045f0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800454a:	2301      	movs	r3, #1
 800454c:	e081      	b.n	8004652 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800454e:	697a      	ldr	r2, [r7, #20]
 8004550:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004552:	68f8      	ldr	r0, [r7, #12]
 8004554:	f000 fb3e 	bl	8004bd4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004558:	4603      	mov	r3, r0
 800455a:	2b00      	cmp	r3, #0
 800455c:	d00d      	beq.n	800457a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004562:	2b04      	cmp	r3, #4
 8004564:	d107      	bne.n	8004576 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	681a      	ldr	r2, [r3, #0]
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004574:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004576:	2301      	movs	r3, #1
 8004578:	e06b      	b.n	8004652 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800457e:	781a      	ldrb	r2, [r3, #0]
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800458a:	1c5a      	adds	r2, r3, #1
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004594:	3b01      	subs	r3, #1
 8004596:	b29a      	uxth	r2, r3
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045a0:	b29b      	uxth	r3, r3
 80045a2:	3b01      	subs	r3, #1
 80045a4:	b29a      	uxth	r2, r3
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	695b      	ldr	r3, [r3, #20]
 80045b0:	f003 0304 	and.w	r3, r3, #4
 80045b4:	2b04      	cmp	r3, #4
 80045b6:	d11b      	bne.n	80045f0 <HAL_I2C_Mem_Write+0x180>
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d017      	beq.n	80045f0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045c4:	781a      	ldrb	r2, [r3, #0]
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045d0:	1c5a      	adds	r2, r3, #1
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80045da:	3b01      	subs	r3, #1
 80045dc:	b29a      	uxth	r2, r3
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045e6:	b29b      	uxth	r3, r3
 80045e8:	3b01      	subs	r3, #1
 80045ea:	b29a      	uxth	r2, r3
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d1aa      	bne.n	800454e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80045f8:	697a      	ldr	r2, [r7, #20]
 80045fa:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80045fc:	68f8      	ldr	r0, [r7, #12]
 80045fe:	f000 fb2a 	bl	8004c56 <I2C_WaitOnBTFFlagUntilTimeout>
 8004602:	4603      	mov	r3, r0
 8004604:	2b00      	cmp	r3, #0
 8004606:	d00d      	beq.n	8004624 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800460c:	2b04      	cmp	r3, #4
 800460e:	d107      	bne.n	8004620 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	681a      	ldr	r2, [r3, #0]
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800461e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004620:	2301      	movs	r3, #1
 8004622:	e016      	b.n	8004652 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	681a      	ldr	r2, [r3, #0]
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004632:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	2220      	movs	r2, #32
 8004638:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	2200      	movs	r2, #0
 8004640:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	2200      	movs	r2, #0
 8004648:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800464c:	2300      	movs	r3, #0
 800464e:	e000      	b.n	8004652 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004650:	2302      	movs	r3, #2
  }
}
 8004652:	4618      	mov	r0, r3
 8004654:	3718      	adds	r7, #24
 8004656:	46bd      	mov	sp, r7
 8004658:	bd80      	pop	{r7, pc}
 800465a:	bf00      	nop
 800465c:	00100002 	.word	0x00100002
 8004660:	ffff0000 	.word	0xffff0000

08004664 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004664:	b580      	push	{r7, lr}
 8004666:	b088      	sub	sp, #32
 8004668:	af02      	add	r7, sp, #8
 800466a:	60f8      	str	r0, [r7, #12]
 800466c:	607a      	str	r2, [r7, #4]
 800466e:	603b      	str	r3, [r7, #0]
 8004670:	460b      	mov	r3, r1
 8004672:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004678:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800467a:	697b      	ldr	r3, [r7, #20]
 800467c:	2b08      	cmp	r3, #8
 800467e:	d006      	beq.n	800468e <I2C_MasterRequestWrite+0x2a>
 8004680:	697b      	ldr	r3, [r7, #20]
 8004682:	2b01      	cmp	r3, #1
 8004684:	d003      	beq.n	800468e <I2C_MasterRequestWrite+0x2a>
 8004686:	697b      	ldr	r3, [r7, #20]
 8004688:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800468c:	d108      	bne.n	80046a0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	681a      	ldr	r2, [r3, #0]
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800469c:	601a      	str	r2, [r3, #0]
 800469e:	e00b      	b.n	80046b8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046a4:	2b12      	cmp	r3, #18
 80046a6:	d107      	bne.n	80046b8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	681a      	ldr	r2, [r3, #0]
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80046b6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80046b8:	683b      	ldr	r3, [r7, #0]
 80046ba:	9300      	str	r3, [sp, #0]
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	2200      	movs	r2, #0
 80046c0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80046c4:	68f8      	ldr	r0, [r7, #12]
 80046c6:	f000 f9af 	bl	8004a28 <I2C_WaitOnFlagUntilTimeout>
 80046ca:	4603      	mov	r3, r0
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d00c      	beq.n	80046ea <I2C_MasterRequestWrite+0x86>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d003      	beq.n	80046e6 <I2C_MasterRequestWrite+0x82>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80046e4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80046e6:	2303      	movs	r3, #3
 80046e8:	e035      	b.n	8004756 <I2C_MasterRequestWrite+0xf2>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	691b      	ldr	r3, [r3, #16]
 80046ee:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80046f2:	d108      	bne.n	8004706 <I2C_MasterRequestWrite+0xa2>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80046f4:	897b      	ldrh	r3, [r7, #10]
 80046f6:	b2db      	uxtb	r3, r3
 80046f8:	461a      	mov	r2, r3
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004702:	611a      	str	r2, [r3, #16]
 8004704:	e01b      	b.n	800473e <I2C_MasterRequestWrite+0xda>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004706:	897b      	ldrh	r3, [r7, #10]
 8004708:	11db      	asrs	r3, r3, #7
 800470a:	b2db      	uxtb	r3, r3
 800470c:	f003 0306 	and.w	r3, r3, #6
 8004710:	b2db      	uxtb	r3, r3
 8004712:	f063 030f 	orn	r3, r3, #15
 8004716:	b2da      	uxtb	r2, r3
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800471e:	683b      	ldr	r3, [r7, #0]
 8004720:	687a      	ldr	r2, [r7, #4]
 8004722:	490f      	ldr	r1, [pc, #60]	; (8004760 <I2C_MasterRequestWrite+0xfc>)
 8004724:	68f8      	ldr	r0, [r7, #12]
 8004726:	f000 f9d6 	bl	8004ad6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800472a:	4603      	mov	r3, r0
 800472c:	2b00      	cmp	r3, #0
 800472e:	d001      	beq.n	8004734 <I2C_MasterRequestWrite+0xd0>
    {
      return HAL_ERROR;
 8004730:	2301      	movs	r3, #1
 8004732:	e010      	b.n	8004756 <I2C_MasterRequestWrite+0xf2>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004734:	897b      	ldrh	r3, [r7, #10]
 8004736:	b2da      	uxtb	r2, r3
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800473e:	683b      	ldr	r3, [r7, #0]
 8004740:	687a      	ldr	r2, [r7, #4]
 8004742:	4908      	ldr	r1, [pc, #32]	; (8004764 <I2C_MasterRequestWrite+0x100>)
 8004744:	68f8      	ldr	r0, [r7, #12]
 8004746:	f000 f9c6 	bl	8004ad6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800474a:	4603      	mov	r3, r0
 800474c:	2b00      	cmp	r3, #0
 800474e:	d001      	beq.n	8004754 <I2C_MasterRequestWrite+0xf0>
  {
    return HAL_ERROR;
 8004750:	2301      	movs	r3, #1
 8004752:	e000      	b.n	8004756 <I2C_MasterRequestWrite+0xf2>
  }

  return HAL_OK;
 8004754:	2300      	movs	r3, #0
}
 8004756:	4618      	mov	r0, r3
 8004758:	3718      	adds	r7, #24
 800475a:	46bd      	mov	sp, r7
 800475c:	bd80      	pop	{r7, pc}
 800475e:	bf00      	nop
 8004760:	00010008 	.word	0x00010008
 8004764:	00010002 	.word	0x00010002

08004768 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004768:	b580      	push	{r7, lr}
 800476a:	b088      	sub	sp, #32
 800476c:	af02      	add	r7, sp, #8
 800476e:	60f8      	str	r0, [r7, #12]
 8004770:	607a      	str	r2, [r7, #4]
 8004772:	603b      	str	r3, [r7, #0]
 8004774:	460b      	mov	r3, r1
 8004776:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800477c:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	681a      	ldr	r2, [r3, #0]
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800478c:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800478e:	697b      	ldr	r3, [r7, #20]
 8004790:	2b08      	cmp	r3, #8
 8004792:	d006      	beq.n	80047a2 <I2C_MasterRequestRead+0x3a>
 8004794:	697b      	ldr	r3, [r7, #20]
 8004796:	2b01      	cmp	r3, #1
 8004798:	d003      	beq.n	80047a2 <I2C_MasterRequestRead+0x3a>
 800479a:	697b      	ldr	r3, [r7, #20]
 800479c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80047a0:	d108      	bne.n	80047b4 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	681a      	ldr	r2, [r3, #0]
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80047b0:	601a      	str	r2, [r3, #0]
 80047b2:	e00b      	b.n	80047cc <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047b8:	2b11      	cmp	r3, #17
 80047ba:	d107      	bne.n	80047cc <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	681a      	ldr	r2, [r3, #0]
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80047ca:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80047cc:	683b      	ldr	r3, [r7, #0]
 80047ce:	9300      	str	r3, [sp, #0]
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	2200      	movs	r2, #0
 80047d4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80047d8:	68f8      	ldr	r0, [r7, #12]
 80047da:	f000 f925 	bl	8004a28 <I2C_WaitOnFlagUntilTimeout>
 80047de:	4603      	mov	r3, r0
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d00c      	beq.n	80047fe <I2C_MasterRequestRead+0x96>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d003      	beq.n	80047fa <I2C_MasterRequestRead+0x92>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80047f8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80047fa:	2303      	movs	r3, #3
 80047fc:	e078      	b.n	80048f0 <I2C_MasterRequestRead+0x188>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	691b      	ldr	r3, [r3, #16]
 8004802:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004806:	d108      	bne.n	800481a <I2C_MasterRequestRead+0xb2>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004808:	897b      	ldrh	r3, [r7, #10]
 800480a:	b2db      	uxtb	r3, r3
 800480c:	f043 0301 	orr.w	r3, r3, #1
 8004810:	b2da      	uxtb	r2, r3
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	611a      	str	r2, [r3, #16]
 8004818:	e05e      	b.n	80048d8 <I2C_MasterRequestRead+0x170>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800481a:	897b      	ldrh	r3, [r7, #10]
 800481c:	11db      	asrs	r3, r3, #7
 800481e:	b2db      	uxtb	r3, r3
 8004820:	f003 0306 	and.w	r3, r3, #6
 8004824:	b2db      	uxtb	r3, r3
 8004826:	f063 030f 	orn	r3, r3, #15
 800482a:	b2da      	uxtb	r2, r3
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004832:	683b      	ldr	r3, [r7, #0]
 8004834:	687a      	ldr	r2, [r7, #4]
 8004836:	4930      	ldr	r1, [pc, #192]	; (80048f8 <I2C_MasterRequestRead+0x190>)
 8004838:	68f8      	ldr	r0, [r7, #12]
 800483a:	f000 f94c 	bl	8004ad6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800483e:	4603      	mov	r3, r0
 8004840:	2b00      	cmp	r3, #0
 8004842:	d001      	beq.n	8004848 <I2C_MasterRequestRead+0xe0>
    {
      return HAL_ERROR;
 8004844:	2301      	movs	r3, #1
 8004846:	e053      	b.n	80048f0 <I2C_MasterRequestRead+0x188>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004848:	897b      	ldrh	r3, [r7, #10]
 800484a:	b2da      	uxtb	r2, r3
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004852:	683b      	ldr	r3, [r7, #0]
 8004854:	687a      	ldr	r2, [r7, #4]
 8004856:	4929      	ldr	r1, [pc, #164]	; (80048fc <I2C_MasterRequestRead+0x194>)
 8004858:	68f8      	ldr	r0, [r7, #12]
 800485a:	f000 f93c 	bl	8004ad6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800485e:	4603      	mov	r3, r0
 8004860:	2b00      	cmp	r3, #0
 8004862:	d001      	beq.n	8004868 <I2C_MasterRequestRead+0x100>
    {
      return HAL_ERROR;
 8004864:	2301      	movs	r3, #1
 8004866:	e043      	b.n	80048f0 <I2C_MasterRequestRead+0x188>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004868:	2300      	movs	r3, #0
 800486a:	613b      	str	r3, [r7, #16]
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	695b      	ldr	r3, [r3, #20]
 8004872:	613b      	str	r3, [r7, #16]
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	699b      	ldr	r3, [r3, #24]
 800487a:	613b      	str	r3, [r7, #16]
 800487c:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	681a      	ldr	r2, [r3, #0]
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800488c:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800488e:	683b      	ldr	r3, [r7, #0]
 8004890:	9300      	str	r3, [sp, #0]
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	2200      	movs	r2, #0
 8004896:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800489a:	68f8      	ldr	r0, [r7, #12]
 800489c:	f000 f8c4 	bl	8004a28 <I2C_WaitOnFlagUntilTimeout>
 80048a0:	4603      	mov	r3, r0
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d00c      	beq.n	80048c0 <I2C_MasterRequestRead+0x158>
    {
      if (hi2c->Instance->CR1 & I2C_CR1_START)
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d003      	beq.n	80048bc <I2C_MasterRequestRead+0x154>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80048ba:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 80048bc:	2303      	movs	r3, #3
 80048be:	e017      	b.n	80048f0 <I2C_MasterRequestRead+0x188>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80048c0:	897b      	ldrh	r3, [r7, #10]
 80048c2:	11db      	asrs	r3, r3, #7
 80048c4:	b2db      	uxtb	r3, r3
 80048c6:	f003 0306 	and.w	r3, r3, #6
 80048ca:	b2db      	uxtb	r3, r3
 80048cc:	f063 030e 	orn	r3, r3, #14
 80048d0:	b2da      	uxtb	r2, r3
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80048d8:	683b      	ldr	r3, [r7, #0]
 80048da:	687a      	ldr	r2, [r7, #4]
 80048dc:	4907      	ldr	r1, [pc, #28]	; (80048fc <I2C_MasterRequestRead+0x194>)
 80048de:	68f8      	ldr	r0, [r7, #12]
 80048e0:	f000 f8f9 	bl	8004ad6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80048e4:	4603      	mov	r3, r0
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d001      	beq.n	80048ee <I2C_MasterRequestRead+0x186>
  {
    return HAL_ERROR;
 80048ea:	2301      	movs	r3, #1
 80048ec:	e000      	b.n	80048f0 <I2C_MasterRequestRead+0x188>
  }

  return HAL_OK;
 80048ee:	2300      	movs	r3, #0
}
 80048f0:	4618      	mov	r0, r3
 80048f2:	3718      	adds	r7, #24
 80048f4:	46bd      	mov	sp, r7
 80048f6:	bd80      	pop	{r7, pc}
 80048f8:	00010008 	.word	0x00010008
 80048fc:	00010002 	.word	0x00010002

08004900 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004900:	b580      	push	{r7, lr}
 8004902:	b088      	sub	sp, #32
 8004904:	af02      	add	r7, sp, #8
 8004906:	60f8      	str	r0, [r7, #12]
 8004908:	4608      	mov	r0, r1
 800490a:	4611      	mov	r1, r2
 800490c:	461a      	mov	r2, r3
 800490e:	4603      	mov	r3, r0
 8004910:	817b      	strh	r3, [r7, #10]
 8004912:	460b      	mov	r3, r1
 8004914:	813b      	strh	r3, [r7, #8]
 8004916:	4613      	mov	r3, r2
 8004918:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	681a      	ldr	r2, [r3, #0]
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004928:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800492a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800492c:	9300      	str	r3, [sp, #0]
 800492e:	6a3b      	ldr	r3, [r7, #32]
 8004930:	2200      	movs	r2, #0
 8004932:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004936:	68f8      	ldr	r0, [r7, #12]
 8004938:	f000 f876 	bl	8004a28 <I2C_WaitOnFlagUntilTimeout>
 800493c:	4603      	mov	r3, r0
 800493e:	2b00      	cmp	r3, #0
 8004940:	d00c      	beq.n	800495c <I2C_RequestMemoryWrite+0x5c>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800494c:	2b00      	cmp	r3, #0
 800494e:	d003      	beq.n	8004958 <I2C_RequestMemoryWrite+0x58>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004956:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004958:	2303      	movs	r3, #3
 800495a:	e05f      	b.n	8004a1c <I2C_RequestMemoryWrite+0x11c>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800495c:	897b      	ldrh	r3, [r7, #10]
 800495e:	b2db      	uxtb	r3, r3
 8004960:	461a      	mov	r2, r3
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800496a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800496c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800496e:	6a3a      	ldr	r2, [r7, #32]
 8004970:	492c      	ldr	r1, [pc, #176]	; (8004a24 <I2C_RequestMemoryWrite+0x124>)
 8004972:	68f8      	ldr	r0, [r7, #12]
 8004974:	f000 f8af 	bl	8004ad6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004978:	4603      	mov	r3, r0
 800497a:	2b00      	cmp	r3, #0
 800497c:	d001      	beq.n	8004982 <I2C_RequestMemoryWrite+0x82>
  {
    return HAL_ERROR;
 800497e:	2301      	movs	r3, #1
 8004980:	e04c      	b.n	8004a1c <I2C_RequestMemoryWrite+0x11c>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004982:	2300      	movs	r3, #0
 8004984:	617b      	str	r3, [r7, #20]
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	695b      	ldr	r3, [r3, #20]
 800498c:	617b      	str	r3, [r7, #20]
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	699b      	ldr	r3, [r3, #24]
 8004994:	617b      	str	r3, [r7, #20]
 8004996:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004998:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800499a:	6a39      	ldr	r1, [r7, #32]
 800499c:	68f8      	ldr	r0, [r7, #12]
 800499e:	f000 f919 	bl	8004bd4 <I2C_WaitOnTXEFlagUntilTimeout>
 80049a2:	4603      	mov	r3, r0
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d00d      	beq.n	80049c4 <I2C_RequestMemoryWrite+0xc4>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049ac:	2b04      	cmp	r3, #4
 80049ae:	d107      	bne.n	80049c0 <I2C_RequestMemoryWrite+0xc0>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	681a      	ldr	r2, [r3, #0]
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80049be:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80049c0:	2301      	movs	r3, #1
 80049c2:	e02b      	b.n	8004a1c <I2C_RequestMemoryWrite+0x11c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80049c4:	88fb      	ldrh	r3, [r7, #6]
 80049c6:	2b01      	cmp	r3, #1
 80049c8:	d105      	bne.n	80049d6 <I2C_RequestMemoryWrite+0xd6>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80049ca:	893b      	ldrh	r3, [r7, #8]
 80049cc:	b2da      	uxtb	r2, r3
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	611a      	str	r2, [r3, #16]
 80049d4:	e021      	b.n	8004a1a <I2C_RequestMemoryWrite+0x11a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80049d6:	893b      	ldrh	r3, [r7, #8]
 80049d8:	0a1b      	lsrs	r3, r3, #8
 80049da:	b29b      	uxth	r3, r3
 80049dc:	b2da      	uxtb	r2, r3
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80049e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80049e6:	6a39      	ldr	r1, [r7, #32]
 80049e8:	68f8      	ldr	r0, [r7, #12]
 80049ea:	f000 f8f3 	bl	8004bd4 <I2C_WaitOnTXEFlagUntilTimeout>
 80049ee:	4603      	mov	r3, r0
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d00d      	beq.n	8004a10 <I2C_RequestMemoryWrite+0x110>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049f8:	2b04      	cmp	r3, #4
 80049fa:	d107      	bne.n	8004a0c <I2C_RequestMemoryWrite+0x10c>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	681a      	ldr	r2, [r3, #0]
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004a0a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004a0c:	2301      	movs	r3, #1
 8004a0e:	e005      	b.n	8004a1c <I2C_RequestMemoryWrite+0x11c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004a10:	893b      	ldrh	r3, [r7, #8]
 8004a12:	b2da      	uxtb	r2, r3
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004a1a:	2300      	movs	r3, #0
}
 8004a1c:	4618      	mov	r0, r3
 8004a1e:	3718      	adds	r7, #24
 8004a20:	46bd      	mov	sp, r7
 8004a22:	bd80      	pop	{r7, pc}
 8004a24:	00010002 	.word	0x00010002

08004a28 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004a28:	b580      	push	{r7, lr}
 8004a2a:	b084      	sub	sp, #16
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	60f8      	str	r0, [r7, #12]
 8004a30:	60b9      	str	r1, [r7, #8]
 8004a32:	603b      	str	r3, [r7, #0]
 8004a34:	4613      	mov	r3, r2
 8004a36:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004a38:	e025      	b.n	8004a86 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a3a:	683b      	ldr	r3, [r7, #0]
 8004a3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a40:	d021      	beq.n	8004a86 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a42:	f7fd fda3 	bl	800258c <HAL_GetTick>
 8004a46:	4602      	mov	r2, r0
 8004a48:	69bb      	ldr	r3, [r7, #24]
 8004a4a:	1ad3      	subs	r3, r2, r3
 8004a4c:	683a      	ldr	r2, [r7, #0]
 8004a4e:	429a      	cmp	r2, r3
 8004a50:	d302      	bcc.n	8004a58 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004a52:	683b      	ldr	r3, [r7, #0]
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d116      	bne.n	8004a86 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	2200      	movs	r2, #0
 8004a5c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	2220      	movs	r2, #32
 8004a62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	2200      	movs	r2, #0
 8004a6a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a72:	f043 0220 	orr.w	r2, r3, #32
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	2200      	movs	r2, #0
 8004a7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004a82:	2301      	movs	r3, #1
 8004a84:	e023      	b.n	8004ace <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004a86:	68bb      	ldr	r3, [r7, #8]
 8004a88:	0c1b      	lsrs	r3, r3, #16
 8004a8a:	b2db      	uxtb	r3, r3
 8004a8c:	2b01      	cmp	r3, #1
 8004a8e:	d10d      	bne.n	8004aac <I2C_WaitOnFlagUntilTimeout+0x84>
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	695b      	ldr	r3, [r3, #20]
 8004a96:	43da      	mvns	r2, r3
 8004a98:	68bb      	ldr	r3, [r7, #8]
 8004a9a:	4013      	ands	r3, r2
 8004a9c:	b29b      	uxth	r3, r3
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	bf0c      	ite	eq
 8004aa2:	2301      	moveq	r3, #1
 8004aa4:	2300      	movne	r3, #0
 8004aa6:	b2db      	uxtb	r3, r3
 8004aa8:	461a      	mov	r2, r3
 8004aaa:	e00c      	b.n	8004ac6 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	699b      	ldr	r3, [r3, #24]
 8004ab2:	43da      	mvns	r2, r3
 8004ab4:	68bb      	ldr	r3, [r7, #8]
 8004ab6:	4013      	ands	r3, r2
 8004ab8:	b29b      	uxth	r3, r3
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	bf0c      	ite	eq
 8004abe:	2301      	moveq	r3, #1
 8004ac0:	2300      	movne	r3, #0
 8004ac2:	b2db      	uxtb	r3, r3
 8004ac4:	461a      	mov	r2, r3
 8004ac6:	79fb      	ldrb	r3, [r7, #7]
 8004ac8:	429a      	cmp	r2, r3
 8004aca:	d0b6      	beq.n	8004a3a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004acc:	2300      	movs	r3, #0
}
 8004ace:	4618      	mov	r0, r3
 8004ad0:	3710      	adds	r7, #16
 8004ad2:	46bd      	mov	sp, r7
 8004ad4:	bd80      	pop	{r7, pc}

08004ad6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004ad6:	b580      	push	{r7, lr}
 8004ad8:	b084      	sub	sp, #16
 8004ada:	af00      	add	r7, sp, #0
 8004adc:	60f8      	str	r0, [r7, #12]
 8004ade:	60b9      	str	r1, [r7, #8]
 8004ae0:	607a      	str	r2, [r7, #4]
 8004ae2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004ae4:	e051      	b.n	8004b8a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	695b      	ldr	r3, [r3, #20]
 8004aec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004af0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004af4:	d123      	bne.n	8004b3e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	681a      	ldr	r2, [r3, #0]
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b04:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004b0e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	2200      	movs	r2, #0
 8004b14:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	2220      	movs	r2, #32
 8004b1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	2200      	movs	r2, #0
 8004b22:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b2a:	f043 0204 	orr.w	r2, r3, #4
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	2200      	movs	r2, #0
 8004b36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004b3a:	2301      	movs	r3, #1
 8004b3c:	e046      	b.n	8004bcc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b44:	d021      	beq.n	8004b8a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b46:	f7fd fd21 	bl	800258c <HAL_GetTick>
 8004b4a:	4602      	mov	r2, r0
 8004b4c:	683b      	ldr	r3, [r7, #0]
 8004b4e:	1ad3      	subs	r3, r2, r3
 8004b50:	687a      	ldr	r2, [r7, #4]
 8004b52:	429a      	cmp	r2, r3
 8004b54:	d302      	bcc.n	8004b5c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d116      	bne.n	8004b8a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	2200      	movs	r2, #0
 8004b60:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	2220      	movs	r2, #32
 8004b66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	2200      	movs	r2, #0
 8004b6e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b76:	f043 0220 	orr.w	r2, r3, #32
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	2200      	movs	r2, #0
 8004b82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004b86:	2301      	movs	r3, #1
 8004b88:	e020      	b.n	8004bcc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004b8a:	68bb      	ldr	r3, [r7, #8]
 8004b8c:	0c1b      	lsrs	r3, r3, #16
 8004b8e:	b2db      	uxtb	r3, r3
 8004b90:	2b01      	cmp	r3, #1
 8004b92:	d10c      	bne.n	8004bae <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	695b      	ldr	r3, [r3, #20]
 8004b9a:	43da      	mvns	r2, r3
 8004b9c:	68bb      	ldr	r3, [r7, #8]
 8004b9e:	4013      	ands	r3, r2
 8004ba0:	b29b      	uxth	r3, r3
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	bf14      	ite	ne
 8004ba6:	2301      	movne	r3, #1
 8004ba8:	2300      	moveq	r3, #0
 8004baa:	b2db      	uxtb	r3, r3
 8004bac:	e00b      	b.n	8004bc6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	699b      	ldr	r3, [r3, #24]
 8004bb4:	43da      	mvns	r2, r3
 8004bb6:	68bb      	ldr	r3, [r7, #8]
 8004bb8:	4013      	ands	r3, r2
 8004bba:	b29b      	uxth	r3, r3
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	bf14      	ite	ne
 8004bc0:	2301      	movne	r3, #1
 8004bc2:	2300      	moveq	r3, #0
 8004bc4:	b2db      	uxtb	r3, r3
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d18d      	bne.n	8004ae6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8004bca:	2300      	movs	r3, #0
}
 8004bcc:	4618      	mov	r0, r3
 8004bce:	3710      	adds	r7, #16
 8004bd0:	46bd      	mov	sp, r7
 8004bd2:	bd80      	pop	{r7, pc}

08004bd4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004bd4:	b580      	push	{r7, lr}
 8004bd6:	b084      	sub	sp, #16
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	60f8      	str	r0, [r7, #12]
 8004bdc:	60b9      	str	r1, [r7, #8]
 8004bde:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004be0:	e02d      	b.n	8004c3e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004be2:	68f8      	ldr	r0, [r7, #12]
 8004be4:	f000 f8ce 	bl	8004d84 <I2C_IsAcknowledgeFailed>
 8004be8:	4603      	mov	r3, r0
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d001      	beq.n	8004bf2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004bee:	2301      	movs	r3, #1
 8004bf0:	e02d      	b.n	8004c4e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004bf2:	68bb      	ldr	r3, [r7, #8]
 8004bf4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bf8:	d021      	beq.n	8004c3e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004bfa:	f7fd fcc7 	bl	800258c <HAL_GetTick>
 8004bfe:	4602      	mov	r2, r0
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	1ad3      	subs	r3, r2, r3
 8004c04:	68ba      	ldr	r2, [r7, #8]
 8004c06:	429a      	cmp	r2, r3
 8004c08:	d302      	bcc.n	8004c10 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004c0a:	68bb      	ldr	r3, [r7, #8]
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d116      	bne.n	8004c3e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	2200      	movs	r2, #0
 8004c14:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	2220      	movs	r2, #32
 8004c1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	2200      	movs	r2, #0
 8004c22:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c2a:	f043 0220 	orr.w	r2, r3, #32
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	2200      	movs	r2, #0
 8004c36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004c3a:	2301      	movs	r3, #1
 8004c3c:	e007      	b.n	8004c4e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	695b      	ldr	r3, [r3, #20]
 8004c44:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c48:	2b80      	cmp	r3, #128	; 0x80
 8004c4a:	d1ca      	bne.n	8004be2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004c4c:	2300      	movs	r3, #0
}
 8004c4e:	4618      	mov	r0, r3
 8004c50:	3710      	adds	r7, #16
 8004c52:	46bd      	mov	sp, r7
 8004c54:	bd80      	pop	{r7, pc}

08004c56 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004c56:	b580      	push	{r7, lr}
 8004c58:	b084      	sub	sp, #16
 8004c5a:	af00      	add	r7, sp, #0
 8004c5c:	60f8      	str	r0, [r7, #12]
 8004c5e:	60b9      	str	r1, [r7, #8]
 8004c60:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004c62:	e02d      	b.n	8004cc0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004c64:	68f8      	ldr	r0, [r7, #12]
 8004c66:	f000 f88d 	bl	8004d84 <I2C_IsAcknowledgeFailed>
 8004c6a:	4603      	mov	r3, r0
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d001      	beq.n	8004c74 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004c70:	2301      	movs	r3, #1
 8004c72:	e02d      	b.n	8004cd0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c74:	68bb      	ldr	r3, [r7, #8]
 8004c76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c7a:	d021      	beq.n	8004cc0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c7c:	f7fd fc86 	bl	800258c <HAL_GetTick>
 8004c80:	4602      	mov	r2, r0
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	1ad3      	subs	r3, r2, r3
 8004c86:	68ba      	ldr	r2, [r7, #8]
 8004c88:	429a      	cmp	r2, r3
 8004c8a:	d302      	bcc.n	8004c92 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004c8c:	68bb      	ldr	r3, [r7, #8]
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d116      	bne.n	8004cc0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	2200      	movs	r2, #0
 8004c96:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	2220      	movs	r2, #32
 8004c9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	2200      	movs	r2, #0
 8004ca4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cac:	f043 0220 	orr.w	r2, r3, #32
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	2200      	movs	r2, #0
 8004cb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004cbc:	2301      	movs	r3, #1
 8004cbe:	e007      	b.n	8004cd0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	695b      	ldr	r3, [r3, #20]
 8004cc6:	f003 0304 	and.w	r3, r3, #4
 8004cca:	2b04      	cmp	r3, #4
 8004ccc:	d1ca      	bne.n	8004c64 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004cce:	2300      	movs	r3, #0
}
 8004cd0:	4618      	mov	r0, r3
 8004cd2:	3710      	adds	r7, #16
 8004cd4:	46bd      	mov	sp, r7
 8004cd6:	bd80      	pop	{r7, pc}

08004cd8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004cd8:	b580      	push	{r7, lr}
 8004cda:	b084      	sub	sp, #16
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	60f8      	str	r0, [r7, #12]
 8004ce0:	60b9      	str	r1, [r7, #8]
 8004ce2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004ce4:	e042      	b.n	8004d6c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	695b      	ldr	r3, [r3, #20]
 8004cec:	f003 0310 	and.w	r3, r3, #16
 8004cf0:	2b10      	cmp	r3, #16
 8004cf2:	d119      	bne.n	8004d28 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	f06f 0210 	mvn.w	r2, #16
 8004cfc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	2200      	movs	r2, #0
 8004d02:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	2220      	movs	r2, #32
 8004d08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	2200      	movs	r2, #0
 8004d10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	2200      	movs	r2, #0
 8004d20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004d24:	2301      	movs	r3, #1
 8004d26:	e029      	b.n	8004d7c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d28:	f7fd fc30 	bl	800258c <HAL_GetTick>
 8004d2c:	4602      	mov	r2, r0
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	1ad3      	subs	r3, r2, r3
 8004d32:	68ba      	ldr	r2, [r7, #8]
 8004d34:	429a      	cmp	r2, r3
 8004d36:	d302      	bcc.n	8004d3e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004d38:	68bb      	ldr	r3, [r7, #8]
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d116      	bne.n	8004d6c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	2200      	movs	r2, #0
 8004d42:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	2220      	movs	r2, #32
 8004d48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	2200      	movs	r2, #0
 8004d50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d58:	f043 0220 	orr.w	r2, r3, #32
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	2200      	movs	r2, #0
 8004d64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004d68:	2301      	movs	r3, #1
 8004d6a:	e007      	b.n	8004d7c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	695b      	ldr	r3, [r3, #20]
 8004d72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d76:	2b40      	cmp	r3, #64	; 0x40
 8004d78:	d1b5      	bne.n	8004ce6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004d7a:	2300      	movs	r3, #0
}
 8004d7c:	4618      	mov	r0, r3
 8004d7e:	3710      	adds	r7, #16
 8004d80:	46bd      	mov	sp, r7
 8004d82:	bd80      	pop	{r7, pc}

08004d84 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004d84:	b480      	push	{r7}
 8004d86:	b083      	sub	sp, #12
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	695b      	ldr	r3, [r3, #20]
 8004d92:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d96:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004d9a:	d11b      	bne.n	8004dd4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004da4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	2200      	movs	r2, #0
 8004daa:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2220      	movs	r2, #32
 8004db0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	2200      	movs	r2, #0
 8004db8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dc0:	f043 0204 	orr.w	r2, r3, #4
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	2200      	movs	r2, #0
 8004dcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004dd0:	2301      	movs	r3, #1
 8004dd2:	e000      	b.n	8004dd6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004dd4:	2300      	movs	r3, #0
}
 8004dd6:	4618      	mov	r0, r3
 8004dd8:	370c      	adds	r7, #12
 8004dda:	46bd      	mov	sp, r7
 8004ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de0:	4770      	bx	lr
	...

08004de4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004de4:	b580      	push	{r7, lr}
 8004de6:	b086      	sub	sp, #24
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d101      	bne.n	8004df6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004df2:	2301      	movs	r3, #1
 8004df4:	e25b      	b.n	80052ae <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	f003 0301 	and.w	r3, r3, #1
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d075      	beq.n	8004eee <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004e02:	4ba3      	ldr	r3, [pc, #652]	; (8005090 <HAL_RCC_OscConfig+0x2ac>)
 8004e04:	689b      	ldr	r3, [r3, #8]
 8004e06:	f003 030c 	and.w	r3, r3, #12
 8004e0a:	2b04      	cmp	r3, #4
 8004e0c:	d00c      	beq.n	8004e28 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004e0e:	4ba0      	ldr	r3, [pc, #640]	; (8005090 <HAL_RCC_OscConfig+0x2ac>)
 8004e10:	689b      	ldr	r3, [r3, #8]
 8004e12:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004e16:	2b08      	cmp	r3, #8
 8004e18:	d112      	bne.n	8004e40 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004e1a:	4b9d      	ldr	r3, [pc, #628]	; (8005090 <HAL_RCC_OscConfig+0x2ac>)
 8004e1c:	685b      	ldr	r3, [r3, #4]
 8004e1e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004e22:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004e26:	d10b      	bne.n	8004e40 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e28:	4b99      	ldr	r3, [pc, #612]	; (8005090 <HAL_RCC_OscConfig+0x2ac>)
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d05b      	beq.n	8004eec <HAL_RCC_OscConfig+0x108>
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	685b      	ldr	r3, [r3, #4]
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d157      	bne.n	8004eec <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004e3c:	2301      	movs	r3, #1
 8004e3e:	e236      	b.n	80052ae <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	685b      	ldr	r3, [r3, #4]
 8004e44:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004e48:	d106      	bne.n	8004e58 <HAL_RCC_OscConfig+0x74>
 8004e4a:	4b91      	ldr	r3, [pc, #580]	; (8005090 <HAL_RCC_OscConfig+0x2ac>)
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	4a90      	ldr	r2, [pc, #576]	; (8005090 <HAL_RCC_OscConfig+0x2ac>)
 8004e50:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004e54:	6013      	str	r3, [r2, #0]
 8004e56:	e01d      	b.n	8004e94 <HAL_RCC_OscConfig+0xb0>
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	685b      	ldr	r3, [r3, #4]
 8004e5c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004e60:	d10c      	bne.n	8004e7c <HAL_RCC_OscConfig+0x98>
 8004e62:	4b8b      	ldr	r3, [pc, #556]	; (8005090 <HAL_RCC_OscConfig+0x2ac>)
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	4a8a      	ldr	r2, [pc, #552]	; (8005090 <HAL_RCC_OscConfig+0x2ac>)
 8004e68:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004e6c:	6013      	str	r3, [r2, #0]
 8004e6e:	4b88      	ldr	r3, [pc, #544]	; (8005090 <HAL_RCC_OscConfig+0x2ac>)
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	4a87      	ldr	r2, [pc, #540]	; (8005090 <HAL_RCC_OscConfig+0x2ac>)
 8004e74:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004e78:	6013      	str	r3, [r2, #0]
 8004e7a:	e00b      	b.n	8004e94 <HAL_RCC_OscConfig+0xb0>
 8004e7c:	4b84      	ldr	r3, [pc, #528]	; (8005090 <HAL_RCC_OscConfig+0x2ac>)
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	4a83      	ldr	r2, [pc, #524]	; (8005090 <HAL_RCC_OscConfig+0x2ac>)
 8004e82:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004e86:	6013      	str	r3, [r2, #0]
 8004e88:	4b81      	ldr	r3, [pc, #516]	; (8005090 <HAL_RCC_OscConfig+0x2ac>)
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	4a80      	ldr	r2, [pc, #512]	; (8005090 <HAL_RCC_OscConfig+0x2ac>)
 8004e8e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004e92:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	685b      	ldr	r3, [r3, #4]
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d013      	beq.n	8004ec4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e9c:	f7fd fb76 	bl	800258c <HAL_GetTick>
 8004ea0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ea2:	e008      	b.n	8004eb6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004ea4:	f7fd fb72 	bl	800258c <HAL_GetTick>
 8004ea8:	4602      	mov	r2, r0
 8004eaa:	693b      	ldr	r3, [r7, #16]
 8004eac:	1ad3      	subs	r3, r2, r3
 8004eae:	2b64      	cmp	r3, #100	; 0x64
 8004eb0:	d901      	bls.n	8004eb6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004eb2:	2303      	movs	r3, #3
 8004eb4:	e1fb      	b.n	80052ae <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004eb6:	4b76      	ldr	r3, [pc, #472]	; (8005090 <HAL_RCC_OscConfig+0x2ac>)
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d0f0      	beq.n	8004ea4 <HAL_RCC_OscConfig+0xc0>
 8004ec2:	e014      	b.n	8004eee <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ec4:	f7fd fb62 	bl	800258c <HAL_GetTick>
 8004ec8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004eca:	e008      	b.n	8004ede <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004ecc:	f7fd fb5e 	bl	800258c <HAL_GetTick>
 8004ed0:	4602      	mov	r2, r0
 8004ed2:	693b      	ldr	r3, [r7, #16]
 8004ed4:	1ad3      	subs	r3, r2, r3
 8004ed6:	2b64      	cmp	r3, #100	; 0x64
 8004ed8:	d901      	bls.n	8004ede <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004eda:	2303      	movs	r3, #3
 8004edc:	e1e7      	b.n	80052ae <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004ede:	4b6c      	ldr	r3, [pc, #432]	; (8005090 <HAL_RCC_OscConfig+0x2ac>)
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d1f0      	bne.n	8004ecc <HAL_RCC_OscConfig+0xe8>
 8004eea:	e000      	b.n	8004eee <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004eec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	f003 0302 	and.w	r3, r3, #2
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d063      	beq.n	8004fc2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004efa:	4b65      	ldr	r3, [pc, #404]	; (8005090 <HAL_RCC_OscConfig+0x2ac>)
 8004efc:	689b      	ldr	r3, [r3, #8]
 8004efe:	f003 030c 	and.w	r3, r3, #12
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d00b      	beq.n	8004f1e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004f06:	4b62      	ldr	r3, [pc, #392]	; (8005090 <HAL_RCC_OscConfig+0x2ac>)
 8004f08:	689b      	ldr	r3, [r3, #8]
 8004f0a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004f0e:	2b08      	cmp	r3, #8
 8004f10:	d11c      	bne.n	8004f4c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004f12:	4b5f      	ldr	r3, [pc, #380]	; (8005090 <HAL_RCC_OscConfig+0x2ac>)
 8004f14:	685b      	ldr	r3, [r3, #4]
 8004f16:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d116      	bne.n	8004f4c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004f1e:	4b5c      	ldr	r3, [pc, #368]	; (8005090 <HAL_RCC_OscConfig+0x2ac>)
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	f003 0302 	and.w	r3, r3, #2
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d005      	beq.n	8004f36 <HAL_RCC_OscConfig+0x152>
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	68db      	ldr	r3, [r3, #12]
 8004f2e:	2b01      	cmp	r3, #1
 8004f30:	d001      	beq.n	8004f36 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004f32:	2301      	movs	r3, #1
 8004f34:	e1bb      	b.n	80052ae <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f36:	4b56      	ldr	r3, [pc, #344]	; (8005090 <HAL_RCC_OscConfig+0x2ac>)
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	691b      	ldr	r3, [r3, #16]
 8004f42:	00db      	lsls	r3, r3, #3
 8004f44:	4952      	ldr	r1, [pc, #328]	; (8005090 <HAL_RCC_OscConfig+0x2ac>)
 8004f46:	4313      	orrs	r3, r2
 8004f48:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004f4a:	e03a      	b.n	8004fc2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	68db      	ldr	r3, [r3, #12]
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d020      	beq.n	8004f96 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004f54:	4b4f      	ldr	r3, [pc, #316]	; (8005094 <HAL_RCC_OscConfig+0x2b0>)
 8004f56:	2201      	movs	r2, #1
 8004f58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f5a:	f7fd fb17 	bl	800258c <HAL_GetTick>
 8004f5e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f60:	e008      	b.n	8004f74 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004f62:	f7fd fb13 	bl	800258c <HAL_GetTick>
 8004f66:	4602      	mov	r2, r0
 8004f68:	693b      	ldr	r3, [r7, #16]
 8004f6a:	1ad3      	subs	r3, r2, r3
 8004f6c:	2b02      	cmp	r3, #2
 8004f6e:	d901      	bls.n	8004f74 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004f70:	2303      	movs	r3, #3
 8004f72:	e19c      	b.n	80052ae <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f74:	4b46      	ldr	r3, [pc, #280]	; (8005090 <HAL_RCC_OscConfig+0x2ac>)
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	f003 0302 	and.w	r3, r3, #2
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d0f0      	beq.n	8004f62 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f80:	4b43      	ldr	r3, [pc, #268]	; (8005090 <HAL_RCC_OscConfig+0x2ac>)
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	691b      	ldr	r3, [r3, #16]
 8004f8c:	00db      	lsls	r3, r3, #3
 8004f8e:	4940      	ldr	r1, [pc, #256]	; (8005090 <HAL_RCC_OscConfig+0x2ac>)
 8004f90:	4313      	orrs	r3, r2
 8004f92:	600b      	str	r3, [r1, #0]
 8004f94:	e015      	b.n	8004fc2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004f96:	4b3f      	ldr	r3, [pc, #252]	; (8005094 <HAL_RCC_OscConfig+0x2b0>)
 8004f98:	2200      	movs	r2, #0
 8004f9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f9c:	f7fd faf6 	bl	800258c <HAL_GetTick>
 8004fa0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004fa2:	e008      	b.n	8004fb6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004fa4:	f7fd faf2 	bl	800258c <HAL_GetTick>
 8004fa8:	4602      	mov	r2, r0
 8004faa:	693b      	ldr	r3, [r7, #16]
 8004fac:	1ad3      	subs	r3, r2, r3
 8004fae:	2b02      	cmp	r3, #2
 8004fb0:	d901      	bls.n	8004fb6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004fb2:	2303      	movs	r3, #3
 8004fb4:	e17b      	b.n	80052ae <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004fb6:	4b36      	ldr	r3, [pc, #216]	; (8005090 <HAL_RCC_OscConfig+0x2ac>)
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	f003 0302 	and.w	r3, r3, #2
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d1f0      	bne.n	8004fa4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	f003 0308 	and.w	r3, r3, #8
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d030      	beq.n	8005030 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	695b      	ldr	r3, [r3, #20]
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d016      	beq.n	8005004 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004fd6:	4b30      	ldr	r3, [pc, #192]	; (8005098 <HAL_RCC_OscConfig+0x2b4>)
 8004fd8:	2201      	movs	r2, #1
 8004fda:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004fdc:	f7fd fad6 	bl	800258c <HAL_GetTick>
 8004fe0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004fe2:	e008      	b.n	8004ff6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004fe4:	f7fd fad2 	bl	800258c <HAL_GetTick>
 8004fe8:	4602      	mov	r2, r0
 8004fea:	693b      	ldr	r3, [r7, #16]
 8004fec:	1ad3      	subs	r3, r2, r3
 8004fee:	2b02      	cmp	r3, #2
 8004ff0:	d901      	bls.n	8004ff6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004ff2:	2303      	movs	r3, #3
 8004ff4:	e15b      	b.n	80052ae <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004ff6:	4b26      	ldr	r3, [pc, #152]	; (8005090 <HAL_RCC_OscConfig+0x2ac>)
 8004ff8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004ffa:	f003 0302 	and.w	r3, r3, #2
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d0f0      	beq.n	8004fe4 <HAL_RCC_OscConfig+0x200>
 8005002:	e015      	b.n	8005030 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005004:	4b24      	ldr	r3, [pc, #144]	; (8005098 <HAL_RCC_OscConfig+0x2b4>)
 8005006:	2200      	movs	r2, #0
 8005008:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800500a:	f7fd fabf 	bl	800258c <HAL_GetTick>
 800500e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005010:	e008      	b.n	8005024 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005012:	f7fd fabb 	bl	800258c <HAL_GetTick>
 8005016:	4602      	mov	r2, r0
 8005018:	693b      	ldr	r3, [r7, #16]
 800501a:	1ad3      	subs	r3, r2, r3
 800501c:	2b02      	cmp	r3, #2
 800501e:	d901      	bls.n	8005024 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005020:	2303      	movs	r3, #3
 8005022:	e144      	b.n	80052ae <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005024:	4b1a      	ldr	r3, [pc, #104]	; (8005090 <HAL_RCC_OscConfig+0x2ac>)
 8005026:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005028:	f003 0302 	and.w	r3, r3, #2
 800502c:	2b00      	cmp	r3, #0
 800502e:	d1f0      	bne.n	8005012 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	f003 0304 	and.w	r3, r3, #4
 8005038:	2b00      	cmp	r3, #0
 800503a:	f000 80a0 	beq.w	800517e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800503e:	2300      	movs	r3, #0
 8005040:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005042:	4b13      	ldr	r3, [pc, #76]	; (8005090 <HAL_RCC_OscConfig+0x2ac>)
 8005044:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005046:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800504a:	2b00      	cmp	r3, #0
 800504c:	d10f      	bne.n	800506e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800504e:	2300      	movs	r3, #0
 8005050:	60bb      	str	r3, [r7, #8]
 8005052:	4b0f      	ldr	r3, [pc, #60]	; (8005090 <HAL_RCC_OscConfig+0x2ac>)
 8005054:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005056:	4a0e      	ldr	r2, [pc, #56]	; (8005090 <HAL_RCC_OscConfig+0x2ac>)
 8005058:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800505c:	6413      	str	r3, [r2, #64]	; 0x40
 800505e:	4b0c      	ldr	r3, [pc, #48]	; (8005090 <HAL_RCC_OscConfig+0x2ac>)
 8005060:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005062:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005066:	60bb      	str	r3, [r7, #8]
 8005068:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800506a:	2301      	movs	r3, #1
 800506c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800506e:	4b0b      	ldr	r3, [pc, #44]	; (800509c <HAL_RCC_OscConfig+0x2b8>)
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005076:	2b00      	cmp	r3, #0
 8005078:	d121      	bne.n	80050be <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800507a:	4b08      	ldr	r3, [pc, #32]	; (800509c <HAL_RCC_OscConfig+0x2b8>)
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	4a07      	ldr	r2, [pc, #28]	; (800509c <HAL_RCC_OscConfig+0x2b8>)
 8005080:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005084:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005086:	f7fd fa81 	bl	800258c <HAL_GetTick>
 800508a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800508c:	e011      	b.n	80050b2 <HAL_RCC_OscConfig+0x2ce>
 800508e:	bf00      	nop
 8005090:	40023800 	.word	0x40023800
 8005094:	42470000 	.word	0x42470000
 8005098:	42470e80 	.word	0x42470e80
 800509c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80050a0:	f7fd fa74 	bl	800258c <HAL_GetTick>
 80050a4:	4602      	mov	r2, r0
 80050a6:	693b      	ldr	r3, [r7, #16]
 80050a8:	1ad3      	subs	r3, r2, r3
 80050aa:	2b02      	cmp	r3, #2
 80050ac:	d901      	bls.n	80050b2 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80050ae:	2303      	movs	r3, #3
 80050b0:	e0fd      	b.n	80052ae <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80050b2:	4b81      	ldr	r3, [pc, #516]	; (80052b8 <HAL_RCC_OscConfig+0x4d4>)
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d0f0      	beq.n	80050a0 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	689b      	ldr	r3, [r3, #8]
 80050c2:	2b01      	cmp	r3, #1
 80050c4:	d106      	bne.n	80050d4 <HAL_RCC_OscConfig+0x2f0>
 80050c6:	4b7d      	ldr	r3, [pc, #500]	; (80052bc <HAL_RCC_OscConfig+0x4d8>)
 80050c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80050ca:	4a7c      	ldr	r2, [pc, #496]	; (80052bc <HAL_RCC_OscConfig+0x4d8>)
 80050cc:	f043 0301 	orr.w	r3, r3, #1
 80050d0:	6713      	str	r3, [r2, #112]	; 0x70
 80050d2:	e01c      	b.n	800510e <HAL_RCC_OscConfig+0x32a>
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	689b      	ldr	r3, [r3, #8]
 80050d8:	2b05      	cmp	r3, #5
 80050da:	d10c      	bne.n	80050f6 <HAL_RCC_OscConfig+0x312>
 80050dc:	4b77      	ldr	r3, [pc, #476]	; (80052bc <HAL_RCC_OscConfig+0x4d8>)
 80050de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80050e0:	4a76      	ldr	r2, [pc, #472]	; (80052bc <HAL_RCC_OscConfig+0x4d8>)
 80050e2:	f043 0304 	orr.w	r3, r3, #4
 80050e6:	6713      	str	r3, [r2, #112]	; 0x70
 80050e8:	4b74      	ldr	r3, [pc, #464]	; (80052bc <HAL_RCC_OscConfig+0x4d8>)
 80050ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80050ec:	4a73      	ldr	r2, [pc, #460]	; (80052bc <HAL_RCC_OscConfig+0x4d8>)
 80050ee:	f043 0301 	orr.w	r3, r3, #1
 80050f2:	6713      	str	r3, [r2, #112]	; 0x70
 80050f4:	e00b      	b.n	800510e <HAL_RCC_OscConfig+0x32a>
 80050f6:	4b71      	ldr	r3, [pc, #452]	; (80052bc <HAL_RCC_OscConfig+0x4d8>)
 80050f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80050fa:	4a70      	ldr	r2, [pc, #448]	; (80052bc <HAL_RCC_OscConfig+0x4d8>)
 80050fc:	f023 0301 	bic.w	r3, r3, #1
 8005100:	6713      	str	r3, [r2, #112]	; 0x70
 8005102:	4b6e      	ldr	r3, [pc, #440]	; (80052bc <HAL_RCC_OscConfig+0x4d8>)
 8005104:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005106:	4a6d      	ldr	r2, [pc, #436]	; (80052bc <HAL_RCC_OscConfig+0x4d8>)
 8005108:	f023 0304 	bic.w	r3, r3, #4
 800510c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	689b      	ldr	r3, [r3, #8]
 8005112:	2b00      	cmp	r3, #0
 8005114:	d015      	beq.n	8005142 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005116:	f7fd fa39 	bl	800258c <HAL_GetTick>
 800511a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800511c:	e00a      	b.n	8005134 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800511e:	f7fd fa35 	bl	800258c <HAL_GetTick>
 8005122:	4602      	mov	r2, r0
 8005124:	693b      	ldr	r3, [r7, #16]
 8005126:	1ad3      	subs	r3, r2, r3
 8005128:	f241 3288 	movw	r2, #5000	; 0x1388
 800512c:	4293      	cmp	r3, r2
 800512e:	d901      	bls.n	8005134 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8005130:	2303      	movs	r3, #3
 8005132:	e0bc      	b.n	80052ae <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005134:	4b61      	ldr	r3, [pc, #388]	; (80052bc <HAL_RCC_OscConfig+0x4d8>)
 8005136:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005138:	f003 0302 	and.w	r3, r3, #2
 800513c:	2b00      	cmp	r3, #0
 800513e:	d0ee      	beq.n	800511e <HAL_RCC_OscConfig+0x33a>
 8005140:	e014      	b.n	800516c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005142:	f7fd fa23 	bl	800258c <HAL_GetTick>
 8005146:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005148:	e00a      	b.n	8005160 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800514a:	f7fd fa1f 	bl	800258c <HAL_GetTick>
 800514e:	4602      	mov	r2, r0
 8005150:	693b      	ldr	r3, [r7, #16]
 8005152:	1ad3      	subs	r3, r2, r3
 8005154:	f241 3288 	movw	r2, #5000	; 0x1388
 8005158:	4293      	cmp	r3, r2
 800515a:	d901      	bls.n	8005160 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800515c:	2303      	movs	r3, #3
 800515e:	e0a6      	b.n	80052ae <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005160:	4b56      	ldr	r3, [pc, #344]	; (80052bc <HAL_RCC_OscConfig+0x4d8>)
 8005162:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005164:	f003 0302 	and.w	r3, r3, #2
 8005168:	2b00      	cmp	r3, #0
 800516a:	d1ee      	bne.n	800514a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800516c:	7dfb      	ldrb	r3, [r7, #23]
 800516e:	2b01      	cmp	r3, #1
 8005170:	d105      	bne.n	800517e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005172:	4b52      	ldr	r3, [pc, #328]	; (80052bc <HAL_RCC_OscConfig+0x4d8>)
 8005174:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005176:	4a51      	ldr	r2, [pc, #324]	; (80052bc <HAL_RCC_OscConfig+0x4d8>)
 8005178:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800517c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	699b      	ldr	r3, [r3, #24]
 8005182:	2b00      	cmp	r3, #0
 8005184:	f000 8092 	beq.w	80052ac <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005188:	4b4c      	ldr	r3, [pc, #304]	; (80052bc <HAL_RCC_OscConfig+0x4d8>)
 800518a:	689b      	ldr	r3, [r3, #8]
 800518c:	f003 030c 	and.w	r3, r3, #12
 8005190:	2b08      	cmp	r3, #8
 8005192:	d05c      	beq.n	800524e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	699b      	ldr	r3, [r3, #24]
 8005198:	2b02      	cmp	r3, #2
 800519a:	d141      	bne.n	8005220 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800519c:	4b48      	ldr	r3, [pc, #288]	; (80052c0 <HAL_RCC_OscConfig+0x4dc>)
 800519e:	2200      	movs	r2, #0
 80051a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051a2:	f7fd f9f3 	bl	800258c <HAL_GetTick>
 80051a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80051a8:	e008      	b.n	80051bc <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80051aa:	f7fd f9ef 	bl	800258c <HAL_GetTick>
 80051ae:	4602      	mov	r2, r0
 80051b0:	693b      	ldr	r3, [r7, #16]
 80051b2:	1ad3      	subs	r3, r2, r3
 80051b4:	2b02      	cmp	r3, #2
 80051b6:	d901      	bls.n	80051bc <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80051b8:	2303      	movs	r3, #3
 80051ba:	e078      	b.n	80052ae <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80051bc:	4b3f      	ldr	r3, [pc, #252]	; (80052bc <HAL_RCC_OscConfig+0x4d8>)
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d1f0      	bne.n	80051aa <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	69da      	ldr	r2, [r3, #28]
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	6a1b      	ldr	r3, [r3, #32]
 80051d0:	431a      	orrs	r2, r3
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051d6:	019b      	lsls	r3, r3, #6
 80051d8:	431a      	orrs	r2, r3
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051de:	085b      	lsrs	r3, r3, #1
 80051e0:	3b01      	subs	r3, #1
 80051e2:	041b      	lsls	r3, r3, #16
 80051e4:	431a      	orrs	r2, r3
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051ea:	061b      	lsls	r3, r3, #24
 80051ec:	4933      	ldr	r1, [pc, #204]	; (80052bc <HAL_RCC_OscConfig+0x4d8>)
 80051ee:	4313      	orrs	r3, r2
 80051f0:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80051f2:	4b33      	ldr	r3, [pc, #204]	; (80052c0 <HAL_RCC_OscConfig+0x4dc>)
 80051f4:	2201      	movs	r2, #1
 80051f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051f8:	f7fd f9c8 	bl	800258c <HAL_GetTick>
 80051fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80051fe:	e008      	b.n	8005212 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005200:	f7fd f9c4 	bl	800258c <HAL_GetTick>
 8005204:	4602      	mov	r2, r0
 8005206:	693b      	ldr	r3, [r7, #16]
 8005208:	1ad3      	subs	r3, r2, r3
 800520a:	2b02      	cmp	r3, #2
 800520c:	d901      	bls.n	8005212 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800520e:	2303      	movs	r3, #3
 8005210:	e04d      	b.n	80052ae <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005212:	4b2a      	ldr	r3, [pc, #168]	; (80052bc <HAL_RCC_OscConfig+0x4d8>)
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800521a:	2b00      	cmp	r3, #0
 800521c:	d0f0      	beq.n	8005200 <HAL_RCC_OscConfig+0x41c>
 800521e:	e045      	b.n	80052ac <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005220:	4b27      	ldr	r3, [pc, #156]	; (80052c0 <HAL_RCC_OscConfig+0x4dc>)
 8005222:	2200      	movs	r2, #0
 8005224:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005226:	f7fd f9b1 	bl	800258c <HAL_GetTick>
 800522a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800522c:	e008      	b.n	8005240 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800522e:	f7fd f9ad 	bl	800258c <HAL_GetTick>
 8005232:	4602      	mov	r2, r0
 8005234:	693b      	ldr	r3, [r7, #16]
 8005236:	1ad3      	subs	r3, r2, r3
 8005238:	2b02      	cmp	r3, #2
 800523a:	d901      	bls.n	8005240 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800523c:	2303      	movs	r3, #3
 800523e:	e036      	b.n	80052ae <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005240:	4b1e      	ldr	r3, [pc, #120]	; (80052bc <HAL_RCC_OscConfig+0x4d8>)
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005248:	2b00      	cmp	r3, #0
 800524a:	d1f0      	bne.n	800522e <HAL_RCC_OscConfig+0x44a>
 800524c:	e02e      	b.n	80052ac <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	699b      	ldr	r3, [r3, #24]
 8005252:	2b01      	cmp	r3, #1
 8005254:	d101      	bne.n	800525a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8005256:	2301      	movs	r3, #1
 8005258:	e029      	b.n	80052ae <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800525a:	4b18      	ldr	r3, [pc, #96]	; (80052bc <HAL_RCC_OscConfig+0x4d8>)
 800525c:	685b      	ldr	r3, [r3, #4]
 800525e:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	69db      	ldr	r3, [r3, #28]
 800526a:	429a      	cmp	r2, r3
 800526c:	d11c      	bne.n	80052a8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005278:	429a      	cmp	r2, r3
 800527a:	d115      	bne.n	80052a8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800527c:	68fa      	ldr	r2, [r7, #12]
 800527e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005282:	4013      	ands	r3, r2
 8005284:	687a      	ldr	r2, [r7, #4]
 8005286:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005288:	4293      	cmp	r3, r2
 800528a:	d10d      	bne.n	80052a8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8005296:	429a      	cmp	r2, r3
 8005298:	d106      	bne.n	80052a8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80052a4:	429a      	cmp	r2, r3
 80052a6:	d001      	beq.n	80052ac <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 80052a8:	2301      	movs	r3, #1
 80052aa:	e000      	b.n	80052ae <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 80052ac:	2300      	movs	r3, #0
}
 80052ae:	4618      	mov	r0, r3
 80052b0:	3718      	adds	r7, #24
 80052b2:	46bd      	mov	sp, r7
 80052b4:	bd80      	pop	{r7, pc}
 80052b6:	bf00      	nop
 80052b8:	40007000 	.word	0x40007000
 80052bc:	40023800 	.word	0x40023800
 80052c0:	42470060 	.word	0x42470060

080052c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80052c4:	b580      	push	{r7, lr}
 80052c6:	b084      	sub	sp, #16
 80052c8:	af00      	add	r7, sp, #0
 80052ca:	6078      	str	r0, [r7, #4]
 80052cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d101      	bne.n	80052d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80052d4:	2301      	movs	r3, #1
 80052d6:	e0cc      	b.n	8005472 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80052d8:	4b68      	ldr	r3, [pc, #416]	; (800547c <HAL_RCC_ClockConfig+0x1b8>)
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f003 030f 	and.w	r3, r3, #15
 80052e0:	683a      	ldr	r2, [r7, #0]
 80052e2:	429a      	cmp	r2, r3
 80052e4:	d90c      	bls.n	8005300 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80052e6:	4b65      	ldr	r3, [pc, #404]	; (800547c <HAL_RCC_ClockConfig+0x1b8>)
 80052e8:	683a      	ldr	r2, [r7, #0]
 80052ea:	b2d2      	uxtb	r2, r2
 80052ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80052ee:	4b63      	ldr	r3, [pc, #396]	; (800547c <HAL_RCC_ClockConfig+0x1b8>)
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	f003 030f 	and.w	r3, r3, #15
 80052f6:	683a      	ldr	r2, [r7, #0]
 80052f8:	429a      	cmp	r2, r3
 80052fa:	d001      	beq.n	8005300 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80052fc:	2301      	movs	r3, #1
 80052fe:	e0b8      	b.n	8005472 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f003 0302 	and.w	r3, r3, #2
 8005308:	2b00      	cmp	r3, #0
 800530a:	d020      	beq.n	800534e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	f003 0304 	and.w	r3, r3, #4
 8005314:	2b00      	cmp	r3, #0
 8005316:	d005      	beq.n	8005324 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005318:	4b59      	ldr	r3, [pc, #356]	; (8005480 <HAL_RCC_ClockConfig+0x1bc>)
 800531a:	689b      	ldr	r3, [r3, #8]
 800531c:	4a58      	ldr	r2, [pc, #352]	; (8005480 <HAL_RCC_ClockConfig+0x1bc>)
 800531e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005322:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	f003 0308 	and.w	r3, r3, #8
 800532c:	2b00      	cmp	r3, #0
 800532e:	d005      	beq.n	800533c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005330:	4b53      	ldr	r3, [pc, #332]	; (8005480 <HAL_RCC_ClockConfig+0x1bc>)
 8005332:	689b      	ldr	r3, [r3, #8]
 8005334:	4a52      	ldr	r2, [pc, #328]	; (8005480 <HAL_RCC_ClockConfig+0x1bc>)
 8005336:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800533a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800533c:	4b50      	ldr	r3, [pc, #320]	; (8005480 <HAL_RCC_ClockConfig+0x1bc>)
 800533e:	689b      	ldr	r3, [r3, #8]
 8005340:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	689b      	ldr	r3, [r3, #8]
 8005348:	494d      	ldr	r1, [pc, #308]	; (8005480 <HAL_RCC_ClockConfig+0x1bc>)
 800534a:	4313      	orrs	r3, r2
 800534c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	f003 0301 	and.w	r3, r3, #1
 8005356:	2b00      	cmp	r3, #0
 8005358:	d044      	beq.n	80053e4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	685b      	ldr	r3, [r3, #4]
 800535e:	2b01      	cmp	r3, #1
 8005360:	d107      	bne.n	8005372 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005362:	4b47      	ldr	r3, [pc, #284]	; (8005480 <HAL_RCC_ClockConfig+0x1bc>)
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800536a:	2b00      	cmp	r3, #0
 800536c:	d119      	bne.n	80053a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800536e:	2301      	movs	r3, #1
 8005370:	e07f      	b.n	8005472 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	685b      	ldr	r3, [r3, #4]
 8005376:	2b02      	cmp	r3, #2
 8005378:	d003      	beq.n	8005382 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800537e:	2b03      	cmp	r3, #3
 8005380:	d107      	bne.n	8005392 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005382:	4b3f      	ldr	r3, [pc, #252]	; (8005480 <HAL_RCC_ClockConfig+0x1bc>)
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800538a:	2b00      	cmp	r3, #0
 800538c:	d109      	bne.n	80053a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800538e:	2301      	movs	r3, #1
 8005390:	e06f      	b.n	8005472 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005392:	4b3b      	ldr	r3, [pc, #236]	; (8005480 <HAL_RCC_ClockConfig+0x1bc>)
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	f003 0302 	and.w	r3, r3, #2
 800539a:	2b00      	cmp	r3, #0
 800539c:	d101      	bne.n	80053a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800539e:	2301      	movs	r3, #1
 80053a0:	e067      	b.n	8005472 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80053a2:	4b37      	ldr	r3, [pc, #220]	; (8005480 <HAL_RCC_ClockConfig+0x1bc>)
 80053a4:	689b      	ldr	r3, [r3, #8]
 80053a6:	f023 0203 	bic.w	r2, r3, #3
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	685b      	ldr	r3, [r3, #4]
 80053ae:	4934      	ldr	r1, [pc, #208]	; (8005480 <HAL_RCC_ClockConfig+0x1bc>)
 80053b0:	4313      	orrs	r3, r2
 80053b2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80053b4:	f7fd f8ea 	bl	800258c <HAL_GetTick>
 80053b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80053ba:	e00a      	b.n	80053d2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80053bc:	f7fd f8e6 	bl	800258c <HAL_GetTick>
 80053c0:	4602      	mov	r2, r0
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	1ad3      	subs	r3, r2, r3
 80053c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80053ca:	4293      	cmp	r3, r2
 80053cc:	d901      	bls.n	80053d2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80053ce:	2303      	movs	r3, #3
 80053d0:	e04f      	b.n	8005472 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80053d2:	4b2b      	ldr	r3, [pc, #172]	; (8005480 <HAL_RCC_ClockConfig+0x1bc>)
 80053d4:	689b      	ldr	r3, [r3, #8]
 80053d6:	f003 020c 	and.w	r2, r3, #12
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	685b      	ldr	r3, [r3, #4]
 80053de:	009b      	lsls	r3, r3, #2
 80053e0:	429a      	cmp	r2, r3
 80053e2:	d1eb      	bne.n	80053bc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80053e4:	4b25      	ldr	r3, [pc, #148]	; (800547c <HAL_RCC_ClockConfig+0x1b8>)
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	f003 030f 	and.w	r3, r3, #15
 80053ec:	683a      	ldr	r2, [r7, #0]
 80053ee:	429a      	cmp	r2, r3
 80053f0:	d20c      	bcs.n	800540c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80053f2:	4b22      	ldr	r3, [pc, #136]	; (800547c <HAL_RCC_ClockConfig+0x1b8>)
 80053f4:	683a      	ldr	r2, [r7, #0]
 80053f6:	b2d2      	uxtb	r2, r2
 80053f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80053fa:	4b20      	ldr	r3, [pc, #128]	; (800547c <HAL_RCC_ClockConfig+0x1b8>)
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	f003 030f 	and.w	r3, r3, #15
 8005402:	683a      	ldr	r2, [r7, #0]
 8005404:	429a      	cmp	r2, r3
 8005406:	d001      	beq.n	800540c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005408:	2301      	movs	r3, #1
 800540a:	e032      	b.n	8005472 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	f003 0304 	and.w	r3, r3, #4
 8005414:	2b00      	cmp	r3, #0
 8005416:	d008      	beq.n	800542a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005418:	4b19      	ldr	r3, [pc, #100]	; (8005480 <HAL_RCC_ClockConfig+0x1bc>)
 800541a:	689b      	ldr	r3, [r3, #8]
 800541c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	68db      	ldr	r3, [r3, #12]
 8005424:	4916      	ldr	r1, [pc, #88]	; (8005480 <HAL_RCC_ClockConfig+0x1bc>)
 8005426:	4313      	orrs	r3, r2
 8005428:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	f003 0308 	and.w	r3, r3, #8
 8005432:	2b00      	cmp	r3, #0
 8005434:	d009      	beq.n	800544a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005436:	4b12      	ldr	r3, [pc, #72]	; (8005480 <HAL_RCC_ClockConfig+0x1bc>)
 8005438:	689b      	ldr	r3, [r3, #8]
 800543a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	691b      	ldr	r3, [r3, #16]
 8005442:	00db      	lsls	r3, r3, #3
 8005444:	490e      	ldr	r1, [pc, #56]	; (8005480 <HAL_RCC_ClockConfig+0x1bc>)
 8005446:	4313      	orrs	r3, r2
 8005448:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800544a:	f000 f821 	bl	8005490 <HAL_RCC_GetSysClockFreq>
 800544e:	4601      	mov	r1, r0
 8005450:	4b0b      	ldr	r3, [pc, #44]	; (8005480 <HAL_RCC_ClockConfig+0x1bc>)
 8005452:	689b      	ldr	r3, [r3, #8]
 8005454:	091b      	lsrs	r3, r3, #4
 8005456:	f003 030f 	and.w	r3, r3, #15
 800545a:	4a0a      	ldr	r2, [pc, #40]	; (8005484 <HAL_RCC_ClockConfig+0x1c0>)
 800545c:	5cd3      	ldrb	r3, [r2, r3]
 800545e:	fa21 f303 	lsr.w	r3, r1, r3
 8005462:	4a09      	ldr	r2, [pc, #36]	; (8005488 <HAL_RCC_ClockConfig+0x1c4>)
 8005464:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005466:	4b09      	ldr	r3, [pc, #36]	; (800548c <HAL_RCC_ClockConfig+0x1c8>)
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	4618      	mov	r0, r3
 800546c:	f7fd f84a 	bl	8002504 <HAL_InitTick>

  return HAL_OK;
 8005470:	2300      	movs	r3, #0
}
 8005472:	4618      	mov	r0, r3
 8005474:	3710      	adds	r7, #16
 8005476:	46bd      	mov	sp, r7
 8005478:	bd80      	pop	{r7, pc}
 800547a:	bf00      	nop
 800547c:	40023c00 	.word	0x40023c00
 8005480:	40023800 	.word	0x40023800
 8005484:	0800b2d4 	.word	0x0800b2d4
 8005488:	20000010 	.word	0x20000010
 800548c:	20000014 	.word	0x20000014

08005490 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005490:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005492:	b085      	sub	sp, #20
 8005494:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005496:	2300      	movs	r3, #0
 8005498:	607b      	str	r3, [r7, #4]
 800549a:	2300      	movs	r3, #0
 800549c:	60fb      	str	r3, [r7, #12]
 800549e:	2300      	movs	r3, #0
 80054a0:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80054a2:	2300      	movs	r3, #0
 80054a4:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80054a6:	4b63      	ldr	r3, [pc, #396]	; (8005634 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80054a8:	689b      	ldr	r3, [r3, #8]
 80054aa:	f003 030c 	and.w	r3, r3, #12
 80054ae:	2b04      	cmp	r3, #4
 80054b0:	d007      	beq.n	80054c2 <HAL_RCC_GetSysClockFreq+0x32>
 80054b2:	2b08      	cmp	r3, #8
 80054b4:	d008      	beq.n	80054c8 <HAL_RCC_GetSysClockFreq+0x38>
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	f040 80b4 	bne.w	8005624 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80054bc:	4b5e      	ldr	r3, [pc, #376]	; (8005638 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80054be:	60bb      	str	r3, [r7, #8]
       break;
 80054c0:	e0b3      	b.n	800562a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80054c2:	4b5d      	ldr	r3, [pc, #372]	; (8005638 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80054c4:	60bb      	str	r3, [r7, #8]
      break;
 80054c6:	e0b0      	b.n	800562a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80054c8:	4b5a      	ldr	r3, [pc, #360]	; (8005634 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80054ca:	685b      	ldr	r3, [r3, #4]
 80054cc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80054d0:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80054d2:	4b58      	ldr	r3, [pc, #352]	; (8005634 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80054d4:	685b      	ldr	r3, [r3, #4]
 80054d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d04a      	beq.n	8005574 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80054de:	4b55      	ldr	r3, [pc, #340]	; (8005634 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80054e0:	685b      	ldr	r3, [r3, #4]
 80054e2:	099b      	lsrs	r3, r3, #6
 80054e4:	f04f 0400 	mov.w	r4, #0
 80054e8:	f240 11ff 	movw	r1, #511	; 0x1ff
 80054ec:	f04f 0200 	mov.w	r2, #0
 80054f0:	ea03 0501 	and.w	r5, r3, r1
 80054f4:	ea04 0602 	and.w	r6, r4, r2
 80054f8:	4629      	mov	r1, r5
 80054fa:	4632      	mov	r2, r6
 80054fc:	f04f 0300 	mov.w	r3, #0
 8005500:	f04f 0400 	mov.w	r4, #0
 8005504:	0154      	lsls	r4, r2, #5
 8005506:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800550a:	014b      	lsls	r3, r1, #5
 800550c:	4619      	mov	r1, r3
 800550e:	4622      	mov	r2, r4
 8005510:	1b49      	subs	r1, r1, r5
 8005512:	eb62 0206 	sbc.w	r2, r2, r6
 8005516:	f04f 0300 	mov.w	r3, #0
 800551a:	f04f 0400 	mov.w	r4, #0
 800551e:	0194      	lsls	r4, r2, #6
 8005520:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8005524:	018b      	lsls	r3, r1, #6
 8005526:	1a5b      	subs	r3, r3, r1
 8005528:	eb64 0402 	sbc.w	r4, r4, r2
 800552c:	f04f 0100 	mov.w	r1, #0
 8005530:	f04f 0200 	mov.w	r2, #0
 8005534:	00e2      	lsls	r2, r4, #3
 8005536:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800553a:	00d9      	lsls	r1, r3, #3
 800553c:	460b      	mov	r3, r1
 800553e:	4614      	mov	r4, r2
 8005540:	195b      	adds	r3, r3, r5
 8005542:	eb44 0406 	adc.w	r4, r4, r6
 8005546:	f04f 0100 	mov.w	r1, #0
 800554a:	f04f 0200 	mov.w	r2, #0
 800554e:	02a2      	lsls	r2, r4, #10
 8005550:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8005554:	0299      	lsls	r1, r3, #10
 8005556:	460b      	mov	r3, r1
 8005558:	4614      	mov	r4, r2
 800555a:	4618      	mov	r0, r3
 800555c:	4621      	mov	r1, r4
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	f04f 0400 	mov.w	r4, #0
 8005564:	461a      	mov	r2, r3
 8005566:	4623      	mov	r3, r4
 8005568:	f7fb fb8e 	bl	8000c88 <__aeabi_uldivmod>
 800556c:	4603      	mov	r3, r0
 800556e:	460c      	mov	r4, r1
 8005570:	60fb      	str	r3, [r7, #12]
 8005572:	e049      	b.n	8005608 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005574:	4b2f      	ldr	r3, [pc, #188]	; (8005634 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005576:	685b      	ldr	r3, [r3, #4]
 8005578:	099b      	lsrs	r3, r3, #6
 800557a:	f04f 0400 	mov.w	r4, #0
 800557e:	f240 11ff 	movw	r1, #511	; 0x1ff
 8005582:	f04f 0200 	mov.w	r2, #0
 8005586:	ea03 0501 	and.w	r5, r3, r1
 800558a:	ea04 0602 	and.w	r6, r4, r2
 800558e:	4629      	mov	r1, r5
 8005590:	4632      	mov	r2, r6
 8005592:	f04f 0300 	mov.w	r3, #0
 8005596:	f04f 0400 	mov.w	r4, #0
 800559a:	0154      	lsls	r4, r2, #5
 800559c:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80055a0:	014b      	lsls	r3, r1, #5
 80055a2:	4619      	mov	r1, r3
 80055a4:	4622      	mov	r2, r4
 80055a6:	1b49      	subs	r1, r1, r5
 80055a8:	eb62 0206 	sbc.w	r2, r2, r6
 80055ac:	f04f 0300 	mov.w	r3, #0
 80055b0:	f04f 0400 	mov.w	r4, #0
 80055b4:	0194      	lsls	r4, r2, #6
 80055b6:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80055ba:	018b      	lsls	r3, r1, #6
 80055bc:	1a5b      	subs	r3, r3, r1
 80055be:	eb64 0402 	sbc.w	r4, r4, r2
 80055c2:	f04f 0100 	mov.w	r1, #0
 80055c6:	f04f 0200 	mov.w	r2, #0
 80055ca:	00e2      	lsls	r2, r4, #3
 80055cc:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80055d0:	00d9      	lsls	r1, r3, #3
 80055d2:	460b      	mov	r3, r1
 80055d4:	4614      	mov	r4, r2
 80055d6:	195b      	adds	r3, r3, r5
 80055d8:	eb44 0406 	adc.w	r4, r4, r6
 80055dc:	f04f 0100 	mov.w	r1, #0
 80055e0:	f04f 0200 	mov.w	r2, #0
 80055e4:	02a2      	lsls	r2, r4, #10
 80055e6:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80055ea:	0299      	lsls	r1, r3, #10
 80055ec:	460b      	mov	r3, r1
 80055ee:	4614      	mov	r4, r2
 80055f0:	4618      	mov	r0, r3
 80055f2:	4621      	mov	r1, r4
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	f04f 0400 	mov.w	r4, #0
 80055fa:	461a      	mov	r2, r3
 80055fc:	4623      	mov	r3, r4
 80055fe:	f7fb fb43 	bl	8000c88 <__aeabi_uldivmod>
 8005602:	4603      	mov	r3, r0
 8005604:	460c      	mov	r4, r1
 8005606:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005608:	4b0a      	ldr	r3, [pc, #40]	; (8005634 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800560a:	685b      	ldr	r3, [r3, #4]
 800560c:	0c1b      	lsrs	r3, r3, #16
 800560e:	f003 0303 	and.w	r3, r3, #3
 8005612:	3301      	adds	r3, #1
 8005614:	005b      	lsls	r3, r3, #1
 8005616:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8005618:	68fa      	ldr	r2, [r7, #12]
 800561a:	683b      	ldr	r3, [r7, #0]
 800561c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005620:	60bb      	str	r3, [r7, #8]
      break;
 8005622:	e002      	b.n	800562a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005624:	4b04      	ldr	r3, [pc, #16]	; (8005638 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8005626:	60bb      	str	r3, [r7, #8]
      break;
 8005628:	bf00      	nop
    }
  }
  return sysclockfreq;
 800562a:	68bb      	ldr	r3, [r7, #8]
}
 800562c:	4618      	mov	r0, r3
 800562e:	3714      	adds	r7, #20
 8005630:	46bd      	mov	sp, r7
 8005632:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005634:	40023800 	.word	0x40023800
 8005638:	00f42400 	.word	0x00f42400

0800563c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800563c:	b480      	push	{r7}
 800563e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005640:	4b03      	ldr	r3, [pc, #12]	; (8005650 <HAL_RCC_GetHCLKFreq+0x14>)
 8005642:	681b      	ldr	r3, [r3, #0]
}
 8005644:	4618      	mov	r0, r3
 8005646:	46bd      	mov	sp, r7
 8005648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564c:	4770      	bx	lr
 800564e:	bf00      	nop
 8005650:	20000010 	.word	0x20000010

08005654 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005654:	b580      	push	{r7, lr}
 8005656:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005658:	f7ff fff0 	bl	800563c <HAL_RCC_GetHCLKFreq>
 800565c:	4601      	mov	r1, r0
 800565e:	4b05      	ldr	r3, [pc, #20]	; (8005674 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005660:	689b      	ldr	r3, [r3, #8]
 8005662:	0a9b      	lsrs	r3, r3, #10
 8005664:	f003 0307 	and.w	r3, r3, #7
 8005668:	4a03      	ldr	r2, [pc, #12]	; (8005678 <HAL_RCC_GetPCLK1Freq+0x24>)
 800566a:	5cd3      	ldrb	r3, [r2, r3]
 800566c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005670:	4618      	mov	r0, r3
 8005672:	bd80      	pop	{r7, pc}
 8005674:	40023800 	.word	0x40023800
 8005678:	0800b2e4 	.word	0x0800b2e4

0800567c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800567c:	b580      	push	{r7, lr}
 800567e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005680:	f7ff ffdc 	bl	800563c <HAL_RCC_GetHCLKFreq>
 8005684:	4601      	mov	r1, r0
 8005686:	4b05      	ldr	r3, [pc, #20]	; (800569c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005688:	689b      	ldr	r3, [r3, #8]
 800568a:	0b5b      	lsrs	r3, r3, #13
 800568c:	f003 0307 	and.w	r3, r3, #7
 8005690:	4a03      	ldr	r2, [pc, #12]	; (80056a0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005692:	5cd3      	ldrb	r3, [r2, r3]
 8005694:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005698:	4618      	mov	r0, r3
 800569a:	bd80      	pop	{r7, pc}
 800569c:	40023800 	.word	0x40023800
 80056a0:	0800b2e4 	.word	0x0800b2e4

080056a4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80056a4:	b580      	push	{r7, lr}
 80056a6:	b082      	sub	sp, #8
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d101      	bne.n	80056b6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80056b2:	2301      	movs	r3, #1
 80056b4:	e01d      	b.n	80056f2 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80056bc:	b2db      	uxtb	r3, r3
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d106      	bne.n	80056d0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	2200      	movs	r2, #0
 80056c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80056ca:	6878      	ldr	r0, [r7, #4]
 80056cc:	f7fc fc4e 	bl	8001f6c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	2202      	movs	r2, #2
 80056d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681a      	ldr	r2, [r3, #0]
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	3304      	adds	r3, #4
 80056e0:	4619      	mov	r1, r3
 80056e2:	4610      	mov	r0, r2
 80056e4:	f000 f9fa 	bl	8005adc <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	2201      	movs	r2, #1
 80056ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80056f0:	2300      	movs	r3, #0
}
 80056f2:	4618      	mov	r0, r3
 80056f4:	3708      	adds	r7, #8
 80056f6:	46bd      	mov	sp, r7
 80056f8:	bd80      	pop	{r7, pc}

080056fa <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80056fa:	b580      	push	{r7, lr}
 80056fc:	b082      	sub	sp, #8
 80056fe:	af00      	add	r7, sp, #0
 8005700:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	2b00      	cmp	r3, #0
 8005706:	d101      	bne.n	800570c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005708:	2301      	movs	r3, #1
 800570a:	e01d      	b.n	8005748 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005712:	b2db      	uxtb	r3, r3
 8005714:	2b00      	cmp	r3, #0
 8005716:	d106      	bne.n	8005726 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	2200      	movs	r2, #0
 800571c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005720:	6878      	ldr	r0, [r7, #4]
 8005722:	f000 f815 	bl	8005750 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	2202      	movs	r2, #2
 800572a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681a      	ldr	r2, [r3, #0]
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	3304      	adds	r3, #4
 8005736:	4619      	mov	r1, r3
 8005738:	4610      	mov	r0, r2
 800573a:	f000 f9cf 	bl	8005adc <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	2201      	movs	r2, #1
 8005742:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005746:	2300      	movs	r3, #0
}
 8005748:	4618      	mov	r0, r3
 800574a:	3708      	adds	r7, #8
 800574c:	46bd      	mov	sp, r7
 800574e:	bd80      	pop	{r7, pc}

08005750 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005750:	b480      	push	{r7}
 8005752:	b083      	sub	sp, #12
 8005754:	af00      	add	r7, sp, #0
 8005756:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005758:	bf00      	nop
 800575a:	370c      	adds	r7, #12
 800575c:	46bd      	mov	sp, r7
 800575e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005762:	4770      	bx	lr

08005764 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005764:	b580      	push	{r7, lr}
 8005766:	b084      	sub	sp, #16
 8005768:	af00      	add	r7, sp, #0
 800576a:	6078      	str	r0, [r7, #4]
 800576c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	2201      	movs	r2, #1
 8005774:	6839      	ldr	r1, [r7, #0]
 8005776:	4618      	mov	r0, r3
 8005778:	f000 fc9a 	bl	80060b0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	4a15      	ldr	r2, [pc, #84]	; (80057d8 <HAL_TIM_PWM_Start+0x74>)
 8005782:	4293      	cmp	r3, r2
 8005784:	d004      	beq.n	8005790 <HAL_TIM_PWM_Start+0x2c>
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	4a14      	ldr	r2, [pc, #80]	; (80057dc <HAL_TIM_PWM_Start+0x78>)
 800578c:	4293      	cmp	r3, r2
 800578e:	d101      	bne.n	8005794 <HAL_TIM_PWM_Start+0x30>
 8005790:	2301      	movs	r3, #1
 8005792:	e000      	b.n	8005796 <HAL_TIM_PWM_Start+0x32>
 8005794:	2300      	movs	r3, #0
 8005796:	2b00      	cmp	r3, #0
 8005798:	d007      	beq.n	80057aa <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80057a8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	689b      	ldr	r3, [r3, #8]
 80057b0:	f003 0307 	and.w	r3, r3, #7
 80057b4:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	2b06      	cmp	r3, #6
 80057ba:	d007      	beq.n	80057cc <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	681a      	ldr	r2, [r3, #0]
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	f042 0201 	orr.w	r2, r2, #1
 80057ca:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80057cc:	2300      	movs	r3, #0
}
 80057ce:	4618      	mov	r0, r3
 80057d0:	3710      	adds	r7, #16
 80057d2:	46bd      	mov	sp, r7
 80057d4:	bd80      	pop	{r7, pc}
 80057d6:	bf00      	nop
 80057d8:	40010000 	.word	0x40010000
 80057dc:	40010400 	.word	0x40010400

080057e0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80057e0:	b580      	push	{r7, lr}
 80057e2:	b084      	sub	sp, #16
 80057e4:	af00      	add	r7, sp, #0
 80057e6:	60f8      	str	r0, [r7, #12]
 80057e8:	60b9      	str	r1, [r7, #8]
 80057ea:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80057f2:	2b01      	cmp	r3, #1
 80057f4:	d101      	bne.n	80057fa <HAL_TIM_PWM_ConfigChannel+0x1a>
 80057f6:	2302      	movs	r3, #2
 80057f8:	e0b4      	b.n	8005964 <HAL_TIM_PWM_ConfigChannel+0x184>
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	2201      	movs	r2, #1
 80057fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	2202      	movs	r2, #2
 8005806:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	2b0c      	cmp	r3, #12
 800580e:	f200 809f 	bhi.w	8005950 <HAL_TIM_PWM_ConfigChannel+0x170>
 8005812:	a201      	add	r2, pc, #4	; (adr r2, 8005818 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8005814:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005818:	0800584d 	.word	0x0800584d
 800581c:	08005951 	.word	0x08005951
 8005820:	08005951 	.word	0x08005951
 8005824:	08005951 	.word	0x08005951
 8005828:	0800588d 	.word	0x0800588d
 800582c:	08005951 	.word	0x08005951
 8005830:	08005951 	.word	0x08005951
 8005834:	08005951 	.word	0x08005951
 8005838:	080058cf 	.word	0x080058cf
 800583c:	08005951 	.word	0x08005951
 8005840:	08005951 	.word	0x08005951
 8005844:	08005951 	.word	0x08005951
 8005848:	0800590f 	.word	0x0800590f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	68b9      	ldr	r1, [r7, #8]
 8005852:	4618      	mov	r0, r3
 8005854:	f000 f9e2 	bl	8005c1c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	699a      	ldr	r2, [r3, #24]
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	f042 0208 	orr.w	r2, r2, #8
 8005866:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	699a      	ldr	r2, [r3, #24]
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	f022 0204 	bic.w	r2, r2, #4
 8005876:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	6999      	ldr	r1, [r3, #24]
 800587e:	68bb      	ldr	r3, [r7, #8]
 8005880:	691a      	ldr	r2, [r3, #16]
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	430a      	orrs	r2, r1
 8005888:	619a      	str	r2, [r3, #24]
      break;
 800588a:	e062      	b.n	8005952 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	68b9      	ldr	r1, [r7, #8]
 8005892:	4618      	mov	r0, r3
 8005894:	f000 fa32 	bl	8005cfc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	699a      	ldr	r2, [r3, #24]
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80058a6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	699a      	ldr	r2, [r3, #24]
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80058b6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	6999      	ldr	r1, [r3, #24]
 80058be:	68bb      	ldr	r3, [r7, #8]
 80058c0:	691b      	ldr	r3, [r3, #16]
 80058c2:	021a      	lsls	r2, r3, #8
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	430a      	orrs	r2, r1
 80058ca:	619a      	str	r2, [r3, #24]
      break;
 80058cc:	e041      	b.n	8005952 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	68b9      	ldr	r1, [r7, #8]
 80058d4:	4618      	mov	r0, r3
 80058d6:	f000 fa87 	bl	8005de8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	69da      	ldr	r2, [r3, #28]
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	f042 0208 	orr.w	r2, r2, #8
 80058e8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	69da      	ldr	r2, [r3, #28]
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	f022 0204 	bic.w	r2, r2, #4
 80058f8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	69d9      	ldr	r1, [r3, #28]
 8005900:	68bb      	ldr	r3, [r7, #8]
 8005902:	691a      	ldr	r2, [r3, #16]
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	430a      	orrs	r2, r1
 800590a:	61da      	str	r2, [r3, #28]
      break;
 800590c:	e021      	b.n	8005952 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	68b9      	ldr	r1, [r7, #8]
 8005914:	4618      	mov	r0, r3
 8005916:	f000 fadb 	bl	8005ed0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	69da      	ldr	r2, [r3, #28]
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005928:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	69da      	ldr	r2, [r3, #28]
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005938:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	69d9      	ldr	r1, [r3, #28]
 8005940:	68bb      	ldr	r3, [r7, #8]
 8005942:	691b      	ldr	r3, [r3, #16]
 8005944:	021a      	lsls	r2, r3, #8
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	430a      	orrs	r2, r1
 800594c:	61da      	str	r2, [r3, #28]
      break;
 800594e:	e000      	b.n	8005952 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8005950:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	2201      	movs	r2, #1
 8005956:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	2200      	movs	r2, #0
 800595e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005962:	2300      	movs	r3, #0
}
 8005964:	4618      	mov	r0, r3
 8005966:	3710      	adds	r7, #16
 8005968:	46bd      	mov	sp, r7
 800596a:	bd80      	pop	{r7, pc}

0800596c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800596c:	b580      	push	{r7, lr}
 800596e:	b084      	sub	sp, #16
 8005970:	af00      	add	r7, sp, #0
 8005972:	6078      	str	r0, [r7, #4]
 8005974:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800597c:	2b01      	cmp	r3, #1
 800597e:	d101      	bne.n	8005984 <HAL_TIM_ConfigClockSource+0x18>
 8005980:	2302      	movs	r3, #2
 8005982:	e0a6      	b.n	8005ad2 <HAL_TIM_ConfigClockSource+0x166>
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	2201      	movs	r2, #1
 8005988:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	2202      	movs	r2, #2
 8005990:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	689b      	ldr	r3, [r3, #8]
 800599a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80059a2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80059aa:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	68fa      	ldr	r2, [r7, #12]
 80059b2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80059b4:	683b      	ldr	r3, [r7, #0]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	2b40      	cmp	r3, #64	; 0x40
 80059ba:	d067      	beq.n	8005a8c <HAL_TIM_ConfigClockSource+0x120>
 80059bc:	2b40      	cmp	r3, #64	; 0x40
 80059be:	d80b      	bhi.n	80059d8 <HAL_TIM_ConfigClockSource+0x6c>
 80059c0:	2b10      	cmp	r3, #16
 80059c2:	d073      	beq.n	8005aac <HAL_TIM_ConfigClockSource+0x140>
 80059c4:	2b10      	cmp	r3, #16
 80059c6:	d802      	bhi.n	80059ce <HAL_TIM_ConfigClockSource+0x62>
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d06f      	beq.n	8005aac <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80059cc:	e078      	b.n	8005ac0 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80059ce:	2b20      	cmp	r3, #32
 80059d0:	d06c      	beq.n	8005aac <HAL_TIM_ConfigClockSource+0x140>
 80059d2:	2b30      	cmp	r3, #48	; 0x30
 80059d4:	d06a      	beq.n	8005aac <HAL_TIM_ConfigClockSource+0x140>
      break;
 80059d6:	e073      	b.n	8005ac0 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80059d8:	2b70      	cmp	r3, #112	; 0x70
 80059da:	d00d      	beq.n	80059f8 <HAL_TIM_ConfigClockSource+0x8c>
 80059dc:	2b70      	cmp	r3, #112	; 0x70
 80059de:	d804      	bhi.n	80059ea <HAL_TIM_ConfigClockSource+0x7e>
 80059e0:	2b50      	cmp	r3, #80	; 0x50
 80059e2:	d033      	beq.n	8005a4c <HAL_TIM_ConfigClockSource+0xe0>
 80059e4:	2b60      	cmp	r3, #96	; 0x60
 80059e6:	d041      	beq.n	8005a6c <HAL_TIM_ConfigClockSource+0x100>
      break;
 80059e8:	e06a      	b.n	8005ac0 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80059ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80059ee:	d066      	beq.n	8005abe <HAL_TIM_ConfigClockSource+0x152>
 80059f0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80059f4:	d017      	beq.n	8005a26 <HAL_TIM_ConfigClockSource+0xba>
      break;
 80059f6:	e063      	b.n	8005ac0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	6818      	ldr	r0, [r3, #0]
 80059fc:	683b      	ldr	r3, [r7, #0]
 80059fe:	6899      	ldr	r1, [r3, #8]
 8005a00:	683b      	ldr	r3, [r7, #0]
 8005a02:	685a      	ldr	r2, [r3, #4]
 8005a04:	683b      	ldr	r3, [r7, #0]
 8005a06:	68db      	ldr	r3, [r3, #12]
 8005a08:	f000 fb32 	bl	8006070 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	689b      	ldr	r3, [r3, #8]
 8005a12:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005a1a:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	68fa      	ldr	r2, [r7, #12]
 8005a22:	609a      	str	r2, [r3, #8]
      break;
 8005a24:	e04c      	b.n	8005ac0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	6818      	ldr	r0, [r3, #0]
 8005a2a:	683b      	ldr	r3, [r7, #0]
 8005a2c:	6899      	ldr	r1, [r3, #8]
 8005a2e:	683b      	ldr	r3, [r7, #0]
 8005a30:	685a      	ldr	r2, [r3, #4]
 8005a32:	683b      	ldr	r3, [r7, #0]
 8005a34:	68db      	ldr	r3, [r3, #12]
 8005a36:	f000 fb1b 	bl	8006070 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	689a      	ldr	r2, [r3, #8]
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005a48:	609a      	str	r2, [r3, #8]
      break;
 8005a4a:	e039      	b.n	8005ac0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	6818      	ldr	r0, [r3, #0]
 8005a50:	683b      	ldr	r3, [r7, #0]
 8005a52:	6859      	ldr	r1, [r3, #4]
 8005a54:	683b      	ldr	r3, [r7, #0]
 8005a56:	68db      	ldr	r3, [r3, #12]
 8005a58:	461a      	mov	r2, r3
 8005a5a:	f000 fa8f 	bl	8005f7c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	2150      	movs	r1, #80	; 0x50
 8005a64:	4618      	mov	r0, r3
 8005a66:	f000 fae8 	bl	800603a <TIM_ITRx_SetConfig>
      break;
 8005a6a:	e029      	b.n	8005ac0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	6818      	ldr	r0, [r3, #0]
 8005a70:	683b      	ldr	r3, [r7, #0]
 8005a72:	6859      	ldr	r1, [r3, #4]
 8005a74:	683b      	ldr	r3, [r7, #0]
 8005a76:	68db      	ldr	r3, [r3, #12]
 8005a78:	461a      	mov	r2, r3
 8005a7a:	f000 faae 	bl	8005fda <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	2160      	movs	r1, #96	; 0x60
 8005a84:	4618      	mov	r0, r3
 8005a86:	f000 fad8 	bl	800603a <TIM_ITRx_SetConfig>
      break;
 8005a8a:	e019      	b.n	8005ac0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	6818      	ldr	r0, [r3, #0]
 8005a90:	683b      	ldr	r3, [r7, #0]
 8005a92:	6859      	ldr	r1, [r3, #4]
 8005a94:	683b      	ldr	r3, [r7, #0]
 8005a96:	68db      	ldr	r3, [r3, #12]
 8005a98:	461a      	mov	r2, r3
 8005a9a:	f000 fa6f 	bl	8005f7c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	2140      	movs	r1, #64	; 0x40
 8005aa4:	4618      	mov	r0, r3
 8005aa6:	f000 fac8 	bl	800603a <TIM_ITRx_SetConfig>
      break;
 8005aaa:	e009      	b.n	8005ac0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681a      	ldr	r2, [r3, #0]
 8005ab0:	683b      	ldr	r3, [r7, #0]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	4619      	mov	r1, r3
 8005ab6:	4610      	mov	r0, r2
 8005ab8:	f000 fabf 	bl	800603a <TIM_ITRx_SetConfig>
      break;
 8005abc:	e000      	b.n	8005ac0 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8005abe:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	2201      	movs	r2, #1
 8005ac4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	2200      	movs	r2, #0
 8005acc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005ad0:	2300      	movs	r3, #0
}
 8005ad2:	4618      	mov	r0, r3
 8005ad4:	3710      	adds	r7, #16
 8005ad6:	46bd      	mov	sp, r7
 8005ad8:	bd80      	pop	{r7, pc}
	...

08005adc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005adc:	b480      	push	{r7}
 8005ade:	b085      	sub	sp, #20
 8005ae0:	af00      	add	r7, sp, #0
 8005ae2:	6078      	str	r0, [r7, #4]
 8005ae4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	4a40      	ldr	r2, [pc, #256]	; (8005bf0 <TIM_Base_SetConfig+0x114>)
 8005af0:	4293      	cmp	r3, r2
 8005af2:	d013      	beq.n	8005b1c <TIM_Base_SetConfig+0x40>
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005afa:	d00f      	beq.n	8005b1c <TIM_Base_SetConfig+0x40>
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	4a3d      	ldr	r2, [pc, #244]	; (8005bf4 <TIM_Base_SetConfig+0x118>)
 8005b00:	4293      	cmp	r3, r2
 8005b02:	d00b      	beq.n	8005b1c <TIM_Base_SetConfig+0x40>
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	4a3c      	ldr	r2, [pc, #240]	; (8005bf8 <TIM_Base_SetConfig+0x11c>)
 8005b08:	4293      	cmp	r3, r2
 8005b0a:	d007      	beq.n	8005b1c <TIM_Base_SetConfig+0x40>
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	4a3b      	ldr	r2, [pc, #236]	; (8005bfc <TIM_Base_SetConfig+0x120>)
 8005b10:	4293      	cmp	r3, r2
 8005b12:	d003      	beq.n	8005b1c <TIM_Base_SetConfig+0x40>
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	4a3a      	ldr	r2, [pc, #232]	; (8005c00 <TIM_Base_SetConfig+0x124>)
 8005b18:	4293      	cmp	r3, r2
 8005b1a:	d108      	bne.n	8005b2e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b22:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005b24:	683b      	ldr	r3, [r7, #0]
 8005b26:	685b      	ldr	r3, [r3, #4]
 8005b28:	68fa      	ldr	r2, [r7, #12]
 8005b2a:	4313      	orrs	r3, r2
 8005b2c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	4a2f      	ldr	r2, [pc, #188]	; (8005bf0 <TIM_Base_SetConfig+0x114>)
 8005b32:	4293      	cmp	r3, r2
 8005b34:	d02b      	beq.n	8005b8e <TIM_Base_SetConfig+0xb2>
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b3c:	d027      	beq.n	8005b8e <TIM_Base_SetConfig+0xb2>
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	4a2c      	ldr	r2, [pc, #176]	; (8005bf4 <TIM_Base_SetConfig+0x118>)
 8005b42:	4293      	cmp	r3, r2
 8005b44:	d023      	beq.n	8005b8e <TIM_Base_SetConfig+0xb2>
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	4a2b      	ldr	r2, [pc, #172]	; (8005bf8 <TIM_Base_SetConfig+0x11c>)
 8005b4a:	4293      	cmp	r3, r2
 8005b4c:	d01f      	beq.n	8005b8e <TIM_Base_SetConfig+0xb2>
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	4a2a      	ldr	r2, [pc, #168]	; (8005bfc <TIM_Base_SetConfig+0x120>)
 8005b52:	4293      	cmp	r3, r2
 8005b54:	d01b      	beq.n	8005b8e <TIM_Base_SetConfig+0xb2>
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	4a29      	ldr	r2, [pc, #164]	; (8005c00 <TIM_Base_SetConfig+0x124>)
 8005b5a:	4293      	cmp	r3, r2
 8005b5c:	d017      	beq.n	8005b8e <TIM_Base_SetConfig+0xb2>
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	4a28      	ldr	r2, [pc, #160]	; (8005c04 <TIM_Base_SetConfig+0x128>)
 8005b62:	4293      	cmp	r3, r2
 8005b64:	d013      	beq.n	8005b8e <TIM_Base_SetConfig+0xb2>
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	4a27      	ldr	r2, [pc, #156]	; (8005c08 <TIM_Base_SetConfig+0x12c>)
 8005b6a:	4293      	cmp	r3, r2
 8005b6c:	d00f      	beq.n	8005b8e <TIM_Base_SetConfig+0xb2>
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	4a26      	ldr	r2, [pc, #152]	; (8005c0c <TIM_Base_SetConfig+0x130>)
 8005b72:	4293      	cmp	r3, r2
 8005b74:	d00b      	beq.n	8005b8e <TIM_Base_SetConfig+0xb2>
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	4a25      	ldr	r2, [pc, #148]	; (8005c10 <TIM_Base_SetConfig+0x134>)
 8005b7a:	4293      	cmp	r3, r2
 8005b7c:	d007      	beq.n	8005b8e <TIM_Base_SetConfig+0xb2>
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	4a24      	ldr	r2, [pc, #144]	; (8005c14 <TIM_Base_SetConfig+0x138>)
 8005b82:	4293      	cmp	r3, r2
 8005b84:	d003      	beq.n	8005b8e <TIM_Base_SetConfig+0xb2>
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	4a23      	ldr	r2, [pc, #140]	; (8005c18 <TIM_Base_SetConfig+0x13c>)
 8005b8a:	4293      	cmp	r3, r2
 8005b8c:	d108      	bne.n	8005ba0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005b94:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005b96:	683b      	ldr	r3, [r7, #0]
 8005b98:	68db      	ldr	r3, [r3, #12]
 8005b9a:	68fa      	ldr	r2, [r7, #12]
 8005b9c:	4313      	orrs	r3, r2
 8005b9e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005ba6:	683b      	ldr	r3, [r7, #0]
 8005ba8:	695b      	ldr	r3, [r3, #20]
 8005baa:	4313      	orrs	r3, r2
 8005bac:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	68fa      	ldr	r2, [r7, #12]
 8005bb2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005bb4:	683b      	ldr	r3, [r7, #0]
 8005bb6:	689a      	ldr	r2, [r3, #8]
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005bbc:	683b      	ldr	r3, [r7, #0]
 8005bbe:	681a      	ldr	r2, [r3, #0]
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	4a0a      	ldr	r2, [pc, #40]	; (8005bf0 <TIM_Base_SetConfig+0x114>)
 8005bc8:	4293      	cmp	r3, r2
 8005bca:	d003      	beq.n	8005bd4 <TIM_Base_SetConfig+0xf8>
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	4a0c      	ldr	r2, [pc, #48]	; (8005c00 <TIM_Base_SetConfig+0x124>)
 8005bd0:	4293      	cmp	r3, r2
 8005bd2:	d103      	bne.n	8005bdc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005bd4:	683b      	ldr	r3, [r7, #0]
 8005bd6:	691a      	ldr	r2, [r3, #16]
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2201      	movs	r2, #1
 8005be0:	615a      	str	r2, [r3, #20]
}
 8005be2:	bf00      	nop
 8005be4:	3714      	adds	r7, #20
 8005be6:	46bd      	mov	sp, r7
 8005be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bec:	4770      	bx	lr
 8005bee:	bf00      	nop
 8005bf0:	40010000 	.word	0x40010000
 8005bf4:	40000400 	.word	0x40000400
 8005bf8:	40000800 	.word	0x40000800
 8005bfc:	40000c00 	.word	0x40000c00
 8005c00:	40010400 	.word	0x40010400
 8005c04:	40014000 	.word	0x40014000
 8005c08:	40014400 	.word	0x40014400
 8005c0c:	40014800 	.word	0x40014800
 8005c10:	40001800 	.word	0x40001800
 8005c14:	40001c00 	.word	0x40001c00
 8005c18:	40002000 	.word	0x40002000

08005c1c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005c1c:	b480      	push	{r7}
 8005c1e:	b087      	sub	sp, #28
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	6078      	str	r0, [r7, #4]
 8005c24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	6a1b      	ldr	r3, [r3, #32]
 8005c2a:	f023 0201 	bic.w	r2, r3, #1
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	6a1b      	ldr	r3, [r3, #32]
 8005c36:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	685b      	ldr	r3, [r3, #4]
 8005c3c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	699b      	ldr	r3, [r3, #24]
 8005c42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	f023 0303 	bic.w	r3, r3, #3
 8005c52:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005c54:	683b      	ldr	r3, [r7, #0]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	68fa      	ldr	r2, [r7, #12]
 8005c5a:	4313      	orrs	r3, r2
 8005c5c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005c5e:	697b      	ldr	r3, [r7, #20]
 8005c60:	f023 0302 	bic.w	r3, r3, #2
 8005c64:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005c66:	683b      	ldr	r3, [r7, #0]
 8005c68:	689b      	ldr	r3, [r3, #8]
 8005c6a:	697a      	ldr	r2, [r7, #20]
 8005c6c:	4313      	orrs	r3, r2
 8005c6e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	4a20      	ldr	r2, [pc, #128]	; (8005cf4 <TIM_OC1_SetConfig+0xd8>)
 8005c74:	4293      	cmp	r3, r2
 8005c76:	d003      	beq.n	8005c80 <TIM_OC1_SetConfig+0x64>
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	4a1f      	ldr	r2, [pc, #124]	; (8005cf8 <TIM_OC1_SetConfig+0xdc>)
 8005c7c:	4293      	cmp	r3, r2
 8005c7e:	d10c      	bne.n	8005c9a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005c80:	697b      	ldr	r3, [r7, #20]
 8005c82:	f023 0308 	bic.w	r3, r3, #8
 8005c86:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005c88:	683b      	ldr	r3, [r7, #0]
 8005c8a:	68db      	ldr	r3, [r3, #12]
 8005c8c:	697a      	ldr	r2, [r7, #20]
 8005c8e:	4313      	orrs	r3, r2
 8005c90:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005c92:	697b      	ldr	r3, [r7, #20]
 8005c94:	f023 0304 	bic.w	r3, r3, #4
 8005c98:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	4a15      	ldr	r2, [pc, #84]	; (8005cf4 <TIM_OC1_SetConfig+0xd8>)
 8005c9e:	4293      	cmp	r3, r2
 8005ca0:	d003      	beq.n	8005caa <TIM_OC1_SetConfig+0x8e>
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	4a14      	ldr	r2, [pc, #80]	; (8005cf8 <TIM_OC1_SetConfig+0xdc>)
 8005ca6:	4293      	cmp	r3, r2
 8005ca8:	d111      	bne.n	8005cce <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005caa:	693b      	ldr	r3, [r7, #16]
 8005cac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005cb0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005cb2:	693b      	ldr	r3, [r7, #16]
 8005cb4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005cb8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005cba:	683b      	ldr	r3, [r7, #0]
 8005cbc:	695b      	ldr	r3, [r3, #20]
 8005cbe:	693a      	ldr	r2, [r7, #16]
 8005cc0:	4313      	orrs	r3, r2
 8005cc2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005cc4:	683b      	ldr	r3, [r7, #0]
 8005cc6:	699b      	ldr	r3, [r3, #24]
 8005cc8:	693a      	ldr	r2, [r7, #16]
 8005cca:	4313      	orrs	r3, r2
 8005ccc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	693a      	ldr	r2, [r7, #16]
 8005cd2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	68fa      	ldr	r2, [r7, #12]
 8005cd8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005cda:	683b      	ldr	r3, [r7, #0]
 8005cdc:	685a      	ldr	r2, [r3, #4]
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	697a      	ldr	r2, [r7, #20]
 8005ce6:	621a      	str	r2, [r3, #32]
}
 8005ce8:	bf00      	nop
 8005cea:	371c      	adds	r7, #28
 8005cec:	46bd      	mov	sp, r7
 8005cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf2:	4770      	bx	lr
 8005cf4:	40010000 	.word	0x40010000
 8005cf8:	40010400 	.word	0x40010400

08005cfc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005cfc:	b480      	push	{r7}
 8005cfe:	b087      	sub	sp, #28
 8005d00:	af00      	add	r7, sp, #0
 8005d02:	6078      	str	r0, [r7, #4]
 8005d04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	6a1b      	ldr	r3, [r3, #32]
 8005d0a:	f023 0210 	bic.w	r2, r3, #16
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	6a1b      	ldr	r3, [r3, #32]
 8005d16:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	685b      	ldr	r3, [r3, #4]
 8005d1c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	699b      	ldr	r3, [r3, #24]
 8005d22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005d2a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005d32:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005d34:	683b      	ldr	r3, [r7, #0]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	021b      	lsls	r3, r3, #8
 8005d3a:	68fa      	ldr	r2, [r7, #12]
 8005d3c:	4313      	orrs	r3, r2
 8005d3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005d40:	697b      	ldr	r3, [r7, #20]
 8005d42:	f023 0320 	bic.w	r3, r3, #32
 8005d46:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005d48:	683b      	ldr	r3, [r7, #0]
 8005d4a:	689b      	ldr	r3, [r3, #8]
 8005d4c:	011b      	lsls	r3, r3, #4
 8005d4e:	697a      	ldr	r2, [r7, #20]
 8005d50:	4313      	orrs	r3, r2
 8005d52:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	4a22      	ldr	r2, [pc, #136]	; (8005de0 <TIM_OC2_SetConfig+0xe4>)
 8005d58:	4293      	cmp	r3, r2
 8005d5a:	d003      	beq.n	8005d64 <TIM_OC2_SetConfig+0x68>
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	4a21      	ldr	r2, [pc, #132]	; (8005de4 <TIM_OC2_SetConfig+0xe8>)
 8005d60:	4293      	cmp	r3, r2
 8005d62:	d10d      	bne.n	8005d80 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005d64:	697b      	ldr	r3, [r7, #20]
 8005d66:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005d6a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005d6c:	683b      	ldr	r3, [r7, #0]
 8005d6e:	68db      	ldr	r3, [r3, #12]
 8005d70:	011b      	lsls	r3, r3, #4
 8005d72:	697a      	ldr	r2, [r7, #20]
 8005d74:	4313      	orrs	r3, r2
 8005d76:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005d78:	697b      	ldr	r3, [r7, #20]
 8005d7a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005d7e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	4a17      	ldr	r2, [pc, #92]	; (8005de0 <TIM_OC2_SetConfig+0xe4>)
 8005d84:	4293      	cmp	r3, r2
 8005d86:	d003      	beq.n	8005d90 <TIM_OC2_SetConfig+0x94>
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	4a16      	ldr	r2, [pc, #88]	; (8005de4 <TIM_OC2_SetConfig+0xe8>)
 8005d8c:	4293      	cmp	r3, r2
 8005d8e:	d113      	bne.n	8005db8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005d90:	693b      	ldr	r3, [r7, #16]
 8005d92:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005d96:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005d98:	693b      	ldr	r3, [r7, #16]
 8005d9a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005d9e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005da0:	683b      	ldr	r3, [r7, #0]
 8005da2:	695b      	ldr	r3, [r3, #20]
 8005da4:	009b      	lsls	r3, r3, #2
 8005da6:	693a      	ldr	r2, [r7, #16]
 8005da8:	4313      	orrs	r3, r2
 8005daa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005dac:	683b      	ldr	r3, [r7, #0]
 8005dae:	699b      	ldr	r3, [r3, #24]
 8005db0:	009b      	lsls	r3, r3, #2
 8005db2:	693a      	ldr	r2, [r7, #16]
 8005db4:	4313      	orrs	r3, r2
 8005db6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	693a      	ldr	r2, [r7, #16]
 8005dbc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	68fa      	ldr	r2, [r7, #12]
 8005dc2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005dc4:	683b      	ldr	r3, [r7, #0]
 8005dc6:	685a      	ldr	r2, [r3, #4]
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	697a      	ldr	r2, [r7, #20]
 8005dd0:	621a      	str	r2, [r3, #32]
}
 8005dd2:	bf00      	nop
 8005dd4:	371c      	adds	r7, #28
 8005dd6:	46bd      	mov	sp, r7
 8005dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ddc:	4770      	bx	lr
 8005dde:	bf00      	nop
 8005de0:	40010000 	.word	0x40010000
 8005de4:	40010400 	.word	0x40010400

08005de8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005de8:	b480      	push	{r7}
 8005dea:	b087      	sub	sp, #28
 8005dec:	af00      	add	r7, sp, #0
 8005dee:	6078      	str	r0, [r7, #4]
 8005df0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	6a1b      	ldr	r3, [r3, #32]
 8005df6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	6a1b      	ldr	r3, [r3, #32]
 8005e02:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	685b      	ldr	r3, [r3, #4]
 8005e08:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	69db      	ldr	r3, [r3, #28]
 8005e0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	f023 0303 	bic.w	r3, r3, #3
 8005e1e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005e20:	683b      	ldr	r3, [r7, #0]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	68fa      	ldr	r2, [r7, #12]
 8005e26:	4313      	orrs	r3, r2
 8005e28:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005e2a:	697b      	ldr	r3, [r7, #20]
 8005e2c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005e30:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005e32:	683b      	ldr	r3, [r7, #0]
 8005e34:	689b      	ldr	r3, [r3, #8]
 8005e36:	021b      	lsls	r3, r3, #8
 8005e38:	697a      	ldr	r2, [r7, #20]
 8005e3a:	4313      	orrs	r3, r2
 8005e3c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	4a21      	ldr	r2, [pc, #132]	; (8005ec8 <TIM_OC3_SetConfig+0xe0>)
 8005e42:	4293      	cmp	r3, r2
 8005e44:	d003      	beq.n	8005e4e <TIM_OC3_SetConfig+0x66>
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	4a20      	ldr	r2, [pc, #128]	; (8005ecc <TIM_OC3_SetConfig+0xe4>)
 8005e4a:	4293      	cmp	r3, r2
 8005e4c:	d10d      	bne.n	8005e6a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005e4e:	697b      	ldr	r3, [r7, #20]
 8005e50:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005e54:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005e56:	683b      	ldr	r3, [r7, #0]
 8005e58:	68db      	ldr	r3, [r3, #12]
 8005e5a:	021b      	lsls	r3, r3, #8
 8005e5c:	697a      	ldr	r2, [r7, #20]
 8005e5e:	4313      	orrs	r3, r2
 8005e60:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005e62:	697b      	ldr	r3, [r7, #20]
 8005e64:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005e68:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	4a16      	ldr	r2, [pc, #88]	; (8005ec8 <TIM_OC3_SetConfig+0xe0>)
 8005e6e:	4293      	cmp	r3, r2
 8005e70:	d003      	beq.n	8005e7a <TIM_OC3_SetConfig+0x92>
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	4a15      	ldr	r2, [pc, #84]	; (8005ecc <TIM_OC3_SetConfig+0xe4>)
 8005e76:	4293      	cmp	r3, r2
 8005e78:	d113      	bne.n	8005ea2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005e7a:	693b      	ldr	r3, [r7, #16]
 8005e7c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005e80:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005e82:	693b      	ldr	r3, [r7, #16]
 8005e84:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005e88:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005e8a:	683b      	ldr	r3, [r7, #0]
 8005e8c:	695b      	ldr	r3, [r3, #20]
 8005e8e:	011b      	lsls	r3, r3, #4
 8005e90:	693a      	ldr	r2, [r7, #16]
 8005e92:	4313      	orrs	r3, r2
 8005e94:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005e96:	683b      	ldr	r3, [r7, #0]
 8005e98:	699b      	ldr	r3, [r3, #24]
 8005e9a:	011b      	lsls	r3, r3, #4
 8005e9c:	693a      	ldr	r2, [r7, #16]
 8005e9e:	4313      	orrs	r3, r2
 8005ea0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	693a      	ldr	r2, [r7, #16]
 8005ea6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	68fa      	ldr	r2, [r7, #12]
 8005eac:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005eae:	683b      	ldr	r3, [r7, #0]
 8005eb0:	685a      	ldr	r2, [r3, #4]
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	697a      	ldr	r2, [r7, #20]
 8005eba:	621a      	str	r2, [r3, #32]
}
 8005ebc:	bf00      	nop
 8005ebe:	371c      	adds	r7, #28
 8005ec0:	46bd      	mov	sp, r7
 8005ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec6:	4770      	bx	lr
 8005ec8:	40010000 	.word	0x40010000
 8005ecc:	40010400 	.word	0x40010400

08005ed0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005ed0:	b480      	push	{r7}
 8005ed2:	b087      	sub	sp, #28
 8005ed4:	af00      	add	r7, sp, #0
 8005ed6:	6078      	str	r0, [r7, #4]
 8005ed8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	6a1b      	ldr	r3, [r3, #32]
 8005ede:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	6a1b      	ldr	r3, [r3, #32]
 8005eea:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	685b      	ldr	r3, [r3, #4]
 8005ef0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	69db      	ldr	r3, [r3, #28]
 8005ef6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005efe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f06:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005f08:	683b      	ldr	r3, [r7, #0]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	021b      	lsls	r3, r3, #8
 8005f0e:	68fa      	ldr	r2, [r7, #12]
 8005f10:	4313      	orrs	r3, r2
 8005f12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005f14:	693b      	ldr	r3, [r7, #16]
 8005f16:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005f1a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005f1c:	683b      	ldr	r3, [r7, #0]
 8005f1e:	689b      	ldr	r3, [r3, #8]
 8005f20:	031b      	lsls	r3, r3, #12
 8005f22:	693a      	ldr	r2, [r7, #16]
 8005f24:	4313      	orrs	r3, r2
 8005f26:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	4a12      	ldr	r2, [pc, #72]	; (8005f74 <TIM_OC4_SetConfig+0xa4>)
 8005f2c:	4293      	cmp	r3, r2
 8005f2e:	d003      	beq.n	8005f38 <TIM_OC4_SetConfig+0x68>
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	4a11      	ldr	r2, [pc, #68]	; (8005f78 <TIM_OC4_SetConfig+0xa8>)
 8005f34:	4293      	cmp	r3, r2
 8005f36:	d109      	bne.n	8005f4c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005f38:	697b      	ldr	r3, [r7, #20]
 8005f3a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005f3e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005f40:	683b      	ldr	r3, [r7, #0]
 8005f42:	695b      	ldr	r3, [r3, #20]
 8005f44:	019b      	lsls	r3, r3, #6
 8005f46:	697a      	ldr	r2, [r7, #20]
 8005f48:	4313      	orrs	r3, r2
 8005f4a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	697a      	ldr	r2, [r7, #20]
 8005f50:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	68fa      	ldr	r2, [r7, #12]
 8005f56:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005f58:	683b      	ldr	r3, [r7, #0]
 8005f5a:	685a      	ldr	r2, [r3, #4]
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	693a      	ldr	r2, [r7, #16]
 8005f64:	621a      	str	r2, [r3, #32]
}
 8005f66:	bf00      	nop
 8005f68:	371c      	adds	r7, #28
 8005f6a:	46bd      	mov	sp, r7
 8005f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f70:	4770      	bx	lr
 8005f72:	bf00      	nop
 8005f74:	40010000 	.word	0x40010000
 8005f78:	40010400 	.word	0x40010400

08005f7c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005f7c:	b480      	push	{r7}
 8005f7e:	b087      	sub	sp, #28
 8005f80:	af00      	add	r7, sp, #0
 8005f82:	60f8      	str	r0, [r7, #12]
 8005f84:	60b9      	str	r1, [r7, #8]
 8005f86:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	6a1b      	ldr	r3, [r3, #32]
 8005f8c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	6a1b      	ldr	r3, [r3, #32]
 8005f92:	f023 0201 	bic.w	r2, r3, #1
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	699b      	ldr	r3, [r3, #24]
 8005f9e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005fa0:	693b      	ldr	r3, [r7, #16]
 8005fa2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005fa6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	011b      	lsls	r3, r3, #4
 8005fac:	693a      	ldr	r2, [r7, #16]
 8005fae:	4313      	orrs	r3, r2
 8005fb0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005fb2:	697b      	ldr	r3, [r7, #20]
 8005fb4:	f023 030a 	bic.w	r3, r3, #10
 8005fb8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005fba:	697a      	ldr	r2, [r7, #20]
 8005fbc:	68bb      	ldr	r3, [r7, #8]
 8005fbe:	4313      	orrs	r3, r2
 8005fc0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	693a      	ldr	r2, [r7, #16]
 8005fc6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	697a      	ldr	r2, [r7, #20]
 8005fcc:	621a      	str	r2, [r3, #32]
}
 8005fce:	bf00      	nop
 8005fd0:	371c      	adds	r7, #28
 8005fd2:	46bd      	mov	sp, r7
 8005fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd8:	4770      	bx	lr

08005fda <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005fda:	b480      	push	{r7}
 8005fdc:	b087      	sub	sp, #28
 8005fde:	af00      	add	r7, sp, #0
 8005fe0:	60f8      	str	r0, [r7, #12]
 8005fe2:	60b9      	str	r1, [r7, #8]
 8005fe4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	6a1b      	ldr	r3, [r3, #32]
 8005fea:	f023 0210 	bic.w	r2, r3, #16
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	699b      	ldr	r3, [r3, #24]
 8005ff6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	6a1b      	ldr	r3, [r3, #32]
 8005ffc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005ffe:	697b      	ldr	r3, [r7, #20]
 8006000:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006004:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	031b      	lsls	r3, r3, #12
 800600a:	697a      	ldr	r2, [r7, #20]
 800600c:	4313      	orrs	r3, r2
 800600e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006010:	693b      	ldr	r3, [r7, #16]
 8006012:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006016:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006018:	68bb      	ldr	r3, [r7, #8]
 800601a:	011b      	lsls	r3, r3, #4
 800601c:	693a      	ldr	r2, [r7, #16]
 800601e:	4313      	orrs	r3, r2
 8006020:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	697a      	ldr	r2, [r7, #20]
 8006026:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	693a      	ldr	r2, [r7, #16]
 800602c:	621a      	str	r2, [r3, #32]
}
 800602e:	bf00      	nop
 8006030:	371c      	adds	r7, #28
 8006032:	46bd      	mov	sp, r7
 8006034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006038:	4770      	bx	lr

0800603a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800603a:	b480      	push	{r7}
 800603c:	b085      	sub	sp, #20
 800603e:	af00      	add	r7, sp, #0
 8006040:	6078      	str	r0, [r7, #4]
 8006042:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	689b      	ldr	r3, [r3, #8]
 8006048:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006050:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006052:	683a      	ldr	r2, [r7, #0]
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	4313      	orrs	r3, r2
 8006058:	f043 0307 	orr.w	r3, r3, #7
 800605c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	68fa      	ldr	r2, [r7, #12]
 8006062:	609a      	str	r2, [r3, #8]
}
 8006064:	bf00      	nop
 8006066:	3714      	adds	r7, #20
 8006068:	46bd      	mov	sp, r7
 800606a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606e:	4770      	bx	lr

08006070 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006070:	b480      	push	{r7}
 8006072:	b087      	sub	sp, #28
 8006074:	af00      	add	r7, sp, #0
 8006076:	60f8      	str	r0, [r7, #12]
 8006078:	60b9      	str	r1, [r7, #8]
 800607a:	607a      	str	r2, [r7, #4]
 800607c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	689b      	ldr	r3, [r3, #8]
 8006082:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006084:	697b      	ldr	r3, [r7, #20]
 8006086:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800608a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800608c:	683b      	ldr	r3, [r7, #0]
 800608e:	021a      	lsls	r2, r3, #8
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	431a      	orrs	r2, r3
 8006094:	68bb      	ldr	r3, [r7, #8]
 8006096:	4313      	orrs	r3, r2
 8006098:	697a      	ldr	r2, [r7, #20]
 800609a:	4313      	orrs	r3, r2
 800609c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	697a      	ldr	r2, [r7, #20]
 80060a2:	609a      	str	r2, [r3, #8]
}
 80060a4:	bf00      	nop
 80060a6:	371c      	adds	r7, #28
 80060a8:	46bd      	mov	sp, r7
 80060aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ae:	4770      	bx	lr

080060b0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80060b0:	b480      	push	{r7}
 80060b2:	b087      	sub	sp, #28
 80060b4:	af00      	add	r7, sp, #0
 80060b6:	60f8      	str	r0, [r7, #12]
 80060b8:	60b9      	str	r1, [r7, #8]
 80060ba:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80060bc:	68bb      	ldr	r3, [r7, #8]
 80060be:	f003 031f 	and.w	r3, r3, #31
 80060c2:	2201      	movs	r2, #1
 80060c4:	fa02 f303 	lsl.w	r3, r2, r3
 80060c8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	6a1a      	ldr	r2, [r3, #32]
 80060ce:	697b      	ldr	r3, [r7, #20]
 80060d0:	43db      	mvns	r3, r3
 80060d2:	401a      	ands	r2, r3
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	6a1a      	ldr	r2, [r3, #32]
 80060dc:	68bb      	ldr	r3, [r7, #8]
 80060de:	f003 031f 	and.w	r3, r3, #31
 80060e2:	6879      	ldr	r1, [r7, #4]
 80060e4:	fa01 f303 	lsl.w	r3, r1, r3
 80060e8:	431a      	orrs	r2, r3
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	621a      	str	r2, [r3, #32]
}
 80060ee:	bf00      	nop
 80060f0:	371c      	adds	r7, #28
 80060f2:	46bd      	mov	sp, r7
 80060f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f8:	4770      	bx	lr
	...

080060fc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80060fc:	b480      	push	{r7}
 80060fe:	b085      	sub	sp, #20
 8006100:	af00      	add	r7, sp, #0
 8006102:	6078      	str	r0, [r7, #4]
 8006104:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800610c:	2b01      	cmp	r3, #1
 800610e:	d101      	bne.n	8006114 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006110:	2302      	movs	r3, #2
 8006112:	e05a      	b.n	80061ca <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	2201      	movs	r2, #1
 8006118:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	2202      	movs	r2, #2
 8006120:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	685b      	ldr	r3, [r3, #4]
 800612a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	689b      	ldr	r3, [r3, #8]
 8006132:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800613a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800613c:	683b      	ldr	r3, [r7, #0]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	68fa      	ldr	r2, [r7, #12]
 8006142:	4313      	orrs	r3, r2
 8006144:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	68fa      	ldr	r2, [r7, #12]
 800614c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	4a21      	ldr	r2, [pc, #132]	; (80061d8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006154:	4293      	cmp	r3, r2
 8006156:	d022      	beq.n	800619e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006160:	d01d      	beq.n	800619e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	4a1d      	ldr	r2, [pc, #116]	; (80061dc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006168:	4293      	cmp	r3, r2
 800616a:	d018      	beq.n	800619e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	4a1b      	ldr	r2, [pc, #108]	; (80061e0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006172:	4293      	cmp	r3, r2
 8006174:	d013      	beq.n	800619e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	4a1a      	ldr	r2, [pc, #104]	; (80061e4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800617c:	4293      	cmp	r3, r2
 800617e:	d00e      	beq.n	800619e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	4a18      	ldr	r2, [pc, #96]	; (80061e8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006186:	4293      	cmp	r3, r2
 8006188:	d009      	beq.n	800619e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	4a17      	ldr	r2, [pc, #92]	; (80061ec <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006190:	4293      	cmp	r3, r2
 8006192:	d004      	beq.n	800619e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	4a15      	ldr	r2, [pc, #84]	; (80061f0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800619a:	4293      	cmp	r3, r2
 800619c:	d10c      	bne.n	80061b8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800619e:	68bb      	ldr	r3, [r7, #8]
 80061a0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80061a4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80061a6:	683b      	ldr	r3, [r7, #0]
 80061a8:	685b      	ldr	r3, [r3, #4]
 80061aa:	68ba      	ldr	r2, [r7, #8]
 80061ac:	4313      	orrs	r3, r2
 80061ae:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	68ba      	ldr	r2, [r7, #8]
 80061b6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	2201      	movs	r2, #1
 80061bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	2200      	movs	r2, #0
 80061c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80061c8:	2300      	movs	r3, #0
}
 80061ca:	4618      	mov	r0, r3
 80061cc:	3714      	adds	r7, #20
 80061ce:	46bd      	mov	sp, r7
 80061d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d4:	4770      	bx	lr
 80061d6:	bf00      	nop
 80061d8:	40010000 	.word	0x40010000
 80061dc:	40000400 	.word	0x40000400
 80061e0:	40000800 	.word	0x40000800
 80061e4:	40000c00 	.word	0x40000c00
 80061e8:	40010400 	.word	0x40010400
 80061ec:	40014000 	.word	0x40014000
 80061f0:	40001800 	.word	0x40001800

080061f4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80061f4:	b580      	push	{r7, lr}
 80061f6:	b082      	sub	sp, #8
 80061f8:	af00      	add	r7, sp, #0
 80061fa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d101      	bne.n	8006206 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006202:	2301      	movs	r3, #1
 8006204:	e03f      	b.n	8006286 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800620c:	b2db      	uxtb	r3, r3
 800620e:	2b00      	cmp	r3, #0
 8006210:	d106      	bne.n	8006220 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	2200      	movs	r2, #0
 8006216:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800621a:	6878      	ldr	r0, [r7, #4]
 800621c:	f7fb ff1e 	bl	800205c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	2224      	movs	r2, #36	; 0x24
 8006224:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	68da      	ldr	r2, [r3, #12]
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006236:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006238:	6878      	ldr	r0, [r7, #4]
 800623a:	f000 fc6d 	bl	8006b18 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	691a      	ldr	r2, [r3, #16]
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800624c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	695a      	ldr	r2, [r3, #20]
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800625c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	68da      	ldr	r2, [r3, #12]
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800626c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	2200      	movs	r2, #0
 8006272:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	2220      	movs	r2, #32
 8006278:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	2220      	movs	r2, #32
 8006280:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8006284:	2300      	movs	r3, #0
}
 8006286:	4618      	mov	r0, r3
 8006288:	3708      	adds	r7, #8
 800628a:	46bd      	mov	sp, r7
 800628c:	bd80      	pop	{r7, pc}

0800628e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800628e:	b580      	push	{r7, lr}
 8006290:	b088      	sub	sp, #32
 8006292:	af02      	add	r7, sp, #8
 8006294:	60f8      	str	r0, [r7, #12]
 8006296:	60b9      	str	r1, [r7, #8]
 8006298:	603b      	str	r3, [r7, #0]
 800629a:	4613      	mov	r3, r2
 800629c:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800629e:	2300      	movs	r3, #0
 80062a0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80062a8:	b2db      	uxtb	r3, r3
 80062aa:	2b20      	cmp	r3, #32
 80062ac:	f040 8083 	bne.w	80063b6 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 80062b0:	68bb      	ldr	r3, [r7, #8]
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d002      	beq.n	80062bc <HAL_UART_Transmit+0x2e>
 80062b6:	88fb      	ldrh	r3, [r7, #6]
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d101      	bne.n	80062c0 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 80062bc:	2301      	movs	r3, #1
 80062be:	e07b      	b.n	80063b8 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80062c6:	2b01      	cmp	r3, #1
 80062c8:	d101      	bne.n	80062ce <HAL_UART_Transmit+0x40>
 80062ca:	2302      	movs	r3, #2
 80062cc:	e074      	b.n	80063b8 <HAL_UART_Transmit+0x12a>
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	2201      	movs	r2, #1
 80062d2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	2200      	movs	r2, #0
 80062da:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	2221      	movs	r2, #33	; 0x21
 80062e0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80062e4:	f7fc f952 	bl	800258c <HAL_GetTick>
 80062e8:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	88fa      	ldrh	r2, [r7, #6]
 80062ee:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	88fa      	ldrh	r2, [r7, #6]
 80062f4:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	2200      	movs	r2, #0
 80062fa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 80062fe:	e042      	b.n	8006386 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006304:	b29b      	uxth	r3, r3
 8006306:	3b01      	subs	r3, #1
 8006308:	b29a      	uxth	r2, r3
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	689b      	ldr	r3, [r3, #8]
 8006312:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006316:	d122      	bne.n	800635e <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006318:	683b      	ldr	r3, [r7, #0]
 800631a:	9300      	str	r3, [sp, #0]
 800631c:	697b      	ldr	r3, [r7, #20]
 800631e:	2200      	movs	r2, #0
 8006320:	2180      	movs	r1, #128	; 0x80
 8006322:	68f8      	ldr	r0, [r7, #12]
 8006324:	f000 fa76 	bl	8006814 <UART_WaitOnFlagUntilTimeout>
 8006328:	4603      	mov	r3, r0
 800632a:	2b00      	cmp	r3, #0
 800632c:	d001      	beq.n	8006332 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 800632e:	2303      	movs	r3, #3
 8006330:	e042      	b.n	80063b8 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8006332:	68bb      	ldr	r3, [r7, #8]
 8006334:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8006336:	693b      	ldr	r3, [r7, #16]
 8006338:	881b      	ldrh	r3, [r3, #0]
 800633a:	461a      	mov	r2, r3
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006344:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	691b      	ldr	r3, [r3, #16]
 800634a:	2b00      	cmp	r3, #0
 800634c:	d103      	bne.n	8006356 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 800634e:	68bb      	ldr	r3, [r7, #8]
 8006350:	3302      	adds	r3, #2
 8006352:	60bb      	str	r3, [r7, #8]
 8006354:	e017      	b.n	8006386 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8006356:	68bb      	ldr	r3, [r7, #8]
 8006358:	3301      	adds	r3, #1
 800635a:	60bb      	str	r3, [r7, #8]
 800635c:	e013      	b.n	8006386 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800635e:	683b      	ldr	r3, [r7, #0]
 8006360:	9300      	str	r3, [sp, #0]
 8006362:	697b      	ldr	r3, [r7, #20]
 8006364:	2200      	movs	r2, #0
 8006366:	2180      	movs	r1, #128	; 0x80
 8006368:	68f8      	ldr	r0, [r7, #12]
 800636a:	f000 fa53 	bl	8006814 <UART_WaitOnFlagUntilTimeout>
 800636e:	4603      	mov	r3, r0
 8006370:	2b00      	cmp	r3, #0
 8006372:	d001      	beq.n	8006378 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8006374:	2303      	movs	r3, #3
 8006376:	e01f      	b.n	80063b8 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8006378:	68bb      	ldr	r3, [r7, #8]
 800637a:	1c5a      	adds	r2, r3, #1
 800637c:	60ba      	str	r2, [r7, #8]
 800637e:	781a      	ldrb	r2, [r3, #0]
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800638a:	b29b      	uxth	r3, r3
 800638c:	2b00      	cmp	r3, #0
 800638e:	d1b7      	bne.n	8006300 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006390:	683b      	ldr	r3, [r7, #0]
 8006392:	9300      	str	r3, [sp, #0]
 8006394:	697b      	ldr	r3, [r7, #20]
 8006396:	2200      	movs	r2, #0
 8006398:	2140      	movs	r1, #64	; 0x40
 800639a:	68f8      	ldr	r0, [r7, #12]
 800639c:	f000 fa3a 	bl	8006814 <UART_WaitOnFlagUntilTimeout>
 80063a0:	4603      	mov	r3, r0
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d001      	beq.n	80063aa <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 80063a6:	2303      	movs	r3, #3
 80063a8:	e006      	b.n	80063b8 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	2220      	movs	r2, #32
 80063ae:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 80063b2:	2300      	movs	r3, #0
 80063b4:	e000      	b.n	80063b8 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 80063b6:	2302      	movs	r3, #2
  }
}
 80063b8:	4618      	mov	r0, r3
 80063ba:	3718      	adds	r7, #24
 80063bc:	46bd      	mov	sp, r7
 80063be:	bd80      	pop	{r7, pc}

080063c0 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80063c0:	b580      	push	{r7, lr}
 80063c2:	b086      	sub	sp, #24
 80063c4:	af00      	add	r7, sp, #0
 80063c6:	60f8      	str	r0, [r7, #12]
 80063c8:	60b9      	str	r1, [r7, #8]
 80063ca:	4613      	mov	r3, r2
 80063cc:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80063d4:	b2db      	uxtb	r3, r3
 80063d6:	2b20      	cmp	r3, #32
 80063d8:	d166      	bne.n	80064a8 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 80063da:	68bb      	ldr	r3, [r7, #8]
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d002      	beq.n	80063e6 <HAL_UART_Receive_DMA+0x26>
 80063e0:	88fb      	ldrh	r3, [r7, #6]
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d101      	bne.n	80063ea <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80063e6:	2301      	movs	r3, #1
 80063e8:	e05f      	b.n	80064aa <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80063f0:	2b01      	cmp	r3, #1
 80063f2:	d101      	bne.n	80063f8 <HAL_UART_Receive_DMA+0x38>
 80063f4:	2302      	movs	r3, #2
 80063f6:	e058      	b.n	80064aa <HAL_UART_Receive_DMA+0xea>
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	2201      	movs	r2, #1
 80063fc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8006400:	68ba      	ldr	r2, [r7, #8]
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	88fa      	ldrh	r2, [r7, #6]
 800640a:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	2200      	movs	r2, #0
 8006410:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	2222      	movs	r2, #34	; 0x22
 8006416:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800641e:	4a25      	ldr	r2, [pc, #148]	; (80064b4 <HAL_UART_Receive_DMA+0xf4>)
 8006420:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006426:	4a24      	ldr	r2, [pc, #144]	; (80064b8 <HAL_UART_Receive_DMA+0xf8>)
 8006428:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800642e:	4a23      	ldr	r2, [pc, #140]	; (80064bc <HAL_UART_Receive_DMA+0xfc>)
 8006430:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006436:	2200      	movs	r2, #0
 8006438:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 800643a:	f107 0308 	add.w	r3, r7, #8
 800643e:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	3304      	adds	r3, #4
 800644a:	4619      	mov	r1, r3
 800644c:	697b      	ldr	r3, [r7, #20]
 800644e:	681a      	ldr	r2, [r3, #0]
 8006450:	88fb      	ldrh	r3, [r7, #6]
 8006452:	f7fc ff1b 	bl	800328c <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 8006456:	2300      	movs	r3, #0
 8006458:	613b      	str	r3, [r7, #16]
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	613b      	str	r3, [r7, #16]
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	685b      	ldr	r3, [r3, #4]
 8006468:	613b      	str	r3, [r7, #16]
 800646a:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	2200      	movs	r2, #0
 8006470:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	68da      	ldr	r2, [r3, #12]
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006482:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	695a      	ldr	r2, [r3, #20]
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	f042 0201 	orr.w	r2, r2, #1
 8006492:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	695a      	ldr	r2, [r3, #20]
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80064a2:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 80064a4:	2300      	movs	r3, #0
 80064a6:	e000      	b.n	80064aa <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 80064a8:	2302      	movs	r3, #2
  }
}
 80064aa:	4618      	mov	r0, r3
 80064ac:	3718      	adds	r7, #24
 80064ae:	46bd      	mov	sp, r7
 80064b0:	bd80      	pop	{r7, pc}
 80064b2:	bf00      	nop
 80064b4:	080066fd 	.word	0x080066fd
 80064b8:	08006765 	.word	0x08006765
 80064bc:	08006781 	.word	0x08006781

080064c0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80064c0:	b580      	push	{r7, lr}
 80064c2:	b088      	sub	sp, #32
 80064c4:	af00      	add	r7, sp, #0
 80064c6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	68db      	ldr	r3, [r3, #12]
 80064d6:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	695b      	ldr	r3, [r3, #20]
 80064de:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 80064e0:	2300      	movs	r3, #0
 80064e2:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 80064e4:	2300      	movs	r3, #0
 80064e6:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80064e8:	69fb      	ldr	r3, [r7, #28]
 80064ea:	f003 030f 	and.w	r3, r3, #15
 80064ee:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 80064f0:	693b      	ldr	r3, [r7, #16]
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d10d      	bne.n	8006512 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80064f6:	69fb      	ldr	r3, [r7, #28]
 80064f8:	f003 0320 	and.w	r3, r3, #32
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d008      	beq.n	8006512 <HAL_UART_IRQHandler+0x52>
 8006500:	69bb      	ldr	r3, [r7, #24]
 8006502:	f003 0320 	and.w	r3, r3, #32
 8006506:	2b00      	cmp	r3, #0
 8006508:	d003      	beq.n	8006512 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800650a:	6878      	ldr	r0, [r7, #4]
 800650c:	f000 fa82 	bl	8006a14 <UART_Receive_IT>
      return;
 8006510:	e0d1      	b.n	80066b6 <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006512:	693b      	ldr	r3, [r7, #16]
 8006514:	2b00      	cmp	r3, #0
 8006516:	f000 80b0 	beq.w	800667a <HAL_UART_IRQHandler+0x1ba>
 800651a:	697b      	ldr	r3, [r7, #20]
 800651c:	f003 0301 	and.w	r3, r3, #1
 8006520:	2b00      	cmp	r3, #0
 8006522:	d105      	bne.n	8006530 <HAL_UART_IRQHandler+0x70>
 8006524:	69bb      	ldr	r3, [r7, #24]
 8006526:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800652a:	2b00      	cmp	r3, #0
 800652c:	f000 80a5 	beq.w	800667a <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006530:	69fb      	ldr	r3, [r7, #28]
 8006532:	f003 0301 	and.w	r3, r3, #1
 8006536:	2b00      	cmp	r3, #0
 8006538:	d00a      	beq.n	8006550 <HAL_UART_IRQHandler+0x90>
 800653a:	69bb      	ldr	r3, [r7, #24]
 800653c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006540:	2b00      	cmp	r3, #0
 8006542:	d005      	beq.n	8006550 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006548:	f043 0201 	orr.w	r2, r3, #1
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006550:	69fb      	ldr	r3, [r7, #28]
 8006552:	f003 0304 	and.w	r3, r3, #4
 8006556:	2b00      	cmp	r3, #0
 8006558:	d00a      	beq.n	8006570 <HAL_UART_IRQHandler+0xb0>
 800655a:	697b      	ldr	r3, [r7, #20]
 800655c:	f003 0301 	and.w	r3, r3, #1
 8006560:	2b00      	cmp	r3, #0
 8006562:	d005      	beq.n	8006570 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006568:	f043 0202 	orr.w	r2, r3, #2
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006570:	69fb      	ldr	r3, [r7, #28]
 8006572:	f003 0302 	and.w	r3, r3, #2
 8006576:	2b00      	cmp	r3, #0
 8006578:	d00a      	beq.n	8006590 <HAL_UART_IRQHandler+0xd0>
 800657a:	697b      	ldr	r3, [r7, #20]
 800657c:	f003 0301 	and.w	r3, r3, #1
 8006580:	2b00      	cmp	r3, #0
 8006582:	d005      	beq.n	8006590 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006588:	f043 0204 	orr.w	r2, r3, #4
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8006590:	69fb      	ldr	r3, [r7, #28]
 8006592:	f003 0308 	and.w	r3, r3, #8
 8006596:	2b00      	cmp	r3, #0
 8006598:	d00f      	beq.n	80065ba <HAL_UART_IRQHandler+0xfa>
 800659a:	69bb      	ldr	r3, [r7, #24]
 800659c:	f003 0320 	and.w	r3, r3, #32
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d104      	bne.n	80065ae <HAL_UART_IRQHandler+0xee>
 80065a4:	697b      	ldr	r3, [r7, #20]
 80065a6:	f003 0301 	and.w	r3, r3, #1
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d005      	beq.n	80065ba <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80065b2:	f043 0208 	orr.w	r2, r3, #8
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d078      	beq.n	80066b4 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80065c2:	69fb      	ldr	r3, [r7, #28]
 80065c4:	f003 0320 	and.w	r3, r3, #32
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d007      	beq.n	80065dc <HAL_UART_IRQHandler+0x11c>
 80065cc:	69bb      	ldr	r3, [r7, #24]
 80065ce:	f003 0320 	and.w	r3, r3, #32
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d002      	beq.n	80065dc <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 80065d6:	6878      	ldr	r0, [r7, #4]
 80065d8:	f000 fa1c 	bl	8006a14 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	695b      	ldr	r3, [r3, #20]
 80065e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065e6:	2b40      	cmp	r3, #64	; 0x40
 80065e8:	bf0c      	ite	eq
 80065ea:	2301      	moveq	r3, #1
 80065ec:	2300      	movne	r3, #0
 80065ee:	b2db      	uxtb	r3, r3
 80065f0:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80065f6:	f003 0308 	and.w	r3, r3, #8
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d102      	bne.n	8006604 <HAL_UART_IRQHandler+0x144>
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	2b00      	cmp	r3, #0
 8006602:	d031      	beq.n	8006668 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006604:	6878      	ldr	r0, [r7, #4]
 8006606:	f000 f965 	bl	80068d4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	695b      	ldr	r3, [r3, #20]
 8006610:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006614:	2b40      	cmp	r3, #64	; 0x40
 8006616:	d123      	bne.n	8006660 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	695a      	ldr	r2, [r3, #20]
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006626:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800662c:	2b00      	cmp	r3, #0
 800662e:	d013      	beq.n	8006658 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006634:	4a21      	ldr	r2, [pc, #132]	; (80066bc <HAL_UART_IRQHandler+0x1fc>)
 8006636:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800663c:	4618      	mov	r0, r3
 800663e:	f7fc fe7d 	bl	800333c <HAL_DMA_Abort_IT>
 8006642:	4603      	mov	r3, r0
 8006644:	2b00      	cmp	r3, #0
 8006646:	d016      	beq.n	8006676 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800664c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800664e:	687a      	ldr	r2, [r7, #4]
 8006650:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006652:	4610      	mov	r0, r2
 8006654:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006656:	e00e      	b.n	8006676 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006658:	6878      	ldr	r0, [r7, #4]
 800665a:	f000 f845 	bl	80066e8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800665e:	e00a      	b.n	8006676 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006660:	6878      	ldr	r0, [r7, #4]
 8006662:	f000 f841 	bl	80066e8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006666:	e006      	b.n	8006676 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006668:	6878      	ldr	r0, [r7, #4]
 800666a:	f000 f83d 	bl	80066e8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	2200      	movs	r2, #0
 8006672:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8006674:	e01e      	b.n	80066b4 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006676:	bf00      	nop
    return;
 8006678:	e01c      	b.n	80066b4 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800667a:	69fb      	ldr	r3, [r7, #28]
 800667c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006680:	2b00      	cmp	r3, #0
 8006682:	d008      	beq.n	8006696 <HAL_UART_IRQHandler+0x1d6>
 8006684:	69bb      	ldr	r3, [r7, #24]
 8006686:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800668a:	2b00      	cmp	r3, #0
 800668c:	d003      	beq.n	8006696 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 800668e:	6878      	ldr	r0, [r7, #4]
 8006690:	f000 f952 	bl	8006938 <UART_Transmit_IT>
    return;
 8006694:	e00f      	b.n	80066b6 <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006696:	69fb      	ldr	r3, [r7, #28]
 8006698:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800669c:	2b00      	cmp	r3, #0
 800669e:	d00a      	beq.n	80066b6 <HAL_UART_IRQHandler+0x1f6>
 80066a0:	69bb      	ldr	r3, [r7, #24]
 80066a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d005      	beq.n	80066b6 <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 80066aa:	6878      	ldr	r0, [r7, #4]
 80066ac:	f000 f99a 	bl	80069e4 <UART_EndTransmit_IT>
    return;
 80066b0:	bf00      	nop
 80066b2:	e000      	b.n	80066b6 <HAL_UART_IRQHandler+0x1f6>
    return;
 80066b4:	bf00      	nop
  }
}
 80066b6:	3720      	adds	r7, #32
 80066b8:	46bd      	mov	sp, r7
 80066ba:	bd80      	pop	{r7, pc}
 80066bc:	08006911 	.word	0x08006911

080066c0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80066c0:	b480      	push	{r7}
 80066c2:	b083      	sub	sp, #12
 80066c4:	af00      	add	r7, sp, #0
 80066c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80066c8:	bf00      	nop
 80066ca:	370c      	adds	r7, #12
 80066cc:	46bd      	mov	sp, r7
 80066ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d2:	4770      	bx	lr

080066d4 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80066d4:	b480      	push	{r7}
 80066d6:	b083      	sub	sp, #12
 80066d8:	af00      	add	r7, sp, #0
 80066da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80066dc:	bf00      	nop
 80066de:	370c      	adds	r7, #12
 80066e0:	46bd      	mov	sp, r7
 80066e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e6:	4770      	bx	lr

080066e8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80066e8:	b480      	push	{r7}
 80066ea:	b083      	sub	sp, #12
 80066ec:	af00      	add	r7, sp, #0
 80066ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80066f0:	bf00      	nop
 80066f2:	370c      	adds	r7, #12
 80066f4:	46bd      	mov	sp, r7
 80066f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066fa:	4770      	bx	lr

080066fc <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80066fc:	b580      	push	{r7, lr}
 80066fe:	b084      	sub	sp, #16
 8006700:	af00      	add	r7, sp, #0
 8006702:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006708:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006714:	2b00      	cmp	r3, #0
 8006716:	d11e      	bne.n	8006756 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	2200      	movs	r2, #0
 800671c:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	68da      	ldr	r2, [r3, #12]
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800672c:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	695a      	ldr	r2, [r3, #20]
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	f022 0201 	bic.w	r2, r2, #1
 800673c:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	695a      	ldr	r2, [r3, #20]
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800674c:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	2220      	movs	r2, #32
 8006752:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8006756:	68f8      	ldr	r0, [r7, #12]
 8006758:	f7fb fa44 	bl	8001be4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800675c:	bf00      	nop
 800675e:	3710      	adds	r7, #16
 8006760:	46bd      	mov	sp, r7
 8006762:	bd80      	pop	{r7, pc}

08006764 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006764:	b580      	push	{r7, lr}
 8006766:	b084      	sub	sp, #16
 8006768:	af00      	add	r7, sp, #0
 800676a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006770:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8006772:	68f8      	ldr	r0, [r7, #12]
 8006774:	f7ff ffae 	bl	80066d4 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006778:	bf00      	nop
 800677a:	3710      	adds	r7, #16
 800677c:	46bd      	mov	sp, r7
 800677e:	bd80      	pop	{r7, pc}

08006780 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006780:	b580      	push	{r7, lr}
 8006782:	b084      	sub	sp, #16
 8006784:	af00      	add	r7, sp, #0
 8006786:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006788:	2300      	movs	r3, #0
 800678a:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006790:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006792:	68bb      	ldr	r3, [r7, #8]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	695b      	ldr	r3, [r3, #20]
 8006798:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800679c:	2b80      	cmp	r3, #128	; 0x80
 800679e:	bf0c      	ite	eq
 80067a0:	2301      	moveq	r3, #1
 80067a2:	2300      	movne	r3, #0
 80067a4:	b2db      	uxtb	r3, r3
 80067a6:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80067a8:	68bb      	ldr	r3, [r7, #8]
 80067aa:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80067ae:	b2db      	uxtb	r3, r3
 80067b0:	2b21      	cmp	r3, #33	; 0x21
 80067b2:	d108      	bne.n	80067c6 <UART_DMAError+0x46>
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d005      	beq.n	80067c6 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80067ba:	68bb      	ldr	r3, [r7, #8]
 80067bc:	2200      	movs	r2, #0
 80067be:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80067c0:	68b8      	ldr	r0, [r7, #8]
 80067c2:	f000 f871 	bl	80068a8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80067c6:	68bb      	ldr	r3, [r7, #8]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	695b      	ldr	r3, [r3, #20]
 80067cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067d0:	2b40      	cmp	r3, #64	; 0x40
 80067d2:	bf0c      	ite	eq
 80067d4:	2301      	moveq	r3, #1
 80067d6:	2300      	movne	r3, #0
 80067d8:	b2db      	uxtb	r3, r3
 80067da:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80067dc:	68bb      	ldr	r3, [r7, #8]
 80067de:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80067e2:	b2db      	uxtb	r3, r3
 80067e4:	2b22      	cmp	r3, #34	; 0x22
 80067e6:	d108      	bne.n	80067fa <UART_DMAError+0x7a>
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d005      	beq.n	80067fa <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80067ee:	68bb      	ldr	r3, [r7, #8]
 80067f0:	2200      	movs	r2, #0
 80067f2:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80067f4:	68b8      	ldr	r0, [r7, #8]
 80067f6:	f000 f86d 	bl	80068d4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80067fa:	68bb      	ldr	r3, [r7, #8]
 80067fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80067fe:	f043 0210 	orr.w	r2, r3, #16
 8006802:	68bb      	ldr	r3, [r7, #8]
 8006804:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006806:	68b8      	ldr	r0, [r7, #8]
 8006808:	f7ff ff6e 	bl	80066e8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800680c:	bf00      	nop
 800680e:	3710      	adds	r7, #16
 8006810:	46bd      	mov	sp, r7
 8006812:	bd80      	pop	{r7, pc}

08006814 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8006814:	b580      	push	{r7, lr}
 8006816:	b084      	sub	sp, #16
 8006818:	af00      	add	r7, sp, #0
 800681a:	60f8      	str	r0, [r7, #12]
 800681c:	60b9      	str	r1, [r7, #8]
 800681e:	603b      	str	r3, [r7, #0]
 8006820:	4613      	mov	r3, r2
 8006822:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006824:	e02c      	b.n	8006880 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006826:	69bb      	ldr	r3, [r7, #24]
 8006828:	f1b3 3fff 	cmp.w	r3, #4294967295
 800682c:	d028      	beq.n	8006880 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800682e:	69bb      	ldr	r3, [r7, #24]
 8006830:	2b00      	cmp	r3, #0
 8006832:	d007      	beq.n	8006844 <UART_WaitOnFlagUntilTimeout+0x30>
 8006834:	f7fb feaa 	bl	800258c <HAL_GetTick>
 8006838:	4602      	mov	r2, r0
 800683a:	683b      	ldr	r3, [r7, #0]
 800683c:	1ad3      	subs	r3, r2, r3
 800683e:	69ba      	ldr	r2, [r7, #24]
 8006840:	429a      	cmp	r2, r3
 8006842:	d21d      	bcs.n	8006880 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	68da      	ldr	r2, [r3, #12]
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006852:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	695a      	ldr	r2, [r3, #20]
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	f022 0201 	bic.w	r2, r2, #1
 8006862:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	2220      	movs	r2, #32
 8006868:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	2220      	movs	r2, #32
 8006870:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	2200      	movs	r2, #0
 8006878:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 800687c:	2303      	movs	r3, #3
 800687e:	e00f      	b.n	80068a0 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	681a      	ldr	r2, [r3, #0]
 8006886:	68bb      	ldr	r3, [r7, #8]
 8006888:	4013      	ands	r3, r2
 800688a:	68ba      	ldr	r2, [r7, #8]
 800688c:	429a      	cmp	r2, r3
 800688e:	bf0c      	ite	eq
 8006890:	2301      	moveq	r3, #1
 8006892:	2300      	movne	r3, #0
 8006894:	b2db      	uxtb	r3, r3
 8006896:	461a      	mov	r2, r3
 8006898:	79fb      	ldrb	r3, [r7, #7]
 800689a:	429a      	cmp	r2, r3
 800689c:	d0c3      	beq.n	8006826 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800689e:	2300      	movs	r3, #0
}
 80068a0:	4618      	mov	r0, r3
 80068a2:	3710      	adds	r7, #16
 80068a4:	46bd      	mov	sp, r7
 80068a6:	bd80      	pop	{r7, pc}

080068a8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80068a8:	b480      	push	{r7}
 80068aa:	b083      	sub	sp, #12
 80068ac:	af00      	add	r7, sp, #0
 80068ae:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	68da      	ldr	r2, [r3, #12]
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80068be:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	2220      	movs	r2, #32
 80068c4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 80068c8:	bf00      	nop
 80068ca:	370c      	adds	r7, #12
 80068cc:	46bd      	mov	sp, r7
 80068ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068d2:	4770      	bx	lr

080068d4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80068d4:	b480      	push	{r7}
 80068d6:	b083      	sub	sp, #12
 80068d8:	af00      	add	r7, sp, #0
 80068da:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	68da      	ldr	r2, [r3, #12]
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80068ea:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	695a      	ldr	r2, [r3, #20]
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	f022 0201 	bic.w	r2, r2, #1
 80068fa:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	2220      	movs	r2, #32
 8006900:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8006904:	bf00      	nop
 8006906:	370c      	adds	r7, #12
 8006908:	46bd      	mov	sp, r7
 800690a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800690e:	4770      	bx	lr

08006910 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006910:	b580      	push	{r7, lr}
 8006912:	b084      	sub	sp, #16
 8006914:	af00      	add	r7, sp, #0
 8006916:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800691c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	2200      	movs	r2, #0
 8006922:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	2200      	movs	r2, #0
 8006928:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800692a:	68f8      	ldr	r0, [r7, #12]
 800692c:	f7ff fedc 	bl	80066e8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006930:	bf00      	nop
 8006932:	3710      	adds	r7, #16
 8006934:	46bd      	mov	sp, r7
 8006936:	bd80      	pop	{r7, pc}

08006938 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006938:	b480      	push	{r7}
 800693a:	b085      	sub	sp, #20
 800693c:	af00      	add	r7, sp, #0
 800693e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006946:	b2db      	uxtb	r3, r3
 8006948:	2b21      	cmp	r3, #33	; 0x21
 800694a:	d144      	bne.n	80069d6 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	689b      	ldr	r3, [r3, #8]
 8006950:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006954:	d11a      	bne.n	800698c <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	6a1b      	ldr	r3, [r3, #32]
 800695a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	881b      	ldrh	r3, [r3, #0]
 8006960:	461a      	mov	r2, r3
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800696a:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	691b      	ldr	r3, [r3, #16]
 8006970:	2b00      	cmp	r3, #0
 8006972:	d105      	bne.n	8006980 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	6a1b      	ldr	r3, [r3, #32]
 8006978:	1c9a      	adds	r2, r3, #2
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	621a      	str	r2, [r3, #32]
 800697e:	e00e      	b.n	800699e <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	6a1b      	ldr	r3, [r3, #32]
 8006984:	1c5a      	adds	r2, r3, #1
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	621a      	str	r2, [r3, #32]
 800698a:	e008      	b.n	800699e <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	6a1b      	ldr	r3, [r3, #32]
 8006990:	1c59      	adds	r1, r3, #1
 8006992:	687a      	ldr	r2, [r7, #4]
 8006994:	6211      	str	r1, [r2, #32]
 8006996:	781a      	ldrb	r2, [r3, #0]
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80069a2:	b29b      	uxth	r3, r3
 80069a4:	3b01      	subs	r3, #1
 80069a6:	b29b      	uxth	r3, r3
 80069a8:	687a      	ldr	r2, [r7, #4]
 80069aa:	4619      	mov	r1, r3
 80069ac:	84d1      	strh	r1, [r2, #38]	; 0x26
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d10f      	bne.n	80069d2 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	68da      	ldr	r2, [r3, #12]
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80069c0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	68da      	ldr	r2, [r3, #12]
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80069d0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80069d2:	2300      	movs	r3, #0
 80069d4:	e000      	b.n	80069d8 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80069d6:	2302      	movs	r3, #2
  }
}
 80069d8:	4618      	mov	r0, r3
 80069da:	3714      	adds	r7, #20
 80069dc:	46bd      	mov	sp, r7
 80069de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e2:	4770      	bx	lr

080069e4 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80069e4:	b580      	push	{r7, lr}
 80069e6:	b082      	sub	sp, #8
 80069e8:	af00      	add	r7, sp, #0
 80069ea:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	68da      	ldr	r2, [r3, #12]
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80069fa:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	2220      	movs	r2, #32
 8006a00:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006a04:	6878      	ldr	r0, [r7, #4]
 8006a06:	f7ff fe5b 	bl	80066c0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006a0a:	2300      	movs	r3, #0
}
 8006a0c:	4618      	mov	r0, r3
 8006a0e:	3708      	adds	r7, #8
 8006a10:	46bd      	mov	sp, r7
 8006a12:	bd80      	pop	{r7, pc}

08006a14 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006a14:	b580      	push	{r7, lr}
 8006a16:	b084      	sub	sp, #16
 8006a18:	af00      	add	r7, sp, #0
 8006a1a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006a22:	b2db      	uxtb	r3, r3
 8006a24:	2b22      	cmp	r3, #34	; 0x22
 8006a26:	d171      	bne.n	8006b0c <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	689b      	ldr	r3, [r3, #8]
 8006a2c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006a30:	d123      	bne.n	8006a7a <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a36:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	691b      	ldr	r3, [r3, #16]
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d10e      	bne.n	8006a5e <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	685b      	ldr	r3, [r3, #4]
 8006a46:	b29b      	uxth	r3, r3
 8006a48:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006a4c:	b29a      	uxth	r2, r3
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a56:	1c9a      	adds	r2, r3, #2
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	629a      	str	r2, [r3, #40]	; 0x28
 8006a5c:	e029      	b.n	8006ab2 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	685b      	ldr	r3, [r3, #4]
 8006a64:	b29b      	uxth	r3, r3
 8006a66:	b2db      	uxtb	r3, r3
 8006a68:	b29a      	uxth	r2, r3
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a72:	1c5a      	adds	r2, r3, #1
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	629a      	str	r2, [r3, #40]	; 0x28
 8006a78:	e01b      	b.n	8006ab2 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	691b      	ldr	r3, [r3, #16]
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d10a      	bne.n	8006a98 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	6858      	ldr	r0, [r3, #4]
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a8c:	1c59      	adds	r1, r3, #1
 8006a8e:	687a      	ldr	r2, [r7, #4]
 8006a90:	6291      	str	r1, [r2, #40]	; 0x28
 8006a92:	b2c2      	uxtb	r2, r0
 8006a94:	701a      	strb	r2, [r3, #0]
 8006a96:	e00c      	b.n	8006ab2 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	685b      	ldr	r3, [r3, #4]
 8006a9e:	b2da      	uxtb	r2, r3
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006aa4:	1c58      	adds	r0, r3, #1
 8006aa6:	6879      	ldr	r1, [r7, #4]
 8006aa8:	6288      	str	r0, [r1, #40]	; 0x28
 8006aaa:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8006aae:	b2d2      	uxtb	r2, r2
 8006ab0:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006ab6:	b29b      	uxth	r3, r3
 8006ab8:	3b01      	subs	r3, #1
 8006aba:	b29b      	uxth	r3, r3
 8006abc:	687a      	ldr	r2, [r7, #4]
 8006abe:	4619      	mov	r1, r3
 8006ac0:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d120      	bne.n	8006b08 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	68da      	ldr	r2, [r3, #12]
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	f022 0220 	bic.w	r2, r2, #32
 8006ad4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	68da      	ldr	r2, [r3, #12]
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006ae4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	695a      	ldr	r2, [r3, #20]
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	f022 0201 	bic.w	r2, r2, #1
 8006af4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	2220      	movs	r2, #32
 8006afa:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8006afe:	6878      	ldr	r0, [r7, #4]
 8006b00:	f7fb f870 	bl	8001be4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8006b04:	2300      	movs	r3, #0
 8006b06:	e002      	b.n	8006b0e <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8006b08:	2300      	movs	r3, #0
 8006b0a:	e000      	b.n	8006b0e <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8006b0c:	2302      	movs	r3, #2
  }
}
 8006b0e:	4618      	mov	r0, r3
 8006b10:	3710      	adds	r7, #16
 8006b12:	46bd      	mov	sp, r7
 8006b14:	bd80      	pop	{r7, pc}
	...

08006b18 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006b18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b1c:	b085      	sub	sp, #20
 8006b1e:	af00      	add	r7, sp, #0
 8006b20:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	691b      	ldr	r3, [r3, #16]
 8006b28:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	68da      	ldr	r2, [r3, #12]
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	430a      	orrs	r2, r1
 8006b36:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	689a      	ldr	r2, [r3, #8]
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	691b      	ldr	r3, [r3, #16]
 8006b40:	431a      	orrs	r2, r3
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	695b      	ldr	r3, [r3, #20]
 8006b46:	431a      	orrs	r2, r3
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	69db      	ldr	r3, [r3, #28]
 8006b4c:	4313      	orrs	r3, r2
 8006b4e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	68db      	ldr	r3, [r3, #12]
 8006b56:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8006b5a:	f023 030c 	bic.w	r3, r3, #12
 8006b5e:	687a      	ldr	r2, [r7, #4]
 8006b60:	6812      	ldr	r2, [r2, #0]
 8006b62:	68f9      	ldr	r1, [r7, #12]
 8006b64:	430b      	orrs	r3, r1
 8006b66:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	695b      	ldr	r3, [r3, #20]
 8006b6e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	699a      	ldr	r2, [r3, #24]
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	430a      	orrs	r2, r1
 8006b7c:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	69db      	ldr	r3, [r3, #28]
 8006b82:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006b86:	f040 818b 	bne.w	8006ea0 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	4ac1      	ldr	r2, [pc, #772]	; (8006e94 <UART_SetConfig+0x37c>)
 8006b90:	4293      	cmp	r3, r2
 8006b92:	d005      	beq.n	8006ba0 <UART_SetConfig+0x88>
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	4abf      	ldr	r2, [pc, #764]	; (8006e98 <UART_SetConfig+0x380>)
 8006b9a:	4293      	cmp	r3, r2
 8006b9c:	f040 80bd 	bne.w	8006d1a <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006ba0:	f7fe fd6c 	bl	800567c <HAL_RCC_GetPCLK2Freq>
 8006ba4:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006ba6:	68bb      	ldr	r3, [r7, #8]
 8006ba8:	461d      	mov	r5, r3
 8006baa:	f04f 0600 	mov.w	r6, #0
 8006bae:	46a8      	mov	r8, r5
 8006bb0:	46b1      	mov	r9, r6
 8006bb2:	eb18 0308 	adds.w	r3, r8, r8
 8006bb6:	eb49 0409 	adc.w	r4, r9, r9
 8006bba:	4698      	mov	r8, r3
 8006bbc:	46a1      	mov	r9, r4
 8006bbe:	eb18 0805 	adds.w	r8, r8, r5
 8006bc2:	eb49 0906 	adc.w	r9, r9, r6
 8006bc6:	f04f 0100 	mov.w	r1, #0
 8006bca:	f04f 0200 	mov.w	r2, #0
 8006bce:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8006bd2:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8006bd6:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8006bda:	4688      	mov	r8, r1
 8006bdc:	4691      	mov	r9, r2
 8006bde:	eb18 0005 	adds.w	r0, r8, r5
 8006be2:	eb49 0106 	adc.w	r1, r9, r6
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	685b      	ldr	r3, [r3, #4]
 8006bea:	461d      	mov	r5, r3
 8006bec:	f04f 0600 	mov.w	r6, #0
 8006bf0:	196b      	adds	r3, r5, r5
 8006bf2:	eb46 0406 	adc.w	r4, r6, r6
 8006bf6:	461a      	mov	r2, r3
 8006bf8:	4623      	mov	r3, r4
 8006bfa:	f7fa f845 	bl	8000c88 <__aeabi_uldivmod>
 8006bfe:	4603      	mov	r3, r0
 8006c00:	460c      	mov	r4, r1
 8006c02:	461a      	mov	r2, r3
 8006c04:	4ba5      	ldr	r3, [pc, #660]	; (8006e9c <UART_SetConfig+0x384>)
 8006c06:	fba3 2302 	umull	r2, r3, r3, r2
 8006c0a:	095b      	lsrs	r3, r3, #5
 8006c0c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8006c10:	68bb      	ldr	r3, [r7, #8]
 8006c12:	461d      	mov	r5, r3
 8006c14:	f04f 0600 	mov.w	r6, #0
 8006c18:	46a9      	mov	r9, r5
 8006c1a:	46b2      	mov	sl, r6
 8006c1c:	eb19 0309 	adds.w	r3, r9, r9
 8006c20:	eb4a 040a 	adc.w	r4, sl, sl
 8006c24:	4699      	mov	r9, r3
 8006c26:	46a2      	mov	sl, r4
 8006c28:	eb19 0905 	adds.w	r9, r9, r5
 8006c2c:	eb4a 0a06 	adc.w	sl, sl, r6
 8006c30:	f04f 0100 	mov.w	r1, #0
 8006c34:	f04f 0200 	mov.w	r2, #0
 8006c38:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006c3c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006c40:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006c44:	4689      	mov	r9, r1
 8006c46:	4692      	mov	sl, r2
 8006c48:	eb19 0005 	adds.w	r0, r9, r5
 8006c4c:	eb4a 0106 	adc.w	r1, sl, r6
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	685b      	ldr	r3, [r3, #4]
 8006c54:	461d      	mov	r5, r3
 8006c56:	f04f 0600 	mov.w	r6, #0
 8006c5a:	196b      	adds	r3, r5, r5
 8006c5c:	eb46 0406 	adc.w	r4, r6, r6
 8006c60:	461a      	mov	r2, r3
 8006c62:	4623      	mov	r3, r4
 8006c64:	f7fa f810 	bl	8000c88 <__aeabi_uldivmod>
 8006c68:	4603      	mov	r3, r0
 8006c6a:	460c      	mov	r4, r1
 8006c6c:	461a      	mov	r2, r3
 8006c6e:	4b8b      	ldr	r3, [pc, #556]	; (8006e9c <UART_SetConfig+0x384>)
 8006c70:	fba3 1302 	umull	r1, r3, r3, r2
 8006c74:	095b      	lsrs	r3, r3, #5
 8006c76:	2164      	movs	r1, #100	; 0x64
 8006c78:	fb01 f303 	mul.w	r3, r1, r3
 8006c7c:	1ad3      	subs	r3, r2, r3
 8006c7e:	00db      	lsls	r3, r3, #3
 8006c80:	3332      	adds	r3, #50	; 0x32
 8006c82:	4a86      	ldr	r2, [pc, #536]	; (8006e9c <UART_SetConfig+0x384>)
 8006c84:	fba2 2303 	umull	r2, r3, r2, r3
 8006c88:	095b      	lsrs	r3, r3, #5
 8006c8a:	005b      	lsls	r3, r3, #1
 8006c8c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006c90:	4498      	add	r8, r3
 8006c92:	68bb      	ldr	r3, [r7, #8]
 8006c94:	461d      	mov	r5, r3
 8006c96:	f04f 0600 	mov.w	r6, #0
 8006c9a:	46a9      	mov	r9, r5
 8006c9c:	46b2      	mov	sl, r6
 8006c9e:	eb19 0309 	adds.w	r3, r9, r9
 8006ca2:	eb4a 040a 	adc.w	r4, sl, sl
 8006ca6:	4699      	mov	r9, r3
 8006ca8:	46a2      	mov	sl, r4
 8006caa:	eb19 0905 	adds.w	r9, r9, r5
 8006cae:	eb4a 0a06 	adc.w	sl, sl, r6
 8006cb2:	f04f 0100 	mov.w	r1, #0
 8006cb6:	f04f 0200 	mov.w	r2, #0
 8006cba:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006cbe:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006cc2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006cc6:	4689      	mov	r9, r1
 8006cc8:	4692      	mov	sl, r2
 8006cca:	eb19 0005 	adds.w	r0, r9, r5
 8006cce:	eb4a 0106 	adc.w	r1, sl, r6
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	685b      	ldr	r3, [r3, #4]
 8006cd6:	461d      	mov	r5, r3
 8006cd8:	f04f 0600 	mov.w	r6, #0
 8006cdc:	196b      	adds	r3, r5, r5
 8006cde:	eb46 0406 	adc.w	r4, r6, r6
 8006ce2:	461a      	mov	r2, r3
 8006ce4:	4623      	mov	r3, r4
 8006ce6:	f7f9 ffcf 	bl	8000c88 <__aeabi_uldivmod>
 8006cea:	4603      	mov	r3, r0
 8006cec:	460c      	mov	r4, r1
 8006cee:	461a      	mov	r2, r3
 8006cf0:	4b6a      	ldr	r3, [pc, #424]	; (8006e9c <UART_SetConfig+0x384>)
 8006cf2:	fba3 1302 	umull	r1, r3, r3, r2
 8006cf6:	095b      	lsrs	r3, r3, #5
 8006cf8:	2164      	movs	r1, #100	; 0x64
 8006cfa:	fb01 f303 	mul.w	r3, r1, r3
 8006cfe:	1ad3      	subs	r3, r2, r3
 8006d00:	00db      	lsls	r3, r3, #3
 8006d02:	3332      	adds	r3, #50	; 0x32
 8006d04:	4a65      	ldr	r2, [pc, #404]	; (8006e9c <UART_SetConfig+0x384>)
 8006d06:	fba2 2303 	umull	r2, r3, r2, r3
 8006d0a:	095b      	lsrs	r3, r3, #5
 8006d0c:	f003 0207 	and.w	r2, r3, #7
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	4442      	add	r2, r8
 8006d16:	609a      	str	r2, [r3, #8]
 8006d18:	e26f      	b.n	80071fa <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006d1a:	f7fe fc9b 	bl	8005654 <HAL_RCC_GetPCLK1Freq>
 8006d1e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006d20:	68bb      	ldr	r3, [r7, #8]
 8006d22:	461d      	mov	r5, r3
 8006d24:	f04f 0600 	mov.w	r6, #0
 8006d28:	46a8      	mov	r8, r5
 8006d2a:	46b1      	mov	r9, r6
 8006d2c:	eb18 0308 	adds.w	r3, r8, r8
 8006d30:	eb49 0409 	adc.w	r4, r9, r9
 8006d34:	4698      	mov	r8, r3
 8006d36:	46a1      	mov	r9, r4
 8006d38:	eb18 0805 	adds.w	r8, r8, r5
 8006d3c:	eb49 0906 	adc.w	r9, r9, r6
 8006d40:	f04f 0100 	mov.w	r1, #0
 8006d44:	f04f 0200 	mov.w	r2, #0
 8006d48:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8006d4c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8006d50:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8006d54:	4688      	mov	r8, r1
 8006d56:	4691      	mov	r9, r2
 8006d58:	eb18 0005 	adds.w	r0, r8, r5
 8006d5c:	eb49 0106 	adc.w	r1, r9, r6
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	685b      	ldr	r3, [r3, #4]
 8006d64:	461d      	mov	r5, r3
 8006d66:	f04f 0600 	mov.w	r6, #0
 8006d6a:	196b      	adds	r3, r5, r5
 8006d6c:	eb46 0406 	adc.w	r4, r6, r6
 8006d70:	461a      	mov	r2, r3
 8006d72:	4623      	mov	r3, r4
 8006d74:	f7f9 ff88 	bl	8000c88 <__aeabi_uldivmod>
 8006d78:	4603      	mov	r3, r0
 8006d7a:	460c      	mov	r4, r1
 8006d7c:	461a      	mov	r2, r3
 8006d7e:	4b47      	ldr	r3, [pc, #284]	; (8006e9c <UART_SetConfig+0x384>)
 8006d80:	fba3 2302 	umull	r2, r3, r3, r2
 8006d84:	095b      	lsrs	r3, r3, #5
 8006d86:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8006d8a:	68bb      	ldr	r3, [r7, #8]
 8006d8c:	461d      	mov	r5, r3
 8006d8e:	f04f 0600 	mov.w	r6, #0
 8006d92:	46a9      	mov	r9, r5
 8006d94:	46b2      	mov	sl, r6
 8006d96:	eb19 0309 	adds.w	r3, r9, r9
 8006d9a:	eb4a 040a 	adc.w	r4, sl, sl
 8006d9e:	4699      	mov	r9, r3
 8006da0:	46a2      	mov	sl, r4
 8006da2:	eb19 0905 	adds.w	r9, r9, r5
 8006da6:	eb4a 0a06 	adc.w	sl, sl, r6
 8006daa:	f04f 0100 	mov.w	r1, #0
 8006dae:	f04f 0200 	mov.w	r2, #0
 8006db2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006db6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006dba:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006dbe:	4689      	mov	r9, r1
 8006dc0:	4692      	mov	sl, r2
 8006dc2:	eb19 0005 	adds.w	r0, r9, r5
 8006dc6:	eb4a 0106 	adc.w	r1, sl, r6
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	685b      	ldr	r3, [r3, #4]
 8006dce:	461d      	mov	r5, r3
 8006dd0:	f04f 0600 	mov.w	r6, #0
 8006dd4:	196b      	adds	r3, r5, r5
 8006dd6:	eb46 0406 	adc.w	r4, r6, r6
 8006dda:	461a      	mov	r2, r3
 8006ddc:	4623      	mov	r3, r4
 8006dde:	f7f9 ff53 	bl	8000c88 <__aeabi_uldivmod>
 8006de2:	4603      	mov	r3, r0
 8006de4:	460c      	mov	r4, r1
 8006de6:	461a      	mov	r2, r3
 8006de8:	4b2c      	ldr	r3, [pc, #176]	; (8006e9c <UART_SetConfig+0x384>)
 8006dea:	fba3 1302 	umull	r1, r3, r3, r2
 8006dee:	095b      	lsrs	r3, r3, #5
 8006df0:	2164      	movs	r1, #100	; 0x64
 8006df2:	fb01 f303 	mul.w	r3, r1, r3
 8006df6:	1ad3      	subs	r3, r2, r3
 8006df8:	00db      	lsls	r3, r3, #3
 8006dfa:	3332      	adds	r3, #50	; 0x32
 8006dfc:	4a27      	ldr	r2, [pc, #156]	; (8006e9c <UART_SetConfig+0x384>)
 8006dfe:	fba2 2303 	umull	r2, r3, r2, r3
 8006e02:	095b      	lsrs	r3, r3, #5
 8006e04:	005b      	lsls	r3, r3, #1
 8006e06:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006e0a:	4498      	add	r8, r3
 8006e0c:	68bb      	ldr	r3, [r7, #8]
 8006e0e:	461d      	mov	r5, r3
 8006e10:	f04f 0600 	mov.w	r6, #0
 8006e14:	46a9      	mov	r9, r5
 8006e16:	46b2      	mov	sl, r6
 8006e18:	eb19 0309 	adds.w	r3, r9, r9
 8006e1c:	eb4a 040a 	adc.w	r4, sl, sl
 8006e20:	4699      	mov	r9, r3
 8006e22:	46a2      	mov	sl, r4
 8006e24:	eb19 0905 	adds.w	r9, r9, r5
 8006e28:	eb4a 0a06 	adc.w	sl, sl, r6
 8006e2c:	f04f 0100 	mov.w	r1, #0
 8006e30:	f04f 0200 	mov.w	r2, #0
 8006e34:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006e38:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006e3c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006e40:	4689      	mov	r9, r1
 8006e42:	4692      	mov	sl, r2
 8006e44:	eb19 0005 	adds.w	r0, r9, r5
 8006e48:	eb4a 0106 	adc.w	r1, sl, r6
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	685b      	ldr	r3, [r3, #4]
 8006e50:	461d      	mov	r5, r3
 8006e52:	f04f 0600 	mov.w	r6, #0
 8006e56:	196b      	adds	r3, r5, r5
 8006e58:	eb46 0406 	adc.w	r4, r6, r6
 8006e5c:	461a      	mov	r2, r3
 8006e5e:	4623      	mov	r3, r4
 8006e60:	f7f9 ff12 	bl	8000c88 <__aeabi_uldivmod>
 8006e64:	4603      	mov	r3, r0
 8006e66:	460c      	mov	r4, r1
 8006e68:	461a      	mov	r2, r3
 8006e6a:	4b0c      	ldr	r3, [pc, #48]	; (8006e9c <UART_SetConfig+0x384>)
 8006e6c:	fba3 1302 	umull	r1, r3, r3, r2
 8006e70:	095b      	lsrs	r3, r3, #5
 8006e72:	2164      	movs	r1, #100	; 0x64
 8006e74:	fb01 f303 	mul.w	r3, r1, r3
 8006e78:	1ad3      	subs	r3, r2, r3
 8006e7a:	00db      	lsls	r3, r3, #3
 8006e7c:	3332      	adds	r3, #50	; 0x32
 8006e7e:	4a07      	ldr	r2, [pc, #28]	; (8006e9c <UART_SetConfig+0x384>)
 8006e80:	fba2 2303 	umull	r2, r3, r2, r3
 8006e84:	095b      	lsrs	r3, r3, #5
 8006e86:	f003 0207 	and.w	r2, r3, #7
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	4442      	add	r2, r8
 8006e90:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8006e92:	e1b2      	b.n	80071fa <UART_SetConfig+0x6e2>
 8006e94:	40011000 	.word	0x40011000
 8006e98:	40011400 	.word	0x40011400
 8006e9c:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	4ad7      	ldr	r2, [pc, #860]	; (8007204 <UART_SetConfig+0x6ec>)
 8006ea6:	4293      	cmp	r3, r2
 8006ea8:	d005      	beq.n	8006eb6 <UART_SetConfig+0x39e>
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	4ad6      	ldr	r2, [pc, #856]	; (8007208 <UART_SetConfig+0x6f0>)
 8006eb0:	4293      	cmp	r3, r2
 8006eb2:	f040 80d1 	bne.w	8007058 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8006eb6:	f7fe fbe1 	bl	800567c <HAL_RCC_GetPCLK2Freq>
 8006eba:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006ebc:	68bb      	ldr	r3, [r7, #8]
 8006ebe:	469a      	mov	sl, r3
 8006ec0:	f04f 0b00 	mov.w	fp, #0
 8006ec4:	46d0      	mov	r8, sl
 8006ec6:	46d9      	mov	r9, fp
 8006ec8:	eb18 0308 	adds.w	r3, r8, r8
 8006ecc:	eb49 0409 	adc.w	r4, r9, r9
 8006ed0:	4698      	mov	r8, r3
 8006ed2:	46a1      	mov	r9, r4
 8006ed4:	eb18 080a 	adds.w	r8, r8, sl
 8006ed8:	eb49 090b 	adc.w	r9, r9, fp
 8006edc:	f04f 0100 	mov.w	r1, #0
 8006ee0:	f04f 0200 	mov.w	r2, #0
 8006ee4:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8006ee8:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8006eec:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8006ef0:	4688      	mov	r8, r1
 8006ef2:	4691      	mov	r9, r2
 8006ef4:	eb1a 0508 	adds.w	r5, sl, r8
 8006ef8:	eb4b 0609 	adc.w	r6, fp, r9
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	685b      	ldr	r3, [r3, #4]
 8006f00:	4619      	mov	r1, r3
 8006f02:	f04f 0200 	mov.w	r2, #0
 8006f06:	f04f 0300 	mov.w	r3, #0
 8006f0a:	f04f 0400 	mov.w	r4, #0
 8006f0e:	0094      	lsls	r4, r2, #2
 8006f10:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006f14:	008b      	lsls	r3, r1, #2
 8006f16:	461a      	mov	r2, r3
 8006f18:	4623      	mov	r3, r4
 8006f1a:	4628      	mov	r0, r5
 8006f1c:	4631      	mov	r1, r6
 8006f1e:	f7f9 feb3 	bl	8000c88 <__aeabi_uldivmod>
 8006f22:	4603      	mov	r3, r0
 8006f24:	460c      	mov	r4, r1
 8006f26:	461a      	mov	r2, r3
 8006f28:	4bb8      	ldr	r3, [pc, #736]	; (800720c <UART_SetConfig+0x6f4>)
 8006f2a:	fba3 2302 	umull	r2, r3, r3, r2
 8006f2e:	095b      	lsrs	r3, r3, #5
 8006f30:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8006f34:	68bb      	ldr	r3, [r7, #8]
 8006f36:	469b      	mov	fp, r3
 8006f38:	f04f 0c00 	mov.w	ip, #0
 8006f3c:	46d9      	mov	r9, fp
 8006f3e:	46e2      	mov	sl, ip
 8006f40:	eb19 0309 	adds.w	r3, r9, r9
 8006f44:	eb4a 040a 	adc.w	r4, sl, sl
 8006f48:	4699      	mov	r9, r3
 8006f4a:	46a2      	mov	sl, r4
 8006f4c:	eb19 090b 	adds.w	r9, r9, fp
 8006f50:	eb4a 0a0c 	adc.w	sl, sl, ip
 8006f54:	f04f 0100 	mov.w	r1, #0
 8006f58:	f04f 0200 	mov.w	r2, #0
 8006f5c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006f60:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006f64:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006f68:	4689      	mov	r9, r1
 8006f6a:	4692      	mov	sl, r2
 8006f6c:	eb1b 0509 	adds.w	r5, fp, r9
 8006f70:	eb4c 060a 	adc.w	r6, ip, sl
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	685b      	ldr	r3, [r3, #4]
 8006f78:	4619      	mov	r1, r3
 8006f7a:	f04f 0200 	mov.w	r2, #0
 8006f7e:	f04f 0300 	mov.w	r3, #0
 8006f82:	f04f 0400 	mov.w	r4, #0
 8006f86:	0094      	lsls	r4, r2, #2
 8006f88:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006f8c:	008b      	lsls	r3, r1, #2
 8006f8e:	461a      	mov	r2, r3
 8006f90:	4623      	mov	r3, r4
 8006f92:	4628      	mov	r0, r5
 8006f94:	4631      	mov	r1, r6
 8006f96:	f7f9 fe77 	bl	8000c88 <__aeabi_uldivmod>
 8006f9a:	4603      	mov	r3, r0
 8006f9c:	460c      	mov	r4, r1
 8006f9e:	461a      	mov	r2, r3
 8006fa0:	4b9a      	ldr	r3, [pc, #616]	; (800720c <UART_SetConfig+0x6f4>)
 8006fa2:	fba3 1302 	umull	r1, r3, r3, r2
 8006fa6:	095b      	lsrs	r3, r3, #5
 8006fa8:	2164      	movs	r1, #100	; 0x64
 8006faa:	fb01 f303 	mul.w	r3, r1, r3
 8006fae:	1ad3      	subs	r3, r2, r3
 8006fb0:	011b      	lsls	r3, r3, #4
 8006fb2:	3332      	adds	r3, #50	; 0x32
 8006fb4:	4a95      	ldr	r2, [pc, #596]	; (800720c <UART_SetConfig+0x6f4>)
 8006fb6:	fba2 2303 	umull	r2, r3, r2, r3
 8006fba:	095b      	lsrs	r3, r3, #5
 8006fbc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006fc0:	4498      	add	r8, r3
 8006fc2:	68bb      	ldr	r3, [r7, #8]
 8006fc4:	469b      	mov	fp, r3
 8006fc6:	f04f 0c00 	mov.w	ip, #0
 8006fca:	46d9      	mov	r9, fp
 8006fcc:	46e2      	mov	sl, ip
 8006fce:	eb19 0309 	adds.w	r3, r9, r9
 8006fd2:	eb4a 040a 	adc.w	r4, sl, sl
 8006fd6:	4699      	mov	r9, r3
 8006fd8:	46a2      	mov	sl, r4
 8006fda:	eb19 090b 	adds.w	r9, r9, fp
 8006fde:	eb4a 0a0c 	adc.w	sl, sl, ip
 8006fe2:	f04f 0100 	mov.w	r1, #0
 8006fe6:	f04f 0200 	mov.w	r2, #0
 8006fea:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006fee:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006ff2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006ff6:	4689      	mov	r9, r1
 8006ff8:	4692      	mov	sl, r2
 8006ffa:	eb1b 0509 	adds.w	r5, fp, r9
 8006ffe:	eb4c 060a 	adc.w	r6, ip, sl
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	685b      	ldr	r3, [r3, #4]
 8007006:	4619      	mov	r1, r3
 8007008:	f04f 0200 	mov.w	r2, #0
 800700c:	f04f 0300 	mov.w	r3, #0
 8007010:	f04f 0400 	mov.w	r4, #0
 8007014:	0094      	lsls	r4, r2, #2
 8007016:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800701a:	008b      	lsls	r3, r1, #2
 800701c:	461a      	mov	r2, r3
 800701e:	4623      	mov	r3, r4
 8007020:	4628      	mov	r0, r5
 8007022:	4631      	mov	r1, r6
 8007024:	f7f9 fe30 	bl	8000c88 <__aeabi_uldivmod>
 8007028:	4603      	mov	r3, r0
 800702a:	460c      	mov	r4, r1
 800702c:	461a      	mov	r2, r3
 800702e:	4b77      	ldr	r3, [pc, #476]	; (800720c <UART_SetConfig+0x6f4>)
 8007030:	fba3 1302 	umull	r1, r3, r3, r2
 8007034:	095b      	lsrs	r3, r3, #5
 8007036:	2164      	movs	r1, #100	; 0x64
 8007038:	fb01 f303 	mul.w	r3, r1, r3
 800703c:	1ad3      	subs	r3, r2, r3
 800703e:	011b      	lsls	r3, r3, #4
 8007040:	3332      	adds	r3, #50	; 0x32
 8007042:	4a72      	ldr	r2, [pc, #456]	; (800720c <UART_SetConfig+0x6f4>)
 8007044:	fba2 2303 	umull	r2, r3, r2, r3
 8007048:	095b      	lsrs	r3, r3, #5
 800704a:	f003 020f 	and.w	r2, r3, #15
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	4442      	add	r2, r8
 8007054:	609a      	str	r2, [r3, #8]
 8007056:	e0d0      	b.n	80071fa <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8007058:	f7fe fafc 	bl	8005654 <HAL_RCC_GetPCLK1Freq>
 800705c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800705e:	68bb      	ldr	r3, [r7, #8]
 8007060:	469a      	mov	sl, r3
 8007062:	f04f 0b00 	mov.w	fp, #0
 8007066:	46d0      	mov	r8, sl
 8007068:	46d9      	mov	r9, fp
 800706a:	eb18 0308 	adds.w	r3, r8, r8
 800706e:	eb49 0409 	adc.w	r4, r9, r9
 8007072:	4698      	mov	r8, r3
 8007074:	46a1      	mov	r9, r4
 8007076:	eb18 080a 	adds.w	r8, r8, sl
 800707a:	eb49 090b 	adc.w	r9, r9, fp
 800707e:	f04f 0100 	mov.w	r1, #0
 8007082:	f04f 0200 	mov.w	r2, #0
 8007086:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800708a:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800708e:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8007092:	4688      	mov	r8, r1
 8007094:	4691      	mov	r9, r2
 8007096:	eb1a 0508 	adds.w	r5, sl, r8
 800709a:	eb4b 0609 	adc.w	r6, fp, r9
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	685b      	ldr	r3, [r3, #4]
 80070a2:	4619      	mov	r1, r3
 80070a4:	f04f 0200 	mov.w	r2, #0
 80070a8:	f04f 0300 	mov.w	r3, #0
 80070ac:	f04f 0400 	mov.w	r4, #0
 80070b0:	0094      	lsls	r4, r2, #2
 80070b2:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80070b6:	008b      	lsls	r3, r1, #2
 80070b8:	461a      	mov	r2, r3
 80070ba:	4623      	mov	r3, r4
 80070bc:	4628      	mov	r0, r5
 80070be:	4631      	mov	r1, r6
 80070c0:	f7f9 fde2 	bl	8000c88 <__aeabi_uldivmod>
 80070c4:	4603      	mov	r3, r0
 80070c6:	460c      	mov	r4, r1
 80070c8:	461a      	mov	r2, r3
 80070ca:	4b50      	ldr	r3, [pc, #320]	; (800720c <UART_SetConfig+0x6f4>)
 80070cc:	fba3 2302 	umull	r2, r3, r3, r2
 80070d0:	095b      	lsrs	r3, r3, #5
 80070d2:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80070d6:	68bb      	ldr	r3, [r7, #8]
 80070d8:	469b      	mov	fp, r3
 80070da:	f04f 0c00 	mov.w	ip, #0
 80070de:	46d9      	mov	r9, fp
 80070e0:	46e2      	mov	sl, ip
 80070e2:	eb19 0309 	adds.w	r3, r9, r9
 80070e6:	eb4a 040a 	adc.w	r4, sl, sl
 80070ea:	4699      	mov	r9, r3
 80070ec:	46a2      	mov	sl, r4
 80070ee:	eb19 090b 	adds.w	r9, r9, fp
 80070f2:	eb4a 0a0c 	adc.w	sl, sl, ip
 80070f6:	f04f 0100 	mov.w	r1, #0
 80070fa:	f04f 0200 	mov.w	r2, #0
 80070fe:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007102:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007106:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800710a:	4689      	mov	r9, r1
 800710c:	4692      	mov	sl, r2
 800710e:	eb1b 0509 	adds.w	r5, fp, r9
 8007112:	eb4c 060a 	adc.w	r6, ip, sl
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	685b      	ldr	r3, [r3, #4]
 800711a:	4619      	mov	r1, r3
 800711c:	f04f 0200 	mov.w	r2, #0
 8007120:	f04f 0300 	mov.w	r3, #0
 8007124:	f04f 0400 	mov.w	r4, #0
 8007128:	0094      	lsls	r4, r2, #2
 800712a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800712e:	008b      	lsls	r3, r1, #2
 8007130:	461a      	mov	r2, r3
 8007132:	4623      	mov	r3, r4
 8007134:	4628      	mov	r0, r5
 8007136:	4631      	mov	r1, r6
 8007138:	f7f9 fda6 	bl	8000c88 <__aeabi_uldivmod>
 800713c:	4603      	mov	r3, r0
 800713e:	460c      	mov	r4, r1
 8007140:	461a      	mov	r2, r3
 8007142:	4b32      	ldr	r3, [pc, #200]	; (800720c <UART_SetConfig+0x6f4>)
 8007144:	fba3 1302 	umull	r1, r3, r3, r2
 8007148:	095b      	lsrs	r3, r3, #5
 800714a:	2164      	movs	r1, #100	; 0x64
 800714c:	fb01 f303 	mul.w	r3, r1, r3
 8007150:	1ad3      	subs	r3, r2, r3
 8007152:	011b      	lsls	r3, r3, #4
 8007154:	3332      	adds	r3, #50	; 0x32
 8007156:	4a2d      	ldr	r2, [pc, #180]	; (800720c <UART_SetConfig+0x6f4>)
 8007158:	fba2 2303 	umull	r2, r3, r2, r3
 800715c:	095b      	lsrs	r3, r3, #5
 800715e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007162:	4498      	add	r8, r3
 8007164:	68bb      	ldr	r3, [r7, #8]
 8007166:	469b      	mov	fp, r3
 8007168:	f04f 0c00 	mov.w	ip, #0
 800716c:	46d9      	mov	r9, fp
 800716e:	46e2      	mov	sl, ip
 8007170:	eb19 0309 	adds.w	r3, r9, r9
 8007174:	eb4a 040a 	adc.w	r4, sl, sl
 8007178:	4699      	mov	r9, r3
 800717a:	46a2      	mov	sl, r4
 800717c:	eb19 090b 	adds.w	r9, r9, fp
 8007180:	eb4a 0a0c 	adc.w	sl, sl, ip
 8007184:	f04f 0100 	mov.w	r1, #0
 8007188:	f04f 0200 	mov.w	r2, #0
 800718c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007190:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007194:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007198:	4689      	mov	r9, r1
 800719a:	4692      	mov	sl, r2
 800719c:	eb1b 0509 	adds.w	r5, fp, r9
 80071a0:	eb4c 060a 	adc.w	r6, ip, sl
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	685b      	ldr	r3, [r3, #4]
 80071a8:	4619      	mov	r1, r3
 80071aa:	f04f 0200 	mov.w	r2, #0
 80071ae:	f04f 0300 	mov.w	r3, #0
 80071b2:	f04f 0400 	mov.w	r4, #0
 80071b6:	0094      	lsls	r4, r2, #2
 80071b8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80071bc:	008b      	lsls	r3, r1, #2
 80071be:	461a      	mov	r2, r3
 80071c0:	4623      	mov	r3, r4
 80071c2:	4628      	mov	r0, r5
 80071c4:	4631      	mov	r1, r6
 80071c6:	f7f9 fd5f 	bl	8000c88 <__aeabi_uldivmod>
 80071ca:	4603      	mov	r3, r0
 80071cc:	460c      	mov	r4, r1
 80071ce:	461a      	mov	r2, r3
 80071d0:	4b0e      	ldr	r3, [pc, #56]	; (800720c <UART_SetConfig+0x6f4>)
 80071d2:	fba3 1302 	umull	r1, r3, r3, r2
 80071d6:	095b      	lsrs	r3, r3, #5
 80071d8:	2164      	movs	r1, #100	; 0x64
 80071da:	fb01 f303 	mul.w	r3, r1, r3
 80071de:	1ad3      	subs	r3, r2, r3
 80071e0:	011b      	lsls	r3, r3, #4
 80071e2:	3332      	adds	r3, #50	; 0x32
 80071e4:	4a09      	ldr	r2, [pc, #36]	; (800720c <UART_SetConfig+0x6f4>)
 80071e6:	fba2 2303 	umull	r2, r3, r2, r3
 80071ea:	095b      	lsrs	r3, r3, #5
 80071ec:	f003 020f 	and.w	r2, r3, #15
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	4442      	add	r2, r8
 80071f6:	609a      	str	r2, [r3, #8]
}
 80071f8:	e7ff      	b.n	80071fa <UART_SetConfig+0x6e2>
 80071fa:	bf00      	nop
 80071fc:	3714      	adds	r7, #20
 80071fe:	46bd      	mov	sp, r7
 8007200:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007204:	40011000 	.word	0x40011000
 8007208:	40011400 	.word	0x40011400
 800720c:	51eb851f 	.word	0x51eb851f

08007210 <atoi>:
 8007210:	220a      	movs	r2, #10
 8007212:	2100      	movs	r1, #0
 8007214:	f001 bd46 	b.w	8008ca4 <strtol>

08007218 <__errno>:
 8007218:	4b01      	ldr	r3, [pc, #4]	; (8007220 <__errno+0x8>)
 800721a:	6818      	ldr	r0, [r3, #0]
 800721c:	4770      	bx	lr
 800721e:	bf00      	nop
 8007220:	2000001c 	.word	0x2000001c

08007224 <__libc_init_array>:
 8007224:	b570      	push	{r4, r5, r6, lr}
 8007226:	4e0d      	ldr	r6, [pc, #52]	; (800725c <__libc_init_array+0x38>)
 8007228:	4c0d      	ldr	r4, [pc, #52]	; (8007260 <__libc_init_array+0x3c>)
 800722a:	1ba4      	subs	r4, r4, r6
 800722c:	10a4      	asrs	r4, r4, #2
 800722e:	2500      	movs	r5, #0
 8007230:	42a5      	cmp	r5, r4
 8007232:	d109      	bne.n	8007248 <__libc_init_array+0x24>
 8007234:	4e0b      	ldr	r6, [pc, #44]	; (8007264 <__libc_init_array+0x40>)
 8007236:	4c0c      	ldr	r4, [pc, #48]	; (8007268 <__libc_init_array+0x44>)
 8007238:	f003 fff8 	bl	800b22c <_init>
 800723c:	1ba4      	subs	r4, r4, r6
 800723e:	10a4      	asrs	r4, r4, #2
 8007240:	2500      	movs	r5, #0
 8007242:	42a5      	cmp	r5, r4
 8007244:	d105      	bne.n	8007252 <__libc_init_array+0x2e>
 8007246:	bd70      	pop	{r4, r5, r6, pc}
 8007248:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800724c:	4798      	blx	r3
 800724e:	3501      	adds	r5, #1
 8007250:	e7ee      	b.n	8007230 <__libc_init_array+0xc>
 8007252:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007256:	4798      	blx	r3
 8007258:	3501      	adds	r5, #1
 800725a:	e7f2      	b.n	8007242 <__libc_init_array+0x1e>
 800725c:	0800b5f0 	.word	0x0800b5f0
 8007260:	0800b5f0 	.word	0x0800b5f0
 8007264:	0800b5f0 	.word	0x0800b5f0
 8007268:	0800b5f4 	.word	0x0800b5f4

0800726c <memset>:
 800726c:	4402      	add	r2, r0
 800726e:	4603      	mov	r3, r0
 8007270:	4293      	cmp	r3, r2
 8007272:	d100      	bne.n	8007276 <memset+0xa>
 8007274:	4770      	bx	lr
 8007276:	f803 1b01 	strb.w	r1, [r3], #1
 800727a:	e7f9      	b.n	8007270 <memset+0x4>

0800727c <__cvt>:
 800727c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007280:	ec55 4b10 	vmov	r4, r5, d0
 8007284:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8007286:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800728a:	2d00      	cmp	r5, #0
 800728c:	460e      	mov	r6, r1
 800728e:	4691      	mov	r9, r2
 8007290:	4619      	mov	r1, r3
 8007292:	bfb8      	it	lt
 8007294:	4622      	movlt	r2, r4
 8007296:	462b      	mov	r3, r5
 8007298:	f027 0720 	bic.w	r7, r7, #32
 800729c:	bfbb      	ittet	lt
 800729e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80072a2:	461d      	movlt	r5, r3
 80072a4:	2300      	movge	r3, #0
 80072a6:	232d      	movlt	r3, #45	; 0x2d
 80072a8:	bfb8      	it	lt
 80072aa:	4614      	movlt	r4, r2
 80072ac:	2f46      	cmp	r7, #70	; 0x46
 80072ae:	700b      	strb	r3, [r1, #0]
 80072b0:	d004      	beq.n	80072bc <__cvt+0x40>
 80072b2:	2f45      	cmp	r7, #69	; 0x45
 80072b4:	d100      	bne.n	80072b8 <__cvt+0x3c>
 80072b6:	3601      	adds	r6, #1
 80072b8:	2102      	movs	r1, #2
 80072ba:	e000      	b.n	80072be <__cvt+0x42>
 80072bc:	2103      	movs	r1, #3
 80072be:	ab03      	add	r3, sp, #12
 80072c0:	9301      	str	r3, [sp, #4]
 80072c2:	ab02      	add	r3, sp, #8
 80072c4:	9300      	str	r3, [sp, #0]
 80072c6:	4632      	mov	r2, r6
 80072c8:	4653      	mov	r3, sl
 80072ca:	ec45 4b10 	vmov	d0, r4, r5
 80072ce:	f001 fd8b 	bl	8008de8 <_dtoa_r>
 80072d2:	2f47      	cmp	r7, #71	; 0x47
 80072d4:	4680      	mov	r8, r0
 80072d6:	d102      	bne.n	80072de <__cvt+0x62>
 80072d8:	f019 0f01 	tst.w	r9, #1
 80072dc:	d026      	beq.n	800732c <__cvt+0xb0>
 80072de:	2f46      	cmp	r7, #70	; 0x46
 80072e0:	eb08 0906 	add.w	r9, r8, r6
 80072e4:	d111      	bne.n	800730a <__cvt+0x8e>
 80072e6:	f898 3000 	ldrb.w	r3, [r8]
 80072ea:	2b30      	cmp	r3, #48	; 0x30
 80072ec:	d10a      	bne.n	8007304 <__cvt+0x88>
 80072ee:	2200      	movs	r2, #0
 80072f0:	2300      	movs	r3, #0
 80072f2:	4620      	mov	r0, r4
 80072f4:	4629      	mov	r1, r5
 80072f6:	f7f9 fbe7 	bl	8000ac8 <__aeabi_dcmpeq>
 80072fa:	b918      	cbnz	r0, 8007304 <__cvt+0x88>
 80072fc:	f1c6 0601 	rsb	r6, r6, #1
 8007300:	f8ca 6000 	str.w	r6, [sl]
 8007304:	f8da 3000 	ldr.w	r3, [sl]
 8007308:	4499      	add	r9, r3
 800730a:	2200      	movs	r2, #0
 800730c:	2300      	movs	r3, #0
 800730e:	4620      	mov	r0, r4
 8007310:	4629      	mov	r1, r5
 8007312:	f7f9 fbd9 	bl	8000ac8 <__aeabi_dcmpeq>
 8007316:	b938      	cbnz	r0, 8007328 <__cvt+0xac>
 8007318:	2230      	movs	r2, #48	; 0x30
 800731a:	9b03      	ldr	r3, [sp, #12]
 800731c:	454b      	cmp	r3, r9
 800731e:	d205      	bcs.n	800732c <__cvt+0xb0>
 8007320:	1c59      	adds	r1, r3, #1
 8007322:	9103      	str	r1, [sp, #12]
 8007324:	701a      	strb	r2, [r3, #0]
 8007326:	e7f8      	b.n	800731a <__cvt+0x9e>
 8007328:	f8cd 900c 	str.w	r9, [sp, #12]
 800732c:	9b03      	ldr	r3, [sp, #12]
 800732e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007330:	eba3 0308 	sub.w	r3, r3, r8
 8007334:	4640      	mov	r0, r8
 8007336:	6013      	str	r3, [r2, #0]
 8007338:	b004      	add	sp, #16
 800733a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800733e <__exponent>:
 800733e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007340:	2900      	cmp	r1, #0
 8007342:	4604      	mov	r4, r0
 8007344:	bfba      	itte	lt
 8007346:	4249      	neglt	r1, r1
 8007348:	232d      	movlt	r3, #45	; 0x2d
 800734a:	232b      	movge	r3, #43	; 0x2b
 800734c:	2909      	cmp	r1, #9
 800734e:	f804 2b02 	strb.w	r2, [r4], #2
 8007352:	7043      	strb	r3, [r0, #1]
 8007354:	dd20      	ble.n	8007398 <__exponent+0x5a>
 8007356:	f10d 0307 	add.w	r3, sp, #7
 800735a:	461f      	mov	r7, r3
 800735c:	260a      	movs	r6, #10
 800735e:	fb91 f5f6 	sdiv	r5, r1, r6
 8007362:	fb06 1115 	mls	r1, r6, r5, r1
 8007366:	3130      	adds	r1, #48	; 0x30
 8007368:	2d09      	cmp	r5, #9
 800736a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800736e:	f103 32ff 	add.w	r2, r3, #4294967295
 8007372:	4629      	mov	r1, r5
 8007374:	dc09      	bgt.n	800738a <__exponent+0x4c>
 8007376:	3130      	adds	r1, #48	; 0x30
 8007378:	3b02      	subs	r3, #2
 800737a:	f802 1c01 	strb.w	r1, [r2, #-1]
 800737e:	42bb      	cmp	r3, r7
 8007380:	4622      	mov	r2, r4
 8007382:	d304      	bcc.n	800738e <__exponent+0x50>
 8007384:	1a10      	subs	r0, r2, r0
 8007386:	b003      	add	sp, #12
 8007388:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800738a:	4613      	mov	r3, r2
 800738c:	e7e7      	b.n	800735e <__exponent+0x20>
 800738e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007392:	f804 2b01 	strb.w	r2, [r4], #1
 8007396:	e7f2      	b.n	800737e <__exponent+0x40>
 8007398:	2330      	movs	r3, #48	; 0x30
 800739a:	4419      	add	r1, r3
 800739c:	7083      	strb	r3, [r0, #2]
 800739e:	1d02      	adds	r2, r0, #4
 80073a0:	70c1      	strb	r1, [r0, #3]
 80073a2:	e7ef      	b.n	8007384 <__exponent+0x46>

080073a4 <_printf_float>:
 80073a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073a8:	b08d      	sub	sp, #52	; 0x34
 80073aa:	460c      	mov	r4, r1
 80073ac:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 80073b0:	4616      	mov	r6, r2
 80073b2:	461f      	mov	r7, r3
 80073b4:	4605      	mov	r5, r0
 80073b6:	f002 fdfb 	bl	8009fb0 <_localeconv_r>
 80073ba:	6803      	ldr	r3, [r0, #0]
 80073bc:	9304      	str	r3, [sp, #16]
 80073be:	4618      	mov	r0, r3
 80073c0:	f7f8 ff06 	bl	80001d0 <strlen>
 80073c4:	2300      	movs	r3, #0
 80073c6:	930a      	str	r3, [sp, #40]	; 0x28
 80073c8:	f8d8 3000 	ldr.w	r3, [r8]
 80073cc:	9005      	str	r0, [sp, #20]
 80073ce:	3307      	adds	r3, #7
 80073d0:	f023 0307 	bic.w	r3, r3, #7
 80073d4:	f103 0208 	add.w	r2, r3, #8
 80073d8:	f894 a018 	ldrb.w	sl, [r4, #24]
 80073dc:	f8d4 b000 	ldr.w	fp, [r4]
 80073e0:	f8c8 2000 	str.w	r2, [r8]
 80073e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073e8:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80073ec:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80073f0:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80073f4:	9307      	str	r3, [sp, #28]
 80073f6:	f8cd 8018 	str.w	r8, [sp, #24]
 80073fa:	f04f 32ff 	mov.w	r2, #4294967295
 80073fe:	4ba7      	ldr	r3, [pc, #668]	; (800769c <_printf_float+0x2f8>)
 8007400:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007404:	f7f9 fb92 	bl	8000b2c <__aeabi_dcmpun>
 8007408:	bb70      	cbnz	r0, 8007468 <_printf_float+0xc4>
 800740a:	f04f 32ff 	mov.w	r2, #4294967295
 800740e:	4ba3      	ldr	r3, [pc, #652]	; (800769c <_printf_float+0x2f8>)
 8007410:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007414:	f7f9 fb6c 	bl	8000af0 <__aeabi_dcmple>
 8007418:	bb30      	cbnz	r0, 8007468 <_printf_float+0xc4>
 800741a:	2200      	movs	r2, #0
 800741c:	2300      	movs	r3, #0
 800741e:	4640      	mov	r0, r8
 8007420:	4649      	mov	r1, r9
 8007422:	f7f9 fb5b 	bl	8000adc <__aeabi_dcmplt>
 8007426:	b110      	cbz	r0, 800742e <_printf_float+0x8a>
 8007428:	232d      	movs	r3, #45	; 0x2d
 800742a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800742e:	4a9c      	ldr	r2, [pc, #624]	; (80076a0 <_printf_float+0x2fc>)
 8007430:	4b9c      	ldr	r3, [pc, #624]	; (80076a4 <_printf_float+0x300>)
 8007432:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8007436:	bf8c      	ite	hi
 8007438:	4690      	movhi	r8, r2
 800743a:	4698      	movls	r8, r3
 800743c:	2303      	movs	r3, #3
 800743e:	f02b 0204 	bic.w	r2, fp, #4
 8007442:	6123      	str	r3, [r4, #16]
 8007444:	6022      	str	r2, [r4, #0]
 8007446:	f04f 0900 	mov.w	r9, #0
 800744a:	9700      	str	r7, [sp, #0]
 800744c:	4633      	mov	r3, r6
 800744e:	aa0b      	add	r2, sp, #44	; 0x2c
 8007450:	4621      	mov	r1, r4
 8007452:	4628      	mov	r0, r5
 8007454:	f000 f9e6 	bl	8007824 <_printf_common>
 8007458:	3001      	adds	r0, #1
 800745a:	f040 808d 	bne.w	8007578 <_printf_float+0x1d4>
 800745e:	f04f 30ff 	mov.w	r0, #4294967295
 8007462:	b00d      	add	sp, #52	; 0x34
 8007464:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007468:	4642      	mov	r2, r8
 800746a:	464b      	mov	r3, r9
 800746c:	4640      	mov	r0, r8
 800746e:	4649      	mov	r1, r9
 8007470:	f7f9 fb5c 	bl	8000b2c <__aeabi_dcmpun>
 8007474:	b110      	cbz	r0, 800747c <_printf_float+0xd8>
 8007476:	4a8c      	ldr	r2, [pc, #560]	; (80076a8 <_printf_float+0x304>)
 8007478:	4b8c      	ldr	r3, [pc, #560]	; (80076ac <_printf_float+0x308>)
 800747a:	e7da      	b.n	8007432 <_printf_float+0x8e>
 800747c:	6861      	ldr	r1, [r4, #4]
 800747e:	1c4b      	adds	r3, r1, #1
 8007480:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8007484:	a80a      	add	r0, sp, #40	; 0x28
 8007486:	d13e      	bne.n	8007506 <_printf_float+0x162>
 8007488:	2306      	movs	r3, #6
 800748a:	6063      	str	r3, [r4, #4]
 800748c:	2300      	movs	r3, #0
 800748e:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8007492:	ab09      	add	r3, sp, #36	; 0x24
 8007494:	9300      	str	r3, [sp, #0]
 8007496:	ec49 8b10 	vmov	d0, r8, r9
 800749a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800749e:	6022      	str	r2, [r4, #0]
 80074a0:	f8cd a004 	str.w	sl, [sp, #4]
 80074a4:	6861      	ldr	r1, [r4, #4]
 80074a6:	4628      	mov	r0, r5
 80074a8:	f7ff fee8 	bl	800727c <__cvt>
 80074ac:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 80074b0:	2b47      	cmp	r3, #71	; 0x47
 80074b2:	4680      	mov	r8, r0
 80074b4:	d109      	bne.n	80074ca <_printf_float+0x126>
 80074b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80074b8:	1cd8      	adds	r0, r3, #3
 80074ba:	db02      	blt.n	80074c2 <_printf_float+0x11e>
 80074bc:	6862      	ldr	r2, [r4, #4]
 80074be:	4293      	cmp	r3, r2
 80074c0:	dd47      	ble.n	8007552 <_printf_float+0x1ae>
 80074c2:	f1aa 0a02 	sub.w	sl, sl, #2
 80074c6:	fa5f fa8a 	uxtb.w	sl, sl
 80074ca:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80074ce:	9909      	ldr	r1, [sp, #36]	; 0x24
 80074d0:	d824      	bhi.n	800751c <_printf_float+0x178>
 80074d2:	3901      	subs	r1, #1
 80074d4:	4652      	mov	r2, sl
 80074d6:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80074da:	9109      	str	r1, [sp, #36]	; 0x24
 80074dc:	f7ff ff2f 	bl	800733e <__exponent>
 80074e0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80074e2:	1813      	adds	r3, r2, r0
 80074e4:	2a01      	cmp	r2, #1
 80074e6:	4681      	mov	r9, r0
 80074e8:	6123      	str	r3, [r4, #16]
 80074ea:	dc02      	bgt.n	80074f2 <_printf_float+0x14e>
 80074ec:	6822      	ldr	r2, [r4, #0]
 80074ee:	07d1      	lsls	r1, r2, #31
 80074f0:	d501      	bpl.n	80074f6 <_printf_float+0x152>
 80074f2:	3301      	adds	r3, #1
 80074f4:	6123      	str	r3, [r4, #16]
 80074f6:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d0a5      	beq.n	800744a <_printf_float+0xa6>
 80074fe:	232d      	movs	r3, #45	; 0x2d
 8007500:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007504:	e7a1      	b.n	800744a <_printf_float+0xa6>
 8007506:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800750a:	f000 8177 	beq.w	80077fc <_printf_float+0x458>
 800750e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8007512:	d1bb      	bne.n	800748c <_printf_float+0xe8>
 8007514:	2900      	cmp	r1, #0
 8007516:	d1b9      	bne.n	800748c <_printf_float+0xe8>
 8007518:	2301      	movs	r3, #1
 800751a:	e7b6      	b.n	800748a <_printf_float+0xe6>
 800751c:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8007520:	d119      	bne.n	8007556 <_printf_float+0x1b2>
 8007522:	2900      	cmp	r1, #0
 8007524:	6863      	ldr	r3, [r4, #4]
 8007526:	dd0c      	ble.n	8007542 <_printf_float+0x19e>
 8007528:	6121      	str	r1, [r4, #16]
 800752a:	b913      	cbnz	r3, 8007532 <_printf_float+0x18e>
 800752c:	6822      	ldr	r2, [r4, #0]
 800752e:	07d2      	lsls	r2, r2, #31
 8007530:	d502      	bpl.n	8007538 <_printf_float+0x194>
 8007532:	3301      	adds	r3, #1
 8007534:	440b      	add	r3, r1
 8007536:	6123      	str	r3, [r4, #16]
 8007538:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800753a:	65a3      	str	r3, [r4, #88]	; 0x58
 800753c:	f04f 0900 	mov.w	r9, #0
 8007540:	e7d9      	b.n	80074f6 <_printf_float+0x152>
 8007542:	b913      	cbnz	r3, 800754a <_printf_float+0x1a6>
 8007544:	6822      	ldr	r2, [r4, #0]
 8007546:	07d0      	lsls	r0, r2, #31
 8007548:	d501      	bpl.n	800754e <_printf_float+0x1aa>
 800754a:	3302      	adds	r3, #2
 800754c:	e7f3      	b.n	8007536 <_printf_float+0x192>
 800754e:	2301      	movs	r3, #1
 8007550:	e7f1      	b.n	8007536 <_printf_float+0x192>
 8007552:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8007556:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800755a:	4293      	cmp	r3, r2
 800755c:	db05      	blt.n	800756a <_printf_float+0x1c6>
 800755e:	6822      	ldr	r2, [r4, #0]
 8007560:	6123      	str	r3, [r4, #16]
 8007562:	07d1      	lsls	r1, r2, #31
 8007564:	d5e8      	bpl.n	8007538 <_printf_float+0x194>
 8007566:	3301      	adds	r3, #1
 8007568:	e7e5      	b.n	8007536 <_printf_float+0x192>
 800756a:	2b00      	cmp	r3, #0
 800756c:	bfd4      	ite	le
 800756e:	f1c3 0302 	rsble	r3, r3, #2
 8007572:	2301      	movgt	r3, #1
 8007574:	4413      	add	r3, r2
 8007576:	e7de      	b.n	8007536 <_printf_float+0x192>
 8007578:	6823      	ldr	r3, [r4, #0]
 800757a:	055a      	lsls	r2, r3, #21
 800757c:	d407      	bmi.n	800758e <_printf_float+0x1ea>
 800757e:	6923      	ldr	r3, [r4, #16]
 8007580:	4642      	mov	r2, r8
 8007582:	4631      	mov	r1, r6
 8007584:	4628      	mov	r0, r5
 8007586:	47b8      	blx	r7
 8007588:	3001      	adds	r0, #1
 800758a:	d12b      	bne.n	80075e4 <_printf_float+0x240>
 800758c:	e767      	b.n	800745e <_printf_float+0xba>
 800758e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8007592:	f240 80dc 	bls.w	800774e <_printf_float+0x3aa>
 8007596:	2200      	movs	r2, #0
 8007598:	2300      	movs	r3, #0
 800759a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800759e:	f7f9 fa93 	bl	8000ac8 <__aeabi_dcmpeq>
 80075a2:	2800      	cmp	r0, #0
 80075a4:	d033      	beq.n	800760e <_printf_float+0x26a>
 80075a6:	2301      	movs	r3, #1
 80075a8:	4a41      	ldr	r2, [pc, #260]	; (80076b0 <_printf_float+0x30c>)
 80075aa:	4631      	mov	r1, r6
 80075ac:	4628      	mov	r0, r5
 80075ae:	47b8      	blx	r7
 80075b0:	3001      	adds	r0, #1
 80075b2:	f43f af54 	beq.w	800745e <_printf_float+0xba>
 80075b6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80075ba:	429a      	cmp	r2, r3
 80075bc:	db02      	blt.n	80075c4 <_printf_float+0x220>
 80075be:	6823      	ldr	r3, [r4, #0]
 80075c0:	07d8      	lsls	r0, r3, #31
 80075c2:	d50f      	bpl.n	80075e4 <_printf_float+0x240>
 80075c4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80075c8:	4631      	mov	r1, r6
 80075ca:	4628      	mov	r0, r5
 80075cc:	47b8      	blx	r7
 80075ce:	3001      	adds	r0, #1
 80075d0:	f43f af45 	beq.w	800745e <_printf_float+0xba>
 80075d4:	f04f 0800 	mov.w	r8, #0
 80075d8:	f104 091a 	add.w	r9, r4, #26
 80075dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80075de:	3b01      	subs	r3, #1
 80075e0:	4543      	cmp	r3, r8
 80075e2:	dc09      	bgt.n	80075f8 <_printf_float+0x254>
 80075e4:	6823      	ldr	r3, [r4, #0]
 80075e6:	079b      	lsls	r3, r3, #30
 80075e8:	f100 8103 	bmi.w	80077f2 <_printf_float+0x44e>
 80075ec:	68e0      	ldr	r0, [r4, #12]
 80075ee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80075f0:	4298      	cmp	r0, r3
 80075f2:	bfb8      	it	lt
 80075f4:	4618      	movlt	r0, r3
 80075f6:	e734      	b.n	8007462 <_printf_float+0xbe>
 80075f8:	2301      	movs	r3, #1
 80075fa:	464a      	mov	r2, r9
 80075fc:	4631      	mov	r1, r6
 80075fe:	4628      	mov	r0, r5
 8007600:	47b8      	blx	r7
 8007602:	3001      	adds	r0, #1
 8007604:	f43f af2b 	beq.w	800745e <_printf_float+0xba>
 8007608:	f108 0801 	add.w	r8, r8, #1
 800760c:	e7e6      	b.n	80075dc <_printf_float+0x238>
 800760e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007610:	2b00      	cmp	r3, #0
 8007612:	dc2b      	bgt.n	800766c <_printf_float+0x2c8>
 8007614:	2301      	movs	r3, #1
 8007616:	4a26      	ldr	r2, [pc, #152]	; (80076b0 <_printf_float+0x30c>)
 8007618:	4631      	mov	r1, r6
 800761a:	4628      	mov	r0, r5
 800761c:	47b8      	blx	r7
 800761e:	3001      	adds	r0, #1
 8007620:	f43f af1d 	beq.w	800745e <_printf_float+0xba>
 8007624:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007626:	b923      	cbnz	r3, 8007632 <_printf_float+0x28e>
 8007628:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800762a:	b913      	cbnz	r3, 8007632 <_printf_float+0x28e>
 800762c:	6823      	ldr	r3, [r4, #0]
 800762e:	07d9      	lsls	r1, r3, #31
 8007630:	d5d8      	bpl.n	80075e4 <_printf_float+0x240>
 8007632:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007636:	4631      	mov	r1, r6
 8007638:	4628      	mov	r0, r5
 800763a:	47b8      	blx	r7
 800763c:	3001      	adds	r0, #1
 800763e:	f43f af0e 	beq.w	800745e <_printf_float+0xba>
 8007642:	f04f 0900 	mov.w	r9, #0
 8007646:	f104 0a1a 	add.w	sl, r4, #26
 800764a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800764c:	425b      	negs	r3, r3
 800764e:	454b      	cmp	r3, r9
 8007650:	dc01      	bgt.n	8007656 <_printf_float+0x2b2>
 8007652:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007654:	e794      	b.n	8007580 <_printf_float+0x1dc>
 8007656:	2301      	movs	r3, #1
 8007658:	4652      	mov	r2, sl
 800765a:	4631      	mov	r1, r6
 800765c:	4628      	mov	r0, r5
 800765e:	47b8      	blx	r7
 8007660:	3001      	adds	r0, #1
 8007662:	f43f aefc 	beq.w	800745e <_printf_float+0xba>
 8007666:	f109 0901 	add.w	r9, r9, #1
 800766a:	e7ee      	b.n	800764a <_printf_float+0x2a6>
 800766c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800766e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007670:	429a      	cmp	r2, r3
 8007672:	bfa8      	it	ge
 8007674:	461a      	movge	r2, r3
 8007676:	2a00      	cmp	r2, #0
 8007678:	4691      	mov	r9, r2
 800767a:	dd07      	ble.n	800768c <_printf_float+0x2e8>
 800767c:	4613      	mov	r3, r2
 800767e:	4631      	mov	r1, r6
 8007680:	4642      	mov	r2, r8
 8007682:	4628      	mov	r0, r5
 8007684:	47b8      	blx	r7
 8007686:	3001      	adds	r0, #1
 8007688:	f43f aee9 	beq.w	800745e <_printf_float+0xba>
 800768c:	f104 031a 	add.w	r3, r4, #26
 8007690:	f04f 0b00 	mov.w	fp, #0
 8007694:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007698:	9306      	str	r3, [sp, #24]
 800769a:	e015      	b.n	80076c8 <_printf_float+0x324>
 800769c:	7fefffff 	.word	0x7fefffff
 80076a0:	0800b2f8 	.word	0x0800b2f8
 80076a4:	0800b2f4 	.word	0x0800b2f4
 80076a8:	0800b300 	.word	0x0800b300
 80076ac:	0800b2fc 	.word	0x0800b2fc
 80076b0:	0800b304 	.word	0x0800b304
 80076b4:	2301      	movs	r3, #1
 80076b6:	9a06      	ldr	r2, [sp, #24]
 80076b8:	4631      	mov	r1, r6
 80076ba:	4628      	mov	r0, r5
 80076bc:	47b8      	blx	r7
 80076be:	3001      	adds	r0, #1
 80076c0:	f43f aecd 	beq.w	800745e <_printf_float+0xba>
 80076c4:	f10b 0b01 	add.w	fp, fp, #1
 80076c8:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80076cc:	ebaa 0309 	sub.w	r3, sl, r9
 80076d0:	455b      	cmp	r3, fp
 80076d2:	dcef      	bgt.n	80076b4 <_printf_float+0x310>
 80076d4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80076d8:	429a      	cmp	r2, r3
 80076da:	44d0      	add	r8, sl
 80076dc:	db15      	blt.n	800770a <_printf_float+0x366>
 80076de:	6823      	ldr	r3, [r4, #0]
 80076e0:	07da      	lsls	r2, r3, #31
 80076e2:	d412      	bmi.n	800770a <_printf_float+0x366>
 80076e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80076e6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80076e8:	eba3 020a 	sub.w	r2, r3, sl
 80076ec:	eba3 0a01 	sub.w	sl, r3, r1
 80076f0:	4592      	cmp	sl, r2
 80076f2:	bfa8      	it	ge
 80076f4:	4692      	movge	sl, r2
 80076f6:	f1ba 0f00 	cmp.w	sl, #0
 80076fa:	dc0e      	bgt.n	800771a <_printf_float+0x376>
 80076fc:	f04f 0800 	mov.w	r8, #0
 8007700:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007704:	f104 091a 	add.w	r9, r4, #26
 8007708:	e019      	b.n	800773e <_printf_float+0x39a>
 800770a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800770e:	4631      	mov	r1, r6
 8007710:	4628      	mov	r0, r5
 8007712:	47b8      	blx	r7
 8007714:	3001      	adds	r0, #1
 8007716:	d1e5      	bne.n	80076e4 <_printf_float+0x340>
 8007718:	e6a1      	b.n	800745e <_printf_float+0xba>
 800771a:	4653      	mov	r3, sl
 800771c:	4642      	mov	r2, r8
 800771e:	4631      	mov	r1, r6
 8007720:	4628      	mov	r0, r5
 8007722:	47b8      	blx	r7
 8007724:	3001      	adds	r0, #1
 8007726:	d1e9      	bne.n	80076fc <_printf_float+0x358>
 8007728:	e699      	b.n	800745e <_printf_float+0xba>
 800772a:	2301      	movs	r3, #1
 800772c:	464a      	mov	r2, r9
 800772e:	4631      	mov	r1, r6
 8007730:	4628      	mov	r0, r5
 8007732:	47b8      	blx	r7
 8007734:	3001      	adds	r0, #1
 8007736:	f43f ae92 	beq.w	800745e <_printf_float+0xba>
 800773a:	f108 0801 	add.w	r8, r8, #1
 800773e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007742:	1a9b      	subs	r3, r3, r2
 8007744:	eba3 030a 	sub.w	r3, r3, sl
 8007748:	4543      	cmp	r3, r8
 800774a:	dcee      	bgt.n	800772a <_printf_float+0x386>
 800774c:	e74a      	b.n	80075e4 <_printf_float+0x240>
 800774e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007750:	2a01      	cmp	r2, #1
 8007752:	dc01      	bgt.n	8007758 <_printf_float+0x3b4>
 8007754:	07db      	lsls	r3, r3, #31
 8007756:	d53a      	bpl.n	80077ce <_printf_float+0x42a>
 8007758:	2301      	movs	r3, #1
 800775a:	4642      	mov	r2, r8
 800775c:	4631      	mov	r1, r6
 800775e:	4628      	mov	r0, r5
 8007760:	47b8      	blx	r7
 8007762:	3001      	adds	r0, #1
 8007764:	f43f ae7b 	beq.w	800745e <_printf_float+0xba>
 8007768:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800776c:	4631      	mov	r1, r6
 800776e:	4628      	mov	r0, r5
 8007770:	47b8      	blx	r7
 8007772:	3001      	adds	r0, #1
 8007774:	f108 0801 	add.w	r8, r8, #1
 8007778:	f43f ae71 	beq.w	800745e <_printf_float+0xba>
 800777c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800777e:	2200      	movs	r2, #0
 8007780:	f103 3aff 	add.w	sl, r3, #4294967295
 8007784:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007788:	2300      	movs	r3, #0
 800778a:	f7f9 f99d 	bl	8000ac8 <__aeabi_dcmpeq>
 800778e:	b9c8      	cbnz	r0, 80077c4 <_printf_float+0x420>
 8007790:	4653      	mov	r3, sl
 8007792:	4642      	mov	r2, r8
 8007794:	4631      	mov	r1, r6
 8007796:	4628      	mov	r0, r5
 8007798:	47b8      	blx	r7
 800779a:	3001      	adds	r0, #1
 800779c:	d10e      	bne.n	80077bc <_printf_float+0x418>
 800779e:	e65e      	b.n	800745e <_printf_float+0xba>
 80077a0:	2301      	movs	r3, #1
 80077a2:	4652      	mov	r2, sl
 80077a4:	4631      	mov	r1, r6
 80077a6:	4628      	mov	r0, r5
 80077a8:	47b8      	blx	r7
 80077aa:	3001      	adds	r0, #1
 80077ac:	f43f ae57 	beq.w	800745e <_printf_float+0xba>
 80077b0:	f108 0801 	add.w	r8, r8, #1
 80077b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80077b6:	3b01      	subs	r3, #1
 80077b8:	4543      	cmp	r3, r8
 80077ba:	dcf1      	bgt.n	80077a0 <_printf_float+0x3fc>
 80077bc:	464b      	mov	r3, r9
 80077be:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80077c2:	e6de      	b.n	8007582 <_printf_float+0x1de>
 80077c4:	f04f 0800 	mov.w	r8, #0
 80077c8:	f104 0a1a 	add.w	sl, r4, #26
 80077cc:	e7f2      	b.n	80077b4 <_printf_float+0x410>
 80077ce:	2301      	movs	r3, #1
 80077d0:	e7df      	b.n	8007792 <_printf_float+0x3ee>
 80077d2:	2301      	movs	r3, #1
 80077d4:	464a      	mov	r2, r9
 80077d6:	4631      	mov	r1, r6
 80077d8:	4628      	mov	r0, r5
 80077da:	47b8      	blx	r7
 80077dc:	3001      	adds	r0, #1
 80077de:	f43f ae3e 	beq.w	800745e <_printf_float+0xba>
 80077e2:	f108 0801 	add.w	r8, r8, #1
 80077e6:	68e3      	ldr	r3, [r4, #12]
 80077e8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80077ea:	1a9b      	subs	r3, r3, r2
 80077ec:	4543      	cmp	r3, r8
 80077ee:	dcf0      	bgt.n	80077d2 <_printf_float+0x42e>
 80077f0:	e6fc      	b.n	80075ec <_printf_float+0x248>
 80077f2:	f04f 0800 	mov.w	r8, #0
 80077f6:	f104 0919 	add.w	r9, r4, #25
 80077fa:	e7f4      	b.n	80077e6 <_printf_float+0x442>
 80077fc:	2900      	cmp	r1, #0
 80077fe:	f43f ae8b 	beq.w	8007518 <_printf_float+0x174>
 8007802:	2300      	movs	r3, #0
 8007804:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8007808:	ab09      	add	r3, sp, #36	; 0x24
 800780a:	9300      	str	r3, [sp, #0]
 800780c:	ec49 8b10 	vmov	d0, r8, r9
 8007810:	6022      	str	r2, [r4, #0]
 8007812:	f8cd a004 	str.w	sl, [sp, #4]
 8007816:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800781a:	4628      	mov	r0, r5
 800781c:	f7ff fd2e 	bl	800727c <__cvt>
 8007820:	4680      	mov	r8, r0
 8007822:	e648      	b.n	80074b6 <_printf_float+0x112>

08007824 <_printf_common>:
 8007824:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007828:	4691      	mov	r9, r2
 800782a:	461f      	mov	r7, r3
 800782c:	688a      	ldr	r2, [r1, #8]
 800782e:	690b      	ldr	r3, [r1, #16]
 8007830:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007834:	4293      	cmp	r3, r2
 8007836:	bfb8      	it	lt
 8007838:	4613      	movlt	r3, r2
 800783a:	f8c9 3000 	str.w	r3, [r9]
 800783e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007842:	4606      	mov	r6, r0
 8007844:	460c      	mov	r4, r1
 8007846:	b112      	cbz	r2, 800784e <_printf_common+0x2a>
 8007848:	3301      	adds	r3, #1
 800784a:	f8c9 3000 	str.w	r3, [r9]
 800784e:	6823      	ldr	r3, [r4, #0]
 8007850:	0699      	lsls	r1, r3, #26
 8007852:	bf42      	ittt	mi
 8007854:	f8d9 3000 	ldrmi.w	r3, [r9]
 8007858:	3302      	addmi	r3, #2
 800785a:	f8c9 3000 	strmi.w	r3, [r9]
 800785e:	6825      	ldr	r5, [r4, #0]
 8007860:	f015 0506 	ands.w	r5, r5, #6
 8007864:	d107      	bne.n	8007876 <_printf_common+0x52>
 8007866:	f104 0a19 	add.w	sl, r4, #25
 800786a:	68e3      	ldr	r3, [r4, #12]
 800786c:	f8d9 2000 	ldr.w	r2, [r9]
 8007870:	1a9b      	subs	r3, r3, r2
 8007872:	42ab      	cmp	r3, r5
 8007874:	dc28      	bgt.n	80078c8 <_printf_common+0xa4>
 8007876:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800787a:	6822      	ldr	r2, [r4, #0]
 800787c:	3300      	adds	r3, #0
 800787e:	bf18      	it	ne
 8007880:	2301      	movne	r3, #1
 8007882:	0692      	lsls	r2, r2, #26
 8007884:	d42d      	bmi.n	80078e2 <_printf_common+0xbe>
 8007886:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800788a:	4639      	mov	r1, r7
 800788c:	4630      	mov	r0, r6
 800788e:	47c0      	blx	r8
 8007890:	3001      	adds	r0, #1
 8007892:	d020      	beq.n	80078d6 <_printf_common+0xb2>
 8007894:	6823      	ldr	r3, [r4, #0]
 8007896:	68e5      	ldr	r5, [r4, #12]
 8007898:	f8d9 2000 	ldr.w	r2, [r9]
 800789c:	f003 0306 	and.w	r3, r3, #6
 80078a0:	2b04      	cmp	r3, #4
 80078a2:	bf08      	it	eq
 80078a4:	1aad      	subeq	r5, r5, r2
 80078a6:	68a3      	ldr	r3, [r4, #8]
 80078a8:	6922      	ldr	r2, [r4, #16]
 80078aa:	bf0c      	ite	eq
 80078ac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80078b0:	2500      	movne	r5, #0
 80078b2:	4293      	cmp	r3, r2
 80078b4:	bfc4      	itt	gt
 80078b6:	1a9b      	subgt	r3, r3, r2
 80078b8:	18ed      	addgt	r5, r5, r3
 80078ba:	f04f 0900 	mov.w	r9, #0
 80078be:	341a      	adds	r4, #26
 80078c0:	454d      	cmp	r5, r9
 80078c2:	d11a      	bne.n	80078fa <_printf_common+0xd6>
 80078c4:	2000      	movs	r0, #0
 80078c6:	e008      	b.n	80078da <_printf_common+0xb6>
 80078c8:	2301      	movs	r3, #1
 80078ca:	4652      	mov	r2, sl
 80078cc:	4639      	mov	r1, r7
 80078ce:	4630      	mov	r0, r6
 80078d0:	47c0      	blx	r8
 80078d2:	3001      	adds	r0, #1
 80078d4:	d103      	bne.n	80078de <_printf_common+0xba>
 80078d6:	f04f 30ff 	mov.w	r0, #4294967295
 80078da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80078de:	3501      	adds	r5, #1
 80078e0:	e7c3      	b.n	800786a <_printf_common+0x46>
 80078e2:	18e1      	adds	r1, r4, r3
 80078e4:	1c5a      	adds	r2, r3, #1
 80078e6:	2030      	movs	r0, #48	; 0x30
 80078e8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80078ec:	4422      	add	r2, r4
 80078ee:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80078f2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80078f6:	3302      	adds	r3, #2
 80078f8:	e7c5      	b.n	8007886 <_printf_common+0x62>
 80078fa:	2301      	movs	r3, #1
 80078fc:	4622      	mov	r2, r4
 80078fe:	4639      	mov	r1, r7
 8007900:	4630      	mov	r0, r6
 8007902:	47c0      	blx	r8
 8007904:	3001      	adds	r0, #1
 8007906:	d0e6      	beq.n	80078d6 <_printf_common+0xb2>
 8007908:	f109 0901 	add.w	r9, r9, #1
 800790c:	e7d8      	b.n	80078c0 <_printf_common+0x9c>
	...

08007910 <_printf_i>:
 8007910:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007914:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8007918:	460c      	mov	r4, r1
 800791a:	7e09      	ldrb	r1, [r1, #24]
 800791c:	b085      	sub	sp, #20
 800791e:	296e      	cmp	r1, #110	; 0x6e
 8007920:	4617      	mov	r7, r2
 8007922:	4606      	mov	r6, r0
 8007924:	4698      	mov	r8, r3
 8007926:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007928:	f000 80b3 	beq.w	8007a92 <_printf_i+0x182>
 800792c:	d822      	bhi.n	8007974 <_printf_i+0x64>
 800792e:	2963      	cmp	r1, #99	; 0x63
 8007930:	d036      	beq.n	80079a0 <_printf_i+0x90>
 8007932:	d80a      	bhi.n	800794a <_printf_i+0x3a>
 8007934:	2900      	cmp	r1, #0
 8007936:	f000 80b9 	beq.w	8007aac <_printf_i+0x19c>
 800793a:	2958      	cmp	r1, #88	; 0x58
 800793c:	f000 8083 	beq.w	8007a46 <_printf_i+0x136>
 8007940:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007944:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8007948:	e032      	b.n	80079b0 <_printf_i+0xa0>
 800794a:	2964      	cmp	r1, #100	; 0x64
 800794c:	d001      	beq.n	8007952 <_printf_i+0x42>
 800794e:	2969      	cmp	r1, #105	; 0x69
 8007950:	d1f6      	bne.n	8007940 <_printf_i+0x30>
 8007952:	6820      	ldr	r0, [r4, #0]
 8007954:	6813      	ldr	r3, [r2, #0]
 8007956:	0605      	lsls	r5, r0, #24
 8007958:	f103 0104 	add.w	r1, r3, #4
 800795c:	d52a      	bpl.n	80079b4 <_printf_i+0xa4>
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	6011      	str	r1, [r2, #0]
 8007962:	2b00      	cmp	r3, #0
 8007964:	da03      	bge.n	800796e <_printf_i+0x5e>
 8007966:	222d      	movs	r2, #45	; 0x2d
 8007968:	425b      	negs	r3, r3
 800796a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800796e:	486f      	ldr	r0, [pc, #444]	; (8007b2c <_printf_i+0x21c>)
 8007970:	220a      	movs	r2, #10
 8007972:	e039      	b.n	80079e8 <_printf_i+0xd8>
 8007974:	2973      	cmp	r1, #115	; 0x73
 8007976:	f000 809d 	beq.w	8007ab4 <_printf_i+0x1a4>
 800797a:	d808      	bhi.n	800798e <_printf_i+0x7e>
 800797c:	296f      	cmp	r1, #111	; 0x6f
 800797e:	d020      	beq.n	80079c2 <_printf_i+0xb2>
 8007980:	2970      	cmp	r1, #112	; 0x70
 8007982:	d1dd      	bne.n	8007940 <_printf_i+0x30>
 8007984:	6823      	ldr	r3, [r4, #0]
 8007986:	f043 0320 	orr.w	r3, r3, #32
 800798a:	6023      	str	r3, [r4, #0]
 800798c:	e003      	b.n	8007996 <_printf_i+0x86>
 800798e:	2975      	cmp	r1, #117	; 0x75
 8007990:	d017      	beq.n	80079c2 <_printf_i+0xb2>
 8007992:	2978      	cmp	r1, #120	; 0x78
 8007994:	d1d4      	bne.n	8007940 <_printf_i+0x30>
 8007996:	2378      	movs	r3, #120	; 0x78
 8007998:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800799c:	4864      	ldr	r0, [pc, #400]	; (8007b30 <_printf_i+0x220>)
 800799e:	e055      	b.n	8007a4c <_printf_i+0x13c>
 80079a0:	6813      	ldr	r3, [r2, #0]
 80079a2:	1d19      	adds	r1, r3, #4
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	6011      	str	r1, [r2, #0]
 80079a8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80079ac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80079b0:	2301      	movs	r3, #1
 80079b2:	e08c      	b.n	8007ace <_printf_i+0x1be>
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	6011      	str	r1, [r2, #0]
 80079b8:	f010 0f40 	tst.w	r0, #64	; 0x40
 80079bc:	bf18      	it	ne
 80079be:	b21b      	sxthne	r3, r3
 80079c0:	e7cf      	b.n	8007962 <_printf_i+0x52>
 80079c2:	6813      	ldr	r3, [r2, #0]
 80079c4:	6825      	ldr	r5, [r4, #0]
 80079c6:	1d18      	adds	r0, r3, #4
 80079c8:	6010      	str	r0, [r2, #0]
 80079ca:	0628      	lsls	r0, r5, #24
 80079cc:	d501      	bpl.n	80079d2 <_printf_i+0xc2>
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	e002      	b.n	80079d8 <_printf_i+0xc8>
 80079d2:	0668      	lsls	r0, r5, #25
 80079d4:	d5fb      	bpl.n	80079ce <_printf_i+0xbe>
 80079d6:	881b      	ldrh	r3, [r3, #0]
 80079d8:	4854      	ldr	r0, [pc, #336]	; (8007b2c <_printf_i+0x21c>)
 80079da:	296f      	cmp	r1, #111	; 0x6f
 80079dc:	bf14      	ite	ne
 80079de:	220a      	movne	r2, #10
 80079e0:	2208      	moveq	r2, #8
 80079e2:	2100      	movs	r1, #0
 80079e4:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80079e8:	6865      	ldr	r5, [r4, #4]
 80079ea:	60a5      	str	r5, [r4, #8]
 80079ec:	2d00      	cmp	r5, #0
 80079ee:	f2c0 8095 	blt.w	8007b1c <_printf_i+0x20c>
 80079f2:	6821      	ldr	r1, [r4, #0]
 80079f4:	f021 0104 	bic.w	r1, r1, #4
 80079f8:	6021      	str	r1, [r4, #0]
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d13d      	bne.n	8007a7a <_printf_i+0x16a>
 80079fe:	2d00      	cmp	r5, #0
 8007a00:	f040 808e 	bne.w	8007b20 <_printf_i+0x210>
 8007a04:	4665      	mov	r5, ip
 8007a06:	2a08      	cmp	r2, #8
 8007a08:	d10b      	bne.n	8007a22 <_printf_i+0x112>
 8007a0a:	6823      	ldr	r3, [r4, #0]
 8007a0c:	07db      	lsls	r3, r3, #31
 8007a0e:	d508      	bpl.n	8007a22 <_printf_i+0x112>
 8007a10:	6923      	ldr	r3, [r4, #16]
 8007a12:	6862      	ldr	r2, [r4, #4]
 8007a14:	429a      	cmp	r2, r3
 8007a16:	bfde      	ittt	le
 8007a18:	2330      	movle	r3, #48	; 0x30
 8007a1a:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007a1e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007a22:	ebac 0305 	sub.w	r3, ip, r5
 8007a26:	6123      	str	r3, [r4, #16]
 8007a28:	f8cd 8000 	str.w	r8, [sp]
 8007a2c:	463b      	mov	r3, r7
 8007a2e:	aa03      	add	r2, sp, #12
 8007a30:	4621      	mov	r1, r4
 8007a32:	4630      	mov	r0, r6
 8007a34:	f7ff fef6 	bl	8007824 <_printf_common>
 8007a38:	3001      	adds	r0, #1
 8007a3a:	d14d      	bne.n	8007ad8 <_printf_i+0x1c8>
 8007a3c:	f04f 30ff 	mov.w	r0, #4294967295
 8007a40:	b005      	add	sp, #20
 8007a42:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007a46:	4839      	ldr	r0, [pc, #228]	; (8007b2c <_printf_i+0x21c>)
 8007a48:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8007a4c:	6813      	ldr	r3, [r2, #0]
 8007a4e:	6821      	ldr	r1, [r4, #0]
 8007a50:	1d1d      	adds	r5, r3, #4
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	6015      	str	r5, [r2, #0]
 8007a56:	060a      	lsls	r2, r1, #24
 8007a58:	d50b      	bpl.n	8007a72 <_printf_i+0x162>
 8007a5a:	07ca      	lsls	r2, r1, #31
 8007a5c:	bf44      	itt	mi
 8007a5e:	f041 0120 	orrmi.w	r1, r1, #32
 8007a62:	6021      	strmi	r1, [r4, #0]
 8007a64:	b91b      	cbnz	r3, 8007a6e <_printf_i+0x15e>
 8007a66:	6822      	ldr	r2, [r4, #0]
 8007a68:	f022 0220 	bic.w	r2, r2, #32
 8007a6c:	6022      	str	r2, [r4, #0]
 8007a6e:	2210      	movs	r2, #16
 8007a70:	e7b7      	b.n	80079e2 <_printf_i+0xd2>
 8007a72:	064d      	lsls	r5, r1, #25
 8007a74:	bf48      	it	mi
 8007a76:	b29b      	uxthmi	r3, r3
 8007a78:	e7ef      	b.n	8007a5a <_printf_i+0x14a>
 8007a7a:	4665      	mov	r5, ip
 8007a7c:	fbb3 f1f2 	udiv	r1, r3, r2
 8007a80:	fb02 3311 	mls	r3, r2, r1, r3
 8007a84:	5cc3      	ldrb	r3, [r0, r3]
 8007a86:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8007a8a:	460b      	mov	r3, r1
 8007a8c:	2900      	cmp	r1, #0
 8007a8e:	d1f5      	bne.n	8007a7c <_printf_i+0x16c>
 8007a90:	e7b9      	b.n	8007a06 <_printf_i+0xf6>
 8007a92:	6813      	ldr	r3, [r2, #0]
 8007a94:	6825      	ldr	r5, [r4, #0]
 8007a96:	6961      	ldr	r1, [r4, #20]
 8007a98:	1d18      	adds	r0, r3, #4
 8007a9a:	6010      	str	r0, [r2, #0]
 8007a9c:	0628      	lsls	r0, r5, #24
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	d501      	bpl.n	8007aa6 <_printf_i+0x196>
 8007aa2:	6019      	str	r1, [r3, #0]
 8007aa4:	e002      	b.n	8007aac <_printf_i+0x19c>
 8007aa6:	066a      	lsls	r2, r5, #25
 8007aa8:	d5fb      	bpl.n	8007aa2 <_printf_i+0x192>
 8007aaa:	8019      	strh	r1, [r3, #0]
 8007aac:	2300      	movs	r3, #0
 8007aae:	6123      	str	r3, [r4, #16]
 8007ab0:	4665      	mov	r5, ip
 8007ab2:	e7b9      	b.n	8007a28 <_printf_i+0x118>
 8007ab4:	6813      	ldr	r3, [r2, #0]
 8007ab6:	1d19      	adds	r1, r3, #4
 8007ab8:	6011      	str	r1, [r2, #0]
 8007aba:	681d      	ldr	r5, [r3, #0]
 8007abc:	6862      	ldr	r2, [r4, #4]
 8007abe:	2100      	movs	r1, #0
 8007ac0:	4628      	mov	r0, r5
 8007ac2:	f7f8 fb8d 	bl	80001e0 <memchr>
 8007ac6:	b108      	cbz	r0, 8007acc <_printf_i+0x1bc>
 8007ac8:	1b40      	subs	r0, r0, r5
 8007aca:	6060      	str	r0, [r4, #4]
 8007acc:	6863      	ldr	r3, [r4, #4]
 8007ace:	6123      	str	r3, [r4, #16]
 8007ad0:	2300      	movs	r3, #0
 8007ad2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007ad6:	e7a7      	b.n	8007a28 <_printf_i+0x118>
 8007ad8:	6923      	ldr	r3, [r4, #16]
 8007ada:	462a      	mov	r2, r5
 8007adc:	4639      	mov	r1, r7
 8007ade:	4630      	mov	r0, r6
 8007ae0:	47c0      	blx	r8
 8007ae2:	3001      	adds	r0, #1
 8007ae4:	d0aa      	beq.n	8007a3c <_printf_i+0x12c>
 8007ae6:	6823      	ldr	r3, [r4, #0]
 8007ae8:	079b      	lsls	r3, r3, #30
 8007aea:	d413      	bmi.n	8007b14 <_printf_i+0x204>
 8007aec:	68e0      	ldr	r0, [r4, #12]
 8007aee:	9b03      	ldr	r3, [sp, #12]
 8007af0:	4298      	cmp	r0, r3
 8007af2:	bfb8      	it	lt
 8007af4:	4618      	movlt	r0, r3
 8007af6:	e7a3      	b.n	8007a40 <_printf_i+0x130>
 8007af8:	2301      	movs	r3, #1
 8007afa:	464a      	mov	r2, r9
 8007afc:	4639      	mov	r1, r7
 8007afe:	4630      	mov	r0, r6
 8007b00:	47c0      	blx	r8
 8007b02:	3001      	adds	r0, #1
 8007b04:	d09a      	beq.n	8007a3c <_printf_i+0x12c>
 8007b06:	3501      	adds	r5, #1
 8007b08:	68e3      	ldr	r3, [r4, #12]
 8007b0a:	9a03      	ldr	r2, [sp, #12]
 8007b0c:	1a9b      	subs	r3, r3, r2
 8007b0e:	42ab      	cmp	r3, r5
 8007b10:	dcf2      	bgt.n	8007af8 <_printf_i+0x1e8>
 8007b12:	e7eb      	b.n	8007aec <_printf_i+0x1dc>
 8007b14:	2500      	movs	r5, #0
 8007b16:	f104 0919 	add.w	r9, r4, #25
 8007b1a:	e7f5      	b.n	8007b08 <_printf_i+0x1f8>
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d1ac      	bne.n	8007a7a <_printf_i+0x16a>
 8007b20:	7803      	ldrb	r3, [r0, #0]
 8007b22:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007b26:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007b2a:	e76c      	b.n	8007a06 <_printf_i+0xf6>
 8007b2c:	0800b306 	.word	0x0800b306
 8007b30:	0800b317 	.word	0x0800b317

08007b34 <_scanf_float>:
 8007b34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b38:	469a      	mov	sl, r3
 8007b3a:	688b      	ldr	r3, [r1, #8]
 8007b3c:	4616      	mov	r6, r2
 8007b3e:	1e5a      	subs	r2, r3, #1
 8007b40:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8007b44:	b087      	sub	sp, #28
 8007b46:	bf83      	ittte	hi
 8007b48:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 8007b4c:	189b      	addhi	r3, r3, r2
 8007b4e:	9301      	strhi	r3, [sp, #4]
 8007b50:	2300      	movls	r3, #0
 8007b52:	bf86      	itte	hi
 8007b54:	f240 135d 	movwhi	r3, #349	; 0x15d
 8007b58:	608b      	strhi	r3, [r1, #8]
 8007b5a:	9301      	strls	r3, [sp, #4]
 8007b5c:	680b      	ldr	r3, [r1, #0]
 8007b5e:	4688      	mov	r8, r1
 8007b60:	f04f 0b00 	mov.w	fp, #0
 8007b64:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8007b68:	f848 3b1c 	str.w	r3, [r8], #28
 8007b6c:	e9cd bb03 	strd	fp, fp, [sp, #12]
 8007b70:	4607      	mov	r7, r0
 8007b72:	460c      	mov	r4, r1
 8007b74:	4645      	mov	r5, r8
 8007b76:	465a      	mov	r2, fp
 8007b78:	46d9      	mov	r9, fp
 8007b7a:	f8cd b008 	str.w	fp, [sp, #8]
 8007b7e:	68a1      	ldr	r1, [r4, #8]
 8007b80:	b181      	cbz	r1, 8007ba4 <_scanf_float+0x70>
 8007b82:	6833      	ldr	r3, [r6, #0]
 8007b84:	781b      	ldrb	r3, [r3, #0]
 8007b86:	2b49      	cmp	r3, #73	; 0x49
 8007b88:	d071      	beq.n	8007c6e <_scanf_float+0x13a>
 8007b8a:	d84d      	bhi.n	8007c28 <_scanf_float+0xf4>
 8007b8c:	2b39      	cmp	r3, #57	; 0x39
 8007b8e:	d840      	bhi.n	8007c12 <_scanf_float+0xde>
 8007b90:	2b31      	cmp	r3, #49	; 0x31
 8007b92:	f080 8088 	bcs.w	8007ca6 <_scanf_float+0x172>
 8007b96:	2b2d      	cmp	r3, #45	; 0x2d
 8007b98:	f000 8090 	beq.w	8007cbc <_scanf_float+0x188>
 8007b9c:	d815      	bhi.n	8007bca <_scanf_float+0x96>
 8007b9e:	2b2b      	cmp	r3, #43	; 0x2b
 8007ba0:	f000 808c 	beq.w	8007cbc <_scanf_float+0x188>
 8007ba4:	f1b9 0f00 	cmp.w	r9, #0
 8007ba8:	d003      	beq.n	8007bb2 <_scanf_float+0x7e>
 8007baa:	6823      	ldr	r3, [r4, #0]
 8007bac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007bb0:	6023      	str	r3, [r4, #0]
 8007bb2:	3a01      	subs	r2, #1
 8007bb4:	2a01      	cmp	r2, #1
 8007bb6:	f200 80ea 	bhi.w	8007d8e <_scanf_float+0x25a>
 8007bba:	4545      	cmp	r5, r8
 8007bbc:	f200 80dc 	bhi.w	8007d78 <_scanf_float+0x244>
 8007bc0:	2601      	movs	r6, #1
 8007bc2:	4630      	mov	r0, r6
 8007bc4:	b007      	add	sp, #28
 8007bc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007bca:	2b2e      	cmp	r3, #46	; 0x2e
 8007bcc:	f000 809f 	beq.w	8007d0e <_scanf_float+0x1da>
 8007bd0:	2b30      	cmp	r3, #48	; 0x30
 8007bd2:	d1e7      	bne.n	8007ba4 <_scanf_float+0x70>
 8007bd4:	6820      	ldr	r0, [r4, #0]
 8007bd6:	f410 7f80 	tst.w	r0, #256	; 0x100
 8007bda:	d064      	beq.n	8007ca6 <_scanf_float+0x172>
 8007bdc:	9b01      	ldr	r3, [sp, #4]
 8007bde:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 8007be2:	6020      	str	r0, [r4, #0]
 8007be4:	f109 0901 	add.w	r9, r9, #1
 8007be8:	b11b      	cbz	r3, 8007bf2 <_scanf_float+0xbe>
 8007bea:	3b01      	subs	r3, #1
 8007bec:	3101      	adds	r1, #1
 8007bee:	9301      	str	r3, [sp, #4]
 8007bf0:	60a1      	str	r1, [r4, #8]
 8007bf2:	68a3      	ldr	r3, [r4, #8]
 8007bf4:	3b01      	subs	r3, #1
 8007bf6:	60a3      	str	r3, [r4, #8]
 8007bf8:	6923      	ldr	r3, [r4, #16]
 8007bfa:	3301      	adds	r3, #1
 8007bfc:	6123      	str	r3, [r4, #16]
 8007bfe:	6873      	ldr	r3, [r6, #4]
 8007c00:	3b01      	subs	r3, #1
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	6073      	str	r3, [r6, #4]
 8007c06:	f340 80ac 	ble.w	8007d62 <_scanf_float+0x22e>
 8007c0a:	6833      	ldr	r3, [r6, #0]
 8007c0c:	3301      	adds	r3, #1
 8007c0e:	6033      	str	r3, [r6, #0]
 8007c10:	e7b5      	b.n	8007b7e <_scanf_float+0x4a>
 8007c12:	2b45      	cmp	r3, #69	; 0x45
 8007c14:	f000 8085 	beq.w	8007d22 <_scanf_float+0x1ee>
 8007c18:	2b46      	cmp	r3, #70	; 0x46
 8007c1a:	d06a      	beq.n	8007cf2 <_scanf_float+0x1be>
 8007c1c:	2b41      	cmp	r3, #65	; 0x41
 8007c1e:	d1c1      	bne.n	8007ba4 <_scanf_float+0x70>
 8007c20:	2a01      	cmp	r2, #1
 8007c22:	d1bf      	bne.n	8007ba4 <_scanf_float+0x70>
 8007c24:	2202      	movs	r2, #2
 8007c26:	e046      	b.n	8007cb6 <_scanf_float+0x182>
 8007c28:	2b65      	cmp	r3, #101	; 0x65
 8007c2a:	d07a      	beq.n	8007d22 <_scanf_float+0x1ee>
 8007c2c:	d818      	bhi.n	8007c60 <_scanf_float+0x12c>
 8007c2e:	2b54      	cmp	r3, #84	; 0x54
 8007c30:	d066      	beq.n	8007d00 <_scanf_float+0x1cc>
 8007c32:	d811      	bhi.n	8007c58 <_scanf_float+0x124>
 8007c34:	2b4e      	cmp	r3, #78	; 0x4e
 8007c36:	d1b5      	bne.n	8007ba4 <_scanf_float+0x70>
 8007c38:	2a00      	cmp	r2, #0
 8007c3a:	d146      	bne.n	8007cca <_scanf_float+0x196>
 8007c3c:	f1b9 0f00 	cmp.w	r9, #0
 8007c40:	d145      	bne.n	8007cce <_scanf_float+0x19a>
 8007c42:	6821      	ldr	r1, [r4, #0]
 8007c44:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8007c48:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8007c4c:	d13f      	bne.n	8007cce <_scanf_float+0x19a>
 8007c4e:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8007c52:	6021      	str	r1, [r4, #0]
 8007c54:	2201      	movs	r2, #1
 8007c56:	e02e      	b.n	8007cb6 <_scanf_float+0x182>
 8007c58:	2b59      	cmp	r3, #89	; 0x59
 8007c5a:	d01e      	beq.n	8007c9a <_scanf_float+0x166>
 8007c5c:	2b61      	cmp	r3, #97	; 0x61
 8007c5e:	e7de      	b.n	8007c1e <_scanf_float+0xea>
 8007c60:	2b6e      	cmp	r3, #110	; 0x6e
 8007c62:	d0e9      	beq.n	8007c38 <_scanf_float+0x104>
 8007c64:	d815      	bhi.n	8007c92 <_scanf_float+0x15e>
 8007c66:	2b66      	cmp	r3, #102	; 0x66
 8007c68:	d043      	beq.n	8007cf2 <_scanf_float+0x1be>
 8007c6a:	2b69      	cmp	r3, #105	; 0x69
 8007c6c:	d19a      	bne.n	8007ba4 <_scanf_float+0x70>
 8007c6e:	f1bb 0f00 	cmp.w	fp, #0
 8007c72:	d138      	bne.n	8007ce6 <_scanf_float+0x1b2>
 8007c74:	f1b9 0f00 	cmp.w	r9, #0
 8007c78:	d197      	bne.n	8007baa <_scanf_float+0x76>
 8007c7a:	6821      	ldr	r1, [r4, #0]
 8007c7c:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8007c80:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8007c84:	d195      	bne.n	8007bb2 <_scanf_float+0x7e>
 8007c86:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8007c8a:	6021      	str	r1, [r4, #0]
 8007c8c:	f04f 0b01 	mov.w	fp, #1
 8007c90:	e011      	b.n	8007cb6 <_scanf_float+0x182>
 8007c92:	2b74      	cmp	r3, #116	; 0x74
 8007c94:	d034      	beq.n	8007d00 <_scanf_float+0x1cc>
 8007c96:	2b79      	cmp	r3, #121	; 0x79
 8007c98:	d184      	bne.n	8007ba4 <_scanf_float+0x70>
 8007c9a:	f1bb 0f07 	cmp.w	fp, #7
 8007c9e:	d181      	bne.n	8007ba4 <_scanf_float+0x70>
 8007ca0:	f04f 0b08 	mov.w	fp, #8
 8007ca4:	e007      	b.n	8007cb6 <_scanf_float+0x182>
 8007ca6:	eb12 0f0b 	cmn.w	r2, fp
 8007caa:	f47f af7b 	bne.w	8007ba4 <_scanf_float+0x70>
 8007cae:	6821      	ldr	r1, [r4, #0]
 8007cb0:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 8007cb4:	6021      	str	r1, [r4, #0]
 8007cb6:	702b      	strb	r3, [r5, #0]
 8007cb8:	3501      	adds	r5, #1
 8007cba:	e79a      	b.n	8007bf2 <_scanf_float+0xbe>
 8007cbc:	6821      	ldr	r1, [r4, #0]
 8007cbe:	0608      	lsls	r0, r1, #24
 8007cc0:	f57f af70 	bpl.w	8007ba4 <_scanf_float+0x70>
 8007cc4:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8007cc8:	e7f4      	b.n	8007cb4 <_scanf_float+0x180>
 8007cca:	2a02      	cmp	r2, #2
 8007ccc:	d047      	beq.n	8007d5e <_scanf_float+0x22a>
 8007cce:	f1bb 0f01 	cmp.w	fp, #1
 8007cd2:	d003      	beq.n	8007cdc <_scanf_float+0x1a8>
 8007cd4:	f1bb 0f04 	cmp.w	fp, #4
 8007cd8:	f47f af64 	bne.w	8007ba4 <_scanf_float+0x70>
 8007cdc:	f10b 0b01 	add.w	fp, fp, #1
 8007ce0:	fa5f fb8b 	uxtb.w	fp, fp
 8007ce4:	e7e7      	b.n	8007cb6 <_scanf_float+0x182>
 8007ce6:	f1bb 0f03 	cmp.w	fp, #3
 8007cea:	d0f7      	beq.n	8007cdc <_scanf_float+0x1a8>
 8007cec:	f1bb 0f05 	cmp.w	fp, #5
 8007cf0:	e7f2      	b.n	8007cd8 <_scanf_float+0x1a4>
 8007cf2:	f1bb 0f02 	cmp.w	fp, #2
 8007cf6:	f47f af55 	bne.w	8007ba4 <_scanf_float+0x70>
 8007cfa:	f04f 0b03 	mov.w	fp, #3
 8007cfe:	e7da      	b.n	8007cb6 <_scanf_float+0x182>
 8007d00:	f1bb 0f06 	cmp.w	fp, #6
 8007d04:	f47f af4e 	bne.w	8007ba4 <_scanf_float+0x70>
 8007d08:	f04f 0b07 	mov.w	fp, #7
 8007d0c:	e7d3      	b.n	8007cb6 <_scanf_float+0x182>
 8007d0e:	6821      	ldr	r1, [r4, #0]
 8007d10:	0588      	lsls	r0, r1, #22
 8007d12:	f57f af47 	bpl.w	8007ba4 <_scanf_float+0x70>
 8007d16:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 8007d1a:	6021      	str	r1, [r4, #0]
 8007d1c:	f8cd 9008 	str.w	r9, [sp, #8]
 8007d20:	e7c9      	b.n	8007cb6 <_scanf_float+0x182>
 8007d22:	6821      	ldr	r1, [r4, #0]
 8007d24:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 8007d28:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8007d2c:	d006      	beq.n	8007d3c <_scanf_float+0x208>
 8007d2e:	0548      	lsls	r0, r1, #21
 8007d30:	f57f af38 	bpl.w	8007ba4 <_scanf_float+0x70>
 8007d34:	f1b9 0f00 	cmp.w	r9, #0
 8007d38:	f43f af3b 	beq.w	8007bb2 <_scanf_float+0x7e>
 8007d3c:	0588      	lsls	r0, r1, #22
 8007d3e:	bf58      	it	pl
 8007d40:	9802      	ldrpl	r0, [sp, #8]
 8007d42:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8007d46:	bf58      	it	pl
 8007d48:	eba9 0000 	subpl.w	r0, r9, r0
 8007d4c:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 8007d50:	bf58      	it	pl
 8007d52:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 8007d56:	6021      	str	r1, [r4, #0]
 8007d58:	f04f 0900 	mov.w	r9, #0
 8007d5c:	e7ab      	b.n	8007cb6 <_scanf_float+0x182>
 8007d5e:	2203      	movs	r2, #3
 8007d60:	e7a9      	b.n	8007cb6 <_scanf_float+0x182>
 8007d62:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8007d66:	9205      	str	r2, [sp, #20]
 8007d68:	4631      	mov	r1, r6
 8007d6a:	4638      	mov	r0, r7
 8007d6c:	4798      	blx	r3
 8007d6e:	9a05      	ldr	r2, [sp, #20]
 8007d70:	2800      	cmp	r0, #0
 8007d72:	f43f af04 	beq.w	8007b7e <_scanf_float+0x4a>
 8007d76:	e715      	b.n	8007ba4 <_scanf_float+0x70>
 8007d78:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007d7c:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8007d80:	4632      	mov	r2, r6
 8007d82:	4638      	mov	r0, r7
 8007d84:	4798      	blx	r3
 8007d86:	6923      	ldr	r3, [r4, #16]
 8007d88:	3b01      	subs	r3, #1
 8007d8a:	6123      	str	r3, [r4, #16]
 8007d8c:	e715      	b.n	8007bba <_scanf_float+0x86>
 8007d8e:	f10b 33ff 	add.w	r3, fp, #4294967295
 8007d92:	2b06      	cmp	r3, #6
 8007d94:	d80a      	bhi.n	8007dac <_scanf_float+0x278>
 8007d96:	f1bb 0f02 	cmp.w	fp, #2
 8007d9a:	d968      	bls.n	8007e6e <_scanf_float+0x33a>
 8007d9c:	f1ab 0b03 	sub.w	fp, fp, #3
 8007da0:	fa5f fb8b 	uxtb.w	fp, fp
 8007da4:	eba5 0b0b 	sub.w	fp, r5, fp
 8007da8:	455d      	cmp	r5, fp
 8007daa:	d14b      	bne.n	8007e44 <_scanf_float+0x310>
 8007dac:	6823      	ldr	r3, [r4, #0]
 8007dae:	05da      	lsls	r2, r3, #23
 8007db0:	d51f      	bpl.n	8007df2 <_scanf_float+0x2be>
 8007db2:	055b      	lsls	r3, r3, #21
 8007db4:	d468      	bmi.n	8007e88 <_scanf_float+0x354>
 8007db6:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8007dba:	6923      	ldr	r3, [r4, #16]
 8007dbc:	2965      	cmp	r1, #101	; 0x65
 8007dbe:	f103 33ff 	add.w	r3, r3, #4294967295
 8007dc2:	f105 3bff 	add.w	fp, r5, #4294967295
 8007dc6:	6123      	str	r3, [r4, #16]
 8007dc8:	d00d      	beq.n	8007de6 <_scanf_float+0x2b2>
 8007dca:	2945      	cmp	r1, #69	; 0x45
 8007dcc:	d00b      	beq.n	8007de6 <_scanf_float+0x2b2>
 8007dce:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007dd2:	4632      	mov	r2, r6
 8007dd4:	4638      	mov	r0, r7
 8007dd6:	4798      	blx	r3
 8007dd8:	6923      	ldr	r3, [r4, #16]
 8007dda:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 8007dde:	3b01      	subs	r3, #1
 8007de0:	f1a5 0b02 	sub.w	fp, r5, #2
 8007de4:	6123      	str	r3, [r4, #16]
 8007de6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007dea:	4632      	mov	r2, r6
 8007dec:	4638      	mov	r0, r7
 8007dee:	4798      	blx	r3
 8007df0:	465d      	mov	r5, fp
 8007df2:	6826      	ldr	r6, [r4, #0]
 8007df4:	f016 0610 	ands.w	r6, r6, #16
 8007df8:	d17a      	bne.n	8007ef0 <_scanf_float+0x3bc>
 8007dfa:	702e      	strb	r6, [r5, #0]
 8007dfc:	6823      	ldr	r3, [r4, #0]
 8007dfe:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8007e02:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007e06:	d142      	bne.n	8007e8e <_scanf_float+0x35a>
 8007e08:	9b02      	ldr	r3, [sp, #8]
 8007e0a:	eba9 0303 	sub.w	r3, r9, r3
 8007e0e:	425a      	negs	r2, r3
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d149      	bne.n	8007ea8 <_scanf_float+0x374>
 8007e14:	2200      	movs	r2, #0
 8007e16:	4641      	mov	r1, r8
 8007e18:	4638      	mov	r0, r7
 8007e1a:	f000 fea5 	bl	8008b68 <_strtod_r>
 8007e1e:	6825      	ldr	r5, [r4, #0]
 8007e20:	f8da 3000 	ldr.w	r3, [sl]
 8007e24:	f015 0f02 	tst.w	r5, #2
 8007e28:	f103 0204 	add.w	r2, r3, #4
 8007e2c:	ec59 8b10 	vmov	r8, r9, d0
 8007e30:	f8ca 2000 	str.w	r2, [sl]
 8007e34:	d043      	beq.n	8007ebe <_scanf_float+0x38a>
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	e9c3 8900 	strd	r8, r9, [r3]
 8007e3c:	68e3      	ldr	r3, [r4, #12]
 8007e3e:	3301      	adds	r3, #1
 8007e40:	60e3      	str	r3, [r4, #12]
 8007e42:	e6be      	b.n	8007bc2 <_scanf_float+0x8e>
 8007e44:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007e48:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8007e4c:	4632      	mov	r2, r6
 8007e4e:	4638      	mov	r0, r7
 8007e50:	4798      	blx	r3
 8007e52:	6923      	ldr	r3, [r4, #16]
 8007e54:	3b01      	subs	r3, #1
 8007e56:	6123      	str	r3, [r4, #16]
 8007e58:	e7a6      	b.n	8007da8 <_scanf_float+0x274>
 8007e5a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007e5e:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8007e62:	4632      	mov	r2, r6
 8007e64:	4638      	mov	r0, r7
 8007e66:	4798      	blx	r3
 8007e68:	6923      	ldr	r3, [r4, #16]
 8007e6a:	3b01      	subs	r3, #1
 8007e6c:	6123      	str	r3, [r4, #16]
 8007e6e:	4545      	cmp	r5, r8
 8007e70:	d8f3      	bhi.n	8007e5a <_scanf_float+0x326>
 8007e72:	e6a5      	b.n	8007bc0 <_scanf_float+0x8c>
 8007e74:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007e78:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8007e7c:	4632      	mov	r2, r6
 8007e7e:	4638      	mov	r0, r7
 8007e80:	4798      	blx	r3
 8007e82:	6923      	ldr	r3, [r4, #16]
 8007e84:	3b01      	subs	r3, #1
 8007e86:	6123      	str	r3, [r4, #16]
 8007e88:	4545      	cmp	r5, r8
 8007e8a:	d8f3      	bhi.n	8007e74 <_scanf_float+0x340>
 8007e8c:	e698      	b.n	8007bc0 <_scanf_float+0x8c>
 8007e8e:	9b03      	ldr	r3, [sp, #12]
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d0bf      	beq.n	8007e14 <_scanf_float+0x2e0>
 8007e94:	9904      	ldr	r1, [sp, #16]
 8007e96:	230a      	movs	r3, #10
 8007e98:	4632      	mov	r2, r6
 8007e9a:	3101      	adds	r1, #1
 8007e9c:	4638      	mov	r0, r7
 8007e9e:	f000 feef 	bl	8008c80 <_strtol_r>
 8007ea2:	9b03      	ldr	r3, [sp, #12]
 8007ea4:	9d04      	ldr	r5, [sp, #16]
 8007ea6:	1ac2      	subs	r2, r0, r3
 8007ea8:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8007eac:	429d      	cmp	r5, r3
 8007eae:	bf28      	it	cs
 8007eb0:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 8007eb4:	490f      	ldr	r1, [pc, #60]	; (8007ef4 <_scanf_float+0x3c0>)
 8007eb6:	4628      	mov	r0, r5
 8007eb8:	f000 f824 	bl	8007f04 <siprintf>
 8007ebc:	e7aa      	b.n	8007e14 <_scanf_float+0x2e0>
 8007ebe:	f015 0504 	ands.w	r5, r5, #4
 8007ec2:	d1b8      	bne.n	8007e36 <_scanf_float+0x302>
 8007ec4:	681f      	ldr	r7, [r3, #0]
 8007ec6:	ee10 2a10 	vmov	r2, s0
 8007eca:	464b      	mov	r3, r9
 8007ecc:	ee10 0a10 	vmov	r0, s0
 8007ed0:	4649      	mov	r1, r9
 8007ed2:	f7f8 fe2b 	bl	8000b2c <__aeabi_dcmpun>
 8007ed6:	b128      	cbz	r0, 8007ee4 <_scanf_float+0x3b0>
 8007ed8:	4628      	mov	r0, r5
 8007eda:	f000 f80d 	bl	8007ef8 <nanf>
 8007ede:	ed87 0a00 	vstr	s0, [r7]
 8007ee2:	e7ab      	b.n	8007e3c <_scanf_float+0x308>
 8007ee4:	4640      	mov	r0, r8
 8007ee6:	4649      	mov	r1, r9
 8007ee8:	f7f8 fe7e 	bl	8000be8 <__aeabi_d2f>
 8007eec:	6038      	str	r0, [r7, #0]
 8007eee:	e7a5      	b.n	8007e3c <_scanf_float+0x308>
 8007ef0:	2600      	movs	r6, #0
 8007ef2:	e666      	b.n	8007bc2 <_scanf_float+0x8e>
 8007ef4:	0800b328 	.word	0x0800b328

08007ef8 <nanf>:
 8007ef8:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8007f00 <nanf+0x8>
 8007efc:	4770      	bx	lr
 8007efe:	bf00      	nop
 8007f00:	7fc00000 	.word	0x7fc00000

08007f04 <siprintf>:
 8007f04:	b40e      	push	{r1, r2, r3}
 8007f06:	b500      	push	{lr}
 8007f08:	b09c      	sub	sp, #112	; 0x70
 8007f0a:	ab1d      	add	r3, sp, #116	; 0x74
 8007f0c:	9002      	str	r0, [sp, #8]
 8007f0e:	9006      	str	r0, [sp, #24]
 8007f10:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007f14:	4809      	ldr	r0, [pc, #36]	; (8007f3c <siprintf+0x38>)
 8007f16:	9107      	str	r1, [sp, #28]
 8007f18:	9104      	str	r1, [sp, #16]
 8007f1a:	4909      	ldr	r1, [pc, #36]	; (8007f40 <siprintf+0x3c>)
 8007f1c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007f20:	9105      	str	r1, [sp, #20]
 8007f22:	6800      	ldr	r0, [r0, #0]
 8007f24:	9301      	str	r3, [sp, #4]
 8007f26:	a902      	add	r1, sp, #8
 8007f28:	f002 fd84 	bl	800aa34 <_svfiprintf_r>
 8007f2c:	9b02      	ldr	r3, [sp, #8]
 8007f2e:	2200      	movs	r2, #0
 8007f30:	701a      	strb	r2, [r3, #0]
 8007f32:	b01c      	add	sp, #112	; 0x70
 8007f34:	f85d eb04 	ldr.w	lr, [sp], #4
 8007f38:	b003      	add	sp, #12
 8007f3a:	4770      	bx	lr
 8007f3c:	2000001c 	.word	0x2000001c
 8007f40:	ffff0208 	.word	0xffff0208

08007f44 <sulp>:
 8007f44:	b570      	push	{r4, r5, r6, lr}
 8007f46:	4604      	mov	r4, r0
 8007f48:	460d      	mov	r5, r1
 8007f4a:	ec45 4b10 	vmov	d0, r4, r5
 8007f4e:	4616      	mov	r6, r2
 8007f50:	f002 fb2c 	bl	800a5ac <__ulp>
 8007f54:	ec51 0b10 	vmov	r0, r1, d0
 8007f58:	b17e      	cbz	r6, 8007f7a <sulp+0x36>
 8007f5a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8007f5e:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	dd09      	ble.n	8007f7a <sulp+0x36>
 8007f66:	051b      	lsls	r3, r3, #20
 8007f68:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8007f6c:	2400      	movs	r4, #0
 8007f6e:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8007f72:	4622      	mov	r2, r4
 8007f74:	462b      	mov	r3, r5
 8007f76:	f7f8 fb3f 	bl	80005f8 <__aeabi_dmul>
 8007f7a:	bd70      	pop	{r4, r5, r6, pc}
 8007f7c:	0000      	movs	r0, r0
	...

08007f80 <_strtod_l>:
 8007f80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f84:	461f      	mov	r7, r3
 8007f86:	b0a1      	sub	sp, #132	; 0x84
 8007f88:	2300      	movs	r3, #0
 8007f8a:	4681      	mov	r9, r0
 8007f8c:	4638      	mov	r0, r7
 8007f8e:	460e      	mov	r6, r1
 8007f90:	9217      	str	r2, [sp, #92]	; 0x5c
 8007f92:	931c      	str	r3, [sp, #112]	; 0x70
 8007f94:	f002 f809 	bl	8009faa <__localeconv_l>
 8007f98:	4680      	mov	r8, r0
 8007f9a:	6800      	ldr	r0, [r0, #0]
 8007f9c:	f7f8 f918 	bl	80001d0 <strlen>
 8007fa0:	f04f 0a00 	mov.w	sl, #0
 8007fa4:	4604      	mov	r4, r0
 8007fa6:	f04f 0b00 	mov.w	fp, #0
 8007faa:	961b      	str	r6, [sp, #108]	; 0x6c
 8007fac:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007fae:	781a      	ldrb	r2, [r3, #0]
 8007fb0:	2a0d      	cmp	r2, #13
 8007fb2:	d832      	bhi.n	800801a <_strtod_l+0x9a>
 8007fb4:	2a09      	cmp	r2, #9
 8007fb6:	d236      	bcs.n	8008026 <_strtod_l+0xa6>
 8007fb8:	2a00      	cmp	r2, #0
 8007fba:	d03e      	beq.n	800803a <_strtod_l+0xba>
 8007fbc:	2300      	movs	r3, #0
 8007fbe:	930d      	str	r3, [sp, #52]	; 0x34
 8007fc0:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8007fc2:	782b      	ldrb	r3, [r5, #0]
 8007fc4:	2b30      	cmp	r3, #48	; 0x30
 8007fc6:	f040 80ac 	bne.w	8008122 <_strtod_l+0x1a2>
 8007fca:	786b      	ldrb	r3, [r5, #1]
 8007fcc:	2b58      	cmp	r3, #88	; 0x58
 8007fce:	d001      	beq.n	8007fd4 <_strtod_l+0x54>
 8007fd0:	2b78      	cmp	r3, #120	; 0x78
 8007fd2:	d167      	bne.n	80080a4 <_strtod_l+0x124>
 8007fd4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007fd6:	9301      	str	r3, [sp, #4]
 8007fd8:	ab1c      	add	r3, sp, #112	; 0x70
 8007fda:	9300      	str	r3, [sp, #0]
 8007fdc:	9702      	str	r7, [sp, #8]
 8007fde:	ab1d      	add	r3, sp, #116	; 0x74
 8007fe0:	4a88      	ldr	r2, [pc, #544]	; (8008204 <_strtod_l+0x284>)
 8007fe2:	a91b      	add	r1, sp, #108	; 0x6c
 8007fe4:	4648      	mov	r0, r9
 8007fe6:	f001 fd06 	bl	80099f6 <__gethex>
 8007fea:	f010 0407 	ands.w	r4, r0, #7
 8007fee:	4606      	mov	r6, r0
 8007ff0:	d005      	beq.n	8007ffe <_strtod_l+0x7e>
 8007ff2:	2c06      	cmp	r4, #6
 8007ff4:	d12b      	bne.n	800804e <_strtod_l+0xce>
 8007ff6:	3501      	adds	r5, #1
 8007ff8:	2300      	movs	r3, #0
 8007ffa:	951b      	str	r5, [sp, #108]	; 0x6c
 8007ffc:	930d      	str	r3, [sp, #52]	; 0x34
 8007ffe:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008000:	2b00      	cmp	r3, #0
 8008002:	f040 859a 	bne.w	8008b3a <_strtod_l+0xbba>
 8008006:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008008:	b1e3      	cbz	r3, 8008044 <_strtod_l+0xc4>
 800800a:	4652      	mov	r2, sl
 800800c:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8008010:	ec43 2b10 	vmov	d0, r2, r3
 8008014:	b021      	add	sp, #132	; 0x84
 8008016:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800801a:	2a2b      	cmp	r2, #43	; 0x2b
 800801c:	d015      	beq.n	800804a <_strtod_l+0xca>
 800801e:	2a2d      	cmp	r2, #45	; 0x2d
 8008020:	d004      	beq.n	800802c <_strtod_l+0xac>
 8008022:	2a20      	cmp	r2, #32
 8008024:	d1ca      	bne.n	8007fbc <_strtod_l+0x3c>
 8008026:	3301      	adds	r3, #1
 8008028:	931b      	str	r3, [sp, #108]	; 0x6c
 800802a:	e7bf      	b.n	8007fac <_strtod_l+0x2c>
 800802c:	2201      	movs	r2, #1
 800802e:	920d      	str	r2, [sp, #52]	; 0x34
 8008030:	1c5a      	adds	r2, r3, #1
 8008032:	921b      	str	r2, [sp, #108]	; 0x6c
 8008034:	785b      	ldrb	r3, [r3, #1]
 8008036:	2b00      	cmp	r3, #0
 8008038:	d1c2      	bne.n	8007fc0 <_strtod_l+0x40>
 800803a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800803c:	961b      	str	r6, [sp, #108]	; 0x6c
 800803e:	2b00      	cmp	r3, #0
 8008040:	f040 8579 	bne.w	8008b36 <_strtod_l+0xbb6>
 8008044:	4652      	mov	r2, sl
 8008046:	465b      	mov	r3, fp
 8008048:	e7e2      	b.n	8008010 <_strtod_l+0x90>
 800804a:	2200      	movs	r2, #0
 800804c:	e7ef      	b.n	800802e <_strtod_l+0xae>
 800804e:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8008050:	b13a      	cbz	r2, 8008062 <_strtod_l+0xe2>
 8008052:	2135      	movs	r1, #53	; 0x35
 8008054:	a81e      	add	r0, sp, #120	; 0x78
 8008056:	f002 fba1 	bl	800a79c <__copybits>
 800805a:	991c      	ldr	r1, [sp, #112]	; 0x70
 800805c:	4648      	mov	r0, r9
 800805e:	f002 f80e 	bl	800a07e <_Bfree>
 8008062:	3c01      	subs	r4, #1
 8008064:	2c04      	cmp	r4, #4
 8008066:	d806      	bhi.n	8008076 <_strtod_l+0xf6>
 8008068:	e8df f004 	tbb	[pc, r4]
 800806c:	1714030a 	.word	0x1714030a
 8008070:	0a          	.byte	0x0a
 8008071:	00          	.byte	0x00
 8008072:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 8008076:	0730      	lsls	r0, r6, #28
 8008078:	d5c1      	bpl.n	8007ffe <_strtod_l+0x7e>
 800807a:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800807e:	e7be      	b.n	8007ffe <_strtod_l+0x7e>
 8008080:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 8008084:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8008086:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800808a:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800808e:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8008092:	e7f0      	b.n	8008076 <_strtod_l+0xf6>
 8008094:	f8df b170 	ldr.w	fp, [pc, #368]	; 8008208 <_strtod_l+0x288>
 8008098:	e7ed      	b.n	8008076 <_strtod_l+0xf6>
 800809a:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800809e:	f04f 3aff 	mov.w	sl, #4294967295
 80080a2:	e7e8      	b.n	8008076 <_strtod_l+0xf6>
 80080a4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80080a6:	1c5a      	adds	r2, r3, #1
 80080a8:	921b      	str	r2, [sp, #108]	; 0x6c
 80080aa:	785b      	ldrb	r3, [r3, #1]
 80080ac:	2b30      	cmp	r3, #48	; 0x30
 80080ae:	d0f9      	beq.n	80080a4 <_strtod_l+0x124>
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d0a4      	beq.n	8007ffe <_strtod_l+0x7e>
 80080b4:	2301      	movs	r3, #1
 80080b6:	2500      	movs	r5, #0
 80080b8:	9306      	str	r3, [sp, #24]
 80080ba:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80080bc:	9308      	str	r3, [sp, #32]
 80080be:	9507      	str	r5, [sp, #28]
 80080c0:	9505      	str	r5, [sp, #20]
 80080c2:	220a      	movs	r2, #10
 80080c4:	981b      	ldr	r0, [sp, #108]	; 0x6c
 80080c6:	7807      	ldrb	r7, [r0, #0]
 80080c8:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 80080cc:	b2d9      	uxtb	r1, r3
 80080ce:	2909      	cmp	r1, #9
 80080d0:	d929      	bls.n	8008126 <_strtod_l+0x1a6>
 80080d2:	4622      	mov	r2, r4
 80080d4:	f8d8 1000 	ldr.w	r1, [r8]
 80080d8:	f002 fdb4 	bl	800ac44 <strncmp>
 80080dc:	2800      	cmp	r0, #0
 80080de:	d031      	beq.n	8008144 <_strtod_l+0x1c4>
 80080e0:	2000      	movs	r0, #0
 80080e2:	9c05      	ldr	r4, [sp, #20]
 80080e4:	9004      	str	r0, [sp, #16]
 80080e6:	463b      	mov	r3, r7
 80080e8:	4602      	mov	r2, r0
 80080ea:	2b65      	cmp	r3, #101	; 0x65
 80080ec:	d001      	beq.n	80080f2 <_strtod_l+0x172>
 80080ee:	2b45      	cmp	r3, #69	; 0x45
 80080f0:	d114      	bne.n	800811c <_strtod_l+0x19c>
 80080f2:	b924      	cbnz	r4, 80080fe <_strtod_l+0x17e>
 80080f4:	b910      	cbnz	r0, 80080fc <_strtod_l+0x17c>
 80080f6:	9b06      	ldr	r3, [sp, #24]
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	d09e      	beq.n	800803a <_strtod_l+0xba>
 80080fc:	2400      	movs	r4, #0
 80080fe:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8008100:	1c73      	adds	r3, r6, #1
 8008102:	931b      	str	r3, [sp, #108]	; 0x6c
 8008104:	7873      	ldrb	r3, [r6, #1]
 8008106:	2b2b      	cmp	r3, #43	; 0x2b
 8008108:	d078      	beq.n	80081fc <_strtod_l+0x27c>
 800810a:	2b2d      	cmp	r3, #45	; 0x2d
 800810c:	d070      	beq.n	80081f0 <_strtod_l+0x270>
 800810e:	f04f 0c00 	mov.w	ip, #0
 8008112:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 8008116:	2f09      	cmp	r7, #9
 8008118:	d97c      	bls.n	8008214 <_strtod_l+0x294>
 800811a:	961b      	str	r6, [sp, #108]	; 0x6c
 800811c:	f04f 0e00 	mov.w	lr, #0
 8008120:	e09a      	b.n	8008258 <_strtod_l+0x2d8>
 8008122:	2300      	movs	r3, #0
 8008124:	e7c7      	b.n	80080b6 <_strtod_l+0x136>
 8008126:	9905      	ldr	r1, [sp, #20]
 8008128:	2908      	cmp	r1, #8
 800812a:	bfdd      	ittte	le
 800812c:	9907      	ldrle	r1, [sp, #28]
 800812e:	fb02 3301 	mlale	r3, r2, r1, r3
 8008132:	9307      	strle	r3, [sp, #28]
 8008134:	fb02 3505 	mlagt	r5, r2, r5, r3
 8008138:	9b05      	ldr	r3, [sp, #20]
 800813a:	3001      	adds	r0, #1
 800813c:	3301      	adds	r3, #1
 800813e:	9305      	str	r3, [sp, #20]
 8008140:	901b      	str	r0, [sp, #108]	; 0x6c
 8008142:	e7bf      	b.n	80080c4 <_strtod_l+0x144>
 8008144:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008146:	191a      	adds	r2, r3, r4
 8008148:	921b      	str	r2, [sp, #108]	; 0x6c
 800814a:	9a05      	ldr	r2, [sp, #20]
 800814c:	5d1b      	ldrb	r3, [r3, r4]
 800814e:	2a00      	cmp	r2, #0
 8008150:	d037      	beq.n	80081c2 <_strtod_l+0x242>
 8008152:	9c05      	ldr	r4, [sp, #20]
 8008154:	4602      	mov	r2, r0
 8008156:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800815a:	2909      	cmp	r1, #9
 800815c:	d913      	bls.n	8008186 <_strtod_l+0x206>
 800815e:	2101      	movs	r1, #1
 8008160:	9104      	str	r1, [sp, #16]
 8008162:	e7c2      	b.n	80080ea <_strtod_l+0x16a>
 8008164:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008166:	1c5a      	adds	r2, r3, #1
 8008168:	921b      	str	r2, [sp, #108]	; 0x6c
 800816a:	785b      	ldrb	r3, [r3, #1]
 800816c:	3001      	adds	r0, #1
 800816e:	2b30      	cmp	r3, #48	; 0x30
 8008170:	d0f8      	beq.n	8008164 <_strtod_l+0x1e4>
 8008172:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8008176:	2a08      	cmp	r2, #8
 8008178:	f200 84e4 	bhi.w	8008b44 <_strtod_l+0xbc4>
 800817c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800817e:	9208      	str	r2, [sp, #32]
 8008180:	4602      	mov	r2, r0
 8008182:	2000      	movs	r0, #0
 8008184:	4604      	mov	r4, r0
 8008186:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 800818a:	f100 0101 	add.w	r1, r0, #1
 800818e:	d012      	beq.n	80081b6 <_strtod_l+0x236>
 8008190:	440a      	add	r2, r1
 8008192:	eb00 0c04 	add.w	ip, r0, r4
 8008196:	4621      	mov	r1, r4
 8008198:	270a      	movs	r7, #10
 800819a:	458c      	cmp	ip, r1
 800819c:	d113      	bne.n	80081c6 <_strtod_l+0x246>
 800819e:	1821      	adds	r1, r4, r0
 80081a0:	2908      	cmp	r1, #8
 80081a2:	f104 0401 	add.w	r4, r4, #1
 80081a6:	4404      	add	r4, r0
 80081a8:	dc19      	bgt.n	80081de <_strtod_l+0x25e>
 80081aa:	9b07      	ldr	r3, [sp, #28]
 80081ac:	210a      	movs	r1, #10
 80081ae:	fb01 e303 	mla	r3, r1, r3, lr
 80081b2:	9307      	str	r3, [sp, #28]
 80081b4:	2100      	movs	r1, #0
 80081b6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80081b8:	1c58      	adds	r0, r3, #1
 80081ba:	901b      	str	r0, [sp, #108]	; 0x6c
 80081bc:	785b      	ldrb	r3, [r3, #1]
 80081be:	4608      	mov	r0, r1
 80081c0:	e7c9      	b.n	8008156 <_strtod_l+0x1d6>
 80081c2:	9805      	ldr	r0, [sp, #20]
 80081c4:	e7d3      	b.n	800816e <_strtod_l+0x1ee>
 80081c6:	2908      	cmp	r1, #8
 80081c8:	f101 0101 	add.w	r1, r1, #1
 80081cc:	dc03      	bgt.n	80081d6 <_strtod_l+0x256>
 80081ce:	9b07      	ldr	r3, [sp, #28]
 80081d0:	437b      	muls	r3, r7
 80081d2:	9307      	str	r3, [sp, #28]
 80081d4:	e7e1      	b.n	800819a <_strtod_l+0x21a>
 80081d6:	2910      	cmp	r1, #16
 80081d8:	bfd8      	it	le
 80081da:	437d      	mulle	r5, r7
 80081dc:	e7dd      	b.n	800819a <_strtod_l+0x21a>
 80081de:	2c10      	cmp	r4, #16
 80081e0:	bfdc      	itt	le
 80081e2:	210a      	movle	r1, #10
 80081e4:	fb01 e505 	mlale	r5, r1, r5, lr
 80081e8:	e7e4      	b.n	80081b4 <_strtod_l+0x234>
 80081ea:	2301      	movs	r3, #1
 80081ec:	9304      	str	r3, [sp, #16]
 80081ee:	e781      	b.n	80080f4 <_strtod_l+0x174>
 80081f0:	f04f 0c01 	mov.w	ip, #1
 80081f4:	1cb3      	adds	r3, r6, #2
 80081f6:	931b      	str	r3, [sp, #108]	; 0x6c
 80081f8:	78b3      	ldrb	r3, [r6, #2]
 80081fa:	e78a      	b.n	8008112 <_strtod_l+0x192>
 80081fc:	f04f 0c00 	mov.w	ip, #0
 8008200:	e7f8      	b.n	80081f4 <_strtod_l+0x274>
 8008202:	bf00      	nop
 8008204:	0800b330 	.word	0x0800b330
 8008208:	7ff00000 	.word	0x7ff00000
 800820c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800820e:	1c5f      	adds	r7, r3, #1
 8008210:	971b      	str	r7, [sp, #108]	; 0x6c
 8008212:	785b      	ldrb	r3, [r3, #1]
 8008214:	2b30      	cmp	r3, #48	; 0x30
 8008216:	d0f9      	beq.n	800820c <_strtod_l+0x28c>
 8008218:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 800821c:	2f08      	cmp	r7, #8
 800821e:	f63f af7d 	bhi.w	800811c <_strtod_l+0x19c>
 8008222:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8008226:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008228:	930a      	str	r3, [sp, #40]	; 0x28
 800822a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800822c:	1c5f      	adds	r7, r3, #1
 800822e:	971b      	str	r7, [sp, #108]	; 0x6c
 8008230:	785b      	ldrb	r3, [r3, #1]
 8008232:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 8008236:	f1b8 0f09 	cmp.w	r8, #9
 800823a:	d937      	bls.n	80082ac <_strtod_l+0x32c>
 800823c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800823e:	1a7f      	subs	r7, r7, r1
 8008240:	2f08      	cmp	r7, #8
 8008242:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8008246:	dc37      	bgt.n	80082b8 <_strtod_l+0x338>
 8008248:	45be      	cmp	lr, r7
 800824a:	bfa8      	it	ge
 800824c:	46be      	movge	lr, r7
 800824e:	f1bc 0f00 	cmp.w	ip, #0
 8008252:	d001      	beq.n	8008258 <_strtod_l+0x2d8>
 8008254:	f1ce 0e00 	rsb	lr, lr, #0
 8008258:	2c00      	cmp	r4, #0
 800825a:	d151      	bne.n	8008300 <_strtod_l+0x380>
 800825c:	2800      	cmp	r0, #0
 800825e:	f47f aece 	bne.w	8007ffe <_strtod_l+0x7e>
 8008262:	9a06      	ldr	r2, [sp, #24]
 8008264:	2a00      	cmp	r2, #0
 8008266:	f47f aeca 	bne.w	8007ffe <_strtod_l+0x7e>
 800826a:	9a04      	ldr	r2, [sp, #16]
 800826c:	2a00      	cmp	r2, #0
 800826e:	f47f aee4 	bne.w	800803a <_strtod_l+0xba>
 8008272:	2b4e      	cmp	r3, #78	; 0x4e
 8008274:	d027      	beq.n	80082c6 <_strtod_l+0x346>
 8008276:	dc21      	bgt.n	80082bc <_strtod_l+0x33c>
 8008278:	2b49      	cmp	r3, #73	; 0x49
 800827a:	f47f aede 	bne.w	800803a <_strtod_l+0xba>
 800827e:	49a0      	ldr	r1, [pc, #640]	; (8008500 <_strtod_l+0x580>)
 8008280:	a81b      	add	r0, sp, #108	; 0x6c
 8008282:	f001 fdeb 	bl	8009e5c <__match>
 8008286:	2800      	cmp	r0, #0
 8008288:	f43f aed7 	beq.w	800803a <_strtod_l+0xba>
 800828c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800828e:	499d      	ldr	r1, [pc, #628]	; (8008504 <_strtod_l+0x584>)
 8008290:	3b01      	subs	r3, #1
 8008292:	a81b      	add	r0, sp, #108	; 0x6c
 8008294:	931b      	str	r3, [sp, #108]	; 0x6c
 8008296:	f001 fde1 	bl	8009e5c <__match>
 800829a:	b910      	cbnz	r0, 80082a2 <_strtod_l+0x322>
 800829c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800829e:	3301      	adds	r3, #1
 80082a0:	931b      	str	r3, [sp, #108]	; 0x6c
 80082a2:	f8df b274 	ldr.w	fp, [pc, #628]	; 8008518 <_strtod_l+0x598>
 80082a6:	f04f 0a00 	mov.w	sl, #0
 80082aa:	e6a8      	b.n	8007ffe <_strtod_l+0x7e>
 80082ac:	210a      	movs	r1, #10
 80082ae:	fb01 3e0e 	mla	lr, r1, lr, r3
 80082b2:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 80082b6:	e7b8      	b.n	800822a <_strtod_l+0x2aa>
 80082b8:	46be      	mov	lr, r7
 80082ba:	e7c8      	b.n	800824e <_strtod_l+0x2ce>
 80082bc:	2b69      	cmp	r3, #105	; 0x69
 80082be:	d0de      	beq.n	800827e <_strtod_l+0x2fe>
 80082c0:	2b6e      	cmp	r3, #110	; 0x6e
 80082c2:	f47f aeba 	bne.w	800803a <_strtod_l+0xba>
 80082c6:	4990      	ldr	r1, [pc, #576]	; (8008508 <_strtod_l+0x588>)
 80082c8:	a81b      	add	r0, sp, #108	; 0x6c
 80082ca:	f001 fdc7 	bl	8009e5c <__match>
 80082ce:	2800      	cmp	r0, #0
 80082d0:	f43f aeb3 	beq.w	800803a <_strtod_l+0xba>
 80082d4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80082d6:	781b      	ldrb	r3, [r3, #0]
 80082d8:	2b28      	cmp	r3, #40	; 0x28
 80082da:	d10e      	bne.n	80082fa <_strtod_l+0x37a>
 80082dc:	aa1e      	add	r2, sp, #120	; 0x78
 80082de:	498b      	ldr	r1, [pc, #556]	; (800850c <_strtod_l+0x58c>)
 80082e0:	a81b      	add	r0, sp, #108	; 0x6c
 80082e2:	f001 fdcf 	bl	8009e84 <__hexnan>
 80082e6:	2805      	cmp	r0, #5
 80082e8:	d107      	bne.n	80082fa <_strtod_l+0x37a>
 80082ea:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80082ec:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 80082f0:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 80082f4:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 80082f8:	e681      	b.n	8007ffe <_strtod_l+0x7e>
 80082fa:	f8df b224 	ldr.w	fp, [pc, #548]	; 8008520 <_strtod_l+0x5a0>
 80082fe:	e7d2      	b.n	80082a6 <_strtod_l+0x326>
 8008300:	ebae 0302 	sub.w	r3, lr, r2
 8008304:	9306      	str	r3, [sp, #24]
 8008306:	9b05      	ldr	r3, [sp, #20]
 8008308:	9807      	ldr	r0, [sp, #28]
 800830a:	2b00      	cmp	r3, #0
 800830c:	bf08      	it	eq
 800830e:	4623      	moveq	r3, r4
 8008310:	2c10      	cmp	r4, #16
 8008312:	9305      	str	r3, [sp, #20]
 8008314:	46a0      	mov	r8, r4
 8008316:	bfa8      	it	ge
 8008318:	f04f 0810 	movge.w	r8, #16
 800831c:	f7f8 f8f2 	bl	8000504 <__aeabi_ui2d>
 8008320:	2c09      	cmp	r4, #9
 8008322:	4682      	mov	sl, r0
 8008324:	468b      	mov	fp, r1
 8008326:	dc13      	bgt.n	8008350 <_strtod_l+0x3d0>
 8008328:	9b06      	ldr	r3, [sp, #24]
 800832a:	2b00      	cmp	r3, #0
 800832c:	f43f ae67 	beq.w	8007ffe <_strtod_l+0x7e>
 8008330:	9b06      	ldr	r3, [sp, #24]
 8008332:	dd7a      	ble.n	800842a <_strtod_l+0x4aa>
 8008334:	2b16      	cmp	r3, #22
 8008336:	dc61      	bgt.n	80083fc <_strtod_l+0x47c>
 8008338:	4a75      	ldr	r2, [pc, #468]	; (8008510 <_strtod_l+0x590>)
 800833a:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 800833e:	e9de 0100 	ldrd	r0, r1, [lr]
 8008342:	4652      	mov	r2, sl
 8008344:	465b      	mov	r3, fp
 8008346:	f7f8 f957 	bl	80005f8 <__aeabi_dmul>
 800834a:	4682      	mov	sl, r0
 800834c:	468b      	mov	fp, r1
 800834e:	e656      	b.n	8007ffe <_strtod_l+0x7e>
 8008350:	4b6f      	ldr	r3, [pc, #444]	; (8008510 <_strtod_l+0x590>)
 8008352:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8008356:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800835a:	f7f8 f94d 	bl	80005f8 <__aeabi_dmul>
 800835e:	4606      	mov	r6, r0
 8008360:	4628      	mov	r0, r5
 8008362:	460f      	mov	r7, r1
 8008364:	f7f8 f8ce 	bl	8000504 <__aeabi_ui2d>
 8008368:	4602      	mov	r2, r0
 800836a:	460b      	mov	r3, r1
 800836c:	4630      	mov	r0, r6
 800836e:	4639      	mov	r1, r7
 8008370:	f7f7 ff8c 	bl	800028c <__adddf3>
 8008374:	2c0f      	cmp	r4, #15
 8008376:	4682      	mov	sl, r0
 8008378:	468b      	mov	fp, r1
 800837a:	ddd5      	ble.n	8008328 <_strtod_l+0x3a8>
 800837c:	9b06      	ldr	r3, [sp, #24]
 800837e:	eba4 0808 	sub.w	r8, r4, r8
 8008382:	4498      	add	r8, r3
 8008384:	f1b8 0f00 	cmp.w	r8, #0
 8008388:	f340 8096 	ble.w	80084b8 <_strtod_l+0x538>
 800838c:	f018 030f 	ands.w	r3, r8, #15
 8008390:	d00a      	beq.n	80083a8 <_strtod_l+0x428>
 8008392:	495f      	ldr	r1, [pc, #380]	; (8008510 <_strtod_l+0x590>)
 8008394:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008398:	4652      	mov	r2, sl
 800839a:	465b      	mov	r3, fp
 800839c:	e9d1 0100 	ldrd	r0, r1, [r1]
 80083a0:	f7f8 f92a 	bl	80005f8 <__aeabi_dmul>
 80083a4:	4682      	mov	sl, r0
 80083a6:	468b      	mov	fp, r1
 80083a8:	f038 080f 	bics.w	r8, r8, #15
 80083ac:	d073      	beq.n	8008496 <_strtod_l+0x516>
 80083ae:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 80083b2:	dd47      	ble.n	8008444 <_strtod_l+0x4c4>
 80083b4:	2400      	movs	r4, #0
 80083b6:	46a0      	mov	r8, r4
 80083b8:	9407      	str	r4, [sp, #28]
 80083ba:	9405      	str	r4, [sp, #20]
 80083bc:	2322      	movs	r3, #34	; 0x22
 80083be:	f8df b158 	ldr.w	fp, [pc, #344]	; 8008518 <_strtod_l+0x598>
 80083c2:	f8c9 3000 	str.w	r3, [r9]
 80083c6:	f04f 0a00 	mov.w	sl, #0
 80083ca:	9b07      	ldr	r3, [sp, #28]
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	f43f ae16 	beq.w	8007ffe <_strtod_l+0x7e>
 80083d2:	991c      	ldr	r1, [sp, #112]	; 0x70
 80083d4:	4648      	mov	r0, r9
 80083d6:	f001 fe52 	bl	800a07e <_Bfree>
 80083da:	9905      	ldr	r1, [sp, #20]
 80083dc:	4648      	mov	r0, r9
 80083de:	f001 fe4e 	bl	800a07e <_Bfree>
 80083e2:	4641      	mov	r1, r8
 80083e4:	4648      	mov	r0, r9
 80083e6:	f001 fe4a 	bl	800a07e <_Bfree>
 80083ea:	9907      	ldr	r1, [sp, #28]
 80083ec:	4648      	mov	r0, r9
 80083ee:	f001 fe46 	bl	800a07e <_Bfree>
 80083f2:	4621      	mov	r1, r4
 80083f4:	4648      	mov	r0, r9
 80083f6:	f001 fe42 	bl	800a07e <_Bfree>
 80083fa:	e600      	b.n	8007ffe <_strtod_l+0x7e>
 80083fc:	9a06      	ldr	r2, [sp, #24]
 80083fe:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8008402:	4293      	cmp	r3, r2
 8008404:	dbba      	blt.n	800837c <_strtod_l+0x3fc>
 8008406:	4d42      	ldr	r5, [pc, #264]	; (8008510 <_strtod_l+0x590>)
 8008408:	f1c4 040f 	rsb	r4, r4, #15
 800840c:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8008410:	4652      	mov	r2, sl
 8008412:	465b      	mov	r3, fp
 8008414:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008418:	f7f8 f8ee 	bl	80005f8 <__aeabi_dmul>
 800841c:	9b06      	ldr	r3, [sp, #24]
 800841e:	1b1c      	subs	r4, r3, r4
 8008420:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8008424:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008428:	e78d      	b.n	8008346 <_strtod_l+0x3c6>
 800842a:	f113 0f16 	cmn.w	r3, #22
 800842e:	dba5      	blt.n	800837c <_strtod_l+0x3fc>
 8008430:	4a37      	ldr	r2, [pc, #220]	; (8008510 <_strtod_l+0x590>)
 8008432:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 8008436:	e9d2 2300 	ldrd	r2, r3, [r2]
 800843a:	4650      	mov	r0, sl
 800843c:	4659      	mov	r1, fp
 800843e:	f7f8 fa05 	bl	800084c <__aeabi_ddiv>
 8008442:	e782      	b.n	800834a <_strtod_l+0x3ca>
 8008444:	2300      	movs	r3, #0
 8008446:	4e33      	ldr	r6, [pc, #204]	; (8008514 <_strtod_l+0x594>)
 8008448:	ea4f 1828 	mov.w	r8, r8, asr #4
 800844c:	4650      	mov	r0, sl
 800844e:	4659      	mov	r1, fp
 8008450:	461d      	mov	r5, r3
 8008452:	f1b8 0f01 	cmp.w	r8, #1
 8008456:	dc21      	bgt.n	800849c <_strtod_l+0x51c>
 8008458:	b10b      	cbz	r3, 800845e <_strtod_l+0x4de>
 800845a:	4682      	mov	sl, r0
 800845c:	468b      	mov	fp, r1
 800845e:	4b2d      	ldr	r3, [pc, #180]	; (8008514 <_strtod_l+0x594>)
 8008460:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8008464:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8008468:	4652      	mov	r2, sl
 800846a:	465b      	mov	r3, fp
 800846c:	e9d5 0100 	ldrd	r0, r1, [r5]
 8008470:	f7f8 f8c2 	bl	80005f8 <__aeabi_dmul>
 8008474:	4b28      	ldr	r3, [pc, #160]	; (8008518 <_strtod_l+0x598>)
 8008476:	460a      	mov	r2, r1
 8008478:	400b      	ands	r3, r1
 800847a:	4928      	ldr	r1, [pc, #160]	; (800851c <_strtod_l+0x59c>)
 800847c:	428b      	cmp	r3, r1
 800847e:	4682      	mov	sl, r0
 8008480:	d898      	bhi.n	80083b4 <_strtod_l+0x434>
 8008482:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8008486:	428b      	cmp	r3, r1
 8008488:	bf86      	itte	hi
 800848a:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 8008524 <_strtod_l+0x5a4>
 800848e:	f04f 3aff 	movhi.w	sl, #4294967295
 8008492:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8008496:	2300      	movs	r3, #0
 8008498:	9304      	str	r3, [sp, #16]
 800849a:	e077      	b.n	800858c <_strtod_l+0x60c>
 800849c:	f018 0f01 	tst.w	r8, #1
 80084a0:	d006      	beq.n	80084b0 <_strtod_l+0x530>
 80084a2:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 80084a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084aa:	f7f8 f8a5 	bl	80005f8 <__aeabi_dmul>
 80084ae:	2301      	movs	r3, #1
 80084b0:	3501      	adds	r5, #1
 80084b2:	ea4f 0868 	mov.w	r8, r8, asr #1
 80084b6:	e7cc      	b.n	8008452 <_strtod_l+0x4d2>
 80084b8:	d0ed      	beq.n	8008496 <_strtod_l+0x516>
 80084ba:	f1c8 0800 	rsb	r8, r8, #0
 80084be:	f018 020f 	ands.w	r2, r8, #15
 80084c2:	d00a      	beq.n	80084da <_strtod_l+0x55a>
 80084c4:	4b12      	ldr	r3, [pc, #72]	; (8008510 <_strtod_l+0x590>)
 80084c6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80084ca:	4650      	mov	r0, sl
 80084cc:	4659      	mov	r1, fp
 80084ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084d2:	f7f8 f9bb 	bl	800084c <__aeabi_ddiv>
 80084d6:	4682      	mov	sl, r0
 80084d8:	468b      	mov	fp, r1
 80084da:	ea5f 1828 	movs.w	r8, r8, asr #4
 80084de:	d0da      	beq.n	8008496 <_strtod_l+0x516>
 80084e0:	f1b8 0f1f 	cmp.w	r8, #31
 80084e4:	dd20      	ble.n	8008528 <_strtod_l+0x5a8>
 80084e6:	2400      	movs	r4, #0
 80084e8:	46a0      	mov	r8, r4
 80084ea:	9407      	str	r4, [sp, #28]
 80084ec:	9405      	str	r4, [sp, #20]
 80084ee:	2322      	movs	r3, #34	; 0x22
 80084f0:	f04f 0a00 	mov.w	sl, #0
 80084f4:	f04f 0b00 	mov.w	fp, #0
 80084f8:	f8c9 3000 	str.w	r3, [r9]
 80084fc:	e765      	b.n	80083ca <_strtod_l+0x44a>
 80084fe:	bf00      	nop
 8008500:	0800b2f9 	.word	0x0800b2f9
 8008504:	0800b383 	.word	0x0800b383
 8008508:	0800b301 	.word	0x0800b301
 800850c:	0800b344 	.word	0x0800b344
 8008510:	0800b3c0 	.word	0x0800b3c0
 8008514:	0800b398 	.word	0x0800b398
 8008518:	7ff00000 	.word	0x7ff00000
 800851c:	7ca00000 	.word	0x7ca00000
 8008520:	fff80000 	.word	0xfff80000
 8008524:	7fefffff 	.word	0x7fefffff
 8008528:	f018 0310 	ands.w	r3, r8, #16
 800852c:	bf18      	it	ne
 800852e:	236a      	movne	r3, #106	; 0x6a
 8008530:	4da0      	ldr	r5, [pc, #640]	; (80087b4 <_strtod_l+0x834>)
 8008532:	9304      	str	r3, [sp, #16]
 8008534:	4650      	mov	r0, sl
 8008536:	4659      	mov	r1, fp
 8008538:	2300      	movs	r3, #0
 800853a:	f1b8 0f00 	cmp.w	r8, #0
 800853e:	f300 810a 	bgt.w	8008756 <_strtod_l+0x7d6>
 8008542:	b10b      	cbz	r3, 8008548 <_strtod_l+0x5c8>
 8008544:	4682      	mov	sl, r0
 8008546:	468b      	mov	fp, r1
 8008548:	9b04      	ldr	r3, [sp, #16]
 800854a:	b1bb      	cbz	r3, 800857c <_strtod_l+0x5fc>
 800854c:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8008550:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8008554:	2b00      	cmp	r3, #0
 8008556:	4659      	mov	r1, fp
 8008558:	dd10      	ble.n	800857c <_strtod_l+0x5fc>
 800855a:	2b1f      	cmp	r3, #31
 800855c:	f340 8107 	ble.w	800876e <_strtod_l+0x7ee>
 8008560:	2b34      	cmp	r3, #52	; 0x34
 8008562:	bfde      	ittt	le
 8008564:	3b20      	suble	r3, #32
 8008566:	f04f 32ff 	movle.w	r2, #4294967295
 800856a:	fa02 f303 	lslle.w	r3, r2, r3
 800856e:	f04f 0a00 	mov.w	sl, #0
 8008572:	bfcc      	ite	gt
 8008574:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8008578:	ea03 0b01 	andle.w	fp, r3, r1
 800857c:	2200      	movs	r2, #0
 800857e:	2300      	movs	r3, #0
 8008580:	4650      	mov	r0, sl
 8008582:	4659      	mov	r1, fp
 8008584:	f7f8 faa0 	bl	8000ac8 <__aeabi_dcmpeq>
 8008588:	2800      	cmp	r0, #0
 800858a:	d1ac      	bne.n	80084e6 <_strtod_l+0x566>
 800858c:	9b07      	ldr	r3, [sp, #28]
 800858e:	9300      	str	r3, [sp, #0]
 8008590:	9a05      	ldr	r2, [sp, #20]
 8008592:	9908      	ldr	r1, [sp, #32]
 8008594:	4623      	mov	r3, r4
 8008596:	4648      	mov	r0, r9
 8008598:	f001 fdc3 	bl	800a122 <__s2b>
 800859c:	9007      	str	r0, [sp, #28]
 800859e:	2800      	cmp	r0, #0
 80085a0:	f43f af08 	beq.w	80083b4 <_strtod_l+0x434>
 80085a4:	9a06      	ldr	r2, [sp, #24]
 80085a6:	9b06      	ldr	r3, [sp, #24]
 80085a8:	2a00      	cmp	r2, #0
 80085aa:	f1c3 0300 	rsb	r3, r3, #0
 80085ae:	bfa8      	it	ge
 80085b0:	2300      	movge	r3, #0
 80085b2:	930e      	str	r3, [sp, #56]	; 0x38
 80085b4:	2400      	movs	r4, #0
 80085b6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80085ba:	9316      	str	r3, [sp, #88]	; 0x58
 80085bc:	46a0      	mov	r8, r4
 80085be:	9b07      	ldr	r3, [sp, #28]
 80085c0:	4648      	mov	r0, r9
 80085c2:	6859      	ldr	r1, [r3, #4]
 80085c4:	f001 fd27 	bl	800a016 <_Balloc>
 80085c8:	9005      	str	r0, [sp, #20]
 80085ca:	2800      	cmp	r0, #0
 80085cc:	f43f aef6 	beq.w	80083bc <_strtod_l+0x43c>
 80085d0:	9b07      	ldr	r3, [sp, #28]
 80085d2:	691a      	ldr	r2, [r3, #16]
 80085d4:	3202      	adds	r2, #2
 80085d6:	f103 010c 	add.w	r1, r3, #12
 80085da:	0092      	lsls	r2, r2, #2
 80085dc:	300c      	adds	r0, #12
 80085de:	f001 fd0f 	bl	800a000 <memcpy>
 80085e2:	aa1e      	add	r2, sp, #120	; 0x78
 80085e4:	a91d      	add	r1, sp, #116	; 0x74
 80085e6:	ec4b ab10 	vmov	d0, sl, fp
 80085ea:	4648      	mov	r0, r9
 80085ec:	e9cd ab08 	strd	sl, fp, [sp, #32]
 80085f0:	f002 f852 	bl	800a698 <__d2b>
 80085f4:	901c      	str	r0, [sp, #112]	; 0x70
 80085f6:	2800      	cmp	r0, #0
 80085f8:	f43f aee0 	beq.w	80083bc <_strtod_l+0x43c>
 80085fc:	2101      	movs	r1, #1
 80085fe:	4648      	mov	r0, r9
 8008600:	f001 fe1b 	bl	800a23a <__i2b>
 8008604:	4680      	mov	r8, r0
 8008606:	2800      	cmp	r0, #0
 8008608:	f43f aed8 	beq.w	80083bc <_strtod_l+0x43c>
 800860c:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 800860e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8008610:	2e00      	cmp	r6, #0
 8008612:	bfab      	itete	ge
 8008614:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8008616:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8008618:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 800861a:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 800861c:	bfac      	ite	ge
 800861e:	18f7      	addge	r7, r6, r3
 8008620:	1b9d      	sublt	r5, r3, r6
 8008622:	9b04      	ldr	r3, [sp, #16]
 8008624:	1af6      	subs	r6, r6, r3
 8008626:	4416      	add	r6, r2
 8008628:	4b63      	ldr	r3, [pc, #396]	; (80087b8 <_strtod_l+0x838>)
 800862a:	3e01      	subs	r6, #1
 800862c:	429e      	cmp	r6, r3
 800862e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8008632:	f280 80af 	bge.w	8008794 <_strtod_l+0x814>
 8008636:	1b9b      	subs	r3, r3, r6
 8008638:	2b1f      	cmp	r3, #31
 800863a:	eba2 0203 	sub.w	r2, r2, r3
 800863e:	f04f 0101 	mov.w	r1, #1
 8008642:	f300 809b 	bgt.w	800877c <_strtod_l+0x7fc>
 8008646:	fa01 f303 	lsl.w	r3, r1, r3
 800864a:	930f      	str	r3, [sp, #60]	; 0x3c
 800864c:	2300      	movs	r3, #0
 800864e:	930a      	str	r3, [sp, #40]	; 0x28
 8008650:	18be      	adds	r6, r7, r2
 8008652:	9b04      	ldr	r3, [sp, #16]
 8008654:	42b7      	cmp	r7, r6
 8008656:	4415      	add	r5, r2
 8008658:	441d      	add	r5, r3
 800865a:	463b      	mov	r3, r7
 800865c:	bfa8      	it	ge
 800865e:	4633      	movge	r3, r6
 8008660:	42ab      	cmp	r3, r5
 8008662:	bfa8      	it	ge
 8008664:	462b      	movge	r3, r5
 8008666:	2b00      	cmp	r3, #0
 8008668:	bfc2      	ittt	gt
 800866a:	1af6      	subgt	r6, r6, r3
 800866c:	1aed      	subgt	r5, r5, r3
 800866e:	1aff      	subgt	r7, r7, r3
 8008670:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008672:	b1bb      	cbz	r3, 80086a4 <_strtod_l+0x724>
 8008674:	4641      	mov	r1, r8
 8008676:	461a      	mov	r2, r3
 8008678:	4648      	mov	r0, r9
 800867a:	f001 fe7d 	bl	800a378 <__pow5mult>
 800867e:	4680      	mov	r8, r0
 8008680:	2800      	cmp	r0, #0
 8008682:	f43f ae9b 	beq.w	80083bc <_strtod_l+0x43c>
 8008686:	4601      	mov	r1, r0
 8008688:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800868a:	4648      	mov	r0, r9
 800868c:	f001 fdde 	bl	800a24c <__multiply>
 8008690:	900c      	str	r0, [sp, #48]	; 0x30
 8008692:	2800      	cmp	r0, #0
 8008694:	f43f ae92 	beq.w	80083bc <_strtod_l+0x43c>
 8008698:	991c      	ldr	r1, [sp, #112]	; 0x70
 800869a:	4648      	mov	r0, r9
 800869c:	f001 fcef 	bl	800a07e <_Bfree>
 80086a0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80086a2:	931c      	str	r3, [sp, #112]	; 0x70
 80086a4:	2e00      	cmp	r6, #0
 80086a6:	dc7a      	bgt.n	800879e <_strtod_l+0x81e>
 80086a8:	9b06      	ldr	r3, [sp, #24]
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	dd08      	ble.n	80086c0 <_strtod_l+0x740>
 80086ae:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80086b0:	9905      	ldr	r1, [sp, #20]
 80086b2:	4648      	mov	r0, r9
 80086b4:	f001 fe60 	bl	800a378 <__pow5mult>
 80086b8:	9005      	str	r0, [sp, #20]
 80086ba:	2800      	cmp	r0, #0
 80086bc:	f43f ae7e 	beq.w	80083bc <_strtod_l+0x43c>
 80086c0:	2d00      	cmp	r5, #0
 80086c2:	dd08      	ble.n	80086d6 <_strtod_l+0x756>
 80086c4:	462a      	mov	r2, r5
 80086c6:	9905      	ldr	r1, [sp, #20]
 80086c8:	4648      	mov	r0, r9
 80086ca:	f001 fea3 	bl	800a414 <__lshift>
 80086ce:	9005      	str	r0, [sp, #20]
 80086d0:	2800      	cmp	r0, #0
 80086d2:	f43f ae73 	beq.w	80083bc <_strtod_l+0x43c>
 80086d6:	2f00      	cmp	r7, #0
 80086d8:	dd08      	ble.n	80086ec <_strtod_l+0x76c>
 80086da:	4641      	mov	r1, r8
 80086dc:	463a      	mov	r2, r7
 80086de:	4648      	mov	r0, r9
 80086e0:	f001 fe98 	bl	800a414 <__lshift>
 80086e4:	4680      	mov	r8, r0
 80086e6:	2800      	cmp	r0, #0
 80086e8:	f43f ae68 	beq.w	80083bc <_strtod_l+0x43c>
 80086ec:	9a05      	ldr	r2, [sp, #20]
 80086ee:	991c      	ldr	r1, [sp, #112]	; 0x70
 80086f0:	4648      	mov	r0, r9
 80086f2:	f001 fefd 	bl	800a4f0 <__mdiff>
 80086f6:	4604      	mov	r4, r0
 80086f8:	2800      	cmp	r0, #0
 80086fa:	f43f ae5f 	beq.w	80083bc <_strtod_l+0x43c>
 80086fe:	68c3      	ldr	r3, [r0, #12]
 8008700:	930c      	str	r3, [sp, #48]	; 0x30
 8008702:	2300      	movs	r3, #0
 8008704:	60c3      	str	r3, [r0, #12]
 8008706:	4641      	mov	r1, r8
 8008708:	f001 fed8 	bl	800a4bc <__mcmp>
 800870c:	2800      	cmp	r0, #0
 800870e:	da55      	bge.n	80087bc <_strtod_l+0x83c>
 8008710:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008712:	b9e3      	cbnz	r3, 800874e <_strtod_l+0x7ce>
 8008714:	f1ba 0f00 	cmp.w	sl, #0
 8008718:	d119      	bne.n	800874e <_strtod_l+0x7ce>
 800871a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800871e:	b9b3      	cbnz	r3, 800874e <_strtod_l+0x7ce>
 8008720:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008724:	0d1b      	lsrs	r3, r3, #20
 8008726:	051b      	lsls	r3, r3, #20
 8008728:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800872c:	d90f      	bls.n	800874e <_strtod_l+0x7ce>
 800872e:	6963      	ldr	r3, [r4, #20]
 8008730:	b913      	cbnz	r3, 8008738 <_strtod_l+0x7b8>
 8008732:	6923      	ldr	r3, [r4, #16]
 8008734:	2b01      	cmp	r3, #1
 8008736:	dd0a      	ble.n	800874e <_strtod_l+0x7ce>
 8008738:	4621      	mov	r1, r4
 800873a:	2201      	movs	r2, #1
 800873c:	4648      	mov	r0, r9
 800873e:	f001 fe69 	bl	800a414 <__lshift>
 8008742:	4641      	mov	r1, r8
 8008744:	4604      	mov	r4, r0
 8008746:	f001 feb9 	bl	800a4bc <__mcmp>
 800874a:	2800      	cmp	r0, #0
 800874c:	dc67      	bgt.n	800881e <_strtod_l+0x89e>
 800874e:	9b04      	ldr	r3, [sp, #16]
 8008750:	2b00      	cmp	r3, #0
 8008752:	d171      	bne.n	8008838 <_strtod_l+0x8b8>
 8008754:	e63d      	b.n	80083d2 <_strtod_l+0x452>
 8008756:	f018 0f01 	tst.w	r8, #1
 800875a:	d004      	beq.n	8008766 <_strtod_l+0x7e6>
 800875c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008760:	f7f7 ff4a 	bl	80005f8 <__aeabi_dmul>
 8008764:	2301      	movs	r3, #1
 8008766:	ea4f 0868 	mov.w	r8, r8, asr #1
 800876a:	3508      	adds	r5, #8
 800876c:	e6e5      	b.n	800853a <_strtod_l+0x5ba>
 800876e:	f04f 32ff 	mov.w	r2, #4294967295
 8008772:	fa02 f303 	lsl.w	r3, r2, r3
 8008776:	ea03 0a0a 	and.w	sl, r3, sl
 800877a:	e6ff      	b.n	800857c <_strtod_l+0x5fc>
 800877c:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8008780:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8008784:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8008788:	36e2      	adds	r6, #226	; 0xe2
 800878a:	fa01 f306 	lsl.w	r3, r1, r6
 800878e:	930a      	str	r3, [sp, #40]	; 0x28
 8008790:	910f      	str	r1, [sp, #60]	; 0x3c
 8008792:	e75d      	b.n	8008650 <_strtod_l+0x6d0>
 8008794:	2300      	movs	r3, #0
 8008796:	930a      	str	r3, [sp, #40]	; 0x28
 8008798:	2301      	movs	r3, #1
 800879a:	930f      	str	r3, [sp, #60]	; 0x3c
 800879c:	e758      	b.n	8008650 <_strtod_l+0x6d0>
 800879e:	4632      	mov	r2, r6
 80087a0:	991c      	ldr	r1, [sp, #112]	; 0x70
 80087a2:	4648      	mov	r0, r9
 80087a4:	f001 fe36 	bl	800a414 <__lshift>
 80087a8:	901c      	str	r0, [sp, #112]	; 0x70
 80087aa:	2800      	cmp	r0, #0
 80087ac:	f47f af7c 	bne.w	80086a8 <_strtod_l+0x728>
 80087b0:	e604      	b.n	80083bc <_strtod_l+0x43c>
 80087b2:	bf00      	nop
 80087b4:	0800b358 	.word	0x0800b358
 80087b8:	fffffc02 	.word	0xfffffc02
 80087bc:	465d      	mov	r5, fp
 80087be:	f040 8086 	bne.w	80088ce <_strtod_l+0x94e>
 80087c2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80087c4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80087c8:	b32a      	cbz	r2, 8008816 <_strtod_l+0x896>
 80087ca:	4aaf      	ldr	r2, [pc, #700]	; (8008a88 <_strtod_l+0xb08>)
 80087cc:	4293      	cmp	r3, r2
 80087ce:	d153      	bne.n	8008878 <_strtod_l+0x8f8>
 80087d0:	9b04      	ldr	r3, [sp, #16]
 80087d2:	4650      	mov	r0, sl
 80087d4:	b1d3      	cbz	r3, 800880c <_strtod_l+0x88c>
 80087d6:	4aad      	ldr	r2, [pc, #692]	; (8008a8c <_strtod_l+0xb0c>)
 80087d8:	402a      	ands	r2, r5
 80087da:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 80087de:	f04f 31ff 	mov.w	r1, #4294967295
 80087e2:	d816      	bhi.n	8008812 <_strtod_l+0x892>
 80087e4:	0d12      	lsrs	r2, r2, #20
 80087e6:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80087ea:	fa01 f303 	lsl.w	r3, r1, r3
 80087ee:	4298      	cmp	r0, r3
 80087f0:	d142      	bne.n	8008878 <_strtod_l+0x8f8>
 80087f2:	4ba7      	ldr	r3, [pc, #668]	; (8008a90 <_strtod_l+0xb10>)
 80087f4:	429d      	cmp	r5, r3
 80087f6:	d102      	bne.n	80087fe <_strtod_l+0x87e>
 80087f8:	3001      	adds	r0, #1
 80087fa:	f43f addf 	beq.w	80083bc <_strtod_l+0x43c>
 80087fe:	4ba3      	ldr	r3, [pc, #652]	; (8008a8c <_strtod_l+0xb0c>)
 8008800:	402b      	ands	r3, r5
 8008802:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8008806:	f04f 0a00 	mov.w	sl, #0
 800880a:	e7a0      	b.n	800874e <_strtod_l+0x7ce>
 800880c:	f04f 33ff 	mov.w	r3, #4294967295
 8008810:	e7ed      	b.n	80087ee <_strtod_l+0x86e>
 8008812:	460b      	mov	r3, r1
 8008814:	e7eb      	b.n	80087ee <_strtod_l+0x86e>
 8008816:	bb7b      	cbnz	r3, 8008878 <_strtod_l+0x8f8>
 8008818:	f1ba 0f00 	cmp.w	sl, #0
 800881c:	d12c      	bne.n	8008878 <_strtod_l+0x8f8>
 800881e:	9904      	ldr	r1, [sp, #16]
 8008820:	4a9a      	ldr	r2, [pc, #616]	; (8008a8c <_strtod_l+0xb0c>)
 8008822:	465b      	mov	r3, fp
 8008824:	b1f1      	cbz	r1, 8008864 <_strtod_l+0x8e4>
 8008826:	ea02 010b 	and.w	r1, r2, fp
 800882a:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800882e:	dc19      	bgt.n	8008864 <_strtod_l+0x8e4>
 8008830:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8008834:	f77f ae5b 	ble.w	80084ee <_strtod_l+0x56e>
 8008838:	4a96      	ldr	r2, [pc, #600]	; (8008a94 <_strtod_l+0xb14>)
 800883a:	2300      	movs	r3, #0
 800883c:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8008840:	4650      	mov	r0, sl
 8008842:	4659      	mov	r1, fp
 8008844:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8008848:	f7f7 fed6 	bl	80005f8 <__aeabi_dmul>
 800884c:	4682      	mov	sl, r0
 800884e:	468b      	mov	fp, r1
 8008850:	2900      	cmp	r1, #0
 8008852:	f47f adbe 	bne.w	80083d2 <_strtod_l+0x452>
 8008856:	2800      	cmp	r0, #0
 8008858:	f47f adbb 	bne.w	80083d2 <_strtod_l+0x452>
 800885c:	2322      	movs	r3, #34	; 0x22
 800885e:	f8c9 3000 	str.w	r3, [r9]
 8008862:	e5b6      	b.n	80083d2 <_strtod_l+0x452>
 8008864:	4013      	ands	r3, r2
 8008866:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800886a:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800886e:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8008872:	f04f 3aff 	mov.w	sl, #4294967295
 8008876:	e76a      	b.n	800874e <_strtod_l+0x7ce>
 8008878:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800887a:	b193      	cbz	r3, 80088a2 <_strtod_l+0x922>
 800887c:	422b      	tst	r3, r5
 800887e:	f43f af66 	beq.w	800874e <_strtod_l+0x7ce>
 8008882:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008884:	9a04      	ldr	r2, [sp, #16]
 8008886:	4650      	mov	r0, sl
 8008888:	4659      	mov	r1, fp
 800888a:	b173      	cbz	r3, 80088aa <_strtod_l+0x92a>
 800888c:	f7ff fb5a 	bl	8007f44 <sulp>
 8008890:	4602      	mov	r2, r0
 8008892:	460b      	mov	r3, r1
 8008894:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008898:	f7f7 fcf8 	bl	800028c <__adddf3>
 800889c:	4682      	mov	sl, r0
 800889e:	468b      	mov	fp, r1
 80088a0:	e755      	b.n	800874e <_strtod_l+0x7ce>
 80088a2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80088a4:	ea13 0f0a 	tst.w	r3, sl
 80088a8:	e7e9      	b.n	800887e <_strtod_l+0x8fe>
 80088aa:	f7ff fb4b 	bl	8007f44 <sulp>
 80088ae:	4602      	mov	r2, r0
 80088b0:	460b      	mov	r3, r1
 80088b2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80088b6:	f7f7 fce7 	bl	8000288 <__aeabi_dsub>
 80088ba:	2200      	movs	r2, #0
 80088bc:	2300      	movs	r3, #0
 80088be:	4682      	mov	sl, r0
 80088c0:	468b      	mov	fp, r1
 80088c2:	f7f8 f901 	bl	8000ac8 <__aeabi_dcmpeq>
 80088c6:	2800      	cmp	r0, #0
 80088c8:	f47f ae11 	bne.w	80084ee <_strtod_l+0x56e>
 80088cc:	e73f      	b.n	800874e <_strtod_l+0x7ce>
 80088ce:	4641      	mov	r1, r8
 80088d0:	4620      	mov	r0, r4
 80088d2:	f001 ff30 	bl	800a736 <__ratio>
 80088d6:	ec57 6b10 	vmov	r6, r7, d0
 80088da:	2200      	movs	r2, #0
 80088dc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80088e0:	ee10 0a10 	vmov	r0, s0
 80088e4:	4639      	mov	r1, r7
 80088e6:	f7f8 f903 	bl	8000af0 <__aeabi_dcmple>
 80088ea:	2800      	cmp	r0, #0
 80088ec:	d077      	beq.n	80089de <_strtod_l+0xa5e>
 80088ee:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d04a      	beq.n	800898a <_strtod_l+0xa0a>
 80088f4:	4b68      	ldr	r3, [pc, #416]	; (8008a98 <_strtod_l+0xb18>)
 80088f6:	2200      	movs	r2, #0
 80088f8:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80088fc:	4f66      	ldr	r7, [pc, #408]	; (8008a98 <_strtod_l+0xb18>)
 80088fe:	2600      	movs	r6, #0
 8008900:	4b62      	ldr	r3, [pc, #392]	; (8008a8c <_strtod_l+0xb0c>)
 8008902:	402b      	ands	r3, r5
 8008904:	930f      	str	r3, [sp, #60]	; 0x3c
 8008906:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008908:	4b64      	ldr	r3, [pc, #400]	; (8008a9c <_strtod_l+0xb1c>)
 800890a:	429a      	cmp	r2, r3
 800890c:	f040 80ce 	bne.w	8008aac <_strtod_l+0xb2c>
 8008910:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8008914:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008918:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 800891c:	ec4b ab10 	vmov	d0, sl, fp
 8008920:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8008924:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8008928:	f001 fe40 	bl	800a5ac <__ulp>
 800892c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008930:	ec53 2b10 	vmov	r2, r3, d0
 8008934:	f7f7 fe60 	bl	80005f8 <__aeabi_dmul>
 8008938:	4652      	mov	r2, sl
 800893a:	465b      	mov	r3, fp
 800893c:	f7f7 fca6 	bl	800028c <__adddf3>
 8008940:	460b      	mov	r3, r1
 8008942:	4952      	ldr	r1, [pc, #328]	; (8008a8c <_strtod_l+0xb0c>)
 8008944:	4a56      	ldr	r2, [pc, #344]	; (8008aa0 <_strtod_l+0xb20>)
 8008946:	4019      	ands	r1, r3
 8008948:	4291      	cmp	r1, r2
 800894a:	4682      	mov	sl, r0
 800894c:	d95b      	bls.n	8008a06 <_strtod_l+0xa86>
 800894e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008950:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8008954:	4293      	cmp	r3, r2
 8008956:	d103      	bne.n	8008960 <_strtod_l+0x9e0>
 8008958:	9b08      	ldr	r3, [sp, #32]
 800895a:	3301      	adds	r3, #1
 800895c:	f43f ad2e 	beq.w	80083bc <_strtod_l+0x43c>
 8008960:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8008a90 <_strtod_l+0xb10>
 8008964:	f04f 3aff 	mov.w	sl, #4294967295
 8008968:	991c      	ldr	r1, [sp, #112]	; 0x70
 800896a:	4648      	mov	r0, r9
 800896c:	f001 fb87 	bl	800a07e <_Bfree>
 8008970:	9905      	ldr	r1, [sp, #20]
 8008972:	4648      	mov	r0, r9
 8008974:	f001 fb83 	bl	800a07e <_Bfree>
 8008978:	4641      	mov	r1, r8
 800897a:	4648      	mov	r0, r9
 800897c:	f001 fb7f 	bl	800a07e <_Bfree>
 8008980:	4621      	mov	r1, r4
 8008982:	4648      	mov	r0, r9
 8008984:	f001 fb7b 	bl	800a07e <_Bfree>
 8008988:	e619      	b.n	80085be <_strtod_l+0x63e>
 800898a:	f1ba 0f00 	cmp.w	sl, #0
 800898e:	d11a      	bne.n	80089c6 <_strtod_l+0xa46>
 8008990:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008994:	b9eb      	cbnz	r3, 80089d2 <_strtod_l+0xa52>
 8008996:	2200      	movs	r2, #0
 8008998:	4b3f      	ldr	r3, [pc, #252]	; (8008a98 <_strtod_l+0xb18>)
 800899a:	4630      	mov	r0, r6
 800899c:	4639      	mov	r1, r7
 800899e:	f7f8 f89d 	bl	8000adc <__aeabi_dcmplt>
 80089a2:	b9c8      	cbnz	r0, 80089d8 <_strtod_l+0xa58>
 80089a4:	4630      	mov	r0, r6
 80089a6:	4639      	mov	r1, r7
 80089a8:	2200      	movs	r2, #0
 80089aa:	4b3e      	ldr	r3, [pc, #248]	; (8008aa4 <_strtod_l+0xb24>)
 80089ac:	f7f7 fe24 	bl	80005f8 <__aeabi_dmul>
 80089b0:	4606      	mov	r6, r0
 80089b2:	460f      	mov	r7, r1
 80089b4:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 80089b8:	9618      	str	r6, [sp, #96]	; 0x60
 80089ba:	9319      	str	r3, [sp, #100]	; 0x64
 80089bc:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 80089c0:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80089c4:	e79c      	b.n	8008900 <_strtod_l+0x980>
 80089c6:	f1ba 0f01 	cmp.w	sl, #1
 80089ca:	d102      	bne.n	80089d2 <_strtod_l+0xa52>
 80089cc:	2d00      	cmp	r5, #0
 80089ce:	f43f ad8e 	beq.w	80084ee <_strtod_l+0x56e>
 80089d2:	2200      	movs	r2, #0
 80089d4:	4b34      	ldr	r3, [pc, #208]	; (8008aa8 <_strtod_l+0xb28>)
 80089d6:	e78f      	b.n	80088f8 <_strtod_l+0x978>
 80089d8:	2600      	movs	r6, #0
 80089da:	4f32      	ldr	r7, [pc, #200]	; (8008aa4 <_strtod_l+0xb24>)
 80089dc:	e7ea      	b.n	80089b4 <_strtod_l+0xa34>
 80089de:	4b31      	ldr	r3, [pc, #196]	; (8008aa4 <_strtod_l+0xb24>)
 80089e0:	4630      	mov	r0, r6
 80089e2:	4639      	mov	r1, r7
 80089e4:	2200      	movs	r2, #0
 80089e6:	f7f7 fe07 	bl	80005f8 <__aeabi_dmul>
 80089ea:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80089ec:	4606      	mov	r6, r0
 80089ee:	460f      	mov	r7, r1
 80089f0:	b933      	cbnz	r3, 8008a00 <_strtod_l+0xa80>
 80089f2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80089f6:	9010      	str	r0, [sp, #64]	; 0x40
 80089f8:	9311      	str	r3, [sp, #68]	; 0x44
 80089fa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80089fe:	e7df      	b.n	80089c0 <_strtod_l+0xa40>
 8008a00:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8008a04:	e7f9      	b.n	80089fa <_strtod_l+0xa7a>
 8008a06:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8008a0a:	9b04      	ldr	r3, [sp, #16]
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d1ab      	bne.n	8008968 <_strtod_l+0x9e8>
 8008a10:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008a14:	0d1b      	lsrs	r3, r3, #20
 8008a16:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008a18:	051b      	lsls	r3, r3, #20
 8008a1a:	429a      	cmp	r2, r3
 8008a1c:	465d      	mov	r5, fp
 8008a1e:	d1a3      	bne.n	8008968 <_strtod_l+0x9e8>
 8008a20:	4639      	mov	r1, r7
 8008a22:	4630      	mov	r0, r6
 8008a24:	f7f8 f898 	bl	8000b58 <__aeabi_d2iz>
 8008a28:	f7f7 fd7c 	bl	8000524 <__aeabi_i2d>
 8008a2c:	460b      	mov	r3, r1
 8008a2e:	4602      	mov	r2, r0
 8008a30:	4639      	mov	r1, r7
 8008a32:	4630      	mov	r0, r6
 8008a34:	f7f7 fc28 	bl	8000288 <__aeabi_dsub>
 8008a38:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008a3a:	4606      	mov	r6, r0
 8008a3c:	460f      	mov	r7, r1
 8008a3e:	b933      	cbnz	r3, 8008a4e <_strtod_l+0xace>
 8008a40:	f1ba 0f00 	cmp.w	sl, #0
 8008a44:	d103      	bne.n	8008a4e <_strtod_l+0xace>
 8008a46:	f3cb 0513 	ubfx	r5, fp, #0, #20
 8008a4a:	2d00      	cmp	r5, #0
 8008a4c:	d06d      	beq.n	8008b2a <_strtod_l+0xbaa>
 8008a4e:	a30a      	add	r3, pc, #40	; (adr r3, 8008a78 <_strtod_l+0xaf8>)
 8008a50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a54:	4630      	mov	r0, r6
 8008a56:	4639      	mov	r1, r7
 8008a58:	f7f8 f840 	bl	8000adc <__aeabi_dcmplt>
 8008a5c:	2800      	cmp	r0, #0
 8008a5e:	f47f acb8 	bne.w	80083d2 <_strtod_l+0x452>
 8008a62:	a307      	add	r3, pc, #28	; (adr r3, 8008a80 <_strtod_l+0xb00>)
 8008a64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a68:	4630      	mov	r0, r6
 8008a6a:	4639      	mov	r1, r7
 8008a6c:	f7f8 f854 	bl	8000b18 <__aeabi_dcmpgt>
 8008a70:	2800      	cmp	r0, #0
 8008a72:	f43f af79 	beq.w	8008968 <_strtod_l+0x9e8>
 8008a76:	e4ac      	b.n	80083d2 <_strtod_l+0x452>
 8008a78:	94a03595 	.word	0x94a03595
 8008a7c:	3fdfffff 	.word	0x3fdfffff
 8008a80:	35afe535 	.word	0x35afe535
 8008a84:	3fe00000 	.word	0x3fe00000
 8008a88:	000fffff 	.word	0x000fffff
 8008a8c:	7ff00000 	.word	0x7ff00000
 8008a90:	7fefffff 	.word	0x7fefffff
 8008a94:	39500000 	.word	0x39500000
 8008a98:	3ff00000 	.word	0x3ff00000
 8008a9c:	7fe00000 	.word	0x7fe00000
 8008aa0:	7c9fffff 	.word	0x7c9fffff
 8008aa4:	3fe00000 	.word	0x3fe00000
 8008aa8:	bff00000 	.word	0xbff00000
 8008aac:	9b04      	ldr	r3, [sp, #16]
 8008aae:	b333      	cbz	r3, 8008afe <_strtod_l+0xb7e>
 8008ab0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008ab2:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8008ab6:	d822      	bhi.n	8008afe <_strtod_l+0xb7e>
 8008ab8:	a327      	add	r3, pc, #156	; (adr r3, 8008b58 <_strtod_l+0xbd8>)
 8008aba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008abe:	4630      	mov	r0, r6
 8008ac0:	4639      	mov	r1, r7
 8008ac2:	f7f8 f815 	bl	8000af0 <__aeabi_dcmple>
 8008ac6:	b1a0      	cbz	r0, 8008af2 <_strtod_l+0xb72>
 8008ac8:	4639      	mov	r1, r7
 8008aca:	4630      	mov	r0, r6
 8008acc:	f7f8 f86c 	bl	8000ba8 <__aeabi_d2uiz>
 8008ad0:	2800      	cmp	r0, #0
 8008ad2:	bf08      	it	eq
 8008ad4:	2001      	moveq	r0, #1
 8008ad6:	f7f7 fd15 	bl	8000504 <__aeabi_ui2d>
 8008ada:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008adc:	4606      	mov	r6, r0
 8008ade:	460f      	mov	r7, r1
 8008ae0:	bb03      	cbnz	r3, 8008b24 <_strtod_l+0xba4>
 8008ae2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008ae6:	9012      	str	r0, [sp, #72]	; 0x48
 8008ae8:	9313      	str	r3, [sp, #76]	; 0x4c
 8008aea:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8008aee:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8008af2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008af4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008af6:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8008afa:	1a9b      	subs	r3, r3, r2
 8008afc:	930b      	str	r3, [sp, #44]	; 0x2c
 8008afe:	ed9d 0b08 	vldr	d0, [sp, #32]
 8008b02:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 8008b06:	f001 fd51 	bl	800a5ac <__ulp>
 8008b0a:	4650      	mov	r0, sl
 8008b0c:	ec53 2b10 	vmov	r2, r3, d0
 8008b10:	4659      	mov	r1, fp
 8008b12:	f7f7 fd71 	bl	80005f8 <__aeabi_dmul>
 8008b16:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8008b1a:	f7f7 fbb7 	bl	800028c <__adddf3>
 8008b1e:	4682      	mov	sl, r0
 8008b20:	468b      	mov	fp, r1
 8008b22:	e772      	b.n	8008a0a <_strtod_l+0xa8a>
 8008b24:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8008b28:	e7df      	b.n	8008aea <_strtod_l+0xb6a>
 8008b2a:	a30d      	add	r3, pc, #52	; (adr r3, 8008b60 <_strtod_l+0xbe0>)
 8008b2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b30:	f7f7 ffd4 	bl	8000adc <__aeabi_dcmplt>
 8008b34:	e79c      	b.n	8008a70 <_strtod_l+0xaf0>
 8008b36:	2300      	movs	r3, #0
 8008b38:	930d      	str	r3, [sp, #52]	; 0x34
 8008b3a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008b3c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008b3e:	6013      	str	r3, [r2, #0]
 8008b40:	f7ff ba61 	b.w	8008006 <_strtod_l+0x86>
 8008b44:	2b65      	cmp	r3, #101	; 0x65
 8008b46:	f04f 0200 	mov.w	r2, #0
 8008b4a:	f43f ab4e 	beq.w	80081ea <_strtod_l+0x26a>
 8008b4e:	2101      	movs	r1, #1
 8008b50:	4614      	mov	r4, r2
 8008b52:	9104      	str	r1, [sp, #16]
 8008b54:	f7ff bacb 	b.w	80080ee <_strtod_l+0x16e>
 8008b58:	ffc00000 	.word	0xffc00000
 8008b5c:	41dfffff 	.word	0x41dfffff
 8008b60:	94a03595 	.word	0x94a03595
 8008b64:	3fcfffff 	.word	0x3fcfffff

08008b68 <_strtod_r>:
 8008b68:	4b05      	ldr	r3, [pc, #20]	; (8008b80 <_strtod_r+0x18>)
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	b410      	push	{r4}
 8008b6e:	6a1b      	ldr	r3, [r3, #32]
 8008b70:	4c04      	ldr	r4, [pc, #16]	; (8008b84 <_strtod_r+0x1c>)
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	bf08      	it	eq
 8008b76:	4623      	moveq	r3, r4
 8008b78:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008b7c:	f7ff ba00 	b.w	8007f80 <_strtod_l>
 8008b80:	2000001c 	.word	0x2000001c
 8008b84:	20000080 	.word	0x20000080

08008b88 <_strtol_l.isra.0>:
 8008b88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008b8c:	4680      	mov	r8, r0
 8008b8e:	4689      	mov	r9, r1
 8008b90:	4692      	mov	sl, r2
 8008b92:	461e      	mov	r6, r3
 8008b94:	460f      	mov	r7, r1
 8008b96:	463d      	mov	r5, r7
 8008b98:	9808      	ldr	r0, [sp, #32]
 8008b9a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008b9e:	f001 fa01 	bl	8009fa4 <__locale_ctype_ptr_l>
 8008ba2:	4420      	add	r0, r4
 8008ba4:	7843      	ldrb	r3, [r0, #1]
 8008ba6:	f013 0308 	ands.w	r3, r3, #8
 8008baa:	d132      	bne.n	8008c12 <_strtol_l.isra.0+0x8a>
 8008bac:	2c2d      	cmp	r4, #45	; 0x2d
 8008bae:	d132      	bne.n	8008c16 <_strtol_l.isra.0+0x8e>
 8008bb0:	787c      	ldrb	r4, [r7, #1]
 8008bb2:	1cbd      	adds	r5, r7, #2
 8008bb4:	2201      	movs	r2, #1
 8008bb6:	2e00      	cmp	r6, #0
 8008bb8:	d05d      	beq.n	8008c76 <_strtol_l.isra.0+0xee>
 8008bba:	2e10      	cmp	r6, #16
 8008bbc:	d109      	bne.n	8008bd2 <_strtol_l.isra.0+0x4a>
 8008bbe:	2c30      	cmp	r4, #48	; 0x30
 8008bc0:	d107      	bne.n	8008bd2 <_strtol_l.isra.0+0x4a>
 8008bc2:	782b      	ldrb	r3, [r5, #0]
 8008bc4:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008bc8:	2b58      	cmp	r3, #88	; 0x58
 8008bca:	d14f      	bne.n	8008c6c <_strtol_l.isra.0+0xe4>
 8008bcc:	786c      	ldrb	r4, [r5, #1]
 8008bce:	2610      	movs	r6, #16
 8008bd0:	3502      	adds	r5, #2
 8008bd2:	2a00      	cmp	r2, #0
 8008bd4:	bf14      	ite	ne
 8008bd6:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8008bda:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8008bde:	2700      	movs	r7, #0
 8008be0:	fbb1 fcf6 	udiv	ip, r1, r6
 8008be4:	4638      	mov	r0, r7
 8008be6:	fb06 1e1c 	mls	lr, r6, ip, r1
 8008bea:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8008bee:	2b09      	cmp	r3, #9
 8008bf0:	d817      	bhi.n	8008c22 <_strtol_l.isra.0+0x9a>
 8008bf2:	461c      	mov	r4, r3
 8008bf4:	42a6      	cmp	r6, r4
 8008bf6:	dd23      	ble.n	8008c40 <_strtol_l.isra.0+0xb8>
 8008bf8:	1c7b      	adds	r3, r7, #1
 8008bfa:	d007      	beq.n	8008c0c <_strtol_l.isra.0+0x84>
 8008bfc:	4584      	cmp	ip, r0
 8008bfe:	d31c      	bcc.n	8008c3a <_strtol_l.isra.0+0xb2>
 8008c00:	d101      	bne.n	8008c06 <_strtol_l.isra.0+0x7e>
 8008c02:	45a6      	cmp	lr, r4
 8008c04:	db19      	blt.n	8008c3a <_strtol_l.isra.0+0xb2>
 8008c06:	fb00 4006 	mla	r0, r0, r6, r4
 8008c0a:	2701      	movs	r7, #1
 8008c0c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008c10:	e7eb      	b.n	8008bea <_strtol_l.isra.0+0x62>
 8008c12:	462f      	mov	r7, r5
 8008c14:	e7bf      	b.n	8008b96 <_strtol_l.isra.0+0xe>
 8008c16:	2c2b      	cmp	r4, #43	; 0x2b
 8008c18:	bf04      	itt	eq
 8008c1a:	1cbd      	addeq	r5, r7, #2
 8008c1c:	787c      	ldrbeq	r4, [r7, #1]
 8008c1e:	461a      	mov	r2, r3
 8008c20:	e7c9      	b.n	8008bb6 <_strtol_l.isra.0+0x2e>
 8008c22:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8008c26:	2b19      	cmp	r3, #25
 8008c28:	d801      	bhi.n	8008c2e <_strtol_l.isra.0+0xa6>
 8008c2a:	3c37      	subs	r4, #55	; 0x37
 8008c2c:	e7e2      	b.n	8008bf4 <_strtol_l.isra.0+0x6c>
 8008c2e:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8008c32:	2b19      	cmp	r3, #25
 8008c34:	d804      	bhi.n	8008c40 <_strtol_l.isra.0+0xb8>
 8008c36:	3c57      	subs	r4, #87	; 0x57
 8008c38:	e7dc      	b.n	8008bf4 <_strtol_l.isra.0+0x6c>
 8008c3a:	f04f 37ff 	mov.w	r7, #4294967295
 8008c3e:	e7e5      	b.n	8008c0c <_strtol_l.isra.0+0x84>
 8008c40:	1c7b      	adds	r3, r7, #1
 8008c42:	d108      	bne.n	8008c56 <_strtol_l.isra.0+0xce>
 8008c44:	2322      	movs	r3, #34	; 0x22
 8008c46:	f8c8 3000 	str.w	r3, [r8]
 8008c4a:	4608      	mov	r0, r1
 8008c4c:	f1ba 0f00 	cmp.w	sl, #0
 8008c50:	d107      	bne.n	8008c62 <_strtol_l.isra.0+0xda>
 8008c52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c56:	b102      	cbz	r2, 8008c5a <_strtol_l.isra.0+0xd2>
 8008c58:	4240      	negs	r0, r0
 8008c5a:	f1ba 0f00 	cmp.w	sl, #0
 8008c5e:	d0f8      	beq.n	8008c52 <_strtol_l.isra.0+0xca>
 8008c60:	b10f      	cbz	r7, 8008c66 <_strtol_l.isra.0+0xde>
 8008c62:	f105 39ff 	add.w	r9, r5, #4294967295
 8008c66:	f8ca 9000 	str.w	r9, [sl]
 8008c6a:	e7f2      	b.n	8008c52 <_strtol_l.isra.0+0xca>
 8008c6c:	2430      	movs	r4, #48	; 0x30
 8008c6e:	2e00      	cmp	r6, #0
 8008c70:	d1af      	bne.n	8008bd2 <_strtol_l.isra.0+0x4a>
 8008c72:	2608      	movs	r6, #8
 8008c74:	e7ad      	b.n	8008bd2 <_strtol_l.isra.0+0x4a>
 8008c76:	2c30      	cmp	r4, #48	; 0x30
 8008c78:	d0a3      	beq.n	8008bc2 <_strtol_l.isra.0+0x3a>
 8008c7a:	260a      	movs	r6, #10
 8008c7c:	e7a9      	b.n	8008bd2 <_strtol_l.isra.0+0x4a>
	...

08008c80 <_strtol_r>:
 8008c80:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008c82:	4c06      	ldr	r4, [pc, #24]	; (8008c9c <_strtol_r+0x1c>)
 8008c84:	4d06      	ldr	r5, [pc, #24]	; (8008ca0 <_strtol_r+0x20>)
 8008c86:	6824      	ldr	r4, [r4, #0]
 8008c88:	6a24      	ldr	r4, [r4, #32]
 8008c8a:	2c00      	cmp	r4, #0
 8008c8c:	bf08      	it	eq
 8008c8e:	462c      	moveq	r4, r5
 8008c90:	9400      	str	r4, [sp, #0]
 8008c92:	f7ff ff79 	bl	8008b88 <_strtol_l.isra.0>
 8008c96:	b003      	add	sp, #12
 8008c98:	bd30      	pop	{r4, r5, pc}
 8008c9a:	bf00      	nop
 8008c9c:	2000001c 	.word	0x2000001c
 8008ca0:	20000080 	.word	0x20000080

08008ca4 <strtol>:
 8008ca4:	4b08      	ldr	r3, [pc, #32]	; (8008cc8 <strtol+0x24>)
 8008ca6:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008ca8:	681c      	ldr	r4, [r3, #0]
 8008caa:	4d08      	ldr	r5, [pc, #32]	; (8008ccc <strtol+0x28>)
 8008cac:	6a23      	ldr	r3, [r4, #32]
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	bf08      	it	eq
 8008cb2:	462b      	moveq	r3, r5
 8008cb4:	9300      	str	r3, [sp, #0]
 8008cb6:	4613      	mov	r3, r2
 8008cb8:	460a      	mov	r2, r1
 8008cba:	4601      	mov	r1, r0
 8008cbc:	4620      	mov	r0, r4
 8008cbe:	f7ff ff63 	bl	8008b88 <_strtol_l.isra.0>
 8008cc2:	b003      	add	sp, #12
 8008cc4:	bd30      	pop	{r4, r5, pc}
 8008cc6:	bf00      	nop
 8008cc8:	2000001c 	.word	0x2000001c
 8008ccc:	20000080 	.word	0x20000080

08008cd0 <quorem>:
 8008cd0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cd4:	6903      	ldr	r3, [r0, #16]
 8008cd6:	690c      	ldr	r4, [r1, #16]
 8008cd8:	42a3      	cmp	r3, r4
 8008cda:	4680      	mov	r8, r0
 8008cdc:	f2c0 8082 	blt.w	8008de4 <quorem+0x114>
 8008ce0:	3c01      	subs	r4, #1
 8008ce2:	f101 0714 	add.w	r7, r1, #20
 8008ce6:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8008cea:	f100 0614 	add.w	r6, r0, #20
 8008cee:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8008cf2:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8008cf6:	eb06 030c 	add.w	r3, r6, ip
 8008cfa:	3501      	adds	r5, #1
 8008cfc:	eb07 090c 	add.w	r9, r7, ip
 8008d00:	9301      	str	r3, [sp, #4]
 8008d02:	fbb0 f5f5 	udiv	r5, r0, r5
 8008d06:	b395      	cbz	r5, 8008d6e <quorem+0x9e>
 8008d08:	f04f 0a00 	mov.w	sl, #0
 8008d0c:	4638      	mov	r0, r7
 8008d0e:	46b6      	mov	lr, r6
 8008d10:	46d3      	mov	fp, sl
 8008d12:	f850 2b04 	ldr.w	r2, [r0], #4
 8008d16:	b293      	uxth	r3, r2
 8008d18:	fb05 a303 	mla	r3, r5, r3, sl
 8008d1c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008d20:	b29b      	uxth	r3, r3
 8008d22:	ebab 0303 	sub.w	r3, fp, r3
 8008d26:	0c12      	lsrs	r2, r2, #16
 8008d28:	f8de b000 	ldr.w	fp, [lr]
 8008d2c:	fb05 a202 	mla	r2, r5, r2, sl
 8008d30:	fa13 f38b 	uxtah	r3, r3, fp
 8008d34:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8008d38:	fa1f fb82 	uxth.w	fp, r2
 8008d3c:	f8de 2000 	ldr.w	r2, [lr]
 8008d40:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8008d44:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008d48:	b29b      	uxth	r3, r3
 8008d4a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008d4e:	4581      	cmp	r9, r0
 8008d50:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8008d54:	f84e 3b04 	str.w	r3, [lr], #4
 8008d58:	d2db      	bcs.n	8008d12 <quorem+0x42>
 8008d5a:	f856 300c 	ldr.w	r3, [r6, ip]
 8008d5e:	b933      	cbnz	r3, 8008d6e <quorem+0x9e>
 8008d60:	9b01      	ldr	r3, [sp, #4]
 8008d62:	3b04      	subs	r3, #4
 8008d64:	429e      	cmp	r6, r3
 8008d66:	461a      	mov	r2, r3
 8008d68:	d330      	bcc.n	8008dcc <quorem+0xfc>
 8008d6a:	f8c8 4010 	str.w	r4, [r8, #16]
 8008d6e:	4640      	mov	r0, r8
 8008d70:	f001 fba4 	bl	800a4bc <__mcmp>
 8008d74:	2800      	cmp	r0, #0
 8008d76:	db25      	blt.n	8008dc4 <quorem+0xf4>
 8008d78:	3501      	adds	r5, #1
 8008d7a:	4630      	mov	r0, r6
 8008d7c:	f04f 0c00 	mov.w	ip, #0
 8008d80:	f857 2b04 	ldr.w	r2, [r7], #4
 8008d84:	f8d0 e000 	ldr.w	lr, [r0]
 8008d88:	b293      	uxth	r3, r2
 8008d8a:	ebac 0303 	sub.w	r3, ip, r3
 8008d8e:	0c12      	lsrs	r2, r2, #16
 8008d90:	fa13 f38e 	uxtah	r3, r3, lr
 8008d94:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8008d98:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008d9c:	b29b      	uxth	r3, r3
 8008d9e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008da2:	45b9      	cmp	r9, r7
 8008da4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008da8:	f840 3b04 	str.w	r3, [r0], #4
 8008dac:	d2e8      	bcs.n	8008d80 <quorem+0xb0>
 8008dae:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8008db2:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8008db6:	b92a      	cbnz	r2, 8008dc4 <quorem+0xf4>
 8008db8:	3b04      	subs	r3, #4
 8008dba:	429e      	cmp	r6, r3
 8008dbc:	461a      	mov	r2, r3
 8008dbe:	d30b      	bcc.n	8008dd8 <quorem+0x108>
 8008dc0:	f8c8 4010 	str.w	r4, [r8, #16]
 8008dc4:	4628      	mov	r0, r5
 8008dc6:	b003      	add	sp, #12
 8008dc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008dcc:	6812      	ldr	r2, [r2, #0]
 8008dce:	3b04      	subs	r3, #4
 8008dd0:	2a00      	cmp	r2, #0
 8008dd2:	d1ca      	bne.n	8008d6a <quorem+0x9a>
 8008dd4:	3c01      	subs	r4, #1
 8008dd6:	e7c5      	b.n	8008d64 <quorem+0x94>
 8008dd8:	6812      	ldr	r2, [r2, #0]
 8008dda:	3b04      	subs	r3, #4
 8008ddc:	2a00      	cmp	r2, #0
 8008dde:	d1ef      	bne.n	8008dc0 <quorem+0xf0>
 8008de0:	3c01      	subs	r4, #1
 8008de2:	e7ea      	b.n	8008dba <quorem+0xea>
 8008de4:	2000      	movs	r0, #0
 8008de6:	e7ee      	b.n	8008dc6 <quorem+0xf6>

08008de8 <_dtoa_r>:
 8008de8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008dec:	ec57 6b10 	vmov	r6, r7, d0
 8008df0:	b097      	sub	sp, #92	; 0x5c
 8008df2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008df4:	9106      	str	r1, [sp, #24]
 8008df6:	4604      	mov	r4, r0
 8008df8:	920b      	str	r2, [sp, #44]	; 0x2c
 8008dfa:	9312      	str	r3, [sp, #72]	; 0x48
 8008dfc:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8008e00:	e9cd 6700 	strd	r6, r7, [sp]
 8008e04:	b93d      	cbnz	r5, 8008e16 <_dtoa_r+0x2e>
 8008e06:	2010      	movs	r0, #16
 8008e08:	f001 f8e0 	bl	8009fcc <malloc>
 8008e0c:	6260      	str	r0, [r4, #36]	; 0x24
 8008e0e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008e12:	6005      	str	r5, [r0, #0]
 8008e14:	60c5      	str	r5, [r0, #12]
 8008e16:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008e18:	6819      	ldr	r1, [r3, #0]
 8008e1a:	b151      	cbz	r1, 8008e32 <_dtoa_r+0x4a>
 8008e1c:	685a      	ldr	r2, [r3, #4]
 8008e1e:	604a      	str	r2, [r1, #4]
 8008e20:	2301      	movs	r3, #1
 8008e22:	4093      	lsls	r3, r2
 8008e24:	608b      	str	r3, [r1, #8]
 8008e26:	4620      	mov	r0, r4
 8008e28:	f001 f929 	bl	800a07e <_Bfree>
 8008e2c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008e2e:	2200      	movs	r2, #0
 8008e30:	601a      	str	r2, [r3, #0]
 8008e32:	1e3b      	subs	r3, r7, #0
 8008e34:	bfbb      	ittet	lt
 8008e36:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8008e3a:	9301      	strlt	r3, [sp, #4]
 8008e3c:	2300      	movge	r3, #0
 8008e3e:	2201      	movlt	r2, #1
 8008e40:	bfac      	ite	ge
 8008e42:	f8c8 3000 	strge.w	r3, [r8]
 8008e46:	f8c8 2000 	strlt.w	r2, [r8]
 8008e4a:	4baf      	ldr	r3, [pc, #700]	; (8009108 <_dtoa_r+0x320>)
 8008e4c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8008e50:	ea33 0308 	bics.w	r3, r3, r8
 8008e54:	d114      	bne.n	8008e80 <_dtoa_r+0x98>
 8008e56:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008e58:	f242 730f 	movw	r3, #9999	; 0x270f
 8008e5c:	6013      	str	r3, [r2, #0]
 8008e5e:	9b00      	ldr	r3, [sp, #0]
 8008e60:	b923      	cbnz	r3, 8008e6c <_dtoa_r+0x84>
 8008e62:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8008e66:	2800      	cmp	r0, #0
 8008e68:	f000 8542 	beq.w	80098f0 <_dtoa_r+0xb08>
 8008e6c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008e6e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800911c <_dtoa_r+0x334>
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	f000 8544 	beq.w	8009900 <_dtoa_r+0xb18>
 8008e78:	f10b 0303 	add.w	r3, fp, #3
 8008e7c:	f000 bd3e 	b.w	80098fc <_dtoa_r+0xb14>
 8008e80:	e9dd 6700 	ldrd	r6, r7, [sp]
 8008e84:	2200      	movs	r2, #0
 8008e86:	2300      	movs	r3, #0
 8008e88:	4630      	mov	r0, r6
 8008e8a:	4639      	mov	r1, r7
 8008e8c:	f7f7 fe1c 	bl	8000ac8 <__aeabi_dcmpeq>
 8008e90:	4681      	mov	r9, r0
 8008e92:	b168      	cbz	r0, 8008eb0 <_dtoa_r+0xc8>
 8008e94:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008e96:	2301      	movs	r3, #1
 8008e98:	6013      	str	r3, [r2, #0]
 8008e9a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	f000 8524 	beq.w	80098ea <_dtoa_r+0xb02>
 8008ea2:	4b9a      	ldr	r3, [pc, #616]	; (800910c <_dtoa_r+0x324>)
 8008ea4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008ea6:	f103 3bff 	add.w	fp, r3, #4294967295
 8008eaa:	6013      	str	r3, [r2, #0]
 8008eac:	f000 bd28 	b.w	8009900 <_dtoa_r+0xb18>
 8008eb0:	aa14      	add	r2, sp, #80	; 0x50
 8008eb2:	a915      	add	r1, sp, #84	; 0x54
 8008eb4:	ec47 6b10 	vmov	d0, r6, r7
 8008eb8:	4620      	mov	r0, r4
 8008eba:	f001 fbed 	bl	800a698 <__d2b>
 8008ebe:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8008ec2:	9004      	str	r0, [sp, #16]
 8008ec4:	2d00      	cmp	r5, #0
 8008ec6:	d07c      	beq.n	8008fc2 <_dtoa_r+0x1da>
 8008ec8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008ecc:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8008ed0:	46b2      	mov	sl, r6
 8008ed2:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8008ed6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8008eda:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8008ede:	2200      	movs	r2, #0
 8008ee0:	4b8b      	ldr	r3, [pc, #556]	; (8009110 <_dtoa_r+0x328>)
 8008ee2:	4650      	mov	r0, sl
 8008ee4:	4659      	mov	r1, fp
 8008ee6:	f7f7 f9cf 	bl	8000288 <__aeabi_dsub>
 8008eea:	a381      	add	r3, pc, #516	; (adr r3, 80090f0 <_dtoa_r+0x308>)
 8008eec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ef0:	f7f7 fb82 	bl	80005f8 <__aeabi_dmul>
 8008ef4:	a380      	add	r3, pc, #512	; (adr r3, 80090f8 <_dtoa_r+0x310>)
 8008ef6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008efa:	f7f7 f9c7 	bl	800028c <__adddf3>
 8008efe:	4606      	mov	r6, r0
 8008f00:	4628      	mov	r0, r5
 8008f02:	460f      	mov	r7, r1
 8008f04:	f7f7 fb0e 	bl	8000524 <__aeabi_i2d>
 8008f08:	a37d      	add	r3, pc, #500	; (adr r3, 8009100 <_dtoa_r+0x318>)
 8008f0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f0e:	f7f7 fb73 	bl	80005f8 <__aeabi_dmul>
 8008f12:	4602      	mov	r2, r0
 8008f14:	460b      	mov	r3, r1
 8008f16:	4630      	mov	r0, r6
 8008f18:	4639      	mov	r1, r7
 8008f1a:	f7f7 f9b7 	bl	800028c <__adddf3>
 8008f1e:	4606      	mov	r6, r0
 8008f20:	460f      	mov	r7, r1
 8008f22:	f7f7 fe19 	bl	8000b58 <__aeabi_d2iz>
 8008f26:	2200      	movs	r2, #0
 8008f28:	4682      	mov	sl, r0
 8008f2a:	2300      	movs	r3, #0
 8008f2c:	4630      	mov	r0, r6
 8008f2e:	4639      	mov	r1, r7
 8008f30:	f7f7 fdd4 	bl	8000adc <__aeabi_dcmplt>
 8008f34:	b148      	cbz	r0, 8008f4a <_dtoa_r+0x162>
 8008f36:	4650      	mov	r0, sl
 8008f38:	f7f7 faf4 	bl	8000524 <__aeabi_i2d>
 8008f3c:	4632      	mov	r2, r6
 8008f3e:	463b      	mov	r3, r7
 8008f40:	f7f7 fdc2 	bl	8000ac8 <__aeabi_dcmpeq>
 8008f44:	b908      	cbnz	r0, 8008f4a <_dtoa_r+0x162>
 8008f46:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008f4a:	f1ba 0f16 	cmp.w	sl, #22
 8008f4e:	d859      	bhi.n	8009004 <_dtoa_r+0x21c>
 8008f50:	4970      	ldr	r1, [pc, #448]	; (8009114 <_dtoa_r+0x32c>)
 8008f52:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8008f56:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008f5a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008f5e:	f7f7 fddb 	bl	8000b18 <__aeabi_dcmpgt>
 8008f62:	2800      	cmp	r0, #0
 8008f64:	d050      	beq.n	8009008 <_dtoa_r+0x220>
 8008f66:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008f6a:	2300      	movs	r3, #0
 8008f6c:	930f      	str	r3, [sp, #60]	; 0x3c
 8008f6e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008f70:	1b5d      	subs	r5, r3, r5
 8008f72:	f1b5 0801 	subs.w	r8, r5, #1
 8008f76:	bf49      	itett	mi
 8008f78:	f1c5 0301 	rsbmi	r3, r5, #1
 8008f7c:	2300      	movpl	r3, #0
 8008f7e:	9305      	strmi	r3, [sp, #20]
 8008f80:	f04f 0800 	movmi.w	r8, #0
 8008f84:	bf58      	it	pl
 8008f86:	9305      	strpl	r3, [sp, #20]
 8008f88:	f1ba 0f00 	cmp.w	sl, #0
 8008f8c:	db3e      	blt.n	800900c <_dtoa_r+0x224>
 8008f8e:	2300      	movs	r3, #0
 8008f90:	44d0      	add	r8, sl
 8008f92:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8008f96:	9307      	str	r3, [sp, #28]
 8008f98:	9b06      	ldr	r3, [sp, #24]
 8008f9a:	2b09      	cmp	r3, #9
 8008f9c:	f200 8090 	bhi.w	80090c0 <_dtoa_r+0x2d8>
 8008fa0:	2b05      	cmp	r3, #5
 8008fa2:	bfc4      	itt	gt
 8008fa4:	3b04      	subgt	r3, #4
 8008fa6:	9306      	strgt	r3, [sp, #24]
 8008fa8:	9b06      	ldr	r3, [sp, #24]
 8008faa:	f1a3 0302 	sub.w	r3, r3, #2
 8008fae:	bfcc      	ite	gt
 8008fb0:	2500      	movgt	r5, #0
 8008fb2:	2501      	movle	r5, #1
 8008fb4:	2b03      	cmp	r3, #3
 8008fb6:	f200 808f 	bhi.w	80090d8 <_dtoa_r+0x2f0>
 8008fba:	e8df f003 	tbb	[pc, r3]
 8008fbe:	7f7d      	.short	0x7f7d
 8008fc0:	7131      	.short	0x7131
 8008fc2:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8008fc6:	441d      	add	r5, r3
 8008fc8:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8008fcc:	2820      	cmp	r0, #32
 8008fce:	dd13      	ble.n	8008ff8 <_dtoa_r+0x210>
 8008fd0:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8008fd4:	9b00      	ldr	r3, [sp, #0]
 8008fd6:	fa08 f800 	lsl.w	r8, r8, r0
 8008fda:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8008fde:	fa23 f000 	lsr.w	r0, r3, r0
 8008fe2:	ea48 0000 	orr.w	r0, r8, r0
 8008fe6:	f7f7 fa8d 	bl	8000504 <__aeabi_ui2d>
 8008fea:	2301      	movs	r3, #1
 8008fec:	4682      	mov	sl, r0
 8008fee:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8008ff2:	3d01      	subs	r5, #1
 8008ff4:	9313      	str	r3, [sp, #76]	; 0x4c
 8008ff6:	e772      	b.n	8008ede <_dtoa_r+0xf6>
 8008ff8:	9b00      	ldr	r3, [sp, #0]
 8008ffa:	f1c0 0020 	rsb	r0, r0, #32
 8008ffe:	fa03 f000 	lsl.w	r0, r3, r0
 8009002:	e7f0      	b.n	8008fe6 <_dtoa_r+0x1fe>
 8009004:	2301      	movs	r3, #1
 8009006:	e7b1      	b.n	8008f6c <_dtoa_r+0x184>
 8009008:	900f      	str	r0, [sp, #60]	; 0x3c
 800900a:	e7b0      	b.n	8008f6e <_dtoa_r+0x186>
 800900c:	9b05      	ldr	r3, [sp, #20]
 800900e:	eba3 030a 	sub.w	r3, r3, sl
 8009012:	9305      	str	r3, [sp, #20]
 8009014:	f1ca 0300 	rsb	r3, sl, #0
 8009018:	9307      	str	r3, [sp, #28]
 800901a:	2300      	movs	r3, #0
 800901c:	930e      	str	r3, [sp, #56]	; 0x38
 800901e:	e7bb      	b.n	8008f98 <_dtoa_r+0x1b0>
 8009020:	2301      	movs	r3, #1
 8009022:	930a      	str	r3, [sp, #40]	; 0x28
 8009024:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009026:	2b00      	cmp	r3, #0
 8009028:	dd59      	ble.n	80090de <_dtoa_r+0x2f6>
 800902a:	9302      	str	r3, [sp, #8]
 800902c:	4699      	mov	r9, r3
 800902e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009030:	2200      	movs	r2, #0
 8009032:	6072      	str	r2, [r6, #4]
 8009034:	2204      	movs	r2, #4
 8009036:	f102 0014 	add.w	r0, r2, #20
 800903a:	4298      	cmp	r0, r3
 800903c:	6871      	ldr	r1, [r6, #4]
 800903e:	d953      	bls.n	80090e8 <_dtoa_r+0x300>
 8009040:	4620      	mov	r0, r4
 8009042:	f000 ffe8 	bl	800a016 <_Balloc>
 8009046:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009048:	6030      	str	r0, [r6, #0]
 800904a:	f1b9 0f0e 	cmp.w	r9, #14
 800904e:	f8d3 b000 	ldr.w	fp, [r3]
 8009052:	f200 80e6 	bhi.w	8009222 <_dtoa_r+0x43a>
 8009056:	2d00      	cmp	r5, #0
 8009058:	f000 80e3 	beq.w	8009222 <_dtoa_r+0x43a>
 800905c:	ed9d 7b00 	vldr	d7, [sp]
 8009060:	f1ba 0f00 	cmp.w	sl, #0
 8009064:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8009068:	dd74      	ble.n	8009154 <_dtoa_r+0x36c>
 800906a:	4a2a      	ldr	r2, [pc, #168]	; (8009114 <_dtoa_r+0x32c>)
 800906c:	f00a 030f 	and.w	r3, sl, #15
 8009070:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8009074:	ed93 7b00 	vldr	d7, [r3]
 8009078:	ea4f 162a 	mov.w	r6, sl, asr #4
 800907c:	06f0      	lsls	r0, r6, #27
 800907e:	ed8d 7b08 	vstr	d7, [sp, #32]
 8009082:	d565      	bpl.n	8009150 <_dtoa_r+0x368>
 8009084:	4b24      	ldr	r3, [pc, #144]	; (8009118 <_dtoa_r+0x330>)
 8009086:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800908a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800908e:	f7f7 fbdd 	bl	800084c <__aeabi_ddiv>
 8009092:	e9cd 0100 	strd	r0, r1, [sp]
 8009096:	f006 060f 	and.w	r6, r6, #15
 800909a:	2503      	movs	r5, #3
 800909c:	4f1e      	ldr	r7, [pc, #120]	; (8009118 <_dtoa_r+0x330>)
 800909e:	e04c      	b.n	800913a <_dtoa_r+0x352>
 80090a0:	2301      	movs	r3, #1
 80090a2:	930a      	str	r3, [sp, #40]	; 0x28
 80090a4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80090a6:	4453      	add	r3, sl
 80090a8:	f103 0901 	add.w	r9, r3, #1
 80090ac:	9302      	str	r3, [sp, #8]
 80090ae:	464b      	mov	r3, r9
 80090b0:	2b01      	cmp	r3, #1
 80090b2:	bfb8      	it	lt
 80090b4:	2301      	movlt	r3, #1
 80090b6:	e7ba      	b.n	800902e <_dtoa_r+0x246>
 80090b8:	2300      	movs	r3, #0
 80090ba:	e7b2      	b.n	8009022 <_dtoa_r+0x23a>
 80090bc:	2300      	movs	r3, #0
 80090be:	e7f0      	b.n	80090a2 <_dtoa_r+0x2ba>
 80090c0:	2501      	movs	r5, #1
 80090c2:	2300      	movs	r3, #0
 80090c4:	9306      	str	r3, [sp, #24]
 80090c6:	950a      	str	r5, [sp, #40]	; 0x28
 80090c8:	f04f 33ff 	mov.w	r3, #4294967295
 80090cc:	9302      	str	r3, [sp, #8]
 80090ce:	4699      	mov	r9, r3
 80090d0:	2200      	movs	r2, #0
 80090d2:	2312      	movs	r3, #18
 80090d4:	920b      	str	r2, [sp, #44]	; 0x2c
 80090d6:	e7aa      	b.n	800902e <_dtoa_r+0x246>
 80090d8:	2301      	movs	r3, #1
 80090da:	930a      	str	r3, [sp, #40]	; 0x28
 80090dc:	e7f4      	b.n	80090c8 <_dtoa_r+0x2e0>
 80090de:	2301      	movs	r3, #1
 80090e0:	9302      	str	r3, [sp, #8]
 80090e2:	4699      	mov	r9, r3
 80090e4:	461a      	mov	r2, r3
 80090e6:	e7f5      	b.n	80090d4 <_dtoa_r+0x2ec>
 80090e8:	3101      	adds	r1, #1
 80090ea:	6071      	str	r1, [r6, #4]
 80090ec:	0052      	lsls	r2, r2, #1
 80090ee:	e7a2      	b.n	8009036 <_dtoa_r+0x24e>
 80090f0:	636f4361 	.word	0x636f4361
 80090f4:	3fd287a7 	.word	0x3fd287a7
 80090f8:	8b60c8b3 	.word	0x8b60c8b3
 80090fc:	3fc68a28 	.word	0x3fc68a28
 8009100:	509f79fb 	.word	0x509f79fb
 8009104:	3fd34413 	.word	0x3fd34413
 8009108:	7ff00000 	.word	0x7ff00000
 800910c:	0800b305 	.word	0x0800b305
 8009110:	3ff80000 	.word	0x3ff80000
 8009114:	0800b3c0 	.word	0x0800b3c0
 8009118:	0800b398 	.word	0x0800b398
 800911c:	0800b389 	.word	0x0800b389
 8009120:	07f1      	lsls	r1, r6, #31
 8009122:	d508      	bpl.n	8009136 <_dtoa_r+0x34e>
 8009124:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009128:	e9d7 2300 	ldrd	r2, r3, [r7]
 800912c:	f7f7 fa64 	bl	80005f8 <__aeabi_dmul>
 8009130:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009134:	3501      	adds	r5, #1
 8009136:	1076      	asrs	r6, r6, #1
 8009138:	3708      	adds	r7, #8
 800913a:	2e00      	cmp	r6, #0
 800913c:	d1f0      	bne.n	8009120 <_dtoa_r+0x338>
 800913e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009142:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009146:	f7f7 fb81 	bl	800084c <__aeabi_ddiv>
 800914a:	e9cd 0100 	strd	r0, r1, [sp]
 800914e:	e01a      	b.n	8009186 <_dtoa_r+0x39e>
 8009150:	2502      	movs	r5, #2
 8009152:	e7a3      	b.n	800909c <_dtoa_r+0x2b4>
 8009154:	f000 80a0 	beq.w	8009298 <_dtoa_r+0x4b0>
 8009158:	f1ca 0600 	rsb	r6, sl, #0
 800915c:	4b9f      	ldr	r3, [pc, #636]	; (80093dc <_dtoa_r+0x5f4>)
 800915e:	4fa0      	ldr	r7, [pc, #640]	; (80093e0 <_dtoa_r+0x5f8>)
 8009160:	f006 020f 	and.w	r2, r6, #15
 8009164:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009168:	e9d3 2300 	ldrd	r2, r3, [r3]
 800916c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009170:	f7f7 fa42 	bl	80005f8 <__aeabi_dmul>
 8009174:	e9cd 0100 	strd	r0, r1, [sp]
 8009178:	1136      	asrs	r6, r6, #4
 800917a:	2300      	movs	r3, #0
 800917c:	2502      	movs	r5, #2
 800917e:	2e00      	cmp	r6, #0
 8009180:	d17f      	bne.n	8009282 <_dtoa_r+0x49a>
 8009182:	2b00      	cmp	r3, #0
 8009184:	d1e1      	bne.n	800914a <_dtoa_r+0x362>
 8009186:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009188:	2b00      	cmp	r3, #0
 800918a:	f000 8087 	beq.w	800929c <_dtoa_r+0x4b4>
 800918e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8009192:	2200      	movs	r2, #0
 8009194:	4b93      	ldr	r3, [pc, #588]	; (80093e4 <_dtoa_r+0x5fc>)
 8009196:	4630      	mov	r0, r6
 8009198:	4639      	mov	r1, r7
 800919a:	f7f7 fc9f 	bl	8000adc <__aeabi_dcmplt>
 800919e:	2800      	cmp	r0, #0
 80091a0:	d07c      	beq.n	800929c <_dtoa_r+0x4b4>
 80091a2:	f1b9 0f00 	cmp.w	r9, #0
 80091a6:	d079      	beq.n	800929c <_dtoa_r+0x4b4>
 80091a8:	9b02      	ldr	r3, [sp, #8]
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	dd35      	ble.n	800921a <_dtoa_r+0x432>
 80091ae:	f10a 33ff 	add.w	r3, sl, #4294967295
 80091b2:	9308      	str	r3, [sp, #32]
 80091b4:	4639      	mov	r1, r7
 80091b6:	2200      	movs	r2, #0
 80091b8:	4b8b      	ldr	r3, [pc, #556]	; (80093e8 <_dtoa_r+0x600>)
 80091ba:	4630      	mov	r0, r6
 80091bc:	f7f7 fa1c 	bl	80005f8 <__aeabi_dmul>
 80091c0:	e9cd 0100 	strd	r0, r1, [sp]
 80091c4:	9f02      	ldr	r7, [sp, #8]
 80091c6:	3501      	adds	r5, #1
 80091c8:	4628      	mov	r0, r5
 80091ca:	f7f7 f9ab 	bl	8000524 <__aeabi_i2d>
 80091ce:	e9dd 2300 	ldrd	r2, r3, [sp]
 80091d2:	f7f7 fa11 	bl	80005f8 <__aeabi_dmul>
 80091d6:	2200      	movs	r2, #0
 80091d8:	4b84      	ldr	r3, [pc, #528]	; (80093ec <_dtoa_r+0x604>)
 80091da:	f7f7 f857 	bl	800028c <__adddf3>
 80091de:	4605      	mov	r5, r0
 80091e0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80091e4:	2f00      	cmp	r7, #0
 80091e6:	d15d      	bne.n	80092a4 <_dtoa_r+0x4bc>
 80091e8:	2200      	movs	r2, #0
 80091ea:	4b81      	ldr	r3, [pc, #516]	; (80093f0 <_dtoa_r+0x608>)
 80091ec:	e9dd 0100 	ldrd	r0, r1, [sp]
 80091f0:	f7f7 f84a 	bl	8000288 <__aeabi_dsub>
 80091f4:	462a      	mov	r2, r5
 80091f6:	4633      	mov	r3, r6
 80091f8:	e9cd 0100 	strd	r0, r1, [sp]
 80091fc:	f7f7 fc8c 	bl	8000b18 <__aeabi_dcmpgt>
 8009200:	2800      	cmp	r0, #0
 8009202:	f040 8288 	bne.w	8009716 <_dtoa_r+0x92e>
 8009206:	462a      	mov	r2, r5
 8009208:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800920c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009210:	f7f7 fc64 	bl	8000adc <__aeabi_dcmplt>
 8009214:	2800      	cmp	r0, #0
 8009216:	f040 827c 	bne.w	8009712 <_dtoa_r+0x92a>
 800921a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800921e:	e9cd 2300 	strd	r2, r3, [sp]
 8009222:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009224:	2b00      	cmp	r3, #0
 8009226:	f2c0 8150 	blt.w	80094ca <_dtoa_r+0x6e2>
 800922a:	f1ba 0f0e 	cmp.w	sl, #14
 800922e:	f300 814c 	bgt.w	80094ca <_dtoa_r+0x6e2>
 8009232:	4b6a      	ldr	r3, [pc, #424]	; (80093dc <_dtoa_r+0x5f4>)
 8009234:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8009238:	ed93 7b00 	vldr	d7, [r3]
 800923c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800923e:	2b00      	cmp	r3, #0
 8009240:	ed8d 7b02 	vstr	d7, [sp, #8]
 8009244:	f280 80d8 	bge.w	80093f8 <_dtoa_r+0x610>
 8009248:	f1b9 0f00 	cmp.w	r9, #0
 800924c:	f300 80d4 	bgt.w	80093f8 <_dtoa_r+0x610>
 8009250:	f040 825e 	bne.w	8009710 <_dtoa_r+0x928>
 8009254:	2200      	movs	r2, #0
 8009256:	4b66      	ldr	r3, [pc, #408]	; (80093f0 <_dtoa_r+0x608>)
 8009258:	ec51 0b17 	vmov	r0, r1, d7
 800925c:	f7f7 f9cc 	bl	80005f8 <__aeabi_dmul>
 8009260:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009264:	f7f7 fc4e 	bl	8000b04 <__aeabi_dcmpge>
 8009268:	464f      	mov	r7, r9
 800926a:	464e      	mov	r6, r9
 800926c:	2800      	cmp	r0, #0
 800926e:	f040 8234 	bne.w	80096da <_dtoa_r+0x8f2>
 8009272:	2331      	movs	r3, #49	; 0x31
 8009274:	f10b 0501 	add.w	r5, fp, #1
 8009278:	f88b 3000 	strb.w	r3, [fp]
 800927c:	f10a 0a01 	add.w	sl, sl, #1
 8009280:	e22f      	b.n	80096e2 <_dtoa_r+0x8fa>
 8009282:	07f2      	lsls	r2, r6, #31
 8009284:	d505      	bpl.n	8009292 <_dtoa_r+0x4aa>
 8009286:	e9d7 2300 	ldrd	r2, r3, [r7]
 800928a:	f7f7 f9b5 	bl	80005f8 <__aeabi_dmul>
 800928e:	3501      	adds	r5, #1
 8009290:	2301      	movs	r3, #1
 8009292:	1076      	asrs	r6, r6, #1
 8009294:	3708      	adds	r7, #8
 8009296:	e772      	b.n	800917e <_dtoa_r+0x396>
 8009298:	2502      	movs	r5, #2
 800929a:	e774      	b.n	8009186 <_dtoa_r+0x39e>
 800929c:	f8cd a020 	str.w	sl, [sp, #32]
 80092a0:	464f      	mov	r7, r9
 80092a2:	e791      	b.n	80091c8 <_dtoa_r+0x3e0>
 80092a4:	4b4d      	ldr	r3, [pc, #308]	; (80093dc <_dtoa_r+0x5f4>)
 80092a6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80092aa:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 80092ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	d047      	beq.n	8009344 <_dtoa_r+0x55c>
 80092b4:	4602      	mov	r2, r0
 80092b6:	460b      	mov	r3, r1
 80092b8:	2000      	movs	r0, #0
 80092ba:	494e      	ldr	r1, [pc, #312]	; (80093f4 <_dtoa_r+0x60c>)
 80092bc:	f7f7 fac6 	bl	800084c <__aeabi_ddiv>
 80092c0:	462a      	mov	r2, r5
 80092c2:	4633      	mov	r3, r6
 80092c4:	f7f6 ffe0 	bl	8000288 <__aeabi_dsub>
 80092c8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80092cc:	465d      	mov	r5, fp
 80092ce:	e9dd 0100 	ldrd	r0, r1, [sp]
 80092d2:	f7f7 fc41 	bl	8000b58 <__aeabi_d2iz>
 80092d6:	4606      	mov	r6, r0
 80092d8:	f7f7 f924 	bl	8000524 <__aeabi_i2d>
 80092dc:	4602      	mov	r2, r0
 80092de:	460b      	mov	r3, r1
 80092e0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80092e4:	f7f6 ffd0 	bl	8000288 <__aeabi_dsub>
 80092e8:	3630      	adds	r6, #48	; 0x30
 80092ea:	f805 6b01 	strb.w	r6, [r5], #1
 80092ee:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80092f2:	e9cd 0100 	strd	r0, r1, [sp]
 80092f6:	f7f7 fbf1 	bl	8000adc <__aeabi_dcmplt>
 80092fa:	2800      	cmp	r0, #0
 80092fc:	d163      	bne.n	80093c6 <_dtoa_r+0x5de>
 80092fe:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009302:	2000      	movs	r0, #0
 8009304:	4937      	ldr	r1, [pc, #220]	; (80093e4 <_dtoa_r+0x5fc>)
 8009306:	f7f6 ffbf 	bl	8000288 <__aeabi_dsub>
 800930a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800930e:	f7f7 fbe5 	bl	8000adc <__aeabi_dcmplt>
 8009312:	2800      	cmp	r0, #0
 8009314:	f040 80b7 	bne.w	8009486 <_dtoa_r+0x69e>
 8009318:	eba5 030b 	sub.w	r3, r5, fp
 800931c:	429f      	cmp	r7, r3
 800931e:	f77f af7c 	ble.w	800921a <_dtoa_r+0x432>
 8009322:	2200      	movs	r2, #0
 8009324:	4b30      	ldr	r3, [pc, #192]	; (80093e8 <_dtoa_r+0x600>)
 8009326:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800932a:	f7f7 f965 	bl	80005f8 <__aeabi_dmul>
 800932e:	2200      	movs	r2, #0
 8009330:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8009334:	4b2c      	ldr	r3, [pc, #176]	; (80093e8 <_dtoa_r+0x600>)
 8009336:	e9dd 0100 	ldrd	r0, r1, [sp]
 800933a:	f7f7 f95d 	bl	80005f8 <__aeabi_dmul>
 800933e:	e9cd 0100 	strd	r0, r1, [sp]
 8009342:	e7c4      	b.n	80092ce <_dtoa_r+0x4e6>
 8009344:	462a      	mov	r2, r5
 8009346:	4633      	mov	r3, r6
 8009348:	f7f7 f956 	bl	80005f8 <__aeabi_dmul>
 800934c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8009350:	eb0b 0507 	add.w	r5, fp, r7
 8009354:	465e      	mov	r6, fp
 8009356:	e9dd 0100 	ldrd	r0, r1, [sp]
 800935a:	f7f7 fbfd 	bl	8000b58 <__aeabi_d2iz>
 800935e:	4607      	mov	r7, r0
 8009360:	f7f7 f8e0 	bl	8000524 <__aeabi_i2d>
 8009364:	3730      	adds	r7, #48	; 0x30
 8009366:	4602      	mov	r2, r0
 8009368:	460b      	mov	r3, r1
 800936a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800936e:	f7f6 ff8b 	bl	8000288 <__aeabi_dsub>
 8009372:	f806 7b01 	strb.w	r7, [r6], #1
 8009376:	42ae      	cmp	r6, r5
 8009378:	e9cd 0100 	strd	r0, r1, [sp]
 800937c:	f04f 0200 	mov.w	r2, #0
 8009380:	d126      	bne.n	80093d0 <_dtoa_r+0x5e8>
 8009382:	4b1c      	ldr	r3, [pc, #112]	; (80093f4 <_dtoa_r+0x60c>)
 8009384:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009388:	f7f6 ff80 	bl	800028c <__adddf3>
 800938c:	4602      	mov	r2, r0
 800938e:	460b      	mov	r3, r1
 8009390:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009394:	f7f7 fbc0 	bl	8000b18 <__aeabi_dcmpgt>
 8009398:	2800      	cmp	r0, #0
 800939a:	d174      	bne.n	8009486 <_dtoa_r+0x69e>
 800939c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80093a0:	2000      	movs	r0, #0
 80093a2:	4914      	ldr	r1, [pc, #80]	; (80093f4 <_dtoa_r+0x60c>)
 80093a4:	f7f6 ff70 	bl	8000288 <__aeabi_dsub>
 80093a8:	4602      	mov	r2, r0
 80093aa:	460b      	mov	r3, r1
 80093ac:	e9dd 0100 	ldrd	r0, r1, [sp]
 80093b0:	f7f7 fb94 	bl	8000adc <__aeabi_dcmplt>
 80093b4:	2800      	cmp	r0, #0
 80093b6:	f43f af30 	beq.w	800921a <_dtoa_r+0x432>
 80093ba:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80093be:	2b30      	cmp	r3, #48	; 0x30
 80093c0:	f105 32ff 	add.w	r2, r5, #4294967295
 80093c4:	d002      	beq.n	80093cc <_dtoa_r+0x5e4>
 80093c6:	f8dd a020 	ldr.w	sl, [sp, #32]
 80093ca:	e04a      	b.n	8009462 <_dtoa_r+0x67a>
 80093cc:	4615      	mov	r5, r2
 80093ce:	e7f4      	b.n	80093ba <_dtoa_r+0x5d2>
 80093d0:	4b05      	ldr	r3, [pc, #20]	; (80093e8 <_dtoa_r+0x600>)
 80093d2:	f7f7 f911 	bl	80005f8 <__aeabi_dmul>
 80093d6:	e9cd 0100 	strd	r0, r1, [sp]
 80093da:	e7bc      	b.n	8009356 <_dtoa_r+0x56e>
 80093dc:	0800b3c0 	.word	0x0800b3c0
 80093e0:	0800b398 	.word	0x0800b398
 80093e4:	3ff00000 	.word	0x3ff00000
 80093e8:	40240000 	.word	0x40240000
 80093ec:	401c0000 	.word	0x401c0000
 80093f0:	40140000 	.word	0x40140000
 80093f4:	3fe00000 	.word	0x3fe00000
 80093f8:	e9dd 6700 	ldrd	r6, r7, [sp]
 80093fc:	465d      	mov	r5, fp
 80093fe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009402:	4630      	mov	r0, r6
 8009404:	4639      	mov	r1, r7
 8009406:	f7f7 fa21 	bl	800084c <__aeabi_ddiv>
 800940a:	f7f7 fba5 	bl	8000b58 <__aeabi_d2iz>
 800940e:	4680      	mov	r8, r0
 8009410:	f7f7 f888 	bl	8000524 <__aeabi_i2d>
 8009414:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009418:	f7f7 f8ee 	bl	80005f8 <__aeabi_dmul>
 800941c:	4602      	mov	r2, r0
 800941e:	460b      	mov	r3, r1
 8009420:	4630      	mov	r0, r6
 8009422:	4639      	mov	r1, r7
 8009424:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8009428:	f7f6 ff2e 	bl	8000288 <__aeabi_dsub>
 800942c:	f805 6b01 	strb.w	r6, [r5], #1
 8009430:	eba5 060b 	sub.w	r6, r5, fp
 8009434:	45b1      	cmp	r9, r6
 8009436:	4602      	mov	r2, r0
 8009438:	460b      	mov	r3, r1
 800943a:	d139      	bne.n	80094b0 <_dtoa_r+0x6c8>
 800943c:	f7f6 ff26 	bl	800028c <__adddf3>
 8009440:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009444:	4606      	mov	r6, r0
 8009446:	460f      	mov	r7, r1
 8009448:	f7f7 fb66 	bl	8000b18 <__aeabi_dcmpgt>
 800944c:	b9c8      	cbnz	r0, 8009482 <_dtoa_r+0x69a>
 800944e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009452:	4630      	mov	r0, r6
 8009454:	4639      	mov	r1, r7
 8009456:	f7f7 fb37 	bl	8000ac8 <__aeabi_dcmpeq>
 800945a:	b110      	cbz	r0, 8009462 <_dtoa_r+0x67a>
 800945c:	f018 0f01 	tst.w	r8, #1
 8009460:	d10f      	bne.n	8009482 <_dtoa_r+0x69a>
 8009462:	9904      	ldr	r1, [sp, #16]
 8009464:	4620      	mov	r0, r4
 8009466:	f000 fe0a 	bl	800a07e <_Bfree>
 800946a:	2300      	movs	r3, #0
 800946c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800946e:	702b      	strb	r3, [r5, #0]
 8009470:	f10a 0301 	add.w	r3, sl, #1
 8009474:	6013      	str	r3, [r2, #0]
 8009476:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009478:	2b00      	cmp	r3, #0
 800947a:	f000 8241 	beq.w	8009900 <_dtoa_r+0xb18>
 800947e:	601d      	str	r5, [r3, #0]
 8009480:	e23e      	b.n	8009900 <_dtoa_r+0xb18>
 8009482:	f8cd a020 	str.w	sl, [sp, #32]
 8009486:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800948a:	2a39      	cmp	r2, #57	; 0x39
 800948c:	f105 33ff 	add.w	r3, r5, #4294967295
 8009490:	d108      	bne.n	80094a4 <_dtoa_r+0x6bc>
 8009492:	459b      	cmp	fp, r3
 8009494:	d10a      	bne.n	80094ac <_dtoa_r+0x6c4>
 8009496:	9b08      	ldr	r3, [sp, #32]
 8009498:	3301      	adds	r3, #1
 800949a:	9308      	str	r3, [sp, #32]
 800949c:	2330      	movs	r3, #48	; 0x30
 800949e:	f88b 3000 	strb.w	r3, [fp]
 80094a2:	465b      	mov	r3, fp
 80094a4:	781a      	ldrb	r2, [r3, #0]
 80094a6:	3201      	adds	r2, #1
 80094a8:	701a      	strb	r2, [r3, #0]
 80094aa:	e78c      	b.n	80093c6 <_dtoa_r+0x5de>
 80094ac:	461d      	mov	r5, r3
 80094ae:	e7ea      	b.n	8009486 <_dtoa_r+0x69e>
 80094b0:	2200      	movs	r2, #0
 80094b2:	4b9b      	ldr	r3, [pc, #620]	; (8009720 <_dtoa_r+0x938>)
 80094b4:	f7f7 f8a0 	bl	80005f8 <__aeabi_dmul>
 80094b8:	2200      	movs	r2, #0
 80094ba:	2300      	movs	r3, #0
 80094bc:	4606      	mov	r6, r0
 80094be:	460f      	mov	r7, r1
 80094c0:	f7f7 fb02 	bl	8000ac8 <__aeabi_dcmpeq>
 80094c4:	2800      	cmp	r0, #0
 80094c6:	d09a      	beq.n	80093fe <_dtoa_r+0x616>
 80094c8:	e7cb      	b.n	8009462 <_dtoa_r+0x67a>
 80094ca:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80094cc:	2a00      	cmp	r2, #0
 80094ce:	f000 808b 	beq.w	80095e8 <_dtoa_r+0x800>
 80094d2:	9a06      	ldr	r2, [sp, #24]
 80094d4:	2a01      	cmp	r2, #1
 80094d6:	dc6e      	bgt.n	80095b6 <_dtoa_r+0x7ce>
 80094d8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80094da:	2a00      	cmp	r2, #0
 80094dc:	d067      	beq.n	80095ae <_dtoa_r+0x7c6>
 80094de:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80094e2:	9f07      	ldr	r7, [sp, #28]
 80094e4:	9d05      	ldr	r5, [sp, #20]
 80094e6:	9a05      	ldr	r2, [sp, #20]
 80094e8:	2101      	movs	r1, #1
 80094ea:	441a      	add	r2, r3
 80094ec:	4620      	mov	r0, r4
 80094ee:	9205      	str	r2, [sp, #20]
 80094f0:	4498      	add	r8, r3
 80094f2:	f000 fea2 	bl	800a23a <__i2b>
 80094f6:	4606      	mov	r6, r0
 80094f8:	2d00      	cmp	r5, #0
 80094fa:	dd0c      	ble.n	8009516 <_dtoa_r+0x72e>
 80094fc:	f1b8 0f00 	cmp.w	r8, #0
 8009500:	dd09      	ble.n	8009516 <_dtoa_r+0x72e>
 8009502:	4545      	cmp	r5, r8
 8009504:	9a05      	ldr	r2, [sp, #20]
 8009506:	462b      	mov	r3, r5
 8009508:	bfa8      	it	ge
 800950a:	4643      	movge	r3, r8
 800950c:	1ad2      	subs	r2, r2, r3
 800950e:	9205      	str	r2, [sp, #20]
 8009510:	1aed      	subs	r5, r5, r3
 8009512:	eba8 0803 	sub.w	r8, r8, r3
 8009516:	9b07      	ldr	r3, [sp, #28]
 8009518:	b1eb      	cbz	r3, 8009556 <_dtoa_r+0x76e>
 800951a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800951c:	2b00      	cmp	r3, #0
 800951e:	d067      	beq.n	80095f0 <_dtoa_r+0x808>
 8009520:	b18f      	cbz	r7, 8009546 <_dtoa_r+0x75e>
 8009522:	4631      	mov	r1, r6
 8009524:	463a      	mov	r2, r7
 8009526:	4620      	mov	r0, r4
 8009528:	f000 ff26 	bl	800a378 <__pow5mult>
 800952c:	9a04      	ldr	r2, [sp, #16]
 800952e:	4601      	mov	r1, r0
 8009530:	4606      	mov	r6, r0
 8009532:	4620      	mov	r0, r4
 8009534:	f000 fe8a 	bl	800a24c <__multiply>
 8009538:	9904      	ldr	r1, [sp, #16]
 800953a:	9008      	str	r0, [sp, #32]
 800953c:	4620      	mov	r0, r4
 800953e:	f000 fd9e 	bl	800a07e <_Bfree>
 8009542:	9b08      	ldr	r3, [sp, #32]
 8009544:	9304      	str	r3, [sp, #16]
 8009546:	9b07      	ldr	r3, [sp, #28]
 8009548:	1bda      	subs	r2, r3, r7
 800954a:	d004      	beq.n	8009556 <_dtoa_r+0x76e>
 800954c:	9904      	ldr	r1, [sp, #16]
 800954e:	4620      	mov	r0, r4
 8009550:	f000 ff12 	bl	800a378 <__pow5mult>
 8009554:	9004      	str	r0, [sp, #16]
 8009556:	2101      	movs	r1, #1
 8009558:	4620      	mov	r0, r4
 800955a:	f000 fe6e 	bl	800a23a <__i2b>
 800955e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009560:	4607      	mov	r7, r0
 8009562:	2b00      	cmp	r3, #0
 8009564:	f000 81d0 	beq.w	8009908 <_dtoa_r+0xb20>
 8009568:	461a      	mov	r2, r3
 800956a:	4601      	mov	r1, r0
 800956c:	4620      	mov	r0, r4
 800956e:	f000 ff03 	bl	800a378 <__pow5mult>
 8009572:	9b06      	ldr	r3, [sp, #24]
 8009574:	2b01      	cmp	r3, #1
 8009576:	4607      	mov	r7, r0
 8009578:	dc40      	bgt.n	80095fc <_dtoa_r+0x814>
 800957a:	9b00      	ldr	r3, [sp, #0]
 800957c:	2b00      	cmp	r3, #0
 800957e:	d139      	bne.n	80095f4 <_dtoa_r+0x80c>
 8009580:	9b01      	ldr	r3, [sp, #4]
 8009582:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009586:	2b00      	cmp	r3, #0
 8009588:	d136      	bne.n	80095f8 <_dtoa_r+0x810>
 800958a:	9b01      	ldr	r3, [sp, #4]
 800958c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009590:	0d1b      	lsrs	r3, r3, #20
 8009592:	051b      	lsls	r3, r3, #20
 8009594:	b12b      	cbz	r3, 80095a2 <_dtoa_r+0x7ba>
 8009596:	9b05      	ldr	r3, [sp, #20]
 8009598:	3301      	adds	r3, #1
 800959a:	9305      	str	r3, [sp, #20]
 800959c:	f108 0801 	add.w	r8, r8, #1
 80095a0:	2301      	movs	r3, #1
 80095a2:	9307      	str	r3, [sp, #28]
 80095a4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80095a6:	2b00      	cmp	r3, #0
 80095a8:	d12a      	bne.n	8009600 <_dtoa_r+0x818>
 80095aa:	2001      	movs	r0, #1
 80095ac:	e030      	b.n	8009610 <_dtoa_r+0x828>
 80095ae:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80095b0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80095b4:	e795      	b.n	80094e2 <_dtoa_r+0x6fa>
 80095b6:	9b07      	ldr	r3, [sp, #28]
 80095b8:	f109 37ff 	add.w	r7, r9, #4294967295
 80095bc:	42bb      	cmp	r3, r7
 80095be:	bfbf      	itttt	lt
 80095c0:	9b07      	ldrlt	r3, [sp, #28]
 80095c2:	9707      	strlt	r7, [sp, #28]
 80095c4:	1afa      	sublt	r2, r7, r3
 80095c6:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80095c8:	bfbb      	ittet	lt
 80095ca:	189b      	addlt	r3, r3, r2
 80095cc:	930e      	strlt	r3, [sp, #56]	; 0x38
 80095ce:	1bdf      	subge	r7, r3, r7
 80095d0:	2700      	movlt	r7, #0
 80095d2:	f1b9 0f00 	cmp.w	r9, #0
 80095d6:	bfb5      	itete	lt
 80095d8:	9b05      	ldrlt	r3, [sp, #20]
 80095da:	9d05      	ldrge	r5, [sp, #20]
 80095dc:	eba3 0509 	sublt.w	r5, r3, r9
 80095e0:	464b      	movge	r3, r9
 80095e2:	bfb8      	it	lt
 80095e4:	2300      	movlt	r3, #0
 80095e6:	e77e      	b.n	80094e6 <_dtoa_r+0x6fe>
 80095e8:	9f07      	ldr	r7, [sp, #28]
 80095ea:	9d05      	ldr	r5, [sp, #20]
 80095ec:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80095ee:	e783      	b.n	80094f8 <_dtoa_r+0x710>
 80095f0:	9a07      	ldr	r2, [sp, #28]
 80095f2:	e7ab      	b.n	800954c <_dtoa_r+0x764>
 80095f4:	2300      	movs	r3, #0
 80095f6:	e7d4      	b.n	80095a2 <_dtoa_r+0x7ba>
 80095f8:	9b00      	ldr	r3, [sp, #0]
 80095fa:	e7d2      	b.n	80095a2 <_dtoa_r+0x7ba>
 80095fc:	2300      	movs	r3, #0
 80095fe:	9307      	str	r3, [sp, #28]
 8009600:	693b      	ldr	r3, [r7, #16]
 8009602:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8009606:	6918      	ldr	r0, [r3, #16]
 8009608:	f000 fdc9 	bl	800a19e <__hi0bits>
 800960c:	f1c0 0020 	rsb	r0, r0, #32
 8009610:	4440      	add	r0, r8
 8009612:	f010 001f 	ands.w	r0, r0, #31
 8009616:	d047      	beq.n	80096a8 <_dtoa_r+0x8c0>
 8009618:	f1c0 0320 	rsb	r3, r0, #32
 800961c:	2b04      	cmp	r3, #4
 800961e:	dd3b      	ble.n	8009698 <_dtoa_r+0x8b0>
 8009620:	9b05      	ldr	r3, [sp, #20]
 8009622:	f1c0 001c 	rsb	r0, r0, #28
 8009626:	4403      	add	r3, r0
 8009628:	9305      	str	r3, [sp, #20]
 800962a:	4405      	add	r5, r0
 800962c:	4480      	add	r8, r0
 800962e:	9b05      	ldr	r3, [sp, #20]
 8009630:	2b00      	cmp	r3, #0
 8009632:	dd05      	ble.n	8009640 <_dtoa_r+0x858>
 8009634:	461a      	mov	r2, r3
 8009636:	9904      	ldr	r1, [sp, #16]
 8009638:	4620      	mov	r0, r4
 800963a:	f000 feeb 	bl	800a414 <__lshift>
 800963e:	9004      	str	r0, [sp, #16]
 8009640:	f1b8 0f00 	cmp.w	r8, #0
 8009644:	dd05      	ble.n	8009652 <_dtoa_r+0x86a>
 8009646:	4639      	mov	r1, r7
 8009648:	4642      	mov	r2, r8
 800964a:	4620      	mov	r0, r4
 800964c:	f000 fee2 	bl	800a414 <__lshift>
 8009650:	4607      	mov	r7, r0
 8009652:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009654:	b353      	cbz	r3, 80096ac <_dtoa_r+0x8c4>
 8009656:	4639      	mov	r1, r7
 8009658:	9804      	ldr	r0, [sp, #16]
 800965a:	f000 ff2f 	bl	800a4bc <__mcmp>
 800965e:	2800      	cmp	r0, #0
 8009660:	da24      	bge.n	80096ac <_dtoa_r+0x8c4>
 8009662:	2300      	movs	r3, #0
 8009664:	220a      	movs	r2, #10
 8009666:	9904      	ldr	r1, [sp, #16]
 8009668:	4620      	mov	r0, r4
 800966a:	f000 fd1f 	bl	800a0ac <__multadd>
 800966e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009670:	9004      	str	r0, [sp, #16]
 8009672:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009676:	2b00      	cmp	r3, #0
 8009678:	f000 814d 	beq.w	8009916 <_dtoa_r+0xb2e>
 800967c:	2300      	movs	r3, #0
 800967e:	4631      	mov	r1, r6
 8009680:	220a      	movs	r2, #10
 8009682:	4620      	mov	r0, r4
 8009684:	f000 fd12 	bl	800a0ac <__multadd>
 8009688:	9b02      	ldr	r3, [sp, #8]
 800968a:	2b00      	cmp	r3, #0
 800968c:	4606      	mov	r6, r0
 800968e:	dc4f      	bgt.n	8009730 <_dtoa_r+0x948>
 8009690:	9b06      	ldr	r3, [sp, #24]
 8009692:	2b02      	cmp	r3, #2
 8009694:	dd4c      	ble.n	8009730 <_dtoa_r+0x948>
 8009696:	e011      	b.n	80096bc <_dtoa_r+0x8d4>
 8009698:	d0c9      	beq.n	800962e <_dtoa_r+0x846>
 800969a:	9a05      	ldr	r2, [sp, #20]
 800969c:	331c      	adds	r3, #28
 800969e:	441a      	add	r2, r3
 80096a0:	9205      	str	r2, [sp, #20]
 80096a2:	441d      	add	r5, r3
 80096a4:	4498      	add	r8, r3
 80096a6:	e7c2      	b.n	800962e <_dtoa_r+0x846>
 80096a8:	4603      	mov	r3, r0
 80096aa:	e7f6      	b.n	800969a <_dtoa_r+0x8b2>
 80096ac:	f1b9 0f00 	cmp.w	r9, #0
 80096b0:	dc38      	bgt.n	8009724 <_dtoa_r+0x93c>
 80096b2:	9b06      	ldr	r3, [sp, #24]
 80096b4:	2b02      	cmp	r3, #2
 80096b6:	dd35      	ble.n	8009724 <_dtoa_r+0x93c>
 80096b8:	f8cd 9008 	str.w	r9, [sp, #8]
 80096bc:	9b02      	ldr	r3, [sp, #8]
 80096be:	b963      	cbnz	r3, 80096da <_dtoa_r+0x8f2>
 80096c0:	4639      	mov	r1, r7
 80096c2:	2205      	movs	r2, #5
 80096c4:	4620      	mov	r0, r4
 80096c6:	f000 fcf1 	bl	800a0ac <__multadd>
 80096ca:	4601      	mov	r1, r0
 80096cc:	4607      	mov	r7, r0
 80096ce:	9804      	ldr	r0, [sp, #16]
 80096d0:	f000 fef4 	bl	800a4bc <__mcmp>
 80096d4:	2800      	cmp	r0, #0
 80096d6:	f73f adcc 	bgt.w	8009272 <_dtoa_r+0x48a>
 80096da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80096dc:	465d      	mov	r5, fp
 80096de:	ea6f 0a03 	mvn.w	sl, r3
 80096e2:	f04f 0900 	mov.w	r9, #0
 80096e6:	4639      	mov	r1, r7
 80096e8:	4620      	mov	r0, r4
 80096ea:	f000 fcc8 	bl	800a07e <_Bfree>
 80096ee:	2e00      	cmp	r6, #0
 80096f0:	f43f aeb7 	beq.w	8009462 <_dtoa_r+0x67a>
 80096f4:	f1b9 0f00 	cmp.w	r9, #0
 80096f8:	d005      	beq.n	8009706 <_dtoa_r+0x91e>
 80096fa:	45b1      	cmp	r9, r6
 80096fc:	d003      	beq.n	8009706 <_dtoa_r+0x91e>
 80096fe:	4649      	mov	r1, r9
 8009700:	4620      	mov	r0, r4
 8009702:	f000 fcbc 	bl	800a07e <_Bfree>
 8009706:	4631      	mov	r1, r6
 8009708:	4620      	mov	r0, r4
 800970a:	f000 fcb8 	bl	800a07e <_Bfree>
 800970e:	e6a8      	b.n	8009462 <_dtoa_r+0x67a>
 8009710:	2700      	movs	r7, #0
 8009712:	463e      	mov	r6, r7
 8009714:	e7e1      	b.n	80096da <_dtoa_r+0x8f2>
 8009716:	f8dd a020 	ldr.w	sl, [sp, #32]
 800971a:	463e      	mov	r6, r7
 800971c:	e5a9      	b.n	8009272 <_dtoa_r+0x48a>
 800971e:	bf00      	nop
 8009720:	40240000 	.word	0x40240000
 8009724:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009726:	f8cd 9008 	str.w	r9, [sp, #8]
 800972a:	2b00      	cmp	r3, #0
 800972c:	f000 80fa 	beq.w	8009924 <_dtoa_r+0xb3c>
 8009730:	2d00      	cmp	r5, #0
 8009732:	dd05      	ble.n	8009740 <_dtoa_r+0x958>
 8009734:	4631      	mov	r1, r6
 8009736:	462a      	mov	r2, r5
 8009738:	4620      	mov	r0, r4
 800973a:	f000 fe6b 	bl	800a414 <__lshift>
 800973e:	4606      	mov	r6, r0
 8009740:	9b07      	ldr	r3, [sp, #28]
 8009742:	2b00      	cmp	r3, #0
 8009744:	d04c      	beq.n	80097e0 <_dtoa_r+0x9f8>
 8009746:	6871      	ldr	r1, [r6, #4]
 8009748:	4620      	mov	r0, r4
 800974a:	f000 fc64 	bl	800a016 <_Balloc>
 800974e:	6932      	ldr	r2, [r6, #16]
 8009750:	3202      	adds	r2, #2
 8009752:	4605      	mov	r5, r0
 8009754:	0092      	lsls	r2, r2, #2
 8009756:	f106 010c 	add.w	r1, r6, #12
 800975a:	300c      	adds	r0, #12
 800975c:	f000 fc50 	bl	800a000 <memcpy>
 8009760:	2201      	movs	r2, #1
 8009762:	4629      	mov	r1, r5
 8009764:	4620      	mov	r0, r4
 8009766:	f000 fe55 	bl	800a414 <__lshift>
 800976a:	9b00      	ldr	r3, [sp, #0]
 800976c:	f8cd b014 	str.w	fp, [sp, #20]
 8009770:	f003 0301 	and.w	r3, r3, #1
 8009774:	46b1      	mov	r9, r6
 8009776:	9307      	str	r3, [sp, #28]
 8009778:	4606      	mov	r6, r0
 800977a:	4639      	mov	r1, r7
 800977c:	9804      	ldr	r0, [sp, #16]
 800977e:	f7ff faa7 	bl	8008cd0 <quorem>
 8009782:	4649      	mov	r1, r9
 8009784:	4605      	mov	r5, r0
 8009786:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800978a:	9804      	ldr	r0, [sp, #16]
 800978c:	f000 fe96 	bl	800a4bc <__mcmp>
 8009790:	4632      	mov	r2, r6
 8009792:	9000      	str	r0, [sp, #0]
 8009794:	4639      	mov	r1, r7
 8009796:	4620      	mov	r0, r4
 8009798:	f000 feaa 	bl	800a4f0 <__mdiff>
 800979c:	68c3      	ldr	r3, [r0, #12]
 800979e:	4602      	mov	r2, r0
 80097a0:	bb03      	cbnz	r3, 80097e4 <_dtoa_r+0x9fc>
 80097a2:	4601      	mov	r1, r0
 80097a4:	9008      	str	r0, [sp, #32]
 80097a6:	9804      	ldr	r0, [sp, #16]
 80097a8:	f000 fe88 	bl	800a4bc <__mcmp>
 80097ac:	9a08      	ldr	r2, [sp, #32]
 80097ae:	4603      	mov	r3, r0
 80097b0:	4611      	mov	r1, r2
 80097b2:	4620      	mov	r0, r4
 80097b4:	9308      	str	r3, [sp, #32]
 80097b6:	f000 fc62 	bl	800a07e <_Bfree>
 80097ba:	9b08      	ldr	r3, [sp, #32]
 80097bc:	b9a3      	cbnz	r3, 80097e8 <_dtoa_r+0xa00>
 80097be:	9a06      	ldr	r2, [sp, #24]
 80097c0:	b992      	cbnz	r2, 80097e8 <_dtoa_r+0xa00>
 80097c2:	9a07      	ldr	r2, [sp, #28]
 80097c4:	b982      	cbnz	r2, 80097e8 <_dtoa_r+0xa00>
 80097c6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80097ca:	d029      	beq.n	8009820 <_dtoa_r+0xa38>
 80097cc:	9b00      	ldr	r3, [sp, #0]
 80097ce:	2b00      	cmp	r3, #0
 80097d0:	dd01      	ble.n	80097d6 <_dtoa_r+0x9ee>
 80097d2:	f105 0831 	add.w	r8, r5, #49	; 0x31
 80097d6:	9b05      	ldr	r3, [sp, #20]
 80097d8:	1c5d      	adds	r5, r3, #1
 80097da:	f883 8000 	strb.w	r8, [r3]
 80097de:	e782      	b.n	80096e6 <_dtoa_r+0x8fe>
 80097e0:	4630      	mov	r0, r6
 80097e2:	e7c2      	b.n	800976a <_dtoa_r+0x982>
 80097e4:	2301      	movs	r3, #1
 80097e6:	e7e3      	b.n	80097b0 <_dtoa_r+0x9c8>
 80097e8:	9a00      	ldr	r2, [sp, #0]
 80097ea:	2a00      	cmp	r2, #0
 80097ec:	db04      	blt.n	80097f8 <_dtoa_r+0xa10>
 80097ee:	d125      	bne.n	800983c <_dtoa_r+0xa54>
 80097f0:	9a06      	ldr	r2, [sp, #24]
 80097f2:	bb1a      	cbnz	r2, 800983c <_dtoa_r+0xa54>
 80097f4:	9a07      	ldr	r2, [sp, #28]
 80097f6:	bb0a      	cbnz	r2, 800983c <_dtoa_r+0xa54>
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	ddec      	ble.n	80097d6 <_dtoa_r+0x9ee>
 80097fc:	2201      	movs	r2, #1
 80097fe:	9904      	ldr	r1, [sp, #16]
 8009800:	4620      	mov	r0, r4
 8009802:	f000 fe07 	bl	800a414 <__lshift>
 8009806:	4639      	mov	r1, r7
 8009808:	9004      	str	r0, [sp, #16]
 800980a:	f000 fe57 	bl	800a4bc <__mcmp>
 800980e:	2800      	cmp	r0, #0
 8009810:	dc03      	bgt.n	800981a <_dtoa_r+0xa32>
 8009812:	d1e0      	bne.n	80097d6 <_dtoa_r+0x9ee>
 8009814:	f018 0f01 	tst.w	r8, #1
 8009818:	d0dd      	beq.n	80097d6 <_dtoa_r+0x9ee>
 800981a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800981e:	d1d8      	bne.n	80097d2 <_dtoa_r+0x9ea>
 8009820:	9b05      	ldr	r3, [sp, #20]
 8009822:	9a05      	ldr	r2, [sp, #20]
 8009824:	1c5d      	adds	r5, r3, #1
 8009826:	2339      	movs	r3, #57	; 0x39
 8009828:	7013      	strb	r3, [r2, #0]
 800982a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800982e:	2b39      	cmp	r3, #57	; 0x39
 8009830:	f105 32ff 	add.w	r2, r5, #4294967295
 8009834:	d04f      	beq.n	80098d6 <_dtoa_r+0xaee>
 8009836:	3301      	adds	r3, #1
 8009838:	7013      	strb	r3, [r2, #0]
 800983a:	e754      	b.n	80096e6 <_dtoa_r+0x8fe>
 800983c:	9a05      	ldr	r2, [sp, #20]
 800983e:	2b00      	cmp	r3, #0
 8009840:	f102 0501 	add.w	r5, r2, #1
 8009844:	dd06      	ble.n	8009854 <_dtoa_r+0xa6c>
 8009846:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800984a:	d0e9      	beq.n	8009820 <_dtoa_r+0xa38>
 800984c:	f108 0801 	add.w	r8, r8, #1
 8009850:	9b05      	ldr	r3, [sp, #20]
 8009852:	e7c2      	b.n	80097da <_dtoa_r+0x9f2>
 8009854:	9a02      	ldr	r2, [sp, #8]
 8009856:	f805 8c01 	strb.w	r8, [r5, #-1]
 800985a:	eba5 030b 	sub.w	r3, r5, fp
 800985e:	4293      	cmp	r3, r2
 8009860:	d021      	beq.n	80098a6 <_dtoa_r+0xabe>
 8009862:	2300      	movs	r3, #0
 8009864:	220a      	movs	r2, #10
 8009866:	9904      	ldr	r1, [sp, #16]
 8009868:	4620      	mov	r0, r4
 800986a:	f000 fc1f 	bl	800a0ac <__multadd>
 800986e:	45b1      	cmp	r9, r6
 8009870:	9004      	str	r0, [sp, #16]
 8009872:	f04f 0300 	mov.w	r3, #0
 8009876:	f04f 020a 	mov.w	r2, #10
 800987a:	4649      	mov	r1, r9
 800987c:	4620      	mov	r0, r4
 800987e:	d105      	bne.n	800988c <_dtoa_r+0xaa4>
 8009880:	f000 fc14 	bl	800a0ac <__multadd>
 8009884:	4681      	mov	r9, r0
 8009886:	4606      	mov	r6, r0
 8009888:	9505      	str	r5, [sp, #20]
 800988a:	e776      	b.n	800977a <_dtoa_r+0x992>
 800988c:	f000 fc0e 	bl	800a0ac <__multadd>
 8009890:	4631      	mov	r1, r6
 8009892:	4681      	mov	r9, r0
 8009894:	2300      	movs	r3, #0
 8009896:	220a      	movs	r2, #10
 8009898:	4620      	mov	r0, r4
 800989a:	f000 fc07 	bl	800a0ac <__multadd>
 800989e:	4606      	mov	r6, r0
 80098a0:	e7f2      	b.n	8009888 <_dtoa_r+0xaa0>
 80098a2:	f04f 0900 	mov.w	r9, #0
 80098a6:	2201      	movs	r2, #1
 80098a8:	9904      	ldr	r1, [sp, #16]
 80098aa:	4620      	mov	r0, r4
 80098ac:	f000 fdb2 	bl	800a414 <__lshift>
 80098b0:	4639      	mov	r1, r7
 80098b2:	9004      	str	r0, [sp, #16]
 80098b4:	f000 fe02 	bl	800a4bc <__mcmp>
 80098b8:	2800      	cmp	r0, #0
 80098ba:	dcb6      	bgt.n	800982a <_dtoa_r+0xa42>
 80098bc:	d102      	bne.n	80098c4 <_dtoa_r+0xadc>
 80098be:	f018 0f01 	tst.w	r8, #1
 80098c2:	d1b2      	bne.n	800982a <_dtoa_r+0xa42>
 80098c4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80098c8:	2b30      	cmp	r3, #48	; 0x30
 80098ca:	f105 32ff 	add.w	r2, r5, #4294967295
 80098ce:	f47f af0a 	bne.w	80096e6 <_dtoa_r+0x8fe>
 80098d2:	4615      	mov	r5, r2
 80098d4:	e7f6      	b.n	80098c4 <_dtoa_r+0xadc>
 80098d6:	4593      	cmp	fp, r2
 80098d8:	d105      	bne.n	80098e6 <_dtoa_r+0xafe>
 80098da:	2331      	movs	r3, #49	; 0x31
 80098dc:	f10a 0a01 	add.w	sl, sl, #1
 80098e0:	f88b 3000 	strb.w	r3, [fp]
 80098e4:	e6ff      	b.n	80096e6 <_dtoa_r+0x8fe>
 80098e6:	4615      	mov	r5, r2
 80098e8:	e79f      	b.n	800982a <_dtoa_r+0xa42>
 80098ea:	f8df b064 	ldr.w	fp, [pc, #100]	; 8009950 <_dtoa_r+0xb68>
 80098ee:	e007      	b.n	8009900 <_dtoa_r+0xb18>
 80098f0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80098f2:	f8df b060 	ldr.w	fp, [pc, #96]	; 8009954 <_dtoa_r+0xb6c>
 80098f6:	b11b      	cbz	r3, 8009900 <_dtoa_r+0xb18>
 80098f8:	f10b 0308 	add.w	r3, fp, #8
 80098fc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80098fe:	6013      	str	r3, [r2, #0]
 8009900:	4658      	mov	r0, fp
 8009902:	b017      	add	sp, #92	; 0x5c
 8009904:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009908:	9b06      	ldr	r3, [sp, #24]
 800990a:	2b01      	cmp	r3, #1
 800990c:	f77f ae35 	ble.w	800957a <_dtoa_r+0x792>
 8009910:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009912:	9307      	str	r3, [sp, #28]
 8009914:	e649      	b.n	80095aa <_dtoa_r+0x7c2>
 8009916:	9b02      	ldr	r3, [sp, #8]
 8009918:	2b00      	cmp	r3, #0
 800991a:	dc03      	bgt.n	8009924 <_dtoa_r+0xb3c>
 800991c:	9b06      	ldr	r3, [sp, #24]
 800991e:	2b02      	cmp	r3, #2
 8009920:	f73f aecc 	bgt.w	80096bc <_dtoa_r+0x8d4>
 8009924:	465d      	mov	r5, fp
 8009926:	4639      	mov	r1, r7
 8009928:	9804      	ldr	r0, [sp, #16]
 800992a:	f7ff f9d1 	bl	8008cd0 <quorem>
 800992e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8009932:	f805 8b01 	strb.w	r8, [r5], #1
 8009936:	9a02      	ldr	r2, [sp, #8]
 8009938:	eba5 030b 	sub.w	r3, r5, fp
 800993c:	429a      	cmp	r2, r3
 800993e:	ddb0      	ble.n	80098a2 <_dtoa_r+0xaba>
 8009940:	2300      	movs	r3, #0
 8009942:	220a      	movs	r2, #10
 8009944:	9904      	ldr	r1, [sp, #16]
 8009946:	4620      	mov	r0, r4
 8009948:	f000 fbb0 	bl	800a0ac <__multadd>
 800994c:	9004      	str	r0, [sp, #16]
 800994e:	e7ea      	b.n	8009926 <_dtoa_r+0xb3e>
 8009950:	0800b304 	.word	0x0800b304
 8009954:	0800b380 	.word	0x0800b380

08009958 <rshift>:
 8009958:	b5f0      	push	{r4, r5, r6, r7, lr}
 800995a:	6906      	ldr	r6, [r0, #16]
 800995c:	114b      	asrs	r3, r1, #5
 800995e:	429e      	cmp	r6, r3
 8009960:	f100 0414 	add.w	r4, r0, #20
 8009964:	dd30      	ble.n	80099c8 <rshift+0x70>
 8009966:	f011 011f 	ands.w	r1, r1, #31
 800996a:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 800996e:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8009972:	d108      	bne.n	8009986 <rshift+0x2e>
 8009974:	4621      	mov	r1, r4
 8009976:	42b2      	cmp	r2, r6
 8009978:	460b      	mov	r3, r1
 800997a:	d211      	bcs.n	80099a0 <rshift+0x48>
 800997c:	f852 3b04 	ldr.w	r3, [r2], #4
 8009980:	f841 3b04 	str.w	r3, [r1], #4
 8009984:	e7f7      	b.n	8009976 <rshift+0x1e>
 8009986:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 800998a:	f1c1 0c20 	rsb	ip, r1, #32
 800998e:	40cd      	lsrs	r5, r1
 8009990:	3204      	adds	r2, #4
 8009992:	4623      	mov	r3, r4
 8009994:	42b2      	cmp	r2, r6
 8009996:	4617      	mov	r7, r2
 8009998:	d30c      	bcc.n	80099b4 <rshift+0x5c>
 800999a:	601d      	str	r5, [r3, #0]
 800999c:	b105      	cbz	r5, 80099a0 <rshift+0x48>
 800999e:	3304      	adds	r3, #4
 80099a0:	1b1a      	subs	r2, r3, r4
 80099a2:	42a3      	cmp	r3, r4
 80099a4:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80099a8:	bf08      	it	eq
 80099aa:	2300      	moveq	r3, #0
 80099ac:	6102      	str	r2, [r0, #16]
 80099ae:	bf08      	it	eq
 80099b0:	6143      	streq	r3, [r0, #20]
 80099b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80099b4:	683f      	ldr	r7, [r7, #0]
 80099b6:	fa07 f70c 	lsl.w	r7, r7, ip
 80099ba:	433d      	orrs	r5, r7
 80099bc:	f843 5b04 	str.w	r5, [r3], #4
 80099c0:	f852 5b04 	ldr.w	r5, [r2], #4
 80099c4:	40cd      	lsrs	r5, r1
 80099c6:	e7e5      	b.n	8009994 <rshift+0x3c>
 80099c8:	4623      	mov	r3, r4
 80099ca:	e7e9      	b.n	80099a0 <rshift+0x48>

080099cc <__hexdig_fun>:
 80099cc:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80099d0:	2b09      	cmp	r3, #9
 80099d2:	d802      	bhi.n	80099da <__hexdig_fun+0xe>
 80099d4:	3820      	subs	r0, #32
 80099d6:	b2c0      	uxtb	r0, r0
 80099d8:	4770      	bx	lr
 80099da:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80099de:	2b05      	cmp	r3, #5
 80099e0:	d801      	bhi.n	80099e6 <__hexdig_fun+0x1a>
 80099e2:	3847      	subs	r0, #71	; 0x47
 80099e4:	e7f7      	b.n	80099d6 <__hexdig_fun+0xa>
 80099e6:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80099ea:	2b05      	cmp	r3, #5
 80099ec:	d801      	bhi.n	80099f2 <__hexdig_fun+0x26>
 80099ee:	3827      	subs	r0, #39	; 0x27
 80099f0:	e7f1      	b.n	80099d6 <__hexdig_fun+0xa>
 80099f2:	2000      	movs	r0, #0
 80099f4:	4770      	bx	lr

080099f6 <__gethex>:
 80099f6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099fa:	b08b      	sub	sp, #44	; 0x2c
 80099fc:	468a      	mov	sl, r1
 80099fe:	9002      	str	r0, [sp, #8]
 8009a00:	9816      	ldr	r0, [sp, #88]	; 0x58
 8009a02:	9306      	str	r3, [sp, #24]
 8009a04:	4690      	mov	r8, r2
 8009a06:	f000 fad0 	bl	8009faa <__localeconv_l>
 8009a0a:	6803      	ldr	r3, [r0, #0]
 8009a0c:	9303      	str	r3, [sp, #12]
 8009a0e:	4618      	mov	r0, r3
 8009a10:	f7f6 fbde 	bl	80001d0 <strlen>
 8009a14:	9b03      	ldr	r3, [sp, #12]
 8009a16:	9001      	str	r0, [sp, #4]
 8009a18:	4403      	add	r3, r0
 8009a1a:	f04f 0b00 	mov.w	fp, #0
 8009a1e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8009a22:	9307      	str	r3, [sp, #28]
 8009a24:	f8da 3000 	ldr.w	r3, [sl]
 8009a28:	3302      	adds	r3, #2
 8009a2a:	461f      	mov	r7, r3
 8009a2c:	f813 0b01 	ldrb.w	r0, [r3], #1
 8009a30:	2830      	cmp	r0, #48	; 0x30
 8009a32:	d06c      	beq.n	8009b0e <__gethex+0x118>
 8009a34:	f7ff ffca 	bl	80099cc <__hexdig_fun>
 8009a38:	4604      	mov	r4, r0
 8009a3a:	2800      	cmp	r0, #0
 8009a3c:	d16a      	bne.n	8009b14 <__gethex+0x11e>
 8009a3e:	9a01      	ldr	r2, [sp, #4]
 8009a40:	9903      	ldr	r1, [sp, #12]
 8009a42:	4638      	mov	r0, r7
 8009a44:	f001 f8fe 	bl	800ac44 <strncmp>
 8009a48:	2800      	cmp	r0, #0
 8009a4a:	d166      	bne.n	8009b1a <__gethex+0x124>
 8009a4c:	9b01      	ldr	r3, [sp, #4]
 8009a4e:	5cf8      	ldrb	r0, [r7, r3]
 8009a50:	18fe      	adds	r6, r7, r3
 8009a52:	f7ff ffbb 	bl	80099cc <__hexdig_fun>
 8009a56:	2800      	cmp	r0, #0
 8009a58:	d062      	beq.n	8009b20 <__gethex+0x12a>
 8009a5a:	4633      	mov	r3, r6
 8009a5c:	7818      	ldrb	r0, [r3, #0]
 8009a5e:	2830      	cmp	r0, #48	; 0x30
 8009a60:	461f      	mov	r7, r3
 8009a62:	f103 0301 	add.w	r3, r3, #1
 8009a66:	d0f9      	beq.n	8009a5c <__gethex+0x66>
 8009a68:	f7ff ffb0 	bl	80099cc <__hexdig_fun>
 8009a6c:	fab0 f580 	clz	r5, r0
 8009a70:	096d      	lsrs	r5, r5, #5
 8009a72:	4634      	mov	r4, r6
 8009a74:	f04f 0b01 	mov.w	fp, #1
 8009a78:	463a      	mov	r2, r7
 8009a7a:	4616      	mov	r6, r2
 8009a7c:	3201      	adds	r2, #1
 8009a7e:	7830      	ldrb	r0, [r6, #0]
 8009a80:	f7ff ffa4 	bl	80099cc <__hexdig_fun>
 8009a84:	2800      	cmp	r0, #0
 8009a86:	d1f8      	bne.n	8009a7a <__gethex+0x84>
 8009a88:	9a01      	ldr	r2, [sp, #4]
 8009a8a:	9903      	ldr	r1, [sp, #12]
 8009a8c:	4630      	mov	r0, r6
 8009a8e:	f001 f8d9 	bl	800ac44 <strncmp>
 8009a92:	b950      	cbnz	r0, 8009aaa <__gethex+0xb4>
 8009a94:	b954      	cbnz	r4, 8009aac <__gethex+0xb6>
 8009a96:	9b01      	ldr	r3, [sp, #4]
 8009a98:	18f4      	adds	r4, r6, r3
 8009a9a:	4622      	mov	r2, r4
 8009a9c:	4616      	mov	r6, r2
 8009a9e:	3201      	adds	r2, #1
 8009aa0:	7830      	ldrb	r0, [r6, #0]
 8009aa2:	f7ff ff93 	bl	80099cc <__hexdig_fun>
 8009aa6:	2800      	cmp	r0, #0
 8009aa8:	d1f8      	bne.n	8009a9c <__gethex+0xa6>
 8009aaa:	b10c      	cbz	r4, 8009ab0 <__gethex+0xba>
 8009aac:	1ba4      	subs	r4, r4, r6
 8009aae:	00a4      	lsls	r4, r4, #2
 8009ab0:	7833      	ldrb	r3, [r6, #0]
 8009ab2:	2b50      	cmp	r3, #80	; 0x50
 8009ab4:	d001      	beq.n	8009aba <__gethex+0xc4>
 8009ab6:	2b70      	cmp	r3, #112	; 0x70
 8009ab8:	d140      	bne.n	8009b3c <__gethex+0x146>
 8009aba:	7873      	ldrb	r3, [r6, #1]
 8009abc:	2b2b      	cmp	r3, #43	; 0x2b
 8009abe:	d031      	beq.n	8009b24 <__gethex+0x12e>
 8009ac0:	2b2d      	cmp	r3, #45	; 0x2d
 8009ac2:	d033      	beq.n	8009b2c <__gethex+0x136>
 8009ac4:	1c71      	adds	r1, r6, #1
 8009ac6:	f04f 0900 	mov.w	r9, #0
 8009aca:	7808      	ldrb	r0, [r1, #0]
 8009acc:	f7ff ff7e 	bl	80099cc <__hexdig_fun>
 8009ad0:	1e43      	subs	r3, r0, #1
 8009ad2:	b2db      	uxtb	r3, r3
 8009ad4:	2b18      	cmp	r3, #24
 8009ad6:	d831      	bhi.n	8009b3c <__gethex+0x146>
 8009ad8:	f1a0 0210 	sub.w	r2, r0, #16
 8009adc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009ae0:	f7ff ff74 	bl	80099cc <__hexdig_fun>
 8009ae4:	1e43      	subs	r3, r0, #1
 8009ae6:	b2db      	uxtb	r3, r3
 8009ae8:	2b18      	cmp	r3, #24
 8009aea:	d922      	bls.n	8009b32 <__gethex+0x13c>
 8009aec:	f1b9 0f00 	cmp.w	r9, #0
 8009af0:	d000      	beq.n	8009af4 <__gethex+0xfe>
 8009af2:	4252      	negs	r2, r2
 8009af4:	4414      	add	r4, r2
 8009af6:	f8ca 1000 	str.w	r1, [sl]
 8009afa:	b30d      	cbz	r5, 8009b40 <__gethex+0x14a>
 8009afc:	f1bb 0f00 	cmp.w	fp, #0
 8009b00:	bf0c      	ite	eq
 8009b02:	2706      	moveq	r7, #6
 8009b04:	2700      	movne	r7, #0
 8009b06:	4638      	mov	r0, r7
 8009b08:	b00b      	add	sp, #44	; 0x2c
 8009b0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b0e:	f10b 0b01 	add.w	fp, fp, #1
 8009b12:	e78a      	b.n	8009a2a <__gethex+0x34>
 8009b14:	2500      	movs	r5, #0
 8009b16:	462c      	mov	r4, r5
 8009b18:	e7ae      	b.n	8009a78 <__gethex+0x82>
 8009b1a:	463e      	mov	r6, r7
 8009b1c:	2501      	movs	r5, #1
 8009b1e:	e7c7      	b.n	8009ab0 <__gethex+0xba>
 8009b20:	4604      	mov	r4, r0
 8009b22:	e7fb      	b.n	8009b1c <__gethex+0x126>
 8009b24:	f04f 0900 	mov.w	r9, #0
 8009b28:	1cb1      	adds	r1, r6, #2
 8009b2a:	e7ce      	b.n	8009aca <__gethex+0xd4>
 8009b2c:	f04f 0901 	mov.w	r9, #1
 8009b30:	e7fa      	b.n	8009b28 <__gethex+0x132>
 8009b32:	230a      	movs	r3, #10
 8009b34:	fb03 0202 	mla	r2, r3, r2, r0
 8009b38:	3a10      	subs	r2, #16
 8009b3a:	e7cf      	b.n	8009adc <__gethex+0xe6>
 8009b3c:	4631      	mov	r1, r6
 8009b3e:	e7da      	b.n	8009af6 <__gethex+0x100>
 8009b40:	1bf3      	subs	r3, r6, r7
 8009b42:	3b01      	subs	r3, #1
 8009b44:	4629      	mov	r1, r5
 8009b46:	2b07      	cmp	r3, #7
 8009b48:	dc49      	bgt.n	8009bde <__gethex+0x1e8>
 8009b4a:	9802      	ldr	r0, [sp, #8]
 8009b4c:	f000 fa63 	bl	800a016 <_Balloc>
 8009b50:	9b01      	ldr	r3, [sp, #4]
 8009b52:	f100 0914 	add.w	r9, r0, #20
 8009b56:	f04f 0b00 	mov.w	fp, #0
 8009b5a:	f1c3 0301 	rsb	r3, r3, #1
 8009b5e:	4605      	mov	r5, r0
 8009b60:	f8cd 9010 	str.w	r9, [sp, #16]
 8009b64:	46da      	mov	sl, fp
 8009b66:	9308      	str	r3, [sp, #32]
 8009b68:	42b7      	cmp	r7, r6
 8009b6a:	d33b      	bcc.n	8009be4 <__gethex+0x1ee>
 8009b6c:	9804      	ldr	r0, [sp, #16]
 8009b6e:	f840 ab04 	str.w	sl, [r0], #4
 8009b72:	eba0 0009 	sub.w	r0, r0, r9
 8009b76:	1080      	asrs	r0, r0, #2
 8009b78:	6128      	str	r0, [r5, #16]
 8009b7a:	0147      	lsls	r7, r0, #5
 8009b7c:	4650      	mov	r0, sl
 8009b7e:	f000 fb0e 	bl	800a19e <__hi0bits>
 8009b82:	f8d8 6000 	ldr.w	r6, [r8]
 8009b86:	1a3f      	subs	r7, r7, r0
 8009b88:	42b7      	cmp	r7, r6
 8009b8a:	dd64      	ble.n	8009c56 <__gethex+0x260>
 8009b8c:	1bbf      	subs	r7, r7, r6
 8009b8e:	4639      	mov	r1, r7
 8009b90:	4628      	mov	r0, r5
 8009b92:	f000 fe1d 	bl	800a7d0 <__any_on>
 8009b96:	4682      	mov	sl, r0
 8009b98:	b178      	cbz	r0, 8009bba <__gethex+0x1c4>
 8009b9a:	1e7b      	subs	r3, r7, #1
 8009b9c:	1159      	asrs	r1, r3, #5
 8009b9e:	f003 021f 	and.w	r2, r3, #31
 8009ba2:	f04f 0a01 	mov.w	sl, #1
 8009ba6:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8009baa:	fa0a f202 	lsl.w	r2, sl, r2
 8009bae:	420a      	tst	r2, r1
 8009bb0:	d003      	beq.n	8009bba <__gethex+0x1c4>
 8009bb2:	4553      	cmp	r3, sl
 8009bb4:	dc46      	bgt.n	8009c44 <__gethex+0x24e>
 8009bb6:	f04f 0a02 	mov.w	sl, #2
 8009bba:	4639      	mov	r1, r7
 8009bbc:	4628      	mov	r0, r5
 8009bbe:	f7ff fecb 	bl	8009958 <rshift>
 8009bc2:	443c      	add	r4, r7
 8009bc4:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009bc8:	42a3      	cmp	r3, r4
 8009bca:	da52      	bge.n	8009c72 <__gethex+0x27c>
 8009bcc:	4629      	mov	r1, r5
 8009bce:	9802      	ldr	r0, [sp, #8]
 8009bd0:	f000 fa55 	bl	800a07e <_Bfree>
 8009bd4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009bd6:	2300      	movs	r3, #0
 8009bd8:	6013      	str	r3, [r2, #0]
 8009bda:	27a3      	movs	r7, #163	; 0xa3
 8009bdc:	e793      	b.n	8009b06 <__gethex+0x110>
 8009bde:	3101      	adds	r1, #1
 8009be0:	105b      	asrs	r3, r3, #1
 8009be2:	e7b0      	b.n	8009b46 <__gethex+0x150>
 8009be4:	1e73      	subs	r3, r6, #1
 8009be6:	9305      	str	r3, [sp, #20]
 8009be8:	9a07      	ldr	r2, [sp, #28]
 8009bea:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009bee:	4293      	cmp	r3, r2
 8009bf0:	d018      	beq.n	8009c24 <__gethex+0x22e>
 8009bf2:	f1bb 0f20 	cmp.w	fp, #32
 8009bf6:	d107      	bne.n	8009c08 <__gethex+0x212>
 8009bf8:	9b04      	ldr	r3, [sp, #16]
 8009bfa:	f8c3 a000 	str.w	sl, [r3]
 8009bfe:	3304      	adds	r3, #4
 8009c00:	f04f 0a00 	mov.w	sl, #0
 8009c04:	9304      	str	r3, [sp, #16]
 8009c06:	46d3      	mov	fp, sl
 8009c08:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8009c0c:	f7ff fede 	bl	80099cc <__hexdig_fun>
 8009c10:	f000 000f 	and.w	r0, r0, #15
 8009c14:	fa00 f00b 	lsl.w	r0, r0, fp
 8009c18:	ea4a 0a00 	orr.w	sl, sl, r0
 8009c1c:	f10b 0b04 	add.w	fp, fp, #4
 8009c20:	9b05      	ldr	r3, [sp, #20]
 8009c22:	e00d      	b.n	8009c40 <__gethex+0x24a>
 8009c24:	9b05      	ldr	r3, [sp, #20]
 8009c26:	9a08      	ldr	r2, [sp, #32]
 8009c28:	4413      	add	r3, r2
 8009c2a:	42bb      	cmp	r3, r7
 8009c2c:	d3e1      	bcc.n	8009bf2 <__gethex+0x1fc>
 8009c2e:	4618      	mov	r0, r3
 8009c30:	9a01      	ldr	r2, [sp, #4]
 8009c32:	9903      	ldr	r1, [sp, #12]
 8009c34:	9309      	str	r3, [sp, #36]	; 0x24
 8009c36:	f001 f805 	bl	800ac44 <strncmp>
 8009c3a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009c3c:	2800      	cmp	r0, #0
 8009c3e:	d1d8      	bne.n	8009bf2 <__gethex+0x1fc>
 8009c40:	461e      	mov	r6, r3
 8009c42:	e791      	b.n	8009b68 <__gethex+0x172>
 8009c44:	1eb9      	subs	r1, r7, #2
 8009c46:	4628      	mov	r0, r5
 8009c48:	f000 fdc2 	bl	800a7d0 <__any_on>
 8009c4c:	2800      	cmp	r0, #0
 8009c4e:	d0b2      	beq.n	8009bb6 <__gethex+0x1c0>
 8009c50:	f04f 0a03 	mov.w	sl, #3
 8009c54:	e7b1      	b.n	8009bba <__gethex+0x1c4>
 8009c56:	da09      	bge.n	8009c6c <__gethex+0x276>
 8009c58:	1bf7      	subs	r7, r6, r7
 8009c5a:	4629      	mov	r1, r5
 8009c5c:	463a      	mov	r2, r7
 8009c5e:	9802      	ldr	r0, [sp, #8]
 8009c60:	f000 fbd8 	bl	800a414 <__lshift>
 8009c64:	1be4      	subs	r4, r4, r7
 8009c66:	4605      	mov	r5, r0
 8009c68:	f100 0914 	add.w	r9, r0, #20
 8009c6c:	f04f 0a00 	mov.w	sl, #0
 8009c70:	e7a8      	b.n	8009bc4 <__gethex+0x1ce>
 8009c72:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8009c76:	42a0      	cmp	r0, r4
 8009c78:	dd6a      	ble.n	8009d50 <__gethex+0x35a>
 8009c7a:	1b04      	subs	r4, r0, r4
 8009c7c:	42a6      	cmp	r6, r4
 8009c7e:	dc2e      	bgt.n	8009cde <__gethex+0x2e8>
 8009c80:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009c84:	2b02      	cmp	r3, #2
 8009c86:	d022      	beq.n	8009cce <__gethex+0x2d8>
 8009c88:	2b03      	cmp	r3, #3
 8009c8a:	d024      	beq.n	8009cd6 <__gethex+0x2e0>
 8009c8c:	2b01      	cmp	r3, #1
 8009c8e:	d115      	bne.n	8009cbc <__gethex+0x2c6>
 8009c90:	42a6      	cmp	r6, r4
 8009c92:	d113      	bne.n	8009cbc <__gethex+0x2c6>
 8009c94:	2e01      	cmp	r6, #1
 8009c96:	dc0b      	bgt.n	8009cb0 <__gethex+0x2ba>
 8009c98:	9a06      	ldr	r2, [sp, #24]
 8009c9a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009c9e:	6013      	str	r3, [r2, #0]
 8009ca0:	2301      	movs	r3, #1
 8009ca2:	612b      	str	r3, [r5, #16]
 8009ca4:	f8c9 3000 	str.w	r3, [r9]
 8009ca8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009caa:	2762      	movs	r7, #98	; 0x62
 8009cac:	601d      	str	r5, [r3, #0]
 8009cae:	e72a      	b.n	8009b06 <__gethex+0x110>
 8009cb0:	1e71      	subs	r1, r6, #1
 8009cb2:	4628      	mov	r0, r5
 8009cb4:	f000 fd8c 	bl	800a7d0 <__any_on>
 8009cb8:	2800      	cmp	r0, #0
 8009cba:	d1ed      	bne.n	8009c98 <__gethex+0x2a2>
 8009cbc:	4629      	mov	r1, r5
 8009cbe:	9802      	ldr	r0, [sp, #8]
 8009cc0:	f000 f9dd 	bl	800a07e <_Bfree>
 8009cc4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009cc6:	2300      	movs	r3, #0
 8009cc8:	6013      	str	r3, [r2, #0]
 8009cca:	2750      	movs	r7, #80	; 0x50
 8009ccc:	e71b      	b.n	8009b06 <__gethex+0x110>
 8009cce:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	d0e1      	beq.n	8009c98 <__gethex+0x2a2>
 8009cd4:	e7f2      	b.n	8009cbc <__gethex+0x2c6>
 8009cd6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009cd8:	2b00      	cmp	r3, #0
 8009cda:	d1dd      	bne.n	8009c98 <__gethex+0x2a2>
 8009cdc:	e7ee      	b.n	8009cbc <__gethex+0x2c6>
 8009cde:	1e67      	subs	r7, r4, #1
 8009ce0:	f1ba 0f00 	cmp.w	sl, #0
 8009ce4:	d131      	bne.n	8009d4a <__gethex+0x354>
 8009ce6:	b127      	cbz	r7, 8009cf2 <__gethex+0x2fc>
 8009ce8:	4639      	mov	r1, r7
 8009cea:	4628      	mov	r0, r5
 8009cec:	f000 fd70 	bl	800a7d0 <__any_on>
 8009cf0:	4682      	mov	sl, r0
 8009cf2:	117a      	asrs	r2, r7, #5
 8009cf4:	2301      	movs	r3, #1
 8009cf6:	f007 071f 	and.w	r7, r7, #31
 8009cfa:	fa03 f707 	lsl.w	r7, r3, r7
 8009cfe:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8009d02:	4621      	mov	r1, r4
 8009d04:	421f      	tst	r7, r3
 8009d06:	4628      	mov	r0, r5
 8009d08:	bf18      	it	ne
 8009d0a:	f04a 0a02 	orrne.w	sl, sl, #2
 8009d0e:	1b36      	subs	r6, r6, r4
 8009d10:	f7ff fe22 	bl	8009958 <rshift>
 8009d14:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8009d18:	2702      	movs	r7, #2
 8009d1a:	f1ba 0f00 	cmp.w	sl, #0
 8009d1e:	d048      	beq.n	8009db2 <__gethex+0x3bc>
 8009d20:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009d24:	2b02      	cmp	r3, #2
 8009d26:	d015      	beq.n	8009d54 <__gethex+0x35e>
 8009d28:	2b03      	cmp	r3, #3
 8009d2a:	d017      	beq.n	8009d5c <__gethex+0x366>
 8009d2c:	2b01      	cmp	r3, #1
 8009d2e:	d109      	bne.n	8009d44 <__gethex+0x34e>
 8009d30:	f01a 0f02 	tst.w	sl, #2
 8009d34:	d006      	beq.n	8009d44 <__gethex+0x34e>
 8009d36:	f8d9 3000 	ldr.w	r3, [r9]
 8009d3a:	ea4a 0a03 	orr.w	sl, sl, r3
 8009d3e:	f01a 0f01 	tst.w	sl, #1
 8009d42:	d10e      	bne.n	8009d62 <__gethex+0x36c>
 8009d44:	f047 0710 	orr.w	r7, r7, #16
 8009d48:	e033      	b.n	8009db2 <__gethex+0x3bc>
 8009d4a:	f04f 0a01 	mov.w	sl, #1
 8009d4e:	e7d0      	b.n	8009cf2 <__gethex+0x2fc>
 8009d50:	2701      	movs	r7, #1
 8009d52:	e7e2      	b.n	8009d1a <__gethex+0x324>
 8009d54:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009d56:	f1c3 0301 	rsb	r3, r3, #1
 8009d5a:	9315      	str	r3, [sp, #84]	; 0x54
 8009d5c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	d0f0      	beq.n	8009d44 <__gethex+0x34e>
 8009d62:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8009d66:	f105 0314 	add.w	r3, r5, #20
 8009d6a:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 8009d6e:	eb03 010a 	add.w	r1, r3, sl
 8009d72:	f04f 0c00 	mov.w	ip, #0
 8009d76:	4618      	mov	r0, r3
 8009d78:	f853 2b04 	ldr.w	r2, [r3], #4
 8009d7c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8009d80:	d01c      	beq.n	8009dbc <__gethex+0x3c6>
 8009d82:	3201      	adds	r2, #1
 8009d84:	6002      	str	r2, [r0, #0]
 8009d86:	2f02      	cmp	r7, #2
 8009d88:	f105 0314 	add.w	r3, r5, #20
 8009d8c:	d138      	bne.n	8009e00 <__gethex+0x40a>
 8009d8e:	f8d8 2000 	ldr.w	r2, [r8]
 8009d92:	3a01      	subs	r2, #1
 8009d94:	42b2      	cmp	r2, r6
 8009d96:	d10a      	bne.n	8009dae <__gethex+0x3b8>
 8009d98:	1171      	asrs	r1, r6, #5
 8009d9a:	2201      	movs	r2, #1
 8009d9c:	f006 061f 	and.w	r6, r6, #31
 8009da0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009da4:	fa02 f606 	lsl.w	r6, r2, r6
 8009da8:	421e      	tst	r6, r3
 8009daa:	bf18      	it	ne
 8009dac:	4617      	movne	r7, r2
 8009dae:	f047 0720 	orr.w	r7, r7, #32
 8009db2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009db4:	601d      	str	r5, [r3, #0]
 8009db6:	9b06      	ldr	r3, [sp, #24]
 8009db8:	601c      	str	r4, [r3, #0]
 8009dba:	e6a4      	b.n	8009b06 <__gethex+0x110>
 8009dbc:	4299      	cmp	r1, r3
 8009dbe:	f843 cc04 	str.w	ip, [r3, #-4]
 8009dc2:	d8d8      	bhi.n	8009d76 <__gethex+0x380>
 8009dc4:	68ab      	ldr	r3, [r5, #8]
 8009dc6:	4599      	cmp	r9, r3
 8009dc8:	db12      	blt.n	8009df0 <__gethex+0x3fa>
 8009dca:	6869      	ldr	r1, [r5, #4]
 8009dcc:	9802      	ldr	r0, [sp, #8]
 8009dce:	3101      	adds	r1, #1
 8009dd0:	f000 f921 	bl	800a016 <_Balloc>
 8009dd4:	692a      	ldr	r2, [r5, #16]
 8009dd6:	3202      	adds	r2, #2
 8009dd8:	f105 010c 	add.w	r1, r5, #12
 8009ddc:	4683      	mov	fp, r0
 8009dde:	0092      	lsls	r2, r2, #2
 8009de0:	300c      	adds	r0, #12
 8009de2:	f000 f90d 	bl	800a000 <memcpy>
 8009de6:	4629      	mov	r1, r5
 8009de8:	9802      	ldr	r0, [sp, #8]
 8009dea:	f000 f948 	bl	800a07e <_Bfree>
 8009dee:	465d      	mov	r5, fp
 8009df0:	692b      	ldr	r3, [r5, #16]
 8009df2:	1c5a      	adds	r2, r3, #1
 8009df4:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8009df8:	612a      	str	r2, [r5, #16]
 8009dfa:	2201      	movs	r2, #1
 8009dfc:	615a      	str	r2, [r3, #20]
 8009dfe:	e7c2      	b.n	8009d86 <__gethex+0x390>
 8009e00:	692a      	ldr	r2, [r5, #16]
 8009e02:	454a      	cmp	r2, r9
 8009e04:	dd0b      	ble.n	8009e1e <__gethex+0x428>
 8009e06:	2101      	movs	r1, #1
 8009e08:	4628      	mov	r0, r5
 8009e0a:	f7ff fda5 	bl	8009958 <rshift>
 8009e0e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009e12:	3401      	adds	r4, #1
 8009e14:	42a3      	cmp	r3, r4
 8009e16:	f6ff aed9 	blt.w	8009bcc <__gethex+0x1d6>
 8009e1a:	2701      	movs	r7, #1
 8009e1c:	e7c7      	b.n	8009dae <__gethex+0x3b8>
 8009e1e:	f016 061f 	ands.w	r6, r6, #31
 8009e22:	d0fa      	beq.n	8009e1a <__gethex+0x424>
 8009e24:	449a      	add	sl, r3
 8009e26:	f1c6 0620 	rsb	r6, r6, #32
 8009e2a:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8009e2e:	f000 f9b6 	bl	800a19e <__hi0bits>
 8009e32:	42b0      	cmp	r0, r6
 8009e34:	dbe7      	blt.n	8009e06 <__gethex+0x410>
 8009e36:	e7f0      	b.n	8009e1a <__gethex+0x424>

08009e38 <L_shift>:
 8009e38:	f1c2 0208 	rsb	r2, r2, #8
 8009e3c:	0092      	lsls	r2, r2, #2
 8009e3e:	b570      	push	{r4, r5, r6, lr}
 8009e40:	f1c2 0620 	rsb	r6, r2, #32
 8009e44:	6843      	ldr	r3, [r0, #4]
 8009e46:	6804      	ldr	r4, [r0, #0]
 8009e48:	fa03 f506 	lsl.w	r5, r3, r6
 8009e4c:	432c      	orrs	r4, r5
 8009e4e:	40d3      	lsrs	r3, r2
 8009e50:	6004      	str	r4, [r0, #0]
 8009e52:	f840 3f04 	str.w	r3, [r0, #4]!
 8009e56:	4288      	cmp	r0, r1
 8009e58:	d3f4      	bcc.n	8009e44 <L_shift+0xc>
 8009e5a:	bd70      	pop	{r4, r5, r6, pc}

08009e5c <__match>:
 8009e5c:	b530      	push	{r4, r5, lr}
 8009e5e:	6803      	ldr	r3, [r0, #0]
 8009e60:	3301      	adds	r3, #1
 8009e62:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009e66:	b914      	cbnz	r4, 8009e6e <__match+0x12>
 8009e68:	6003      	str	r3, [r0, #0]
 8009e6a:	2001      	movs	r0, #1
 8009e6c:	bd30      	pop	{r4, r5, pc}
 8009e6e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009e72:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8009e76:	2d19      	cmp	r5, #25
 8009e78:	bf98      	it	ls
 8009e7a:	3220      	addls	r2, #32
 8009e7c:	42a2      	cmp	r2, r4
 8009e7e:	d0f0      	beq.n	8009e62 <__match+0x6>
 8009e80:	2000      	movs	r0, #0
 8009e82:	e7f3      	b.n	8009e6c <__match+0x10>

08009e84 <__hexnan>:
 8009e84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e88:	680b      	ldr	r3, [r1, #0]
 8009e8a:	6801      	ldr	r1, [r0, #0]
 8009e8c:	115f      	asrs	r7, r3, #5
 8009e8e:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8009e92:	f013 031f 	ands.w	r3, r3, #31
 8009e96:	b087      	sub	sp, #28
 8009e98:	bf18      	it	ne
 8009e9a:	3704      	addne	r7, #4
 8009e9c:	2500      	movs	r5, #0
 8009e9e:	1f3e      	subs	r6, r7, #4
 8009ea0:	4682      	mov	sl, r0
 8009ea2:	4690      	mov	r8, r2
 8009ea4:	9301      	str	r3, [sp, #4]
 8009ea6:	f847 5c04 	str.w	r5, [r7, #-4]
 8009eaa:	46b1      	mov	r9, r6
 8009eac:	4634      	mov	r4, r6
 8009eae:	9502      	str	r5, [sp, #8]
 8009eb0:	46ab      	mov	fp, r5
 8009eb2:	784a      	ldrb	r2, [r1, #1]
 8009eb4:	1c4b      	adds	r3, r1, #1
 8009eb6:	9303      	str	r3, [sp, #12]
 8009eb8:	b342      	cbz	r2, 8009f0c <__hexnan+0x88>
 8009eba:	4610      	mov	r0, r2
 8009ebc:	9105      	str	r1, [sp, #20]
 8009ebe:	9204      	str	r2, [sp, #16]
 8009ec0:	f7ff fd84 	bl	80099cc <__hexdig_fun>
 8009ec4:	2800      	cmp	r0, #0
 8009ec6:	d143      	bne.n	8009f50 <__hexnan+0xcc>
 8009ec8:	9a04      	ldr	r2, [sp, #16]
 8009eca:	9905      	ldr	r1, [sp, #20]
 8009ecc:	2a20      	cmp	r2, #32
 8009ece:	d818      	bhi.n	8009f02 <__hexnan+0x7e>
 8009ed0:	9b02      	ldr	r3, [sp, #8]
 8009ed2:	459b      	cmp	fp, r3
 8009ed4:	dd13      	ble.n	8009efe <__hexnan+0x7a>
 8009ed6:	454c      	cmp	r4, r9
 8009ed8:	d206      	bcs.n	8009ee8 <__hexnan+0x64>
 8009eda:	2d07      	cmp	r5, #7
 8009edc:	dc04      	bgt.n	8009ee8 <__hexnan+0x64>
 8009ede:	462a      	mov	r2, r5
 8009ee0:	4649      	mov	r1, r9
 8009ee2:	4620      	mov	r0, r4
 8009ee4:	f7ff ffa8 	bl	8009e38 <L_shift>
 8009ee8:	4544      	cmp	r4, r8
 8009eea:	d944      	bls.n	8009f76 <__hexnan+0xf2>
 8009eec:	2300      	movs	r3, #0
 8009eee:	f1a4 0904 	sub.w	r9, r4, #4
 8009ef2:	f844 3c04 	str.w	r3, [r4, #-4]
 8009ef6:	f8cd b008 	str.w	fp, [sp, #8]
 8009efa:	464c      	mov	r4, r9
 8009efc:	461d      	mov	r5, r3
 8009efe:	9903      	ldr	r1, [sp, #12]
 8009f00:	e7d7      	b.n	8009eb2 <__hexnan+0x2e>
 8009f02:	2a29      	cmp	r2, #41	; 0x29
 8009f04:	d14a      	bne.n	8009f9c <__hexnan+0x118>
 8009f06:	3102      	adds	r1, #2
 8009f08:	f8ca 1000 	str.w	r1, [sl]
 8009f0c:	f1bb 0f00 	cmp.w	fp, #0
 8009f10:	d044      	beq.n	8009f9c <__hexnan+0x118>
 8009f12:	454c      	cmp	r4, r9
 8009f14:	d206      	bcs.n	8009f24 <__hexnan+0xa0>
 8009f16:	2d07      	cmp	r5, #7
 8009f18:	dc04      	bgt.n	8009f24 <__hexnan+0xa0>
 8009f1a:	462a      	mov	r2, r5
 8009f1c:	4649      	mov	r1, r9
 8009f1e:	4620      	mov	r0, r4
 8009f20:	f7ff ff8a 	bl	8009e38 <L_shift>
 8009f24:	4544      	cmp	r4, r8
 8009f26:	d928      	bls.n	8009f7a <__hexnan+0xf6>
 8009f28:	4643      	mov	r3, r8
 8009f2a:	f854 2b04 	ldr.w	r2, [r4], #4
 8009f2e:	f843 2b04 	str.w	r2, [r3], #4
 8009f32:	42a6      	cmp	r6, r4
 8009f34:	d2f9      	bcs.n	8009f2a <__hexnan+0xa6>
 8009f36:	2200      	movs	r2, #0
 8009f38:	f843 2b04 	str.w	r2, [r3], #4
 8009f3c:	429e      	cmp	r6, r3
 8009f3e:	d2fb      	bcs.n	8009f38 <__hexnan+0xb4>
 8009f40:	6833      	ldr	r3, [r6, #0]
 8009f42:	b91b      	cbnz	r3, 8009f4c <__hexnan+0xc8>
 8009f44:	4546      	cmp	r6, r8
 8009f46:	d127      	bne.n	8009f98 <__hexnan+0x114>
 8009f48:	2301      	movs	r3, #1
 8009f4a:	6033      	str	r3, [r6, #0]
 8009f4c:	2005      	movs	r0, #5
 8009f4e:	e026      	b.n	8009f9e <__hexnan+0x11a>
 8009f50:	3501      	adds	r5, #1
 8009f52:	2d08      	cmp	r5, #8
 8009f54:	f10b 0b01 	add.w	fp, fp, #1
 8009f58:	dd06      	ble.n	8009f68 <__hexnan+0xe4>
 8009f5a:	4544      	cmp	r4, r8
 8009f5c:	d9cf      	bls.n	8009efe <__hexnan+0x7a>
 8009f5e:	2300      	movs	r3, #0
 8009f60:	f844 3c04 	str.w	r3, [r4, #-4]
 8009f64:	2501      	movs	r5, #1
 8009f66:	3c04      	subs	r4, #4
 8009f68:	6822      	ldr	r2, [r4, #0]
 8009f6a:	f000 000f 	and.w	r0, r0, #15
 8009f6e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8009f72:	6020      	str	r0, [r4, #0]
 8009f74:	e7c3      	b.n	8009efe <__hexnan+0x7a>
 8009f76:	2508      	movs	r5, #8
 8009f78:	e7c1      	b.n	8009efe <__hexnan+0x7a>
 8009f7a:	9b01      	ldr	r3, [sp, #4]
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	d0df      	beq.n	8009f40 <__hexnan+0xbc>
 8009f80:	f04f 32ff 	mov.w	r2, #4294967295
 8009f84:	f1c3 0320 	rsb	r3, r3, #32
 8009f88:	fa22 f303 	lsr.w	r3, r2, r3
 8009f8c:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8009f90:	401a      	ands	r2, r3
 8009f92:	f847 2c04 	str.w	r2, [r7, #-4]
 8009f96:	e7d3      	b.n	8009f40 <__hexnan+0xbc>
 8009f98:	3e04      	subs	r6, #4
 8009f9a:	e7d1      	b.n	8009f40 <__hexnan+0xbc>
 8009f9c:	2004      	movs	r0, #4
 8009f9e:	b007      	add	sp, #28
 8009fa0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009fa4 <__locale_ctype_ptr_l>:
 8009fa4:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8009fa8:	4770      	bx	lr

08009faa <__localeconv_l>:
 8009faa:	30f0      	adds	r0, #240	; 0xf0
 8009fac:	4770      	bx	lr
	...

08009fb0 <_localeconv_r>:
 8009fb0:	4b04      	ldr	r3, [pc, #16]	; (8009fc4 <_localeconv_r+0x14>)
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	6a18      	ldr	r0, [r3, #32]
 8009fb6:	4b04      	ldr	r3, [pc, #16]	; (8009fc8 <_localeconv_r+0x18>)
 8009fb8:	2800      	cmp	r0, #0
 8009fba:	bf08      	it	eq
 8009fbc:	4618      	moveq	r0, r3
 8009fbe:	30f0      	adds	r0, #240	; 0xf0
 8009fc0:	4770      	bx	lr
 8009fc2:	bf00      	nop
 8009fc4:	2000001c 	.word	0x2000001c
 8009fc8:	20000080 	.word	0x20000080

08009fcc <malloc>:
 8009fcc:	4b02      	ldr	r3, [pc, #8]	; (8009fd8 <malloc+0xc>)
 8009fce:	4601      	mov	r1, r0
 8009fd0:	6818      	ldr	r0, [r3, #0]
 8009fd2:	f000 bc7b 	b.w	800a8cc <_malloc_r>
 8009fd6:	bf00      	nop
 8009fd8:	2000001c 	.word	0x2000001c

08009fdc <__ascii_mbtowc>:
 8009fdc:	b082      	sub	sp, #8
 8009fde:	b901      	cbnz	r1, 8009fe2 <__ascii_mbtowc+0x6>
 8009fe0:	a901      	add	r1, sp, #4
 8009fe2:	b142      	cbz	r2, 8009ff6 <__ascii_mbtowc+0x1a>
 8009fe4:	b14b      	cbz	r3, 8009ffa <__ascii_mbtowc+0x1e>
 8009fe6:	7813      	ldrb	r3, [r2, #0]
 8009fe8:	600b      	str	r3, [r1, #0]
 8009fea:	7812      	ldrb	r2, [r2, #0]
 8009fec:	1c10      	adds	r0, r2, #0
 8009fee:	bf18      	it	ne
 8009ff0:	2001      	movne	r0, #1
 8009ff2:	b002      	add	sp, #8
 8009ff4:	4770      	bx	lr
 8009ff6:	4610      	mov	r0, r2
 8009ff8:	e7fb      	b.n	8009ff2 <__ascii_mbtowc+0x16>
 8009ffa:	f06f 0001 	mvn.w	r0, #1
 8009ffe:	e7f8      	b.n	8009ff2 <__ascii_mbtowc+0x16>

0800a000 <memcpy>:
 800a000:	b510      	push	{r4, lr}
 800a002:	1e43      	subs	r3, r0, #1
 800a004:	440a      	add	r2, r1
 800a006:	4291      	cmp	r1, r2
 800a008:	d100      	bne.n	800a00c <memcpy+0xc>
 800a00a:	bd10      	pop	{r4, pc}
 800a00c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a010:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a014:	e7f7      	b.n	800a006 <memcpy+0x6>

0800a016 <_Balloc>:
 800a016:	b570      	push	{r4, r5, r6, lr}
 800a018:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a01a:	4604      	mov	r4, r0
 800a01c:	460e      	mov	r6, r1
 800a01e:	b93d      	cbnz	r5, 800a030 <_Balloc+0x1a>
 800a020:	2010      	movs	r0, #16
 800a022:	f7ff ffd3 	bl	8009fcc <malloc>
 800a026:	6260      	str	r0, [r4, #36]	; 0x24
 800a028:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a02c:	6005      	str	r5, [r0, #0]
 800a02e:	60c5      	str	r5, [r0, #12]
 800a030:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800a032:	68eb      	ldr	r3, [r5, #12]
 800a034:	b183      	cbz	r3, 800a058 <_Balloc+0x42>
 800a036:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a038:	68db      	ldr	r3, [r3, #12]
 800a03a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800a03e:	b9b8      	cbnz	r0, 800a070 <_Balloc+0x5a>
 800a040:	2101      	movs	r1, #1
 800a042:	fa01 f506 	lsl.w	r5, r1, r6
 800a046:	1d6a      	adds	r2, r5, #5
 800a048:	0092      	lsls	r2, r2, #2
 800a04a:	4620      	mov	r0, r4
 800a04c:	f000 fbe1 	bl	800a812 <_calloc_r>
 800a050:	b160      	cbz	r0, 800a06c <_Balloc+0x56>
 800a052:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800a056:	e00e      	b.n	800a076 <_Balloc+0x60>
 800a058:	2221      	movs	r2, #33	; 0x21
 800a05a:	2104      	movs	r1, #4
 800a05c:	4620      	mov	r0, r4
 800a05e:	f000 fbd8 	bl	800a812 <_calloc_r>
 800a062:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a064:	60e8      	str	r0, [r5, #12]
 800a066:	68db      	ldr	r3, [r3, #12]
 800a068:	2b00      	cmp	r3, #0
 800a06a:	d1e4      	bne.n	800a036 <_Balloc+0x20>
 800a06c:	2000      	movs	r0, #0
 800a06e:	bd70      	pop	{r4, r5, r6, pc}
 800a070:	6802      	ldr	r2, [r0, #0]
 800a072:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800a076:	2300      	movs	r3, #0
 800a078:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a07c:	e7f7      	b.n	800a06e <_Balloc+0x58>

0800a07e <_Bfree>:
 800a07e:	b570      	push	{r4, r5, r6, lr}
 800a080:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800a082:	4606      	mov	r6, r0
 800a084:	460d      	mov	r5, r1
 800a086:	b93c      	cbnz	r4, 800a098 <_Bfree+0x1a>
 800a088:	2010      	movs	r0, #16
 800a08a:	f7ff ff9f 	bl	8009fcc <malloc>
 800a08e:	6270      	str	r0, [r6, #36]	; 0x24
 800a090:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a094:	6004      	str	r4, [r0, #0]
 800a096:	60c4      	str	r4, [r0, #12]
 800a098:	b13d      	cbz	r5, 800a0aa <_Bfree+0x2c>
 800a09a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800a09c:	686a      	ldr	r2, [r5, #4]
 800a09e:	68db      	ldr	r3, [r3, #12]
 800a0a0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a0a4:	6029      	str	r1, [r5, #0]
 800a0a6:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800a0aa:	bd70      	pop	{r4, r5, r6, pc}

0800a0ac <__multadd>:
 800a0ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a0b0:	690d      	ldr	r5, [r1, #16]
 800a0b2:	461f      	mov	r7, r3
 800a0b4:	4606      	mov	r6, r0
 800a0b6:	460c      	mov	r4, r1
 800a0b8:	f101 0c14 	add.w	ip, r1, #20
 800a0bc:	2300      	movs	r3, #0
 800a0be:	f8dc 0000 	ldr.w	r0, [ip]
 800a0c2:	b281      	uxth	r1, r0
 800a0c4:	fb02 7101 	mla	r1, r2, r1, r7
 800a0c8:	0c0f      	lsrs	r7, r1, #16
 800a0ca:	0c00      	lsrs	r0, r0, #16
 800a0cc:	fb02 7000 	mla	r0, r2, r0, r7
 800a0d0:	b289      	uxth	r1, r1
 800a0d2:	3301      	adds	r3, #1
 800a0d4:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800a0d8:	429d      	cmp	r5, r3
 800a0da:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800a0de:	f84c 1b04 	str.w	r1, [ip], #4
 800a0e2:	dcec      	bgt.n	800a0be <__multadd+0x12>
 800a0e4:	b1d7      	cbz	r7, 800a11c <__multadd+0x70>
 800a0e6:	68a3      	ldr	r3, [r4, #8]
 800a0e8:	42ab      	cmp	r3, r5
 800a0ea:	dc12      	bgt.n	800a112 <__multadd+0x66>
 800a0ec:	6861      	ldr	r1, [r4, #4]
 800a0ee:	4630      	mov	r0, r6
 800a0f0:	3101      	adds	r1, #1
 800a0f2:	f7ff ff90 	bl	800a016 <_Balloc>
 800a0f6:	6922      	ldr	r2, [r4, #16]
 800a0f8:	3202      	adds	r2, #2
 800a0fa:	f104 010c 	add.w	r1, r4, #12
 800a0fe:	4680      	mov	r8, r0
 800a100:	0092      	lsls	r2, r2, #2
 800a102:	300c      	adds	r0, #12
 800a104:	f7ff ff7c 	bl	800a000 <memcpy>
 800a108:	4621      	mov	r1, r4
 800a10a:	4630      	mov	r0, r6
 800a10c:	f7ff ffb7 	bl	800a07e <_Bfree>
 800a110:	4644      	mov	r4, r8
 800a112:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a116:	3501      	adds	r5, #1
 800a118:	615f      	str	r7, [r3, #20]
 800a11a:	6125      	str	r5, [r4, #16]
 800a11c:	4620      	mov	r0, r4
 800a11e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800a122 <__s2b>:
 800a122:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a126:	460c      	mov	r4, r1
 800a128:	4615      	mov	r5, r2
 800a12a:	461f      	mov	r7, r3
 800a12c:	2209      	movs	r2, #9
 800a12e:	3308      	adds	r3, #8
 800a130:	4606      	mov	r6, r0
 800a132:	fb93 f3f2 	sdiv	r3, r3, r2
 800a136:	2100      	movs	r1, #0
 800a138:	2201      	movs	r2, #1
 800a13a:	429a      	cmp	r2, r3
 800a13c:	db20      	blt.n	800a180 <__s2b+0x5e>
 800a13e:	4630      	mov	r0, r6
 800a140:	f7ff ff69 	bl	800a016 <_Balloc>
 800a144:	9b08      	ldr	r3, [sp, #32]
 800a146:	6143      	str	r3, [r0, #20]
 800a148:	2d09      	cmp	r5, #9
 800a14a:	f04f 0301 	mov.w	r3, #1
 800a14e:	6103      	str	r3, [r0, #16]
 800a150:	dd19      	ble.n	800a186 <__s2b+0x64>
 800a152:	f104 0809 	add.w	r8, r4, #9
 800a156:	46c1      	mov	r9, r8
 800a158:	442c      	add	r4, r5
 800a15a:	f819 3b01 	ldrb.w	r3, [r9], #1
 800a15e:	4601      	mov	r1, r0
 800a160:	3b30      	subs	r3, #48	; 0x30
 800a162:	220a      	movs	r2, #10
 800a164:	4630      	mov	r0, r6
 800a166:	f7ff ffa1 	bl	800a0ac <__multadd>
 800a16a:	45a1      	cmp	r9, r4
 800a16c:	d1f5      	bne.n	800a15a <__s2b+0x38>
 800a16e:	eb08 0405 	add.w	r4, r8, r5
 800a172:	3c08      	subs	r4, #8
 800a174:	1b2d      	subs	r5, r5, r4
 800a176:	1963      	adds	r3, r4, r5
 800a178:	42bb      	cmp	r3, r7
 800a17a:	db07      	blt.n	800a18c <__s2b+0x6a>
 800a17c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a180:	0052      	lsls	r2, r2, #1
 800a182:	3101      	adds	r1, #1
 800a184:	e7d9      	b.n	800a13a <__s2b+0x18>
 800a186:	340a      	adds	r4, #10
 800a188:	2509      	movs	r5, #9
 800a18a:	e7f3      	b.n	800a174 <__s2b+0x52>
 800a18c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a190:	4601      	mov	r1, r0
 800a192:	3b30      	subs	r3, #48	; 0x30
 800a194:	220a      	movs	r2, #10
 800a196:	4630      	mov	r0, r6
 800a198:	f7ff ff88 	bl	800a0ac <__multadd>
 800a19c:	e7eb      	b.n	800a176 <__s2b+0x54>

0800a19e <__hi0bits>:
 800a19e:	0c02      	lsrs	r2, r0, #16
 800a1a0:	0412      	lsls	r2, r2, #16
 800a1a2:	4603      	mov	r3, r0
 800a1a4:	b9b2      	cbnz	r2, 800a1d4 <__hi0bits+0x36>
 800a1a6:	0403      	lsls	r3, r0, #16
 800a1a8:	2010      	movs	r0, #16
 800a1aa:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800a1ae:	bf04      	itt	eq
 800a1b0:	021b      	lsleq	r3, r3, #8
 800a1b2:	3008      	addeq	r0, #8
 800a1b4:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800a1b8:	bf04      	itt	eq
 800a1ba:	011b      	lsleq	r3, r3, #4
 800a1bc:	3004      	addeq	r0, #4
 800a1be:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800a1c2:	bf04      	itt	eq
 800a1c4:	009b      	lsleq	r3, r3, #2
 800a1c6:	3002      	addeq	r0, #2
 800a1c8:	2b00      	cmp	r3, #0
 800a1ca:	db06      	blt.n	800a1da <__hi0bits+0x3c>
 800a1cc:	005b      	lsls	r3, r3, #1
 800a1ce:	d503      	bpl.n	800a1d8 <__hi0bits+0x3a>
 800a1d0:	3001      	adds	r0, #1
 800a1d2:	4770      	bx	lr
 800a1d4:	2000      	movs	r0, #0
 800a1d6:	e7e8      	b.n	800a1aa <__hi0bits+0xc>
 800a1d8:	2020      	movs	r0, #32
 800a1da:	4770      	bx	lr

0800a1dc <__lo0bits>:
 800a1dc:	6803      	ldr	r3, [r0, #0]
 800a1de:	f013 0207 	ands.w	r2, r3, #7
 800a1e2:	4601      	mov	r1, r0
 800a1e4:	d00b      	beq.n	800a1fe <__lo0bits+0x22>
 800a1e6:	07da      	lsls	r2, r3, #31
 800a1e8:	d423      	bmi.n	800a232 <__lo0bits+0x56>
 800a1ea:	0798      	lsls	r0, r3, #30
 800a1ec:	bf49      	itett	mi
 800a1ee:	085b      	lsrmi	r3, r3, #1
 800a1f0:	089b      	lsrpl	r3, r3, #2
 800a1f2:	2001      	movmi	r0, #1
 800a1f4:	600b      	strmi	r3, [r1, #0]
 800a1f6:	bf5c      	itt	pl
 800a1f8:	600b      	strpl	r3, [r1, #0]
 800a1fa:	2002      	movpl	r0, #2
 800a1fc:	4770      	bx	lr
 800a1fe:	b298      	uxth	r0, r3
 800a200:	b9a8      	cbnz	r0, 800a22e <__lo0bits+0x52>
 800a202:	0c1b      	lsrs	r3, r3, #16
 800a204:	2010      	movs	r0, #16
 800a206:	f013 0fff 	tst.w	r3, #255	; 0xff
 800a20a:	bf04      	itt	eq
 800a20c:	0a1b      	lsreq	r3, r3, #8
 800a20e:	3008      	addeq	r0, #8
 800a210:	071a      	lsls	r2, r3, #28
 800a212:	bf04      	itt	eq
 800a214:	091b      	lsreq	r3, r3, #4
 800a216:	3004      	addeq	r0, #4
 800a218:	079a      	lsls	r2, r3, #30
 800a21a:	bf04      	itt	eq
 800a21c:	089b      	lsreq	r3, r3, #2
 800a21e:	3002      	addeq	r0, #2
 800a220:	07da      	lsls	r2, r3, #31
 800a222:	d402      	bmi.n	800a22a <__lo0bits+0x4e>
 800a224:	085b      	lsrs	r3, r3, #1
 800a226:	d006      	beq.n	800a236 <__lo0bits+0x5a>
 800a228:	3001      	adds	r0, #1
 800a22a:	600b      	str	r3, [r1, #0]
 800a22c:	4770      	bx	lr
 800a22e:	4610      	mov	r0, r2
 800a230:	e7e9      	b.n	800a206 <__lo0bits+0x2a>
 800a232:	2000      	movs	r0, #0
 800a234:	4770      	bx	lr
 800a236:	2020      	movs	r0, #32
 800a238:	4770      	bx	lr

0800a23a <__i2b>:
 800a23a:	b510      	push	{r4, lr}
 800a23c:	460c      	mov	r4, r1
 800a23e:	2101      	movs	r1, #1
 800a240:	f7ff fee9 	bl	800a016 <_Balloc>
 800a244:	2201      	movs	r2, #1
 800a246:	6144      	str	r4, [r0, #20]
 800a248:	6102      	str	r2, [r0, #16]
 800a24a:	bd10      	pop	{r4, pc}

0800a24c <__multiply>:
 800a24c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a250:	4614      	mov	r4, r2
 800a252:	690a      	ldr	r2, [r1, #16]
 800a254:	6923      	ldr	r3, [r4, #16]
 800a256:	429a      	cmp	r2, r3
 800a258:	bfb8      	it	lt
 800a25a:	460b      	movlt	r3, r1
 800a25c:	4688      	mov	r8, r1
 800a25e:	bfbc      	itt	lt
 800a260:	46a0      	movlt	r8, r4
 800a262:	461c      	movlt	r4, r3
 800a264:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800a268:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800a26c:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a270:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800a274:	eb07 0609 	add.w	r6, r7, r9
 800a278:	42b3      	cmp	r3, r6
 800a27a:	bfb8      	it	lt
 800a27c:	3101      	addlt	r1, #1
 800a27e:	f7ff feca 	bl	800a016 <_Balloc>
 800a282:	f100 0514 	add.w	r5, r0, #20
 800a286:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800a28a:	462b      	mov	r3, r5
 800a28c:	2200      	movs	r2, #0
 800a28e:	4573      	cmp	r3, lr
 800a290:	d316      	bcc.n	800a2c0 <__multiply+0x74>
 800a292:	f104 0214 	add.w	r2, r4, #20
 800a296:	f108 0114 	add.w	r1, r8, #20
 800a29a:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800a29e:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800a2a2:	9300      	str	r3, [sp, #0]
 800a2a4:	9b00      	ldr	r3, [sp, #0]
 800a2a6:	9201      	str	r2, [sp, #4]
 800a2a8:	4293      	cmp	r3, r2
 800a2aa:	d80c      	bhi.n	800a2c6 <__multiply+0x7a>
 800a2ac:	2e00      	cmp	r6, #0
 800a2ae:	dd03      	ble.n	800a2b8 <__multiply+0x6c>
 800a2b0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800a2b4:	2b00      	cmp	r3, #0
 800a2b6:	d05d      	beq.n	800a374 <__multiply+0x128>
 800a2b8:	6106      	str	r6, [r0, #16]
 800a2ba:	b003      	add	sp, #12
 800a2bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a2c0:	f843 2b04 	str.w	r2, [r3], #4
 800a2c4:	e7e3      	b.n	800a28e <__multiply+0x42>
 800a2c6:	f8b2 b000 	ldrh.w	fp, [r2]
 800a2ca:	f1bb 0f00 	cmp.w	fp, #0
 800a2ce:	d023      	beq.n	800a318 <__multiply+0xcc>
 800a2d0:	4689      	mov	r9, r1
 800a2d2:	46ac      	mov	ip, r5
 800a2d4:	f04f 0800 	mov.w	r8, #0
 800a2d8:	f859 4b04 	ldr.w	r4, [r9], #4
 800a2dc:	f8dc a000 	ldr.w	sl, [ip]
 800a2e0:	b2a3      	uxth	r3, r4
 800a2e2:	fa1f fa8a 	uxth.w	sl, sl
 800a2e6:	fb0b a303 	mla	r3, fp, r3, sl
 800a2ea:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800a2ee:	f8dc 4000 	ldr.w	r4, [ip]
 800a2f2:	4443      	add	r3, r8
 800a2f4:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800a2f8:	fb0b 840a 	mla	r4, fp, sl, r8
 800a2fc:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800a300:	46e2      	mov	sl, ip
 800a302:	b29b      	uxth	r3, r3
 800a304:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800a308:	454f      	cmp	r7, r9
 800a30a:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800a30e:	f84a 3b04 	str.w	r3, [sl], #4
 800a312:	d82b      	bhi.n	800a36c <__multiply+0x120>
 800a314:	f8cc 8004 	str.w	r8, [ip, #4]
 800a318:	9b01      	ldr	r3, [sp, #4]
 800a31a:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800a31e:	3204      	adds	r2, #4
 800a320:	f1ba 0f00 	cmp.w	sl, #0
 800a324:	d020      	beq.n	800a368 <__multiply+0x11c>
 800a326:	682b      	ldr	r3, [r5, #0]
 800a328:	4689      	mov	r9, r1
 800a32a:	46a8      	mov	r8, r5
 800a32c:	f04f 0b00 	mov.w	fp, #0
 800a330:	f8b9 c000 	ldrh.w	ip, [r9]
 800a334:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800a338:	fb0a 440c 	mla	r4, sl, ip, r4
 800a33c:	445c      	add	r4, fp
 800a33e:	46c4      	mov	ip, r8
 800a340:	b29b      	uxth	r3, r3
 800a342:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800a346:	f84c 3b04 	str.w	r3, [ip], #4
 800a34a:	f859 3b04 	ldr.w	r3, [r9], #4
 800a34e:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800a352:	0c1b      	lsrs	r3, r3, #16
 800a354:	fb0a b303 	mla	r3, sl, r3, fp
 800a358:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800a35c:	454f      	cmp	r7, r9
 800a35e:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800a362:	d805      	bhi.n	800a370 <__multiply+0x124>
 800a364:	f8c8 3004 	str.w	r3, [r8, #4]
 800a368:	3504      	adds	r5, #4
 800a36a:	e79b      	b.n	800a2a4 <__multiply+0x58>
 800a36c:	46d4      	mov	ip, sl
 800a36e:	e7b3      	b.n	800a2d8 <__multiply+0x8c>
 800a370:	46e0      	mov	r8, ip
 800a372:	e7dd      	b.n	800a330 <__multiply+0xe4>
 800a374:	3e01      	subs	r6, #1
 800a376:	e799      	b.n	800a2ac <__multiply+0x60>

0800a378 <__pow5mult>:
 800a378:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a37c:	4615      	mov	r5, r2
 800a37e:	f012 0203 	ands.w	r2, r2, #3
 800a382:	4606      	mov	r6, r0
 800a384:	460f      	mov	r7, r1
 800a386:	d007      	beq.n	800a398 <__pow5mult+0x20>
 800a388:	3a01      	subs	r2, #1
 800a38a:	4c21      	ldr	r4, [pc, #132]	; (800a410 <__pow5mult+0x98>)
 800a38c:	2300      	movs	r3, #0
 800a38e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a392:	f7ff fe8b 	bl	800a0ac <__multadd>
 800a396:	4607      	mov	r7, r0
 800a398:	10ad      	asrs	r5, r5, #2
 800a39a:	d035      	beq.n	800a408 <__pow5mult+0x90>
 800a39c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800a39e:	b93c      	cbnz	r4, 800a3b0 <__pow5mult+0x38>
 800a3a0:	2010      	movs	r0, #16
 800a3a2:	f7ff fe13 	bl	8009fcc <malloc>
 800a3a6:	6270      	str	r0, [r6, #36]	; 0x24
 800a3a8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a3ac:	6004      	str	r4, [r0, #0]
 800a3ae:	60c4      	str	r4, [r0, #12]
 800a3b0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800a3b4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a3b8:	b94c      	cbnz	r4, 800a3ce <__pow5mult+0x56>
 800a3ba:	f240 2171 	movw	r1, #625	; 0x271
 800a3be:	4630      	mov	r0, r6
 800a3c0:	f7ff ff3b 	bl	800a23a <__i2b>
 800a3c4:	2300      	movs	r3, #0
 800a3c6:	f8c8 0008 	str.w	r0, [r8, #8]
 800a3ca:	4604      	mov	r4, r0
 800a3cc:	6003      	str	r3, [r0, #0]
 800a3ce:	f04f 0800 	mov.w	r8, #0
 800a3d2:	07eb      	lsls	r3, r5, #31
 800a3d4:	d50a      	bpl.n	800a3ec <__pow5mult+0x74>
 800a3d6:	4639      	mov	r1, r7
 800a3d8:	4622      	mov	r2, r4
 800a3da:	4630      	mov	r0, r6
 800a3dc:	f7ff ff36 	bl	800a24c <__multiply>
 800a3e0:	4639      	mov	r1, r7
 800a3e2:	4681      	mov	r9, r0
 800a3e4:	4630      	mov	r0, r6
 800a3e6:	f7ff fe4a 	bl	800a07e <_Bfree>
 800a3ea:	464f      	mov	r7, r9
 800a3ec:	106d      	asrs	r5, r5, #1
 800a3ee:	d00b      	beq.n	800a408 <__pow5mult+0x90>
 800a3f0:	6820      	ldr	r0, [r4, #0]
 800a3f2:	b938      	cbnz	r0, 800a404 <__pow5mult+0x8c>
 800a3f4:	4622      	mov	r2, r4
 800a3f6:	4621      	mov	r1, r4
 800a3f8:	4630      	mov	r0, r6
 800a3fa:	f7ff ff27 	bl	800a24c <__multiply>
 800a3fe:	6020      	str	r0, [r4, #0]
 800a400:	f8c0 8000 	str.w	r8, [r0]
 800a404:	4604      	mov	r4, r0
 800a406:	e7e4      	b.n	800a3d2 <__pow5mult+0x5a>
 800a408:	4638      	mov	r0, r7
 800a40a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a40e:	bf00      	nop
 800a410:	0800b488 	.word	0x0800b488

0800a414 <__lshift>:
 800a414:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a418:	460c      	mov	r4, r1
 800a41a:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a41e:	6923      	ldr	r3, [r4, #16]
 800a420:	6849      	ldr	r1, [r1, #4]
 800a422:	eb0a 0903 	add.w	r9, sl, r3
 800a426:	68a3      	ldr	r3, [r4, #8]
 800a428:	4607      	mov	r7, r0
 800a42a:	4616      	mov	r6, r2
 800a42c:	f109 0501 	add.w	r5, r9, #1
 800a430:	42ab      	cmp	r3, r5
 800a432:	db32      	blt.n	800a49a <__lshift+0x86>
 800a434:	4638      	mov	r0, r7
 800a436:	f7ff fdee 	bl	800a016 <_Balloc>
 800a43a:	2300      	movs	r3, #0
 800a43c:	4680      	mov	r8, r0
 800a43e:	f100 0114 	add.w	r1, r0, #20
 800a442:	461a      	mov	r2, r3
 800a444:	4553      	cmp	r3, sl
 800a446:	db2b      	blt.n	800a4a0 <__lshift+0x8c>
 800a448:	6920      	ldr	r0, [r4, #16]
 800a44a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a44e:	f104 0314 	add.w	r3, r4, #20
 800a452:	f016 021f 	ands.w	r2, r6, #31
 800a456:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a45a:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a45e:	d025      	beq.n	800a4ac <__lshift+0x98>
 800a460:	f1c2 0e20 	rsb	lr, r2, #32
 800a464:	2000      	movs	r0, #0
 800a466:	681e      	ldr	r6, [r3, #0]
 800a468:	468a      	mov	sl, r1
 800a46a:	4096      	lsls	r6, r2
 800a46c:	4330      	orrs	r0, r6
 800a46e:	f84a 0b04 	str.w	r0, [sl], #4
 800a472:	f853 0b04 	ldr.w	r0, [r3], #4
 800a476:	459c      	cmp	ip, r3
 800a478:	fa20 f00e 	lsr.w	r0, r0, lr
 800a47c:	d814      	bhi.n	800a4a8 <__lshift+0x94>
 800a47e:	6048      	str	r0, [r1, #4]
 800a480:	b108      	cbz	r0, 800a486 <__lshift+0x72>
 800a482:	f109 0502 	add.w	r5, r9, #2
 800a486:	3d01      	subs	r5, #1
 800a488:	4638      	mov	r0, r7
 800a48a:	f8c8 5010 	str.w	r5, [r8, #16]
 800a48e:	4621      	mov	r1, r4
 800a490:	f7ff fdf5 	bl	800a07e <_Bfree>
 800a494:	4640      	mov	r0, r8
 800a496:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a49a:	3101      	adds	r1, #1
 800a49c:	005b      	lsls	r3, r3, #1
 800a49e:	e7c7      	b.n	800a430 <__lshift+0x1c>
 800a4a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800a4a4:	3301      	adds	r3, #1
 800a4a6:	e7cd      	b.n	800a444 <__lshift+0x30>
 800a4a8:	4651      	mov	r1, sl
 800a4aa:	e7dc      	b.n	800a466 <__lshift+0x52>
 800a4ac:	3904      	subs	r1, #4
 800a4ae:	f853 2b04 	ldr.w	r2, [r3], #4
 800a4b2:	f841 2f04 	str.w	r2, [r1, #4]!
 800a4b6:	459c      	cmp	ip, r3
 800a4b8:	d8f9      	bhi.n	800a4ae <__lshift+0x9a>
 800a4ba:	e7e4      	b.n	800a486 <__lshift+0x72>

0800a4bc <__mcmp>:
 800a4bc:	6903      	ldr	r3, [r0, #16]
 800a4be:	690a      	ldr	r2, [r1, #16]
 800a4c0:	1a9b      	subs	r3, r3, r2
 800a4c2:	b530      	push	{r4, r5, lr}
 800a4c4:	d10c      	bne.n	800a4e0 <__mcmp+0x24>
 800a4c6:	0092      	lsls	r2, r2, #2
 800a4c8:	3014      	adds	r0, #20
 800a4ca:	3114      	adds	r1, #20
 800a4cc:	1884      	adds	r4, r0, r2
 800a4ce:	4411      	add	r1, r2
 800a4d0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a4d4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a4d8:	4295      	cmp	r5, r2
 800a4da:	d003      	beq.n	800a4e4 <__mcmp+0x28>
 800a4dc:	d305      	bcc.n	800a4ea <__mcmp+0x2e>
 800a4de:	2301      	movs	r3, #1
 800a4e0:	4618      	mov	r0, r3
 800a4e2:	bd30      	pop	{r4, r5, pc}
 800a4e4:	42a0      	cmp	r0, r4
 800a4e6:	d3f3      	bcc.n	800a4d0 <__mcmp+0x14>
 800a4e8:	e7fa      	b.n	800a4e0 <__mcmp+0x24>
 800a4ea:	f04f 33ff 	mov.w	r3, #4294967295
 800a4ee:	e7f7      	b.n	800a4e0 <__mcmp+0x24>

0800a4f0 <__mdiff>:
 800a4f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a4f4:	460d      	mov	r5, r1
 800a4f6:	4607      	mov	r7, r0
 800a4f8:	4611      	mov	r1, r2
 800a4fa:	4628      	mov	r0, r5
 800a4fc:	4614      	mov	r4, r2
 800a4fe:	f7ff ffdd 	bl	800a4bc <__mcmp>
 800a502:	1e06      	subs	r6, r0, #0
 800a504:	d108      	bne.n	800a518 <__mdiff+0x28>
 800a506:	4631      	mov	r1, r6
 800a508:	4638      	mov	r0, r7
 800a50a:	f7ff fd84 	bl	800a016 <_Balloc>
 800a50e:	2301      	movs	r3, #1
 800a510:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800a514:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a518:	bfa4      	itt	ge
 800a51a:	4623      	movge	r3, r4
 800a51c:	462c      	movge	r4, r5
 800a51e:	4638      	mov	r0, r7
 800a520:	6861      	ldr	r1, [r4, #4]
 800a522:	bfa6      	itte	ge
 800a524:	461d      	movge	r5, r3
 800a526:	2600      	movge	r6, #0
 800a528:	2601      	movlt	r6, #1
 800a52a:	f7ff fd74 	bl	800a016 <_Balloc>
 800a52e:	692b      	ldr	r3, [r5, #16]
 800a530:	60c6      	str	r6, [r0, #12]
 800a532:	6926      	ldr	r6, [r4, #16]
 800a534:	f105 0914 	add.w	r9, r5, #20
 800a538:	f104 0214 	add.w	r2, r4, #20
 800a53c:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800a540:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800a544:	f100 0514 	add.w	r5, r0, #20
 800a548:	f04f 0e00 	mov.w	lr, #0
 800a54c:	f852 ab04 	ldr.w	sl, [r2], #4
 800a550:	f859 4b04 	ldr.w	r4, [r9], #4
 800a554:	fa1e f18a 	uxtah	r1, lr, sl
 800a558:	b2a3      	uxth	r3, r4
 800a55a:	1ac9      	subs	r1, r1, r3
 800a55c:	0c23      	lsrs	r3, r4, #16
 800a55e:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800a562:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800a566:	b289      	uxth	r1, r1
 800a568:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800a56c:	45c8      	cmp	r8, r9
 800a56e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800a572:	4694      	mov	ip, r2
 800a574:	f845 3b04 	str.w	r3, [r5], #4
 800a578:	d8e8      	bhi.n	800a54c <__mdiff+0x5c>
 800a57a:	45bc      	cmp	ip, r7
 800a57c:	d304      	bcc.n	800a588 <__mdiff+0x98>
 800a57e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800a582:	b183      	cbz	r3, 800a5a6 <__mdiff+0xb6>
 800a584:	6106      	str	r6, [r0, #16]
 800a586:	e7c5      	b.n	800a514 <__mdiff+0x24>
 800a588:	f85c 1b04 	ldr.w	r1, [ip], #4
 800a58c:	fa1e f381 	uxtah	r3, lr, r1
 800a590:	141a      	asrs	r2, r3, #16
 800a592:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800a596:	b29b      	uxth	r3, r3
 800a598:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a59c:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800a5a0:	f845 3b04 	str.w	r3, [r5], #4
 800a5a4:	e7e9      	b.n	800a57a <__mdiff+0x8a>
 800a5a6:	3e01      	subs	r6, #1
 800a5a8:	e7e9      	b.n	800a57e <__mdiff+0x8e>
	...

0800a5ac <__ulp>:
 800a5ac:	4b12      	ldr	r3, [pc, #72]	; (800a5f8 <__ulp+0x4c>)
 800a5ae:	ee10 2a90 	vmov	r2, s1
 800a5b2:	401a      	ands	r2, r3
 800a5b4:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 800a5b8:	2b00      	cmp	r3, #0
 800a5ba:	dd04      	ble.n	800a5c6 <__ulp+0x1a>
 800a5bc:	2000      	movs	r0, #0
 800a5be:	4619      	mov	r1, r3
 800a5c0:	ec41 0b10 	vmov	d0, r0, r1
 800a5c4:	4770      	bx	lr
 800a5c6:	425b      	negs	r3, r3
 800a5c8:	151b      	asrs	r3, r3, #20
 800a5ca:	2b13      	cmp	r3, #19
 800a5cc:	f04f 0000 	mov.w	r0, #0
 800a5d0:	f04f 0100 	mov.w	r1, #0
 800a5d4:	dc04      	bgt.n	800a5e0 <__ulp+0x34>
 800a5d6:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800a5da:	fa42 f103 	asr.w	r1, r2, r3
 800a5de:	e7ef      	b.n	800a5c0 <__ulp+0x14>
 800a5e0:	3b14      	subs	r3, #20
 800a5e2:	2b1e      	cmp	r3, #30
 800a5e4:	f04f 0201 	mov.w	r2, #1
 800a5e8:	bfda      	itte	le
 800a5ea:	f1c3 031f 	rsble	r3, r3, #31
 800a5ee:	fa02 f303 	lslle.w	r3, r2, r3
 800a5f2:	4613      	movgt	r3, r2
 800a5f4:	4618      	mov	r0, r3
 800a5f6:	e7e3      	b.n	800a5c0 <__ulp+0x14>
 800a5f8:	7ff00000 	.word	0x7ff00000

0800a5fc <__b2d>:
 800a5fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a5fe:	6905      	ldr	r5, [r0, #16]
 800a600:	f100 0714 	add.w	r7, r0, #20
 800a604:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800a608:	1f2e      	subs	r6, r5, #4
 800a60a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800a60e:	4620      	mov	r0, r4
 800a610:	f7ff fdc5 	bl	800a19e <__hi0bits>
 800a614:	f1c0 0320 	rsb	r3, r0, #32
 800a618:	280a      	cmp	r0, #10
 800a61a:	600b      	str	r3, [r1, #0]
 800a61c:	f8df c074 	ldr.w	ip, [pc, #116]	; 800a694 <__b2d+0x98>
 800a620:	dc14      	bgt.n	800a64c <__b2d+0x50>
 800a622:	f1c0 0e0b 	rsb	lr, r0, #11
 800a626:	fa24 f10e 	lsr.w	r1, r4, lr
 800a62a:	42b7      	cmp	r7, r6
 800a62c:	ea41 030c 	orr.w	r3, r1, ip
 800a630:	bf34      	ite	cc
 800a632:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800a636:	2100      	movcs	r1, #0
 800a638:	3015      	adds	r0, #21
 800a63a:	fa04 f000 	lsl.w	r0, r4, r0
 800a63e:	fa21 f10e 	lsr.w	r1, r1, lr
 800a642:	ea40 0201 	orr.w	r2, r0, r1
 800a646:	ec43 2b10 	vmov	d0, r2, r3
 800a64a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a64c:	42b7      	cmp	r7, r6
 800a64e:	bf3a      	itte	cc
 800a650:	f1a5 0608 	subcc.w	r6, r5, #8
 800a654:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800a658:	2100      	movcs	r1, #0
 800a65a:	380b      	subs	r0, #11
 800a65c:	d015      	beq.n	800a68a <__b2d+0x8e>
 800a65e:	4084      	lsls	r4, r0
 800a660:	f1c0 0520 	rsb	r5, r0, #32
 800a664:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 800a668:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 800a66c:	42be      	cmp	r6, r7
 800a66e:	fa21 fc05 	lsr.w	ip, r1, r5
 800a672:	ea44 030c 	orr.w	r3, r4, ip
 800a676:	bf8c      	ite	hi
 800a678:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800a67c:	2400      	movls	r4, #0
 800a67e:	fa01 f000 	lsl.w	r0, r1, r0
 800a682:	40ec      	lsrs	r4, r5
 800a684:	ea40 0204 	orr.w	r2, r0, r4
 800a688:	e7dd      	b.n	800a646 <__b2d+0x4a>
 800a68a:	ea44 030c 	orr.w	r3, r4, ip
 800a68e:	460a      	mov	r2, r1
 800a690:	e7d9      	b.n	800a646 <__b2d+0x4a>
 800a692:	bf00      	nop
 800a694:	3ff00000 	.word	0x3ff00000

0800a698 <__d2b>:
 800a698:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a69c:	460e      	mov	r6, r1
 800a69e:	2101      	movs	r1, #1
 800a6a0:	ec59 8b10 	vmov	r8, r9, d0
 800a6a4:	4615      	mov	r5, r2
 800a6a6:	f7ff fcb6 	bl	800a016 <_Balloc>
 800a6aa:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800a6ae:	4607      	mov	r7, r0
 800a6b0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a6b4:	bb34      	cbnz	r4, 800a704 <__d2b+0x6c>
 800a6b6:	9301      	str	r3, [sp, #4]
 800a6b8:	f1b8 0300 	subs.w	r3, r8, #0
 800a6bc:	d027      	beq.n	800a70e <__d2b+0x76>
 800a6be:	a802      	add	r0, sp, #8
 800a6c0:	f840 3d08 	str.w	r3, [r0, #-8]!
 800a6c4:	f7ff fd8a 	bl	800a1dc <__lo0bits>
 800a6c8:	9900      	ldr	r1, [sp, #0]
 800a6ca:	b1f0      	cbz	r0, 800a70a <__d2b+0x72>
 800a6cc:	9a01      	ldr	r2, [sp, #4]
 800a6ce:	f1c0 0320 	rsb	r3, r0, #32
 800a6d2:	fa02 f303 	lsl.w	r3, r2, r3
 800a6d6:	430b      	orrs	r3, r1
 800a6d8:	40c2      	lsrs	r2, r0
 800a6da:	617b      	str	r3, [r7, #20]
 800a6dc:	9201      	str	r2, [sp, #4]
 800a6de:	9b01      	ldr	r3, [sp, #4]
 800a6e0:	61bb      	str	r3, [r7, #24]
 800a6e2:	2b00      	cmp	r3, #0
 800a6e4:	bf14      	ite	ne
 800a6e6:	2102      	movne	r1, #2
 800a6e8:	2101      	moveq	r1, #1
 800a6ea:	6139      	str	r1, [r7, #16]
 800a6ec:	b1c4      	cbz	r4, 800a720 <__d2b+0x88>
 800a6ee:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800a6f2:	4404      	add	r4, r0
 800a6f4:	6034      	str	r4, [r6, #0]
 800a6f6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a6fa:	6028      	str	r0, [r5, #0]
 800a6fc:	4638      	mov	r0, r7
 800a6fe:	b003      	add	sp, #12
 800a700:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a704:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a708:	e7d5      	b.n	800a6b6 <__d2b+0x1e>
 800a70a:	6179      	str	r1, [r7, #20]
 800a70c:	e7e7      	b.n	800a6de <__d2b+0x46>
 800a70e:	a801      	add	r0, sp, #4
 800a710:	f7ff fd64 	bl	800a1dc <__lo0bits>
 800a714:	9b01      	ldr	r3, [sp, #4]
 800a716:	617b      	str	r3, [r7, #20]
 800a718:	2101      	movs	r1, #1
 800a71a:	6139      	str	r1, [r7, #16]
 800a71c:	3020      	adds	r0, #32
 800a71e:	e7e5      	b.n	800a6ec <__d2b+0x54>
 800a720:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800a724:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a728:	6030      	str	r0, [r6, #0]
 800a72a:	6918      	ldr	r0, [r3, #16]
 800a72c:	f7ff fd37 	bl	800a19e <__hi0bits>
 800a730:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800a734:	e7e1      	b.n	800a6fa <__d2b+0x62>

0800a736 <__ratio>:
 800a736:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a73a:	4688      	mov	r8, r1
 800a73c:	4669      	mov	r1, sp
 800a73e:	4681      	mov	r9, r0
 800a740:	f7ff ff5c 	bl	800a5fc <__b2d>
 800a744:	a901      	add	r1, sp, #4
 800a746:	4640      	mov	r0, r8
 800a748:	ec57 6b10 	vmov	r6, r7, d0
 800a74c:	f7ff ff56 	bl	800a5fc <__b2d>
 800a750:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a754:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800a758:	eba3 0c02 	sub.w	ip, r3, r2
 800a75c:	e9dd 3200 	ldrd	r3, r2, [sp]
 800a760:	1a9b      	subs	r3, r3, r2
 800a762:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800a766:	ec5b ab10 	vmov	sl, fp, d0
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	bfce      	itee	gt
 800a76e:	463a      	movgt	r2, r7
 800a770:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800a774:	465a      	movle	r2, fp
 800a776:	4659      	mov	r1, fp
 800a778:	463d      	mov	r5, r7
 800a77a:	bfd4      	ite	le
 800a77c:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 800a780:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 800a784:	4630      	mov	r0, r6
 800a786:	ee10 2a10 	vmov	r2, s0
 800a78a:	460b      	mov	r3, r1
 800a78c:	4629      	mov	r1, r5
 800a78e:	f7f6 f85d 	bl	800084c <__aeabi_ddiv>
 800a792:	ec41 0b10 	vmov	d0, r0, r1
 800a796:	b003      	add	sp, #12
 800a798:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a79c <__copybits>:
 800a79c:	3901      	subs	r1, #1
 800a79e:	b510      	push	{r4, lr}
 800a7a0:	1149      	asrs	r1, r1, #5
 800a7a2:	6914      	ldr	r4, [r2, #16]
 800a7a4:	3101      	adds	r1, #1
 800a7a6:	f102 0314 	add.w	r3, r2, #20
 800a7aa:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a7ae:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a7b2:	42a3      	cmp	r3, r4
 800a7b4:	4602      	mov	r2, r0
 800a7b6:	d303      	bcc.n	800a7c0 <__copybits+0x24>
 800a7b8:	2300      	movs	r3, #0
 800a7ba:	428a      	cmp	r2, r1
 800a7bc:	d305      	bcc.n	800a7ca <__copybits+0x2e>
 800a7be:	bd10      	pop	{r4, pc}
 800a7c0:	f853 2b04 	ldr.w	r2, [r3], #4
 800a7c4:	f840 2b04 	str.w	r2, [r0], #4
 800a7c8:	e7f3      	b.n	800a7b2 <__copybits+0x16>
 800a7ca:	f842 3b04 	str.w	r3, [r2], #4
 800a7ce:	e7f4      	b.n	800a7ba <__copybits+0x1e>

0800a7d0 <__any_on>:
 800a7d0:	f100 0214 	add.w	r2, r0, #20
 800a7d4:	6900      	ldr	r0, [r0, #16]
 800a7d6:	114b      	asrs	r3, r1, #5
 800a7d8:	4298      	cmp	r0, r3
 800a7da:	b510      	push	{r4, lr}
 800a7dc:	db11      	blt.n	800a802 <__any_on+0x32>
 800a7de:	dd0a      	ble.n	800a7f6 <__any_on+0x26>
 800a7e0:	f011 011f 	ands.w	r1, r1, #31
 800a7e4:	d007      	beq.n	800a7f6 <__any_on+0x26>
 800a7e6:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a7ea:	fa24 f001 	lsr.w	r0, r4, r1
 800a7ee:	fa00 f101 	lsl.w	r1, r0, r1
 800a7f2:	428c      	cmp	r4, r1
 800a7f4:	d10b      	bne.n	800a80e <__any_on+0x3e>
 800a7f6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a7fa:	4293      	cmp	r3, r2
 800a7fc:	d803      	bhi.n	800a806 <__any_on+0x36>
 800a7fe:	2000      	movs	r0, #0
 800a800:	bd10      	pop	{r4, pc}
 800a802:	4603      	mov	r3, r0
 800a804:	e7f7      	b.n	800a7f6 <__any_on+0x26>
 800a806:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a80a:	2900      	cmp	r1, #0
 800a80c:	d0f5      	beq.n	800a7fa <__any_on+0x2a>
 800a80e:	2001      	movs	r0, #1
 800a810:	e7f6      	b.n	800a800 <__any_on+0x30>

0800a812 <_calloc_r>:
 800a812:	b538      	push	{r3, r4, r5, lr}
 800a814:	fb02 f401 	mul.w	r4, r2, r1
 800a818:	4621      	mov	r1, r4
 800a81a:	f000 f857 	bl	800a8cc <_malloc_r>
 800a81e:	4605      	mov	r5, r0
 800a820:	b118      	cbz	r0, 800a82a <_calloc_r+0x18>
 800a822:	4622      	mov	r2, r4
 800a824:	2100      	movs	r1, #0
 800a826:	f7fc fd21 	bl	800726c <memset>
 800a82a:	4628      	mov	r0, r5
 800a82c:	bd38      	pop	{r3, r4, r5, pc}
	...

0800a830 <_free_r>:
 800a830:	b538      	push	{r3, r4, r5, lr}
 800a832:	4605      	mov	r5, r0
 800a834:	2900      	cmp	r1, #0
 800a836:	d045      	beq.n	800a8c4 <_free_r+0x94>
 800a838:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a83c:	1f0c      	subs	r4, r1, #4
 800a83e:	2b00      	cmp	r3, #0
 800a840:	bfb8      	it	lt
 800a842:	18e4      	addlt	r4, r4, r3
 800a844:	f000 fa36 	bl	800acb4 <__malloc_lock>
 800a848:	4a1f      	ldr	r2, [pc, #124]	; (800a8c8 <_free_r+0x98>)
 800a84a:	6813      	ldr	r3, [r2, #0]
 800a84c:	4610      	mov	r0, r2
 800a84e:	b933      	cbnz	r3, 800a85e <_free_r+0x2e>
 800a850:	6063      	str	r3, [r4, #4]
 800a852:	6014      	str	r4, [r2, #0]
 800a854:	4628      	mov	r0, r5
 800a856:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a85a:	f000 ba2c 	b.w	800acb6 <__malloc_unlock>
 800a85e:	42a3      	cmp	r3, r4
 800a860:	d90c      	bls.n	800a87c <_free_r+0x4c>
 800a862:	6821      	ldr	r1, [r4, #0]
 800a864:	1862      	adds	r2, r4, r1
 800a866:	4293      	cmp	r3, r2
 800a868:	bf04      	itt	eq
 800a86a:	681a      	ldreq	r2, [r3, #0]
 800a86c:	685b      	ldreq	r3, [r3, #4]
 800a86e:	6063      	str	r3, [r4, #4]
 800a870:	bf04      	itt	eq
 800a872:	1852      	addeq	r2, r2, r1
 800a874:	6022      	streq	r2, [r4, #0]
 800a876:	6004      	str	r4, [r0, #0]
 800a878:	e7ec      	b.n	800a854 <_free_r+0x24>
 800a87a:	4613      	mov	r3, r2
 800a87c:	685a      	ldr	r2, [r3, #4]
 800a87e:	b10a      	cbz	r2, 800a884 <_free_r+0x54>
 800a880:	42a2      	cmp	r2, r4
 800a882:	d9fa      	bls.n	800a87a <_free_r+0x4a>
 800a884:	6819      	ldr	r1, [r3, #0]
 800a886:	1858      	adds	r0, r3, r1
 800a888:	42a0      	cmp	r0, r4
 800a88a:	d10b      	bne.n	800a8a4 <_free_r+0x74>
 800a88c:	6820      	ldr	r0, [r4, #0]
 800a88e:	4401      	add	r1, r0
 800a890:	1858      	adds	r0, r3, r1
 800a892:	4282      	cmp	r2, r0
 800a894:	6019      	str	r1, [r3, #0]
 800a896:	d1dd      	bne.n	800a854 <_free_r+0x24>
 800a898:	6810      	ldr	r0, [r2, #0]
 800a89a:	6852      	ldr	r2, [r2, #4]
 800a89c:	605a      	str	r2, [r3, #4]
 800a89e:	4401      	add	r1, r0
 800a8a0:	6019      	str	r1, [r3, #0]
 800a8a2:	e7d7      	b.n	800a854 <_free_r+0x24>
 800a8a4:	d902      	bls.n	800a8ac <_free_r+0x7c>
 800a8a6:	230c      	movs	r3, #12
 800a8a8:	602b      	str	r3, [r5, #0]
 800a8aa:	e7d3      	b.n	800a854 <_free_r+0x24>
 800a8ac:	6820      	ldr	r0, [r4, #0]
 800a8ae:	1821      	adds	r1, r4, r0
 800a8b0:	428a      	cmp	r2, r1
 800a8b2:	bf04      	itt	eq
 800a8b4:	6811      	ldreq	r1, [r2, #0]
 800a8b6:	6852      	ldreq	r2, [r2, #4]
 800a8b8:	6062      	str	r2, [r4, #4]
 800a8ba:	bf04      	itt	eq
 800a8bc:	1809      	addeq	r1, r1, r0
 800a8be:	6021      	streq	r1, [r4, #0]
 800a8c0:	605c      	str	r4, [r3, #4]
 800a8c2:	e7c7      	b.n	800a854 <_free_r+0x24>
 800a8c4:	bd38      	pop	{r3, r4, r5, pc}
 800a8c6:	bf00      	nop
 800a8c8:	20000614 	.word	0x20000614

0800a8cc <_malloc_r>:
 800a8cc:	b570      	push	{r4, r5, r6, lr}
 800a8ce:	1ccd      	adds	r5, r1, #3
 800a8d0:	f025 0503 	bic.w	r5, r5, #3
 800a8d4:	3508      	adds	r5, #8
 800a8d6:	2d0c      	cmp	r5, #12
 800a8d8:	bf38      	it	cc
 800a8da:	250c      	movcc	r5, #12
 800a8dc:	2d00      	cmp	r5, #0
 800a8de:	4606      	mov	r6, r0
 800a8e0:	db01      	blt.n	800a8e6 <_malloc_r+0x1a>
 800a8e2:	42a9      	cmp	r1, r5
 800a8e4:	d903      	bls.n	800a8ee <_malloc_r+0x22>
 800a8e6:	230c      	movs	r3, #12
 800a8e8:	6033      	str	r3, [r6, #0]
 800a8ea:	2000      	movs	r0, #0
 800a8ec:	bd70      	pop	{r4, r5, r6, pc}
 800a8ee:	f000 f9e1 	bl	800acb4 <__malloc_lock>
 800a8f2:	4a21      	ldr	r2, [pc, #132]	; (800a978 <_malloc_r+0xac>)
 800a8f4:	6814      	ldr	r4, [r2, #0]
 800a8f6:	4621      	mov	r1, r4
 800a8f8:	b991      	cbnz	r1, 800a920 <_malloc_r+0x54>
 800a8fa:	4c20      	ldr	r4, [pc, #128]	; (800a97c <_malloc_r+0xb0>)
 800a8fc:	6823      	ldr	r3, [r4, #0]
 800a8fe:	b91b      	cbnz	r3, 800a908 <_malloc_r+0x3c>
 800a900:	4630      	mov	r0, r6
 800a902:	f000 f98f 	bl	800ac24 <_sbrk_r>
 800a906:	6020      	str	r0, [r4, #0]
 800a908:	4629      	mov	r1, r5
 800a90a:	4630      	mov	r0, r6
 800a90c:	f000 f98a 	bl	800ac24 <_sbrk_r>
 800a910:	1c43      	adds	r3, r0, #1
 800a912:	d124      	bne.n	800a95e <_malloc_r+0x92>
 800a914:	230c      	movs	r3, #12
 800a916:	6033      	str	r3, [r6, #0]
 800a918:	4630      	mov	r0, r6
 800a91a:	f000 f9cc 	bl	800acb6 <__malloc_unlock>
 800a91e:	e7e4      	b.n	800a8ea <_malloc_r+0x1e>
 800a920:	680b      	ldr	r3, [r1, #0]
 800a922:	1b5b      	subs	r3, r3, r5
 800a924:	d418      	bmi.n	800a958 <_malloc_r+0x8c>
 800a926:	2b0b      	cmp	r3, #11
 800a928:	d90f      	bls.n	800a94a <_malloc_r+0x7e>
 800a92a:	600b      	str	r3, [r1, #0]
 800a92c:	50cd      	str	r5, [r1, r3]
 800a92e:	18cc      	adds	r4, r1, r3
 800a930:	4630      	mov	r0, r6
 800a932:	f000 f9c0 	bl	800acb6 <__malloc_unlock>
 800a936:	f104 000b 	add.w	r0, r4, #11
 800a93a:	1d23      	adds	r3, r4, #4
 800a93c:	f020 0007 	bic.w	r0, r0, #7
 800a940:	1ac3      	subs	r3, r0, r3
 800a942:	d0d3      	beq.n	800a8ec <_malloc_r+0x20>
 800a944:	425a      	negs	r2, r3
 800a946:	50e2      	str	r2, [r4, r3]
 800a948:	e7d0      	b.n	800a8ec <_malloc_r+0x20>
 800a94a:	428c      	cmp	r4, r1
 800a94c:	684b      	ldr	r3, [r1, #4]
 800a94e:	bf16      	itet	ne
 800a950:	6063      	strne	r3, [r4, #4]
 800a952:	6013      	streq	r3, [r2, #0]
 800a954:	460c      	movne	r4, r1
 800a956:	e7eb      	b.n	800a930 <_malloc_r+0x64>
 800a958:	460c      	mov	r4, r1
 800a95a:	6849      	ldr	r1, [r1, #4]
 800a95c:	e7cc      	b.n	800a8f8 <_malloc_r+0x2c>
 800a95e:	1cc4      	adds	r4, r0, #3
 800a960:	f024 0403 	bic.w	r4, r4, #3
 800a964:	42a0      	cmp	r0, r4
 800a966:	d005      	beq.n	800a974 <_malloc_r+0xa8>
 800a968:	1a21      	subs	r1, r4, r0
 800a96a:	4630      	mov	r0, r6
 800a96c:	f000 f95a 	bl	800ac24 <_sbrk_r>
 800a970:	3001      	adds	r0, #1
 800a972:	d0cf      	beq.n	800a914 <_malloc_r+0x48>
 800a974:	6025      	str	r5, [r4, #0]
 800a976:	e7db      	b.n	800a930 <_malloc_r+0x64>
 800a978:	20000614 	.word	0x20000614
 800a97c:	20000618 	.word	0x20000618

0800a980 <__ssputs_r>:
 800a980:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a984:	688e      	ldr	r6, [r1, #8]
 800a986:	429e      	cmp	r6, r3
 800a988:	4682      	mov	sl, r0
 800a98a:	460c      	mov	r4, r1
 800a98c:	4690      	mov	r8, r2
 800a98e:	4699      	mov	r9, r3
 800a990:	d837      	bhi.n	800aa02 <__ssputs_r+0x82>
 800a992:	898a      	ldrh	r2, [r1, #12]
 800a994:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a998:	d031      	beq.n	800a9fe <__ssputs_r+0x7e>
 800a99a:	6825      	ldr	r5, [r4, #0]
 800a99c:	6909      	ldr	r1, [r1, #16]
 800a99e:	1a6f      	subs	r7, r5, r1
 800a9a0:	6965      	ldr	r5, [r4, #20]
 800a9a2:	2302      	movs	r3, #2
 800a9a4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a9a8:	fb95 f5f3 	sdiv	r5, r5, r3
 800a9ac:	f109 0301 	add.w	r3, r9, #1
 800a9b0:	443b      	add	r3, r7
 800a9b2:	429d      	cmp	r5, r3
 800a9b4:	bf38      	it	cc
 800a9b6:	461d      	movcc	r5, r3
 800a9b8:	0553      	lsls	r3, r2, #21
 800a9ba:	d530      	bpl.n	800aa1e <__ssputs_r+0x9e>
 800a9bc:	4629      	mov	r1, r5
 800a9be:	f7ff ff85 	bl	800a8cc <_malloc_r>
 800a9c2:	4606      	mov	r6, r0
 800a9c4:	b950      	cbnz	r0, 800a9dc <__ssputs_r+0x5c>
 800a9c6:	230c      	movs	r3, #12
 800a9c8:	f8ca 3000 	str.w	r3, [sl]
 800a9cc:	89a3      	ldrh	r3, [r4, #12]
 800a9ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a9d2:	81a3      	strh	r3, [r4, #12]
 800a9d4:	f04f 30ff 	mov.w	r0, #4294967295
 800a9d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a9dc:	463a      	mov	r2, r7
 800a9de:	6921      	ldr	r1, [r4, #16]
 800a9e0:	f7ff fb0e 	bl	800a000 <memcpy>
 800a9e4:	89a3      	ldrh	r3, [r4, #12]
 800a9e6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a9ea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a9ee:	81a3      	strh	r3, [r4, #12]
 800a9f0:	6126      	str	r6, [r4, #16]
 800a9f2:	6165      	str	r5, [r4, #20]
 800a9f4:	443e      	add	r6, r7
 800a9f6:	1bed      	subs	r5, r5, r7
 800a9f8:	6026      	str	r6, [r4, #0]
 800a9fa:	60a5      	str	r5, [r4, #8]
 800a9fc:	464e      	mov	r6, r9
 800a9fe:	454e      	cmp	r6, r9
 800aa00:	d900      	bls.n	800aa04 <__ssputs_r+0x84>
 800aa02:	464e      	mov	r6, r9
 800aa04:	4632      	mov	r2, r6
 800aa06:	4641      	mov	r1, r8
 800aa08:	6820      	ldr	r0, [r4, #0]
 800aa0a:	f000 f93a 	bl	800ac82 <memmove>
 800aa0e:	68a3      	ldr	r3, [r4, #8]
 800aa10:	1b9b      	subs	r3, r3, r6
 800aa12:	60a3      	str	r3, [r4, #8]
 800aa14:	6823      	ldr	r3, [r4, #0]
 800aa16:	441e      	add	r6, r3
 800aa18:	6026      	str	r6, [r4, #0]
 800aa1a:	2000      	movs	r0, #0
 800aa1c:	e7dc      	b.n	800a9d8 <__ssputs_r+0x58>
 800aa1e:	462a      	mov	r2, r5
 800aa20:	f000 f94a 	bl	800acb8 <_realloc_r>
 800aa24:	4606      	mov	r6, r0
 800aa26:	2800      	cmp	r0, #0
 800aa28:	d1e2      	bne.n	800a9f0 <__ssputs_r+0x70>
 800aa2a:	6921      	ldr	r1, [r4, #16]
 800aa2c:	4650      	mov	r0, sl
 800aa2e:	f7ff feff 	bl	800a830 <_free_r>
 800aa32:	e7c8      	b.n	800a9c6 <__ssputs_r+0x46>

0800aa34 <_svfiprintf_r>:
 800aa34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa38:	461d      	mov	r5, r3
 800aa3a:	898b      	ldrh	r3, [r1, #12]
 800aa3c:	061f      	lsls	r7, r3, #24
 800aa3e:	b09d      	sub	sp, #116	; 0x74
 800aa40:	4680      	mov	r8, r0
 800aa42:	460c      	mov	r4, r1
 800aa44:	4616      	mov	r6, r2
 800aa46:	d50f      	bpl.n	800aa68 <_svfiprintf_r+0x34>
 800aa48:	690b      	ldr	r3, [r1, #16]
 800aa4a:	b96b      	cbnz	r3, 800aa68 <_svfiprintf_r+0x34>
 800aa4c:	2140      	movs	r1, #64	; 0x40
 800aa4e:	f7ff ff3d 	bl	800a8cc <_malloc_r>
 800aa52:	6020      	str	r0, [r4, #0]
 800aa54:	6120      	str	r0, [r4, #16]
 800aa56:	b928      	cbnz	r0, 800aa64 <_svfiprintf_r+0x30>
 800aa58:	230c      	movs	r3, #12
 800aa5a:	f8c8 3000 	str.w	r3, [r8]
 800aa5e:	f04f 30ff 	mov.w	r0, #4294967295
 800aa62:	e0c8      	b.n	800abf6 <_svfiprintf_r+0x1c2>
 800aa64:	2340      	movs	r3, #64	; 0x40
 800aa66:	6163      	str	r3, [r4, #20]
 800aa68:	2300      	movs	r3, #0
 800aa6a:	9309      	str	r3, [sp, #36]	; 0x24
 800aa6c:	2320      	movs	r3, #32
 800aa6e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800aa72:	2330      	movs	r3, #48	; 0x30
 800aa74:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800aa78:	9503      	str	r5, [sp, #12]
 800aa7a:	f04f 0b01 	mov.w	fp, #1
 800aa7e:	4637      	mov	r7, r6
 800aa80:	463d      	mov	r5, r7
 800aa82:	f815 3b01 	ldrb.w	r3, [r5], #1
 800aa86:	b10b      	cbz	r3, 800aa8c <_svfiprintf_r+0x58>
 800aa88:	2b25      	cmp	r3, #37	; 0x25
 800aa8a:	d13e      	bne.n	800ab0a <_svfiprintf_r+0xd6>
 800aa8c:	ebb7 0a06 	subs.w	sl, r7, r6
 800aa90:	d00b      	beq.n	800aaaa <_svfiprintf_r+0x76>
 800aa92:	4653      	mov	r3, sl
 800aa94:	4632      	mov	r2, r6
 800aa96:	4621      	mov	r1, r4
 800aa98:	4640      	mov	r0, r8
 800aa9a:	f7ff ff71 	bl	800a980 <__ssputs_r>
 800aa9e:	3001      	adds	r0, #1
 800aaa0:	f000 80a4 	beq.w	800abec <_svfiprintf_r+0x1b8>
 800aaa4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aaa6:	4453      	add	r3, sl
 800aaa8:	9309      	str	r3, [sp, #36]	; 0x24
 800aaaa:	783b      	ldrb	r3, [r7, #0]
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	f000 809d 	beq.w	800abec <_svfiprintf_r+0x1b8>
 800aab2:	2300      	movs	r3, #0
 800aab4:	f04f 32ff 	mov.w	r2, #4294967295
 800aab8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800aabc:	9304      	str	r3, [sp, #16]
 800aabe:	9307      	str	r3, [sp, #28]
 800aac0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800aac4:	931a      	str	r3, [sp, #104]	; 0x68
 800aac6:	462f      	mov	r7, r5
 800aac8:	2205      	movs	r2, #5
 800aaca:	f817 1b01 	ldrb.w	r1, [r7], #1
 800aace:	4850      	ldr	r0, [pc, #320]	; (800ac10 <_svfiprintf_r+0x1dc>)
 800aad0:	f7f5 fb86 	bl	80001e0 <memchr>
 800aad4:	9b04      	ldr	r3, [sp, #16]
 800aad6:	b9d0      	cbnz	r0, 800ab0e <_svfiprintf_r+0xda>
 800aad8:	06d9      	lsls	r1, r3, #27
 800aada:	bf44      	itt	mi
 800aadc:	2220      	movmi	r2, #32
 800aade:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800aae2:	071a      	lsls	r2, r3, #28
 800aae4:	bf44      	itt	mi
 800aae6:	222b      	movmi	r2, #43	; 0x2b
 800aae8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800aaec:	782a      	ldrb	r2, [r5, #0]
 800aaee:	2a2a      	cmp	r2, #42	; 0x2a
 800aaf0:	d015      	beq.n	800ab1e <_svfiprintf_r+0xea>
 800aaf2:	9a07      	ldr	r2, [sp, #28]
 800aaf4:	462f      	mov	r7, r5
 800aaf6:	2000      	movs	r0, #0
 800aaf8:	250a      	movs	r5, #10
 800aafa:	4639      	mov	r1, r7
 800aafc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ab00:	3b30      	subs	r3, #48	; 0x30
 800ab02:	2b09      	cmp	r3, #9
 800ab04:	d94d      	bls.n	800aba2 <_svfiprintf_r+0x16e>
 800ab06:	b1b8      	cbz	r0, 800ab38 <_svfiprintf_r+0x104>
 800ab08:	e00f      	b.n	800ab2a <_svfiprintf_r+0xf6>
 800ab0a:	462f      	mov	r7, r5
 800ab0c:	e7b8      	b.n	800aa80 <_svfiprintf_r+0x4c>
 800ab0e:	4a40      	ldr	r2, [pc, #256]	; (800ac10 <_svfiprintf_r+0x1dc>)
 800ab10:	1a80      	subs	r0, r0, r2
 800ab12:	fa0b f000 	lsl.w	r0, fp, r0
 800ab16:	4318      	orrs	r0, r3
 800ab18:	9004      	str	r0, [sp, #16]
 800ab1a:	463d      	mov	r5, r7
 800ab1c:	e7d3      	b.n	800aac6 <_svfiprintf_r+0x92>
 800ab1e:	9a03      	ldr	r2, [sp, #12]
 800ab20:	1d11      	adds	r1, r2, #4
 800ab22:	6812      	ldr	r2, [r2, #0]
 800ab24:	9103      	str	r1, [sp, #12]
 800ab26:	2a00      	cmp	r2, #0
 800ab28:	db01      	blt.n	800ab2e <_svfiprintf_r+0xfa>
 800ab2a:	9207      	str	r2, [sp, #28]
 800ab2c:	e004      	b.n	800ab38 <_svfiprintf_r+0x104>
 800ab2e:	4252      	negs	r2, r2
 800ab30:	f043 0302 	orr.w	r3, r3, #2
 800ab34:	9207      	str	r2, [sp, #28]
 800ab36:	9304      	str	r3, [sp, #16]
 800ab38:	783b      	ldrb	r3, [r7, #0]
 800ab3a:	2b2e      	cmp	r3, #46	; 0x2e
 800ab3c:	d10c      	bne.n	800ab58 <_svfiprintf_r+0x124>
 800ab3e:	787b      	ldrb	r3, [r7, #1]
 800ab40:	2b2a      	cmp	r3, #42	; 0x2a
 800ab42:	d133      	bne.n	800abac <_svfiprintf_r+0x178>
 800ab44:	9b03      	ldr	r3, [sp, #12]
 800ab46:	1d1a      	adds	r2, r3, #4
 800ab48:	681b      	ldr	r3, [r3, #0]
 800ab4a:	9203      	str	r2, [sp, #12]
 800ab4c:	2b00      	cmp	r3, #0
 800ab4e:	bfb8      	it	lt
 800ab50:	f04f 33ff 	movlt.w	r3, #4294967295
 800ab54:	3702      	adds	r7, #2
 800ab56:	9305      	str	r3, [sp, #20]
 800ab58:	4d2e      	ldr	r5, [pc, #184]	; (800ac14 <_svfiprintf_r+0x1e0>)
 800ab5a:	7839      	ldrb	r1, [r7, #0]
 800ab5c:	2203      	movs	r2, #3
 800ab5e:	4628      	mov	r0, r5
 800ab60:	f7f5 fb3e 	bl	80001e0 <memchr>
 800ab64:	b138      	cbz	r0, 800ab76 <_svfiprintf_r+0x142>
 800ab66:	2340      	movs	r3, #64	; 0x40
 800ab68:	1b40      	subs	r0, r0, r5
 800ab6a:	fa03 f000 	lsl.w	r0, r3, r0
 800ab6e:	9b04      	ldr	r3, [sp, #16]
 800ab70:	4303      	orrs	r3, r0
 800ab72:	3701      	adds	r7, #1
 800ab74:	9304      	str	r3, [sp, #16]
 800ab76:	7839      	ldrb	r1, [r7, #0]
 800ab78:	4827      	ldr	r0, [pc, #156]	; (800ac18 <_svfiprintf_r+0x1e4>)
 800ab7a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ab7e:	2206      	movs	r2, #6
 800ab80:	1c7e      	adds	r6, r7, #1
 800ab82:	f7f5 fb2d 	bl	80001e0 <memchr>
 800ab86:	2800      	cmp	r0, #0
 800ab88:	d038      	beq.n	800abfc <_svfiprintf_r+0x1c8>
 800ab8a:	4b24      	ldr	r3, [pc, #144]	; (800ac1c <_svfiprintf_r+0x1e8>)
 800ab8c:	bb13      	cbnz	r3, 800abd4 <_svfiprintf_r+0x1a0>
 800ab8e:	9b03      	ldr	r3, [sp, #12]
 800ab90:	3307      	adds	r3, #7
 800ab92:	f023 0307 	bic.w	r3, r3, #7
 800ab96:	3308      	adds	r3, #8
 800ab98:	9303      	str	r3, [sp, #12]
 800ab9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ab9c:	444b      	add	r3, r9
 800ab9e:	9309      	str	r3, [sp, #36]	; 0x24
 800aba0:	e76d      	b.n	800aa7e <_svfiprintf_r+0x4a>
 800aba2:	fb05 3202 	mla	r2, r5, r2, r3
 800aba6:	2001      	movs	r0, #1
 800aba8:	460f      	mov	r7, r1
 800abaa:	e7a6      	b.n	800aafa <_svfiprintf_r+0xc6>
 800abac:	2300      	movs	r3, #0
 800abae:	3701      	adds	r7, #1
 800abb0:	9305      	str	r3, [sp, #20]
 800abb2:	4619      	mov	r1, r3
 800abb4:	250a      	movs	r5, #10
 800abb6:	4638      	mov	r0, r7
 800abb8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800abbc:	3a30      	subs	r2, #48	; 0x30
 800abbe:	2a09      	cmp	r2, #9
 800abc0:	d903      	bls.n	800abca <_svfiprintf_r+0x196>
 800abc2:	2b00      	cmp	r3, #0
 800abc4:	d0c8      	beq.n	800ab58 <_svfiprintf_r+0x124>
 800abc6:	9105      	str	r1, [sp, #20]
 800abc8:	e7c6      	b.n	800ab58 <_svfiprintf_r+0x124>
 800abca:	fb05 2101 	mla	r1, r5, r1, r2
 800abce:	2301      	movs	r3, #1
 800abd0:	4607      	mov	r7, r0
 800abd2:	e7f0      	b.n	800abb6 <_svfiprintf_r+0x182>
 800abd4:	ab03      	add	r3, sp, #12
 800abd6:	9300      	str	r3, [sp, #0]
 800abd8:	4622      	mov	r2, r4
 800abda:	4b11      	ldr	r3, [pc, #68]	; (800ac20 <_svfiprintf_r+0x1ec>)
 800abdc:	a904      	add	r1, sp, #16
 800abde:	4640      	mov	r0, r8
 800abe0:	f7fc fbe0 	bl	80073a4 <_printf_float>
 800abe4:	f1b0 3fff 	cmp.w	r0, #4294967295
 800abe8:	4681      	mov	r9, r0
 800abea:	d1d6      	bne.n	800ab9a <_svfiprintf_r+0x166>
 800abec:	89a3      	ldrh	r3, [r4, #12]
 800abee:	065b      	lsls	r3, r3, #25
 800abf0:	f53f af35 	bmi.w	800aa5e <_svfiprintf_r+0x2a>
 800abf4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800abf6:	b01d      	add	sp, #116	; 0x74
 800abf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800abfc:	ab03      	add	r3, sp, #12
 800abfe:	9300      	str	r3, [sp, #0]
 800ac00:	4622      	mov	r2, r4
 800ac02:	4b07      	ldr	r3, [pc, #28]	; (800ac20 <_svfiprintf_r+0x1ec>)
 800ac04:	a904      	add	r1, sp, #16
 800ac06:	4640      	mov	r0, r8
 800ac08:	f7fc fe82 	bl	8007910 <_printf_i>
 800ac0c:	e7ea      	b.n	800abe4 <_svfiprintf_r+0x1b0>
 800ac0e:	bf00      	nop
 800ac10:	0800b494 	.word	0x0800b494
 800ac14:	0800b49a 	.word	0x0800b49a
 800ac18:	0800b49e 	.word	0x0800b49e
 800ac1c:	080073a5 	.word	0x080073a5
 800ac20:	0800a981 	.word	0x0800a981

0800ac24 <_sbrk_r>:
 800ac24:	b538      	push	{r3, r4, r5, lr}
 800ac26:	4c06      	ldr	r4, [pc, #24]	; (800ac40 <_sbrk_r+0x1c>)
 800ac28:	2300      	movs	r3, #0
 800ac2a:	4605      	mov	r5, r0
 800ac2c:	4608      	mov	r0, r1
 800ac2e:	6023      	str	r3, [r4, #0]
 800ac30:	f7f7 fbd0 	bl	80023d4 <_sbrk>
 800ac34:	1c43      	adds	r3, r0, #1
 800ac36:	d102      	bne.n	800ac3e <_sbrk_r+0x1a>
 800ac38:	6823      	ldr	r3, [r4, #0]
 800ac3a:	b103      	cbz	r3, 800ac3e <_sbrk_r+0x1a>
 800ac3c:	602b      	str	r3, [r5, #0]
 800ac3e:	bd38      	pop	{r3, r4, r5, pc}
 800ac40:	20000ed0 	.word	0x20000ed0

0800ac44 <strncmp>:
 800ac44:	b510      	push	{r4, lr}
 800ac46:	b16a      	cbz	r2, 800ac64 <strncmp+0x20>
 800ac48:	3901      	subs	r1, #1
 800ac4a:	1884      	adds	r4, r0, r2
 800ac4c:	f810 3b01 	ldrb.w	r3, [r0], #1
 800ac50:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800ac54:	4293      	cmp	r3, r2
 800ac56:	d103      	bne.n	800ac60 <strncmp+0x1c>
 800ac58:	42a0      	cmp	r0, r4
 800ac5a:	d001      	beq.n	800ac60 <strncmp+0x1c>
 800ac5c:	2b00      	cmp	r3, #0
 800ac5e:	d1f5      	bne.n	800ac4c <strncmp+0x8>
 800ac60:	1a98      	subs	r0, r3, r2
 800ac62:	bd10      	pop	{r4, pc}
 800ac64:	4610      	mov	r0, r2
 800ac66:	e7fc      	b.n	800ac62 <strncmp+0x1e>

0800ac68 <__ascii_wctomb>:
 800ac68:	b149      	cbz	r1, 800ac7e <__ascii_wctomb+0x16>
 800ac6a:	2aff      	cmp	r2, #255	; 0xff
 800ac6c:	bf85      	ittet	hi
 800ac6e:	238a      	movhi	r3, #138	; 0x8a
 800ac70:	6003      	strhi	r3, [r0, #0]
 800ac72:	700a      	strbls	r2, [r1, #0]
 800ac74:	f04f 30ff 	movhi.w	r0, #4294967295
 800ac78:	bf98      	it	ls
 800ac7a:	2001      	movls	r0, #1
 800ac7c:	4770      	bx	lr
 800ac7e:	4608      	mov	r0, r1
 800ac80:	4770      	bx	lr

0800ac82 <memmove>:
 800ac82:	4288      	cmp	r0, r1
 800ac84:	b510      	push	{r4, lr}
 800ac86:	eb01 0302 	add.w	r3, r1, r2
 800ac8a:	d807      	bhi.n	800ac9c <memmove+0x1a>
 800ac8c:	1e42      	subs	r2, r0, #1
 800ac8e:	4299      	cmp	r1, r3
 800ac90:	d00a      	beq.n	800aca8 <memmove+0x26>
 800ac92:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ac96:	f802 4f01 	strb.w	r4, [r2, #1]!
 800ac9a:	e7f8      	b.n	800ac8e <memmove+0xc>
 800ac9c:	4283      	cmp	r3, r0
 800ac9e:	d9f5      	bls.n	800ac8c <memmove+0xa>
 800aca0:	1881      	adds	r1, r0, r2
 800aca2:	1ad2      	subs	r2, r2, r3
 800aca4:	42d3      	cmn	r3, r2
 800aca6:	d100      	bne.n	800acaa <memmove+0x28>
 800aca8:	bd10      	pop	{r4, pc}
 800acaa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800acae:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800acb2:	e7f7      	b.n	800aca4 <memmove+0x22>

0800acb4 <__malloc_lock>:
 800acb4:	4770      	bx	lr

0800acb6 <__malloc_unlock>:
 800acb6:	4770      	bx	lr

0800acb8 <_realloc_r>:
 800acb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800acba:	4607      	mov	r7, r0
 800acbc:	4614      	mov	r4, r2
 800acbe:	460e      	mov	r6, r1
 800acc0:	b921      	cbnz	r1, 800accc <_realloc_r+0x14>
 800acc2:	4611      	mov	r1, r2
 800acc4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800acc8:	f7ff be00 	b.w	800a8cc <_malloc_r>
 800accc:	b922      	cbnz	r2, 800acd8 <_realloc_r+0x20>
 800acce:	f7ff fdaf 	bl	800a830 <_free_r>
 800acd2:	4625      	mov	r5, r4
 800acd4:	4628      	mov	r0, r5
 800acd6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800acd8:	f000 f814 	bl	800ad04 <_malloc_usable_size_r>
 800acdc:	42a0      	cmp	r0, r4
 800acde:	d20f      	bcs.n	800ad00 <_realloc_r+0x48>
 800ace0:	4621      	mov	r1, r4
 800ace2:	4638      	mov	r0, r7
 800ace4:	f7ff fdf2 	bl	800a8cc <_malloc_r>
 800ace8:	4605      	mov	r5, r0
 800acea:	2800      	cmp	r0, #0
 800acec:	d0f2      	beq.n	800acd4 <_realloc_r+0x1c>
 800acee:	4631      	mov	r1, r6
 800acf0:	4622      	mov	r2, r4
 800acf2:	f7ff f985 	bl	800a000 <memcpy>
 800acf6:	4631      	mov	r1, r6
 800acf8:	4638      	mov	r0, r7
 800acfa:	f7ff fd99 	bl	800a830 <_free_r>
 800acfe:	e7e9      	b.n	800acd4 <_realloc_r+0x1c>
 800ad00:	4635      	mov	r5, r6
 800ad02:	e7e7      	b.n	800acd4 <_realloc_r+0x1c>

0800ad04 <_malloc_usable_size_r>:
 800ad04:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ad08:	1f18      	subs	r0, r3, #4
 800ad0a:	2b00      	cmp	r3, #0
 800ad0c:	bfbc      	itt	lt
 800ad0e:	580b      	ldrlt	r3, [r1, r0]
 800ad10:	18c0      	addlt	r0, r0, r3
 800ad12:	4770      	bx	lr

0800ad14 <atan2>:
 800ad14:	f000 b800 	b.w	800ad18 <__ieee754_atan2>

0800ad18 <__ieee754_atan2>:
 800ad18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ad1c:	ec57 6b11 	vmov	r6, r7, d1
 800ad20:	4273      	negs	r3, r6
 800ad22:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 800ad26:	4333      	orrs	r3, r6
 800ad28:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 800aed0 <__ieee754_atan2+0x1b8>
 800ad2c:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800ad30:	4573      	cmp	r3, lr
 800ad32:	ec51 0b10 	vmov	r0, r1, d0
 800ad36:	ee11 8a10 	vmov	r8, s2
 800ad3a:	d80a      	bhi.n	800ad52 <__ieee754_atan2+0x3a>
 800ad3c:	4244      	negs	r4, r0
 800ad3e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800ad42:	4304      	orrs	r4, r0
 800ad44:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800ad48:	4574      	cmp	r4, lr
 800ad4a:	468c      	mov	ip, r1
 800ad4c:	ee10 9a10 	vmov	r9, s0
 800ad50:	d907      	bls.n	800ad62 <__ieee754_atan2+0x4a>
 800ad52:	4632      	mov	r2, r6
 800ad54:	463b      	mov	r3, r7
 800ad56:	f7f5 fa99 	bl	800028c <__adddf3>
 800ad5a:	ec41 0b10 	vmov	d0, r0, r1
 800ad5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ad62:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 800ad66:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800ad6a:	4334      	orrs	r4, r6
 800ad6c:	d103      	bne.n	800ad76 <__ieee754_atan2+0x5e>
 800ad6e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ad72:	f000 b8b1 	b.w	800aed8 <atan>
 800ad76:	17bc      	asrs	r4, r7, #30
 800ad78:	f004 0402 	and.w	r4, r4, #2
 800ad7c:	ea53 0909 	orrs.w	r9, r3, r9
 800ad80:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800ad84:	d107      	bne.n	800ad96 <__ieee754_atan2+0x7e>
 800ad86:	2c02      	cmp	r4, #2
 800ad88:	d073      	beq.n	800ae72 <__ieee754_atan2+0x15a>
 800ad8a:	2c03      	cmp	r4, #3
 800ad8c:	d1e5      	bne.n	800ad5a <__ieee754_atan2+0x42>
 800ad8e:	a13e      	add	r1, pc, #248	; (adr r1, 800ae88 <__ieee754_atan2+0x170>)
 800ad90:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ad94:	e7e1      	b.n	800ad5a <__ieee754_atan2+0x42>
 800ad96:	ea52 0808 	orrs.w	r8, r2, r8
 800ad9a:	d106      	bne.n	800adaa <__ieee754_atan2+0x92>
 800ad9c:	f1bc 0f00 	cmp.w	ip, #0
 800ada0:	da6b      	bge.n	800ae7a <__ieee754_atan2+0x162>
 800ada2:	a13b      	add	r1, pc, #236	; (adr r1, 800ae90 <__ieee754_atan2+0x178>)
 800ada4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ada8:	e7d7      	b.n	800ad5a <__ieee754_atan2+0x42>
 800adaa:	4572      	cmp	r2, lr
 800adac:	d120      	bne.n	800adf0 <__ieee754_atan2+0xd8>
 800adae:	4293      	cmp	r3, r2
 800adb0:	d111      	bne.n	800add6 <__ieee754_atan2+0xbe>
 800adb2:	2c02      	cmp	r4, #2
 800adb4:	d007      	beq.n	800adc6 <__ieee754_atan2+0xae>
 800adb6:	2c03      	cmp	r4, #3
 800adb8:	d009      	beq.n	800adce <__ieee754_atan2+0xb6>
 800adba:	2c01      	cmp	r4, #1
 800adbc:	d155      	bne.n	800ae6a <__ieee754_atan2+0x152>
 800adbe:	a136      	add	r1, pc, #216	; (adr r1, 800ae98 <__ieee754_atan2+0x180>)
 800adc0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800adc4:	e7c9      	b.n	800ad5a <__ieee754_atan2+0x42>
 800adc6:	a136      	add	r1, pc, #216	; (adr r1, 800aea0 <__ieee754_atan2+0x188>)
 800adc8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800adcc:	e7c5      	b.n	800ad5a <__ieee754_atan2+0x42>
 800adce:	a136      	add	r1, pc, #216	; (adr r1, 800aea8 <__ieee754_atan2+0x190>)
 800add0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800add4:	e7c1      	b.n	800ad5a <__ieee754_atan2+0x42>
 800add6:	2c02      	cmp	r4, #2
 800add8:	d04b      	beq.n	800ae72 <__ieee754_atan2+0x15a>
 800adda:	2c03      	cmp	r4, #3
 800addc:	d0d7      	beq.n	800ad8e <__ieee754_atan2+0x76>
 800adde:	2c01      	cmp	r4, #1
 800ade0:	f04f 0000 	mov.w	r0, #0
 800ade4:	d102      	bne.n	800adec <__ieee754_atan2+0xd4>
 800ade6:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800adea:	e7b6      	b.n	800ad5a <__ieee754_atan2+0x42>
 800adec:	2100      	movs	r1, #0
 800adee:	e7b4      	b.n	800ad5a <__ieee754_atan2+0x42>
 800adf0:	4573      	cmp	r3, lr
 800adf2:	d0d3      	beq.n	800ad9c <__ieee754_atan2+0x84>
 800adf4:	1a9b      	subs	r3, r3, r2
 800adf6:	151b      	asrs	r3, r3, #20
 800adf8:	2b3c      	cmp	r3, #60	; 0x3c
 800adfa:	dc1e      	bgt.n	800ae3a <__ieee754_atan2+0x122>
 800adfc:	2f00      	cmp	r7, #0
 800adfe:	da01      	bge.n	800ae04 <__ieee754_atan2+0xec>
 800ae00:	333c      	adds	r3, #60	; 0x3c
 800ae02:	db1e      	blt.n	800ae42 <__ieee754_atan2+0x12a>
 800ae04:	4632      	mov	r2, r6
 800ae06:	463b      	mov	r3, r7
 800ae08:	f7f5 fd20 	bl	800084c <__aeabi_ddiv>
 800ae0c:	ec41 0b10 	vmov	d0, r0, r1
 800ae10:	f000 fa02 	bl	800b218 <fabs>
 800ae14:	f000 f860 	bl	800aed8 <atan>
 800ae18:	ec51 0b10 	vmov	r0, r1, d0
 800ae1c:	2c01      	cmp	r4, #1
 800ae1e:	d013      	beq.n	800ae48 <__ieee754_atan2+0x130>
 800ae20:	2c02      	cmp	r4, #2
 800ae22:	d015      	beq.n	800ae50 <__ieee754_atan2+0x138>
 800ae24:	2c00      	cmp	r4, #0
 800ae26:	d098      	beq.n	800ad5a <__ieee754_atan2+0x42>
 800ae28:	a321      	add	r3, pc, #132	; (adr r3, 800aeb0 <__ieee754_atan2+0x198>)
 800ae2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae2e:	f7f5 fa2b 	bl	8000288 <__aeabi_dsub>
 800ae32:	a321      	add	r3, pc, #132	; (adr r3, 800aeb8 <__ieee754_atan2+0x1a0>)
 800ae34:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae38:	e014      	b.n	800ae64 <__ieee754_atan2+0x14c>
 800ae3a:	a121      	add	r1, pc, #132	; (adr r1, 800aec0 <__ieee754_atan2+0x1a8>)
 800ae3c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ae40:	e7ec      	b.n	800ae1c <__ieee754_atan2+0x104>
 800ae42:	2000      	movs	r0, #0
 800ae44:	2100      	movs	r1, #0
 800ae46:	e7e9      	b.n	800ae1c <__ieee754_atan2+0x104>
 800ae48:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ae4c:	4619      	mov	r1, r3
 800ae4e:	e784      	b.n	800ad5a <__ieee754_atan2+0x42>
 800ae50:	a317      	add	r3, pc, #92	; (adr r3, 800aeb0 <__ieee754_atan2+0x198>)
 800ae52:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae56:	f7f5 fa17 	bl	8000288 <__aeabi_dsub>
 800ae5a:	4602      	mov	r2, r0
 800ae5c:	460b      	mov	r3, r1
 800ae5e:	a116      	add	r1, pc, #88	; (adr r1, 800aeb8 <__ieee754_atan2+0x1a0>)
 800ae60:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ae64:	f7f5 fa10 	bl	8000288 <__aeabi_dsub>
 800ae68:	e777      	b.n	800ad5a <__ieee754_atan2+0x42>
 800ae6a:	a117      	add	r1, pc, #92	; (adr r1, 800aec8 <__ieee754_atan2+0x1b0>)
 800ae6c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ae70:	e773      	b.n	800ad5a <__ieee754_atan2+0x42>
 800ae72:	a111      	add	r1, pc, #68	; (adr r1, 800aeb8 <__ieee754_atan2+0x1a0>)
 800ae74:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ae78:	e76f      	b.n	800ad5a <__ieee754_atan2+0x42>
 800ae7a:	a111      	add	r1, pc, #68	; (adr r1, 800aec0 <__ieee754_atan2+0x1a8>)
 800ae7c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ae80:	e76b      	b.n	800ad5a <__ieee754_atan2+0x42>
 800ae82:	bf00      	nop
 800ae84:	f3af 8000 	nop.w
 800ae88:	54442d18 	.word	0x54442d18
 800ae8c:	c00921fb 	.word	0xc00921fb
 800ae90:	54442d18 	.word	0x54442d18
 800ae94:	bff921fb 	.word	0xbff921fb
 800ae98:	54442d18 	.word	0x54442d18
 800ae9c:	bfe921fb 	.word	0xbfe921fb
 800aea0:	7f3321d2 	.word	0x7f3321d2
 800aea4:	4002d97c 	.word	0x4002d97c
 800aea8:	7f3321d2 	.word	0x7f3321d2
 800aeac:	c002d97c 	.word	0xc002d97c
 800aeb0:	33145c07 	.word	0x33145c07
 800aeb4:	3ca1a626 	.word	0x3ca1a626
 800aeb8:	54442d18 	.word	0x54442d18
 800aebc:	400921fb 	.word	0x400921fb
 800aec0:	54442d18 	.word	0x54442d18
 800aec4:	3ff921fb 	.word	0x3ff921fb
 800aec8:	54442d18 	.word	0x54442d18
 800aecc:	3fe921fb 	.word	0x3fe921fb
 800aed0:	7ff00000 	.word	0x7ff00000
 800aed4:	00000000 	.word	0x00000000

0800aed8 <atan>:
 800aed8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aedc:	ec55 4b10 	vmov	r4, r5, d0
 800aee0:	4bc3      	ldr	r3, [pc, #780]	; (800b1f0 <atan+0x318>)
 800aee2:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800aee6:	429e      	cmp	r6, r3
 800aee8:	46ab      	mov	fp, r5
 800aeea:	dd18      	ble.n	800af1e <atan+0x46>
 800aeec:	4bc1      	ldr	r3, [pc, #772]	; (800b1f4 <atan+0x31c>)
 800aeee:	429e      	cmp	r6, r3
 800aef0:	dc01      	bgt.n	800aef6 <atan+0x1e>
 800aef2:	d109      	bne.n	800af08 <atan+0x30>
 800aef4:	b144      	cbz	r4, 800af08 <atan+0x30>
 800aef6:	4622      	mov	r2, r4
 800aef8:	462b      	mov	r3, r5
 800aefa:	4620      	mov	r0, r4
 800aefc:	4629      	mov	r1, r5
 800aefe:	f7f5 f9c5 	bl	800028c <__adddf3>
 800af02:	4604      	mov	r4, r0
 800af04:	460d      	mov	r5, r1
 800af06:	e006      	b.n	800af16 <atan+0x3e>
 800af08:	f1bb 0f00 	cmp.w	fp, #0
 800af0c:	f340 8131 	ble.w	800b172 <atan+0x29a>
 800af10:	a59b      	add	r5, pc, #620	; (adr r5, 800b180 <atan+0x2a8>)
 800af12:	e9d5 4500 	ldrd	r4, r5, [r5]
 800af16:	ec45 4b10 	vmov	d0, r4, r5
 800af1a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af1e:	4bb6      	ldr	r3, [pc, #728]	; (800b1f8 <atan+0x320>)
 800af20:	429e      	cmp	r6, r3
 800af22:	dc14      	bgt.n	800af4e <atan+0x76>
 800af24:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800af28:	429e      	cmp	r6, r3
 800af2a:	dc0d      	bgt.n	800af48 <atan+0x70>
 800af2c:	a396      	add	r3, pc, #600	; (adr r3, 800b188 <atan+0x2b0>)
 800af2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af32:	ee10 0a10 	vmov	r0, s0
 800af36:	4629      	mov	r1, r5
 800af38:	f7f5 f9a8 	bl	800028c <__adddf3>
 800af3c:	2200      	movs	r2, #0
 800af3e:	4baf      	ldr	r3, [pc, #700]	; (800b1fc <atan+0x324>)
 800af40:	f7f5 fdea 	bl	8000b18 <__aeabi_dcmpgt>
 800af44:	2800      	cmp	r0, #0
 800af46:	d1e6      	bne.n	800af16 <atan+0x3e>
 800af48:	f04f 3aff 	mov.w	sl, #4294967295
 800af4c:	e02b      	b.n	800afa6 <atan+0xce>
 800af4e:	f000 f963 	bl	800b218 <fabs>
 800af52:	4bab      	ldr	r3, [pc, #684]	; (800b200 <atan+0x328>)
 800af54:	429e      	cmp	r6, r3
 800af56:	ec55 4b10 	vmov	r4, r5, d0
 800af5a:	f300 80bf 	bgt.w	800b0dc <atan+0x204>
 800af5e:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800af62:	429e      	cmp	r6, r3
 800af64:	f300 80a0 	bgt.w	800b0a8 <atan+0x1d0>
 800af68:	ee10 2a10 	vmov	r2, s0
 800af6c:	ee10 0a10 	vmov	r0, s0
 800af70:	462b      	mov	r3, r5
 800af72:	4629      	mov	r1, r5
 800af74:	f7f5 f98a 	bl	800028c <__adddf3>
 800af78:	2200      	movs	r2, #0
 800af7a:	4ba0      	ldr	r3, [pc, #640]	; (800b1fc <atan+0x324>)
 800af7c:	f7f5 f984 	bl	8000288 <__aeabi_dsub>
 800af80:	2200      	movs	r2, #0
 800af82:	4606      	mov	r6, r0
 800af84:	460f      	mov	r7, r1
 800af86:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800af8a:	4620      	mov	r0, r4
 800af8c:	4629      	mov	r1, r5
 800af8e:	f7f5 f97d 	bl	800028c <__adddf3>
 800af92:	4602      	mov	r2, r0
 800af94:	460b      	mov	r3, r1
 800af96:	4630      	mov	r0, r6
 800af98:	4639      	mov	r1, r7
 800af9a:	f7f5 fc57 	bl	800084c <__aeabi_ddiv>
 800af9e:	f04f 0a00 	mov.w	sl, #0
 800afa2:	4604      	mov	r4, r0
 800afa4:	460d      	mov	r5, r1
 800afa6:	4622      	mov	r2, r4
 800afa8:	462b      	mov	r3, r5
 800afaa:	4620      	mov	r0, r4
 800afac:	4629      	mov	r1, r5
 800afae:	f7f5 fb23 	bl	80005f8 <__aeabi_dmul>
 800afb2:	4602      	mov	r2, r0
 800afb4:	460b      	mov	r3, r1
 800afb6:	4680      	mov	r8, r0
 800afb8:	4689      	mov	r9, r1
 800afba:	f7f5 fb1d 	bl	80005f8 <__aeabi_dmul>
 800afbe:	a374      	add	r3, pc, #464	; (adr r3, 800b190 <atan+0x2b8>)
 800afc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afc4:	4606      	mov	r6, r0
 800afc6:	460f      	mov	r7, r1
 800afc8:	f7f5 fb16 	bl	80005f8 <__aeabi_dmul>
 800afcc:	a372      	add	r3, pc, #456	; (adr r3, 800b198 <atan+0x2c0>)
 800afce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afd2:	f7f5 f95b 	bl	800028c <__adddf3>
 800afd6:	4632      	mov	r2, r6
 800afd8:	463b      	mov	r3, r7
 800afda:	f7f5 fb0d 	bl	80005f8 <__aeabi_dmul>
 800afde:	a370      	add	r3, pc, #448	; (adr r3, 800b1a0 <atan+0x2c8>)
 800afe0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afe4:	f7f5 f952 	bl	800028c <__adddf3>
 800afe8:	4632      	mov	r2, r6
 800afea:	463b      	mov	r3, r7
 800afec:	f7f5 fb04 	bl	80005f8 <__aeabi_dmul>
 800aff0:	a36d      	add	r3, pc, #436	; (adr r3, 800b1a8 <atan+0x2d0>)
 800aff2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aff6:	f7f5 f949 	bl	800028c <__adddf3>
 800affa:	4632      	mov	r2, r6
 800affc:	463b      	mov	r3, r7
 800affe:	f7f5 fafb 	bl	80005f8 <__aeabi_dmul>
 800b002:	a36b      	add	r3, pc, #428	; (adr r3, 800b1b0 <atan+0x2d8>)
 800b004:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b008:	f7f5 f940 	bl	800028c <__adddf3>
 800b00c:	4632      	mov	r2, r6
 800b00e:	463b      	mov	r3, r7
 800b010:	f7f5 faf2 	bl	80005f8 <__aeabi_dmul>
 800b014:	a368      	add	r3, pc, #416	; (adr r3, 800b1b8 <atan+0x2e0>)
 800b016:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b01a:	f7f5 f937 	bl	800028c <__adddf3>
 800b01e:	4642      	mov	r2, r8
 800b020:	464b      	mov	r3, r9
 800b022:	f7f5 fae9 	bl	80005f8 <__aeabi_dmul>
 800b026:	a366      	add	r3, pc, #408	; (adr r3, 800b1c0 <atan+0x2e8>)
 800b028:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b02c:	4680      	mov	r8, r0
 800b02e:	4689      	mov	r9, r1
 800b030:	4630      	mov	r0, r6
 800b032:	4639      	mov	r1, r7
 800b034:	f7f5 fae0 	bl	80005f8 <__aeabi_dmul>
 800b038:	a363      	add	r3, pc, #396	; (adr r3, 800b1c8 <atan+0x2f0>)
 800b03a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b03e:	f7f5 f923 	bl	8000288 <__aeabi_dsub>
 800b042:	4632      	mov	r2, r6
 800b044:	463b      	mov	r3, r7
 800b046:	f7f5 fad7 	bl	80005f8 <__aeabi_dmul>
 800b04a:	a361      	add	r3, pc, #388	; (adr r3, 800b1d0 <atan+0x2f8>)
 800b04c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b050:	f7f5 f91a 	bl	8000288 <__aeabi_dsub>
 800b054:	4632      	mov	r2, r6
 800b056:	463b      	mov	r3, r7
 800b058:	f7f5 face 	bl	80005f8 <__aeabi_dmul>
 800b05c:	a35e      	add	r3, pc, #376	; (adr r3, 800b1d8 <atan+0x300>)
 800b05e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b062:	f7f5 f911 	bl	8000288 <__aeabi_dsub>
 800b066:	4632      	mov	r2, r6
 800b068:	463b      	mov	r3, r7
 800b06a:	f7f5 fac5 	bl	80005f8 <__aeabi_dmul>
 800b06e:	a35c      	add	r3, pc, #368	; (adr r3, 800b1e0 <atan+0x308>)
 800b070:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b074:	f7f5 f908 	bl	8000288 <__aeabi_dsub>
 800b078:	4632      	mov	r2, r6
 800b07a:	463b      	mov	r3, r7
 800b07c:	f7f5 fabc 	bl	80005f8 <__aeabi_dmul>
 800b080:	4602      	mov	r2, r0
 800b082:	460b      	mov	r3, r1
 800b084:	4640      	mov	r0, r8
 800b086:	4649      	mov	r1, r9
 800b088:	f7f5 f900 	bl	800028c <__adddf3>
 800b08c:	4622      	mov	r2, r4
 800b08e:	462b      	mov	r3, r5
 800b090:	f7f5 fab2 	bl	80005f8 <__aeabi_dmul>
 800b094:	f1ba 3fff 	cmp.w	sl, #4294967295
 800b098:	4602      	mov	r2, r0
 800b09a:	460b      	mov	r3, r1
 800b09c:	d14b      	bne.n	800b136 <atan+0x25e>
 800b09e:	4620      	mov	r0, r4
 800b0a0:	4629      	mov	r1, r5
 800b0a2:	f7f5 f8f1 	bl	8000288 <__aeabi_dsub>
 800b0a6:	e72c      	b.n	800af02 <atan+0x2a>
 800b0a8:	ee10 0a10 	vmov	r0, s0
 800b0ac:	2200      	movs	r2, #0
 800b0ae:	4b53      	ldr	r3, [pc, #332]	; (800b1fc <atan+0x324>)
 800b0b0:	4629      	mov	r1, r5
 800b0b2:	f7f5 f8e9 	bl	8000288 <__aeabi_dsub>
 800b0b6:	2200      	movs	r2, #0
 800b0b8:	4606      	mov	r6, r0
 800b0ba:	460f      	mov	r7, r1
 800b0bc:	4b4f      	ldr	r3, [pc, #316]	; (800b1fc <atan+0x324>)
 800b0be:	4620      	mov	r0, r4
 800b0c0:	4629      	mov	r1, r5
 800b0c2:	f7f5 f8e3 	bl	800028c <__adddf3>
 800b0c6:	4602      	mov	r2, r0
 800b0c8:	460b      	mov	r3, r1
 800b0ca:	4630      	mov	r0, r6
 800b0cc:	4639      	mov	r1, r7
 800b0ce:	f7f5 fbbd 	bl	800084c <__aeabi_ddiv>
 800b0d2:	f04f 0a01 	mov.w	sl, #1
 800b0d6:	4604      	mov	r4, r0
 800b0d8:	460d      	mov	r5, r1
 800b0da:	e764      	b.n	800afa6 <atan+0xce>
 800b0dc:	4b49      	ldr	r3, [pc, #292]	; (800b204 <atan+0x32c>)
 800b0de:	429e      	cmp	r6, r3
 800b0e0:	dc1d      	bgt.n	800b11e <atan+0x246>
 800b0e2:	ee10 0a10 	vmov	r0, s0
 800b0e6:	2200      	movs	r2, #0
 800b0e8:	4b47      	ldr	r3, [pc, #284]	; (800b208 <atan+0x330>)
 800b0ea:	4629      	mov	r1, r5
 800b0ec:	f7f5 f8cc 	bl	8000288 <__aeabi_dsub>
 800b0f0:	2200      	movs	r2, #0
 800b0f2:	4606      	mov	r6, r0
 800b0f4:	460f      	mov	r7, r1
 800b0f6:	4b44      	ldr	r3, [pc, #272]	; (800b208 <atan+0x330>)
 800b0f8:	4620      	mov	r0, r4
 800b0fa:	4629      	mov	r1, r5
 800b0fc:	f7f5 fa7c 	bl	80005f8 <__aeabi_dmul>
 800b100:	2200      	movs	r2, #0
 800b102:	4b3e      	ldr	r3, [pc, #248]	; (800b1fc <atan+0x324>)
 800b104:	f7f5 f8c2 	bl	800028c <__adddf3>
 800b108:	4602      	mov	r2, r0
 800b10a:	460b      	mov	r3, r1
 800b10c:	4630      	mov	r0, r6
 800b10e:	4639      	mov	r1, r7
 800b110:	f7f5 fb9c 	bl	800084c <__aeabi_ddiv>
 800b114:	f04f 0a02 	mov.w	sl, #2
 800b118:	4604      	mov	r4, r0
 800b11a:	460d      	mov	r5, r1
 800b11c:	e743      	b.n	800afa6 <atan+0xce>
 800b11e:	462b      	mov	r3, r5
 800b120:	ee10 2a10 	vmov	r2, s0
 800b124:	2000      	movs	r0, #0
 800b126:	4939      	ldr	r1, [pc, #228]	; (800b20c <atan+0x334>)
 800b128:	f7f5 fb90 	bl	800084c <__aeabi_ddiv>
 800b12c:	f04f 0a03 	mov.w	sl, #3
 800b130:	4604      	mov	r4, r0
 800b132:	460d      	mov	r5, r1
 800b134:	e737      	b.n	800afa6 <atan+0xce>
 800b136:	4b36      	ldr	r3, [pc, #216]	; (800b210 <atan+0x338>)
 800b138:	4e36      	ldr	r6, [pc, #216]	; (800b214 <atan+0x33c>)
 800b13a:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 800b13e:	4456      	add	r6, sl
 800b140:	449a      	add	sl, r3
 800b142:	e9da 2300 	ldrd	r2, r3, [sl]
 800b146:	f7f5 f89f 	bl	8000288 <__aeabi_dsub>
 800b14a:	4622      	mov	r2, r4
 800b14c:	462b      	mov	r3, r5
 800b14e:	f7f5 f89b 	bl	8000288 <__aeabi_dsub>
 800b152:	4602      	mov	r2, r0
 800b154:	460b      	mov	r3, r1
 800b156:	e9d6 0100 	ldrd	r0, r1, [r6]
 800b15a:	f7f5 f895 	bl	8000288 <__aeabi_dsub>
 800b15e:	f1bb 0f00 	cmp.w	fp, #0
 800b162:	4604      	mov	r4, r0
 800b164:	460d      	mov	r5, r1
 800b166:	f6bf aed6 	bge.w	800af16 <atan+0x3e>
 800b16a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b16e:	461d      	mov	r5, r3
 800b170:	e6d1      	b.n	800af16 <atan+0x3e>
 800b172:	a51d      	add	r5, pc, #116	; (adr r5, 800b1e8 <atan+0x310>)
 800b174:	e9d5 4500 	ldrd	r4, r5, [r5]
 800b178:	e6cd      	b.n	800af16 <atan+0x3e>
 800b17a:	bf00      	nop
 800b17c:	f3af 8000 	nop.w
 800b180:	54442d18 	.word	0x54442d18
 800b184:	3ff921fb 	.word	0x3ff921fb
 800b188:	8800759c 	.word	0x8800759c
 800b18c:	7e37e43c 	.word	0x7e37e43c
 800b190:	e322da11 	.word	0xe322da11
 800b194:	3f90ad3a 	.word	0x3f90ad3a
 800b198:	24760deb 	.word	0x24760deb
 800b19c:	3fa97b4b 	.word	0x3fa97b4b
 800b1a0:	a0d03d51 	.word	0xa0d03d51
 800b1a4:	3fb10d66 	.word	0x3fb10d66
 800b1a8:	c54c206e 	.word	0xc54c206e
 800b1ac:	3fb745cd 	.word	0x3fb745cd
 800b1b0:	920083ff 	.word	0x920083ff
 800b1b4:	3fc24924 	.word	0x3fc24924
 800b1b8:	5555550d 	.word	0x5555550d
 800b1bc:	3fd55555 	.word	0x3fd55555
 800b1c0:	2c6a6c2f 	.word	0x2c6a6c2f
 800b1c4:	bfa2b444 	.word	0xbfa2b444
 800b1c8:	52defd9a 	.word	0x52defd9a
 800b1cc:	3fadde2d 	.word	0x3fadde2d
 800b1d0:	af749a6d 	.word	0xaf749a6d
 800b1d4:	3fb3b0f2 	.word	0x3fb3b0f2
 800b1d8:	fe231671 	.word	0xfe231671
 800b1dc:	3fbc71c6 	.word	0x3fbc71c6
 800b1e0:	9998ebc4 	.word	0x9998ebc4
 800b1e4:	3fc99999 	.word	0x3fc99999
 800b1e8:	54442d18 	.word	0x54442d18
 800b1ec:	bff921fb 	.word	0xbff921fb
 800b1f0:	440fffff 	.word	0x440fffff
 800b1f4:	7ff00000 	.word	0x7ff00000
 800b1f8:	3fdbffff 	.word	0x3fdbffff
 800b1fc:	3ff00000 	.word	0x3ff00000
 800b200:	3ff2ffff 	.word	0x3ff2ffff
 800b204:	40037fff 	.word	0x40037fff
 800b208:	3ff80000 	.word	0x3ff80000
 800b20c:	bff00000 	.word	0xbff00000
 800b210:	0800b5c8 	.word	0x0800b5c8
 800b214:	0800b5a8 	.word	0x0800b5a8

0800b218 <fabs>:
 800b218:	ec51 0b10 	vmov	r0, r1, d0
 800b21c:	ee10 2a10 	vmov	r2, s0
 800b220:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800b224:	ec43 2b10 	vmov	d0, r2, r3
 800b228:	4770      	bx	lr
	...

0800b22c <_init>:
 800b22c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b22e:	bf00      	nop
 800b230:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b232:	bc08      	pop	{r3}
 800b234:	469e      	mov	lr, r3
 800b236:	4770      	bx	lr

0800b238 <_fini>:
 800b238:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b23a:	bf00      	nop
 800b23c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b23e:	bc08      	pop	{r3}
 800b240:	469e      	mov	lr, r3
 800b242:	4770      	bx	lr
