Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 11:01:28 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/NonUniformILP/fir_SHI_NonUniformILP_69_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.444ns  (required time - arrival time)
  Source:                 Delay1No13_instance/Y_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.358ns  (logic 0.940ns (27.993%)  route 2.418ns (72.007%))
  Logic Levels:           9  (CARRY8=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.380ns = ( 6.380 - 4.000 ) 
    Source Clock Delay      (SCD):    2.924ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.973ns (routing 0.711ns, distribution 1.262ns)
  Clock Net Delay (Destination): 1.720ns (routing 0.646ns, distribution 1.074ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=12866, routed)       1.973     2.924    Delay1No13_instance/clk_IBUF_BUFG
    SLICE_X127Y428       FDCE                                         r  Delay1No13_instance/Y_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y428       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.003 r  Delay1No13_instance/Y_reg[32]/Q
                         net (fo=6, routed)           0.681     3.684    Delay1No12_instance/Y_reg[33]_0[32]
    SLICE_X131Y392       LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     3.808 r  Delay1No12_instance/geqOp_carry__0_i_9/O
                         net (fo=1, routed)           0.010     3.818    Sum10_0_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[7]
    SLICE_X131Y392       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     3.933 r  Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.959    Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X131Y393       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.011 r  Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.318     4.329    Delay1No12_instance/CO[0]
    SLICE_X127Y393       LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.090     4.419 f  Delay1No12_instance/shiftedFracY_d1[32]_i_5/O
                         net (fo=3, routed)           0.053     4.472    Delay1No12_instance/Sum10_0_impl_instance/FPAddSubOp_instance/expDiff__26[2]
    SLICE_X127Y393       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     4.571 f  Delay1No12_instance/shiftedFracY_d1[32]_i_9/O
                         net (fo=3, routed)           0.050     4.621    Delay1No12_instance/shiftedFracY_d1[32]_i_9_n_0
    SLICE_X127Y393       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.090     4.711 r  Delay1No12_instance/shiftedFracY_d1[49]_i_7/O
                         net (fo=32, routed)          0.468     5.179    Delay1No13_instance/Y_reg[23]_0
    SLICE_X131Y385       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     5.230 r  Delay1No13_instance/shiftedFracY_d1[35]_i_2/O
                         net (fo=4, routed)           0.456     5.686    Delay1No13_instance/Sum10_0_impl_instance/level2[12]
    SLICE_X126Y386       LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150     5.836 r  Delay1No13_instance/shiftedFracY_d1[27]_i_4/O
                         net (fo=2, routed)           0.298     6.134    Delay1No12_instance/Y_reg[26]_0[4]
    SLICE_X129Y386       LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     6.224 r  Delay1No12_instance/shiftedFracY_d1[11]_i_1/O
                         net (fo=1, routed)           0.058     6.282    Sum10_0_impl_instance/FPAddSubOp_instance/D[0]
    SLICE_X129Y386       FDRE                                         r  Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=12866, routed)       1.720     6.380    Sum10_0_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X129Y386       FDRE                                         r  Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[11]/C
                         clock pessimism              0.356     6.736    
                         clock uncertainty           -0.035     6.700    
    SLICE_X129Y386       FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     6.725    Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[11]
  -------------------------------------------------------------------
                         required time                          6.725    
                         arrival time                          -6.282    
  -------------------------------------------------------------------
                         slack                                  0.444    




