// PTX kernel code for the CUDA upchannelizer
// This file has been generated automatically by `upchan.jl`.
// Do not modify this file, your changes will be lost.

// PTX CompilerJob of MethodInstance for upchan(::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=128, blocks_per_sm=8

//
// Generated by LLVM NVPTX Back-End
//

.version 8.2
.target sm_86
.address_size 64

	// .globl	_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE // -- Begin function _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[16]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 exception4106[6] = {101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception1[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.visible .entry _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE(
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0[16],
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1,
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2,
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3,
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4,
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5,
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6,
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7[32],
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8[32],
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9[32],
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10[32]
)
.reqntid 128, 1, 1
.minnctapersm 8
{
	.reg .pred 	%p<269>;
	.reg .b16 	%rs<101>;
	.reg .b32 	%r<1894>;
	.reg .f32 	%f<697>;
	.reg .b64 	%rd<386>;

// %bb.0:                               // %conversion
	ld.param.u32 	%r195, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0+8];
	ld.param.u64 	%rd58, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0];
	// begin inline asm
	mov.u32 %r202, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p1, %r202, 82431;
	@%p1 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %L19
	ld.param.u64 	%rd59, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10];
	ld.param.u32 	%r196, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1];
	mov.u32 	%r1, %ctaid.x;
	shl.b32 	%r203, %r1, 7;
	mov.u32 	%r2, %tid.y;
	shl.b32 	%r3, %r2, 5;
	mov.u32 	%r4, %tid.x;
	or.b32  	%r204, %r3, %r4;
	or.b32  	%r205, %r204, %r203;
	mul.wide.u32 	%rd65, %r205, 4;
	add.s64 	%rd4, %rd59, %rd65;
	mov.u32 	%r206, 1;
	st.global.u32 	[%rd4], %r206;
	setp.gt.u32 	%p2, %r196, 32767;
	@%p2 bra 	$L__BB0_7;
// %bb.3:                               // %L119
	ld.param.u32 	%r197, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2];
	setp.lt.s32 	%p3, %r197, %r196;
	setp.gt.s32 	%p4, %r197, 65535;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	$L__BB0_7;
// %bb.4:                               // %L126
	ld.param.u32 	%r198, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3];
	sub.s32 	%r207, %r197, %r196;
	and.b32  	%r208, %r207, 255;
	setp.ne.s32 	%p6, %r208, 0;
	setp.gt.u32 	%p7, %r198, 8191;
	or.pred  	%p8, %p6, %p7;
	@%p8 bra 	$L__BB0_7;
// %bb.5:                               // %L137
	ld.param.u32 	%r199, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4];
	setp.lt.s32 	%p9, %r199, %r198;
	setp.gt.s32 	%p10, %r199, 16383;
	or.pred  	%p11, %p9, %p10;
	@%p11 bra 	$L__BB0_7;
// %bb.6:                               // %L144
	sub.s32 	%r209, %r199, %r198;
	add.s32 	%r210, %r209, 3;
	and.b32  	%r211, %r210, 63;
	setp.eq.s32 	%p12, %r211, 0;
	@%p12 bra 	$L__BB0_8;
	bra.uni 	$L__BB0_7;
$L__BB0_8:                              // %L260
	ld.param.u32 	%r200, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5];
	setp.lt.s32 	%p13, %r200, 0;
	@%p13 bra 	$L__BB0_10;
// %bb.9:                               // %L262
	ld.param.u32 	%r201, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6];
	setp.le.s32 	%p14, %r200, %r201;
	setp.lt.s32 	%p15, %r201, 385;
	and.pred  	%p16, %p14, %p15;
	@%p16 bra 	$L__BB0_11;
	bra.uni 	$L__BB0_10;
$L__BB0_11:                             // %pass144
	bfe.u32 	%r89, %r4, 1, 1;
	or.b32  	%r90, %r89, 2;
	mov.f32 	%f110, 0f40000000;
	mov.f32 	%f111, 0f41700000;
	div.approx.f32 	%f69, %f111, %f110;
	cvt.rn.f32.s32 	%f112, %r89;
	sub.f32 	%f113, %f112, %f69;
	mov.f32 	%f142, 0f40800000;
	div.approx.f32 	%f71, %f113, %f142;
	setp.ne.f32 	%p22, %f71, 0f00000000;
	mov.f32 	%f680, 0f3F800000;
	mov.f32 	%f673, %f680;
	@%p22 bra 	$L__BB0_12;
	bra.uni 	$L__BB0_13;
$L__BB0_12:                             // %L483
	sin.approx.f32 	%f143, %f71;
	div.approx.f32 	%f673, %f143, %f71;
$L__BB0_13:                             // %L486
	cvt.rn.f32.s32 	%f146, %r90;
	sub.f32 	%f147, %f146, %f69;
	div.approx.f32 	%f5, %f147, %f142;
	setp.eq.f32 	%p28, %f5, 0f00000000;
	mov.f32 	%f674, %f680;
	@%p28 bra 	$L__BB0_15;
// %bb.14:                              // %L503
	sin.approx.f32 	%f177, %f5;
	div.approx.f32 	%f674, %f177, %f5;
$L__BB0_15:                             // %L506
	or.b32  	%r231, %r89, 4;
	or.b32  	%r6, %r89, 6;
	cvt.rn.f32.s32 	%f181, %r231;
	sub.f32 	%f182, %f181, %f69;
	div.approx.f32 	%f9, %f182, %f142;
	setp.eq.f32 	%p34, %f9, 0f00000000;
	mov.f32 	%f675, %f680;
	@%p34 bra 	$L__BB0_17;
// %bb.16:                              // %L556
	sin.approx.f32 	%f212, %f9;
	div.approx.f32 	%f675, %f212, %f9;
$L__BB0_17:                             // %L559
	cvt.rn.f32.s32 	%f215, %r6;
	sub.f32 	%f216, %f215, %f69;
	div.approx.f32 	%f14, %f216, %f142;
	setp.eq.f32 	%p40, %f14, 0f00000000;
	mov.f32 	%f676, %f680;
	@%p40 bra 	$L__BB0_19;
// %bb.18:                              // %L576
	sin.approx.f32 	%f246, %f14;
	div.approx.f32 	%f676, %f246, %f14;
$L__BB0_19:                             // %L579
	or.b32  	%r249, %r89, 8;
	or.b32  	%r8, %r89, 10;
	cvt.rn.f32.s32 	%f250, %r249;
	sub.f32 	%f251, %f250, %f69;
	div.approx.f32 	%f18, %f251, %f142;
	setp.eq.f32 	%p46, %f18, 0f00000000;
	mov.f32 	%f677, %f680;
	@%p46 bra 	$L__BB0_21;
// %bb.20:                              // %L629
	sin.approx.f32 	%f281, %f18;
	div.approx.f32 	%f677, %f281, %f18;
$L__BB0_21:                             // %L632
	shr.u32 	%r88, %r4, 1;
	cvt.rn.f32.s32 	%f284, %r8;
	sub.f32 	%f285, %f284, %f69;
	div.approx.f32 	%f23, %f285, %f142;
	setp.eq.f32 	%p52, %f23, 0f00000000;
	mov.f32 	%f678, %f680;
	@%p52 bra 	$L__BB0_23;
// %bb.22:                              // %L649
	sin.approx.f32 	%f315, %f23;
	div.approx.f32 	%f678, %f315, %f23;
$L__BB0_23:                             // %L652
	or.b32  	%r267, %r89, 12;
	or.b32  	%r10, %r88, 14;
	cvt.rn.f32.s32 	%f319, %r267;
	sub.f32 	%f320, %f319, %f69;
	div.approx.f32 	%f27, %f320, %f142;
	setp.eq.f32 	%p58, %f27, 0f00000000;
	mov.f32 	%f679, %f680;
	@%p58 bra 	$L__BB0_25;
// %bb.24:                              // %L702
	sin.approx.f32 	%f350, %f27;
	div.approx.f32 	%f679, %f350, %f27;
$L__BB0_25:                             // %L705
	cvt.rn.f32.s32 	%f353, %r10;
	sub.f32 	%f354, %f353, %f69;
	div.approx.f32 	%f32, %f354, %f142;
	setp.eq.f32 	%p64, %f32, 0f00000000;
	@%p64 bra 	$L__BB0_27;
// %bb.26:                              // %L722
	sin.approx.f32 	%f384, %f32;
	div.approx.f32 	%f680, %f384, %f32;
$L__BB0_27:                             // %L725
	bfe.u32 	%r310, %r4, 2, 1;
	shr.u32 	%r15, %r4, 3;
	and.b32  	%r311, %r15, 2;
	or.b32  	%r16, %r310, %r311;
	mul.lo.s32 	%r313, %r89, %r16;
	shl.b32 	%r314, %r313, 2;
	neg.s32 	%r18, %r314;
	cvt.rn.f32.s32 	%f455, %r18;
	div.approx.f32 	%f35, %f455, %f142;
	abs.f32 	%f691, %f35;
	setp.lt.f32 	%p79, %f691, 0f40000000;
	@%p79 bra 	$L__BB0_78;
// %bb.28:
	setp.gtu.f32 	%p80, %f691, 0f4B800000;
	@%p80 bra 	$L__BB0_74;
	bra.uni 	$L__BB0_29;
$L__BB0_74:
	mov.b32 	%r92, %f691;
	and.b32  	%r315, %r92, 8388607;
	or.b32  	%r1887, %r315, 1065353216;
	mov.b32 	%f690, %r1887;
	add.s32 	%r316, %r92, -1073741824;
	and.b32  	%r1888, %r316, -8388608;
	setp.eq.s32 	%p86, %r1888, 0;
	@%p86 bra 	$L__BB0_77;
// %bb.75:                              // %__nv_fmaf_rn.exit4.i.i.i720.preheader
	mov.f32 	%f465, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f464,%f465;
	// end inline asm
$L__BB0_76:                             // %__nv_fmaf_rn.exit4.i.i.i720
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r317, %r1888, 192937984;
	add.s32 	%r318, %r1887, %r317;
	mov.b32 	%f466, %r318;
	mul.f32 	%f467, %f464, %f466;
	sub.f32 	%f468, %f466, %f467;
	fma.rn.f32 	%f469, %f468, %f464, %f467;
	sub.f32 	%f470, %f466, %f469;
	fma.rz.f32 	%f471, %f470, %f464, %f469;
	cvt.rzi.f32.f32 	%f472, %f471;
	sub.f32 	%f690, %f466, %f472;
	sub.s32 	%r1888, %r1888, %r317;
	mov.b32 	%r1887, %f690;
	setp.ne.s32 	%p87, %r1888, 0;
	setp.ne.s32 	%p88, %r1887, 0;
	and.pred  	%p89, %p87, %p88;
	@%p89 bra 	$L__BB0_76;
$L__BB0_77:                             // %__internal_fmodf_slowpath_mod.exit.i.i722
	setp.gt.u32 	%p90, %r92, 2139095039;
	selp.f32 	%f473, 0f7FFFFFFF, 0f4B800000, %p90;
	mul.f32 	%f474, %f690, 0f34000000;
	mul.f32 	%f691, %f473, %f474;
	bra.uni 	$L__BB0_78;
$L__BB0_29:                             // %__nv_fast_fdividef.exit.i.i.i699
	div.approx.f32 	%f457, %f691, %f110;
	cvt.rzi.f32.f32 	%f689, %f457;
	fma.rn.f32 	%f73, %f689, 0fC0000000, %f691;
	mov.b32 	%r91, %f73;
	setp.lt.u32 	%p81, %r91, 1073741824;
	@%p81 bra 	$L__BB0_73;
// %bb.30:
	setp.lt.u32 	%p82, %r91, -2147483647;
	@%p82 bra 	$L__BB0_71;
// %bb.31:
	add.f32 	%f462, %f689, 0fBF800000;
	setp.lt.f32 	%p85, %f73, 0fC0000000;
	add.f32 	%f463, %f462, 0fBF800000;
	selp.f32 	%f689, %f463, %f462, %p85;
	bra.uni 	$L__BB0_73;
$L__BB0_71:
	add.f32 	%f689, %f689, 0f3F800000;
	setp.ltu.f32 	%p83, %f73, 0f40800000;
	@%p83 bra 	$L__BB0_73;
// %bb.72:                              // %__nv_fmaf_rn.exit.i.i.i703
	add.f32 	%f458, %f689, 0f3F800000;
	fma.rn.f32 	%f460, %f110, 0fC0400000, %f73;
	setp.ge.f32 	%p84, %f460, 0f00000000;
	add.f32 	%f461, %f458, 0f3F800000;
	selp.f32 	%f689, %f461, %f458, %p84;
$L__BB0_73:                             // %__internal_fmodf_fastpath_quot.exit.i.i706
	fma.rn.f32 	%f691, %f689, 0fC0000000, %f691;
$L__BB0_78:                             // %__internal_fmodf_kernel.exit.i725
	abs.f32 	%f475, %f691;
	setp.gtu.f32 	%p91, %f475, 0f7F800000;
	@%p91 bra 	$L__BB0_80;
// %bb.79:
	mov.b32 	%r319, %f35;
	and.b32  	%r320, %r319, -2147483648;
	mov.b32 	%r321, %f691;
	or.b32  	%r322, %r320, %r321;
	mov.b32 	%f691, %r322;
$L__BB0_80:                             // %__nv_fmodf.exit726
	shl.b32 	%r331, %r16, 3;
	sub.s32 	%r332, %r18, %r331;
	cvt.rn.f32.s32 	%f508, %r332;
	div.approx.f32 	%f90, %f508, %f142;
	abs.f32 	%f683, %f90;
	setp.lt.f32 	%p100, %f683, 0f40000000;
	@%p100 bra 	$L__BB0_43;
// %bb.32:
	setp.gtu.f32 	%p101, %f683, 0f4B800000;
	@%p101 bra 	$L__BB0_39;
	bra.uni 	$L__BB0_33;
$L__BB0_39:
	mov.b32 	%r20, %f683;
	and.b32  	%r333, %r20, 8388607;
	or.b32  	%r1879, %r333, 1065353216;
	mov.b32 	%f682, %r1879;
	add.s32 	%r334, %r20, -1073741824;
	and.b32  	%r1880, %r334, -8388608;
	setp.eq.s32 	%p107, %r1880, 0;
	@%p107 bra 	$L__BB0_42;
// %bb.40:                              // %__nv_fmaf_rn.exit4.i.i.i.preheader
	mov.f32 	%f519, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f518,%f519;
	// end inline asm
$L__BB0_41:                             // %__nv_fmaf_rn.exit4.i.i.i
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r335, %r1880, 192937984;
	add.s32 	%r336, %r1879, %r335;
	mov.b32 	%f520, %r336;
	mul.f32 	%f521, %f518, %f520;
	sub.f32 	%f522, %f520, %f521;
	fma.rn.f32 	%f523, %f522, %f518, %f521;
	sub.f32 	%f524, %f520, %f523;
	fma.rz.f32 	%f525, %f524, %f518, %f523;
	cvt.rzi.f32.f32 	%f526, %f525;
	sub.f32 	%f682, %f520, %f526;
	sub.s32 	%r1880, %r1880, %r335;
	mov.b32 	%r1879, %f682;
	setp.ne.s32 	%p108, %r1880, 0;
	setp.ne.s32 	%p109, %r1879, 0;
	and.pred  	%p110, %p108, %p109;
	@%p110 bra 	$L__BB0_41;
$L__BB0_42:                             // %__internal_fmodf_slowpath_mod.exit.i.i
	setp.gt.u32 	%p111, %r20, 2139095039;
	selp.f32 	%f527, 0f7FFFFFFF, 0f4B800000, %p111;
	mul.f32 	%f528, %f682, 0f34000000;
	mul.f32 	%f683, %f527, %f528;
	bra.uni 	$L__BB0_43;
$L__BB0_33:                             // %__nv_fast_fdividef.exit.i.i.i
	div.approx.f32 	%f511, %f683, %f110;
	cvt.rzi.f32.f32 	%f681, %f511;
	fma.rn.f32 	%f38, %f681, 0fC0000000, %f683;
	mov.b32 	%r19, %f38;
	setp.lt.u32 	%p102, %r19, 1073741824;
	@%p102 bra 	$L__BB0_38;
// %bb.34:
	setp.lt.u32 	%p103, %r19, -2147483647;
	@%p103 bra 	$L__BB0_36;
// %bb.35:
	add.f32 	%f516, %f681, 0fBF800000;
	setp.lt.f32 	%p106, %f38, 0fC0000000;
	add.f32 	%f517, %f516, 0fBF800000;
	selp.f32 	%f681, %f517, %f516, %p106;
	bra.uni 	$L__BB0_38;
$L__BB0_36:
	add.f32 	%f681, %f681, 0f3F800000;
	setp.ltu.f32 	%p104, %f38, 0f40800000;
	@%p104 bra 	$L__BB0_38;
// %bb.37:                              // %__nv_fmaf_rn.exit.i.i.i
	add.f32 	%f512, %f681, 0f3F800000;
	fma.rn.f32 	%f514, %f110, 0fC0400000, %f38;
	setp.ge.f32 	%p105, %f514, 0f00000000;
	add.f32 	%f515, %f512, 0f3F800000;
	selp.f32 	%f681, %f515, %f512, %p105;
$L__BB0_38:                             // %__internal_fmodf_fastpath_quot.exit.i.i
	fma.rn.f32 	%f683, %f681, 0fC0000000, %f683;
$L__BB0_43:                             // %__internal_fmodf_kernel.exit.i
	mov.f32 	%f139, 0f00000000;
	abs.f32 	%f529, %f683;
	setp.gtu.f32 	%p112, %f529, 0f7F800000;
	@%p112 bra 	$L__BB0_45;
// %bb.44:
	mov.b32 	%r337, %f90;
	and.b32  	%r338, %r337, -2147483648;
	mov.b32 	%r339, %f683;
	or.b32  	%r340, %r338, %r339;
	mov.b32 	%f683, %r340;
$L__BB0_45:                             // %__nv_fmodf.exit
	mov.f32 	%f564, 0f3F800000;
	div.approx.f32 	%f52, %f139, %f564;
	abs.f32 	%f687, %f52;
	setp.lt.f32 	%p120, %f687, 0f40000000;
	setp.gtu.f32 	%p268, %f687, 0f4B800000;
	mov.f32 	%f695, %f687;
	@%p120 bra 	$L__BB0_88;
// %bb.46:
	@%p268 bra 	$L__BB0_84;
	bra.uni 	$L__BB0_47;
$L__BB0_84:
	mov.b32 	%r100, %f687;
	and.b32  	%r362, %r100, 8388607;
	or.b32  	%r1889, %r362, 1065353216;
	mov.b32 	%f694, %r1889;
	add.s32 	%r363, %r100, -1073741824;
	and.b32  	%r1890, %r363, -8388608;
	setp.eq.s32 	%p127, %r1890, 0;
	@%p127 bra 	$L__BB0_87;
// %bb.85:                              // %__nv_fmaf_rn.exit4.i.i.i751.preheader
	// begin inline asm
	rcp.approx.ftz.f32 %f573,%f564;
	// end inline asm
$L__BB0_86:                             // %__nv_fmaf_rn.exit4.i.i.i751
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r364, %r1890, 192937984;
	add.s32 	%r365, %r1889, %r364;
	mov.b32 	%f575, %r365;
	mul.f32 	%f576, %f573, %f575;
	sub.f32 	%f577, %f575, %f576;
	fma.rn.f32 	%f578, %f577, %f573, %f576;
	sub.f32 	%f579, %f575, %f578;
	fma.rz.f32 	%f580, %f579, %f573, %f578;
	cvt.rzi.f32.f32 	%f581, %f580;
	sub.f32 	%f694, %f575, %f581;
	sub.s32 	%r1890, %r1890, %r364;
	mov.b32 	%r1889, %f694;
	setp.ne.s32 	%p128, %r1890, 0;
	setp.ne.s32 	%p129, %r1889, 0;
	and.pred  	%p130, %p128, %p129;
	@%p130 bra 	$L__BB0_86;
$L__BB0_87:                             // %__internal_fmodf_slowpath_mod.exit.i.i753
	setp.gt.u32 	%p131, %r100, 2139095039;
	selp.f32 	%f582, 0f7FFFFFFF, 0f4B800000, %p131;
	mul.f32 	%f583, %f694, 0f34000000;
	mul.f32 	%f695, %f582, %f583;
	bra.uni 	$L__BB0_88;
$L__BB0_47:                             // %__nv_fast_fdividef.exit.i.i.i730
	div.approx.f32 	%f566, %f687, %f110;
	cvt.rzi.f32.f32 	%f693, %f566;
	fma.rn.f32 	%f93, %f693, 0fC0000000, %f687;
	mov.b32 	%r99, %f93;
	setp.lt.u32 	%p122, %r99, 1073741824;
	@%p122 bra 	$L__BB0_83;
// %bb.48:
	setp.lt.u32 	%p123, %r99, -2147483647;
	@%p123 bra 	$L__BB0_81;
// %bb.49:
	add.f32 	%f571, %f693, 0fBF800000;
	setp.lt.f32 	%p126, %f93, 0fC0000000;
	add.f32 	%f572, %f571, 0fBF800000;
	selp.f32 	%f693, %f572, %f571, %p126;
	bra.uni 	$L__BB0_83;
$L__BB0_81:
	add.f32 	%f693, %f693, 0f3F800000;
	setp.ltu.f32 	%p124, %f93, 0f40800000;
	@%p124 bra 	$L__BB0_83;
// %bb.82:                              // %__nv_fmaf_rn.exit.i.i.i734
	add.f32 	%f567, %f693, 0f3F800000;
	fma.rn.f32 	%f569, %f110, 0fC0400000, %f93;
	setp.ge.f32 	%p125, %f569, 0f00000000;
	add.f32 	%f570, %f567, 0f3F800000;
	selp.f32 	%f693, %f570, %f567, %p125;
$L__BB0_83:                             // %__internal_fmodf_fastpath_quot.exit.i.i737
	fma.rn.f32 	%f695, %f693, 0fC0000000, %f687;
$L__BB0_88:                             // %__internal_fmodf_kernel.exit.i756
	abs.f32 	%f584, %f695;
	setp.gtu.f32 	%p132, %f584, 0f7F800000;
	mov.b32 	%r366, %f52;
	and.b32  	%r107, %r366, -2147483648;
	@%p132 bra 	$L__BB0_90;
// %bb.89:
	mov.b32 	%r367, %f695;
	or.b32  	%r368, %r107, %r367;
	mov.b32 	%f695, %r368;
$L__BB0_90:                             // %__nv_fmodf.exit757
	@%p120 bra 	$L__BB0_61;
// %bb.50:
	@%p268 bra 	$L__BB0_57;
	bra.uni 	$L__BB0_51;
$L__BB0_57:
	mov.b32 	%r35, %f687;
	and.b32  	%r377, %r35, 8388607;
	or.b32  	%r1881, %r377, 1065353216;
	mov.b32 	%f686, %r1881;
	add.s32 	%r378, %r35, -1073741824;
	and.b32  	%r1882, %r378, -8388608;
	setp.eq.s32 	%p148, %r1882, 0;
	@%p148 bra 	$L__BB0_60;
// %bb.58:                              // %__nv_fmaf_rn.exit4.i.i.i689.preheader
	// begin inline asm
	rcp.approx.ftz.f32 %f626,%f564;
	// end inline asm
$L__BB0_59:                             // %__nv_fmaf_rn.exit4.i.i.i689
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r379, %r1882, 192937984;
	add.s32 	%r380, %r1881, %r379;
	mov.b32 	%f628, %r380;
	mul.f32 	%f629, %f626, %f628;
	sub.f32 	%f630, %f628, %f629;
	fma.rn.f32 	%f631, %f630, %f626, %f629;
	sub.f32 	%f632, %f628, %f631;
	fma.rz.f32 	%f633, %f632, %f626, %f631;
	cvt.rzi.f32.f32 	%f634, %f633;
	sub.f32 	%f686, %f628, %f634;
	sub.s32 	%r1882, %r1882, %r379;
	mov.b32 	%r1881, %f686;
	setp.ne.s32 	%p149, %r1882, 0;
	setp.ne.s32 	%p150, %r1881, 0;
	and.pred  	%p151, %p149, %p150;
	@%p151 bra 	$L__BB0_59;
$L__BB0_60:                             // %__internal_fmodf_slowpath_mod.exit.i.i691
	setp.gt.u32 	%p152, %r35, 2139095039;
	selp.f32 	%f635, 0f7FFFFFFF, 0f4B800000, %p152;
	mul.f32 	%f636, %f686, 0f34000000;
	mul.f32 	%f687, %f635, %f636;
	bra.uni 	$L__BB0_61;
$L__BB0_51:                             // %__nv_fast_fdividef.exit.i.i.i668
	div.approx.f32 	%f619, %f687, %f110;
	cvt.rzi.f32.f32 	%f685, %f619;
	fma.rn.f32 	%f55, %f685, 0fC0000000, %f687;
	mov.b32 	%r34, %f55;
	setp.lt.u32 	%p143, %r34, 1073741824;
	@%p143 bra 	$L__BB0_56;
// %bb.52:
	setp.lt.u32 	%p144, %r34, -2147483647;
	@%p144 bra 	$L__BB0_54;
// %bb.53:
	add.f32 	%f624, %f685, 0fBF800000;
	setp.lt.f32 	%p147, %f55, 0fC0000000;
	add.f32 	%f625, %f624, 0fBF800000;
	selp.f32 	%f685, %f625, %f624, %p147;
	bra.uni 	$L__BB0_56;
$L__BB0_54:
	add.f32 	%f685, %f685, 0f3F800000;
	setp.ltu.f32 	%p145, %f55, 0f40800000;
	@%p145 bra 	$L__BB0_56;
// %bb.55:                              // %__nv_fmaf_rn.exit.i.i.i672
	add.f32 	%f620, %f685, 0f3F800000;
	fma.rn.f32 	%f622, %f110, 0fC0400000, %f55;
	setp.ge.f32 	%p146, %f622, 0f00000000;
	add.f32 	%f623, %f620, 0f3F800000;
	selp.f32 	%f685, %f623, %f620, %p146;
$L__BB0_56:                             // %__internal_fmodf_fastpath_quot.exit.i.i675
	fma.rn.f32 	%f687, %f685, 0fC0000000, %f687;
$L__BB0_61:                             // %__internal_fmodf_kernel.exit.i694
	abs.f32 	%f637, %f687;
	setp.gtu.f32 	%p153, %f637, 0f7F800000;
	@%p153 bra 	$L__BB0_63;
// %bb.62:
	mov.b32 	%r381, %f687;
	or.b32  	%r382, %r107, %r381;
	mov.b32 	%f687, %r382;
$L__BB0_63:                             // %__nv_fmodf.exit695
	setp.le.s32 	%p162, %r197, %r196;
	mov.u32 	%r1878, 0;
	@%p162 bra 	$L__BB0_70;
// %bb.64:                              // %L1092.lr.ph
	mov.f32 	%f114, 0f41880000;
	mul.lo.s32 	%r291, %r89, 3;
	div.approx.f32 	%f115, %f113, %f114;
	div.approx.f32 	%f149, %f147, %f114;
	div.approx.f32 	%f184, %f182, %f114;
	div.approx.f32 	%f218, %f216, %f114;
	div.approx.f32 	%f253, %f251, %f114;
	div.approx.f32 	%f287, %f285, %f114;
	div.approx.f32 	%f322, %f320, %f114;
	div.approx.f32 	%f356, %f354, %f114;
	add.s32 	%r300, %r291, 6;
	abs.f32 	%f116, %f115;
	abs.f32 	%f150, %f149;
	abs.f32 	%f185, %f184;
	abs.f32 	%f219, %f218;
	abs.f32 	%f254, %f253;
	abs.f32 	%f288, %f287;
	abs.f32 	%f323, %f322;
	abs.f32 	%f357, %f356;
	and.b32  	%r301, %r300, 7;
	setp.gt.f32 	%p17, %f116, 0f4B800000;
	mul.f32 	%f117, %f115, 0f00000000;
	setp.gt.f32 	%p23, %f150, 0f4B800000;
	mul.f32 	%f151, %f149, 0f00000000;
	setp.gt.f32 	%p29, %f185, 0f4B800000;
	mul.f32 	%f186, %f184, 0f00000000;
	setp.gt.f32 	%p35, %f219, 0f4B800000;
	mul.f32 	%f220, %f218, 0f00000000;
	setp.gt.f32 	%p41, %f254, 0f4B800000;
	mul.f32 	%f255, %f253, 0f00000000;
	setp.gt.f32 	%p47, %f288, 0f4B800000;
	mul.f32 	%f289, %f287, 0f00000000;
	setp.gt.f32 	%p53, %f323, 0f4B800000;
	mul.f32 	%f324, %f322, 0f00000000;
	setp.gt.f32 	%p59, %f357, 0f4B800000;
	mul.f32 	%f358, %f356, 0f00000000;
	cvt.rn.f32.s32 	%f387, %r291;
	cvt.rn.f32.s32 	%f422, %r301;
	selp.f32 	%f118, %f117, %f115, %p17;
	selp.f32 	%f152, %f151, %f149, %p23;
	selp.f32 	%f187, %f186, %f184, %p29;
	selp.f32 	%f221, %f220, %f218, %p35;
	selp.f32 	%f256, %f255, %f253, %p41;
	selp.f32 	%f290, %f289, %f287, %p47;
	selp.f32 	%f325, %f324, %f322, %p53;
	selp.f32 	%f359, %f358, %f356, %p59;
	div.approx.f32 	%f389, %f387, %f142;
	div.approx.f32 	%f423, %f422, %f142;
	add.f32 	%f476, %f691, %f691;
	add.f32 	%f530, %f683, %f683;
	add.f32 	%f119, %f118, %f118;
	add.f32 	%f153, %f152, %f152;
	add.f32 	%f188, %f187, %f187;
	add.f32 	%f222, %f221, %f221;
	add.f32 	%f257, %f256, %f256;
	add.f32 	%f291, %f290, %f290;
	add.f32 	%f326, %f325, %f325;
	add.f32 	%f360, %f359, %f359;
	add.f32 	%f390, %f389, %f389;
	add.f32 	%f424, %f423, %f423;
	mov.b32 	%r323, %f476;
	mov.b32 	%r353, %f530;
	mov.b32 	%r214, %f119;
	mov.b32 	%r221, %f153;
	mov.b32 	%r232, %f188;
	mov.b32 	%r239, %f222;
	mov.b32 	%r250, %f257;
	mov.b32 	%r257, %f291;
	mov.b32 	%r268, %f326;
	mov.b32 	%r275, %f360;
	mov.b32 	%r292, %f390;
	mov.b32 	%r302, %f424;
	and.b32  	%r324, %r323, -2147483648;
	and.b32  	%r354, %r353, -2147483648;
	and.b32  	%r215, %r214, -2147483648;
	and.b32  	%r222, %r221, -2147483648;
	and.b32  	%r233, %r232, -2147483648;
	and.b32  	%r240, %r239, -2147483648;
	and.b32  	%r251, %r250, -2147483648;
	and.b32  	%r258, %r257, -2147483648;
	and.b32  	%r269, %r268, -2147483648;
	and.b32  	%r276, %r275, -2147483648;
	and.b32  	%r293, %r292, -2147483648;
	and.b32  	%r303, %r302, -2147483648;
	or.b32  	%r325, %r324, 1056964608;
	or.b32  	%r355, %r354, 1056964608;
	add.f32 	%f585, %f695, %f695;
	or.b32  	%r216, %r215, 1056964608;
	or.b32  	%r223, %r222, 1056964608;
	or.b32  	%r234, %r233, 1056964608;
	or.b32  	%r241, %r240, 1056964608;
	or.b32  	%r252, %r251, 1056964608;
	or.b32  	%r259, %r258, 1056964608;
	or.b32  	%r270, %r269, 1056964608;
	or.b32  	%r277, %r276, 1056964608;
	or.b32  	%r294, %r293, 1056964608;
	or.b32  	%r304, %r303, 1056964608;
	mov.b32 	%f477, %r325;
	mov.b32 	%f531, %r355;
	mov.b32 	%r369, %f585;
	mov.b32 	%f120, %r216;
	mov.b32 	%f154, %r223;
	mov.b32 	%f189, %r234;
	mov.b32 	%f223, %r241;
	mov.b32 	%f258, %r252;
	mov.b32 	%f292, %r259;
	mov.b32 	%f327, %r270;
	mov.b32 	%f361, %r277;
	mov.b32 	%f391, %r294;
	mov.b32 	%f425, %r304;
	add.f32 	%f478, %f476, %f477;
	abs.f32 	%f480, %f476;
	add.f32 	%f532, %f530, %f531;
	abs.f32 	%f534, %f530;
	and.b32  	%r370, %r369, -2147483648;
	add.f32 	%f121, %f119, %f120;
	abs.f32 	%f123, %f119;
	add.f32 	%f155, %f153, %f154;
	abs.f32 	%f157, %f153;
	add.f32 	%f190, %f188, %f189;
	abs.f32 	%f192, %f188;
	add.f32 	%f224, %f222, %f223;
	abs.f32 	%f226, %f222;
	add.f32 	%f259, %f257, %f258;
	abs.f32 	%f261, %f257;
	add.f32 	%f293, %f291, %f292;
	abs.f32 	%f295, %f291;
	add.f32 	%f328, %f326, %f327;
	abs.f32 	%f330, %f326;
	add.f32 	%f362, %f360, %f361;
	abs.f32 	%f364, %f360;
	add.f32 	%f392, %f390, %f391;
	abs.f32 	%f394, %f390;
	add.f32 	%f426, %f424, %f425;
	abs.f32 	%f428, %f424;
	cvt.rzi.f32.f32 	%f479, %f478;
	setp.gt.f32 	%p93, %f480, 0f4B000000;
	cvt.rzi.f32.f32 	%f533, %f532;
	setp.gt.f32 	%p113, %f534, 0f4B000000;
	or.b32  	%r371, %r370, 1056964608;
	cvt.rzi.f32.f32 	%f122, %f121;
	setp.gt.f32 	%p18, %f123, 0f4B000000;
	cvt.rzi.f32.f32 	%f156, %f155;
	setp.gt.f32 	%p24, %f157, 0f4B000000;
	cvt.rzi.f32.f32 	%f191, %f190;
	setp.gt.f32 	%p30, %f192, 0f4B000000;
	cvt.rzi.f32.f32 	%f225, %f224;
	setp.gt.f32 	%p36, %f226, 0f4B000000;
	cvt.rzi.f32.f32 	%f260, %f259;
	setp.gt.f32 	%p42, %f261, 0f4B000000;
	cvt.rzi.f32.f32 	%f294, %f293;
	setp.gt.f32 	%p48, %f295, 0f4B000000;
	cvt.rzi.f32.f32 	%f329, %f328;
	setp.gt.f32 	%p54, %f330, 0f4B000000;
	cvt.rzi.f32.f32 	%f363, %f362;
	setp.gt.f32 	%p60, %f364, 0f4B000000;
	cvt.rzi.f32.f32 	%f393, %f392;
	setp.gt.f32 	%p65, %f394, 0f4B000000;
	cvt.rzi.f32.f32 	%f427, %f426;
	setp.gt.f32 	%p72, %f428, 0f4B000000;
	selp.f32 	%f481, %f476, %f479, %p93;
	cvt.rzi.f32.f32 	%f482, %f476;
	setp.lt.f32 	%p94, %f480, 0f3F000000;
	selp.f32 	%f535, %f530, %f533, %p113;
	cvt.rzi.f32.f32 	%f536, %f530;
	setp.lt.f32 	%p114, %f534, 0f3F000000;
	cvt.u16.u32 	%rs1, %r4;
	mov.b32 	%f586, %r371;
	selp.f32 	%f124, %f119, %f122, %p18;
	cvt.rzi.f32.f32 	%f125, %f119;
	setp.lt.f32 	%p19, %f123, 0f3F000000;
	selp.f32 	%f158, %f153, %f156, %p24;
	cvt.rzi.f32.f32 	%f159, %f153;
	setp.lt.f32 	%p25, %f157, 0f3F000000;
	selp.f32 	%f193, %f188, %f191, %p30;
	cvt.rzi.f32.f32 	%f194, %f188;
	setp.lt.f32 	%p31, %f192, 0f3F000000;
	selp.f32 	%f227, %f222, %f225, %p36;
	cvt.rzi.f32.f32 	%f228, %f222;
	setp.lt.f32 	%p37, %f226, 0f3F000000;
	selp.f32 	%f262, %f257, %f260, %p42;
	cvt.rzi.f32.f32 	%f263, %f257;
	setp.lt.f32 	%p43, %f261, 0f3F000000;
	selp.f32 	%f296, %f291, %f294, %p48;
	cvt.rzi.f32.f32 	%f297, %f291;
	setp.lt.f32 	%p49, %f295, 0f3F000000;
	selp.f32 	%f331, %f326, %f329, %p54;
	cvt.rzi.f32.f32 	%f332, %f326;
	setp.lt.f32 	%p55, %f330, 0f3F000000;
	selp.f32 	%f365, %f360, %f363, %p60;
	cvt.rzi.f32.f32 	%f366, %f360;
	setp.lt.f32 	%p61, %f364, 0f3F000000;
	selp.f32 	%f395, %f390, %f393, %p65;
	cvt.rzi.f32.f32 	%f396, %f390;
	setp.lt.f32 	%p66, %f394, 0f3F000000;
	selp.f32 	%f429, %f424, %f427, %p72;
	cvt.rzi.f32.f32 	%f430, %f424;
	setp.lt.f32 	%p73, %f428, 0f3F000000;
	selp.f32 	%f483, %f482, %f481, %p94;
	selp.f32 	%f537, %f536, %f535, %p114;
	shr.u16 	%rs2, %rs1, 8;
	shl.b16 	%rs3, %rs1, 8;
	add.f32 	%f587, %f585, %f586;
	abs.f32 	%f589, %f585;
	selp.f32 	%f126, %f125, %f124, %p19;
	selp.f32 	%f160, %f159, %f158, %p25;
	selp.f32 	%f195, %f194, %f193, %p31;
	selp.f32 	%f229, %f228, %f227, %p37;
	selp.f32 	%f264, %f263, %f262, %p43;
	selp.f32 	%f298, %f297, %f296, %p49;
	selp.f32 	%f333, %f332, %f331, %p55;
	selp.f32 	%f367, %f366, %f365, %p61;
	selp.f32 	%f397, %f396, %f395, %p66;
	selp.f32 	%f431, %f430, %f429, %p73;
	fma.rn.f32 	%f484, %f483, 0fBF000000, %f691;
	fma.rn.f32 	%f538, %f537, 0fBF000000, %f683;
	or.b16  	%rs4, %rs3, %rs2;
	cvt.rzi.f32.f32 	%f588, %f587;
	setp.gt.f32 	%p135, %f589, 0f4B000000;
	fma.rn.f32 	%f127, %f126, 0fBF000000, %f118;
	fma.rn.f32 	%f161, %f160, 0fBF000000, %f152;
	fma.rn.f32 	%f196, %f195, 0fBF000000, %f187;
	fma.rn.f32 	%f230, %f229, 0fBF000000, %f221;
	fma.rn.f32 	%f265, %f264, 0fBF000000, %f256;
	fma.rn.f32 	%f299, %f298, 0fBF000000, %f290;
	fma.rn.f32 	%f334, %f333, 0fBF000000, %f325;
	fma.rn.f32 	%f368, %f367, 0fBF000000, %f359;
	fma.rn.f32 	%f398, %f397, 0fBF000000, %f389;
	fma.rn.f32 	%f432, %f431, 0fBF000000, %f423;
	mul.f32 	%f485, %f484, %f484;
	mul.f32 	%f539, %f538, %f538;
	shr.u16 	%rs6, %rs4, 4;
	selp.f32 	%f590, %f585, %f588, %p135;
	cvt.rzi.f32.f32 	%f591, %f585;
	setp.lt.f32 	%p136, %f589, 0f3F000000;
	mul.f32 	%f128, %f127, %f127;
	mul.f32 	%f162, %f161, %f161;
	mul.f32 	%f197, %f196, %f196;
	mul.f32 	%f231, %f230, %f230;
	mul.f32 	%f266, %f265, %f265;
	mul.f32 	%f300, %f299, %f299;
	mul.f32 	%f335, %f334, %f334;
	mul.f32 	%f369, %f368, %f368;
	mul.f32 	%f399, %f398, %f398;
	mul.f32 	%f433, %f432, %f432;
	fma.rn.f32 	%f486, %f485, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f487, %f485, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f540, %f539, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f541, %f539, 0f3E684E12, 0fBFAAD2E0;
	shl.b16 	%rs5, %rs4, 4;
	and.b16  	%rs7, %rs6, 3840;
	selp.f32 	%f592, %f591, %f590, %p136;
	cvt.rzi.s32.f32 	%r217, %f126;
	fma.rn.f32 	%f129, %f128, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f130, %f128, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r224, %f160;
	fma.rn.f32 	%f163, %f162, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f164, %f162, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r235, %f195;
	fma.rn.f32 	%f198, %f197, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f199, %f197, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r242, %f229;
	fma.rn.f32 	%f232, %f231, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f233, %f231, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r253, %f264;
	fma.rn.f32 	%f267, %f266, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f268, %f266, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r260, %f298;
	fma.rn.f32 	%f301, %f300, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f302, %f300, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r271, %f333;
	fma.rn.f32 	%f336, %f335, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f337, %f335, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r278, %f367;
	fma.rn.f32 	%f370, %f369, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f371, %f369, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f400, %f399, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f401, %f399, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f434, %f433, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f435, %f433, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r326, %f483;
	fma.rn.f32 	%f488, %f486, %f485, 0fC0A55DF6;
	fma.rn.f32 	%f489, %f487, %f485, 0f4081E0CF;
	fma.rn.f32 	%f490, %f485, %f484, 0f00000000;
	cvt.rzi.s32.f32 	%r356, %f537;
	fma.rn.f32 	%f542, %f540, %f539, 0fC0A55DF6;
	fma.rn.f32 	%f543, %f541, %f539, 0f4081E0CF;
	fma.rn.f32 	%f544, %f539, %f538, 0f00000000;
	or.b16  	%rs8, %rs7, %rs5;
	fma.rn.f32 	%f593, %f592, 0fBF000000, %f695;
	add.s32 	%r218, %r217, 1;
	fma.rn.f32 	%f131, %f129, %f128, 0fC0A55DF6;
	fma.rn.f32 	%f132, %f130, %f128, 0f4081E0CF;
	fma.rn.f32 	%f133, %f128, %f127, 0f00000000;
	add.s32 	%r225, %r224, 1;
	fma.rn.f32 	%f165, %f163, %f162, 0fC0A55DF6;
	fma.rn.f32 	%f166, %f164, %f162, 0f4081E0CF;
	fma.rn.f32 	%f167, %f162, %f161, 0f00000000;
	add.s32 	%r236, %r235, 1;
	fma.rn.f32 	%f200, %f198, %f197, 0fC0A55DF6;
	fma.rn.f32 	%f201, %f199, %f197, 0f4081E0CF;
	fma.rn.f32 	%f202, %f197, %f196, 0f00000000;
	add.s32 	%r243, %r242, 1;
	fma.rn.f32 	%f234, %f232, %f231, 0fC0A55DF6;
	fma.rn.f32 	%f235, %f233, %f231, 0f4081E0CF;
	fma.rn.f32 	%f236, %f231, %f230, 0f00000000;
	add.s32 	%r254, %r253, 1;
	fma.rn.f32 	%f269, %f267, %f266, 0fC0A55DF6;
	fma.rn.f32 	%f270, %f268, %f266, 0f4081E0CF;
	fma.rn.f32 	%f271, %f266, %f265, 0f00000000;
	add.s32 	%r261, %r260, 1;
	fma.rn.f32 	%f303, %f301, %f300, 0fC0A55DF6;
	fma.rn.f32 	%f304, %f302, %f300, 0f4081E0CF;
	fma.rn.f32 	%f305, %f300, %f299, 0f00000000;
	add.s32 	%r272, %r271, 1;
	fma.rn.f32 	%f338, %f336, %f335, 0fC0A55DF6;
	fma.rn.f32 	%f339, %f337, %f335, 0f4081E0CF;
	fma.rn.f32 	%f340, %f335, %f334, 0f00000000;
	add.s32 	%r279, %r278, 1;
	fma.rn.f32 	%f372, %f370, %f369, 0fC0A55DF6;
	fma.rn.f32 	%f373, %f371, %f369, 0f4081E0CF;
	fma.rn.f32 	%f374, %f369, %f368, 0f00000000;
	cvt.rzi.s32.f32 	%r295, %f397;
	fma.rn.f32 	%f402, %f400, %f399, 0fC0A55DF6;
	fma.rn.f32 	%f403, %f401, %f399, 0f4081E0CF;
	fma.rn.f32 	%f404, %f399, %f398, 0f00000000;
	cvt.rzi.s32.f32 	%r305, %f431;
	fma.rn.f32 	%f436, %f434, %f433, 0fC0A55DF6;
	fma.rn.f32 	%f437, %f435, %f433, 0f4081E0CF;
	fma.rn.f32 	%f438, %f433, %f432, 0f00000000;
	fma.rn.f32 	%f491, %f489, %f485, 0fC09DE9E6;
	fma.rn.f32 	%f492, %f488, %f490, 0f00000000;
	and.b32  	%r327, %r326, 1;
	fma.rn.f32 	%f545, %f543, %f539, 0fC09DE9E6;
	fma.rn.f32 	%f546, %f542, %f544, 0f00000000;
	and.b32  	%r357, %r356, 1;
	and.b16  	%rs9, %rs8, 13107;
	shr.u16 	%rs11, %rs8, 2;
	mul.f32 	%f594, %f593, %f593;
	fma.rn.f32 	%f134, %f132, %f128, 0fC09DE9E6;
	fma.rn.f32 	%f135, %f131, %f133, 0f00000000;
	and.b32  	%r219, %r218, 1;
	fma.rn.f32 	%f168, %f166, %f162, 0fC09DE9E6;
	fma.rn.f32 	%f169, %f165, %f167, 0f00000000;
	and.b32  	%r226, %r225, 1;
	fma.rn.f32 	%f203, %f201, %f197, 0fC09DE9E6;
	fma.rn.f32 	%f204, %f200, %f202, 0f00000000;
	and.b32  	%r237, %r236, 1;
	fma.rn.f32 	%f237, %f235, %f231, 0fC09DE9E6;
	fma.rn.f32 	%f238, %f234, %f236, 0f00000000;
	and.b32  	%r244, %r243, 1;
	fma.rn.f32 	%f272, %f270, %f266, 0fC09DE9E6;
	fma.rn.f32 	%f273, %f269, %f271, 0f00000000;
	and.b32  	%r255, %r254, 1;
	fma.rn.f32 	%f306, %f304, %f300, 0fC09DE9E6;
	fma.rn.f32 	%f307, %f303, %f305, 0f00000000;
	and.b32  	%r262, %r261, 1;
	fma.rn.f32 	%f341, %f339, %f335, 0fC09DE9E6;
	fma.rn.f32 	%f342, %f338, %f340, 0f00000000;
	and.b32  	%r273, %r272, 1;
	fma.rn.f32 	%f375, %f373, %f369, 0fC09DE9E6;
	fma.rn.f32 	%f376, %f372, %f374, 0f00000000;
	and.b32  	%r280, %r279, 1;
	fma.rn.f32 	%f405, %f403, %f399, 0fC09DE9E6;
	fma.rn.f32 	%f406, %f402, %f404, 0f00000000;
	and.b32  	%r296, %r295, 1;
	fma.rn.f32 	%f439, %f437, %f433, 0fC09DE9E6;
	fma.rn.f32 	%f440, %f436, %f438, 0f00000000;
	and.b32  	%r306, %r305, 1;
	fma.rn.f32 	%f493, %f491, %f485, 0f3F800000;
	fma.rn.f32 	%f494, %f484, 0f40490FDB, %f492;
	setp.eq.b32 	%p95, %r327, 1;
	fma.rn.f32 	%f547, %f545, %f539, 0f3F800000;
	fma.rn.f32 	%f548, %f538, 0f40490FDB, %f546;
	setp.eq.b32 	%p115, %r357, 1;
	shl.b16 	%rs10, %rs9, 2;
	and.b16  	%rs12, %rs11, 13107;
	fma.rn.f32 	%f595, %f594, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f596, %f594, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f136, %f134, %f128, 0f3F800000;
	fma.rn.f32 	%f137, %f127, 0f40490FDB, %f135;
	setp.eq.b32 	%p20, %r219, 1;
	fma.rn.f32 	%f170, %f168, %f162, 0f3F800000;
	fma.rn.f32 	%f171, %f161, 0f40490FDB, %f169;
	setp.eq.b32 	%p26, %r226, 1;
	fma.rn.f32 	%f205, %f203, %f197, 0f3F800000;
	fma.rn.f32 	%f206, %f196, 0f40490FDB, %f204;
	setp.eq.b32 	%p32, %r237, 1;
	fma.rn.f32 	%f239, %f237, %f231, 0f3F800000;
	fma.rn.f32 	%f240, %f230, 0f40490FDB, %f238;
	setp.eq.b32 	%p38, %r244, 1;
	fma.rn.f32 	%f274, %f272, %f266, 0f3F800000;
	fma.rn.f32 	%f275, %f265, 0f40490FDB, %f273;
	setp.eq.b32 	%p44, %r255, 1;
	fma.rn.f32 	%f308, %f306, %f300, 0f3F800000;
	fma.rn.f32 	%f309, %f299, 0f40490FDB, %f307;
	setp.eq.b32 	%p50, %r262, 1;
	fma.rn.f32 	%f343, %f341, %f335, 0f3F800000;
	fma.rn.f32 	%f344, %f334, 0f40490FDB, %f342;
	setp.eq.b32 	%p56, %r273, 1;
	fma.rn.f32 	%f377, %f375, %f369, 0f3F800000;
	fma.rn.f32 	%f378, %f368, 0f40490FDB, %f376;
	setp.eq.b32 	%p62, %r280, 1;
	fma.rn.f32 	%f407, %f405, %f399, 0f3F800000;
	fma.rn.f32 	%f408, %f398, 0f40490FDB, %f406;
	setp.eq.b32 	%p67, %r296, 1;
	fma.rn.f32 	%f441, %f439, %f433, 0f3F800000;
	fma.rn.f32 	%f442, %f432, 0f40490FDB, %f440;
	setp.eq.b32 	%p74, %r306, 1;
	selp.f32 	%f495, %f493, %f494, %p95;
	and.b32  	%r328, %r326, 2;
	selp.f32 	%f549, %f547, %f548, %p115;
	and.b32  	%r358, %r356, 2;
	or.b16  	%rs13, %rs12, %rs10;
	cvt.rzi.s32.f32 	%r372, %f592;
	fma.rn.f32 	%f597, %f595, %f594, 0fC0A55DF6;
	fma.rn.f32 	%f598, %f596, %f594, 0f4081E0CF;
	fma.rn.f32 	%f599, %f594, %f593, 0f00000000;
	selp.f32 	%f138, %f136, %f137, %p20;
	and.b32  	%r220, %r218, 2;
	selp.f32 	%f172, %f170, %f171, %p26;
	and.b32  	%r227, %r225, 2;
	selp.f32 	%f207, %f205, %f206, %p32;
	and.b32  	%r238, %r236, 2;
	selp.f32 	%f241, %f239, %f240, %p38;
	and.b32  	%r245, %r243, 2;
	selp.f32 	%f276, %f274, %f275, %p44;
	and.b32  	%r256, %r254, 2;
	selp.f32 	%f310, %f308, %f309, %p50;
	and.b32  	%r263, %r261, 2;
	selp.f32 	%f345, %f343, %f344, %p56;
	and.b32  	%r274, %r272, 2;
	selp.f32 	%f379, %f377, %f378, %p62;
	and.b32  	%r281, %r279, 2;
	selp.f32 	%f409, %f407, %f408, %p67;
	and.b32  	%r297, %r295, 2;
	selp.f32 	%f443, %f441, %f442, %p74;
	and.b32  	%r307, %r305, 2;
	setp.eq.s32 	%p96, %r328, 0;
	neg.f32 	%f497, %f495;
	add.s32 	%r329, %r326, 1;
	cvt.rzi.f32.f32 	%f502, %f691;
	setp.eq.s32 	%p116, %r358, 0;
	neg.f32 	%f551, %f549;
	add.s32 	%r359, %r356, 1;
	cvt.rzi.f32.f32 	%f556, %f683;
	and.b16  	%rs14, %rs13, 20480;
	shr.u16 	%rs16, %rs13, 1;
	fma.rn.f32 	%f600, %f598, %f594, 0fC09DE9E6;
	fma.rn.f32 	%f601, %f597, %f599, 0f00000000;
	and.b32  	%r373, %r372, 1;
	shl.b32 	%r85, %r1, 2;
	and.b32  	%r86, %r4, 2;
	setp.eq.s32 	%p21, %r220, 0;
	sub.f32 	%f140, %f139, %f138;
	setp.eq.s32 	%p27, %r227, 0;
	sub.f32 	%f174, %f139, %f172;
	setp.eq.s32 	%p33, %r238, 0;
	sub.f32 	%f209, %f139, %f207;
	setp.eq.s32 	%p39, %r245, 0;
	sub.f32 	%f243, %f139, %f241;
	setp.eq.s32 	%p45, %r256, 0;
	sub.f32 	%f278, %f139, %f276;
	setp.eq.s32 	%p51, %r263, 0;
	sub.f32 	%f312, %f139, %f310;
	setp.eq.s32 	%p57, %r274, 0;
	sub.f32 	%f347, %f139, %f345;
	setp.eq.s32 	%p63, %r281, 0;
	sub.f32 	%f381, %f139, %f379;
	setp.eq.s32 	%p68, %r297, 0;
	neg.f32 	%f411, %f409;
	add.s32 	%r298, %r295, 1;
	cvt.rzi.f32.f32 	%f416, %f389;
	setp.eq.s32 	%p75, %r307, 0;
	neg.f32 	%f445, %f443;
	add.s32 	%r308, %r305, 1;
	cvt.rzi.f32.f32 	%f449, %f423;
	xor.b32  	%r312, %r15, %r4;
	selp.f32 	%f496, %f494, %f493, %p95;
	selp.f32 	%f498, %f495, %f497, %p96;
	and.b32  	%r330, %r329, 2;
	setp.eq.f32 	%p98, %f502, %f691;
	mul.f32 	%f503, %f691, 0f00000000;
	selp.f32 	%f550, %f548, %f547, %p115;
	selp.f32 	%f552, %f549, %f551, %p116;
	and.b32  	%r360, %r359, 2;
	setp.eq.f32 	%p118, %f556, %f683;
	mul.f32 	%f557, %f683, 0f00000000;
	shl.b16 	%rs15, %rs14, 1;
	and.b16  	%rs17, %rs16, 16384;
	fma.rn.f32 	%f602, %f600, %f594, 0f3F800000;
	fma.rn.f32 	%f603, %f593, 0f40490FDB, %f601;
	setp.eq.b32 	%p137, %r373, 1;
	or.b32  	%r212, %r85, %r86;
	selp.f32 	%f141, %f138, %f140, %p21;
	selp.f32 	%f175, %f172, %f174, %p27;
	selp.f32 	%f210, %f207, %f209, %p33;
	selp.f32 	%f244, %f241, %f243, %p39;
	selp.f32 	%f279, %f276, %f278, %p45;
	selp.f32 	%f313, %f310, %f312, %p51;
	selp.f32 	%f348, %f345, %f347, %p57;
	selp.f32 	%f382, %f379, %f381, %p63;
	selp.f32 	%f410, %f408, %f407, %p67;
	selp.f32 	%f412, %f409, %f411, %p68;
	and.b32  	%r299, %r298, 2;
	setp.eq.f32 	%p70, %f416, %f389;
	mul.f32 	%f417, %f389, 0f00000000;
	selp.f32 	%f444, %f442, %f441, %p74;
	selp.f32 	%f446, %f443, %f445, %p75;
	and.b32  	%r309, %r308, 2;
	setp.eq.f32 	%p77, %f449, %f423;
	mul.f32 	%f450, %f423, 0f00000000;
	and.b32  	%r17, %r312, 1;
	setp.eq.s32 	%p97, %r330, 0;
	sub.f32 	%f500, %f139, %f496;
	selp.f32 	%f504, %f503, %f498, %p98;
	abs.f32 	%f505, %f691;
	setp.eq.s32 	%p117, %r360, 0;
	sub.f32 	%f554, %f139, %f550;
	selp.f32 	%f558, %f557, %f552, %p118;
	abs.f32 	%f559, %f683;
	or.b16  	%rs18, %rs17, %rs15;
	selp.f32 	%f604, %f602, %f603, %p137;
	and.b32  	%r374, %r372, 2;
	bfe.u32 	%r213, %r212, 1, 8;
	mul.f32 	%f70, %f141, %f141;
	mul.f32 	%f4, %f175, %f175;
	mul.f32 	%f8, %f210, %f210;
	mul.f32 	%f13, %f244, %f244;
	mul.f32 	%f17, %f279, %f279;
	mul.f32 	%f22, %f313, %f313;
	mul.f32 	%f26, %f348, %f348;
	mul.f32 	%f31, %f382, %f382;
	setp.eq.s32 	%p69, %r299, 0;
	sub.f32 	%f414, %f139, %f410;
	selp.f32 	%f418, %f417, %f412, %p70;
	abs.f32 	%f419, %f389;
	setp.eq.s32 	%p76, %r309, 0;
	sub.f32 	%f447, %f139, %f444;
	selp.f32 	%f451, %f450, %f446, %p77;
	abs.f32 	%f452, %f423;
	setp.eq.s32 	%p92, %r17, 0;
	selp.f32 	%f501, %f496, %f500, %p97;
	setp.gt.f32 	%p99, %f505, 0f4B800000;
	add.f32 	%f506, %f504, 0f3F800000;
	selp.f32 	%f555, %f550, %f554, %p117;
	setp.gt.f32 	%p119, %f559, 0f4B800000;
	add.f32 	%f560, %f558, 0f3F800000;
	shr.u16 	%rs19, %rs18, 13;
	setp.eq.s32 	%p138, %r374, 0;
	neg.f32 	%f606, %f604;
	add.s32 	%r375, %r372, 1;
	cvt.rzi.f32.f32 	%f611, %f695;
	ld.param.u64 	%rd1, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7];
	mul.wide.u32 	%rd66, %r213, 4;
	mul.f32 	%f145, %f70, 0f3E04A17D;
	mul.f32 	%f179, %f4, 0f3E04A17D;
	mul.f32 	%f214, %f8, 0f3E04A17D;
	mul.f32 	%f248, %f13, 0f3E04A17D;
	mul.f32 	%f283, %f17, 0f3E04A17D;
	mul.f32 	%f317, %f22, 0f3E04A17D;
	mul.f32 	%f352, %f26, 0f3E04A17D;
	mul.f32 	%f385, %f31, 0f3E04A17D;
	selp.f32 	%f415, %f410, %f414, %p69;
	setp.gt.f32 	%p71, %f419, 0f4B800000;
	add.f32 	%f420, %f418, 0f3F800000;
	selp.f32 	%f448, %f444, %f447, %p76;
	setp.gt.f32 	%p78, %f452, 0f4B800000;
	add.f32 	%f453, %f451, 0f3F800000;
	selp.f32 	%f507, %f506, %f501, %p99;
	selp.f32 	%f87, 0f3F800000, 0f00000000, %p92;
	selp.f32 	%f561, %f560, %f555, %p119;
	and.b16  	%rs20, %rs19, 6;
	and.b32  	%r361, %r88, 4;
	selp.f32 	%f605, %f603, %f602, %p137;
	selp.f32 	%f607, %f604, %f606, %p138;
	and.b32  	%r376, %r375, 2;
	setp.eq.f32 	%p140, %f611, %f695;
	mul.f32 	%f612, %f695, 0f00000000;
	add.s64 	%rd67, %rd1, %rd66;
	mul.f32 	%f3, %f145, %f673;
	mul.f32 	%f180, %f179, %f674;
	mul.f32 	%f12, %f214, %f675;
	mul.f32 	%f249, %f248, %f676;
	mul.f32 	%f21, %f283, %f677;
	mul.f32 	%f318, %f317, %f678;
	mul.f32 	%f30, %f352, %f679;
	mul.f32 	%f386, %f385, %f680;
	selp.f32 	%f421, %f420, %f415, %p71;
	selp.f32 	%f454, %f453, %f448, %p78;
	mul.f32 	%f88, %f507, %f87;
	mul.f32 	%f89, %f504, %f87;
	mul.f32 	%f562, %f561, %f87;
	mul.f32 	%f563, %f558, %f87;
	cvt.u32.u16 	%r31, %rs20;
	or.b32  	%r33, %r16, %r361;
	setp.eq.s32 	%p139, %r376, 0;
	sub.f32 	%f609, %f139, %f605;
	selp.f32 	%f613, %f612, %f607, %p140;
	abs.f32 	%f614, %f695;
	ld.param.u64 	%rd2, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8];
	ld.param.u64 	%rd3, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9];
	ld.global.u32 	%r87, [%rd67];
	mov.b32 	%r230, %f180;
	mov.b32 	%r229, %f3;
	mov.b32 	%r248, %f249;
	mov.b32 	%r247, %f12;
	mov.b32 	%r266, %f318;
	mov.b32 	%r265, %f21;
	mov.b32 	%r284, %f386;
	mov.b32 	%r283, %f30;
	mov.b32 	%r286, %f421;
	mov.b32 	%r287, %f454;
	mov.b32 	%r289, %f418;
	mov.b32 	%r290, %f451;
	mov.b32 	%r343, %f562;
	mov.b32 	%r342, %f88;
	mov.b32 	%r349, %f563;
	mov.b32 	%r348, %f89;
	setp.eq.s32 	%p134, %r33, %r31;
	selp.f32 	%f610, %f605, %f609, %p139;
	setp.gt.f32 	%p141, %f614, 0f4B800000;
	add.f32 	%f615, %f613, 0f3F800000;
	// begin inline asm
	cvt.rn.f16x2.f32 %r228, %r230, %r229;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r246, %r248, %r247;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r264, %r266, %r265;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r282, %r284, %r283;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r285, %r287, %r286;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r288, %r290, %r289;
	// end inline asm
	shr.u32 	%r14, %r4, 2;
	xor.b32  	%r346, %r349, -2147483648;
	xor.b32  	%r345, %r348, -2147483648;
	or.b16  	%rs21, %rs19, 1;
	selp.f32 	%f616, %f615, %f610, %p141;
	selp.f32 	%f617, 0f3F800000, 0f00000000, %p134;
	// begin inline asm
	cvt.rn.f16x2.f32 %r341, %r343, %r342;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r344, %r346, %r345;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r347, %r349, %r348;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r350, %r343, %r342;
	// end inline asm
	cvt.u32.u16 	%r32, %rs21;
	mul.f32 	%f107, %f616, %f617;
	mul.f32 	%f108, %f613, %f617;
	setp.eq.s32 	%p154, %r33, %r32;
	add.f32 	%f638, %f687, %f687;
	mov.b32 	%r395, %f638;
	and.b32  	%r396, %r395, -2147483648;
	or.b32  	%r397, %r396, 1056964608;
	mov.b32 	%f639, %r397;
	add.f32 	%f640, %f638, %f639;
	cvt.rzi.f32.f32 	%f641, %f640;
	abs.f32 	%f642, %f638;
	setp.gt.f32 	%p155, %f642, 0f4B000000;
	selp.f32 	%f643, %f638, %f641, %p155;
	cvt.rzi.f32.f32 	%f644, %f638;
	setp.lt.f32 	%p156, %f642, 0f3F000000;
	selp.f32 	%f645, %f644, %f643, %p156;
	cvt.rzi.s32.f32 	%r398, %f645;
	fma.rn.f32 	%f646, %f645, 0fBF000000, %f687;
	mul.f32 	%f647, %f646, %f646;
	fma.rn.f32 	%f648, %f647, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f649, %f647, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f650, %f648, %f647, 0fC0A55DF6;
	fma.rn.f32 	%f651, %f649, %f647, 0f4081E0CF;
	fma.rn.f32 	%f652, %f647, %f646, 0f00000000;
	fma.rn.f32 	%f653, %f651, %f647, 0fC09DE9E6;
	fma.rn.f32 	%f654, %f650, %f652, 0f00000000;
	fma.rn.f32 	%f655, %f653, %f647, 0f3F800000;
	fma.rn.f32 	%f656, %f646, 0f40490FDB, %f654;
	and.b32  	%r399, %r398, 1;
	setp.eq.b32 	%p157, %r399, 1;
	selp.f32 	%f657, %f655, %f656, %p157;
	selp.f32 	%f658, %f656, %f655, %p157;
	and.b32  	%r400, %r398, 2;
	setp.eq.s32 	%p158, %r400, 0;
	neg.f32 	%f659, %f657;
	selp.f32 	%f660, %f657, %f659, %p158;
	add.s32 	%r401, %r398, 1;
	and.b32  	%r402, %r401, 2;
	setp.eq.s32 	%p159, %r402, 0;
	sub.f32 	%f662, %f139, %f658;
	selp.f32 	%f663, %f658, %f662, %p159;
	cvt.rzi.f32.f32 	%f664, %f687;
	setp.eq.f32 	%p160, %f664, %f687;
	mul.f32 	%f665, %f687, 0f00000000;
	selp.f32 	%f666, %f665, %f660, %p160;
	abs.f32 	%f667, %f687;
	setp.gt.f32 	%p161, %f667, 0f4B800000;
	add.f32 	%f668, %f666, 0f3F800000;
	selp.f32 	%f669, %f668, %f663, %p161;
	selp.f32 	%f670, 0f3F800000, 0f00000000, %p154;
	mul.f32 	%f671, %f669, %f670;
	mul.f32 	%f672, %f666, %f670;
	mov.b32 	%r385, %f671;
	mov.b32 	%r384, %f107;
	// begin inline asm
	cvt.rn.f16x2.f32 %r383, %r385, %r384;
	// end inline asm
	mov.b32 	%r391, %f672;
	xor.b32  	%r388, %r391, -2147483648;
	mov.b32 	%r390, %f108;
	xor.b32  	%r387, %r390, -2147483648;
	// begin inline asm
	cvt.rn.f16x2.f32 %r386, %r388, %r387;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r389, %r391, %r390;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r392, %r385, %r384;
	// end inline asm
	shl.b32 	%r404, %r4, 2;
	and.b32  	%r405, %r404, 12;
	shr.u32 	%r406, %r4, 4;
	shl.b32 	%r46, %r2, 2;
	or.b32  	%r407, %r406, %r46;
	and.b32  	%r408, %r14, 2;
	or.b32  	%r47, %r407, %r408;
	and.b32  	%r409, %r404, 16;
	cvt.u16.u32 	%rs22, %r85;
	mul.hi.u16 	%rs23, %rs22, -21845;
	shr.u16 	%rs24, %rs23, 8;
	mul.lo.s16 	%rs25, %rs24, 384;
	sub.s16 	%rs26, %rs22, %rs25;
	cvt.u32.u16 	%r410, %rs26;
	add.s32 	%r411, %r410, %r200;
	shl.b32 	%r412, %r411, 5;
	and.b32  	%r413, %r404, 28;
	or.b32  	%r48, %r413, %r412;
	or.b32  	%r49, %r46, 16;
	or.b32  	%r414, %r49, %r406;
	or.b32  	%r50, %r414, %r408;
	or.b32  	%r51, %r46, 32;
	or.b32  	%r415, %r51, %r406;
	or.b32  	%r52, %r415, %r408;
	or.b32  	%r53, %r46, 48;
	or.b32  	%r416, %r53, %r406;
	or.b32  	%r54, %r416, %r408;
	or.b32  	%r55, %r46, 64;
	or.b32  	%r417, %r55, %r406;
	or.b32  	%r56, %r417, %r408;
	or.b32  	%r57, %r46, 80;
	or.b32  	%r418, %r57, %r406;
	or.b32  	%r58, %r418, %r408;
	or.b32  	%r59, %r46, 96;
	or.b32  	%r419, %r59, %r406;
	or.b32  	%r60, %r419, %r408;
	or.b32  	%r61, %r46, 112;
	or.b32  	%r420, %r61, %r406;
	or.b32  	%r62, %r420, %r408;
	or.b32  	%r63, %r46, 128;
	or.b32  	%r421, %r63, %r406;
	or.b32  	%r64, %r421, %r408;
	or.b32  	%r65, %r46, 144;
	or.b32  	%r422, %r65, %r406;
	or.b32  	%r66, %r422, %r408;
	or.b32  	%r67, %r46, 160;
	or.b32  	%r423, %r67, %r406;
	or.b32  	%r68, %r423, %r408;
	or.b32  	%r69, %r46, 176;
	or.b32  	%r424, %r69, %r406;
	or.b32  	%r70, %r424, %r408;
	or.b32  	%r71, %r46, 192;
	or.b32  	%r425, %r71, %r406;
	or.b32  	%r72, %r425, %r408;
	or.b32  	%r73, %r46, 208;
	or.b32  	%r426, %r73, %r406;
	or.b32  	%r74, %r426, %r408;
	or.b32  	%r75, %r46, 224;
	or.b32  	%r427, %r75, %r406;
	or.b32  	%r76, %r427, %r408;
	or.b32  	%r77, %r46, 240;
	or.b32  	%r428, %r77, %r406;
	or.b32  	%r78, %r428, %r408;
	and.b32  	%r79, %r4, 8;
	shl.b32 	%r429, %r4, 4;
	or.b32  	%r430, %r429, %r79;
	shr.u32 	%r431, %r430, 2;
	and.b32  	%r432, %r431, 14;
	or.b32  	%r433, %r432, %r409;
	shl.b32 	%r434, %r2, 1;
	shl.b32 	%r435, %r4, 3;
	and.b32  	%r436, %r435, 8;
	or.b32  	%r437, %r436, %r434;
	or.b32  	%r438, %r437, %r409;
	shl.b32 	%r439, %r4, 1;
	and.b32  	%r440, %r439, 32;
	or.b32  	%r441, %r438, %r440;
	shr.u32 	%r442, %r441, 2;
	and.b32  	%r443, %r439, 16;
	and.b32  	%r444, %r3, 32;
	or.b32  	%r445, %r444, %r443;
	or.b32  	%r446, %r445, %r442;
	setp.eq.s32 	%p163, %r86, 0;
	selp.b32 	%r447, 0, 65, %p163;
	or.b32  	%r448, %r445, %r447;
	add.s32 	%r449, %r448, %r442;
	mul.lo.s32 	%r450, %r406, 65;
	add.s32 	%r451, %r450, %r409;
	add.s32 	%r452, %r451, %r432;
	shl.b32 	%r453, %r198, 14;
	add.s32 	%r454, %r453, -49152;
	and.b32  	%r455, %r85, 508;
	or.b32  	%r456, %r455, %r15;
	shl.b32 	%r457, %r456, 5;
	or.b32  	%r458, %r457, %r405;
	or.b32  	%r80, %r458, %r409;
	cvt.s64.s32 	%rd5, %r454;
	mul.lo.s32 	%r459, %r2, 161;
	add.s32 	%r460, %r433, %r450;
	add.s32 	%r461, %r460, %r459;
	mul.wide.u32 	%rd68, %r461, 4;
	mov.u64 	%rd69, shmem;
	add.s64 	%rd6, %rd69, %rd68;
	cvt.u64.u32 	%rd70, %r459;
	cvt.u64.u32 	%rd71, %r450;
	cvt.u64.u32 	%rd72, %r433;
	add.s64 	%rd73, %rd72, %rd71;
	add.s64 	%rd74, %rd73, %rd70;
	shl.b64 	%rd75, %rd74, 2;
	add.s64 	%rd7, %rd69, %rd75;
	shr.u32 	%r462, %r49, 2;
	mul.lo.s32 	%r463, %r462, 161;
	add.s32 	%r464, %r460, %r463;
	mul.wide.u32 	%rd76, %r464, 4;
	add.s64 	%rd8, %rd69, %rd76;
	cvt.u64.u32 	%rd77, %r463;
	add.s64 	%rd78, %rd73, %rd77;
	shl.b64 	%rd79, %rd78, 2;
	add.s64 	%rd9, %rd69, %rd79;
	shr.u32 	%r465, %r51, 2;
	mul.lo.s32 	%r466, %r465, 161;
	add.s32 	%r467, %r460, %r466;
	mul.wide.u32 	%rd80, %r467, 4;
	add.s64 	%rd10, %rd69, %rd80;
	cvt.u64.u32 	%rd81, %r466;
	add.s64 	%rd82, %rd73, %rd81;
	shl.b64 	%rd83, %rd82, 2;
	add.s64 	%rd11, %rd69, %rd83;
	shr.u32 	%r468, %r53, 2;
	mul.lo.s32 	%r469, %r468, 161;
	add.s32 	%r470, %r460, %r469;
	mul.wide.u32 	%rd84, %r470, 4;
	add.s64 	%rd12, %rd69, %rd84;
	cvt.u64.u32 	%rd85, %r469;
	add.s64 	%rd86, %rd73, %rd85;
	shl.b64 	%rd87, %rd86, 2;
	add.s64 	%rd13, %rd69, %rd87;
	shr.u32 	%r471, %r55, 2;
	mul.lo.s32 	%r472, %r471, 161;
	add.s32 	%r473, %r460, %r472;
	mul.wide.u32 	%rd88, %r473, 4;
	add.s64 	%rd14, %rd69, %rd88;
	cvt.u64.u32 	%rd89, %r472;
	add.s64 	%rd90, %rd73, %rd89;
	shl.b64 	%rd91, %rd90, 2;
	add.s64 	%rd15, %rd69, %rd91;
	shr.u32 	%r474, %r57, 2;
	mul.lo.s32 	%r475, %r474, 161;
	add.s32 	%r476, %r460, %r475;
	mul.wide.u32 	%rd92, %r476, 4;
	add.s64 	%rd16, %rd69, %rd92;
	cvt.u64.u32 	%rd93, %r475;
	add.s64 	%rd94, %rd73, %rd93;
	shl.b64 	%rd95, %rd94, 2;
	add.s64 	%rd17, %rd69, %rd95;
	shr.u32 	%r477, %r59, 2;
	mul.lo.s32 	%r478, %r477, 161;
	add.s32 	%r479, %r460, %r478;
	mul.wide.u32 	%rd96, %r479, 4;
	add.s64 	%rd18, %rd69, %rd96;
	cvt.u64.u32 	%rd97, %r478;
	add.s64 	%rd98, %rd73, %rd97;
	shl.b64 	%rd99, %rd98, 2;
	add.s64 	%rd19, %rd69, %rd99;
	shr.u32 	%r480, %r61, 2;
	mul.lo.s32 	%r481, %r480, 161;
	add.s32 	%r482, %r460, %r481;
	mul.wide.u32 	%rd100, %r482, 4;
	add.s64 	%rd20, %rd69, %rd100;
	cvt.u64.u32 	%rd101, %r481;
	add.s64 	%rd102, %rd73, %rd101;
	shl.b64 	%rd103, %rd102, 2;
	add.s64 	%rd21, %rd69, %rd103;
	shr.u32 	%r483, %r63, 2;
	mul.lo.s32 	%r484, %r483, 161;
	add.s32 	%r485, %r460, %r484;
	mul.wide.u32 	%rd104, %r485, 4;
	add.s64 	%rd22, %rd69, %rd104;
	cvt.u64.u32 	%rd105, %r484;
	add.s64 	%rd106, %rd73, %rd105;
	shl.b64 	%rd107, %rd106, 2;
	add.s64 	%rd23, %rd69, %rd107;
	shr.u32 	%r486, %r65, 2;
	mul.lo.s32 	%r487, %r486, 161;
	add.s32 	%r488, %r460, %r487;
	mul.wide.u32 	%rd108, %r488, 4;
	add.s64 	%rd24, %rd69, %rd108;
	cvt.u64.u32 	%rd109, %r487;
	add.s64 	%rd110, %rd73, %rd109;
	shl.b64 	%rd111, %rd110, 2;
	add.s64 	%rd25, %rd69, %rd111;
	shr.u32 	%r489, %r67, 2;
	mul.lo.s32 	%r490, %r489, 161;
	add.s32 	%r491, %r460, %r490;
	mul.wide.u32 	%rd112, %r491, 4;
	add.s64 	%rd26, %rd69, %rd112;
	cvt.u64.u32 	%rd113, %r490;
	add.s64 	%rd114, %rd73, %rd113;
	shl.b64 	%rd115, %rd114, 2;
	add.s64 	%rd27, %rd69, %rd115;
	shr.u32 	%r492, %r69, 2;
	mul.lo.s32 	%r493, %r492, 161;
	add.s32 	%r494, %r460, %r493;
	mul.wide.u32 	%rd116, %r494, 4;
	add.s64 	%rd28, %rd69, %rd116;
	cvt.u64.u32 	%rd117, %r493;
	add.s64 	%rd118, %rd73, %rd117;
	shl.b64 	%rd119, %rd118, 2;
	add.s64 	%rd29, %rd69, %rd119;
	shr.u32 	%r495, %r71, 2;
	mul.lo.s32 	%r496, %r495, 161;
	add.s32 	%r497, %r460, %r496;
	mul.wide.u32 	%rd120, %r497, 4;
	add.s64 	%rd30, %rd69, %rd120;
	cvt.u64.u32 	%rd121, %r496;
	add.s64 	%rd122, %rd73, %rd121;
	shl.b64 	%rd123, %rd122, 2;
	add.s64 	%rd31, %rd69, %rd123;
	shr.u32 	%r498, %r73, 2;
	mul.lo.s32 	%r499, %r498, 161;
	add.s32 	%r500, %r460, %r499;
	mul.wide.u32 	%rd124, %r500, 4;
	add.s64 	%rd32, %rd69, %rd124;
	cvt.u64.u32 	%rd125, %r499;
	add.s64 	%rd126, %rd73, %rd125;
	shl.b64 	%rd127, %rd126, 2;
	add.s64 	%rd33, %rd69, %rd127;
	shr.u32 	%r501, %r75, 2;
	mul.lo.s32 	%r502, %r501, 161;
	add.s32 	%r503, %r460, %r502;
	mul.wide.u32 	%rd128, %r503, 4;
	add.s64 	%rd34, %rd69, %rd128;
	cvt.u64.u32 	%rd129, %r502;
	add.s64 	%rd130, %rd73, %rd129;
	shl.b64 	%rd131, %rd130, 2;
	add.s64 	%rd35, %rd69, %rd131;
	shr.u32 	%r504, %r77, 2;
	mul.lo.s32 	%r505, %r504, 161;
	add.s32 	%r506, %r460, %r505;
	mul.wide.u32 	%rd132, %r506, 4;
	add.s64 	%rd36, %rd69, %rd132;
	cvt.u64.u32 	%rd133, %r505;
	add.s64 	%rd134, %rd73, %rd133;
	shl.b64 	%rd135, %rd134, 2;
	add.s64 	%rd37, %rd69, %rd135;
	mad.lo.s32 	%r507, %r89, 65, %r446;
	add.s32 	%r508, %r452, %r459;
	mul.wide.u32 	%rd136, %r508, 4;
	add.s64 	%rd38, %rd69, %rd136;
	add.s32 	%r509, %r452, %r463;
	mul.wide.u32 	%rd137, %r509, 4;
	add.s64 	%rd39, %rd69, %rd137;
	add.s32 	%r510, %r452, %r466;
	mul.wide.u32 	%rd138, %r510, 4;
	add.s64 	%rd40, %rd69, %rd138;
	add.s32 	%r511, %r452, %r469;
	mul.wide.u32 	%rd139, %r511, 4;
	add.s64 	%rd41, %rd69, %rd139;
	add.s32 	%r512, %r452, %r472;
	mul.wide.u32 	%rd140, %r512, 4;
	add.s64 	%rd42, %rd69, %rd140;
	add.s32 	%r513, %r452, %r475;
	mul.wide.u32 	%rd141, %r513, 4;
	add.s64 	%rd43, %rd69, %rd141;
	add.s32 	%r514, %r452, %r478;
	mul.wide.u32 	%rd142, %r514, 4;
	add.s64 	%rd44, %rd69, %rd142;
	add.s32 	%r515, %r452, %r481;
	mul.wide.u32 	%rd143, %r515, 4;
	add.s64 	%rd45, %rd69, %rd143;
	add.s32 	%r516, %r452, %r484;
	mul.wide.u32 	%rd144, %r516, 4;
	add.s64 	%rd46, %rd69, %rd144;
	add.s32 	%r517, %r452, %r487;
	mul.wide.u32 	%rd145, %r517, 4;
	add.s64 	%rd47, %rd69, %rd145;
	add.s32 	%r518, %r452, %r490;
	mul.wide.u32 	%rd146, %r518, 4;
	add.s64 	%rd48, %rd69, %rd146;
	add.s32 	%r519, %r452, %r493;
	mul.wide.u32 	%rd147, %r519, 4;
	add.s64 	%rd49, %rd69, %rd147;
	add.s32 	%r520, %r452, %r496;
	mul.wide.u32 	%rd148, %r520, 4;
	add.s64 	%rd50, %rd69, %rd148;
	add.s32 	%r521, %r452, %r499;
	mul.wide.u32 	%rd149, %r521, 4;
	add.s64 	%rd51, %rd69, %rd149;
	add.s32 	%r522, %r452, %r502;
	mul.wide.u32 	%rd150, %r522, 4;
	add.s64 	%rd52, %rd69, %rd150;
	add.s32 	%r523, %r452, %r505;
	mul.wide.u32 	%rd151, %r523, 4;
	add.s64 	%rd53, %rd69, %rd151;
	mul.wide.u32 	%rd152, %r449, 4;
	add.s64 	%rd54, %rd69, %rd152;
	mul.wide.u32 	%rd153, %r507, 4;
	add.s64 	%rd55, %rd69, %rd153;
	setp.eq.s32 	%p164, %r79, 0;
	mov.u16 	%rs92, 25600;
	mov.u16 	%rs66, 21504;
	mov.u16 	%rs100, 18432;
	mov.u32 	%r1883, %r1878;
	mov.u32 	%r1892, %r1878;
	mov.u32 	%r1891, %r1878;
	mov.u32 	%r84, %r1878;
	bra.uni 	$L__BB0_65;
$L__BB0_69:                             // %pass18586
                                        //   in Loop: Header=BB0_65 Depth=1
	or.b32  	%r114, %r49, %r84;
	or.b32  	%r115, %r51, %r84;
	or.b32  	%r116, %r53, %r84;
	or.b32  	%r117, %r55, %r84;
	or.b32  	%r118, %r57, %r84;
	or.b32  	%r119, %r59, %r84;
	or.b32  	%r120, %r61, %r84;
	or.b32  	%r121, %r63, %r84;
	or.b32  	%r122, %r65, %r84;
	or.b32  	%r123, %r67, %r84;
	or.b32  	%r124, %r69, %r84;
	or.b32  	%r125, %r71, %r84;
	or.b32  	%r126, %r73, %r84;
	or.b32  	%r127, %r75, %r84;
	or.b32  	%r128, %r77, %r84;
	shl.b32 	%r1829, %r114, 12;
	and.b32  	%r1830, %r1829, 133283840;
	or.b32  	%r1831, %r1830, %r80;
	cvt.u64.u32 	%rd201, %r1831;
	add.s64 	%rd202, %rd201, %rd5;
	shr.u64 	%rd203, %rd202, 37;
	add.s64 	%rd204, %rd202, %rd203;
	shr.s64 	%rd205, %rd204, 27;
	setp.lt.s64 	%p220, %rd202, 0;
	and.b64  	%rd206, %rd204, -134217728;
	setp.ne.s64 	%p221, %rd206, %rd202;
	and.pred  	%p222, %p220, %p221;
	selp.u64 	%rd207, 1, 0, %p222;
	sub.s64 	%rd208, %rd207, %rd205;
	shl.b64 	%rd209, %rd208, 27;
	add.s64 	%rd210, %rd209, %rd202;
	shl.b64 	%rd211, %rd210, 2;
	add.s64 	%rd212, %rd3, %rd211;
	st.global.v4.u32 	[%rd212], {%r135, %r137, %r136, %r138};
	shl.b32 	%r1832, %r115, 12;
	and.b32  	%r1833, %r1832, 133349376;
	or.b32  	%r1834, %r1833, %r80;
	cvt.u64.u32 	%rd213, %r1834;
	add.s64 	%rd214, %rd213, %rd5;
	shr.u64 	%rd215, %rd214, 37;
	add.s64 	%rd216, %rd214, %rd215;
	shr.s64 	%rd217, %rd216, 27;
	setp.lt.s64 	%p223, %rd214, 0;
	and.b64  	%rd218, %rd216, -134217728;
	setp.ne.s64 	%p224, %rd218, %rd214;
	and.pred  	%p225, %p223, %p224;
	selp.u64 	%rd219, 1, 0, %p225;
	sub.s64 	%rd220, %rd219, %rd217;
	shl.b64 	%rd221, %rd220, 27;
	add.s64 	%rd222, %rd221, %rd214;
	shl.b64 	%rd223, %rd222, 2;
	add.s64 	%rd224, %rd3, %rd223;
	st.global.v4.u32 	[%rd224], {%r139, %r141, %r140, %r142};
	shl.b32 	%r1835, %r116, 12;
	and.b32  	%r1836, %r1835, 133414912;
	or.b32  	%r1837, %r1836, %r80;
	cvt.u64.u32 	%rd225, %r1837;
	add.s64 	%rd226, %rd225, %rd5;
	shr.u64 	%rd227, %rd226, 37;
	add.s64 	%rd228, %rd226, %rd227;
	shr.s64 	%rd229, %rd228, 27;
	setp.lt.s64 	%p226, %rd226, 0;
	and.b64  	%rd230, %rd228, -134217728;
	setp.ne.s64 	%p227, %rd230, %rd226;
	and.pred  	%p228, %p226, %p227;
	selp.u64 	%rd231, 1, 0, %p228;
	sub.s64 	%rd232, %rd231, %rd229;
	shl.b64 	%rd233, %rd232, 27;
	add.s64 	%rd234, %rd233, %rd226;
	shl.b64 	%rd235, %rd234, 2;
	add.s64 	%rd236, %rd3, %rd235;
	st.global.v4.u32 	[%rd236], {%r143, %r145, %r144, %r146};
	shl.b32 	%r1838, %r117, 12;
	and.b32  	%r1839, %r1838, 133480448;
	or.b32  	%r1840, %r1839, %r80;
	cvt.u64.u32 	%rd237, %r1840;
	add.s64 	%rd238, %rd237, %rd5;
	shr.u64 	%rd239, %rd238, 37;
	add.s64 	%rd240, %rd238, %rd239;
	shr.s64 	%rd241, %rd240, 27;
	setp.lt.s64 	%p229, %rd238, 0;
	and.b64  	%rd242, %rd240, -134217728;
	setp.ne.s64 	%p230, %rd242, %rd238;
	and.pred  	%p231, %p229, %p230;
	selp.u64 	%rd243, 1, 0, %p231;
	sub.s64 	%rd244, %rd243, %rd241;
	shl.b64 	%rd245, %rd244, 27;
	add.s64 	%rd246, %rd245, %rd238;
	shl.b64 	%rd247, %rd246, 2;
	add.s64 	%rd248, %rd3, %rd247;
	st.global.v4.u32 	[%rd248], {%r147, %r149, %r148, %r150};
	shl.b32 	%r1841, %r118, 12;
	and.b32  	%r1842, %r1841, 133545984;
	or.b32  	%r1843, %r1842, %r80;
	cvt.u64.u32 	%rd249, %r1843;
	add.s64 	%rd250, %rd249, %rd5;
	shr.u64 	%rd251, %rd250, 37;
	add.s64 	%rd252, %rd250, %rd251;
	shr.s64 	%rd253, %rd252, 27;
	setp.lt.s64 	%p232, %rd250, 0;
	and.b64  	%rd254, %rd252, -134217728;
	setp.ne.s64 	%p233, %rd254, %rd250;
	and.pred  	%p234, %p232, %p233;
	selp.u64 	%rd255, 1, 0, %p234;
	sub.s64 	%rd256, %rd255, %rd253;
	shl.b64 	%rd257, %rd256, 27;
	add.s64 	%rd258, %rd257, %rd250;
	shl.b64 	%rd259, %rd258, 2;
	add.s64 	%rd260, %rd3, %rd259;
	st.global.v4.u32 	[%rd260], {%r151, %r153, %r152, %r154};
	shl.b32 	%r1844, %r119, 12;
	and.b32  	%r1845, %r1844, 133611520;
	or.b32  	%r1846, %r1845, %r80;
	cvt.u64.u32 	%rd261, %r1846;
	add.s64 	%rd262, %rd261, %rd5;
	shr.u64 	%rd263, %rd262, 37;
	add.s64 	%rd264, %rd262, %rd263;
	shr.s64 	%rd265, %rd264, 27;
	setp.lt.s64 	%p235, %rd262, 0;
	and.b64  	%rd266, %rd264, -134217728;
	setp.ne.s64 	%p236, %rd266, %rd262;
	and.pred  	%p237, %p235, %p236;
	selp.u64 	%rd267, 1, 0, %p237;
	sub.s64 	%rd268, %rd267, %rd265;
	shl.b64 	%rd269, %rd268, 27;
	add.s64 	%rd270, %rd269, %rd262;
	shl.b64 	%rd271, %rd270, 2;
	add.s64 	%rd272, %rd3, %rd271;
	st.global.v4.u32 	[%rd272], {%r155, %r157, %r156, %r158};
	shl.b32 	%r1847, %r120, 12;
	and.b32  	%r1848, %r1847, 133677056;
	or.b32  	%r1849, %r1848, %r80;
	cvt.u64.u32 	%rd273, %r1849;
	add.s64 	%rd274, %rd273, %rd5;
	shr.u64 	%rd275, %rd274, 37;
	add.s64 	%rd276, %rd274, %rd275;
	shr.s64 	%rd277, %rd276, 27;
	setp.lt.s64 	%p238, %rd274, 0;
	and.b64  	%rd278, %rd276, -134217728;
	setp.ne.s64 	%p239, %rd278, %rd274;
	and.pred  	%p240, %p238, %p239;
	selp.u64 	%rd279, 1, 0, %p240;
	sub.s64 	%rd280, %rd279, %rd277;
	shl.b64 	%rd281, %rd280, 27;
	add.s64 	%rd282, %rd281, %rd274;
	shl.b64 	%rd283, %rd282, 2;
	add.s64 	%rd284, %rd3, %rd283;
	st.global.v4.u32 	[%rd284], {%r159, %r161, %r160, %r162};
	shl.b32 	%r1850, %r121, 12;
	and.b32  	%r1851, %r1850, 133742592;
	or.b32  	%r1852, %r1851, %r80;
	cvt.u64.u32 	%rd285, %r1852;
	add.s64 	%rd286, %rd285, %rd5;
	shr.u64 	%rd287, %rd286, 37;
	add.s64 	%rd288, %rd286, %rd287;
	shr.s64 	%rd289, %rd288, 27;
	setp.lt.s64 	%p241, %rd286, 0;
	and.b64  	%rd290, %rd288, -134217728;
	setp.ne.s64 	%p242, %rd290, %rd286;
	and.pred  	%p243, %p241, %p242;
	selp.u64 	%rd291, 1, 0, %p243;
	sub.s64 	%rd292, %rd291, %rd289;
	shl.b64 	%rd293, %rd292, 27;
	add.s64 	%rd294, %rd293, %rd286;
	shl.b64 	%rd295, %rd294, 2;
	add.s64 	%rd296, %rd3, %rd295;
	st.global.v4.u32 	[%rd296], {%r163, %r165, %r164, %r166};
	shl.b32 	%r1853, %r122, 12;
	and.b32  	%r1854, %r1853, 133808128;
	or.b32  	%r1855, %r1854, %r80;
	cvt.u64.u32 	%rd297, %r1855;
	add.s64 	%rd298, %rd297, %rd5;
	shr.u64 	%rd299, %rd298, 37;
	add.s64 	%rd300, %rd298, %rd299;
	shr.s64 	%rd301, %rd300, 27;
	setp.lt.s64 	%p244, %rd298, 0;
	and.b64  	%rd302, %rd300, -134217728;
	setp.ne.s64 	%p245, %rd302, %rd298;
	and.pred  	%p246, %p244, %p245;
	selp.u64 	%rd303, 1, 0, %p246;
	sub.s64 	%rd304, %rd303, %rd301;
	shl.b64 	%rd305, %rd304, 27;
	add.s64 	%rd306, %rd305, %rd298;
	shl.b64 	%rd307, %rd306, 2;
	add.s64 	%rd308, %rd3, %rd307;
	st.global.v4.u32 	[%rd308], {%r167, %r169, %r168, %r170};
	shl.b32 	%r1856, %r123, 12;
	and.b32  	%r1857, %r1856, 133873664;
	or.b32  	%r1858, %r1857, %r80;
	cvt.u64.u32 	%rd309, %r1858;
	add.s64 	%rd310, %rd309, %rd5;
	shr.u64 	%rd311, %rd310, 37;
	add.s64 	%rd312, %rd310, %rd311;
	shr.s64 	%rd313, %rd312, 27;
	setp.lt.s64 	%p247, %rd310, 0;
	and.b64  	%rd314, %rd312, -134217728;
	setp.ne.s64 	%p248, %rd314, %rd310;
	and.pred  	%p249, %p247, %p248;
	selp.u64 	%rd315, 1, 0, %p249;
	sub.s64 	%rd316, %rd315, %rd313;
	shl.b64 	%rd317, %rd316, 27;
	add.s64 	%rd318, %rd317, %rd310;
	shl.b64 	%rd319, %rd318, 2;
	add.s64 	%rd320, %rd3, %rd319;
	st.global.v4.u32 	[%rd320], {%r171, %r173, %r172, %r174};
	shl.b32 	%r1859, %r124, 12;
	and.b32  	%r1860, %r1859, 133939200;
	or.b32  	%r1861, %r1860, %r80;
	cvt.u64.u32 	%rd321, %r1861;
	add.s64 	%rd322, %rd321, %rd5;
	shr.u64 	%rd323, %rd322, 37;
	add.s64 	%rd324, %rd322, %rd323;
	shr.s64 	%rd325, %rd324, 27;
	setp.lt.s64 	%p250, %rd322, 0;
	and.b64  	%rd326, %rd324, -134217728;
	setp.ne.s64 	%p251, %rd326, %rd322;
	and.pred  	%p252, %p250, %p251;
	selp.u64 	%rd327, 1, 0, %p252;
	sub.s64 	%rd328, %rd327, %rd325;
	shl.b64 	%rd329, %rd328, 27;
	add.s64 	%rd330, %rd329, %rd322;
	shl.b64 	%rd331, %rd330, 2;
	add.s64 	%rd332, %rd3, %rd331;
	st.global.v4.u32 	[%rd332], {%r175, %r177, %r176, %r178};
	shl.b32 	%r1862, %r125, 12;
	and.b32  	%r1863, %r1862, 134004736;
	or.b32  	%r1864, %r1863, %r80;
	cvt.u64.u32 	%rd333, %r1864;
	add.s64 	%rd334, %rd333, %rd5;
	shr.u64 	%rd335, %rd334, 37;
	add.s64 	%rd336, %rd334, %rd335;
	shr.s64 	%rd337, %rd336, 27;
	setp.lt.s64 	%p253, %rd334, 0;
	and.b64  	%rd338, %rd336, -134217728;
	setp.ne.s64 	%p254, %rd338, %rd334;
	and.pred  	%p255, %p253, %p254;
	selp.u64 	%rd339, 1, 0, %p255;
	sub.s64 	%rd340, %rd339, %rd337;
	shl.b64 	%rd341, %rd340, 27;
	add.s64 	%rd342, %rd341, %rd334;
	shl.b64 	%rd343, %rd342, 2;
	add.s64 	%rd344, %rd3, %rd343;
	st.global.v4.u32 	[%rd344], {%r179, %r181, %r180, %r182};
	shl.b32 	%r1865, %r126, 12;
	and.b32  	%r1866, %r1865, 134070272;
	or.b32  	%r1867, %r1866, %r80;
	cvt.u64.u32 	%rd345, %r1867;
	add.s64 	%rd346, %rd345, %rd5;
	shr.u64 	%rd347, %rd346, 37;
	add.s64 	%rd348, %rd346, %rd347;
	shr.s64 	%rd349, %rd348, 27;
	setp.lt.s64 	%p256, %rd346, 0;
	and.b64  	%rd350, %rd348, -134217728;
	setp.ne.s64 	%p257, %rd350, %rd346;
	and.pred  	%p258, %p256, %p257;
	selp.u64 	%rd351, 1, 0, %p258;
	sub.s64 	%rd352, %rd351, %rd349;
	shl.b64 	%rd353, %rd352, 27;
	add.s64 	%rd354, %rd353, %rd346;
	shl.b64 	%rd355, %rd354, 2;
	add.s64 	%rd356, %rd3, %rd355;
	st.global.v4.u32 	[%rd356], {%r183, %r185, %r184, %r186};
	shl.b32 	%r1868, %r127, 12;
	and.b32  	%r1869, %r1868, 134135808;
	or.b32  	%r1870, %r1869, %r80;
	cvt.u64.u32 	%rd357, %r1870;
	add.s64 	%rd358, %rd357, %rd5;
	shr.u64 	%rd359, %rd358, 37;
	add.s64 	%rd360, %rd358, %rd359;
	shr.s64 	%rd361, %rd360, 27;
	setp.lt.s64 	%p259, %rd358, 0;
	and.b64  	%rd362, %rd360, -134217728;
	setp.ne.s64 	%p260, %rd362, %rd358;
	and.pred  	%p261, %p259, %p260;
	selp.u64 	%rd363, 1, 0, %p261;
	sub.s64 	%rd364, %rd363, %rd361;
	shl.b64 	%rd365, %rd364, 27;
	add.s64 	%rd366, %rd365, %rd358;
	shl.b64 	%rd367, %rd366, 2;
	add.s64 	%rd368, %rd3, %rd367;
	st.global.v4.u32 	[%rd368], {%r187, %r189, %r188, %r190};
	shl.b32 	%r1871, %r128, 12;
	and.b32  	%r1872, %r1871, 134201344;
	or.b32  	%r1873, %r1872, %r80;
	cvt.u64.u32 	%rd369, %r1873;
	add.s64 	%rd370, %rd369, %rd5;
	shr.u64 	%rd371, %rd370, 37;
	add.s64 	%rd372, %rd370, %rd371;
	shr.s64 	%rd373, %rd372, 27;
	setp.lt.s64 	%p262, %rd370, 0;
	and.b64  	%rd374, %rd372, -134217728;
	setp.ne.s64 	%p263, %rd374, %rd370;
	and.pred  	%p264, %p262, %p263;
	selp.u64 	%rd375, 1, 0, %p264;
	sub.s64 	%rd376, %rd375, %rd373;
	shl.b64 	%rd377, %rd376, 27;
	add.s64 	%rd378, %rd377, %rd370;
	shl.b64 	%rd379, %rd378, 2;
	add.s64 	%rd380, %rd3, %rd379;
	st.global.v4.u32 	[%rd380], {%r191, %r193, %r192, %r194};
	setp.ne.s32 	%p265, %r84, 32512;
	add.s32 	%r84, %r84, 256;
	add.s32 	%r1874, %r84, %r196;
	setp.lt.s32 	%p266, %r1874, %r197;
	and.pred  	%p267, %p265, %p266;
	@%p267 bra 	$L__BB0_65;
	bra.uni 	$L__BB0_70;
$L__BB0_65:                             // %L1092
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_66 Depth 2
	and.b32  	%r780, %r84, 32512;
	or.b32  	%r781, %r47, %r780;
	add.s32 	%r782, %r781, %r196;
	mad.lo.s32 	%r783, %r782, 12288, %r48;
	mul.hi.s32 	%r784, %r783, 715827883;
	shr.u32 	%r785, %r784, 31;
	shr.s32 	%r786, %r784, 26;
	add.s32 	%r787, %r786, %r785;
	setp.lt.s32 	%p165, %r783, 0;
	mul.lo.s32 	%r788, %r787, 402653184;
	setp.ne.s32 	%p166, %r788, %r783;
	and.pred  	%p167, %p165, %p166;
	selp.s32 	%r789, -1, 0, %p167;
	add.s32 	%r790, %r787, %r789;
	mad.lo.s32 	%r791, %r790, -402653184, %r783;
	mul.wide.s32 	%rd155, %r791, 4;
	add.s64 	%rd156, %rd2, %rd155;
	ld.global.v4.u32 	{%r792, %r793, %r794, %r795}, [%rd156];
	or.b32  	%r796, %r50, %r780;
	add.s32 	%r797, %r796, %r196;
	mad.lo.s32 	%r798, %r797, 12288, %r48;
	mul.hi.s32 	%r799, %r798, 715827883;
	shr.u32 	%r800, %r799, 31;
	shr.s32 	%r801, %r799, 26;
	add.s32 	%r802, %r801, %r800;
	setp.lt.s32 	%p168, %r798, 0;
	mul.lo.s32 	%r803, %r802, 402653184;
	setp.ne.s32 	%p169, %r803, %r798;
	and.pred  	%p170, %p168, %p169;
	selp.s32 	%r804, -1, 0, %p170;
	add.s32 	%r805, %r802, %r804;
	mad.lo.s32 	%r806, %r805, -402653184, %r798;
	mul.wide.s32 	%rd157, %r806, 4;
	add.s64 	%rd158, %rd2, %rd157;
	ld.global.v4.u32 	{%r807, %r808, %r809, %r810}, [%rd158];
	or.b32  	%r811, %r52, %r780;
	add.s32 	%r812, %r811, %r196;
	mad.lo.s32 	%r813, %r812, 12288, %r48;
	mul.hi.s32 	%r814, %r813, 715827883;
	shr.u32 	%r815, %r814, 31;
	shr.s32 	%r816, %r814, 26;
	add.s32 	%r817, %r816, %r815;
	setp.lt.s32 	%p171, %r813, 0;
	mul.lo.s32 	%r818, %r817, 402653184;
	setp.ne.s32 	%p172, %r818, %r813;
	and.pred  	%p173, %p171, %p172;
	selp.s32 	%r819, -1, 0, %p173;
	add.s32 	%r820, %r817, %r819;
	mad.lo.s32 	%r821, %r820, -402653184, %r813;
	mul.wide.s32 	%rd159, %r821, 4;
	add.s64 	%rd160, %rd2, %rd159;
	ld.global.v4.u32 	{%r822, %r823, %r824, %r825}, [%rd160];
	or.b32  	%r826, %r54, %r780;
	add.s32 	%r827, %r826, %r196;
	mad.lo.s32 	%r828, %r827, 12288, %r48;
	mul.hi.s32 	%r829, %r828, 715827883;
	shr.u32 	%r830, %r829, 31;
	shr.s32 	%r831, %r829, 26;
	add.s32 	%r832, %r831, %r830;
	setp.lt.s32 	%p174, %r828, 0;
	mul.lo.s32 	%r833, %r832, 402653184;
	setp.ne.s32 	%p175, %r833, %r828;
	and.pred  	%p176, %p174, %p175;
	selp.s32 	%r834, -1, 0, %p176;
	add.s32 	%r835, %r832, %r834;
	mad.lo.s32 	%r836, %r835, -402653184, %r828;
	mul.wide.s32 	%rd161, %r836, 4;
	add.s64 	%rd162, %rd2, %rd161;
	ld.global.v4.u32 	{%r837, %r838, %r839, %r840}, [%rd162];
	or.b32  	%r841, %r56, %r780;
	add.s32 	%r842, %r841, %r196;
	mad.lo.s32 	%r843, %r842, 12288, %r48;
	mul.hi.s32 	%r844, %r843, 715827883;
	shr.u32 	%r845, %r844, 31;
	shr.s32 	%r846, %r844, 26;
	add.s32 	%r847, %r846, %r845;
	setp.lt.s32 	%p177, %r843, 0;
	mul.lo.s32 	%r848, %r847, 402653184;
	setp.ne.s32 	%p178, %r848, %r843;
	and.pred  	%p179, %p177, %p178;
	selp.s32 	%r849, -1, 0, %p179;
	add.s32 	%r850, %r847, %r849;
	mad.lo.s32 	%r851, %r850, -402653184, %r843;
	mul.wide.s32 	%rd163, %r851, 4;
	add.s64 	%rd164, %rd2, %rd163;
	ld.global.v4.u32 	{%r852, %r853, %r854, %r855}, [%rd164];
	or.b32  	%r856, %r58, %r780;
	add.s32 	%r857, %r856, %r196;
	mad.lo.s32 	%r858, %r857, 12288, %r48;
	mul.hi.s32 	%r859, %r858, 715827883;
	shr.u32 	%r860, %r859, 31;
	shr.s32 	%r861, %r859, 26;
	add.s32 	%r862, %r861, %r860;
	setp.lt.s32 	%p180, %r858, 0;
	mul.lo.s32 	%r863, %r862, 402653184;
	setp.ne.s32 	%p181, %r863, %r858;
	and.pred  	%p182, %p180, %p181;
	selp.s32 	%r864, -1, 0, %p182;
	add.s32 	%r865, %r862, %r864;
	mad.lo.s32 	%r866, %r865, -402653184, %r858;
	mul.wide.s32 	%rd165, %r866, 4;
	add.s64 	%rd166, %rd2, %rd165;
	ld.global.v4.u32 	{%r867, %r868, %r869, %r870}, [%rd166];
	or.b32  	%r871, %r60, %r780;
	add.s32 	%r872, %r871, %r196;
	mad.lo.s32 	%r873, %r872, 12288, %r48;
	mul.hi.s32 	%r874, %r873, 715827883;
	shr.u32 	%r875, %r874, 31;
	shr.s32 	%r876, %r874, 26;
	add.s32 	%r877, %r876, %r875;
	setp.lt.s32 	%p183, %r873, 0;
	mul.lo.s32 	%r878, %r877, 402653184;
	setp.ne.s32 	%p184, %r878, %r873;
	and.pred  	%p185, %p183, %p184;
	selp.s32 	%r879, -1, 0, %p185;
	add.s32 	%r880, %r877, %r879;
	mad.lo.s32 	%r881, %r880, -402653184, %r873;
	mul.wide.s32 	%rd167, %r881, 4;
	add.s64 	%rd168, %rd2, %rd167;
	ld.global.v4.u32 	{%r882, %r883, %r884, %r885}, [%rd168];
	or.b32  	%r886, %r62, %r780;
	add.s32 	%r887, %r886, %r196;
	mad.lo.s32 	%r888, %r887, 12288, %r48;
	mul.hi.s32 	%r889, %r888, 715827883;
	shr.u32 	%r890, %r889, 31;
	shr.s32 	%r891, %r889, 26;
	add.s32 	%r892, %r891, %r890;
	setp.lt.s32 	%p186, %r888, 0;
	mul.lo.s32 	%r893, %r892, 402653184;
	setp.ne.s32 	%p187, %r893, %r888;
	and.pred  	%p188, %p186, %p187;
	selp.s32 	%r894, -1, 0, %p188;
	add.s32 	%r895, %r892, %r894;
	mad.lo.s32 	%r896, %r895, -402653184, %r888;
	mul.wide.s32 	%rd169, %r896, 4;
	add.s64 	%rd170, %rd2, %rd169;
	ld.global.v4.u32 	{%r897, %r898, %r899, %r900}, [%rd170];
	or.b32  	%r901, %r64, %r780;
	add.s32 	%r902, %r901, %r196;
	mad.lo.s32 	%r903, %r902, 12288, %r48;
	mul.hi.s32 	%r904, %r903, 715827883;
	shr.u32 	%r905, %r904, 31;
	shr.s32 	%r906, %r904, 26;
	add.s32 	%r907, %r906, %r905;
	setp.lt.s32 	%p189, %r903, 0;
	mul.lo.s32 	%r908, %r907, 402653184;
	setp.ne.s32 	%p190, %r908, %r903;
	and.pred  	%p191, %p189, %p190;
	selp.s32 	%r909, -1, 0, %p191;
	add.s32 	%r910, %r907, %r909;
	mad.lo.s32 	%r911, %r910, -402653184, %r903;
	mul.wide.s32 	%rd171, %r911, 4;
	add.s64 	%rd172, %rd2, %rd171;
	ld.global.v4.u32 	{%r912, %r913, %r914, %r915}, [%rd172];
	or.b32  	%r916, %r66, %r780;
	add.s32 	%r917, %r916, %r196;
	mad.lo.s32 	%r918, %r917, 12288, %r48;
	mul.hi.s32 	%r919, %r918, 715827883;
	shr.u32 	%r920, %r919, 31;
	shr.s32 	%r921, %r919, 26;
	add.s32 	%r922, %r921, %r920;
	setp.lt.s32 	%p192, %r918, 0;
	mul.lo.s32 	%r923, %r922, 402653184;
	setp.ne.s32 	%p193, %r923, %r918;
	and.pred  	%p194, %p192, %p193;
	selp.s32 	%r924, -1, 0, %p194;
	add.s32 	%r925, %r922, %r924;
	mad.lo.s32 	%r926, %r925, -402653184, %r918;
	mul.wide.s32 	%rd173, %r926, 4;
	add.s64 	%rd174, %rd2, %rd173;
	ld.global.v4.u32 	{%r927, %r928, %r929, %r930}, [%rd174];
	or.b32  	%r931, %r68, %r780;
	add.s32 	%r932, %r931, %r196;
	mad.lo.s32 	%r933, %r932, 12288, %r48;
	mul.hi.s32 	%r934, %r933, 715827883;
	shr.u32 	%r935, %r934, 31;
	shr.s32 	%r936, %r934, 26;
	add.s32 	%r937, %r936, %r935;
	setp.lt.s32 	%p195, %r933, 0;
	mul.lo.s32 	%r938, %r937, 402653184;
	setp.ne.s32 	%p196, %r938, %r933;
	and.pred  	%p197, %p195, %p196;
	selp.s32 	%r939, -1, 0, %p197;
	add.s32 	%r940, %r937, %r939;
	mad.lo.s32 	%r941, %r940, -402653184, %r933;
	mul.wide.s32 	%rd175, %r941, 4;
	add.s64 	%rd176, %rd2, %rd175;
	ld.global.v4.u32 	{%r942, %r943, %r944, %r945}, [%rd176];
	or.b32  	%r946, %r70, %r780;
	add.s32 	%r947, %r946, %r196;
	mad.lo.s32 	%r948, %r947, 12288, %r48;
	mul.hi.s32 	%r949, %r948, 715827883;
	shr.u32 	%r950, %r949, 31;
	shr.s32 	%r951, %r949, 26;
	add.s32 	%r952, %r951, %r950;
	setp.lt.s32 	%p198, %r948, 0;
	mul.lo.s32 	%r953, %r952, 402653184;
	setp.ne.s32 	%p199, %r953, %r948;
	and.pred  	%p200, %p198, %p199;
	selp.s32 	%r954, -1, 0, %p200;
	add.s32 	%r955, %r952, %r954;
	mad.lo.s32 	%r956, %r955, -402653184, %r948;
	mul.wide.s32 	%rd177, %r956, 4;
	add.s64 	%rd178, %rd2, %rd177;
	ld.global.v4.u32 	{%r957, %r958, %r959, %r960}, [%rd178];
	or.b32  	%r961, %r72, %r780;
	add.s32 	%r962, %r961, %r196;
	mad.lo.s32 	%r963, %r962, 12288, %r48;
	mul.hi.s32 	%r964, %r963, 715827883;
	shr.u32 	%r965, %r964, 31;
	shr.s32 	%r966, %r964, 26;
	add.s32 	%r967, %r966, %r965;
	setp.lt.s32 	%p201, %r963, 0;
	mul.lo.s32 	%r968, %r967, 402653184;
	setp.ne.s32 	%p202, %r968, %r963;
	and.pred  	%p203, %p201, %p202;
	selp.s32 	%r969, -1, 0, %p203;
	add.s32 	%r970, %r967, %r969;
	mad.lo.s32 	%r971, %r970, -402653184, %r963;
	mul.wide.s32 	%rd179, %r971, 4;
	add.s64 	%rd180, %rd2, %rd179;
	ld.global.v4.u32 	{%r972, %r973, %r974, %r975}, [%rd180];
	or.b32  	%r976, %r74, %r780;
	add.s32 	%r977, %r976, %r196;
	mad.lo.s32 	%r978, %r977, 12288, %r48;
	mul.hi.s32 	%r979, %r978, 715827883;
	shr.u32 	%r980, %r979, 31;
	shr.s32 	%r981, %r979, 26;
	add.s32 	%r982, %r981, %r980;
	setp.lt.s32 	%p204, %r978, 0;
	mul.lo.s32 	%r983, %r982, 402653184;
	setp.ne.s32 	%p205, %r983, %r978;
	and.pred  	%p206, %p204, %p205;
	selp.s32 	%r984, -1, 0, %p206;
	add.s32 	%r985, %r982, %r984;
	mad.lo.s32 	%r986, %r985, -402653184, %r978;
	mul.wide.s32 	%rd181, %r986, 4;
	add.s64 	%rd182, %rd2, %rd181;
	ld.global.v4.u32 	{%r987, %r988, %r989, %r990}, [%rd182];
	or.b32  	%r991, %r76, %r780;
	add.s32 	%r992, %r991, %r196;
	mad.lo.s32 	%r993, %r992, 12288, %r48;
	mul.hi.s32 	%r994, %r993, 715827883;
	shr.u32 	%r995, %r994, 31;
	shr.s32 	%r996, %r994, 26;
	add.s32 	%r997, %r996, %r995;
	setp.lt.s32 	%p207, %r993, 0;
	mul.lo.s32 	%r998, %r997, 402653184;
	setp.ne.s32 	%p208, %r998, %r993;
	and.pred  	%p209, %p207, %p208;
	selp.s32 	%r999, -1, 0, %p209;
	add.s32 	%r1000, %r997, %r999;
	mad.lo.s32 	%r1001, %r1000, -402653184, %r993;
	mul.wide.s32 	%rd183, %r1001, 4;
	add.s64 	%rd184, %rd2, %rd183;
	ld.global.v4.u32 	{%r1002, %r1003, %r1004, %r1005}, [%rd184];
	or.b32  	%r1006, %r78, %r780;
	add.s32 	%r1007, %r1006, %r196;
	mad.lo.s32 	%r1008, %r1007, 12288, %r48;
	mul.hi.s32 	%r1009, %r1008, 715827883;
	shr.u32 	%r1010, %r1009, 31;
	shr.s32 	%r1011, %r1009, 26;
	add.s32 	%r1012, %r1011, %r1010;
	setp.lt.s32 	%p210, %r1008, 0;
	mul.lo.s32 	%r1013, %r1012, 402653184;
	setp.ne.s32 	%p211, %r1013, %r1008;
	and.pred  	%p212, %p210, %p211;
	selp.s32 	%r1014, -1, 0, %p212;
	add.s32 	%r1015, %r1012, %r1014;
	mad.lo.s32 	%r1016, %r1015, -402653184, %r1008;
	mul.wide.s32 	%rd185, %r1016, 4;
	add.s64 	%rd186, %rd2, %rd185;
	ld.global.v4.u32 	{%r1017, %r1018, %r1019, %r1020}, [%rd186];
	selp.b32 	%r1021, %r794, %r792, %p164;
	shfl.sync.bfly.b32	%r1022, %r1021, 8, 31, -1;
	selp.b32 	%r525, %r792, %r1022, %p164;
	selp.b32 	%r526, %r1022, %r794, %p164;
	selp.b32 	%r1023, %r795, %r793, %p164;
	shfl.sync.bfly.b32	%r1024, %r1023, 8, 31, -1;
	selp.b32 	%r533, %r793, %r1024, %p164;
	selp.b32 	%r534, %r1024, %r795, %p164;
	selp.b32 	%r1025, %r809, %r807, %p164;
	shfl.sync.bfly.b32	%r1026, %r1025, 8, 31, -1;
	selp.b32 	%r541, %r807, %r1026, %p164;
	selp.b32 	%r542, %r1026, %r809, %p164;
	selp.b32 	%r1027, %r810, %r808, %p164;
	shfl.sync.bfly.b32	%r1028, %r1027, 8, 31, -1;
	selp.b32 	%r549, %r808, %r1028, %p164;
	selp.b32 	%r550, %r1028, %r810, %p164;
	selp.b32 	%r1029, %r824, %r822, %p164;
	shfl.sync.bfly.b32	%r1030, %r1029, 8, 31, -1;
	selp.b32 	%r557, %r822, %r1030, %p164;
	selp.b32 	%r558, %r1030, %r824, %p164;
	selp.b32 	%r1031, %r825, %r823, %p164;
	shfl.sync.bfly.b32	%r1032, %r1031, 8, 31, -1;
	selp.b32 	%r565, %r823, %r1032, %p164;
	selp.b32 	%r566, %r1032, %r825, %p164;
	selp.b32 	%r1033, %r839, %r837, %p164;
	shfl.sync.bfly.b32	%r1034, %r1033, 8, 31, -1;
	selp.b32 	%r573, %r837, %r1034, %p164;
	selp.b32 	%r574, %r1034, %r839, %p164;
	selp.b32 	%r1035, %r840, %r838, %p164;
	shfl.sync.bfly.b32	%r1036, %r1035, 8, 31, -1;
	selp.b32 	%r581, %r838, %r1036, %p164;
	selp.b32 	%r582, %r1036, %r840, %p164;
	selp.b32 	%r1037, %r854, %r852, %p164;
	shfl.sync.bfly.b32	%r1038, %r1037, 8, 31, -1;
	selp.b32 	%r589, %r852, %r1038, %p164;
	selp.b32 	%r590, %r1038, %r854, %p164;
	selp.b32 	%r1039, %r855, %r853, %p164;
	shfl.sync.bfly.b32	%r1040, %r1039, 8, 31, -1;
	selp.b32 	%r597, %r853, %r1040, %p164;
	selp.b32 	%r598, %r1040, %r855, %p164;
	selp.b32 	%r1041, %r869, %r867, %p164;
	shfl.sync.bfly.b32	%r1042, %r1041, 8, 31, -1;
	selp.b32 	%r605, %r867, %r1042, %p164;
	selp.b32 	%r606, %r1042, %r869, %p164;
	selp.b32 	%r1043, %r870, %r868, %p164;
	shfl.sync.bfly.b32	%r1044, %r1043, 8, 31, -1;
	selp.b32 	%r613, %r868, %r1044, %p164;
	selp.b32 	%r614, %r1044, %r870, %p164;
	selp.b32 	%r1045, %r884, %r882, %p164;
	shfl.sync.bfly.b32	%r1046, %r1045, 8, 31, -1;
	selp.b32 	%r621, %r882, %r1046, %p164;
	selp.b32 	%r622, %r1046, %r884, %p164;
	selp.b32 	%r1047, %r885, %r883, %p164;
	shfl.sync.bfly.b32	%r1048, %r1047, 8, 31, -1;
	selp.b32 	%r629, %r883, %r1048, %p164;
	selp.b32 	%r630, %r1048, %r885, %p164;
	selp.b32 	%r1049, %r899, %r897, %p164;
	shfl.sync.bfly.b32	%r1050, %r1049, 8, 31, -1;
	selp.b32 	%r637, %r897, %r1050, %p164;
	selp.b32 	%r638, %r1050, %r899, %p164;
	selp.b32 	%r1051, %r900, %r898, %p164;
	shfl.sync.bfly.b32	%r1052, %r1051, 8, 31, -1;
	selp.b32 	%r645, %r898, %r1052, %p164;
	selp.b32 	%r646, %r1052, %r900, %p164;
	selp.b32 	%r1053, %r914, %r912, %p164;
	shfl.sync.bfly.b32	%r1054, %r1053, 8, 31, -1;
	selp.b32 	%r653, %r912, %r1054, %p164;
	selp.b32 	%r654, %r1054, %r914, %p164;
	selp.b32 	%r1055, %r915, %r913, %p164;
	shfl.sync.bfly.b32	%r1056, %r1055, 8, 31, -1;
	selp.b32 	%r661, %r913, %r1056, %p164;
	selp.b32 	%r662, %r1056, %r915, %p164;
	selp.b32 	%r1057, %r929, %r927, %p164;
	shfl.sync.bfly.b32	%r1058, %r1057, 8, 31, -1;
	selp.b32 	%r669, %r927, %r1058, %p164;
	selp.b32 	%r670, %r1058, %r929, %p164;
	selp.b32 	%r1059, %r930, %r928, %p164;
	shfl.sync.bfly.b32	%r1060, %r1059, 8, 31, -1;
	selp.b32 	%r677, %r928, %r1060, %p164;
	selp.b32 	%r678, %r1060, %r930, %p164;
	selp.b32 	%r1061, %r944, %r942, %p164;
	shfl.sync.bfly.b32	%r1062, %r1061, 8, 31, -1;
	selp.b32 	%r685, %r942, %r1062, %p164;
	selp.b32 	%r686, %r1062, %r944, %p164;
	selp.b32 	%r1063, %r945, %r943, %p164;
	shfl.sync.bfly.b32	%r1064, %r1063, 8, 31, -1;
	selp.b32 	%r693, %r943, %r1064, %p164;
	selp.b32 	%r694, %r1064, %r945, %p164;
	selp.b32 	%r1065, %r959, %r957, %p164;
	shfl.sync.bfly.b32	%r1066, %r1065, 8, 31, -1;
	selp.b32 	%r701, %r957, %r1066, %p164;
	selp.b32 	%r702, %r1066, %r959, %p164;
	selp.b32 	%r1067, %r960, %r958, %p164;
	shfl.sync.bfly.b32	%r1068, %r1067, 8, 31, -1;
	selp.b32 	%r709, %r958, %r1068, %p164;
	selp.b32 	%r710, %r1068, %r960, %p164;
	selp.b32 	%r1069, %r974, %r972, %p164;
	shfl.sync.bfly.b32	%r1070, %r1069, 8, 31, -1;
	selp.b32 	%r717, %r972, %r1070, %p164;
	selp.b32 	%r718, %r1070, %r974, %p164;
	selp.b32 	%r1071, %r975, %r973, %p164;
	shfl.sync.bfly.b32	%r1072, %r1071, 8, 31, -1;
	selp.b32 	%r725, %r973, %r1072, %p164;
	selp.b32 	%r726, %r1072, %r975, %p164;
	selp.b32 	%r1073, %r989, %r987, %p164;
	shfl.sync.bfly.b32	%r1074, %r1073, 8, 31, -1;
	selp.b32 	%r733, %r987, %r1074, %p164;
	selp.b32 	%r734, %r1074, %r989, %p164;
	selp.b32 	%r1075, %r990, %r988, %p164;
	shfl.sync.bfly.b32	%r1076, %r1075, 8, 31, -1;
	selp.b32 	%r741, %r988, %r1076, %p164;
	selp.b32 	%r742, %r1076, %r990, %p164;
	selp.b32 	%r1077, %r1004, %r1002, %p164;
	shfl.sync.bfly.b32	%r1078, %r1077, 8, 31, -1;
	selp.b32 	%r749, %r1002, %r1078, %p164;
	selp.b32 	%r750, %r1078, %r1004, %p164;
	selp.b32 	%r1079, %r1005, %r1003, %p164;
	shfl.sync.bfly.b32	%r1080, %r1079, 8, 31, -1;
	selp.b32 	%r757, %r1003, %r1080, %p164;
	selp.b32 	%r758, %r1080, %r1005, %p164;
	selp.b32 	%r1081, %r1019, %r1017, %p164;
	shfl.sync.bfly.b32	%r1082, %r1081, 8, 31, -1;
	selp.b32 	%r765, %r1017, %r1082, %p164;
	selp.b32 	%r766, %r1082, %r1019, %p164;
	selp.b32 	%r1083, %r1020, %r1018, %p164;
	shfl.sync.bfly.b32	%r1084, %r1083, 8, 31, -1;
	selp.b32 	%r773, %r1018, %r1084, %p164;
	selp.b32 	%r774, %r1084, %r1020, %p164;
	mov.u32 	%r775, 21520;
	// begin inline asm
	prmt.b32 %r524, %r525, %r526, %r775;
	// end inline asm
	mov.u32 	%r779, 30258;
	// begin inline asm
	prmt.b32 %r528, %r525, %r526, %r779;
	// end inline asm
	// begin inline asm
	prmt.b32 %r532, %r533, %r534, %r775;
	// end inline asm
	// begin inline asm
	prmt.b32 %r536, %r533, %r534, %r779;
	// end inline asm
	// begin inline asm
	prmt.b32 %r540, %r541, %r542, %r775;
	// end inline asm
	// begin inline asm
	prmt.b32 %r544, %r541, %r542, %r779;
	// end inline asm
	// begin inline asm
	prmt.b32 %r548, %r549, %r550, %r775;
	// end inline asm
	// begin inline asm
	prmt.b32 %r552, %r549, %r550, %r779;
	// end inline asm
	// begin inline asm
	prmt.b32 %r556, %r557, %r558, %r775;
	// end inline asm
	// begin inline asm
	prmt.b32 %r560, %r557, %r558, %r779;
	// end inline asm
	// begin inline asm
	prmt.b32 %r564, %r565, %r566, %r775;
	// end inline asm
	// begin inline asm
	prmt.b32 %r568, %r565, %r566, %r779;
	// end inline asm
	// begin inline asm
	prmt.b32 %r572, %r573, %r574, %r775;
	// end inline asm
	// begin inline asm
	prmt.b32 %r576, %r573, %r574, %r779;
	// end inline asm
	// begin inline asm
	prmt.b32 %r580, %r581, %r582, %r775;
	// end inline asm
	// begin inline asm
	prmt.b32 %r584, %r581, %r582, %r779;
	// end inline asm
	// begin inline asm
	prmt.b32 %r588, %r589, %r590, %r775;
	// end inline asm
	// begin inline asm
	prmt.b32 %r592, %r589, %r590, %r779;
	// end inline asm
	// begin inline asm
	prmt.b32 %r596, %r597, %r598, %r775;
	// end inline asm
	// begin inline asm
	prmt.b32 %r600, %r597, %r598, %r779;
	// end inline asm
	// begin inline asm
	prmt.b32 %r604, %r605, %r606, %r775;
	// end inline asm
	// begin inline asm
	prmt.b32 %r608, %r605, %r606, %r779;
	// end inline asm
	// begin inline asm
	prmt.b32 %r612, %r613, %r614, %r775;
	// end inline asm
	// begin inline asm
	prmt.b32 %r616, %r613, %r614, %r779;
	// end inline asm
	// begin inline asm
	prmt.b32 %r620, %r621, %r622, %r775;
	// end inline asm
	// begin inline asm
	prmt.b32 %r624, %r621, %r622, %r779;
	// end inline asm
	// begin inline asm
	prmt.b32 %r628, %r629, %r630, %r775;
	// end inline asm
	// begin inline asm
	prmt.b32 %r632, %r629, %r630, %r779;
	// end inline asm
	// begin inline asm
	prmt.b32 %r636, %r637, %r638, %r775;
	// end inline asm
	// begin inline asm
	prmt.b32 %r640, %r637, %r638, %r779;
	// end inline asm
	// begin inline asm
	prmt.b32 %r644, %r645, %r646, %r775;
	// end inline asm
	// begin inline asm
	prmt.b32 %r648, %r645, %r646, %r779;
	// end inline asm
	// begin inline asm
	prmt.b32 %r652, %r653, %r654, %r775;
	// end inline asm
	// begin inline asm
	prmt.b32 %r656, %r653, %r654, %r779;
	// end inline asm
	// begin inline asm
	prmt.b32 %r660, %r661, %r662, %r775;
	// end inline asm
	// begin inline asm
	prmt.b32 %r664, %r661, %r662, %r779;
	// end inline asm
	// begin inline asm
	prmt.b32 %r668, %r669, %r670, %r775;
	// end inline asm
	// begin inline asm
	prmt.b32 %r672, %r669, %r670, %r779;
	// end inline asm
	// begin inline asm
	prmt.b32 %r676, %r677, %r678, %r775;
	// end inline asm
	// begin inline asm
	prmt.b32 %r680, %r677, %r678, %r779;
	// end inline asm
	// begin inline asm
	prmt.b32 %r684, %r685, %r686, %r775;
	// end inline asm
	// begin inline asm
	prmt.b32 %r688, %r685, %r686, %r779;
	// end inline asm
	// begin inline asm
	prmt.b32 %r692, %r693, %r694, %r775;
	// end inline asm
	// begin inline asm
	prmt.b32 %r696, %r693, %r694, %r779;
	// end inline asm
	// begin inline asm
	prmt.b32 %r700, %r701, %r702, %r775;
	// end inline asm
	// begin inline asm
	prmt.b32 %r704, %r701, %r702, %r779;
	// end inline asm
	// begin inline asm
	prmt.b32 %r708, %r709, %r710, %r775;
	// end inline asm
	// begin inline asm
	prmt.b32 %r712, %r709, %r710, %r779;
	// end inline asm
	// begin inline asm
	prmt.b32 %r716, %r717, %r718, %r775;
	// end inline asm
	// begin inline asm
	prmt.b32 %r720, %r717, %r718, %r779;
	// end inline asm
	// begin inline asm
	prmt.b32 %r724, %r725, %r726, %r775;
	// end inline asm
	// begin inline asm
	prmt.b32 %r728, %r725, %r726, %r779;
	// end inline asm
	// begin inline asm
	prmt.b32 %r732, %r733, %r734, %r775;
	// end inline asm
	// begin inline asm
	prmt.b32 %r736, %r733, %r734, %r779;
	// end inline asm
	// begin inline asm
	prmt.b32 %r740, %r741, %r742, %r775;
	// end inline asm
	// begin inline asm
	prmt.b32 %r744, %r741, %r742, %r779;
	// end inline asm
	// begin inline asm
	prmt.b32 %r748, %r749, %r750, %r775;
	// end inline asm
	// begin inline asm
	prmt.b32 %r752, %r749, %r750, %r779;
	// end inline asm
	// begin inline asm
	prmt.b32 %r756, %r757, %r758, %r775;
	// end inline asm
	// begin inline asm
	prmt.b32 %r760, %r757, %r758, %r779;
	// end inline asm
	// begin inline asm
	prmt.b32 %r764, %r765, %r766, %r775;
	// end inline asm
	// begin inline asm
	prmt.b32 %r768, %r765, %r766, %r779;
	// end inline asm
	// begin inline asm
	prmt.b32 %r772, %r773, %r774, %r775;
	// end inline asm
	// begin inline asm
	prmt.b32 %r776, %r773, %r774, %r779;
	// end inline asm
	st.shared.u32 	[%rd6], %r524;
	st.shared.u32 	[%rd7+128], %r528;
	st.shared.u32 	[%rd7+4], %r532;
	st.shared.u32 	[%rd7+132], %r536;
	st.shared.u32 	[%rd8], %r540;
	st.shared.u32 	[%rd9+128], %r544;
	st.shared.u32 	[%rd9+4], %r548;
	st.shared.u32 	[%rd9+132], %r552;
	st.shared.u32 	[%rd10], %r556;
	st.shared.u32 	[%rd11+128], %r560;
	st.shared.u32 	[%rd11+4], %r564;
	st.shared.u32 	[%rd11+132], %r568;
	st.shared.u32 	[%rd12], %r572;
	st.shared.u32 	[%rd13+128], %r576;
	st.shared.u32 	[%rd13+4], %r580;
	st.shared.u32 	[%rd13+132], %r584;
	st.shared.u32 	[%rd14], %r588;
	st.shared.u32 	[%rd15+128], %r592;
	st.shared.u32 	[%rd15+4], %r596;
	st.shared.u32 	[%rd15+132], %r600;
	st.shared.u32 	[%rd16], %r604;
	st.shared.u32 	[%rd17+128], %r608;
	st.shared.u32 	[%rd17+4], %r612;
	st.shared.u32 	[%rd17+132], %r616;
	st.shared.u32 	[%rd18], %r620;
	st.shared.u32 	[%rd19+128], %r624;
	st.shared.u32 	[%rd19+4], %r628;
	st.shared.u32 	[%rd19+132], %r632;
	st.shared.u32 	[%rd20], %r636;
	st.shared.u32 	[%rd21+128], %r640;
	st.shared.u32 	[%rd21+4], %r644;
	st.shared.u32 	[%rd21+132], %r648;
	st.shared.u32 	[%rd22], %r652;
	st.shared.u32 	[%rd23+128], %r656;
	st.shared.u32 	[%rd23+4], %r660;
	st.shared.u32 	[%rd23+132], %r664;
	st.shared.u32 	[%rd24], %r668;
	st.shared.u32 	[%rd25+128], %r672;
	st.shared.u32 	[%rd25+4], %r676;
	st.shared.u32 	[%rd25+132], %r680;
	st.shared.u32 	[%rd26], %r684;
	st.shared.u32 	[%rd27+128], %r688;
	st.shared.u32 	[%rd27+4], %r692;
	st.shared.u32 	[%rd27+132], %r696;
	st.shared.u32 	[%rd28], %r700;
	st.shared.u32 	[%rd29+128], %r704;
	st.shared.u32 	[%rd29+4], %r708;
	st.shared.u32 	[%rd29+132], %r712;
	st.shared.u32 	[%rd30], %r716;
	st.shared.u32 	[%rd31+128], %r720;
	st.shared.u32 	[%rd31+4], %r724;
	st.shared.u32 	[%rd31+132], %r728;
	st.shared.u32 	[%rd32], %r732;
	st.shared.u32 	[%rd33+128], %r736;
	st.shared.u32 	[%rd33+4], %r740;
	st.shared.u32 	[%rd33+132], %r744;
	st.shared.u32 	[%rd34], %r748;
	st.shared.u32 	[%rd35+128], %r752;
	st.shared.u32 	[%rd35+4], %r756;
	st.shared.u32 	[%rd35+132], %r760;
	st.shared.u32 	[%rd36], %r764;
	st.shared.u32 	[%rd37+128], %r768;
	st.shared.u32 	[%rd37+4], %r772;
	st.shared.u32 	[%rd37+132], %r776;
	bar.sync 	0;
	mov.u64 	%rd385, 0;
	mov.u32 	%r1893, %r1883;
$L__BB0_66:                             // %pass10634
                                        //   Parent Loop BB0_65 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	mov.u32 	%r1883, %r1892;
	mov.u32 	%r1892, %r1891;
	add.s64 	%rd187, %rd55, %rd385;
	ld.shared.u32 	%r1891, [%rd187];
	// begin inline asm
	mov.b32 %r1090, {%rs92, %rs92};
	// end inline asm
	// begin inline asm
	mov.b32 %r1101, {%rs66, %rs66};
	// end inline asm
	xor.b32  	%r1089, %r1891, -2004318072;
	mov.u32 	%r1088, 983055;
	// begin inline asm
	lop3.b32 %r1087, %r1088, %r1089, %r1090, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1091, {%rs100, %rs100};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1092, %r1090, %r1091;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1095, %r1087, %r1092;
	// end inline asm
	mov.u32 	%r1099, 15728880;
	// begin inline asm
	lop3.b32 %r1098, %r1099, %r1089, %r1101, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1102, {%rs100, %rs100};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1103, %r1101, %r1102;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1106, %r1098, %r1103;
	// end inline asm
	shr.u32 	%r1111, %r1089, 8;
	// begin inline asm
	lop3.b32 %r1109, %r1088, %r1111, %r1090, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1113, {%rs100, %rs100};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1114, %r1090, %r1113;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1117, %r1109, %r1114;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1120, %r1099, %r1111, %r1101, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1124, {%rs100, %rs100};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1125, %r1101, %r1124;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1128, %r1120, %r1125;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1131, %r282;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1133, %r1131, %r1095;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1136, %r282;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1138, %r1136, %r1106;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1141, %r282;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1143, %r1141, %r1117;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1146, %r282;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1148, %r1146, %r1128;
	// end inline asm
	// begin inline asm
	mov.b32 %r1156, {%rs92, %rs92};
	// end inline asm
	// begin inline asm
	mov.b32 %r1167, {%rs66, %rs66};
	// end inline asm
	xor.b32  	%r1155, %r1893, -2004318072;
	// begin inline asm
	lop3.b32 %r1153, %r1088, %r1155, %r1156, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1157, {%rs100, %rs100};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1158, %r1156, %r1157;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1161, %r1153, %r1158;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1164, %r1099, %r1155, %r1167, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1168, {%rs100, %rs100};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1169, %r1167, %r1168;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1172, %r1164, %r1169;
	// end inline asm
	shr.u32 	%r1177, %r1155, 8;
	// begin inline asm
	lop3.b32 %r1175, %r1088, %r1177, %r1156, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1179, {%rs100, %rs100};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1180, %r1156, %r1179;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1183, %r1175, %r1180;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1186, %r1099, %r1177, %r1167, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1190, {%rs100, %rs100};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1191, %r1167, %r1190;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1194, %r1186, %r1191;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1197, %r228, %r1161, %r1133;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1201, %r228, %r1172, %r1138;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1205, %r228, %r1183, %r1143;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1209, %r228, %r1194, %r1148;
	// end inline asm
	// begin inline asm
	mov.b32 %r1218, {%rs92, %rs92};
	// end inline asm
	// begin inline asm
	mov.b32 %r1229, {%rs66, %rs66};
	// end inline asm
	xor.b32  	%r1217, %r1883, -2004318072;
	// begin inline asm
	lop3.b32 %r1215, %r1088, %r1217, %r1218, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1219, {%rs100, %rs100};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1220, %r1218, %r1219;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1223, %r1215, %r1220;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1226, %r1099, %r1217, %r1229, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1230, {%rs100, %rs100};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1231, %r1229, %r1230;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1234, %r1226, %r1231;
	// end inline asm
	shr.u32 	%r1239, %r1217, 8;
	// begin inline asm
	lop3.b32 %r1237, %r1088, %r1239, %r1218, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1241, {%rs100, %rs100};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1242, %r1218, %r1241;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1245, %r1237, %r1242;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1248, %r1099, %r1239, %r1229, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1252, {%rs100, %rs100};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1253, %r1229, %r1252;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1256, %r1248, %r1253;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1259, %r246;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1261, %r1259, %r1223, %r1197;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1265, %r246;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1267, %r1265, %r1234, %r1201;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1271, %r246;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1273, %r1271, %r1245, %r1205;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1277, %r246;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1279, %r1277, %r1256, %r1209;
	// end inline asm
	// begin inline asm
	mov.b32 %r1288, {%rs92, %rs92};
	// end inline asm
	// begin inline asm
	mov.b32 %r1299, {%rs66, %rs66};
	// end inline asm
	xor.b32  	%r1287, %r1892, -2004318072;
	// begin inline asm
	lop3.b32 %r1285, %r1088, %r1287, %r1288, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1289, {%rs100, %rs100};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1290, %r1288, %r1289;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1293, %r1285, %r1290;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1296, %r1099, %r1287, %r1299, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1300, {%rs100, %rs100};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1301, %r1299, %r1300;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1304, %r1296, %r1301;
	// end inline asm
	shr.u32 	%r1309, %r1287, 8;
	// begin inline asm
	lop3.b32 %r1307, %r1088, %r1309, %r1288, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1311, {%rs100, %rs100};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1312, %r1288, %r1311;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1315, %r1307, %r1312;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1318, %r1099, %r1309, %r1299, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1322, {%rs100, %rs100};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1323, %r1299, %r1322;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1326, %r1318, %r1323;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1352, %r264, %r1293, %r1261;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1349, %r264, %r1304, %r1267;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1361, %r264, %r1315, %r1273;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1358, %r264, %r1326, %r1279;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1345, %r288;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1347, %r1345, %r1349;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1350, %r285, %r1352, %r1347;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1354, %r288;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1356, %r1354, %r1358;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1359, %r285, %r1361, %r1356;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1363, %r288, %r1352;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1366, %r285, %r1349, %r1363;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1370, %r288, %r1361;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1373, %r285, %r1358, %r1370;
	// end inline asm
	mov.u32 	%r1385, 0;
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1377, %r1378}, {%r341, %r347, %r344, %r350}, {%r1350, %r1366}, {%r1385, %r1385};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1387, %r1388}, {%r341, %r347, %r344, %r350}, {%r1359, %r1373}, {%r1385, %r1385};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1397, %r1398}, {%r383, %r389, %r386, %r392}, {%r1377, %r1378}, {%r1385, %r1385};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1407, %r1408}, {%r383, %r389, %r386, %r392}, {%r1387, %r1388}, {%r1385, %r1385};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1417, %r87, %r1397;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1420, %r87, %r1398;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1423, %r87, %r1407;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1426, %r87, %r1408;
	// end inline asm
	mov.u16 	%rs75, -14592;
	// begin inline asm
	mov.b32 %r1429, {%rs75, %rs75};
	// end inline asm
	mov.u16 	%rs77, 18176;
	// begin inline asm
	mov.b32 %r1430, {%rs77, %rs77};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1431, %r1417, %r1429;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1434, %r1431, %r1430;
	// end inline asm
	// begin inline asm
	mov.b32 %r1437, {%rs75, %rs75};
	// end inline asm
	// begin inline asm
	mov.b32 %r1438, {%rs77, %rs77};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1439, %r1420, %r1437;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1442, %r1439, %r1438;
	// end inline asm
	// begin inline asm
	mov.b32 %r1445, {%rs75, %rs75};
	// end inline asm
	// begin inline asm
	mov.b32 %r1446, {%rs77, %rs77};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1447, %r1423, %r1445;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1450, %r1447, %r1446;
	// end inline asm
	// begin inline asm
	mov.b32 %r1453, {%rs75, %rs75};
	// end inline asm
	// begin inline asm
	mov.b32 %r1454, {%rs77, %rs77};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1455, %r1426, %r1453;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1458, %r1455, %r1454;
	// end inline asm
	// begin inline asm
	mov.b32 %r1464, {%rs92, %rs92};
	// end inline asm
	// begin inline asm
	mov.b32 %r1462, {%rs100, %rs100};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1463, %r1464, %r1462;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1466, %r1434, %r1463;
	// end inline asm
	// begin inline asm
	mov.b32 %r1469, {%rs100, %rs100};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1470, %r1464, %r1469;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1473, %r1442, %r1470;
	// end inline asm
	// begin inline asm
	mov.b32 %r1476, {%rs100, %rs100};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1477, %r1464, %r1476;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1480, %r1450, %r1477;
	// end inline asm
	// begin inline asm
	mov.b32 %r1483, {%rs100, %rs100};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1484, %r1464, %r1483;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1487, %r1458, %r1484;
	// end inline asm
	mov.u32 	%r1493, 25152;
	// begin inline asm
	prmt.b32 %r1490, %r1466, %r1480, %r1493;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1494, %r1473, %r1487, %r1493;
	// end inline asm
	shl.b32 	%r1501, %r1494, 4;
	mov.u32 	%r1499, 252645135;
	// begin inline asm
	lop3.b32 %r1498, %r1499, %r1490, %r1501, 202;
	// end inline asm
	xor.b32  	%r1502, %r1498, -2004318072;
	add.s64 	%rd188, %rd54, %rd385;
	st.shared.u32 	[%rd188], %r1502;
	add.s64 	%rd385, %rd385, 644;
	cvt.u32.u64 	%r1503, %rd385;
	setp.eq.s32 	%p213, %r1503, 41216;
	mov.u32 	%r1893, %r1883;
	@%p213 bra 	$L__BB0_67;
	bra.uni 	$L__BB0_66;
$L__BB0_67:                             // %guard_exit20318
                                        //   in Loop: Header=BB0_65 Depth=1
	bar.sync 	0;
	or.b32  	%r113, %r84, %r46;
	ld.shared.u32 	%r1509, [%rd38];
	ld.shared.u32 	%r1510, [%rd7+128];
	ld.shared.u32 	%r1517, [%rd7+4];
	ld.shared.u32 	%r1518, [%rd7+132];
	ld.shared.u32 	%r1525, [%rd39];
	ld.shared.u32 	%r1526, [%rd9+128];
	ld.shared.u32 	%r1533, [%rd9+4];
	ld.shared.u32 	%r1534, [%rd9+132];
	ld.shared.u32 	%r1541, [%rd40];
	ld.shared.u32 	%r1542, [%rd11+128];
	ld.shared.u32 	%r1549, [%rd11+4];
	ld.shared.u32 	%r1550, [%rd11+132];
	ld.shared.u32 	%r1557, [%rd41];
	ld.shared.u32 	%r1558, [%rd13+128];
	ld.shared.u32 	%r1565, [%rd13+4];
	ld.shared.u32 	%r1566, [%rd13+132];
	ld.shared.u32 	%r1573, [%rd42];
	ld.shared.u32 	%r1574, [%rd15+128];
	ld.shared.u32 	%r1581, [%rd15+4];
	ld.shared.u32 	%r1582, [%rd15+132];
	ld.shared.u32 	%r1589, [%rd43];
	ld.shared.u32 	%r1590, [%rd17+128];
	ld.shared.u32 	%r1597, [%rd17+4];
	ld.shared.u32 	%r1598, [%rd17+132];
	ld.shared.u32 	%r1605, [%rd44];
	ld.shared.u32 	%r1606, [%rd19+128];
	ld.shared.u32 	%r1613, [%rd19+4];
	ld.shared.u32 	%r1614, [%rd19+132];
	ld.shared.u32 	%r1621, [%rd45];
	ld.shared.u32 	%r1622, [%rd21+128];
	ld.shared.u32 	%r1629, [%rd21+4];
	ld.shared.u32 	%r1630, [%rd21+132];
	ld.shared.u32 	%r1637, [%rd46];
	ld.shared.u32 	%r1638, [%rd23+128];
	ld.shared.u32 	%r1645, [%rd23+4];
	ld.shared.u32 	%r1646, [%rd23+132];
	ld.shared.u32 	%r1653, [%rd47];
	ld.shared.u32 	%r1654, [%rd25+128];
	ld.shared.u32 	%r1661, [%rd25+4];
	ld.shared.u32 	%r1662, [%rd25+132];
	ld.shared.u32 	%r1669, [%rd48];
	ld.shared.u32 	%r1670, [%rd27+128];
	ld.shared.u32 	%r1677, [%rd27+4];
	ld.shared.u32 	%r1678, [%rd27+132];
	ld.shared.u32 	%r1685, [%rd49];
	ld.shared.u32 	%r1686, [%rd29+128];
	ld.shared.u32 	%r1693, [%rd29+4];
	ld.shared.u32 	%r1694, [%rd29+132];
	ld.shared.u32 	%r1701, [%rd50];
	ld.shared.u32 	%r1702, [%rd31+128];
	ld.shared.u32 	%r1709, [%rd31+4];
	ld.shared.u32 	%r1710, [%rd31+132];
	ld.shared.u32 	%r1717, [%rd51];
	ld.shared.u32 	%r1718, [%rd33+128];
	ld.shared.u32 	%r1725, [%rd33+4];
	ld.shared.u32 	%r1726, [%rd33+132];
	ld.shared.u32 	%r1733, [%rd52];
	ld.shared.u32 	%r1734, [%rd35+128];
	ld.shared.u32 	%r1741, [%rd35+4];
	ld.shared.u32 	%r1742, [%rd35+132];
	ld.shared.u32 	%r1749, [%rd53];
	ld.shared.u32 	%r1750, [%rd37+128];
	ld.shared.u32 	%r1757, [%rd37+4];
	ld.shared.u32 	%r1758, [%rd37+132];
	// begin inline asm
	prmt.b32 %r1504, %r1509, %r1510, %r775;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1508, %r1509, %r1510, %r779;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1512, %r1517, %r1518, %r775;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1516, %r1517, %r1518, %r779;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1520, %r1525, %r1526, %r775;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1524, %r1525, %r1526, %r779;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1528, %r1533, %r1534, %r775;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1532, %r1533, %r1534, %r779;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1536, %r1541, %r1542, %r775;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1540, %r1541, %r1542, %r779;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1544, %r1549, %r1550, %r775;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1548, %r1549, %r1550, %r779;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1552, %r1557, %r1558, %r775;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1556, %r1557, %r1558, %r779;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1560, %r1565, %r1566, %r775;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1564, %r1565, %r1566, %r779;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1568, %r1573, %r1574, %r775;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1572, %r1573, %r1574, %r779;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1576, %r1581, %r1582, %r775;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1580, %r1581, %r1582, %r779;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1584, %r1589, %r1590, %r775;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1588, %r1589, %r1590, %r779;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1592, %r1597, %r1598, %r775;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1596, %r1597, %r1598, %r779;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1600, %r1605, %r1606, %r775;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1604, %r1605, %r1606, %r779;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1608, %r1613, %r1614, %r775;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1612, %r1613, %r1614, %r779;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1616, %r1621, %r1622, %r775;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1620, %r1621, %r1622, %r779;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1624, %r1629, %r1630, %r775;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1628, %r1629, %r1630, %r779;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1632, %r1637, %r1638, %r775;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1636, %r1637, %r1638, %r779;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1640, %r1645, %r1646, %r775;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1644, %r1645, %r1646, %r779;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1648, %r1653, %r1654, %r775;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1652, %r1653, %r1654, %r779;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1656, %r1661, %r1662, %r775;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1660, %r1661, %r1662, %r779;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1664, %r1669, %r1670, %r775;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1668, %r1669, %r1670, %r779;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1672, %r1677, %r1678, %r775;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1676, %r1677, %r1678, %r779;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1680, %r1685, %r1686, %r775;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1684, %r1685, %r1686, %r779;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1688, %r1693, %r1694, %r775;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1692, %r1693, %r1694, %r779;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1696, %r1701, %r1702, %r775;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1700, %r1701, %r1702, %r779;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1704, %r1709, %r1710, %r775;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1708, %r1709, %r1710, %r779;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1712, %r1717, %r1718, %r775;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1716, %r1717, %r1718, %r779;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1720, %r1725, %r1726, %r775;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1724, %r1725, %r1726, %r779;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1728, %r1733, %r1734, %r775;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1732, %r1733, %r1734, %r779;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1736, %r1741, %r1742, %r775;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1740, %r1741, %r1742, %r779;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1744, %r1749, %r1750, %r775;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1748, %r1749, %r1750, %r779;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1752, %r1757, %r1758, %r775;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1756, %r1757, %r1758, %r779;
	// end inline asm
	selp.b32 	%r1760, %r1508, %r1504, %p164;
	shfl.sync.bfly.b32	%r133, %r1760, 8, 31, -1;
	selp.b32 	%r1761, %r1516, %r1512, %p164;
	shfl.sync.bfly.b32	%r134, %r1761, 8, 31, -1;
	selp.b32 	%r1762, %r1524, %r1520, %p164;
	shfl.sync.bfly.b32	%r1763, %r1762, 8, 31, -1;
	selp.b32 	%r135, %r1520, %r1763, %p164;
	selp.b32 	%r136, %r1763, %r1524, %p164;
	selp.b32 	%r1764, %r1532, %r1528, %p164;
	shfl.sync.bfly.b32	%r1765, %r1764, 8, 31, -1;
	selp.b32 	%r137, %r1528, %r1765, %p164;
	selp.b32 	%r138, %r1765, %r1532, %p164;
	selp.b32 	%r1766, %r1540, %r1536, %p164;
	shfl.sync.bfly.b32	%r1767, %r1766, 8, 31, -1;
	selp.b32 	%r139, %r1536, %r1767, %p164;
	selp.b32 	%r140, %r1767, %r1540, %p164;
	selp.b32 	%r1768, %r1548, %r1544, %p164;
	shfl.sync.bfly.b32	%r1769, %r1768, 8, 31, -1;
	selp.b32 	%r141, %r1544, %r1769, %p164;
	selp.b32 	%r142, %r1769, %r1548, %p164;
	selp.b32 	%r1770, %r1556, %r1552, %p164;
	shfl.sync.bfly.b32	%r1771, %r1770, 8, 31, -1;
	selp.b32 	%r143, %r1552, %r1771, %p164;
	selp.b32 	%r144, %r1771, %r1556, %p164;
	selp.b32 	%r1772, %r1564, %r1560, %p164;
	shfl.sync.bfly.b32	%r1773, %r1772, 8, 31, -1;
	selp.b32 	%r145, %r1560, %r1773, %p164;
	selp.b32 	%r146, %r1773, %r1564, %p164;
	selp.b32 	%r1774, %r1572, %r1568, %p164;
	shfl.sync.bfly.b32	%r1775, %r1774, 8, 31, -1;
	selp.b32 	%r147, %r1568, %r1775, %p164;
	selp.b32 	%r148, %r1775, %r1572, %p164;
	selp.b32 	%r1776, %r1580, %r1576, %p164;
	shfl.sync.bfly.b32	%r1777, %r1776, 8, 31, -1;
	selp.b32 	%r149, %r1576, %r1777, %p164;
	selp.b32 	%r150, %r1777, %r1580, %p164;
	selp.b32 	%r1778, %r1588, %r1584, %p164;
	shfl.sync.bfly.b32	%r1779, %r1778, 8, 31, -1;
	selp.b32 	%r151, %r1584, %r1779, %p164;
	selp.b32 	%r152, %r1779, %r1588, %p164;
	selp.b32 	%r1780, %r1596, %r1592, %p164;
	shfl.sync.bfly.b32	%r1781, %r1780, 8, 31, -1;
	selp.b32 	%r153, %r1592, %r1781, %p164;
	selp.b32 	%r154, %r1781, %r1596, %p164;
	selp.b32 	%r1782, %r1604, %r1600, %p164;
	shfl.sync.bfly.b32	%r1783, %r1782, 8, 31, -1;
	selp.b32 	%r155, %r1600, %r1783, %p164;
	selp.b32 	%r156, %r1783, %r1604, %p164;
	selp.b32 	%r1784, %r1612, %r1608, %p164;
	shfl.sync.bfly.b32	%r1785, %r1784, 8, 31, -1;
	selp.b32 	%r157, %r1608, %r1785, %p164;
	selp.b32 	%r158, %r1785, %r1612, %p164;
	selp.b32 	%r1786, %r1620, %r1616, %p164;
	shfl.sync.bfly.b32	%r1787, %r1786, 8, 31, -1;
	selp.b32 	%r159, %r1616, %r1787, %p164;
	selp.b32 	%r160, %r1787, %r1620, %p164;
	selp.b32 	%r1788, %r1628, %r1624, %p164;
	shfl.sync.bfly.b32	%r1789, %r1788, 8, 31, -1;
	selp.b32 	%r161, %r1624, %r1789, %p164;
	selp.b32 	%r162, %r1789, %r1628, %p164;
	selp.b32 	%r1790, %r1636, %r1632, %p164;
	shfl.sync.bfly.b32	%r1791, %r1790, 8, 31, -1;
	selp.b32 	%r163, %r1632, %r1791, %p164;
	selp.b32 	%r164, %r1791, %r1636, %p164;
	selp.b32 	%r1792, %r1644, %r1640, %p164;
	shfl.sync.bfly.b32	%r1793, %r1792, 8, 31, -1;
	selp.b32 	%r165, %r1640, %r1793, %p164;
	selp.b32 	%r166, %r1793, %r1644, %p164;
	selp.b32 	%r1794, %r1652, %r1648, %p164;
	shfl.sync.bfly.b32	%r1795, %r1794, 8, 31, -1;
	selp.b32 	%r167, %r1648, %r1795, %p164;
	selp.b32 	%r168, %r1795, %r1652, %p164;
	selp.b32 	%r1796, %r1660, %r1656, %p164;
	shfl.sync.bfly.b32	%r1797, %r1796, 8, 31, -1;
	selp.b32 	%r169, %r1656, %r1797, %p164;
	selp.b32 	%r170, %r1797, %r1660, %p164;
	selp.b32 	%r1798, %r1668, %r1664, %p164;
	shfl.sync.bfly.b32	%r1799, %r1798, 8, 31, -1;
	selp.b32 	%r171, %r1664, %r1799, %p164;
	selp.b32 	%r172, %r1799, %r1668, %p164;
	selp.b32 	%r1800, %r1676, %r1672, %p164;
	shfl.sync.bfly.b32	%r1801, %r1800, 8, 31, -1;
	selp.b32 	%r173, %r1672, %r1801, %p164;
	selp.b32 	%r174, %r1801, %r1676, %p164;
	selp.b32 	%r1802, %r1684, %r1680, %p164;
	shfl.sync.bfly.b32	%r1803, %r1802, 8, 31, -1;
	selp.b32 	%r175, %r1680, %r1803, %p164;
	selp.b32 	%r176, %r1803, %r1684, %p164;
	selp.b32 	%r1804, %r1692, %r1688, %p164;
	shfl.sync.bfly.b32	%r1805, %r1804, 8, 31, -1;
	selp.b32 	%r177, %r1688, %r1805, %p164;
	selp.b32 	%r178, %r1805, %r1692, %p164;
	selp.b32 	%r1806, %r1700, %r1696, %p164;
	shfl.sync.bfly.b32	%r1807, %r1806, 8, 31, -1;
	selp.b32 	%r179, %r1696, %r1807, %p164;
	selp.b32 	%r180, %r1807, %r1700, %p164;
	selp.b32 	%r1808, %r1708, %r1704, %p164;
	shfl.sync.bfly.b32	%r1809, %r1808, 8, 31, -1;
	selp.b32 	%r181, %r1704, %r1809, %p164;
	selp.b32 	%r182, %r1809, %r1708, %p164;
	selp.b32 	%r1810, %r1716, %r1712, %p164;
	shfl.sync.bfly.b32	%r1811, %r1810, 8, 31, -1;
	selp.b32 	%r183, %r1712, %r1811, %p164;
	selp.b32 	%r184, %r1811, %r1716, %p164;
	selp.b32 	%r1812, %r1724, %r1720, %p164;
	shfl.sync.bfly.b32	%r1813, %r1812, 8, 31, -1;
	selp.b32 	%r185, %r1720, %r1813, %p164;
	selp.b32 	%r186, %r1813, %r1724, %p164;
	selp.b32 	%r1814, %r1732, %r1728, %p164;
	shfl.sync.bfly.b32	%r1815, %r1814, 8, 31, -1;
	selp.b32 	%r187, %r1728, %r1815, %p164;
	selp.b32 	%r188, %r1815, %r1732, %p164;
	selp.b32 	%r1816, %r1740, %r1736, %p164;
	shfl.sync.bfly.b32	%r1817, %r1816, 8, 31, -1;
	selp.b32 	%r189, %r1736, %r1817, %p164;
	selp.b32 	%r190, %r1817, %r1740, %p164;
	selp.b32 	%r1818, %r1748, %r1744, %p164;
	shfl.sync.bfly.b32	%r1819, %r1818, 8, 31, -1;
	selp.b32 	%r191, %r1744, %r1819, %p164;
	selp.b32 	%r192, %r1819, %r1748, %p164;
	selp.b32 	%r1820, %r1756, %r1752, %p164;
	shfl.sync.bfly.b32	%r1821, %r1820, 8, 31, -1;
	selp.b32 	%r193, %r1752, %r1821, %p164;
	selp.b32 	%r194, %r1821, %r1756, %p164;
	setp.lt.u32 	%p215, %r113, 12;
	@%p215 bra 	$L__BB0_69;
// %bb.68:                              // %pass18479
                                        //   in Loop: Header=BB0_65 Depth=1
	selp.b32 	%r1822, %r134, %r1516, %p164;
	selp.b32 	%r1823, %r1512, %r134, %p164;
	selp.b32 	%r1824, %r133, %r1508, %p164;
	selp.b32 	%r1825, %r1504, %r133, %p164;
	shl.b32 	%r1826, %r113, 12;
	and.b32  	%r1827, %r1826, 133218304;
	or.b32  	%r1828, %r1827, %r80;
	cvt.u64.u32 	%rd189, %r1828;
	add.s64 	%rd190, %rd189, %rd5;
	shr.u64 	%rd191, %rd190, 37;
	add.s64 	%rd192, %rd190, %rd191;
	shr.s64 	%rd193, %rd192, 27;
	setp.lt.s64 	%p217, %rd190, 0;
	and.b64  	%rd194, %rd192, -134217728;
	setp.ne.s64 	%p218, %rd194, %rd190;
	and.pred  	%p219, %p217, %p218;
	selp.u64 	%rd195, 1, 0, %p219;
	sub.s64 	%rd196, %rd195, %rd193;
	shl.b64 	%rd197, %rd196, 27;
	add.s64 	%rd198, %rd197, %rd190;
	shl.b64 	%rd199, %rd198, 2;
	add.s64 	%rd200, %rd3, %rd199;
	st.global.v4.u32 	[%rd200], {%r1825, %r1823, %r1824, %r1822};
	bra.uni 	$L__BB0_69;
$L__BB0_70:                             // %L42947
	st.global.u32 	[%rd4], %r1878;
	ret;
$L__BB0_7:                              // %L166
	mov.u32 	%r1877, 2;
	st.global.u32 	[%rd4], %r1877;
	mov.u64 	%rd383, exception4106;
	cvta.global.u64 	%rd384, %rd383;
	{ // callseq 4, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd384;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 4
	{ // callseq 5, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd58;
	st.param.b32 	[param0+8], %r195;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 5
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_10:                             // %L275
	mov.u32 	%r1876, 3;
	st.global.u32 	[%rd4], %r1876;
	mov.u64 	%rd381, exception4106;
	cvta.global.u64 	%rd382, %rd381;
	{ // callseq 2, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd382;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 2
	{ // callseq 3, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd58;
	st.param.b32 	[param0+8], %r195;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 3
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_1:                              // %L8
	mov.u64 	%rd63, exception1;
	cvta.global.u64 	%rd64, %rd63;
	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd64;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 0
	{ // callseq 1, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd58;
	st.param.b32 	[param0+8], %r195;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 1
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
