
# Kmeans
SOC-projcet Design <br>
<br>
 <一>Document      <br>
<br>
    	<a href="https://github.com/edittest/Kmeans/blob/master/Document/final_project_kmeans_10_2017_0617.docx"> 1.final_project_kmeans_10_2017_0617.docx </a> --- Proposal Writing<br>
<br>
 <二><a href="https://github.com/edittest/Kmeans/tree/master/UnitTest"> UnitTest </a> --- Test Writing<br>
<br> 
    	<a href="https://github.com/edittest/Kmeans/tree/master/UnitTest/Random_1">1.Random_1 </a> <br>
* <a href="https://github.com/edittest/Kmeans/blob/master/UnitTest/Random_1/top.v">verilog code </a><br>
* <a href="https://github.com/edittest/Kmeans/blob/master/UnitTest/Random_1/Random_1_tb.v">testbench </a> <br>

    	<a href="https://github.com/edittest/Kmeans/tree/master/UnitTest/Random_2">2.Random_2 </a> <br> 
* <a href="https://github.com/edittest/Kmeans/blob/master/UnitTest/Random_2/Random_2.v">verilog code </a><br>
* <a href="https://github.com/edittest/Kmeans/blob/master/UnitTest/Random_2/Random_2_tb.v">testbench </a> <br> 

    	<a href="https://github.com/edittest/Kmeans/tree/master/UnitTest/add">3.add </a> <br> 
* <a href="https://github.com/edittest/Kmeans/blob/master/UnitTest/add/Calculation_add.v">verilog code </a><br>
* <a href="https://github.com/edittest/Kmeans/blob/master/UnitTest/add/add_minus_tb.v">testbench </a> <br>

    	<a href="https://github.com/edittest/Kmeans/tree/master/UnitTest/div">4.div </a> <br> 
* <a href="https://github.com/edittest/Kmeans/blob/master/UnitTest/div/Calculation_div.v">verilog code </a><br>
* <a href="https://github.com/edittest/Kmeans/blob/master/UnitTest/div/Calculation_div_tb.v">testbench </a> <br>

    	<a href="https://github.com/edittest/Kmeans/tree/master/UnitTest/minus">5.minus </a> <br> 
* <a href="https://github.com/edittest/Kmeans/blob/master/UnitTest/minus/Calculation_minus.v">verilog code </a><br>
* <a href="https://github.com/edittest/Kmeans/blob/master/UnitTest/minus/minus_tb.v">testbench </a> <br>

    	<a href="https://github.com/edittest/Kmeans/tree/master/UnitTest/multiply">6.multiply </a> <br> 
* <a href="https://github.com/edittest/Kmeans/blob/master/UnitTest/multiply/Calculation_mulit.v">verilog code </a><br>
* <a href="https://github.com/edittest/Kmeans/blob/master/UnitTest/multiply/Calculation_multi_tb.v">testbench </a> <br>
