run:
	python3 ../../utils/gate_to_graph.py --verilog ChipTop.flat.v --rpt final_gates.rpt
