<!doctype html>
<html>
<head>
<title>Delay (SPI) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="./_register_reference.css">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___spi.html")>SPI Module</a> &gt; Delay (SPI) Register</p><h1>Delay (SPI) Register</h1>
<h2>Delay (SPI) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>Delay</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class="noborder hex" id="registerOffset">0x0000000018</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
<span class="hex">0x00FF040018</span> (SPI0)<br/><span class="hex">0x00FF050018</span> (SPI1)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2rr noborder">rw<span class="tooltiptext2rr">Normal read/write</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class="noborder hex">0x00000000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>Clock Delay</td></tr>
</table>
<p></p>
<h2>Delay (SPI) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>d_nss</td><td class="center">31:24</td><td class="tooltip3rr">rw<span class="tooltiptext2rr">Normal read/write</span></td><td class="hex center">0x0</td><td>Delay in SPI_REF_CLK for the length that the master mode slave select outputs are de-asserted between words when CPHA = 0.<br/>Change only when controller is not actively transmitting or receiving data.</td></tr>
<tr valign=top><td>d_btwn</td><td class="center">23:16</td><td class="tooltip3rr">rw<span class="tooltiptext2rr">Normal read/write</span></td><td class="hex center">0x0</td><td>Delay in SPI_REF_CLK cycles between one chip select being de-activated and the activation of another.<br/>Change only when controller is not actively transmitting or receiving data.</td></tr>
<tr valign=top><td>d_after</td><td class="center">15:8</td><td class="tooltip3rr">rw<span class="tooltiptext2rr">Normal read/write</span></td><td class="hex center">0x0</td><td>Delay in SPI_REF_CLK cycles from last bit of current word and the first bit of the next word.<br/>Change only when controller is not actively transmitting or receiving data.</td></tr>
<tr valign=top><td>d_int</td><td class="center"> 7:0</td><td class="tooltip3rr">rw<span class="tooltiptext2rr">Normal read/write</span></td><td class="hex center">0x0</td><td>Added delay in SPI_REF_CLK cycles between setting SSx_b out low and first bit of transfer.<br/>Change only when controller is not actively transmitting or receiving data.</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>