<rss version="2.0">
  <channel>
    <title>GitHub Verilog Languages Daily Trending</title>
    <link>https://github.com/isboyjc/github-trending-api</link>
    <description>Daily Trending of Verilog Languages in GitHub</description>
    <pubDate>Sat, 12 Oct 2024 07:12:19 GMT</pubDate>
    <item>
      <title>Wren6991/Hazard3</title>
      <link>https://github.com/Wren6991/Hazard3</link>
      <description>3-stage RV32IMACZb* processor with debug</description>
      <guid>https://github.com/Wren6991/Hazard3</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>678</stars>
      <forks>46</forks>
      <addStars>4</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/1298595?s=40&amp;v=4</avatar>
          <name>Wren6991</name>
          <url>https://github.com/Wren6991</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/52649?s=40&amp;v=4</avatar>
          <name>tannewt</name>
          <url>https://github.com/tannewt</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/54771?s=40&amp;v=4</avatar>
          <name>whitequark</name>
          <url>https://github.com/whitequark</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/1573340?s=40&amp;v=4</avatar>
          <name>pftbest</name>
          <url>https://github.com/pftbest</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/5341193?s=40&amp;v=4</avatar>
          <name>lschuermann</name>
          <url>https://github.com/lschuermann</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>analogdevicesinc/hdl</title>
      <link>https://github.com/analogdevicesinc/hdl</link>
      <description>HDL libraries and projects</description>
      <guid>https://github.com/analogdevicesinc/hdl</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>1,506</stars>
      <forks>1,510</forks>
      <addStars>8</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/2684236?s=40&amp;v=4</avatar>
          <name>rkutty</name>
          <url>https://github.com/rkutty</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/5145146?s=40&amp;v=4</avatar>
          <name>acostina</name>
          <url>https://github.com/acostina</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/6555884?s=40&amp;v=4</avatar>
          <name>ronagyl</name>
          <url>https://github.com/ronagyl</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/32593?s=40&amp;v=4</avatar>
          <name>larsclausen</name>
          <url>https://github.com/larsclausen</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/13637582?s=40&amp;v=4</avatar>
          <name>AndreiGrozav</name>
          <url>https://github.com/AndreiGrozav</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>The-OpenROAD-Project/OpenROAD</title>
      <link>https://github.com/The-OpenROAD-Project/OpenROAD</link>
      <description>OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/</description>
      <guid>https://github.com/The-OpenROAD-Project/OpenROAD</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>1,542</stars>
      <forks>539</forks>
      <addStars>2</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/761514?s=40&amp;v=4</avatar>
          <name>maliberty</name>
          <url>https://github.com/maliberty</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/43450810?s=40&amp;v=4</avatar>
          <name>eder-matheus</name>
          <url>https://github.com/eder-matheus</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/34749589?s=40&amp;v=4</avatar>
          <name>jjcherry56</name>
          <url>https://github.com/jjcherry56</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/46405338?s=40&amp;v=4</avatar>
          <name>gadfort</name>
          <url>https://github.com/gadfort</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/56893454?s=40&amp;v=4</avatar>
          <name>osamahammad21</name>
          <url>https://github.com/osamahammad21</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>YosysHQ/picorv32</title>
      <link>https://github.com/YosysHQ/picorv32</link>
      <description>PicoRV32 - A Size-Optimized RISC-V CPU</description>
      <guid>https://github.com/YosysHQ/picorv32</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>3,089</stars>
      <forks>750</forks>
      <addStars>1</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/619764?s=40&amp;v=4</avatar>
          <name>cliffordwolf</name>
          <url>https://github.com/cliffordwolf</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/70348?s=40&amp;v=4</avatar>
          <name>wallclimber21</name>
          <url>https://github.com/wallclimber21</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/2194902?s=40&amp;v=4</avatar>
          <name>olofk</name>
          <url>https://github.com/olofk</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/3416?s=40&amp;v=4</avatar>
          <name>thoughtpolice</name>
          <url>https://github.com/thoughtpolice</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/1768286?s=40&amp;v=4</avatar>
          <name>ldoolitt</name>
          <url>https://github.com/ldoolitt</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>EttusResearch/uhd</title>
      <link>https://github.com/EttusResearch/uhd</link>
      <description>The USRPâ„¢ Hardware Driver Repository</description>
      <guid>https://github.com/EttusResearch/uhd</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>980</stars>
      <forks>658</forks>
      <addStars>1</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/184117?s=40&amp;v=4</avatar>
          <name>guruofquality</name>
          <url>https://github.com/guruofquality</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/508035?s=40&amp;v=4</avatar>
          <name>mbr0wn</name>
          <url>https://github.com/mbr0wn</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/5640322?s=40&amp;v=4</avatar>
          <name>michael-west</name>
          <url>https://github.com/michael-west</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/32272501?s=40&amp;v=4</avatar>
          <name>wordimont</name>
          <url>https://github.com/wordimont</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/1406260?s=40&amp;v=4</avatar>
          <name>ncorgan</name>
          <url>https://github.com/ncorgan</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>Digital-EDA/Digital-IDE</title>
      <link>https://github.com/Digital-EDA/Digital-IDE</link>
      <description>All in one vscode plugin for HDL development</description>
      <guid>https://github.com/Digital-EDA/Digital-IDE</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>388</stars>
      <forks>11</forks>
      <addStars>1</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/59416203?s=40&amp;v=4</avatar>
          <name>LSTM-Kirigaya</name>
          <url>https://github.com/LSTM-Kirigaya</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/38045864?s=40&amp;v=4</avatar>
          <name>Nitcloud</name>
          <url>https://github.com/Nitcloud</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>olofk/serv</title>
      <link>https://github.com/olofk/serv</link>
      <description>SERV - The SErial RISC-V CPU</description>
      <guid>https://github.com/olofk/serv</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>1,405</stars>
      <forks>185</forks>
      <addStars>0</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/2194902?s=40&amp;v=4</avatar>
          <name>olofk</name>
          <url>https://github.com/olofk</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/6585129?s=40&amp;v=4</avatar>
          <name>trabucayre</name>
          <url>https://github.com/trabucayre</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/82087831?s=40&amp;v=4</avatar>
          <name>Abdulwadoodd</name>
          <url>https://github.com/Abdulwadoodd</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/299017?s=40&amp;v=4</avatar>
          <name>wallento</name>
          <url>https://github.com/wallento</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/789580?s=40&amp;v=4</avatar>
          <name>Martoni</name>
          <url>https://github.com/Martoni</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>google/CFU-Playground</title>
      <link>https://github.com/google/CFU-Playground</link>
      <description>Want a faster ML processor? Do it yourself! -- A framework for playing with custom opcodes to accelerate TensorFlow Lite for Microcontrollers (TFLM). . . . . . Online tutorial: https://google.github.io/CFU-Playground/ For reference docs, see the link below.</description>
      <guid>https://github.com/google/CFU-Playground</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>466</stars>
      <forks>117</forks>
      <addStars>0</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/63030309?s=40&amp;v=4</avatar>
          <name>tcal-x</name>
          <url>https://github.com/tcal-x</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/1297154?s=40&amp;v=4</avatar>
          <name>alanvgreen</name>
          <url>https://github.com/alanvgreen</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/96210213?s=40&amp;v=4</avatar>
          <name>cfu-playground-bot</name>
          <url>https://github.com/cfu-playground-bot</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/46943363?s=40&amp;v=4</avatar>
          <name>ShvetankPrakash</name>
          <url>https://github.com/ShvetankPrakash</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/398575?s=40&amp;v=4</avatar>
          <name>danc86</name>
          <url>https://github.com/danc86</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>alexforencich/verilog-pcie</title>
      <link>https://github.com/alexforencich/verilog-pcie</link>
      <description>Verilog PCI express components</description>
      <guid>https://github.com/alexforencich/verilog-pcie</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>1,100</stars>
      <forks>289</forks>
      <addStars>1</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/508807?s=40&amp;v=4</avatar>
          <name>alexforencich</name>
          <url>https://github.com/alexforencich</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/56433206?s=40&amp;v=4</avatar>
          <name>andreasbraun90</name>
          <url>https://github.com/andreasbraun90</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>alexforencich/verilog-ethernet</title>
      <link>https://github.com/alexforencich/verilog-ethernet</link>
      <description>Verilog Ethernet components for FPGA implementation</description>
      <guid>https://github.com/alexforencich/verilog-ethernet</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>2,247</stars>
      <forks>692</forks>
      <addStars>0</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/508807?s=40&amp;v=4</avatar>
          <name>alexforencich</name>
          <url>https://github.com/alexforencich</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/48435475?s=40&amp;v=4</avatar>
          <name>lomotos10</name>
          <url>https://github.com/lomotos10</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>riscv-mcu/e203_hbirdv2</title>
      <link>https://github.com/riscv-mcu/e203_hbirdv2</link>
      <description>The Ultra-Low Power RISC-V Core</description>
      <guid>https://github.com/riscv-mcu/e203_hbirdv2</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>1,228</stars>
      <forks>340</forks>
      <addStars>1</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/13828612?s=40&amp;v=4</avatar>
          <name>hucan7</name>
          <url>https://github.com/hucan7</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/1538922?s=40&amp;v=4</avatar>
          <name>fanghuaqi</name>
          <url>https://github.com/fanghuaqi</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/144345?s=40&amp;v=4</avatar>
          <name>Carton</name>
          <url>https://github.com/Carton</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/766788?s=40&amp;v=4</avatar>
          <name>howard0su</name>
          <url>https://github.com/howard0su</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/1916518?s=40&amp;v=4</avatar>
          <name>Icenowy</name>
          <url>https://github.com/Icenowy</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>lnis-uofu/OpenFPGA</title>
      <link>https://github.com/lnis-uofu/OpenFPGA</link>
      <description>An Open-source FPGA IP Generator</description>
      <guid>https://github.com/lnis-uofu/OpenFPGA</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>820</stars>
      <forks>161</forks>
      <addStars>0</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/11499826?s=40&amp;v=4</avatar>
          <name>tangxifan</name>
          <url>https://github.com/tangxifan</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/6169914?s=40&amp;v=4</avatar>
          <name>ganeshgore</name>
          <url>https://github.com/ganeshgore</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/43420516?s=40&amp;v=4</avatar>
          <name>BaudouinChauviere</name>
          <url>https://github.com/BaudouinChauviere</url>
        </contributor>
      </contributors>
    </item>
  </channel>
</rss>