<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../code.css">
  </head>
  <body>
    third_party/cores/taiga/core/byte_en_BRAM.sv
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1"> 1</a>
<a href="#l-2"> 2</a>
<a href="#l-3"> 3</a>
<a href="#l-4"> 4</a>
<a href="#l-5"> 5</a>
<a href="#l-6"> 6</a>
<a href="#l-7"> 7</a>
<a href="#l-8"> 8</a>
<a href="#l-9"> 9</a>
<a href="#l-10">10</a>
<a href="#l-11">11</a>
<a href="#l-12">12</a>
<a href="#l-13">13</a>
<a href="#l-14">14</a>
<a href="#l-15">15</a>
<a href="#l-16">16</a>
<a href="#l-17">17</a>
<a href="#l-18">18</a>
<a href="#l-19">19</a>
<a href="#l-20">20</a>
<a href="#l-21">21</a>
<a href="#l-22">22</a>
<a href="#l-23">23</a>
<a href="#l-24">24</a>
<a href="#l-25">25</a>
<a href="#l-26">26</a>
<a href="#l-27">27</a>
<a href="#l-28">28</a>
<a href="#l-29">29</a>
<a href="#l-30">30</a>
<a href="#l-31">31</a>
<a href="#l-32">32</a>
<a href="#l-33">33</a>
<a href="#l-34">34</a>
<a href="#l-35">35</a>
<a href="#l-36">36</a>
<a href="#l-37">37</a>
<a href="#l-38">38</a>
<a href="#l-39">39</a>
<a href="#l-40">40</a>
<a href="#l-41">41</a>
<a href="#l-42">42</a>
<a href="#l-43">43</a>
<a href="#l-44">44</a>
<a href="#l-45">45</a>
<a href="#l-46">46</a>
<a href="#l-47">47</a>
<a href="#l-48">48</a>
<a href="#l-49">49</a>
<a href="#l-50">50</a>
<a href="#l-51">51</a>
<a href="#l-52">52</a>
<a href="#l-53">53</a>
<a href="#l-54">54</a>
<a href="#l-55">55</a>
<a href="#l-56">56</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="cm">/*</span>
<a name="l-2"></a><span class="cm"> * Copyright Â© 2017 Eric Matthews,  Lesley Shannon</span>
<a name="l-3"></a><span class="cm"> *</span>
<a name="l-4"></a><span class="cm"> * Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</span>
<a name="l-5"></a><span class="cm"> * you may not use this file except in compliance with the License.</span>
<a name="l-6"></a><span class="cm"> * You may obtain a copy of the License at</span>
<a name="l-7"></a><span class="cm"> *</span>
<a name="l-8"></a><span class="cm"> * http://www.apache.org/licenses/LICENSE-2.0</span>
<a name="l-9"></a><span class="cm"> *</span>
<a name="l-10"></a><span class="cm"> * Unless required by applicable law or agreed to in writing, software</span>
<a name="l-11"></a><span class="cm"> * distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</span>
<a name="l-12"></a><span class="cm"> * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span>
<a name="l-13"></a><span class="cm"> * See the License for the specific language governing permissions and</span>
<a name="l-14"></a><span class="cm"> * limitations under the License.</span>
<a name="l-15"></a><span class="cm"> *</span>
<a name="l-16"></a><span class="cm"> * Initial code developed under the supervision of Dr. Lesley Shannon,</span>
<a name="l-17"></a><span class="cm"> * Reconfigurable Computing Lab, Simon Fraser University.</span>
<a name="l-18"></a><span class="cm"> *</span>
<a name="l-19"></a><span class="cm"> * Author(s):</span>
<a name="l-20"></a><span class="cm"> *             Eric Matthews &lt;ematthew@sfu.ca&gt;</span>
<a name="l-21"></a><span class="cm"> */</span>
<a name="l-22"></a>
<a name="l-23"></a>
<a name="l-24"></a>
<a name="l-25"></a><span class="k">module</span> <span class="n">byte_en_BRAM</span> 
<a name="l-26"></a><span class="kn">import</span> <span class="nn">taiga_config::*</span><span class="p">;</span>
<a name="l-27"></a><span class="kn">import</span> <span class="nn">taiga_types::*</span><span class="p">;</span>
<a name="l-28"></a><span class="kn">import</span> <span class="nn">riscv_types::*</span><span class="p">;</span>
<a name="l-29"></a>	<span class="p">#(</span>
<a name="l-30"></a>        <span class="k">parameter</span> <span class="n">LINES</span> <span class="o">=</span> <span class="mi">4096</span><span class="p">,</span>
<a name="l-31"></a>        <span class="k">parameter</span> <span class="n">preload_file</span> <span class="o">=</span> <span class="s">&quot;&quot;</span><span class="p">,</span>
<a name="l-32"></a>        <span class="k">parameter</span> <span class="n">USE_PRELOAD_FILE</span> <span class="o">=</span> <span class="mi">0</span>
<a name="l-33"></a>        <span class="p">)</span>
<a name="l-34"></a>        <span class="p">(</span>
<a name="l-35"></a>        <span class="k">input</span> <span class="kt">logic</span> <span class="n">clk</span><span class="p">,</span>
<a name="l-36"></a>        <span class="k">input</span> <span class="kt">logic</span><span class="p">[$</span><span class="n">clog2</span><span class="p">(</span><span class="n">LINES</span><span class="p">)</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">addr_a</span><span class="p">,</span>
<a name="l-37"></a>        <span class="k">input</span> <span class="kt">logic</span> <span class="n">en_a</span><span class="p">,</span>
<a name="l-38"></a>        <span class="k">input</span> <span class="kt">logic</span><span class="p">[</span><span class="n">XLEN</span><span class="o">/</span><span class="mi">8</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">be_a</span><span class="p">,</span>
<a name="l-39"></a>        <span class="k">input</span> <span class="kt">logic</span><span class="p">[</span><span class="n">XLEN</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">data_in_a</span><span class="p">,</span>
<a name="l-40"></a>        <span class="k">output</span> <span class="kt">logic</span><span class="p">[</span><span class="n">XLEN</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">data_out_a</span><span class="p">,</span>
<a name="l-41"></a>
<a name="l-42"></a>        <span class="k">input</span> <span class="kt">logic</span><span class="p">[$</span><span class="n">clog2</span><span class="p">(</span><span class="n">LINES</span><span class="p">)</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">addr_b</span><span class="p">,</span>
<a name="l-43"></a>        <span class="k">input</span> <span class="kt">logic</span> <span class="n">en_b</span><span class="p">,</span>
<a name="l-44"></a>        <span class="k">input</span> <span class="kt">logic</span><span class="p">[</span><span class="n">XLEN</span><span class="o">/</span><span class="mi">8</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">be_b</span><span class="p">,</span>
<a name="l-45"></a>        <span class="k">input</span> <span class="kt">logic</span><span class="p">[</span><span class="n">XLEN</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">data_in_b</span><span class="p">,</span>
<a name="l-46"></a>        <span class="k">output</span> <span class="kt">logic</span><span class="p">[</span><span class="n">XLEN</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">data_out_b</span>
<a name="l-47"></a>        <span class="p">);</span>
<a name="l-48"></a>
<a name="l-49"></a>    <span class="k">generate</span>
<a name="l-50"></a>        <span class="k">if</span><span class="p">(</span><span class="n">FPGA_VENDOR</span> <span class="o">==</span> <span class="s">&quot;xilinx&quot;</span><span class="p">)</span>
<a name="l-51"></a>            <span class="n">xilinx_byte_enable_ram</span> <span class="p">#(</span><span class="n">LINES</span><span class="p">,</span> <span class="n">preload_file</span><span class="p">,</span> <span class="n">USE_PRELOAD_FILE</span><span class="p">)</span> <span class="n">ram_block</span> <span class="p">(.</span><span class="o">*</span><span class="p">);</span>
<a name="l-52"></a>        <span class="k">else</span>
<a name="l-53"></a>            <span class="n">intel_byte_enable_ram</span> <span class="p">#(</span><span class="n">LINES</span><span class="p">,</span> <span class="n">preload_file</span><span class="p">,</span> <span class="n">USE_PRELOAD_FILE</span><span class="p">)</span> <span class="n">ram_block</span> <span class="p">(.</span><span class="o">*</span><span class="p">);</span>
<a name="l-54"></a>    <span class="k">endgenerate</span>
<a name="l-55"></a>
<a name="l-56"></a><span class="k">endmodule</span>
</pre></div>
</td></tr></table>
  </body>
</html>