INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Verilog/UART_RX/UART_RX.srcs/sources_1/new/UART_RX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_RX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Verilog/UART_RX/UART_RX.srcs/sources_1/new/disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module disp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Verilog/UART_RX/UART_RX.srcs/sources_1/new/disp_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module disp_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Verilog/UART_RX/UART_RX.srcs/sources_1/new/tick_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tick_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Verilog/UART_RX/UART_RX.srcs/sources_1/new/uart_baud_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_baud_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Verilog/UART_RX/UART_RX.srcs/sources_1/new/uart_crx_ctl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_crx_ctl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Verilog/UART_RX/UART_RX.srcs/sources_1/new/uart_rx_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Verilog/UART_RX/UART_RX.srcs/sources_1/new/tb_uart_rx_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_uart_rx_top
