;redcode
;assert 1
	SPL 0, <-622
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -1, <-20
	JMP -1, @-20
	SUB @12, <10
	SUB @121, @106
	SUB @12, <10
	CMP -207, <-120
	SLT 221, 200
	CMP #0, 0
	SUB #0, 0
	SLT 20, @12
	SUB 1, <1
	MOV -1, <-20
	ADD @130, 9
	JMP 0, 300
	SUB #22, @20
	SLT 221, 200
	SUB 0, 10
	SLT 221, 200
	SUB 300, <0
	CMP @121, 106
	SUB 300, <0
	SUB 300, <0
	SLT 12, @10
	SUB 0, 10
	SLT 12, @10
	SLT 12, @10
	MOV -1, <-20
	SUB #72, @200
	SUB 0, 10
	CMP -207, <-120
	MOV -1, <-20
	CMP -207, <-120
	CMP -207, <-120
	SUB -207, <-120
	SUB 12, @10
	SUB @121, 106
	SLT 221, 200
	SUB @121, 106
	SUB 346, 9
	SUB @-127, 100
	CMP -207, <-120
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	SUB @300, 90
	CMP -207, <-120
	MOV -1, <-20
	DJN -1, @-20
