xpm_cdc.sv,systemverilog,xpm,atharva/xilinx_vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../ipstatic"incdir="../../../ipstatic"
xpm_VCOMP.vhd,vhdl,xpm,atharva/xilinx_vivado/Vivado/2019.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../ipstatic"incdir="../../../ipstatic"
clk_vga_clk_wiz.v,verilog,xil_defaultlib,../../../../project_3_VGA.srcs/sources_1/ip/clk_vga/clk_vga_clk_wiz.v,incdir="../../../ipstatic"incdir="../../../ipstatic"
clk_vga.v,verilog,xil_defaultlib,../../../../project_3_VGA.srcs/sources_1/ip/clk_vga/clk_vga.v,incdir="../../../ipstatic"incdir="../../../ipstatic"
glbl.v,Verilog,xil_defaultlib,glbl.v
