
orion_F303_sub_v1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d028  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004f8  0800d1b8  0800d1b8  0001d1b8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d6b0  0800d6b0  000201d4  2**0
                  CONTENTS
  4 .ARM          00000000  0800d6b0  0800d6b0  000201d4  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800d6b0  0800d6b0  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d6b0  0800d6b0  0001d6b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d6b4  0800d6b4  0001d6b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  0800d6b8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201d4  2**0
                  CONTENTS
 10 .bss          000004c4  200001d4  200001d4  000201d4  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000698  20000698  000201d4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 14 .debug_info   00015490  00000000  00000000  00020247  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00003219  00000000  00000000  000356d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001178  00000000  00000000  000388f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000d8c  00000000  00000000  00039a68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00020f79  00000000  00000000  0003a7f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00018a0c  00000000  00000000  0005b76d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000c483b  00000000  00000000  00074179  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00005dcc  00000000  00000000  001389b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000056  00000000  00000000  0013e780  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800d1a0 	.word	0x0800d1a0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	0800d1a0 	.word	0x0800d1a0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_d2lz>:
 8000c88:	b538      	push	{r3, r4, r5, lr}
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	4604      	mov	r4, r0
 8000c90:	460d      	mov	r5, r1
 8000c92:	f7ff ff23 	bl	8000adc <__aeabi_dcmplt>
 8000c96:	b928      	cbnz	r0, 8000ca4 <__aeabi_d2lz+0x1c>
 8000c98:	4620      	mov	r0, r4
 8000c9a:	4629      	mov	r1, r5
 8000c9c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ca0:	f000 b80a 	b.w	8000cb8 <__aeabi_d2ulz>
 8000ca4:	4620      	mov	r0, r4
 8000ca6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000caa:	f000 f805 	bl	8000cb8 <__aeabi_d2ulz>
 8000cae:	4240      	negs	r0, r0
 8000cb0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cb4:	bd38      	pop	{r3, r4, r5, pc}
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_d2ulz>:
 8000cb8:	b5d0      	push	{r4, r6, r7, lr}
 8000cba:	4b0c      	ldr	r3, [pc, #48]	; (8000cec <__aeabi_d2ulz+0x34>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	4606      	mov	r6, r0
 8000cc0:	460f      	mov	r7, r1
 8000cc2:	f7ff fc99 	bl	80005f8 <__aeabi_dmul>
 8000cc6:	f7ff ff6f 	bl	8000ba8 <__aeabi_d2uiz>
 8000cca:	4604      	mov	r4, r0
 8000ccc:	f7ff fc1a 	bl	8000504 <__aeabi_ui2d>
 8000cd0:	4b07      	ldr	r3, [pc, #28]	; (8000cf0 <__aeabi_d2ulz+0x38>)
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	f7ff fc90 	bl	80005f8 <__aeabi_dmul>
 8000cd8:	4602      	mov	r2, r0
 8000cda:	460b      	mov	r3, r1
 8000cdc:	4630      	mov	r0, r6
 8000cde:	4639      	mov	r1, r7
 8000ce0:	f7ff fad2 	bl	8000288 <__aeabi_dsub>
 8000ce4:	f7ff ff60 	bl	8000ba8 <__aeabi_d2uiz>
 8000ce8:	4621      	mov	r1, r4
 8000cea:	bdd0      	pop	{r4, r6, r7, pc}
 8000cec:	3df00000 	.word	0x3df00000
 8000cf0:	41f00000 	.word	0x41f00000

08000cf4 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b08a      	sub	sp, #40	; 0x28
 8000cf8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000cfa:	f107 031c 	add.w	r3, r7, #28
 8000cfe:	2200      	movs	r2, #0
 8000d00:	601a      	str	r2, [r3, #0]
 8000d02:	605a      	str	r2, [r3, #4]
 8000d04:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000d06:	1d3b      	adds	r3, r7, #4
 8000d08:	2200      	movs	r2, #0
 8000d0a:	601a      	str	r2, [r3, #0]
 8000d0c:	605a      	str	r2, [r3, #4]
 8000d0e:	609a      	str	r2, [r3, #8]
 8000d10:	60da      	str	r2, [r3, #12]
 8000d12:	611a      	str	r2, [r3, #16]
 8000d14:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000d16:	4b2e      	ldr	r3, [pc, #184]	; (8000dd0 <MX_ADC1_Init+0xdc>)
 8000d18:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000d1c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000d1e:	4b2c      	ldr	r3, [pc, #176]	; (8000dd0 <MX_ADC1_Init+0xdc>)
 8000d20:	2200      	movs	r2, #0
 8000d22:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000d24:	4b2a      	ldr	r3, [pc, #168]	; (8000dd0 <MX_ADC1_Init+0xdc>)
 8000d26:	2200      	movs	r2, #0
 8000d28:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000d2a:	4b29      	ldr	r3, [pc, #164]	; (8000dd0 <MX_ADC1_Init+0xdc>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000d30:	4b27      	ldr	r3, [pc, #156]	; (8000dd0 <MX_ADC1_Init+0xdc>)
 8000d32:	2201      	movs	r2, #1
 8000d34:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000d36:	4b26      	ldr	r3, [pc, #152]	; (8000dd0 <MX_ADC1_Init+0xdc>)
 8000d38:	2200      	movs	r2, #0
 8000d3a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000d3e:	4b24      	ldr	r3, [pc, #144]	; (8000dd0 <MX_ADC1_Init+0xdc>)
 8000d40:	2200      	movs	r2, #0
 8000d42:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000d44:	4b22      	ldr	r3, [pc, #136]	; (8000dd0 <MX_ADC1_Init+0xdc>)
 8000d46:	2201      	movs	r2, #1
 8000d48:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000d4a:	4b21      	ldr	r3, [pc, #132]	; (8000dd0 <MX_ADC1_Init+0xdc>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000d50:	4b1f      	ldr	r3, [pc, #124]	; (8000dd0 <MX_ADC1_Init+0xdc>)
 8000d52:	2201      	movs	r2, #1
 8000d54:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000d56:	4b1e      	ldr	r3, [pc, #120]	; (8000dd0 <MX_ADC1_Init+0xdc>)
 8000d58:	2200      	movs	r2, #0
 8000d5a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000d5e:	4b1c      	ldr	r3, [pc, #112]	; (8000dd0 <MX_ADC1_Init+0xdc>)
 8000d60:	2204      	movs	r2, #4
 8000d62:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000d64:	4b1a      	ldr	r3, [pc, #104]	; (8000dd0 <MX_ADC1_Init+0xdc>)
 8000d66:	2200      	movs	r2, #0
 8000d68:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000d6a:	4b19      	ldr	r3, [pc, #100]	; (8000dd0 <MX_ADC1_Init+0xdc>)
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000d70:	4817      	ldr	r0, [pc, #92]	; (8000dd0 <MX_ADC1_Init+0xdc>)
 8000d72:	f001 fa2d 	bl	80021d0 <HAL_ADC_Init>
 8000d76:	4603      	mov	r3, r0
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d001      	beq.n	8000d80 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 8000d7c:	f000 fe19 	bl	80019b2 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000d80:	2300      	movs	r3, #0
 8000d82:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000d84:	f107 031c 	add.w	r3, r7, #28
 8000d88:	4619      	mov	r1, r3
 8000d8a:	4811      	ldr	r0, [pc, #68]	; (8000dd0 <MX_ADC1_Init+0xdc>)
 8000d8c:	f002 f880 	bl	8002e90 <HAL_ADCEx_MultiModeConfigChannel>
 8000d90:	4603      	mov	r3, r0
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d001      	beq.n	8000d9a <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8000d96:	f000 fe0c 	bl	80019b2 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000d9a:	2303      	movs	r3, #3
 8000d9c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000d9e:	2301      	movs	r3, #1
 8000da0:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000da2:	2300      	movs	r3, #0
 8000da4:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_181CYCLES_5;
 8000da6:	2306      	movs	r3, #6
 8000da8:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000daa:	2300      	movs	r3, #0
 8000dac:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000dae:	2300      	movs	r3, #0
 8000db0:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000db2:	1d3b      	adds	r3, r7, #4
 8000db4:	4619      	mov	r1, r3
 8000db6:	4806      	ldr	r0, [pc, #24]	; (8000dd0 <MX_ADC1_Init+0xdc>)
 8000db8:	f001 fd80 	bl	80028bc <HAL_ADC_ConfigChannel>
 8000dbc:	4603      	mov	r3, r0
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d001      	beq.n	8000dc6 <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 8000dc2:	f000 fdf6 	bl	80019b2 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000dc6:	bf00      	nop
 8000dc8:	3728      	adds	r7, #40	; 0x28
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	bd80      	pop	{r7, pc}
 8000dce:	bf00      	nop
 8000dd0:	200001f0 	.word	0x200001f0

08000dd4 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b086      	sub	sp, #24
 8000dd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000dda:	463b      	mov	r3, r7
 8000ddc:	2200      	movs	r2, #0
 8000dde:	601a      	str	r2, [r3, #0]
 8000de0:	605a      	str	r2, [r3, #4]
 8000de2:	609a      	str	r2, [r3, #8]
 8000de4:	60da      	str	r2, [r3, #12]
 8000de6:	611a      	str	r2, [r3, #16]
 8000de8:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000dea:	4b27      	ldr	r3, [pc, #156]	; (8000e88 <MX_ADC2_Init+0xb4>)
 8000dec:	4a27      	ldr	r2, [pc, #156]	; (8000e8c <MX_ADC2_Init+0xb8>)
 8000dee:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000df0:	4b25      	ldr	r3, [pc, #148]	; (8000e88 <MX_ADC2_Init+0xb4>)
 8000df2:	2200      	movs	r2, #0
 8000df4:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000df6:	4b24      	ldr	r3, [pc, #144]	; (8000e88 <MX_ADC2_Init+0xb4>)
 8000df8:	2200      	movs	r2, #0
 8000dfa:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000dfc:	4b22      	ldr	r3, [pc, #136]	; (8000e88 <MX_ADC2_Init+0xb4>)
 8000dfe:	2200      	movs	r2, #0
 8000e00:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8000e02:	4b21      	ldr	r3, [pc, #132]	; (8000e88 <MX_ADC2_Init+0xb4>)
 8000e04:	2201      	movs	r2, #1
 8000e06:	765a      	strb	r2, [r3, #25]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000e08:	4b1f      	ldr	r3, [pc, #124]	; (8000e88 <MX_ADC2_Init+0xb4>)
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000e10:	4b1d      	ldr	r3, [pc, #116]	; (8000e88 <MX_ADC2_Init+0xb4>)
 8000e12:	2200      	movs	r2, #0
 8000e14:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000e16:	4b1c      	ldr	r3, [pc, #112]	; (8000e88 <MX_ADC2_Init+0xb4>)
 8000e18:	2201      	movs	r2, #1
 8000e1a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000e1c:	4b1a      	ldr	r3, [pc, #104]	; (8000e88 <MX_ADC2_Init+0xb4>)
 8000e1e:	2200      	movs	r2, #0
 8000e20:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8000e22:	4b19      	ldr	r3, [pc, #100]	; (8000e88 <MX_ADC2_Init+0xb4>)
 8000e24:	2201      	movs	r2, #1
 8000e26:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8000e28:	4b17      	ldr	r3, [pc, #92]	; (8000e88 <MX_ADC2_Init+0xb4>)
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000e30:	4b15      	ldr	r3, [pc, #84]	; (8000e88 <MX_ADC2_Init+0xb4>)
 8000e32:	2204      	movs	r2, #4
 8000e34:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000e36:	4b14      	ldr	r3, [pc, #80]	; (8000e88 <MX_ADC2_Init+0xb4>)
 8000e38:	2200      	movs	r2, #0
 8000e3a:	761a      	strb	r2, [r3, #24]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000e3c:	4b12      	ldr	r3, [pc, #72]	; (8000e88 <MX_ADC2_Init+0xb4>)
 8000e3e:	2200      	movs	r2, #0
 8000e40:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000e42:	4811      	ldr	r0, [pc, #68]	; (8000e88 <MX_ADC2_Init+0xb4>)
 8000e44:	f001 f9c4 	bl	80021d0 <HAL_ADC_Init>
 8000e48:	4603      	mov	r3, r0
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d001      	beq.n	8000e52 <MX_ADC2_Init+0x7e>
  {
    Error_Handler();
 8000e4e:	f000 fdb0 	bl	80019b2 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8000e52:	230c      	movs	r3, #12
 8000e54:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000e56:	2301      	movs	r3, #1
 8000e58:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_181CYCLES_5;
 8000e5e:	2306      	movs	r3, #6
 8000e60:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000e62:	2300      	movs	r3, #0
 8000e64:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000e66:	2300      	movs	r3, #0
 8000e68:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000e6a:	463b      	mov	r3, r7
 8000e6c:	4619      	mov	r1, r3
 8000e6e:	4806      	ldr	r0, [pc, #24]	; (8000e88 <MX_ADC2_Init+0xb4>)
 8000e70:	f001 fd24 	bl	80028bc <HAL_ADC_ConfigChannel>
 8000e74:	4603      	mov	r3, r0
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d001      	beq.n	8000e7e <MX_ADC2_Init+0xaa>
  {
    Error_Handler();
 8000e7a:	f000 fd9a 	bl	80019b2 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000e7e:	bf00      	nop
 8000e80:	3718      	adds	r7, #24
 8000e82:	46bd      	mov	sp, r7
 8000e84:	bd80      	pop	{r7, pc}
 8000e86:	bf00      	nop
 8000e88:	20000240 	.word	0x20000240
 8000e8c:	50000100 	.word	0x50000100

08000e90 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b08c      	sub	sp, #48	; 0x30
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e98:	f107 031c 	add.w	r3, r7, #28
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	601a      	str	r2, [r3, #0]
 8000ea0:	605a      	str	r2, [r3, #4]
 8000ea2:	609a      	str	r2, [r3, #8]
 8000ea4:	60da      	str	r2, [r3, #12]
 8000ea6:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000eb0:	d12e      	bne.n	8000f10 <HAL_ADC_MspInit+0x80>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000eb2:	4b32      	ldr	r3, [pc, #200]	; (8000f7c <HAL_ADC_MspInit+0xec>)
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	3301      	adds	r3, #1
 8000eb8:	4a30      	ldr	r2, [pc, #192]	; (8000f7c <HAL_ADC_MspInit+0xec>)
 8000eba:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000ebc:	4b2f      	ldr	r3, [pc, #188]	; (8000f7c <HAL_ADC_MspInit+0xec>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	2b01      	cmp	r3, #1
 8000ec2:	d10b      	bne.n	8000edc <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8000ec4:	4b2e      	ldr	r3, [pc, #184]	; (8000f80 <HAL_ADC_MspInit+0xf0>)
 8000ec6:	695b      	ldr	r3, [r3, #20]
 8000ec8:	4a2d      	ldr	r2, [pc, #180]	; (8000f80 <HAL_ADC_MspInit+0xf0>)
 8000eca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ece:	6153      	str	r3, [r2, #20]
 8000ed0:	4b2b      	ldr	r3, [pc, #172]	; (8000f80 <HAL_ADC_MspInit+0xf0>)
 8000ed2:	695b      	ldr	r3, [r3, #20]
 8000ed4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ed8:	61bb      	str	r3, [r7, #24]
 8000eda:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000edc:	4b28      	ldr	r3, [pc, #160]	; (8000f80 <HAL_ADC_MspInit+0xf0>)
 8000ede:	695b      	ldr	r3, [r3, #20]
 8000ee0:	4a27      	ldr	r2, [pc, #156]	; (8000f80 <HAL_ADC_MspInit+0xf0>)
 8000ee2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ee6:	6153      	str	r3, [r2, #20]
 8000ee8:	4b25      	ldr	r3, [pc, #148]	; (8000f80 <HAL_ADC_MspInit+0xf0>)
 8000eea:	695b      	ldr	r3, [r3, #20]
 8000eec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ef0:	617b      	str	r3, [r7, #20]
 8000ef2:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA2     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000ef4:	2304      	movs	r3, #4
 8000ef6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ef8:	2303      	movs	r3, #3
 8000efa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000efc:	2300      	movs	r3, #0
 8000efe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f00:	f107 031c 	add.w	r3, r7, #28
 8000f04:	4619      	mov	r1, r3
 8000f06:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f0a:	f003 fb3f 	bl	800458c <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8000f0e:	e031      	b.n	8000f74 <HAL_ADC_MspInit+0xe4>
  else if(adcHandle->Instance==ADC2)
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	4a1b      	ldr	r2, [pc, #108]	; (8000f84 <HAL_ADC_MspInit+0xf4>)
 8000f16:	4293      	cmp	r3, r2
 8000f18:	d12c      	bne.n	8000f74 <HAL_ADC_MspInit+0xe4>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000f1a:	4b18      	ldr	r3, [pc, #96]	; (8000f7c <HAL_ADC_MspInit+0xec>)
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	3301      	adds	r3, #1
 8000f20:	4a16      	ldr	r2, [pc, #88]	; (8000f7c <HAL_ADC_MspInit+0xec>)
 8000f22:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000f24:	4b15      	ldr	r3, [pc, #84]	; (8000f7c <HAL_ADC_MspInit+0xec>)
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	2b01      	cmp	r3, #1
 8000f2a:	d10b      	bne.n	8000f44 <HAL_ADC_MspInit+0xb4>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8000f2c:	4b14      	ldr	r3, [pc, #80]	; (8000f80 <HAL_ADC_MspInit+0xf0>)
 8000f2e:	695b      	ldr	r3, [r3, #20]
 8000f30:	4a13      	ldr	r2, [pc, #76]	; (8000f80 <HAL_ADC_MspInit+0xf0>)
 8000f32:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f36:	6153      	str	r3, [r2, #20]
 8000f38:	4b11      	ldr	r3, [pc, #68]	; (8000f80 <HAL_ADC_MspInit+0xf0>)
 8000f3a:	695b      	ldr	r3, [r3, #20]
 8000f3c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f40:	613b      	str	r3, [r7, #16]
 8000f42:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f44:	4b0e      	ldr	r3, [pc, #56]	; (8000f80 <HAL_ADC_MspInit+0xf0>)
 8000f46:	695b      	ldr	r3, [r3, #20]
 8000f48:	4a0d      	ldr	r2, [pc, #52]	; (8000f80 <HAL_ADC_MspInit+0xf0>)
 8000f4a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000f4e:	6153      	str	r3, [r2, #20]
 8000f50:	4b0b      	ldr	r3, [pc, #44]	; (8000f80 <HAL_ADC_MspInit+0xf0>)
 8000f52:	695b      	ldr	r3, [r3, #20]
 8000f54:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000f58:	60fb      	str	r3, [r7, #12]
 8000f5a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000f5c:	2304      	movs	r3, #4
 8000f5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f60:	2303      	movs	r3, #3
 8000f62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f64:	2300      	movs	r3, #0
 8000f66:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f68:	f107 031c 	add.w	r3, r7, #28
 8000f6c:	4619      	mov	r1, r3
 8000f6e:	4806      	ldr	r0, [pc, #24]	; (8000f88 <HAL_ADC_MspInit+0xf8>)
 8000f70:	f003 fb0c 	bl	800458c <HAL_GPIO_Init>
}
 8000f74:	bf00      	nop
 8000f76:	3730      	adds	r7, #48	; 0x30
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	bd80      	pop	{r7, pc}
 8000f7c:	20000290 	.word	0x20000290
 8000f80:	40021000 	.word	0x40021000
 8000f84:	50000100 	.word	0x50000100
 8000f88:	48000400 	.word	0x48000400

08000f8c <MX_CAN_Init>:

CAN_HandleTypeDef hcan;

/* CAN init function */
void MX_CAN_Init(void)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 8000f90:	4b17      	ldr	r3, [pc, #92]	; (8000ff0 <MX_CAN_Init+0x64>)
 8000f92:	4a18      	ldr	r2, [pc, #96]	; (8000ff4 <MX_CAN_Init+0x68>)
 8000f94:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 2;
 8000f96:	4b16      	ldr	r3, [pc, #88]	; (8000ff0 <MX_CAN_Init+0x64>)
 8000f98:	2202      	movs	r2, #2
 8000f9a:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8000f9c:	4b14      	ldr	r3, [pc, #80]	; (8000ff0 <MX_CAN_Init+0x64>)
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000fa2:	4b13      	ldr	r3, [pc, #76]	; (8000ff0 <MX_CAN_Init+0x64>)
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_9TQ;
 8000fa8:	4b11      	ldr	r3, [pc, #68]	; (8000ff0 <MX_CAN_Init+0x64>)
 8000faa:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8000fae:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_8TQ;
 8000fb0:	4b0f      	ldr	r3, [pc, #60]	; (8000ff0 <MX_CAN_Init+0x64>)
 8000fb2:	f44f 02e0 	mov.w	r2, #7340032	; 0x700000
 8000fb6:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8000fb8:	4b0d      	ldr	r3, [pc, #52]	; (8000ff0 <MX_CAN_Init+0x64>)
 8000fba:	2200      	movs	r2, #0
 8000fbc:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8000fbe:	4b0c      	ldr	r3, [pc, #48]	; (8000ff0 <MX_CAN_Init+0x64>)
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8000fc4:	4b0a      	ldr	r3, [pc, #40]	; (8000ff0 <MX_CAN_Init+0x64>)
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = ENABLE;
 8000fca:	4b09      	ldr	r3, [pc, #36]	; (8000ff0 <MX_CAN_Init+0x64>)
 8000fcc:	2201      	movs	r2, #1
 8000fce:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8000fd0:	4b07      	ldr	r3, [pc, #28]	; (8000ff0 <MX_CAN_Init+0x64>)
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8000fd6:	4b06      	ldr	r3, [pc, #24]	; (8000ff0 <MX_CAN_Init+0x64>)
 8000fd8:	2200      	movs	r2, #0
 8000fda:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000fdc:	4804      	ldr	r0, [pc, #16]	; (8000ff0 <MX_CAN_Init+0x64>)
 8000fde:	f002 f913 	bl	8003208 <HAL_CAN_Init>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d001      	beq.n	8000fec <MX_CAN_Init+0x60>
  {
    Error_Handler();
 8000fe8:	f000 fce3 	bl	80019b2 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 8000fec:	bf00      	nop
 8000fee:	bd80      	pop	{r7, pc}
 8000ff0:	20000294 	.word	0x20000294
 8000ff4:	40006400 	.word	0x40006400

08000ff8 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b08a      	sub	sp, #40	; 0x28
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001000:	f107 0314 	add.w	r3, r7, #20
 8001004:	2200      	movs	r2, #0
 8001006:	601a      	str	r2, [r3, #0]
 8001008:	605a      	str	r2, [r3, #4]
 800100a:	609a      	str	r2, [r3, #8]
 800100c:	60da      	str	r2, [r3, #12]
 800100e:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN)
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	4a1c      	ldr	r2, [pc, #112]	; (8001088 <HAL_CAN_MspInit+0x90>)
 8001016:	4293      	cmp	r3, r2
 8001018:	d131      	bne.n	800107e <HAL_CAN_MspInit+0x86>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* CAN clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800101a:	4b1c      	ldr	r3, [pc, #112]	; (800108c <HAL_CAN_MspInit+0x94>)
 800101c:	69db      	ldr	r3, [r3, #28]
 800101e:	4a1b      	ldr	r2, [pc, #108]	; (800108c <HAL_CAN_MspInit+0x94>)
 8001020:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001024:	61d3      	str	r3, [r2, #28]
 8001026:	4b19      	ldr	r3, [pc, #100]	; (800108c <HAL_CAN_MspInit+0x94>)
 8001028:	69db      	ldr	r3, [r3, #28]
 800102a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800102e:	613b      	str	r3, [r7, #16]
 8001030:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001032:	4b16      	ldr	r3, [pc, #88]	; (800108c <HAL_CAN_MspInit+0x94>)
 8001034:	695b      	ldr	r3, [r3, #20]
 8001036:	4a15      	ldr	r2, [pc, #84]	; (800108c <HAL_CAN_MspInit+0x94>)
 8001038:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800103c:	6153      	str	r3, [r2, #20]
 800103e:	4b13      	ldr	r3, [pc, #76]	; (800108c <HAL_CAN_MspInit+0x94>)
 8001040:	695b      	ldr	r3, [r3, #20]
 8001042:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001046:	60fb      	str	r3, [r7, #12]
 8001048:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800104a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800104e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001050:	2302      	movs	r3, #2
 8001052:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001054:	2300      	movs	r3, #0
 8001056:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001058:	2303      	movs	r3, #3
 800105a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 800105c:	2309      	movs	r3, #9
 800105e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001060:	f107 0314 	add.w	r3, r7, #20
 8001064:	4619      	mov	r1, r3
 8001066:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800106a:	f003 fa8f 	bl	800458c <HAL_GPIO_Init>

    /* CAN interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN_RX0_IRQn, 0, 0);
 800106e:	2200      	movs	r2, #0
 8001070:	2100      	movs	r1, #0
 8001072:	2014      	movs	r0, #20
 8001074:	f003 f829 	bl	80040ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN_RX0_IRQn);
 8001078:	2014      	movs	r0, #20
 800107a:	f003 f842 	bl	8004102 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }
}
 800107e:	bf00      	nop
 8001080:	3728      	adds	r7, #40	; 0x28
 8001082:	46bd      	mov	sp, r7
 8001084:	bd80      	pop	{r7, pc}
 8001086:	bf00      	nop
 8001088:	40006400 	.word	0x40006400
 800108c:	40021000 	.word	0x40021000

08001090 <CAN_Filter_Init>:
  }
}

/* USER CODE BEGIN 1 */
void CAN_Filter_Init()
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b08a      	sub	sp, #40	; 0x28
 8001094:	af00      	add	r7, sp, #0
  CAN_FilterTypeDef sFilterConfig;
  //sFilterConfig.FilterMode = CAN_FILTERMODE_IDLIST;
  sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8001096:	2300      	movs	r3, #0
 8001098:	61bb      	str	r3, [r7, #24]
  sFilterConfig.FilterScale = CAN_FILTERSCALE_16BIT;
 800109a:	2300      	movs	r3, #0
 800109c:	61fb      	str	r3, [r7, #28]
  sFilterConfig.FilterBank = 0;
 800109e:	2300      	movs	r3, #0
 80010a0:	617b      	str	r3, [r7, #20]

  sFilterConfig.FilterIdHigh = 0;
 80010a2:	2300      	movs	r3, #0
 80010a4:	603b      	str	r3, [r7, #0]
  sFilterConfig.FilterIdLow = 0;
 80010a6:	2300      	movs	r3, #0
 80010a8:	607b      	str	r3, [r7, #4]
  sFilterConfig.FilterMaskIdHigh = 0;
 80010aa:	2300      	movs	r3, #0
 80010ac:	60bb      	str	r3, [r7, #8]
  sFilterConfig.FilterMaskIdLow = 0;
 80010ae:	2300      	movs	r3, #0
 80010b0:	60fb      	str	r3, [r7, #12]
  /*
  sFilterConfig.FilterIdHigh = (0x104) << 5;
  sFilterConfig.FilterIdLow = (0x105) << 5;
  sFilterConfig.FilterMaskIdHigh = (0x100) << 5;
  sFilterConfig.FilterMaskIdLow = (0x101) << 5;*/
  sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 80010b2:	2300      	movs	r3, #0
 80010b4:	613b      	str	r3, [r7, #16]
  sFilterConfig.FilterActivation = ENABLE;
 80010b6:	2301      	movs	r3, #1
 80010b8:	623b      	str	r3, [r7, #32]
  sFilterConfig.SlaveStartFilterBank = 0;
 80010ba:	2300      	movs	r3, #0
 80010bc:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_CAN_ConfigFilter(&hcan, &sFilterConfig) != HAL_OK)
 80010be:	463b      	mov	r3, r7
 80010c0:	4619      	mov	r1, r3
 80010c2:	480a      	ldr	r0, [pc, #40]	; (80010ec <CAN_Filter_Init+0x5c>)
 80010c4:	f002 f99b 	bl	80033fe <HAL_CAN_ConfigFilter>
 80010c8:	4603      	mov	r3, r0
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d001      	beq.n	80010d2 <CAN_Filter_Init+0x42>
  {
    Error_Handler();
 80010ce:	f000 fc70 	bl	80019b2 <Error_Handler>
  }
  if (HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 80010d2:	2102      	movs	r1, #2
 80010d4:	4805      	ldr	r0, [pc, #20]	; (80010ec <CAN_Filter_Init+0x5c>)
 80010d6:	f002 fcc7 	bl	8003a68 <HAL_CAN_ActivateNotification>
 80010da:	4603      	mov	r3, r0
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d001      	beq.n	80010e4 <CAN_Filter_Init+0x54>
  {
    Error_Handler();
 80010e0:	f000 fc67 	bl	80019b2 <Error_Handler>
  }
}
 80010e4:	bf00      	nop
 80010e6:	3728      	adds	r7, #40	; 0x28
 80010e8:	46bd      	mov	sp, r7
 80010ea:	bd80      	pop	{r7, pc}
 80010ec:	20000294 	.word	0x20000294

080010f0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b082      	sub	sp, #8
 80010f4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80010f6:	4b0c      	ldr	r3, [pc, #48]	; (8001128 <MX_DMA_Init+0x38>)
 80010f8:	695b      	ldr	r3, [r3, #20]
 80010fa:	4a0b      	ldr	r2, [pc, #44]	; (8001128 <MX_DMA_Init+0x38>)
 80010fc:	f043 0301 	orr.w	r3, r3, #1
 8001100:	6153      	str	r3, [r2, #20]
 8001102:	4b09      	ldr	r3, [pc, #36]	; (8001128 <MX_DMA_Init+0x38>)
 8001104:	695b      	ldr	r3, [r3, #20]
 8001106:	f003 0301 	and.w	r3, r3, #1
 800110a:	607b      	str	r3, [r7, #4]
 800110c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 800110e:	2200      	movs	r2, #0
 8001110:	2100      	movs	r1, #0
 8001112:	200e      	movs	r0, #14
 8001114:	f002 ffd9 	bl	80040ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8001118:	200e      	movs	r0, #14
 800111a:	f002 fff2 	bl	8004102 <HAL_NVIC_EnableIRQ>

}
 800111e:	bf00      	nop
 8001120:	3708      	adds	r7, #8
 8001122:	46bd      	mov	sp, r7
 8001124:	bd80      	pop	{r7, pc}
 8001126:	bf00      	nop
 8001128:	40021000 	.word	0x40021000

0800112c <MX_GPIO_Init>:
     PB3   ------> SPI1_SCK
     PB4   ------> SPI1_MISO
     PB5   ------> SPI1_MOSI
*/
void MX_GPIO_Init(void)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b08a      	sub	sp, #40	; 0x28
 8001130:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001132:	f107 0314 	add.w	r3, r7, #20
 8001136:	2200      	movs	r2, #0
 8001138:	601a      	str	r2, [r3, #0]
 800113a:	605a      	str	r2, [r3, #4]
 800113c:	609a      	str	r2, [r3, #8]
 800113e:	60da      	str	r2, [r3, #12]
 8001140:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001142:	4b4f      	ldr	r3, [pc, #316]	; (8001280 <MX_GPIO_Init+0x154>)
 8001144:	695b      	ldr	r3, [r3, #20]
 8001146:	4a4e      	ldr	r2, [pc, #312]	; (8001280 <MX_GPIO_Init+0x154>)
 8001148:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800114c:	6153      	str	r3, [r2, #20]
 800114e:	4b4c      	ldr	r3, [pc, #304]	; (8001280 <MX_GPIO_Init+0x154>)
 8001150:	695b      	ldr	r3, [r3, #20]
 8001152:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001156:	613b      	str	r3, [r7, #16]
 8001158:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800115a:	4b49      	ldr	r3, [pc, #292]	; (8001280 <MX_GPIO_Init+0x154>)
 800115c:	695b      	ldr	r3, [r3, #20]
 800115e:	4a48      	ldr	r2, [pc, #288]	; (8001280 <MX_GPIO_Init+0x154>)
 8001160:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001164:	6153      	str	r3, [r2, #20]
 8001166:	4b46      	ldr	r3, [pc, #280]	; (8001280 <MX_GPIO_Init+0x154>)
 8001168:	695b      	ldr	r3, [r3, #20]
 800116a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800116e:	60fb      	str	r3, [r7, #12]
 8001170:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001172:	4b43      	ldr	r3, [pc, #268]	; (8001280 <MX_GPIO_Init+0x154>)
 8001174:	695b      	ldr	r3, [r3, #20]
 8001176:	4a42      	ldr	r2, [pc, #264]	; (8001280 <MX_GPIO_Init+0x154>)
 8001178:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800117c:	6153      	str	r3, [r2, #20]
 800117e:	4b40      	ldr	r3, [pc, #256]	; (8001280 <MX_GPIO_Init+0x154>)
 8001180:	695b      	ldr	r3, [r3, #20]
 8001182:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001186:	60bb      	str	r3, [r7, #8]
 8001188:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800118a:	4b3d      	ldr	r3, [pc, #244]	; (8001280 <MX_GPIO_Init+0x154>)
 800118c:	695b      	ldr	r3, [r3, #20]
 800118e:	4a3c      	ldr	r2, [pc, #240]	; (8001280 <MX_GPIO_Init+0x154>)
 8001190:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001194:	6153      	str	r3, [r2, #20]
 8001196:	4b3a      	ldr	r3, [pc, #232]	; (8001280 <MX_GPIO_Init+0x154>)
 8001198:	695b      	ldr	r3, [r3, #20]
 800119a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800119e:	607b      	str	r3, [r7, #4]
 80011a0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_0_Pin|LED_1_Pin|LED_2_Pin, GPIO_PIN_RESET);
 80011a2:	2200      	movs	r2, #0
 80011a4:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 80011a8:	4836      	ldr	r0, [pc, #216]	; (8001284 <MX_GPIO_Init+0x158>)
 80011aa:	f003 fb81 	bl	80048b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, EX_GPIO_4_Pin|LED_3_Pin|LED_4_Pin, GPIO_PIN_RESET);
 80011ae:	2200      	movs	r2, #0
 80011b0:	21c1      	movs	r1, #193	; 0xc1
 80011b2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011b6:	f003 fb7b 	bl	80048b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, PHOTO_0_Pin|PHOTO_1_Pin|EX_GPIO_3_Pin, GPIO_PIN_RESET);
 80011ba:	2200      	movs	r2, #0
 80011bc:	f246 0140 	movw	r1, #24640	; 0x6040
 80011c0:	4831      	ldr	r0, [pc, #196]	; (8001288 <MX_GPIO_Init+0x15c>)
 80011c2:	f003 fb75 	bl	80048b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = LED_0_Pin|LED_1_Pin|LED_2_Pin;
 80011c6:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80011ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011cc:	2301      	movs	r3, #1
 80011ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011d0:	2300      	movs	r3, #0
 80011d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011d4:	2300      	movs	r3, #0
 80011d6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011d8:	f107 0314 	add.w	r3, r7, #20
 80011dc:	4619      	mov	r1, r3
 80011de:	4829      	ldr	r0, [pc, #164]	; (8001284 <MX_GPIO_Init+0x158>)
 80011e0:	f003 f9d4 	bl	800458c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = EX_GPIO_4_Pin|LED_3_Pin|LED_4_Pin;
 80011e4:	23c1      	movs	r3, #193	; 0xc1
 80011e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011e8:	2301      	movs	r3, #1
 80011ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ec:	2300      	movs	r3, #0
 80011ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011f0:	2300      	movs	r3, #0
 80011f2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011f4:	f107 0314 	add.w	r3, r7, #20
 80011f8:	4619      	mov	r1, r3
 80011fa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011fe:	f003 f9c5 	bl	800458c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = SW_2_Pin|SW_0_Pin;
 8001202:	f44f 4310 	mov.w	r3, #36864	; 0x9000
 8001206:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001208:	2300      	movs	r3, #0
 800120a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800120c:	2301      	movs	r3, #1
 800120e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001210:	f107 0314 	add.w	r3, r7, #20
 8001214:	4619      	mov	r1, r3
 8001216:	481c      	ldr	r0, [pc, #112]	; (8001288 <MX_GPIO_Init+0x15c>)
 8001218:	f003 f9b8 	bl	800458c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = PHOTO_0_Pin|PHOTO_1_Pin|EX_GPIO_3_Pin;
 800121c:	f246 0340 	movw	r3, #24640	; 0x6040
 8001220:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001222:	2301      	movs	r3, #1
 8001224:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001226:	2300      	movs	r3, #0
 8001228:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800122a:	2300      	movs	r3, #0
 800122c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800122e:	f107 0314 	add.w	r3, r7, #20
 8001232:	4619      	mov	r1, r3
 8001234:	4814      	ldr	r0, [pc, #80]	; (8001288 <MX_GPIO_Init+0x15c>)
 8001236:	f003 f9a9 	bl	800458c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SW_1_Pin;
 800123a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800123e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001240:	2300      	movs	r3, #0
 8001242:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001244:	2301      	movs	r3, #1
 8001246:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SW_1_GPIO_Port, &GPIO_InitStruct);
 8001248:	f107 0314 	add.w	r3, r7, #20
 800124c:	4619      	mov	r1, r3
 800124e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001252:	f003 f99b 	bl	800458c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8001256:	2338      	movs	r3, #56	; 0x38
 8001258:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800125a:	2302      	movs	r3, #2
 800125c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800125e:	2300      	movs	r3, #0
 8001260:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001262:	2303      	movs	r3, #3
 8001264:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001266:	2305      	movs	r3, #5
 8001268:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800126a:	f107 0314 	add.w	r3, r7, #20
 800126e:	4619      	mov	r1, r3
 8001270:	4805      	ldr	r0, [pc, #20]	; (8001288 <MX_GPIO_Init+0x15c>)
 8001272:	f003 f98b 	bl	800458c <HAL_GPIO_Init>

}
 8001276:	bf00      	nop
 8001278:	3728      	adds	r7, #40	; 0x28
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}
 800127e:	bf00      	nop
 8001280:	40021000 	.word	0x40021000
 8001284:	48000800 	.word	0x48000800
 8001288:	48000400 	.word	0x48000400

0800128c <_write>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int _write(int file, char * ptr, int len)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b084      	sub	sp, #16
 8001290:	af00      	add	r7, sp, #0
 8001292:	60f8      	str	r0, [r7, #12]
 8001294:	60b9      	str	r1, [r7, #8]
 8001296:	607a      	str	r2, [r7, #4]
  HAL_UART_Transmit_DMA(&huart1, (uint8_t *)ptr, len);  // 2ms
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	b29b      	uxth	r3, r3
 800129c:	461a      	mov	r2, r3
 800129e:	68b9      	ldr	r1, [r7, #8]
 80012a0:	4803      	ldr	r0, [pc, #12]	; (80012b0 <_write+0x24>)
 80012a2:	f006 f873 	bl	800738c <HAL_UART_Transmit_DMA>
  return len;
 80012a6:	687b      	ldr	r3, [r7, #4]
}
 80012a8:	4618      	mov	r0, r3
 80012aa:	3710      	adds	r7, #16
 80012ac:	46bd      	mov	sp, r7
 80012ae:	bd80      	pop	{r7, pc}
 80012b0:	200003f4 	.word	0x200003f4

080012b4 <HAL_UART_RxCpltCallback>:
uint8_t uart3_rx_buf[10] = {0};
volatile bool uart_rx_flag = false, uart3_rx_flag = false;
volatile uint32_t uart_rx_cnt = 0, uart3_rx_cnt = 0;

void HAL_UART_RxCpltCallback(UART_HandleTypeDef * huart)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b082      	sub	sp, #8
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART1) {
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	4a13      	ldr	r2, [pc, #76]	; (8001310 <HAL_UART_RxCpltCallback+0x5c>)
 80012c2:	4293      	cmp	r3, r2
 80012c4:	d10d      	bne.n	80012e2 <HAL_UART_RxCpltCallback+0x2e>
    uart_rx_flag = true;
 80012c6:	4b13      	ldr	r3, [pc, #76]	; (8001314 <HAL_UART_RxCpltCallback+0x60>)
 80012c8:	2201      	movs	r2, #1
 80012ca:	701a      	strb	r2, [r3, #0]
    uart_rx_cnt++;
 80012cc:	4b12      	ldr	r3, [pc, #72]	; (8001318 <HAL_UART_RxCpltCallback+0x64>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	3301      	adds	r3, #1
 80012d2:	4a11      	ldr	r2, [pc, #68]	; (8001318 <HAL_UART_RxCpltCallback+0x64>)
 80012d4:	6013      	str	r3, [r2, #0]
    HAL_UART_Receive_IT(&huart1, uart_rx_buf, 1);
 80012d6:	2201      	movs	r2, #1
 80012d8:	4910      	ldr	r1, [pc, #64]	; (800131c <HAL_UART_RxCpltCallback+0x68>)
 80012da:	4811      	ldr	r0, [pc, #68]	; (8001320 <HAL_UART_RxCpltCallback+0x6c>)
 80012dc:	f006 f812 	bl	8007304 <HAL_UART_Receive_IT>
  } else if (huart->Instance == USART3) {
    uart3_rx_flag = true;
    uart3_rx_cnt++;
    HAL_UART_Receive_IT(&huart3, uart3_rx_buf, 1);
  }
}
 80012e0:	e011      	b.n	8001306 <HAL_UART_RxCpltCallback+0x52>
  } else if (huart->Instance == USART3) {
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	4a0f      	ldr	r2, [pc, #60]	; (8001324 <HAL_UART_RxCpltCallback+0x70>)
 80012e8:	4293      	cmp	r3, r2
 80012ea:	d10c      	bne.n	8001306 <HAL_UART_RxCpltCallback+0x52>
    uart3_rx_flag = true;
 80012ec:	4b0e      	ldr	r3, [pc, #56]	; (8001328 <HAL_UART_RxCpltCallback+0x74>)
 80012ee:	2201      	movs	r2, #1
 80012f0:	701a      	strb	r2, [r3, #0]
    uart3_rx_cnt++;
 80012f2:	4b0e      	ldr	r3, [pc, #56]	; (800132c <HAL_UART_RxCpltCallback+0x78>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	3301      	adds	r3, #1
 80012f8:	4a0c      	ldr	r2, [pc, #48]	; (800132c <HAL_UART_RxCpltCallback+0x78>)
 80012fa:	6013      	str	r3, [r2, #0]
    HAL_UART_Receive_IT(&huart3, uart3_rx_buf, 1);
 80012fc:	2201      	movs	r2, #1
 80012fe:	490c      	ldr	r1, [pc, #48]	; (8001330 <HAL_UART_RxCpltCallback+0x7c>)
 8001300:	480c      	ldr	r0, [pc, #48]	; (8001334 <HAL_UART_RxCpltCallback+0x80>)
 8001302:	f005 ffff 	bl	8007304 <HAL_UART_Receive_IT>
}
 8001306:	bf00      	nop
 8001308:	3708      	adds	r7, #8
 800130a:	46bd      	mov	sp, r7
 800130c:	bd80      	pop	{r7, pc}
 800130e:	bf00      	nop
 8001310:	40013800 	.word	0x40013800
 8001314:	200002d2 	.word	0x200002d2
 8001318:	200002d4 	.word	0x200002d4
 800131c:	200002bc 	.word	0x200002bc
 8001320:	200003f4 	.word	0x200003f4
 8001324:	40004800 	.word	0x40004800
 8001328:	200002d3 	.word	0x200002d3
 800132c:	200002d8 	.word	0x200002d8
 8001330:	200002c8 	.word	0x200002c8
 8001334:	2000047c 	.word	0x2000047c

08001338 <HAL_CAN_RxFifo0MsgPendingCallback>:
int servo_timeout_cnt = 0, dribbler_timeout_cnt = 0;
uint32_t can_rx_cnt = 0;
can_msg_buf_t can_rx_buf;
CAN_RxHeaderTypeDef can_rx_header;
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef * hcan)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	b082      	sub	sp, #8
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
  if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &can_rx_header, can_rx_buf.data) != HAL_OK) {
 8001340:	4b1b      	ldr	r3, [pc, #108]	; (80013b0 <HAL_CAN_RxFifo0MsgPendingCallback+0x78>)
 8001342:	4a1c      	ldr	r2, [pc, #112]	; (80013b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x7c>)
 8001344:	2100      	movs	r1, #0
 8001346:	6878      	ldr	r0, [r7, #4]
 8001348:	f002 fa6c 	bl	8003824 <HAL_CAN_GetRxMessage>
 800134c:	4603      	mov	r3, r0
 800134e:	2b00      	cmp	r3, #0
 8001350:	d001      	beq.n	8001356 <HAL_CAN_RxFifo0MsgPendingCallback+0x1e>
    /* Reception Error */
    Error_Handler();
 8001352:	f000 fb2e 	bl	80019b2 <Error_Handler>
  }

  can_rx_cnt++;
 8001356:	4b18      	ldr	r3, [pc, #96]	; (80013b8 <HAL_CAN_RxFifo0MsgPendingCallback+0x80>)
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	3301      	adds	r3, #1
 800135c:	4a16      	ldr	r2, [pc, #88]	; (80013b8 <HAL_CAN_RxFifo0MsgPendingCallback+0x80>)
 800135e:	6013      	str	r3, [r2, #0]
  switch (can_rx_header.StdId) {
 8001360:	4b14      	ldr	r3, [pc, #80]	; (80013b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x7c>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001368:	d01a      	beq.n	80013a0 <HAL_CAN_RxFifo0MsgPendingCallback+0x68>
 800136a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800136e:	d819      	bhi.n	80013a4 <HAL_CAN_RxFifo0MsgPendingCallback+0x6c>
 8001370:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001374:	d004      	beq.n	8001380 <HAL_CAN_RxFifo0MsgPendingCallback+0x48>
 8001376:	f240 1205 	movw	r2, #261	; 0x105
 800137a:	4293      	cmp	r3, r2
 800137c:	d008      	beq.n	8001390 <HAL_CAN_RxFifo0MsgPendingCallback+0x58>
      break;

    case 0x300:
      break;
    default:
      break;
 800137e:	e011      	b.n	80013a4 <HAL_CAN_RxFifo0MsgPendingCallback+0x6c>
      dribbler_timeout_cnt = 0;
 8001380:	4b0e      	ldr	r3, [pc, #56]	; (80013bc <HAL_CAN_RxFifo0MsgPendingCallback+0x84>)
 8001382:	2200      	movs	r2, #0
 8001384:	601a      	str	r2, [r3, #0]
      dribbler_speed = can_rx_buf.speed;
 8001386:	4b0a      	ldr	r3, [pc, #40]	; (80013b0 <HAL_CAN_RxFifo0MsgPendingCallback+0x78>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	4a0d      	ldr	r2, [pc, #52]	; (80013c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x88>)
 800138c:	6013      	str	r3, [r2, #0]
      break;
 800138e:	e00a      	b.n	80013a6 <HAL_CAN_RxFifo0MsgPendingCallback+0x6e>
      servo_timeout_cnt = 0;
 8001390:	4b0c      	ldr	r3, [pc, #48]	; (80013c4 <HAL_CAN_RxFifo0MsgPendingCallback+0x8c>)
 8001392:	2200      	movs	r2, #0
 8001394:	601a      	str	r2, [r3, #0]
      serv_angle = can_rx_buf.speed;
 8001396:	4b06      	ldr	r3, [pc, #24]	; (80013b0 <HAL_CAN_RxFifo0MsgPendingCallback+0x78>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	4a0b      	ldr	r2, [pc, #44]	; (80013c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x90>)
 800139c:	6013      	str	r3, [r2, #0]
      break;
 800139e:	e002      	b.n	80013a6 <HAL_CAN_RxFifo0MsgPendingCallback+0x6e>
      break;
 80013a0:	bf00      	nop
 80013a2:	e000      	b.n	80013a6 <HAL_CAN_RxFifo0MsgPendingCallback+0x6e>
      break;
 80013a4:	bf00      	nop
  }
}
 80013a6:	bf00      	nop
 80013a8:	3708      	adds	r7, #8
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	200002f0 	.word	0x200002f0
 80013b4:	200002f8 	.word	0x200002f8
 80013b8:	200002ec 	.word	0x200002ec
 80013bc:	200002e8 	.word	0x200002e8
 80013c0:	200002e0 	.word	0x200002e0
 80013c4:	200002e4 	.word	0x200002e4
 80013c8:	200002dc 	.word	0x200002dc

080013cc <ball_sensor>:
static uint8_t can_data[8];

static uint8_t ball_detect_cycle_cnt = 0;

void ball_sensor(void)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b082      	sub	sp, #8
 80013d0:	af00      	add	r7, sp, #0
  static int32_t ball_detect_process = 0;
  static int32_t adc_raw[3];

  bool ball_detected[2];

  switch (ball_detect_process) {
 80013d2:	4b6d      	ldr	r3, [pc, #436]	; (8001588 <ball_sensor+0x1bc>)
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	2b02      	cmp	r3, #2
 80013d8:	d039      	beq.n	800144e <ball_sensor+0x82>
 80013da:	2b02      	cmp	r3, #2
 80013dc:	f300 80cc 	bgt.w	8001578 <ball_sensor+0x1ac>
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d002      	beq.n	80013ea <ball_sensor+0x1e>
 80013e4:	2b01      	cmp	r3, #1
 80013e6:	d019      	beq.n	800141c <ball_sensor+0x50>
 80013e8:	e0c6      	b.n	8001578 <ball_sensor+0x1ac>
    case 0:
      HAL_GPIO_WritePin(PHOTO_0_GPIO_Port, PHOTO_0_Pin, GPIO_PIN_RESET);
 80013ea:	2200      	movs	r2, #0
 80013ec:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80013f0:	4866      	ldr	r0, [pc, #408]	; (800158c <ball_sensor+0x1c0>)
 80013f2:	f003 fa5d 	bl	80048b0 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(PHOTO_1_GPIO_Port, PHOTO_1_Pin, GPIO_PIN_SET);
 80013f6:	2201      	movs	r2, #1
 80013f8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80013fc:	4863      	ldr	r0, [pc, #396]	; (800158c <ball_sensor+0x1c0>)
 80013fe:	f003 fa57 	bl	80048b0 <HAL_GPIO_WritePin>
      adc_raw[0] = HAL_ADC_GetValue(&hadc2);
 8001402:	4863      	ldr	r0, [pc, #396]	; (8001590 <ball_sensor+0x1c4>)
 8001404:	f001 f9da 	bl	80027bc <HAL_ADC_GetValue>
 8001408:	4603      	mov	r3, r0
 800140a:	461a      	mov	r2, r3
 800140c:	4b61      	ldr	r3, [pc, #388]	; (8001594 <ball_sensor+0x1c8>)
 800140e:	601a      	str	r2, [r3, #0]
      ball_detect_process++;
 8001410:	4b5d      	ldr	r3, [pc, #372]	; (8001588 <ball_sensor+0x1bc>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	3301      	adds	r3, #1
 8001416:	4a5c      	ldr	r2, [pc, #368]	; (8001588 <ball_sensor+0x1bc>)
 8001418:	6013      	str	r3, [r2, #0]
      break;
 800141a:	e0b1      	b.n	8001580 <ball_sensor+0x1b4>

    case 1:
      HAL_GPIO_WritePin(PHOTO_0_GPIO_Port, PHOTO_0_Pin, GPIO_PIN_SET);
 800141c:	2201      	movs	r2, #1
 800141e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001422:	485a      	ldr	r0, [pc, #360]	; (800158c <ball_sensor+0x1c0>)
 8001424:	f003 fa44 	bl	80048b0 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(PHOTO_1_GPIO_Port, PHOTO_1_Pin, GPIO_PIN_RESET);
 8001428:	2200      	movs	r2, #0
 800142a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800142e:	4857      	ldr	r0, [pc, #348]	; (800158c <ball_sensor+0x1c0>)
 8001430:	f003 fa3e 	bl	80048b0 <HAL_GPIO_WritePin>

      adc_raw[1] = HAL_ADC_GetValue(&hadc2);
 8001434:	4856      	ldr	r0, [pc, #344]	; (8001590 <ball_sensor+0x1c4>)
 8001436:	f001 f9c1 	bl	80027bc <HAL_ADC_GetValue>
 800143a:	4603      	mov	r3, r0
 800143c:	461a      	mov	r2, r3
 800143e:	4b55      	ldr	r3, [pc, #340]	; (8001594 <ball_sensor+0x1c8>)
 8001440:	605a      	str	r2, [r3, #4]

      ball_detect_process++;
 8001442:	4b51      	ldr	r3, [pc, #324]	; (8001588 <ball_sensor+0x1bc>)
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	3301      	adds	r3, #1
 8001448:	4a4f      	ldr	r2, [pc, #316]	; (8001588 <ball_sensor+0x1bc>)
 800144a:	6013      	str	r3, [r2, #0]
      break;
 800144c:	e098      	b.n	8001580 <ball_sensor+0x1b4>

    case 2:

      HAL_GPIO_WritePin(PHOTO_0_GPIO_Port, PHOTO_0_Pin, GPIO_PIN_RESET);
 800144e:	2200      	movs	r2, #0
 8001450:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001454:	484d      	ldr	r0, [pc, #308]	; (800158c <ball_sensor+0x1c0>)
 8001456:	f003 fa2b 	bl	80048b0 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(PHOTO_1_GPIO_Port, PHOTO_1_Pin, GPIO_PIN_RESET);
 800145a:	2200      	movs	r2, #0
 800145c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001460:	484a      	ldr	r0, [pc, #296]	; (800158c <ball_sensor+0x1c0>)
 8001462:	f003 fa25 	bl	80048b0 <HAL_GPIO_WritePin>

      adc_raw[2] = HAL_ADC_GetValue(&hadc2);
 8001466:	484a      	ldr	r0, [pc, #296]	; (8001590 <ball_sensor+0x1c4>)
 8001468:	f001 f9a8 	bl	80027bc <HAL_ADC_GetValue>
 800146c:	4603      	mov	r3, r0
 800146e:	461a      	mov	r2, r3
 8001470:	4b48      	ldr	r3, [pc, #288]	; (8001594 <ball_sensor+0x1c8>)
 8001472:	609a      	str	r2, [r3, #8]

      ball_detect[0] = adc_raw[0] - adc_raw[1];
 8001474:	4b47      	ldr	r3, [pc, #284]	; (8001594 <ball_sensor+0x1c8>)
 8001476:	681a      	ldr	r2, [r3, #0]
 8001478:	4b46      	ldr	r3, [pc, #280]	; (8001594 <ball_sensor+0x1c8>)
 800147a:	685b      	ldr	r3, [r3, #4]
 800147c:	1ad3      	subs	r3, r2, r3
 800147e:	4a46      	ldr	r2, [pc, #280]	; (8001598 <ball_sensor+0x1cc>)
 8001480:	6013      	str	r3, [r2, #0]
      ball_detect[1] = adc_raw[0] - adc_raw[2];
 8001482:	4b44      	ldr	r3, [pc, #272]	; (8001594 <ball_sensor+0x1c8>)
 8001484:	681a      	ldr	r2, [r3, #0]
 8001486:	4b43      	ldr	r3, [pc, #268]	; (8001594 <ball_sensor+0x1c8>)
 8001488:	689b      	ldr	r3, [r3, #8]
 800148a:	1ad3      	subs	r3, r2, r3
 800148c:	4a42      	ldr	r2, [pc, #264]	; (8001598 <ball_sensor+0x1cc>)
 800148e:	6053      	str	r3, [r2, #4]

      if (HAL_GPIO_ReadPin(SW_2_GPIO_Port, SW_2_Pin) == GPIO_PIN_RESET) {
 8001490:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001494:	483d      	ldr	r0, [pc, #244]	; (800158c <ball_sensor+0x1c0>)
 8001496:	f003 f9f3 	bl	8004880 <HAL_GPIO_ReadPin>
 800149a:	4603      	mov	r3, r0
 800149c:	2b00      	cmp	r3, #0
 800149e:	d105      	bne.n	80014ac <ball_sensor+0xe0>
        ball_detect[0] = 0;
 80014a0:	4b3d      	ldr	r3, [pc, #244]	; (8001598 <ball_sensor+0x1cc>)
 80014a2:	2200      	movs	r2, #0
 80014a4:	601a      	str	r2, [r3, #0]
        ball_detect[1] = 0;
 80014a6:	4b3c      	ldr	r3, [pc, #240]	; (8001598 <ball_sensor+0x1cc>)
 80014a8:	2200      	movs	r2, #0
 80014aa:	605a      	str	r2, [r3, #4]
      }

      //
      if (ball_detect[1] < BALL_DETECTOR_THRESH) {
 80014ac:	4b3a      	ldr	r3, [pc, #232]	; (8001598 <ball_sensor+0x1cc>)
 80014ae:	685b      	ldr	r3, [r3, #4]
 80014b0:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80014b4:	da08      	bge.n	80014c8 <ball_sensor+0xfc>
        ball_detected[0] = true;
 80014b6:	2301      	movs	r3, #1
 80014b8:	713b      	strb	r3, [r7, #4]
        HAL_GPIO_WritePin(LED_3_GPIO_Port, LED_3_Pin, GPIO_PIN_SET);
 80014ba:	2201      	movs	r2, #1
 80014bc:	2140      	movs	r1, #64	; 0x40
 80014be:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014c2:	f003 f9f5 	bl	80048b0 <HAL_GPIO_WritePin>
 80014c6:	e007      	b.n	80014d8 <ball_sensor+0x10c>
      } else {
        ball_detected[0] = false;
 80014c8:	2300      	movs	r3, #0
 80014ca:	713b      	strb	r3, [r7, #4]
        HAL_GPIO_WritePin(LED_3_GPIO_Port, LED_3_Pin, GPIO_PIN_RESET);
 80014cc:	2200      	movs	r2, #0
 80014ce:	2140      	movs	r1, #64	; 0x40
 80014d0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014d4:	f003 f9ec 	bl	80048b0 <HAL_GPIO_WritePin>
      }
      if (ball_detect[0] < BALL_DETECTOR_THRESH) {
 80014d8:	4b2f      	ldr	r3, [pc, #188]	; (8001598 <ball_sensor+0x1cc>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80014e0:	da08      	bge.n	80014f4 <ball_sensor+0x128>
        ball_detected[1] = true;
 80014e2:	2301      	movs	r3, #1
 80014e4:	717b      	strb	r3, [r7, #5]
        HAL_GPIO_WritePin(LED_4_GPIO_Port, LED_4_Pin, GPIO_PIN_SET);
 80014e6:	2201      	movs	r2, #1
 80014e8:	2180      	movs	r1, #128	; 0x80
 80014ea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014ee:	f003 f9df 	bl	80048b0 <HAL_GPIO_WritePin>
 80014f2:	e007      	b.n	8001504 <ball_sensor+0x138>
      } else {
        ball_detected[1] = false;
 80014f4:	2300      	movs	r3, #0
 80014f6:	717b      	strb	r3, [r7, #5]
        HAL_GPIO_WritePin(LED_4_GPIO_Port, LED_4_Pin, GPIO_PIN_RESET);
 80014f8:	2200      	movs	r2, #0
 80014fa:	2180      	movs	r1, #128	; 0x80
 80014fc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001500:	f003 f9d6 	bl	80048b0 <HAL_GPIO_WritePin>
      }

      if (ball_detected[0]) {
 8001504:	793b      	ldrb	r3, [r7, #4]
 8001506:	2b00      	cmp	r3, #0
 8001508:	d006      	beq.n	8001518 <ball_sensor+0x14c>
        can_data[0] = 1;
 800150a:	4b24      	ldr	r3, [pc, #144]	; (800159c <ball_sensor+0x1d0>)
 800150c:	2201      	movs	r2, #1
 800150e:	701a      	strb	r2, [r3, #0]
        can_data[1] = 0;
 8001510:	4b22      	ldr	r3, [pc, #136]	; (800159c <ball_sensor+0x1d0>)
 8001512:	2200      	movs	r2, #0
 8001514:	705a      	strb	r2, [r3, #1]
 8001516:	e00f      	b.n	8001538 <ball_sensor+0x16c>
      } else if (ball_detected[1]) {
 8001518:	797b      	ldrb	r3, [r7, #5]
 800151a:	2b00      	cmp	r3, #0
 800151c:	d006      	beq.n	800152c <ball_sensor+0x160>
        can_data[0] = 1;
 800151e:	4b1f      	ldr	r3, [pc, #124]	; (800159c <ball_sensor+0x1d0>)
 8001520:	2201      	movs	r2, #1
 8001522:	701a      	strb	r2, [r3, #0]
        can_data[1] = 5;
 8001524:	4b1d      	ldr	r3, [pc, #116]	; (800159c <ball_sensor+0x1d0>)
 8001526:	2205      	movs	r2, #5
 8001528:	705a      	strb	r2, [r3, #1]
 800152a:	e005      	b.n	8001538 <ball_sensor+0x16c>
      } else {
        can_data[0] = 0;
 800152c:	4b1b      	ldr	r3, [pc, #108]	; (800159c <ball_sensor+0x1d0>)
 800152e:	2200      	movs	r2, #0
 8001530:	701a      	strb	r2, [r3, #0]
        can_data[1] = 0;
 8001532:	4b1a      	ldr	r3, [pc, #104]	; (800159c <ball_sensor+0x1d0>)
 8001534:	2200      	movs	r2, #0
 8001536:	705a      	strb	r2, [r3, #1]
      }
      ball_detect_cycle_cnt++;
 8001538:	4b19      	ldr	r3, [pc, #100]	; (80015a0 <ball_sensor+0x1d4>)
 800153a:	781b      	ldrb	r3, [r3, #0]
 800153c:	3301      	adds	r3, #1
 800153e:	b2da      	uxtb	r2, r3
 8001540:	4b17      	ldr	r3, [pc, #92]	; (80015a0 <ball_sensor+0x1d4>)
 8001542:	701a      	strb	r2, [r3, #0]

      can_header.StdId = 0x240;
 8001544:	4b17      	ldr	r3, [pc, #92]	; (80015a4 <ball_sensor+0x1d8>)
 8001546:	f44f 7210 	mov.w	r2, #576	; 0x240
 800154a:	601a      	str	r2, [r3, #0]
      can_header.RTR = CAN_RTR_DATA;
 800154c:	4b15      	ldr	r3, [pc, #84]	; (80015a4 <ball_sensor+0x1d8>)
 800154e:	2200      	movs	r2, #0
 8001550:	60da      	str	r2, [r3, #12]
      can_header.DLC = 4;
 8001552:	4b14      	ldr	r3, [pc, #80]	; (80015a4 <ball_sensor+0x1d8>)
 8001554:	2204      	movs	r2, #4
 8001556:	611a      	str	r2, [r3, #16]
      can_header.IDE = CAN_ID_STD;
 8001558:	4b12      	ldr	r3, [pc, #72]	; (80015a4 <ball_sensor+0x1d8>)
 800155a:	2200      	movs	r2, #0
 800155c:	609a      	str	r2, [r3, #8]
      can_header.TransmitGlobalTime = DISABLE;
 800155e:	4b11      	ldr	r3, [pc, #68]	; (80015a4 <ball_sensor+0x1d8>)
 8001560:	2200      	movs	r2, #0
 8001562:	751a      	strb	r2, [r3, #20]
      HAL_CAN_AddTxMessage(&hcan, &can_header, can_data, &can_mailbox);
 8001564:	4b10      	ldr	r3, [pc, #64]	; (80015a8 <ball_sensor+0x1dc>)
 8001566:	4a0d      	ldr	r2, [pc, #52]	; (800159c <ball_sensor+0x1d0>)
 8001568:	490e      	ldr	r1, [pc, #56]	; (80015a4 <ball_sensor+0x1d8>)
 800156a:	4810      	ldr	r0, [pc, #64]	; (80015ac <ball_sensor+0x1e0>)
 800156c:	f002 f855 	bl	800361a <HAL_CAN_AddTxMessage>

      ball_detect_process = 0;
 8001570:	4b05      	ldr	r3, [pc, #20]	; (8001588 <ball_sensor+0x1bc>)
 8001572:	2200      	movs	r2, #0
 8001574:	601a      	str	r2, [r3, #0]
      break;
 8001576:	e003      	b.n	8001580 <ball_sensor+0x1b4>

    default:
      ball_detect_process = 0;
 8001578:	4b03      	ldr	r3, [pc, #12]	; (8001588 <ball_sensor+0x1bc>)
 800157a:	2200      	movs	r2, #0
 800157c:	601a      	str	r2, [r3, #0]
      break;
 800157e:	bf00      	nop
  }
}
 8001580:	bf00      	nop
 8001582:	3708      	adds	r7, #8
 8001584:	46bd      	mov	sp, r7
 8001586:	bd80      	pop	{r7, pc}
 8001588:	20000348 	.word	0x20000348
 800158c:	48000400 	.word	0x48000400
 8001590:	20000240 	.word	0x20000240
 8001594:	2000034c 	.word	0x2000034c
 8001598:	20000314 	.word	0x20000314
 800159c:	20000338 	.word	0x20000338
 80015a0:	20000340 	.word	0x20000340
 80015a4:	2000031c 	.word	0x2000031c
 80015a8:	20000334 	.word	0x20000334
 80015ac:	20000294 	.word	0x20000294

080015b0 <HAL_TIM_PeriodElapsedCallback>:
static uint32_t print_interval = 0;
static uint32_t timer_irq_cnt = 0;

// 2kHz cycle
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef * htim)
{
 80015b0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80015b4:	b097      	sub	sp, #92	; 0x5c
 80015b6:	af0e      	add	r7, sp, #56	; 0x38
 80015b8:	61f8      	str	r0, [r7, #28]
  ball_sensor();
 80015ba:	f7ff ff07 	bl	80013cc <ball_sensor>

  print_interval++;
 80015be:	4b7d      	ldr	r3, [pc, #500]	; (80017b4 <HAL_TIM_PeriodElapsedCallback+0x204>)
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	3301      	adds	r3, #1
 80015c4:	4a7b      	ldr	r2, [pc, #492]	; (80017b4 <HAL_TIM_PeriodElapsedCallback+0x204>)
 80015c6:	6013      	str	r3, [r2, #0]
  if (print_interval >= 500) {
 80015c8:	4b7a      	ldr	r3, [pc, #488]	; (80017b4 <HAL_TIM_PeriodElapsedCallback+0x204>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80015d0:	f0c0 80eb 	bcc.w	80017aa <HAL_TIM_PeriodElapsedCallback+0x1fa>
    print_interval = 0;
 80015d4:	4b77      	ldr	r3, [pc, #476]	; (80017b4 <HAL_TIM_PeriodElapsedCallback+0x204>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	601a      	str	r2, [r3, #0]
    printf(
 80015da:	4b77      	ldr	r3, [pc, #476]	; (80017b8 <HAL_TIM_PeriodElapsedCallback+0x208>)
 80015dc:	781b      	ldrb	r3, [r3, #0]
 80015de:	4699      	mov	r9, r3
 80015e0:	4b76      	ldr	r3, [pc, #472]	; (80017bc <HAL_TIM_PeriodElapsedCallback+0x20c>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	61bb      	str	r3, [r7, #24]
 80015e6:	4876      	ldr	r0, [pc, #472]	; (80017c0 <HAL_TIM_PeriodElapsedCallback+0x210>)
 80015e8:	f002 f8e7 	bl	80037ba <HAL_CAN_GetTxMailboxesFreeLevel>
 80015ec:	4680      	mov	r8, r0
 80015ee:	4b75      	ldr	r3, [pc, #468]	; (80017c4 <HAL_TIM_PeriodElapsedCallback+0x214>)
 80015f0:	6819      	ldr	r1, [r3, #0]
 80015f2:	6179      	str	r1, [r7, #20]
 80015f4:	4b74      	ldr	r3, [pc, #464]	; (80017c8 <HAL_TIM_PeriodElapsedCallback+0x218>)
 80015f6:	6818      	ldr	r0, [r3, #0]
 80015f8:	6138      	str	r0, [r7, #16]
 80015fa:	4b74      	ldr	r3, [pc, #464]	; (80017cc <HAL_TIM_PeriodElapsedCallback+0x21c>)
 80015fc:	681c      	ldr	r4, [r3, #0]
 80015fe:	60fc      	str	r4, [r7, #12]
 8001600:	4b73      	ldr	r3, [pc, #460]	; (80017d0 <HAL_TIM_PeriodElapsedCallback+0x220>)
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	4618      	mov	r0, r3
 8001606:	f7fe ff9f 	bl	8000548 <__aeabi_f2d>
 800160a:	4604      	mov	r4, r0
 800160c:	460d      	mov	r5, r1
 800160e:	4b71      	ldr	r3, [pc, #452]	; (80017d4 <HAL_TIM_PeriodElapsedCallback+0x224>)
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	4618      	mov	r0, r3
 8001614:	f7fe ff98 	bl	8000548 <__aeabi_f2d>
 8001618:	4b6f      	ldr	r3, [pc, #444]	; (80017d8 <HAL_TIM_PeriodElapsedCallback+0x228>)
 800161a:	681e      	ldr	r6, [r3, #0]
 800161c:	60be      	str	r6, [r7, #8]
 800161e:	4b6f      	ldr	r3, [pc, #444]	; (80017dc <HAL_TIM_PeriodElapsedCallback+0x22c>)
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	607b      	str	r3, [r7, #4]
 8001624:	4b6e      	ldr	r3, [pc, #440]	; (80017e0 <HAL_TIM_PeriodElapsedCallback+0x230>)
 8001626:	681a      	ldr	r2, [r3, #0]
 8001628:	603a      	str	r2, [r7, #0]
 800162a:	4b6d      	ldr	r3, [pc, #436]	; (80017e0 <HAL_TIM_PeriodElapsedCallback+0x230>)
 800162c:	685e      	ldr	r6, [r3, #4]
 800162e:	4b6d      	ldr	r3, [pc, #436]	; (80017e4 <HAL_TIM_PeriodElapsedCallback+0x234>)
 8001630:	781b      	ldrb	r3, [r3, #0]
 8001632:	b2db      	uxtb	r3, r3
 8001634:	461a      	mov	r2, r3
 8001636:	4b6c      	ldr	r3, [pc, #432]	; (80017e8 <HAL_TIM_PeriodElapsedCallback+0x238>)
 8001638:	781b      	ldrb	r3, [r3, #0]
 800163a:	b2db      	uxtb	r3, r3
 800163c:	930d      	str	r3, [sp, #52]	; 0x34
 800163e:	920c      	str	r2, [sp, #48]	; 0x30
 8001640:	960b      	str	r6, [sp, #44]	; 0x2c
 8001642:	683a      	ldr	r2, [r7, #0]
 8001644:	920a      	str	r2, [sp, #40]	; 0x28
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	9309      	str	r3, [sp, #36]	; 0x24
 800164a:	68be      	ldr	r6, [r7, #8]
 800164c:	9608      	str	r6, [sp, #32]
 800164e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8001652:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8001656:	68fc      	ldr	r4, [r7, #12]
 8001658:	9402      	str	r4, [sp, #8]
 800165a:	6938      	ldr	r0, [r7, #16]
 800165c:	9001      	str	r0, [sp, #4]
 800165e:	6979      	ldr	r1, [r7, #20]
 8001660:	9100      	str	r1, [sp, #0]
 8001662:	4643      	mov	r3, r8
 8001664:	69ba      	ldr	r2, [r7, #24]
 8001666:	4649      	mov	r1, r9
 8001668:	4860      	ldr	r0, [pc, #384]	; (80017ec <HAL_TIM_PeriodElapsedCallback+0x23c>)
 800166a:	f008 f88f 	bl	800978c <iprintf>
      "ball %3d mbx %ld free %ld can rx %3ld uart rx %4ld %4ld dribbler %6.3f servo %6.3f timeout %4d %4d ball %+5ld %+5ld %d%d \n", ball_detect_cycle_cnt, can_mailbox,
      HAL_CAN_GetTxMailboxesFreeLevel(&hcan), can_rx_cnt, uart_rx_cnt, uart3_rx_cnt, dribbler_speed, serv_angle, dribbler_timeout_cnt, servo_timeout_cnt, ball_detect[0], ball_detect[1], uart3_rx_flag,
      uart_rx_flag);
    ball_detect_cycle_cnt = 0;
 800166e:	4b52      	ldr	r3, [pc, #328]	; (80017b8 <HAL_TIM_PeriodElapsedCallback+0x208>)
 8001670:	2200      	movs	r2, #0
 8001672:	701a      	strb	r2, [r3, #0]
    // TEL (LED0,PA3)
    if (uart3_rx_cnt > 0) {
 8001674:	4b55      	ldr	r3, [pc, #340]	; (80017cc <HAL_TIM_PeriodElapsedCallback+0x21c>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	2b00      	cmp	r3, #0
 800167a:	d006      	beq.n	800168a <HAL_TIM_PeriodElapsedCallback+0xda>
      HAL_GPIO_WritePin(LED_1_GPIO_Port, LED_1_Pin, GPIO_PIN_SET);
 800167c:	2201      	movs	r2, #1
 800167e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001682:	485b      	ldr	r0, [pc, #364]	; (80017f0 <HAL_TIM_PeriodElapsedCallback+0x240>)
 8001684:	f003 f914 	bl	80048b0 <HAL_GPIO_WritePin>
 8001688:	e005      	b.n	8001696 <HAL_TIM_PeriodElapsedCallback+0xe6>
    } else {
      HAL_GPIO_WritePin(LED_1_GPIO_Port, LED_1_Pin, GPIO_PIN_RESET);
 800168a:	2200      	movs	r2, #0
 800168c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001690:	4857      	ldr	r0, [pc, #348]	; (80017f0 <HAL_TIM_PeriodElapsedCallback+0x240>)
 8001692:	f003 f90d 	bl	80048b0 <HAL_GPIO_WritePin>
    }

    // RX (can rx,LED2,PA5)
    if (can_rx_cnt > 0) {
 8001696:	4b4b      	ldr	r3, [pc, #300]	; (80017c4 <HAL_TIM_PeriodElapsedCallback+0x214>)
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	2b00      	cmp	r3, #0
 800169c:	d006      	beq.n	80016ac <HAL_TIM_PeriodElapsedCallback+0xfc>
      HAL_GPIO_WritePin(LED_2_GPIO_Port, LED_2_Pin, GPIO_PIN_SET);
 800169e:	2201      	movs	r2, #1
 80016a0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80016a4:	4852      	ldr	r0, [pc, #328]	; (80017f0 <HAL_TIM_PeriodElapsedCallback+0x240>)
 80016a6:	f003 f903 	bl	80048b0 <HAL_GPIO_WritePin>
 80016aa:	e005      	b.n	80016b8 <HAL_TIM_PeriodElapsedCallback+0x108>
    } else {
      HAL_GPIO_WritePin(LED_2_GPIO_Port, LED_2_Pin, GPIO_PIN_RESET);
 80016ac:	2200      	movs	r2, #0
 80016ae:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80016b2:	484f      	ldr	r0, [pc, #316]	; (80017f0 <HAL_TIM_PeriodElapsedCallback+0x240>)
 80016b4:	f003 f8fc 	bl	80048b0 <HAL_GPIO_WritePin>
    }

    if (dribbler_speed != 0) {
 80016b8:	4b45      	ldr	r3, [pc, #276]	; (80017d0 <HAL_TIM_PeriodElapsedCallback+0x220>)
 80016ba:	edd3 7a00 	vldr	s15, [r3]
 80016be:	eef5 7a40 	vcmp.f32	s15, #0.0
 80016c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016c6:	d006      	beq.n	80016d6 <HAL_TIM_PeriodElapsedCallback+0x126>
      HAL_GPIO_WritePin(LED_0_GPIO_Port, LED_0_Pin, GPIO_PIN_SET);
 80016c8:	2201      	movs	r2, #1
 80016ca:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80016ce:	4848      	ldr	r0, [pc, #288]	; (80017f0 <HAL_TIM_PeriodElapsedCallback+0x240>)
 80016d0:	f003 f8ee 	bl	80048b0 <HAL_GPIO_WritePin>
 80016d4:	e005      	b.n	80016e2 <HAL_TIM_PeriodElapsedCallback+0x132>
    } else {
      HAL_GPIO_WritePin(LED_0_GPIO_Port, LED_0_Pin, GPIO_PIN_RESET);
 80016d6:	2200      	movs	r2, #0
 80016d8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80016dc:	4844      	ldr	r0, [pc, #272]	; (80017f0 <HAL_TIM_PeriodElapsedCallback+0x240>)
 80016de:	f003 f8e7 	bl	80048b0 <HAL_GPIO_WritePin>
    }

    can_rx_cnt = 0;
 80016e2:	4b38      	ldr	r3, [pc, #224]	; (80017c4 <HAL_TIM_PeriodElapsedCallback+0x214>)
 80016e4:	2200      	movs	r2, #0
 80016e6:	601a      	str	r2, [r3, #0]
    uart_rx_cnt = 0;
 80016e8:	4b37      	ldr	r3, [pc, #220]	; (80017c8 <HAL_TIM_PeriodElapsedCallback+0x218>)
 80016ea:	2200      	movs	r2, #0
 80016ec:	601a      	str	r2, [r3, #0]
    uart3_rx_cnt = 0;
 80016ee:	4b37      	ldr	r3, [pc, #220]	; (80017cc <HAL_TIM_PeriodElapsedCallback+0x21c>)
 80016f0:	2200      	movs	r2, #0
 80016f2:	601a      	str	r2, [r3, #0]

    if (HAL_GPIO_ReadPin(SW_0_GPIO_Port, SW_0_Pin) == GPIO_PIN_SET) {
 80016f4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80016f8:	483e      	ldr	r0, [pc, #248]	; (80017f4 <HAL_TIM_PeriodElapsedCallback+0x244>)
 80016fa:	f003 f8c1 	bl	8004880 <HAL_GPIO_ReadPin>
 80016fe:	4603      	mov	r3, r0
 8001700:	2b01      	cmp	r3, #1
 8001702:	d112      	bne.n	800172a <HAL_TIM_PeriodElapsedCallback+0x17a>
      htim3.Instance->CCR3 = 1500 + 600 * dribbler_speed;  // esc
 8001704:	4b32      	ldr	r3, [pc, #200]	; (80017d0 <HAL_TIM_PeriodElapsedCallback+0x220>)
 8001706:	edd3 7a00 	vldr	s15, [r3]
 800170a:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 80017f8 <HAL_TIM_PeriodElapsedCallback+0x248>
 800170e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001712:	ed9f 7a3a 	vldr	s14, [pc, #232]	; 80017fc <HAL_TIM_PeriodElapsedCallback+0x24c>
 8001716:	ee77 7a87 	vadd.f32	s15, s15, s14
 800171a:	4b39      	ldr	r3, [pc, #228]	; (8001800 <HAL_TIM_PeriodElapsedCallback+0x250>)
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001722:	ee17 2a90 	vmov	r2, s15
 8001726:	63da      	str	r2, [r3, #60]	; 0x3c
 8001728:	e004      	b.n	8001734 <HAL_TIM_PeriodElapsedCallback+0x184>
    } else {
      htim3.Instance->CCR3 = 1500 + USER_SW_ESC_PULSE_WITDH;  // esc
 800172a:	4b35      	ldr	r3, [pc, #212]	; (8001800 <HAL_TIM_PeriodElapsedCallback+0x250>)
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f44f 62e1 	mov.w	r2, #1800	; 0x708
 8001732:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    if (HAL_GPIO_ReadPin(SW_1_GPIO_Port, SW_1_Pin) == GPIO_PIN_SET) {
 8001734:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001738:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800173c:	f003 f8a0 	bl	8004880 <HAL_GPIO_ReadPin>
 8001740:	4603      	mov	r3, r0
 8001742:	2b01      	cmp	r3, #1
 8001744:	d112      	bne.n	800176c <HAL_TIM_PeriodElapsedCallback+0x1bc>
      htim3.Instance->CCR4 = 1500 - 600 * serv_angle;  // servo
 8001746:	4b23      	ldr	r3, [pc, #140]	; (80017d4 <HAL_TIM_PeriodElapsedCallback+0x224>)
 8001748:	edd3 7a00 	vldr	s15, [r3]
 800174c:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 80017f8 <HAL_TIM_PeriodElapsedCallback+0x248>
 8001750:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001754:	ed9f 7a29 	vldr	s14, [pc, #164]	; 80017fc <HAL_TIM_PeriodElapsedCallback+0x24c>
 8001758:	ee77 7a67 	vsub.f32	s15, s14, s15
 800175c:	4b28      	ldr	r3, [pc, #160]	; (8001800 <HAL_TIM_PeriodElapsedCallback+0x250>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001764:	ee17 2a90 	vmov	r2, s15
 8001768:	641a      	str	r2, [r3, #64]	; 0x40
 800176a:	e004      	b.n	8001776 <HAL_TIM_PeriodElapsedCallback+0x1c6>
    } else {
      htim3.Instance->CCR4 = 1500 - USER_SW_SERVO_PULSE_WITDH;  // servo
 800176c:	4b24      	ldr	r3, [pc, #144]	; (8001800 <HAL_TIM_PeriodElapsedCallback+0x250>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001774:	641a      	str	r2, [r3, #64]	; 0x40
    }

    dribbler_timeout_cnt++;
 8001776:	4b18      	ldr	r3, [pc, #96]	; (80017d8 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	3301      	adds	r3, #1
 800177c:	4a16      	ldr	r2, [pc, #88]	; (80017d8 <HAL_TIM_PeriodElapsedCallback+0x228>)
 800177e:	6013      	str	r3, [r2, #0]
    servo_timeout_cnt++;
 8001780:	4b16      	ldr	r3, [pc, #88]	; (80017dc <HAL_TIM_PeriodElapsedCallback+0x22c>)
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	3301      	adds	r3, #1
 8001786:	4a15      	ldr	r2, [pc, #84]	; (80017dc <HAL_TIM_PeriodElapsedCallback+0x22c>)
 8001788:	6013      	str	r3, [r2, #0]
    if (dribbler_timeout_cnt > 50) {
 800178a:	4b13      	ldr	r3, [pc, #76]	; (80017d8 <HAL_TIM_PeriodElapsedCallback+0x228>)
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	2b32      	cmp	r3, #50	; 0x32
 8001790:	dd03      	ble.n	800179a <HAL_TIM_PeriodElapsedCallback+0x1ea>
      dribbler_speed = 0;
 8001792:	4b0f      	ldr	r3, [pc, #60]	; (80017d0 <HAL_TIM_PeriodElapsedCallback+0x220>)
 8001794:	f04f 0200 	mov.w	r2, #0
 8001798:	601a      	str	r2, [r3, #0]
    }
    if (servo_timeout_cnt > 50) {
 800179a:	4b10      	ldr	r3, [pc, #64]	; (80017dc <HAL_TIM_PeriodElapsedCallback+0x22c>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	2b32      	cmp	r3, #50	; 0x32
 80017a0:	dd03      	ble.n	80017aa <HAL_TIM_PeriodElapsedCallback+0x1fa>
      serv_angle = 0;
 80017a2:	4b0c      	ldr	r3, [pc, #48]	; (80017d4 <HAL_TIM_PeriodElapsedCallback+0x224>)
 80017a4:	f04f 0200 	mov.w	r2, #0
 80017a8:	601a      	str	r2, [r3, #0]
    }
  }
}
 80017aa:	bf00      	nop
 80017ac:	3724      	adds	r7, #36	; 0x24
 80017ae:	46bd      	mov	sp, r7
 80017b0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80017b4:	20000344 	.word	0x20000344
 80017b8:	20000340 	.word	0x20000340
 80017bc:	20000334 	.word	0x20000334
 80017c0:	20000294 	.word	0x20000294
 80017c4:	200002ec 	.word	0x200002ec
 80017c8:	200002d4 	.word	0x200002d4
 80017cc:	200002d8 	.word	0x200002d8
 80017d0:	200002e0 	.word	0x200002e0
 80017d4:	200002dc 	.word	0x200002dc
 80017d8:	200002e8 	.word	0x200002e8
 80017dc:	200002e4 	.word	0x200002e4
 80017e0:	20000314 	.word	0x20000314
 80017e4:	200002d3 	.word	0x200002d3
 80017e8:	200002d2 	.word	0x200002d2
 80017ec:	0800d1b8 	.word	0x0800d1b8
 80017f0:	48000800 	.word	0x48000800
 80017f4:	48000400 	.word	0x48000400
 80017f8:	44160000 	.word	0x44160000
 80017fc:	44bb8000 	.word	0x44bb8000
 8001800:	2000035c 	.word	0x2000035c

08001804 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001808:	f000 fc7c 	bl	8002104 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800180c:	f000 f872 	bl	80018f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001810:	f7ff fc8c 	bl	800112c <MX_GPIO_Init>
  MX_DMA_Init();
 8001814:	f7ff fc6c 	bl	80010f0 <MX_DMA_Init>
  MX_CAN_Init();
 8001818:	f7ff fbb8 	bl	8000f8c <MX_CAN_Init>
  MX_USART1_UART_Init();
 800181c:	f000 fb14 	bl	8001e48 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8001820:	f000 fb42 	bl	8001ea8 <MX_USART3_UART_Init>
  MX_TIM3_Init();
 8001824:	f000 fa06 	bl	8001c34 <MX_TIM3_Init>
  MX_ADC2_Init();
 8001828:	f7ff fad4 	bl	8000dd4 <MX_ADC2_Init>
  MX_ADC1_Init();
 800182c:	f7ff fa62 	bl	8000cf4 <MX_ADC1_Init>
  MX_TIM17_Init();
 8001830:	f000 fa66 	bl	8001d00 <MX_TIM17_Init>
  /* USER CODE BEGIN 2 */
  printf("start sub board 0426!!\n");
 8001834:	4823      	ldr	r0, [pc, #140]	; (80018c4 <main+0xc0>)
 8001836:	f008 f80f 	bl	8009858 <puts>
  HAL_UART_Receive_IT(&huart3, uart3_rx_buf, 1);
 800183a:	2201      	movs	r2, #1
 800183c:	4922      	ldr	r1, [pc, #136]	; (80018c8 <main+0xc4>)
 800183e:	4823      	ldr	r0, [pc, #140]	; (80018cc <main+0xc8>)
 8001840:	f005 fd60 	bl	8007304 <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&huart1, uart_rx_buf, 1);
 8001844:	2201      	movs	r2, #1
 8001846:	4922      	ldr	r1, [pc, #136]	; (80018d0 <main+0xcc>)
 8001848:	4822      	ldr	r0, [pc, #136]	; (80018d4 <main+0xd0>)
 800184a:	f005 fd5b 	bl	8007304 <HAL_UART_Receive_IT>

  CAN_Filter_Init();
 800184e:	f7ff fc1f 	bl	8001090 <CAN_Filter_Init>
  HAL_CAN_Start(&hcan);
 8001852:	4821      	ldr	r0, [pc, #132]	; (80018d8 <main+0xd4>)
 8001854:	f001 fe9d 	bl	8003592 <HAL_CAN_Start>

  HAL_TIM_Base_Start_IT(&htim17);
 8001858:	4820      	ldr	r0, [pc, #128]	; (80018dc <main+0xd8>)
 800185a:	f004 fcbd 	bl	80061d8 <HAL_TIM_Base_Start_IT>

  HAL_TIM_PWM_Init(&htim3);
 800185e:	4820      	ldr	r0, [pc, #128]	; (80018e0 <main+0xdc>)
 8001860:	f004 fd24 	bl	80062ac <HAL_TIM_PWM_Init>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8001864:	2108      	movs	r1, #8
 8001866:	481e      	ldr	r0, [pc, #120]	; (80018e0 <main+0xdc>)
 8001868:	f004 fd78 	bl	800635c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 800186c:	210c      	movs	r1, #12
 800186e:	481c      	ldr	r0, [pc, #112]	; (80018e0 <main+0xdc>)
 8001870:	f004 fd74 	bl	800635c <HAL_TIM_PWM_Start>
  htim3.Instance->CCR3 = 0;
 8001874:	4b1a      	ldr	r3, [pc, #104]	; (80018e0 <main+0xdc>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	2200      	movs	r2, #0
 800187a:	63da      	str	r2, [r3, #60]	; 0x3c
  htim3.Instance->CCR4 = 0;
 800187c:	4b18      	ldr	r3, [pc, #96]	; (80018e0 <main+0xdc>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	2200      	movs	r2, #0
 8001882:	641a      	str	r2, [r3, #64]	; 0x40
  servo_timeout_cnt = 0;
 8001884:	4b17      	ldr	r3, [pc, #92]	; (80018e4 <main+0xe0>)
 8001886:	2200      	movs	r2, #0
 8001888:	601a      	str	r2, [r3, #0]
  dribbler_timeout_cnt = 0;
 800188a:	4b17      	ldr	r3, [pc, #92]	; (80018e8 <main+0xe4>)
 800188c:	2200      	movs	r2, #0
 800188e:	601a      	str	r2, [r3, #0]

  if (HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED) != HAL_OK) {
 8001890:	2100      	movs	r1, #0
 8001892:	4816      	ldr	r0, [pc, #88]	; (80018ec <main+0xe8>)
 8001894:	f000 ff9f 	bl	80027d6 <HAL_ADCEx_Calibration_Start>
 8001898:	4603      	mov	r3, r0
 800189a:	2b00      	cmp	r3, #0
 800189c:	d001      	beq.n	80018a2 <main+0x9e>
    /* Calibration Error */
    Error_Handler();
 800189e:	f000 f888 	bl	80019b2 <Error_Handler>
  }
  if (HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED) != HAL_OK) {
 80018a2:	2100      	movs	r1, #0
 80018a4:	4812      	ldr	r0, [pc, #72]	; (80018f0 <main+0xec>)
 80018a6:	f000 ff96 	bl	80027d6 <HAL_ADCEx_Calibration_Start>
 80018aa:	4603      	mov	r3, r0
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d001      	beq.n	80018b4 <main+0xb0>
    /* Calibration Error */
    Error_Handler();
 80018b0:	f000 f87f 	bl	80019b2 <Error_Handler>
  }

  HAL_ADC_Start(&hadc1);
 80018b4:	480d      	ldr	r0, [pc, #52]	; (80018ec <main+0xe8>)
 80018b6:	f000 fe6b 	bl	8002590 <HAL_ADC_Start>
  HAL_ADC_Start(&hadc2);
 80018ba:	480d      	ldr	r0, [pc, #52]	; (80018f0 <main+0xec>)
 80018bc:	f000 fe68 	bl	8002590 <HAL_ADC_Start>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1) {
 80018c0:	e7fe      	b.n	80018c0 <main+0xbc>
 80018c2:	bf00      	nop
 80018c4:	0800d234 	.word	0x0800d234
 80018c8:	200002c8 	.word	0x200002c8
 80018cc:	2000047c 	.word	0x2000047c
 80018d0:	200002bc 	.word	0x200002bc
 80018d4:	200003f4 	.word	0x200003f4
 80018d8:	20000294 	.word	0x20000294
 80018dc:	200003a8 	.word	0x200003a8
 80018e0:	2000035c 	.word	0x2000035c
 80018e4:	200002e4 	.word	0x200002e4
 80018e8:	200002e8 	.word	0x200002e8
 80018ec:	200001f0 	.word	0x200001f0
 80018f0:	20000240 	.word	0x20000240

080018f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b09e      	sub	sp, #120	; 0x78
 80018f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80018fa:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80018fe:	2228      	movs	r2, #40	; 0x28
 8001900:	2100      	movs	r1, #0
 8001902:	4618      	mov	r0, r3
 8001904:	f008 f8a8 	bl	8009a58 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001908:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800190c:	2200      	movs	r2, #0
 800190e:	601a      	str	r2, [r3, #0]
 8001910:	605a      	str	r2, [r3, #4]
 8001912:	609a      	str	r2, [r3, #8]
 8001914:	60da      	str	r2, [r3, #12]
 8001916:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001918:	463b      	mov	r3, r7
 800191a:	223c      	movs	r2, #60	; 0x3c
 800191c:	2100      	movs	r1, #0
 800191e:	4618      	mov	r0, r3
 8001920:	f008 f89a 	bl	8009a58 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001924:	2301      	movs	r3, #1
 8001926:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001928:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800192c:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800192e:	2300      	movs	r3, #0
 8001930:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001932:	2301      	movs	r3, #1
 8001934:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001936:	2302      	movs	r3, #2
 8001938:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800193a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800193e:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001940:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001944:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001946:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800194a:	4618      	mov	r0, r3
 800194c:	f002 ffc8 	bl	80048e0 <HAL_RCC_OscConfig>
 8001950:	4603      	mov	r3, r0
 8001952:	2b00      	cmp	r3, #0
 8001954:	d001      	beq.n	800195a <SystemClock_Config+0x66>
    Error_Handler();
 8001956:	f000 f82c 	bl	80019b2 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800195a:	230f      	movs	r3, #15
 800195c:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800195e:	2302      	movs	r3, #2
 8001960:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001962:	2300      	movs	r3, #0
 8001964:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001966:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800196a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800196c:	2300      	movs	r3, #0
 800196e:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8001970:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001974:	2102      	movs	r1, #2
 8001976:	4618      	mov	r0, r3
 8001978:	f003 fff0 	bl	800595c <HAL_RCC_ClockConfig>
 800197c:	4603      	mov	r3, r0
 800197e:	2b00      	cmp	r3, #0
 8001980:	d001      	beq.n	8001986 <SystemClock_Config+0x92>
    Error_Handler();
 8001982:	f000 f816 	bl	80019b2 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_USART3 | RCC_PERIPHCLK_ADC12;
 8001986:	2385      	movs	r3, #133	; 0x85
 8001988:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800198a:	2300      	movs	r3, #0
 800198c:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800198e:	2300      	movs	r3, #0
 8001990:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 8001992:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001996:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 8001998:	463b      	mov	r3, r7
 800199a:	4618      	mov	r0, r3
 800199c:	f004 fa14 	bl	8005dc8 <HAL_RCCEx_PeriphCLKConfig>
 80019a0:	4603      	mov	r3, r0
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d001      	beq.n	80019aa <SystemClock_Config+0xb6>
    Error_Handler();
 80019a6:	f000 f804 	bl	80019b2 <Error_Handler>
  }
}
 80019aa:	bf00      	nop
 80019ac:	3778      	adds	r7, #120	; 0x78
 80019ae:	46bd      	mov	sp, r7
 80019b0:	bd80      	pop	{r7, pc}

080019b2 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019b2:	b480      	push	{r7}
 80019b4:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019b6:	b672      	cpsid	i
}
 80019b8:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1) {
 80019ba:	e7fe      	b.n	80019ba <Error_Handler+0x8>

080019bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019bc:	b480      	push	{r7}
 80019be:	b083      	sub	sp, #12
 80019c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019c2:	4b0f      	ldr	r3, [pc, #60]	; (8001a00 <HAL_MspInit+0x44>)
 80019c4:	699b      	ldr	r3, [r3, #24]
 80019c6:	4a0e      	ldr	r2, [pc, #56]	; (8001a00 <HAL_MspInit+0x44>)
 80019c8:	f043 0301 	orr.w	r3, r3, #1
 80019cc:	6193      	str	r3, [r2, #24]
 80019ce:	4b0c      	ldr	r3, [pc, #48]	; (8001a00 <HAL_MspInit+0x44>)
 80019d0:	699b      	ldr	r3, [r3, #24]
 80019d2:	f003 0301 	and.w	r3, r3, #1
 80019d6:	607b      	str	r3, [r7, #4]
 80019d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019da:	4b09      	ldr	r3, [pc, #36]	; (8001a00 <HAL_MspInit+0x44>)
 80019dc:	69db      	ldr	r3, [r3, #28]
 80019de:	4a08      	ldr	r2, [pc, #32]	; (8001a00 <HAL_MspInit+0x44>)
 80019e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019e4:	61d3      	str	r3, [r2, #28]
 80019e6:	4b06      	ldr	r3, [pc, #24]	; (8001a00 <HAL_MspInit+0x44>)
 80019e8:	69db      	ldr	r3, [r3, #28]
 80019ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019ee:	603b      	str	r3, [r7, #0]
 80019f0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019f2:	bf00      	nop
 80019f4:	370c      	adds	r7, #12
 80019f6:	46bd      	mov	sp, r7
 80019f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fc:	4770      	bx	lr
 80019fe:	bf00      	nop
 8001a00:	40021000 	.word	0x40021000

08001a04 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a04:	b480      	push	{r7}
 8001a06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001a08:	e7fe      	b.n	8001a08 <NMI_Handler+0x4>

08001a0a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a0a:	b480      	push	{r7}
 8001a0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a0e:	e7fe      	b.n	8001a0e <HardFault_Handler+0x4>

08001a10 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a10:	b480      	push	{r7}
 8001a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a14:	e7fe      	b.n	8001a14 <MemManage_Handler+0x4>

08001a16 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a16:	b480      	push	{r7}
 8001a18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a1a:	e7fe      	b.n	8001a1a <BusFault_Handler+0x4>

08001a1c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a20:	e7fe      	b.n	8001a20 <UsageFault_Handler+0x4>

08001a22 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a22:	b480      	push	{r7}
 8001a24:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a26:	bf00      	nop
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2e:	4770      	bx	lr

08001a30 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a30:	b480      	push	{r7}
 8001a32:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a34:	bf00      	nop
 8001a36:	46bd      	mov	sp, r7
 8001a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3c:	4770      	bx	lr

08001a3e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a3e:	b480      	push	{r7}
 8001a40:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a42:	bf00      	nop
 8001a44:	46bd      	mov	sp, r7
 8001a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4a:	4770      	bx	lr

08001a4c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a50:	f000 fb9e 	bl	8002190 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a54:	bf00      	nop
 8001a56:	bd80      	pop	{r7, pc}

08001a58 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001a5c:	4802      	ldr	r0, [pc, #8]	; (8001a68 <DMA1_Channel4_IRQHandler+0x10>)
 8001a5e:	f002 fc87 	bl	8004370 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8001a62:	bf00      	nop
 8001a64:	bd80      	pop	{r7, pc}
 8001a66:	bf00      	nop
 8001a68:	20000504 	.word	0x20000504

08001a6c <USB_LP_CAN_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN_RX0 interrupts.
  */
void USB_LP_CAN_RX0_IRQHandler(void)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8001a70:	4802      	ldr	r0, [pc, #8]	; (8001a7c <USB_LP_CAN_RX0_IRQHandler+0x10>)
 8001a72:	f002 f81f 	bl	8003ab4 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 1 */
}
 8001a76:	bf00      	nop
 8001a78:	bd80      	pop	{r7, pc}
 8001a7a:	bf00      	nop
 8001a7c:	20000294 	.word	0x20000294

08001a80 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger, commutation and TIM17 interrupts.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8001a84:	4802      	ldr	r0, [pc, #8]	; (8001a90 <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 8001a86:	f004 fd69 	bl	800655c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 8001a8a:	bf00      	nop
 8001a8c:	bd80      	pop	{r7, pc}
 8001a8e:	bf00      	nop
 8001a90:	200003a8 	.word	0x200003a8

08001a94 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001a98:	4802      	ldr	r0, [pc, #8]	; (8001aa4 <USART1_IRQHandler+0x10>)
 8001a9a:	f005 fcf3 	bl	8007484 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001a9e:	bf00      	nop
 8001aa0:	bd80      	pop	{r7, pc}
 8001aa2:	bf00      	nop
 8001aa4:	200003f4 	.word	0x200003f4

08001aa8 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt / USART3 wake-up interrupt through EXTI line 28.
  */
void USART3_IRQHandler(void)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001aac:	4802      	ldr	r0, [pc, #8]	; (8001ab8 <USART3_IRQHandler+0x10>)
 8001aae:	f005 fce9 	bl	8007484 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001ab2:	bf00      	nop
 8001ab4:	bd80      	pop	{r7, pc}
 8001ab6:	bf00      	nop
 8001ab8:	2000047c 	.word	0x2000047c

08001abc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001abc:	b480      	push	{r7}
 8001abe:	af00      	add	r7, sp, #0
	return 1;
 8001ac0:	2301      	movs	r3, #1
}
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aca:	4770      	bx	lr

08001acc <_kill>:

int _kill(int pid, int sig)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b082      	sub	sp, #8
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
 8001ad4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001ad6:	f008 f811 	bl	8009afc <__errno>
 8001ada:	4603      	mov	r3, r0
 8001adc:	2216      	movs	r2, #22
 8001ade:	601a      	str	r2, [r3, #0]
	return -1;
 8001ae0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	3708      	adds	r7, #8
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	bd80      	pop	{r7, pc}

08001aec <_exit>:

void _exit (int status)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b082      	sub	sp, #8
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001af4:	f04f 31ff 	mov.w	r1, #4294967295
 8001af8:	6878      	ldr	r0, [r7, #4]
 8001afa:	f7ff ffe7 	bl	8001acc <_kill>
	while (1) {}		/* Make sure we hang here */
 8001afe:	e7fe      	b.n	8001afe <_exit+0x12>

08001b00 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b086      	sub	sp, #24
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	60f8      	str	r0, [r7, #12]
 8001b08:	60b9      	str	r1, [r7, #8]
 8001b0a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	617b      	str	r3, [r7, #20]
 8001b10:	e00a      	b.n	8001b28 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001b12:	f3af 8000 	nop.w
 8001b16:	4601      	mov	r1, r0
 8001b18:	68bb      	ldr	r3, [r7, #8]
 8001b1a:	1c5a      	adds	r2, r3, #1
 8001b1c:	60ba      	str	r2, [r7, #8]
 8001b1e:	b2ca      	uxtb	r2, r1
 8001b20:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b22:	697b      	ldr	r3, [r7, #20]
 8001b24:	3301      	adds	r3, #1
 8001b26:	617b      	str	r3, [r7, #20]
 8001b28:	697a      	ldr	r2, [r7, #20]
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	429a      	cmp	r2, r3
 8001b2e:	dbf0      	blt.n	8001b12 <_read+0x12>
	}

return len;
 8001b30:	687b      	ldr	r3, [r7, #4]
}
 8001b32:	4618      	mov	r0, r3
 8001b34:	3718      	adds	r7, #24
 8001b36:	46bd      	mov	sp, r7
 8001b38:	bd80      	pop	{r7, pc}

08001b3a <_close>:
	}
	return len;
}

int _close(int file)
{
 8001b3a:	b480      	push	{r7}
 8001b3c:	b083      	sub	sp, #12
 8001b3e:	af00      	add	r7, sp, #0
 8001b40:	6078      	str	r0, [r7, #4]
	return -1;
 8001b42:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b46:	4618      	mov	r0, r3
 8001b48:	370c      	adds	r7, #12
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b50:	4770      	bx	lr

08001b52 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b52:	b480      	push	{r7}
 8001b54:	b083      	sub	sp, #12
 8001b56:	af00      	add	r7, sp, #0
 8001b58:	6078      	str	r0, [r7, #4]
 8001b5a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001b5c:	683b      	ldr	r3, [r7, #0]
 8001b5e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001b62:	605a      	str	r2, [r3, #4]
	return 0;
 8001b64:	2300      	movs	r3, #0
}
 8001b66:	4618      	mov	r0, r3
 8001b68:	370c      	adds	r7, #12
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b70:	4770      	bx	lr

08001b72 <_isatty>:

int _isatty(int file)
{
 8001b72:	b480      	push	{r7}
 8001b74:	b083      	sub	sp, #12
 8001b76:	af00      	add	r7, sp, #0
 8001b78:	6078      	str	r0, [r7, #4]
	return 1;
 8001b7a:	2301      	movs	r3, #1
}
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	370c      	adds	r7, #12
 8001b80:	46bd      	mov	sp, r7
 8001b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b86:	4770      	bx	lr

08001b88 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	b085      	sub	sp, #20
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	60f8      	str	r0, [r7, #12]
 8001b90:	60b9      	str	r1, [r7, #8]
 8001b92:	607a      	str	r2, [r7, #4]
	return 0;
 8001b94:	2300      	movs	r3, #0
}
 8001b96:	4618      	mov	r0, r3
 8001b98:	3714      	adds	r7, #20
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba0:	4770      	bx	lr
	...

08001ba4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b086      	sub	sp, #24
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001bac:	4a14      	ldr	r2, [pc, #80]	; (8001c00 <_sbrk+0x5c>)
 8001bae:	4b15      	ldr	r3, [pc, #84]	; (8001c04 <_sbrk+0x60>)
 8001bb0:	1ad3      	subs	r3, r2, r3
 8001bb2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001bb4:	697b      	ldr	r3, [r7, #20]
 8001bb6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001bb8:	4b13      	ldr	r3, [pc, #76]	; (8001c08 <_sbrk+0x64>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d102      	bne.n	8001bc6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001bc0:	4b11      	ldr	r3, [pc, #68]	; (8001c08 <_sbrk+0x64>)
 8001bc2:	4a12      	ldr	r2, [pc, #72]	; (8001c0c <_sbrk+0x68>)
 8001bc4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001bc6:	4b10      	ldr	r3, [pc, #64]	; (8001c08 <_sbrk+0x64>)
 8001bc8:	681a      	ldr	r2, [r3, #0]
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	4413      	add	r3, r2
 8001bce:	693a      	ldr	r2, [r7, #16]
 8001bd0:	429a      	cmp	r2, r3
 8001bd2:	d207      	bcs.n	8001be4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001bd4:	f007 ff92 	bl	8009afc <__errno>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	220c      	movs	r2, #12
 8001bdc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001bde:	f04f 33ff 	mov.w	r3, #4294967295
 8001be2:	e009      	b.n	8001bf8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001be4:	4b08      	ldr	r3, [pc, #32]	; (8001c08 <_sbrk+0x64>)
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001bea:	4b07      	ldr	r3, [pc, #28]	; (8001c08 <_sbrk+0x64>)
 8001bec:	681a      	ldr	r2, [r3, #0]
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	4413      	add	r3, r2
 8001bf2:	4a05      	ldr	r2, [pc, #20]	; (8001c08 <_sbrk+0x64>)
 8001bf4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001bf6:	68fb      	ldr	r3, [r7, #12]
}
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	3718      	adds	r7, #24
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	bd80      	pop	{r7, pc}
 8001c00:	20008000 	.word	0x20008000
 8001c04:	00000400 	.word	0x00000400
 8001c08:	20000358 	.word	0x20000358
 8001c0c:	20000698 	.word	0x20000698

08001c10 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c10:	b480      	push	{r7}
 8001c12:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c14:	4b06      	ldr	r3, [pc, #24]	; (8001c30 <SystemInit+0x20>)
 8001c16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001c1a:	4a05      	ldr	r2, [pc, #20]	; (8001c30 <SystemInit+0x20>)
 8001c1c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001c20:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c24:	bf00      	nop
 8001c26:	46bd      	mov	sp, r7
 8001c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2c:	4770      	bx	lr
 8001c2e:	bf00      	nop
 8001c30:	e000ed00 	.word	0xe000ed00

08001c34 <MX_TIM3_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim17;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b08a      	sub	sp, #40	; 0x28
 8001c38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c3a:	f107 031c 	add.w	r3, r7, #28
 8001c3e:	2200      	movs	r2, #0
 8001c40:	601a      	str	r2, [r3, #0]
 8001c42:	605a      	str	r2, [r3, #4]
 8001c44:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c46:	463b      	mov	r3, r7
 8001c48:	2200      	movs	r2, #0
 8001c4a:	601a      	str	r2, [r3, #0]
 8001c4c:	605a      	str	r2, [r3, #4]
 8001c4e:	609a      	str	r2, [r3, #8]
 8001c50:	60da      	str	r2, [r3, #12]
 8001c52:	611a      	str	r2, [r3, #16]
 8001c54:	615a      	str	r2, [r3, #20]
 8001c56:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001c58:	4b27      	ldr	r3, [pc, #156]	; (8001cf8 <MX_TIM3_Init+0xc4>)
 8001c5a:	4a28      	ldr	r2, [pc, #160]	; (8001cfc <MX_TIM3_Init+0xc8>)
 8001c5c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 72;
 8001c5e:	4b26      	ldr	r3, [pc, #152]	; (8001cf8 <MX_TIM3_Init+0xc4>)
 8001c60:	2248      	movs	r2, #72	; 0x48
 8001c62:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c64:	4b24      	ldr	r3, [pc, #144]	; (8001cf8 <MX_TIM3_Init+0xc4>)
 8001c66:	2200      	movs	r2, #0
 8001c68:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 20000;
 8001c6a:	4b23      	ldr	r3, [pc, #140]	; (8001cf8 <MX_TIM3_Init+0xc4>)
 8001c6c:	f644 6220 	movw	r2, #20000	; 0x4e20
 8001c70:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c72:	4b21      	ldr	r3, [pc, #132]	; (8001cf8 <MX_TIM3_Init+0xc4>)
 8001c74:	2200      	movs	r2, #0
 8001c76:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c78:	4b1f      	ldr	r3, [pc, #124]	; (8001cf8 <MX_TIM3_Init+0xc4>)
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001c7e:	481e      	ldr	r0, [pc, #120]	; (8001cf8 <MX_TIM3_Init+0xc4>)
 8001c80:	f004 fb14 	bl	80062ac <HAL_TIM_PWM_Init>
 8001c84:	4603      	mov	r3, r0
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d001      	beq.n	8001c8e <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8001c8a:	f7ff fe92 	bl	80019b2 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c8e:	2300      	movs	r3, #0
 8001c90:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c92:	2300      	movs	r3, #0
 8001c94:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001c96:	f107 031c 	add.w	r3, r7, #28
 8001c9a:	4619      	mov	r1, r3
 8001c9c:	4816      	ldr	r0, [pc, #88]	; (8001cf8 <MX_TIM3_Init+0xc4>)
 8001c9e:	f005 fa45 	bl	800712c <HAL_TIMEx_MasterConfigSynchronization>
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d001      	beq.n	8001cac <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8001ca8:	f7ff fe83 	bl	80019b2 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001cac:	2360      	movs	r3, #96	; 0x60
 8001cae:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 15000;
 8001cb0:	f643 2398 	movw	r3, #15000	; 0x3a98
 8001cb4:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001cba:	2300      	movs	r3, #0
 8001cbc:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001cbe:	463b      	mov	r3, r7
 8001cc0:	2208      	movs	r2, #8
 8001cc2:	4619      	mov	r1, r3
 8001cc4:	480c      	ldr	r0, [pc, #48]	; (8001cf8 <MX_TIM3_Init+0xc4>)
 8001cc6:	f004 fd69 	bl	800679c <HAL_TIM_PWM_ConfigChannel>
 8001cca:	4603      	mov	r3, r0
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d001      	beq.n	8001cd4 <MX_TIM3_Init+0xa0>
  {
    Error_Handler();
 8001cd0:	f7ff fe6f 	bl	80019b2 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001cd4:	463b      	mov	r3, r7
 8001cd6:	220c      	movs	r2, #12
 8001cd8:	4619      	mov	r1, r3
 8001cda:	4807      	ldr	r0, [pc, #28]	; (8001cf8 <MX_TIM3_Init+0xc4>)
 8001cdc:	f004 fd5e 	bl	800679c <HAL_TIM_PWM_ConfigChannel>
 8001ce0:	4603      	mov	r3, r0
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d001      	beq.n	8001cea <MX_TIM3_Init+0xb6>
  {
    Error_Handler();
 8001ce6:	f7ff fe64 	bl	80019b2 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001cea:	4803      	ldr	r0, [pc, #12]	; (8001cf8 <MX_TIM3_Init+0xc4>)
 8001cec:	f000 f874 	bl	8001dd8 <HAL_TIM_MspPostInit>

}
 8001cf0:	bf00      	nop
 8001cf2:	3728      	adds	r7, #40	; 0x28
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	bd80      	pop	{r7, pc}
 8001cf8:	2000035c 	.word	0x2000035c
 8001cfc:	40000400 	.word	0x40000400

08001d00 <MX_TIM17_Init>:
/* TIM17 init function */
void MX_TIM17_Init(void)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	af00      	add	r7, sp, #0
  /* USER CODE END TIM17_Init 0 */

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8001d04:	4b0f      	ldr	r3, [pc, #60]	; (8001d44 <MX_TIM17_Init+0x44>)
 8001d06:	4a10      	ldr	r2, [pc, #64]	; (8001d48 <MX_TIM17_Init+0x48>)
 8001d08:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 72;
 8001d0a:	4b0e      	ldr	r3, [pc, #56]	; (8001d44 <MX_TIM17_Init+0x44>)
 8001d0c:	2248      	movs	r2, #72	; 0x48
 8001d0e:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d10:	4b0c      	ldr	r3, [pc, #48]	; (8001d44 <MX_TIM17_Init+0x44>)
 8001d12:	2200      	movs	r2, #0
 8001d14:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 500;
 8001d16:	4b0b      	ldr	r3, [pc, #44]	; (8001d44 <MX_TIM17_Init+0x44>)
 8001d18:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001d1c:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d1e:	4b09      	ldr	r3, [pc, #36]	; (8001d44 <MX_TIM17_Init+0x44>)
 8001d20:	2200      	movs	r2, #0
 8001d22:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8001d24:	4b07      	ldr	r3, [pc, #28]	; (8001d44 <MX_TIM17_Init+0x44>)
 8001d26:	2200      	movs	r2, #0
 8001d28:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d2a:	4b06      	ldr	r3, [pc, #24]	; (8001d44 <MX_TIM17_Init+0x44>)
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8001d30:	4804      	ldr	r0, [pc, #16]	; (8001d44 <MX_TIM17_Init+0x44>)
 8001d32:	f004 f9f9 	bl	8006128 <HAL_TIM_Base_Init>
 8001d36:	4603      	mov	r3, r0
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d001      	beq.n	8001d40 <MX_TIM17_Init+0x40>
  {
    Error_Handler();
 8001d3c:	f7ff fe39 	bl	80019b2 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 8001d40:	bf00      	nop
 8001d42:	bd80      	pop	{r7, pc}
 8001d44:	200003a8 	.word	0x200003a8
 8001d48:	40014800 	.word	0x40014800

08001d4c <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	b085      	sub	sp, #20
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	4a0a      	ldr	r2, [pc, #40]	; (8001d84 <HAL_TIM_PWM_MspInit+0x38>)
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	d10b      	bne.n	8001d76 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001d5e:	4b0a      	ldr	r3, [pc, #40]	; (8001d88 <HAL_TIM_PWM_MspInit+0x3c>)
 8001d60:	69db      	ldr	r3, [r3, #28]
 8001d62:	4a09      	ldr	r2, [pc, #36]	; (8001d88 <HAL_TIM_PWM_MspInit+0x3c>)
 8001d64:	f043 0302 	orr.w	r3, r3, #2
 8001d68:	61d3      	str	r3, [r2, #28]
 8001d6a:	4b07      	ldr	r3, [pc, #28]	; (8001d88 <HAL_TIM_PWM_MspInit+0x3c>)
 8001d6c:	69db      	ldr	r3, [r3, #28]
 8001d6e:	f003 0302 	and.w	r3, r3, #2
 8001d72:	60fb      	str	r3, [r7, #12]
 8001d74:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001d76:	bf00      	nop
 8001d78:	3714      	adds	r7, #20
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d80:	4770      	bx	lr
 8001d82:	bf00      	nop
 8001d84:	40000400 	.word	0x40000400
 8001d88:	40021000 	.word	0x40021000

08001d8c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b084      	sub	sp, #16
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM17)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	4a0d      	ldr	r2, [pc, #52]	; (8001dd0 <HAL_TIM_Base_MspInit+0x44>)
 8001d9a:	4293      	cmp	r3, r2
 8001d9c:	d113      	bne.n	8001dc6 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM17_MspInit 0 */

  /* USER CODE END TIM17_MspInit 0 */
    /* TIM17 clock enable */
    __HAL_RCC_TIM17_CLK_ENABLE();
 8001d9e:	4b0d      	ldr	r3, [pc, #52]	; (8001dd4 <HAL_TIM_Base_MspInit+0x48>)
 8001da0:	699b      	ldr	r3, [r3, #24]
 8001da2:	4a0c      	ldr	r2, [pc, #48]	; (8001dd4 <HAL_TIM_Base_MspInit+0x48>)
 8001da4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001da8:	6193      	str	r3, [r2, #24]
 8001daa:	4b0a      	ldr	r3, [pc, #40]	; (8001dd4 <HAL_TIM_Base_MspInit+0x48>)
 8001dac:	699b      	ldr	r3, [r3, #24]
 8001dae:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001db2:	60fb      	str	r3, [r7, #12]
 8001db4:	68fb      	ldr	r3, [r7, #12]

    /* TIM17 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 0, 0);
 8001db6:	2200      	movs	r2, #0
 8001db8:	2100      	movs	r1, #0
 8001dba:	201a      	movs	r0, #26
 8001dbc:	f002 f985 	bl	80040ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8001dc0:	201a      	movs	r0, #26
 8001dc2:	f002 f99e 	bl	8004102 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }
}
 8001dc6:	bf00      	nop
 8001dc8:	3710      	adds	r7, #16
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bd80      	pop	{r7, pc}
 8001dce:	bf00      	nop
 8001dd0:	40014800 	.word	0x40014800
 8001dd4:	40021000 	.word	0x40021000

08001dd8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b088      	sub	sp, #32
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001de0:	f107 030c 	add.w	r3, r7, #12
 8001de4:	2200      	movs	r2, #0
 8001de6:	601a      	str	r2, [r3, #0]
 8001de8:	605a      	str	r2, [r3, #4]
 8001dea:	609a      	str	r2, [r3, #8]
 8001dec:	60da      	str	r2, [r3, #12]
 8001dee:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	4a11      	ldr	r2, [pc, #68]	; (8001e3c <HAL_TIM_MspPostInit+0x64>)
 8001df6:	4293      	cmp	r3, r2
 8001df8:	d11b      	bne.n	8001e32 <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dfa:	4b11      	ldr	r3, [pc, #68]	; (8001e40 <HAL_TIM_MspPostInit+0x68>)
 8001dfc:	695b      	ldr	r3, [r3, #20]
 8001dfe:	4a10      	ldr	r2, [pc, #64]	; (8001e40 <HAL_TIM_MspPostInit+0x68>)
 8001e00:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001e04:	6153      	str	r3, [r2, #20]
 8001e06:	4b0e      	ldr	r3, [pc, #56]	; (8001e40 <HAL_TIM_MspPostInit+0x68>)
 8001e08:	695b      	ldr	r3, [r3, #20]
 8001e0a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001e0e:	60bb      	str	r3, [r7, #8]
 8001e10:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001e12:	2303      	movs	r3, #3
 8001e14:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e16:	2302      	movs	r3, #2
 8001e18:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001e22:	2302      	movs	r3, #2
 8001e24:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e26:	f107 030c 	add.w	r3, r7, #12
 8001e2a:	4619      	mov	r1, r3
 8001e2c:	4805      	ldr	r0, [pc, #20]	; (8001e44 <HAL_TIM_MspPostInit+0x6c>)
 8001e2e:	f002 fbad 	bl	800458c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001e32:	bf00      	nop
 8001e34:	3720      	adds	r7, #32
 8001e36:	46bd      	mov	sp, r7
 8001e38:	bd80      	pop	{r7, pc}
 8001e3a:	bf00      	nop
 8001e3c:	40000400 	.word	0x40000400
 8001e40:	40021000 	.word	0x40021000
 8001e44:	48000400 	.word	0x48000400

08001e48 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001e4c:	4b13      	ldr	r3, [pc, #76]	; (8001e9c <MX_USART1_UART_Init+0x54>)
 8001e4e:	4a14      	ldr	r2, [pc, #80]	; (8001ea0 <MX_USART1_UART_Init+0x58>)
 8001e50:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 2000000;
 8001e52:	4b12      	ldr	r3, [pc, #72]	; (8001e9c <MX_USART1_UART_Init+0x54>)
 8001e54:	4a13      	ldr	r2, [pc, #76]	; (8001ea4 <MX_USART1_UART_Init+0x5c>)
 8001e56:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001e58:	4b10      	ldr	r3, [pc, #64]	; (8001e9c <MX_USART1_UART_Init+0x54>)
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001e5e:	4b0f      	ldr	r3, [pc, #60]	; (8001e9c <MX_USART1_UART_Init+0x54>)
 8001e60:	2200      	movs	r2, #0
 8001e62:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001e64:	4b0d      	ldr	r3, [pc, #52]	; (8001e9c <MX_USART1_UART_Init+0x54>)
 8001e66:	2200      	movs	r2, #0
 8001e68:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001e6a:	4b0c      	ldr	r3, [pc, #48]	; (8001e9c <MX_USART1_UART_Init+0x54>)
 8001e6c:	220c      	movs	r2, #12
 8001e6e:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e70:	4b0a      	ldr	r3, [pc, #40]	; (8001e9c <MX_USART1_UART_Init+0x54>)
 8001e72:	2200      	movs	r2, #0
 8001e74:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e76:	4b09      	ldr	r3, [pc, #36]	; (8001e9c <MX_USART1_UART_Init+0x54>)
 8001e78:	2200      	movs	r2, #0
 8001e7a:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001e7c:	4b07      	ldr	r3, [pc, #28]	; (8001e9c <MX_USART1_UART_Init+0x54>)
 8001e7e:	2200      	movs	r2, #0
 8001e80:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001e82:	4b06      	ldr	r3, [pc, #24]	; (8001e9c <MX_USART1_UART_Init+0x54>)
 8001e84:	2200      	movs	r2, #0
 8001e86:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001e88:	4804      	ldr	r0, [pc, #16]	; (8001e9c <MX_USART1_UART_Init+0x54>)
 8001e8a:	f005 f9ed 	bl	8007268 <HAL_UART_Init>
 8001e8e:	4603      	mov	r3, r0
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d001      	beq.n	8001e98 <MX_USART1_UART_Init+0x50>
  {
    Error_Handler();
 8001e94:	f7ff fd8d 	bl	80019b2 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001e98:	bf00      	nop
 8001e9a:	bd80      	pop	{r7, pc}
 8001e9c:	200003f4 	.word	0x200003f4
 8001ea0:	40013800 	.word	0x40013800
 8001ea4:	001e8480 	.word	0x001e8480

08001ea8 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001eac:	4b14      	ldr	r3, [pc, #80]	; (8001f00 <MX_USART3_UART_Init+0x58>)
 8001eae:	4a15      	ldr	r2, [pc, #84]	; (8001f04 <MX_USART3_UART_Init+0x5c>)
 8001eb0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 38400;
 8001eb2:	4b13      	ldr	r3, [pc, #76]	; (8001f00 <MX_USART3_UART_Init+0x58>)
 8001eb4:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8001eb8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001eba:	4b11      	ldr	r3, [pc, #68]	; (8001f00 <MX_USART3_UART_Init+0x58>)
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001ec0:	4b0f      	ldr	r3, [pc, #60]	; (8001f00 <MX_USART3_UART_Init+0x58>)
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001ec6:	4b0e      	ldr	r3, [pc, #56]	; (8001f00 <MX_USART3_UART_Init+0x58>)
 8001ec8:	2200      	movs	r2, #0
 8001eca:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001ecc:	4b0c      	ldr	r3, [pc, #48]	; (8001f00 <MX_USART3_UART_Init+0x58>)
 8001ece:	220c      	movs	r2, #12
 8001ed0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ed2:	4b0b      	ldr	r3, [pc, #44]	; (8001f00 <MX_USART3_UART_Init+0x58>)
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ed8:	4b09      	ldr	r3, [pc, #36]	; (8001f00 <MX_USART3_UART_Init+0x58>)
 8001eda:	2200      	movs	r2, #0
 8001edc:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001ede:	4b08      	ldr	r3, [pc, #32]	; (8001f00 <MX_USART3_UART_Init+0x58>)
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001ee4:	4b06      	ldr	r3, [pc, #24]	; (8001f00 <MX_USART3_UART_Init+0x58>)
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001eea:	4805      	ldr	r0, [pc, #20]	; (8001f00 <MX_USART3_UART_Init+0x58>)
 8001eec:	f005 f9bc 	bl	8007268 <HAL_UART_Init>
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d001      	beq.n	8001efa <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8001ef6:	f7ff fd5c 	bl	80019b2 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001efa:	bf00      	nop
 8001efc:	bd80      	pop	{r7, pc}
 8001efe:	bf00      	nop
 8001f00:	2000047c 	.word	0x2000047c
 8001f04:	40004800 	.word	0x40004800

08001f08 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b08c      	sub	sp, #48	; 0x30
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f10:	f107 031c 	add.w	r3, r7, #28
 8001f14:	2200      	movs	r2, #0
 8001f16:	601a      	str	r2, [r3, #0]
 8001f18:	605a      	str	r2, [r3, #4]
 8001f1a:	609a      	str	r2, [r3, #8]
 8001f1c:	60da      	str	r2, [r3, #12]
 8001f1e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	4a5c      	ldr	r2, [pc, #368]	; (8002098 <HAL_UART_MspInit+0x190>)
 8001f26:	4293      	cmp	r3, r2
 8001f28:	d16a      	bne.n	8002000 <HAL_UART_MspInit+0xf8>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001f2a:	4b5c      	ldr	r3, [pc, #368]	; (800209c <HAL_UART_MspInit+0x194>)
 8001f2c:	699b      	ldr	r3, [r3, #24]
 8001f2e:	4a5b      	ldr	r2, [pc, #364]	; (800209c <HAL_UART_MspInit+0x194>)
 8001f30:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f34:	6193      	str	r3, [r2, #24]
 8001f36:	4b59      	ldr	r3, [pc, #356]	; (800209c <HAL_UART_MspInit+0x194>)
 8001f38:	699b      	ldr	r3, [r3, #24]
 8001f3a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001f3e:	61bb      	str	r3, [r7, #24]
 8001f40:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f42:	4b56      	ldr	r3, [pc, #344]	; (800209c <HAL_UART_MspInit+0x194>)
 8001f44:	695b      	ldr	r3, [r3, #20]
 8001f46:	4a55      	ldr	r2, [pc, #340]	; (800209c <HAL_UART_MspInit+0x194>)
 8001f48:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f4c:	6153      	str	r3, [r2, #20]
 8001f4e:	4b53      	ldr	r3, [pc, #332]	; (800209c <HAL_UART_MspInit+0x194>)
 8001f50:	695b      	ldr	r3, [r3, #20]
 8001f52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f56:	617b      	str	r3, [r7, #20]
 8001f58:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001f5a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001f5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f60:	2302      	movs	r3, #2
 8001f62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f64:	2300      	movs	r3, #0
 8001f66:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f68:	2303      	movs	r3, #3
 8001f6a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001f6c:	2307      	movs	r3, #7
 8001f6e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f70:	f107 031c 	add.w	r3, r7, #28
 8001f74:	4619      	mov	r1, r3
 8001f76:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f7a:	f002 fb07 	bl	800458c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001f7e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001f82:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f84:	2302      	movs	r3, #2
 8001f86:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001f88:	2301      	movs	r3, #1
 8001f8a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f8c:	2303      	movs	r3, #3
 8001f8e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001f90:	2307      	movs	r3, #7
 8001f92:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f94:	f107 031c 	add.w	r3, r7, #28
 8001f98:	4619      	mov	r1, r3
 8001f9a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f9e:	f002 faf5 	bl	800458c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8001fa2:	4b3f      	ldr	r3, [pc, #252]	; (80020a0 <HAL_UART_MspInit+0x198>)
 8001fa4:	4a3f      	ldr	r2, [pc, #252]	; (80020a4 <HAL_UART_MspInit+0x19c>)
 8001fa6:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001fa8:	4b3d      	ldr	r3, [pc, #244]	; (80020a0 <HAL_UART_MspInit+0x198>)
 8001faa:	2210      	movs	r2, #16
 8001fac:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001fae:	4b3c      	ldr	r3, [pc, #240]	; (80020a0 <HAL_UART_MspInit+0x198>)
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001fb4:	4b3a      	ldr	r3, [pc, #232]	; (80020a0 <HAL_UART_MspInit+0x198>)
 8001fb6:	2280      	movs	r2, #128	; 0x80
 8001fb8:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001fba:	4b39      	ldr	r3, [pc, #228]	; (80020a0 <HAL_UART_MspInit+0x198>)
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001fc0:	4b37      	ldr	r3, [pc, #220]	; (80020a0 <HAL_UART_MspInit+0x198>)
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8001fc6:	4b36      	ldr	r3, [pc, #216]	; (80020a0 <HAL_UART_MspInit+0x198>)
 8001fc8:	2200      	movs	r2, #0
 8001fca:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001fcc:	4b34      	ldr	r3, [pc, #208]	; (80020a0 <HAL_UART_MspInit+0x198>)
 8001fce:	2200      	movs	r2, #0
 8001fd0:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8001fd2:	4833      	ldr	r0, [pc, #204]	; (80020a0 <HAL_UART_MspInit+0x198>)
 8001fd4:	f002 f8af 	bl	8004136 <HAL_DMA_Init>
 8001fd8:	4603      	mov	r3, r0
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d001      	beq.n	8001fe2 <HAL_UART_MspInit+0xda>
    {
      Error_Handler();
 8001fde:	f7ff fce8 	bl	80019b2 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	4a2e      	ldr	r2, [pc, #184]	; (80020a0 <HAL_UART_MspInit+0x198>)
 8001fe6:	671a      	str	r2, [r3, #112]	; 0x70
 8001fe8:	4a2d      	ldr	r2, [pc, #180]	; (80020a0 <HAL_UART_MspInit+0x198>)
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001fee:	2200      	movs	r2, #0
 8001ff0:	2100      	movs	r1, #0
 8001ff2:	2025      	movs	r0, #37	; 0x25
 8001ff4:	f002 f869 	bl	80040ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001ff8:	2025      	movs	r0, #37	; 0x25
 8001ffa:	f002 f882 	bl	8004102 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001ffe:	e046      	b.n	800208e <HAL_UART_MspInit+0x186>
  else if(uartHandle->Instance==USART3)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	4a28      	ldr	r2, [pc, #160]	; (80020a8 <HAL_UART_MspInit+0x1a0>)
 8002006:	4293      	cmp	r3, r2
 8002008:	d141      	bne.n	800208e <HAL_UART_MspInit+0x186>
    __HAL_RCC_USART3_CLK_ENABLE();
 800200a:	4b24      	ldr	r3, [pc, #144]	; (800209c <HAL_UART_MspInit+0x194>)
 800200c:	69db      	ldr	r3, [r3, #28]
 800200e:	4a23      	ldr	r2, [pc, #140]	; (800209c <HAL_UART_MspInit+0x194>)
 8002010:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002014:	61d3      	str	r3, [r2, #28]
 8002016:	4b21      	ldr	r3, [pc, #132]	; (800209c <HAL_UART_MspInit+0x194>)
 8002018:	69db      	ldr	r3, [r3, #28]
 800201a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800201e:	613b      	str	r3, [r7, #16]
 8002020:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002022:	4b1e      	ldr	r3, [pc, #120]	; (800209c <HAL_UART_MspInit+0x194>)
 8002024:	695b      	ldr	r3, [r3, #20]
 8002026:	4a1d      	ldr	r2, [pc, #116]	; (800209c <HAL_UART_MspInit+0x194>)
 8002028:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800202c:	6153      	str	r3, [r2, #20]
 800202e:	4b1b      	ldr	r3, [pc, #108]	; (800209c <HAL_UART_MspInit+0x194>)
 8002030:	695b      	ldr	r3, [r3, #20]
 8002032:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002036:	60fb      	str	r3, [r7, #12]
 8002038:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800203a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800203e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002040:	2302      	movs	r3, #2
 8002042:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002044:	2300      	movs	r3, #0
 8002046:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002048:	2303      	movs	r3, #3
 800204a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800204c:	2307      	movs	r3, #7
 800204e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002050:	f107 031c 	add.w	r3, r7, #28
 8002054:	4619      	mov	r1, r3
 8002056:	4815      	ldr	r0, [pc, #84]	; (80020ac <HAL_UART_MspInit+0x1a4>)
 8002058:	f002 fa98 	bl	800458c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800205c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002060:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002062:	2302      	movs	r3, #2
 8002064:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002066:	2301      	movs	r3, #1
 8002068:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800206a:	2303      	movs	r3, #3
 800206c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800206e:	2307      	movs	r3, #7
 8002070:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002072:	f107 031c 	add.w	r3, r7, #28
 8002076:	4619      	mov	r1, r3
 8002078:	480c      	ldr	r0, [pc, #48]	; (80020ac <HAL_UART_MspInit+0x1a4>)
 800207a:	f002 fa87 	bl	800458c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800207e:	2200      	movs	r2, #0
 8002080:	2100      	movs	r1, #0
 8002082:	2027      	movs	r0, #39	; 0x27
 8002084:	f002 f821 	bl	80040ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002088:	2027      	movs	r0, #39	; 0x27
 800208a:	f002 f83a 	bl	8004102 <HAL_NVIC_EnableIRQ>
}
 800208e:	bf00      	nop
 8002090:	3730      	adds	r7, #48	; 0x30
 8002092:	46bd      	mov	sp, r7
 8002094:	bd80      	pop	{r7, pc}
 8002096:	bf00      	nop
 8002098:	40013800 	.word	0x40013800
 800209c:	40021000 	.word	0x40021000
 80020a0:	20000504 	.word	0x20000504
 80020a4:	40020044 	.word	0x40020044
 80020a8:	40004800 	.word	0x40004800
 80020ac:	48000400 	.word	0x48000400

080020b0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80020b0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80020e8 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80020b4:	480d      	ldr	r0, [pc, #52]	; (80020ec <LoopForever+0x6>)
  ldr r1, =_edata
 80020b6:	490e      	ldr	r1, [pc, #56]	; (80020f0 <LoopForever+0xa>)
  ldr r2, =_sidata
 80020b8:	4a0e      	ldr	r2, [pc, #56]	; (80020f4 <LoopForever+0xe>)
  movs r3, #0
 80020ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80020bc:	e002      	b.n	80020c4 <LoopCopyDataInit>

080020be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80020be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80020c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80020c2:	3304      	adds	r3, #4

080020c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80020c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80020c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80020c8:	d3f9      	bcc.n	80020be <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80020ca:	4a0b      	ldr	r2, [pc, #44]	; (80020f8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80020cc:	4c0b      	ldr	r4, [pc, #44]	; (80020fc <LoopForever+0x16>)
  movs r3, #0
 80020ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80020d0:	e001      	b.n	80020d6 <LoopFillZerobss>

080020d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80020d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80020d4:	3204      	adds	r2, #4

080020d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80020d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80020d8:	d3fb      	bcc.n	80020d2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80020da:	f7ff fd99 	bl	8001c10 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80020de:	f007 fd13 	bl	8009b08 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80020e2:	f7ff fb8f 	bl	8001804 <main>

080020e6 <LoopForever>:

LoopForever:
    b LoopForever
 80020e6:	e7fe      	b.n	80020e6 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80020e8:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80020ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80020f0:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80020f4:	0800d6b8 	.word	0x0800d6b8
  ldr r2, =_sbss
 80020f8:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80020fc:	20000698 	.word	0x20000698

08002100 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002100:	e7fe      	b.n	8002100 <ADC1_2_IRQHandler>
	...

08002104 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002108:	4b08      	ldr	r3, [pc, #32]	; (800212c <HAL_Init+0x28>)
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	4a07      	ldr	r2, [pc, #28]	; (800212c <HAL_Init+0x28>)
 800210e:	f043 0310 	orr.w	r3, r3, #16
 8002112:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002114:	2003      	movs	r0, #3
 8002116:	f001 ffcd 	bl	80040b4 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800211a:	200f      	movs	r0, #15
 800211c:	f000 f808 	bl	8002130 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002120:	f7ff fc4c 	bl	80019bc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002124:	2300      	movs	r3, #0
}
 8002126:	4618      	mov	r0, r3
 8002128:	bd80      	pop	{r7, pc}
 800212a:	bf00      	nop
 800212c:	40022000 	.word	0x40022000

08002130 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b082      	sub	sp, #8
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002138:	4b12      	ldr	r3, [pc, #72]	; (8002184 <HAL_InitTick+0x54>)
 800213a:	681a      	ldr	r2, [r3, #0]
 800213c:	4b12      	ldr	r3, [pc, #72]	; (8002188 <HAL_InitTick+0x58>)
 800213e:	781b      	ldrb	r3, [r3, #0]
 8002140:	4619      	mov	r1, r3
 8002142:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002146:	fbb3 f3f1 	udiv	r3, r3, r1
 800214a:	fbb2 f3f3 	udiv	r3, r2, r3
 800214e:	4618      	mov	r0, r3
 8002150:	f001 ffe5 	bl	800411e <HAL_SYSTICK_Config>
 8002154:	4603      	mov	r3, r0
 8002156:	2b00      	cmp	r3, #0
 8002158:	d001      	beq.n	800215e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800215a:	2301      	movs	r3, #1
 800215c:	e00e      	b.n	800217c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	2b0f      	cmp	r3, #15
 8002162:	d80a      	bhi.n	800217a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002164:	2200      	movs	r2, #0
 8002166:	6879      	ldr	r1, [r7, #4]
 8002168:	f04f 30ff 	mov.w	r0, #4294967295
 800216c:	f001 ffad 	bl	80040ca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002170:	4a06      	ldr	r2, [pc, #24]	; (800218c <HAL_InitTick+0x5c>)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8002176:	2300      	movs	r3, #0
 8002178:	e000      	b.n	800217c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800217a:	2301      	movs	r3, #1
}
 800217c:	4618      	mov	r0, r3
 800217e:	3708      	adds	r7, #8
 8002180:	46bd      	mov	sp, r7
 8002182:	bd80      	pop	{r7, pc}
 8002184:	20000000 	.word	0x20000000
 8002188:	20000008 	.word	0x20000008
 800218c:	20000004 	.word	0x20000004

08002190 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002190:	b480      	push	{r7}
 8002192:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002194:	4b06      	ldr	r3, [pc, #24]	; (80021b0 <HAL_IncTick+0x20>)
 8002196:	781b      	ldrb	r3, [r3, #0]
 8002198:	461a      	mov	r2, r3
 800219a:	4b06      	ldr	r3, [pc, #24]	; (80021b4 <HAL_IncTick+0x24>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	4413      	add	r3, r2
 80021a0:	4a04      	ldr	r2, [pc, #16]	; (80021b4 <HAL_IncTick+0x24>)
 80021a2:	6013      	str	r3, [r2, #0]
}
 80021a4:	bf00      	nop
 80021a6:	46bd      	mov	sp, r7
 80021a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ac:	4770      	bx	lr
 80021ae:	bf00      	nop
 80021b0:	20000008 	.word	0x20000008
 80021b4:	20000548 	.word	0x20000548

080021b8 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80021b8:	b480      	push	{r7}
 80021ba:	af00      	add	r7, sp, #0
  return uwTick;  
 80021bc:	4b03      	ldr	r3, [pc, #12]	; (80021cc <HAL_GetTick+0x14>)
 80021be:	681b      	ldr	r3, [r3, #0]
}
 80021c0:	4618      	mov	r0, r3
 80021c2:	46bd      	mov	sp, r7
 80021c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c8:	4770      	bx	lr
 80021ca:	bf00      	nop
 80021cc:	20000548 	.word	0x20000548

080021d0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b09a      	sub	sp, #104	; 0x68
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80021d8:	2300      	movs	r3, #0
 80021da:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 80021de:	2300      	movs	r3, #0
 80021e0:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 80021e2:	2300      	movs	r3, #0
 80021e4:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d101      	bne.n	80021f0 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 80021ec:	2301      	movs	r3, #1
 80021ee:	e1c9      	b.n	8002584 <HAL_ADC_Init+0x3b4>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	691b      	ldr	r3, [r3, #16]
 80021f4:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021fa:	f003 0310 	and.w	r3, r3, #16
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d176      	bne.n	80022f0 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002206:	2b00      	cmp	r3, #0
 8002208:	d152      	bne.n	80022b0 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	2200      	movs	r2, #0
 800220e:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	2200      	movs	r2, #0
 8002214:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	2200      	movs	r2, #0
 800221a:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	2200      	movs	r2, #0
 8002220:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002224:	6878      	ldr	r0, [r7, #4]
 8002226:	f7fe fe33 	bl	8000e90 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	689b      	ldr	r3, [r3, #8]
 8002230:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002234:	2b00      	cmp	r3, #0
 8002236:	d13b      	bne.n	80022b0 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8002238:	6878      	ldr	r0, [r7, #4]
 800223a:	f000 ff7f 	bl	800313c <ADC_Disable>
 800223e:	4603      	mov	r3, r0
 8002240:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002248:	f003 0310 	and.w	r3, r3, #16
 800224c:	2b00      	cmp	r3, #0
 800224e:	d12f      	bne.n	80022b0 <HAL_ADC_Init+0xe0>
 8002250:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8002254:	2b00      	cmp	r3, #0
 8002256:	d12b      	bne.n	80022b0 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800225c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002260:	f023 0302 	bic.w	r3, r3, #2
 8002264:	f043 0202 	orr.w	r2, r3, #2
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	689a      	ldr	r2, [r3, #8]
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800227a:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	689a      	ldr	r2, [r3, #8]
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800228a:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800228c:	4b86      	ldr	r3, [pc, #536]	; (80024a8 <HAL_ADC_Init+0x2d8>)
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	4a86      	ldr	r2, [pc, #536]	; (80024ac <HAL_ADC_Init+0x2dc>)
 8002292:	fba2 2303 	umull	r2, r3, r2, r3
 8002296:	0c9a      	lsrs	r2, r3, #18
 8002298:	4613      	mov	r3, r2
 800229a:	009b      	lsls	r3, r3, #2
 800229c:	4413      	add	r3, r2
 800229e:	005b      	lsls	r3, r3, #1
 80022a0:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80022a2:	e002      	b.n	80022aa <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 80022a4:	68bb      	ldr	r3, [r7, #8]
 80022a6:	3b01      	subs	r3, #1
 80022a8:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80022aa:	68bb      	ldr	r3, [r7, #8]
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d1f9      	bne.n	80022a4 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	689b      	ldr	r3, [r3, #8]
 80022b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d007      	beq.n	80022ce <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	689b      	ldr	r3, [r3, #8]
 80022c4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80022c8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80022cc:	d110      	bne.n	80022f0 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022d2:	f023 0312 	bic.w	r3, r3, #18
 80022d6:	f043 0210 	orr.w	r2, r3, #16
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022e2:	f043 0201 	orr.w	r2, r3, #1
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 80022ea:	2301      	movs	r3, #1
 80022ec:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022f4:	f003 0310 	and.w	r3, r3, #16
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	f040 8136 	bne.w	800256a <HAL_ADC_Init+0x39a>
 80022fe:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8002302:	2b00      	cmp	r3, #0
 8002304:	f040 8131 	bne.w	800256a <HAL_ADC_Init+0x39a>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	689b      	ldr	r3, [r3, #8]
 800230e:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8002312:	2b00      	cmp	r3, #0
 8002314:	f040 8129 	bne.w	800256a <HAL_ADC_Init+0x39a>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800231c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002320:	f043 0202 	orr.w	r2, r3, #2
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002330:	d004      	beq.n	800233c <HAL_ADC_Init+0x16c>
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	4a5e      	ldr	r2, [pc, #376]	; (80024b0 <HAL_ADC_Init+0x2e0>)
 8002338:	4293      	cmp	r3, r2
 800233a:	d101      	bne.n	8002340 <HAL_ADC_Init+0x170>
 800233c:	4b5d      	ldr	r3, [pc, #372]	; (80024b4 <HAL_ADC_Init+0x2e4>)
 800233e:	e000      	b.n	8002342 <HAL_ADC_Init+0x172>
 8002340:	4b5d      	ldr	r3, [pc, #372]	; (80024b8 <HAL_ADC_Init+0x2e8>)
 8002342:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800234c:	d102      	bne.n	8002354 <HAL_ADC_Init+0x184>
 800234e:	4b58      	ldr	r3, [pc, #352]	; (80024b0 <HAL_ADC_Init+0x2e0>)
 8002350:	60fb      	str	r3, [r7, #12]
 8002352:	e01a      	b.n	800238a <HAL_ADC_Init+0x1ba>
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	4a55      	ldr	r2, [pc, #340]	; (80024b0 <HAL_ADC_Init+0x2e0>)
 800235a:	4293      	cmp	r3, r2
 800235c:	d103      	bne.n	8002366 <HAL_ADC_Init+0x196>
 800235e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002362:	60fb      	str	r3, [r7, #12]
 8002364:	e011      	b.n	800238a <HAL_ADC_Init+0x1ba>
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	4a54      	ldr	r2, [pc, #336]	; (80024bc <HAL_ADC_Init+0x2ec>)
 800236c:	4293      	cmp	r3, r2
 800236e:	d102      	bne.n	8002376 <HAL_ADC_Init+0x1a6>
 8002370:	4b53      	ldr	r3, [pc, #332]	; (80024c0 <HAL_ADC_Init+0x2f0>)
 8002372:	60fb      	str	r3, [r7, #12]
 8002374:	e009      	b.n	800238a <HAL_ADC_Init+0x1ba>
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	4a51      	ldr	r2, [pc, #324]	; (80024c0 <HAL_ADC_Init+0x2f0>)
 800237c:	4293      	cmp	r3, r2
 800237e:	d102      	bne.n	8002386 <HAL_ADC_Init+0x1b6>
 8002380:	4b4e      	ldr	r3, [pc, #312]	; (80024bc <HAL_ADC_Init+0x2ec>)
 8002382:	60fb      	str	r3, [r7, #12]
 8002384:	e001      	b.n	800238a <HAL_ADC_Init+0x1ba>
 8002386:	2300      	movs	r3, #0
 8002388:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	689b      	ldr	r3, [r3, #8]
 8002390:	f003 0303 	and.w	r3, r3, #3
 8002394:	2b01      	cmp	r3, #1
 8002396:	d108      	bne.n	80023aa <HAL_ADC_Init+0x1da>
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f003 0301 	and.w	r3, r3, #1
 80023a2:	2b01      	cmp	r3, #1
 80023a4:	d101      	bne.n	80023aa <HAL_ADC_Init+0x1da>
 80023a6:	2301      	movs	r3, #1
 80023a8:	e000      	b.n	80023ac <HAL_ADC_Init+0x1dc>
 80023aa:	2300      	movs	r3, #0
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d11c      	bne.n	80023ea <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80023b0:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d010      	beq.n	80023d8 <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	689b      	ldr	r3, [r3, #8]
 80023ba:	f003 0303 	and.w	r3, r3, #3
 80023be:	2b01      	cmp	r3, #1
 80023c0:	d107      	bne.n	80023d2 <HAL_ADC_Init+0x202>
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f003 0301 	and.w	r3, r3, #1
 80023ca:	2b01      	cmp	r3, #1
 80023cc:	d101      	bne.n	80023d2 <HAL_ADC_Init+0x202>
 80023ce:	2301      	movs	r3, #1
 80023d0:	e000      	b.n	80023d4 <HAL_ADC_Init+0x204>
 80023d2:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d108      	bne.n	80023ea <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 80023d8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80023da:	689b      	ldr	r3, [r3, #8]
 80023dc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	685b      	ldr	r3, [r3, #4]
 80023e4:	431a      	orrs	r2, r3
 80023e6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80023e8:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	7e5b      	ldrb	r3, [r3, #25]
 80023ee:	035b      	lsls	r3, r3, #13
 80023f0:	687a      	ldr	r2, [r7, #4]
 80023f2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80023f4:	2a01      	cmp	r2, #1
 80023f6:	d002      	beq.n	80023fe <HAL_ADC_Init+0x22e>
 80023f8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80023fc:	e000      	b.n	8002400 <HAL_ADC_Init+0x230>
 80023fe:	2200      	movs	r2, #0
 8002400:	431a      	orrs	r2, r3
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	68db      	ldr	r3, [r3, #12]
 8002406:	431a      	orrs	r2, r3
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	689b      	ldr	r3, [r3, #8]
 800240c:	4313      	orrs	r3, r2
 800240e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002410:	4313      	orrs	r3, r2
 8002412:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	f893 3020 	ldrb.w	r3, [r3, #32]
 800241a:	2b01      	cmp	r3, #1
 800241c:	d11b      	bne.n	8002456 <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	7e5b      	ldrb	r3, [r3, #25]
 8002422:	2b00      	cmp	r3, #0
 8002424:	d109      	bne.n	800243a <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800242a:	3b01      	subs	r3, #1
 800242c:	045a      	lsls	r2, r3, #17
 800242e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002430:	4313      	orrs	r3, r2
 8002432:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002436:	663b      	str	r3, [r7, #96]	; 0x60
 8002438:	e00d      	b.n	8002456 <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800243e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8002442:	f043 0220 	orr.w	r2, r3, #32
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800244e:	f043 0201 	orr.w	r2, r3, #1
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800245a:	2b01      	cmp	r3, #1
 800245c:	d03a      	beq.n	80024d4 <HAL_ADC_Init+0x304>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	4a16      	ldr	r2, [pc, #88]	; (80024bc <HAL_ADC_Init+0x2ec>)
 8002464:	4293      	cmp	r3, r2
 8002466:	d004      	beq.n	8002472 <HAL_ADC_Init+0x2a2>
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	4a14      	ldr	r2, [pc, #80]	; (80024c0 <HAL_ADC_Init+0x2f0>)
 800246e:	4293      	cmp	r3, r2
 8002470:	d128      	bne.n	80024c4 <HAL_ADC_Init+0x2f4>
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002476:	f5b3 7f30 	cmp.w	r3, #704	; 0x2c0
 800247a:	d012      	beq.n	80024a2 <HAL_ADC_Init+0x2d2>
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002480:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002484:	d00a      	beq.n	800249c <HAL_ADC_Init+0x2cc>
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800248a:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 800248e:	d002      	beq.n	8002496 <HAL_ADC_Init+0x2c6>
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002494:	e018      	b.n	80024c8 <HAL_ADC_Init+0x2f8>
 8002496:	f44f 7380 	mov.w	r3, #256	; 0x100
 800249a:	e015      	b.n	80024c8 <HAL_ADC_Init+0x2f8>
 800249c:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 80024a0:	e012      	b.n	80024c8 <HAL_ADC_Init+0x2f8>
 80024a2:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 80024a6:	e00f      	b.n	80024c8 <HAL_ADC_Init+0x2f8>
 80024a8:	20000000 	.word	0x20000000
 80024ac:	431bde83 	.word	0x431bde83
 80024b0:	50000100 	.word	0x50000100
 80024b4:	50000300 	.word	0x50000300
 80024b8:	50000700 	.word	0x50000700
 80024bc:	50000400 	.word	0x50000400
 80024c0:	50000500 	.word	0x50000500
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024c8:	687a      	ldr	r2, [r7, #4]
 80024ca:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80024cc:	4313      	orrs	r3, r2
 80024ce:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80024d0:	4313      	orrs	r3, r2
 80024d2:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	689b      	ldr	r3, [r3, #8]
 80024da:	f003 030c 	and.w	r3, r3, #12
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d114      	bne.n	800250c <HAL_ADC_Init+0x33c>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	68db      	ldr	r3, [r3, #12]
 80024e8:	687a      	ldr	r2, [r7, #4]
 80024ea:	6812      	ldr	r2, [r2, #0]
 80024ec:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80024f0:	f023 0302 	bic.w	r3, r3, #2
 80024f4:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	7e1b      	ldrb	r3, [r3, #24]
 80024fa:	039a      	lsls	r2, r3, #14
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002502:	005b      	lsls	r3, r3, #1
 8002504:	4313      	orrs	r3, r2
 8002506:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002508:	4313      	orrs	r3, r2
 800250a:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	68da      	ldr	r2, [r3, #12]
 8002512:	4b1e      	ldr	r3, [pc, #120]	; (800258c <HAL_ADC_Init+0x3bc>)
 8002514:	4013      	ands	r3, r2
 8002516:	687a      	ldr	r2, [r7, #4]
 8002518:	6812      	ldr	r2, [r2, #0]
 800251a:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800251c:	430b      	orrs	r3, r1
 800251e:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	691b      	ldr	r3, [r3, #16]
 8002524:	2b01      	cmp	r3, #1
 8002526:	d10c      	bne.n	8002542 <HAL_ADC_Init+0x372>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800252e:	f023 010f 	bic.w	r1, r3, #15
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	69db      	ldr	r3, [r3, #28]
 8002536:	1e5a      	subs	r2, r3, #1
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	430a      	orrs	r2, r1
 800253e:	631a      	str	r2, [r3, #48]	; 0x30
 8002540:	e007      	b.n	8002552 <HAL_ADC_Init+0x382>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	f022 020f 	bic.w	r2, r2, #15
 8002550:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	2200      	movs	r2, #0
 8002556:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800255c:	f023 0303 	bic.w	r3, r3, #3
 8002560:	f043 0201 	orr.w	r2, r3, #1
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	641a      	str	r2, [r3, #64]	; 0x40
 8002568:	e00a      	b.n	8002580 <HAL_ADC_Init+0x3b0>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800256e:	f023 0312 	bic.w	r3, r3, #18
 8002572:	f043 0210 	orr.w	r2, r3, #16
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 800257a:	2301      	movs	r3, #1
 800257c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8002580:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8002584:	4618      	mov	r0, r3
 8002586:	3768      	adds	r7, #104	; 0x68
 8002588:	46bd      	mov	sp, r7
 800258a:	bd80      	pop	{r7, pc}
 800258c:	fff0c007 	.word	0xfff0c007

08002590 <HAL_ADC_Start>:
  *         if ADC is master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b084      	sub	sp, #16
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002598:	2300      	movs	r3, #0
 800259a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	689b      	ldr	r3, [r3, #8]
 80025a2:	f003 0304 	and.w	r3, r3, #4
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	f040 80f9 	bne.w	800279e <HAL_ADC_Start+0x20e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80025b2:	2b01      	cmp	r3, #1
 80025b4:	d101      	bne.n	80025ba <HAL_ADC_Start+0x2a>
 80025b6:	2302      	movs	r3, #2
 80025b8:	e0f4      	b.n	80027a4 <HAL_ADC_Start+0x214>
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	2201      	movs	r2, #1
 80025be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80025c2:	6878      	ldr	r0, [r7, #4]
 80025c4:	f000 fd56 	bl	8003074 <ADC_Enable>
 80025c8:	4603      	mov	r3, r0
 80025ca:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80025cc:	7bfb      	ldrb	r3, [r7, #15]
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	f040 80e0 	bne.w	8002794 <HAL_ADC_Start+0x204>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025d8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80025dc:	f023 0301 	bic.w	r3, r3, #1
 80025e0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Set group injected state (from auto-injection) and multimode state   */
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80025f0:	d004      	beq.n	80025fc <HAL_ADC_Start+0x6c>
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	4a6d      	ldr	r2, [pc, #436]	; (80027ac <HAL_ADC_Start+0x21c>)
 80025f8:	4293      	cmp	r3, r2
 80025fa:	d106      	bne.n	800260a <HAL_ADC_Start+0x7a>
 80025fc:	4b6c      	ldr	r3, [pc, #432]	; (80027b0 <HAL_ADC_Start+0x220>)
 80025fe:	689b      	ldr	r3, [r3, #8]
 8002600:	f003 031f 	and.w	r3, r3, #31
 8002604:	2b00      	cmp	r3, #0
 8002606:	d010      	beq.n	800262a <HAL_ADC_Start+0x9a>
 8002608:	e005      	b.n	8002616 <HAL_ADC_Start+0x86>
 800260a:	4b6a      	ldr	r3, [pc, #424]	; (80027b4 <HAL_ADC_Start+0x224>)
 800260c:	689b      	ldr	r3, [r3, #8]
 800260e:	f003 031f 	and.w	r3, r3, #31
 8002612:	2b00      	cmp	r3, #0
 8002614:	d009      	beq.n	800262a <HAL_ADC_Start+0x9a>
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800261e:	d004      	beq.n	800262a <HAL_ADC_Start+0x9a>
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	4a64      	ldr	r2, [pc, #400]	; (80027b8 <HAL_ADC_Start+0x228>)
 8002626:	4293      	cmp	r3, r2
 8002628:	d115      	bne.n	8002656 <HAL_ADC_Start+0xc6>
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800262e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	68db      	ldr	r3, [r3, #12]
 800263c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002640:	2b00      	cmp	r3, #0
 8002642:	d036      	beq.n	80026b2 <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002648:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800264c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	641a      	str	r2, [r3, #64]	; 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8002654:	e02d      	b.n	80026b2 <HAL_ADC_Start+0x122>
        }
      }
      else
      {
        /* Set ADC state (ADC slave) */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800265a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800266a:	d004      	beq.n	8002676 <HAL_ADC_Start+0xe6>
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	4a4e      	ldr	r2, [pc, #312]	; (80027ac <HAL_ADC_Start+0x21c>)
 8002672:	4293      	cmp	r3, r2
 8002674:	d10a      	bne.n	800268c <HAL_ADC_Start+0xfc>
 8002676:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800267a:	68db      	ldr	r3, [r3, #12]
 800267c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002680:	2b00      	cmp	r3, #0
 8002682:	bf14      	ite	ne
 8002684:	2301      	movne	r3, #1
 8002686:	2300      	moveq	r3, #0
 8002688:	b2db      	uxtb	r3, r3
 800268a:	e008      	b.n	800269e <HAL_ADC_Start+0x10e>
 800268c:	4b4a      	ldr	r3, [pc, #296]	; (80027b8 <HAL_ADC_Start+0x228>)
 800268e:	68db      	ldr	r3, [r3, #12]
 8002690:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002694:	2b00      	cmp	r3, #0
 8002696:	bf14      	ite	ne
 8002698:	2301      	movne	r3, #1
 800269a:	2300      	moveq	r3, #0
 800269c:	b2db      	uxtb	r3, r3
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d007      	beq.n	80026b2 <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026a6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80026aa:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	641a      	str	r2, [r3, #64]	; 0x40
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026b6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80026ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80026be:	d106      	bne.n	80026ce <HAL_ADC_Start+0x13e>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026c4:	f023 0206 	bic.w	r2, r3, #6
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	645a      	str	r2, [r3, #68]	; 0x44
 80026cc:	e002      	b.n	80026d4 <HAL_ADC_Start+0x144>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	2200      	movs	r2, #0
 80026d2:	645a      	str	r2, [r3, #68]	; 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	2200      	movs	r2, #0
 80026d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	221c      	movs	r2, #28
 80026e2:	601a      	str	r2, [r3, #0]
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80026ec:	d004      	beq.n	80026f8 <HAL_ADC_Start+0x168>
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	4a2e      	ldr	r2, [pc, #184]	; (80027ac <HAL_ADC_Start+0x21c>)
 80026f4:	4293      	cmp	r3, r2
 80026f6:	d106      	bne.n	8002706 <HAL_ADC_Start+0x176>
 80026f8:	4b2d      	ldr	r3, [pc, #180]	; (80027b0 <HAL_ADC_Start+0x220>)
 80026fa:	689b      	ldr	r3, [r3, #8]
 80026fc:	f003 031f 	and.w	r3, r3, #31
 8002700:	2b00      	cmp	r3, #0
 8002702:	d03e      	beq.n	8002782 <HAL_ADC_Start+0x1f2>
 8002704:	e005      	b.n	8002712 <HAL_ADC_Start+0x182>
 8002706:	4b2b      	ldr	r3, [pc, #172]	; (80027b4 <HAL_ADC_Start+0x224>)
 8002708:	689b      	ldr	r3, [r3, #8]
 800270a:	f003 031f 	and.w	r3, r3, #31
 800270e:	2b00      	cmp	r3, #0
 8002710:	d037      	beq.n	8002782 <HAL_ADC_Start+0x1f2>
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800271a:	d004      	beq.n	8002726 <HAL_ADC_Start+0x196>
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	4a22      	ldr	r2, [pc, #136]	; (80027ac <HAL_ADC_Start+0x21c>)
 8002722:	4293      	cmp	r3, r2
 8002724:	d106      	bne.n	8002734 <HAL_ADC_Start+0x1a4>
 8002726:	4b22      	ldr	r3, [pc, #136]	; (80027b0 <HAL_ADC_Start+0x220>)
 8002728:	689b      	ldr	r3, [r3, #8]
 800272a:	f003 031f 	and.w	r3, r3, #31
 800272e:	2b05      	cmp	r3, #5
 8002730:	d027      	beq.n	8002782 <HAL_ADC_Start+0x1f2>
 8002732:	e005      	b.n	8002740 <HAL_ADC_Start+0x1b0>
 8002734:	4b1f      	ldr	r3, [pc, #124]	; (80027b4 <HAL_ADC_Start+0x224>)
 8002736:	689b      	ldr	r3, [r3, #8]
 8002738:	f003 031f 	and.w	r3, r3, #31
 800273c:	2b05      	cmp	r3, #5
 800273e:	d020      	beq.n	8002782 <HAL_ADC_Start+0x1f2>
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002748:	d004      	beq.n	8002754 <HAL_ADC_Start+0x1c4>
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	4a17      	ldr	r2, [pc, #92]	; (80027ac <HAL_ADC_Start+0x21c>)
 8002750:	4293      	cmp	r3, r2
 8002752:	d106      	bne.n	8002762 <HAL_ADC_Start+0x1d2>
 8002754:	4b16      	ldr	r3, [pc, #88]	; (80027b0 <HAL_ADC_Start+0x220>)
 8002756:	689b      	ldr	r3, [r3, #8]
 8002758:	f003 031f 	and.w	r3, r3, #31
 800275c:	2b09      	cmp	r3, #9
 800275e:	d010      	beq.n	8002782 <HAL_ADC_Start+0x1f2>
 8002760:	e005      	b.n	800276e <HAL_ADC_Start+0x1de>
 8002762:	4b14      	ldr	r3, [pc, #80]	; (80027b4 <HAL_ADC_Start+0x224>)
 8002764:	689b      	ldr	r3, [r3, #8]
 8002766:	f003 031f 	and.w	r3, r3, #31
 800276a:	2b09      	cmp	r3, #9
 800276c:	d009      	beq.n	8002782 <HAL_ADC_Start+0x1f2>
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002776:	d004      	beq.n	8002782 <HAL_ADC_Start+0x1f2>
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	4a0e      	ldr	r2, [pc, #56]	; (80027b8 <HAL_ADC_Start+0x228>)
 800277e:	4293      	cmp	r3, r2
 8002780:	d10f      	bne.n	80027a2 <HAL_ADC_Start+0x212>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	689a      	ldr	r2, [r3, #8]
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f042 0204 	orr.w	r2, r2, #4
 8002790:	609a      	str	r2, [r3, #8]
 8002792:	e006      	b.n	80027a2 <HAL_ADC_Start+0x212>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	2200      	movs	r2, #0
 8002798:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800279c:	e001      	b.n	80027a2 <HAL_ADC_Start+0x212>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800279e:	2302      	movs	r3, #2
 80027a0:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80027a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80027a4:	4618      	mov	r0, r3
 80027a6:	3710      	adds	r7, #16
 80027a8:	46bd      	mov	sp, r7
 80027aa:	bd80      	pop	{r7, pc}
 80027ac:	50000100 	.word	0x50000100
 80027b0:	50000300 	.word	0x50000300
 80027b4:	50000700 	.word	0x50000700
 80027b8:	50000400 	.word	0x50000400

080027bc <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80027bc:	b480      	push	{r7}
 80027be:	b083      	sub	sp, #12
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]

  /* Note: ADC flag EOC is not cleared here by software because               */
  /*       automatically cleared by hardware when reading register DR.        */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80027ca:	4618      	mov	r0, r3
 80027cc:	370c      	adds	r7, #12
 80027ce:	46bd      	mov	sp, r7
 80027d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d4:	4770      	bx	lr

080027d6 <HAL_ADCEx_Calibration_Start>:
  *            @arg ADC_SINGLE_ENDED: Channel in mode input single ended
  *            @arg ADC_DIFFERENTIAL_ENDED: Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc, uint32_t SingleDiff)
{
 80027d6:	b580      	push	{r7, lr}
 80027d8:	b084      	sub	sp, #16
 80027da:	af00      	add	r7, sp, #0
 80027dc:	6078      	str	r0, [r7, #4]
 80027de:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80027e0:	2300      	movs	r3, #0
 80027e2:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80027ea:	2b01      	cmp	r3, #1
 80027ec:	d101      	bne.n	80027f2 <HAL_ADCEx_Calibration_Start+0x1c>
 80027ee:	2302      	movs	r3, #2
 80027f0:	e05f      	b.n	80028b2 <HAL_ADCEx_Calibration_Start+0xdc>
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	2201      	movs	r2, #1
 80027f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
   
  /* Calibration prerequisite: ADC must be disabled. */
   
  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80027fa:	6878      	ldr	r0, [r7, #4]
 80027fc:	f000 fc9e 	bl	800313c <ADC_Disable>
 8002800:	4603      	mov	r3, r0
 8002802:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002804:	7bfb      	ldrb	r3, [r7, #15]
 8002806:	2b00      	cmp	r3, #0
 8002808:	d14e      	bne.n	80028a8 <HAL_ADCEx_Calibration_Start+0xd2>
  {
    /* Change ADC state */
    hadc->State = HAL_ADC_STATE_READY;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	2201      	movs	r2, #1
 800280e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Select calibration mode single ended or differential ended */
    hadc->Instance->CR &= (~ADC_CR_ADCALDIF);
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	689a      	ldr	r2, [r3, #8]
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
 800281e:	609a      	str	r2, [r3, #8]
    if (SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002820:	683b      	ldr	r3, [r7, #0]
 8002822:	2b01      	cmp	r3, #1
 8002824:	d107      	bne.n	8002836 <HAL_ADCEx_Calibration_Start+0x60>
    {
      hadc->Instance->CR |= ADC_CR_ADCALDIF;
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	689a      	ldr	r2, [r3, #8]
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002834:	609a      	str	r2, [r3, #8]
    }

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	689a      	ldr	r2, [r3, #8]
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002844:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();  
 8002846:	f7ff fcb7 	bl	80021b8 <HAL_GetTick>
 800284a:	60b8      	str	r0, [r7, #8]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 800284c:	e01c      	b.n	8002888 <HAL_ADCEx_Calibration_Start+0xb2>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 800284e:	f7ff fcb3 	bl	80021b8 <HAL_GetTick>
 8002852:	4602      	mov	r2, r0
 8002854:	68bb      	ldr	r3, [r7, #8]
 8002856:	1ad3      	subs	r3, r2, r3
 8002858:	2b0a      	cmp	r3, #10
 800285a:	d915      	bls.n	8002888 <HAL_ADCEx_Calibration_Start+0xb2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	689b      	ldr	r3, [r3, #8]
 8002862:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002866:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800286a:	d10d      	bne.n	8002888 <HAL_ADCEx_Calibration_Start+0xb2>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002870:	f023 0312 	bic.w	r3, r3, #18
 8002874:	f043 0210 	orr.w	r2, r3, #16
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	2200      	movs	r2, #0
 8002880:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002884:	2301      	movs	r3, #1
 8002886:	e014      	b.n	80028b2 <HAL_ADCEx_Calibration_Start+0xdc>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	689b      	ldr	r3, [r3, #8]
 800288e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002892:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002896:	d0da      	beq.n	800284e <HAL_ADCEx_Calibration_Start+0x78>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800289c:	f023 0303 	bic.w	r3, r3, #3
 80028a0:	f043 0201 	orr.w	r2, r3, #1
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	2200      	movs	r2, #0
 80028ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80028b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80028b2:	4618      	mov	r0, r3
 80028b4:	3710      	adds	r7, #16
 80028b6:	46bd      	mov	sp, r7
 80028b8:	bd80      	pop	{r7, pc}
	...

080028bc <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80028bc:	b480      	push	{r7}
 80028be:	b09b      	sub	sp, #108	; 0x6c
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
 80028c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80028c6:	2300      	movs	r3, #0
 80028c8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 80028cc:	2300      	movs	r3, #0
 80028ce:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80028d6:	2b01      	cmp	r3, #1
 80028d8:	d101      	bne.n	80028de <HAL_ADC_ConfigChannel+0x22>
 80028da:	2302      	movs	r3, #2
 80028dc:	e2c8      	b.n	8002e70 <HAL_ADC_ConfigChannel+0x5b4>
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	2201      	movs	r2, #1
 80028e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	689b      	ldr	r3, [r3, #8]
 80028ec:	f003 0304 	and.w	r3, r3, #4
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	f040 82ac 	bne.w	8002e4e <HAL_ADC_ConfigChannel+0x592>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 80028f6:	683b      	ldr	r3, [r7, #0]
 80028f8:	685b      	ldr	r3, [r3, #4]
 80028fa:	2b04      	cmp	r3, #4
 80028fc:	d81c      	bhi.n	8002938 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002904:	683b      	ldr	r3, [r7, #0]
 8002906:	685a      	ldr	r2, [r3, #4]
 8002908:	4613      	mov	r3, r2
 800290a:	005b      	lsls	r3, r3, #1
 800290c:	4413      	add	r3, r2
 800290e:	005b      	lsls	r3, r3, #1
 8002910:	461a      	mov	r2, r3
 8002912:	231f      	movs	r3, #31
 8002914:	4093      	lsls	r3, r2
 8002916:	43db      	mvns	r3, r3
 8002918:	4019      	ands	r1, r3
 800291a:	683b      	ldr	r3, [r7, #0]
 800291c:	6818      	ldr	r0, [r3, #0]
 800291e:	683b      	ldr	r3, [r7, #0]
 8002920:	685a      	ldr	r2, [r3, #4]
 8002922:	4613      	mov	r3, r2
 8002924:	005b      	lsls	r3, r3, #1
 8002926:	4413      	add	r3, r2
 8002928:	005b      	lsls	r3, r3, #1
 800292a:	fa00 f203 	lsl.w	r2, r0, r3
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	430a      	orrs	r2, r1
 8002934:	631a      	str	r2, [r3, #48]	; 0x30
 8002936:	e063      	b.n	8002a00 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8002938:	683b      	ldr	r3, [r7, #0]
 800293a:	685b      	ldr	r3, [r3, #4]
 800293c:	2b09      	cmp	r3, #9
 800293e:	d81e      	bhi.n	800297e <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002946:	683b      	ldr	r3, [r7, #0]
 8002948:	685a      	ldr	r2, [r3, #4]
 800294a:	4613      	mov	r3, r2
 800294c:	005b      	lsls	r3, r3, #1
 800294e:	4413      	add	r3, r2
 8002950:	005b      	lsls	r3, r3, #1
 8002952:	3b1e      	subs	r3, #30
 8002954:	221f      	movs	r2, #31
 8002956:	fa02 f303 	lsl.w	r3, r2, r3
 800295a:	43db      	mvns	r3, r3
 800295c:	4019      	ands	r1, r3
 800295e:	683b      	ldr	r3, [r7, #0]
 8002960:	6818      	ldr	r0, [r3, #0]
 8002962:	683b      	ldr	r3, [r7, #0]
 8002964:	685a      	ldr	r2, [r3, #4]
 8002966:	4613      	mov	r3, r2
 8002968:	005b      	lsls	r3, r3, #1
 800296a:	4413      	add	r3, r2
 800296c:	005b      	lsls	r3, r3, #1
 800296e:	3b1e      	subs	r3, #30
 8002970:	fa00 f203 	lsl.w	r2, r0, r3
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	430a      	orrs	r2, r1
 800297a:	635a      	str	r2, [r3, #52]	; 0x34
 800297c:	e040      	b.n	8002a00 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 800297e:	683b      	ldr	r3, [r7, #0]
 8002980:	685b      	ldr	r3, [r3, #4]
 8002982:	2b0e      	cmp	r3, #14
 8002984:	d81e      	bhi.n	80029c4 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	6b99      	ldr	r1, [r3, #56]	; 0x38
 800298c:	683b      	ldr	r3, [r7, #0]
 800298e:	685a      	ldr	r2, [r3, #4]
 8002990:	4613      	mov	r3, r2
 8002992:	005b      	lsls	r3, r3, #1
 8002994:	4413      	add	r3, r2
 8002996:	005b      	lsls	r3, r3, #1
 8002998:	3b3c      	subs	r3, #60	; 0x3c
 800299a:	221f      	movs	r2, #31
 800299c:	fa02 f303 	lsl.w	r3, r2, r3
 80029a0:	43db      	mvns	r3, r3
 80029a2:	4019      	ands	r1, r3
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	6818      	ldr	r0, [r3, #0]
 80029a8:	683b      	ldr	r3, [r7, #0]
 80029aa:	685a      	ldr	r2, [r3, #4]
 80029ac:	4613      	mov	r3, r2
 80029ae:	005b      	lsls	r3, r3, #1
 80029b0:	4413      	add	r3, r2
 80029b2:	005b      	lsls	r3, r3, #1
 80029b4:	3b3c      	subs	r3, #60	; 0x3c
 80029b6:	fa00 f203 	lsl.w	r2, r0, r3
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	430a      	orrs	r2, r1
 80029c0:	639a      	str	r2, [r3, #56]	; 0x38
 80029c2:	e01d      	b.n	8002a00 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 80029ca:	683b      	ldr	r3, [r7, #0]
 80029cc:	685a      	ldr	r2, [r3, #4]
 80029ce:	4613      	mov	r3, r2
 80029d0:	005b      	lsls	r3, r3, #1
 80029d2:	4413      	add	r3, r2
 80029d4:	005b      	lsls	r3, r3, #1
 80029d6:	3b5a      	subs	r3, #90	; 0x5a
 80029d8:	221f      	movs	r2, #31
 80029da:	fa02 f303 	lsl.w	r3, r2, r3
 80029de:	43db      	mvns	r3, r3
 80029e0:	4019      	ands	r1, r3
 80029e2:	683b      	ldr	r3, [r7, #0]
 80029e4:	6818      	ldr	r0, [r3, #0]
 80029e6:	683b      	ldr	r3, [r7, #0]
 80029e8:	685a      	ldr	r2, [r3, #4]
 80029ea:	4613      	mov	r3, r2
 80029ec:	005b      	lsls	r3, r3, #1
 80029ee:	4413      	add	r3, r2
 80029f0:	005b      	lsls	r3, r3, #1
 80029f2:	3b5a      	subs	r3, #90	; 0x5a
 80029f4:	fa00 f203 	lsl.w	r2, r0, r3
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	430a      	orrs	r2, r1
 80029fe:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	689b      	ldr	r3, [r3, #8]
 8002a06:	f003 030c 	and.w	r3, r3, #12
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	f040 80e5 	bne.w	8002bda <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	2b09      	cmp	r3, #9
 8002a16:	d91c      	bls.n	8002a52 <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	6999      	ldr	r1, [r3, #24]
 8002a1e:	683b      	ldr	r3, [r7, #0]
 8002a20:	681a      	ldr	r2, [r3, #0]
 8002a22:	4613      	mov	r3, r2
 8002a24:	005b      	lsls	r3, r3, #1
 8002a26:	4413      	add	r3, r2
 8002a28:	3b1e      	subs	r3, #30
 8002a2a:	2207      	movs	r2, #7
 8002a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a30:	43db      	mvns	r3, r3
 8002a32:	4019      	ands	r1, r3
 8002a34:	683b      	ldr	r3, [r7, #0]
 8002a36:	6898      	ldr	r0, [r3, #8]
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	681a      	ldr	r2, [r3, #0]
 8002a3c:	4613      	mov	r3, r2
 8002a3e:	005b      	lsls	r3, r3, #1
 8002a40:	4413      	add	r3, r2
 8002a42:	3b1e      	subs	r3, #30
 8002a44:	fa00 f203 	lsl.w	r2, r0, r3
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	430a      	orrs	r2, r1
 8002a4e:	619a      	str	r2, [r3, #24]
 8002a50:	e019      	b.n	8002a86 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	6959      	ldr	r1, [r3, #20]
 8002a58:	683b      	ldr	r3, [r7, #0]
 8002a5a:	681a      	ldr	r2, [r3, #0]
 8002a5c:	4613      	mov	r3, r2
 8002a5e:	005b      	lsls	r3, r3, #1
 8002a60:	4413      	add	r3, r2
 8002a62:	2207      	movs	r2, #7
 8002a64:	fa02 f303 	lsl.w	r3, r2, r3
 8002a68:	43db      	mvns	r3, r3
 8002a6a:	4019      	ands	r1, r3
 8002a6c:	683b      	ldr	r3, [r7, #0]
 8002a6e:	6898      	ldr	r0, [r3, #8]
 8002a70:	683b      	ldr	r3, [r7, #0]
 8002a72:	681a      	ldr	r2, [r3, #0]
 8002a74:	4613      	mov	r3, r2
 8002a76:	005b      	lsls	r3, r3, #1
 8002a78:	4413      	add	r3, r2
 8002a7a:	fa00 f203 	lsl.w	r2, r0, r3
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	430a      	orrs	r2, r1
 8002a84:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8002a86:	683b      	ldr	r3, [r7, #0]
 8002a88:	695a      	ldr	r2, [r3, #20]
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	68db      	ldr	r3, [r3, #12]
 8002a90:	08db      	lsrs	r3, r3, #3
 8002a92:	f003 0303 	and.w	r3, r3, #3
 8002a96:	005b      	lsls	r3, r3, #1
 8002a98:	fa02 f303 	lsl.w	r3, r2, r3
 8002a9c:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8002a9e:	683b      	ldr	r3, [r7, #0]
 8002aa0:	691b      	ldr	r3, [r3, #16]
 8002aa2:	3b01      	subs	r3, #1
 8002aa4:	2b03      	cmp	r3, #3
 8002aa6:	d84f      	bhi.n	8002b48 <HAL_ADC_ConfigChannel+0x28c>
 8002aa8:	a201      	add	r2, pc, #4	; (adr r2, 8002ab0 <HAL_ADC_ConfigChannel+0x1f4>)
 8002aaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002aae:	bf00      	nop
 8002ab0:	08002ac1 	.word	0x08002ac1
 8002ab4:	08002ae3 	.word	0x08002ae3
 8002ab8:	08002b05 	.word	0x08002b05
 8002abc:	08002b27 	.word	0x08002b27
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002ac6:	4b99      	ldr	r3, [pc, #612]	; (8002d2c <HAL_ADC_ConfigChannel+0x470>)
 8002ac8:	4013      	ands	r3, r2
 8002aca:	683a      	ldr	r2, [r7, #0]
 8002acc:	6812      	ldr	r2, [r2, #0]
 8002ace:	0691      	lsls	r1, r2, #26
 8002ad0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002ad2:	430a      	orrs	r2, r1
 8002ad4:	431a      	orrs	r2, r3
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002ade:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002ae0:	e07b      	b.n	8002bda <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002ae8:	4b90      	ldr	r3, [pc, #576]	; (8002d2c <HAL_ADC_ConfigChannel+0x470>)
 8002aea:	4013      	ands	r3, r2
 8002aec:	683a      	ldr	r2, [r7, #0]
 8002aee:	6812      	ldr	r2, [r2, #0]
 8002af0:	0691      	lsls	r1, r2, #26
 8002af2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002af4:	430a      	orrs	r2, r1
 8002af6:	431a      	orrs	r2, r3
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002b00:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002b02:	e06a      	b.n	8002bda <HAL_ADC_ConfigChannel+0x31e>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8002b0a:	4b88      	ldr	r3, [pc, #544]	; (8002d2c <HAL_ADC_ConfigChannel+0x470>)
 8002b0c:	4013      	ands	r3, r2
 8002b0e:	683a      	ldr	r2, [r7, #0]
 8002b10:	6812      	ldr	r2, [r2, #0]
 8002b12:	0691      	lsls	r1, r2, #26
 8002b14:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002b16:	430a      	orrs	r2, r1
 8002b18:	431a      	orrs	r2, r3
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002b22:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002b24:	e059      	b.n	8002bda <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002b2c:	4b7f      	ldr	r3, [pc, #508]	; (8002d2c <HAL_ADC_ConfigChannel+0x470>)
 8002b2e:	4013      	ands	r3, r2
 8002b30:	683a      	ldr	r2, [r7, #0]
 8002b32:	6812      	ldr	r2, [r2, #0]
 8002b34:	0691      	lsls	r1, r2, #26
 8002b36:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002b38:	430a      	orrs	r2, r1
 8002b3a:	431a      	orrs	r2, r3
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002b44:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002b46:	e048      	b.n	8002bda <HAL_ADC_ConfigChannel+0x31e>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b4e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	069b      	lsls	r3, r3, #26
 8002b58:	429a      	cmp	r2, r3
 8002b5a:	d107      	bne.n	8002b6c <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002b6a:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002b72:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002b76:	683b      	ldr	r3, [r7, #0]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	069b      	lsls	r3, r3, #26
 8002b7c:	429a      	cmp	r2, r3
 8002b7e:	d107      	bne.n	8002b90 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002b8e:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002b96:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002b9a:	683b      	ldr	r3, [r7, #0]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	069b      	lsls	r3, r3, #26
 8002ba0:	429a      	cmp	r2, r3
 8002ba2:	d107      	bne.n	8002bb4 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002bb2:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002bba:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002bbe:	683b      	ldr	r3, [r7, #0]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	069b      	lsls	r3, r3, #26
 8002bc4:	429a      	cmp	r2, r3
 8002bc6:	d107      	bne.n	8002bd8 <HAL_ADC_ConfigChannel+0x31c>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002bd6:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8002bd8:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	689b      	ldr	r3, [r3, #8]
 8002be0:	f003 0303 	and.w	r3, r3, #3
 8002be4:	2b01      	cmp	r3, #1
 8002be6:	d108      	bne.n	8002bfa <HAL_ADC_ConfigChannel+0x33e>
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f003 0301 	and.w	r3, r3, #1
 8002bf2:	2b01      	cmp	r3, #1
 8002bf4:	d101      	bne.n	8002bfa <HAL_ADC_ConfigChannel+0x33e>
 8002bf6:	2301      	movs	r3, #1
 8002bf8:	e000      	b.n	8002bfc <HAL_ADC_ConfigChannel+0x340>
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	f040 8131 	bne.w	8002e64 <HAL_ADC_ConfigChannel+0x5a8>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8002c02:	683b      	ldr	r3, [r7, #0]
 8002c04:	68db      	ldr	r3, [r3, #12]
 8002c06:	2b01      	cmp	r3, #1
 8002c08:	d00f      	beq.n	8002c2a <HAL_ADC_ConfigChannel+0x36e>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8002c12:	683b      	ldr	r3, [r7, #0]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	2201      	movs	r2, #1
 8002c18:	fa02 f303 	lsl.w	r3, r2, r3
 8002c1c:	43da      	mvns	r2, r3
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	400a      	ands	r2, r1
 8002c24:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8002c28:	e049      	b.n	8002cbe <HAL_ADC_ConfigChannel+0x402>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	2201      	movs	r2, #1
 8002c38:	409a      	lsls	r2, r3
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	430a      	orrs	r2, r1
 8002c40:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8002c44:	683b      	ldr	r3, [r7, #0]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	2b09      	cmp	r3, #9
 8002c4a:	d91c      	bls.n	8002c86 <HAL_ADC_ConfigChannel+0x3ca>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	6999      	ldr	r1, [r3, #24]
 8002c52:	683b      	ldr	r3, [r7, #0]
 8002c54:	681a      	ldr	r2, [r3, #0]
 8002c56:	4613      	mov	r3, r2
 8002c58:	005b      	lsls	r3, r3, #1
 8002c5a:	4413      	add	r3, r2
 8002c5c:	3b1b      	subs	r3, #27
 8002c5e:	2207      	movs	r2, #7
 8002c60:	fa02 f303 	lsl.w	r3, r2, r3
 8002c64:	43db      	mvns	r3, r3
 8002c66:	4019      	ands	r1, r3
 8002c68:	683b      	ldr	r3, [r7, #0]
 8002c6a:	6898      	ldr	r0, [r3, #8]
 8002c6c:	683b      	ldr	r3, [r7, #0]
 8002c6e:	681a      	ldr	r2, [r3, #0]
 8002c70:	4613      	mov	r3, r2
 8002c72:	005b      	lsls	r3, r3, #1
 8002c74:	4413      	add	r3, r2
 8002c76:	3b1b      	subs	r3, #27
 8002c78:	fa00 f203 	lsl.w	r2, r0, r3
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	430a      	orrs	r2, r1
 8002c82:	619a      	str	r2, [r3, #24]
 8002c84:	e01b      	b.n	8002cbe <HAL_ADC_ConfigChannel+0x402>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	6959      	ldr	r1, [r3, #20]
 8002c8c:	683b      	ldr	r3, [r7, #0]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	1c5a      	adds	r2, r3, #1
 8002c92:	4613      	mov	r3, r2
 8002c94:	005b      	lsls	r3, r3, #1
 8002c96:	4413      	add	r3, r2
 8002c98:	2207      	movs	r2, #7
 8002c9a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c9e:	43db      	mvns	r3, r3
 8002ca0:	4019      	ands	r1, r3
 8002ca2:	683b      	ldr	r3, [r7, #0]
 8002ca4:	6898      	ldr	r0, [r3, #8]
 8002ca6:	683b      	ldr	r3, [r7, #0]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	1c5a      	adds	r2, r3, #1
 8002cac:	4613      	mov	r3, r2
 8002cae:	005b      	lsls	r3, r3, #1
 8002cb0:	4413      	add	r3, r2
 8002cb2:	fa00 f203 	lsl.w	r2, r0, r3
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	430a      	orrs	r2, r1
 8002cbc:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002cc6:	d004      	beq.n	8002cd2 <HAL_ADC_ConfigChannel+0x416>
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	4a18      	ldr	r2, [pc, #96]	; (8002d30 <HAL_ADC_ConfigChannel+0x474>)
 8002cce:	4293      	cmp	r3, r2
 8002cd0:	d101      	bne.n	8002cd6 <HAL_ADC_ConfigChannel+0x41a>
 8002cd2:	4b18      	ldr	r3, [pc, #96]	; (8002d34 <HAL_ADC_ConfigChannel+0x478>)
 8002cd4:	e000      	b.n	8002cd8 <HAL_ADC_ConfigChannel+0x41c>
 8002cd6:	4b18      	ldr	r3, [pc, #96]	; (8002d38 <HAL_ADC_ConfigChannel+0x47c>)
 8002cd8:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002cda:	683b      	ldr	r3, [r7, #0]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	2b10      	cmp	r3, #16
 8002ce0:	d105      	bne.n	8002cee <HAL_ADC_ConfigChannel+0x432>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8002ce2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002ce4:	689b      	ldr	r3, [r3, #8]
 8002ce6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d015      	beq.n	8002d1a <HAL_ADC_ConfigChannel+0x45e>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8002cee:	683b      	ldr	r3, [r7, #0]
 8002cf0:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8002cf2:	2b11      	cmp	r3, #17
 8002cf4:	d105      	bne.n	8002d02 <HAL_ADC_ConfigChannel+0x446>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002cf6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002cf8:	689b      	ldr	r3, [r3, #8]
 8002cfa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d00b      	beq.n	8002d1a <HAL_ADC_ConfigChannel+0x45e>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8002d02:	683b      	ldr	r3, [r7, #0]
 8002d04:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002d06:	2b12      	cmp	r3, #18
 8002d08:	f040 80ac 	bne.w	8002e64 <HAL_ADC_ConfigChannel+0x5a8>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8002d0c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002d0e:	689b      	ldr	r3, [r3, #8]
 8002d10:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	f040 80a5 	bne.w	8002e64 <HAL_ADC_ConfigChannel+0x5a8>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002d22:	d10b      	bne.n	8002d3c <HAL_ADC_ConfigChannel+0x480>
 8002d24:	4b02      	ldr	r3, [pc, #8]	; (8002d30 <HAL_ADC_ConfigChannel+0x474>)
 8002d26:	60fb      	str	r3, [r7, #12]
 8002d28:	e023      	b.n	8002d72 <HAL_ADC_ConfigChannel+0x4b6>
 8002d2a:	bf00      	nop
 8002d2c:	83fff000 	.word	0x83fff000
 8002d30:	50000100 	.word	0x50000100
 8002d34:	50000300 	.word	0x50000300
 8002d38:	50000700 	.word	0x50000700
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	4a4e      	ldr	r2, [pc, #312]	; (8002e7c <HAL_ADC_ConfigChannel+0x5c0>)
 8002d42:	4293      	cmp	r3, r2
 8002d44:	d103      	bne.n	8002d4e <HAL_ADC_ConfigChannel+0x492>
 8002d46:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002d4a:	60fb      	str	r3, [r7, #12]
 8002d4c:	e011      	b.n	8002d72 <HAL_ADC_ConfigChannel+0x4b6>
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	4a4b      	ldr	r2, [pc, #300]	; (8002e80 <HAL_ADC_ConfigChannel+0x5c4>)
 8002d54:	4293      	cmp	r3, r2
 8002d56:	d102      	bne.n	8002d5e <HAL_ADC_ConfigChannel+0x4a2>
 8002d58:	4b4a      	ldr	r3, [pc, #296]	; (8002e84 <HAL_ADC_ConfigChannel+0x5c8>)
 8002d5a:	60fb      	str	r3, [r7, #12]
 8002d5c:	e009      	b.n	8002d72 <HAL_ADC_ConfigChannel+0x4b6>
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	4a48      	ldr	r2, [pc, #288]	; (8002e84 <HAL_ADC_ConfigChannel+0x5c8>)
 8002d64:	4293      	cmp	r3, r2
 8002d66:	d102      	bne.n	8002d6e <HAL_ADC_ConfigChannel+0x4b2>
 8002d68:	4b45      	ldr	r3, [pc, #276]	; (8002e80 <HAL_ADC_ConfigChannel+0x5c4>)
 8002d6a:	60fb      	str	r3, [r7, #12]
 8002d6c:	e001      	b.n	8002d72 <HAL_ADC_ConfigChannel+0x4b6>
 8002d6e:	2300      	movs	r3, #0
 8002d70:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	689b      	ldr	r3, [r3, #8]
 8002d78:	f003 0303 	and.w	r3, r3, #3
 8002d7c:	2b01      	cmp	r3, #1
 8002d7e:	d108      	bne.n	8002d92 <HAL_ADC_ConfigChannel+0x4d6>
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f003 0301 	and.w	r3, r3, #1
 8002d8a:	2b01      	cmp	r3, #1
 8002d8c:	d101      	bne.n	8002d92 <HAL_ADC_ConfigChannel+0x4d6>
 8002d8e:	2301      	movs	r3, #1
 8002d90:	e000      	b.n	8002d94 <HAL_ADC_ConfigChannel+0x4d8>
 8002d92:	2300      	movs	r3, #0
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d150      	bne.n	8002e3a <HAL_ADC_ConfigChannel+0x57e>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002d98:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d010      	beq.n	8002dc0 <HAL_ADC_ConfigChannel+0x504>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	689b      	ldr	r3, [r3, #8]
 8002da2:	f003 0303 	and.w	r3, r3, #3
 8002da6:	2b01      	cmp	r3, #1
 8002da8:	d107      	bne.n	8002dba <HAL_ADC_ConfigChannel+0x4fe>
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f003 0301 	and.w	r3, r3, #1
 8002db2:	2b01      	cmp	r3, #1
 8002db4:	d101      	bne.n	8002dba <HAL_ADC_ConfigChannel+0x4fe>
 8002db6:	2301      	movs	r3, #1
 8002db8:	e000      	b.n	8002dbc <HAL_ADC_ConfigChannel+0x500>
 8002dba:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d13c      	bne.n	8002e3a <HAL_ADC_ConfigChannel+0x57e>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002dc0:	683b      	ldr	r3, [r7, #0]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	2b10      	cmp	r3, #16
 8002dc6:	d11d      	bne.n	8002e04 <HAL_ADC_ConfigChannel+0x548>
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002dd0:	d118      	bne.n	8002e04 <HAL_ADC_ConfigChannel+0x548>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8002dd2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002dd4:	689b      	ldr	r3, [r3, #8]
 8002dd6:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002dda:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002ddc:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002dde:	4b2a      	ldr	r3, [pc, #168]	; (8002e88 <HAL_ADC_ConfigChannel+0x5cc>)
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	4a2a      	ldr	r2, [pc, #168]	; (8002e8c <HAL_ADC_ConfigChannel+0x5d0>)
 8002de4:	fba2 2303 	umull	r2, r3, r2, r3
 8002de8:	0c9a      	lsrs	r2, r3, #18
 8002dea:	4613      	mov	r3, r2
 8002dec:	009b      	lsls	r3, r3, #2
 8002dee:	4413      	add	r3, r2
 8002df0:	005b      	lsls	r3, r3, #1
 8002df2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002df4:	e002      	b.n	8002dfc <HAL_ADC_ConfigChannel+0x540>
          {
            wait_loop_index--;
 8002df6:	68bb      	ldr	r3, [r7, #8]
 8002df8:	3b01      	subs	r3, #1
 8002dfa:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002dfc:	68bb      	ldr	r3, [r7, #8]
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d1f9      	bne.n	8002df6 <HAL_ADC_ConfigChannel+0x53a>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002e02:	e02e      	b.n	8002e62 <HAL_ADC_ConfigChannel+0x5a6>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8002e04:	683b      	ldr	r3, [r7, #0]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	2b11      	cmp	r3, #17
 8002e0a:	d10b      	bne.n	8002e24 <HAL_ADC_ConfigChannel+0x568>
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002e14:	d106      	bne.n	8002e24 <HAL_ADC_ConfigChannel+0x568>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8002e16:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002e18:	689b      	ldr	r3, [r3, #8]
 8002e1a:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8002e1e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002e20:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002e22:	e01e      	b.n	8002e62 <HAL_ADC_ConfigChannel+0x5a6>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	2b12      	cmp	r3, #18
 8002e2a:	d11a      	bne.n	8002e62 <HAL_ADC_ConfigChannel+0x5a6>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8002e2c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002e2e:	689b      	ldr	r3, [r3, #8]
 8002e30:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002e34:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002e36:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002e38:	e013      	b.n	8002e62 <HAL_ADC_ConfigChannel+0x5a6>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e3e:	f043 0220 	orr.w	r2, r3, #32
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8002e46:	2301      	movs	r3, #1
 8002e48:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8002e4c:	e00a      	b.n	8002e64 <HAL_ADC_ConfigChannel+0x5a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e52:	f043 0220 	orr.w	r2, r3, #32
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8002e5a:	2301      	movs	r3, #1
 8002e5c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8002e60:	e000      	b.n	8002e64 <HAL_ADC_ConfigChannel+0x5a8>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002e62:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	2200      	movs	r2, #0
 8002e68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002e6c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8002e70:	4618      	mov	r0, r3
 8002e72:	376c      	adds	r7, #108	; 0x6c
 8002e74:	46bd      	mov	sp, r7
 8002e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7a:	4770      	bx	lr
 8002e7c:	50000100 	.word	0x50000100
 8002e80:	50000400 	.word	0x50000400
 8002e84:	50000500 	.word	0x50000500
 8002e88:	20000000 	.word	0x20000000
 8002e8c:	431bde83 	.word	0x431bde83

08002e90 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8002e90:	b480      	push	{r7}
 8002e92:	b099      	sub	sp, #100	; 0x64
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
 8002e98:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002ea8:	d102      	bne.n	8002eb0 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 8002eaa:	4b6d      	ldr	r3, [pc, #436]	; (8003060 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8002eac:	60bb      	str	r3, [r7, #8]
 8002eae:	e01a      	b.n	8002ee6 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	4a6a      	ldr	r2, [pc, #424]	; (8003060 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8002eb6:	4293      	cmp	r3, r2
 8002eb8:	d103      	bne.n	8002ec2 <HAL_ADCEx_MultiModeConfigChannel+0x32>
 8002eba:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002ebe:	60bb      	str	r3, [r7, #8]
 8002ec0:	e011      	b.n	8002ee6 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	4a67      	ldr	r2, [pc, #412]	; (8003064 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8002ec8:	4293      	cmp	r3, r2
 8002eca:	d102      	bne.n	8002ed2 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8002ecc:	4b66      	ldr	r3, [pc, #408]	; (8003068 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8002ece:	60bb      	str	r3, [r7, #8]
 8002ed0:	e009      	b.n	8002ee6 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	4a64      	ldr	r2, [pc, #400]	; (8003068 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8002ed8:	4293      	cmp	r3, r2
 8002eda:	d102      	bne.n	8002ee2 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8002edc:	4b61      	ldr	r3, [pc, #388]	; (8003064 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8002ede:	60bb      	str	r3, [r7, #8]
 8002ee0:	e001      	b.n	8002ee6 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 8002ee6:	68bb      	ldr	r3, [r7, #8]
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d101      	bne.n	8002ef0 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 8002eec:	2301      	movs	r3, #1
 8002eee:	e0b0      	b.n	8003052 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ef6:	2b01      	cmp	r3, #1
 8002ef8:	d101      	bne.n	8002efe <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 8002efa:	2302      	movs	r3, #2
 8002efc:	e0a9      	b.n	8003052 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	2201      	movs	r2, #1
 8002f02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	689b      	ldr	r3, [r3, #8]
 8002f0c:	f003 0304 	and.w	r3, r3, #4
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	f040 808d 	bne.w	8003030 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8002f16:	68bb      	ldr	r3, [r7, #8]
 8002f18:	689b      	ldr	r3, [r3, #8]
 8002f1a:	f003 0304 	and.w	r3, r3, #4
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	f040 8086 	bne.w	8003030 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002f2c:	d004      	beq.n	8002f38 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	4a4b      	ldr	r2, [pc, #300]	; (8003060 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8002f34:	4293      	cmp	r3, r2
 8002f36:	d101      	bne.n	8002f3c <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8002f38:	4b4c      	ldr	r3, [pc, #304]	; (800306c <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 8002f3a:	e000      	b.n	8002f3e <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8002f3c:	4b4c      	ldr	r3, [pc, #304]	; (8003070 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>)
 8002f3e:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d040      	beq.n	8002fca <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8002f48:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002f4a:	689b      	ldr	r3, [r3, #8]
 8002f4c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002f50:	683b      	ldr	r3, [r7, #0]
 8002f52:	6859      	ldr	r1, [r3, #4]
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002f5a:	035b      	lsls	r3, r3, #13
 8002f5c:	430b      	orrs	r3, r1
 8002f5e:	431a      	orrs	r2, r3
 8002f60:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002f62:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	689b      	ldr	r3, [r3, #8]
 8002f6a:	f003 0303 	and.w	r3, r3, #3
 8002f6e:	2b01      	cmp	r3, #1
 8002f70:	d108      	bne.n	8002f84 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f003 0301 	and.w	r3, r3, #1
 8002f7c:	2b01      	cmp	r3, #1
 8002f7e:	d101      	bne.n	8002f84 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8002f80:	2301      	movs	r3, #1
 8002f82:	e000      	b.n	8002f86 <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 8002f84:	2300      	movs	r3, #0
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d15c      	bne.n	8003044 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8002f8a:	68bb      	ldr	r3, [r7, #8]
 8002f8c:	689b      	ldr	r3, [r3, #8]
 8002f8e:	f003 0303 	and.w	r3, r3, #3
 8002f92:	2b01      	cmp	r3, #1
 8002f94:	d107      	bne.n	8002fa6 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8002f96:	68bb      	ldr	r3, [r7, #8]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f003 0301 	and.w	r3, r3, #1
 8002f9e:	2b01      	cmp	r3, #1
 8002fa0:	d101      	bne.n	8002fa6 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8002fa2:	2301      	movs	r3, #1
 8002fa4:	e000      	b.n	8002fa8 <HAL_ADCEx_MultiModeConfigChannel+0x118>
 8002fa6:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d14b      	bne.n	8003044 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8002fac:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002fae:	689b      	ldr	r3, [r3, #8]
 8002fb0:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002fb4:	f023 030f 	bic.w	r3, r3, #15
 8002fb8:	683a      	ldr	r2, [r7, #0]
 8002fba:	6811      	ldr	r1, [r2, #0]
 8002fbc:	683a      	ldr	r2, [r7, #0]
 8002fbe:	6892      	ldr	r2, [r2, #8]
 8002fc0:	430a      	orrs	r2, r1
 8002fc2:	431a      	orrs	r2, r3
 8002fc4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002fc6:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002fc8:	e03c      	b.n	8003044 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002fca:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002fcc:	689b      	ldr	r3, [r3, #8]
 8002fce:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002fd2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002fd4:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	689b      	ldr	r3, [r3, #8]
 8002fdc:	f003 0303 	and.w	r3, r3, #3
 8002fe0:	2b01      	cmp	r3, #1
 8002fe2:	d108      	bne.n	8002ff6 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f003 0301 	and.w	r3, r3, #1
 8002fee:	2b01      	cmp	r3, #1
 8002ff0:	d101      	bne.n	8002ff6 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8002ff2:	2301      	movs	r3, #1
 8002ff4:	e000      	b.n	8002ff8 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d123      	bne.n	8003044 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8002ffc:	68bb      	ldr	r3, [r7, #8]
 8002ffe:	689b      	ldr	r3, [r3, #8]
 8003000:	f003 0303 	and.w	r3, r3, #3
 8003004:	2b01      	cmp	r3, #1
 8003006:	d107      	bne.n	8003018 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8003008:	68bb      	ldr	r3, [r7, #8]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f003 0301 	and.w	r3, r3, #1
 8003010:	2b01      	cmp	r3, #1
 8003012:	d101      	bne.n	8003018 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8003014:	2301      	movs	r3, #1
 8003016:	e000      	b.n	800301a <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 8003018:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800301a:	2b00      	cmp	r3, #0
 800301c:	d112      	bne.n	8003044 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 800301e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003020:	689b      	ldr	r3, [r3, #8]
 8003022:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8003026:	f023 030f 	bic.w	r3, r3, #15
 800302a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800302c:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 800302e:	e009      	b.n	8003044 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003034:	f043 0220 	orr.w	r2, r3, #32
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 800303c:	2301      	movs	r3, #1
 800303e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8003042:	e000      	b.n	8003046 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003044:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	2200      	movs	r2, #0
 800304a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 800304e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 8003052:	4618      	mov	r0, r3
 8003054:	3764      	adds	r7, #100	; 0x64
 8003056:	46bd      	mov	sp, r7
 8003058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305c:	4770      	bx	lr
 800305e:	bf00      	nop
 8003060:	50000100 	.word	0x50000100
 8003064:	50000400 	.word	0x50000400
 8003068:	50000500 	.word	0x50000500
 800306c:	50000300 	.word	0x50000300
 8003070:	50000700 	.word	0x50000700

08003074 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003074:	b580      	push	{r7, lr}
 8003076:	b084      	sub	sp, #16
 8003078:	af00      	add	r7, sp, #0
 800307a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800307c:	2300      	movs	r3, #0
 800307e:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	689b      	ldr	r3, [r3, #8]
 8003086:	f003 0303 	and.w	r3, r3, #3
 800308a:	2b01      	cmp	r3, #1
 800308c:	d108      	bne.n	80030a0 <ADC_Enable+0x2c>
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f003 0301 	and.w	r3, r3, #1
 8003098:	2b01      	cmp	r3, #1
 800309a:	d101      	bne.n	80030a0 <ADC_Enable+0x2c>
 800309c:	2301      	movs	r3, #1
 800309e:	e000      	b.n	80030a2 <ADC_Enable+0x2e>
 80030a0:	2300      	movs	r3, #0
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d143      	bne.n	800312e <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	689a      	ldr	r2, [r3, #8]
 80030ac:	4b22      	ldr	r3, [pc, #136]	; (8003138 <ADC_Enable+0xc4>)
 80030ae:	4013      	ands	r3, r2
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d00d      	beq.n	80030d0 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030b8:	f043 0210 	orr.w	r2, r3, #16
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030c4:	f043 0201 	orr.w	r2, r3, #1
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 80030cc:	2301      	movs	r3, #1
 80030ce:	e02f      	b.n	8003130 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	689a      	ldr	r2, [r3, #8]
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f042 0201 	orr.w	r2, r2, #1
 80030de:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 80030e0:	f7ff f86a 	bl	80021b8 <HAL_GetTick>
 80030e4:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80030e6:	e01b      	b.n	8003120 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80030e8:	f7ff f866 	bl	80021b8 <HAL_GetTick>
 80030ec:	4602      	mov	r2, r0
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	1ad3      	subs	r3, r2, r3
 80030f2:	2b02      	cmp	r3, #2
 80030f4:	d914      	bls.n	8003120 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f003 0301 	and.w	r3, r3, #1
 8003100:	2b01      	cmp	r3, #1
 8003102:	d00d      	beq.n	8003120 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003108:	f043 0210 	orr.w	r2, r3, #16
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003114:	f043 0201 	orr.w	r2, r3, #1
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 800311c:	2301      	movs	r3, #1
 800311e:	e007      	b.n	8003130 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f003 0301 	and.w	r3, r3, #1
 800312a:	2b01      	cmp	r3, #1
 800312c:	d1dc      	bne.n	80030e8 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800312e:	2300      	movs	r3, #0
}
 8003130:	4618      	mov	r0, r3
 8003132:	3710      	adds	r7, #16
 8003134:	46bd      	mov	sp, r7
 8003136:	bd80      	pop	{r7, pc}
 8003138:	8000003f 	.word	0x8000003f

0800313c <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b084      	sub	sp, #16
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003144:	2300      	movs	r3, #0
 8003146:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	689b      	ldr	r3, [r3, #8]
 800314e:	f003 0303 	and.w	r3, r3, #3
 8003152:	2b01      	cmp	r3, #1
 8003154:	d108      	bne.n	8003168 <ADC_Disable+0x2c>
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f003 0301 	and.w	r3, r3, #1
 8003160:	2b01      	cmp	r3, #1
 8003162:	d101      	bne.n	8003168 <ADC_Disable+0x2c>
 8003164:	2301      	movs	r3, #1
 8003166:	e000      	b.n	800316a <ADC_Disable+0x2e>
 8003168:	2300      	movs	r3, #0
 800316a:	2b00      	cmp	r3, #0
 800316c:	d047      	beq.n	80031fe <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	689b      	ldr	r3, [r3, #8]
 8003174:	f003 030d 	and.w	r3, r3, #13
 8003178:	2b01      	cmp	r3, #1
 800317a:	d10f      	bne.n	800319c <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	689a      	ldr	r2, [r3, #8]
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f042 0202 	orr.w	r2, r2, #2
 800318a:	609a      	str	r2, [r3, #8]
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	2203      	movs	r2, #3
 8003192:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8003194:	f7ff f810 	bl	80021b8 <HAL_GetTick>
 8003198:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800319a:	e029      	b.n	80031f0 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031a0:	f043 0210 	orr.w	r2, r3, #16
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031ac:	f043 0201 	orr.w	r2, r3, #1
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 80031b4:	2301      	movs	r3, #1
 80031b6:	e023      	b.n	8003200 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80031b8:	f7fe fffe 	bl	80021b8 <HAL_GetTick>
 80031bc:	4602      	mov	r2, r0
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	1ad3      	subs	r3, r2, r3
 80031c2:	2b02      	cmp	r3, #2
 80031c4:	d914      	bls.n	80031f0 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	689b      	ldr	r3, [r3, #8]
 80031cc:	f003 0301 	and.w	r3, r3, #1
 80031d0:	2b01      	cmp	r3, #1
 80031d2:	d10d      	bne.n	80031f0 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031d8:	f043 0210 	orr.w	r2, r3, #16
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031e4:	f043 0201 	orr.w	r2, r3, #1
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 80031ec:	2301      	movs	r3, #1
 80031ee:	e007      	b.n	8003200 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	689b      	ldr	r3, [r3, #8]
 80031f6:	f003 0301 	and.w	r3, r3, #1
 80031fa:	2b01      	cmp	r3, #1
 80031fc:	d0dc      	beq.n	80031b8 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80031fe:	2300      	movs	r3, #0
}
 8003200:	4618      	mov	r0, r3
 8003202:	3710      	adds	r7, #16
 8003204:	46bd      	mov	sp, r7
 8003206:	bd80      	pop	{r7, pc}

08003208 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8003208:	b580      	push	{r7, lr}
 800320a:	b084      	sub	sp, #16
 800320c:	af00      	add	r7, sp, #0
 800320e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2b00      	cmp	r3, #0
 8003214:	d101      	bne.n	800321a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8003216:	2301      	movs	r3, #1
 8003218:	e0ed      	b.n	80033f6 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003220:	b2db      	uxtb	r3, r3
 8003222:	2b00      	cmp	r3, #0
 8003224:	d102      	bne.n	800322c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8003226:	6878      	ldr	r0, [r7, #4]
 8003228:	f7fd fee6 	bl	8000ff8 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	681a      	ldr	r2, [r3, #0]
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f042 0201 	orr.w	r2, r2, #1
 800323a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800323c:	f7fe ffbc 	bl	80021b8 <HAL_GetTick>
 8003240:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003242:	e012      	b.n	800326a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003244:	f7fe ffb8 	bl	80021b8 <HAL_GetTick>
 8003248:	4602      	mov	r2, r0
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	1ad3      	subs	r3, r2, r3
 800324e:	2b0a      	cmp	r3, #10
 8003250:	d90b      	bls.n	800326a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003256:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	2205      	movs	r2, #5
 8003262:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003266:	2301      	movs	r3, #1
 8003268:	e0c5      	b.n	80033f6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	685b      	ldr	r3, [r3, #4]
 8003270:	f003 0301 	and.w	r3, r3, #1
 8003274:	2b00      	cmp	r3, #0
 8003276:	d0e5      	beq.n	8003244 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	681a      	ldr	r2, [r3, #0]
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f022 0202 	bic.w	r2, r2, #2
 8003286:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003288:	f7fe ff96 	bl	80021b8 <HAL_GetTick>
 800328c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800328e:	e012      	b.n	80032b6 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003290:	f7fe ff92 	bl	80021b8 <HAL_GetTick>
 8003294:	4602      	mov	r2, r0
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	1ad3      	subs	r3, r2, r3
 800329a:	2b0a      	cmp	r3, #10
 800329c:	d90b      	bls.n	80032b6 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032a2:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	2205      	movs	r2, #5
 80032ae:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80032b2:	2301      	movs	r3, #1
 80032b4:	e09f      	b.n	80033f6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	685b      	ldr	r3, [r3, #4]
 80032bc:	f003 0302 	and.w	r3, r3, #2
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d1e5      	bne.n	8003290 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	7e1b      	ldrb	r3, [r3, #24]
 80032c8:	2b01      	cmp	r3, #1
 80032ca:	d108      	bne.n	80032de <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	681a      	ldr	r2, [r3, #0]
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80032da:	601a      	str	r2, [r3, #0]
 80032dc:	e007      	b.n	80032ee <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	681a      	ldr	r2, [r3, #0]
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80032ec:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	7e5b      	ldrb	r3, [r3, #25]
 80032f2:	2b01      	cmp	r3, #1
 80032f4:	d108      	bne.n	8003308 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	681a      	ldr	r2, [r3, #0]
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003304:	601a      	str	r2, [r3, #0]
 8003306:	e007      	b.n	8003318 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	681a      	ldr	r2, [r3, #0]
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003316:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	7e9b      	ldrb	r3, [r3, #26]
 800331c:	2b01      	cmp	r3, #1
 800331e:	d108      	bne.n	8003332 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	681a      	ldr	r2, [r3, #0]
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f042 0220 	orr.w	r2, r2, #32
 800332e:	601a      	str	r2, [r3, #0]
 8003330:	e007      	b.n	8003342 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	681a      	ldr	r2, [r3, #0]
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f022 0220 	bic.w	r2, r2, #32
 8003340:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	7edb      	ldrb	r3, [r3, #27]
 8003346:	2b01      	cmp	r3, #1
 8003348:	d108      	bne.n	800335c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	681a      	ldr	r2, [r3, #0]
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f022 0210 	bic.w	r2, r2, #16
 8003358:	601a      	str	r2, [r3, #0]
 800335a:	e007      	b.n	800336c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	681a      	ldr	r2, [r3, #0]
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f042 0210 	orr.w	r2, r2, #16
 800336a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	7f1b      	ldrb	r3, [r3, #28]
 8003370:	2b01      	cmp	r3, #1
 8003372:	d108      	bne.n	8003386 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	681a      	ldr	r2, [r3, #0]
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f042 0208 	orr.w	r2, r2, #8
 8003382:	601a      	str	r2, [r3, #0]
 8003384:	e007      	b.n	8003396 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	681a      	ldr	r2, [r3, #0]
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f022 0208 	bic.w	r2, r2, #8
 8003394:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	7f5b      	ldrb	r3, [r3, #29]
 800339a:	2b01      	cmp	r3, #1
 800339c:	d108      	bne.n	80033b0 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	681a      	ldr	r2, [r3, #0]
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f042 0204 	orr.w	r2, r2, #4
 80033ac:	601a      	str	r2, [r3, #0]
 80033ae:	e007      	b.n	80033c0 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	681a      	ldr	r2, [r3, #0]
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f022 0204 	bic.w	r2, r2, #4
 80033be:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	689a      	ldr	r2, [r3, #8]
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	68db      	ldr	r3, [r3, #12]
 80033c8:	431a      	orrs	r2, r3
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	691b      	ldr	r3, [r3, #16]
 80033ce:	431a      	orrs	r2, r3
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	695b      	ldr	r3, [r3, #20]
 80033d4:	ea42 0103 	orr.w	r1, r2, r3
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	685b      	ldr	r3, [r3, #4]
 80033dc:	1e5a      	subs	r2, r3, #1
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	430a      	orrs	r2, r1
 80033e4:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	2200      	movs	r2, #0
 80033ea:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	2201      	movs	r2, #1
 80033f0:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80033f4:	2300      	movs	r3, #0
}
 80033f6:	4618      	mov	r0, r3
 80033f8:	3710      	adds	r7, #16
 80033fa:	46bd      	mov	sp, r7
 80033fc:	bd80      	pop	{r7, pc}

080033fe <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 80033fe:	b480      	push	{r7}
 8003400:	b087      	sub	sp, #28
 8003402:	af00      	add	r7, sp, #0
 8003404:	6078      	str	r0, [r7, #4]
 8003406:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003414:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8003416:	7cfb      	ldrb	r3, [r7, #19]
 8003418:	2b01      	cmp	r3, #1
 800341a:	d003      	beq.n	8003424 <HAL_CAN_ConfigFilter+0x26>
 800341c:	7cfb      	ldrb	r3, [r7, #19]
 800341e:	2b02      	cmp	r3, #2
 8003420:	f040 80aa 	bne.w	8003578 <HAL_CAN_ConfigFilter+0x17a>

    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003424:	697b      	ldr	r3, [r7, #20]
 8003426:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800342a:	f043 0201 	orr.w	r2, r3, #1
 800342e:	697b      	ldr	r3, [r7, #20]
 8003430:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	695b      	ldr	r3, [r3, #20]
 8003438:	f003 031f 	and.w	r3, r3, #31
 800343c:	2201      	movs	r2, #1
 800343e:	fa02 f303 	lsl.w	r3, r2, r3
 8003442:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8003444:	697b      	ldr	r3, [r7, #20]
 8003446:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	43db      	mvns	r3, r3
 800344e:	401a      	ands	r2, r3
 8003450:	697b      	ldr	r3, [r7, #20]
 8003452:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	69db      	ldr	r3, [r3, #28]
 800345a:	2b00      	cmp	r3, #0
 800345c:	d123      	bne.n	80034a6 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800345e:	697b      	ldr	r3, [r7, #20]
 8003460:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	43db      	mvns	r3, r3
 8003468:	401a      	ands	r2, r3
 800346a:	697b      	ldr	r3, [r7, #20]
 800346c:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003470:	683b      	ldr	r3, [r7, #0]
 8003472:	68db      	ldr	r3, [r3, #12]
 8003474:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003476:	683b      	ldr	r3, [r7, #0]
 8003478:	685b      	ldr	r3, [r3, #4]
 800347a:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800347c:	683a      	ldr	r2, [r7, #0]
 800347e:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003480:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003482:	697b      	ldr	r3, [r7, #20]
 8003484:	3248      	adds	r2, #72	; 0x48
 8003486:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800348a:	683b      	ldr	r3, [r7, #0]
 800348c:	689b      	ldr	r3, [r3, #8]
 800348e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8003490:	683b      	ldr	r3, [r7, #0]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003496:	683b      	ldr	r3, [r7, #0]
 8003498:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800349a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800349c:	6979      	ldr	r1, [r7, #20]
 800349e:	3348      	adds	r3, #72	; 0x48
 80034a0:	00db      	lsls	r3, r3, #3
 80034a2:	440b      	add	r3, r1
 80034a4:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80034a6:	683b      	ldr	r3, [r7, #0]
 80034a8:	69db      	ldr	r3, [r3, #28]
 80034aa:	2b01      	cmp	r3, #1
 80034ac:	d122      	bne.n	80034f4 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80034ae:	697b      	ldr	r3, [r7, #20]
 80034b0:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	431a      	orrs	r2, r3
 80034b8:	697b      	ldr	r3, [r7, #20]
 80034ba:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80034be:	683b      	ldr	r3, [r7, #0]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80034c4:	683b      	ldr	r3, [r7, #0]
 80034c6:	685b      	ldr	r3, [r3, #4]
 80034c8:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80034ca:	683a      	ldr	r2, [r7, #0]
 80034cc:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80034ce:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80034d0:	697b      	ldr	r3, [r7, #20]
 80034d2:	3248      	adds	r2, #72	; 0x48
 80034d4:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80034d8:	683b      	ldr	r3, [r7, #0]
 80034da:	689b      	ldr	r3, [r3, #8]
 80034dc:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80034de:	683b      	ldr	r3, [r7, #0]
 80034e0:	68db      	ldr	r3, [r3, #12]
 80034e2:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80034e4:	683b      	ldr	r3, [r7, #0]
 80034e6:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80034e8:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80034ea:	6979      	ldr	r1, [r7, #20]
 80034ec:	3348      	adds	r3, #72	; 0x48
 80034ee:	00db      	lsls	r3, r3, #3
 80034f0:	440b      	add	r3, r1
 80034f2:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80034f4:	683b      	ldr	r3, [r7, #0]
 80034f6:	699b      	ldr	r3, [r3, #24]
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d109      	bne.n	8003510 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80034fc:	697b      	ldr	r3, [r7, #20]
 80034fe:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	43db      	mvns	r3, r3
 8003506:	401a      	ands	r2, r3
 8003508:	697b      	ldr	r3, [r7, #20]
 800350a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 800350e:	e007      	b.n	8003520 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8003510:	697b      	ldr	r3, [r7, #20]
 8003512:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	431a      	orrs	r2, r3
 800351a:	697b      	ldr	r3, [r7, #20]
 800351c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	691b      	ldr	r3, [r3, #16]
 8003524:	2b00      	cmp	r3, #0
 8003526:	d109      	bne.n	800353c <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8003528:	697b      	ldr	r3, [r7, #20]
 800352a:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	43db      	mvns	r3, r3
 8003532:	401a      	ands	r2, r3
 8003534:	697b      	ldr	r3, [r7, #20]
 8003536:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 800353a:	e007      	b.n	800354c <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800353c:	697b      	ldr	r3, [r7, #20]
 800353e:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	431a      	orrs	r2, r3
 8003546:	697b      	ldr	r3, [r7, #20]
 8003548:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 800354c:	683b      	ldr	r3, [r7, #0]
 800354e:	6a1b      	ldr	r3, [r3, #32]
 8003550:	2b01      	cmp	r3, #1
 8003552:	d107      	bne.n	8003564 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8003554:	697b      	ldr	r3, [r7, #20]
 8003556:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	431a      	orrs	r2, r3
 800355e:	697b      	ldr	r3, [r7, #20]
 8003560:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003564:	697b      	ldr	r3, [r7, #20]
 8003566:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800356a:	f023 0201 	bic.w	r2, r3, #1
 800356e:	697b      	ldr	r3, [r7, #20]
 8003570:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8003574:	2300      	movs	r3, #0
 8003576:	e006      	b.n	8003586 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800357c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003584:	2301      	movs	r3, #1
  }
}
 8003586:	4618      	mov	r0, r3
 8003588:	371c      	adds	r7, #28
 800358a:	46bd      	mov	sp, r7
 800358c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003590:	4770      	bx	lr

08003592 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8003592:	b580      	push	{r7, lr}
 8003594:	b084      	sub	sp, #16
 8003596:	af00      	add	r7, sp, #0
 8003598:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	f893 3020 	ldrb.w	r3, [r3, #32]
 80035a0:	b2db      	uxtb	r3, r3
 80035a2:	2b01      	cmp	r3, #1
 80035a4:	d12e      	bne.n	8003604 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	2202      	movs	r2, #2
 80035aa:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	681a      	ldr	r2, [r3, #0]
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f022 0201 	bic.w	r2, r2, #1
 80035bc:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80035be:	f7fe fdfb 	bl	80021b8 <HAL_GetTick>
 80035c2:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80035c4:	e012      	b.n	80035ec <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80035c6:	f7fe fdf7 	bl	80021b8 <HAL_GetTick>
 80035ca:	4602      	mov	r2, r0
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	1ad3      	subs	r3, r2, r3
 80035d0:	2b0a      	cmp	r3, #10
 80035d2:	d90b      	bls.n	80035ec <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035d8:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	2205      	movs	r2, #5
 80035e4:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80035e8:	2301      	movs	r3, #1
 80035ea:	e012      	b.n	8003612 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	685b      	ldr	r3, [r3, #4]
 80035f2:	f003 0301 	and.w	r3, r3, #1
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d1e5      	bne.n	80035c6 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	2200      	movs	r2, #0
 80035fe:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8003600:	2300      	movs	r3, #0
 8003602:	e006      	b.n	8003612 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003608:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003610:	2301      	movs	r3, #1
  }
}
 8003612:	4618      	mov	r0, r3
 8003614:	3710      	adds	r7, #16
 8003616:	46bd      	mov	sp, r7
 8003618:	bd80      	pop	{r7, pc}

0800361a <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 800361a:	b480      	push	{r7}
 800361c:	b089      	sub	sp, #36	; 0x24
 800361e:	af00      	add	r7, sp, #0
 8003620:	60f8      	str	r0, [r7, #12]
 8003622:	60b9      	str	r1, [r7, #8]
 8003624:	607a      	str	r2, [r7, #4]
 8003626:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800362e:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	689b      	ldr	r3, [r3, #8]
 8003636:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8003638:	7ffb      	ldrb	r3, [r7, #31]
 800363a:	2b01      	cmp	r3, #1
 800363c:	d003      	beq.n	8003646 <HAL_CAN_AddTxMessage+0x2c>
 800363e:	7ffb      	ldrb	r3, [r7, #31]
 8003640:	2b02      	cmp	r3, #2
 8003642:	f040 80ad 	bne.w	80037a0 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003646:	69bb      	ldr	r3, [r7, #24]
 8003648:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800364c:	2b00      	cmp	r3, #0
 800364e:	d10a      	bne.n	8003666 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003650:	69bb      	ldr	r3, [r7, #24]
 8003652:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003656:	2b00      	cmp	r3, #0
 8003658:	d105      	bne.n	8003666 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 800365a:	69bb      	ldr	r3, [r7, #24]
 800365c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003660:	2b00      	cmp	r3, #0
 8003662:	f000 8095 	beq.w	8003790 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8003666:	69bb      	ldr	r3, [r7, #24]
 8003668:	0e1b      	lsrs	r3, r3, #24
 800366a:	f003 0303 	and.w	r3, r3, #3
 800366e:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8003670:	2201      	movs	r2, #1
 8003672:	697b      	ldr	r3, [r7, #20]
 8003674:	409a      	lsls	r2, r3
 8003676:	683b      	ldr	r3, [r7, #0]
 8003678:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 800367a:	68bb      	ldr	r3, [r7, #8]
 800367c:	689b      	ldr	r3, [r3, #8]
 800367e:	2b00      	cmp	r3, #0
 8003680:	d10d      	bne.n	800369e <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003682:	68bb      	ldr	r3, [r7, #8]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8003688:	68bb      	ldr	r3, [r7, #8]
 800368a:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800368c:	68f9      	ldr	r1, [r7, #12]
 800368e:	6809      	ldr	r1, [r1, #0]
 8003690:	431a      	orrs	r2, r3
 8003692:	697b      	ldr	r3, [r7, #20]
 8003694:	3318      	adds	r3, #24
 8003696:	011b      	lsls	r3, r3, #4
 8003698:	440b      	add	r3, r1
 800369a:	601a      	str	r2, [r3, #0]
 800369c:	e00f      	b.n	80036be <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800369e:	68bb      	ldr	r3, [r7, #8]
 80036a0:	685b      	ldr	r3, [r3, #4]
 80036a2:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80036a4:	68bb      	ldr	r3, [r7, #8]
 80036a6:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80036a8:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80036aa:	68bb      	ldr	r3, [r7, #8]
 80036ac:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80036ae:	68f9      	ldr	r1, [r7, #12]
 80036b0:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80036b2:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80036b4:	697b      	ldr	r3, [r7, #20]
 80036b6:	3318      	adds	r3, #24
 80036b8:	011b      	lsls	r3, r3, #4
 80036ba:	440b      	add	r3, r1
 80036bc:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	6819      	ldr	r1, [r3, #0]
 80036c2:	68bb      	ldr	r3, [r7, #8]
 80036c4:	691a      	ldr	r2, [r3, #16]
 80036c6:	697b      	ldr	r3, [r7, #20]
 80036c8:	3318      	adds	r3, #24
 80036ca:	011b      	lsls	r3, r3, #4
 80036cc:	440b      	add	r3, r1
 80036ce:	3304      	adds	r3, #4
 80036d0:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80036d2:	68bb      	ldr	r3, [r7, #8]
 80036d4:	7d1b      	ldrb	r3, [r3, #20]
 80036d6:	2b01      	cmp	r3, #1
 80036d8:	d111      	bne.n	80036fe <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	681a      	ldr	r2, [r3, #0]
 80036de:	697b      	ldr	r3, [r7, #20]
 80036e0:	3318      	adds	r3, #24
 80036e2:	011b      	lsls	r3, r3, #4
 80036e4:	4413      	add	r3, r2
 80036e6:	3304      	adds	r3, #4
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	68fa      	ldr	r2, [r7, #12]
 80036ec:	6811      	ldr	r1, [r2, #0]
 80036ee:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80036f2:	697b      	ldr	r3, [r7, #20]
 80036f4:	3318      	adds	r3, #24
 80036f6:	011b      	lsls	r3, r3, #4
 80036f8:	440b      	add	r3, r1
 80036fa:	3304      	adds	r3, #4
 80036fc:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	3307      	adds	r3, #7
 8003702:	781b      	ldrb	r3, [r3, #0]
 8003704:	061a      	lsls	r2, r3, #24
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	3306      	adds	r3, #6
 800370a:	781b      	ldrb	r3, [r3, #0]
 800370c:	041b      	lsls	r3, r3, #16
 800370e:	431a      	orrs	r2, r3
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	3305      	adds	r3, #5
 8003714:	781b      	ldrb	r3, [r3, #0]
 8003716:	021b      	lsls	r3, r3, #8
 8003718:	4313      	orrs	r3, r2
 800371a:	687a      	ldr	r2, [r7, #4]
 800371c:	3204      	adds	r2, #4
 800371e:	7812      	ldrb	r2, [r2, #0]
 8003720:	4610      	mov	r0, r2
 8003722:	68fa      	ldr	r2, [r7, #12]
 8003724:	6811      	ldr	r1, [r2, #0]
 8003726:	ea43 0200 	orr.w	r2, r3, r0
 800372a:	697b      	ldr	r3, [r7, #20]
 800372c:	011b      	lsls	r3, r3, #4
 800372e:	440b      	add	r3, r1
 8003730:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8003734:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	3303      	adds	r3, #3
 800373a:	781b      	ldrb	r3, [r3, #0]
 800373c:	061a      	lsls	r2, r3, #24
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	3302      	adds	r3, #2
 8003742:	781b      	ldrb	r3, [r3, #0]
 8003744:	041b      	lsls	r3, r3, #16
 8003746:	431a      	orrs	r2, r3
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	3301      	adds	r3, #1
 800374c:	781b      	ldrb	r3, [r3, #0]
 800374e:	021b      	lsls	r3, r3, #8
 8003750:	4313      	orrs	r3, r2
 8003752:	687a      	ldr	r2, [r7, #4]
 8003754:	7812      	ldrb	r2, [r2, #0]
 8003756:	4610      	mov	r0, r2
 8003758:	68fa      	ldr	r2, [r7, #12]
 800375a:	6811      	ldr	r1, [r2, #0]
 800375c:	ea43 0200 	orr.w	r2, r3, r0
 8003760:	697b      	ldr	r3, [r7, #20]
 8003762:	011b      	lsls	r3, r3, #4
 8003764:	440b      	add	r3, r1
 8003766:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 800376a:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	681a      	ldr	r2, [r3, #0]
 8003770:	697b      	ldr	r3, [r7, #20]
 8003772:	3318      	adds	r3, #24
 8003774:	011b      	lsls	r3, r3, #4
 8003776:	4413      	add	r3, r2
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	68fa      	ldr	r2, [r7, #12]
 800377c:	6811      	ldr	r1, [r2, #0]
 800377e:	f043 0201 	orr.w	r2, r3, #1
 8003782:	697b      	ldr	r3, [r7, #20]
 8003784:	3318      	adds	r3, #24
 8003786:	011b      	lsls	r3, r3, #4
 8003788:	440b      	add	r3, r1
 800378a:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 800378c:	2300      	movs	r3, #0
 800378e:	e00e      	b.n	80037ae <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003794:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 800379c:	2301      	movs	r3, #1
 800379e:	e006      	b.n	80037ae <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037a4:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80037ac:	2301      	movs	r3, #1
  }
}
 80037ae:	4618      	mov	r0, r3
 80037b0:	3724      	adds	r7, #36	; 0x24
 80037b2:	46bd      	mov	sp, r7
 80037b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b8:	4770      	bx	lr

080037ba <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 80037ba:	b480      	push	{r7}
 80037bc:	b085      	sub	sp, #20
 80037be:	af00      	add	r7, sp, #0
 80037c0:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 80037c2:	2300      	movs	r3, #0
 80037c4:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80037cc:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 80037ce:	7afb      	ldrb	r3, [r7, #11]
 80037d0:	2b01      	cmp	r3, #1
 80037d2:	d002      	beq.n	80037da <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 80037d4:	7afb      	ldrb	r3, [r7, #11]
 80037d6:	2b02      	cmp	r3, #2
 80037d8:	d11d      	bne.n	8003816 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	689b      	ldr	r3, [r3, #8]
 80037e0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d002      	beq.n	80037ee <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	3301      	adds	r3, #1
 80037ec:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	689b      	ldr	r3, [r3, #8]
 80037f4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d002      	beq.n	8003802 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	3301      	adds	r3, #1
 8003800:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	689b      	ldr	r3, [r3, #8]
 8003808:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800380c:	2b00      	cmp	r3, #0
 800380e:	d002      	beq.n	8003816 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	3301      	adds	r3, #1
 8003814:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8003816:	68fb      	ldr	r3, [r7, #12]
}
 8003818:	4618      	mov	r0, r3
 800381a:	3714      	adds	r7, #20
 800381c:	46bd      	mov	sp, r7
 800381e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003822:	4770      	bx	lr

08003824 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8003824:	b480      	push	{r7}
 8003826:	b087      	sub	sp, #28
 8003828:	af00      	add	r7, sp, #0
 800382a:	60f8      	str	r0, [r7, #12]
 800382c:	60b9      	str	r1, [r7, #8]
 800382e:	607a      	str	r2, [r7, #4]
 8003830:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003838:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800383a:	7dfb      	ldrb	r3, [r7, #23]
 800383c:	2b01      	cmp	r3, #1
 800383e:	d003      	beq.n	8003848 <HAL_CAN_GetRxMessage+0x24>
 8003840:	7dfb      	ldrb	r3, [r7, #23]
 8003842:	2b02      	cmp	r3, #2
 8003844:	f040 8103 	bne.w	8003a4e <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003848:	68bb      	ldr	r3, [r7, #8]
 800384a:	2b00      	cmp	r3, #0
 800384c:	d10e      	bne.n	800386c <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	68db      	ldr	r3, [r3, #12]
 8003854:	f003 0303 	and.w	r3, r3, #3
 8003858:	2b00      	cmp	r3, #0
 800385a:	d116      	bne.n	800388a <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003860:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003868:	2301      	movs	r3, #1
 800386a:	e0f7      	b.n	8003a5c <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	691b      	ldr	r3, [r3, #16]
 8003872:	f003 0303 	and.w	r3, r3, #3
 8003876:	2b00      	cmp	r3, #0
 8003878:	d107      	bne.n	800388a <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800387e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003886:	2301      	movs	r3, #1
 8003888:	e0e8      	b.n	8003a5c <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	681a      	ldr	r2, [r3, #0]
 800388e:	68bb      	ldr	r3, [r7, #8]
 8003890:	331b      	adds	r3, #27
 8003892:	011b      	lsls	r3, r3, #4
 8003894:	4413      	add	r3, r2
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f003 0204 	and.w	r2, r3, #4
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	689b      	ldr	r3, [r3, #8]
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d10c      	bne.n	80038c2 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	681a      	ldr	r2, [r3, #0]
 80038ac:	68bb      	ldr	r3, [r7, #8]
 80038ae:	331b      	adds	r3, #27
 80038b0:	011b      	lsls	r3, r3, #4
 80038b2:	4413      	add	r3, r2
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	0d5b      	lsrs	r3, r3, #21
 80038b8:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	601a      	str	r2, [r3, #0]
 80038c0:	e00b      	b.n	80038da <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	681a      	ldr	r2, [r3, #0]
 80038c6:	68bb      	ldr	r3, [r7, #8]
 80038c8:	331b      	adds	r3, #27
 80038ca:	011b      	lsls	r3, r3, #4
 80038cc:	4413      	add	r3, r2
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	08db      	lsrs	r3, r3, #3
 80038d2:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	681a      	ldr	r2, [r3, #0]
 80038de:	68bb      	ldr	r3, [r7, #8]
 80038e0:	331b      	adds	r3, #27
 80038e2:	011b      	lsls	r3, r3, #4
 80038e4:	4413      	add	r3, r2
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f003 0202 	and.w	r2, r3, #2
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	681a      	ldr	r2, [r3, #0]
 80038f4:	68bb      	ldr	r3, [r7, #8]
 80038f6:	331b      	adds	r3, #27
 80038f8:	011b      	lsls	r3, r3, #4
 80038fa:	4413      	add	r3, r2
 80038fc:	3304      	adds	r3, #4
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f003 0308 	and.w	r3, r3, #8
 8003904:	2b00      	cmp	r3, #0
 8003906:	d003      	beq.n	8003910 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	2208      	movs	r2, #8
 800390c:	611a      	str	r2, [r3, #16]
 800390e:	e00b      	b.n	8003928 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	681a      	ldr	r2, [r3, #0]
 8003914:	68bb      	ldr	r3, [r7, #8]
 8003916:	331b      	adds	r3, #27
 8003918:	011b      	lsls	r3, r3, #4
 800391a:	4413      	add	r3, r2
 800391c:	3304      	adds	r3, #4
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f003 020f 	and.w	r2, r3, #15
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	681a      	ldr	r2, [r3, #0]
 800392c:	68bb      	ldr	r3, [r7, #8]
 800392e:	331b      	adds	r3, #27
 8003930:	011b      	lsls	r3, r3, #4
 8003932:	4413      	add	r3, r2
 8003934:	3304      	adds	r3, #4
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	0a1b      	lsrs	r3, r3, #8
 800393a:	b2da      	uxtb	r2, r3
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	681a      	ldr	r2, [r3, #0]
 8003944:	68bb      	ldr	r3, [r7, #8]
 8003946:	331b      	adds	r3, #27
 8003948:	011b      	lsls	r3, r3, #4
 800394a:	4413      	add	r3, r2
 800394c:	3304      	adds	r3, #4
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	0c1b      	lsrs	r3, r3, #16
 8003952:	b29a      	uxth	r2, r3
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	681a      	ldr	r2, [r3, #0]
 800395c:	68bb      	ldr	r3, [r7, #8]
 800395e:	011b      	lsls	r3, r3, #4
 8003960:	4413      	add	r3, r2
 8003962:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	b2da      	uxtb	r2, r3
 800396a:	683b      	ldr	r3, [r7, #0]
 800396c:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	681a      	ldr	r2, [r3, #0]
 8003972:	68bb      	ldr	r3, [r7, #8]
 8003974:	011b      	lsls	r3, r3, #4
 8003976:	4413      	add	r3, r2
 8003978:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	0a1a      	lsrs	r2, r3, #8
 8003980:	683b      	ldr	r3, [r7, #0]
 8003982:	3301      	adds	r3, #1
 8003984:	b2d2      	uxtb	r2, r2
 8003986:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	681a      	ldr	r2, [r3, #0]
 800398c:	68bb      	ldr	r3, [r7, #8]
 800398e:	011b      	lsls	r3, r3, #4
 8003990:	4413      	add	r3, r2
 8003992:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	0c1a      	lsrs	r2, r3, #16
 800399a:	683b      	ldr	r3, [r7, #0]
 800399c:	3302      	adds	r3, #2
 800399e:	b2d2      	uxtb	r2, r2
 80039a0:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	681a      	ldr	r2, [r3, #0]
 80039a6:	68bb      	ldr	r3, [r7, #8]
 80039a8:	011b      	lsls	r3, r3, #4
 80039aa:	4413      	add	r3, r2
 80039ac:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	0e1a      	lsrs	r2, r3, #24
 80039b4:	683b      	ldr	r3, [r7, #0]
 80039b6:	3303      	adds	r3, #3
 80039b8:	b2d2      	uxtb	r2, r2
 80039ba:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	681a      	ldr	r2, [r3, #0]
 80039c0:	68bb      	ldr	r3, [r7, #8]
 80039c2:	011b      	lsls	r3, r3, #4
 80039c4:	4413      	add	r3, r2
 80039c6:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80039ca:	681a      	ldr	r2, [r3, #0]
 80039cc:	683b      	ldr	r3, [r7, #0]
 80039ce:	3304      	adds	r3, #4
 80039d0:	b2d2      	uxtb	r2, r2
 80039d2:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	681a      	ldr	r2, [r3, #0]
 80039d8:	68bb      	ldr	r3, [r7, #8]
 80039da:	011b      	lsls	r3, r3, #4
 80039dc:	4413      	add	r3, r2
 80039de:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	0a1a      	lsrs	r2, r3, #8
 80039e6:	683b      	ldr	r3, [r7, #0]
 80039e8:	3305      	adds	r3, #5
 80039ea:	b2d2      	uxtb	r2, r2
 80039ec:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	681a      	ldr	r2, [r3, #0]
 80039f2:	68bb      	ldr	r3, [r7, #8]
 80039f4:	011b      	lsls	r3, r3, #4
 80039f6:	4413      	add	r3, r2
 80039f8:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	0c1a      	lsrs	r2, r3, #16
 8003a00:	683b      	ldr	r3, [r7, #0]
 8003a02:	3306      	adds	r3, #6
 8003a04:	b2d2      	uxtb	r2, r2
 8003a06:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	681a      	ldr	r2, [r3, #0]
 8003a0c:	68bb      	ldr	r3, [r7, #8]
 8003a0e:	011b      	lsls	r3, r3, #4
 8003a10:	4413      	add	r3, r2
 8003a12:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	0e1a      	lsrs	r2, r3, #24
 8003a1a:	683b      	ldr	r3, [r7, #0]
 8003a1c:	3307      	adds	r3, #7
 8003a1e:	b2d2      	uxtb	r2, r2
 8003a20:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003a22:	68bb      	ldr	r3, [r7, #8]
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d108      	bne.n	8003a3a <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	68da      	ldr	r2, [r3, #12]
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f042 0220 	orr.w	r2, r2, #32
 8003a36:	60da      	str	r2, [r3, #12]
 8003a38:	e007      	b.n	8003a4a <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	691a      	ldr	r2, [r3, #16]
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f042 0220 	orr.w	r2, r2, #32
 8003a48:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8003a4a:	2300      	movs	r3, #0
 8003a4c:	e006      	b.n	8003a5c <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a52:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003a5a:	2301      	movs	r3, #1
  }
}
 8003a5c:	4618      	mov	r0, r3
 8003a5e:	371c      	adds	r7, #28
 8003a60:	46bd      	mov	sp, r7
 8003a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a66:	4770      	bx	lr

08003a68 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8003a68:	b480      	push	{r7}
 8003a6a:	b085      	sub	sp, #20
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]
 8003a70:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003a78:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8003a7a:	7bfb      	ldrb	r3, [r7, #15]
 8003a7c:	2b01      	cmp	r3, #1
 8003a7e:	d002      	beq.n	8003a86 <HAL_CAN_ActivateNotification+0x1e>
 8003a80:	7bfb      	ldrb	r3, [r7, #15]
 8003a82:	2b02      	cmp	r3, #2
 8003a84:	d109      	bne.n	8003a9a <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	6959      	ldr	r1, [r3, #20]
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	683a      	ldr	r2, [r7, #0]
 8003a92:	430a      	orrs	r2, r1
 8003a94:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8003a96:	2300      	movs	r3, #0
 8003a98:	e006      	b.n	8003aa8 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a9e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003aa6:	2301      	movs	r3, #1
  }
}
 8003aa8:	4618      	mov	r0, r3
 8003aaa:	3714      	adds	r7, #20
 8003aac:	46bd      	mov	sp, r7
 8003aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab2:	4770      	bx	lr

08003ab4 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	b08a      	sub	sp, #40	; 0x28
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8003abc:	2300      	movs	r3, #0
 8003abe:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	695b      	ldr	r3, [r3, #20]
 8003ac6:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	685b      	ldr	r3, [r3, #4]
 8003ace:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	689b      	ldr	r3, [r3, #8]
 8003ad6:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	68db      	ldr	r3, [r3, #12]
 8003ade:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	691b      	ldr	r3, [r3, #16]
 8003ae6:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	699b      	ldr	r3, [r3, #24]
 8003aee:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8003af0:	6a3b      	ldr	r3, [r7, #32]
 8003af2:	f003 0301 	and.w	r3, r3, #1
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d07c      	beq.n	8003bf4 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8003afa:	69bb      	ldr	r3, [r7, #24]
 8003afc:	f003 0301 	and.w	r3, r3, #1
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d023      	beq.n	8003b4c <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	2201      	movs	r2, #1
 8003b0a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8003b0c:	69bb      	ldr	r3, [r7, #24]
 8003b0e:	f003 0302 	and.w	r3, r3, #2
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d003      	beq.n	8003b1e <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8003b16:	6878      	ldr	r0, [r7, #4]
 8003b18:	f000 f983 	bl	8003e22 <HAL_CAN_TxMailbox0CompleteCallback>
 8003b1c:	e016      	b.n	8003b4c <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8003b1e:	69bb      	ldr	r3, [r7, #24]
 8003b20:	f003 0304 	and.w	r3, r3, #4
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d004      	beq.n	8003b32 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8003b28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b2a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003b2e:	627b      	str	r3, [r7, #36]	; 0x24
 8003b30:	e00c      	b.n	8003b4c <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8003b32:	69bb      	ldr	r3, [r7, #24]
 8003b34:	f003 0308 	and.w	r3, r3, #8
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d004      	beq.n	8003b46 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8003b3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b3e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003b42:	627b      	str	r3, [r7, #36]	; 0x24
 8003b44:	e002      	b.n	8003b4c <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8003b46:	6878      	ldr	r0, [r7, #4]
 8003b48:	f000 f989 	bl	8003e5e <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8003b4c:	69bb      	ldr	r3, [r7, #24]
 8003b4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d024      	beq.n	8003ba0 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003b5e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8003b60:	69bb      	ldr	r3, [r7, #24]
 8003b62:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d003      	beq.n	8003b72 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8003b6a:	6878      	ldr	r0, [r7, #4]
 8003b6c:	f000 f963 	bl	8003e36 <HAL_CAN_TxMailbox1CompleteCallback>
 8003b70:	e016      	b.n	8003ba0 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8003b72:	69bb      	ldr	r3, [r7, #24]
 8003b74:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d004      	beq.n	8003b86 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8003b7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b7e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003b82:	627b      	str	r3, [r7, #36]	; 0x24
 8003b84:	e00c      	b.n	8003ba0 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8003b86:	69bb      	ldr	r3, [r7, #24]
 8003b88:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d004      	beq.n	8003b9a <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8003b90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b92:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003b96:	627b      	str	r3, [r7, #36]	; 0x24
 8003b98:	e002      	b.n	8003ba0 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8003b9a:	6878      	ldr	r0, [r7, #4]
 8003b9c:	f000 f969 	bl	8003e72 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8003ba0:	69bb      	ldr	r3, [r7, #24]
 8003ba2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d024      	beq.n	8003bf4 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003bb2:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8003bb4:	69bb      	ldr	r3, [r7, #24]
 8003bb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d003      	beq.n	8003bc6 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8003bbe:	6878      	ldr	r0, [r7, #4]
 8003bc0:	f000 f943 	bl	8003e4a <HAL_CAN_TxMailbox2CompleteCallback>
 8003bc4:	e016      	b.n	8003bf4 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8003bc6:	69bb      	ldr	r3, [r7, #24]
 8003bc8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d004      	beq.n	8003bda <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8003bd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bd2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003bd6:	627b      	str	r3, [r7, #36]	; 0x24
 8003bd8:	e00c      	b.n	8003bf4 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8003bda:	69bb      	ldr	r3, [r7, #24]
 8003bdc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d004      	beq.n	8003bee <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8003be4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003be6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003bea:	627b      	str	r3, [r7, #36]	; 0x24
 8003bec:	e002      	b.n	8003bf4 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8003bee:	6878      	ldr	r0, [r7, #4]
 8003bf0:	f000 f949 	bl	8003e86 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8003bf4:	6a3b      	ldr	r3, [r7, #32]
 8003bf6:	f003 0308 	and.w	r3, r3, #8
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d00c      	beq.n	8003c18 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8003bfe:	697b      	ldr	r3, [r7, #20]
 8003c00:	f003 0310 	and.w	r3, r3, #16
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d007      	beq.n	8003c18 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8003c08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c0a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003c0e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	2210      	movs	r2, #16
 8003c16:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8003c18:	6a3b      	ldr	r3, [r7, #32]
 8003c1a:	f003 0304 	and.w	r3, r3, #4
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d00b      	beq.n	8003c3a <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8003c22:	697b      	ldr	r3, [r7, #20]
 8003c24:	f003 0308 	and.w	r3, r3, #8
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d006      	beq.n	8003c3a <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	2208      	movs	r2, #8
 8003c32:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8003c34:	6878      	ldr	r0, [r7, #4]
 8003c36:	f000 f930 	bl	8003e9a <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8003c3a:	6a3b      	ldr	r3, [r7, #32]
 8003c3c:	f003 0302 	and.w	r3, r3, #2
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d009      	beq.n	8003c58 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	68db      	ldr	r3, [r3, #12]
 8003c4a:	f003 0303 	and.w	r3, r3, #3
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d002      	beq.n	8003c58 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8003c52:	6878      	ldr	r0, [r7, #4]
 8003c54:	f7fd fb70 	bl	8001338 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8003c58:	6a3b      	ldr	r3, [r7, #32]
 8003c5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d00c      	beq.n	8003c7c <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8003c62:	693b      	ldr	r3, [r7, #16]
 8003c64:	f003 0310 	and.w	r3, r3, #16
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d007      	beq.n	8003c7c <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8003c6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c6e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003c72:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	2210      	movs	r2, #16
 8003c7a:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8003c7c:	6a3b      	ldr	r3, [r7, #32]
 8003c7e:	f003 0320 	and.w	r3, r3, #32
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d00b      	beq.n	8003c9e <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8003c86:	693b      	ldr	r3, [r7, #16]
 8003c88:	f003 0308 	and.w	r3, r3, #8
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d006      	beq.n	8003c9e <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	2208      	movs	r2, #8
 8003c96:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8003c98:	6878      	ldr	r0, [r7, #4]
 8003c9a:	f000 f912 	bl	8003ec2 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8003c9e:	6a3b      	ldr	r3, [r7, #32]
 8003ca0:	f003 0310 	and.w	r3, r3, #16
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d009      	beq.n	8003cbc <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	691b      	ldr	r3, [r3, #16]
 8003cae:	f003 0303 	and.w	r3, r3, #3
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d002      	beq.n	8003cbc <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8003cb6:	6878      	ldr	r0, [r7, #4]
 8003cb8:	f000 f8f9 	bl	8003eae <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8003cbc:	6a3b      	ldr	r3, [r7, #32]
 8003cbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d00b      	beq.n	8003cde <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8003cc6:	69fb      	ldr	r3, [r7, #28]
 8003cc8:	f003 0310 	and.w	r3, r3, #16
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d006      	beq.n	8003cde <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	2210      	movs	r2, #16
 8003cd6:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8003cd8:	6878      	ldr	r0, [r7, #4]
 8003cda:	f000 f8fc 	bl	8003ed6 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8003cde:	6a3b      	ldr	r3, [r7, #32]
 8003ce0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d00b      	beq.n	8003d00 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8003ce8:	69fb      	ldr	r3, [r7, #28]
 8003cea:	f003 0308 	and.w	r3, r3, #8
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d006      	beq.n	8003d00 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	2208      	movs	r2, #8
 8003cf8:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8003cfa:	6878      	ldr	r0, [r7, #4]
 8003cfc:	f000 f8f5 	bl	8003eea <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8003d00:	6a3b      	ldr	r3, [r7, #32]
 8003d02:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d07b      	beq.n	8003e02 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8003d0a:	69fb      	ldr	r3, [r7, #28]
 8003d0c:	f003 0304 	and.w	r3, r3, #4
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d072      	beq.n	8003dfa <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003d14:	6a3b      	ldr	r3, [r7, #32]
 8003d16:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d008      	beq.n	8003d30 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d003      	beq.n	8003d30 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8003d28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d2a:	f043 0301 	orr.w	r3, r3, #1
 8003d2e:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003d30:	6a3b      	ldr	r3, [r7, #32]
 8003d32:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d008      	beq.n	8003d4c <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d003      	beq.n	8003d4c <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8003d44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d46:	f043 0302 	orr.w	r3, r3, #2
 8003d4a:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003d4c:	6a3b      	ldr	r3, [r7, #32]
 8003d4e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d008      	beq.n	8003d68 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d003      	beq.n	8003d68 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8003d60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d62:	f043 0304 	orr.w	r3, r3, #4
 8003d66:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003d68:	6a3b      	ldr	r3, [r7, #32]
 8003d6a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d043      	beq.n	8003dfa <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d03e      	beq.n	8003dfa <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003d82:	2b60      	cmp	r3, #96	; 0x60
 8003d84:	d02b      	beq.n	8003dde <HAL_CAN_IRQHandler+0x32a>
 8003d86:	2b60      	cmp	r3, #96	; 0x60
 8003d88:	d82e      	bhi.n	8003de8 <HAL_CAN_IRQHandler+0x334>
 8003d8a:	2b50      	cmp	r3, #80	; 0x50
 8003d8c:	d022      	beq.n	8003dd4 <HAL_CAN_IRQHandler+0x320>
 8003d8e:	2b50      	cmp	r3, #80	; 0x50
 8003d90:	d82a      	bhi.n	8003de8 <HAL_CAN_IRQHandler+0x334>
 8003d92:	2b40      	cmp	r3, #64	; 0x40
 8003d94:	d019      	beq.n	8003dca <HAL_CAN_IRQHandler+0x316>
 8003d96:	2b40      	cmp	r3, #64	; 0x40
 8003d98:	d826      	bhi.n	8003de8 <HAL_CAN_IRQHandler+0x334>
 8003d9a:	2b30      	cmp	r3, #48	; 0x30
 8003d9c:	d010      	beq.n	8003dc0 <HAL_CAN_IRQHandler+0x30c>
 8003d9e:	2b30      	cmp	r3, #48	; 0x30
 8003da0:	d822      	bhi.n	8003de8 <HAL_CAN_IRQHandler+0x334>
 8003da2:	2b10      	cmp	r3, #16
 8003da4:	d002      	beq.n	8003dac <HAL_CAN_IRQHandler+0x2f8>
 8003da6:	2b20      	cmp	r3, #32
 8003da8:	d005      	beq.n	8003db6 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8003daa:	e01d      	b.n	8003de8 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8003dac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dae:	f043 0308 	orr.w	r3, r3, #8
 8003db2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003db4:	e019      	b.n	8003dea <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8003db6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003db8:	f043 0310 	orr.w	r3, r3, #16
 8003dbc:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003dbe:	e014      	b.n	8003dea <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8003dc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dc2:	f043 0320 	orr.w	r3, r3, #32
 8003dc6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003dc8:	e00f      	b.n	8003dea <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8003dca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dcc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003dd0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003dd2:	e00a      	b.n	8003dea <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8003dd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dd6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003dda:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003ddc:	e005      	b.n	8003dea <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8003dde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003de0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003de4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003de6:	e000      	b.n	8003dea <HAL_CAN_IRQHandler+0x336>
            break;
 8003de8:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	699a      	ldr	r2, [r3, #24]
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003df8:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	2204      	movs	r2, #4
 8003e00:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8003e02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d008      	beq.n	8003e1a <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003e0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e0e:	431a      	orrs	r2, r3
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8003e14:	6878      	ldr	r0, [r7, #4]
 8003e16:	f000 f872 	bl	8003efe <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8003e1a:	bf00      	nop
 8003e1c:	3728      	adds	r7, #40	; 0x28
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	bd80      	pop	{r7, pc}

08003e22 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003e22:	b480      	push	{r7}
 8003e24:	b083      	sub	sp, #12
 8003e26:	af00      	add	r7, sp, #0
 8003e28:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8003e2a:	bf00      	nop
 8003e2c:	370c      	adds	r7, #12
 8003e2e:	46bd      	mov	sp, r7
 8003e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e34:	4770      	bx	lr

08003e36 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003e36:	b480      	push	{r7}
 8003e38:	b083      	sub	sp, #12
 8003e3a:	af00      	add	r7, sp, #0
 8003e3c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8003e3e:	bf00      	nop
 8003e40:	370c      	adds	r7, #12
 8003e42:	46bd      	mov	sp, r7
 8003e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e48:	4770      	bx	lr

08003e4a <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003e4a:	b480      	push	{r7}
 8003e4c:	b083      	sub	sp, #12
 8003e4e:	af00      	add	r7, sp, #0
 8003e50:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8003e52:	bf00      	nop
 8003e54:	370c      	adds	r7, #12
 8003e56:	46bd      	mov	sp, r7
 8003e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e5c:	4770      	bx	lr

08003e5e <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003e5e:	b480      	push	{r7}
 8003e60:	b083      	sub	sp, #12
 8003e62:	af00      	add	r7, sp, #0
 8003e64:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8003e66:	bf00      	nop
 8003e68:	370c      	adds	r7, #12
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e70:	4770      	bx	lr

08003e72 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003e72:	b480      	push	{r7}
 8003e74:	b083      	sub	sp, #12
 8003e76:	af00      	add	r7, sp, #0
 8003e78:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8003e7a:	bf00      	nop
 8003e7c:	370c      	adds	r7, #12
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e84:	4770      	bx	lr

08003e86 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003e86:	b480      	push	{r7}
 8003e88:	b083      	sub	sp, #12
 8003e8a:	af00      	add	r7, sp, #0
 8003e8c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8003e8e:	bf00      	nop
 8003e90:	370c      	adds	r7, #12
 8003e92:	46bd      	mov	sp, r7
 8003e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e98:	4770      	bx	lr

08003e9a <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8003e9a:	b480      	push	{r7}
 8003e9c:	b083      	sub	sp, #12
 8003e9e:	af00      	add	r7, sp, #0
 8003ea0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8003ea2:	bf00      	nop
 8003ea4:	370c      	adds	r7, #12
 8003ea6:	46bd      	mov	sp, r7
 8003ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eac:	4770      	bx	lr

08003eae <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003eae:	b480      	push	{r7}
 8003eb0:	b083      	sub	sp, #12
 8003eb2:	af00      	add	r7, sp, #0
 8003eb4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8003eb6:	bf00      	nop
 8003eb8:	370c      	adds	r7, #12
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec0:	4770      	bx	lr

08003ec2 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8003ec2:	b480      	push	{r7}
 8003ec4:	b083      	sub	sp, #12
 8003ec6:	af00      	add	r7, sp, #0
 8003ec8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8003eca:	bf00      	nop
 8003ecc:	370c      	adds	r7, #12
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed4:	4770      	bx	lr

08003ed6 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8003ed6:	b480      	push	{r7}
 8003ed8:	b083      	sub	sp, #12
 8003eda:	af00      	add	r7, sp, #0
 8003edc:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8003ede:	bf00      	nop
 8003ee0:	370c      	adds	r7, #12
 8003ee2:	46bd      	mov	sp, r7
 8003ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee8:	4770      	bx	lr

08003eea <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8003eea:	b480      	push	{r7}
 8003eec:	b083      	sub	sp, #12
 8003eee:	af00      	add	r7, sp, #0
 8003ef0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8003ef2:	bf00      	nop
 8003ef4:	370c      	adds	r7, #12
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efc:	4770      	bx	lr

08003efe <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8003efe:	b480      	push	{r7}
 8003f00:	b083      	sub	sp, #12
 8003f02:	af00      	add	r7, sp, #0
 8003f04:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8003f06:	bf00      	nop
 8003f08:	370c      	adds	r7, #12
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f10:	4770      	bx	lr
	...

08003f14 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f14:	b480      	push	{r7}
 8003f16:	b085      	sub	sp, #20
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	f003 0307 	and.w	r3, r3, #7
 8003f22:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003f24:	4b0c      	ldr	r3, [pc, #48]	; (8003f58 <__NVIC_SetPriorityGrouping+0x44>)
 8003f26:	68db      	ldr	r3, [r3, #12]
 8003f28:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003f2a:	68ba      	ldr	r2, [r7, #8]
 8003f2c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003f30:	4013      	ands	r3, r2
 8003f32:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003f38:	68bb      	ldr	r3, [r7, #8]
 8003f3a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003f3c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003f40:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003f44:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003f46:	4a04      	ldr	r2, [pc, #16]	; (8003f58 <__NVIC_SetPriorityGrouping+0x44>)
 8003f48:	68bb      	ldr	r3, [r7, #8]
 8003f4a:	60d3      	str	r3, [r2, #12]
}
 8003f4c:	bf00      	nop
 8003f4e:	3714      	adds	r7, #20
 8003f50:	46bd      	mov	sp, r7
 8003f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f56:	4770      	bx	lr
 8003f58:	e000ed00 	.word	0xe000ed00

08003f5c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003f5c:	b480      	push	{r7}
 8003f5e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003f60:	4b04      	ldr	r3, [pc, #16]	; (8003f74 <__NVIC_GetPriorityGrouping+0x18>)
 8003f62:	68db      	ldr	r3, [r3, #12]
 8003f64:	0a1b      	lsrs	r3, r3, #8
 8003f66:	f003 0307 	and.w	r3, r3, #7
}
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	46bd      	mov	sp, r7
 8003f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f72:	4770      	bx	lr
 8003f74:	e000ed00 	.word	0xe000ed00

08003f78 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f78:	b480      	push	{r7}
 8003f7a:	b083      	sub	sp, #12
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	4603      	mov	r3, r0
 8003f80:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	db0b      	blt.n	8003fa2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003f8a:	79fb      	ldrb	r3, [r7, #7]
 8003f8c:	f003 021f 	and.w	r2, r3, #31
 8003f90:	4907      	ldr	r1, [pc, #28]	; (8003fb0 <__NVIC_EnableIRQ+0x38>)
 8003f92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f96:	095b      	lsrs	r3, r3, #5
 8003f98:	2001      	movs	r0, #1
 8003f9a:	fa00 f202 	lsl.w	r2, r0, r2
 8003f9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003fa2:	bf00      	nop
 8003fa4:	370c      	adds	r7, #12
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fac:	4770      	bx	lr
 8003fae:	bf00      	nop
 8003fb0:	e000e100 	.word	0xe000e100

08003fb4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003fb4:	b480      	push	{r7}
 8003fb6:	b083      	sub	sp, #12
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	4603      	mov	r3, r0
 8003fbc:	6039      	str	r1, [r7, #0]
 8003fbe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003fc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	db0a      	blt.n	8003fde <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003fc8:	683b      	ldr	r3, [r7, #0]
 8003fca:	b2da      	uxtb	r2, r3
 8003fcc:	490c      	ldr	r1, [pc, #48]	; (8004000 <__NVIC_SetPriority+0x4c>)
 8003fce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fd2:	0112      	lsls	r2, r2, #4
 8003fd4:	b2d2      	uxtb	r2, r2
 8003fd6:	440b      	add	r3, r1
 8003fd8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003fdc:	e00a      	b.n	8003ff4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003fde:	683b      	ldr	r3, [r7, #0]
 8003fe0:	b2da      	uxtb	r2, r3
 8003fe2:	4908      	ldr	r1, [pc, #32]	; (8004004 <__NVIC_SetPriority+0x50>)
 8003fe4:	79fb      	ldrb	r3, [r7, #7]
 8003fe6:	f003 030f 	and.w	r3, r3, #15
 8003fea:	3b04      	subs	r3, #4
 8003fec:	0112      	lsls	r2, r2, #4
 8003fee:	b2d2      	uxtb	r2, r2
 8003ff0:	440b      	add	r3, r1
 8003ff2:	761a      	strb	r2, [r3, #24]
}
 8003ff4:	bf00      	nop
 8003ff6:	370c      	adds	r7, #12
 8003ff8:	46bd      	mov	sp, r7
 8003ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ffe:	4770      	bx	lr
 8004000:	e000e100 	.word	0xe000e100
 8004004:	e000ed00 	.word	0xe000ed00

08004008 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004008:	b480      	push	{r7}
 800400a:	b089      	sub	sp, #36	; 0x24
 800400c:	af00      	add	r7, sp, #0
 800400e:	60f8      	str	r0, [r7, #12]
 8004010:	60b9      	str	r1, [r7, #8]
 8004012:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	f003 0307 	and.w	r3, r3, #7
 800401a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800401c:	69fb      	ldr	r3, [r7, #28]
 800401e:	f1c3 0307 	rsb	r3, r3, #7
 8004022:	2b04      	cmp	r3, #4
 8004024:	bf28      	it	cs
 8004026:	2304      	movcs	r3, #4
 8004028:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800402a:	69fb      	ldr	r3, [r7, #28]
 800402c:	3304      	adds	r3, #4
 800402e:	2b06      	cmp	r3, #6
 8004030:	d902      	bls.n	8004038 <NVIC_EncodePriority+0x30>
 8004032:	69fb      	ldr	r3, [r7, #28]
 8004034:	3b03      	subs	r3, #3
 8004036:	e000      	b.n	800403a <NVIC_EncodePriority+0x32>
 8004038:	2300      	movs	r3, #0
 800403a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800403c:	f04f 32ff 	mov.w	r2, #4294967295
 8004040:	69bb      	ldr	r3, [r7, #24]
 8004042:	fa02 f303 	lsl.w	r3, r2, r3
 8004046:	43da      	mvns	r2, r3
 8004048:	68bb      	ldr	r3, [r7, #8]
 800404a:	401a      	ands	r2, r3
 800404c:	697b      	ldr	r3, [r7, #20]
 800404e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004050:	f04f 31ff 	mov.w	r1, #4294967295
 8004054:	697b      	ldr	r3, [r7, #20]
 8004056:	fa01 f303 	lsl.w	r3, r1, r3
 800405a:	43d9      	mvns	r1, r3
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004060:	4313      	orrs	r3, r2
         );
}
 8004062:	4618      	mov	r0, r3
 8004064:	3724      	adds	r7, #36	; 0x24
 8004066:	46bd      	mov	sp, r7
 8004068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800406c:	4770      	bx	lr
	...

08004070 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004070:	b580      	push	{r7, lr}
 8004072:	b082      	sub	sp, #8
 8004074:	af00      	add	r7, sp, #0
 8004076:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	3b01      	subs	r3, #1
 800407c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004080:	d301      	bcc.n	8004086 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004082:	2301      	movs	r3, #1
 8004084:	e00f      	b.n	80040a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004086:	4a0a      	ldr	r2, [pc, #40]	; (80040b0 <SysTick_Config+0x40>)
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	3b01      	subs	r3, #1
 800408c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800408e:	210f      	movs	r1, #15
 8004090:	f04f 30ff 	mov.w	r0, #4294967295
 8004094:	f7ff ff8e 	bl	8003fb4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004098:	4b05      	ldr	r3, [pc, #20]	; (80040b0 <SysTick_Config+0x40>)
 800409a:	2200      	movs	r2, #0
 800409c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800409e:	4b04      	ldr	r3, [pc, #16]	; (80040b0 <SysTick_Config+0x40>)
 80040a0:	2207      	movs	r2, #7
 80040a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80040a4:	2300      	movs	r3, #0
}
 80040a6:	4618      	mov	r0, r3
 80040a8:	3708      	adds	r7, #8
 80040aa:	46bd      	mov	sp, r7
 80040ac:	bd80      	pop	{r7, pc}
 80040ae:	bf00      	nop
 80040b0:	e000e010 	.word	0xe000e010

080040b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	b082      	sub	sp, #8
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80040bc:	6878      	ldr	r0, [r7, #4]
 80040be:	f7ff ff29 	bl	8003f14 <__NVIC_SetPriorityGrouping>
}
 80040c2:	bf00      	nop
 80040c4:	3708      	adds	r7, #8
 80040c6:	46bd      	mov	sp, r7
 80040c8:	bd80      	pop	{r7, pc}

080040ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80040ca:	b580      	push	{r7, lr}
 80040cc:	b086      	sub	sp, #24
 80040ce:	af00      	add	r7, sp, #0
 80040d0:	4603      	mov	r3, r0
 80040d2:	60b9      	str	r1, [r7, #8]
 80040d4:	607a      	str	r2, [r7, #4]
 80040d6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80040d8:	2300      	movs	r3, #0
 80040da:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80040dc:	f7ff ff3e 	bl	8003f5c <__NVIC_GetPriorityGrouping>
 80040e0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80040e2:	687a      	ldr	r2, [r7, #4]
 80040e4:	68b9      	ldr	r1, [r7, #8]
 80040e6:	6978      	ldr	r0, [r7, #20]
 80040e8:	f7ff ff8e 	bl	8004008 <NVIC_EncodePriority>
 80040ec:	4602      	mov	r2, r0
 80040ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80040f2:	4611      	mov	r1, r2
 80040f4:	4618      	mov	r0, r3
 80040f6:	f7ff ff5d 	bl	8003fb4 <__NVIC_SetPriority>
}
 80040fa:	bf00      	nop
 80040fc:	3718      	adds	r7, #24
 80040fe:	46bd      	mov	sp, r7
 8004100:	bd80      	pop	{r7, pc}

08004102 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004102:	b580      	push	{r7, lr}
 8004104:	b082      	sub	sp, #8
 8004106:	af00      	add	r7, sp, #0
 8004108:	4603      	mov	r3, r0
 800410a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800410c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004110:	4618      	mov	r0, r3
 8004112:	f7ff ff31 	bl	8003f78 <__NVIC_EnableIRQ>
}
 8004116:	bf00      	nop
 8004118:	3708      	adds	r7, #8
 800411a:	46bd      	mov	sp, r7
 800411c:	bd80      	pop	{r7, pc}

0800411e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800411e:	b580      	push	{r7, lr}
 8004120:	b082      	sub	sp, #8
 8004122:	af00      	add	r7, sp, #0
 8004124:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004126:	6878      	ldr	r0, [r7, #4]
 8004128:	f7ff ffa2 	bl	8004070 <SysTick_Config>
 800412c:	4603      	mov	r3, r0
}
 800412e:	4618      	mov	r0, r3
 8004130:	3708      	adds	r7, #8
 8004132:	46bd      	mov	sp, r7
 8004134:	bd80      	pop	{r7, pc}

08004136 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8004136:	b580      	push	{r7, lr}
 8004138:	b084      	sub	sp, #16
 800413a:	af00      	add	r7, sp, #0
 800413c:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800413e:	2300      	movs	r3, #0
 8004140:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	2b00      	cmp	r3, #0
 8004146:	d101      	bne.n	800414c <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8004148:	2301      	movs	r3, #1
 800414a:	e037      	b.n	80041bc <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	2202      	movs	r2, #2
 8004150:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8004162:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8004166:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8004170:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	68db      	ldr	r3, [r3, #12]
 8004176:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800417c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	695b      	ldr	r3, [r3, #20]
 8004182:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004188:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	69db      	ldr	r3, [r3, #28]
 800418e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004190:	68fa      	ldr	r2, [r7, #12]
 8004192:	4313      	orrs	r3, r2
 8004194:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	68fa      	ldr	r2, [r7, #12]
 800419c:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 800419e:	6878      	ldr	r0, [r7, #4]
 80041a0:	f000 f9b8 	bl	8004514 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	2200      	movs	r2, #0
 80041a8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	2201      	movs	r2, #1
 80041ae:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	2200      	movs	r2, #0
 80041b6:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 80041ba:	2300      	movs	r3, #0
}  
 80041bc:	4618      	mov	r0, r3
 80041be:	3710      	adds	r7, #16
 80041c0:	46bd      	mov	sp, r7
 80041c2:	bd80      	pop	{r7, pc}

080041c4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80041c4:	b580      	push	{r7, lr}
 80041c6:	b086      	sub	sp, #24
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	60f8      	str	r0, [r7, #12]
 80041cc:	60b9      	str	r1, [r7, #8]
 80041ce:	607a      	str	r2, [r7, #4]
 80041d0:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 80041d2:	2300      	movs	r3, #0
 80041d4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80041dc:	2b01      	cmp	r3, #1
 80041de:	d101      	bne.n	80041e4 <HAL_DMA_Start_IT+0x20>
 80041e0:	2302      	movs	r3, #2
 80041e2:	e04a      	b.n	800427a <HAL_DMA_Start_IT+0xb6>
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	2201      	movs	r2, #1
 80041e8:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80041f2:	2b01      	cmp	r3, #1
 80041f4:	d13a      	bne.n	800426c <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	2202      	movs	r2, #2
 80041fa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	2200      	movs	r2, #0
 8004202:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	681a      	ldr	r2, [r3, #0]
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f022 0201 	bic.w	r2, r2, #1
 8004212:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004214:	683b      	ldr	r3, [r7, #0]
 8004216:	687a      	ldr	r2, [r7, #4]
 8004218:	68b9      	ldr	r1, [r7, #8]
 800421a:	68f8      	ldr	r0, [r7, #12]
 800421c:	f000 f94b 	bl	80044b6 <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004224:	2b00      	cmp	r3, #0
 8004226:	d008      	beq.n	800423a <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	681a      	ldr	r2, [r3, #0]
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f042 020e 	orr.w	r2, r2, #14
 8004236:	601a      	str	r2, [r3, #0]
 8004238:	e00f      	b.n	800425a <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	681a      	ldr	r2, [r3, #0]
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f042 020a 	orr.w	r2, r2, #10
 8004248:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	681a      	ldr	r2, [r3, #0]
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f022 0204 	bic.w	r2, r2, #4
 8004258:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	681a      	ldr	r2, [r3, #0]
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f042 0201 	orr.w	r2, r2, #1
 8004268:	601a      	str	r2, [r3, #0]
 800426a:	e005      	b.n	8004278 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	2200      	movs	r2, #0
 8004270:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8004274:	2302      	movs	r3, #2
 8004276:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 8004278:	7dfb      	ldrb	r3, [r7, #23]
} 
 800427a:	4618      	mov	r0, r3
 800427c:	3718      	adds	r7, #24
 800427e:	46bd      	mov	sp, r7
 8004280:	bd80      	pop	{r7, pc}

08004282 <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004282:	b480      	push	{r7}
 8004284:	b083      	sub	sp, #12
 8004286:	af00      	add	r7, sp, #0
 8004288:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004290:	2b02      	cmp	r3, #2
 8004292:	d008      	beq.n	80042a6 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	2204      	movs	r2, #4
 8004298:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	2200      	movs	r2, #0
 800429e:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80042a2:	2301      	movs	r3, #1
 80042a4:	e020      	b.n	80042e8 <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	681a      	ldr	r2, [r3, #0]
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f022 020e 	bic.w	r2, r2, #14
 80042b4:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	681a      	ldr	r2, [r3, #0]
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f022 0201 	bic.w	r2, r2, #1
 80042c4:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042ce:	2101      	movs	r1, #1
 80042d0:	fa01 f202 	lsl.w	r2, r1, r2
 80042d4:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	2201      	movs	r2, #1
 80042da:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	2200      	movs	r2, #0
 80042e2:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 80042e6:	2300      	movs	r3, #0
}
 80042e8:	4618      	mov	r0, r3
 80042ea:	370c      	adds	r7, #12
 80042ec:	46bd      	mov	sp, r7
 80042ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f2:	4770      	bx	lr

080042f4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80042f4:	b580      	push	{r7, lr}
 80042f6:	b084      	sub	sp, #16
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80042fc:	2300      	movs	r3, #0
 80042fe:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004306:	2b02      	cmp	r3, #2
 8004308:	d005      	beq.n	8004316 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	2204      	movs	r2, #4
 800430e:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8004310:	2301      	movs	r3, #1
 8004312:	73fb      	strb	r3, [r7, #15]
 8004314:	e027      	b.n	8004366 <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	681a      	ldr	r2, [r3, #0]
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f022 020e 	bic.w	r2, r2, #14
 8004324:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	681a      	ldr	r2, [r3, #0]
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f022 0201 	bic.w	r2, r2, #1
 8004334:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800433e:	2101      	movs	r1, #1
 8004340:	fa01 f202 	lsl.w	r2, r1, r2
 8004344:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	2201      	movs	r2, #1
 800434a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	2200      	movs	r2, #0
 8004352:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800435a:	2b00      	cmp	r3, #0
 800435c:	d003      	beq.n	8004366 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004362:	6878      	ldr	r0, [r7, #4]
 8004364:	4798      	blx	r3
    } 
  }
  return status;
 8004366:	7bfb      	ldrb	r3, [r7, #15]
}
 8004368:	4618      	mov	r0, r3
 800436a:	3710      	adds	r7, #16
 800436c:	46bd      	mov	sp, r7
 800436e:	bd80      	pop	{r7, pc}

08004370 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004370:	b580      	push	{r7, lr}
 8004372:	b084      	sub	sp, #16
 8004374:	af00      	add	r7, sp, #0
 8004376:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800438c:	2204      	movs	r2, #4
 800438e:	409a      	lsls	r2, r3
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	4013      	ands	r3, r2
 8004394:	2b00      	cmp	r3, #0
 8004396:	d024      	beq.n	80043e2 <HAL_DMA_IRQHandler+0x72>
 8004398:	68bb      	ldr	r3, [r7, #8]
 800439a:	f003 0304 	and.w	r3, r3, #4
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d01f      	beq.n	80043e2 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f003 0320 	and.w	r3, r3, #32
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d107      	bne.n	80043c0 <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	681a      	ldr	r2, [r3, #0]
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f022 0204 	bic.w	r2, r2, #4
 80043be:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043c8:	2104      	movs	r1, #4
 80043ca:	fa01 f202 	lsl.w	r2, r1, r2
 80043ce:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d06a      	beq.n	80044ae <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043dc:	6878      	ldr	r0, [r7, #4]
 80043de:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 80043e0:	e065      	b.n	80044ae <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043e6:	2202      	movs	r2, #2
 80043e8:	409a      	lsls	r2, r3
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	4013      	ands	r3, r2
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d02c      	beq.n	800444c <HAL_DMA_IRQHandler+0xdc>
 80043f2:	68bb      	ldr	r3, [r7, #8]
 80043f4:	f003 0302 	and.w	r3, r3, #2
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d027      	beq.n	800444c <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f003 0320 	and.w	r3, r3, #32
 8004406:	2b00      	cmp	r3, #0
 8004408:	d10b      	bne.n	8004422 <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	681a      	ldr	r2, [r3, #0]
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f022 020a 	bic.w	r2, r2, #10
 8004418:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	2201      	movs	r2, #1
 800441e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800442a:	2102      	movs	r1, #2
 800442c:	fa01 f202 	lsl.w	r2, r1, r2
 8004430:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	2200      	movs	r2, #0
 8004436:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800443e:	2b00      	cmp	r3, #0
 8004440:	d035      	beq.n	80044ae <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004446:	6878      	ldr	r0, [r7, #4]
 8004448:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 800444a:	e030      	b.n	80044ae <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004450:	2208      	movs	r2, #8
 8004452:	409a      	lsls	r2, r3
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	4013      	ands	r3, r2
 8004458:	2b00      	cmp	r3, #0
 800445a:	d028      	beq.n	80044ae <HAL_DMA_IRQHandler+0x13e>
 800445c:	68bb      	ldr	r3, [r7, #8]
 800445e:	f003 0308 	and.w	r3, r3, #8
 8004462:	2b00      	cmp	r3, #0
 8004464:	d023      	beq.n	80044ae <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	681a      	ldr	r2, [r3, #0]
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	f022 020e 	bic.w	r2, r2, #14
 8004474:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800447e:	2101      	movs	r1, #1
 8004480:	fa01 f202 	lsl.w	r2, r1, r2
 8004484:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	2201      	movs	r2, #1
 800448a:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2201      	movs	r2, #1
 8004490:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	2200      	movs	r2, #0
 8004498:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d004      	beq.n	80044ae <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044a8:	6878      	ldr	r0, [r7, #4]
 80044aa:	4798      	blx	r3
    }
  }
}  
 80044ac:	e7ff      	b.n	80044ae <HAL_DMA_IRQHandler+0x13e>
 80044ae:	bf00      	nop
 80044b0:	3710      	adds	r7, #16
 80044b2:	46bd      	mov	sp, r7
 80044b4:	bd80      	pop	{r7, pc}

080044b6 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80044b6:	b480      	push	{r7}
 80044b8:	b085      	sub	sp, #20
 80044ba:	af00      	add	r7, sp, #0
 80044bc:	60f8      	str	r0, [r7, #12]
 80044be:	60b9      	str	r1, [r7, #8]
 80044c0:	607a      	str	r2, [r7, #4]
 80044c2:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044cc:	2101      	movs	r1, #1
 80044ce:	fa01 f202 	lsl.w	r2, r1, r2
 80044d2:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	683a      	ldr	r2, [r7, #0]
 80044da:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	685b      	ldr	r3, [r3, #4]
 80044e0:	2b10      	cmp	r3, #16
 80044e2:	d108      	bne.n	80044f6 <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	687a      	ldr	r2, [r7, #4]
 80044ea:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	68ba      	ldr	r2, [r7, #8]
 80044f2:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80044f4:	e007      	b.n	8004506 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	68ba      	ldr	r2, [r7, #8]
 80044fc:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	687a      	ldr	r2, [r7, #4]
 8004504:	60da      	str	r2, [r3, #12]
}
 8004506:	bf00      	nop
 8004508:	3714      	adds	r7, #20
 800450a:	46bd      	mov	sp, r7
 800450c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004510:	4770      	bx	lr
	...

08004514 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004514:	b480      	push	{r7}
 8004516:	b083      	sub	sp, #12
 8004518:	af00      	add	r7, sp, #0
 800451a:	6078      	str	r0, [r7, #4]
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	461a      	mov	r2, r3
 8004522:	4b14      	ldr	r3, [pc, #80]	; (8004574 <DMA_CalcBaseAndBitshift+0x60>)
 8004524:	429a      	cmp	r2, r3
 8004526:	d80f      	bhi.n	8004548 <DMA_CalcBaseAndBitshift+0x34>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	461a      	mov	r2, r3
 800452e:	4b12      	ldr	r3, [pc, #72]	; (8004578 <DMA_CalcBaseAndBitshift+0x64>)
 8004530:	4413      	add	r3, r2
 8004532:	4a12      	ldr	r2, [pc, #72]	; (800457c <DMA_CalcBaseAndBitshift+0x68>)
 8004534:	fba2 2303 	umull	r2, r3, r2, r3
 8004538:	091b      	lsrs	r3, r3, #4
 800453a:	009a      	lsls	r2, r3, #2
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	4a0f      	ldr	r2, [pc, #60]	; (8004580 <DMA_CalcBaseAndBitshift+0x6c>)
 8004544:	63da      	str	r2, [r3, #60]	; 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 8004546:	e00e      	b.n	8004566 <DMA_CalcBaseAndBitshift+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	461a      	mov	r2, r3
 800454e:	4b0d      	ldr	r3, [pc, #52]	; (8004584 <DMA_CalcBaseAndBitshift+0x70>)
 8004550:	4413      	add	r3, r2
 8004552:	4a0a      	ldr	r2, [pc, #40]	; (800457c <DMA_CalcBaseAndBitshift+0x68>)
 8004554:	fba2 2303 	umull	r2, r3, r2, r3
 8004558:	091b      	lsrs	r3, r3, #4
 800455a:	009a      	lsls	r2, r3, #2
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	4a09      	ldr	r2, [pc, #36]	; (8004588 <DMA_CalcBaseAndBitshift+0x74>)
 8004564:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8004566:	bf00      	nop
 8004568:	370c      	adds	r7, #12
 800456a:	46bd      	mov	sp, r7
 800456c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004570:	4770      	bx	lr
 8004572:	bf00      	nop
 8004574:	40020407 	.word	0x40020407
 8004578:	bffdfff8 	.word	0xbffdfff8
 800457c:	cccccccd 	.word	0xcccccccd
 8004580:	40020000 	.word	0x40020000
 8004584:	bffdfbf8 	.word	0xbffdfbf8
 8004588:	40020400 	.word	0x40020400

0800458c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800458c:	b480      	push	{r7}
 800458e:	b087      	sub	sp, #28
 8004590:	af00      	add	r7, sp, #0
 8004592:	6078      	str	r0, [r7, #4]
 8004594:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004596:	2300      	movs	r3, #0
 8004598:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800459a:	e154      	b.n	8004846 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800459c:	683b      	ldr	r3, [r7, #0]
 800459e:	681a      	ldr	r2, [r3, #0]
 80045a0:	2101      	movs	r1, #1
 80045a2:	697b      	ldr	r3, [r7, #20]
 80045a4:	fa01 f303 	lsl.w	r3, r1, r3
 80045a8:	4013      	ands	r3, r2
 80045aa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	f000 8146 	beq.w	8004840 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80045b4:	683b      	ldr	r3, [r7, #0]
 80045b6:	685b      	ldr	r3, [r3, #4]
 80045b8:	f003 0303 	and.w	r3, r3, #3
 80045bc:	2b01      	cmp	r3, #1
 80045be:	d005      	beq.n	80045cc <HAL_GPIO_Init+0x40>
 80045c0:	683b      	ldr	r3, [r7, #0]
 80045c2:	685b      	ldr	r3, [r3, #4]
 80045c4:	f003 0303 	and.w	r3, r3, #3
 80045c8:	2b02      	cmp	r3, #2
 80045ca:	d130      	bne.n	800462e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	689b      	ldr	r3, [r3, #8]
 80045d0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80045d2:	697b      	ldr	r3, [r7, #20]
 80045d4:	005b      	lsls	r3, r3, #1
 80045d6:	2203      	movs	r2, #3
 80045d8:	fa02 f303 	lsl.w	r3, r2, r3
 80045dc:	43db      	mvns	r3, r3
 80045de:	693a      	ldr	r2, [r7, #16]
 80045e0:	4013      	ands	r3, r2
 80045e2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80045e4:	683b      	ldr	r3, [r7, #0]
 80045e6:	68da      	ldr	r2, [r3, #12]
 80045e8:	697b      	ldr	r3, [r7, #20]
 80045ea:	005b      	lsls	r3, r3, #1
 80045ec:	fa02 f303 	lsl.w	r3, r2, r3
 80045f0:	693a      	ldr	r2, [r7, #16]
 80045f2:	4313      	orrs	r3, r2
 80045f4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	693a      	ldr	r2, [r7, #16]
 80045fa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	685b      	ldr	r3, [r3, #4]
 8004600:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004602:	2201      	movs	r2, #1
 8004604:	697b      	ldr	r3, [r7, #20]
 8004606:	fa02 f303 	lsl.w	r3, r2, r3
 800460a:	43db      	mvns	r3, r3
 800460c:	693a      	ldr	r2, [r7, #16]
 800460e:	4013      	ands	r3, r2
 8004610:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004612:	683b      	ldr	r3, [r7, #0]
 8004614:	685b      	ldr	r3, [r3, #4]
 8004616:	091b      	lsrs	r3, r3, #4
 8004618:	f003 0201 	and.w	r2, r3, #1
 800461c:	697b      	ldr	r3, [r7, #20]
 800461e:	fa02 f303 	lsl.w	r3, r2, r3
 8004622:	693a      	ldr	r2, [r7, #16]
 8004624:	4313      	orrs	r3, r2
 8004626:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	693a      	ldr	r2, [r7, #16]
 800462c:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800462e:	683b      	ldr	r3, [r7, #0]
 8004630:	685b      	ldr	r3, [r3, #4]
 8004632:	f003 0303 	and.w	r3, r3, #3
 8004636:	2b03      	cmp	r3, #3
 8004638:	d017      	beq.n	800466a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	68db      	ldr	r3, [r3, #12]
 800463e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8004640:	697b      	ldr	r3, [r7, #20]
 8004642:	005b      	lsls	r3, r3, #1
 8004644:	2203      	movs	r2, #3
 8004646:	fa02 f303 	lsl.w	r3, r2, r3
 800464a:	43db      	mvns	r3, r3
 800464c:	693a      	ldr	r2, [r7, #16]
 800464e:	4013      	ands	r3, r2
 8004650:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004652:	683b      	ldr	r3, [r7, #0]
 8004654:	689a      	ldr	r2, [r3, #8]
 8004656:	697b      	ldr	r3, [r7, #20]
 8004658:	005b      	lsls	r3, r3, #1
 800465a:	fa02 f303 	lsl.w	r3, r2, r3
 800465e:	693a      	ldr	r2, [r7, #16]
 8004660:	4313      	orrs	r3, r2
 8004662:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	693a      	ldr	r2, [r7, #16]
 8004668:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800466a:	683b      	ldr	r3, [r7, #0]
 800466c:	685b      	ldr	r3, [r3, #4]
 800466e:	f003 0303 	and.w	r3, r3, #3
 8004672:	2b02      	cmp	r3, #2
 8004674:	d123      	bne.n	80046be <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004676:	697b      	ldr	r3, [r7, #20]
 8004678:	08da      	lsrs	r2, r3, #3
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	3208      	adds	r2, #8
 800467e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004682:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004684:	697b      	ldr	r3, [r7, #20]
 8004686:	f003 0307 	and.w	r3, r3, #7
 800468a:	009b      	lsls	r3, r3, #2
 800468c:	220f      	movs	r2, #15
 800468e:	fa02 f303 	lsl.w	r3, r2, r3
 8004692:	43db      	mvns	r3, r3
 8004694:	693a      	ldr	r2, [r7, #16]
 8004696:	4013      	ands	r3, r2
 8004698:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800469a:	683b      	ldr	r3, [r7, #0]
 800469c:	691a      	ldr	r2, [r3, #16]
 800469e:	697b      	ldr	r3, [r7, #20]
 80046a0:	f003 0307 	and.w	r3, r3, #7
 80046a4:	009b      	lsls	r3, r3, #2
 80046a6:	fa02 f303 	lsl.w	r3, r2, r3
 80046aa:	693a      	ldr	r2, [r7, #16]
 80046ac:	4313      	orrs	r3, r2
 80046ae:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80046b0:	697b      	ldr	r3, [r7, #20]
 80046b2:	08da      	lsrs	r2, r3, #3
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	3208      	adds	r2, #8
 80046b8:	6939      	ldr	r1, [r7, #16]
 80046ba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80046c4:	697b      	ldr	r3, [r7, #20]
 80046c6:	005b      	lsls	r3, r3, #1
 80046c8:	2203      	movs	r2, #3
 80046ca:	fa02 f303 	lsl.w	r3, r2, r3
 80046ce:	43db      	mvns	r3, r3
 80046d0:	693a      	ldr	r2, [r7, #16]
 80046d2:	4013      	ands	r3, r2
 80046d4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80046d6:	683b      	ldr	r3, [r7, #0]
 80046d8:	685b      	ldr	r3, [r3, #4]
 80046da:	f003 0203 	and.w	r2, r3, #3
 80046de:	697b      	ldr	r3, [r7, #20]
 80046e0:	005b      	lsls	r3, r3, #1
 80046e2:	fa02 f303 	lsl.w	r3, r2, r3
 80046e6:	693a      	ldr	r2, [r7, #16]
 80046e8:	4313      	orrs	r3, r2
 80046ea:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	693a      	ldr	r2, [r7, #16]
 80046f0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80046f2:	683b      	ldr	r3, [r7, #0]
 80046f4:	685b      	ldr	r3, [r3, #4]
 80046f6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	f000 80a0 	beq.w	8004840 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004700:	4b58      	ldr	r3, [pc, #352]	; (8004864 <HAL_GPIO_Init+0x2d8>)
 8004702:	699b      	ldr	r3, [r3, #24]
 8004704:	4a57      	ldr	r2, [pc, #348]	; (8004864 <HAL_GPIO_Init+0x2d8>)
 8004706:	f043 0301 	orr.w	r3, r3, #1
 800470a:	6193      	str	r3, [r2, #24]
 800470c:	4b55      	ldr	r3, [pc, #340]	; (8004864 <HAL_GPIO_Init+0x2d8>)
 800470e:	699b      	ldr	r3, [r3, #24]
 8004710:	f003 0301 	and.w	r3, r3, #1
 8004714:	60bb      	str	r3, [r7, #8]
 8004716:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004718:	4a53      	ldr	r2, [pc, #332]	; (8004868 <HAL_GPIO_Init+0x2dc>)
 800471a:	697b      	ldr	r3, [r7, #20]
 800471c:	089b      	lsrs	r3, r3, #2
 800471e:	3302      	adds	r3, #2
 8004720:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004724:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004726:	697b      	ldr	r3, [r7, #20]
 8004728:	f003 0303 	and.w	r3, r3, #3
 800472c:	009b      	lsls	r3, r3, #2
 800472e:	220f      	movs	r2, #15
 8004730:	fa02 f303 	lsl.w	r3, r2, r3
 8004734:	43db      	mvns	r3, r3
 8004736:	693a      	ldr	r2, [r7, #16]
 8004738:	4013      	ands	r3, r2
 800473a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004742:	d019      	beq.n	8004778 <HAL_GPIO_Init+0x1ec>
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	4a49      	ldr	r2, [pc, #292]	; (800486c <HAL_GPIO_Init+0x2e0>)
 8004748:	4293      	cmp	r3, r2
 800474a:	d013      	beq.n	8004774 <HAL_GPIO_Init+0x1e8>
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	4a48      	ldr	r2, [pc, #288]	; (8004870 <HAL_GPIO_Init+0x2e4>)
 8004750:	4293      	cmp	r3, r2
 8004752:	d00d      	beq.n	8004770 <HAL_GPIO_Init+0x1e4>
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	4a47      	ldr	r2, [pc, #284]	; (8004874 <HAL_GPIO_Init+0x2e8>)
 8004758:	4293      	cmp	r3, r2
 800475a:	d007      	beq.n	800476c <HAL_GPIO_Init+0x1e0>
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	4a46      	ldr	r2, [pc, #280]	; (8004878 <HAL_GPIO_Init+0x2ec>)
 8004760:	4293      	cmp	r3, r2
 8004762:	d101      	bne.n	8004768 <HAL_GPIO_Init+0x1dc>
 8004764:	2304      	movs	r3, #4
 8004766:	e008      	b.n	800477a <HAL_GPIO_Init+0x1ee>
 8004768:	2305      	movs	r3, #5
 800476a:	e006      	b.n	800477a <HAL_GPIO_Init+0x1ee>
 800476c:	2303      	movs	r3, #3
 800476e:	e004      	b.n	800477a <HAL_GPIO_Init+0x1ee>
 8004770:	2302      	movs	r3, #2
 8004772:	e002      	b.n	800477a <HAL_GPIO_Init+0x1ee>
 8004774:	2301      	movs	r3, #1
 8004776:	e000      	b.n	800477a <HAL_GPIO_Init+0x1ee>
 8004778:	2300      	movs	r3, #0
 800477a:	697a      	ldr	r2, [r7, #20]
 800477c:	f002 0203 	and.w	r2, r2, #3
 8004780:	0092      	lsls	r2, r2, #2
 8004782:	4093      	lsls	r3, r2
 8004784:	693a      	ldr	r2, [r7, #16]
 8004786:	4313      	orrs	r3, r2
 8004788:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800478a:	4937      	ldr	r1, [pc, #220]	; (8004868 <HAL_GPIO_Init+0x2dc>)
 800478c:	697b      	ldr	r3, [r7, #20]
 800478e:	089b      	lsrs	r3, r3, #2
 8004790:	3302      	adds	r3, #2
 8004792:	693a      	ldr	r2, [r7, #16]
 8004794:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004798:	4b38      	ldr	r3, [pc, #224]	; (800487c <HAL_GPIO_Init+0x2f0>)
 800479a:	689b      	ldr	r3, [r3, #8]
 800479c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	43db      	mvns	r3, r3
 80047a2:	693a      	ldr	r2, [r7, #16]
 80047a4:	4013      	ands	r3, r2
 80047a6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80047a8:	683b      	ldr	r3, [r7, #0]
 80047aa:	685b      	ldr	r3, [r3, #4]
 80047ac:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d003      	beq.n	80047bc <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 80047b4:	693a      	ldr	r2, [r7, #16]
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	4313      	orrs	r3, r2
 80047ba:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80047bc:	4a2f      	ldr	r2, [pc, #188]	; (800487c <HAL_GPIO_Init+0x2f0>)
 80047be:	693b      	ldr	r3, [r7, #16]
 80047c0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80047c2:	4b2e      	ldr	r3, [pc, #184]	; (800487c <HAL_GPIO_Init+0x2f0>)
 80047c4:	68db      	ldr	r3, [r3, #12]
 80047c6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	43db      	mvns	r3, r3
 80047cc:	693a      	ldr	r2, [r7, #16]
 80047ce:	4013      	ands	r3, r2
 80047d0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80047d2:	683b      	ldr	r3, [r7, #0]
 80047d4:	685b      	ldr	r3, [r3, #4]
 80047d6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d003      	beq.n	80047e6 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 80047de:	693a      	ldr	r2, [r7, #16]
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	4313      	orrs	r3, r2
 80047e4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80047e6:	4a25      	ldr	r2, [pc, #148]	; (800487c <HAL_GPIO_Init+0x2f0>)
 80047e8:	693b      	ldr	r3, [r7, #16]
 80047ea:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80047ec:	4b23      	ldr	r3, [pc, #140]	; (800487c <HAL_GPIO_Init+0x2f0>)
 80047ee:	685b      	ldr	r3, [r3, #4]
 80047f0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	43db      	mvns	r3, r3
 80047f6:	693a      	ldr	r2, [r7, #16]
 80047f8:	4013      	ands	r3, r2
 80047fa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80047fc:	683b      	ldr	r3, [r7, #0]
 80047fe:	685b      	ldr	r3, [r3, #4]
 8004800:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004804:	2b00      	cmp	r3, #0
 8004806:	d003      	beq.n	8004810 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8004808:	693a      	ldr	r2, [r7, #16]
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	4313      	orrs	r3, r2
 800480e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8004810:	4a1a      	ldr	r2, [pc, #104]	; (800487c <HAL_GPIO_Init+0x2f0>)
 8004812:	693b      	ldr	r3, [r7, #16]
 8004814:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004816:	4b19      	ldr	r3, [pc, #100]	; (800487c <HAL_GPIO_Init+0x2f0>)
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	43db      	mvns	r3, r3
 8004820:	693a      	ldr	r2, [r7, #16]
 8004822:	4013      	ands	r3, r2
 8004824:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004826:	683b      	ldr	r3, [r7, #0]
 8004828:	685b      	ldr	r3, [r3, #4]
 800482a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800482e:	2b00      	cmp	r3, #0
 8004830:	d003      	beq.n	800483a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8004832:	693a      	ldr	r2, [r7, #16]
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	4313      	orrs	r3, r2
 8004838:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800483a:	4a10      	ldr	r2, [pc, #64]	; (800487c <HAL_GPIO_Init+0x2f0>)
 800483c:	693b      	ldr	r3, [r7, #16]
 800483e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004840:	697b      	ldr	r3, [r7, #20]
 8004842:	3301      	adds	r3, #1
 8004844:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004846:	683b      	ldr	r3, [r7, #0]
 8004848:	681a      	ldr	r2, [r3, #0]
 800484a:	697b      	ldr	r3, [r7, #20]
 800484c:	fa22 f303 	lsr.w	r3, r2, r3
 8004850:	2b00      	cmp	r3, #0
 8004852:	f47f aea3 	bne.w	800459c <HAL_GPIO_Init+0x10>
  }
}
 8004856:	bf00      	nop
 8004858:	bf00      	nop
 800485a:	371c      	adds	r7, #28
 800485c:	46bd      	mov	sp, r7
 800485e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004862:	4770      	bx	lr
 8004864:	40021000 	.word	0x40021000
 8004868:	40010000 	.word	0x40010000
 800486c:	48000400 	.word	0x48000400
 8004870:	48000800 	.word	0x48000800
 8004874:	48000c00 	.word	0x48000c00
 8004878:	48001000 	.word	0x48001000
 800487c:	40010400 	.word	0x40010400

08004880 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004880:	b480      	push	{r7}
 8004882:	b085      	sub	sp, #20
 8004884:	af00      	add	r7, sp, #0
 8004886:	6078      	str	r0, [r7, #4]
 8004888:	460b      	mov	r3, r1
 800488a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	691a      	ldr	r2, [r3, #16]
 8004890:	887b      	ldrh	r3, [r7, #2]
 8004892:	4013      	ands	r3, r2
 8004894:	2b00      	cmp	r3, #0
 8004896:	d002      	beq.n	800489e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004898:	2301      	movs	r3, #1
 800489a:	73fb      	strb	r3, [r7, #15]
 800489c:	e001      	b.n	80048a2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800489e:	2300      	movs	r3, #0
 80048a0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80048a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80048a4:	4618      	mov	r0, r3
 80048a6:	3714      	adds	r7, #20
 80048a8:	46bd      	mov	sp, r7
 80048aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ae:	4770      	bx	lr

080048b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80048b0:	b480      	push	{r7}
 80048b2:	b083      	sub	sp, #12
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	6078      	str	r0, [r7, #4]
 80048b8:	460b      	mov	r3, r1
 80048ba:	807b      	strh	r3, [r7, #2]
 80048bc:	4613      	mov	r3, r2
 80048be:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80048c0:	787b      	ldrb	r3, [r7, #1]
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d003      	beq.n	80048ce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80048c6:	887a      	ldrh	r2, [r7, #2]
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80048cc:	e002      	b.n	80048d4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80048ce:	887a      	ldrh	r2, [r7, #2]
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80048d4:	bf00      	nop
 80048d6:	370c      	adds	r7, #12
 80048d8:	46bd      	mov	sp, r7
 80048da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048de:	4770      	bx	lr

080048e0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80048e0:	b580      	push	{r7, lr}
 80048e2:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 80048e6:	af00      	add	r7, sp, #0
 80048e8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80048ec:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80048f0:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80048f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80048f6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d102      	bne.n	8004906 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8004900:	2301      	movs	r3, #1
 8004902:	f001 b823 	b.w	800594c <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004906:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800490a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f003 0301 	and.w	r3, r3, #1
 8004916:	2b00      	cmp	r3, #0
 8004918:	f000 817d 	beq.w	8004c16 <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800491c:	4bbc      	ldr	r3, [pc, #752]	; (8004c10 <HAL_RCC_OscConfig+0x330>)
 800491e:	685b      	ldr	r3, [r3, #4]
 8004920:	f003 030c 	and.w	r3, r3, #12
 8004924:	2b04      	cmp	r3, #4
 8004926:	d00c      	beq.n	8004942 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004928:	4bb9      	ldr	r3, [pc, #740]	; (8004c10 <HAL_RCC_OscConfig+0x330>)
 800492a:	685b      	ldr	r3, [r3, #4]
 800492c:	f003 030c 	and.w	r3, r3, #12
 8004930:	2b08      	cmp	r3, #8
 8004932:	d15c      	bne.n	80049ee <HAL_RCC_OscConfig+0x10e>
 8004934:	4bb6      	ldr	r3, [pc, #728]	; (8004c10 <HAL_RCC_OscConfig+0x330>)
 8004936:	685b      	ldr	r3, [r3, #4]
 8004938:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800493c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004940:	d155      	bne.n	80049ee <HAL_RCC_OscConfig+0x10e>
 8004942:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004946:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800494a:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 800494e:	fa93 f3a3 	rbit	r3, r3
 8004952:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004956:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800495a:	fab3 f383 	clz	r3, r3
 800495e:	b2db      	uxtb	r3, r3
 8004960:	095b      	lsrs	r3, r3, #5
 8004962:	b2db      	uxtb	r3, r3
 8004964:	f043 0301 	orr.w	r3, r3, #1
 8004968:	b2db      	uxtb	r3, r3
 800496a:	2b01      	cmp	r3, #1
 800496c:	d102      	bne.n	8004974 <HAL_RCC_OscConfig+0x94>
 800496e:	4ba8      	ldr	r3, [pc, #672]	; (8004c10 <HAL_RCC_OscConfig+0x330>)
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	e015      	b.n	80049a0 <HAL_RCC_OscConfig+0xc0>
 8004974:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004978:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800497c:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8004980:	fa93 f3a3 	rbit	r3, r3
 8004984:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8004988:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800498c:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8004990:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8004994:	fa93 f3a3 	rbit	r3, r3
 8004998:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 800499c:	4b9c      	ldr	r3, [pc, #624]	; (8004c10 <HAL_RCC_OscConfig+0x330>)
 800499e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049a0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80049a4:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 80049a8:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 80049ac:	fa92 f2a2 	rbit	r2, r2
 80049b0:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 80049b4:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 80049b8:	fab2 f282 	clz	r2, r2
 80049bc:	b2d2      	uxtb	r2, r2
 80049be:	f042 0220 	orr.w	r2, r2, #32
 80049c2:	b2d2      	uxtb	r2, r2
 80049c4:	f002 021f 	and.w	r2, r2, #31
 80049c8:	2101      	movs	r1, #1
 80049ca:	fa01 f202 	lsl.w	r2, r1, r2
 80049ce:	4013      	ands	r3, r2
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	f000 811f 	beq.w	8004c14 <HAL_RCC_OscConfig+0x334>
 80049d6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80049da:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	685b      	ldr	r3, [r3, #4]
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	f040 8116 	bne.w	8004c14 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 80049e8:	2301      	movs	r3, #1
 80049ea:	f000 bfaf 	b.w	800594c <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80049ee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80049f2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	685b      	ldr	r3, [r3, #4]
 80049fa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80049fe:	d106      	bne.n	8004a0e <HAL_RCC_OscConfig+0x12e>
 8004a00:	4b83      	ldr	r3, [pc, #524]	; (8004c10 <HAL_RCC_OscConfig+0x330>)
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	4a82      	ldr	r2, [pc, #520]	; (8004c10 <HAL_RCC_OscConfig+0x330>)
 8004a06:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a0a:	6013      	str	r3, [r2, #0]
 8004a0c:	e036      	b.n	8004a7c <HAL_RCC_OscConfig+0x19c>
 8004a0e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004a12:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	685b      	ldr	r3, [r3, #4]
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d10c      	bne.n	8004a38 <HAL_RCC_OscConfig+0x158>
 8004a1e:	4b7c      	ldr	r3, [pc, #496]	; (8004c10 <HAL_RCC_OscConfig+0x330>)
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	4a7b      	ldr	r2, [pc, #492]	; (8004c10 <HAL_RCC_OscConfig+0x330>)
 8004a24:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a28:	6013      	str	r3, [r2, #0]
 8004a2a:	4b79      	ldr	r3, [pc, #484]	; (8004c10 <HAL_RCC_OscConfig+0x330>)
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	4a78      	ldr	r2, [pc, #480]	; (8004c10 <HAL_RCC_OscConfig+0x330>)
 8004a30:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004a34:	6013      	str	r3, [r2, #0]
 8004a36:	e021      	b.n	8004a7c <HAL_RCC_OscConfig+0x19c>
 8004a38:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004a3c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	685b      	ldr	r3, [r3, #4]
 8004a44:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004a48:	d10c      	bne.n	8004a64 <HAL_RCC_OscConfig+0x184>
 8004a4a:	4b71      	ldr	r3, [pc, #452]	; (8004c10 <HAL_RCC_OscConfig+0x330>)
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	4a70      	ldr	r2, [pc, #448]	; (8004c10 <HAL_RCC_OscConfig+0x330>)
 8004a50:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004a54:	6013      	str	r3, [r2, #0]
 8004a56:	4b6e      	ldr	r3, [pc, #440]	; (8004c10 <HAL_RCC_OscConfig+0x330>)
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	4a6d      	ldr	r2, [pc, #436]	; (8004c10 <HAL_RCC_OscConfig+0x330>)
 8004a5c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a60:	6013      	str	r3, [r2, #0]
 8004a62:	e00b      	b.n	8004a7c <HAL_RCC_OscConfig+0x19c>
 8004a64:	4b6a      	ldr	r3, [pc, #424]	; (8004c10 <HAL_RCC_OscConfig+0x330>)
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	4a69      	ldr	r2, [pc, #420]	; (8004c10 <HAL_RCC_OscConfig+0x330>)
 8004a6a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a6e:	6013      	str	r3, [r2, #0]
 8004a70:	4b67      	ldr	r3, [pc, #412]	; (8004c10 <HAL_RCC_OscConfig+0x330>)
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	4a66      	ldr	r2, [pc, #408]	; (8004c10 <HAL_RCC_OscConfig+0x330>)
 8004a76:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004a7a:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004a7c:	4b64      	ldr	r3, [pc, #400]	; (8004c10 <HAL_RCC_OscConfig+0x330>)
 8004a7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a80:	f023 020f 	bic.w	r2, r3, #15
 8004a84:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004a88:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	689b      	ldr	r3, [r3, #8]
 8004a90:	495f      	ldr	r1, [pc, #380]	; (8004c10 <HAL_RCC_OscConfig+0x330>)
 8004a92:	4313      	orrs	r3, r2
 8004a94:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004a96:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004a9a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	685b      	ldr	r3, [r3, #4]
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d059      	beq.n	8004b5a <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004aa6:	f7fd fb87 	bl	80021b8 <HAL_GetTick>
 8004aaa:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004aae:	e00a      	b.n	8004ac6 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004ab0:	f7fd fb82 	bl	80021b8 <HAL_GetTick>
 8004ab4:	4602      	mov	r2, r0
 8004ab6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004aba:	1ad3      	subs	r3, r2, r3
 8004abc:	2b64      	cmp	r3, #100	; 0x64
 8004abe:	d902      	bls.n	8004ac6 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8004ac0:	2303      	movs	r3, #3
 8004ac2:	f000 bf43 	b.w	800594c <HAL_RCC_OscConfig+0x106c>
 8004ac6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004aca:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ace:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8004ad2:	fa93 f3a3 	rbit	r3, r3
 8004ad6:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8004ada:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ade:	fab3 f383 	clz	r3, r3
 8004ae2:	b2db      	uxtb	r3, r3
 8004ae4:	095b      	lsrs	r3, r3, #5
 8004ae6:	b2db      	uxtb	r3, r3
 8004ae8:	f043 0301 	orr.w	r3, r3, #1
 8004aec:	b2db      	uxtb	r3, r3
 8004aee:	2b01      	cmp	r3, #1
 8004af0:	d102      	bne.n	8004af8 <HAL_RCC_OscConfig+0x218>
 8004af2:	4b47      	ldr	r3, [pc, #284]	; (8004c10 <HAL_RCC_OscConfig+0x330>)
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	e015      	b.n	8004b24 <HAL_RCC_OscConfig+0x244>
 8004af8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004afc:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b00:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8004b04:	fa93 f3a3 	rbit	r3, r3
 8004b08:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8004b0c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004b10:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8004b14:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8004b18:	fa93 f3a3 	rbit	r3, r3
 8004b1c:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8004b20:	4b3b      	ldr	r3, [pc, #236]	; (8004c10 <HAL_RCC_OscConfig+0x330>)
 8004b22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b24:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004b28:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8004b2c:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8004b30:	fa92 f2a2 	rbit	r2, r2
 8004b34:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8004b38:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8004b3c:	fab2 f282 	clz	r2, r2
 8004b40:	b2d2      	uxtb	r2, r2
 8004b42:	f042 0220 	orr.w	r2, r2, #32
 8004b46:	b2d2      	uxtb	r2, r2
 8004b48:	f002 021f 	and.w	r2, r2, #31
 8004b4c:	2101      	movs	r1, #1
 8004b4e:	fa01 f202 	lsl.w	r2, r1, r2
 8004b52:	4013      	ands	r3, r2
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d0ab      	beq.n	8004ab0 <HAL_RCC_OscConfig+0x1d0>
 8004b58:	e05d      	b.n	8004c16 <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b5a:	f7fd fb2d 	bl	80021b8 <HAL_GetTick>
 8004b5e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b62:	e00a      	b.n	8004b7a <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004b64:	f7fd fb28 	bl	80021b8 <HAL_GetTick>
 8004b68:	4602      	mov	r2, r0
 8004b6a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004b6e:	1ad3      	subs	r3, r2, r3
 8004b70:	2b64      	cmp	r3, #100	; 0x64
 8004b72:	d902      	bls.n	8004b7a <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8004b74:	2303      	movs	r3, #3
 8004b76:	f000 bee9 	b.w	800594c <HAL_RCC_OscConfig+0x106c>
 8004b7a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004b7e:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b82:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8004b86:	fa93 f3a3 	rbit	r3, r3
 8004b8a:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8004b8e:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b92:	fab3 f383 	clz	r3, r3
 8004b96:	b2db      	uxtb	r3, r3
 8004b98:	095b      	lsrs	r3, r3, #5
 8004b9a:	b2db      	uxtb	r3, r3
 8004b9c:	f043 0301 	orr.w	r3, r3, #1
 8004ba0:	b2db      	uxtb	r3, r3
 8004ba2:	2b01      	cmp	r3, #1
 8004ba4:	d102      	bne.n	8004bac <HAL_RCC_OscConfig+0x2cc>
 8004ba6:	4b1a      	ldr	r3, [pc, #104]	; (8004c10 <HAL_RCC_OscConfig+0x330>)
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	e015      	b.n	8004bd8 <HAL_RCC_OscConfig+0x2f8>
 8004bac:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004bb0:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bb4:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8004bb8:	fa93 f3a3 	rbit	r3, r3
 8004bbc:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8004bc0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004bc4:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8004bc8:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8004bcc:	fa93 f3a3 	rbit	r3, r3
 8004bd0:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8004bd4:	4b0e      	ldr	r3, [pc, #56]	; (8004c10 <HAL_RCC_OscConfig+0x330>)
 8004bd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bd8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004bdc:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8004be0:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8004be4:	fa92 f2a2 	rbit	r2, r2
 8004be8:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8004bec:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8004bf0:	fab2 f282 	clz	r2, r2
 8004bf4:	b2d2      	uxtb	r2, r2
 8004bf6:	f042 0220 	orr.w	r2, r2, #32
 8004bfa:	b2d2      	uxtb	r2, r2
 8004bfc:	f002 021f 	and.w	r2, r2, #31
 8004c00:	2101      	movs	r1, #1
 8004c02:	fa01 f202 	lsl.w	r2, r1, r2
 8004c06:	4013      	ands	r3, r2
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d1ab      	bne.n	8004b64 <HAL_RCC_OscConfig+0x284>
 8004c0c:	e003      	b.n	8004c16 <HAL_RCC_OscConfig+0x336>
 8004c0e:	bf00      	nop
 8004c10:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c14:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004c16:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c1a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	f003 0302 	and.w	r3, r3, #2
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	f000 817d 	beq.w	8004f26 <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8004c2c:	4ba6      	ldr	r3, [pc, #664]	; (8004ec8 <HAL_RCC_OscConfig+0x5e8>)
 8004c2e:	685b      	ldr	r3, [r3, #4]
 8004c30:	f003 030c 	and.w	r3, r3, #12
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d00b      	beq.n	8004c50 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8004c38:	4ba3      	ldr	r3, [pc, #652]	; (8004ec8 <HAL_RCC_OscConfig+0x5e8>)
 8004c3a:	685b      	ldr	r3, [r3, #4]
 8004c3c:	f003 030c 	and.w	r3, r3, #12
 8004c40:	2b08      	cmp	r3, #8
 8004c42:	d172      	bne.n	8004d2a <HAL_RCC_OscConfig+0x44a>
 8004c44:	4ba0      	ldr	r3, [pc, #640]	; (8004ec8 <HAL_RCC_OscConfig+0x5e8>)
 8004c46:	685b      	ldr	r3, [r3, #4]
 8004c48:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d16c      	bne.n	8004d2a <HAL_RCC_OscConfig+0x44a>
 8004c50:	2302      	movs	r3, #2
 8004c52:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c56:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8004c5a:	fa93 f3a3 	rbit	r3, r3
 8004c5e:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8004c62:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004c66:	fab3 f383 	clz	r3, r3
 8004c6a:	b2db      	uxtb	r3, r3
 8004c6c:	095b      	lsrs	r3, r3, #5
 8004c6e:	b2db      	uxtb	r3, r3
 8004c70:	f043 0301 	orr.w	r3, r3, #1
 8004c74:	b2db      	uxtb	r3, r3
 8004c76:	2b01      	cmp	r3, #1
 8004c78:	d102      	bne.n	8004c80 <HAL_RCC_OscConfig+0x3a0>
 8004c7a:	4b93      	ldr	r3, [pc, #588]	; (8004ec8 <HAL_RCC_OscConfig+0x5e8>)
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	e013      	b.n	8004ca8 <HAL_RCC_OscConfig+0x3c8>
 8004c80:	2302      	movs	r3, #2
 8004c82:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c86:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8004c8a:	fa93 f3a3 	rbit	r3, r3
 8004c8e:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8004c92:	2302      	movs	r3, #2
 8004c94:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8004c98:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8004c9c:	fa93 f3a3 	rbit	r3, r3
 8004ca0:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8004ca4:	4b88      	ldr	r3, [pc, #544]	; (8004ec8 <HAL_RCC_OscConfig+0x5e8>)
 8004ca6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ca8:	2202      	movs	r2, #2
 8004caa:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8004cae:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8004cb2:	fa92 f2a2 	rbit	r2, r2
 8004cb6:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8004cba:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8004cbe:	fab2 f282 	clz	r2, r2
 8004cc2:	b2d2      	uxtb	r2, r2
 8004cc4:	f042 0220 	orr.w	r2, r2, #32
 8004cc8:	b2d2      	uxtb	r2, r2
 8004cca:	f002 021f 	and.w	r2, r2, #31
 8004cce:	2101      	movs	r1, #1
 8004cd0:	fa01 f202 	lsl.w	r2, r1, r2
 8004cd4:	4013      	ands	r3, r2
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d00a      	beq.n	8004cf0 <HAL_RCC_OscConfig+0x410>
 8004cda:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004cde:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	691b      	ldr	r3, [r3, #16]
 8004ce6:	2b01      	cmp	r3, #1
 8004ce8:	d002      	beq.n	8004cf0 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8004cea:	2301      	movs	r3, #1
 8004cec:	f000 be2e 	b.w	800594c <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004cf0:	4b75      	ldr	r3, [pc, #468]	; (8004ec8 <HAL_RCC_OscConfig+0x5e8>)
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004cf8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004cfc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	695b      	ldr	r3, [r3, #20]
 8004d04:	21f8      	movs	r1, #248	; 0xf8
 8004d06:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d0a:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8004d0e:	fa91 f1a1 	rbit	r1, r1
 8004d12:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8004d16:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8004d1a:	fab1 f181 	clz	r1, r1
 8004d1e:	b2c9      	uxtb	r1, r1
 8004d20:	408b      	lsls	r3, r1
 8004d22:	4969      	ldr	r1, [pc, #420]	; (8004ec8 <HAL_RCC_OscConfig+0x5e8>)
 8004d24:	4313      	orrs	r3, r2
 8004d26:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004d28:	e0fd      	b.n	8004f26 <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004d2a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d2e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	691b      	ldr	r3, [r3, #16]
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	f000 8088 	beq.w	8004e4c <HAL_RCC_OscConfig+0x56c>
 8004d3c:	2301      	movs	r3, #1
 8004d3e:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d42:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8004d46:	fa93 f3a3 	rbit	r3, r3
 8004d4a:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8004d4e:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004d52:	fab3 f383 	clz	r3, r3
 8004d56:	b2db      	uxtb	r3, r3
 8004d58:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004d5c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004d60:	009b      	lsls	r3, r3, #2
 8004d62:	461a      	mov	r2, r3
 8004d64:	2301      	movs	r3, #1
 8004d66:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d68:	f7fd fa26 	bl	80021b8 <HAL_GetTick>
 8004d6c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d70:	e00a      	b.n	8004d88 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004d72:	f7fd fa21 	bl	80021b8 <HAL_GetTick>
 8004d76:	4602      	mov	r2, r0
 8004d78:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004d7c:	1ad3      	subs	r3, r2, r3
 8004d7e:	2b02      	cmp	r3, #2
 8004d80:	d902      	bls.n	8004d88 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8004d82:	2303      	movs	r3, #3
 8004d84:	f000 bde2 	b.w	800594c <HAL_RCC_OscConfig+0x106c>
 8004d88:	2302      	movs	r3, #2
 8004d8a:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d8e:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8004d92:	fa93 f3a3 	rbit	r3, r3
 8004d96:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8004d9a:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d9e:	fab3 f383 	clz	r3, r3
 8004da2:	b2db      	uxtb	r3, r3
 8004da4:	095b      	lsrs	r3, r3, #5
 8004da6:	b2db      	uxtb	r3, r3
 8004da8:	f043 0301 	orr.w	r3, r3, #1
 8004dac:	b2db      	uxtb	r3, r3
 8004dae:	2b01      	cmp	r3, #1
 8004db0:	d102      	bne.n	8004db8 <HAL_RCC_OscConfig+0x4d8>
 8004db2:	4b45      	ldr	r3, [pc, #276]	; (8004ec8 <HAL_RCC_OscConfig+0x5e8>)
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	e013      	b.n	8004de0 <HAL_RCC_OscConfig+0x500>
 8004db8:	2302      	movs	r3, #2
 8004dba:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004dbe:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8004dc2:	fa93 f3a3 	rbit	r3, r3
 8004dc6:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8004dca:	2302      	movs	r3, #2
 8004dcc:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8004dd0:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8004dd4:	fa93 f3a3 	rbit	r3, r3
 8004dd8:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8004ddc:	4b3a      	ldr	r3, [pc, #232]	; (8004ec8 <HAL_RCC_OscConfig+0x5e8>)
 8004dde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004de0:	2202      	movs	r2, #2
 8004de2:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8004de6:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8004dea:	fa92 f2a2 	rbit	r2, r2
 8004dee:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8004df2:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8004df6:	fab2 f282 	clz	r2, r2
 8004dfa:	b2d2      	uxtb	r2, r2
 8004dfc:	f042 0220 	orr.w	r2, r2, #32
 8004e00:	b2d2      	uxtb	r2, r2
 8004e02:	f002 021f 	and.w	r2, r2, #31
 8004e06:	2101      	movs	r1, #1
 8004e08:	fa01 f202 	lsl.w	r2, r1, r2
 8004e0c:	4013      	ands	r3, r2
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d0af      	beq.n	8004d72 <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e12:	4b2d      	ldr	r3, [pc, #180]	; (8004ec8 <HAL_RCC_OscConfig+0x5e8>)
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004e1a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e1e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	695b      	ldr	r3, [r3, #20]
 8004e26:	21f8      	movs	r1, #248	; 0xf8
 8004e28:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e2c:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8004e30:	fa91 f1a1 	rbit	r1, r1
 8004e34:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8004e38:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8004e3c:	fab1 f181 	clz	r1, r1
 8004e40:	b2c9      	uxtb	r1, r1
 8004e42:	408b      	lsls	r3, r1
 8004e44:	4920      	ldr	r1, [pc, #128]	; (8004ec8 <HAL_RCC_OscConfig+0x5e8>)
 8004e46:	4313      	orrs	r3, r2
 8004e48:	600b      	str	r3, [r1, #0]
 8004e4a:	e06c      	b.n	8004f26 <HAL_RCC_OscConfig+0x646>
 8004e4c:	2301      	movs	r3, #1
 8004e4e:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e52:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8004e56:	fa93 f3a3 	rbit	r3, r3
 8004e5a:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8004e5e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004e62:	fab3 f383 	clz	r3, r3
 8004e66:	b2db      	uxtb	r3, r3
 8004e68:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004e6c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004e70:	009b      	lsls	r3, r3, #2
 8004e72:	461a      	mov	r2, r3
 8004e74:	2300      	movs	r3, #0
 8004e76:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e78:	f7fd f99e 	bl	80021b8 <HAL_GetTick>
 8004e7c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004e80:	e00a      	b.n	8004e98 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004e82:	f7fd f999 	bl	80021b8 <HAL_GetTick>
 8004e86:	4602      	mov	r2, r0
 8004e88:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004e8c:	1ad3      	subs	r3, r2, r3
 8004e8e:	2b02      	cmp	r3, #2
 8004e90:	d902      	bls.n	8004e98 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8004e92:	2303      	movs	r3, #3
 8004e94:	f000 bd5a 	b.w	800594c <HAL_RCC_OscConfig+0x106c>
 8004e98:	2302      	movs	r3, #2
 8004e9a:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e9e:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8004ea2:	fa93 f3a3 	rbit	r3, r3
 8004ea6:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8004eaa:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004eae:	fab3 f383 	clz	r3, r3
 8004eb2:	b2db      	uxtb	r3, r3
 8004eb4:	095b      	lsrs	r3, r3, #5
 8004eb6:	b2db      	uxtb	r3, r3
 8004eb8:	f043 0301 	orr.w	r3, r3, #1
 8004ebc:	b2db      	uxtb	r3, r3
 8004ebe:	2b01      	cmp	r3, #1
 8004ec0:	d104      	bne.n	8004ecc <HAL_RCC_OscConfig+0x5ec>
 8004ec2:	4b01      	ldr	r3, [pc, #4]	; (8004ec8 <HAL_RCC_OscConfig+0x5e8>)
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	e015      	b.n	8004ef4 <HAL_RCC_OscConfig+0x614>
 8004ec8:	40021000 	.word	0x40021000
 8004ecc:	2302      	movs	r3, #2
 8004ece:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ed2:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8004ed6:	fa93 f3a3 	rbit	r3, r3
 8004eda:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8004ede:	2302      	movs	r3, #2
 8004ee0:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8004ee4:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8004ee8:	fa93 f3a3 	rbit	r3, r3
 8004eec:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8004ef0:	4bc8      	ldr	r3, [pc, #800]	; (8005214 <HAL_RCC_OscConfig+0x934>)
 8004ef2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ef4:	2202      	movs	r2, #2
 8004ef6:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8004efa:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8004efe:	fa92 f2a2 	rbit	r2, r2
 8004f02:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8004f06:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8004f0a:	fab2 f282 	clz	r2, r2
 8004f0e:	b2d2      	uxtb	r2, r2
 8004f10:	f042 0220 	orr.w	r2, r2, #32
 8004f14:	b2d2      	uxtb	r2, r2
 8004f16:	f002 021f 	and.w	r2, r2, #31
 8004f1a:	2101      	movs	r1, #1
 8004f1c:	fa01 f202 	lsl.w	r2, r1, r2
 8004f20:	4013      	ands	r3, r2
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d1ad      	bne.n	8004e82 <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004f26:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f2a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f003 0308 	and.w	r3, r3, #8
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	f000 8110 	beq.w	800515c <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004f3c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f40:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	699b      	ldr	r3, [r3, #24]
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d079      	beq.n	8005040 <HAL_RCC_OscConfig+0x760>
 8004f4c:	2301      	movs	r3, #1
 8004f4e:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f52:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8004f56:	fa93 f3a3 	rbit	r3, r3
 8004f5a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8004f5e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004f62:	fab3 f383 	clz	r3, r3
 8004f66:	b2db      	uxtb	r3, r3
 8004f68:	461a      	mov	r2, r3
 8004f6a:	4bab      	ldr	r3, [pc, #684]	; (8005218 <HAL_RCC_OscConfig+0x938>)
 8004f6c:	4413      	add	r3, r2
 8004f6e:	009b      	lsls	r3, r3, #2
 8004f70:	461a      	mov	r2, r3
 8004f72:	2301      	movs	r3, #1
 8004f74:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004f76:	f7fd f91f 	bl	80021b8 <HAL_GetTick>
 8004f7a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004f7e:	e00a      	b.n	8004f96 <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004f80:	f7fd f91a 	bl	80021b8 <HAL_GetTick>
 8004f84:	4602      	mov	r2, r0
 8004f86:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004f8a:	1ad3      	subs	r3, r2, r3
 8004f8c:	2b02      	cmp	r3, #2
 8004f8e:	d902      	bls.n	8004f96 <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8004f90:	2303      	movs	r3, #3
 8004f92:	f000 bcdb 	b.w	800594c <HAL_RCC_OscConfig+0x106c>
 8004f96:	2302      	movs	r3, #2
 8004f98:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f9c:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8004fa0:	fa93 f3a3 	rbit	r3, r3
 8004fa4:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8004fa8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004fac:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8004fb0:	2202      	movs	r2, #2
 8004fb2:	601a      	str	r2, [r3, #0]
 8004fb4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004fb8:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	fa93 f2a3 	rbit	r2, r3
 8004fc2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004fc6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8004fca:	601a      	str	r2, [r3, #0]
 8004fcc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004fd0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004fd4:	2202      	movs	r2, #2
 8004fd6:	601a      	str	r2, [r3, #0]
 8004fd8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004fdc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	fa93 f2a3 	rbit	r2, r3
 8004fe6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004fea:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8004fee:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004ff0:	4b88      	ldr	r3, [pc, #544]	; (8005214 <HAL_RCC_OscConfig+0x934>)
 8004ff2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004ff4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ff8:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8004ffc:	2102      	movs	r1, #2
 8004ffe:	6019      	str	r1, [r3, #0]
 8005000:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005004:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	fa93 f1a3 	rbit	r1, r3
 800500e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005012:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8005016:	6019      	str	r1, [r3, #0]
  return result;
 8005018:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800501c:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	fab3 f383 	clz	r3, r3
 8005026:	b2db      	uxtb	r3, r3
 8005028:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800502c:	b2db      	uxtb	r3, r3
 800502e:	f003 031f 	and.w	r3, r3, #31
 8005032:	2101      	movs	r1, #1
 8005034:	fa01 f303 	lsl.w	r3, r1, r3
 8005038:	4013      	ands	r3, r2
 800503a:	2b00      	cmp	r3, #0
 800503c:	d0a0      	beq.n	8004f80 <HAL_RCC_OscConfig+0x6a0>
 800503e:	e08d      	b.n	800515c <HAL_RCC_OscConfig+0x87c>
 8005040:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005044:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8005048:	2201      	movs	r2, #1
 800504a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800504c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005050:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	fa93 f2a3 	rbit	r2, r3
 800505a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800505e:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8005062:	601a      	str	r2, [r3, #0]
  return result;
 8005064:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005068:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800506c:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800506e:	fab3 f383 	clz	r3, r3
 8005072:	b2db      	uxtb	r3, r3
 8005074:	461a      	mov	r2, r3
 8005076:	4b68      	ldr	r3, [pc, #416]	; (8005218 <HAL_RCC_OscConfig+0x938>)
 8005078:	4413      	add	r3, r2
 800507a:	009b      	lsls	r3, r3, #2
 800507c:	461a      	mov	r2, r3
 800507e:	2300      	movs	r3, #0
 8005080:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005082:	f7fd f899 	bl	80021b8 <HAL_GetTick>
 8005086:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800508a:	e00a      	b.n	80050a2 <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800508c:	f7fd f894 	bl	80021b8 <HAL_GetTick>
 8005090:	4602      	mov	r2, r0
 8005092:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005096:	1ad3      	subs	r3, r2, r3
 8005098:	2b02      	cmp	r3, #2
 800509a:	d902      	bls.n	80050a2 <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 800509c:	2303      	movs	r3, #3
 800509e:	f000 bc55 	b.w	800594c <HAL_RCC_OscConfig+0x106c>
 80050a2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80050a6:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80050aa:	2202      	movs	r2, #2
 80050ac:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050ae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80050b2:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	fa93 f2a3 	rbit	r2, r3
 80050bc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80050c0:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 80050c4:	601a      	str	r2, [r3, #0]
 80050c6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80050ca:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80050ce:	2202      	movs	r2, #2
 80050d0:	601a      	str	r2, [r3, #0]
 80050d2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80050d6:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	fa93 f2a3 	rbit	r2, r3
 80050e0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80050e4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80050e8:	601a      	str	r2, [r3, #0]
 80050ea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80050ee:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80050f2:	2202      	movs	r2, #2
 80050f4:	601a      	str	r2, [r3, #0]
 80050f6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80050fa:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	fa93 f2a3 	rbit	r2, r3
 8005104:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005108:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 800510c:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800510e:	4b41      	ldr	r3, [pc, #260]	; (8005214 <HAL_RCC_OscConfig+0x934>)
 8005110:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005112:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005116:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800511a:	2102      	movs	r1, #2
 800511c:	6019      	str	r1, [r3, #0]
 800511e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005122:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	fa93 f1a3 	rbit	r1, r3
 800512c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005130:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8005134:	6019      	str	r1, [r3, #0]
  return result;
 8005136:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800513a:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	fab3 f383 	clz	r3, r3
 8005144:	b2db      	uxtb	r3, r3
 8005146:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800514a:	b2db      	uxtb	r3, r3
 800514c:	f003 031f 	and.w	r3, r3, #31
 8005150:	2101      	movs	r1, #1
 8005152:	fa01 f303 	lsl.w	r3, r1, r3
 8005156:	4013      	ands	r3, r2
 8005158:	2b00      	cmp	r3, #0
 800515a:	d197      	bne.n	800508c <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800515c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005160:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	f003 0304 	and.w	r3, r3, #4
 800516c:	2b00      	cmp	r3, #0
 800516e:	f000 81a1 	beq.w	80054b4 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005172:	2300      	movs	r3, #0
 8005174:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005178:	4b26      	ldr	r3, [pc, #152]	; (8005214 <HAL_RCC_OscConfig+0x934>)
 800517a:	69db      	ldr	r3, [r3, #28]
 800517c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005180:	2b00      	cmp	r3, #0
 8005182:	d116      	bne.n	80051b2 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005184:	4b23      	ldr	r3, [pc, #140]	; (8005214 <HAL_RCC_OscConfig+0x934>)
 8005186:	69db      	ldr	r3, [r3, #28]
 8005188:	4a22      	ldr	r2, [pc, #136]	; (8005214 <HAL_RCC_OscConfig+0x934>)
 800518a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800518e:	61d3      	str	r3, [r2, #28]
 8005190:	4b20      	ldr	r3, [pc, #128]	; (8005214 <HAL_RCC_OscConfig+0x934>)
 8005192:	69db      	ldr	r3, [r3, #28]
 8005194:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8005198:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800519c:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 80051a0:	601a      	str	r2, [r3, #0]
 80051a2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80051a6:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 80051aa:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80051ac:	2301      	movs	r3, #1
 80051ae:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051b2:	4b1a      	ldr	r3, [pc, #104]	; (800521c <HAL_RCC_OscConfig+0x93c>)
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d11a      	bne.n	80051f4 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80051be:	4b17      	ldr	r3, [pc, #92]	; (800521c <HAL_RCC_OscConfig+0x93c>)
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	4a16      	ldr	r2, [pc, #88]	; (800521c <HAL_RCC_OscConfig+0x93c>)
 80051c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80051c8:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80051ca:	f7fc fff5 	bl	80021b8 <HAL_GetTick>
 80051ce:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051d2:	e009      	b.n	80051e8 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80051d4:	f7fc fff0 	bl	80021b8 <HAL_GetTick>
 80051d8:	4602      	mov	r2, r0
 80051da:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80051de:	1ad3      	subs	r3, r2, r3
 80051e0:	2b64      	cmp	r3, #100	; 0x64
 80051e2:	d901      	bls.n	80051e8 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 80051e4:	2303      	movs	r3, #3
 80051e6:	e3b1      	b.n	800594c <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051e8:	4b0c      	ldr	r3, [pc, #48]	; (800521c <HAL_RCC_OscConfig+0x93c>)
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d0ef      	beq.n	80051d4 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80051f4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80051f8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	68db      	ldr	r3, [r3, #12]
 8005200:	2b01      	cmp	r3, #1
 8005202:	d10d      	bne.n	8005220 <HAL_RCC_OscConfig+0x940>
 8005204:	4b03      	ldr	r3, [pc, #12]	; (8005214 <HAL_RCC_OscConfig+0x934>)
 8005206:	6a1b      	ldr	r3, [r3, #32]
 8005208:	4a02      	ldr	r2, [pc, #8]	; (8005214 <HAL_RCC_OscConfig+0x934>)
 800520a:	f043 0301 	orr.w	r3, r3, #1
 800520e:	6213      	str	r3, [r2, #32]
 8005210:	e03c      	b.n	800528c <HAL_RCC_OscConfig+0x9ac>
 8005212:	bf00      	nop
 8005214:	40021000 	.word	0x40021000
 8005218:	10908120 	.word	0x10908120
 800521c:	40007000 	.word	0x40007000
 8005220:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005224:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	68db      	ldr	r3, [r3, #12]
 800522c:	2b00      	cmp	r3, #0
 800522e:	d10c      	bne.n	800524a <HAL_RCC_OscConfig+0x96a>
 8005230:	4bc1      	ldr	r3, [pc, #772]	; (8005538 <HAL_RCC_OscConfig+0xc58>)
 8005232:	6a1b      	ldr	r3, [r3, #32]
 8005234:	4ac0      	ldr	r2, [pc, #768]	; (8005538 <HAL_RCC_OscConfig+0xc58>)
 8005236:	f023 0301 	bic.w	r3, r3, #1
 800523a:	6213      	str	r3, [r2, #32]
 800523c:	4bbe      	ldr	r3, [pc, #760]	; (8005538 <HAL_RCC_OscConfig+0xc58>)
 800523e:	6a1b      	ldr	r3, [r3, #32]
 8005240:	4abd      	ldr	r2, [pc, #756]	; (8005538 <HAL_RCC_OscConfig+0xc58>)
 8005242:	f023 0304 	bic.w	r3, r3, #4
 8005246:	6213      	str	r3, [r2, #32]
 8005248:	e020      	b.n	800528c <HAL_RCC_OscConfig+0x9ac>
 800524a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800524e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	68db      	ldr	r3, [r3, #12]
 8005256:	2b05      	cmp	r3, #5
 8005258:	d10c      	bne.n	8005274 <HAL_RCC_OscConfig+0x994>
 800525a:	4bb7      	ldr	r3, [pc, #732]	; (8005538 <HAL_RCC_OscConfig+0xc58>)
 800525c:	6a1b      	ldr	r3, [r3, #32]
 800525e:	4ab6      	ldr	r2, [pc, #728]	; (8005538 <HAL_RCC_OscConfig+0xc58>)
 8005260:	f043 0304 	orr.w	r3, r3, #4
 8005264:	6213      	str	r3, [r2, #32]
 8005266:	4bb4      	ldr	r3, [pc, #720]	; (8005538 <HAL_RCC_OscConfig+0xc58>)
 8005268:	6a1b      	ldr	r3, [r3, #32]
 800526a:	4ab3      	ldr	r2, [pc, #716]	; (8005538 <HAL_RCC_OscConfig+0xc58>)
 800526c:	f043 0301 	orr.w	r3, r3, #1
 8005270:	6213      	str	r3, [r2, #32]
 8005272:	e00b      	b.n	800528c <HAL_RCC_OscConfig+0x9ac>
 8005274:	4bb0      	ldr	r3, [pc, #704]	; (8005538 <HAL_RCC_OscConfig+0xc58>)
 8005276:	6a1b      	ldr	r3, [r3, #32]
 8005278:	4aaf      	ldr	r2, [pc, #700]	; (8005538 <HAL_RCC_OscConfig+0xc58>)
 800527a:	f023 0301 	bic.w	r3, r3, #1
 800527e:	6213      	str	r3, [r2, #32]
 8005280:	4bad      	ldr	r3, [pc, #692]	; (8005538 <HAL_RCC_OscConfig+0xc58>)
 8005282:	6a1b      	ldr	r3, [r3, #32]
 8005284:	4aac      	ldr	r2, [pc, #688]	; (8005538 <HAL_RCC_OscConfig+0xc58>)
 8005286:	f023 0304 	bic.w	r3, r3, #4
 800528a:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800528c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005290:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	68db      	ldr	r3, [r3, #12]
 8005298:	2b00      	cmp	r3, #0
 800529a:	f000 8081 	beq.w	80053a0 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800529e:	f7fc ff8b 	bl	80021b8 <HAL_GetTick>
 80052a2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80052a6:	e00b      	b.n	80052c0 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80052a8:	f7fc ff86 	bl	80021b8 <HAL_GetTick>
 80052ac:	4602      	mov	r2, r0
 80052ae:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80052b2:	1ad3      	subs	r3, r2, r3
 80052b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80052b8:	4293      	cmp	r3, r2
 80052ba:	d901      	bls.n	80052c0 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 80052bc:	2303      	movs	r3, #3
 80052be:	e345      	b.n	800594c <HAL_RCC_OscConfig+0x106c>
 80052c0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80052c4:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 80052c8:	2202      	movs	r2, #2
 80052ca:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052cc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80052d0:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	fa93 f2a3 	rbit	r2, r3
 80052da:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80052de:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 80052e2:	601a      	str	r2, [r3, #0]
 80052e4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80052e8:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 80052ec:	2202      	movs	r2, #2
 80052ee:	601a      	str	r2, [r3, #0]
 80052f0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80052f4:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	fa93 f2a3 	rbit	r2, r3
 80052fe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005302:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8005306:	601a      	str	r2, [r3, #0]
  return result;
 8005308:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800530c:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8005310:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005312:	fab3 f383 	clz	r3, r3
 8005316:	b2db      	uxtb	r3, r3
 8005318:	095b      	lsrs	r3, r3, #5
 800531a:	b2db      	uxtb	r3, r3
 800531c:	f043 0302 	orr.w	r3, r3, #2
 8005320:	b2db      	uxtb	r3, r3
 8005322:	2b02      	cmp	r3, #2
 8005324:	d102      	bne.n	800532c <HAL_RCC_OscConfig+0xa4c>
 8005326:	4b84      	ldr	r3, [pc, #528]	; (8005538 <HAL_RCC_OscConfig+0xc58>)
 8005328:	6a1b      	ldr	r3, [r3, #32]
 800532a:	e013      	b.n	8005354 <HAL_RCC_OscConfig+0xa74>
 800532c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005330:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8005334:	2202      	movs	r2, #2
 8005336:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005338:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800533c:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	fa93 f2a3 	rbit	r2, r3
 8005346:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800534a:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 800534e:	601a      	str	r2, [r3, #0]
 8005350:	4b79      	ldr	r3, [pc, #484]	; (8005538 <HAL_RCC_OscConfig+0xc58>)
 8005352:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005354:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005358:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 800535c:	2102      	movs	r1, #2
 800535e:	6011      	str	r1, [r2, #0]
 8005360:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005364:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8005368:	6812      	ldr	r2, [r2, #0]
 800536a:	fa92 f1a2 	rbit	r1, r2
 800536e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005372:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8005376:	6011      	str	r1, [r2, #0]
  return result;
 8005378:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800537c:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8005380:	6812      	ldr	r2, [r2, #0]
 8005382:	fab2 f282 	clz	r2, r2
 8005386:	b2d2      	uxtb	r2, r2
 8005388:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800538c:	b2d2      	uxtb	r2, r2
 800538e:	f002 021f 	and.w	r2, r2, #31
 8005392:	2101      	movs	r1, #1
 8005394:	fa01 f202 	lsl.w	r2, r1, r2
 8005398:	4013      	ands	r3, r2
 800539a:	2b00      	cmp	r3, #0
 800539c:	d084      	beq.n	80052a8 <HAL_RCC_OscConfig+0x9c8>
 800539e:	e07f      	b.n	80054a0 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80053a0:	f7fc ff0a 	bl	80021b8 <HAL_GetTick>
 80053a4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80053a8:	e00b      	b.n	80053c2 <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80053aa:	f7fc ff05 	bl	80021b8 <HAL_GetTick>
 80053ae:	4602      	mov	r2, r0
 80053b0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80053b4:	1ad3      	subs	r3, r2, r3
 80053b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80053ba:	4293      	cmp	r3, r2
 80053bc:	d901      	bls.n	80053c2 <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 80053be:	2303      	movs	r3, #3
 80053c0:	e2c4      	b.n	800594c <HAL_RCC_OscConfig+0x106c>
 80053c2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80053c6:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 80053ca:	2202      	movs	r2, #2
 80053cc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80053d2:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	fa93 f2a3 	rbit	r2, r3
 80053dc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80053e0:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 80053e4:	601a      	str	r2, [r3, #0]
 80053e6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80053ea:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 80053ee:	2202      	movs	r2, #2
 80053f0:	601a      	str	r2, [r3, #0]
 80053f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80053f6:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	fa93 f2a3 	rbit	r2, r3
 8005400:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005404:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8005408:	601a      	str	r2, [r3, #0]
  return result;
 800540a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800540e:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8005412:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005414:	fab3 f383 	clz	r3, r3
 8005418:	b2db      	uxtb	r3, r3
 800541a:	095b      	lsrs	r3, r3, #5
 800541c:	b2db      	uxtb	r3, r3
 800541e:	f043 0302 	orr.w	r3, r3, #2
 8005422:	b2db      	uxtb	r3, r3
 8005424:	2b02      	cmp	r3, #2
 8005426:	d102      	bne.n	800542e <HAL_RCC_OscConfig+0xb4e>
 8005428:	4b43      	ldr	r3, [pc, #268]	; (8005538 <HAL_RCC_OscConfig+0xc58>)
 800542a:	6a1b      	ldr	r3, [r3, #32]
 800542c:	e013      	b.n	8005456 <HAL_RCC_OscConfig+0xb76>
 800542e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005432:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8005436:	2202      	movs	r2, #2
 8005438:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800543a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800543e:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	fa93 f2a3 	rbit	r2, r3
 8005448:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800544c:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8005450:	601a      	str	r2, [r3, #0]
 8005452:	4b39      	ldr	r3, [pc, #228]	; (8005538 <HAL_RCC_OscConfig+0xc58>)
 8005454:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005456:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800545a:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 800545e:	2102      	movs	r1, #2
 8005460:	6011      	str	r1, [r2, #0]
 8005462:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005466:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 800546a:	6812      	ldr	r2, [r2, #0]
 800546c:	fa92 f1a2 	rbit	r1, r2
 8005470:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005474:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8005478:	6011      	str	r1, [r2, #0]
  return result;
 800547a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800547e:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8005482:	6812      	ldr	r2, [r2, #0]
 8005484:	fab2 f282 	clz	r2, r2
 8005488:	b2d2      	uxtb	r2, r2
 800548a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800548e:	b2d2      	uxtb	r2, r2
 8005490:	f002 021f 	and.w	r2, r2, #31
 8005494:	2101      	movs	r1, #1
 8005496:	fa01 f202 	lsl.w	r2, r1, r2
 800549a:	4013      	ands	r3, r2
 800549c:	2b00      	cmp	r3, #0
 800549e:	d184      	bne.n	80053aa <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80054a0:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 80054a4:	2b01      	cmp	r3, #1
 80054a6:	d105      	bne.n	80054b4 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80054a8:	4b23      	ldr	r3, [pc, #140]	; (8005538 <HAL_RCC_OscConfig+0xc58>)
 80054aa:	69db      	ldr	r3, [r3, #28]
 80054ac:	4a22      	ldr	r2, [pc, #136]	; (8005538 <HAL_RCC_OscConfig+0xc58>)
 80054ae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80054b2:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80054b4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80054b8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	69db      	ldr	r3, [r3, #28]
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	f000 8242 	beq.w	800594a <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80054c6:	4b1c      	ldr	r3, [pc, #112]	; (8005538 <HAL_RCC_OscConfig+0xc58>)
 80054c8:	685b      	ldr	r3, [r3, #4]
 80054ca:	f003 030c 	and.w	r3, r3, #12
 80054ce:	2b08      	cmp	r3, #8
 80054d0:	f000 8213 	beq.w	80058fa <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80054d4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80054d8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	69db      	ldr	r3, [r3, #28]
 80054e0:	2b02      	cmp	r3, #2
 80054e2:	f040 8162 	bne.w	80057aa <HAL_RCC_OscConfig+0xeca>
 80054e6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80054ea:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 80054ee:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80054f2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054f4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80054f8:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	fa93 f2a3 	rbit	r2, r3
 8005502:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005506:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 800550a:	601a      	str	r2, [r3, #0]
  return result;
 800550c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005510:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8005514:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005516:	fab3 f383 	clz	r3, r3
 800551a:	b2db      	uxtb	r3, r3
 800551c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005520:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005524:	009b      	lsls	r3, r3, #2
 8005526:	461a      	mov	r2, r3
 8005528:	2300      	movs	r3, #0
 800552a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800552c:	f7fc fe44 	bl	80021b8 <HAL_GetTick>
 8005530:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005534:	e00c      	b.n	8005550 <HAL_RCC_OscConfig+0xc70>
 8005536:	bf00      	nop
 8005538:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800553c:	f7fc fe3c 	bl	80021b8 <HAL_GetTick>
 8005540:	4602      	mov	r2, r0
 8005542:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005546:	1ad3      	subs	r3, r2, r3
 8005548:	2b02      	cmp	r3, #2
 800554a:	d901      	bls.n	8005550 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 800554c:	2303      	movs	r3, #3
 800554e:	e1fd      	b.n	800594c <HAL_RCC_OscConfig+0x106c>
 8005550:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005554:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8005558:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800555c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800555e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005562:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	fa93 f2a3 	rbit	r2, r3
 800556c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005570:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8005574:	601a      	str	r2, [r3, #0]
  return result;
 8005576:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800557a:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 800557e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005580:	fab3 f383 	clz	r3, r3
 8005584:	b2db      	uxtb	r3, r3
 8005586:	095b      	lsrs	r3, r3, #5
 8005588:	b2db      	uxtb	r3, r3
 800558a:	f043 0301 	orr.w	r3, r3, #1
 800558e:	b2db      	uxtb	r3, r3
 8005590:	2b01      	cmp	r3, #1
 8005592:	d102      	bne.n	800559a <HAL_RCC_OscConfig+0xcba>
 8005594:	4bb0      	ldr	r3, [pc, #704]	; (8005858 <HAL_RCC_OscConfig+0xf78>)
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	e027      	b.n	80055ea <HAL_RCC_OscConfig+0xd0a>
 800559a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800559e:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80055a2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80055a6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055a8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80055ac:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	fa93 f2a3 	rbit	r2, r3
 80055b6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80055ba:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 80055be:	601a      	str	r2, [r3, #0]
 80055c0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80055c4:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80055c8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80055cc:	601a      	str	r2, [r3, #0]
 80055ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80055d2:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	fa93 f2a3 	rbit	r2, r3
 80055dc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80055e0:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80055e4:	601a      	str	r2, [r3, #0]
 80055e6:	4b9c      	ldr	r3, [pc, #624]	; (8005858 <HAL_RCC_OscConfig+0xf78>)
 80055e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055ea:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80055ee:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 80055f2:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80055f6:	6011      	str	r1, [r2, #0]
 80055f8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80055fc:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8005600:	6812      	ldr	r2, [r2, #0]
 8005602:	fa92 f1a2 	rbit	r1, r2
 8005606:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800560a:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 800560e:	6011      	str	r1, [r2, #0]
  return result;
 8005610:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005614:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8005618:	6812      	ldr	r2, [r2, #0]
 800561a:	fab2 f282 	clz	r2, r2
 800561e:	b2d2      	uxtb	r2, r2
 8005620:	f042 0220 	orr.w	r2, r2, #32
 8005624:	b2d2      	uxtb	r2, r2
 8005626:	f002 021f 	and.w	r2, r2, #31
 800562a:	2101      	movs	r1, #1
 800562c:	fa01 f202 	lsl.w	r2, r1, r2
 8005630:	4013      	ands	r3, r2
 8005632:	2b00      	cmp	r3, #0
 8005634:	d182      	bne.n	800553c <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005636:	4b88      	ldr	r3, [pc, #544]	; (8005858 <HAL_RCC_OscConfig+0xf78>)
 8005638:	685b      	ldr	r3, [r3, #4]
 800563a:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800563e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005642:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800564a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800564e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	6a1b      	ldr	r3, [r3, #32]
 8005656:	430b      	orrs	r3, r1
 8005658:	497f      	ldr	r1, [pc, #508]	; (8005858 <HAL_RCC_OscConfig+0xf78>)
 800565a:	4313      	orrs	r3, r2
 800565c:	604b      	str	r3, [r1, #4]
 800565e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005662:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8005666:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800566a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800566c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005670:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	fa93 f2a3 	rbit	r2, r3
 800567a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800567e:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8005682:	601a      	str	r2, [r3, #0]
  return result;
 8005684:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005688:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 800568c:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800568e:	fab3 f383 	clz	r3, r3
 8005692:	b2db      	uxtb	r3, r3
 8005694:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005698:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800569c:	009b      	lsls	r3, r3, #2
 800569e:	461a      	mov	r2, r3
 80056a0:	2301      	movs	r3, #1
 80056a2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056a4:	f7fc fd88 	bl	80021b8 <HAL_GetTick>
 80056a8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80056ac:	e009      	b.n	80056c2 <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80056ae:	f7fc fd83 	bl	80021b8 <HAL_GetTick>
 80056b2:	4602      	mov	r2, r0
 80056b4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80056b8:	1ad3      	subs	r3, r2, r3
 80056ba:	2b02      	cmp	r3, #2
 80056bc:	d901      	bls.n	80056c2 <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 80056be:	2303      	movs	r3, #3
 80056c0:	e144      	b.n	800594c <HAL_RCC_OscConfig+0x106c>
 80056c2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80056c6:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80056ca:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80056ce:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056d0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80056d4:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	fa93 f2a3 	rbit	r2, r3
 80056de:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80056e2:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80056e6:	601a      	str	r2, [r3, #0]
  return result;
 80056e8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80056ec:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80056f0:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80056f2:	fab3 f383 	clz	r3, r3
 80056f6:	b2db      	uxtb	r3, r3
 80056f8:	095b      	lsrs	r3, r3, #5
 80056fa:	b2db      	uxtb	r3, r3
 80056fc:	f043 0301 	orr.w	r3, r3, #1
 8005700:	b2db      	uxtb	r3, r3
 8005702:	2b01      	cmp	r3, #1
 8005704:	d102      	bne.n	800570c <HAL_RCC_OscConfig+0xe2c>
 8005706:	4b54      	ldr	r3, [pc, #336]	; (8005858 <HAL_RCC_OscConfig+0xf78>)
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	e027      	b.n	800575c <HAL_RCC_OscConfig+0xe7c>
 800570c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005710:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8005714:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005718:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800571a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800571e:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	fa93 f2a3 	rbit	r2, r3
 8005728:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800572c:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8005730:	601a      	str	r2, [r3, #0]
 8005732:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005736:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 800573a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800573e:	601a      	str	r2, [r3, #0]
 8005740:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005744:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	fa93 f2a3 	rbit	r2, r3
 800574e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005752:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8005756:	601a      	str	r2, [r3, #0]
 8005758:	4b3f      	ldr	r3, [pc, #252]	; (8005858 <HAL_RCC_OscConfig+0xf78>)
 800575a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800575c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005760:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8005764:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005768:	6011      	str	r1, [r2, #0]
 800576a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800576e:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8005772:	6812      	ldr	r2, [r2, #0]
 8005774:	fa92 f1a2 	rbit	r1, r2
 8005778:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800577c:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8005780:	6011      	str	r1, [r2, #0]
  return result;
 8005782:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005786:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 800578a:	6812      	ldr	r2, [r2, #0]
 800578c:	fab2 f282 	clz	r2, r2
 8005790:	b2d2      	uxtb	r2, r2
 8005792:	f042 0220 	orr.w	r2, r2, #32
 8005796:	b2d2      	uxtb	r2, r2
 8005798:	f002 021f 	and.w	r2, r2, #31
 800579c:	2101      	movs	r1, #1
 800579e:	fa01 f202 	lsl.w	r2, r1, r2
 80057a2:	4013      	ands	r3, r2
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d082      	beq.n	80056ae <HAL_RCC_OscConfig+0xdce>
 80057a8:	e0cf      	b.n	800594a <HAL_RCC_OscConfig+0x106a>
 80057aa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80057ae:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 80057b2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80057b6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057b8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80057bc:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	fa93 f2a3 	rbit	r2, r3
 80057c6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80057ca:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 80057ce:	601a      	str	r2, [r3, #0]
  return result;
 80057d0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80057d4:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 80057d8:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80057da:	fab3 f383 	clz	r3, r3
 80057de:	b2db      	uxtb	r3, r3
 80057e0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80057e4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80057e8:	009b      	lsls	r3, r3, #2
 80057ea:	461a      	mov	r2, r3
 80057ec:	2300      	movs	r3, #0
 80057ee:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80057f0:	f7fc fce2 	bl	80021b8 <HAL_GetTick>
 80057f4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80057f8:	e009      	b.n	800580e <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80057fa:	f7fc fcdd 	bl	80021b8 <HAL_GetTick>
 80057fe:	4602      	mov	r2, r0
 8005800:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005804:	1ad3      	subs	r3, r2, r3
 8005806:	2b02      	cmp	r3, #2
 8005808:	d901      	bls.n	800580e <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 800580a:	2303      	movs	r3, #3
 800580c:	e09e      	b.n	800594c <HAL_RCC_OscConfig+0x106c>
 800580e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005812:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8005816:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800581a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800581c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005820:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	fa93 f2a3 	rbit	r2, r3
 800582a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800582e:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8005832:	601a      	str	r2, [r3, #0]
  return result;
 8005834:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005838:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 800583c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800583e:	fab3 f383 	clz	r3, r3
 8005842:	b2db      	uxtb	r3, r3
 8005844:	095b      	lsrs	r3, r3, #5
 8005846:	b2db      	uxtb	r3, r3
 8005848:	f043 0301 	orr.w	r3, r3, #1
 800584c:	b2db      	uxtb	r3, r3
 800584e:	2b01      	cmp	r3, #1
 8005850:	d104      	bne.n	800585c <HAL_RCC_OscConfig+0xf7c>
 8005852:	4b01      	ldr	r3, [pc, #4]	; (8005858 <HAL_RCC_OscConfig+0xf78>)
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	e029      	b.n	80058ac <HAL_RCC_OscConfig+0xfcc>
 8005858:	40021000 	.word	0x40021000
 800585c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005860:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8005864:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005868:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800586a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800586e:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	fa93 f2a3 	rbit	r2, r3
 8005878:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800587c:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8005880:	601a      	str	r2, [r3, #0]
 8005882:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005886:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 800588a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800588e:	601a      	str	r2, [r3, #0]
 8005890:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005894:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	fa93 f2a3 	rbit	r2, r3
 800589e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80058a2:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 80058a6:	601a      	str	r2, [r3, #0]
 80058a8:	4b2b      	ldr	r3, [pc, #172]	; (8005958 <HAL_RCC_OscConfig+0x1078>)
 80058aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058ac:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80058b0:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 80058b4:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80058b8:	6011      	str	r1, [r2, #0]
 80058ba:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80058be:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 80058c2:	6812      	ldr	r2, [r2, #0]
 80058c4:	fa92 f1a2 	rbit	r1, r2
 80058c8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80058cc:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 80058d0:	6011      	str	r1, [r2, #0]
  return result;
 80058d2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80058d6:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 80058da:	6812      	ldr	r2, [r2, #0]
 80058dc:	fab2 f282 	clz	r2, r2
 80058e0:	b2d2      	uxtb	r2, r2
 80058e2:	f042 0220 	orr.w	r2, r2, #32
 80058e6:	b2d2      	uxtb	r2, r2
 80058e8:	f002 021f 	and.w	r2, r2, #31
 80058ec:	2101      	movs	r1, #1
 80058ee:	fa01 f202 	lsl.w	r2, r1, r2
 80058f2:	4013      	ands	r3, r2
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d180      	bne.n	80057fa <HAL_RCC_OscConfig+0xf1a>
 80058f8:	e027      	b.n	800594a <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80058fa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80058fe:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	69db      	ldr	r3, [r3, #28]
 8005906:	2b01      	cmp	r3, #1
 8005908:	d101      	bne.n	800590e <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 800590a:	2301      	movs	r3, #1
 800590c:	e01e      	b.n	800594c <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800590e:	4b12      	ldr	r3, [pc, #72]	; (8005958 <HAL_RCC_OscConfig+0x1078>)
 8005910:	685b      	ldr	r3, [r3, #4]
 8005912:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8005916:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800591a:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800591e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005922:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	6a1b      	ldr	r3, [r3, #32]
 800592a:	429a      	cmp	r2, r3
 800592c:	d10b      	bne.n	8005946 <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 800592e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8005932:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8005936:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800593a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8005942:	429a      	cmp	r2, r3
 8005944:	d001      	beq.n	800594a <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8005946:	2301      	movs	r3, #1
 8005948:	e000      	b.n	800594c <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 800594a:	2300      	movs	r3, #0
}
 800594c:	4618      	mov	r0, r3
 800594e:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8005952:	46bd      	mov	sp, r7
 8005954:	bd80      	pop	{r7, pc}
 8005956:	bf00      	nop
 8005958:	40021000 	.word	0x40021000

0800595c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800595c:	b580      	push	{r7, lr}
 800595e:	b09e      	sub	sp, #120	; 0x78
 8005960:	af00      	add	r7, sp, #0
 8005962:	6078      	str	r0, [r7, #4]
 8005964:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8005966:	2300      	movs	r3, #0
 8005968:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	2b00      	cmp	r3, #0
 800596e:	d101      	bne.n	8005974 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005970:	2301      	movs	r3, #1
 8005972:	e162      	b.n	8005c3a <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005974:	4b90      	ldr	r3, [pc, #576]	; (8005bb8 <HAL_RCC_ClockConfig+0x25c>)
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	f003 0307 	and.w	r3, r3, #7
 800597c:	683a      	ldr	r2, [r7, #0]
 800597e:	429a      	cmp	r2, r3
 8005980:	d910      	bls.n	80059a4 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005982:	4b8d      	ldr	r3, [pc, #564]	; (8005bb8 <HAL_RCC_ClockConfig+0x25c>)
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	f023 0207 	bic.w	r2, r3, #7
 800598a:	498b      	ldr	r1, [pc, #556]	; (8005bb8 <HAL_RCC_ClockConfig+0x25c>)
 800598c:	683b      	ldr	r3, [r7, #0]
 800598e:	4313      	orrs	r3, r2
 8005990:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005992:	4b89      	ldr	r3, [pc, #548]	; (8005bb8 <HAL_RCC_ClockConfig+0x25c>)
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	f003 0307 	and.w	r3, r3, #7
 800599a:	683a      	ldr	r2, [r7, #0]
 800599c:	429a      	cmp	r2, r3
 800599e:	d001      	beq.n	80059a4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80059a0:	2301      	movs	r3, #1
 80059a2:	e14a      	b.n	8005c3a <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	f003 0302 	and.w	r3, r3, #2
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d008      	beq.n	80059c2 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80059b0:	4b82      	ldr	r3, [pc, #520]	; (8005bbc <HAL_RCC_ClockConfig+0x260>)
 80059b2:	685b      	ldr	r3, [r3, #4]
 80059b4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	689b      	ldr	r3, [r3, #8]
 80059bc:	497f      	ldr	r1, [pc, #508]	; (8005bbc <HAL_RCC_ClockConfig+0x260>)
 80059be:	4313      	orrs	r3, r2
 80059c0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	f003 0301 	and.w	r3, r3, #1
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	f000 80dc 	beq.w	8005b88 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	685b      	ldr	r3, [r3, #4]
 80059d4:	2b01      	cmp	r3, #1
 80059d6:	d13c      	bne.n	8005a52 <HAL_RCC_ClockConfig+0xf6>
 80059d8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80059dc:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059de:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80059e0:	fa93 f3a3 	rbit	r3, r3
 80059e4:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 80059e6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80059e8:	fab3 f383 	clz	r3, r3
 80059ec:	b2db      	uxtb	r3, r3
 80059ee:	095b      	lsrs	r3, r3, #5
 80059f0:	b2db      	uxtb	r3, r3
 80059f2:	f043 0301 	orr.w	r3, r3, #1
 80059f6:	b2db      	uxtb	r3, r3
 80059f8:	2b01      	cmp	r3, #1
 80059fa:	d102      	bne.n	8005a02 <HAL_RCC_ClockConfig+0xa6>
 80059fc:	4b6f      	ldr	r3, [pc, #444]	; (8005bbc <HAL_RCC_ClockConfig+0x260>)
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	e00f      	b.n	8005a22 <HAL_RCC_ClockConfig+0xc6>
 8005a02:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005a06:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a08:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005a0a:	fa93 f3a3 	rbit	r3, r3
 8005a0e:	667b      	str	r3, [r7, #100]	; 0x64
 8005a10:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005a14:	663b      	str	r3, [r7, #96]	; 0x60
 8005a16:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005a18:	fa93 f3a3 	rbit	r3, r3
 8005a1c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005a1e:	4b67      	ldr	r3, [pc, #412]	; (8005bbc <HAL_RCC_ClockConfig+0x260>)
 8005a20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a22:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005a26:	65ba      	str	r2, [r7, #88]	; 0x58
 8005a28:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005a2a:	fa92 f2a2 	rbit	r2, r2
 8005a2e:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8005a30:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005a32:	fab2 f282 	clz	r2, r2
 8005a36:	b2d2      	uxtb	r2, r2
 8005a38:	f042 0220 	orr.w	r2, r2, #32
 8005a3c:	b2d2      	uxtb	r2, r2
 8005a3e:	f002 021f 	and.w	r2, r2, #31
 8005a42:	2101      	movs	r1, #1
 8005a44:	fa01 f202 	lsl.w	r2, r1, r2
 8005a48:	4013      	ands	r3, r2
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d17b      	bne.n	8005b46 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005a4e:	2301      	movs	r3, #1
 8005a50:	e0f3      	b.n	8005c3a <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	685b      	ldr	r3, [r3, #4]
 8005a56:	2b02      	cmp	r3, #2
 8005a58:	d13c      	bne.n	8005ad4 <HAL_RCC_ClockConfig+0x178>
 8005a5a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005a5e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a60:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005a62:	fa93 f3a3 	rbit	r3, r3
 8005a66:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8005a68:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005a6a:	fab3 f383 	clz	r3, r3
 8005a6e:	b2db      	uxtb	r3, r3
 8005a70:	095b      	lsrs	r3, r3, #5
 8005a72:	b2db      	uxtb	r3, r3
 8005a74:	f043 0301 	orr.w	r3, r3, #1
 8005a78:	b2db      	uxtb	r3, r3
 8005a7a:	2b01      	cmp	r3, #1
 8005a7c:	d102      	bne.n	8005a84 <HAL_RCC_ClockConfig+0x128>
 8005a7e:	4b4f      	ldr	r3, [pc, #316]	; (8005bbc <HAL_RCC_ClockConfig+0x260>)
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	e00f      	b.n	8005aa4 <HAL_RCC_ClockConfig+0x148>
 8005a84:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005a88:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a8a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005a8c:	fa93 f3a3 	rbit	r3, r3
 8005a90:	647b      	str	r3, [r7, #68]	; 0x44
 8005a92:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005a96:	643b      	str	r3, [r7, #64]	; 0x40
 8005a98:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005a9a:	fa93 f3a3 	rbit	r3, r3
 8005a9e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005aa0:	4b46      	ldr	r3, [pc, #280]	; (8005bbc <HAL_RCC_ClockConfig+0x260>)
 8005aa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005aa4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005aa8:	63ba      	str	r2, [r7, #56]	; 0x38
 8005aaa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005aac:	fa92 f2a2 	rbit	r2, r2
 8005ab0:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8005ab2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005ab4:	fab2 f282 	clz	r2, r2
 8005ab8:	b2d2      	uxtb	r2, r2
 8005aba:	f042 0220 	orr.w	r2, r2, #32
 8005abe:	b2d2      	uxtb	r2, r2
 8005ac0:	f002 021f 	and.w	r2, r2, #31
 8005ac4:	2101      	movs	r1, #1
 8005ac6:	fa01 f202 	lsl.w	r2, r1, r2
 8005aca:	4013      	ands	r3, r2
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d13a      	bne.n	8005b46 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005ad0:	2301      	movs	r3, #1
 8005ad2:	e0b2      	b.n	8005c3a <HAL_RCC_ClockConfig+0x2de>
 8005ad4:	2302      	movs	r3, #2
 8005ad6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ad8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ada:	fa93 f3a3 	rbit	r3, r3
 8005ade:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8005ae0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005ae2:	fab3 f383 	clz	r3, r3
 8005ae6:	b2db      	uxtb	r3, r3
 8005ae8:	095b      	lsrs	r3, r3, #5
 8005aea:	b2db      	uxtb	r3, r3
 8005aec:	f043 0301 	orr.w	r3, r3, #1
 8005af0:	b2db      	uxtb	r3, r3
 8005af2:	2b01      	cmp	r3, #1
 8005af4:	d102      	bne.n	8005afc <HAL_RCC_ClockConfig+0x1a0>
 8005af6:	4b31      	ldr	r3, [pc, #196]	; (8005bbc <HAL_RCC_ClockConfig+0x260>)
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	e00d      	b.n	8005b18 <HAL_RCC_ClockConfig+0x1bc>
 8005afc:	2302      	movs	r3, #2
 8005afe:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b02:	fa93 f3a3 	rbit	r3, r3
 8005b06:	627b      	str	r3, [r7, #36]	; 0x24
 8005b08:	2302      	movs	r3, #2
 8005b0a:	623b      	str	r3, [r7, #32]
 8005b0c:	6a3b      	ldr	r3, [r7, #32]
 8005b0e:	fa93 f3a3 	rbit	r3, r3
 8005b12:	61fb      	str	r3, [r7, #28]
 8005b14:	4b29      	ldr	r3, [pc, #164]	; (8005bbc <HAL_RCC_ClockConfig+0x260>)
 8005b16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b18:	2202      	movs	r2, #2
 8005b1a:	61ba      	str	r2, [r7, #24]
 8005b1c:	69ba      	ldr	r2, [r7, #24]
 8005b1e:	fa92 f2a2 	rbit	r2, r2
 8005b22:	617a      	str	r2, [r7, #20]
  return result;
 8005b24:	697a      	ldr	r2, [r7, #20]
 8005b26:	fab2 f282 	clz	r2, r2
 8005b2a:	b2d2      	uxtb	r2, r2
 8005b2c:	f042 0220 	orr.w	r2, r2, #32
 8005b30:	b2d2      	uxtb	r2, r2
 8005b32:	f002 021f 	and.w	r2, r2, #31
 8005b36:	2101      	movs	r1, #1
 8005b38:	fa01 f202 	lsl.w	r2, r1, r2
 8005b3c:	4013      	ands	r3, r2
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d101      	bne.n	8005b46 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005b42:	2301      	movs	r3, #1
 8005b44:	e079      	b.n	8005c3a <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005b46:	4b1d      	ldr	r3, [pc, #116]	; (8005bbc <HAL_RCC_ClockConfig+0x260>)
 8005b48:	685b      	ldr	r3, [r3, #4]
 8005b4a:	f023 0203 	bic.w	r2, r3, #3
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	685b      	ldr	r3, [r3, #4]
 8005b52:	491a      	ldr	r1, [pc, #104]	; (8005bbc <HAL_RCC_ClockConfig+0x260>)
 8005b54:	4313      	orrs	r3, r2
 8005b56:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005b58:	f7fc fb2e 	bl	80021b8 <HAL_GetTick>
 8005b5c:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b5e:	e00a      	b.n	8005b76 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005b60:	f7fc fb2a 	bl	80021b8 <HAL_GetTick>
 8005b64:	4602      	mov	r2, r0
 8005b66:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005b68:	1ad3      	subs	r3, r2, r3
 8005b6a:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b6e:	4293      	cmp	r3, r2
 8005b70:	d901      	bls.n	8005b76 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8005b72:	2303      	movs	r3, #3
 8005b74:	e061      	b.n	8005c3a <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b76:	4b11      	ldr	r3, [pc, #68]	; (8005bbc <HAL_RCC_ClockConfig+0x260>)
 8005b78:	685b      	ldr	r3, [r3, #4]
 8005b7a:	f003 020c 	and.w	r2, r3, #12
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	685b      	ldr	r3, [r3, #4]
 8005b82:	009b      	lsls	r3, r3, #2
 8005b84:	429a      	cmp	r2, r3
 8005b86:	d1eb      	bne.n	8005b60 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005b88:	4b0b      	ldr	r3, [pc, #44]	; (8005bb8 <HAL_RCC_ClockConfig+0x25c>)
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	f003 0307 	and.w	r3, r3, #7
 8005b90:	683a      	ldr	r2, [r7, #0]
 8005b92:	429a      	cmp	r2, r3
 8005b94:	d214      	bcs.n	8005bc0 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b96:	4b08      	ldr	r3, [pc, #32]	; (8005bb8 <HAL_RCC_ClockConfig+0x25c>)
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	f023 0207 	bic.w	r2, r3, #7
 8005b9e:	4906      	ldr	r1, [pc, #24]	; (8005bb8 <HAL_RCC_ClockConfig+0x25c>)
 8005ba0:	683b      	ldr	r3, [r7, #0]
 8005ba2:	4313      	orrs	r3, r2
 8005ba4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ba6:	4b04      	ldr	r3, [pc, #16]	; (8005bb8 <HAL_RCC_ClockConfig+0x25c>)
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	f003 0307 	and.w	r3, r3, #7
 8005bae:	683a      	ldr	r2, [r7, #0]
 8005bb0:	429a      	cmp	r2, r3
 8005bb2:	d005      	beq.n	8005bc0 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8005bb4:	2301      	movs	r3, #1
 8005bb6:	e040      	b.n	8005c3a <HAL_RCC_ClockConfig+0x2de>
 8005bb8:	40022000 	.word	0x40022000
 8005bbc:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f003 0304 	and.w	r3, r3, #4
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d008      	beq.n	8005bde <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005bcc:	4b1d      	ldr	r3, [pc, #116]	; (8005c44 <HAL_RCC_ClockConfig+0x2e8>)
 8005bce:	685b      	ldr	r3, [r3, #4]
 8005bd0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	68db      	ldr	r3, [r3, #12]
 8005bd8:	491a      	ldr	r1, [pc, #104]	; (8005c44 <HAL_RCC_ClockConfig+0x2e8>)
 8005bda:	4313      	orrs	r3, r2
 8005bdc:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	f003 0308 	and.w	r3, r3, #8
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d009      	beq.n	8005bfe <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005bea:	4b16      	ldr	r3, [pc, #88]	; (8005c44 <HAL_RCC_ClockConfig+0x2e8>)
 8005bec:	685b      	ldr	r3, [r3, #4]
 8005bee:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	691b      	ldr	r3, [r3, #16]
 8005bf6:	00db      	lsls	r3, r3, #3
 8005bf8:	4912      	ldr	r1, [pc, #72]	; (8005c44 <HAL_RCC_ClockConfig+0x2e8>)
 8005bfa:	4313      	orrs	r3, r2
 8005bfc:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8005bfe:	f000 f829 	bl	8005c54 <HAL_RCC_GetSysClockFreq>
 8005c02:	4601      	mov	r1, r0
 8005c04:	4b0f      	ldr	r3, [pc, #60]	; (8005c44 <HAL_RCC_ClockConfig+0x2e8>)
 8005c06:	685b      	ldr	r3, [r3, #4]
 8005c08:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005c0c:	22f0      	movs	r2, #240	; 0xf0
 8005c0e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c10:	693a      	ldr	r2, [r7, #16]
 8005c12:	fa92 f2a2 	rbit	r2, r2
 8005c16:	60fa      	str	r2, [r7, #12]
  return result;
 8005c18:	68fa      	ldr	r2, [r7, #12]
 8005c1a:	fab2 f282 	clz	r2, r2
 8005c1e:	b2d2      	uxtb	r2, r2
 8005c20:	40d3      	lsrs	r3, r2
 8005c22:	4a09      	ldr	r2, [pc, #36]	; (8005c48 <HAL_RCC_ClockConfig+0x2ec>)
 8005c24:	5cd3      	ldrb	r3, [r2, r3]
 8005c26:	fa21 f303 	lsr.w	r3, r1, r3
 8005c2a:	4a08      	ldr	r2, [pc, #32]	; (8005c4c <HAL_RCC_ClockConfig+0x2f0>)
 8005c2c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8005c2e:	4b08      	ldr	r3, [pc, #32]	; (8005c50 <HAL_RCC_ClockConfig+0x2f4>)
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	4618      	mov	r0, r3
 8005c34:	f7fc fa7c 	bl	8002130 <HAL_InitTick>
  
  return HAL_OK;
 8005c38:	2300      	movs	r3, #0
}
 8005c3a:	4618      	mov	r0, r3
 8005c3c:	3778      	adds	r7, #120	; 0x78
 8005c3e:	46bd      	mov	sp, r7
 8005c40:	bd80      	pop	{r7, pc}
 8005c42:	bf00      	nop
 8005c44:	40021000 	.word	0x40021000
 8005c48:	0800d24c 	.word	0x0800d24c
 8005c4c:	20000000 	.word	0x20000000
 8005c50:	20000004 	.word	0x20000004

08005c54 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005c54:	b480      	push	{r7}
 8005c56:	b08b      	sub	sp, #44	; 0x2c
 8005c58:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005c5a:	2300      	movs	r3, #0
 8005c5c:	61fb      	str	r3, [r7, #28]
 8005c5e:	2300      	movs	r3, #0
 8005c60:	61bb      	str	r3, [r7, #24]
 8005c62:	2300      	movs	r3, #0
 8005c64:	627b      	str	r3, [r7, #36]	; 0x24
 8005c66:	2300      	movs	r3, #0
 8005c68:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8005c6a:	2300      	movs	r3, #0
 8005c6c:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8005c6e:	4b29      	ldr	r3, [pc, #164]	; (8005d14 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005c70:	685b      	ldr	r3, [r3, #4]
 8005c72:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005c74:	69fb      	ldr	r3, [r7, #28]
 8005c76:	f003 030c 	and.w	r3, r3, #12
 8005c7a:	2b04      	cmp	r3, #4
 8005c7c:	d002      	beq.n	8005c84 <HAL_RCC_GetSysClockFreq+0x30>
 8005c7e:	2b08      	cmp	r3, #8
 8005c80:	d003      	beq.n	8005c8a <HAL_RCC_GetSysClockFreq+0x36>
 8005c82:	e03c      	b.n	8005cfe <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005c84:	4b24      	ldr	r3, [pc, #144]	; (8005d18 <HAL_RCC_GetSysClockFreq+0xc4>)
 8005c86:	623b      	str	r3, [r7, #32]
      break;
 8005c88:	e03c      	b.n	8005d04 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8005c8a:	69fb      	ldr	r3, [r7, #28]
 8005c8c:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8005c90:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8005c94:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c96:	68ba      	ldr	r2, [r7, #8]
 8005c98:	fa92 f2a2 	rbit	r2, r2
 8005c9c:	607a      	str	r2, [r7, #4]
  return result;
 8005c9e:	687a      	ldr	r2, [r7, #4]
 8005ca0:	fab2 f282 	clz	r2, r2
 8005ca4:	b2d2      	uxtb	r2, r2
 8005ca6:	40d3      	lsrs	r3, r2
 8005ca8:	4a1c      	ldr	r2, [pc, #112]	; (8005d1c <HAL_RCC_GetSysClockFreq+0xc8>)
 8005caa:	5cd3      	ldrb	r3, [r2, r3]
 8005cac:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8005cae:	4b19      	ldr	r3, [pc, #100]	; (8005d14 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005cb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cb2:	f003 030f 	and.w	r3, r3, #15
 8005cb6:	220f      	movs	r2, #15
 8005cb8:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005cba:	693a      	ldr	r2, [r7, #16]
 8005cbc:	fa92 f2a2 	rbit	r2, r2
 8005cc0:	60fa      	str	r2, [r7, #12]
  return result;
 8005cc2:	68fa      	ldr	r2, [r7, #12]
 8005cc4:	fab2 f282 	clz	r2, r2
 8005cc8:	b2d2      	uxtb	r2, r2
 8005cca:	40d3      	lsrs	r3, r2
 8005ccc:	4a14      	ldr	r2, [pc, #80]	; (8005d20 <HAL_RCC_GetSysClockFreq+0xcc>)
 8005cce:	5cd3      	ldrb	r3, [r2, r3]
 8005cd0:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8005cd2:	69fb      	ldr	r3, [r7, #28]
 8005cd4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d008      	beq.n	8005cee <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005cdc:	4a0e      	ldr	r2, [pc, #56]	; (8005d18 <HAL_RCC_GetSysClockFreq+0xc4>)
 8005cde:	69bb      	ldr	r3, [r7, #24]
 8005ce0:	fbb2 f2f3 	udiv	r2, r2, r3
 8005ce4:	697b      	ldr	r3, [r7, #20]
 8005ce6:	fb02 f303 	mul.w	r3, r2, r3
 8005cea:	627b      	str	r3, [r7, #36]	; 0x24
 8005cec:	e004      	b.n	8005cf8 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8005cee:	697b      	ldr	r3, [r7, #20]
 8005cf0:	4a0c      	ldr	r2, [pc, #48]	; (8005d24 <HAL_RCC_GetSysClockFreq+0xd0>)
 8005cf2:	fb02 f303 	mul.w	r3, r2, r3
 8005cf6:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8005cf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cfa:	623b      	str	r3, [r7, #32]
      break;
 8005cfc:	e002      	b.n	8005d04 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005cfe:	4b06      	ldr	r3, [pc, #24]	; (8005d18 <HAL_RCC_GetSysClockFreq+0xc4>)
 8005d00:	623b      	str	r3, [r7, #32]
      break;
 8005d02:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005d04:	6a3b      	ldr	r3, [r7, #32]
}
 8005d06:	4618      	mov	r0, r3
 8005d08:	372c      	adds	r7, #44	; 0x2c
 8005d0a:	46bd      	mov	sp, r7
 8005d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d10:	4770      	bx	lr
 8005d12:	bf00      	nop
 8005d14:	40021000 	.word	0x40021000
 8005d18:	007a1200 	.word	0x007a1200
 8005d1c:	0800d264 	.word	0x0800d264
 8005d20:	0800d274 	.word	0x0800d274
 8005d24:	003d0900 	.word	0x003d0900

08005d28 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005d28:	b480      	push	{r7}
 8005d2a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005d2c:	4b03      	ldr	r3, [pc, #12]	; (8005d3c <HAL_RCC_GetHCLKFreq+0x14>)
 8005d2e:	681b      	ldr	r3, [r3, #0]
}
 8005d30:	4618      	mov	r0, r3
 8005d32:	46bd      	mov	sp, r7
 8005d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d38:	4770      	bx	lr
 8005d3a:	bf00      	nop
 8005d3c:	20000000 	.word	0x20000000

08005d40 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005d40:	b580      	push	{r7, lr}
 8005d42:	b082      	sub	sp, #8
 8005d44:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8005d46:	f7ff ffef 	bl	8005d28 <HAL_RCC_GetHCLKFreq>
 8005d4a:	4601      	mov	r1, r0
 8005d4c:	4b0b      	ldr	r3, [pc, #44]	; (8005d7c <HAL_RCC_GetPCLK1Freq+0x3c>)
 8005d4e:	685b      	ldr	r3, [r3, #4]
 8005d50:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005d54:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8005d58:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d5a:	687a      	ldr	r2, [r7, #4]
 8005d5c:	fa92 f2a2 	rbit	r2, r2
 8005d60:	603a      	str	r2, [r7, #0]
  return result;
 8005d62:	683a      	ldr	r2, [r7, #0]
 8005d64:	fab2 f282 	clz	r2, r2
 8005d68:	b2d2      	uxtb	r2, r2
 8005d6a:	40d3      	lsrs	r3, r2
 8005d6c:	4a04      	ldr	r2, [pc, #16]	; (8005d80 <HAL_RCC_GetPCLK1Freq+0x40>)
 8005d6e:	5cd3      	ldrb	r3, [r2, r3]
 8005d70:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8005d74:	4618      	mov	r0, r3
 8005d76:	3708      	adds	r7, #8
 8005d78:	46bd      	mov	sp, r7
 8005d7a:	bd80      	pop	{r7, pc}
 8005d7c:	40021000 	.word	0x40021000
 8005d80:	0800d25c 	.word	0x0800d25c

08005d84 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005d84:	b580      	push	{r7, lr}
 8005d86:	b082      	sub	sp, #8
 8005d88:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8005d8a:	f7ff ffcd 	bl	8005d28 <HAL_RCC_GetHCLKFreq>
 8005d8e:	4601      	mov	r1, r0
 8005d90:	4b0b      	ldr	r3, [pc, #44]	; (8005dc0 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8005d92:	685b      	ldr	r3, [r3, #4]
 8005d94:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8005d98:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8005d9c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d9e:	687a      	ldr	r2, [r7, #4]
 8005da0:	fa92 f2a2 	rbit	r2, r2
 8005da4:	603a      	str	r2, [r7, #0]
  return result;
 8005da6:	683a      	ldr	r2, [r7, #0]
 8005da8:	fab2 f282 	clz	r2, r2
 8005dac:	b2d2      	uxtb	r2, r2
 8005dae:	40d3      	lsrs	r3, r2
 8005db0:	4a04      	ldr	r2, [pc, #16]	; (8005dc4 <HAL_RCC_GetPCLK2Freq+0x40>)
 8005db2:	5cd3      	ldrb	r3, [r2, r3]
 8005db4:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8005db8:	4618      	mov	r0, r3
 8005dba:	3708      	adds	r7, #8
 8005dbc:	46bd      	mov	sp, r7
 8005dbe:	bd80      	pop	{r7, pc}
 8005dc0:	40021000 	.word	0x40021000
 8005dc4:	0800d25c 	.word	0x0800d25c

08005dc8 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005dc8:	b580      	push	{r7, lr}
 8005dca:	b092      	sub	sp, #72	; 0x48
 8005dcc:	af00      	add	r7, sp, #0
 8005dce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005dd0:	2300      	movs	r3, #0
 8005dd2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8005dd4:	2300      	movs	r3, #0
 8005dd6:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8005dd8:	2300      	movs	r3, #0
 8005dda:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	f000 80d4 	beq.w	8005f94 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005dec:	4b4e      	ldr	r3, [pc, #312]	; (8005f28 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005dee:	69db      	ldr	r3, [r3, #28]
 8005df0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d10e      	bne.n	8005e16 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005df8:	4b4b      	ldr	r3, [pc, #300]	; (8005f28 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005dfa:	69db      	ldr	r3, [r3, #28]
 8005dfc:	4a4a      	ldr	r2, [pc, #296]	; (8005f28 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005dfe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005e02:	61d3      	str	r3, [r2, #28]
 8005e04:	4b48      	ldr	r3, [pc, #288]	; (8005f28 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005e06:	69db      	ldr	r3, [r3, #28]
 8005e08:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005e0c:	60bb      	str	r3, [r7, #8]
 8005e0e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005e10:	2301      	movs	r3, #1
 8005e12:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005e16:	4b45      	ldr	r3, [pc, #276]	; (8005f2c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d118      	bne.n	8005e54 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005e22:	4b42      	ldr	r3, [pc, #264]	; (8005f2c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	4a41      	ldr	r2, [pc, #260]	; (8005f2c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005e28:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005e2c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005e2e:	f7fc f9c3 	bl	80021b8 <HAL_GetTick>
 8005e32:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005e34:	e008      	b.n	8005e48 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005e36:	f7fc f9bf 	bl	80021b8 <HAL_GetTick>
 8005e3a:	4602      	mov	r2, r0
 8005e3c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005e3e:	1ad3      	subs	r3, r2, r3
 8005e40:	2b64      	cmp	r3, #100	; 0x64
 8005e42:	d901      	bls.n	8005e48 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8005e44:	2303      	movs	r3, #3
 8005e46:	e169      	b.n	800611c <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005e48:	4b38      	ldr	r3, [pc, #224]	; (8005f2c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d0f0      	beq.n	8005e36 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005e54:	4b34      	ldr	r3, [pc, #208]	; (8005f28 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005e56:	6a1b      	ldr	r3, [r3, #32]
 8005e58:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005e5c:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005e5e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	f000 8084 	beq.w	8005f6e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	685b      	ldr	r3, [r3, #4]
 8005e6a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005e6e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005e70:	429a      	cmp	r2, r3
 8005e72:	d07c      	beq.n	8005f6e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005e74:	4b2c      	ldr	r3, [pc, #176]	; (8005f28 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005e76:	6a1b      	ldr	r3, [r3, #32]
 8005e78:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005e7c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005e7e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005e82:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e86:	fa93 f3a3 	rbit	r3, r3
 8005e8a:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8005e8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005e8e:	fab3 f383 	clz	r3, r3
 8005e92:	b2db      	uxtb	r3, r3
 8005e94:	461a      	mov	r2, r3
 8005e96:	4b26      	ldr	r3, [pc, #152]	; (8005f30 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005e98:	4413      	add	r3, r2
 8005e9a:	009b      	lsls	r3, r3, #2
 8005e9c:	461a      	mov	r2, r3
 8005e9e:	2301      	movs	r3, #1
 8005ea0:	6013      	str	r3, [r2, #0]
 8005ea2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005ea6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ea8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005eaa:	fa93 f3a3 	rbit	r3, r3
 8005eae:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8005eb0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005eb2:	fab3 f383 	clz	r3, r3
 8005eb6:	b2db      	uxtb	r3, r3
 8005eb8:	461a      	mov	r2, r3
 8005eba:	4b1d      	ldr	r3, [pc, #116]	; (8005f30 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005ebc:	4413      	add	r3, r2
 8005ebe:	009b      	lsls	r3, r3, #2
 8005ec0:	461a      	mov	r2, r3
 8005ec2:	2300      	movs	r3, #0
 8005ec4:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005ec6:	4a18      	ldr	r2, [pc, #96]	; (8005f28 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005ec8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005eca:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005ecc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005ece:	f003 0301 	and.w	r3, r3, #1
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d04b      	beq.n	8005f6e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ed6:	f7fc f96f 	bl	80021b8 <HAL_GetTick>
 8005eda:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005edc:	e00a      	b.n	8005ef4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005ede:	f7fc f96b 	bl	80021b8 <HAL_GetTick>
 8005ee2:	4602      	mov	r2, r0
 8005ee4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005ee6:	1ad3      	subs	r3, r2, r3
 8005ee8:	f241 3288 	movw	r2, #5000	; 0x1388
 8005eec:	4293      	cmp	r3, r2
 8005eee:	d901      	bls.n	8005ef4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8005ef0:	2303      	movs	r3, #3
 8005ef2:	e113      	b.n	800611c <HAL_RCCEx_PeriphCLKConfig+0x354>
 8005ef4:	2302      	movs	r3, #2
 8005ef6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ef8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005efa:	fa93 f3a3 	rbit	r3, r3
 8005efe:	627b      	str	r3, [r7, #36]	; 0x24
 8005f00:	2302      	movs	r3, #2
 8005f02:	623b      	str	r3, [r7, #32]
 8005f04:	6a3b      	ldr	r3, [r7, #32]
 8005f06:	fa93 f3a3 	rbit	r3, r3
 8005f0a:	61fb      	str	r3, [r7, #28]
  return result;
 8005f0c:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f0e:	fab3 f383 	clz	r3, r3
 8005f12:	b2db      	uxtb	r3, r3
 8005f14:	095b      	lsrs	r3, r3, #5
 8005f16:	b2db      	uxtb	r3, r3
 8005f18:	f043 0302 	orr.w	r3, r3, #2
 8005f1c:	b2db      	uxtb	r3, r3
 8005f1e:	2b02      	cmp	r3, #2
 8005f20:	d108      	bne.n	8005f34 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8005f22:	4b01      	ldr	r3, [pc, #4]	; (8005f28 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005f24:	6a1b      	ldr	r3, [r3, #32]
 8005f26:	e00d      	b.n	8005f44 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8005f28:	40021000 	.word	0x40021000
 8005f2c:	40007000 	.word	0x40007000
 8005f30:	10908100 	.word	0x10908100
 8005f34:	2302      	movs	r3, #2
 8005f36:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f38:	69bb      	ldr	r3, [r7, #24]
 8005f3a:	fa93 f3a3 	rbit	r3, r3
 8005f3e:	617b      	str	r3, [r7, #20]
 8005f40:	4b78      	ldr	r3, [pc, #480]	; (8006124 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005f42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f44:	2202      	movs	r2, #2
 8005f46:	613a      	str	r2, [r7, #16]
 8005f48:	693a      	ldr	r2, [r7, #16]
 8005f4a:	fa92 f2a2 	rbit	r2, r2
 8005f4e:	60fa      	str	r2, [r7, #12]
  return result;
 8005f50:	68fa      	ldr	r2, [r7, #12]
 8005f52:	fab2 f282 	clz	r2, r2
 8005f56:	b2d2      	uxtb	r2, r2
 8005f58:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005f5c:	b2d2      	uxtb	r2, r2
 8005f5e:	f002 021f 	and.w	r2, r2, #31
 8005f62:	2101      	movs	r1, #1
 8005f64:	fa01 f202 	lsl.w	r2, r1, r2
 8005f68:	4013      	ands	r3, r2
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d0b7      	beq.n	8005ede <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8005f6e:	4b6d      	ldr	r3, [pc, #436]	; (8006124 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005f70:	6a1b      	ldr	r3, [r3, #32]
 8005f72:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	685b      	ldr	r3, [r3, #4]
 8005f7a:	496a      	ldr	r1, [pc, #424]	; (8006124 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005f7c:	4313      	orrs	r3, r2
 8005f7e:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005f80:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8005f84:	2b01      	cmp	r3, #1
 8005f86:	d105      	bne.n	8005f94 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005f88:	4b66      	ldr	r3, [pc, #408]	; (8006124 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005f8a:	69db      	ldr	r3, [r3, #28]
 8005f8c:	4a65      	ldr	r2, [pc, #404]	; (8006124 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005f8e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005f92:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	f003 0301 	and.w	r3, r3, #1
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d008      	beq.n	8005fb2 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005fa0:	4b60      	ldr	r3, [pc, #384]	; (8006124 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005fa2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fa4:	f023 0203 	bic.w	r2, r3, #3
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	689b      	ldr	r3, [r3, #8]
 8005fac:	495d      	ldr	r1, [pc, #372]	; (8006124 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005fae:	4313      	orrs	r3, r2
 8005fb0:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	f003 0302 	and.w	r3, r3, #2
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d008      	beq.n	8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005fbe:	4b59      	ldr	r3, [pc, #356]	; (8006124 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005fc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fc2:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	68db      	ldr	r3, [r3, #12]
 8005fca:	4956      	ldr	r1, [pc, #344]	; (8006124 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005fcc:	4313      	orrs	r3, r2
 8005fce:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	f003 0304 	and.w	r3, r3, #4
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d008      	beq.n	8005fee <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005fdc:	4b51      	ldr	r3, [pc, #324]	; (8006124 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005fde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fe0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	691b      	ldr	r3, [r3, #16]
 8005fe8:	494e      	ldr	r1, [pc, #312]	; (8006124 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005fea:	4313      	orrs	r3, r2
 8005fec:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	f003 0320 	and.w	r3, r3, #32
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d008      	beq.n	800600c <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005ffa:	4b4a      	ldr	r3, [pc, #296]	; (8006124 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005ffc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ffe:	f023 0210 	bic.w	r2, r3, #16
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	69db      	ldr	r3, [r3, #28]
 8006006:	4947      	ldr	r1, [pc, #284]	; (8006124 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006008:	4313      	orrs	r3, r2
 800600a:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006014:	2b00      	cmp	r3, #0
 8006016:	d008      	beq.n	800602a <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8006018:	4b42      	ldr	r3, [pc, #264]	; (8006124 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800601a:	685b      	ldr	r3, [r3, #4]
 800601c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006024:	493f      	ldr	r1, [pc, #252]	; (8006124 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006026:	4313      	orrs	r3, r2
 8006028:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006032:	2b00      	cmp	r3, #0
 8006034:	d008      	beq.n	8006048 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006036:	4b3b      	ldr	r3, [pc, #236]	; (8006124 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006038:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800603a:	f023 0220 	bic.w	r2, r3, #32
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	6a1b      	ldr	r3, [r3, #32]
 8006042:	4938      	ldr	r1, [pc, #224]	; (8006124 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006044:	4313      	orrs	r3, r2
 8006046:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	f003 0308 	and.w	r3, r3, #8
 8006050:	2b00      	cmp	r3, #0
 8006052:	d008      	beq.n	8006066 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006054:	4b33      	ldr	r3, [pc, #204]	; (8006124 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006056:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006058:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	695b      	ldr	r3, [r3, #20]
 8006060:	4930      	ldr	r1, [pc, #192]	; (8006124 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006062:	4313      	orrs	r3, r2
 8006064:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	f003 0310 	and.w	r3, r3, #16
 800606e:	2b00      	cmp	r3, #0
 8006070:	d008      	beq.n	8006084 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006072:	4b2c      	ldr	r3, [pc, #176]	; (8006124 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006074:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006076:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	699b      	ldr	r3, [r3, #24]
 800607e:	4929      	ldr	r1, [pc, #164]	; (8006124 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006080:	4313      	orrs	r3, r2
 8006082:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800608c:	2b00      	cmp	r3, #0
 800608e:	d008      	beq.n	80060a2 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006090:	4b24      	ldr	r3, [pc, #144]	; (8006124 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006092:	685b      	ldr	r3, [r3, #4]
 8006094:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800609c:	4921      	ldr	r1, [pc, #132]	; (8006124 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800609e:	4313      	orrs	r3, r2
 80060a0:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d008      	beq.n	80060c0 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80060ae:	4b1d      	ldr	r3, [pc, #116]	; (8006124 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80060b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060b2:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060ba:	491a      	ldr	r1, [pc, #104]	; (8006124 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80060bc:	4313      	orrs	r3, r2
 80060be:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d008      	beq.n	80060de <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 80060cc:	4b15      	ldr	r3, [pc, #84]	; (8006124 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80060ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060d0:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060d8:	4912      	ldr	r1, [pc, #72]	; (8006124 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80060da:	4313      	orrs	r3, r2
 80060dc:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d008      	beq.n	80060fc <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80060ea:	4b0e      	ldr	r3, [pc, #56]	; (8006124 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80060ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060ee:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060f6:	490b      	ldr	r1, [pc, #44]	; (8006124 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80060f8:	4313      	orrs	r3, r2
 80060fa:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006104:	2b00      	cmp	r3, #0
 8006106:	d008      	beq.n	800611a <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8006108:	4b06      	ldr	r3, [pc, #24]	; (8006124 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800610a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800610c:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006114:	4903      	ldr	r1, [pc, #12]	; (8006124 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006116:	4313      	orrs	r3, r2
 8006118:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 800611a:	2300      	movs	r3, #0
}
 800611c:	4618      	mov	r0, r3
 800611e:	3748      	adds	r7, #72	; 0x48
 8006120:	46bd      	mov	sp, r7
 8006122:	bd80      	pop	{r7, pc}
 8006124:	40021000 	.word	0x40021000

08006128 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006128:	b580      	push	{r7, lr}
 800612a:	b082      	sub	sp, #8
 800612c:	af00      	add	r7, sp, #0
 800612e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	2b00      	cmp	r3, #0
 8006134:	d101      	bne.n	800613a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006136:	2301      	movs	r3, #1
 8006138:	e049      	b.n	80061ce <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006140:	b2db      	uxtb	r3, r3
 8006142:	2b00      	cmp	r3, #0
 8006144:	d106      	bne.n	8006154 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	2200      	movs	r2, #0
 800614a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800614e:	6878      	ldr	r0, [r7, #4]
 8006150:	f7fb fe1c 	bl	8001d8c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	2202      	movs	r2, #2
 8006158:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681a      	ldr	r2, [r3, #0]
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	3304      	adds	r3, #4
 8006164:	4619      	mov	r1, r3
 8006166:	4610      	mov	r0, r2
 8006168:	f000 fc54 	bl	8006a14 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	2201      	movs	r2, #1
 8006170:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	2201      	movs	r2, #1
 8006178:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	2201      	movs	r2, #1
 8006180:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	2201      	movs	r2, #1
 8006188:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	2201      	movs	r2, #1
 8006190:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	2201      	movs	r2, #1
 8006198:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2201      	movs	r2, #1
 80061a0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	2201      	movs	r2, #1
 80061a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	2201      	movs	r2, #1
 80061b0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	2201      	movs	r2, #1
 80061b8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	2201      	movs	r2, #1
 80061c0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	2201      	movs	r2, #1
 80061c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80061cc:	2300      	movs	r3, #0
}
 80061ce:	4618      	mov	r0, r3
 80061d0:	3708      	adds	r7, #8
 80061d2:	46bd      	mov	sp, r7
 80061d4:	bd80      	pop	{r7, pc}
	...

080061d8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80061d8:	b480      	push	{r7}
 80061da:	b085      	sub	sp, #20
 80061dc:	af00      	add	r7, sp, #0
 80061de:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80061e6:	b2db      	uxtb	r3, r3
 80061e8:	2b01      	cmp	r3, #1
 80061ea:	d001      	beq.n	80061f0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80061ec:	2301      	movs	r3, #1
 80061ee:	e04a      	b.n	8006286 <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	2202      	movs	r2, #2
 80061f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	68da      	ldr	r2, [r3, #12]
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	f042 0201 	orr.w	r2, r2, #1
 8006206:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	4a21      	ldr	r2, [pc, #132]	; (8006294 <HAL_TIM_Base_Start_IT+0xbc>)
 800620e:	4293      	cmp	r3, r2
 8006210:	d018      	beq.n	8006244 <HAL_TIM_Base_Start_IT+0x6c>
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800621a:	d013      	beq.n	8006244 <HAL_TIM_Base_Start_IT+0x6c>
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	4a1d      	ldr	r2, [pc, #116]	; (8006298 <HAL_TIM_Base_Start_IT+0xc0>)
 8006222:	4293      	cmp	r3, r2
 8006224:	d00e      	beq.n	8006244 <HAL_TIM_Base_Start_IT+0x6c>
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	4a1c      	ldr	r2, [pc, #112]	; (800629c <HAL_TIM_Base_Start_IT+0xc4>)
 800622c:	4293      	cmp	r3, r2
 800622e:	d009      	beq.n	8006244 <HAL_TIM_Base_Start_IT+0x6c>
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	4a1a      	ldr	r2, [pc, #104]	; (80062a0 <HAL_TIM_Base_Start_IT+0xc8>)
 8006236:	4293      	cmp	r3, r2
 8006238:	d004      	beq.n	8006244 <HAL_TIM_Base_Start_IT+0x6c>
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	4a19      	ldr	r2, [pc, #100]	; (80062a4 <HAL_TIM_Base_Start_IT+0xcc>)
 8006240:	4293      	cmp	r3, r2
 8006242:	d115      	bne.n	8006270 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	689a      	ldr	r2, [r3, #8]
 800624a:	4b17      	ldr	r3, [pc, #92]	; (80062a8 <HAL_TIM_Base_Start_IT+0xd0>)
 800624c:	4013      	ands	r3, r2
 800624e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	2b06      	cmp	r3, #6
 8006254:	d015      	beq.n	8006282 <HAL_TIM_Base_Start_IT+0xaa>
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800625c:	d011      	beq.n	8006282 <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	681a      	ldr	r2, [r3, #0]
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	f042 0201 	orr.w	r2, r2, #1
 800626c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800626e:	e008      	b.n	8006282 <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	681a      	ldr	r2, [r3, #0]
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	f042 0201 	orr.w	r2, r2, #1
 800627e:	601a      	str	r2, [r3, #0]
 8006280:	e000      	b.n	8006284 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006282:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006284:	2300      	movs	r3, #0
}
 8006286:	4618      	mov	r0, r3
 8006288:	3714      	adds	r7, #20
 800628a:	46bd      	mov	sp, r7
 800628c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006290:	4770      	bx	lr
 8006292:	bf00      	nop
 8006294:	40012c00 	.word	0x40012c00
 8006298:	40000400 	.word	0x40000400
 800629c:	40000800 	.word	0x40000800
 80062a0:	40013400 	.word	0x40013400
 80062a4:	40014000 	.word	0x40014000
 80062a8:	00010007 	.word	0x00010007

080062ac <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80062ac:	b580      	push	{r7, lr}
 80062ae:	b082      	sub	sp, #8
 80062b0:	af00      	add	r7, sp, #0
 80062b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d101      	bne.n	80062be <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80062ba:	2301      	movs	r3, #1
 80062bc:	e049      	b.n	8006352 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80062c4:	b2db      	uxtb	r3, r3
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d106      	bne.n	80062d8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	2200      	movs	r2, #0
 80062ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80062d2:	6878      	ldr	r0, [r7, #4]
 80062d4:	f7fb fd3a 	bl	8001d4c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	2202      	movs	r2, #2
 80062dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681a      	ldr	r2, [r3, #0]
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	3304      	adds	r3, #4
 80062e8:	4619      	mov	r1, r3
 80062ea:	4610      	mov	r0, r2
 80062ec:	f000 fb92 	bl	8006a14 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	2201      	movs	r2, #1
 80062f4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	2201      	movs	r2, #1
 80062fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	2201      	movs	r2, #1
 8006304:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	2201      	movs	r2, #1
 800630c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	2201      	movs	r2, #1
 8006314:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	2201      	movs	r2, #1
 800631c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	2201      	movs	r2, #1
 8006324:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	2201      	movs	r2, #1
 800632c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	2201      	movs	r2, #1
 8006334:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	2201      	movs	r2, #1
 800633c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	2201      	movs	r2, #1
 8006344:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	2201      	movs	r2, #1
 800634c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006350:	2300      	movs	r3, #0
}
 8006352:	4618      	mov	r0, r3
 8006354:	3708      	adds	r7, #8
 8006356:	46bd      	mov	sp, r7
 8006358:	bd80      	pop	{r7, pc}
	...

0800635c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800635c:	b580      	push	{r7, lr}
 800635e:	b084      	sub	sp, #16
 8006360:	af00      	add	r7, sp, #0
 8006362:	6078      	str	r0, [r7, #4]
 8006364:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006366:	683b      	ldr	r3, [r7, #0]
 8006368:	2b00      	cmp	r3, #0
 800636a:	d109      	bne.n	8006380 <HAL_TIM_PWM_Start+0x24>
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006372:	b2db      	uxtb	r3, r3
 8006374:	2b01      	cmp	r3, #1
 8006376:	bf14      	ite	ne
 8006378:	2301      	movne	r3, #1
 800637a:	2300      	moveq	r3, #0
 800637c:	b2db      	uxtb	r3, r3
 800637e:	e03c      	b.n	80063fa <HAL_TIM_PWM_Start+0x9e>
 8006380:	683b      	ldr	r3, [r7, #0]
 8006382:	2b04      	cmp	r3, #4
 8006384:	d109      	bne.n	800639a <HAL_TIM_PWM_Start+0x3e>
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800638c:	b2db      	uxtb	r3, r3
 800638e:	2b01      	cmp	r3, #1
 8006390:	bf14      	ite	ne
 8006392:	2301      	movne	r3, #1
 8006394:	2300      	moveq	r3, #0
 8006396:	b2db      	uxtb	r3, r3
 8006398:	e02f      	b.n	80063fa <HAL_TIM_PWM_Start+0x9e>
 800639a:	683b      	ldr	r3, [r7, #0]
 800639c:	2b08      	cmp	r3, #8
 800639e:	d109      	bne.n	80063b4 <HAL_TIM_PWM_Start+0x58>
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80063a6:	b2db      	uxtb	r3, r3
 80063a8:	2b01      	cmp	r3, #1
 80063aa:	bf14      	ite	ne
 80063ac:	2301      	movne	r3, #1
 80063ae:	2300      	moveq	r3, #0
 80063b0:	b2db      	uxtb	r3, r3
 80063b2:	e022      	b.n	80063fa <HAL_TIM_PWM_Start+0x9e>
 80063b4:	683b      	ldr	r3, [r7, #0]
 80063b6:	2b0c      	cmp	r3, #12
 80063b8:	d109      	bne.n	80063ce <HAL_TIM_PWM_Start+0x72>
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80063c0:	b2db      	uxtb	r3, r3
 80063c2:	2b01      	cmp	r3, #1
 80063c4:	bf14      	ite	ne
 80063c6:	2301      	movne	r3, #1
 80063c8:	2300      	moveq	r3, #0
 80063ca:	b2db      	uxtb	r3, r3
 80063cc:	e015      	b.n	80063fa <HAL_TIM_PWM_Start+0x9e>
 80063ce:	683b      	ldr	r3, [r7, #0]
 80063d0:	2b10      	cmp	r3, #16
 80063d2:	d109      	bne.n	80063e8 <HAL_TIM_PWM_Start+0x8c>
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80063da:	b2db      	uxtb	r3, r3
 80063dc:	2b01      	cmp	r3, #1
 80063de:	bf14      	ite	ne
 80063e0:	2301      	movne	r3, #1
 80063e2:	2300      	moveq	r3, #0
 80063e4:	b2db      	uxtb	r3, r3
 80063e6:	e008      	b.n	80063fa <HAL_TIM_PWM_Start+0x9e>
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80063ee:	b2db      	uxtb	r3, r3
 80063f0:	2b01      	cmp	r3, #1
 80063f2:	bf14      	ite	ne
 80063f4:	2301      	movne	r3, #1
 80063f6:	2300      	moveq	r3, #0
 80063f8:	b2db      	uxtb	r3, r3
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d001      	beq.n	8006402 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80063fe:	2301      	movs	r3, #1
 8006400:	e097      	b.n	8006532 <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006402:	683b      	ldr	r3, [r7, #0]
 8006404:	2b00      	cmp	r3, #0
 8006406:	d104      	bne.n	8006412 <HAL_TIM_PWM_Start+0xb6>
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	2202      	movs	r2, #2
 800640c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006410:	e023      	b.n	800645a <HAL_TIM_PWM_Start+0xfe>
 8006412:	683b      	ldr	r3, [r7, #0]
 8006414:	2b04      	cmp	r3, #4
 8006416:	d104      	bne.n	8006422 <HAL_TIM_PWM_Start+0xc6>
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	2202      	movs	r2, #2
 800641c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006420:	e01b      	b.n	800645a <HAL_TIM_PWM_Start+0xfe>
 8006422:	683b      	ldr	r3, [r7, #0]
 8006424:	2b08      	cmp	r3, #8
 8006426:	d104      	bne.n	8006432 <HAL_TIM_PWM_Start+0xd6>
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	2202      	movs	r2, #2
 800642c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006430:	e013      	b.n	800645a <HAL_TIM_PWM_Start+0xfe>
 8006432:	683b      	ldr	r3, [r7, #0]
 8006434:	2b0c      	cmp	r3, #12
 8006436:	d104      	bne.n	8006442 <HAL_TIM_PWM_Start+0xe6>
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	2202      	movs	r2, #2
 800643c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006440:	e00b      	b.n	800645a <HAL_TIM_PWM_Start+0xfe>
 8006442:	683b      	ldr	r3, [r7, #0]
 8006444:	2b10      	cmp	r3, #16
 8006446:	d104      	bne.n	8006452 <HAL_TIM_PWM_Start+0xf6>
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	2202      	movs	r2, #2
 800644c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006450:	e003      	b.n	800645a <HAL_TIM_PWM_Start+0xfe>
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	2202      	movs	r2, #2
 8006456:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	2201      	movs	r2, #1
 8006460:	6839      	ldr	r1, [r7, #0]
 8006462:	4618      	mov	r0, r3
 8006464:	f000 fe3c 	bl	80070e0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	4a33      	ldr	r2, [pc, #204]	; (800653c <HAL_TIM_PWM_Start+0x1e0>)
 800646e:	4293      	cmp	r3, r2
 8006470:	d013      	beq.n	800649a <HAL_TIM_PWM_Start+0x13e>
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	4a32      	ldr	r2, [pc, #200]	; (8006540 <HAL_TIM_PWM_Start+0x1e4>)
 8006478:	4293      	cmp	r3, r2
 800647a:	d00e      	beq.n	800649a <HAL_TIM_PWM_Start+0x13e>
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	4a30      	ldr	r2, [pc, #192]	; (8006544 <HAL_TIM_PWM_Start+0x1e8>)
 8006482:	4293      	cmp	r3, r2
 8006484:	d009      	beq.n	800649a <HAL_TIM_PWM_Start+0x13e>
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	4a2f      	ldr	r2, [pc, #188]	; (8006548 <HAL_TIM_PWM_Start+0x1ec>)
 800648c:	4293      	cmp	r3, r2
 800648e:	d004      	beq.n	800649a <HAL_TIM_PWM_Start+0x13e>
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	4a2d      	ldr	r2, [pc, #180]	; (800654c <HAL_TIM_PWM_Start+0x1f0>)
 8006496:	4293      	cmp	r3, r2
 8006498:	d101      	bne.n	800649e <HAL_TIM_PWM_Start+0x142>
 800649a:	2301      	movs	r3, #1
 800649c:	e000      	b.n	80064a0 <HAL_TIM_PWM_Start+0x144>
 800649e:	2300      	movs	r3, #0
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d007      	beq.n	80064b4 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80064b2:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	4a20      	ldr	r2, [pc, #128]	; (800653c <HAL_TIM_PWM_Start+0x1e0>)
 80064ba:	4293      	cmp	r3, r2
 80064bc:	d018      	beq.n	80064f0 <HAL_TIM_PWM_Start+0x194>
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80064c6:	d013      	beq.n	80064f0 <HAL_TIM_PWM_Start+0x194>
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	4a20      	ldr	r2, [pc, #128]	; (8006550 <HAL_TIM_PWM_Start+0x1f4>)
 80064ce:	4293      	cmp	r3, r2
 80064d0:	d00e      	beq.n	80064f0 <HAL_TIM_PWM_Start+0x194>
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	4a1f      	ldr	r2, [pc, #124]	; (8006554 <HAL_TIM_PWM_Start+0x1f8>)
 80064d8:	4293      	cmp	r3, r2
 80064da:	d009      	beq.n	80064f0 <HAL_TIM_PWM_Start+0x194>
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	4a17      	ldr	r2, [pc, #92]	; (8006540 <HAL_TIM_PWM_Start+0x1e4>)
 80064e2:	4293      	cmp	r3, r2
 80064e4:	d004      	beq.n	80064f0 <HAL_TIM_PWM_Start+0x194>
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	4a16      	ldr	r2, [pc, #88]	; (8006544 <HAL_TIM_PWM_Start+0x1e8>)
 80064ec:	4293      	cmp	r3, r2
 80064ee:	d115      	bne.n	800651c <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	689a      	ldr	r2, [r3, #8]
 80064f6:	4b18      	ldr	r3, [pc, #96]	; (8006558 <HAL_TIM_PWM_Start+0x1fc>)
 80064f8:	4013      	ands	r3, r2
 80064fa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	2b06      	cmp	r3, #6
 8006500:	d015      	beq.n	800652e <HAL_TIM_PWM_Start+0x1d2>
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006508:	d011      	beq.n	800652e <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	681a      	ldr	r2, [r3, #0]
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	f042 0201 	orr.w	r2, r2, #1
 8006518:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800651a:	e008      	b.n	800652e <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	681a      	ldr	r2, [r3, #0]
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	f042 0201 	orr.w	r2, r2, #1
 800652a:	601a      	str	r2, [r3, #0]
 800652c:	e000      	b.n	8006530 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800652e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006530:	2300      	movs	r3, #0
}
 8006532:	4618      	mov	r0, r3
 8006534:	3710      	adds	r7, #16
 8006536:	46bd      	mov	sp, r7
 8006538:	bd80      	pop	{r7, pc}
 800653a:	bf00      	nop
 800653c:	40012c00 	.word	0x40012c00
 8006540:	40013400 	.word	0x40013400
 8006544:	40014000 	.word	0x40014000
 8006548:	40014400 	.word	0x40014400
 800654c:	40014800 	.word	0x40014800
 8006550:	40000400 	.word	0x40000400
 8006554:	40000800 	.word	0x40000800
 8006558:	00010007 	.word	0x00010007

0800655c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800655c:	b580      	push	{r7, lr}
 800655e:	b082      	sub	sp, #8
 8006560:	af00      	add	r7, sp, #0
 8006562:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	691b      	ldr	r3, [r3, #16]
 800656a:	f003 0302 	and.w	r3, r3, #2
 800656e:	2b02      	cmp	r3, #2
 8006570:	d122      	bne.n	80065b8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	68db      	ldr	r3, [r3, #12]
 8006578:	f003 0302 	and.w	r3, r3, #2
 800657c:	2b02      	cmp	r3, #2
 800657e:	d11b      	bne.n	80065b8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	f06f 0202 	mvn.w	r2, #2
 8006588:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	2201      	movs	r2, #1
 800658e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	699b      	ldr	r3, [r3, #24]
 8006596:	f003 0303 	and.w	r3, r3, #3
 800659a:	2b00      	cmp	r3, #0
 800659c:	d003      	beq.n	80065a6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800659e:	6878      	ldr	r0, [r7, #4]
 80065a0:	f000 fa1a 	bl	80069d8 <HAL_TIM_IC_CaptureCallback>
 80065a4:	e005      	b.n	80065b2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80065a6:	6878      	ldr	r0, [r7, #4]
 80065a8:	f000 fa0c 	bl	80069c4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80065ac:	6878      	ldr	r0, [r7, #4]
 80065ae:	f000 fa1d 	bl	80069ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	2200      	movs	r2, #0
 80065b6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	691b      	ldr	r3, [r3, #16]
 80065be:	f003 0304 	and.w	r3, r3, #4
 80065c2:	2b04      	cmp	r3, #4
 80065c4:	d122      	bne.n	800660c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	68db      	ldr	r3, [r3, #12]
 80065cc:	f003 0304 	and.w	r3, r3, #4
 80065d0:	2b04      	cmp	r3, #4
 80065d2:	d11b      	bne.n	800660c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	f06f 0204 	mvn.w	r2, #4
 80065dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	2202      	movs	r2, #2
 80065e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	699b      	ldr	r3, [r3, #24]
 80065ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d003      	beq.n	80065fa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80065f2:	6878      	ldr	r0, [r7, #4]
 80065f4:	f000 f9f0 	bl	80069d8 <HAL_TIM_IC_CaptureCallback>
 80065f8:	e005      	b.n	8006606 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80065fa:	6878      	ldr	r0, [r7, #4]
 80065fc:	f000 f9e2 	bl	80069c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006600:	6878      	ldr	r0, [r7, #4]
 8006602:	f000 f9f3 	bl	80069ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	2200      	movs	r2, #0
 800660a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	691b      	ldr	r3, [r3, #16]
 8006612:	f003 0308 	and.w	r3, r3, #8
 8006616:	2b08      	cmp	r3, #8
 8006618:	d122      	bne.n	8006660 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	68db      	ldr	r3, [r3, #12]
 8006620:	f003 0308 	and.w	r3, r3, #8
 8006624:	2b08      	cmp	r3, #8
 8006626:	d11b      	bne.n	8006660 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	f06f 0208 	mvn.w	r2, #8
 8006630:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	2204      	movs	r2, #4
 8006636:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	69db      	ldr	r3, [r3, #28]
 800663e:	f003 0303 	and.w	r3, r3, #3
 8006642:	2b00      	cmp	r3, #0
 8006644:	d003      	beq.n	800664e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006646:	6878      	ldr	r0, [r7, #4]
 8006648:	f000 f9c6 	bl	80069d8 <HAL_TIM_IC_CaptureCallback>
 800664c:	e005      	b.n	800665a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800664e:	6878      	ldr	r0, [r7, #4]
 8006650:	f000 f9b8 	bl	80069c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006654:	6878      	ldr	r0, [r7, #4]
 8006656:	f000 f9c9 	bl	80069ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	2200      	movs	r2, #0
 800665e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	691b      	ldr	r3, [r3, #16]
 8006666:	f003 0310 	and.w	r3, r3, #16
 800666a:	2b10      	cmp	r3, #16
 800666c:	d122      	bne.n	80066b4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	68db      	ldr	r3, [r3, #12]
 8006674:	f003 0310 	and.w	r3, r3, #16
 8006678:	2b10      	cmp	r3, #16
 800667a:	d11b      	bne.n	80066b4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	f06f 0210 	mvn.w	r2, #16
 8006684:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	2208      	movs	r2, #8
 800668a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	69db      	ldr	r3, [r3, #28]
 8006692:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006696:	2b00      	cmp	r3, #0
 8006698:	d003      	beq.n	80066a2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800669a:	6878      	ldr	r0, [r7, #4]
 800669c:	f000 f99c 	bl	80069d8 <HAL_TIM_IC_CaptureCallback>
 80066a0:	e005      	b.n	80066ae <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80066a2:	6878      	ldr	r0, [r7, #4]
 80066a4:	f000 f98e 	bl	80069c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80066a8:	6878      	ldr	r0, [r7, #4]
 80066aa:	f000 f99f 	bl	80069ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	2200      	movs	r2, #0
 80066b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	691b      	ldr	r3, [r3, #16]
 80066ba:	f003 0301 	and.w	r3, r3, #1
 80066be:	2b01      	cmp	r3, #1
 80066c0:	d10e      	bne.n	80066e0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	68db      	ldr	r3, [r3, #12]
 80066c8:	f003 0301 	and.w	r3, r3, #1
 80066cc:	2b01      	cmp	r3, #1
 80066ce:	d107      	bne.n	80066e0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	f06f 0201 	mvn.w	r2, #1
 80066d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80066da:	6878      	ldr	r0, [r7, #4]
 80066dc:	f7fa ff68 	bl	80015b0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	691b      	ldr	r3, [r3, #16]
 80066e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80066ea:	2b80      	cmp	r3, #128	; 0x80
 80066ec:	d10e      	bne.n	800670c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	68db      	ldr	r3, [r3, #12]
 80066f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80066f8:	2b80      	cmp	r3, #128	; 0x80
 80066fa:	d107      	bne.n	800670c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006704:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006706:	6878      	ldr	r0, [r7, #4]
 8006708:	f000 fd9a 	bl	8007240 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	691b      	ldr	r3, [r3, #16]
 8006712:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006716:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800671a:	d10e      	bne.n	800673a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	68db      	ldr	r3, [r3, #12]
 8006722:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006726:	2b80      	cmp	r3, #128	; 0x80
 8006728:	d107      	bne.n	800673a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006732:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006734:	6878      	ldr	r0, [r7, #4]
 8006736:	f000 fd8d 	bl	8007254 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	691b      	ldr	r3, [r3, #16]
 8006740:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006744:	2b40      	cmp	r3, #64	; 0x40
 8006746:	d10e      	bne.n	8006766 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	68db      	ldr	r3, [r3, #12]
 800674e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006752:	2b40      	cmp	r3, #64	; 0x40
 8006754:	d107      	bne.n	8006766 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800675e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006760:	6878      	ldr	r0, [r7, #4]
 8006762:	f000 f94d 	bl	8006a00 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	691b      	ldr	r3, [r3, #16]
 800676c:	f003 0320 	and.w	r3, r3, #32
 8006770:	2b20      	cmp	r3, #32
 8006772:	d10e      	bne.n	8006792 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	68db      	ldr	r3, [r3, #12]
 800677a:	f003 0320 	and.w	r3, r3, #32
 800677e:	2b20      	cmp	r3, #32
 8006780:	d107      	bne.n	8006792 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	f06f 0220 	mvn.w	r2, #32
 800678a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800678c:	6878      	ldr	r0, [r7, #4]
 800678e:	f000 fd4d 	bl	800722c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006792:	bf00      	nop
 8006794:	3708      	adds	r7, #8
 8006796:	46bd      	mov	sp, r7
 8006798:	bd80      	pop	{r7, pc}
	...

0800679c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800679c:	b580      	push	{r7, lr}
 800679e:	b086      	sub	sp, #24
 80067a0:	af00      	add	r7, sp, #0
 80067a2:	60f8      	str	r0, [r7, #12]
 80067a4:	60b9      	str	r1, [r7, #8]
 80067a6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80067a8:	2300      	movs	r3, #0
 80067aa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80067b2:	2b01      	cmp	r3, #1
 80067b4:	d101      	bne.n	80067ba <HAL_TIM_PWM_ConfigChannel+0x1e>
 80067b6:	2302      	movs	r3, #2
 80067b8:	e0ff      	b.n	80069ba <HAL_TIM_PWM_ConfigChannel+0x21e>
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	2201      	movs	r2, #1
 80067be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	2b14      	cmp	r3, #20
 80067c6:	f200 80f0 	bhi.w	80069aa <HAL_TIM_PWM_ConfigChannel+0x20e>
 80067ca:	a201      	add	r2, pc, #4	; (adr r2, 80067d0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80067cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067d0:	08006825 	.word	0x08006825
 80067d4:	080069ab 	.word	0x080069ab
 80067d8:	080069ab 	.word	0x080069ab
 80067dc:	080069ab 	.word	0x080069ab
 80067e0:	08006865 	.word	0x08006865
 80067e4:	080069ab 	.word	0x080069ab
 80067e8:	080069ab 	.word	0x080069ab
 80067ec:	080069ab 	.word	0x080069ab
 80067f0:	080068a7 	.word	0x080068a7
 80067f4:	080069ab 	.word	0x080069ab
 80067f8:	080069ab 	.word	0x080069ab
 80067fc:	080069ab 	.word	0x080069ab
 8006800:	080068e7 	.word	0x080068e7
 8006804:	080069ab 	.word	0x080069ab
 8006808:	080069ab 	.word	0x080069ab
 800680c:	080069ab 	.word	0x080069ab
 8006810:	08006929 	.word	0x08006929
 8006814:	080069ab 	.word	0x080069ab
 8006818:	080069ab 	.word	0x080069ab
 800681c:	080069ab 	.word	0x080069ab
 8006820:	08006969 	.word	0x08006969
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	68b9      	ldr	r1, [r7, #8]
 800682a:	4618      	mov	r0, r3
 800682c:	f000 f982 	bl	8006b34 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	699a      	ldr	r2, [r3, #24]
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	f042 0208 	orr.w	r2, r2, #8
 800683e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	699a      	ldr	r2, [r3, #24]
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	f022 0204 	bic.w	r2, r2, #4
 800684e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	6999      	ldr	r1, [r3, #24]
 8006856:	68bb      	ldr	r3, [r7, #8]
 8006858:	691a      	ldr	r2, [r3, #16]
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	430a      	orrs	r2, r1
 8006860:	619a      	str	r2, [r3, #24]
      break;
 8006862:	e0a5      	b.n	80069b0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	68b9      	ldr	r1, [r7, #8]
 800686a:	4618      	mov	r0, r3
 800686c:	f000 f9f2 	bl	8006c54 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	699a      	ldr	r2, [r3, #24]
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800687e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	699a      	ldr	r2, [r3, #24]
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800688e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	6999      	ldr	r1, [r3, #24]
 8006896:	68bb      	ldr	r3, [r7, #8]
 8006898:	691b      	ldr	r3, [r3, #16]
 800689a:	021a      	lsls	r2, r3, #8
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	430a      	orrs	r2, r1
 80068a2:	619a      	str	r2, [r3, #24]
      break;
 80068a4:	e084      	b.n	80069b0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	68b9      	ldr	r1, [r7, #8]
 80068ac:	4618      	mov	r0, r3
 80068ae:	f000 fa5b 	bl	8006d68 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	69da      	ldr	r2, [r3, #28]
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	f042 0208 	orr.w	r2, r2, #8
 80068c0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	69da      	ldr	r2, [r3, #28]
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	f022 0204 	bic.w	r2, r2, #4
 80068d0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	69d9      	ldr	r1, [r3, #28]
 80068d8:	68bb      	ldr	r3, [r7, #8]
 80068da:	691a      	ldr	r2, [r3, #16]
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	430a      	orrs	r2, r1
 80068e2:	61da      	str	r2, [r3, #28]
      break;
 80068e4:	e064      	b.n	80069b0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	68b9      	ldr	r1, [r7, #8]
 80068ec:	4618      	mov	r0, r3
 80068ee:	f000 fac3 	bl	8006e78 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	69da      	ldr	r2, [r3, #28]
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006900:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	69da      	ldr	r2, [r3, #28]
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006910:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	69d9      	ldr	r1, [r3, #28]
 8006918:	68bb      	ldr	r3, [r7, #8]
 800691a:	691b      	ldr	r3, [r3, #16]
 800691c:	021a      	lsls	r2, r3, #8
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	430a      	orrs	r2, r1
 8006924:	61da      	str	r2, [r3, #28]
      break;
 8006926:	e043      	b.n	80069b0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	68b9      	ldr	r1, [r7, #8]
 800692e:	4618      	mov	r0, r3
 8006930:	f000 fb0c 	bl	8006f4c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	f042 0208 	orr.w	r2, r2, #8
 8006942:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	f022 0204 	bic.w	r2, r2, #4
 8006952:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800695a:	68bb      	ldr	r3, [r7, #8]
 800695c:	691a      	ldr	r2, [r3, #16]
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	430a      	orrs	r2, r1
 8006964:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006966:	e023      	b.n	80069b0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	68b9      	ldr	r1, [r7, #8]
 800696e:	4618      	mov	r0, r3
 8006970:	f000 fb50 	bl	8007014 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006982:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006992:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800699a:	68bb      	ldr	r3, [r7, #8]
 800699c:	691b      	ldr	r3, [r3, #16]
 800699e:	021a      	lsls	r2, r3, #8
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	430a      	orrs	r2, r1
 80069a6:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80069a8:	e002      	b.n	80069b0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 80069aa:	2301      	movs	r3, #1
 80069ac:	75fb      	strb	r3, [r7, #23]
      break;
 80069ae:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	2200      	movs	r2, #0
 80069b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80069b8:	7dfb      	ldrb	r3, [r7, #23]
}
 80069ba:	4618      	mov	r0, r3
 80069bc:	3718      	adds	r7, #24
 80069be:	46bd      	mov	sp, r7
 80069c0:	bd80      	pop	{r7, pc}
 80069c2:	bf00      	nop

080069c4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80069c4:	b480      	push	{r7}
 80069c6:	b083      	sub	sp, #12
 80069c8:	af00      	add	r7, sp, #0
 80069ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80069cc:	bf00      	nop
 80069ce:	370c      	adds	r7, #12
 80069d0:	46bd      	mov	sp, r7
 80069d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d6:	4770      	bx	lr

080069d8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80069d8:	b480      	push	{r7}
 80069da:	b083      	sub	sp, #12
 80069dc:	af00      	add	r7, sp, #0
 80069de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80069e0:	bf00      	nop
 80069e2:	370c      	adds	r7, #12
 80069e4:	46bd      	mov	sp, r7
 80069e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ea:	4770      	bx	lr

080069ec <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80069ec:	b480      	push	{r7}
 80069ee:	b083      	sub	sp, #12
 80069f0:	af00      	add	r7, sp, #0
 80069f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80069f4:	bf00      	nop
 80069f6:	370c      	adds	r7, #12
 80069f8:	46bd      	mov	sp, r7
 80069fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069fe:	4770      	bx	lr

08006a00 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006a00:	b480      	push	{r7}
 8006a02:	b083      	sub	sp, #12
 8006a04:	af00      	add	r7, sp, #0
 8006a06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006a08:	bf00      	nop
 8006a0a:	370c      	adds	r7, #12
 8006a0c:	46bd      	mov	sp, r7
 8006a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a12:	4770      	bx	lr

08006a14 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006a14:	b480      	push	{r7}
 8006a16:	b085      	sub	sp, #20
 8006a18:	af00      	add	r7, sp, #0
 8006a1a:	6078      	str	r0, [r7, #4]
 8006a1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	4a3c      	ldr	r2, [pc, #240]	; (8006b18 <TIM_Base_SetConfig+0x104>)
 8006a28:	4293      	cmp	r3, r2
 8006a2a:	d00f      	beq.n	8006a4c <TIM_Base_SetConfig+0x38>
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006a32:	d00b      	beq.n	8006a4c <TIM_Base_SetConfig+0x38>
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	4a39      	ldr	r2, [pc, #228]	; (8006b1c <TIM_Base_SetConfig+0x108>)
 8006a38:	4293      	cmp	r3, r2
 8006a3a:	d007      	beq.n	8006a4c <TIM_Base_SetConfig+0x38>
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	4a38      	ldr	r2, [pc, #224]	; (8006b20 <TIM_Base_SetConfig+0x10c>)
 8006a40:	4293      	cmp	r3, r2
 8006a42:	d003      	beq.n	8006a4c <TIM_Base_SetConfig+0x38>
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	4a37      	ldr	r2, [pc, #220]	; (8006b24 <TIM_Base_SetConfig+0x110>)
 8006a48:	4293      	cmp	r3, r2
 8006a4a:	d108      	bne.n	8006a5e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a52:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006a54:	683b      	ldr	r3, [r7, #0]
 8006a56:	685b      	ldr	r3, [r3, #4]
 8006a58:	68fa      	ldr	r2, [r7, #12]
 8006a5a:	4313      	orrs	r3, r2
 8006a5c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	4a2d      	ldr	r2, [pc, #180]	; (8006b18 <TIM_Base_SetConfig+0x104>)
 8006a62:	4293      	cmp	r3, r2
 8006a64:	d01b      	beq.n	8006a9e <TIM_Base_SetConfig+0x8a>
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006a6c:	d017      	beq.n	8006a9e <TIM_Base_SetConfig+0x8a>
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	4a2a      	ldr	r2, [pc, #168]	; (8006b1c <TIM_Base_SetConfig+0x108>)
 8006a72:	4293      	cmp	r3, r2
 8006a74:	d013      	beq.n	8006a9e <TIM_Base_SetConfig+0x8a>
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	4a29      	ldr	r2, [pc, #164]	; (8006b20 <TIM_Base_SetConfig+0x10c>)
 8006a7a:	4293      	cmp	r3, r2
 8006a7c:	d00f      	beq.n	8006a9e <TIM_Base_SetConfig+0x8a>
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	4a28      	ldr	r2, [pc, #160]	; (8006b24 <TIM_Base_SetConfig+0x110>)
 8006a82:	4293      	cmp	r3, r2
 8006a84:	d00b      	beq.n	8006a9e <TIM_Base_SetConfig+0x8a>
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	4a27      	ldr	r2, [pc, #156]	; (8006b28 <TIM_Base_SetConfig+0x114>)
 8006a8a:	4293      	cmp	r3, r2
 8006a8c:	d007      	beq.n	8006a9e <TIM_Base_SetConfig+0x8a>
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	4a26      	ldr	r2, [pc, #152]	; (8006b2c <TIM_Base_SetConfig+0x118>)
 8006a92:	4293      	cmp	r3, r2
 8006a94:	d003      	beq.n	8006a9e <TIM_Base_SetConfig+0x8a>
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	4a25      	ldr	r2, [pc, #148]	; (8006b30 <TIM_Base_SetConfig+0x11c>)
 8006a9a:	4293      	cmp	r3, r2
 8006a9c:	d108      	bne.n	8006ab0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006aa4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006aa6:	683b      	ldr	r3, [r7, #0]
 8006aa8:	68db      	ldr	r3, [r3, #12]
 8006aaa:	68fa      	ldr	r2, [r7, #12]
 8006aac:	4313      	orrs	r3, r2
 8006aae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006ab6:	683b      	ldr	r3, [r7, #0]
 8006ab8:	695b      	ldr	r3, [r3, #20]
 8006aba:	4313      	orrs	r3, r2
 8006abc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	68fa      	ldr	r2, [r7, #12]
 8006ac2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006ac4:	683b      	ldr	r3, [r7, #0]
 8006ac6:	689a      	ldr	r2, [r3, #8]
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006acc:	683b      	ldr	r3, [r7, #0]
 8006ace:	681a      	ldr	r2, [r3, #0]
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	4a10      	ldr	r2, [pc, #64]	; (8006b18 <TIM_Base_SetConfig+0x104>)
 8006ad8:	4293      	cmp	r3, r2
 8006ada:	d00f      	beq.n	8006afc <TIM_Base_SetConfig+0xe8>
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	4a11      	ldr	r2, [pc, #68]	; (8006b24 <TIM_Base_SetConfig+0x110>)
 8006ae0:	4293      	cmp	r3, r2
 8006ae2:	d00b      	beq.n	8006afc <TIM_Base_SetConfig+0xe8>
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	4a10      	ldr	r2, [pc, #64]	; (8006b28 <TIM_Base_SetConfig+0x114>)
 8006ae8:	4293      	cmp	r3, r2
 8006aea:	d007      	beq.n	8006afc <TIM_Base_SetConfig+0xe8>
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	4a0f      	ldr	r2, [pc, #60]	; (8006b2c <TIM_Base_SetConfig+0x118>)
 8006af0:	4293      	cmp	r3, r2
 8006af2:	d003      	beq.n	8006afc <TIM_Base_SetConfig+0xe8>
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	4a0e      	ldr	r2, [pc, #56]	; (8006b30 <TIM_Base_SetConfig+0x11c>)
 8006af8:	4293      	cmp	r3, r2
 8006afa:	d103      	bne.n	8006b04 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006afc:	683b      	ldr	r3, [r7, #0]
 8006afe:	691a      	ldr	r2, [r3, #16]
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	2201      	movs	r2, #1
 8006b08:	615a      	str	r2, [r3, #20]
}
 8006b0a:	bf00      	nop
 8006b0c:	3714      	adds	r7, #20
 8006b0e:	46bd      	mov	sp, r7
 8006b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b14:	4770      	bx	lr
 8006b16:	bf00      	nop
 8006b18:	40012c00 	.word	0x40012c00
 8006b1c:	40000400 	.word	0x40000400
 8006b20:	40000800 	.word	0x40000800
 8006b24:	40013400 	.word	0x40013400
 8006b28:	40014000 	.word	0x40014000
 8006b2c:	40014400 	.word	0x40014400
 8006b30:	40014800 	.word	0x40014800

08006b34 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006b34:	b480      	push	{r7}
 8006b36:	b087      	sub	sp, #28
 8006b38:	af00      	add	r7, sp, #0
 8006b3a:	6078      	str	r0, [r7, #4]
 8006b3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	6a1b      	ldr	r3, [r3, #32]
 8006b42:	f023 0201 	bic.w	r2, r3, #1
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	6a1b      	ldr	r3, [r3, #32]
 8006b4e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	685b      	ldr	r3, [r3, #4]
 8006b54:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	699b      	ldr	r3, [r3, #24]
 8006b5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006b62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	f023 0303 	bic.w	r3, r3, #3
 8006b6e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006b70:	683b      	ldr	r3, [r7, #0]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	68fa      	ldr	r2, [r7, #12]
 8006b76:	4313      	orrs	r3, r2
 8006b78:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006b7a:	697b      	ldr	r3, [r7, #20]
 8006b7c:	f023 0302 	bic.w	r3, r3, #2
 8006b80:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006b82:	683b      	ldr	r3, [r7, #0]
 8006b84:	689b      	ldr	r3, [r3, #8]
 8006b86:	697a      	ldr	r2, [r7, #20]
 8006b88:	4313      	orrs	r3, r2
 8006b8a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	4a2c      	ldr	r2, [pc, #176]	; (8006c40 <TIM_OC1_SetConfig+0x10c>)
 8006b90:	4293      	cmp	r3, r2
 8006b92:	d00f      	beq.n	8006bb4 <TIM_OC1_SetConfig+0x80>
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	4a2b      	ldr	r2, [pc, #172]	; (8006c44 <TIM_OC1_SetConfig+0x110>)
 8006b98:	4293      	cmp	r3, r2
 8006b9a:	d00b      	beq.n	8006bb4 <TIM_OC1_SetConfig+0x80>
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	4a2a      	ldr	r2, [pc, #168]	; (8006c48 <TIM_OC1_SetConfig+0x114>)
 8006ba0:	4293      	cmp	r3, r2
 8006ba2:	d007      	beq.n	8006bb4 <TIM_OC1_SetConfig+0x80>
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	4a29      	ldr	r2, [pc, #164]	; (8006c4c <TIM_OC1_SetConfig+0x118>)
 8006ba8:	4293      	cmp	r3, r2
 8006baa:	d003      	beq.n	8006bb4 <TIM_OC1_SetConfig+0x80>
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	4a28      	ldr	r2, [pc, #160]	; (8006c50 <TIM_OC1_SetConfig+0x11c>)
 8006bb0:	4293      	cmp	r3, r2
 8006bb2:	d10c      	bne.n	8006bce <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006bb4:	697b      	ldr	r3, [r7, #20]
 8006bb6:	f023 0308 	bic.w	r3, r3, #8
 8006bba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006bbc:	683b      	ldr	r3, [r7, #0]
 8006bbe:	68db      	ldr	r3, [r3, #12]
 8006bc0:	697a      	ldr	r2, [r7, #20]
 8006bc2:	4313      	orrs	r3, r2
 8006bc4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006bc6:	697b      	ldr	r3, [r7, #20]
 8006bc8:	f023 0304 	bic.w	r3, r3, #4
 8006bcc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	4a1b      	ldr	r2, [pc, #108]	; (8006c40 <TIM_OC1_SetConfig+0x10c>)
 8006bd2:	4293      	cmp	r3, r2
 8006bd4:	d00f      	beq.n	8006bf6 <TIM_OC1_SetConfig+0xc2>
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	4a1a      	ldr	r2, [pc, #104]	; (8006c44 <TIM_OC1_SetConfig+0x110>)
 8006bda:	4293      	cmp	r3, r2
 8006bdc:	d00b      	beq.n	8006bf6 <TIM_OC1_SetConfig+0xc2>
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	4a19      	ldr	r2, [pc, #100]	; (8006c48 <TIM_OC1_SetConfig+0x114>)
 8006be2:	4293      	cmp	r3, r2
 8006be4:	d007      	beq.n	8006bf6 <TIM_OC1_SetConfig+0xc2>
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	4a18      	ldr	r2, [pc, #96]	; (8006c4c <TIM_OC1_SetConfig+0x118>)
 8006bea:	4293      	cmp	r3, r2
 8006bec:	d003      	beq.n	8006bf6 <TIM_OC1_SetConfig+0xc2>
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	4a17      	ldr	r2, [pc, #92]	; (8006c50 <TIM_OC1_SetConfig+0x11c>)
 8006bf2:	4293      	cmp	r3, r2
 8006bf4:	d111      	bne.n	8006c1a <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006bf6:	693b      	ldr	r3, [r7, #16]
 8006bf8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006bfc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006bfe:	693b      	ldr	r3, [r7, #16]
 8006c00:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006c04:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006c06:	683b      	ldr	r3, [r7, #0]
 8006c08:	695b      	ldr	r3, [r3, #20]
 8006c0a:	693a      	ldr	r2, [r7, #16]
 8006c0c:	4313      	orrs	r3, r2
 8006c0e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006c10:	683b      	ldr	r3, [r7, #0]
 8006c12:	699b      	ldr	r3, [r3, #24]
 8006c14:	693a      	ldr	r2, [r7, #16]
 8006c16:	4313      	orrs	r3, r2
 8006c18:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	693a      	ldr	r2, [r7, #16]
 8006c1e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	68fa      	ldr	r2, [r7, #12]
 8006c24:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006c26:	683b      	ldr	r3, [r7, #0]
 8006c28:	685a      	ldr	r2, [r3, #4]
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	697a      	ldr	r2, [r7, #20]
 8006c32:	621a      	str	r2, [r3, #32]
}
 8006c34:	bf00      	nop
 8006c36:	371c      	adds	r7, #28
 8006c38:	46bd      	mov	sp, r7
 8006c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c3e:	4770      	bx	lr
 8006c40:	40012c00 	.word	0x40012c00
 8006c44:	40013400 	.word	0x40013400
 8006c48:	40014000 	.word	0x40014000
 8006c4c:	40014400 	.word	0x40014400
 8006c50:	40014800 	.word	0x40014800

08006c54 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006c54:	b480      	push	{r7}
 8006c56:	b087      	sub	sp, #28
 8006c58:	af00      	add	r7, sp, #0
 8006c5a:	6078      	str	r0, [r7, #4]
 8006c5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	6a1b      	ldr	r3, [r3, #32]
 8006c62:	f023 0210 	bic.w	r2, r3, #16
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	6a1b      	ldr	r3, [r3, #32]
 8006c6e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	685b      	ldr	r3, [r3, #4]
 8006c74:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	699b      	ldr	r3, [r3, #24]
 8006c7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006c82:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006c86:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006c8e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006c90:	683b      	ldr	r3, [r7, #0]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	021b      	lsls	r3, r3, #8
 8006c96:	68fa      	ldr	r2, [r7, #12]
 8006c98:	4313      	orrs	r3, r2
 8006c9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006c9c:	697b      	ldr	r3, [r7, #20]
 8006c9e:	f023 0320 	bic.w	r3, r3, #32
 8006ca2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006ca4:	683b      	ldr	r3, [r7, #0]
 8006ca6:	689b      	ldr	r3, [r3, #8]
 8006ca8:	011b      	lsls	r3, r3, #4
 8006caa:	697a      	ldr	r2, [r7, #20]
 8006cac:	4313      	orrs	r3, r2
 8006cae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	4a28      	ldr	r2, [pc, #160]	; (8006d54 <TIM_OC2_SetConfig+0x100>)
 8006cb4:	4293      	cmp	r3, r2
 8006cb6:	d003      	beq.n	8006cc0 <TIM_OC2_SetConfig+0x6c>
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	4a27      	ldr	r2, [pc, #156]	; (8006d58 <TIM_OC2_SetConfig+0x104>)
 8006cbc:	4293      	cmp	r3, r2
 8006cbe:	d10d      	bne.n	8006cdc <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006cc0:	697b      	ldr	r3, [r7, #20]
 8006cc2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006cc6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006cc8:	683b      	ldr	r3, [r7, #0]
 8006cca:	68db      	ldr	r3, [r3, #12]
 8006ccc:	011b      	lsls	r3, r3, #4
 8006cce:	697a      	ldr	r2, [r7, #20]
 8006cd0:	4313      	orrs	r3, r2
 8006cd2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006cd4:	697b      	ldr	r3, [r7, #20]
 8006cd6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006cda:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	4a1d      	ldr	r2, [pc, #116]	; (8006d54 <TIM_OC2_SetConfig+0x100>)
 8006ce0:	4293      	cmp	r3, r2
 8006ce2:	d00f      	beq.n	8006d04 <TIM_OC2_SetConfig+0xb0>
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	4a1c      	ldr	r2, [pc, #112]	; (8006d58 <TIM_OC2_SetConfig+0x104>)
 8006ce8:	4293      	cmp	r3, r2
 8006cea:	d00b      	beq.n	8006d04 <TIM_OC2_SetConfig+0xb0>
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	4a1b      	ldr	r2, [pc, #108]	; (8006d5c <TIM_OC2_SetConfig+0x108>)
 8006cf0:	4293      	cmp	r3, r2
 8006cf2:	d007      	beq.n	8006d04 <TIM_OC2_SetConfig+0xb0>
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	4a1a      	ldr	r2, [pc, #104]	; (8006d60 <TIM_OC2_SetConfig+0x10c>)
 8006cf8:	4293      	cmp	r3, r2
 8006cfa:	d003      	beq.n	8006d04 <TIM_OC2_SetConfig+0xb0>
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	4a19      	ldr	r2, [pc, #100]	; (8006d64 <TIM_OC2_SetConfig+0x110>)
 8006d00:	4293      	cmp	r3, r2
 8006d02:	d113      	bne.n	8006d2c <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006d04:	693b      	ldr	r3, [r7, #16]
 8006d06:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006d0a:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006d0c:	693b      	ldr	r3, [r7, #16]
 8006d0e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006d12:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006d14:	683b      	ldr	r3, [r7, #0]
 8006d16:	695b      	ldr	r3, [r3, #20]
 8006d18:	009b      	lsls	r3, r3, #2
 8006d1a:	693a      	ldr	r2, [r7, #16]
 8006d1c:	4313      	orrs	r3, r2
 8006d1e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006d20:	683b      	ldr	r3, [r7, #0]
 8006d22:	699b      	ldr	r3, [r3, #24]
 8006d24:	009b      	lsls	r3, r3, #2
 8006d26:	693a      	ldr	r2, [r7, #16]
 8006d28:	4313      	orrs	r3, r2
 8006d2a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	693a      	ldr	r2, [r7, #16]
 8006d30:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	68fa      	ldr	r2, [r7, #12]
 8006d36:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006d38:	683b      	ldr	r3, [r7, #0]
 8006d3a:	685a      	ldr	r2, [r3, #4]
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	697a      	ldr	r2, [r7, #20]
 8006d44:	621a      	str	r2, [r3, #32]
}
 8006d46:	bf00      	nop
 8006d48:	371c      	adds	r7, #28
 8006d4a:	46bd      	mov	sp, r7
 8006d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d50:	4770      	bx	lr
 8006d52:	bf00      	nop
 8006d54:	40012c00 	.word	0x40012c00
 8006d58:	40013400 	.word	0x40013400
 8006d5c:	40014000 	.word	0x40014000
 8006d60:	40014400 	.word	0x40014400
 8006d64:	40014800 	.word	0x40014800

08006d68 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006d68:	b480      	push	{r7}
 8006d6a:	b087      	sub	sp, #28
 8006d6c:	af00      	add	r7, sp, #0
 8006d6e:	6078      	str	r0, [r7, #4]
 8006d70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	6a1b      	ldr	r3, [r3, #32]
 8006d76:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	6a1b      	ldr	r3, [r3, #32]
 8006d82:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	685b      	ldr	r3, [r3, #4]
 8006d88:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	69db      	ldr	r3, [r3, #28]
 8006d8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006d96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	f023 0303 	bic.w	r3, r3, #3
 8006da2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006da4:	683b      	ldr	r3, [r7, #0]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	68fa      	ldr	r2, [r7, #12]
 8006daa:	4313      	orrs	r3, r2
 8006dac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006dae:	697b      	ldr	r3, [r7, #20]
 8006db0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006db4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006db6:	683b      	ldr	r3, [r7, #0]
 8006db8:	689b      	ldr	r3, [r3, #8]
 8006dba:	021b      	lsls	r3, r3, #8
 8006dbc:	697a      	ldr	r2, [r7, #20]
 8006dbe:	4313      	orrs	r3, r2
 8006dc0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	4a27      	ldr	r2, [pc, #156]	; (8006e64 <TIM_OC3_SetConfig+0xfc>)
 8006dc6:	4293      	cmp	r3, r2
 8006dc8:	d003      	beq.n	8006dd2 <TIM_OC3_SetConfig+0x6a>
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	4a26      	ldr	r2, [pc, #152]	; (8006e68 <TIM_OC3_SetConfig+0x100>)
 8006dce:	4293      	cmp	r3, r2
 8006dd0:	d10d      	bne.n	8006dee <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006dd2:	697b      	ldr	r3, [r7, #20]
 8006dd4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006dd8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006dda:	683b      	ldr	r3, [r7, #0]
 8006ddc:	68db      	ldr	r3, [r3, #12]
 8006dde:	021b      	lsls	r3, r3, #8
 8006de0:	697a      	ldr	r2, [r7, #20]
 8006de2:	4313      	orrs	r3, r2
 8006de4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006de6:	697b      	ldr	r3, [r7, #20]
 8006de8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006dec:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	4a1c      	ldr	r2, [pc, #112]	; (8006e64 <TIM_OC3_SetConfig+0xfc>)
 8006df2:	4293      	cmp	r3, r2
 8006df4:	d00f      	beq.n	8006e16 <TIM_OC3_SetConfig+0xae>
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	4a1b      	ldr	r2, [pc, #108]	; (8006e68 <TIM_OC3_SetConfig+0x100>)
 8006dfa:	4293      	cmp	r3, r2
 8006dfc:	d00b      	beq.n	8006e16 <TIM_OC3_SetConfig+0xae>
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	4a1a      	ldr	r2, [pc, #104]	; (8006e6c <TIM_OC3_SetConfig+0x104>)
 8006e02:	4293      	cmp	r3, r2
 8006e04:	d007      	beq.n	8006e16 <TIM_OC3_SetConfig+0xae>
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	4a19      	ldr	r2, [pc, #100]	; (8006e70 <TIM_OC3_SetConfig+0x108>)
 8006e0a:	4293      	cmp	r3, r2
 8006e0c:	d003      	beq.n	8006e16 <TIM_OC3_SetConfig+0xae>
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	4a18      	ldr	r2, [pc, #96]	; (8006e74 <TIM_OC3_SetConfig+0x10c>)
 8006e12:	4293      	cmp	r3, r2
 8006e14:	d113      	bne.n	8006e3e <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006e16:	693b      	ldr	r3, [r7, #16]
 8006e18:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006e1c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006e1e:	693b      	ldr	r3, [r7, #16]
 8006e20:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006e24:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006e26:	683b      	ldr	r3, [r7, #0]
 8006e28:	695b      	ldr	r3, [r3, #20]
 8006e2a:	011b      	lsls	r3, r3, #4
 8006e2c:	693a      	ldr	r2, [r7, #16]
 8006e2e:	4313      	orrs	r3, r2
 8006e30:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006e32:	683b      	ldr	r3, [r7, #0]
 8006e34:	699b      	ldr	r3, [r3, #24]
 8006e36:	011b      	lsls	r3, r3, #4
 8006e38:	693a      	ldr	r2, [r7, #16]
 8006e3a:	4313      	orrs	r3, r2
 8006e3c:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	693a      	ldr	r2, [r7, #16]
 8006e42:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	68fa      	ldr	r2, [r7, #12]
 8006e48:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006e4a:	683b      	ldr	r3, [r7, #0]
 8006e4c:	685a      	ldr	r2, [r3, #4]
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	697a      	ldr	r2, [r7, #20]
 8006e56:	621a      	str	r2, [r3, #32]
}
 8006e58:	bf00      	nop
 8006e5a:	371c      	adds	r7, #28
 8006e5c:	46bd      	mov	sp, r7
 8006e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e62:	4770      	bx	lr
 8006e64:	40012c00 	.word	0x40012c00
 8006e68:	40013400 	.word	0x40013400
 8006e6c:	40014000 	.word	0x40014000
 8006e70:	40014400 	.word	0x40014400
 8006e74:	40014800 	.word	0x40014800

08006e78 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006e78:	b480      	push	{r7}
 8006e7a:	b087      	sub	sp, #28
 8006e7c:	af00      	add	r7, sp, #0
 8006e7e:	6078      	str	r0, [r7, #4]
 8006e80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	6a1b      	ldr	r3, [r3, #32]
 8006e86:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	6a1b      	ldr	r3, [r3, #32]
 8006e92:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	685b      	ldr	r3, [r3, #4]
 8006e98:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	69db      	ldr	r3, [r3, #28]
 8006e9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006ea6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006eaa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006eb2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006eb4:	683b      	ldr	r3, [r7, #0]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	021b      	lsls	r3, r3, #8
 8006eba:	68fa      	ldr	r2, [r7, #12]
 8006ebc:	4313      	orrs	r3, r2
 8006ebe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006ec0:	693b      	ldr	r3, [r7, #16]
 8006ec2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006ec6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006ec8:	683b      	ldr	r3, [r7, #0]
 8006eca:	689b      	ldr	r3, [r3, #8]
 8006ecc:	031b      	lsls	r3, r3, #12
 8006ece:	693a      	ldr	r2, [r7, #16]
 8006ed0:	4313      	orrs	r3, r2
 8006ed2:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	4a18      	ldr	r2, [pc, #96]	; (8006f38 <TIM_OC4_SetConfig+0xc0>)
 8006ed8:	4293      	cmp	r3, r2
 8006eda:	d00f      	beq.n	8006efc <TIM_OC4_SetConfig+0x84>
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	4a17      	ldr	r2, [pc, #92]	; (8006f3c <TIM_OC4_SetConfig+0xc4>)
 8006ee0:	4293      	cmp	r3, r2
 8006ee2:	d00b      	beq.n	8006efc <TIM_OC4_SetConfig+0x84>
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	4a16      	ldr	r2, [pc, #88]	; (8006f40 <TIM_OC4_SetConfig+0xc8>)
 8006ee8:	4293      	cmp	r3, r2
 8006eea:	d007      	beq.n	8006efc <TIM_OC4_SetConfig+0x84>
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	4a15      	ldr	r2, [pc, #84]	; (8006f44 <TIM_OC4_SetConfig+0xcc>)
 8006ef0:	4293      	cmp	r3, r2
 8006ef2:	d003      	beq.n	8006efc <TIM_OC4_SetConfig+0x84>
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	4a14      	ldr	r2, [pc, #80]	; (8006f48 <TIM_OC4_SetConfig+0xd0>)
 8006ef8:	4293      	cmp	r3, r2
 8006efa:	d109      	bne.n	8006f10 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006efc:	697b      	ldr	r3, [r7, #20]
 8006efe:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006f02:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006f04:	683b      	ldr	r3, [r7, #0]
 8006f06:	695b      	ldr	r3, [r3, #20]
 8006f08:	019b      	lsls	r3, r3, #6
 8006f0a:	697a      	ldr	r2, [r7, #20]
 8006f0c:	4313      	orrs	r3, r2
 8006f0e:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	697a      	ldr	r2, [r7, #20]
 8006f14:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	68fa      	ldr	r2, [r7, #12]
 8006f1a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006f1c:	683b      	ldr	r3, [r7, #0]
 8006f1e:	685a      	ldr	r2, [r3, #4]
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	693a      	ldr	r2, [r7, #16]
 8006f28:	621a      	str	r2, [r3, #32]
}
 8006f2a:	bf00      	nop
 8006f2c:	371c      	adds	r7, #28
 8006f2e:	46bd      	mov	sp, r7
 8006f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f34:	4770      	bx	lr
 8006f36:	bf00      	nop
 8006f38:	40012c00 	.word	0x40012c00
 8006f3c:	40013400 	.word	0x40013400
 8006f40:	40014000 	.word	0x40014000
 8006f44:	40014400 	.word	0x40014400
 8006f48:	40014800 	.word	0x40014800

08006f4c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006f4c:	b480      	push	{r7}
 8006f4e:	b087      	sub	sp, #28
 8006f50:	af00      	add	r7, sp, #0
 8006f52:	6078      	str	r0, [r7, #4]
 8006f54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	6a1b      	ldr	r3, [r3, #32]
 8006f5a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	6a1b      	ldr	r3, [r3, #32]
 8006f66:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	685b      	ldr	r3, [r3, #4]
 8006f6c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006f7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f7e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006f80:	683b      	ldr	r3, [r7, #0]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	68fa      	ldr	r2, [r7, #12]
 8006f86:	4313      	orrs	r3, r2
 8006f88:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006f8a:	693b      	ldr	r3, [r7, #16]
 8006f8c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8006f90:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006f92:	683b      	ldr	r3, [r7, #0]
 8006f94:	689b      	ldr	r3, [r3, #8]
 8006f96:	041b      	lsls	r3, r3, #16
 8006f98:	693a      	ldr	r2, [r7, #16]
 8006f9a:	4313      	orrs	r3, r2
 8006f9c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	4a17      	ldr	r2, [pc, #92]	; (8007000 <TIM_OC5_SetConfig+0xb4>)
 8006fa2:	4293      	cmp	r3, r2
 8006fa4:	d00f      	beq.n	8006fc6 <TIM_OC5_SetConfig+0x7a>
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	4a16      	ldr	r2, [pc, #88]	; (8007004 <TIM_OC5_SetConfig+0xb8>)
 8006faa:	4293      	cmp	r3, r2
 8006fac:	d00b      	beq.n	8006fc6 <TIM_OC5_SetConfig+0x7a>
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	4a15      	ldr	r2, [pc, #84]	; (8007008 <TIM_OC5_SetConfig+0xbc>)
 8006fb2:	4293      	cmp	r3, r2
 8006fb4:	d007      	beq.n	8006fc6 <TIM_OC5_SetConfig+0x7a>
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	4a14      	ldr	r2, [pc, #80]	; (800700c <TIM_OC5_SetConfig+0xc0>)
 8006fba:	4293      	cmp	r3, r2
 8006fbc:	d003      	beq.n	8006fc6 <TIM_OC5_SetConfig+0x7a>
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	4a13      	ldr	r2, [pc, #76]	; (8007010 <TIM_OC5_SetConfig+0xc4>)
 8006fc2:	4293      	cmp	r3, r2
 8006fc4:	d109      	bne.n	8006fda <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006fc6:	697b      	ldr	r3, [r7, #20]
 8006fc8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006fcc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006fce:	683b      	ldr	r3, [r7, #0]
 8006fd0:	695b      	ldr	r3, [r3, #20]
 8006fd2:	021b      	lsls	r3, r3, #8
 8006fd4:	697a      	ldr	r2, [r7, #20]
 8006fd6:	4313      	orrs	r3, r2
 8006fd8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	697a      	ldr	r2, [r7, #20]
 8006fde:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	68fa      	ldr	r2, [r7, #12]
 8006fe4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006fe6:	683b      	ldr	r3, [r7, #0]
 8006fe8:	685a      	ldr	r2, [r3, #4]
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	693a      	ldr	r2, [r7, #16]
 8006ff2:	621a      	str	r2, [r3, #32]
}
 8006ff4:	bf00      	nop
 8006ff6:	371c      	adds	r7, #28
 8006ff8:	46bd      	mov	sp, r7
 8006ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ffe:	4770      	bx	lr
 8007000:	40012c00 	.word	0x40012c00
 8007004:	40013400 	.word	0x40013400
 8007008:	40014000 	.word	0x40014000
 800700c:	40014400 	.word	0x40014400
 8007010:	40014800 	.word	0x40014800

08007014 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007014:	b480      	push	{r7}
 8007016:	b087      	sub	sp, #28
 8007018:	af00      	add	r7, sp, #0
 800701a:	6078      	str	r0, [r7, #4]
 800701c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	6a1b      	ldr	r3, [r3, #32]
 8007022:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	6a1b      	ldr	r3, [r3, #32]
 800702e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	685b      	ldr	r3, [r3, #4]
 8007034:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800703a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007042:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007046:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007048:	683b      	ldr	r3, [r7, #0]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	021b      	lsls	r3, r3, #8
 800704e:	68fa      	ldr	r2, [r7, #12]
 8007050:	4313      	orrs	r3, r2
 8007052:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007054:	693b      	ldr	r3, [r7, #16]
 8007056:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800705a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800705c:	683b      	ldr	r3, [r7, #0]
 800705e:	689b      	ldr	r3, [r3, #8]
 8007060:	051b      	lsls	r3, r3, #20
 8007062:	693a      	ldr	r2, [r7, #16]
 8007064:	4313      	orrs	r3, r2
 8007066:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	4a18      	ldr	r2, [pc, #96]	; (80070cc <TIM_OC6_SetConfig+0xb8>)
 800706c:	4293      	cmp	r3, r2
 800706e:	d00f      	beq.n	8007090 <TIM_OC6_SetConfig+0x7c>
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	4a17      	ldr	r2, [pc, #92]	; (80070d0 <TIM_OC6_SetConfig+0xbc>)
 8007074:	4293      	cmp	r3, r2
 8007076:	d00b      	beq.n	8007090 <TIM_OC6_SetConfig+0x7c>
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	4a16      	ldr	r2, [pc, #88]	; (80070d4 <TIM_OC6_SetConfig+0xc0>)
 800707c:	4293      	cmp	r3, r2
 800707e:	d007      	beq.n	8007090 <TIM_OC6_SetConfig+0x7c>
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	4a15      	ldr	r2, [pc, #84]	; (80070d8 <TIM_OC6_SetConfig+0xc4>)
 8007084:	4293      	cmp	r3, r2
 8007086:	d003      	beq.n	8007090 <TIM_OC6_SetConfig+0x7c>
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	4a14      	ldr	r2, [pc, #80]	; (80070dc <TIM_OC6_SetConfig+0xc8>)
 800708c:	4293      	cmp	r3, r2
 800708e:	d109      	bne.n	80070a4 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007090:	697b      	ldr	r3, [r7, #20]
 8007092:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007096:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007098:	683b      	ldr	r3, [r7, #0]
 800709a:	695b      	ldr	r3, [r3, #20]
 800709c:	029b      	lsls	r3, r3, #10
 800709e:	697a      	ldr	r2, [r7, #20]
 80070a0:	4313      	orrs	r3, r2
 80070a2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	697a      	ldr	r2, [r7, #20]
 80070a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	68fa      	ldr	r2, [r7, #12]
 80070ae:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80070b0:	683b      	ldr	r3, [r7, #0]
 80070b2:	685a      	ldr	r2, [r3, #4]
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	693a      	ldr	r2, [r7, #16]
 80070bc:	621a      	str	r2, [r3, #32]
}
 80070be:	bf00      	nop
 80070c0:	371c      	adds	r7, #28
 80070c2:	46bd      	mov	sp, r7
 80070c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070c8:	4770      	bx	lr
 80070ca:	bf00      	nop
 80070cc:	40012c00 	.word	0x40012c00
 80070d0:	40013400 	.word	0x40013400
 80070d4:	40014000 	.word	0x40014000
 80070d8:	40014400 	.word	0x40014400
 80070dc:	40014800 	.word	0x40014800

080070e0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80070e0:	b480      	push	{r7}
 80070e2:	b087      	sub	sp, #28
 80070e4:	af00      	add	r7, sp, #0
 80070e6:	60f8      	str	r0, [r7, #12]
 80070e8:	60b9      	str	r1, [r7, #8]
 80070ea:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80070ec:	68bb      	ldr	r3, [r7, #8]
 80070ee:	f003 031f 	and.w	r3, r3, #31
 80070f2:	2201      	movs	r2, #1
 80070f4:	fa02 f303 	lsl.w	r3, r2, r3
 80070f8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	6a1a      	ldr	r2, [r3, #32]
 80070fe:	697b      	ldr	r3, [r7, #20]
 8007100:	43db      	mvns	r3, r3
 8007102:	401a      	ands	r2, r3
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	6a1a      	ldr	r2, [r3, #32]
 800710c:	68bb      	ldr	r3, [r7, #8]
 800710e:	f003 031f 	and.w	r3, r3, #31
 8007112:	6879      	ldr	r1, [r7, #4]
 8007114:	fa01 f303 	lsl.w	r3, r1, r3
 8007118:	431a      	orrs	r2, r3
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	621a      	str	r2, [r3, #32]
}
 800711e:	bf00      	nop
 8007120:	371c      	adds	r7, #28
 8007122:	46bd      	mov	sp, r7
 8007124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007128:	4770      	bx	lr
	...

0800712c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800712c:	b480      	push	{r7}
 800712e:	b085      	sub	sp, #20
 8007130:	af00      	add	r7, sp, #0
 8007132:	6078      	str	r0, [r7, #4]
 8007134:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800713c:	2b01      	cmp	r3, #1
 800713e:	d101      	bne.n	8007144 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007140:	2302      	movs	r3, #2
 8007142:	e063      	b.n	800720c <HAL_TIMEx_MasterConfigSynchronization+0xe0>
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	2201      	movs	r2, #1
 8007148:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	2202      	movs	r2, #2
 8007150:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	685b      	ldr	r3, [r3, #4]
 800715a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	689b      	ldr	r3, [r3, #8]
 8007162:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	4a2b      	ldr	r2, [pc, #172]	; (8007218 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800716a:	4293      	cmp	r3, r2
 800716c:	d004      	beq.n	8007178 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	4a2a      	ldr	r2, [pc, #168]	; (800721c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007174:	4293      	cmp	r3, r2
 8007176:	d108      	bne.n	800718a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800717e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007180:	683b      	ldr	r3, [r7, #0]
 8007182:	685b      	ldr	r3, [r3, #4]
 8007184:	68fa      	ldr	r2, [r7, #12]
 8007186:	4313      	orrs	r3, r2
 8007188:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007190:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007192:	683b      	ldr	r3, [r7, #0]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	68fa      	ldr	r2, [r7, #12]
 8007198:	4313      	orrs	r3, r2
 800719a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	68fa      	ldr	r2, [r7, #12]
 80071a2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	4a1b      	ldr	r2, [pc, #108]	; (8007218 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80071aa:	4293      	cmp	r3, r2
 80071ac:	d018      	beq.n	80071e0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80071b6:	d013      	beq.n	80071e0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	4a18      	ldr	r2, [pc, #96]	; (8007220 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80071be:	4293      	cmp	r3, r2
 80071c0:	d00e      	beq.n	80071e0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	4a17      	ldr	r2, [pc, #92]	; (8007224 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80071c8:	4293      	cmp	r3, r2
 80071ca:	d009      	beq.n	80071e0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	4a12      	ldr	r2, [pc, #72]	; (800721c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80071d2:	4293      	cmp	r3, r2
 80071d4:	d004      	beq.n	80071e0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	4a13      	ldr	r2, [pc, #76]	; (8007228 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80071dc:	4293      	cmp	r3, r2
 80071de:	d10c      	bne.n	80071fa <HAL_TIMEx_MasterConfigSynchronization+0xce>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80071e0:	68bb      	ldr	r3, [r7, #8]
 80071e2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80071e6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80071e8:	683b      	ldr	r3, [r7, #0]
 80071ea:	689b      	ldr	r3, [r3, #8]
 80071ec:	68ba      	ldr	r2, [r7, #8]
 80071ee:	4313      	orrs	r3, r2
 80071f0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	68ba      	ldr	r2, [r7, #8]
 80071f8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	2201      	movs	r2, #1
 80071fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	2200      	movs	r2, #0
 8007206:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800720a:	2300      	movs	r3, #0
}
 800720c:	4618      	mov	r0, r3
 800720e:	3714      	adds	r7, #20
 8007210:	46bd      	mov	sp, r7
 8007212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007216:	4770      	bx	lr
 8007218:	40012c00 	.word	0x40012c00
 800721c:	40013400 	.word	0x40013400
 8007220:	40000400 	.word	0x40000400
 8007224:	40000800 	.word	0x40000800
 8007228:	40014000 	.word	0x40014000

0800722c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800722c:	b480      	push	{r7}
 800722e:	b083      	sub	sp, #12
 8007230:	af00      	add	r7, sp, #0
 8007232:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007234:	bf00      	nop
 8007236:	370c      	adds	r7, #12
 8007238:	46bd      	mov	sp, r7
 800723a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800723e:	4770      	bx	lr

08007240 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007240:	b480      	push	{r7}
 8007242:	b083      	sub	sp, #12
 8007244:	af00      	add	r7, sp, #0
 8007246:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007248:	bf00      	nop
 800724a:	370c      	adds	r7, #12
 800724c:	46bd      	mov	sp, r7
 800724e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007252:	4770      	bx	lr

08007254 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007254:	b480      	push	{r7}
 8007256:	b083      	sub	sp, #12
 8007258:	af00      	add	r7, sp, #0
 800725a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800725c:	bf00      	nop
 800725e:	370c      	adds	r7, #12
 8007260:	46bd      	mov	sp, r7
 8007262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007266:	4770      	bx	lr

08007268 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007268:	b580      	push	{r7, lr}
 800726a:	b082      	sub	sp, #8
 800726c:	af00      	add	r7, sp, #0
 800726e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	2b00      	cmp	r3, #0
 8007274:	d101      	bne.n	800727a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007276:	2301      	movs	r3, #1
 8007278:	e040      	b.n	80072fc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800727e:	2b00      	cmp	r3, #0
 8007280:	d106      	bne.n	8007290 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	2200      	movs	r2, #0
 8007286:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800728a:	6878      	ldr	r0, [r7, #4]
 800728c:	f7fa fe3c 	bl	8001f08 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	2224      	movs	r2, #36	; 0x24
 8007294:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	681a      	ldr	r2, [r3, #0]
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	f022 0201 	bic.w	r2, r2, #1
 80072a4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80072a6:	6878      	ldr	r0, [r7, #4]
 80072a8:	f000 fbfc 	bl	8007aa4 <UART_SetConfig>
 80072ac:	4603      	mov	r3, r0
 80072ae:	2b01      	cmp	r3, #1
 80072b0:	d101      	bne.n	80072b6 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80072b2:	2301      	movs	r3, #1
 80072b4:	e022      	b.n	80072fc <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d002      	beq.n	80072c4 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80072be:	6878      	ldr	r0, [r7, #4]
 80072c0:	f000 fdc4 	bl	8007e4c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	685a      	ldr	r2, [r3, #4]
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80072d2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	689a      	ldr	r2, [r3, #8]
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80072e2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	681a      	ldr	r2, [r3, #0]
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	f042 0201 	orr.w	r2, r2, #1
 80072f2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80072f4:	6878      	ldr	r0, [r7, #4]
 80072f6:	f000 fe4b 	bl	8007f90 <UART_CheckIdleState>
 80072fa:	4603      	mov	r3, r0
}
 80072fc:	4618      	mov	r0, r3
 80072fe:	3708      	adds	r7, #8
 8007300:	46bd      	mov	sp, r7
 8007302:	bd80      	pop	{r7, pc}

08007304 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007304:	b580      	push	{r7, lr}
 8007306:	b08a      	sub	sp, #40	; 0x28
 8007308:	af00      	add	r7, sp, #0
 800730a:	60f8      	str	r0, [r7, #12]
 800730c:	60b9      	str	r1, [r7, #8]
 800730e:	4613      	mov	r3, r2
 8007310:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007318:	2b20      	cmp	r3, #32
 800731a:	d132      	bne.n	8007382 <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 800731c:	68bb      	ldr	r3, [r7, #8]
 800731e:	2b00      	cmp	r3, #0
 8007320:	d002      	beq.n	8007328 <HAL_UART_Receive_IT+0x24>
 8007322:	88fb      	ldrh	r3, [r7, #6]
 8007324:	2b00      	cmp	r3, #0
 8007326:	d101      	bne.n	800732c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8007328:	2301      	movs	r3, #1
 800732a:	e02b      	b.n	8007384 <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	2200      	movs	r2, #0
 8007330:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	685b      	ldr	r3, [r3, #4]
 8007338:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800733c:	2b00      	cmp	r3, #0
 800733e:	d018      	beq.n	8007372 <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007346:	697b      	ldr	r3, [r7, #20]
 8007348:	e853 3f00 	ldrex	r3, [r3]
 800734c:	613b      	str	r3, [r7, #16]
   return(result);
 800734e:	693b      	ldr	r3, [r7, #16]
 8007350:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007354:	627b      	str	r3, [r7, #36]	; 0x24
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	461a      	mov	r2, r3
 800735c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800735e:	623b      	str	r3, [r7, #32]
 8007360:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007362:	69f9      	ldr	r1, [r7, #28]
 8007364:	6a3a      	ldr	r2, [r7, #32]
 8007366:	e841 2300 	strex	r3, r2, [r1]
 800736a:	61bb      	str	r3, [r7, #24]
   return(result);
 800736c:	69bb      	ldr	r3, [r7, #24]
 800736e:	2b00      	cmp	r3, #0
 8007370:	d1e6      	bne.n	8007340 <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007372:	88fb      	ldrh	r3, [r7, #6]
 8007374:	461a      	mov	r2, r3
 8007376:	68b9      	ldr	r1, [r7, #8]
 8007378:	68f8      	ldr	r0, [r7, #12]
 800737a:	f000 ff19 	bl	80081b0 <UART_Start_Receive_IT>
 800737e:	4603      	mov	r3, r0
 8007380:	e000      	b.n	8007384 <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 8007382:	2302      	movs	r3, #2
  }
}
 8007384:	4618      	mov	r0, r3
 8007386:	3728      	adds	r7, #40	; 0x28
 8007388:	46bd      	mov	sp, r7
 800738a:	bd80      	pop	{r7, pc}

0800738c <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800738c:	b580      	push	{r7, lr}
 800738e:	b08a      	sub	sp, #40	; 0x28
 8007390:	af00      	add	r7, sp, #0
 8007392:	60f8      	str	r0, [r7, #12]
 8007394:	60b9      	str	r1, [r7, #8]
 8007396:	4613      	mov	r3, r2
 8007398:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800739e:	2b20      	cmp	r3, #32
 80073a0:	d165      	bne.n	800746e <HAL_UART_Transmit_DMA+0xe2>
  {
    if ((pData == NULL) || (Size == 0U))
 80073a2:	68bb      	ldr	r3, [r7, #8]
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d002      	beq.n	80073ae <HAL_UART_Transmit_DMA+0x22>
 80073a8:	88fb      	ldrh	r3, [r7, #6]
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d101      	bne.n	80073b2 <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 80073ae:	2301      	movs	r3, #1
 80073b0:	e05e      	b.n	8007470 <HAL_UART_Transmit_DMA+0xe4>
    }

    huart->pTxBuffPtr  = pData;
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	68ba      	ldr	r2, [r7, #8]
 80073b6:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	88fa      	ldrh	r2, [r7, #6]
 80073bc:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	88fa      	ldrh	r2, [r7, #6]
 80073c4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	2200      	movs	r2, #0
 80073cc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	2221      	movs	r2, #33	; 0x21
 80073d4:	67da      	str	r2, [r3, #124]	; 0x7c

    if (huart->hdmatx != NULL)
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d027      	beq.n	800742e <HAL_UART_Transmit_DMA+0xa2>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80073e2:	4a25      	ldr	r2, [pc, #148]	; (8007478 <HAL_UART_Transmit_DMA+0xec>)
 80073e4:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80073ea:	4a24      	ldr	r2, [pc, #144]	; (800747c <HAL_UART_Transmit_DMA+0xf0>)
 80073ec:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80073f2:	4a23      	ldr	r2, [pc, #140]	; (8007480 <HAL_UART_Transmit_DMA+0xf4>)
 80073f4:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80073fa:	2200      	movs	r2, #0
 80073fc:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	6f18      	ldr	r0, [r3, #112]	; 0x70
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007406:	4619      	mov	r1, r3
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	3328      	adds	r3, #40	; 0x28
 800740e:	461a      	mov	r2, r3
 8007410:	88fb      	ldrh	r3, [r7, #6]
 8007412:	f7fc fed7 	bl	80041c4 <HAL_DMA_Start_IT>
 8007416:	4603      	mov	r3, r0
 8007418:	2b00      	cmp	r3, #0
 800741a:	d008      	beq.n	800742e <HAL_UART_Transmit_DMA+0xa2>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	2210      	movs	r2, #16
 8007420:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	2220      	movs	r2, #32
 8007428:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_ERROR;
 800742a:	2301      	movs	r3, #1
 800742c:	e020      	b.n	8007470 <HAL_UART_Transmit_DMA+0xe4>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	2240      	movs	r2, #64	; 0x40
 8007434:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	3308      	adds	r3, #8
 800743c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800743e:	697b      	ldr	r3, [r7, #20]
 8007440:	e853 3f00 	ldrex	r3, [r3]
 8007444:	613b      	str	r3, [r7, #16]
   return(result);
 8007446:	693b      	ldr	r3, [r7, #16]
 8007448:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800744c:	627b      	str	r3, [r7, #36]	; 0x24
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	3308      	adds	r3, #8
 8007454:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007456:	623a      	str	r2, [r7, #32]
 8007458:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800745a:	69f9      	ldr	r1, [r7, #28]
 800745c:	6a3a      	ldr	r2, [r7, #32]
 800745e:	e841 2300 	strex	r3, r2, [r1]
 8007462:	61bb      	str	r3, [r7, #24]
   return(result);
 8007464:	69bb      	ldr	r3, [r7, #24]
 8007466:	2b00      	cmp	r3, #0
 8007468:	d1e5      	bne.n	8007436 <HAL_UART_Transmit_DMA+0xaa>

    return HAL_OK;
 800746a:	2300      	movs	r3, #0
 800746c:	e000      	b.n	8007470 <HAL_UART_Transmit_DMA+0xe4>
  }
  else
  {
    return HAL_BUSY;
 800746e:	2302      	movs	r3, #2
  }
}
 8007470:	4618      	mov	r0, r3
 8007472:	3728      	adds	r7, #40	; 0x28
 8007474:	46bd      	mov	sp, r7
 8007476:	bd80      	pop	{r7, pc}
 8007478:	0800842d 	.word	0x0800842d
 800747c:	080084c1 	.word	0x080084c1
 8007480:	080084dd 	.word	0x080084dd

08007484 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007484:	b580      	push	{r7, lr}
 8007486:	b0ba      	sub	sp, #232	; 0xe8
 8007488:	af00      	add	r7, sp, #0
 800748a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	69db      	ldr	r3, [r3, #28]
 8007492:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	689b      	ldr	r3, [r3, #8]
 80074a6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80074aa:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80074ae:	f640 030f 	movw	r3, #2063	; 0x80f
 80074b2:	4013      	ands	r3, r2
 80074b4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80074b8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d115      	bne.n	80074ec <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80074c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80074c4:	f003 0320 	and.w	r3, r3, #32
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d00f      	beq.n	80074ec <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80074cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80074d0:	f003 0320 	and.w	r3, r3, #32
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d009      	beq.n	80074ec <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80074dc:	2b00      	cmp	r3, #0
 80074de:	f000 82ab 	beq.w	8007a38 <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80074e6:	6878      	ldr	r0, [r7, #4]
 80074e8:	4798      	blx	r3
      }
      return;
 80074ea:	e2a5      	b.n	8007a38 <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80074ec:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	f000 8117 	beq.w	8007724 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80074f6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80074fa:	f003 0301 	and.w	r3, r3, #1
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d106      	bne.n	8007510 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8007502:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8007506:	4b85      	ldr	r3, [pc, #532]	; (800771c <HAL_UART_IRQHandler+0x298>)
 8007508:	4013      	ands	r3, r2
 800750a:	2b00      	cmp	r3, #0
 800750c:	f000 810a 	beq.w	8007724 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007510:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007514:	f003 0301 	and.w	r3, r3, #1
 8007518:	2b00      	cmp	r3, #0
 800751a:	d011      	beq.n	8007540 <HAL_UART_IRQHandler+0xbc>
 800751c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007520:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007524:	2b00      	cmp	r3, #0
 8007526:	d00b      	beq.n	8007540 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	2201      	movs	r2, #1
 800752e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007536:	f043 0201 	orr.w	r2, r3, #1
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007540:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007544:	f003 0302 	and.w	r3, r3, #2
 8007548:	2b00      	cmp	r3, #0
 800754a:	d011      	beq.n	8007570 <HAL_UART_IRQHandler+0xec>
 800754c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007550:	f003 0301 	and.w	r3, r3, #1
 8007554:	2b00      	cmp	r3, #0
 8007556:	d00b      	beq.n	8007570 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	2202      	movs	r2, #2
 800755e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007566:	f043 0204 	orr.w	r2, r3, #4
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007570:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007574:	f003 0304 	and.w	r3, r3, #4
 8007578:	2b00      	cmp	r3, #0
 800757a:	d011      	beq.n	80075a0 <HAL_UART_IRQHandler+0x11c>
 800757c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007580:	f003 0301 	and.w	r3, r3, #1
 8007584:	2b00      	cmp	r3, #0
 8007586:	d00b      	beq.n	80075a0 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	2204      	movs	r2, #4
 800758e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007596:	f043 0202 	orr.w	r2, r3, #2
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80075a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80075a4:	f003 0308 	and.w	r3, r3, #8
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d017      	beq.n	80075dc <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80075ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80075b0:	f003 0320 	and.w	r3, r3, #32
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d105      	bne.n	80075c4 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80075b8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80075bc:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d00b      	beq.n	80075dc <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	2208      	movs	r2, #8
 80075ca:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80075d2:	f043 0208 	orr.w	r2, r3, #8
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80075dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80075e0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d012      	beq.n	800760e <HAL_UART_IRQHandler+0x18a>
 80075e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80075ec:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d00c      	beq.n	800760e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80075fc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007604:	f043 0220 	orr.w	r2, r3, #32
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007614:	2b00      	cmp	r3, #0
 8007616:	f000 8211 	beq.w	8007a3c <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800761a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800761e:	f003 0320 	and.w	r3, r3, #32
 8007622:	2b00      	cmp	r3, #0
 8007624:	d00d      	beq.n	8007642 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007626:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800762a:	f003 0320 	and.w	r3, r3, #32
 800762e:	2b00      	cmp	r3, #0
 8007630:	d007      	beq.n	8007642 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007636:	2b00      	cmp	r3, #0
 8007638:	d003      	beq.n	8007642 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800763e:	6878      	ldr	r0, [r7, #4]
 8007640:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007648:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	689b      	ldr	r3, [r3, #8]
 8007652:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007656:	2b40      	cmp	r3, #64	; 0x40
 8007658:	d005      	beq.n	8007666 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800765a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800765e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007662:	2b00      	cmp	r3, #0
 8007664:	d04f      	beq.n	8007706 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007666:	6878      	ldr	r0, [r7, #4]
 8007668:	f000 fe7c 	bl	8008364 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	689b      	ldr	r3, [r3, #8]
 8007672:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007676:	2b40      	cmp	r3, #64	; 0x40
 8007678:	d141      	bne.n	80076fe <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	3308      	adds	r3, #8
 8007680:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007684:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007688:	e853 3f00 	ldrex	r3, [r3]
 800768c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007690:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007694:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007698:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	3308      	adds	r3, #8
 80076a2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80076a6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80076aa:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076ae:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80076b2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80076b6:	e841 2300 	strex	r3, r2, [r1]
 80076ba:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80076be:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d1d9      	bne.n	800767a <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d013      	beq.n	80076f6 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80076d2:	4a13      	ldr	r2, [pc, #76]	; (8007720 <HAL_UART_IRQHandler+0x29c>)
 80076d4:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80076da:	4618      	mov	r0, r3
 80076dc:	f7fc fe0a 	bl	80042f4 <HAL_DMA_Abort_IT>
 80076e0:	4603      	mov	r3, r0
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d017      	beq.n	8007716 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80076ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80076ec:	687a      	ldr	r2, [r7, #4]
 80076ee:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80076f0:	4610      	mov	r0, r2
 80076f2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80076f4:	e00f      	b.n	8007716 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80076f6:	6878      	ldr	r0, [r7, #4]
 80076f8:	f000 f9be 	bl	8007a78 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80076fc:	e00b      	b.n	8007716 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80076fe:	6878      	ldr	r0, [r7, #4]
 8007700:	f000 f9ba 	bl	8007a78 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007704:	e007      	b.n	8007716 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007706:	6878      	ldr	r0, [r7, #4]
 8007708:	f000 f9b6 	bl	8007a78 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	2200      	movs	r2, #0
 8007710:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8007714:	e192      	b.n	8007a3c <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007716:	bf00      	nop
    return;
 8007718:	e190      	b.n	8007a3c <HAL_UART_IRQHandler+0x5b8>
 800771a:	bf00      	nop
 800771c:	04000120 	.word	0x04000120
 8007720:	0800855b 	.word	0x0800855b

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007728:	2b01      	cmp	r3, #1
 800772a:	f040 814b 	bne.w	80079c4 <HAL_UART_IRQHandler+0x540>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800772e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007732:	f003 0310 	and.w	r3, r3, #16
 8007736:	2b00      	cmp	r3, #0
 8007738:	f000 8144 	beq.w	80079c4 <HAL_UART_IRQHandler+0x540>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800773c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007740:	f003 0310 	and.w	r3, r3, #16
 8007744:	2b00      	cmp	r3, #0
 8007746:	f000 813d 	beq.w	80079c4 <HAL_UART_IRQHandler+0x540>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	2210      	movs	r2, #16
 8007750:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	689b      	ldr	r3, [r3, #8]
 8007758:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800775c:	2b40      	cmp	r3, #64	; 0x40
 800775e:	f040 80b5 	bne.w	80078cc <HAL_UART_IRQHandler+0x448>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	685b      	ldr	r3, [r3, #4]
 800776a:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800776e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007772:	2b00      	cmp	r3, #0
 8007774:	f000 8164 	beq.w	8007a40 <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800777e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007782:	429a      	cmp	r2, r3
 8007784:	f080 815c 	bcs.w	8007a40 <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800778e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007796:	699b      	ldr	r3, [r3, #24]
 8007798:	2b20      	cmp	r3, #32
 800779a:	f000 8086 	beq.w	80078aa <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077a6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80077aa:	e853 3f00 	ldrex	r3, [r3]
 80077ae:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80077b2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80077b6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80077ba:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	461a      	mov	r2, r3
 80077c4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80077c8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80077cc:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077d0:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80077d4:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80077d8:	e841 2300 	strex	r3, r2, [r1]
 80077dc:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80077e0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d1da      	bne.n	800779e <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	3308      	adds	r3, #8
 80077ee:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077f0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80077f2:	e853 3f00 	ldrex	r3, [r3]
 80077f6:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80077f8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80077fa:	f023 0301 	bic.w	r3, r3, #1
 80077fe:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	3308      	adds	r3, #8
 8007808:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800780c:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007810:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007812:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8007814:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8007818:	e841 2300 	strex	r3, r2, [r1]
 800781c:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800781e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007820:	2b00      	cmp	r3, #0
 8007822:	d1e1      	bne.n	80077e8 <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	3308      	adds	r3, #8
 800782a:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800782c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800782e:	e853 3f00 	ldrex	r3, [r3]
 8007832:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8007834:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007836:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800783a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	3308      	adds	r3, #8
 8007844:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8007848:	66fa      	str	r2, [r7, #108]	; 0x6c
 800784a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800784c:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800784e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8007850:	e841 2300 	strex	r3, r2, [r1]
 8007854:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8007856:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007858:	2b00      	cmp	r3, #0
 800785a:	d1e3      	bne.n	8007824 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	2220      	movs	r2, #32
 8007860:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	2200      	movs	r2, #0
 8007868:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007870:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007872:	e853 3f00 	ldrex	r3, [r3]
 8007876:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007878:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800787a:	f023 0310 	bic.w	r3, r3, #16
 800787e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	461a      	mov	r2, r3
 8007888:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800788c:	65bb      	str	r3, [r7, #88]	; 0x58
 800788e:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007890:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007892:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007894:	e841 2300 	strex	r3, r2, [r1]
 8007898:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800789a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800789c:	2b00      	cmp	r3, #0
 800789e:	d1e4      	bne.n	800786a <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80078a4:	4618      	mov	r0, r3
 80078a6:	f7fc fcec 	bl	8004282 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	2202      	movs	r2, #2
 80078ae:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80078bc:	b29b      	uxth	r3, r3
 80078be:	1ad3      	subs	r3, r2, r3
 80078c0:	b29b      	uxth	r3, r3
 80078c2:	4619      	mov	r1, r3
 80078c4:	6878      	ldr	r0, [r7, #4]
 80078c6:	f000 f8e1 	bl	8007a8c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80078ca:	e0b9      	b.n	8007a40 <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80078d8:	b29b      	uxth	r3, r3
 80078da:	1ad3      	subs	r3, r2, r3
 80078dc:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80078e6:	b29b      	uxth	r3, r3
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	f000 80ab 	beq.w	8007a44 <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 80078ee:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	f000 80a6 	beq.w	8007a44 <HAL_UART_IRQHandler+0x5c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007900:	e853 3f00 	ldrex	r3, [r3]
 8007904:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007906:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007908:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800790c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	461a      	mov	r2, r3
 8007916:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800791a:	647b      	str	r3, [r7, #68]	; 0x44
 800791c:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800791e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007920:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007922:	e841 2300 	strex	r3, r2, [r1]
 8007926:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007928:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800792a:	2b00      	cmp	r3, #0
 800792c:	d1e4      	bne.n	80078f8 <HAL_UART_IRQHandler+0x474>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	3308      	adds	r3, #8
 8007934:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007936:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007938:	e853 3f00 	ldrex	r3, [r3]
 800793c:	623b      	str	r3, [r7, #32]
   return(result);
 800793e:	6a3b      	ldr	r3, [r7, #32]
 8007940:	f023 0301 	bic.w	r3, r3, #1
 8007944:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	3308      	adds	r3, #8
 800794e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8007952:	633a      	str	r2, [r7, #48]	; 0x30
 8007954:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007956:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007958:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800795a:	e841 2300 	strex	r3, r2, [r1]
 800795e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007960:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007962:	2b00      	cmp	r3, #0
 8007964:	d1e3      	bne.n	800792e <HAL_UART_IRQHandler+0x4aa>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	2220      	movs	r2, #32
 800796a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	2200      	movs	r2, #0
 8007972:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	2200      	movs	r2, #0
 8007978:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007980:	693b      	ldr	r3, [r7, #16]
 8007982:	e853 3f00 	ldrex	r3, [r3]
 8007986:	60fb      	str	r3, [r7, #12]
   return(result);
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	f023 0310 	bic.w	r3, r3, #16
 800798e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	461a      	mov	r2, r3
 8007998:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800799c:	61fb      	str	r3, [r7, #28]
 800799e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079a0:	69b9      	ldr	r1, [r7, #24]
 80079a2:	69fa      	ldr	r2, [r7, #28]
 80079a4:	e841 2300 	strex	r3, r2, [r1]
 80079a8:	617b      	str	r3, [r7, #20]
   return(result);
 80079aa:	697b      	ldr	r3, [r7, #20]
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d1e4      	bne.n	800797a <HAL_UART_IRQHandler+0x4f6>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	2202      	movs	r2, #2
 80079b4:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80079b6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80079ba:	4619      	mov	r1, r3
 80079bc:	6878      	ldr	r0, [r7, #4]
 80079be:	f000 f865 	bl	8007a8c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80079c2:	e03f      	b.n	8007a44 <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80079c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80079c8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d00e      	beq.n	80079ee <HAL_UART_IRQHandler+0x56a>
 80079d0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80079d4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d008      	beq.n	80079ee <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80079e4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80079e6:	6878      	ldr	r0, [r7, #4]
 80079e8:	f000 ff9f 	bl	800892a <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80079ec:	e02d      	b.n	8007a4a <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80079ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80079f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d00e      	beq.n	8007a18 <HAL_UART_IRQHandler+0x594>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80079fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80079fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d008      	beq.n	8007a18 <HAL_UART_IRQHandler+0x594>
  {
    if (huart->TxISR != NULL)
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d01c      	beq.n	8007a48 <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007a12:	6878      	ldr	r0, [r7, #4]
 8007a14:	4798      	blx	r3
    }
    return;
 8007a16:	e017      	b.n	8007a48 <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007a18:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007a1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d012      	beq.n	8007a4a <HAL_UART_IRQHandler+0x5c6>
 8007a24:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007a28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d00c      	beq.n	8007a4a <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 8007a30:	6878      	ldr	r0, [r7, #4]
 8007a32:	f000 fda8 	bl	8008586 <UART_EndTransmit_IT>
    return;
 8007a36:	e008      	b.n	8007a4a <HAL_UART_IRQHandler+0x5c6>
      return;
 8007a38:	bf00      	nop
 8007a3a:	e006      	b.n	8007a4a <HAL_UART_IRQHandler+0x5c6>
    return;
 8007a3c:	bf00      	nop
 8007a3e:	e004      	b.n	8007a4a <HAL_UART_IRQHandler+0x5c6>
      return;
 8007a40:	bf00      	nop
 8007a42:	e002      	b.n	8007a4a <HAL_UART_IRQHandler+0x5c6>
      return;
 8007a44:	bf00      	nop
 8007a46:	e000      	b.n	8007a4a <HAL_UART_IRQHandler+0x5c6>
    return;
 8007a48:	bf00      	nop
  }

}
 8007a4a:	37e8      	adds	r7, #232	; 0xe8
 8007a4c:	46bd      	mov	sp, r7
 8007a4e:	bd80      	pop	{r7, pc}

08007a50 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007a50:	b480      	push	{r7}
 8007a52:	b083      	sub	sp, #12
 8007a54:	af00      	add	r7, sp, #0
 8007a56:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007a58:	bf00      	nop
 8007a5a:	370c      	adds	r7, #12
 8007a5c:	46bd      	mov	sp, r7
 8007a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a62:	4770      	bx	lr

08007a64 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007a64:	b480      	push	{r7}
 8007a66:	b083      	sub	sp, #12
 8007a68:	af00      	add	r7, sp, #0
 8007a6a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8007a6c:	bf00      	nop
 8007a6e:	370c      	adds	r7, #12
 8007a70:	46bd      	mov	sp, r7
 8007a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a76:	4770      	bx	lr

08007a78 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007a78:	b480      	push	{r7}
 8007a7a:	b083      	sub	sp, #12
 8007a7c:	af00      	add	r7, sp, #0
 8007a7e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007a80:	bf00      	nop
 8007a82:	370c      	adds	r7, #12
 8007a84:	46bd      	mov	sp, r7
 8007a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a8a:	4770      	bx	lr

08007a8c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007a8c:	b480      	push	{r7}
 8007a8e:	b083      	sub	sp, #12
 8007a90:	af00      	add	r7, sp, #0
 8007a92:	6078      	str	r0, [r7, #4]
 8007a94:	460b      	mov	r3, r1
 8007a96:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007a98:	bf00      	nop
 8007a9a:	370c      	adds	r7, #12
 8007a9c:	46bd      	mov	sp, r7
 8007a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa2:	4770      	bx	lr

08007aa4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007aa4:	b580      	push	{r7, lr}
 8007aa6:	b088      	sub	sp, #32
 8007aa8:	af00      	add	r7, sp, #0
 8007aaa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007aac:	2300      	movs	r3, #0
 8007aae:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	689a      	ldr	r2, [r3, #8]
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	691b      	ldr	r3, [r3, #16]
 8007ab8:	431a      	orrs	r2, r3
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	695b      	ldr	r3, [r3, #20]
 8007abe:	431a      	orrs	r2, r3
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	69db      	ldr	r3, [r3, #28]
 8007ac4:	4313      	orrs	r3, r2
 8007ac6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8007ad2:	f023 030c 	bic.w	r3, r3, #12
 8007ad6:	687a      	ldr	r2, [r7, #4]
 8007ad8:	6812      	ldr	r2, [r2, #0]
 8007ada:	6979      	ldr	r1, [r7, #20]
 8007adc:	430b      	orrs	r3, r1
 8007ade:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	685b      	ldr	r3, [r3, #4]
 8007ae6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	68da      	ldr	r2, [r3, #12]
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	430a      	orrs	r2, r1
 8007af4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	699b      	ldr	r3, [r3, #24]
 8007afa:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	6a1b      	ldr	r3, [r3, #32]
 8007b00:	697a      	ldr	r2, [r7, #20]
 8007b02:	4313      	orrs	r3, r2
 8007b04:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	689b      	ldr	r3, [r3, #8]
 8007b0c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	697a      	ldr	r2, [r7, #20]
 8007b16:	430a      	orrs	r2, r1
 8007b18:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	4aa7      	ldr	r2, [pc, #668]	; (8007dbc <UART_SetConfig+0x318>)
 8007b20:	4293      	cmp	r3, r2
 8007b22:	d120      	bne.n	8007b66 <UART_SetConfig+0xc2>
 8007b24:	4ba6      	ldr	r3, [pc, #664]	; (8007dc0 <UART_SetConfig+0x31c>)
 8007b26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b28:	f003 0303 	and.w	r3, r3, #3
 8007b2c:	2b03      	cmp	r3, #3
 8007b2e:	d817      	bhi.n	8007b60 <UART_SetConfig+0xbc>
 8007b30:	a201      	add	r2, pc, #4	; (adr r2, 8007b38 <UART_SetConfig+0x94>)
 8007b32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b36:	bf00      	nop
 8007b38:	08007b49 	.word	0x08007b49
 8007b3c:	08007b55 	.word	0x08007b55
 8007b40:	08007b5b 	.word	0x08007b5b
 8007b44:	08007b4f 	.word	0x08007b4f
 8007b48:	2301      	movs	r3, #1
 8007b4a:	77fb      	strb	r3, [r7, #31]
 8007b4c:	e0b5      	b.n	8007cba <UART_SetConfig+0x216>
 8007b4e:	2302      	movs	r3, #2
 8007b50:	77fb      	strb	r3, [r7, #31]
 8007b52:	e0b2      	b.n	8007cba <UART_SetConfig+0x216>
 8007b54:	2304      	movs	r3, #4
 8007b56:	77fb      	strb	r3, [r7, #31]
 8007b58:	e0af      	b.n	8007cba <UART_SetConfig+0x216>
 8007b5a:	2308      	movs	r3, #8
 8007b5c:	77fb      	strb	r3, [r7, #31]
 8007b5e:	e0ac      	b.n	8007cba <UART_SetConfig+0x216>
 8007b60:	2310      	movs	r3, #16
 8007b62:	77fb      	strb	r3, [r7, #31]
 8007b64:	e0a9      	b.n	8007cba <UART_SetConfig+0x216>
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	4a96      	ldr	r2, [pc, #600]	; (8007dc4 <UART_SetConfig+0x320>)
 8007b6c:	4293      	cmp	r3, r2
 8007b6e:	d124      	bne.n	8007bba <UART_SetConfig+0x116>
 8007b70:	4b93      	ldr	r3, [pc, #588]	; (8007dc0 <UART_SetConfig+0x31c>)
 8007b72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b74:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8007b78:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8007b7c:	d011      	beq.n	8007ba2 <UART_SetConfig+0xfe>
 8007b7e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8007b82:	d817      	bhi.n	8007bb4 <UART_SetConfig+0x110>
 8007b84:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007b88:	d011      	beq.n	8007bae <UART_SetConfig+0x10a>
 8007b8a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007b8e:	d811      	bhi.n	8007bb4 <UART_SetConfig+0x110>
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d003      	beq.n	8007b9c <UART_SetConfig+0xf8>
 8007b94:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007b98:	d006      	beq.n	8007ba8 <UART_SetConfig+0x104>
 8007b9a:	e00b      	b.n	8007bb4 <UART_SetConfig+0x110>
 8007b9c:	2300      	movs	r3, #0
 8007b9e:	77fb      	strb	r3, [r7, #31]
 8007ba0:	e08b      	b.n	8007cba <UART_SetConfig+0x216>
 8007ba2:	2302      	movs	r3, #2
 8007ba4:	77fb      	strb	r3, [r7, #31]
 8007ba6:	e088      	b.n	8007cba <UART_SetConfig+0x216>
 8007ba8:	2304      	movs	r3, #4
 8007baa:	77fb      	strb	r3, [r7, #31]
 8007bac:	e085      	b.n	8007cba <UART_SetConfig+0x216>
 8007bae:	2308      	movs	r3, #8
 8007bb0:	77fb      	strb	r3, [r7, #31]
 8007bb2:	e082      	b.n	8007cba <UART_SetConfig+0x216>
 8007bb4:	2310      	movs	r3, #16
 8007bb6:	77fb      	strb	r3, [r7, #31]
 8007bb8:	e07f      	b.n	8007cba <UART_SetConfig+0x216>
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	4a82      	ldr	r2, [pc, #520]	; (8007dc8 <UART_SetConfig+0x324>)
 8007bc0:	4293      	cmp	r3, r2
 8007bc2:	d124      	bne.n	8007c0e <UART_SetConfig+0x16a>
 8007bc4:	4b7e      	ldr	r3, [pc, #504]	; (8007dc0 <UART_SetConfig+0x31c>)
 8007bc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007bc8:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8007bcc:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8007bd0:	d011      	beq.n	8007bf6 <UART_SetConfig+0x152>
 8007bd2:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8007bd6:	d817      	bhi.n	8007c08 <UART_SetConfig+0x164>
 8007bd8:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8007bdc:	d011      	beq.n	8007c02 <UART_SetConfig+0x15e>
 8007bde:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8007be2:	d811      	bhi.n	8007c08 <UART_SetConfig+0x164>
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d003      	beq.n	8007bf0 <UART_SetConfig+0x14c>
 8007be8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8007bec:	d006      	beq.n	8007bfc <UART_SetConfig+0x158>
 8007bee:	e00b      	b.n	8007c08 <UART_SetConfig+0x164>
 8007bf0:	2300      	movs	r3, #0
 8007bf2:	77fb      	strb	r3, [r7, #31]
 8007bf4:	e061      	b.n	8007cba <UART_SetConfig+0x216>
 8007bf6:	2302      	movs	r3, #2
 8007bf8:	77fb      	strb	r3, [r7, #31]
 8007bfa:	e05e      	b.n	8007cba <UART_SetConfig+0x216>
 8007bfc:	2304      	movs	r3, #4
 8007bfe:	77fb      	strb	r3, [r7, #31]
 8007c00:	e05b      	b.n	8007cba <UART_SetConfig+0x216>
 8007c02:	2308      	movs	r3, #8
 8007c04:	77fb      	strb	r3, [r7, #31]
 8007c06:	e058      	b.n	8007cba <UART_SetConfig+0x216>
 8007c08:	2310      	movs	r3, #16
 8007c0a:	77fb      	strb	r3, [r7, #31]
 8007c0c:	e055      	b.n	8007cba <UART_SetConfig+0x216>
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	4a6e      	ldr	r2, [pc, #440]	; (8007dcc <UART_SetConfig+0x328>)
 8007c14:	4293      	cmp	r3, r2
 8007c16:	d124      	bne.n	8007c62 <UART_SetConfig+0x1be>
 8007c18:	4b69      	ldr	r3, [pc, #420]	; (8007dc0 <UART_SetConfig+0x31c>)
 8007c1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c1c:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8007c20:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8007c24:	d011      	beq.n	8007c4a <UART_SetConfig+0x1a6>
 8007c26:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8007c2a:	d817      	bhi.n	8007c5c <UART_SetConfig+0x1b8>
 8007c2c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007c30:	d011      	beq.n	8007c56 <UART_SetConfig+0x1b2>
 8007c32:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007c36:	d811      	bhi.n	8007c5c <UART_SetConfig+0x1b8>
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d003      	beq.n	8007c44 <UART_SetConfig+0x1a0>
 8007c3c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007c40:	d006      	beq.n	8007c50 <UART_SetConfig+0x1ac>
 8007c42:	e00b      	b.n	8007c5c <UART_SetConfig+0x1b8>
 8007c44:	2300      	movs	r3, #0
 8007c46:	77fb      	strb	r3, [r7, #31]
 8007c48:	e037      	b.n	8007cba <UART_SetConfig+0x216>
 8007c4a:	2302      	movs	r3, #2
 8007c4c:	77fb      	strb	r3, [r7, #31]
 8007c4e:	e034      	b.n	8007cba <UART_SetConfig+0x216>
 8007c50:	2304      	movs	r3, #4
 8007c52:	77fb      	strb	r3, [r7, #31]
 8007c54:	e031      	b.n	8007cba <UART_SetConfig+0x216>
 8007c56:	2308      	movs	r3, #8
 8007c58:	77fb      	strb	r3, [r7, #31]
 8007c5a:	e02e      	b.n	8007cba <UART_SetConfig+0x216>
 8007c5c:	2310      	movs	r3, #16
 8007c5e:	77fb      	strb	r3, [r7, #31]
 8007c60:	e02b      	b.n	8007cba <UART_SetConfig+0x216>
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	4a5a      	ldr	r2, [pc, #360]	; (8007dd0 <UART_SetConfig+0x32c>)
 8007c68:	4293      	cmp	r3, r2
 8007c6a:	d124      	bne.n	8007cb6 <UART_SetConfig+0x212>
 8007c6c:	4b54      	ldr	r3, [pc, #336]	; (8007dc0 <UART_SetConfig+0x31c>)
 8007c6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c70:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8007c74:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8007c78:	d011      	beq.n	8007c9e <UART_SetConfig+0x1fa>
 8007c7a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8007c7e:	d817      	bhi.n	8007cb0 <UART_SetConfig+0x20c>
 8007c80:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007c84:	d011      	beq.n	8007caa <UART_SetConfig+0x206>
 8007c86:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007c8a:	d811      	bhi.n	8007cb0 <UART_SetConfig+0x20c>
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d003      	beq.n	8007c98 <UART_SetConfig+0x1f4>
 8007c90:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007c94:	d006      	beq.n	8007ca4 <UART_SetConfig+0x200>
 8007c96:	e00b      	b.n	8007cb0 <UART_SetConfig+0x20c>
 8007c98:	2300      	movs	r3, #0
 8007c9a:	77fb      	strb	r3, [r7, #31]
 8007c9c:	e00d      	b.n	8007cba <UART_SetConfig+0x216>
 8007c9e:	2302      	movs	r3, #2
 8007ca0:	77fb      	strb	r3, [r7, #31]
 8007ca2:	e00a      	b.n	8007cba <UART_SetConfig+0x216>
 8007ca4:	2304      	movs	r3, #4
 8007ca6:	77fb      	strb	r3, [r7, #31]
 8007ca8:	e007      	b.n	8007cba <UART_SetConfig+0x216>
 8007caa:	2308      	movs	r3, #8
 8007cac:	77fb      	strb	r3, [r7, #31]
 8007cae:	e004      	b.n	8007cba <UART_SetConfig+0x216>
 8007cb0:	2310      	movs	r3, #16
 8007cb2:	77fb      	strb	r3, [r7, #31]
 8007cb4:	e001      	b.n	8007cba <UART_SetConfig+0x216>
 8007cb6:	2310      	movs	r3, #16
 8007cb8:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	69db      	ldr	r3, [r3, #28]
 8007cbe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007cc2:	d15b      	bne.n	8007d7c <UART_SetConfig+0x2d8>
  {
    switch (clocksource)
 8007cc4:	7ffb      	ldrb	r3, [r7, #31]
 8007cc6:	2b08      	cmp	r3, #8
 8007cc8:	d827      	bhi.n	8007d1a <UART_SetConfig+0x276>
 8007cca:	a201      	add	r2, pc, #4	; (adr r2, 8007cd0 <UART_SetConfig+0x22c>)
 8007ccc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007cd0:	08007cf5 	.word	0x08007cf5
 8007cd4:	08007cfd 	.word	0x08007cfd
 8007cd8:	08007d05 	.word	0x08007d05
 8007cdc:	08007d1b 	.word	0x08007d1b
 8007ce0:	08007d0b 	.word	0x08007d0b
 8007ce4:	08007d1b 	.word	0x08007d1b
 8007ce8:	08007d1b 	.word	0x08007d1b
 8007cec:	08007d1b 	.word	0x08007d1b
 8007cf0:	08007d13 	.word	0x08007d13
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007cf4:	f7fe f824 	bl	8005d40 <HAL_RCC_GetPCLK1Freq>
 8007cf8:	61b8      	str	r0, [r7, #24]
        break;
 8007cfa:	e013      	b.n	8007d24 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007cfc:	f7fe f842 	bl	8005d84 <HAL_RCC_GetPCLK2Freq>
 8007d00:	61b8      	str	r0, [r7, #24]
        break;
 8007d02:	e00f      	b.n	8007d24 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007d04:	4b33      	ldr	r3, [pc, #204]	; (8007dd4 <UART_SetConfig+0x330>)
 8007d06:	61bb      	str	r3, [r7, #24]
        break;
 8007d08:	e00c      	b.n	8007d24 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007d0a:	f7fd ffa3 	bl	8005c54 <HAL_RCC_GetSysClockFreq>
 8007d0e:	61b8      	str	r0, [r7, #24]
        break;
 8007d10:	e008      	b.n	8007d24 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007d12:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007d16:	61bb      	str	r3, [r7, #24]
        break;
 8007d18:	e004      	b.n	8007d24 <UART_SetConfig+0x280>
      default:
        pclk = 0U;
 8007d1a:	2300      	movs	r3, #0
 8007d1c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007d1e:	2301      	movs	r3, #1
 8007d20:	77bb      	strb	r3, [r7, #30]
        break;
 8007d22:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007d24:	69bb      	ldr	r3, [r7, #24]
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	f000 8082 	beq.w	8007e30 <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007d2c:	69bb      	ldr	r3, [r7, #24]
 8007d2e:	005a      	lsls	r2, r3, #1
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	685b      	ldr	r3, [r3, #4]
 8007d34:	085b      	lsrs	r3, r3, #1
 8007d36:	441a      	add	r2, r3
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	685b      	ldr	r3, [r3, #4]
 8007d3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d40:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007d42:	693b      	ldr	r3, [r7, #16]
 8007d44:	2b0f      	cmp	r3, #15
 8007d46:	d916      	bls.n	8007d76 <UART_SetConfig+0x2d2>
 8007d48:	693b      	ldr	r3, [r7, #16]
 8007d4a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007d4e:	d212      	bcs.n	8007d76 <UART_SetConfig+0x2d2>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007d50:	693b      	ldr	r3, [r7, #16]
 8007d52:	b29b      	uxth	r3, r3
 8007d54:	f023 030f 	bic.w	r3, r3, #15
 8007d58:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007d5a:	693b      	ldr	r3, [r7, #16]
 8007d5c:	085b      	lsrs	r3, r3, #1
 8007d5e:	b29b      	uxth	r3, r3
 8007d60:	f003 0307 	and.w	r3, r3, #7
 8007d64:	b29a      	uxth	r2, r3
 8007d66:	89fb      	ldrh	r3, [r7, #14]
 8007d68:	4313      	orrs	r3, r2
 8007d6a:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	89fa      	ldrh	r2, [r7, #14]
 8007d72:	60da      	str	r2, [r3, #12]
 8007d74:	e05c      	b.n	8007e30 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8007d76:	2301      	movs	r3, #1
 8007d78:	77bb      	strb	r3, [r7, #30]
 8007d7a:	e059      	b.n	8007e30 <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007d7c:	7ffb      	ldrb	r3, [r7, #31]
 8007d7e:	2b08      	cmp	r3, #8
 8007d80:	d835      	bhi.n	8007dee <UART_SetConfig+0x34a>
 8007d82:	a201      	add	r2, pc, #4	; (adr r2, 8007d88 <UART_SetConfig+0x2e4>)
 8007d84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d88:	08007dad 	.word	0x08007dad
 8007d8c:	08007db5 	.word	0x08007db5
 8007d90:	08007dd9 	.word	0x08007dd9
 8007d94:	08007def 	.word	0x08007def
 8007d98:	08007ddf 	.word	0x08007ddf
 8007d9c:	08007def 	.word	0x08007def
 8007da0:	08007def 	.word	0x08007def
 8007da4:	08007def 	.word	0x08007def
 8007da8:	08007de7 	.word	0x08007de7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007dac:	f7fd ffc8 	bl	8005d40 <HAL_RCC_GetPCLK1Freq>
 8007db0:	61b8      	str	r0, [r7, #24]
        break;
 8007db2:	e021      	b.n	8007df8 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007db4:	f7fd ffe6 	bl	8005d84 <HAL_RCC_GetPCLK2Freq>
 8007db8:	61b8      	str	r0, [r7, #24]
        break;
 8007dba:	e01d      	b.n	8007df8 <UART_SetConfig+0x354>
 8007dbc:	40013800 	.word	0x40013800
 8007dc0:	40021000 	.word	0x40021000
 8007dc4:	40004400 	.word	0x40004400
 8007dc8:	40004800 	.word	0x40004800
 8007dcc:	40004c00 	.word	0x40004c00
 8007dd0:	40005000 	.word	0x40005000
 8007dd4:	007a1200 	.word	0x007a1200
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007dd8:	4b1b      	ldr	r3, [pc, #108]	; (8007e48 <UART_SetConfig+0x3a4>)
 8007dda:	61bb      	str	r3, [r7, #24]
        break;
 8007ddc:	e00c      	b.n	8007df8 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007dde:	f7fd ff39 	bl	8005c54 <HAL_RCC_GetSysClockFreq>
 8007de2:	61b8      	str	r0, [r7, #24]
        break;
 8007de4:	e008      	b.n	8007df8 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007de6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007dea:	61bb      	str	r3, [r7, #24]
        break;
 8007dec:	e004      	b.n	8007df8 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 8007dee:	2300      	movs	r3, #0
 8007df0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007df2:	2301      	movs	r3, #1
 8007df4:	77bb      	strb	r3, [r7, #30]
        break;
 8007df6:	bf00      	nop
    }

    if (pclk != 0U)
 8007df8:	69bb      	ldr	r3, [r7, #24]
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d018      	beq.n	8007e30 <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	685b      	ldr	r3, [r3, #4]
 8007e02:	085a      	lsrs	r2, r3, #1
 8007e04:	69bb      	ldr	r3, [r7, #24]
 8007e06:	441a      	add	r2, r3
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	685b      	ldr	r3, [r3, #4]
 8007e0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e10:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007e12:	693b      	ldr	r3, [r7, #16]
 8007e14:	2b0f      	cmp	r3, #15
 8007e16:	d909      	bls.n	8007e2c <UART_SetConfig+0x388>
 8007e18:	693b      	ldr	r3, [r7, #16]
 8007e1a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007e1e:	d205      	bcs.n	8007e2c <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007e20:	693b      	ldr	r3, [r7, #16]
 8007e22:	b29a      	uxth	r2, r3
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	60da      	str	r2, [r3, #12]
 8007e2a:	e001      	b.n	8007e30 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8007e2c:	2301      	movs	r3, #1
 8007e2e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	2200      	movs	r2, #0
 8007e34:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	2200      	movs	r2, #0
 8007e3a:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8007e3c:	7fbb      	ldrb	r3, [r7, #30]
}
 8007e3e:	4618      	mov	r0, r3
 8007e40:	3720      	adds	r7, #32
 8007e42:	46bd      	mov	sp, r7
 8007e44:	bd80      	pop	{r7, pc}
 8007e46:	bf00      	nop
 8007e48:	007a1200 	.word	0x007a1200

08007e4c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007e4c:	b480      	push	{r7}
 8007e4e:	b083      	sub	sp, #12
 8007e50:	af00      	add	r7, sp, #0
 8007e52:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e58:	f003 0301 	and.w	r3, r3, #1
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d00a      	beq.n	8007e76 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	685b      	ldr	r3, [r3, #4]
 8007e66:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	430a      	orrs	r2, r1
 8007e74:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e7a:	f003 0302 	and.w	r3, r3, #2
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d00a      	beq.n	8007e98 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	685b      	ldr	r3, [r3, #4]
 8007e88:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	430a      	orrs	r2, r1
 8007e96:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e9c:	f003 0304 	and.w	r3, r3, #4
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d00a      	beq.n	8007eba <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	685b      	ldr	r3, [r3, #4]
 8007eaa:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	430a      	orrs	r2, r1
 8007eb8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ebe:	f003 0308 	and.w	r3, r3, #8
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d00a      	beq.n	8007edc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	685b      	ldr	r3, [r3, #4]
 8007ecc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	430a      	orrs	r2, r1
 8007eda:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ee0:	f003 0310 	and.w	r3, r3, #16
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	d00a      	beq.n	8007efe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	689b      	ldr	r3, [r3, #8]
 8007eee:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	430a      	orrs	r2, r1
 8007efc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f02:	f003 0320 	and.w	r3, r3, #32
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d00a      	beq.n	8007f20 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	689b      	ldr	r3, [r3, #8]
 8007f10:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	430a      	orrs	r2, r1
 8007f1e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d01a      	beq.n	8007f62 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	685b      	ldr	r3, [r3, #4]
 8007f32:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	430a      	orrs	r2, r1
 8007f40:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f46:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007f4a:	d10a      	bne.n	8007f62 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	685b      	ldr	r3, [r3, #4]
 8007f52:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	430a      	orrs	r2, r1
 8007f60:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d00a      	beq.n	8007f84 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	685b      	ldr	r3, [r3, #4]
 8007f74:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	430a      	orrs	r2, r1
 8007f82:	605a      	str	r2, [r3, #4]
  }
}
 8007f84:	bf00      	nop
 8007f86:	370c      	adds	r7, #12
 8007f88:	46bd      	mov	sp, r7
 8007f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f8e:	4770      	bx	lr

08007f90 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007f90:	b580      	push	{r7, lr}
 8007f92:	b098      	sub	sp, #96	; 0x60
 8007f94:	af02      	add	r7, sp, #8
 8007f96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	2200      	movs	r2, #0
 8007f9c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007fa0:	f7fa f90a 	bl	80021b8 <HAL_GetTick>
 8007fa4:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	f003 0308 	and.w	r3, r3, #8
 8007fb0:	2b08      	cmp	r3, #8
 8007fb2:	d12e      	bne.n	8008012 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007fb4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007fb8:	9300      	str	r3, [sp, #0]
 8007fba:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007fbc:	2200      	movs	r2, #0
 8007fbe:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007fc2:	6878      	ldr	r0, [r7, #4]
 8007fc4:	f000 f88c 	bl	80080e0 <UART_WaitOnFlagUntilTimeout>
 8007fc8:	4603      	mov	r3, r0
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d021      	beq.n	8008012 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007fd6:	e853 3f00 	ldrex	r3, [r3]
 8007fda:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007fdc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007fde:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007fe2:	653b      	str	r3, [r7, #80]	; 0x50
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	461a      	mov	r2, r3
 8007fea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007fec:	647b      	str	r3, [r7, #68]	; 0x44
 8007fee:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ff0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007ff2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007ff4:	e841 2300 	strex	r3, r2, [r1]
 8007ff8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007ffa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d1e6      	bne.n	8007fce <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	2220      	movs	r2, #32
 8008004:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	2200      	movs	r2, #0
 800800a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800800e:	2303      	movs	r3, #3
 8008010:	e062      	b.n	80080d8 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	f003 0304 	and.w	r3, r3, #4
 800801c:	2b04      	cmp	r3, #4
 800801e:	d149      	bne.n	80080b4 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008020:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008024:	9300      	str	r3, [sp, #0]
 8008026:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008028:	2200      	movs	r2, #0
 800802a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800802e:	6878      	ldr	r0, [r7, #4]
 8008030:	f000 f856 	bl	80080e0 <UART_WaitOnFlagUntilTimeout>
 8008034:	4603      	mov	r3, r0
 8008036:	2b00      	cmp	r3, #0
 8008038:	d03c      	beq.n	80080b4 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008040:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008042:	e853 3f00 	ldrex	r3, [r3]
 8008046:	623b      	str	r3, [r7, #32]
   return(result);
 8008048:	6a3b      	ldr	r3, [r7, #32]
 800804a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800804e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	461a      	mov	r2, r3
 8008056:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008058:	633b      	str	r3, [r7, #48]	; 0x30
 800805a:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800805c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800805e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008060:	e841 2300 	strex	r3, r2, [r1]
 8008064:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008066:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008068:	2b00      	cmp	r3, #0
 800806a:	d1e6      	bne.n	800803a <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	3308      	adds	r3, #8
 8008072:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008074:	693b      	ldr	r3, [r7, #16]
 8008076:	e853 3f00 	ldrex	r3, [r3]
 800807a:	60fb      	str	r3, [r7, #12]
   return(result);
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	f023 0301 	bic.w	r3, r3, #1
 8008082:	64bb      	str	r3, [r7, #72]	; 0x48
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	3308      	adds	r3, #8
 800808a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800808c:	61fa      	str	r2, [r7, #28]
 800808e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008090:	69b9      	ldr	r1, [r7, #24]
 8008092:	69fa      	ldr	r2, [r7, #28]
 8008094:	e841 2300 	strex	r3, r2, [r1]
 8008098:	617b      	str	r3, [r7, #20]
   return(result);
 800809a:	697b      	ldr	r3, [r7, #20]
 800809c:	2b00      	cmp	r3, #0
 800809e:	d1e5      	bne.n	800806c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	2220      	movs	r2, #32
 80080a4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	2200      	movs	r2, #0
 80080ac:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80080b0:	2303      	movs	r3, #3
 80080b2:	e011      	b.n	80080d8 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	2220      	movs	r2, #32
 80080b8:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	2220      	movs	r2, #32
 80080be:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	2200      	movs	r2, #0
 80080c6:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	2200      	movs	r2, #0
 80080cc:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	2200      	movs	r2, #0
 80080d2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 80080d6:	2300      	movs	r3, #0
}
 80080d8:	4618      	mov	r0, r3
 80080da:	3758      	adds	r7, #88	; 0x58
 80080dc:	46bd      	mov	sp, r7
 80080de:	bd80      	pop	{r7, pc}

080080e0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80080e0:	b580      	push	{r7, lr}
 80080e2:	b084      	sub	sp, #16
 80080e4:	af00      	add	r7, sp, #0
 80080e6:	60f8      	str	r0, [r7, #12]
 80080e8:	60b9      	str	r1, [r7, #8]
 80080ea:	603b      	str	r3, [r7, #0]
 80080ec:	4613      	mov	r3, r2
 80080ee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80080f0:	e049      	b.n	8008186 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80080f2:	69bb      	ldr	r3, [r7, #24]
 80080f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080f8:	d045      	beq.n	8008186 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80080fa:	f7fa f85d 	bl	80021b8 <HAL_GetTick>
 80080fe:	4602      	mov	r2, r0
 8008100:	683b      	ldr	r3, [r7, #0]
 8008102:	1ad3      	subs	r3, r2, r3
 8008104:	69ba      	ldr	r2, [r7, #24]
 8008106:	429a      	cmp	r2, r3
 8008108:	d302      	bcc.n	8008110 <UART_WaitOnFlagUntilTimeout+0x30>
 800810a:	69bb      	ldr	r3, [r7, #24]
 800810c:	2b00      	cmp	r3, #0
 800810e:	d101      	bne.n	8008114 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008110:	2303      	movs	r3, #3
 8008112:	e048      	b.n	80081a6 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	f003 0304 	and.w	r3, r3, #4
 800811e:	2b00      	cmp	r3, #0
 8008120:	d031      	beq.n	8008186 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	69db      	ldr	r3, [r3, #28]
 8008128:	f003 0308 	and.w	r3, r3, #8
 800812c:	2b08      	cmp	r3, #8
 800812e:	d110      	bne.n	8008152 <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	2208      	movs	r2, #8
 8008136:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8008138:	68f8      	ldr	r0, [r7, #12]
 800813a:	f000 f913 	bl	8008364 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	2208      	movs	r2, #8
 8008142:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	2200      	movs	r2, #0
 800814a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

           return HAL_ERROR;
 800814e:	2301      	movs	r3, #1
 8008150:	e029      	b.n	80081a6 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	69db      	ldr	r3, [r3, #28]
 8008158:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800815c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008160:	d111      	bne.n	8008186 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800816a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800816c:	68f8      	ldr	r0, [r7, #12]
 800816e:	f000 f8f9 	bl	8008364 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	2220      	movs	r2, #32
 8008176:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	2200      	movs	r2, #0
 800817e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8008182:	2303      	movs	r3, #3
 8008184:	e00f      	b.n	80081a6 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	69da      	ldr	r2, [r3, #28]
 800818c:	68bb      	ldr	r3, [r7, #8]
 800818e:	4013      	ands	r3, r2
 8008190:	68ba      	ldr	r2, [r7, #8]
 8008192:	429a      	cmp	r2, r3
 8008194:	bf0c      	ite	eq
 8008196:	2301      	moveq	r3, #1
 8008198:	2300      	movne	r3, #0
 800819a:	b2db      	uxtb	r3, r3
 800819c:	461a      	mov	r2, r3
 800819e:	79fb      	ldrb	r3, [r7, #7]
 80081a0:	429a      	cmp	r2, r3
 80081a2:	d0a6      	beq.n	80080f2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80081a4:	2300      	movs	r3, #0
}
 80081a6:	4618      	mov	r0, r3
 80081a8:	3710      	adds	r7, #16
 80081aa:	46bd      	mov	sp, r7
 80081ac:	bd80      	pop	{r7, pc}
	...

080081b0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80081b0:	b480      	push	{r7}
 80081b2:	b097      	sub	sp, #92	; 0x5c
 80081b4:	af00      	add	r7, sp, #0
 80081b6:	60f8      	str	r0, [r7, #12]
 80081b8:	60b9      	str	r1, [r7, #8]
 80081ba:	4613      	mov	r3, r2
 80081bc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	68ba      	ldr	r2, [r7, #8]
 80081c2:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	88fa      	ldrh	r2, [r7, #6]
 80081c8:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	88fa      	ldrh	r2, [r7, #6]
 80081d0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	2200      	movs	r2, #0
 80081d8:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	689b      	ldr	r3, [r3, #8]
 80081de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80081e2:	d10e      	bne.n	8008202 <UART_Start_Receive_IT+0x52>
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	691b      	ldr	r3, [r3, #16]
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d105      	bne.n	80081f8 <UART_Start_Receive_IT+0x48>
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	f240 12ff 	movw	r2, #511	; 0x1ff
 80081f2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80081f6:	e01a      	b.n	800822e <UART_Start_Receive_IT+0x7e>
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	22ff      	movs	r2, #255	; 0xff
 80081fc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008200:	e015      	b.n	800822e <UART_Start_Receive_IT+0x7e>
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	689b      	ldr	r3, [r3, #8]
 8008206:	2b00      	cmp	r3, #0
 8008208:	d10d      	bne.n	8008226 <UART_Start_Receive_IT+0x76>
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	691b      	ldr	r3, [r3, #16]
 800820e:	2b00      	cmp	r3, #0
 8008210:	d104      	bne.n	800821c <UART_Start_Receive_IT+0x6c>
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	22ff      	movs	r2, #255	; 0xff
 8008216:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800821a:	e008      	b.n	800822e <UART_Start_Receive_IT+0x7e>
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	227f      	movs	r2, #127	; 0x7f
 8008220:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008224:	e003      	b.n	800822e <UART_Start_Receive_IT+0x7e>
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	2200      	movs	r2, #0
 800822a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	2200      	movs	r2, #0
 8008232:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	2222      	movs	r2, #34	; 0x22
 800823a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	3308      	adds	r3, #8
 8008244:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008246:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008248:	e853 3f00 	ldrex	r3, [r3]
 800824c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800824e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008250:	f043 0301 	orr.w	r3, r3, #1
 8008254:	657b      	str	r3, [r7, #84]	; 0x54
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	3308      	adds	r3, #8
 800825c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800825e:	64ba      	str	r2, [r7, #72]	; 0x48
 8008260:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008262:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8008264:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008266:	e841 2300 	strex	r3, r2, [r1]
 800826a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800826c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800826e:	2b00      	cmp	r3, #0
 8008270:	d1e5      	bne.n	800823e <UART_Start_Receive_IT+0x8e>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	689b      	ldr	r3, [r3, #8]
 8008276:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800827a:	d107      	bne.n	800828c <UART_Start_Receive_IT+0xdc>
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	691b      	ldr	r3, [r3, #16]
 8008280:	2b00      	cmp	r3, #0
 8008282:	d103      	bne.n	800828c <UART_Start_Receive_IT+0xdc>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	4a22      	ldr	r2, [pc, #136]	; (8008310 <UART_Start_Receive_IT+0x160>)
 8008288:	669a      	str	r2, [r3, #104]	; 0x68
 800828a:	e002      	b.n	8008292 <UART_Start_Receive_IT+0xe2>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	4a21      	ldr	r2, [pc, #132]	; (8008314 <UART_Start_Receive_IT+0x164>)
 8008290:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	691b      	ldr	r3, [r3, #16]
 8008296:	2b00      	cmp	r3, #0
 8008298:	d019      	beq.n	80082ce <UART_Start_Receive_IT+0x11e>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082a2:	e853 3f00 	ldrex	r3, [r3]
 80082a6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80082a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082aa:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 80082ae:	64fb      	str	r3, [r7, #76]	; 0x4c
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	461a      	mov	r2, r3
 80082b6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80082b8:	637b      	str	r3, [r7, #52]	; 0x34
 80082ba:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082bc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80082be:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80082c0:	e841 2300 	strex	r3, r2, [r1]
 80082c4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80082c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d1e6      	bne.n	800829a <UART_Start_Receive_IT+0xea>
 80082cc:	e018      	b.n	8008300 <UART_Start_Receive_IT+0x150>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082d4:	697b      	ldr	r3, [r7, #20]
 80082d6:	e853 3f00 	ldrex	r3, [r3]
 80082da:	613b      	str	r3, [r7, #16]
   return(result);
 80082dc:	693b      	ldr	r3, [r7, #16]
 80082de:	f043 0320 	orr.w	r3, r3, #32
 80082e2:	653b      	str	r3, [r7, #80]	; 0x50
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	461a      	mov	r2, r3
 80082ea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80082ec:	623b      	str	r3, [r7, #32]
 80082ee:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082f0:	69f9      	ldr	r1, [r7, #28]
 80082f2:	6a3a      	ldr	r2, [r7, #32]
 80082f4:	e841 2300 	strex	r3, r2, [r1]
 80082f8:	61bb      	str	r3, [r7, #24]
   return(result);
 80082fa:	69bb      	ldr	r3, [r7, #24]
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d1e6      	bne.n	80082ce <UART_Start_Receive_IT+0x11e>
  }
  return HAL_OK;
 8008300:	2300      	movs	r3, #0
}
 8008302:	4618      	mov	r0, r3
 8008304:	375c      	adds	r7, #92	; 0x5c
 8008306:	46bd      	mov	sp, r7
 8008308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800830c:	4770      	bx	lr
 800830e:	bf00      	nop
 8008310:	08008783 	.word	0x08008783
 8008314:	080085db 	.word	0x080085db

08008318 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008318:	b480      	push	{r7}
 800831a:	b089      	sub	sp, #36	; 0x24
 800831c:	af00      	add	r7, sp, #0
 800831e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	e853 3f00 	ldrex	r3, [r3]
 800832c:	60bb      	str	r3, [r7, #8]
   return(result);
 800832e:	68bb      	ldr	r3, [r7, #8]
 8008330:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8008334:	61fb      	str	r3, [r7, #28]
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	461a      	mov	r2, r3
 800833c:	69fb      	ldr	r3, [r7, #28]
 800833e:	61bb      	str	r3, [r7, #24]
 8008340:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008342:	6979      	ldr	r1, [r7, #20]
 8008344:	69ba      	ldr	r2, [r7, #24]
 8008346:	e841 2300 	strex	r3, r2, [r1]
 800834a:	613b      	str	r3, [r7, #16]
   return(result);
 800834c:	693b      	ldr	r3, [r7, #16]
 800834e:	2b00      	cmp	r3, #0
 8008350:	d1e6      	bne.n	8008320 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	2220      	movs	r2, #32
 8008356:	67da      	str	r2, [r3, #124]	; 0x7c
}
 8008358:	bf00      	nop
 800835a:	3724      	adds	r7, #36	; 0x24
 800835c:	46bd      	mov	sp, r7
 800835e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008362:	4770      	bx	lr

08008364 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008364:	b480      	push	{r7}
 8008366:	b095      	sub	sp, #84	; 0x54
 8008368:	af00      	add	r7, sp, #0
 800836a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008372:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008374:	e853 3f00 	ldrex	r3, [r3]
 8008378:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800837a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800837c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008380:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	461a      	mov	r2, r3
 8008388:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800838a:	643b      	str	r3, [r7, #64]	; 0x40
 800838c:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800838e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008390:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008392:	e841 2300 	strex	r3, r2, [r1]
 8008396:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008398:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800839a:	2b00      	cmp	r3, #0
 800839c:	d1e6      	bne.n	800836c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	3308      	adds	r3, #8
 80083a4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083a6:	6a3b      	ldr	r3, [r7, #32]
 80083a8:	e853 3f00 	ldrex	r3, [r3]
 80083ac:	61fb      	str	r3, [r7, #28]
   return(result);
 80083ae:	69fb      	ldr	r3, [r7, #28]
 80083b0:	f023 0301 	bic.w	r3, r3, #1
 80083b4:	64bb      	str	r3, [r7, #72]	; 0x48
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	3308      	adds	r3, #8
 80083bc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80083be:	62fa      	str	r2, [r7, #44]	; 0x2c
 80083c0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083c2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80083c4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80083c6:	e841 2300 	strex	r3, r2, [r1]
 80083ca:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80083cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d1e5      	bne.n	800839e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80083d6:	2b01      	cmp	r3, #1
 80083d8:	d118      	bne.n	800840c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	e853 3f00 	ldrex	r3, [r3]
 80083e6:	60bb      	str	r3, [r7, #8]
   return(result);
 80083e8:	68bb      	ldr	r3, [r7, #8]
 80083ea:	f023 0310 	bic.w	r3, r3, #16
 80083ee:	647b      	str	r3, [r7, #68]	; 0x44
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	461a      	mov	r2, r3
 80083f6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80083f8:	61bb      	str	r3, [r7, #24]
 80083fa:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083fc:	6979      	ldr	r1, [r7, #20]
 80083fe:	69ba      	ldr	r2, [r7, #24]
 8008400:	e841 2300 	strex	r3, r2, [r1]
 8008404:	613b      	str	r3, [r7, #16]
   return(result);
 8008406:	693b      	ldr	r3, [r7, #16]
 8008408:	2b00      	cmp	r3, #0
 800840a:	d1e6      	bne.n	80083da <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	2220      	movs	r2, #32
 8008410:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	2200      	movs	r2, #0
 8008418:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	2200      	movs	r2, #0
 800841e:	669a      	str	r2, [r3, #104]	; 0x68
}
 8008420:	bf00      	nop
 8008422:	3754      	adds	r7, #84	; 0x54
 8008424:	46bd      	mov	sp, r7
 8008426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800842a:	4770      	bx	lr

0800842c <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800842c:	b580      	push	{r7, lr}
 800842e:	b090      	sub	sp, #64	; 0x40
 8008430:	af00      	add	r7, sp, #0
 8008432:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008438:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	699b      	ldr	r3, [r3, #24]
 800843e:	2b20      	cmp	r3, #32
 8008440:	d037      	beq.n	80084b2 <UART_DMATransmitCplt+0x86>
  {
    huart->TxXferCount = 0U;
 8008442:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008444:	2200      	movs	r2, #0
 8008446:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800844a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	3308      	adds	r3, #8
 8008450:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008452:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008454:	e853 3f00 	ldrex	r3, [r3]
 8008458:	623b      	str	r3, [r7, #32]
   return(result);
 800845a:	6a3b      	ldr	r3, [r7, #32]
 800845c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008460:	63bb      	str	r3, [r7, #56]	; 0x38
 8008462:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	3308      	adds	r3, #8
 8008468:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800846a:	633a      	str	r2, [r7, #48]	; 0x30
 800846c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800846e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008470:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008472:	e841 2300 	strex	r3, r2, [r1]
 8008476:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008478:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800847a:	2b00      	cmp	r3, #0
 800847c:	d1e5      	bne.n	800844a <UART_DMATransmitCplt+0x1e>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800847e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008484:	693b      	ldr	r3, [r7, #16]
 8008486:	e853 3f00 	ldrex	r3, [r3]
 800848a:	60fb      	str	r3, [r7, #12]
   return(result);
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008492:	637b      	str	r3, [r7, #52]	; 0x34
 8008494:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	461a      	mov	r2, r3
 800849a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800849c:	61fb      	str	r3, [r7, #28]
 800849e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084a0:	69b9      	ldr	r1, [r7, #24]
 80084a2:	69fa      	ldr	r2, [r7, #28]
 80084a4:	e841 2300 	strex	r3, r2, [r1]
 80084a8:	617b      	str	r3, [r7, #20]
   return(result);
 80084aa:	697b      	ldr	r3, [r7, #20]
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d1e6      	bne.n	800847e <UART_DMATransmitCplt+0x52>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80084b0:	e002      	b.n	80084b8 <UART_DMATransmitCplt+0x8c>
    HAL_UART_TxCpltCallback(huart);
 80084b2:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80084b4:	f7ff facc 	bl	8007a50 <HAL_UART_TxCpltCallback>
}
 80084b8:	bf00      	nop
 80084ba:	3740      	adds	r7, #64	; 0x40
 80084bc:	46bd      	mov	sp, r7
 80084be:	bd80      	pop	{r7, pc}

080084c0 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80084c0:	b580      	push	{r7, lr}
 80084c2:	b084      	sub	sp, #16
 80084c4:	af00      	add	r7, sp, #0
 80084c6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084cc:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80084ce:	68f8      	ldr	r0, [r7, #12]
 80084d0:	f7ff fac8 	bl	8007a64 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80084d4:	bf00      	nop
 80084d6:	3710      	adds	r7, #16
 80084d8:	46bd      	mov	sp, r7
 80084da:	bd80      	pop	{r7, pc}

080084dc <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80084dc:	b580      	push	{r7, lr}
 80084de:	b086      	sub	sp, #24
 80084e0:	af00      	add	r7, sp, #0
 80084e2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084e8:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80084ea:	697b      	ldr	r3, [r7, #20]
 80084ec:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80084ee:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80084f0:	697b      	ldr	r3, [r7, #20]
 80084f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80084f6:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80084f8:	697b      	ldr	r3, [r7, #20]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	689b      	ldr	r3, [r3, #8]
 80084fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008502:	2b80      	cmp	r3, #128	; 0x80
 8008504:	d109      	bne.n	800851a <UART_DMAError+0x3e>
 8008506:	693b      	ldr	r3, [r7, #16]
 8008508:	2b21      	cmp	r3, #33	; 0x21
 800850a:	d106      	bne.n	800851a <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800850c:	697b      	ldr	r3, [r7, #20]
 800850e:	2200      	movs	r2, #0
 8008510:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 8008514:	6978      	ldr	r0, [r7, #20]
 8008516:	f7ff feff 	bl	8008318 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800851a:	697b      	ldr	r3, [r7, #20]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	689b      	ldr	r3, [r3, #8]
 8008520:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008524:	2b40      	cmp	r3, #64	; 0x40
 8008526:	d109      	bne.n	800853c <UART_DMAError+0x60>
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	2b22      	cmp	r3, #34	; 0x22
 800852c:	d106      	bne.n	800853c <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800852e:	697b      	ldr	r3, [r7, #20]
 8008530:	2200      	movs	r2, #0
 8008532:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 8008536:	6978      	ldr	r0, [r7, #20]
 8008538:	f7ff ff14 	bl	8008364 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800853c:	697b      	ldr	r3, [r7, #20]
 800853e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008542:	f043 0210 	orr.w	r2, r3, #16
 8008546:	697b      	ldr	r3, [r7, #20]
 8008548:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800854c:	6978      	ldr	r0, [r7, #20]
 800854e:	f7ff fa93 	bl	8007a78 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008552:	bf00      	nop
 8008554:	3718      	adds	r7, #24
 8008556:	46bd      	mov	sp, r7
 8008558:	bd80      	pop	{r7, pc}

0800855a <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800855a:	b580      	push	{r7, lr}
 800855c:	b084      	sub	sp, #16
 800855e:	af00      	add	r7, sp, #0
 8008560:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008566:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	2200      	movs	r2, #0
 800856c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	2200      	movs	r2, #0
 8008574:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008578:	68f8      	ldr	r0, [r7, #12]
 800857a:	f7ff fa7d 	bl	8007a78 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800857e:	bf00      	nop
 8008580:	3710      	adds	r7, #16
 8008582:	46bd      	mov	sp, r7
 8008584:	bd80      	pop	{r7, pc}

08008586 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008586:	b580      	push	{r7, lr}
 8008588:	b088      	sub	sp, #32
 800858a:	af00      	add	r7, sp, #0
 800858c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	e853 3f00 	ldrex	r3, [r3]
 800859a:	60bb      	str	r3, [r7, #8]
   return(result);
 800859c:	68bb      	ldr	r3, [r7, #8]
 800859e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80085a2:	61fb      	str	r3, [r7, #28]
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	461a      	mov	r2, r3
 80085aa:	69fb      	ldr	r3, [r7, #28]
 80085ac:	61bb      	str	r3, [r7, #24]
 80085ae:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085b0:	6979      	ldr	r1, [r7, #20]
 80085b2:	69ba      	ldr	r2, [r7, #24]
 80085b4:	e841 2300 	strex	r3, r2, [r1]
 80085b8:	613b      	str	r3, [r7, #16]
   return(result);
 80085ba:	693b      	ldr	r3, [r7, #16]
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d1e6      	bne.n	800858e <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	2220      	movs	r2, #32
 80085c4:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	2200      	movs	r2, #0
 80085ca:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80085cc:	6878      	ldr	r0, [r7, #4]
 80085ce:	f7ff fa3f 	bl	8007a50 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80085d2:	bf00      	nop
 80085d4:	3720      	adds	r7, #32
 80085d6:	46bd      	mov	sp, r7
 80085d8:	bd80      	pop	{r7, pc}

080085da <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80085da:	b580      	push	{r7, lr}
 80085dc:	b09c      	sub	sp, #112	; 0x70
 80085de:	af00      	add	r7, sp, #0
 80085e0:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80085e8:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80085f2:	2b22      	cmp	r3, #34	; 0x22
 80085f4:	f040 80b9 	bne.w	800876a <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80085fe:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008602:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8008606:	b2d9      	uxtb	r1, r3
 8008608:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 800860c:	b2da      	uxtb	r2, r3
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008612:	400a      	ands	r2, r1
 8008614:	b2d2      	uxtb	r2, r2
 8008616:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800861c:	1c5a      	adds	r2, r3, #1
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008628:	b29b      	uxth	r3, r3
 800862a:	3b01      	subs	r3, #1
 800862c:	b29a      	uxth	r2, r3
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800863a:	b29b      	uxth	r3, r3
 800863c:	2b00      	cmp	r3, #0
 800863e:	f040 809c 	bne.w	800877a <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008648:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800864a:	e853 3f00 	ldrex	r3, [r3]
 800864e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008650:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008652:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008656:	66bb      	str	r3, [r7, #104]	; 0x68
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	461a      	mov	r2, r3
 800865e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008660:	65bb      	str	r3, [r7, #88]	; 0x58
 8008662:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008664:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008666:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008668:	e841 2300 	strex	r3, r2, [r1]
 800866c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800866e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008670:	2b00      	cmp	r3, #0
 8008672:	d1e6      	bne.n	8008642 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	3308      	adds	r3, #8
 800867a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800867c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800867e:	e853 3f00 	ldrex	r3, [r3]
 8008682:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008684:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008686:	f023 0301 	bic.w	r3, r3, #1
 800868a:	667b      	str	r3, [r7, #100]	; 0x64
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	3308      	adds	r3, #8
 8008692:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8008694:	647a      	str	r2, [r7, #68]	; 0x44
 8008696:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008698:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800869a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800869c:	e841 2300 	strex	r3, r2, [r1]
 80086a0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80086a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d1e5      	bne.n	8008674 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	2220      	movs	r2, #32
 80086ac:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	2200      	movs	r2, #0
 80086b4:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	2200      	movs	r2, #0
 80086ba:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	685b      	ldr	r3, [r3, #4]
 80086c2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	d018      	beq.n	80086fc <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086d2:	e853 3f00 	ldrex	r3, [r3]
 80086d6:	623b      	str	r3, [r7, #32]
   return(result);
 80086d8:	6a3b      	ldr	r3, [r7, #32]
 80086da:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80086de:	663b      	str	r3, [r7, #96]	; 0x60
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	461a      	mov	r2, r3
 80086e6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80086e8:	633b      	str	r3, [r7, #48]	; 0x30
 80086ea:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086ec:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80086ee:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80086f0:	e841 2300 	strex	r3, r2, [r1]
 80086f4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80086f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d1e6      	bne.n	80086ca <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008700:	2b01      	cmp	r3, #1
 8008702:	d12e      	bne.n	8008762 <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	2200      	movs	r2, #0
 8008708:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008710:	693b      	ldr	r3, [r7, #16]
 8008712:	e853 3f00 	ldrex	r3, [r3]
 8008716:	60fb      	str	r3, [r7, #12]
   return(result);
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	f023 0310 	bic.w	r3, r3, #16
 800871e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	461a      	mov	r2, r3
 8008726:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008728:	61fb      	str	r3, [r7, #28]
 800872a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800872c:	69b9      	ldr	r1, [r7, #24]
 800872e:	69fa      	ldr	r2, [r7, #28]
 8008730:	e841 2300 	strex	r3, r2, [r1]
 8008734:	617b      	str	r3, [r7, #20]
   return(result);
 8008736:	697b      	ldr	r3, [r7, #20]
 8008738:	2b00      	cmp	r3, #0
 800873a:	d1e6      	bne.n	800870a <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	69db      	ldr	r3, [r3, #28]
 8008742:	f003 0310 	and.w	r3, r3, #16
 8008746:	2b10      	cmp	r3, #16
 8008748:	d103      	bne.n	8008752 <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	2210      	movs	r2, #16
 8008750:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8008758:	4619      	mov	r1, r3
 800875a:	6878      	ldr	r0, [r7, #4]
 800875c:	f7ff f996 	bl	8007a8c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008760:	e00b      	b.n	800877a <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8008762:	6878      	ldr	r0, [r7, #4]
 8008764:	f7f8 fda6 	bl	80012b4 <HAL_UART_RxCpltCallback>
}
 8008768:	e007      	b.n	800877a <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	699a      	ldr	r2, [r3, #24]
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	f042 0208 	orr.w	r2, r2, #8
 8008778:	619a      	str	r2, [r3, #24]
}
 800877a:	bf00      	nop
 800877c:	3770      	adds	r7, #112	; 0x70
 800877e:	46bd      	mov	sp, r7
 8008780:	bd80      	pop	{r7, pc}

08008782 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008782:	b580      	push	{r7, lr}
 8008784:	b09c      	sub	sp, #112	; 0x70
 8008786:	af00      	add	r7, sp, #0
 8008788:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008790:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800879a:	2b22      	cmp	r3, #34	; 0x22
 800879c:	f040 80b9 	bne.w	8008912 <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80087a6:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80087ae:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80087b0:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 80087b4:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 80087b8:	4013      	ands	r3, r2
 80087ba:	b29a      	uxth	r2, r3
 80087bc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80087be:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80087c4:	1c9a      	adds	r2, r3, #2
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80087d0:	b29b      	uxth	r3, r3
 80087d2:	3b01      	subs	r3, #1
 80087d4:	b29a      	uxth	r2, r3
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80087e2:	b29b      	uxth	r3, r3
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	f040 809c 	bne.w	8008922 <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087f0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80087f2:	e853 3f00 	ldrex	r3, [r3]
 80087f6:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 80087f8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80087fa:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80087fe:	667b      	str	r3, [r7, #100]	; 0x64
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	461a      	mov	r2, r3
 8008806:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008808:	657b      	str	r3, [r7, #84]	; 0x54
 800880a:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800880c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800880e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008810:	e841 2300 	strex	r3, r2, [r1]
 8008814:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8008816:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008818:	2b00      	cmp	r3, #0
 800881a:	d1e6      	bne.n	80087ea <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	3308      	adds	r3, #8
 8008822:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008824:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008826:	e853 3f00 	ldrex	r3, [r3]
 800882a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800882c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800882e:	f023 0301 	bic.w	r3, r3, #1
 8008832:	663b      	str	r3, [r7, #96]	; 0x60
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	3308      	adds	r3, #8
 800883a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800883c:	643a      	str	r2, [r7, #64]	; 0x40
 800883e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008840:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008842:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008844:	e841 2300 	strex	r3, r2, [r1]
 8008848:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800884a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800884c:	2b00      	cmp	r3, #0
 800884e:	d1e5      	bne.n	800881c <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	2220      	movs	r2, #32
 8008854:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	2200      	movs	r2, #0
 800885c:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	2200      	movs	r2, #0
 8008862:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	685b      	ldr	r3, [r3, #4]
 800886a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800886e:	2b00      	cmp	r3, #0
 8008870:	d018      	beq.n	80088a4 <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008878:	6a3b      	ldr	r3, [r7, #32]
 800887a:	e853 3f00 	ldrex	r3, [r3]
 800887e:	61fb      	str	r3, [r7, #28]
   return(result);
 8008880:	69fb      	ldr	r3, [r7, #28]
 8008882:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008886:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	461a      	mov	r2, r3
 800888e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008890:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008892:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008894:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008896:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008898:	e841 2300 	strex	r3, r2, [r1]
 800889c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800889e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	d1e6      	bne.n	8008872 <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80088a8:	2b01      	cmp	r3, #1
 80088aa:	d12e      	bne.n	800890a <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	2200      	movs	r2, #0
 80088b0:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	e853 3f00 	ldrex	r3, [r3]
 80088be:	60bb      	str	r3, [r7, #8]
   return(result);
 80088c0:	68bb      	ldr	r3, [r7, #8]
 80088c2:	f023 0310 	bic.w	r3, r3, #16
 80088c6:	65bb      	str	r3, [r7, #88]	; 0x58
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	461a      	mov	r2, r3
 80088ce:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80088d0:	61bb      	str	r3, [r7, #24]
 80088d2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088d4:	6979      	ldr	r1, [r7, #20]
 80088d6:	69ba      	ldr	r2, [r7, #24]
 80088d8:	e841 2300 	strex	r3, r2, [r1]
 80088dc:	613b      	str	r3, [r7, #16]
   return(result);
 80088de:	693b      	ldr	r3, [r7, #16]
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	d1e6      	bne.n	80088b2 <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	69db      	ldr	r3, [r3, #28]
 80088ea:	f003 0310 	and.w	r3, r3, #16
 80088ee:	2b10      	cmp	r3, #16
 80088f0:	d103      	bne.n	80088fa <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	2210      	movs	r2, #16
 80088f8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8008900:	4619      	mov	r1, r3
 8008902:	6878      	ldr	r0, [r7, #4]
 8008904:	f7ff f8c2 	bl	8007a8c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008908:	e00b      	b.n	8008922 <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 800890a:	6878      	ldr	r0, [r7, #4]
 800890c:	f7f8 fcd2 	bl	80012b4 <HAL_UART_RxCpltCallback>
}
 8008910:	e007      	b.n	8008922 <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	699a      	ldr	r2, [r3, #24]
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	f042 0208 	orr.w	r2, r2, #8
 8008920:	619a      	str	r2, [r3, #24]
}
 8008922:	bf00      	nop
 8008924:	3770      	adds	r7, #112	; 0x70
 8008926:	46bd      	mov	sp, r7
 8008928:	bd80      	pop	{r7, pc}

0800892a <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800892a:	b480      	push	{r7}
 800892c:	b083      	sub	sp, #12
 800892e:	af00      	add	r7, sp, #0
 8008930:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008932:	bf00      	nop
 8008934:	370c      	adds	r7, #12
 8008936:	46bd      	mov	sp, r7
 8008938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800893c:	4770      	bx	lr

0800893e <__cvt>:
 800893e:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008942:	ec55 4b10 	vmov	r4, r5, d0
 8008946:	2d00      	cmp	r5, #0
 8008948:	460e      	mov	r6, r1
 800894a:	4619      	mov	r1, r3
 800894c:	462b      	mov	r3, r5
 800894e:	bfbb      	ittet	lt
 8008950:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8008954:	461d      	movlt	r5, r3
 8008956:	2300      	movge	r3, #0
 8008958:	232d      	movlt	r3, #45	; 0x2d
 800895a:	700b      	strb	r3, [r1, #0]
 800895c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800895e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8008962:	4691      	mov	r9, r2
 8008964:	f023 0820 	bic.w	r8, r3, #32
 8008968:	bfbc      	itt	lt
 800896a:	4622      	movlt	r2, r4
 800896c:	4614      	movlt	r4, r2
 800896e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008972:	d005      	beq.n	8008980 <__cvt+0x42>
 8008974:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8008978:	d100      	bne.n	800897c <__cvt+0x3e>
 800897a:	3601      	adds	r6, #1
 800897c:	2102      	movs	r1, #2
 800897e:	e000      	b.n	8008982 <__cvt+0x44>
 8008980:	2103      	movs	r1, #3
 8008982:	ab03      	add	r3, sp, #12
 8008984:	9301      	str	r3, [sp, #4]
 8008986:	ab02      	add	r3, sp, #8
 8008988:	9300      	str	r3, [sp, #0]
 800898a:	ec45 4b10 	vmov	d0, r4, r5
 800898e:	4653      	mov	r3, sl
 8008990:	4632      	mov	r2, r6
 8008992:	f001 f96d 	bl	8009c70 <_dtoa_r>
 8008996:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800899a:	4607      	mov	r7, r0
 800899c:	d102      	bne.n	80089a4 <__cvt+0x66>
 800899e:	f019 0f01 	tst.w	r9, #1
 80089a2:	d022      	beq.n	80089ea <__cvt+0xac>
 80089a4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80089a8:	eb07 0906 	add.w	r9, r7, r6
 80089ac:	d110      	bne.n	80089d0 <__cvt+0x92>
 80089ae:	783b      	ldrb	r3, [r7, #0]
 80089b0:	2b30      	cmp	r3, #48	; 0x30
 80089b2:	d10a      	bne.n	80089ca <__cvt+0x8c>
 80089b4:	2200      	movs	r2, #0
 80089b6:	2300      	movs	r3, #0
 80089b8:	4620      	mov	r0, r4
 80089ba:	4629      	mov	r1, r5
 80089bc:	f7f8 f884 	bl	8000ac8 <__aeabi_dcmpeq>
 80089c0:	b918      	cbnz	r0, 80089ca <__cvt+0x8c>
 80089c2:	f1c6 0601 	rsb	r6, r6, #1
 80089c6:	f8ca 6000 	str.w	r6, [sl]
 80089ca:	f8da 3000 	ldr.w	r3, [sl]
 80089ce:	4499      	add	r9, r3
 80089d0:	2200      	movs	r2, #0
 80089d2:	2300      	movs	r3, #0
 80089d4:	4620      	mov	r0, r4
 80089d6:	4629      	mov	r1, r5
 80089d8:	f7f8 f876 	bl	8000ac8 <__aeabi_dcmpeq>
 80089dc:	b108      	cbz	r0, 80089e2 <__cvt+0xa4>
 80089de:	f8cd 900c 	str.w	r9, [sp, #12]
 80089e2:	2230      	movs	r2, #48	; 0x30
 80089e4:	9b03      	ldr	r3, [sp, #12]
 80089e6:	454b      	cmp	r3, r9
 80089e8:	d307      	bcc.n	80089fa <__cvt+0xbc>
 80089ea:	9b03      	ldr	r3, [sp, #12]
 80089ec:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80089ee:	1bdb      	subs	r3, r3, r7
 80089f0:	4638      	mov	r0, r7
 80089f2:	6013      	str	r3, [r2, #0]
 80089f4:	b004      	add	sp, #16
 80089f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80089fa:	1c59      	adds	r1, r3, #1
 80089fc:	9103      	str	r1, [sp, #12]
 80089fe:	701a      	strb	r2, [r3, #0]
 8008a00:	e7f0      	b.n	80089e4 <__cvt+0xa6>

08008a02 <__exponent>:
 8008a02:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008a04:	4603      	mov	r3, r0
 8008a06:	2900      	cmp	r1, #0
 8008a08:	bfb8      	it	lt
 8008a0a:	4249      	neglt	r1, r1
 8008a0c:	f803 2b02 	strb.w	r2, [r3], #2
 8008a10:	bfb4      	ite	lt
 8008a12:	222d      	movlt	r2, #45	; 0x2d
 8008a14:	222b      	movge	r2, #43	; 0x2b
 8008a16:	2909      	cmp	r1, #9
 8008a18:	7042      	strb	r2, [r0, #1]
 8008a1a:	dd2a      	ble.n	8008a72 <__exponent+0x70>
 8008a1c:	f10d 0207 	add.w	r2, sp, #7
 8008a20:	4617      	mov	r7, r2
 8008a22:	260a      	movs	r6, #10
 8008a24:	4694      	mov	ip, r2
 8008a26:	fb91 f5f6 	sdiv	r5, r1, r6
 8008a2a:	fb06 1415 	mls	r4, r6, r5, r1
 8008a2e:	3430      	adds	r4, #48	; 0x30
 8008a30:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8008a34:	460c      	mov	r4, r1
 8008a36:	2c63      	cmp	r4, #99	; 0x63
 8008a38:	f102 32ff 	add.w	r2, r2, #4294967295
 8008a3c:	4629      	mov	r1, r5
 8008a3e:	dcf1      	bgt.n	8008a24 <__exponent+0x22>
 8008a40:	3130      	adds	r1, #48	; 0x30
 8008a42:	f1ac 0402 	sub.w	r4, ip, #2
 8008a46:	f802 1c01 	strb.w	r1, [r2, #-1]
 8008a4a:	1c41      	adds	r1, r0, #1
 8008a4c:	4622      	mov	r2, r4
 8008a4e:	42ba      	cmp	r2, r7
 8008a50:	d30a      	bcc.n	8008a68 <__exponent+0x66>
 8008a52:	f10d 0209 	add.w	r2, sp, #9
 8008a56:	eba2 020c 	sub.w	r2, r2, ip
 8008a5a:	42bc      	cmp	r4, r7
 8008a5c:	bf88      	it	hi
 8008a5e:	2200      	movhi	r2, #0
 8008a60:	4413      	add	r3, r2
 8008a62:	1a18      	subs	r0, r3, r0
 8008a64:	b003      	add	sp, #12
 8008a66:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008a68:	f812 5b01 	ldrb.w	r5, [r2], #1
 8008a6c:	f801 5f01 	strb.w	r5, [r1, #1]!
 8008a70:	e7ed      	b.n	8008a4e <__exponent+0x4c>
 8008a72:	2330      	movs	r3, #48	; 0x30
 8008a74:	3130      	adds	r1, #48	; 0x30
 8008a76:	7083      	strb	r3, [r0, #2]
 8008a78:	70c1      	strb	r1, [r0, #3]
 8008a7a:	1d03      	adds	r3, r0, #4
 8008a7c:	e7f1      	b.n	8008a62 <__exponent+0x60>
	...

08008a80 <_printf_float>:
 8008a80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a84:	ed2d 8b02 	vpush	{d8}
 8008a88:	b08d      	sub	sp, #52	; 0x34
 8008a8a:	460c      	mov	r4, r1
 8008a8c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8008a90:	4616      	mov	r6, r2
 8008a92:	461f      	mov	r7, r3
 8008a94:	4605      	mov	r5, r0
 8008a96:	f000 ffe7 	bl	8009a68 <_localeconv_r>
 8008a9a:	f8d0 a000 	ldr.w	sl, [r0]
 8008a9e:	4650      	mov	r0, sl
 8008aa0:	f7f7 fbe6 	bl	8000270 <strlen>
 8008aa4:	2300      	movs	r3, #0
 8008aa6:	930a      	str	r3, [sp, #40]	; 0x28
 8008aa8:	6823      	ldr	r3, [r4, #0]
 8008aaa:	9305      	str	r3, [sp, #20]
 8008aac:	f8d8 3000 	ldr.w	r3, [r8]
 8008ab0:	f894 b018 	ldrb.w	fp, [r4, #24]
 8008ab4:	3307      	adds	r3, #7
 8008ab6:	f023 0307 	bic.w	r3, r3, #7
 8008aba:	f103 0208 	add.w	r2, r3, #8
 8008abe:	f8c8 2000 	str.w	r2, [r8]
 8008ac2:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008ac6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008aca:	9307      	str	r3, [sp, #28]
 8008acc:	f8cd 8018 	str.w	r8, [sp, #24]
 8008ad0:	ee08 0a10 	vmov	s16, r0
 8008ad4:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8008ad8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008adc:	4b9e      	ldr	r3, [pc, #632]	; (8008d58 <_printf_float+0x2d8>)
 8008ade:	f04f 32ff 	mov.w	r2, #4294967295
 8008ae2:	f7f8 f823 	bl	8000b2c <__aeabi_dcmpun>
 8008ae6:	bb88      	cbnz	r0, 8008b4c <_printf_float+0xcc>
 8008ae8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008aec:	4b9a      	ldr	r3, [pc, #616]	; (8008d58 <_printf_float+0x2d8>)
 8008aee:	f04f 32ff 	mov.w	r2, #4294967295
 8008af2:	f7f7 fffd 	bl	8000af0 <__aeabi_dcmple>
 8008af6:	bb48      	cbnz	r0, 8008b4c <_printf_float+0xcc>
 8008af8:	2200      	movs	r2, #0
 8008afa:	2300      	movs	r3, #0
 8008afc:	4640      	mov	r0, r8
 8008afe:	4649      	mov	r1, r9
 8008b00:	f7f7 ffec 	bl	8000adc <__aeabi_dcmplt>
 8008b04:	b110      	cbz	r0, 8008b0c <_printf_float+0x8c>
 8008b06:	232d      	movs	r3, #45	; 0x2d
 8008b08:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008b0c:	4a93      	ldr	r2, [pc, #588]	; (8008d5c <_printf_float+0x2dc>)
 8008b0e:	4b94      	ldr	r3, [pc, #592]	; (8008d60 <_printf_float+0x2e0>)
 8008b10:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8008b14:	bf94      	ite	ls
 8008b16:	4690      	movls	r8, r2
 8008b18:	4698      	movhi	r8, r3
 8008b1a:	2303      	movs	r3, #3
 8008b1c:	6123      	str	r3, [r4, #16]
 8008b1e:	9b05      	ldr	r3, [sp, #20]
 8008b20:	f023 0304 	bic.w	r3, r3, #4
 8008b24:	6023      	str	r3, [r4, #0]
 8008b26:	f04f 0900 	mov.w	r9, #0
 8008b2a:	9700      	str	r7, [sp, #0]
 8008b2c:	4633      	mov	r3, r6
 8008b2e:	aa0b      	add	r2, sp, #44	; 0x2c
 8008b30:	4621      	mov	r1, r4
 8008b32:	4628      	mov	r0, r5
 8008b34:	f000 f9da 	bl	8008eec <_printf_common>
 8008b38:	3001      	adds	r0, #1
 8008b3a:	f040 8090 	bne.w	8008c5e <_printf_float+0x1de>
 8008b3e:	f04f 30ff 	mov.w	r0, #4294967295
 8008b42:	b00d      	add	sp, #52	; 0x34
 8008b44:	ecbd 8b02 	vpop	{d8}
 8008b48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b4c:	4642      	mov	r2, r8
 8008b4e:	464b      	mov	r3, r9
 8008b50:	4640      	mov	r0, r8
 8008b52:	4649      	mov	r1, r9
 8008b54:	f7f7 ffea 	bl	8000b2c <__aeabi_dcmpun>
 8008b58:	b140      	cbz	r0, 8008b6c <_printf_float+0xec>
 8008b5a:	464b      	mov	r3, r9
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	bfbc      	itt	lt
 8008b60:	232d      	movlt	r3, #45	; 0x2d
 8008b62:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8008b66:	4a7f      	ldr	r2, [pc, #508]	; (8008d64 <_printf_float+0x2e4>)
 8008b68:	4b7f      	ldr	r3, [pc, #508]	; (8008d68 <_printf_float+0x2e8>)
 8008b6a:	e7d1      	b.n	8008b10 <_printf_float+0x90>
 8008b6c:	6863      	ldr	r3, [r4, #4]
 8008b6e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8008b72:	9206      	str	r2, [sp, #24]
 8008b74:	1c5a      	adds	r2, r3, #1
 8008b76:	d13f      	bne.n	8008bf8 <_printf_float+0x178>
 8008b78:	2306      	movs	r3, #6
 8008b7a:	6063      	str	r3, [r4, #4]
 8008b7c:	9b05      	ldr	r3, [sp, #20]
 8008b7e:	6861      	ldr	r1, [r4, #4]
 8008b80:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8008b84:	2300      	movs	r3, #0
 8008b86:	9303      	str	r3, [sp, #12]
 8008b88:	ab0a      	add	r3, sp, #40	; 0x28
 8008b8a:	e9cd b301 	strd	fp, r3, [sp, #4]
 8008b8e:	ab09      	add	r3, sp, #36	; 0x24
 8008b90:	ec49 8b10 	vmov	d0, r8, r9
 8008b94:	9300      	str	r3, [sp, #0]
 8008b96:	6022      	str	r2, [r4, #0]
 8008b98:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8008b9c:	4628      	mov	r0, r5
 8008b9e:	f7ff fece 	bl	800893e <__cvt>
 8008ba2:	9b06      	ldr	r3, [sp, #24]
 8008ba4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008ba6:	2b47      	cmp	r3, #71	; 0x47
 8008ba8:	4680      	mov	r8, r0
 8008baa:	d108      	bne.n	8008bbe <_printf_float+0x13e>
 8008bac:	1cc8      	adds	r0, r1, #3
 8008bae:	db02      	blt.n	8008bb6 <_printf_float+0x136>
 8008bb0:	6863      	ldr	r3, [r4, #4]
 8008bb2:	4299      	cmp	r1, r3
 8008bb4:	dd41      	ble.n	8008c3a <_printf_float+0x1ba>
 8008bb6:	f1ab 0302 	sub.w	r3, fp, #2
 8008bba:	fa5f fb83 	uxtb.w	fp, r3
 8008bbe:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008bc2:	d820      	bhi.n	8008c06 <_printf_float+0x186>
 8008bc4:	3901      	subs	r1, #1
 8008bc6:	465a      	mov	r2, fp
 8008bc8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008bcc:	9109      	str	r1, [sp, #36]	; 0x24
 8008bce:	f7ff ff18 	bl	8008a02 <__exponent>
 8008bd2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008bd4:	1813      	adds	r3, r2, r0
 8008bd6:	2a01      	cmp	r2, #1
 8008bd8:	4681      	mov	r9, r0
 8008bda:	6123      	str	r3, [r4, #16]
 8008bdc:	dc02      	bgt.n	8008be4 <_printf_float+0x164>
 8008bde:	6822      	ldr	r2, [r4, #0]
 8008be0:	07d2      	lsls	r2, r2, #31
 8008be2:	d501      	bpl.n	8008be8 <_printf_float+0x168>
 8008be4:	3301      	adds	r3, #1
 8008be6:	6123      	str	r3, [r4, #16]
 8008be8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	d09c      	beq.n	8008b2a <_printf_float+0xaa>
 8008bf0:	232d      	movs	r3, #45	; 0x2d
 8008bf2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008bf6:	e798      	b.n	8008b2a <_printf_float+0xaa>
 8008bf8:	9a06      	ldr	r2, [sp, #24]
 8008bfa:	2a47      	cmp	r2, #71	; 0x47
 8008bfc:	d1be      	bne.n	8008b7c <_printf_float+0xfc>
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d1bc      	bne.n	8008b7c <_printf_float+0xfc>
 8008c02:	2301      	movs	r3, #1
 8008c04:	e7b9      	b.n	8008b7a <_printf_float+0xfa>
 8008c06:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8008c0a:	d118      	bne.n	8008c3e <_printf_float+0x1be>
 8008c0c:	2900      	cmp	r1, #0
 8008c0e:	6863      	ldr	r3, [r4, #4]
 8008c10:	dd0b      	ble.n	8008c2a <_printf_float+0x1aa>
 8008c12:	6121      	str	r1, [r4, #16]
 8008c14:	b913      	cbnz	r3, 8008c1c <_printf_float+0x19c>
 8008c16:	6822      	ldr	r2, [r4, #0]
 8008c18:	07d0      	lsls	r0, r2, #31
 8008c1a:	d502      	bpl.n	8008c22 <_printf_float+0x1a2>
 8008c1c:	3301      	adds	r3, #1
 8008c1e:	440b      	add	r3, r1
 8008c20:	6123      	str	r3, [r4, #16]
 8008c22:	65a1      	str	r1, [r4, #88]	; 0x58
 8008c24:	f04f 0900 	mov.w	r9, #0
 8008c28:	e7de      	b.n	8008be8 <_printf_float+0x168>
 8008c2a:	b913      	cbnz	r3, 8008c32 <_printf_float+0x1b2>
 8008c2c:	6822      	ldr	r2, [r4, #0]
 8008c2e:	07d2      	lsls	r2, r2, #31
 8008c30:	d501      	bpl.n	8008c36 <_printf_float+0x1b6>
 8008c32:	3302      	adds	r3, #2
 8008c34:	e7f4      	b.n	8008c20 <_printf_float+0x1a0>
 8008c36:	2301      	movs	r3, #1
 8008c38:	e7f2      	b.n	8008c20 <_printf_float+0x1a0>
 8008c3a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8008c3e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008c40:	4299      	cmp	r1, r3
 8008c42:	db05      	blt.n	8008c50 <_printf_float+0x1d0>
 8008c44:	6823      	ldr	r3, [r4, #0]
 8008c46:	6121      	str	r1, [r4, #16]
 8008c48:	07d8      	lsls	r0, r3, #31
 8008c4a:	d5ea      	bpl.n	8008c22 <_printf_float+0x1a2>
 8008c4c:	1c4b      	adds	r3, r1, #1
 8008c4e:	e7e7      	b.n	8008c20 <_printf_float+0x1a0>
 8008c50:	2900      	cmp	r1, #0
 8008c52:	bfd4      	ite	le
 8008c54:	f1c1 0202 	rsble	r2, r1, #2
 8008c58:	2201      	movgt	r2, #1
 8008c5a:	4413      	add	r3, r2
 8008c5c:	e7e0      	b.n	8008c20 <_printf_float+0x1a0>
 8008c5e:	6823      	ldr	r3, [r4, #0]
 8008c60:	055a      	lsls	r2, r3, #21
 8008c62:	d407      	bmi.n	8008c74 <_printf_float+0x1f4>
 8008c64:	6923      	ldr	r3, [r4, #16]
 8008c66:	4642      	mov	r2, r8
 8008c68:	4631      	mov	r1, r6
 8008c6a:	4628      	mov	r0, r5
 8008c6c:	47b8      	blx	r7
 8008c6e:	3001      	adds	r0, #1
 8008c70:	d12c      	bne.n	8008ccc <_printf_float+0x24c>
 8008c72:	e764      	b.n	8008b3e <_printf_float+0xbe>
 8008c74:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008c78:	f240 80e0 	bls.w	8008e3c <_printf_float+0x3bc>
 8008c7c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008c80:	2200      	movs	r2, #0
 8008c82:	2300      	movs	r3, #0
 8008c84:	f7f7 ff20 	bl	8000ac8 <__aeabi_dcmpeq>
 8008c88:	2800      	cmp	r0, #0
 8008c8a:	d034      	beq.n	8008cf6 <_printf_float+0x276>
 8008c8c:	4a37      	ldr	r2, [pc, #220]	; (8008d6c <_printf_float+0x2ec>)
 8008c8e:	2301      	movs	r3, #1
 8008c90:	4631      	mov	r1, r6
 8008c92:	4628      	mov	r0, r5
 8008c94:	47b8      	blx	r7
 8008c96:	3001      	adds	r0, #1
 8008c98:	f43f af51 	beq.w	8008b3e <_printf_float+0xbe>
 8008c9c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008ca0:	429a      	cmp	r2, r3
 8008ca2:	db02      	blt.n	8008caa <_printf_float+0x22a>
 8008ca4:	6823      	ldr	r3, [r4, #0]
 8008ca6:	07d8      	lsls	r0, r3, #31
 8008ca8:	d510      	bpl.n	8008ccc <_printf_float+0x24c>
 8008caa:	ee18 3a10 	vmov	r3, s16
 8008cae:	4652      	mov	r2, sl
 8008cb0:	4631      	mov	r1, r6
 8008cb2:	4628      	mov	r0, r5
 8008cb4:	47b8      	blx	r7
 8008cb6:	3001      	adds	r0, #1
 8008cb8:	f43f af41 	beq.w	8008b3e <_printf_float+0xbe>
 8008cbc:	f04f 0800 	mov.w	r8, #0
 8008cc0:	f104 091a 	add.w	r9, r4, #26
 8008cc4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008cc6:	3b01      	subs	r3, #1
 8008cc8:	4543      	cmp	r3, r8
 8008cca:	dc09      	bgt.n	8008ce0 <_printf_float+0x260>
 8008ccc:	6823      	ldr	r3, [r4, #0]
 8008cce:	079b      	lsls	r3, r3, #30
 8008cd0:	f100 8107 	bmi.w	8008ee2 <_printf_float+0x462>
 8008cd4:	68e0      	ldr	r0, [r4, #12]
 8008cd6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008cd8:	4298      	cmp	r0, r3
 8008cda:	bfb8      	it	lt
 8008cdc:	4618      	movlt	r0, r3
 8008cde:	e730      	b.n	8008b42 <_printf_float+0xc2>
 8008ce0:	2301      	movs	r3, #1
 8008ce2:	464a      	mov	r2, r9
 8008ce4:	4631      	mov	r1, r6
 8008ce6:	4628      	mov	r0, r5
 8008ce8:	47b8      	blx	r7
 8008cea:	3001      	adds	r0, #1
 8008cec:	f43f af27 	beq.w	8008b3e <_printf_float+0xbe>
 8008cf0:	f108 0801 	add.w	r8, r8, #1
 8008cf4:	e7e6      	b.n	8008cc4 <_printf_float+0x244>
 8008cf6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	dc39      	bgt.n	8008d70 <_printf_float+0x2f0>
 8008cfc:	4a1b      	ldr	r2, [pc, #108]	; (8008d6c <_printf_float+0x2ec>)
 8008cfe:	2301      	movs	r3, #1
 8008d00:	4631      	mov	r1, r6
 8008d02:	4628      	mov	r0, r5
 8008d04:	47b8      	blx	r7
 8008d06:	3001      	adds	r0, #1
 8008d08:	f43f af19 	beq.w	8008b3e <_printf_float+0xbe>
 8008d0c:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8008d10:	4313      	orrs	r3, r2
 8008d12:	d102      	bne.n	8008d1a <_printf_float+0x29a>
 8008d14:	6823      	ldr	r3, [r4, #0]
 8008d16:	07d9      	lsls	r1, r3, #31
 8008d18:	d5d8      	bpl.n	8008ccc <_printf_float+0x24c>
 8008d1a:	ee18 3a10 	vmov	r3, s16
 8008d1e:	4652      	mov	r2, sl
 8008d20:	4631      	mov	r1, r6
 8008d22:	4628      	mov	r0, r5
 8008d24:	47b8      	blx	r7
 8008d26:	3001      	adds	r0, #1
 8008d28:	f43f af09 	beq.w	8008b3e <_printf_float+0xbe>
 8008d2c:	f04f 0900 	mov.w	r9, #0
 8008d30:	f104 0a1a 	add.w	sl, r4, #26
 8008d34:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d36:	425b      	negs	r3, r3
 8008d38:	454b      	cmp	r3, r9
 8008d3a:	dc01      	bgt.n	8008d40 <_printf_float+0x2c0>
 8008d3c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008d3e:	e792      	b.n	8008c66 <_printf_float+0x1e6>
 8008d40:	2301      	movs	r3, #1
 8008d42:	4652      	mov	r2, sl
 8008d44:	4631      	mov	r1, r6
 8008d46:	4628      	mov	r0, r5
 8008d48:	47b8      	blx	r7
 8008d4a:	3001      	adds	r0, #1
 8008d4c:	f43f aef7 	beq.w	8008b3e <_printf_float+0xbe>
 8008d50:	f109 0901 	add.w	r9, r9, #1
 8008d54:	e7ee      	b.n	8008d34 <_printf_float+0x2b4>
 8008d56:	bf00      	nop
 8008d58:	7fefffff 	.word	0x7fefffff
 8008d5c:	0800d284 	.word	0x0800d284
 8008d60:	0800d288 	.word	0x0800d288
 8008d64:	0800d28c 	.word	0x0800d28c
 8008d68:	0800d290 	.word	0x0800d290
 8008d6c:	0800d294 	.word	0x0800d294
 8008d70:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008d72:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008d74:	429a      	cmp	r2, r3
 8008d76:	bfa8      	it	ge
 8008d78:	461a      	movge	r2, r3
 8008d7a:	2a00      	cmp	r2, #0
 8008d7c:	4691      	mov	r9, r2
 8008d7e:	dc37      	bgt.n	8008df0 <_printf_float+0x370>
 8008d80:	f04f 0b00 	mov.w	fp, #0
 8008d84:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008d88:	f104 021a 	add.w	r2, r4, #26
 8008d8c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008d8e:	9305      	str	r3, [sp, #20]
 8008d90:	eba3 0309 	sub.w	r3, r3, r9
 8008d94:	455b      	cmp	r3, fp
 8008d96:	dc33      	bgt.n	8008e00 <_printf_float+0x380>
 8008d98:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008d9c:	429a      	cmp	r2, r3
 8008d9e:	db3b      	blt.n	8008e18 <_printf_float+0x398>
 8008da0:	6823      	ldr	r3, [r4, #0]
 8008da2:	07da      	lsls	r2, r3, #31
 8008da4:	d438      	bmi.n	8008e18 <_printf_float+0x398>
 8008da6:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8008daa:	eba2 0903 	sub.w	r9, r2, r3
 8008dae:	9b05      	ldr	r3, [sp, #20]
 8008db0:	1ad2      	subs	r2, r2, r3
 8008db2:	4591      	cmp	r9, r2
 8008db4:	bfa8      	it	ge
 8008db6:	4691      	movge	r9, r2
 8008db8:	f1b9 0f00 	cmp.w	r9, #0
 8008dbc:	dc35      	bgt.n	8008e2a <_printf_float+0x3aa>
 8008dbe:	f04f 0800 	mov.w	r8, #0
 8008dc2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008dc6:	f104 0a1a 	add.w	sl, r4, #26
 8008dca:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008dce:	1a9b      	subs	r3, r3, r2
 8008dd0:	eba3 0309 	sub.w	r3, r3, r9
 8008dd4:	4543      	cmp	r3, r8
 8008dd6:	f77f af79 	ble.w	8008ccc <_printf_float+0x24c>
 8008dda:	2301      	movs	r3, #1
 8008ddc:	4652      	mov	r2, sl
 8008dde:	4631      	mov	r1, r6
 8008de0:	4628      	mov	r0, r5
 8008de2:	47b8      	blx	r7
 8008de4:	3001      	adds	r0, #1
 8008de6:	f43f aeaa 	beq.w	8008b3e <_printf_float+0xbe>
 8008dea:	f108 0801 	add.w	r8, r8, #1
 8008dee:	e7ec      	b.n	8008dca <_printf_float+0x34a>
 8008df0:	4613      	mov	r3, r2
 8008df2:	4631      	mov	r1, r6
 8008df4:	4642      	mov	r2, r8
 8008df6:	4628      	mov	r0, r5
 8008df8:	47b8      	blx	r7
 8008dfa:	3001      	adds	r0, #1
 8008dfc:	d1c0      	bne.n	8008d80 <_printf_float+0x300>
 8008dfe:	e69e      	b.n	8008b3e <_printf_float+0xbe>
 8008e00:	2301      	movs	r3, #1
 8008e02:	4631      	mov	r1, r6
 8008e04:	4628      	mov	r0, r5
 8008e06:	9205      	str	r2, [sp, #20]
 8008e08:	47b8      	blx	r7
 8008e0a:	3001      	adds	r0, #1
 8008e0c:	f43f ae97 	beq.w	8008b3e <_printf_float+0xbe>
 8008e10:	9a05      	ldr	r2, [sp, #20]
 8008e12:	f10b 0b01 	add.w	fp, fp, #1
 8008e16:	e7b9      	b.n	8008d8c <_printf_float+0x30c>
 8008e18:	ee18 3a10 	vmov	r3, s16
 8008e1c:	4652      	mov	r2, sl
 8008e1e:	4631      	mov	r1, r6
 8008e20:	4628      	mov	r0, r5
 8008e22:	47b8      	blx	r7
 8008e24:	3001      	adds	r0, #1
 8008e26:	d1be      	bne.n	8008da6 <_printf_float+0x326>
 8008e28:	e689      	b.n	8008b3e <_printf_float+0xbe>
 8008e2a:	9a05      	ldr	r2, [sp, #20]
 8008e2c:	464b      	mov	r3, r9
 8008e2e:	4442      	add	r2, r8
 8008e30:	4631      	mov	r1, r6
 8008e32:	4628      	mov	r0, r5
 8008e34:	47b8      	blx	r7
 8008e36:	3001      	adds	r0, #1
 8008e38:	d1c1      	bne.n	8008dbe <_printf_float+0x33e>
 8008e3a:	e680      	b.n	8008b3e <_printf_float+0xbe>
 8008e3c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008e3e:	2a01      	cmp	r2, #1
 8008e40:	dc01      	bgt.n	8008e46 <_printf_float+0x3c6>
 8008e42:	07db      	lsls	r3, r3, #31
 8008e44:	d53a      	bpl.n	8008ebc <_printf_float+0x43c>
 8008e46:	2301      	movs	r3, #1
 8008e48:	4642      	mov	r2, r8
 8008e4a:	4631      	mov	r1, r6
 8008e4c:	4628      	mov	r0, r5
 8008e4e:	47b8      	blx	r7
 8008e50:	3001      	adds	r0, #1
 8008e52:	f43f ae74 	beq.w	8008b3e <_printf_float+0xbe>
 8008e56:	ee18 3a10 	vmov	r3, s16
 8008e5a:	4652      	mov	r2, sl
 8008e5c:	4631      	mov	r1, r6
 8008e5e:	4628      	mov	r0, r5
 8008e60:	47b8      	blx	r7
 8008e62:	3001      	adds	r0, #1
 8008e64:	f43f ae6b 	beq.w	8008b3e <_printf_float+0xbe>
 8008e68:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008e6c:	2200      	movs	r2, #0
 8008e6e:	2300      	movs	r3, #0
 8008e70:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8008e74:	f7f7 fe28 	bl	8000ac8 <__aeabi_dcmpeq>
 8008e78:	b9d8      	cbnz	r0, 8008eb2 <_printf_float+0x432>
 8008e7a:	f10a 33ff 	add.w	r3, sl, #4294967295
 8008e7e:	f108 0201 	add.w	r2, r8, #1
 8008e82:	4631      	mov	r1, r6
 8008e84:	4628      	mov	r0, r5
 8008e86:	47b8      	blx	r7
 8008e88:	3001      	adds	r0, #1
 8008e8a:	d10e      	bne.n	8008eaa <_printf_float+0x42a>
 8008e8c:	e657      	b.n	8008b3e <_printf_float+0xbe>
 8008e8e:	2301      	movs	r3, #1
 8008e90:	4652      	mov	r2, sl
 8008e92:	4631      	mov	r1, r6
 8008e94:	4628      	mov	r0, r5
 8008e96:	47b8      	blx	r7
 8008e98:	3001      	adds	r0, #1
 8008e9a:	f43f ae50 	beq.w	8008b3e <_printf_float+0xbe>
 8008e9e:	f108 0801 	add.w	r8, r8, #1
 8008ea2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008ea4:	3b01      	subs	r3, #1
 8008ea6:	4543      	cmp	r3, r8
 8008ea8:	dcf1      	bgt.n	8008e8e <_printf_float+0x40e>
 8008eaa:	464b      	mov	r3, r9
 8008eac:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008eb0:	e6da      	b.n	8008c68 <_printf_float+0x1e8>
 8008eb2:	f04f 0800 	mov.w	r8, #0
 8008eb6:	f104 0a1a 	add.w	sl, r4, #26
 8008eba:	e7f2      	b.n	8008ea2 <_printf_float+0x422>
 8008ebc:	2301      	movs	r3, #1
 8008ebe:	4642      	mov	r2, r8
 8008ec0:	e7df      	b.n	8008e82 <_printf_float+0x402>
 8008ec2:	2301      	movs	r3, #1
 8008ec4:	464a      	mov	r2, r9
 8008ec6:	4631      	mov	r1, r6
 8008ec8:	4628      	mov	r0, r5
 8008eca:	47b8      	blx	r7
 8008ecc:	3001      	adds	r0, #1
 8008ece:	f43f ae36 	beq.w	8008b3e <_printf_float+0xbe>
 8008ed2:	f108 0801 	add.w	r8, r8, #1
 8008ed6:	68e3      	ldr	r3, [r4, #12]
 8008ed8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008eda:	1a5b      	subs	r3, r3, r1
 8008edc:	4543      	cmp	r3, r8
 8008ede:	dcf0      	bgt.n	8008ec2 <_printf_float+0x442>
 8008ee0:	e6f8      	b.n	8008cd4 <_printf_float+0x254>
 8008ee2:	f04f 0800 	mov.w	r8, #0
 8008ee6:	f104 0919 	add.w	r9, r4, #25
 8008eea:	e7f4      	b.n	8008ed6 <_printf_float+0x456>

08008eec <_printf_common>:
 8008eec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ef0:	4616      	mov	r6, r2
 8008ef2:	4699      	mov	r9, r3
 8008ef4:	688a      	ldr	r2, [r1, #8]
 8008ef6:	690b      	ldr	r3, [r1, #16]
 8008ef8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008efc:	4293      	cmp	r3, r2
 8008efe:	bfb8      	it	lt
 8008f00:	4613      	movlt	r3, r2
 8008f02:	6033      	str	r3, [r6, #0]
 8008f04:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008f08:	4607      	mov	r7, r0
 8008f0a:	460c      	mov	r4, r1
 8008f0c:	b10a      	cbz	r2, 8008f12 <_printf_common+0x26>
 8008f0e:	3301      	adds	r3, #1
 8008f10:	6033      	str	r3, [r6, #0]
 8008f12:	6823      	ldr	r3, [r4, #0]
 8008f14:	0699      	lsls	r1, r3, #26
 8008f16:	bf42      	ittt	mi
 8008f18:	6833      	ldrmi	r3, [r6, #0]
 8008f1a:	3302      	addmi	r3, #2
 8008f1c:	6033      	strmi	r3, [r6, #0]
 8008f1e:	6825      	ldr	r5, [r4, #0]
 8008f20:	f015 0506 	ands.w	r5, r5, #6
 8008f24:	d106      	bne.n	8008f34 <_printf_common+0x48>
 8008f26:	f104 0a19 	add.w	sl, r4, #25
 8008f2a:	68e3      	ldr	r3, [r4, #12]
 8008f2c:	6832      	ldr	r2, [r6, #0]
 8008f2e:	1a9b      	subs	r3, r3, r2
 8008f30:	42ab      	cmp	r3, r5
 8008f32:	dc26      	bgt.n	8008f82 <_printf_common+0x96>
 8008f34:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008f38:	1e13      	subs	r3, r2, #0
 8008f3a:	6822      	ldr	r2, [r4, #0]
 8008f3c:	bf18      	it	ne
 8008f3e:	2301      	movne	r3, #1
 8008f40:	0692      	lsls	r2, r2, #26
 8008f42:	d42b      	bmi.n	8008f9c <_printf_common+0xb0>
 8008f44:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008f48:	4649      	mov	r1, r9
 8008f4a:	4638      	mov	r0, r7
 8008f4c:	47c0      	blx	r8
 8008f4e:	3001      	adds	r0, #1
 8008f50:	d01e      	beq.n	8008f90 <_printf_common+0xa4>
 8008f52:	6823      	ldr	r3, [r4, #0]
 8008f54:	6922      	ldr	r2, [r4, #16]
 8008f56:	f003 0306 	and.w	r3, r3, #6
 8008f5a:	2b04      	cmp	r3, #4
 8008f5c:	bf02      	ittt	eq
 8008f5e:	68e5      	ldreq	r5, [r4, #12]
 8008f60:	6833      	ldreq	r3, [r6, #0]
 8008f62:	1aed      	subeq	r5, r5, r3
 8008f64:	68a3      	ldr	r3, [r4, #8]
 8008f66:	bf0c      	ite	eq
 8008f68:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008f6c:	2500      	movne	r5, #0
 8008f6e:	4293      	cmp	r3, r2
 8008f70:	bfc4      	itt	gt
 8008f72:	1a9b      	subgt	r3, r3, r2
 8008f74:	18ed      	addgt	r5, r5, r3
 8008f76:	2600      	movs	r6, #0
 8008f78:	341a      	adds	r4, #26
 8008f7a:	42b5      	cmp	r5, r6
 8008f7c:	d11a      	bne.n	8008fb4 <_printf_common+0xc8>
 8008f7e:	2000      	movs	r0, #0
 8008f80:	e008      	b.n	8008f94 <_printf_common+0xa8>
 8008f82:	2301      	movs	r3, #1
 8008f84:	4652      	mov	r2, sl
 8008f86:	4649      	mov	r1, r9
 8008f88:	4638      	mov	r0, r7
 8008f8a:	47c0      	blx	r8
 8008f8c:	3001      	adds	r0, #1
 8008f8e:	d103      	bne.n	8008f98 <_printf_common+0xac>
 8008f90:	f04f 30ff 	mov.w	r0, #4294967295
 8008f94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f98:	3501      	adds	r5, #1
 8008f9a:	e7c6      	b.n	8008f2a <_printf_common+0x3e>
 8008f9c:	18e1      	adds	r1, r4, r3
 8008f9e:	1c5a      	adds	r2, r3, #1
 8008fa0:	2030      	movs	r0, #48	; 0x30
 8008fa2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008fa6:	4422      	add	r2, r4
 8008fa8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008fac:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008fb0:	3302      	adds	r3, #2
 8008fb2:	e7c7      	b.n	8008f44 <_printf_common+0x58>
 8008fb4:	2301      	movs	r3, #1
 8008fb6:	4622      	mov	r2, r4
 8008fb8:	4649      	mov	r1, r9
 8008fba:	4638      	mov	r0, r7
 8008fbc:	47c0      	blx	r8
 8008fbe:	3001      	adds	r0, #1
 8008fc0:	d0e6      	beq.n	8008f90 <_printf_common+0xa4>
 8008fc2:	3601      	adds	r6, #1
 8008fc4:	e7d9      	b.n	8008f7a <_printf_common+0x8e>
	...

08008fc8 <_printf_i>:
 8008fc8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008fcc:	7e0f      	ldrb	r7, [r1, #24]
 8008fce:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008fd0:	2f78      	cmp	r7, #120	; 0x78
 8008fd2:	4691      	mov	r9, r2
 8008fd4:	4680      	mov	r8, r0
 8008fd6:	460c      	mov	r4, r1
 8008fd8:	469a      	mov	sl, r3
 8008fda:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008fde:	d807      	bhi.n	8008ff0 <_printf_i+0x28>
 8008fe0:	2f62      	cmp	r7, #98	; 0x62
 8008fe2:	d80a      	bhi.n	8008ffa <_printf_i+0x32>
 8008fe4:	2f00      	cmp	r7, #0
 8008fe6:	f000 80d4 	beq.w	8009192 <_printf_i+0x1ca>
 8008fea:	2f58      	cmp	r7, #88	; 0x58
 8008fec:	f000 80c0 	beq.w	8009170 <_printf_i+0x1a8>
 8008ff0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008ff4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008ff8:	e03a      	b.n	8009070 <_printf_i+0xa8>
 8008ffa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008ffe:	2b15      	cmp	r3, #21
 8009000:	d8f6      	bhi.n	8008ff0 <_printf_i+0x28>
 8009002:	a101      	add	r1, pc, #4	; (adr r1, 8009008 <_printf_i+0x40>)
 8009004:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009008:	08009061 	.word	0x08009061
 800900c:	08009075 	.word	0x08009075
 8009010:	08008ff1 	.word	0x08008ff1
 8009014:	08008ff1 	.word	0x08008ff1
 8009018:	08008ff1 	.word	0x08008ff1
 800901c:	08008ff1 	.word	0x08008ff1
 8009020:	08009075 	.word	0x08009075
 8009024:	08008ff1 	.word	0x08008ff1
 8009028:	08008ff1 	.word	0x08008ff1
 800902c:	08008ff1 	.word	0x08008ff1
 8009030:	08008ff1 	.word	0x08008ff1
 8009034:	08009179 	.word	0x08009179
 8009038:	080090a1 	.word	0x080090a1
 800903c:	08009133 	.word	0x08009133
 8009040:	08008ff1 	.word	0x08008ff1
 8009044:	08008ff1 	.word	0x08008ff1
 8009048:	0800919b 	.word	0x0800919b
 800904c:	08008ff1 	.word	0x08008ff1
 8009050:	080090a1 	.word	0x080090a1
 8009054:	08008ff1 	.word	0x08008ff1
 8009058:	08008ff1 	.word	0x08008ff1
 800905c:	0800913b 	.word	0x0800913b
 8009060:	682b      	ldr	r3, [r5, #0]
 8009062:	1d1a      	adds	r2, r3, #4
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	602a      	str	r2, [r5, #0]
 8009068:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800906c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009070:	2301      	movs	r3, #1
 8009072:	e09f      	b.n	80091b4 <_printf_i+0x1ec>
 8009074:	6820      	ldr	r0, [r4, #0]
 8009076:	682b      	ldr	r3, [r5, #0]
 8009078:	0607      	lsls	r7, r0, #24
 800907a:	f103 0104 	add.w	r1, r3, #4
 800907e:	6029      	str	r1, [r5, #0]
 8009080:	d501      	bpl.n	8009086 <_printf_i+0xbe>
 8009082:	681e      	ldr	r6, [r3, #0]
 8009084:	e003      	b.n	800908e <_printf_i+0xc6>
 8009086:	0646      	lsls	r6, r0, #25
 8009088:	d5fb      	bpl.n	8009082 <_printf_i+0xba>
 800908a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800908e:	2e00      	cmp	r6, #0
 8009090:	da03      	bge.n	800909a <_printf_i+0xd2>
 8009092:	232d      	movs	r3, #45	; 0x2d
 8009094:	4276      	negs	r6, r6
 8009096:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800909a:	485a      	ldr	r0, [pc, #360]	; (8009204 <_printf_i+0x23c>)
 800909c:	230a      	movs	r3, #10
 800909e:	e012      	b.n	80090c6 <_printf_i+0xfe>
 80090a0:	682b      	ldr	r3, [r5, #0]
 80090a2:	6820      	ldr	r0, [r4, #0]
 80090a4:	1d19      	adds	r1, r3, #4
 80090a6:	6029      	str	r1, [r5, #0]
 80090a8:	0605      	lsls	r5, r0, #24
 80090aa:	d501      	bpl.n	80090b0 <_printf_i+0xe8>
 80090ac:	681e      	ldr	r6, [r3, #0]
 80090ae:	e002      	b.n	80090b6 <_printf_i+0xee>
 80090b0:	0641      	lsls	r1, r0, #25
 80090b2:	d5fb      	bpl.n	80090ac <_printf_i+0xe4>
 80090b4:	881e      	ldrh	r6, [r3, #0]
 80090b6:	4853      	ldr	r0, [pc, #332]	; (8009204 <_printf_i+0x23c>)
 80090b8:	2f6f      	cmp	r7, #111	; 0x6f
 80090ba:	bf0c      	ite	eq
 80090bc:	2308      	moveq	r3, #8
 80090be:	230a      	movne	r3, #10
 80090c0:	2100      	movs	r1, #0
 80090c2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80090c6:	6865      	ldr	r5, [r4, #4]
 80090c8:	60a5      	str	r5, [r4, #8]
 80090ca:	2d00      	cmp	r5, #0
 80090cc:	bfa2      	ittt	ge
 80090ce:	6821      	ldrge	r1, [r4, #0]
 80090d0:	f021 0104 	bicge.w	r1, r1, #4
 80090d4:	6021      	strge	r1, [r4, #0]
 80090d6:	b90e      	cbnz	r6, 80090dc <_printf_i+0x114>
 80090d8:	2d00      	cmp	r5, #0
 80090da:	d04b      	beq.n	8009174 <_printf_i+0x1ac>
 80090dc:	4615      	mov	r5, r2
 80090de:	fbb6 f1f3 	udiv	r1, r6, r3
 80090e2:	fb03 6711 	mls	r7, r3, r1, r6
 80090e6:	5dc7      	ldrb	r7, [r0, r7]
 80090e8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80090ec:	4637      	mov	r7, r6
 80090ee:	42bb      	cmp	r3, r7
 80090f0:	460e      	mov	r6, r1
 80090f2:	d9f4      	bls.n	80090de <_printf_i+0x116>
 80090f4:	2b08      	cmp	r3, #8
 80090f6:	d10b      	bne.n	8009110 <_printf_i+0x148>
 80090f8:	6823      	ldr	r3, [r4, #0]
 80090fa:	07de      	lsls	r6, r3, #31
 80090fc:	d508      	bpl.n	8009110 <_printf_i+0x148>
 80090fe:	6923      	ldr	r3, [r4, #16]
 8009100:	6861      	ldr	r1, [r4, #4]
 8009102:	4299      	cmp	r1, r3
 8009104:	bfde      	ittt	le
 8009106:	2330      	movle	r3, #48	; 0x30
 8009108:	f805 3c01 	strble.w	r3, [r5, #-1]
 800910c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009110:	1b52      	subs	r2, r2, r5
 8009112:	6122      	str	r2, [r4, #16]
 8009114:	f8cd a000 	str.w	sl, [sp]
 8009118:	464b      	mov	r3, r9
 800911a:	aa03      	add	r2, sp, #12
 800911c:	4621      	mov	r1, r4
 800911e:	4640      	mov	r0, r8
 8009120:	f7ff fee4 	bl	8008eec <_printf_common>
 8009124:	3001      	adds	r0, #1
 8009126:	d14a      	bne.n	80091be <_printf_i+0x1f6>
 8009128:	f04f 30ff 	mov.w	r0, #4294967295
 800912c:	b004      	add	sp, #16
 800912e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009132:	6823      	ldr	r3, [r4, #0]
 8009134:	f043 0320 	orr.w	r3, r3, #32
 8009138:	6023      	str	r3, [r4, #0]
 800913a:	4833      	ldr	r0, [pc, #204]	; (8009208 <_printf_i+0x240>)
 800913c:	2778      	movs	r7, #120	; 0x78
 800913e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8009142:	6823      	ldr	r3, [r4, #0]
 8009144:	6829      	ldr	r1, [r5, #0]
 8009146:	061f      	lsls	r7, r3, #24
 8009148:	f851 6b04 	ldr.w	r6, [r1], #4
 800914c:	d402      	bmi.n	8009154 <_printf_i+0x18c>
 800914e:	065f      	lsls	r7, r3, #25
 8009150:	bf48      	it	mi
 8009152:	b2b6      	uxthmi	r6, r6
 8009154:	07df      	lsls	r7, r3, #31
 8009156:	bf48      	it	mi
 8009158:	f043 0320 	orrmi.w	r3, r3, #32
 800915c:	6029      	str	r1, [r5, #0]
 800915e:	bf48      	it	mi
 8009160:	6023      	strmi	r3, [r4, #0]
 8009162:	b91e      	cbnz	r6, 800916c <_printf_i+0x1a4>
 8009164:	6823      	ldr	r3, [r4, #0]
 8009166:	f023 0320 	bic.w	r3, r3, #32
 800916a:	6023      	str	r3, [r4, #0]
 800916c:	2310      	movs	r3, #16
 800916e:	e7a7      	b.n	80090c0 <_printf_i+0xf8>
 8009170:	4824      	ldr	r0, [pc, #144]	; (8009204 <_printf_i+0x23c>)
 8009172:	e7e4      	b.n	800913e <_printf_i+0x176>
 8009174:	4615      	mov	r5, r2
 8009176:	e7bd      	b.n	80090f4 <_printf_i+0x12c>
 8009178:	682b      	ldr	r3, [r5, #0]
 800917a:	6826      	ldr	r6, [r4, #0]
 800917c:	6961      	ldr	r1, [r4, #20]
 800917e:	1d18      	adds	r0, r3, #4
 8009180:	6028      	str	r0, [r5, #0]
 8009182:	0635      	lsls	r5, r6, #24
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	d501      	bpl.n	800918c <_printf_i+0x1c4>
 8009188:	6019      	str	r1, [r3, #0]
 800918a:	e002      	b.n	8009192 <_printf_i+0x1ca>
 800918c:	0670      	lsls	r0, r6, #25
 800918e:	d5fb      	bpl.n	8009188 <_printf_i+0x1c0>
 8009190:	8019      	strh	r1, [r3, #0]
 8009192:	2300      	movs	r3, #0
 8009194:	6123      	str	r3, [r4, #16]
 8009196:	4615      	mov	r5, r2
 8009198:	e7bc      	b.n	8009114 <_printf_i+0x14c>
 800919a:	682b      	ldr	r3, [r5, #0]
 800919c:	1d1a      	adds	r2, r3, #4
 800919e:	602a      	str	r2, [r5, #0]
 80091a0:	681d      	ldr	r5, [r3, #0]
 80091a2:	6862      	ldr	r2, [r4, #4]
 80091a4:	2100      	movs	r1, #0
 80091a6:	4628      	mov	r0, r5
 80091a8:	f7f7 f812 	bl	80001d0 <memchr>
 80091ac:	b108      	cbz	r0, 80091b2 <_printf_i+0x1ea>
 80091ae:	1b40      	subs	r0, r0, r5
 80091b0:	6060      	str	r0, [r4, #4]
 80091b2:	6863      	ldr	r3, [r4, #4]
 80091b4:	6123      	str	r3, [r4, #16]
 80091b6:	2300      	movs	r3, #0
 80091b8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80091bc:	e7aa      	b.n	8009114 <_printf_i+0x14c>
 80091be:	6923      	ldr	r3, [r4, #16]
 80091c0:	462a      	mov	r2, r5
 80091c2:	4649      	mov	r1, r9
 80091c4:	4640      	mov	r0, r8
 80091c6:	47d0      	blx	sl
 80091c8:	3001      	adds	r0, #1
 80091ca:	d0ad      	beq.n	8009128 <_printf_i+0x160>
 80091cc:	6823      	ldr	r3, [r4, #0]
 80091ce:	079b      	lsls	r3, r3, #30
 80091d0:	d413      	bmi.n	80091fa <_printf_i+0x232>
 80091d2:	68e0      	ldr	r0, [r4, #12]
 80091d4:	9b03      	ldr	r3, [sp, #12]
 80091d6:	4298      	cmp	r0, r3
 80091d8:	bfb8      	it	lt
 80091da:	4618      	movlt	r0, r3
 80091dc:	e7a6      	b.n	800912c <_printf_i+0x164>
 80091de:	2301      	movs	r3, #1
 80091e0:	4632      	mov	r2, r6
 80091e2:	4649      	mov	r1, r9
 80091e4:	4640      	mov	r0, r8
 80091e6:	47d0      	blx	sl
 80091e8:	3001      	adds	r0, #1
 80091ea:	d09d      	beq.n	8009128 <_printf_i+0x160>
 80091ec:	3501      	adds	r5, #1
 80091ee:	68e3      	ldr	r3, [r4, #12]
 80091f0:	9903      	ldr	r1, [sp, #12]
 80091f2:	1a5b      	subs	r3, r3, r1
 80091f4:	42ab      	cmp	r3, r5
 80091f6:	dcf2      	bgt.n	80091de <_printf_i+0x216>
 80091f8:	e7eb      	b.n	80091d2 <_printf_i+0x20a>
 80091fa:	2500      	movs	r5, #0
 80091fc:	f104 0619 	add.w	r6, r4, #25
 8009200:	e7f5      	b.n	80091ee <_printf_i+0x226>
 8009202:	bf00      	nop
 8009204:	0800d296 	.word	0x0800d296
 8009208:	0800d2a7 	.word	0x0800d2a7

0800920c <_scanf_float>:
 800920c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009210:	b087      	sub	sp, #28
 8009212:	4617      	mov	r7, r2
 8009214:	9303      	str	r3, [sp, #12]
 8009216:	688b      	ldr	r3, [r1, #8]
 8009218:	1e5a      	subs	r2, r3, #1
 800921a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800921e:	bf83      	ittte	hi
 8009220:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8009224:	195b      	addhi	r3, r3, r5
 8009226:	9302      	strhi	r3, [sp, #8]
 8009228:	2300      	movls	r3, #0
 800922a:	bf86      	itte	hi
 800922c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8009230:	608b      	strhi	r3, [r1, #8]
 8009232:	9302      	strls	r3, [sp, #8]
 8009234:	680b      	ldr	r3, [r1, #0]
 8009236:	468b      	mov	fp, r1
 8009238:	2500      	movs	r5, #0
 800923a:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800923e:	f84b 3b1c 	str.w	r3, [fp], #28
 8009242:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8009246:	4680      	mov	r8, r0
 8009248:	460c      	mov	r4, r1
 800924a:	465e      	mov	r6, fp
 800924c:	46aa      	mov	sl, r5
 800924e:	46a9      	mov	r9, r5
 8009250:	9501      	str	r5, [sp, #4]
 8009252:	68a2      	ldr	r2, [r4, #8]
 8009254:	b152      	cbz	r2, 800926c <_scanf_float+0x60>
 8009256:	683b      	ldr	r3, [r7, #0]
 8009258:	781b      	ldrb	r3, [r3, #0]
 800925a:	2b4e      	cmp	r3, #78	; 0x4e
 800925c:	d864      	bhi.n	8009328 <_scanf_float+0x11c>
 800925e:	2b40      	cmp	r3, #64	; 0x40
 8009260:	d83c      	bhi.n	80092dc <_scanf_float+0xd0>
 8009262:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8009266:	b2c8      	uxtb	r0, r1
 8009268:	280e      	cmp	r0, #14
 800926a:	d93a      	bls.n	80092e2 <_scanf_float+0xd6>
 800926c:	f1b9 0f00 	cmp.w	r9, #0
 8009270:	d003      	beq.n	800927a <_scanf_float+0x6e>
 8009272:	6823      	ldr	r3, [r4, #0]
 8009274:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009278:	6023      	str	r3, [r4, #0]
 800927a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800927e:	f1ba 0f01 	cmp.w	sl, #1
 8009282:	f200 8113 	bhi.w	80094ac <_scanf_float+0x2a0>
 8009286:	455e      	cmp	r6, fp
 8009288:	f200 8105 	bhi.w	8009496 <_scanf_float+0x28a>
 800928c:	2501      	movs	r5, #1
 800928e:	4628      	mov	r0, r5
 8009290:	b007      	add	sp, #28
 8009292:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009296:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800929a:	2a0d      	cmp	r2, #13
 800929c:	d8e6      	bhi.n	800926c <_scanf_float+0x60>
 800929e:	a101      	add	r1, pc, #4	; (adr r1, 80092a4 <_scanf_float+0x98>)
 80092a0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80092a4:	080093e3 	.word	0x080093e3
 80092a8:	0800926d 	.word	0x0800926d
 80092ac:	0800926d 	.word	0x0800926d
 80092b0:	0800926d 	.word	0x0800926d
 80092b4:	08009443 	.word	0x08009443
 80092b8:	0800941b 	.word	0x0800941b
 80092bc:	0800926d 	.word	0x0800926d
 80092c0:	0800926d 	.word	0x0800926d
 80092c4:	080093f1 	.word	0x080093f1
 80092c8:	0800926d 	.word	0x0800926d
 80092cc:	0800926d 	.word	0x0800926d
 80092d0:	0800926d 	.word	0x0800926d
 80092d4:	0800926d 	.word	0x0800926d
 80092d8:	080093a9 	.word	0x080093a9
 80092dc:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80092e0:	e7db      	b.n	800929a <_scanf_float+0x8e>
 80092e2:	290e      	cmp	r1, #14
 80092e4:	d8c2      	bhi.n	800926c <_scanf_float+0x60>
 80092e6:	a001      	add	r0, pc, #4	; (adr r0, 80092ec <_scanf_float+0xe0>)
 80092e8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80092ec:	0800939b 	.word	0x0800939b
 80092f0:	0800926d 	.word	0x0800926d
 80092f4:	0800939b 	.word	0x0800939b
 80092f8:	0800942f 	.word	0x0800942f
 80092fc:	0800926d 	.word	0x0800926d
 8009300:	08009349 	.word	0x08009349
 8009304:	08009385 	.word	0x08009385
 8009308:	08009385 	.word	0x08009385
 800930c:	08009385 	.word	0x08009385
 8009310:	08009385 	.word	0x08009385
 8009314:	08009385 	.word	0x08009385
 8009318:	08009385 	.word	0x08009385
 800931c:	08009385 	.word	0x08009385
 8009320:	08009385 	.word	0x08009385
 8009324:	08009385 	.word	0x08009385
 8009328:	2b6e      	cmp	r3, #110	; 0x6e
 800932a:	d809      	bhi.n	8009340 <_scanf_float+0x134>
 800932c:	2b60      	cmp	r3, #96	; 0x60
 800932e:	d8b2      	bhi.n	8009296 <_scanf_float+0x8a>
 8009330:	2b54      	cmp	r3, #84	; 0x54
 8009332:	d077      	beq.n	8009424 <_scanf_float+0x218>
 8009334:	2b59      	cmp	r3, #89	; 0x59
 8009336:	d199      	bne.n	800926c <_scanf_float+0x60>
 8009338:	2d07      	cmp	r5, #7
 800933a:	d197      	bne.n	800926c <_scanf_float+0x60>
 800933c:	2508      	movs	r5, #8
 800933e:	e029      	b.n	8009394 <_scanf_float+0x188>
 8009340:	2b74      	cmp	r3, #116	; 0x74
 8009342:	d06f      	beq.n	8009424 <_scanf_float+0x218>
 8009344:	2b79      	cmp	r3, #121	; 0x79
 8009346:	e7f6      	b.n	8009336 <_scanf_float+0x12a>
 8009348:	6821      	ldr	r1, [r4, #0]
 800934a:	05c8      	lsls	r0, r1, #23
 800934c:	d51a      	bpl.n	8009384 <_scanf_float+0x178>
 800934e:	9b02      	ldr	r3, [sp, #8]
 8009350:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8009354:	6021      	str	r1, [r4, #0]
 8009356:	f109 0901 	add.w	r9, r9, #1
 800935a:	b11b      	cbz	r3, 8009364 <_scanf_float+0x158>
 800935c:	3b01      	subs	r3, #1
 800935e:	3201      	adds	r2, #1
 8009360:	9302      	str	r3, [sp, #8]
 8009362:	60a2      	str	r2, [r4, #8]
 8009364:	68a3      	ldr	r3, [r4, #8]
 8009366:	3b01      	subs	r3, #1
 8009368:	60a3      	str	r3, [r4, #8]
 800936a:	6923      	ldr	r3, [r4, #16]
 800936c:	3301      	adds	r3, #1
 800936e:	6123      	str	r3, [r4, #16]
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	3b01      	subs	r3, #1
 8009374:	2b00      	cmp	r3, #0
 8009376:	607b      	str	r3, [r7, #4]
 8009378:	f340 8084 	ble.w	8009484 <_scanf_float+0x278>
 800937c:	683b      	ldr	r3, [r7, #0]
 800937e:	3301      	adds	r3, #1
 8009380:	603b      	str	r3, [r7, #0]
 8009382:	e766      	b.n	8009252 <_scanf_float+0x46>
 8009384:	eb1a 0f05 	cmn.w	sl, r5
 8009388:	f47f af70 	bne.w	800926c <_scanf_float+0x60>
 800938c:	6822      	ldr	r2, [r4, #0]
 800938e:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8009392:	6022      	str	r2, [r4, #0]
 8009394:	f806 3b01 	strb.w	r3, [r6], #1
 8009398:	e7e4      	b.n	8009364 <_scanf_float+0x158>
 800939a:	6822      	ldr	r2, [r4, #0]
 800939c:	0610      	lsls	r0, r2, #24
 800939e:	f57f af65 	bpl.w	800926c <_scanf_float+0x60>
 80093a2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80093a6:	e7f4      	b.n	8009392 <_scanf_float+0x186>
 80093a8:	f1ba 0f00 	cmp.w	sl, #0
 80093ac:	d10e      	bne.n	80093cc <_scanf_float+0x1c0>
 80093ae:	f1b9 0f00 	cmp.w	r9, #0
 80093b2:	d10e      	bne.n	80093d2 <_scanf_float+0x1c6>
 80093b4:	6822      	ldr	r2, [r4, #0]
 80093b6:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80093ba:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80093be:	d108      	bne.n	80093d2 <_scanf_float+0x1c6>
 80093c0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80093c4:	6022      	str	r2, [r4, #0]
 80093c6:	f04f 0a01 	mov.w	sl, #1
 80093ca:	e7e3      	b.n	8009394 <_scanf_float+0x188>
 80093cc:	f1ba 0f02 	cmp.w	sl, #2
 80093d0:	d055      	beq.n	800947e <_scanf_float+0x272>
 80093d2:	2d01      	cmp	r5, #1
 80093d4:	d002      	beq.n	80093dc <_scanf_float+0x1d0>
 80093d6:	2d04      	cmp	r5, #4
 80093d8:	f47f af48 	bne.w	800926c <_scanf_float+0x60>
 80093dc:	3501      	adds	r5, #1
 80093de:	b2ed      	uxtb	r5, r5
 80093e0:	e7d8      	b.n	8009394 <_scanf_float+0x188>
 80093e2:	f1ba 0f01 	cmp.w	sl, #1
 80093e6:	f47f af41 	bne.w	800926c <_scanf_float+0x60>
 80093ea:	f04f 0a02 	mov.w	sl, #2
 80093ee:	e7d1      	b.n	8009394 <_scanf_float+0x188>
 80093f0:	b97d      	cbnz	r5, 8009412 <_scanf_float+0x206>
 80093f2:	f1b9 0f00 	cmp.w	r9, #0
 80093f6:	f47f af3c 	bne.w	8009272 <_scanf_float+0x66>
 80093fa:	6822      	ldr	r2, [r4, #0]
 80093fc:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8009400:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8009404:	f47f af39 	bne.w	800927a <_scanf_float+0x6e>
 8009408:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800940c:	6022      	str	r2, [r4, #0]
 800940e:	2501      	movs	r5, #1
 8009410:	e7c0      	b.n	8009394 <_scanf_float+0x188>
 8009412:	2d03      	cmp	r5, #3
 8009414:	d0e2      	beq.n	80093dc <_scanf_float+0x1d0>
 8009416:	2d05      	cmp	r5, #5
 8009418:	e7de      	b.n	80093d8 <_scanf_float+0x1cc>
 800941a:	2d02      	cmp	r5, #2
 800941c:	f47f af26 	bne.w	800926c <_scanf_float+0x60>
 8009420:	2503      	movs	r5, #3
 8009422:	e7b7      	b.n	8009394 <_scanf_float+0x188>
 8009424:	2d06      	cmp	r5, #6
 8009426:	f47f af21 	bne.w	800926c <_scanf_float+0x60>
 800942a:	2507      	movs	r5, #7
 800942c:	e7b2      	b.n	8009394 <_scanf_float+0x188>
 800942e:	6822      	ldr	r2, [r4, #0]
 8009430:	0591      	lsls	r1, r2, #22
 8009432:	f57f af1b 	bpl.w	800926c <_scanf_float+0x60>
 8009436:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800943a:	6022      	str	r2, [r4, #0]
 800943c:	f8cd 9004 	str.w	r9, [sp, #4]
 8009440:	e7a8      	b.n	8009394 <_scanf_float+0x188>
 8009442:	6822      	ldr	r2, [r4, #0]
 8009444:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8009448:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800944c:	d006      	beq.n	800945c <_scanf_float+0x250>
 800944e:	0550      	lsls	r0, r2, #21
 8009450:	f57f af0c 	bpl.w	800926c <_scanf_float+0x60>
 8009454:	f1b9 0f00 	cmp.w	r9, #0
 8009458:	f43f af0f 	beq.w	800927a <_scanf_float+0x6e>
 800945c:	0591      	lsls	r1, r2, #22
 800945e:	bf58      	it	pl
 8009460:	9901      	ldrpl	r1, [sp, #4]
 8009462:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8009466:	bf58      	it	pl
 8009468:	eba9 0101 	subpl.w	r1, r9, r1
 800946c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8009470:	bf58      	it	pl
 8009472:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8009476:	6022      	str	r2, [r4, #0]
 8009478:	f04f 0900 	mov.w	r9, #0
 800947c:	e78a      	b.n	8009394 <_scanf_float+0x188>
 800947e:	f04f 0a03 	mov.w	sl, #3
 8009482:	e787      	b.n	8009394 <_scanf_float+0x188>
 8009484:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8009488:	4639      	mov	r1, r7
 800948a:	4640      	mov	r0, r8
 800948c:	4798      	blx	r3
 800948e:	2800      	cmp	r0, #0
 8009490:	f43f aedf 	beq.w	8009252 <_scanf_float+0x46>
 8009494:	e6ea      	b.n	800926c <_scanf_float+0x60>
 8009496:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800949a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800949e:	463a      	mov	r2, r7
 80094a0:	4640      	mov	r0, r8
 80094a2:	4798      	blx	r3
 80094a4:	6923      	ldr	r3, [r4, #16]
 80094a6:	3b01      	subs	r3, #1
 80094a8:	6123      	str	r3, [r4, #16]
 80094aa:	e6ec      	b.n	8009286 <_scanf_float+0x7a>
 80094ac:	1e6b      	subs	r3, r5, #1
 80094ae:	2b06      	cmp	r3, #6
 80094b0:	d825      	bhi.n	80094fe <_scanf_float+0x2f2>
 80094b2:	2d02      	cmp	r5, #2
 80094b4:	d836      	bhi.n	8009524 <_scanf_float+0x318>
 80094b6:	455e      	cmp	r6, fp
 80094b8:	f67f aee8 	bls.w	800928c <_scanf_float+0x80>
 80094bc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80094c0:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80094c4:	463a      	mov	r2, r7
 80094c6:	4640      	mov	r0, r8
 80094c8:	4798      	blx	r3
 80094ca:	6923      	ldr	r3, [r4, #16]
 80094cc:	3b01      	subs	r3, #1
 80094ce:	6123      	str	r3, [r4, #16]
 80094d0:	e7f1      	b.n	80094b6 <_scanf_float+0x2aa>
 80094d2:	9802      	ldr	r0, [sp, #8]
 80094d4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80094d8:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80094dc:	9002      	str	r0, [sp, #8]
 80094de:	463a      	mov	r2, r7
 80094e0:	4640      	mov	r0, r8
 80094e2:	4798      	blx	r3
 80094e4:	6923      	ldr	r3, [r4, #16]
 80094e6:	3b01      	subs	r3, #1
 80094e8:	6123      	str	r3, [r4, #16]
 80094ea:	f10a 3aff 	add.w	sl, sl, #4294967295
 80094ee:	fa5f fa8a 	uxtb.w	sl, sl
 80094f2:	f1ba 0f02 	cmp.w	sl, #2
 80094f6:	d1ec      	bne.n	80094d2 <_scanf_float+0x2c6>
 80094f8:	3d03      	subs	r5, #3
 80094fa:	b2ed      	uxtb	r5, r5
 80094fc:	1b76      	subs	r6, r6, r5
 80094fe:	6823      	ldr	r3, [r4, #0]
 8009500:	05da      	lsls	r2, r3, #23
 8009502:	d52f      	bpl.n	8009564 <_scanf_float+0x358>
 8009504:	055b      	lsls	r3, r3, #21
 8009506:	d510      	bpl.n	800952a <_scanf_float+0x31e>
 8009508:	455e      	cmp	r6, fp
 800950a:	f67f aebf 	bls.w	800928c <_scanf_float+0x80>
 800950e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009512:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009516:	463a      	mov	r2, r7
 8009518:	4640      	mov	r0, r8
 800951a:	4798      	blx	r3
 800951c:	6923      	ldr	r3, [r4, #16]
 800951e:	3b01      	subs	r3, #1
 8009520:	6123      	str	r3, [r4, #16]
 8009522:	e7f1      	b.n	8009508 <_scanf_float+0x2fc>
 8009524:	46aa      	mov	sl, r5
 8009526:	9602      	str	r6, [sp, #8]
 8009528:	e7df      	b.n	80094ea <_scanf_float+0x2de>
 800952a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800952e:	6923      	ldr	r3, [r4, #16]
 8009530:	2965      	cmp	r1, #101	; 0x65
 8009532:	f103 33ff 	add.w	r3, r3, #4294967295
 8009536:	f106 35ff 	add.w	r5, r6, #4294967295
 800953a:	6123      	str	r3, [r4, #16]
 800953c:	d00c      	beq.n	8009558 <_scanf_float+0x34c>
 800953e:	2945      	cmp	r1, #69	; 0x45
 8009540:	d00a      	beq.n	8009558 <_scanf_float+0x34c>
 8009542:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009546:	463a      	mov	r2, r7
 8009548:	4640      	mov	r0, r8
 800954a:	4798      	blx	r3
 800954c:	6923      	ldr	r3, [r4, #16]
 800954e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8009552:	3b01      	subs	r3, #1
 8009554:	1eb5      	subs	r5, r6, #2
 8009556:	6123      	str	r3, [r4, #16]
 8009558:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800955c:	463a      	mov	r2, r7
 800955e:	4640      	mov	r0, r8
 8009560:	4798      	blx	r3
 8009562:	462e      	mov	r6, r5
 8009564:	6825      	ldr	r5, [r4, #0]
 8009566:	f015 0510 	ands.w	r5, r5, #16
 800956a:	d158      	bne.n	800961e <_scanf_float+0x412>
 800956c:	7035      	strb	r5, [r6, #0]
 800956e:	6823      	ldr	r3, [r4, #0]
 8009570:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8009574:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009578:	d11c      	bne.n	80095b4 <_scanf_float+0x3a8>
 800957a:	9b01      	ldr	r3, [sp, #4]
 800957c:	454b      	cmp	r3, r9
 800957e:	eba3 0209 	sub.w	r2, r3, r9
 8009582:	d124      	bne.n	80095ce <_scanf_float+0x3c2>
 8009584:	2200      	movs	r2, #0
 8009586:	4659      	mov	r1, fp
 8009588:	4640      	mov	r0, r8
 800958a:	f002 fd1d 	bl	800bfc8 <_strtod_r>
 800958e:	9b03      	ldr	r3, [sp, #12]
 8009590:	6821      	ldr	r1, [r4, #0]
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	f011 0f02 	tst.w	r1, #2
 8009598:	ec57 6b10 	vmov	r6, r7, d0
 800959c:	f103 0204 	add.w	r2, r3, #4
 80095a0:	d020      	beq.n	80095e4 <_scanf_float+0x3d8>
 80095a2:	9903      	ldr	r1, [sp, #12]
 80095a4:	600a      	str	r2, [r1, #0]
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	e9c3 6700 	strd	r6, r7, [r3]
 80095ac:	68e3      	ldr	r3, [r4, #12]
 80095ae:	3301      	adds	r3, #1
 80095b0:	60e3      	str	r3, [r4, #12]
 80095b2:	e66c      	b.n	800928e <_scanf_float+0x82>
 80095b4:	9b04      	ldr	r3, [sp, #16]
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d0e4      	beq.n	8009584 <_scanf_float+0x378>
 80095ba:	9905      	ldr	r1, [sp, #20]
 80095bc:	230a      	movs	r3, #10
 80095be:	462a      	mov	r2, r5
 80095c0:	3101      	adds	r1, #1
 80095c2:	4640      	mov	r0, r8
 80095c4:	f002 fd88 	bl	800c0d8 <_strtol_r>
 80095c8:	9b04      	ldr	r3, [sp, #16]
 80095ca:	9e05      	ldr	r6, [sp, #20]
 80095cc:	1ac2      	subs	r2, r0, r3
 80095ce:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80095d2:	429e      	cmp	r6, r3
 80095d4:	bf28      	it	cs
 80095d6:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80095da:	4912      	ldr	r1, [pc, #72]	; (8009624 <_scanf_float+0x418>)
 80095dc:	4630      	mov	r0, r6
 80095de:	f000 f943 	bl	8009868 <siprintf>
 80095e2:	e7cf      	b.n	8009584 <_scanf_float+0x378>
 80095e4:	f011 0f04 	tst.w	r1, #4
 80095e8:	9903      	ldr	r1, [sp, #12]
 80095ea:	600a      	str	r2, [r1, #0]
 80095ec:	d1db      	bne.n	80095a6 <_scanf_float+0x39a>
 80095ee:	f8d3 8000 	ldr.w	r8, [r3]
 80095f2:	ee10 2a10 	vmov	r2, s0
 80095f6:	ee10 0a10 	vmov	r0, s0
 80095fa:	463b      	mov	r3, r7
 80095fc:	4639      	mov	r1, r7
 80095fe:	f7f7 fa95 	bl	8000b2c <__aeabi_dcmpun>
 8009602:	b128      	cbz	r0, 8009610 <_scanf_float+0x404>
 8009604:	4808      	ldr	r0, [pc, #32]	; (8009628 <_scanf_float+0x41c>)
 8009606:	f000 faa5 	bl	8009b54 <nanf>
 800960a:	ed88 0a00 	vstr	s0, [r8]
 800960e:	e7cd      	b.n	80095ac <_scanf_float+0x3a0>
 8009610:	4630      	mov	r0, r6
 8009612:	4639      	mov	r1, r7
 8009614:	f7f7 fae8 	bl	8000be8 <__aeabi_d2f>
 8009618:	f8c8 0000 	str.w	r0, [r8]
 800961c:	e7c6      	b.n	80095ac <_scanf_float+0x3a0>
 800961e:	2500      	movs	r5, #0
 8009620:	e635      	b.n	800928e <_scanf_float+0x82>
 8009622:	bf00      	nop
 8009624:	0800d2b8 	.word	0x0800d2b8
 8009628:	0800d64d 	.word	0x0800d64d

0800962c <std>:
 800962c:	2300      	movs	r3, #0
 800962e:	b510      	push	{r4, lr}
 8009630:	4604      	mov	r4, r0
 8009632:	e9c0 3300 	strd	r3, r3, [r0]
 8009636:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800963a:	6083      	str	r3, [r0, #8]
 800963c:	8181      	strh	r1, [r0, #12]
 800963e:	6643      	str	r3, [r0, #100]	; 0x64
 8009640:	81c2      	strh	r2, [r0, #14]
 8009642:	6183      	str	r3, [r0, #24]
 8009644:	4619      	mov	r1, r3
 8009646:	2208      	movs	r2, #8
 8009648:	305c      	adds	r0, #92	; 0x5c
 800964a:	f000 fa05 	bl	8009a58 <memset>
 800964e:	4b05      	ldr	r3, [pc, #20]	; (8009664 <std+0x38>)
 8009650:	6263      	str	r3, [r4, #36]	; 0x24
 8009652:	4b05      	ldr	r3, [pc, #20]	; (8009668 <std+0x3c>)
 8009654:	62a3      	str	r3, [r4, #40]	; 0x28
 8009656:	4b05      	ldr	r3, [pc, #20]	; (800966c <std+0x40>)
 8009658:	62e3      	str	r3, [r4, #44]	; 0x2c
 800965a:	4b05      	ldr	r3, [pc, #20]	; (8009670 <std+0x44>)
 800965c:	6224      	str	r4, [r4, #32]
 800965e:	6323      	str	r3, [r4, #48]	; 0x30
 8009660:	bd10      	pop	{r4, pc}
 8009662:	bf00      	nop
 8009664:	080098a9 	.word	0x080098a9
 8009668:	080098cb 	.word	0x080098cb
 800966c:	08009903 	.word	0x08009903
 8009670:	08009927 	.word	0x08009927

08009674 <stdio_exit_handler>:
 8009674:	4a02      	ldr	r2, [pc, #8]	; (8009680 <stdio_exit_handler+0xc>)
 8009676:	4903      	ldr	r1, [pc, #12]	; (8009684 <stdio_exit_handler+0x10>)
 8009678:	4803      	ldr	r0, [pc, #12]	; (8009688 <stdio_exit_handler+0x14>)
 800967a:	f000 b869 	b.w	8009750 <_fwalk_sglue>
 800967e:	bf00      	nop
 8009680:	2000000c 	.word	0x2000000c
 8009684:	0800c721 	.word	0x0800c721
 8009688:	20000018 	.word	0x20000018

0800968c <cleanup_stdio>:
 800968c:	6841      	ldr	r1, [r0, #4]
 800968e:	4b0c      	ldr	r3, [pc, #48]	; (80096c0 <cleanup_stdio+0x34>)
 8009690:	4299      	cmp	r1, r3
 8009692:	b510      	push	{r4, lr}
 8009694:	4604      	mov	r4, r0
 8009696:	d001      	beq.n	800969c <cleanup_stdio+0x10>
 8009698:	f003 f842 	bl	800c720 <_fflush_r>
 800969c:	68a1      	ldr	r1, [r4, #8]
 800969e:	4b09      	ldr	r3, [pc, #36]	; (80096c4 <cleanup_stdio+0x38>)
 80096a0:	4299      	cmp	r1, r3
 80096a2:	d002      	beq.n	80096aa <cleanup_stdio+0x1e>
 80096a4:	4620      	mov	r0, r4
 80096a6:	f003 f83b 	bl	800c720 <_fflush_r>
 80096aa:	68e1      	ldr	r1, [r4, #12]
 80096ac:	4b06      	ldr	r3, [pc, #24]	; (80096c8 <cleanup_stdio+0x3c>)
 80096ae:	4299      	cmp	r1, r3
 80096b0:	d004      	beq.n	80096bc <cleanup_stdio+0x30>
 80096b2:	4620      	mov	r0, r4
 80096b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80096b8:	f003 b832 	b.w	800c720 <_fflush_r>
 80096bc:	bd10      	pop	{r4, pc}
 80096be:	bf00      	nop
 80096c0:	2000054c 	.word	0x2000054c
 80096c4:	200005b4 	.word	0x200005b4
 80096c8:	2000061c 	.word	0x2000061c

080096cc <global_stdio_init.part.0>:
 80096cc:	b510      	push	{r4, lr}
 80096ce:	4b0b      	ldr	r3, [pc, #44]	; (80096fc <global_stdio_init.part.0+0x30>)
 80096d0:	4c0b      	ldr	r4, [pc, #44]	; (8009700 <global_stdio_init.part.0+0x34>)
 80096d2:	4a0c      	ldr	r2, [pc, #48]	; (8009704 <global_stdio_init.part.0+0x38>)
 80096d4:	601a      	str	r2, [r3, #0]
 80096d6:	4620      	mov	r0, r4
 80096d8:	2200      	movs	r2, #0
 80096da:	2104      	movs	r1, #4
 80096dc:	f7ff ffa6 	bl	800962c <std>
 80096e0:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80096e4:	2201      	movs	r2, #1
 80096e6:	2109      	movs	r1, #9
 80096e8:	f7ff ffa0 	bl	800962c <std>
 80096ec:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80096f0:	2202      	movs	r2, #2
 80096f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80096f6:	2112      	movs	r1, #18
 80096f8:	f7ff bf98 	b.w	800962c <std>
 80096fc:	20000684 	.word	0x20000684
 8009700:	2000054c 	.word	0x2000054c
 8009704:	08009675 	.word	0x08009675

08009708 <__sfp_lock_acquire>:
 8009708:	4801      	ldr	r0, [pc, #4]	; (8009710 <__sfp_lock_acquire+0x8>)
 800970a:	f000 ba21 	b.w	8009b50 <__retarget_lock_acquire_recursive>
 800970e:	bf00      	nop
 8009710:	2000068d 	.word	0x2000068d

08009714 <__sfp_lock_release>:
 8009714:	4801      	ldr	r0, [pc, #4]	; (800971c <__sfp_lock_release+0x8>)
 8009716:	f000 ba1c 	b.w	8009b52 <__retarget_lock_release_recursive>
 800971a:	bf00      	nop
 800971c:	2000068d 	.word	0x2000068d

08009720 <__sinit>:
 8009720:	b510      	push	{r4, lr}
 8009722:	4604      	mov	r4, r0
 8009724:	f7ff fff0 	bl	8009708 <__sfp_lock_acquire>
 8009728:	6a23      	ldr	r3, [r4, #32]
 800972a:	b11b      	cbz	r3, 8009734 <__sinit+0x14>
 800972c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009730:	f7ff bff0 	b.w	8009714 <__sfp_lock_release>
 8009734:	4b04      	ldr	r3, [pc, #16]	; (8009748 <__sinit+0x28>)
 8009736:	6223      	str	r3, [r4, #32]
 8009738:	4b04      	ldr	r3, [pc, #16]	; (800974c <__sinit+0x2c>)
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	2b00      	cmp	r3, #0
 800973e:	d1f5      	bne.n	800972c <__sinit+0xc>
 8009740:	f7ff ffc4 	bl	80096cc <global_stdio_init.part.0>
 8009744:	e7f2      	b.n	800972c <__sinit+0xc>
 8009746:	bf00      	nop
 8009748:	0800968d 	.word	0x0800968d
 800974c:	20000684 	.word	0x20000684

08009750 <_fwalk_sglue>:
 8009750:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009754:	4607      	mov	r7, r0
 8009756:	4688      	mov	r8, r1
 8009758:	4614      	mov	r4, r2
 800975a:	2600      	movs	r6, #0
 800975c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009760:	f1b9 0901 	subs.w	r9, r9, #1
 8009764:	d505      	bpl.n	8009772 <_fwalk_sglue+0x22>
 8009766:	6824      	ldr	r4, [r4, #0]
 8009768:	2c00      	cmp	r4, #0
 800976a:	d1f7      	bne.n	800975c <_fwalk_sglue+0xc>
 800976c:	4630      	mov	r0, r6
 800976e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009772:	89ab      	ldrh	r3, [r5, #12]
 8009774:	2b01      	cmp	r3, #1
 8009776:	d907      	bls.n	8009788 <_fwalk_sglue+0x38>
 8009778:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800977c:	3301      	adds	r3, #1
 800977e:	d003      	beq.n	8009788 <_fwalk_sglue+0x38>
 8009780:	4629      	mov	r1, r5
 8009782:	4638      	mov	r0, r7
 8009784:	47c0      	blx	r8
 8009786:	4306      	orrs	r6, r0
 8009788:	3568      	adds	r5, #104	; 0x68
 800978a:	e7e9      	b.n	8009760 <_fwalk_sglue+0x10>

0800978c <iprintf>:
 800978c:	b40f      	push	{r0, r1, r2, r3}
 800978e:	b507      	push	{r0, r1, r2, lr}
 8009790:	4906      	ldr	r1, [pc, #24]	; (80097ac <iprintf+0x20>)
 8009792:	ab04      	add	r3, sp, #16
 8009794:	6808      	ldr	r0, [r1, #0]
 8009796:	f853 2b04 	ldr.w	r2, [r3], #4
 800979a:	6881      	ldr	r1, [r0, #8]
 800979c:	9301      	str	r3, [sp, #4]
 800979e:	f002 fe1f 	bl	800c3e0 <_vfiprintf_r>
 80097a2:	b003      	add	sp, #12
 80097a4:	f85d eb04 	ldr.w	lr, [sp], #4
 80097a8:	b004      	add	sp, #16
 80097aa:	4770      	bx	lr
 80097ac:	20000064 	.word	0x20000064

080097b0 <_puts_r>:
 80097b0:	6a03      	ldr	r3, [r0, #32]
 80097b2:	b570      	push	{r4, r5, r6, lr}
 80097b4:	6884      	ldr	r4, [r0, #8]
 80097b6:	4605      	mov	r5, r0
 80097b8:	460e      	mov	r6, r1
 80097ba:	b90b      	cbnz	r3, 80097c0 <_puts_r+0x10>
 80097bc:	f7ff ffb0 	bl	8009720 <__sinit>
 80097c0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80097c2:	07db      	lsls	r3, r3, #31
 80097c4:	d405      	bmi.n	80097d2 <_puts_r+0x22>
 80097c6:	89a3      	ldrh	r3, [r4, #12]
 80097c8:	0598      	lsls	r0, r3, #22
 80097ca:	d402      	bmi.n	80097d2 <_puts_r+0x22>
 80097cc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80097ce:	f000 f9bf 	bl	8009b50 <__retarget_lock_acquire_recursive>
 80097d2:	89a3      	ldrh	r3, [r4, #12]
 80097d4:	0719      	lsls	r1, r3, #28
 80097d6:	d513      	bpl.n	8009800 <_puts_r+0x50>
 80097d8:	6923      	ldr	r3, [r4, #16]
 80097da:	b18b      	cbz	r3, 8009800 <_puts_r+0x50>
 80097dc:	3e01      	subs	r6, #1
 80097de:	68a3      	ldr	r3, [r4, #8]
 80097e0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80097e4:	3b01      	subs	r3, #1
 80097e6:	60a3      	str	r3, [r4, #8]
 80097e8:	b9e9      	cbnz	r1, 8009826 <_puts_r+0x76>
 80097ea:	2b00      	cmp	r3, #0
 80097ec:	da2e      	bge.n	800984c <_puts_r+0x9c>
 80097ee:	4622      	mov	r2, r4
 80097f0:	210a      	movs	r1, #10
 80097f2:	4628      	mov	r0, r5
 80097f4:	f000 f89b 	bl	800992e <__swbuf_r>
 80097f8:	3001      	adds	r0, #1
 80097fa:	d007      	beq.n	800980c <_puts_r+0x5c>
 80097fc:	250a      	movs	r5, #10
 80097fe:	e007      	b.n	8009810 <_puts_r+0x60>
 8009800:	4621      	mov	r1, r4
 8009802:	4628      	mov	r0, r5
 8009804:	f000 f8d0 	bl	80099a8 <__swsetup_r>
 8009808:	2800      	cmp	r0, #0
 800980a:	d0e7      	beq.n	80097dc <_puts_r+0x2c>
 800980c:	f04f 35ff 	mov.w	r5, #4294967295
 8009810:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009812:	07da      	lsls	r2, r3, #31
 8009814:	d405      	bmi.n	8009822 <_puts_r+0x72>
 8009816:	89a3      	ldrh	r3, [r4, #12]
 8009818:	059b      	lsls	r3, r3, #22
 800981a:	d402      	bmi.n	8009822 <_puts_r+0x72>
 800981c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800981e:	f000 f998 	bl	8009b52 <__retarget_lock_release_recursive>
 8009822:	4628      	mov	r0, r5
 8009824:	bd70      	pop	{r4, r5, r6, pc}
 8009826:	2b00      	cmp	r3, #0
 8009828:	da04      	bge.n	8009834 <_puts_r+0x84>
 800982a:	69a2      	ldr	r2, [r4, #24]
 800982c:	429a      	cmp	r2, r3
 800982e:	dc06      	bgt.n	800983e <_puts_r+0x8e>
 8009830:	290a      	cmp	r1, #10
 8009832:	d004      	beq.n	800983e <_puts_r+0x8e>
 8009834:	6823      	ldr	r3, [r4, #0]
 8009836:	1c5a      	adds	r2, r3, #1
 8009838:	6022      	str	r2, [r4, #0]
 800983a:	7019      	strb	r1, [r3, #0]
 800983c:	e7cf      	b.n	80097de <_puts_r+0x2e>
 800983e:	4622      	mov	r2, r4
 8009840:	4628      	mov	r0, r5
 8009842:	f000 f874 	bl	800992e <__swbuf_r>
 8009846:	3001      	adds	r0, #1
 8009848:	d1c9      	bne.n	80097de <_puts_r+0x2e>
 800984a:	e7df      	b.n	800980c <_puts_r+0x5c>
 800984c:	6823      	ldr	r3, [r4, #0]
 800984e:	250a      	movs	r5, #10
 8009850:	1c5a      	adds	r2, r3, #1
 8009852:	6022      	str	r2, [r4, #0]
 8009854:	701d      	strb	r5, [r3, #0]
 8009856:	e7db      	b.n	8009810 <_puts_r+0x60>

08009858 <puts>:
 8009858:	4b02      	ldr	r3, [pc, #8]	; (8009864 <puts+0xc>)
 800985a:	4601      	mov	r1, r0
 800985c:	6818      	ldr	r0, [r3, #0]
 800985e:	f7ff bfa7 	b.w	80097b0 <_puts_r>
 8009862:	bf00      	nop
 8009864:	20000064 	.word	0x20000064

08009868 <siprintf>:
 8009868:	b40e      	push	{r1, r2, r3}
 800986a:	b500      	push	{lr}
 800986c:	b09c      	sub	sp, #112	; 0x70
 800986e:	ab1d      	add	r3, sp, #116	; 0x74
 8009870:	9002      	str	r0, [sp, #8]
 8009872:	9006      	str	r0, [sp, #24]
 8009874:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009878:	4809      	ldr	r0, [pc, #36]	; (80098a0 <siprintf+0x38>)
 800987a:	9107      	str	r1, [sp, #28]
 800987c:	9104      	str	r1, [sp, #16]
 800987e:	4909      	ldr	r1, [pc, #36]	; (80098a4 <siprintf+0x3c>)
 8009880:	f853 2b04 	ldr.w	r2, [r3], #4
 8009884:	9105      	str	r1, [sp, #20]
 8009886:	6800      	ldr	r0, [r0, #0]
 8009888:	9301      	str	r3, [sp, #4]
 800988a:	a902      	add	r1, sp, #8
 800988c:	f002 fc80 	bl	800c190 <_svfiprintf_r>
 8009890:	9b02      	ldr	r3, [sp, #8]
 8009892:	2200      	movs	r2, #0
 8009894:	701a      	strb	r2, [r3, #0]
 8009896:	b01c      	add	sp, #112	; 0x70
 8009898:	f85d eb04 	ldr.w	lr, [sp], #4
 800989c:	b003      	add	sp, #12
 800989e:	4770      	bx	lr
 80098a0:	20000064 	.word	0x20000064
 80098a4:	ffff0208 	.word	0xffff0208

080098a8 <__sread>:
 80098a8:	b510      	push	{r4, lr}
 80098aa:	460c      	mov	r4, r1
 80098ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80098b0:	f000 f900 	bl	8009ab4 <_read_r>
 80098b4:	2800      	cmp	r0, #0
 80098b6:	bfab      	itete	ge
 80098b8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80098ba:	89a3      	ldrhlt	r3, [r4, #12]
 80098bc:	181b      	addge	r3, r3, r0
 80098be:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80098c2:	bfac      	ite	ge
 80098c4:	6563      	strge	r3, [r4, #84]	; 0x54
 80098c6:	81a3      	strhlt	r3, [r4, #12]
 80098c8:	bd10      	pop	{r4, pc}

080098ca <__swrite>:
 80098ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80098ce:	461f      	mov	r7, r3
 80098d0:	898b      	ldrh	r3, [r1, #12]
 80098d2:	05db      	lsls	r3, r3, #23
 80098d4:	4605      	mov	r5, r0
 80098d6:	460c      	mov	r4, r1
 80098d8:	4616      	mov	r6, r2
 80098da:	d505      	bpl.n	80098e8 <__swrite+0x1e>
 80098dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80098e0:	2302      	movs	r3, #2
 80098e2:	2200      	movs	r2, #0
 80098e4:	f000 f8d4 	bl	8009a90 <_lseek_r>
 80098e8:	89a3      	ldrh	r3, [r4, #12]
 80098ea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80098ee:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80098f2:	81a3      	strh	r3, [r4, #12]
 80098f4:	4632      	mov	r2, r6
 80098f6:	463b      	mov	r3, r7
 80098f8:	4628      	mov	r0, r5
 80098fa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80098fe:	f000 b8eb 	b.w	8009ad8 <_write_r>

08009902 <__sseek>:
 8009902:	b510      	push	{r4, lr}
 8009904:	460c      	mov	r4, r1
 8009906:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800990a:	f000 f8c1 	bl	8009a90 <_lseek_r>
 800990e:	1c43      	adds	r3, r0, #1
 8009910:	89a3      	ldrh	r3, [r4, #12]
 8009912:	bf15      	itete	ne
 8009914:	6560      	strne	r0, [r4, #84]	; 0x54
 8009916:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800991a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800991e:	81a3      	strheq	r3, [r4, #12]
 8009920:	bf18      	it	ne
 8009922:	81a3      	strhne	r3, [r4, #12]
 8009924:	bd10      	pop	{r4, pc}

08009926 <__sclose>:
 8009926:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800992a:	f000 b8a1 	b.w	8009a70 <_close_r>

0800992e <__swbuf_r>:
 800992e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009930:	460e      	mov	r6, r1
 8009932:	4614      	mov	r4, r2
 8009934:	4605      	mov	r5, r0
 8009936:	b118      	cbz	r0, 8009940 <__swbuf_r+0x12>
 8009938:	6a03      	ldr	r3, [r0, #32]
 800993a:	b90b      	cbnz	r3, 8009940 <__swbuf_r+0x12>
 800993c:	f7ff fef0 	bl	8009720 <__sinit>
 8009940:	69a3      	ldr	r3, [r4, #24]
 8009942:	60a3      	str	r3, [r4, #8]
 8009944:	89a3      	ldrh	r3, [r4, #12]
 8009946:	071a      	lsls	r2, r3, #28
 8009948:	d525      	bpl.n	8009996 <__swbuf_r+0x68>
 800994a:	6923      	ldr	r3, [r4, #16]
 800994c:	b31b      	cbz	r3, 8009996 <__swbuf_r+0x68>
 800994e:	6823      	ldr	r3, [r4, #0]
 8009950:	6922      	ldr	r2, [r4, #16]
 8009952:	1a98      	subs	r0, r3, r2
 8009954:	6963      	ldr	r3, [r4, #20]
 8009956:	b2f6      	uxtb	r6, r6
 8009958:	4283      	cmp	r3, r0
 800995a:	4637      	mov	r7, r6
 800995c:	dc04      	bgt.n	8009968 <__swbuf_r+0x3a>
 800995e:	4621      	mov	r1, r4
 8009960:	4628      	mov	r0, r5
 8009962:	f002 fedd 	bl	800c720 <_fflush_r>
 8009966:	b9e0      	cbnz	r0, 80099a2 <__swbuf_r+0x74>
 8009968:	68a3      	ldr	r3, [r4, #8]
 800996a:	3b01      	subs	r3, #1
 800996c:	60a3      	str	r3, [r4, #8]
 800996e:	6823      	ldr	r3, [r4, #0]
 8009970:	1c5a      	adds	r2, r3, #1
 8009972:	6022      	str	r2, [r4, #0]
 8009974:	701e      	strb	r6, [r3, #0]
 8009976:	6962      	ldr	r2, [r4, #20]
 8009978:	1c43      	adds	r3, r0, #1
 800997a:	429a      	cmp	r2, r3
 800997c:	d004      	beq.n	8009988 <__swbuf_r+0x5a>
 800997e:	89a3      	ldrh	r3, [r4, #12]
 8009980:	07db      	lsls	r3, r3, #31
 8009982:	d506      	bpl.n	8009992 <__swbuf_r+0x64>
 8009984:	2e0a      	cmp	r6, #10
 8009986:	d104      	bne.n	8009992 <__swbuf_r+0x64>
 8009988:	4621      	mov	r1, r4
 800998a:	4628      	mov	r0, r5
 800998c:	f002 fec8 	bl	800c720 <_fflush_r>
 8009990:	b938      	cbnz	r0, 80099a2 <__swbuf_r+0x74>
 8009992:	4638      	mov	r0, r7
 8009994:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009996:	4621      	mov	r1, r4
 8009998:	4628      	mov	r0, r5
 800999a:	f000 f805 	bl	80099a8 <__swsetup_r>
 800999e:	2800      	cmp	r0, #0
 80099a0:	d0d5      	beq.n	800994e <__swbuf_r+0x20>
 80099a2:	f04f 37ff 	mov.w	r7, #4294967295
 80099a6:	e7f4      	b.n	8009992 <__swbuf_r+0x64>

080099a8 <__swsetup_r>:
 80099a8:	b538      	push	{r3, r4, r5, lr}
 80099aa:	4b2a      	ldr	r3, [pc, #168]	; (8009a54 <__swsetup_r+0xac>)
 80099ac:	4605      	mov	r5, r0
 80099ae:	6818      	ldr	r0, [r3, #0]
 80099b0:	460c      	mov	r4, r1
 80099b2:	b118      	cbz	r0, 80099bc <__swsetup_r+0x14>
 80099b4:	6a03      	ldr	r3, [r0, #32]
 80099b6:	b90b      	cbnz	r3, 80099bc <__swsetup_r+0x14>
 80099b8:	f7ff feb2 	bl	8009720 <__sinit>
 80099bc:	89a3      	ldrh	r3, [r4, #12]
 80099be:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80099c2:	0718      	lsls	r0, r3, #28
 80099c4:	d422      	bmi.n	8009a0c <__swsetup_r+0x64>
 80099c6:	06d9      	lsls	r1, r3, #27
 80099c8:	d407      	bmi.n	80099da <__swsetup_r+0x32>
 80099ca:	2309      	movs	r3, #9
 80099cc:	602b      	str	r3, [r5, #0]
 80099ce:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80099d2:	81a3      	strh	r3, [r4, #12]
 80099d4:	f04f 30ff 	mov.w	r0, #4294967295
 80099d8:	e034      	b.n	8009a44 <__swsetup_r+0x9c>
 80099da:	0758      	lsls	r0, r3, #29
 80099dc:	d512      	bpl.n	8009a04 <__swsetup_r+0x5c>
 80099de:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80099e0:	b141      	cbz	r1, 80099f4 <__swsetup_r+0x4c>
 80099e2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80099e6:	4299      	cmp	r1, r3
 80099e8:	d002      	beq.n	80099f0 <__swsetup_r+0x48>
 80099ea:	4628      	mov	r0, r5
 80099ec:	f000 ff32 	bl	800a854 <_free_r>
 80099f0:	2300      	movs	r3, #0
 80099f2:	6363      	str	r3, [r4, #52]	; 0x34
 80099f4:	89a3      	ldrh	r3, [r4, #12]
 80099f6:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80099fa:	81a3      	strh	r3, [r4, #12]
 80099fc:	2300      	movs	r3, #0
 80099fe:	6063      	str	r3, [r4, #4]
 8009a00:	6923      	ldr	r3, [r4, #16]
 8009a02:	6023      	str	r3, [r4, #0]
 8009a04:	89a3      	ldrh	r3, [r4, #12]
 8009a06:	f043 0308 	orr.w	r3, r3, #8
 8009a0a:	81a3      	strh	r3, [r4, #12]
 8009a0c:	6923      	ldr	r3, [r4, #16]
 8009a0e:	b94b      	cbnz	r3, 8009a24 <__swsetup_r+0x7c>
 8009a10:	89a3      	ldrh	r3, [r4, #12]
 8009a12:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009a16:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009a1a:	d003      	beq.n	8009a24 <__swsetup_r+0x7c>
 8009a1c:	4621      	mov	r1, r4
 8009a1e:	4628      	mov	r0, r5
 8009a20:	f002 fecc 	bl	800c7bc <__smakebuf_r>
 8009a24:	89a0      	ldrh	r0, [r4, #12]
 8009a26:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009a2a:	f010 0301 	ands.w	r3, r0, #1
 8009a2e:	d00a      	beq.n	8009a46 <__swsetup_r+0x9e>
 8009a30:	2300      	movs	r3, #0
 8009a32:	60a3      	str	r3, [r4, #8]
 8009a34:	6963      	ldr	r3, [r4, #20]
 8009a36:	425b      	negs	r3, r3
 8009a38:	61a3      	str	r3, [r4, #24]
 8009a3a:	6923      	ldr	r3, [r4, #16]
 8009a3c:	b943      	cbnz	r3, 8009a50 <__swsetup_r+0xa8>
 8009a3e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009a42:	d1c4      	bne.n	80099ce <__swsetup_r+0x26>
 8009a44:	bd38      	pop	{r3, r4, r5, pc}
 8009a46:	0781      	lsls	r1, r0, #30
 8009a48:	bf58      	it	pl
 8009a4a:	6963      	ldrpl	r3, [r4, #20]
 8009a4c:	60a3      	str	r3, [r4, #8]
 8009a4e:	e7f4      	b.n	8009a3a <__swsetup_r+0x92>
 8009a50:	2000      	movs	r0, #0
 8009a52:	e7f7      	b.n	8009a44 <__swsetup_r+0x9c>
 8009a54:	20000064 	.word	0x20000064

08009a58 <memset>:
 8009a58:	4402      	add	r2, r0
 8009a5a:	4603      	mov	r3, r0
 8009a5c:	4293      	cmp	r3, r2
 8009a5e:	d100      	bne.n	8009a62 <memset+0xa>
 8009a60:	4770      	bx	lr
 8009a62:	f803 1b01 	strb.w	r1, [r3], #1
 8009a66:	e7f9      	b.n	8009a5c <memset+0x4>

08009a68 <_localeconv_r>:
 8009a68:	4800      	ldr	r0, [pc, #0]	; (8009a6c <_localeconv_r+0x4>)
 8009a6a:	4770      	bx	lr
 8009a6c:	20000158 	.word	0x20000158

08009a70 <_close_r>:
 8009a70:	b538      	push	{r3, r4, r5, lr}
 8009a72:	4d06      	ldr	r5, [pc, #24]	; (8009a8c <_close_r+0x1c>)
 8009a74:	2300      	movs	r3, #0
 8009a76:	4604      	mov	r4, r0
 8009a78:	4608      	mov	r0, r1
 8009a7a:	602b      	str	r3, [r5, #0]
 8009a7c:	f7f8 f85d 	bl	8001b3a <_close>
 8009a80:	1c43      	adds	r3, r0, #1
 8009a82:	d102      	bne.n	8009a8a <_close_r+0x1a>
 8009a84:	682b      	ldr	r3, [r5, #0]
 8009a86:	b103      	cbz	r3, 8009a8a <_close_r+0x1a>
 8009a88:	6023      	str	r3, [r4, #0]
 8009a8a:	bd38      	pop	{r3, r4, r5, pc}
 8009a8c:	20000688 	.word	0x20000688

08009a90 <_lseek_r>:
 8009a90:	b538      	push	{r3, r4, r5, lr}
 8009a92:	4d07      	ldr	r5, [pc, #28]	; (8009ab0 <_lseek_r+0x20>)
 8009a94:	4604      	mov	r4, r0
 8009a96:	4608      	mov	r0, r1
 8009a98:	4611      	mov	r1, r2
 8009a9a:	2200      	movs	r2, #0
 8009a9c:	602a      	str	r2, [r5, #0]
 8009a9e:	461a      	mov	r2, r3
 8009aa0:	f7f8 f872 	bl	8001b88 <_lseek>
 8009aa4:	1c43      	adds	r3, r0, #1
 8009aa6:	d102      	bne.n	8009aae <_lseek_r+0x1e>
 8009aa8:	682b      	ldr	r3, [r5, #0]
 8009aaa:	b103      	cbz	r3, 8009aae <_lseek_r+0x1e>
 8009aac:	6023      	str	r3, [r4, #0]
 8009aae:	bd38      	pop	{r3, r4, r5, pc}
 8009ab0:	20000688 	.word	0x20000688

08009ab4 <_read_r>:
 8009ab4:	b538      	push	{r3, r4, r5, lr}
 8009ab6:	4d07      	ldr	r5, [pc, #28]	; (8009ad4 <_read_r+0x20>)
 8009ab8:	4604      	mov	r4, r0
 8009aba:	4608      	mov	r0, r1
 8009abc:	4611      	mov	r1, r2
 8009abe:	2200      	movs	r2, #0
 8009ac0:	602a      	str	r2, [r5, #0]
 8009ac2:	461a      	mov	r2, r3
 8009ac4:	f7f8 f81c 	bl	8001b00 <_read>
 8009ac8:	1c43      	adds	r3, r0, #1
 8009aca:	d102      	bne.n	8009ad2 <_read_r+0x1e>
 8009acc:	682b      	ldr	r3, [r5, #0]
 8009ace:	b103      	cbz	r3, 8009ad2 <_read_r+0x1e>
 8009ad0:	6023      	str	r3, [r4, #0]
 8009ad2:	bd38      	pop	{r3, r4, r5, pc}
 8009ad4:	20000688 	.word	0x20000688

08009ad8 <_write_r>:
 8009ad8:	b538      	push	{r3, r4, r5, lr}
 8009ada:	4d07      	ldr	r5, [pc, #28]	; (8009af8 <_write_r+0x20>)
 8009adc:	4604      	mov	r4, r0
 8009ade:	4608      	mov	r0, r1
 8009ae0:	4611      	mov	r1, r2
 8009ae2:	2200      	movs	r2, #0
 8009ae4:	602a      	str	r2, [r5, #0]
 8009ae6:	461a      	mov	r2, r3
 8009ae8:	f7f7 fbd0 	bl	800128c <_write>
 8009aec:	1c43      	adds	r3, r0, #1
 8009aee:	d102      	bne.n	8009af6 <_write_r+0x1e>
 8009af0:	682b      	ldr	r3, [r5, #0]
 8009af2:	b103      	cbz	r3, 8009af6 <_write_r+0x1e>
 8009af4:	6023      	str	r3, [r4, #0]
 8009af6:	bd38      	pop	{r3, r4, r5, pc}
 8009af8:	20000688 	.word	0x20000688

08009afc <__errno>:
 8009afc:	4b01      	ldr	r3, [pc, #4]	; (8009b04 <__errno+0x8>)
 8009afe:	6818      	ldr	r0, [r3, #0]
 8009b00:	4770      	bx	lr
 8009b02:	bf00      	nop
 8009b04:	20000064 	.word	0x20000064

08009b08 <__libc_init_array>:
 8009b08:	b570      	push	{r4, r5, r6, lr}
 8009b0a:	4d0d      	ldr	r5, [pc, #52]	; (8009b40 <__libc_init_array+0x38>)
 8009b0c:	4c0d      	ldr	r4, [pc, #52]	; (8009b44 <__libc_init_array+0x3c>)
 8009b0e:	1b64      	subs	r4, r4, r5
 8009b10:	10a4      	asrs	r4, r4, #2
 8009b12:	2600      	movs	r6, #0
 8009b14:	42a6      	cmp	r6, r4
 8009b16:	d109      	bne.n	8009b2c <__libc_init_array+0x24>
 8009b18:	4d0b      	ldr	r5, [pc, #44]	; (8009b48 <__libc_init_array+0x40>)
 8009b1a:	4c0c      	ldr	r4, [pc, #48]	; (8009b4c <__libc_init_array+0x44>)
 8009b1c:	f003 fb40 	bl	800d1a0 <_init>
 8009b20:	1b64      	subs	r4, r4, r5
 8009b22:	10a4      	asrs	r4, r4, #2
 8009b24:	2600      	movs	r6, #0
 8009b26:	42a6      	cmp	r6, r4
 8009b28:	d105      	bne.n	8009b36 <__libc_init_array+0x2e>
 8009b2a:	bd70      	pop	{r4, r5, r6, pc}
 8009b2c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009b30:	4798      	blx	r3
 8009b32:	3601      	adds	r6, #1
 8009b34:	e7ee      	b.n	8009b14 <__libc_init_array+0xc>
 8009b36:	f855 3b04 	ldr.w	r3, [r5], #4
 8009b3a:	4798      	blx	r3
 8009b3c:	3601      	adds	r6, #1
 8009b3e:	e7f2      	b.n	8009b26 <__libc_init_array+0x1e>
 8009b40:	0800d6b0 	.word	0x0800d6b0
 8009b44:	0800d6b0 	.word	0x0800d6b0
 8009b48:	0800d6b0 	.word	0x0800d6b0
 8009b4c:	0800d6b4 	.word	0x0800d6b4

08009b50 <__retarget_lock_acquire_recursive>:
 8009b50:	4770      	bx	lr

08009b52 <__retarget_lock_release_recursive>:
 8009b52:	4770      	bx	lr

08009b54 <nanf>:
 8009b54:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8009b5c <nanf+0x8>
 8009b58:	4770      	bx	lr
 8009b5a:	bf00      	nop
 8009b5c:	7fc00000 	.word	0x7fc00000

08009b60 <quorem>:
 8009b60:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b64:	6903      	ldr	r3, [r0, #16]
 8009b66:	690c      	ldr	r4, [r1, #16]
 8009b68:	42a3      	cmp	r3, r4
 8009b6a:	4607      	mov	r7, r0
 8009b6c:	db7e      	blt.n	8009c6c <quorem+0x10c>
 8009b6e:	3c01      	subs	r4, #1
 8009b70:	f101 0814 	add.w	r8, r1, #20
 8009b74:	f100 0514 	add.w	r5, r0, #20
 8009b78:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009b7c:	9301      	str	r3, [sp, #4]
 8009b7e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009b82:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009b86:	3301      	adds	r3, #1
 8009b88:	429a      	cmp	r2, r3
 8009b8a:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8009b8e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009b92:	fbb2 f6f3 	udiv	r6, r2, r3
 8009b96:	d331      	bcc.n	8009bfc <quorem+0x9c>
 8009b98:	f04f 0e00 	mov.w	lr, #0
 8009b9c:	4640      	mov	r0, r8
 8009b9e:	46ac      	mov	ip, r5
 8009ba0:	46f2      	mov	sl, lr
 8009ba2:	f850 2b04 	ldr.w	r2, [r0], #4
 8009ba6:	b293      	uxth	r3, r2
 8009ba8:	fb06 e303 	mla	r3, r6, r3, lr
 8009bac:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009bb0:	0c1a      	lsrs	r2, r3, #16
 8009bb2:	b29b      	uxth	r3, r3
 8009bb4:	ebaa 0303 	sub.w	r3, sl, r3
 8009bb8:	f8dc a000 	ldr.w	sl, [ip]
 8009bbc:	fa13 f38a 	uxtah	r3, r3, sl
 8009bc0:	fb06 220e 	mla	r2, r6, lr, r2
 8009bc4:	9300      	str	r3, [sp, #0]
 8009bc6:	9b00      	ldr	r3, [sp, #0]
 8009bc8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009bcc:	b292      	uxth	r2, r2
 8009bce:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8009bd2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009bd6:	f8bd 3000 	ldrh.w	r3, [sp]
 8009bda:	4581      	cmp	r9, r0
 8009bdc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009be0:	f84c 3b04 	str.w	r3, [ip], #4
 8009be4:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8009be8:	d2db      	bcs.n	8009ba2 <quorem+0x42>
 8009bea:	f855 300b 	ldr.w	r3, [r5, fp]
 8009bee:	b92b      	cbnz	r3, 8009bfc <quorem+0x9c>
 8009bf0:	9b01      	ldr	r3, [sp, #4]
 8009bf2:	3b04      	subs	r3, #4
 8009bf4:	429d      	cmp	r5, r3
 8009bf6:	461a      	mov	r2, r3
 8009bf8:	d32c      	bcc.n	8009c54 <quorem+0xf4>
 8009bfa:	613c      	str	r4, [r7, #16]
 8009bfc:	4638      	mov	r0, r7
 8009bfe:	f001 f9ef 	bl	800afe0 <__mcmp>
 8009c02:	2800      	cmp	r0, #0
 8009c04:	db22      	blt.n	8009c4c <quorem+0xec>
 8009c06:	3601      	adds	r6, #1
 8009c08:	4629      	mov	r1, r5
 8009c0a:	2000      	movs	r0, #0
 8009c0c:	f858 2b04 	ldr.w	r2, [r8], #4
 8009c10:	f8d1 c000 	ldr.w	ip, [r1]
 8009c14:	b293      	uxth	r3, r2
 8009c16:	1ac3      	subs	r3, r0, r3
 8009c18:	0c12      	lsrs	r2, r2, #16
 8009c1a:	fa13 f38c 	uxtah	r3, r3, ip
 8009c1e:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8009c22:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009c26:	b29b      	uxth	r3, r3
 8009c28:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009c2c:	45c1      	cmp	r9, r8
 8009c2e:	f841 3b04 	str.w	r3, [r1], #4
 8009c32:	ea4f 4022 	mov.w	r0, r2, asr #16
 8009c36:	d2e9      	bcs.n	8009c0c <quorem+0xac>
 8009c38:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009c3c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009c40:	b922      	cbnz	r2, 8009c4c <quorem+0xec>
 8009c42:	3b04      	subs	r3, #4
 8009c44:	429d      	cmp	r5, r3
 8009c46:	461a      	mov	r2, r3
 8009c48:	d30a      	bcc.n	8009c60 <quorem+0x100>
 8009c4a:	613c      	str	r4, [r7, #16]
 8009c4c:	4630      	mov	r0, r6
 8009c4e:	b003      	add	sp, #12
 8009c50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c54:	6812      	ldr	r2, [r2, #0]
 8009c56:	3b04      	subs	r3, #4
 8009c58:	2a00      	cmp	r2, #0
 8009c5a:	d1ce      	bne.n	8009bfa <quorem+0x9a>
 8009c5c:	3c01      	subs	r4, #1
 8009c5e:	e7c9      	b.n	8009bf4 <quorem+0x94>
 8009c60:	6812      	ldr	r2, [r2, #0]
 8009c62:	3b04      	subs	r3, #4
 8009c64:	2a00      	cmp	r2, #0
 8009c66:	d1f0      	bne.n	8009c4a <quorem+0xea>
 8009c68:	3c01      	subs	r4, #1
 8009c6a:	e7eb      	b.n	8009c44 <quorem+0xe4>
 8009c6c:	2000      	movs	r0, #0
 8009c6e:	e7ee      	b.n	8009c4e <quorem+0xee>

08009c70 <_dtoa_r>:
 8009c70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c74:	ed2d 8b04 	vpush	{d8-d9}
 8009c78:	69c5      	ldr	r5, [r0, #28]
 8009c7a:	b093      	sub	sp, #76	; 0x4c
 8009c7c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8009c80:	ec57 6b10 	vmov	r6, r7, d0
 8009c84:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8009c88:	9107      	str	r1, [sp, #28]
 8009c8a:	4604      	mov	r4, r0
 8009c8c:	920a      	str	r2, [sp, #40]	; 0x28
 8009c8e:	930d      	str	r3, [sp, #52]	; 0x34
 8009c90:	b975      	cbnz	r5, 8009cb0 <_dtoa_r+0x40>
 8009c92:	2010      	movs	r0, #16
 8009c94:	f000 fe2a 	bl	800a8ec <malloc>
 8009c98:	4602      	mov	r2, r0
 8009c9a:	61e0      	str	r0, [r4, #28]
 8009c9c:	b920      	cbnz	r0, 8009ca8 <_dtoa_r+0x38>
 8009c9e:	4bae      	ldr	r3, [pc, #696]	; (8009f58 <_dtoa_r+0x2e8>)
 8009ca0:	21ef      	movs	r1, #239	; 0xef
 8009ca2:	48ae      	ldr	r0, [pc, #696]	; (8009f5c <_dtoa_r+0x2ec>)
 8009ca4:	f002 fe3c 	bl	800c920 <__assert_func>
 8009ca8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8009cac:	6005      	str	r5, [r0, #0]
 8009cae:	60c5      	str	r5, [r0, #12]
 8009cb0:	69e3      	ldr	r3, [r4, #28]
 8009cb2:	6819      	ldr	r1, [r3, #0]
 8009cb4:	b151      	cbz	r1, 8009ccc <_dtoa_r+0x5c>
 8009cb6:	685a      	ldr	r2, [r3, #4]
 8009cb8:	604a      	str	r2, [r1, #4]
 8009cba:	2301      	movs	r3, #1
 8009cbc:	4093      	lsls	r3, r2
 8009cbe:	608b      	str	r3, [r1, #8]
 8009cc0:	4620      	mov	r0, r4
 8009cc2:	f000 ff07 	bl	800aad4 <_Bfree>
 8009cc6:	69e3      	ldr	r3, [r4, #28]
 8009cc8:	2200      	movs	r2, #0
 8009cca:	601a      	str	r2, [r3, #0]
 8009ccc:	1e3b      	subs	r3, r7, #0
 8009cce:	bfbb      	ittet	lt
 8009cd0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8009cd4:	9303      	strlt	r3, [sp, #12]
 8009cd6:	2300      	movge	r3, #0
 8009cd8:	2201      	movlt	r2, #1
 8009cda:	bfac      	ite	ge
 8009cdc:	f8c8 3000 	strge.w	r3, [r8]
 8009ce0:	f8c8 2000 	strlt.w	r2, [r8]
 8009ce4:	4b9e      	ldr	r3, [pc, #632]	; (8009f60 <_dtoa_r+0x2f0>)
 8009ce6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8009cea:	ea33 0308 	bics.w	r3, r3, r8
 8009cee:	d11b      	bne.n	8009d28 <_dtoa_r+0xb8>
 8009cf0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009cf2:	f242 730f 	movw	r3, #9999	; 0x270f
 8009cf6:	6013      	str	r3, [r2, #0]
 8009cf8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8009cfc:	4333      	orrs	r3, r6
 8009cfe:	f000 8593 	beq.w	800a828 <_dtoa_r+0xbb8>
 8009d02:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009d04:	b963      	cbnz	r3, 8009d20 <_dtoa_r+0xb0>
 8009d06:	4b97      	ldr	r3, [pc, #604]	; (8009f64 <_dtoa_r+0x2f4>)
 8009d08:	e027      	b.n	8009d5a <_dtoa_r+0xea>
 8009d0a:	4b97      	ldr	r3, [pc, #604]	; (8009f68 <_dtoa_r+0x2f8>)
 8009d0c:	9300      	str	r3, [sp, #0]
 8009d0e:	3308      	adds	r3, #8
 8009d10:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009d12:	6013      	str	r3, [r2, #0]
 8009d14:	9800      	ldr	r0, [sp, #0]
 8009d16:	b013      	add	sp, #76	; 0x4c
 8009d18:	ecbd 8b04 	vpop	{d8-d9}
 8009d1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d20:	4b90      	ldr	r3, [pc, #576]	; (8009f64 <_dtoa_r+0x2f4>)
 8009d22:	9300      	str	r3, [sp, #0]
 8009d24:	3303      	adds	r3, #3
 8009d26:	e7f3      	b.n	8009d10 <_dtoa_r+0xa0>
 8009d28:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009d2c:	2200      	movs	r2, #0
 8009d2e:	ec51 0b17 	vmov	r0, r1, d7
 8009d32:	eeb0 8a47 	vmov.f32	s16, s14
 8009d36:	eef0 8a67 	vmov.f32	s17, s15
 8009d3a:	2300      	movs	r3, #0
 8009d3c:	f7f6 fec4 	bl	8000ac8 <__aeabi_dcmpeq>
 8009d40:	4681      	mov	r9, r0
 8009d42:	b160      	cbz	r0, 8009d5e <_dtoa_r+0xee>
 8009d44:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009d46:	2301      	movs	r3, #1
 8009d48:	6013      	str	r3, [r2, #0]
 8009d4a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	f000 8568 	beq.w	800a822 <_dtoa_r+0xbb2>
 8009d52:	4b86      	ldr	r3, [pc, #536]	; (8009f6c <_dtoa_r+0x2fc>)
 8009d54:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009d56:	6013      	str	r3, [r2, #0]
 8009d58:	3b01      	subs	r3, #1
 8009d5a:	9300      	str	r3, [sp, #0]
 8009d5c:	e7da      	b.n	8009d14 <_dtoa_r+0xa4>
 8009d5e:	aa10      	add	r2, sp, #64	; 0x40
 8009d60:	a911      	add	r1, sp, #68	; 0x44
 8009d62:	4620      	mov	r0, r4
 8009d64:	eeb0 0a48 	vmov.f32	s0, s16
 8009d68:	eef0 0a68 	vmov.f32	s1, s17
 8009d6c:	f001 fa4e 	bl	800b20c <__d2b>
 8009d70:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8009d74:	4682      	mov	sl, r0
 8009d76:	2d00      	cmp	r5, #0
 8009d78:	d07f      	beq.n	8009e7a <_dtoa_r+0x20a>
 8009d7a:	ee18 3a90 	vmov	r3, s17
 8009d7e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009d82:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8009d86:	ec51 0b18 	vmov	r0, r1, d8
 8009d8a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8009d8e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8009d92:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8009d96:	4619      	mov	r1, r3
 8009d98:	2200      	movs	r2, #0
 8009d9a:	4b75      	ldr	r3, [pc, #468]	; (8009f70 <_dtoa_r+0x300>)
 8009d9c:	f7f6 fa74 	bl	8000288 <__aeabi_dsub>
 8009da0:	a367      	add	r3, pc, #412	; (adr r3, 8009f40 <_dtoa_r+0x2d0>)
 8009da2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009da6:	f7f6 fc27 	bl	80005f8 <__aeabi_dmul>
 8009daa:	a367      	add	r3, pc, #412	; (adr r3, 8009f48 <_dtoa_r+0x2d8>)
 8009dac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009db0:	f7f6 fa6c 	bl	800028c <__adddf3>
 8009db4:	4606      	mov	r6, r0
 8009db6:	4628      	mov	r0, r5
 8009db8:	460f      	mov	r7, r1
 8009dba:	f7f6 fbb3 	bl	8000524 <__aeabi_i2d>
 8009dbe:	a364      	add	r3, pc, #400	; (adr r3, 8009f50 <_dtoa_r+0x2e0>)
 8009dc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009dc4:	f7f6 fc18 	bl	80005f8 <__aeabi_dmul>
 8009dc8:	4602      	mov	r2, r0
 8009dca:	460b      	mov	r3, r1
 8009dcc:	4630      	mov	r0, r6
 8009dce:	4639      	mov	r1, r7
 8009dd0:	f7f6 fa5c 	bl	800028c <__adddf3>
 8009dd4:	4606      	mov	r6, r0
 8009dd6:	460f      	mov	r7, r1
 8009dd8:	f7f6 febe 	bl	8000b58 <__aeabi_d2iz>
 8009ddc:	2200      	movs	r2, #0
 8009dde:	4683      	mov	fp, r0
 8009de0:	2300      	movs	r3, #0
 8009de2:	4630      	mov	r0, r6
 8009de4:	4639      	mov	r1, r7
 8009de6:	f7f6 fe79 	bl	8000adc <__aeabi_dcmplt>
 8009dea:	b148      	cbz	r0, 8009e00 <_dtoa_r+0x190>
 8009dec:	4658      	mov	r0, fp
 8009dee:	f7f6 fb99 	bl	8000524 <__aeabi_i2d>
 8009df2:	4632      	mov	r2, r6
 8009df4:	463b      	mov	r3, r7
 8009df6:	f7f6 fe67 	bl	8000ac8 <__aeabi_dcmpeq>
 8009dfa:	b908      	cbnz	r0, 8009e00 <_dtoa_r+0x190>
 8009dfc:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009e00:	f1bb 0f16 	cmp.w	fp, #22
 8009e04:	d857      	bhi.n	8009eb6 <_dtoa_r+0x246>
 8009e06:	4b5b      	ldr	r3, [pc, #364]	; (8009f74 <_dtoa_r+0x304>)
 8009e08:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8009e0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e10:	ec51 0b18 	vmov	r0, r1, d8
 8009e14:	f7f6 fe62 	bl	8000adc <__aeabi_dcmplt>
 8009e18:	2800      	cmp	r0, #0
 8009e1a:	d04e      	beq.n	8009eba <_dtoa_r+0x24a>
 8009e1c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009e20:	2300      	movs	r3, #0
 8009e22:	930c      	str	r3, [sp, #48]	; 0x30
 8009e24:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009e26:	1b5b      	subs	r3, r3, r5
 8009e28:	1e5a      	subs	r2, r3, #1
 8009e2a:	bf45      	ittet	mi
 8009e2c:	f1c3 0301 	rsbmi	r3, r3, #1
 8009e30:	9305      	strmi	r3, [sp, #20]
 8009e32:	2300      	movpl	r3, #0
 8009e34:	2300      	movmi	r3, #0
 8009e36:	9206      	str	r2, [sp, #24]
 8009e38:	bf54      	ite	pl
 8009e3a:	9305      	strpl	r3, [sp, #20]
 8009e3c:	9306      	strmi	r3, [sp, #24]
 8009e3e:	f1bb 0f00 	cmp.w	fp, #0
 8009e42:	db3c      	blt.n	8009ebe <_dtoa_r+0x24e>
 8009e44:	9b06      	ldr	r3, [sp, #24]
 8009e46:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8009e4a:	445b      	add	r3, fp
 8009e4c:	9306      	str	r3, [sp, #24]
 8009e4e:	2300      	movs	r3, #0
 8009e50:	9308      	str	r3, [sp, #32]
 8009e52:	9b07      	ldr	r3, [sp, #28]
 8009e54:	2b09      	cmp	r3, #9
 8009e56:	d868      	bhi.n	8009f2a <_dtoa_r+0x2ba>
 8009e58:	2b05      	cmp	r3, #5
 8009e5a:	bfc4      	itt	gt
 8009e5c:	3b04      	subgt	r3, #4
 8009e5e:	9307      	strgt	r3, [sp, #28]
 8009e60:	9b07      	ldr	r3, [sp, #28]
 8009e62:	f1a3 0302 	sub.w	r3, r3, #2
 8009e66:	bfcc      	ite	gt
 8009e68:	2500      	movgt	r5, #0
 8009e6a:	2501      	movle	r5, #1
 8009e6c:	2b03      	cmp	r3, #3
 8009e6e:	f200 8085 	bhi.w	8009f7c <_dtoa_r+0x30c>
 8009e72:	e8df f003 	tbb	[pc, r3]
 8009e76:	3b2e      	.short	0x3b2e
 8009e78:	5839      	.short	0x5839
 8009e7a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8009e7e:	441d      	add	r5, r3
 8009e80:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8009e84:	2b20      	cmp	r3, #32
 8009e86:	bfc1      	itttt	gt
 8009e88:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8009e8c:	fa08 f803 	lslgt.w	r8, r8, r3
 8009e90:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8009e94:	fa26 f303 	lsrgt.w	r3, r6, r3
 8009e98:	bfd6      	itet	le
 8009e9a:	f1c3 0320 	rsble	r3, r3, #32
 8009e9e:	ea48 0003 	orrgt.w	r0, r8, r3
 8009ea2:	fa06 f003 	lslle.w	r0, r6, r3
 8009ea6:	f7f6 fb2d 	bl	8000504 <__aeabi_ui2d>
 8009eaa:	2201      	movs	r2, #1
 8009eac:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8009eb0:	3d01      	subs	r5, #1
 8009eb2:	920e      	str	r2, [sp, #56]	; 0x38
 8009eb4:	e76f      	b.n	8009d96 <_dtoa_r+0x126>
 8009eb6:	2301      	movs	r3, #1
 8009eb8:	e7b3      	b.n	8009e22 <_dtoa_r+0x1b2>
 8009eba:	900c      	str	r0, [sp, #48]	; 0x30
 8009ebc:	e7b2      	b.n	8009e24 <_dtoa_r+0x1b4>
 8009ebe:	9b05      	ldr	r3, [sp, #20]
 8009ec0:	eba3 030b 	sub.w	r3, r3, fp
 8009ec4:	9305      	str	r3, [sp, #20]
 8009ec6:	f1cb 0300 	rsb	r3, fp, #0
 8009eca:	9308      	str	r3, [sp, #32]
 8009ecc:	2300      	movs	r3, #0
 8009ece:	930b      	str	r3, [sp, #44]	; 0x2c
 8009ed0:	e7bf      	b.n	8009e52 <_dtoa_r+0x1e2>
 8009ed2:	2300      	movs	r3, #0
 8009ed4:	9309      	str	r3, [sp, #36]	; 0x24
 8009ed6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009ed8:	2b00      	cmp	r3, #0
 8009eda:	dc52      	bgt.n	8009f82 <_dtoa_r+0x312>
 8009edc:	2301      	movs	r3, #1
 8009ede:	9301      	str	r3, [sp, #4]
 8009ee0:	9304      	str	r3, [sp, #16]
 8009ee2:	461a      	mov	r2, r3
 8009ee4:	920a      	str	r2, [sp, #40]	; 0x28
 8009ee6:	e00b      	b.n	8009f00 <_dtoa_r+0x290>
 8009ee8:	2301      	movs	r3, #1
 8009eea:	e7f3      	b.n	8009ed4 <_dtoa_r+0x264>
 8009eec:	2300      	movs	r3, #0
 8009eee:	9309      	str	r3, [sp, #36]	; 0x24
 8009ef0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009ef2:	445b      	add	r3, fp
 8009ef4:	9301      	str	r3, [sp, #4]
 8009ef6:	3301      	adds	r3, #1
 8009ef8:	2b01      	cmp	r3, #1
 8009efa:	9304      	str	r3, [sp, #16]
 8009efc:	bfb8      	it	lt
 8009efe:	2301      	movlt	r3, #1
 8009f00:	69e0      	ldr	r0, [r4, #28]
 8009f02:	2100      	movs	r1, #0
 8009f04:	2204      	movs	r2, #4
 8009f06:	f102 0614 	add.w	r6, r2, #20
 8009f0a:	429e      	cmp	r6, r3
 8009f0c:	d93d      	bls.n	8009f8a <_dtoa_r+0x31a>
 8009f0e:	6041      	str	r1, [r0, #4]
 8009f10:	4620      	mov	r0, r4
 8009f12:	f000 fd9f 	bl	800aa54 <_Balloc>
 8009f16:	9000      	str	r0, [sp, #0]
 8009f18:	2800      	cmp	r0, #0
 8009f1a:	d139      	bne.n	8009f90 <_dtoa_r+0x320>
 8009f1c:	4b16      	ldr	r3, [pc, #88]	; (8009f78 <_dtoa_r+0x308>)
 8009f1e:	4602      	mov	r2, r0
 8009f20:	f240 11af 	movw	r1, #431	; 0x1af
 8009f24:	e6bd      	b.n	8009ca2 <_dtoa_r+0x32>
 8009f26:	2301      	movs	r3, #1
 8009f28:	e7e1      	b.n	8009eee <_dtoa_r+0x27e>
 8009f2a:	2501      	movs	r5, #1
 8009f2c:	2300      	movs	r3, #0
 8009f2e:	9307      	str	r3, [sp, #28]
 8009f30:	9509      	str	r5, [sp, #36]	; 0x24
 8009f32:	f04f 33ff 	mov.w	r3, #4294967295
 8009f36:	9301      	str	r3, [sp, #4]
 8009f38:	9304      	str	r3, [sp, #16]
 8009f3a:	2200      	movs	r2, #0
 8009f3c:	2312      	movs	r3, #18
 8009f3e:	e7d1      	b.n	8009ee4 <_dtoa_r+0x274>
 8009f40:	636f4361 	.word	0x636f4361
 8009f44:	3fd287a7 	.word	0x3fd287a7
 8009f48:	8b60c8b3 	.word	0x8b60c8b3
 8009f4c:	3fc68a28 	.word	0x3fc68a28
 8009f50:	509f79fb 	.word	0x509f79fb
 8009f54:	3fd34413 	.word	0x3fd34413
 8009f58:	0800d2ca 	.word	0x0800d2ca
 8009f5c:	0800d2e1 	.word	0x0800d2e1
 8009f60:	7ff00000 	.word	0x7ff00000
 8009f64:	0800d2c6 	.word	0x0800d2c6
 8009f68:	0800d2bd 	.word	0x0800d2bd
 8009f6c:	0800d295 	.word	0x0800d295
 8009f70:	3ff80000 	.word	0x3ff80000
 8009f74:	0800d3d0 	.word	0x0800d3d0
 8009f78:	0800d339 	.word	0x0800d339
 8009f7c:	2301      	movs	r3, #1
 8009f7e:	9309      	str	r3, [sp, #36]	; 0x24
 8009f80:	e7d7      	b.n	8009f32 <_dtoa_r+0x2c2>
 8009f82:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009f84:	9301      	str	r3, [sp, #4]
 8009f86:	9304      	str	r3, [sp, #16]
 8009f88:	e7ba      	b.n	8009f00 <_dtoa_r+0x290>
 8009f8a:	3101      	adds	r1, #1
 8009f8c:	0052      	lsls	r2, r2, #1
 8009f8e:	e7ba      	b.n	8009f06 <_dtoa_r+0x296>
 8009f90:	69e3      	ldr	r3, [r4, #28]
 8009f92:	9a00      	ldr	r2, [sp, #0]
 8009f94:	601a      	str	r2, [r3, #0]
 8009f96:	9b04      	ldr	r3, [sp, #16]
 8009f98:	2b0e      	cmp	r3, #14
 8009f9a:	f200 80a8 	bhi.w	800a0ee <_dtoa_r+0x47e>
 8009f9e:	2d00      	cmp	r5, #0
 8009fa0:	f000 80a5 	beq.w	800a0ee <_dtoa_r+0x47e>
 8009fa4:	f1bb 0f00 	cmp.w	fp, #0
 8009fa8:	dd38      	ble.n	800a01c <_dtoa_r+0x3ac>
 8009faa:	4bc0      	ldr	r3, [pc, #768]	; (800a2ac <_dtoa_r+0x63c>)
 8009fac:	f00b 020f 	and.w	r2, fp, #15
 8009fb0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009fb4:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8009fb8:	e9d3 6700 	ldrd	r6, r7, [r3]
 8009fbc:	ea4f 182b 	mov.w	r8, fp, asr #4
 8009fc0:	d019      	beq.n	8009ff6 <_dtoa_r+0x386>
 8009fc2:	4bbb      	ldr	r3, [pc, #748]	; (800a2b0 <_dtoa_r+0x640>)
 8009fc4:	ec51 0b18 	vmov	r0, r1, d8
 8009fc8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009fcc:	f7f6 fc3e 	bl	800084c <__aeabi_ddiv>
 8009fd0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009fd4:	f008 080f 	and.w	r8, r8, #15
 8009fd8:	2503      	movs	r5, #3
 8009fda:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800a2b0 <_dtoa_r+0x640>
 8009fde:	f1b8 0f00 	cmp.w	r8, #0
 8009fe2:	d10a      	bne.n	8009ffa <_dtoa_r+0x38a>
 8009fe4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009fe8:	4632      	mov	r2, r6
 8009fea:	463b      	mov	r3, r7
 8009fec:	f7f6 fc2e 	bl	800084c <__aeabi_ddiv>
 8009ff0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009ff4:	e02b      	b.n	800a04e <_dtoa_r+0x3de>
 8009ff6:	2502      	movs	r5, #2
 8009ff8:	e7ef      	b.n	8009fda <_dtoa_r+0x36a>
 8009ffa:	f018 0f01 	tst.w	r8, #1
 8009ffe:	d008      	beq.n	800a012 <_dtoa_r+0x3a2>
 800a000:	4630      	mov	r0, r6
 800a002:	4639      	mov	r1, r7
 800a004:	e9d9 2300 	ldrd	r2, r3, [r9]
 800a008:	f7f6 faf6 	bl	80005f8 <__aeabi_dmul>
 800a00c:	3501      	adds	r5, #1
 800a00e:	4606      	mov	r6, r0
 800a010:	460f      	mov	r7, r1
 800a012:	ea4f 0868 	mov.w	r8, r8, asr #1
 800a016:	f109 0908 	add.w	r9, r9, #8
 800a01a:	e7e0      	b.n	8009fde <_dtoa_r+0x36e>
 800a01c:	f000 809f 	beq.w	800a15e <_dtoa_r+0x4ee>
 800a020:	f1cb 0600 	rsb	r6, fp, #0
 800a024:	4ba1      	ldr	r3, [pc, #644]	; (800a2ac <_dtoa_r+0x63c>)
 800a026:	4fa2      	ldr	r7, [pc, #648]	; (800a2b0 <_dtoa_r+0x640>)
 800a028:	f006 020f 	and.w	r2, r6, #15
 800a02c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a030:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a034:	ec51 0b18 	vmov	r0, r1, d8
 800a038:	f7f6 fade 	bl	80005f8 <__aeabi_dmul>
 800a03c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a040:	1136      	asrs	r6, r6, #4
 800a042:	2300      	movs	r3, #0
 800a044:	2502      	movs	r5, #2
 800a046:	2e00      	cmp	r6, #0
 800a048:	d17e      	bne.n	800a148 <_dtoa_r+0x4d8>
 800a04a:	2b00      	cmp	r3, #0
 800a04c:	d1d0      	bne.n	8009ff0 <_dtoa_r+0x380>
 800a04e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a050:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800a054:	2b00      	cmp	r3, #0
 800a056:	f000 8084 	beq.w	800a162 <_dtoa_r+0x4f2>
 800a05a:	4b96      	ldr	r3, [pc, #600]	; (800a2b4 <_dtoa_r+0x644>)
 800a05c:	2200      	movs	r2, #0
 800a05e:	4640      	mov	r0, r8
 800a060:	4649      	mov	r1, r9
 800a062:	f7f6 fd3b 	bl	8000adc <__aeabi_dcmplt>
 800a066:	2800      	cmp	r0, #0
 800a068:	d07b      	beq.n	800a162 <_dtoa_r+0x4f2>
 800a06a:	9b04      	ldr	r3, [sp, #16]
 800a06c:	2b00      	cmp	r3, #0
 800a06e:	d078      	beq.n	800a162 <_dtoa_r+0x4f2>
 800a070:	9b01      	ldr	r3, [sp, #4]
 800a072:	2b00      	cmp	r3, #0
 800a074:	dd39      	ble.n	800a0ea <_dtoa_r+0x47a>
 800a076:	4b90      	ldr	r3, [pc, #576]	; (800a2b8 <_dtoa_r+0x648>)
 800a078:	2200      	movs	r2, #0
 800a07a:	4640      	mov	r0, r8
 800a07c:	4649      	mov	r1, r9
 800a07e:	f7f6 fabb 	bl	80005f8 <__aeabi_dmul>
 800a082:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a086:	9e01      	ldr	r6, [sp, #4]
 800a088:	f10b 37ff 	add.w	r7, fp, #4294967295
 800a08c:	3501      	adds	r5, #1
 800a08e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800a092:	4628      	mov	r0, r5
 800a094:	f7f6 fa46 	bl	8000524 <__aeabi_i2d>
 800a098:	4642      	mov	r2, r8
 800a09a:	464b      	mov	r3, r9
 800a09c:	f7f6 faac 	bl	80005f8 <__aeabi_dmul>
 800a0a0:	4b86      	ldr	r3, [pc, #536]	; (800a2bc <_dtoa_r+0x64c>)
 800a0a2:	2200      	movs	r2, #0
 800a0a4:	f7f6 f8f2 	bl	800028c <__adddf3>
 800a0a8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800a0ac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a0b0:	9303      	str	r3, [sp, #12]
 800a0b2:	2e00      	cmp	r6, #0
 800a0b4:	d158      	bne.n	800a168 <_dtoa_r+0x4f8>
 800a0b6:	4b82      	ldr	r3, [pc, #520]	; (800a2c0 <_dtoa_r+0x650>)
 800a0b8:	2200      	movs	r2, #0
 800a0ba:	4640      	mov	r0, r8
 800a0bc:	4649      	mov	r1, r9
 800a0be:	f7f6 f8e3 	bl	8000288 <__aeabi_dsub>
 800a0c2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a0c6:	4680      	mov	r8, r0
 800a0c8:	4689      	mov	r9, r1
 800a0ca:	f7f6 fd25 	bl	8000b18 <__aeabi_dcmpgt>
 800a0ce:	2800      	cmp	r0, #0
 800a0d0:	f040 8296 	bne.w	800a600 <_dtoa_r+0x990>
 800a0d4:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800a0d8:	4640      	mov	r0, r8
 800a0da:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a0de:	4649      	mov	r1, r9
 800a0e0:	f7f6 fcfc 	bl	8000adc <__aeabi_dcmplt>
 800a0e4:	2800      	cmp	r0, #0
 800a0e6:	f040 8289 	bne.w	800a5fc <_dtoa_r+0x98c>
 800a0ea:	ed8d 8b02 	vstr	d8, [sp, #8]
 800a0ee:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	f2c0 814e 	blt.w	800a392 <_dtoa_r+0x722>
 800a0f6:	f1bb 0f0e 	cmp.w	fp, #14
 800a0fa:	f300 814a 	bgt.w	800a392 <_dtoa_r+0x722>
 800a0fe:	4b6b      	ldr	r3, [pc, #428]	; (800a2ac <_dtoa_r+0x63c>)
 800a100:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800a104:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a108:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a10a:	2b00      	cmp	r3, #0
 800a10c:	f280 80dc 	bge.w	800a2c8 <_dtoa_r+0x658>
 800a110:	9b04      	ldr	r3, [sp, #16]
 800a112:	2b00      	cmp	r3, #0
 800a114:	f300 80d8 	bgt.w	800a2c8 <_dtoa_r+0x658>
 800a118:	f040 826f 	bne.w	800a5fa <_dtoa_r+0x98a>
 800a11c:	4b68      	ldr	r3, [pc, #416]	; (800a2c0 <_dtoa_r+0x650>)
 800a11e:	2200      	movs	r2, #0
 800a120:	4640      	mov	r0, r8
 800a122:	4649      	mov	r1, r9
 800a124:	f7f6 fa68 	bl	80005f8 <__aeabi_dmul>
 800a128:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a12c:	f7f6 fcea 	bl	8000b04 <__aeabi_dcmpge>
 800a130:	9e04      	ldr	r6, [sp, #16]
 800a132:	4637      	mov	r7, r6
 800a134:	2800      	cmp	r0, #0
 800a136:	f040 8245 	bne.w	800a5c4 <_dtoa_r+0x954>
 800a13a:	9d00      	ldr	r5, [sp, #0]
 800a13c:	2331      	movs	r3, #49	; 0x31
 800a13e:	f805 3b01 	strb.w	r3, [r5], #1
 800a142:	f10b 0b01 	add.w	fp, fp, #1
 800a146:	e241      	b.n	800a5cc <_dtoa_r+0x95c>
 800a148:	07f2      	lsls	r2, r6, #31
 800a14a:	d505      	bpl.n	800a158 <_dtoa_r+0x4e8>
 800a14c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a150:	f7f6 fa52 	bl	80005f8 <__aeabi_dmul>
 800a154:	3501      	adds	r5, #1
 800a156:	2301      	movs	r3, #1
 800a158:	1076      	asrs	r6, r6, #1
 800a15a:	3708      	adds	r7, #8
 800a15c:	e773      	b.n	800a046 <_dtoa_r+0x3d6>
 800a15e:	2502      	movs	r5, #2
 800a160:	e775      	b.n	800a04e <_dtoa_r+0x3de>
 800a162:	9e04      	ldr	r6, [sp, #16]
 800a164:	465f      	mov	r7, fp
 800a166:	e792      	b.n	800a08e <_dtoa_r+0x41e>
 800a168:	9900      	ldr	r1, [sp, #0]
 800a16a:	4b50      	ldr	r3, [pc, #320]	; (800a2ac <_dtoa_r+0x63c>)
 800a16c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a170:	4431      	add	r1, r6
 800a172:	9102      	str	r1, [sp, #8]
 800a174:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a176:	eeb0 9a47 	vmov.f32	s18, s14
 800a17a:	eef0 9a67 	vmov.f32	s19, s15
 800a17e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800a182:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a186:	2900      	cmp	r1, #0
 800a188:	d044      	beq.n	800a214 <_dtoa_r+0x5a4>
 800a18a:	494e      	ldr	r1, [pc, #312]	; (800a2c4 <_dtoa_r+0x654>)
 800a18c:	2000      	movs	r0, #0
 800a18e:	f7f6 fb5d 	bl	800084c <__aeabi_ddiv>
 800a192:	ec53 2b19 	vmov	r2, r3, d9
 800a196:	f7f6 f877 	bl	8000288 <__aeabi_dsub>
 800a19a:	9d00      	ldr	r5, [sp, #0]
 800a19c:	ec41 0b19 	vmov	d9, r0, r1
 800a1a0:	4649      	mov	r1, r9
 800a1a2:	4640      	mov	r0, r8
 800a1a4:	f7f6 fcd8 	bl	8000b58 <__aeabi_d2iz>
 800a1a8:	4606      	mov	r6, r0
 800a1aa:	f7f6 f9bb 	bl	8000524 <__aeabi_i2d>
 800a1ae:	4602      	mov	r2, r0
 800a1b0:	460b      	mov	r3, r1
 800a1b2:	4640      	mov	r0, r8
 800a1b4:	4649      	mov	r1, r9
 800a1b6:	f7f6 f867 	bl	8000288 <__aeabi_dsub>
 800a1ba:	3630      	adds	r6, #48	; 0x30
 800a1bc:	f805 6b01 	strb.w	r6, [r5], #1
 800a1c0:	ec53 2b19 	vmov	r2, r3, d9
 800a1c4:	4680      	mov	r8, r0
 800a1c6:	4689      	mov	r9, r1
 800a1c8:	f7f6 fc88 	bl	8000adc <__aeabi_dcmplt>
 800a1cc:	2800      	cmp	r0, #0
 800a1ce:	d164      	bne.n	800a29a <_dtoa_r+0x62a>
 800a1d0:	4642      	mov	r2, r8
 800a1d2:	464b      	mov	r3, r9
 800a1d4:	4937      	ldr	r1, [pc, #220]	; (800a2b4 <_dtoa_r+0x644>)
 800a1d6:	2000      	movs	r0, #0
 800a1d8:	f7f6 f856 	bl	8000288 <__aeabi_dsub>
 800a1dc:	ec53 2b19 	vmov	r2, r3, d9
 800a1e0:	f7f6 fc7c 	bl	8000adc <__aeabi_dcmplt>
 800a1e4:	2800      	cmp	r0, #0
 800a1e6:	f040 80b6 	bne.w	800a356 <_dtoa_r+0x6e6>
 800a1ea:	9b02      	ldr	r3, [sp, #8]
 800a1ec:	429d      	cmp	r5, r3
 800a1ee:	f43f af7c 	beq.w	800a0ea <_dtoa_r+0x47a>
 800a1f2:	4b31      	ldr	r3, [pc, #196]	; (800a2b8 <_dtoa_r+0x648>)
 800a1f4:	ec51 0b19 	vmov	r0, r1, d9
 800a1f8:	2200      	movs	r2, #0
 800a1fa:	f7f6 f9fd 	bl	80005f8 <__aeabi_dmul>
 800a1fe:	4b2e      	ldr	r3, [pc, #184]	; (800a2b8 <_dtoa_r+0x648>)
 800a200:	ec41 0b19 	vmov	d9, r0, r1
 800a204:	2200      	movs	r2, #0
 800a206:	4640      	mov	r0, r8
 800a208:	4649      	mov	r1, r9
 800a20a:	f7f6 f9f5 	bl	80005f8 <__aeabi_dmul>
 800a20e:	4680      	mov	r8, r0
 800a210:	4689      	mov	r9, r1
 800a212:	e7c5      	b.n	800a1a0 <_dtoa_r+0x530>
 800a214:	ec51 0b17 	vmov	r0, r1, d7
 800a218:	f7f6 f9ee 	bl	80005f8 <__aeabi_dmul>
 800a21c:	9b02      	ldr	r3, [sp, #8]
 800a21e:	9d00      	ldr	r5, [sp, #0]
 800a220:	930f      	str	r3, [sp, #60]	; 0x3c
 800a222:	ec41 0b19 	vmov	d9, r0, r1
 800a226:	4649      	mov	r1, r9
 800a228:	4640      	mov	r0, r8
 800a22a:	f7f6 fc95 	bl	8000b58 <__aeabi_d2iz>
 800a22e:	4606      	mov	r6, r0
 800a230:	f7f6 f978 	bl	8000524 <__aeabi_i2d>
 800a234:	3630      	adds	r6, #48	; 0x30
 800a236:	4602      	mov	r2, r0
 800a238:	460b      	mov	r3, r1
 800a23a:	4640      	mov	r0, r8
 800a23c:	4649      	mov	r1, r9
 800a23e:	f7f6 f823 	bl	8000288 <__aeabi_dsub>
 800a242:	f805 6b01 	strb.w	r6, [r5], #1
 800a246:	9b02      	ldr	r3, [sp, #8]
 800a248:	429d      	cmp	r5, r3
 800a24a:	4680      	mov	r8, r0
 800a24c:	4689      	mov	r9, r1
 800a24e:	f04f 0200 	mov.w	r2, #0
 800a252:	d124      	bne.n	800a29e <_dtoa_r+0x62e>
 800a254:	4b1b      	ldr	r3, [pc, #108]	; (800a2c4 <_dtoa_r+0x654>)
 800a256:	ec51 0b19 	vmov	r0, r1, d9
 800a25a:	f7f6 f817 	bl	800028c <__adddf3>
 800a25e:	4602      	mov	r2, r0
 800a260:	460b      	mov	r3, r1
 800a262:	4640      	mov	r0, r8
 800a264:	4649      	mov	r1, r9
 800a266:	f7f6 fc57 	bl	8000b18 <__aeabi_dcmpgt>
 800a26a:	2800      	cmp	r0, #0
 800a26c:	d173      	bne.n	800a356 <_dtoa_r+0x6e6>
 800a26e:	ec53 2b19 	vmov	r2, r3, d9
 800a272:	4914      	ldr	r1, [pc, #80]	; (800a2c4 <_dtoa_r+0x654>)
 800a274:	2000      	movs	r0, #0
 800a276:	f7f6 f807 	bl	8000288 <__aeabi_dsub>
 800a27a:	4602      	mov	r2, r0
 800a27c:	460b      	mov	r3, r1
 800a27e:	4640      	mov	r0, r8
 800a280:	4649      	mov	r1, r9
 800a282:	f7f6 fc2b 	bl	8000adc <__aeabi_dcmplt>
 800a286:	2800      	cmp	r0, #0
 800a288:	f43f af2f 	beq.w	800a0ea <_dtoa_r+0x47a>
 800a28c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800a28e:	1e6b      	subs	r3, r5, #1
 800a290:	930f      	str	r3, [sp, #60]	; 0x3c
 800a292:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a296:	2b30      	cmp	r3, #48	; 0x30
 800a298:	d0f8      	beq.n	800a28c <_dtoa_r+0x61c>
 800a29a:	46bb      	mov	fp, r7
 800a29c:	e04a      	b.n	800a334 <_dtoa_r+0x6c4>
 800a29e:	4b06      	ldr	r3, [pc, #24]	; (800a2b8 <_dtoa_r+0x648>)
 800a2a0:	f7f6 f9aa 	bl	80005f8 <__aeabi_dmul>
 800a2a4:	4680      	mov	r8, r0
 800a2a6:	4689      	mov	r9, r1
 800a2a8:	e7bd      	b.n	800a226 <_dtoa_r+0x5b6>
 800a2aa:	bf00      	nop
 800a2ac:	0800d3d0 	.word	0x0800d3d0
 800a2b0:	0800d3a8 	.word	0x0800d3a8
 800a2b4:	3ff00000 	.word	0x3ff00000
 800a2b8:	40240000 	.word	0x40240000
 800a2bc:	401c0000 	.word	0x401c0000
 800a2c0:	40140000 	.word	0x40140000
 800a2c4:	3fe00000 	.word	0x3fe00000
 800a2c8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800a2cc:	9d00      	ldr	r5, [sp, #0]
 800a2ce:	4642      	mov	r2, r8
 800a2d0:	464b      	mov	r3, r9
 800a2d2:	4630      	mov	r0, r6
 800a2d4:	4639      	mov	r1, r7
 800a2d6:	f7f6 fab9 	bl	800084c <__aeabi_ddiv>
 800a2da:	f7f6 fc3d 	bl	8000b58 <__aeabi_d2iz>
 800a2de:	9001      	str	r0, [sp, #4]
 800a2e0:	f7f6 f920 	bl	8000524 <__aeabi_i2d>
 800a2e4:	4642      	mov	r2, r8
 800a2e6:	464b      	mov	r3, r9
 800a2e8:	f7f6 f986 	bl	80005f8 <__aeabi_dmul>
 800a2ec:	4602      	mov	r2, r0
 800a2ee:	460b      	mov	r3, r1
 800a2f0:	4630      	mov	r0, r6
 800a2f2:	4639      	mov	r1, r7
 800a2f4:	f7f5 ffc8 	bl	8000288 <__aeabi_dsub>
 800a2f8:	9e01      	ldr	r6, [sp, #4]
 800a2fa:	9f04      	ldr	r7, [sp, #16]
 800a2fc:	3630      	adds	r6, #48	; 0x30
 800a2fe:	f805 6b01 	strb.w	r6, [r5], #1
 800a302:	9e00      	ldr	r6, [sp, #0]
 800a304:	1bae      	subs	r6, r5, r6
 800a306:	42b7      	cmp	r7, r6
 800a308:	4602      	mov	r2, r0
 800a30a:	460b      	mov	r3, r1
 800a30c:	d134      	bne.n	800a378 <_dtoa_r+0x708>
 800a30e:	f7f5 ffbd 	bl	800028c <__adddf3>
 800a312:	4642      	mov	r2, r8
 800a314:	464b      	mov	r3, r9
 800a316:	4606      	mov	r6, r0
 800a318:	460f      	mov	r7, r1
 800a31a:	f7f6 fbfd 	bl	8000b18 <__aeabi_dcmpgt>
 800a31e:	b9c8      	cbnz	r0, 800a354 <_dtoa_r+0x6e4>
 800a320:	4642      	mov	r2, r8
 800a322:	464b      	mov	r3, r9
 800a324:	4630      	mov	r0, r6
 800a326:	4639      	mov	r1, r7
 800a328:	f7f6 fbce 	bl	8000ac8 <__aeabi_dcmpeq>
 800a32c:	b110      	cbz	r0, 800a334 <_dtoa_r+0x6c4>
 800a32e:	9b01      	ldr	r3, [sp, #4]
 800a330:	07db      	lsls	r3, r3, #31
 800a332:	d40f      	bmi.n	800a354 <_dtoa_r+0x6e4>
 800a334:	4651      	mov	r1, sl
 800a336:	4620      	mov	r0, r4
 800a338:	f000 fbcc 	bl	800aad4 <_Bfree>
 800a33c:	2300      	movs	r3, #0
 800a33e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a340:	702b      	strb	r3, [r5, #0]
 800a342:	f10b 0301 	add.w	r3, fp, #1
 800a346:	6013      	str	r3, [r2, #0]
 800a348:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a34a:	2b00      	cmp	r3, #0
 800a34c:	f43f ace2 	beq.w	8009d14 <_dtoa_r+0xa4>
 800a350:	601d      	str	r5, [r3, #0]
 800a352:	e4df      	b.n	8009d14 <_dtoa_r+0xa4>
 800a354:	465f      	mov	r7, fp
 800a356:	462b      	mov	r3, r5
 800a358:	461d      	mov	r5, r3
 800a35a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a35e:	2a39      	cmp	r2, #57	; 0x39
 800a360:	d106      	bne.n	800a370 <_dtoa_r+0x700>
 800a362:	9a00      	ldr	r2, [sp, #0]
 800a364:	429a      	cmp	r2, r3
 800a366:	d1f7      	bne.n	800a358 <_dtoa_r+0x6e8>
 800a368:	9900      	ldr	r1, [sp, #0]
 800a36a:	2230      	movs	r2, #48	; 0x30
 800a36c:	3701      	adds	r7, #1
 800a36e:	700a      	strb	r2, [r1, #0]
 800a370:	781a      	ldrb	r2, [r3, #0]
 800a372:	3201      	adds	r2, #1
 800a374:	701a      	strb	r2, [r3, #0]
 800a376:	e790      	b.n	800a29a <_dtoa_r+0x62a>
 800a378:	4ba3      	ldr	r3, [pc, #652]	; (800a608 <_dtoa_r+0x998>)
 800a37a:	2200      	movs	r2, #0
 800a37c:	f7f6 f93c 	bl	80005f8 <__aeabi_dmul>
 800a380:	2200      	movs	r2, #0
 800a382:	2300      	movs	r3, #0
 800a384:	4606      	mov	r6, r0
 800a386:	460f      	mov	r7, r1
 800a388:	f7f6 fb9e 	bl	8000ac8 <__aeabi_dcmpeq>
 800a38c:	2800      	cmp	r0, #0
 800a38e:	d09e      	beq.n	800a2ce <_dtoa_r+0x65e>
 800a390:	e7d0      	b.n	800a334 <_dtoa_r+0x6c4>
 800a392:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a394:	2a00      	cmp	r2, #0
 800a396:	f000 80ca 	beq.w	800a52e <_dtoa_r+0x8be>
 800a39a:	9a07      	ldr	r2, [sp, #28]
 800a39c:	2a01      	cmp	r2, #1
 800a39e:	f300 80ad 	bgt.w	800a4fc <_dtoa_r+0x88c>
 800a3a2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a3a4:	2a00      	cmp	r2, #0
 800a3a6:	f000 80a5 	beq.w	800a4f4 <_dtoa_r+0x884>
 800a3aa:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a3ae:	9e08      	ldr	r6, [sp, #32]
 800a3b0:	9d05      	ldr	r5, [sp, #20]
 800a3b2:	9a05      	ldr	r2, [sp, #20]
 800a3b4:	441a      	add	r2, r3
 800a3b6:	9205      	str	r2, [sp, #20]
 800a3b8:	9a06      	ldr	r2, [sp, #24]
 800a3ba:	2101      	movs	r1, #1
 800a3bc:	441a      	add	r2, r3
 800a3be:	4620      	mov	r0, r4
 800a3c0:	9206      	str	r2, [sp, #24]
 800a3c2:	f000 fc87 	bl	800acd4 <__i2b>
 800a3c6:	4607      	mov	r7, r0
 800a3c8:	b165      	cbz	r5, 800a3e4 <_dtoa_r+0x774>
 800a3ca:	9b06      	ldr	r3, [sp, #24]
 800a3cc:	2b00      	cmp	r3, #0
 800a3ce:	dd09      	ble.n	800a3e4 <_dtoa_r+0x774>
 800a3d0:	42ab      	cmp	r3, r5
 800a3d2:	9a05      	ldr	r2, [sp, #20]
 800a3d4:	bfa8      	it	ge
 800a3d6:	462b      	movge	r3, r5
 800a3d8:	1ad2      	subs	r2, r2, r3
 800a3da:	9205      	str	r2, [sp, #20]
 800a3dc:	9a06      	ldr	r2, [sp, #24]
 800a3de:	1aed      	subs	r5, r5, r3
 800a3e0:	1ad3      	subs	r3, r2, r3
 800a3e2:	9306      	str	r3, [sp, #24]
 800a3e4:	9b08      	ldr	r3, [sp, #32]
 800a3e6:	b1f3      	cbz	r3, 800a426 <_dtoa_r+0x7b6>
 800a3e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	f000 80a3 	beq.w	800a536 <_dtoa_r+0x8c6>
 800a3f0:	2e00      	cmp	r6, #0
 800a3f2:	dd10      	ble.n	800a416 <_dtoa_r+0x7a6>
 800a3f4:	4639      	mov	r1, r7
 800a3f6:	4632      	mov	r2, r6
 800a3f8:	4620      	mov	r0, r4
 800a3fa:	f000 fd2b 	bl	800ae54 <__pow5mult>
 800a3fe:	4652      	mov	r2, sl
 800a400:	4601      	mov	r1, r0
 800a402:	4607      	mov	r7, r0
 800a404:	4620      	mov	r0, r4
 800a406:	f000 fc7b 	bl	800ad00 <__multiply>
 800a40a:	4651      	mov	r1, sl
 800a40c:	4680      	mov	r8, r0
 800a40e:	4620      	mov	r0, r4
 800a410:	f000 fb60 	bl	800aad4 <_Bfree>
 800a414:	46c2      	mov	sl, r8
 800a416:	9b08      	ldr	r3, [sp, #32]
 800a418:	1b9a      	subs	r2, r3, r6
 800a41a:	d004      	beq.n	800a426 <_dtoa_r+0x7b6>
 800a41c:	4651      	mov	r1, sl
 800a41e:	4620      	mov	r0, r4
 800a420:	f000 fd18 	bl	800ae54 <__pow5mult>
 800a424:	4682      	mov	sl, r0
 800a426:	2101      	movs	r1, #1
 800a428:	4620      	mov	r0, r4
 800a42a:	f000 fc53 	bl	800acd4 <__i2b>
 800a42e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a430:	2b00      	cmp	r3, #0
 800a432:	4606      	mov	r6, r0
 800a434:	f340 8081 	ble.w	800a53a <_dtoa_r+0x8ca>
 800a438:	461a      	mov	r2, r3
 800a43a:	4601      	mov	r1, r0
 800a43c:	4620      	mov	r0, r4
 800a43e:	f000 fd09 	bl	800ae54 <__pow5mult>
 800a442:	9b07      	ldr	r3, [sp, #28]
 800a444:	2b01      	cmp	r3, #1
 800a446:	4606      	mov	r6, r0
 800a448:	dd7a      	ble.n	800a540 <_dtoa_r+0x8d0>
 800a44a:	f04f 0800 	mov.w	r8, #0
 800a44e:	6933      	ldr	r3, [r6, #16]
 800a450:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800a454:	6918      	ldr	r0, [r3, #16]
 800a456:	f000 fbef 	bl	800ac38 <__hi0bits>
 800a45a:	f1c0 0020 	rsb	r0, r0, #32
 800a45e:	9b06      	ldr	r3, [sp, #24]
 800a460:	4418      	add	r0, r3
 800a462:	f010 001f 	ands.w	r0, r0, #31
 800a466:	f000 8094 	beq.w	800a592 <_dtoa_r+0x922>
 800a46a:	f1c0 0320 	rsb	r3, r0, #32
 800a46e:	2b04      	cmp	r3, #4
 800a470:	f340 8085 	ble.w	800a57e <_dtoa_r+0x90e>
 800a474:	9b05      	ldr	r3, [sp, #20]
 800a476:	f1c0 001c 	rsb	r0, r0, #28
 800a47a:	4403      	add	r3, r0
 800a47c:	9305      	str	r3, [sp, #20]
 800a47e:	9b06      	ldr	r3, [sp, #24]
 800a480:	4403      	add	r3, r0
 800a482:	4405      	add	r5, r0
 800a484:	9306      	str	r3, [sp, #24]
 800a486:	9b05      	ldr	r3, [sp, #20]
 800a488:	2b00      	cmp	r3, #0
 800a48a:	dd05      	ble.n	800a498 <_dtoa_r+0x828>
 800a48c:	4651      	mov	r1, sl
 800a48e:	461a      	mov	r2, r3
 800a490:	4620      	mov	r0, r4
 800a492:	f000 fd39 	bl	800af08 <__lshift>
 800a496:	4682      	mov	sl, r0
 800a498:	9b06      	ldr	r3, [sp, #24]
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	dd05      	ble.n	800a4aa <_dtoa_r+0x83a>
 800a49e:	4631      	mov	r1, r6
 800a4a0:	461a      	mov	r2, r3
 800a4a2:	4620      	mov	r0, r4
 800a4a4:	f000 fd30 	bl	800af08 <__lshift>
 800a4a8:	4606      	mov	r6, r0
 800a4aa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a4ac:	2b00      	cmp	r3, #0
 800a4ae:	d072      	beq.n	800a596 <_dtoa_r+0x926>
 800a4b0:	4631      	mov	r1, r6
 800a4b2:	4650      	mov	r0, sl
 800a4b4:	f000 fd94 	bl	800afe0 <__mcmp>
 800a4b8:	2800      	cmp	r0, #0
 800a4ba:	da6c      	bge.n	800a596 <_dtoa_r+0x926>
 800a4bc:	2300      	movs	r3, #0
 800a4be:	4651      	mov	r1, sl
 800a4c0:	220a      	movs	r2, #10
 800a4c2:	4620      	mov	r0, r4
 800a4c4:	f000 fb28 	bl	800ab18 <__multadd>
 800a4c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a4ca:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a4ce:	4682      	mov	sl, r0
 800a4d0:	2b00      	cmp	r3, #0
 800a4d2:	f000 81b0 	beq.w	800a836 <_dtoa_r+0xbc6>
 800a4d6:	2300      	movs	r3, #0
 800a4d8:	4639      	mov	r1, r7
 800a4da:	220a      	movs	r2, #10
 800a4dc:	4620      	mov	r0, r4
 800a4de:	f000 fb1b 	bl	800ab18 <__multadd>
 800a4e2:	9b01      	ldr	r3, [sp, #4]
 800a4e4:	2b00      	cmp	r3, #0
 800a4e6:	4607      	mov	r7, r0
 800a4e8:	f300 8096 	bgt.w	800a618 <_dtoa_r+0x9a8>
 800a4ec:	9b07      	ldr	r3, [sp, #28]
 800a4ee:	2b02      	cmp	r3, #2
 800a4f0:	dc59      	bgt.n	800a5a6 <_dtoa_r+0x936>
 800a4f2:	e091      	b.n	800a618 <_dtoa_r+0x9a8>
 800a4f4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a4f6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800a4fa:	e758      	b.n	800a3ae <_dtoa_r+0x73e>
 800a4fc:	9b04      	ldr	r3, [sp, #16]
 800a4fe:	1e5e      	subs	r6, r3, #1
 800a500:	9b08      	ldr	r3, [sp, #32]
 800a502:	42b3      	cmp	r3, r6
 800a504:	bfbf      	itttt	lt
 800a506:	9b08      	ldrlt	r3, [sp, #32]
 800a508:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800a50a:	9608      	strlt	r6, [sp, #32]
 800a50c:	1af3      	sublt	r3, r6, r3
 800a50e:	bfb4      	ite	lt
 800a510:	18d2      	addlt	r2, r2, r3
 800a512:	1b9e      	subge	r6, r3, r6
 800a514:	9b04      	ldr	r3, [sp, #16]
 800a516:	bfbc      	itt	lt
 800a518:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800a51a:	2600      	movlt	r6, #0
 800a51c:	2b00      	cmp	r3, #0
 800a51e:	bfb7      	itett	lt
 800a520:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800a524:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800a528:	1a9d      	sublt	r5, r3, r2
 800a52a:	2300      	movlt	r3, #0
 800a52c:	e741      	b.n	800a3b2 <_dtoa_r+0x742>
 800a52e:	9e08      	ldr	r6, [sp, #32]
 800a530:	9d05      	ldr	r5, [sp, #20]
 800a532:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800a534:	e748      	b.n	800a3c8 <_dtoa_r+0x758>
 800a536:	9a08      	ldr	r2, [sp, #32]
 800a538:	e770      	b.n	800a41c <_dtoa_r+0x7ac>
 800a53a:	9b07      	ldr	r3, [sp, #28]
 800a53c:	2b01      	cmp	r3, #1
 800a53e:	dc19      	bgt.n	800a574 <_dtoa_r+0x904>
 800a540:	9b02      	ldr	r3, [sp, #8]
 800a542:	b9bb      	cbnz	r3, 800a574 <_dtoa_r+0x904>
 800a544:	9b03      	ldr	r3, [sp, #12]
 800a546:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a54a:	b99b      	cbnz	r3, 800a574 <_dtoa_r+0x904>
 800a54c:	9b03      	ldr	r3, [sp, #12]
 800a54e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a552:	0d1b      	lsrs	r3, r3, #20
 800a554:	051b      	lsls	r3, r3, #20
 800a556:	b183      	cbz	r3, 800a57a <_dtoa_r+0x90a>
 800a558:	9b05      	ldr	r3, [sp, #20]
 800a55a:	3301      	adds	r3, #1
 800a55c:	9305      	str	r3, [sp, #20]
 800a55e:	9b06      	ldr	r3, [sp, #24]
 800a560:	3301      	adds	r3, #1
 800a562:	9306      	str	r3, [sp, #24]
 800a564:	f04f 0801 	mov.w	r8, #1
 800a568:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a56a:	2b00      	cmp	r3, #0
 800a56c:	f47f af6f 	bne.w	800a44e <_dtoa_r+0x7de>
 800a570:	2001      	movs	r0, #1
 800a572:	e774      	b.n	800a45e <_dtoa_r+0x7ee>
 800a574:	f04f 0800 	mov.w	r8, #0
 800a578:	e7f6      	b.n	800a568 <_dtoa_r+0x8f8>
 800a57a:	4698      	mov	r8, r3
 800a57c:	e7f4      	b.n	800a568 <_dtoa_r+0x8f8>
 800a57e:	d082      	beq.n	800a486 <_dtoa_r+0x816>
 800a580:	9a05      	ldr	r2, [sp, #20]
 800a582:	331c      	adds	r3, #28
 800a584:	441a      	add	r2, r3
 800a586:	9205      	str	r2, [sp, #20]
 800a588:	9a06      	ldr	r2, [sp, #24]
 800a58a:	441a      	add	r2, r3
 800a58c:	441d      	add	r5, r3
 800a58e:	9206      	str	r2, [sp, #24]
 800a590:	e779      	b.n	800a486 <_dtoa_r+0x816>
 800a592:	4603      	mov	r3, r0
 800a594:	e7f4      	b.n	800a580 <_dtoa_r+0x910>
 800a596:	9b04      	ldr	r3, [sp, #16]
 800a598:	2b00      	cmp	r3, #0
 800a59a:	dc37      	bgt.n	800a60c <_dtoa_r+0x99c>
 800a59c:	9b07      	ldr	r3, [sp, #28]
 800a59e:	2b02      	cmp	r3, #2
 800a5a0:	dd34      	ble.n	800a60c <_dtoa_r+0x99c>
 800a5a2:	9b04      	ldr	r3, [sp, #16]
 800a5a4:	9301      	str	r3, [sp, #4]
 800a5a6:	9b01      	ldr	r3, [sp, #4]
 800a5a8:	b963      	cbnz	r3, 800a5c4 <_dtoa_r+0x954>
 800a5aa:	4631      	mov	r1, r6
 800a5ac:	2205      	movs	r2, #5
 800a5ae:	4620      	mov	r0, r4
 800a5b0:	f000 fab2 	bl	800ab18 <__multadd>
 800a5b4:	4601      	mov	r1, r0
 800a5b6:	4606      	mov	r6, r0
 800a5b8:	4650      	mov	r0, sl
 800a5ba:	f000 fd11 	bl	800afe0 <__mcmp>
 800a5be:	2800      	cmp	r0, #0
 800a5c0:	f73f adbb 	bgt.w	800a13a <_dtoa_r+0x4ca>
 800a5c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a5c6:	9d00      	ldr	r5, [sp, #0]
 800a5c8:	ea6f 0b03 	mvn.w	fp, r3
 800a5cc:	f04f 0800 	mov.w	r8, #0
 800a5d0:	4631      	mov	r1, r6
 800a5d2:	4620      	mov	r0, r4
 800a5d4:	f000 fa7e 	bl	800aad4 <_Bfree>
 800a5d8:	2f00      	cmp	r7, #0
 800a5da:	f43f aeab 	beq.w	800a334 <_dtoa_r+0x6c4>
 800a5de:	f1b8 0f00 	cmp.w	r8, #0
 800a5e2:	d005      	beq.n	800a5f0 <_dtoa_r+0x980>
 800a5e4:	45b8      	cmp	r8, r7
 800a5e6:	d003      	beq.n	800a5f0 <_dtoa_r+0x980>
 800a5e8:	4641      	mov	r1, r8
 800a5ea:	4620      	mov	r0, r4
 800a5ec:	f000 fa72 	bl	800aad4 <_Bfree>
 800a5f0:	4639      	mov	r1, r7
 800a5f2:	4620      	mov	r0, r4
 800a5f4:	f000 fa6e 	bl	800aad4 <_Bfree>
 800a5f8:	e69c      	b.n	800a334 <_dtoa_r+0x6c4>
 800a5fa:	2600      	movs	r6, #0
 800a5fc:	4637      	mov	r7, r6
 800a5fe:	e7e1      	b.n	800a5c4 <_dtoa_r+0x954>
 800a600:	46bb      	mov	fp, r7
 800a602:	4637      	mov	r7, r6
 800a604:	e599      	b.n	800a13a <_dtoa_r+0x4ca>
 800a606:	bf00      	nop
 800a608:	40240000 	.word	0x40240000
 800a60c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a60e:	2b00      	cmp	r3, #0
 800a610:	f000 80c8 	beq.w	800a7a4 <_dtoa_r+0xb34>
 800a614:	9b04      	ldr	r3, [sp, #16]
 800a616:	9301      	str	r3, [sp, #4]
 800a618:	2d00      	cmp	r5, #0
 800a61a:	dd05      	ble.n	800a628 <_dtoa_r+0x9b8>
 800a61c:	4639      	mov	r1, r7
 800a61e:	462a      	mov	r2, r5
 800a620:	4620      	mov	r0, r4
 800a622:	f000 fc71 	bl	800af08 <__lshift>
 800a626:	4607      	mov	r7, r0
 800a628:	f1b8 0f00 	cmp.w	r8, #0
 800a62c:	d05b      	beq.n	800a6e6 <_dtoa_r+0xa76>
 800a62e:	6879      	ldr	r1, [r7, #4]
 800a630:	4620      	mov	r0, r4
 800a632:	f000 fa0f 	bl	800aa54 <_Balloc>
 800a636:	4605      	mov	r5, r0
 800a638:	b928      	cbnz	r0, 800a646 <_dtoa_r+0x9d6>
 800a63a:	4b83      	ldr	r3, [pc, #524]	; (800a848 <_dtoa_r+0xbd8>)
 800a63c:	4602      	mov	r2, r0
 800a63e:	f240 21ef 	movw	r1, #751	; 0x2ef
 800a642:	f7ff bb2e 	b.w	8009ca2 <_dtoa_r+0x32>
 800a646:	693a      	ldr	r2, [r7, #16]
 800a648:	3202      	adds	r2, #2
 800a64a:	0092      	lsls	r2, r2, #2
 800a64c:	f107 010c 	add.w	r1, r7, #12
 800a650:	300c      	adds	r0, #12
 800a652:	f002 f94d 	bl	800c8f0 <memcpy>
 800a656:	2201      	movs	r2, #1
 800a658:	4629      	mov	r1, r5
 800a65a:	4620      	mov	r0, r4
 800a65c:	f000 fc54 	bl	800af08 <__lshift>
 800a660:	9b00      	ldr	r3, [sp, #0]
 800a662:	3301      	adds	r3, #1
 800a664:	9304      	str	r3, [sp, #16]
 800a666:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a66a:	4413      	add	r3, r2
 800a66c:	9308      	str	r3, [sp, #32]
 800a66e:	9b02      	ldr	r3, [sp, #8]
 800a670:	f003 0301 	and.w	r3, r3, #1
 800a674:	46b8      	mov	r8, r7
 800a676:	9306      	str	r3, [sp, #24]
 800a678:	4607      	mov	r7, r0
 800a67a:	9b04      	ldr	r3, [sp, #16]
 800a67c:	4631      	mov	r1, r6
 800a67e:	3b01      	subs	r3, #1
 800a680:	4650      	mov	r0, sl
 800a682:	9301      	str	r3, [sp, #4]
 800a684:	f7ff fa6c 	bl	8009b60 <quorem>
 800a688:	4641      	mov	r1, r8
 800a68a:	9002      	str	r0, [sp, #8]
 800a68c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800a690:	4650      	mov	r0, sl
 800a692:	f000 fca5 	bl	800afe0 <__mcmp>
 800a696:	463a      	mov	r2, r7
 800a698:	9005      	str	r0, [sp, #20]
 800a69a:	4631      	mov	r1, r6
 800a69c:	4620      	mov	r0, r4
 800a69e:	f000 fcbb 	bl	800b018 <__mdiff>
 800a6a2:	68c2      	ldr	r2, [r0, #12]
 800a6a4:	4605      	mov	r5, r0
 800a6a6:	bb02      	cbnz	r2, 800a6ea <_dtoa_r+0xa7a>
 800a6a8:	4601      	mov	r1, r0
 800a6aa:	4650      	mov	r0, sl
 800a6ac:	f000 fc98 	bl	800afe0 <__mcmp>
 800a6b0:	4602      	mov	r2, r0
 800a6b2:	4629      	mov	r1, r5
 800a6b4:	4620      	mov	r0, r4
 800a6b6:	9209      	str	r2, [sp, #36]	; 0x24
 800a6b8:	f000 fa0c 	bl	800aad4 <_Bfree>
 800a6bc:	9b07      	ldr	r3, [sp, #28]
 800a6be:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a6c0:	9d04      	ldr	r5, [sp, #16]
 800a6c2:	ea43 0102 	orr.w	r1, r3, r2
 800a6c6:	9b06      	ldr	r3, [sp, #24]
 800a6c8:	4319      	orrs	r1, r3
 800a6ca:	d110      	bne.n	800a6ee <_dtoa_r+0xa7e>
 800a6cc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800a6d0:	d029      	beq.n	800a726 <_dtoa_r+0xab6>
 800a6d2:	9b05      	ldr	r3, [sp, #20]
 800a6d4:	2b00      	cmp	r3, #0
 800a6d6:	dd02      	ble.n	800a6de <_dtoa_r+0xa6e>
 800a6d8:	9b02      	ldr	r3, [sp, #8]
 800a6da:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800a6de:	9b01      	ldr	r3, [sp, #4]
 800a6e0:	f883 9000 	strb.w	r9, [r3]
 800a6e4:	e774      	b.n	800a5d0 <_dtoa_r+0x960>
 800a6e6:	4638      	mov	r0, r7
 800a6e8:	e7ba      	b.n	800a660 <_dtoa_r+0x9f0>
 800a6ea:	2201      	movs	r2, #1
 800a6ec:	e7e1      	b.n	800a6b2 <_dtoa_r+0xa42>
 800a6ee:	9b05      	ldr	r3, [sp, #20]
 800a6f0:	2b00      	cmp	r3, #0
 800a6f2:	db04      	blt.n	800a6fe <_dtoa_r+0xa8e>
 800a6f4:	9907      	ldr	r1, [sp, #28]
 800a6f6:	430b      	orrs	r3, r1
 800a6f8:	9906      	ldr	r1, [sp, #24]
 800a6fa:	430b      	orrs	r3, r1
 800a6fc:	d120      	bne.n	800a740 <_dtoa_r+0xad0>
 800a6fe:	2a00      	cmp	r2, #0
 800a700:	dded      	ble.n	800a6de <_dtoa_r+0xa6e>
 800a702:	4651      	mov	r1, sl
 800a704:	2201      	movs	r2, #1
 800a706:	4620      	mov	r0, r4
 800a708:	f000 fbfe 	bl	800af08 <__lshift>
 800a70c:	4631      	mov	r1, r6
 800a70e:	4682      	mov	sl, r0
 800a710:	f000 fc66 	bl	800afe0 <__mcmp>
 800a714:	2800      	cmp	r0, #0
 800a716:	dc03      	bgt.n	800a720 <_dtoa_r+0xab0>
 800a718:	d1e1      	bne.n	800a6de <_dtoa_r+0xa6e>
 800a71a:	f019 0f01 	tst.w	r9, #1
 800a71e:	d0de      	beq.n	800a6de <_dtoa_r+0xa6e>
 800a720:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800a724:	d1d8      	bne.n	800a6d8 <_dtoa_r+0xa68>
 800a726:	9a01      	ldr	r2, [sp, #4]
 800a728:	2339      	movs	r3, #57	; 0x39
 800a72a:	7013      	strb	r3, [r2, #0]
 800a72c:	462b      	mov	r3, r5
 800a72e:	461d      	mov	r5, r3
 800a730:	3b01      	subs	r3, #1
 800a732:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800a736:	2a39      	cmp	r2, #57	; 0x39
 800a738:	d06c      	beq.n	800a814 <_dtoa_r+0xba4>
 800a73a:	3201      	adds	r2, #1
 800a73c:	701a      	strb	r2, [r3, #0]
 800a73e:	e747      	b.n	800a5d0 <_dtoa_r+0x960>
 800a740:	2a00      	cmp	r2, #0
 800a742:	dd07      	ble.n	800a754 <_dtoa_r+0xae4>
 800a744:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800a748:	d0ed      	beq.n	800a726 <_dtoa_r+0xab6>
 800a74a:	9a01      	ldr	r2, [sp, #4]
 800a74c:	f109 0301 	add.w	r3, r9, #1
 800a750:	7013      	strb	r3, [r2, #0]
 800a752:	e73d      	b.n	800a5d0 <_dtoa_r+0x960>
 800a754:	9b04      	ldr	r3, [sp, #16]
 800a756:	9a08      	ldr	r2, [sp, #32]
 800a758:	f803 9c01 	strb.w	r9, [r3, #-1]
 800a75c:	4293      	cmp	r3, r2
 800a75e:	d043      	beq.n	800a7e8 <_dtoa_r+0xb78>
 800a760:	4651      	mov	r1, sl
 800a762:	2300      	movs	r3, #0
 800a764:	220a      	movs	r2, #10
 800a766:	4620      	mov	r0, r4
 800a768:	f000 f9d6 	bl	800ab18 <__multadd>
 800a76c:	45b8      	cmp	r8, r7
 800a76e:	4682      	mov	sl, r0
 800a770:	f04f 0300 	mov.w	r3, #0
 800a774:	f04f 020a 	mov.w	r2, #10
 800a778:	4641      	mov	r1, r8
 800a77a:	4620      	mov	r0, r4
 800a77c:	d107      	bne.n	800a78e <_dtoa_r+0xb1e>
 800a77e:	f000 f9cb 	bl	800ab18 <__multadd>
 800a782:	4680      	mov	r8, r0
 800a784:	4607      	mov	r7, r0
 800a786:	9b04      	ldr	r3, [sp, #16]
 800a788:	3301      	adds	r3, #1
 800a78a:	9304      	str	r3, [sp, #16]
 800a78c:	e775      	b.n	800a67a <_dtoa_r+0xa0a>
 800a78e:	f000 f9c3 	bl	800ab18 <__multadd>
 800a792:	4639      	mov	r1, r7
 800a794:	4680      	mov	r8, r0
 800a796:	2300      	movs	r3, #0
 800a798:	220a      	movs	r2, #10
 800a79a:	4620      	mov	r0, r4
 800a79c:	f000 f9bc 	bl	800ab18 <__multadd>
 800a7a0:	4607      	mov	r7, r0
 800a7a2:	e7f0      	b.n	800a786 <_dtoa_r+0xb16>
 800a7a4:	9b04      	ldr	r3, [sp, #16]
 800a7a6:	9301      	str	r3, [sp, #4]
 800a7a8:	9d00      	ldr	r5, [sp, #0]
 800a7aa:	4631      	mov	r1, r6
 800a7ac:	4650      	mov	r0, sl
 800a7ae:	f7ff f9d7 	bl	8009b60 <quorem>
 800a7b2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800a7b6:	9b00      	ldr	r3, [sp, #0]
 800a7b8:	f805 9b01 	strb.w	r9, [r5], #1
 800a7bc:	1aea      	subs	r2, r5, r3
 800a7be:	9b01      	ldr	r3, [sp, #4]
 800a7c0:	4293      	cmp	r3, r2
 800a7c2:	dd07      	ble.n	800a7d4 <_dtoa_r+0xb64>
 800a7c4:	4651      	mov	r1, sl
 800a7c6:	2300      	movs	r3, #0
 800a7c8:	220a      	movs	r2, #10
 800a7ca:	4620      	mov	r0, r4
 800a7cc:	f000 f9a4 	bl	800ab18 <__multadd>
 800a7d0:	4682      	mov	sl, r0
 800a7d2:	e7ea      	b.n	800a7aa <_dtoa_r+0xb3a>
 800a7d4:	9b01      	ldr	r3, [sp, #4]
 800a7d6:	2b00      	cmp	r3, #0
 800a7d8:	bfc8      	it	gt
 800a7da:	461d      	movgt	r5, r3
 800a7dc:	9b00      	ldr	r3, [sp, #0]
 800a7de:	bfd8      	it	le
 800a7e0:	2501      	movle	r5, #1
 800a7e2:	441d      	add	r5, r3
 800a7e4:	f04f 0800 	mov.w	r8, #0
 800a7e8:	4651      	mov	r1, sl
 800a7ea:	2201      	movs	r2, #1
 800a7ec:	4620      	mov	r0, r4
 800a7ee:	f000 fb8b 	bl	800af08 <__lshift>
 800a7f2:	4631      	mov	r1, r6
 800a7f4:	4682      	mov	sl, r0
 800a7f6:	f000 fbf3 	bl	800afe0 <__mcmp>
 800a7fa:	2800      	cmp	r0, #0
 800a7fc:	dc96      	bgt.n	800a72c <_dtoa_r+0xabc>
 800a7fe:	d102      	bne.n	800a806 <_dtoa_r+0xb96>
 800a800:	f019 0f01 	tst.w	r9, #1
 800a804:	d192      	bne.n	800a72c <_dtoa_r+0xabc>
 800a806:	462b      	mov	r3, r5
 800a808:	461d      	mov	r5, r3
 800a80a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a80e:	2a30      	cmp	r2, #48	; 0x30
 800a810:	d0fa      	beq.n	800a808 <_dtoa_r+0xb98>
 800a812:	e6dd      	b.n	800a5d0 <_dtoa_r+0x960>
 800a814:	9a00      	ldr	r2, [sp, #0]
 800a816:	429a      	cmp	r2, r3
 800a818:	d189      	bne.n	800a72e <_dtoa_r+0xabe>
 800a81a:	f10b 0b01 	add.w	fp, fp, #1
 800a81e:	2331      	movs	r3, #49	; 0x31
 800a820:	e796      	b.n	800a750 <_dtoa_r+0xae0>
 800a822:	4b0a      	ldr	r3, [pc, #40]	; (800a84c <_dtoa_r+0xbdc>)
 800a824:	f7ff ba99 	b.w	8009d5a <_dtoa_r+0xea>
 800a828:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a82a:	2b00      	cmp	r3, #0
 800a82c:	f47f aa6d 	bne.w	8009d0a <_dtoa_r+0x9a>
 800a830:	4b07      	ldr	r3, [pc, #28]	; (800a850 <_dtoa_r+0xbe0>)
 800a832:	f7ff ba92 	b.w	8009d5a <_dtoa_r+0xea>
 800a836:	9b01      	ldr	r3, [sp, #4]
 800a838:	2b00      	cmp	r3, #0
 800a83a:	dcb5      	bgt.n	800a7a8 <_dtoa_r+0xb38>
 800a83c:	9b07      	ldr	r3, [sp, #28]
 800a83e:	2b02      	cmp	r3, #2
 800a840:	f73f aeb1 	bgt.w	800a5a6 <_dtoa_r+0x936>
 800a844:	e7b0      	b.n	800a7a8 <_dtoa_r+0xb38>
 800a846:	bf00      	nop
 800a848:	0800d339 	.word	0x0800d339
 800a84c:	0800d294 	.word	0x0800d294
 800a850:	0800d2bd 	.word	0x0800d2bd

0800a854 <_free_r>:
 800a854:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a856:	2900      	cmp	r1, #0
 800a858:	d044      	beq.n	800a8e4 <_free_r+0x90>
 800a85a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a85e:	9001      	str	r0, [sp, #4]
 800a860:	2b00      	cmp	r3, #0
 800a862:	f1a1 0404 	sub.w	r4, r1, #4
 800a866:	bfb8      	it	lt
 800a868:	18e4      	addlt	r4, r4, r3
 800a86a:	f000 f8e7 	bl	800aa3c <__malloc_lock>
 800a86e:	4a1e      	ldr	r2, [pc, #120]	; (800a8e8 <_free_r+0x94>)
 800a870:	9801      	ldr	r0, [sp, #4]
 800a872:	6813      	ldr	r3, [r2, #0]
 800a874:	b933      	cbnz	r3, 800a884 <_free_r+0x30>
 800a876:	6063      	str	r3, [r4, #4]
 800a878:	6014      	str	r4, [r2, #0]
 800a87a:	b003      	add	sp, #12
 800a87c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a880:	f000 b8e2 	b.w	800aa48 <__malloc_unlock>
 800a884:	42a3      	cmp	r3, r4
 800a886:	d908      	bls.n	800a89a <_free_r+0x46>
 800a888:	6825      	ldr	r5, [r4, #0]
 800a88a:	1961      	adds	r1, r4, r5
 800a88c:	428b      	cmp	r3, r1
 800a88e:	bf01      	itttt	eq
 800a890:	6819      	ldreq	r1, [r3, #0]
 800a892:	685b      	ldreq	r3, [r3, #4]
 800a894:	1949      	addeq	r1, r1, r5
 800a896:	6021      	streq	r1, [r4, #0]
 800a898:	e7ed      	b.n	800a876 <_free_r+0x22>
 800a89a:	461a      	mov	r2, r3
 800a89c:	685b      	ldr	r3, [r3, #4]
 800a89e:	b10b      	cbz	r3, 800a8a4 <_free_r+0x50>
 800a8a0:	42a3      	cmp	r3, r4
 800a8a2:	d9fa      	bls.n	800a89a <_free_r+0x46>
 800a8a4:	6811      	ldr	r1, [r2, #0]
 800a8a6:	1855      	adds	r5, r2, r1
 800a8a8:	42a5      	cmp	r5, r4
 800a8aa:	d10b      	bne.n	800a8c4 <_free_r+0x70>
 800a8ac:	6824      	ldr	r4, [r4, #0]
 800a8ae:	4421      	add	r1, r4
 800a8b0:	1854      	adds	r4, r2, r1
 800a8b2:	42a3      	cmp	r3, r4
 800a8b4:	6011      	str	r1, [r2, #0]
 800a8b6:	d1e0      	bne.n	800a87a <_free_r+0x26>
 800a8b8:	681c      	ldr	r4, [r3, #0]
 800a8ba:	685b      	ldr	r3, [r3, #4]
 800a8bc:	6053      	str	r3, [r2, #4]
 800a8be:	440c      	add	r4, r1
 800a8c0:	6014      	str	r4, [r2, #0]
 800a8c2:	e7da      	b.n	800a87a <_free_r+0x26>
 800a8c4:	d902      	bls.n	800a8cc <_free_r+0x78>
 800a8c6:	230c      	movs	r3, #12
 800a8c8:	6003      	str	r3, [r0, #0]
 800a8ca:	e7d6      	b.n	800a87a <_free_r+0x26>
 800a8cc:	6825      	ldr	r5, [r4, #0]
 800a8ce:	1961      	adds	r1, r4, r5
 800a8d0:	428b      	cmp	r3, r1
 800a8d2:	bf04      	itt	eq
 800a8d4:	6819      	ldreq	r1, [r3, #0]
 800a8d6:	685b      	ldreq	r3, [r3, #4]
 800a8d8:	6063      	str	r3, [r4, #4]
 800a8da:	bf04      	itt	eq
 800a8dc:	1949      	addeq	r1, r1, r5
 800a8de:	6021      	streq	r1, [r4, #0]
 800a8e0:	6054      	str	r4, [r2, #4]
 800a8e2:	e7ca      	b.n	800a87a <_free_r+0x26>
 800a8e4:	b003      	add	sp, #12
 800a8e6:	bd30      	pop	{r4, r5, pc}
 800a8e8:	20000690 	.word	0x20000690

0800a8ec <malloc>:
 800a8ec:	4b02      	ldr	r3, [pc, #8]	; (800a8f8 <malloc+0xc>)
 800a8ee:	4601      	mov	r1, r0
 800a8f0:	6818      	ldr	r0, [r3, #0]
 800a8f2:	f000 b823 	b.w	800a93c <_malloc_r>
 800a8f6:	bf00      	nop
 800a8f8:	20000064 	.word	0x20000064

0800a8fc <sbrk_aligned>:
 800a8fc:	b570      	push	{r4, r5, r6, lr}
 800a8fe:	4e0e      	ldr	r6, [pc, #56]	; (800a938 <sbrk_aligned+0x3c>)
 800a900:	460c      	mov	r4, r1
 800a902:	6831      	ldr	r1, [r6, #0]
 800a904:	4605      	mov	r5, r0
 800a906:	b911      	cbnz	r1, 800a90e <sbrk_aligned+0x12>
 800a908:	f001 ffe2 	bl	800c8d0 <_sbrk_r>
 800a90c:	6030      	str	r0, [r6, #0]
 800a90e:	4621      	mov	r1, r4
 800a910:	4628      	mov	r0, r5
 800a912:	f001 ffdd 	bl	800c8d0 <_sbrk_r>
 800a916:	1c43      	adds	r3, r0, #1
 800a918:	d00a      	beq.n	800a930 <sbrk_aligned+0x34>
 800a91a:	1cc4      	adds	r4, r0, #3
 800a91c:	f024 0403 	bic.w	r4, r4, #3
 800a920:	42a0      	cmp	r0, r4
 800a922:	d007      	beq.n	800a934 <sbrk_aligned+0x38>
 800a924:	1a21      	subs	r1, r4, r0
 800a926:	4628      	mov	r0, r5
 800a928:	f001 ffd2 	bl	800c8d0 <_sbrk_r>
 800a92c:	3001      	adds	r0, #1
 800a92e:	d101      	bne.n	800a934 <sbrk_aligned+0x38>
 800a930:	f04f 34ff 	mov.w	r4, #4294967295
 800a934:	4620      	mov	r0, r4
 800a936:	bd70      	pop	{r4, r5, r6, pc}
 800a938:	20000694 	.word	0x20000694

0800a93c <_malloc_r>:
 800a93c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a940:	1ccd      	adds	r5, r1, #3
 800a942:	f025 0503 	bic.w	r5, r5, #3
 800a946:	3508      	adds	r5, #8
 800a948:	2d0c      	cmp	r5, #12
 800a94a:	bf38      	it	cc
 800a94c:	250c      	movcc	r5, #12
 800a94e:	2d00      	cmp	r5, #0
 800a950:	4607      	mov	r7, r0
 800a952:	db01      	blt.n	800a958 <_malloc_r+0x1c>
 800a954:	42a9      	cmp	r1, r5
 800a956:	d905      	bls.n	800a964 <_malloc_r+0x28>
 800a958:	230c      	movs	r3, #12
 800a95a:	603b      	str	r3, [r7, #0]
 800a95c:	2600      	movs	r6, #0
 800a95e:	4630      	mov	r0, r6
 800a960:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a964:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800aa38 <_malloc_r+0xfc>
 800a968:	f000 f868 	bl	800aa3c <__malloc_lock>
 800a96c:	f8d8 3000 	ldr.w	r3, [r8]
 800a970:	461c      	mov	r4, r3
 800a972:	bb5c      	cbnz	r4, 800a9cc <_malloc_r+0x90>
 800a974:	4629      	mov	r1, r5
 800a976:	4638      	mov	r0, r7
 800a978:	f7ff ffc0 	bl	800a8fc <sbrk_aligned>
 800a97c:	1c43      	adds	r3, r0, #1
 800a97e:	4604      	mov	r4, r0
 800a980:	d155      	bne.n	800aa2e <_malloc_r+0xf2>
 800a982:	f8d8 4000 	ldr.w	r4, [r8]
 800a986:	4626      	mov	r6, r4
 800a988:	2e00      	cmp	r6, #0
 800a98a:	d145      	bne.n	800aa18 <_malloc_r+0xdc>
 800a98c:	2c00      	cmp	r4, #0
 800a98e:	d048      	beq.n	800aa22 <_malloc_r+0xe6>
 800a990:	6823      	ldr	r3, [r4, #0]
 800a992:	4631      	mov	r1, r6
 800a994:	4638      	mov	r0, r7
 800a996:	eb04 0903 	add.w	r9, r4, r3
 800a99a:	f001 ff99 	bl	800c8d0 <_sbrk_r>
 800a99e:	4581      	cmp	r9, r0
 800a9a0:	d13f      	bne.n	800aa22 <_malloc_r+0xe6>
 800a9a2:	6821      	ldr	r1, [r4, #0]
 800a9a4:	1a6d      	subs	r5, r5, r1
 800a9a6:	4629      	mov	r1, r5
 800a9a8:	4638      	mov	r0, r7
 800a9aa:	f7ff ffa7 	bl	800a8fc <sbrk_aligned>
 800a9ae:	3001      	adds	r0, #1
 800a9b0:	d037      	beq.n	800aa22 <_malloc_r+0xe6>
 800a9b2:	6823      	ldr	r3, [r4, #0]
 800a9b4:	442b      	add	r3, r5
 800a9b6:	6023      	str	r3, [r4, #0]
 800a9b8:	f8d8 3000 	ldr.w	r3, [r8]
 800a9bc:	2b00      	cmp	r3, #0
 800a9be:	d038      	beq.n	800aa32 <_malloc_r+0xf6>
 800a9c0:	685a      	ldr	r2, [r3, #4]
 800a9c2:	42a2      	cmp	r2, r4
 800a9c4:	d12b      	bne.n	800aa1e <_malloc_r+0xe2>
 800a9c6:	2200      	movs	r2, #0
 800a9c8:	605a      	str	r2, [r3, #4]
 800a9ca:	e00f      	b.n	800a9ec <_malloc_r+0xb0>
 800a9cc:	6822      	ldr	r2, [r4, #0]
 800a9ce:	1b52      	subs	r2, r2, r5
 800a9d0:	d41f      	bmi.n	800aa12 <_malloc_r+0xd6>
 800a9d2:	2a0b      	cmp	r2, #11
 800a9d4:	d917      	bls.n	800aa06 <_malloc_r+0xca>
 800a9d6:	1961      	adds	r1, r4, r5
 800a9d8:	42a3      	cmp	r3, r4
 800a9da:	6025      	str	r5, [r4, #0]
 800a9dc:	bf18      	it	ne
 800a9de:	6059      	strne	r1, [r3, #4]
 800a9e0:	6863      	ldr	r3, [r4, #4]
 800a9e2:	bf08      	it	eq
 800a9e4:	f8c8 1000 	streq.w	r1, [r8]
 800a9e8:	5162      	str	r2, [r4, r5]
 800a9ea:	604b      	str	r3, [r1, #4]
 800a9ec:	4638      	mov	r0, r7
 800a9ee:	f104 060b 	add.w	r6, r4, #11
 800a9f2:	f000 f829 	bl	800aa48 <__malloc_unlock>
 800a9f6:	f026 0607 	bic.w	r6, r6, #7
 800a9fa:	1d23      	adds	r3, r4, #4
 800a9fc:	1af2      	subs	r2, r6, r3
 800a9fe:	d0ae      	beq.n	800a95e <_malloc_r+0x22>
 800aa00:	1b9b      	subs	r3, r3, r6
 800aa02:	50a3      	str	r3, [r4, r2]
 800aa04:	e7ab      	b.n	800a95e <_malloc_r+0x22>
 800aa06:	42a3      	cmp	r3, r4
 800aa08:	6862      	ldr	r2, [r4, #4]
 800aa0a:	d1dd      	bne.n	800a9c8 <_malloc_r+0x8c>
 800aa0c:	f8c8 2000 	str.w	r2, [r8]
 800aa10:	e7ec      	b.n	800a9ec <_malloc_r+0xb0>
 800aa12:	4623      	mov	r3, r4
 800aa14:	6864      	ldr	r4, [r4, #4]
 800aa16:	e7ac      	b.n	800a972 <_malloc_r+0x36>
 800aa18:	4634      	mov	r4, r6
 800aa1a:	6876      	ldr	r6, [r6, #4]
 800aa1c:	e7b4      	b.n	800a988 <_malloc_r+0x4c>
 800aa1e:	4613      	mov	r3, r2
 800aa20:	e7cc      	b.n	800a9bc <_malloc_r+0x80>
 800aa22:	230c      	movs	r3, #12
 800aa24:	603b      	str	r3, [r7, #0]
 800aa26:	4638      	mov	r0, r7
 800aa28:	f000 f80e 	bl	800aa48 <__malloc_unlock>
 800aa2c:	e797      	b.n	800a95e <_malloc_r+0x22>
 800aa2e:	6025      	str	r5, [r4, #0]
 800aa30:	e7dc      	b.n	800a9ec <_malloc_r+0xb0>
 800aa32:	605b      	str	r3, [r3, #4]
 800aa34:	deff      	udf	#255	; 0xff
 800aa36:	bf00      	nop
 800aa38:	20000690 	.word	0x20000690

0800aa3c <__malloc_lock>:
 800aa3c:	4801      	ldr	r0, [pc, #4]	; (800aa44 <__malloc_lock+0x8>)
 800aa3e:	f7ff b887 	b.w	8009b50 <__retarget_lock_acquire_recursive>
 800aa42:	bf00      	nop
 800aa44:	2000068c 	.word	0x2000068c

0800aa48 <__malloc_unlock>:
 800aa48:	4801      	ldr	r0, [pc, #4]	; (800aa50 <__malloc_unlock+0x8>)
 800aa4a:	f7ff b882 	b.w	8009b52 <__retarget_lock_release_recursive>
 800aa4e:	bf00      	nop
 800aa50:	2000068c 	.word	0x2000068c

0800aa54 <_Balloc>:
 800aa54:	b570      	push	{r4, r5, r6, lr}
 800aa56:	69c6      	ldr	r6, [r0, #28]
 800aa58:	4604      	mov	r4, r0
 800aa5a:	460d      	mov	r5, r1
 800aa5c:	b976      	cbnz	r6, 800aa7c <_Balloc+0x28>
 800aa5e:	2010      	movs	r0, #16
 800aa60:	f7ff ff44 	bl	800a8ec <malloc>
 800aa64:	4602      	mov	r2, r0
 800aa66:	61e0      	str	r0, [r4, #28]
 800aa68:	b920      	cbnz	r0, 800aa74 <_Balloc+0x20>
 800aa6a:	4b18      	ldr	r3, [pc, #96]	; (800aacc <_Balloc+0x78>)
 800aa6c:	4818      	ldr	r0, [pc, #96]	; (800aad0 <_Balloc+0x7c>)
 800aa6e:	216b      	movs	r1, #107	; 0x6b
 800aa70:	f001 ff56 	bl	800c920 <__assert_func>
 800aa74:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800aa78:	6006      	str	r6, [r0, #0]
 800aa7a:	60c6      	str	r6, [r0, #12]
 800aa7c:	69e6      	ldr	r6, [r4, #28]
 800aa7e:	68f3      	ldr	r3, [r6, #12]
 800aa80:	b183      	cbz	r3, 800aaa4 <_Balloc+0x50>
 800aa82:	69e3      	ldr	r3, [r4, #28]
 800aa84:	68db      	ldr	r3, [r3, #12]
 800aa86:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800aa8a:	b9b8      	cbnz	r0, 800aabc <_Balloc+0x68>
 800aa8c:	2101      	movs	r1, #1
 800aa8e:	fa01 f605 	lsl.w	r6, r1, r5
 800aa92:	1d72      	adds	r2, r6, #5
 800aa94:	0092      	lsls	r2, r2, #2
 800aa96:	4620      	mov	r0, r4
 800aa98:	f001 ff60 	bl	800c95c <_calloc_r>
 800aa9c:	b160      	cbz	r0, 800aab8 <_Balloc+0x64>
 800aa9e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800aaa2:	e00e      	b.n	800aac2 <_Balloc+0x6e>
 800aaa4:	2221      	movs	r2, #33	; 0x21
 800aaa6:	2104      	movs	r1, #4
 800aaa8:	4620      	mov	r0, r4
 800aaaa:	f001 ff57 	bl	800c95c <_calloc_r>
 800aaae:	69e3      	ldr	r3, [r4, #28]
 800aab0:	60f0      	str	r0, [r6, #12]
 800aab2:	68db      	ldr	r3, [r3, #12]
 800aab4:	2b00      	cmp	r3, #0
 800aab6:	d1e4      	bne.n	800aa82 <_Balloc+0x2e>
 800aab8:	2000      	movs	r0, #0
 800aaba:	bd70      	pop	{r4, r5, r6, pc}
 800aabc:	6802      	ldr	r2, [r0, #0]
 800aabe:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800aac2:	2300      	movs	r3, #0
 800aac4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800aac8:	e7f7      	b.n	800aaba <_Balloc+0x66>
 800aaca:	bf00      	nop
 800aacc:	0800d2ca 	.word	0x0800d2ca
 800aad0:	0800d34a 	.word	0x0800d34a

0800aad4 <_Bfree>:
 800aad4:	b570      	push	{r4, r5, r6, lr}
 800aad6:	69c6      	ldr	r6, [r0, #28]
 800aad8:	4605      	mov	r5, r0
 800aada:	460c      	mov	r4, r1
 800aadc:	b976      	cbnz	r6, 800aafc <_Bfree+0x28>
 800aade:	2010      	movs	r0, #16
 800aae0:	f7ff ff04 	bl	800a8ec <malloc>
 800aae4:	4602      	mov	r2, r0
 800aae6:	61e8      	str	r0, [r5, #28]
 800aae8:	b920      	cbnz	r0, 800aaf4 <_Bfree+0x20>
 800aaea:	4b09      	ldr	r3, [pc, #36]	; (800ab10 <_Bfree+0x3c>)
 800aaec:	4809      	ldr	r0, [pc, #36]	; (800ab14 <_Bfree+0x40>)
 800aaee:	218f      	movs	r1, #143	; 0x8f
 800aaf0:	f001 ff16 	bl	800c920 <__assert_func>
 800aaf4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800aaf8:	6006      	str	r6, [r0, #0]
 800aafa:	60c6      	str	r6, [r0, #12]
 800aafc:	b13c      	cbz	r4, 800ab0e <_Bfree+0x3a>
 800aafe:	69eb      	ldr	r3, [r5, #28]
 800ab00:	6862      	ldr	r2, [r4, #4]
 800ab02:	68db      	ldr	r3, [r3, #12]
 800ab04:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ab08:	6021      	str	r1, [r4, #0]
 800ab0a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ab0e:	bd70      	pop	{r4, r5, r6, pc}
 800ab10:	0800d2ca 	.word	0x0800d2ca
 800ab14:	0800d34a 	.word	0x0800d34a

0800ab18 <__multadd>:
 800ab18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ab1c:	690d      	ldr	r5, [r1, #16]
 800ab1e:	4607      	mov	r7, r0
 800ab20:	460c      	mov	r4, r1
 800ab22:	461e      	mov	r6, r3
 800ab24:	f101 0c14 	add.w	ip, r1, #20
 800ab28:	2000      	movs	r0, #0
 800ab2a:	f8dc 3000 	ldr.w	r3, [ip]
 800ab2e:	b299      	uxth	r1, r3
 800ab30:	fb02 6101 	mla	r1, r2, r1, r6
 800ab34:	0c1e      	lsrs	r6, r3, #16
 800ab36:	0c0b      	lsrs	r3, r1, #16
 800ab38:	fb02 3306 	mla	r3, r2, r6, r3
 800ab3c:	b289      	uxth	r1, r1
 800ab3e:	3001      	adds	r0, #1
 800ab40:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ab44:	4285      	cmp	r5, r0
 800ab46:	f84c 1b04 	str.w	r1, [ip], #4
 800ab4a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ab4e:	dcec      	bgt.n	800ab2a <__multadd+0x12>
 800ab50:	b30e      	cbz	r6, 800ab96 <__multadd+0x7e>
 800ab52:	68a3      	ldr	r3, [r4, #8]
 800ab54:	42ab      	cmp	r3, r5
 800ab56:	dc19      	bgt.n	800ab8c <__multadd+0x74>
 800ab58:	6861      	ldr	r1, [r4, #4]
 800ab5a:	4638      	mov	r0, r7
 800ab5c:	3101      	adds	r1, #1
 800ab5e:	f7ff ff79 	bl	800aa54 <_Balloc>
 800ab62:	4680      	mov	r8, r0
 800ab64:	b928      	cbnz	r0, 800ab72 <__multadd+0x5a>
 800ab66:	4602      	mov	r2, r0
 800ab68:	4b0c      	ldr	r3, [pc, #48]	; (800ab9c <__multadd+0x84>)
 800ab6a:	480d      	ldr	r0, [pc, #52]	; (800aba0 <__multadd+0x88>)
 800ab6c:	21ba      	movs	r1, #186	; 0xba
 800ab6e:	f001 fed7 	bl	800c920 <__assert_func>
 800ab72:	6922      	ldr	r2, [r4, #16]
 800ab74:	3202      	adds	r2, #2
 800ab76:	f104 010c 	add.w	r1, r4, #12
 800ab7a:	0092      	lsls	r2, r2, #2
 800ab7c:	300c      	adds	r0, #12
 800ab7e:	f001 feb7 	bl	800c8f0 <memcpy>
 800ab82:	4621      	mov	r1, r4
 800ab84:	4638      	mov	r0, r7
 800ab86:	f7ff ffa5 	bl	800aad4 <_Bfree>
 800ab8a:	4644      	mov	r4, r8
 800ab8c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ab90:	3501      	adds	r5, #1
 800ab92:	615e      	str	r6, [r3, #20]
 800ab94:	6125      	str	r5, [r4, #16]
 800ab96:	4620      	mov	r0, r4
 800ab98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ab9c:	0800d339 	.word	0x0800d339
 800aba0:	0800d34a 	.word	0x0800d34a

0800aba4 <__s2b>:
 800aba4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aba8:	460c      	mov	r4, r1
 800abaa:	4615      	mov	r5, r2
 800abac:	461f      	mov	r7, r3
 800abae:	2209      	movs	r2, #9
 800abb0:	3308      	adds	r3, #8
 800abb2:	4606      	mov	r6, r0
 800abb4:	fb93 f3f2 	sdiv	r3, r3, r2
 800abb8:	2100      	movs	r1, #0
 800abba:	2201      	movs	r2, #1
 800abbc:	429a      	cmp	r2, r3
 800abbe:	db09      	blt.n	800abd4 <__s2b+0x30>
 800abc0:	4630      	mov	r0, r6
 800abc2:	f7ff ff47 	bl	800aa54 <_Balloc>
 800abc6:	b940      	cbnz	r0, 800abda <__s2b+0x36>
 800abc8:	4602      	mov	r2, r0
 800abca:	4b19      	ldr	r3, [pc, #100]	; (800ac30 <__s2b+0x8c>)
 800abcc:	4819      	ldr	r0, [pc, #100]	; (800ac34 <__s2b+0x90>)
 800abce:	21d3      	movs	r1, #211	; 0xd3
 800abd0:	f001 fea6 	bl	800c920 <__assert_func>
 800abd4:	0052      	lsls	r2, r2, #1
 800abd6:	3101      	adds	r1, #1
 800abd8:	e7f0      	b.n	800abbc <__s2b+0x18>
 800abda:	9b08      	ldr	r3, [sp, #32]
 800abdc:	6143      	str	r3, [r0, #20]
 800abde:	2d09      	cmp	r5, #9
 800abe0:	f04f 0301 	mov.w	r3, #1
 800abe4:	6103      	str	r3, [r0, #16]
 800abe6:	dd16      	ble.n	800ac16 <__s2b+0x72>
 800abe8:	f104 0909 	add.w	r9, r4, #9
 800abec:	46c8      	mov	r8, r9
 800abee:	442c      	add	r4, r5
 800abf0:	f818 3b01 	ldrb.w	r3, [r8], #1
 800abf4:	4601      	mov	r1, r0
 800abf6:	3b30      	subs	r3, #48	; 0x30
 800abf8:	220a      	movs	r2, #10
 800abfa:	4630      	mov	r0, r6
 800abfc:	f7ff ff8c 	bl	800ab18 <__multadd>
 800ac00:	45a0      	cmp	r8, r4
 800ac02:	d1f5      	bne.n	800abf0 <__s2b+0x4c>
 800ac04:	f1a5 0408 	sub.w	r4, r5, #8
 800ac08:	444c      	add	r4, r9
 800ac0a:	1b2d      	subs	r5, r5, r4
 800ac0c:	1963      	adds	r3, r4, r5
 800ac0e:	42bb      	cmp	r3, r7
 800ac10:	db04      	blt.n	800ac1c <__s2b+0x78>
 800ac12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ac16:	340a      	adds	r4, #10
 800ac18:	2509      	movs	r5, #9
 800ac1a:	e7f6      	b.n	800ac0a <__s2b+0x66>
 800ac1c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800ac20:	4601      	mov	r1, r0
 800ac22:	3b30      	subs	r3, #48	; 0x30
 800ac24:	220a      	movs	r2, #10
 800ac26:	4630      	mov	r0, r6
 800ac28:	f7ff ff76 	bl	800ab18 <__multadd>
 800ac2c:	e7ee      	b.n	800ac0c <__s2b+0x68>
 800ac2e:	bf00      	nop
 800ac30:	0800d339 	.word	0x0800d339
 800ac34:	0800d34a 	.word	0x0800d34a

0800ac38 <__hi0bits>:
 800ac38:	0c03      	lsrs	r3, r0, #16
 800ac3a:	041b      	lsls	r3, r3, #16
 800ac3c:	b9d3      	cbnz	r3, 800ac74 <__hi0bits+0x3c>
 800ac3e:	0400      	lsls	r0, r0, #16
 800ac40:	2310      	movs	r3, #16
 800ac42:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800ac46:	bf04      	itt	eq
 800ac48:	0200      	lsleq	r0, r0, #8
 800ac4a:	3308      	addeq	r3, #8
 800ac4c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800ac50:	bf04      	itt	eq
 800ac52:	0100      	lsleq	r0, r0, #4
 800ac54:	3304      	addeq	r3, #4
 800ac56:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800ac5a:	bf04      	itt	eq
 800ac5c:	0080      	lsleq	r0, r0, #2
 800ac5e:	3302      	addeq	r3, #2
 800ac60:	2800      	cmp	r0, #0
 800ac62:	db05      	blt.n	800ac70 <__hi0bits+0x38>
 800ac64:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800ac68:	f103 0301 	add.w	r3, r3, #1
 800ac6c:	bf08      	it	eq
 800ac6e:	2320      	moveq	r3, #32
 800ac70:	4618      	mov	r0, r3
 800ac72:	4770      	bx	lr
 800ac74:	2300      	movs	r3, #0
 800ac76:	e7e4      	b.n	800ac42 <__hi0bits+0xa>

0800ac78 <__lo0bits>:
 800ac78:	6803      	ldr	r3, [r0, #0]
 800ac7a:	f013 0207 	ands.w	r2, r3, #7
 800ac7e:	d00c      	beq.n	800ac9a <__lo0bits+0x22>
 800ac80:	07d9      	lsls	r1, r3, #31
 800ac82:	d422      	bmi.n	800acca <__lo0bits+0x52>
 800ac84:	079a      	lsls	r2, r3, #30
 800ac86:	bf49      	itett	mi
 800ac88:	085b      	lsrmi	r3, r3, #1
 800ac8a:	089b      	lsrpl	r3, r3, #2
 800ac8c:	6003      	strmi	r3, [r0, #0]
 800ac8e:	2201      	movmi	r2, #1
 800ac90:	bf5c      	itt	pl
 800ac92:	6003      	strpl	r3, [r0, #0]
 800ac94:	2202      	movpl	r2, #2
 800ac96:	4610      	mov	r0, r2
 800ac98:	4770      	bx	lr
 800ac9a:	b299      	uxth	r1, r3
 800ac9c:	b909      	cbnz	r1, 800aca2 <__lo0bits+0x2a>
 800ac9e:	0c1b      	lsrs	r3, r3, #16
 800aca0:	2210      	movs	r2, #16
 800aca2:	b2d9      	uxtb	r1, r3
 800aca4:	b909      	cbnz	r1, 800acaa <__lo0bits+0x32>
 800aca6:	3208      	adds	r2, #8
 800aca8:	0a1b      	lsrs	r3, r3, #8
 800acaa:	0719      	lsls	r1, r3, #28
 800acac:	bf04      	itt	eq
 800acae:	091b      	lsreq	r3, r3, #4
 800acb0:	3204      	addeq	r2, #4
 800acb2:	0799      	lsls	r1, r3, #30
 800acb4:	bf04      	itt	eq
 800acb6:	089b      	lsreq	r3, r3, #2
 800acb8:	3202      	addeq	r2, #2
 800acba:	07d9      	lsls	r1, r3, #31
 800acbc:	d403      	bmi.n	800acc6 <__lo0bits+0x4e>
 800acbe:	085b      	lsrs	r3, r3, #1
 800acc0:	f102 0201 	add.w	r2, r2, #1
 800acc4:	d003      	beq.n	800acce <__lo0bits+0x56>
 800acc6:	6003      	str	r3, [r0, #0]
 800acc8:	e7e5      	b.n	800ac96 <__lo0bits+0x1e>
 800acca:	2200      	movs	r2, #0
 800accc:	e7e3      	b.n	800ac96 <__lo0bits+0x1e>
 800acce:	2220      	movs	r2, #32
 800acd0:	e7e1      	b.n	800ac96 <__lo0bits+0x1e>
	...

0800acd4 <__i2b>:
 800acd4:	b510      	push	{r4, lr}
 800acd6:	460c      	mov	r4, r1
 800acd8:	2101      	movs	r1, #1
 800acda:	f7ff febb 	bl	800aa54 <_Balloc>
 800acde:	4602      	mov	r2, r0
 800ace0:	b928      	cbnz	r0, 800acee <__i2b+0x1a>
 800ace2:	4b05      	ldr	r3, [pc, #20]	; (800acf8 <__i2b+0x24>)
 800ace4:	4805      	ldr	r0, [pc, #20]	; (800acfc <__i2b+0x28>)
 800ace6:	f240 1145 	movw	r1, #325	; 0x145
 800acea:	f001 fe19 	bl	800c920 <__assert_func>
 800acee:	2301      	movs	r3, #1
 800acf0:	6144      	str	r4, [r0, #20]
 800acf2:	6103      	str	r3, [r0, #16]
 800acf4:	bd10      	pop	{r4, pc}
 800acf6:	bf00      	nop
 800acf8:	0800d339 	.word	0x0800d339
 800acfc:	0800d34a 	.word	0x0800d34a

0800ad00 <__multiply>:
 800ad00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad04:	4691      	mov	r9, r2
 800ad06:	690a      	ldr	r2, [r1, #16]
 800ad08:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ad0c:	429a      	cmp	r2, r3
 800ad0e:	bfb8      	it	lt
 800ad10:	460b      	movlt	r3, r1
 800ad12:	460c      	mov	r4, r1
 800ad14:	bfbc      	itt	lt
 800ad16:	464c      	movlt	r4, r9
 800ad18:	4699      	movlt	r9, r3
 800ad1a:	6927      	ldr	r7, [r4, #16]
 800ad1c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800ad20:	68a3      	ldr	r3, [r4, #8]
 800ad22:	6861      	ldr	r1, [r4, #4]
 800ad24:	eb07 060a 	add.w	r6, r7, sl
 800ad28:	42b3      	cmp	r3, r6
 800ad2a:	b085      	sub	sp, #20
 800ad2c:	bfb8      	it	lt
 800ad2e:	3101      	addlt	r1, #1
 800ad30:	f7ff fe90 	bl	800aa54 <_Balloc>
 800ad34:	b930      	cbnz	r0, 800ad44 <__multiply+0x44>
 800ad36:	4602      	mov	r2, r0
 800ad38:	4b44      	ldr	r3, [pc, #272]	; (800ae4c <__multiply+0x14c>)
 800ad3a:	4845      	ldr	r0, [pc, #276]	; (800ae50 <__multiply+0x150>)
 800ad3c:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800ad40:	f001 fdee 	bl	800c920 <__assert_func>
 800ad44:	f100 0514 	add.w	r5, r0, #20
 800ad48:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800ad4c:	462b      	mov	r3, r5
 800ad4e:	2200      	movs	r2, #0
 800ad50:	4543      	cmp	r3, r8
 800ad52:	d321      	bcc.n	800ad98 <__multiply+0x98>
 800ad54:	f104 0314 	add.w	r3, r4, #20
 800ad58:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800ad5c:	f109 0314 	add.w	r3, r9, #20
 800ad60:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800ad64:	9202      	str	r2, [sp, #8]
 800ad66:	1b3a      	subs	r2, r7, r4
 800ad68:	3a15      	subs	r2, #21
 800ad6a:	f022 0203 	bic.w	r2, r2, #3
 800ad6e:	3204      	adds	r2, #4
 800ad70:	f104 0115 	add.w	r1, r4, #21
 800ad74:	428f      	cmp	r7, r1
 800ad76:	bf38      	it	cc
 800ad78:	2204      	movcc	r2, #4
 800ad7a:	9201      	str	r2, [sp, #4]
 800ad7c:	9a02      	ldr	r2, [sp, #8]
 800ad7e:	9303      	str	r3, [sp, #12]
 800ad80:	429a      	cmp	r2, r3
 800ad82:	d80c      	bhi.n	800ad9e <__multiply+0x9e>
 800ad84:	2e00      	cmp	r6, #0
 800ad86:	dd03      	ble.n	800ad90 <__multiply+0x90>
 800ad88:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800ad8c:	2b00      	cmp	r3, #0
 800ad8e:	d05b      	beq.n	800ae48 <__multiply+0x148>
 800ad90:	6106      	str	r6, [r0, #16]
 800ad92:	b005      	add	sp, #20
 800ad94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad98:	f843 2b04 	str.w	r2, [r3], #4
 800ad9c:	e7d8      	b.n	800ad50 <__multiply+0x50>
 800ad9e:	f8b3 a000 	ldrh.w	sl, [r3]
 800ada2:	f1ba 0f00 	cmp.w	sl, #0
 800ada6:	d024      	beq.n	800adf2 <__multiply+0xf2>
 800ada8:	f104 0e14 	add.w	lr, r4, #20
 800adac:	46a9      	mov	r9, r5
 800adae:	f04f 0c00 	mov.w	ip, #0
 800adb2:	f85e 2b04 	ldr.w	r2, [lr], #4
 800adb6:	f8d9 1000 	ldr.w	r1, [r9]
 800adba:	fa1f fb82 	uxth.w	fp, r2
 800adbe:	b289      	uxth	r1, r1
 800adc0:	fb0a 110b 	mla	r1, sl, fp, r1
 800adc4:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800adc8:	f8d9 2000 	ldr.w	r2, [r9]
 800adcc:	4461      	add	r1, ip
 800adce:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800add2:	fb0a c20b 	mla	r2, sl, fp, ip
 800add6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800adda:	b289      	uxth	r1, r1
 800addc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800ade0:	4577      	cmp	r7, lr
 800ade2:	f849 1b04 	str.w	r1, [r9], #4
 800ade6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800adea:	d8e2      	bhi.n	800adb2 <__multiply+0xb2>
 800adec:	9a01      	ldr	r2, [sp, #4]
 800adee:	f845 c002 	str.w	ip, [r5, r2]
 800adf2:	9a03      	ldr	r2, [sp, #12]
 800adf4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800adf8:	3304      	adds	r3, #4
 800adfa:	f1b9 0f00 	cmp.w	r9, #0
 800adfe:	d021      	beq.n	800ae44 <__multiply+0x144>
 800ae00:	6829      	ldr	r1, [r5, #0]
 800ae02:	f104 0c14 	add.w	ip, r4, #20
 800ae06:	46ae      	mov	lr, r5
 800ae08:	f04f 0a00 	mov.w	sl, #0
 800ae0c:	f8bc b000 	ldrh.w	fp, [ip]
 800ae10:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800ae14:	fb09 220b 	mla	r2, r9, fp, r2
 800ae18:	4452      	add	r2, sl
 800ae1a:	b289      	uxth	r1, r1
 800ae1c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800ae20:	f84e 1b04 	str.w	r1, [lr], #4
 800ae24:	f85c 1b04 	ldr.w	r1, [ip], #4
 800ae28:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800ae2c:	f8be 1000 	ldrh.w	r1, [lr]
 800ae30:	fb09 110a 	mla	r1, r9, sl, r1
 800ae34:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800ae38:	4567      	cmp	r7, ip
 800ae3a:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800ae3e:	d8e5      	bhi.n	800ae0c <__multiply+0x10c>
 800ae40:	9a01      	ldr	r2, [sp, #4]
 800ae42:	50a9      	str	r1, [r5, r2]
 800ae44:	3504      	adds	r5, #4
 800ae46:	e799      	b.n	800ad7c <__multiply+0x7c>
 800ae48:	3e01      	subs	r6, #1
 800ae4a:	e79b      	b.n	800ad84 <__multiply+0x84>
 800ae4c:	0800d339 	.word	0x0800d339
 800ae50:	0800d34a 	.word	0x0800d34a

0800ae54 <__pow5mult>:
 800ae54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ae58:	4615      	mov	r5, r2
 800ae5a:	f012 0203 	ands.w	r2, r2, #3
 800ae5e:	4606      	mov	r6, r0
 800ae60:	460f      	mov	r7, r1
 800ae62:	d007      	beq.n	800ae74 <__pow5mult+0x20>
 800ae64:	4c25      	ldr	r4, [pc, #148]	; (800aefc <__pow5mult+0xa8>)
 800ae66:	3a01      	subs	r2, #1
 800ae68:	2300      	movs	r3, #0
 800ae6a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ae6e:	f7ff fe53 	bl	800ab18 <__multadd>
 800ae72:	4607      	mov	r7, r0
 800ae74:	10ad      	asrs	r5, r5, #2
 800ae76:	d03d      	beq.n	800aef4 <__pow5mult+0xa0>
 800ae78:	69f4      	ldr	r4, [r6, #28]
 800ae7a:	b97c      	cbnz	r4, 800ae9c <__pow5mult+0x48>
 800ae7c:	2010      	movs	r0, #16
 800ae7e:	f7ff fd35 	bl	800a8ec <malloc>
 800ae82:	4602      	mov	r2, r0
 800ae84:	61f0      	str	r0, [r6, #28]
 800ae86:	b928      	cbnz	r0, 800ae94 <__pow5mult+0x40>
 800ae88:	4b1d      	ldr	r3, [pc, #116]	; (800af00 <__pow5mult+0xac>)
 800ae8a:	481e      	ldr	r0, [pc, #120]	; (800af04 <__pow5mult+0xb0>)
 800ae8c:	f240 11b3 	movw	r1, #435	; 0x1b3
 800ae90:	f001 fd46 	bl	800c920 <__assert_func>
 800ae94:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ae98:	6004      	str	r4, [r0, #0]
 800ae9a:	60c4      	str	r4, [r0, #12]
 800ae9c:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800aea0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800aea4:	b94c      	cbnz	r4, 800aeba <__pow5mult+0x66>
 800aea6:	f240 2171 	movw	r1, #625	; 0x271
 800aeaa:	4630      	mov	r0, r6
 800aeac:	f7ff ff12 	bl	800acd4 <__i2b>
 800aeb0:	2300      	movs	r3, #0
 800aeb2:	f8c8 0008 	str.w	r0, [r8, #8]
 800aeb6:	4604      	mov	r4, r0
 800aeb8:	6003      	str	r3, [r0, #0]
 800aeba:	f04f 0900 	mov.w	r9, #0
 800aebe:	07eb      	lsls	r3, r5, #31
 800aec0:	d50a      	bpl.n	800aed8 <__pow5mult+0x84>
 800aec2:	4639      	mov	r1, r7
 800aec4:	4622      	mov	r2, r4
 800aec6:	4630      	mov	r0, r6
 800aec8:	f7ff ff1a 	bl	800ad00 <__multiply>
 800aecc:	4639      	mov	r1, r7
 800aece:	4680      	mov	r8, r0
 800aed0:	4630      	mov	r0, r6
 800aed2:	f7ff fdff 	bl	800aad4 <_Bfree>
 800aed6:	4647      	mov	r7, r8
 800aed8:	106d      	asrs	r5, r5, #1
 800aeda:	d00b      	beq.n	800aef4 <__pow5mult+0xa0>
 800aedc:	6820      	ldr	r0, [r4, #0]
 800aede:	b938      	cbnz	r0, 800aef0 <__pow5mult+0x9c>
 800aee0:	4622      	mov	r2, r4
 800aee2:	4621      	mov	r1, r4
 800aee4:	4630      	mov	r0, r6
 800aee6:	f7ff ff0b 	bl	800ad00 <__multiply>
 800aeea:	6020      	str	r0, [r4, #0]
 800aeec:	f8c0 9000 	str.w	r9, [r0]
 800aef0:	4604      	mov	r4, r0
 800aef2:	e7e4      	b.n	800aebe <__pow5mult+0x6a>
 800aef4:	4638      	mov	r0, r7
 800aef6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aefa:	bf00      	nop
 800aefc:	0800d498 	.word	0x0800d498
 800af00:	0800d2ca 	.word	0x0800d2ca
 800af04:	0800d34a 	.word	0x0800d34a

0800af08 <__lshift>:
 800af08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800af0c:	460c      	mov	r4, r1
 800af0e:	6849      	ldr	r1, [r1, #4]
 800af10:	6923      	ldr	r3, [r4, #16]
 800af12:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800af16:	68a3      	ldr	r3, [r4, #8]
 800af18:	4607      	mov	r7, r0
 800af1a:	4691      	mov	r9, r2
 800af1c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800af20:	f108 0601 	add.w	r6, r8, #1
 800af24:	42b3      	cmp	r3, r6
 800af26:	db0b      	blt.n	800af40 <__lshift+0x38>
 800af28:	4638      	mov	r0, r7
 800af2a:	f7ff fd93 	bl	800aa54 <_Balloc>
 800af2e:	4605      	mov	r5, r0
 800af30:	b948      	cbnz	r0, 800af46 <__lshift+0x3e>
 800af32:	4602      	mov	r2, r0
 800af34:	4b28      	ldr	r3, [pc, #160]	; (800afd8 <__lshift+0xd0>)
 800af36:	4829      	ldr	r0, [pc, #164]	; (800afdc <__lshift+0xd4>)
 800af38:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800af3c:	f001 fcf0 	bl	800c920 <__assert_func>
 800af40:	3101      	adds	r1, #1
 800af42:	005b      	lsls	r3, r3, #1
 800af44:	e7ee      	b.n	800af24 <__lshift+0x1c>
 800af46:	2300      	movs	r3, #0
 800af48:	f100 0114 	add.w	r1, r0, #20
 800af4c:	f100 0210 	add.w	r2, r0, #16
 800af50:	4618      	mov	r0, r3
 800af52:	4553      	cmp	r3, sl
 800af54:	db33      	blt.n	800afbe <__lshift+0xb6>
 800af56:	6920      	ldr	r0, [r4, #16]
 800af58:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800af5c:	f104 0314 	add.w	r3, r4, #20
 800af60:	f019 091f 	ands.w	r9, r9, #31
 800af64:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800af68:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800af6c:	d02b      	beq.n	800afc6 <__lshift+0xbe>
 800af6e:	f1c9 0e20 	rsb	lr, r9, #32
 800af72:	468a      	mov	sl, r1
 800af74:	2200      	movs	r2, #0
 800af76:	6818      	ldr	r0, [r3, #0]
 800af78:	fa00 f009 	lsl.w	r0, r0, r9
 800af7c:	4310      	orrs	r0, r2
 800af7e:	f84a 0b04 	str.w	r0, [sl], #4
 800af82:	f853 2b04 	ldr.w	r2, [r3], #4
 800af86:	459c      	cmp	ip, r3
 800af88:	fa22 f20e 	lsr.w	r2, r2, lr
 800af8c:	d8f3      	bhi.n	800af76 <__lshift+0x6e>
 800af8e:	ebac 0304 	sub.w	r3, ip, r4
 800af92:	3b15      	subs	r3, #21
 800af94:	f023 0303 	bic.w	r3, r3, #3
 800af98:	3304      	adds	r3, #4
 800af9a:	f104 0015 	add.w	r0, r4, #21
 800af9e:	4584      	cmp	ip, r0
 800afa0:	bf38      	it	cc
 800afa2:	2304      	movcc	r3, #4
 800afa4:	50ca      	str	r2, [r1, r3]
 800afa6:	b10a      	cbz	r2, 800afac <__lshift+0xa4>
 800afa8:	f108 0602 	add.w	r6, r8, #2
 800afac:	3e01      	subs	r6, #1
 800afae:	4638      	mov	r0, r7
 800afb0:	612e      	str	r6, [r5, #16]
 800afb2:	4621      	mov	r1, r4
 800afb4:	f7ff fd8e 	bl	800aad4 <_Bfree>
 800afb8:	4628      	mov	r0, r5
 800afba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800afbe:	f842 0f04 	str.w	r0, [r2, #4]!
 800afc2:	3301      	adds	r3, #1
 800afc4:	e7c5      	b.n	800af52 <__lshift+0x4a>
 800afc6:	3904      	subs	r1, #4
 800afc8:	f853 2b04 	ldr.w	r2, [r3], #4
 800afcc:	f841 2f04 	str.w	r2, [r1, #4]!
 800afd0:	459c      	cmp	ip, r3
 800afd2:	d8f9      	bhi.n	800afc8 <__lshift+0xc0>
 800afd4:	e7ea      	b.n	800afac <__lshift+0xa4>
 800afd6:	bf00      	nop
 800afd8:	0800d339 	.word	0x0800d339
 800afdc:	0800d34a 	.word	0x0800d34a

0800afe0 <__mcmp>:
 800afe0:	b530      	push	{r4, r5, lr}
 800afe2:	6902      	ldr	r2, [r0, #16]
 800afe4:	690c      	ldr	r4, [r1, #16]
 800afe6:	1b12      	subs	r2, r2, r4
 800afe8:	d10e      	bne.n	800b008 <__mcmp+0x28>
 800afea:	f100 0314 	add.w	r3, r0, #20
 800afee:	3114      	adds	r1, #20
 800aff0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800aff4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800aff8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800affc:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800b000:	42a5      	cmp	r5, r4
 800b002:	d003      	beq.n	800b00c <__mcmp+0x2c>
 800b004:	d305      	bcc.n	800b012 <__mcmp+0x32>
 800b006:	2201      	movs	r2, #1
 800b008:	4610      	mov	r0, r2
 800b00a:	bd30      	pop	{r4, r5, pc}
 800b00c:	4283      	cmp	r3, r0
 800b00e:	d3f3      	bcc.n	800aff8 <__mcmp+0x18>
 800b010:	e7fa      	b.n	800b008 <__mcmp+0x28>
 800b012:	f04f 32ff 	mov.w	r2, #4294967295
 800b016:	e7f7      	b.n	800b008 <__mcmp+0x28>

0800b018 <__mdiff>:
 800b018:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b01c:	460c      	mov	r4, r1
 800b01e:	4606      	mov	r6, r0
 800b020:	4611      	mov	r1, r2
 800b022:	4620      	mov	r0, r4
 800b024:	4690      	mov	r8, r2
 800b026:	f7ff ffdb 	bl	800afe0 <__mcmp>
 800b02a:	1e05      	subs	r5, r0, #0
 800b02c:	d110      	bne.n	800b050 <__mdiff+0x38>
 800b02e:	4629      	mov	r1, r5
 800b030:	4630      	mov	r0, r6
 800b032:	f7ff fd0f 	bl	800aa54 <_Balloc>
 800b036:	b930      	cbnz	r0, 800b046 <__mdiff+0x2e>
 800b038:	4b3a      	ldr	r3, [pc, #232]	; (800b124 <__mdiff+0x10c>)
 800b03a:	4602      	mov	r2, r0
 800b03c:	f240 2137 	movw	r1, #567	; 0x237
 800b040:	4839      	ldr	r0, [pc, #228]	; (800b128 <__mdiff+0x110>)
 800b042:	f001 fc6d 	bl	800c920 <__assert_func>
 800b046:	2301      	movs	r3, #1
 800b048:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b04c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b050:	bfa4      	itt	ge
 800b052:	4643      	movge	r3, r8
 800b054:	46a0      	movge	r8, r4
 800b056:	4630      	mov	r0, r6
 800b058:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800b05c:	bfa6      	itte	ge
 800b05e:	461c      	movge	r4, r3
 800b060:	2500      	movge	r5, #0
 800b062:	2501      	movlt	r5, #1
 800b064:	f7ff fcf6 	bl	800aa54 <_Balloc>
 800b068:	b920      	cbnz	r0, 800b074 <__mdiff+0x5c>
 800b06a:	4b2e      	ldr	r3, [pc, #184]	; (800b124 <__mdiff+0x10c>)
 800b06c:	4602      	mov	r2, r0
 800b06e:	f240 2145 	movw	r1, #581	; 0x245
 800b072:	e7e5      	b.n	800b040 <__mdiff+0x28>
 800b074:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800b078:	6926      	ldr	r6, [r4, #16]
 800b07a:	60c5      	str	r5, [r0, #12]
 800b07c:	f104 0914 	add.w	r9, r4, #20
 800b080:	f108 0514 	add.w	r5, r8, #20
 800b084:	f100 0e14 	add.w	lr, r0, #20
 800b088:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800b08c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800b090:	f108 0210 	add.w	r2, r8, #16
 800b094:	46f2      	mov	sl, lr
 800b096:	2100      	movs	r1, #0
 800b098:	f859 3b04 	ldr.w	r3, [r9], #4
 800b09c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800b0a0:	fa11 f88b 	uxtah	r8, r1, fp
 800b0a4:	b299      	uxth	r1, r3
 800b0a6:	0c1b      	lsrs	r3, r3, #16
 800b0a8:	eba8 0801 	sub.w	r8, r8, r1
 800b0ac:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800b0b0:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800b0b4:	fa1f f888 	uxth.w	r8, r8
 800b0b8:	1419      	asrs	r1, r3, #16
 800b0ba:	454e      	cmp	r6, r9
 800b0bc:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800b0c0:	f84a 3b04 	str.w	r3, [sl], #4
 800b0c4:	d8e8      	bhi.n	800b098 <__mdiff+0x80>
 800b0c6:	1b33      	subs	r3, r6, r4
 800b0c8:	3b15      	subs	r3, #21
 800b0ca:	f023 0303 	bic.w	r3, r3, #3
 800b0ce:	3304      	adds	r3, #4
 800b0d0:	3415      	adds	r4, #21
 800b0d2:	42a6      	cmp	r6, r4
 800b0d4:	bf38      	it	cc
 800b0d6:	2304      	movcc	r3, #4
 800b0d8:	441d      	add	r5, r3
 800b0da:	4473      	add	r3, lr
 800b0dc:	469e      	mov	lr, r3
 800b0de:	462e      	mov	r6, r5
 800b0e0:	4566      	cmp	r6, ip
 800b0e2:	d30e      	bcc.n	800b102 <__mdiff+0xea>
 800b0e4:	f10c 0203 	add.w	r2, ip, #3
 800b0e8:	1b52      	subs	r2, r2, r5
 800b0ea:	f022 0203 	bic.w	r2, r2, #3
 800b0ee:	3d03      	subs	r5, #3
 800b0f0:	45ac      	cmp	ip, r5
 800b0f2:	bf38      	it	cc
 800b0f4:	2200      	movcc	r2, #0
 800b0f6:	4413      	add	r3, r2
 800b0f8:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800b0fc:	b17a      	cbz	r2, 800b11e <__mdiff+0x106>
 800b0fe:	6107      	str	r7, [r0, #16]
 800b100:	e7a4      	b.n	800b04c <__mdiff+0x34>
 800b102:	f856 8b04 	ldr.w	r8, [r6], #4
 800b106:	fa11 f288 	uxtah	r2, r1, r8
 800b10a:	1414      	asrs	r4, r2, #16
 800b10c:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800b110:	b292      	uxth	r2, r2
 800b112:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800b116:	f84e 2b04 	str.w	r2, [lr], #4
 800b11a:	1421      	asrs	r1, r4, #16
 800b11c:	e7e0      	b.n	800b0e0 <__mdiff+0xc8>
 800b11e:	3f01      	subs	r7, #1
 800b120:	e7ea      	b.n	800b0f8 <__mdiff+0xe0>
 800b122:	bf00      	nop
 800b124:	0800d339 	.word	0x0800d339
 800b128:	0800d34a 	.word	0x0800d34a

0800b12c <__ulp>:
 800b12c:	b082      	sub	sp, #8
 800b12e:	ed8d 0b00 	vstr	d0, [sp]
 800b132:	9a01      	ldr	r2, [sp, #4]
 800b134:	4b0f      	ldr	r3, [pc, #60]	; (800b174 <__ulp+0x48>)
 800b136:	4013      	ands	r3, r2
 800b138:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800b13c:	2b00      	cmp	r3, #0
 800b13e:	dc08      	bgt.n	800b152 <__ulp+0x26>
 800b140:	425b      	negs	r3, r3
 800b142:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800b146:	ea4f 5223 	mov.w	r2, r3, asr #20
 800b14a:	da04      	bge.n	800b156 <__ulp+0x2a>
 800b14c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800b150:	4113      	asrs	r3, r2
 800b152:	2200      	movs	r2, #0
 800b154:	e008      	b.n	800b168 <__ulp+0x3c>
 800b156:	f1a2 0314 	sub.w	r3, r2, #20
 800b15a:	2b1e      	cmp	r3, #30
 800b15c:	bfda      	itte	le
 800b15e:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800b162:	40da      	lsrle	r2, r3
 800b164:	2201      	movgt	r2, #1
 800b166:	2300      	movs	r3, #0
 800b168:	4619      	mov	r1, r3
 800b16a:	4610      	mov	r0, r2
 800b16c:	ec41 0b10 	vmov	d0, r0, r1
 800b170:	b002      	add	sp, #8
 800b172:	4770      	bx	lr
 800b174:	7ff00000 	.word	0x7ff00000

0800b178 <__b2d>:
 800b178:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b17c:	6906      	ldr	r6, [r0, #16]
 800b17e:	f100 0814 	add.w	r8, r0, #20
 800b182:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800b186:	1f37      	subs	r7, r6, #4
 800b188:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800b18c:	4610      	mov	r0, r2
 800b18e:	f7ff fd53 	bl	800ac38 <__hi0bits>
 800b192:	f1c0 0320 	rsb	r3, r0, #32
 800b196:	280a      	cmp	r0, #10
 800b198:	600b      	str	r3, [r1, #0]
 800b19a:	491b      	ldr	r1, [pc, #108]	; (800b208 <__b2d+0x90>)
 800b19c:	dc15      	bgt.n	800b1ca <__b2d+0x52>
 800b19e:	f1c0 0c0b 	rsb	ip, r0, #11
 800b1a2:	fa22 f30c 	lsr.w	r3, r2, ip
 800b1a6:	45b8      	cmp	r8, r7
 800b1a8:	ea43 0501 	orr.w	r5, r3, r1
 800b1ac:	bf34      	ite	cc
 800b1ae:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800b1b2:	2300      	movcs	r3, #0
 800b1b4:	3015      	adds	r0, #21
 800b1b6:	fa02 f000 	lsl.w	r0, r2, r0
 800b1ba:	fa23 f30c 	lsr.w	r3, r3, ip
 800b1be:	4303      	orrs	r3, r0
 800b1c0:	461c      	mov	r4, r3
 800b1c2:	ec45 4b10 	vmov	d0, r4, r5
 800b1c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b1ca:	45b8      	cmp	r8, r7
 800b1cc:	bf3a      	itte	cc
 800b1ce:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800b1d2:	f1a6 0708 	subcc.w	r7, r6, #8
 800b1d6:	2300      	movcs	r3, #0
 800b1d8:	380b      	subs	r0, #11
 800b1da:	d012      	beq.n	800b202 <__b2d+0x8a>
 800b1dc:	f1c0 0120 	rsb	r1, r0, #32
 800b1e0:	fa23 f401 	lsr.w	r4, r3, r1
 800b1e4:	4082      	lsls	r2, r0
 800b1e6:	4322      	orrs	r2, r4
 800b1e8:	4547      	cmp	r7, r8
 800b1ea:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 800b1ee:	bf8c      	ite	hi
 800b1f0:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800b1f4:	2200      	movls	r2, #0
 800b1f6:	4083      	lsls	r3, r0
 800b1f8:	40ca      	lsrs	r2, r1
 800b1fa:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800b1fe:	4313      	orrs	r3, r2
 800b200:	e7de      	b.n	800b1c0 <__b2d+0x48>
 800b202:	ea42 0501 	orr.w	r5, r2, r1
 800b206:	e7db      	b.n	800b1c0 <__b2d+0x48>
 800b208:	3ff00000 	.word	0x3ff00000

0800b20c <__d2b>:
 800b20c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b210:	460f      	mov	r7, r1
 800b212:	2101      	movs	r1, #1
 800b214:	ec59 8b10 	vmov	r8, r9, d0
 800b218:	4616      	mov	r6, r2
 800b21a:	f7ff fc1b 	bl	800aa54 <_Balloc>
 800b21e:	4604      	mov	r4, r0
 800b220:	b930      	cbnz	r0, 800b230 <__d2b+0x24>
 800b222:	4602      	mov	r2, r0
 800b224:	4b24      	ldr	r3, [pc, #144]	; (800b2b8 <__d2b+0xac>)
 800b226:	4825      	ldr	r0, [pc, #148]	; (800b2bc <__d2b+0xb0>)
 800b228:	f240 310f 	movw	r1, #783	; 0x30f
 800b22c:	f001 fb78 	bl	800c920 <__assert_func>
 800b230:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b234:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b238:	bb2d      	cbnz	r5, 800b286 <__d2b+0x7a>
 800b23a:	9301      	str	r3, [sp, #4]
 800b23c:	f1b8 0300 	subs.w	r3, r8, #0
 800b240:	d026      	beq.n	800b290 <__d2b+0x84>
 800b242:	4668      	mov	r0, sp
 800b244:	9300      	str	r3, [sp, #0]
 800b246:	f7ff fd17 	bl	800ac78 <__lo0bits>
 800b24a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800b24e:	b1e8      	cbz	r0, 800b28c <__d2b+0x80>
 800b250:	f1c0 0320 	rsb	r3, r0, #32
 800b254:	fa02 f303 	lsl.w	r3, r2, r3
 800b258:	430b      	orrs	r3, r1
 800b25a:	40c2      	lsrs	r2, r0
 800b25c:	6163      	str	r3, [r4, #20]
 800b25e:	9201      	str	r2, [sp, #4]
 800b260:	9b01      	ldr	r3, [sp, #4]
 800b262:	61a3      	str	r3, [r4, #24]
 800b264:	2b00      	cmp	r3, #0
 800b266:	bf14      	ite	ne
 800b268:	2202      	movne	r2, #2
 800b26a:	2201      	moveq	r2, #1
 800b26c:	6122      	str	r2, [r4, #16]
 800b26e:	b1bd      	cbz	r5, 800b2a0 <__d2b+0x94>
 800b270:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800b274:	4405      	add	r5, r0
 800b276:	603d      	str	r5, [r7, #0]
 800b278:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b27c:	6030      	str	r0, [r6, #0]
 800b27e:	4620      	mov	r0, r4
 800b280:	b003      	add	sp, #12
 800b282:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b286:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b28a:	e7d6      	b.n	800b23a <__d2b+0x2e>
 800b28c:	6161      	str	r1, [r4, #20]
 800b28e:	e7e7      	b.n	800b260 <__d2b+0x54>
 800b290:	a801      	add	r0, sp, #4
 800b292:	f7ff fcf1 	bl	800ac78 <__lo0bits>
 800b296:	9b01      	ldr	r3, [sp, #4]
 800b298:	6163      	str	r3, [r4, #20]
 800b29a:	3020      	adds	r0, #32
 800b29c:	2201      	movs	r2, #1
 800b29e:	e7e5      	b.n	800b26c <__d2b+0x60>
 800b2a0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b2a4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b2a8:	6038      	str	r0, [r7, #0]
 800b2aa:	6918      	ldr	r0, [r3, #16]
 800b2ac:	f7ff fcc4 	bl	800ac38 <__hi0bits>
 800b2b0:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b2b4:	e7e2      	b.n	800b27c <__d2b+0x70>
 800b2b6:	bf00      	nop
 800b2b8:	0800d339 	.word	0x0800d339
 800b2bc:	0800d34a 	.word	0x0800d34a

0800b2c0 <__ratio>:
 800b2c0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2c4:	4688      	mov	r8, r1
 800b2c6:	4669      	mov	r1, sp
 800b2c8:	4681      	mov	r9, r0
 800b2ca:	f7ff ff55 	bl	800b178 <__b2d>
 800b2ce:	a901      	add	r1, sp, #4
 800b2d0:	4640      	mov	r0, r8
 800b2d2:	ec55 4b10 	vmov	r4, r5, d0
 800b2d6:	f7ff ff4f 	bl	800b178 <__b2d>
 800b2da:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b2de:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800b2e2:	eba3 0c02 	sub.w	ip, r3, r2
 800b2e6:	e9dd 3200 	ldrd	r3, r2, [sp]
 800b2ea:	1a9b      	subs	r3, r3, r2
 800b2ec:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800b2f0:	ec51 0b10 	vmov	r0, r1, d0
 800b2f4:	2b00      	cmp	r3, #0
 800b2f6:	bfd6      	itet	le
 800b2f8:	460a      	movle	r2, r1
 800b2fa:	462a      	movgt	r2, r5
 800b2fc:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800b300:	468b      	mov	fp, r1
 800b302:	462f      	mov	r7, r5
 800b304:	bfd4      	ite	le
 800b306:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800b30a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800b30e:	4620      	mov	r0, r4
 800b310:	ee10 2a10 	vmov	r2, s0
 800b314:	465b      	mov	r3, fp
 800b316:	4639      	mov	r1, r7
 800b318:	f7f5 fa98 	bl	800084c <__aeabi_ddiv>
 800b31c:	ec41 0b10 	vmov	d0, r0, r1
 800b320:	b003      	add	sp, #12
 800b322:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b326 <__copybits>:
 800b326:	3901      	subs	r1, #1
 800b328:	b570      	push	{r4, r5, r6, lr}
 800b32a:	1149      	asrs	r1, r1, #5
 800b32c:	6914      	ldr	r4, [r2, #16]
 800b32e:	3101      	adds	r1, #1
 800b330:	f102 0314 	add.w	r3, r2, #20
 800b334:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800b338:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800b33c:	1f05      	subs	r5, r0, #4
 800b33e:	42a3      	cmp	r3, r4
 800b340:	d30c      	bcc.n	800b35c <__copybits+0x36>
 800b342:	1aa3      	subs	r3, r4, r2
 800b344:	3b11      	subs	r3, #17
 800b346:	f023 0303 	bic.w	r3, r3, #3
 800b34a:	3211      	adds	r2, #17
 800b34c:	42a2      	cmp	r2, r4
 800b34e:	bf88      	it	hi
 800b350:	2300      	movhi	r3, #0
 800b352:	4418      	add	r0, r3
 800b354:	2300      	movs	r3, #0
 800b356:	4288      	cmp	r0, r1
 800b358:	d305      	bcc.n	800b366 <__copybits+0x40>
 800b35a:	bd70      	pop	{r4, r5, r6, pc}
 800b35c:	f853 6b04 	ldr.w	r6, [r3], #4
 800b360:	f845 6f04 	str.w	r6, [r5, #4]!
 800b364:	e7eb      	b.n	800b33e <__copybits+0x18>
 800b366:	f840 3b04 	str.w	r3, [r0], #4
 800b36a:	e7f4      	b.n	800b356 <__copybits+0x30>

0800b36c <__any_on>:
 800b36c:	f100 0214 	add.w	r2, r0, #20
 800b370:	6900      	ldr	r0, [r0, #16]
 800b372:	114b      	asrs	r3, r1, #5
 800b374:	4298      	cmp	r0, r3
 800b376:	b510      	push	{r4, lr}
 800b378:	db11      	blt.n	800b39e <__any_on+0x32>
 800b37a:	dd0a      	ble.n	800b392 <__any_on+0x26>
 800b37c:	f011 011f 	ands.w	r1, r1, #31
 800b380:	d007      	beq.n	800b392 <__any_on+0x26>
 800b382:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800b386:	fa24 f001 	lsr.w	r0, r4, r1
 800b38a:	fa00 f101 	lsl.w	r1, r0, r1
 800b38e:	428c      	cmp	r4, r1
 800b390:	d10b      	bne.n	800b3aa <__any_on+0x3e>
 800b392:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b396:	4293      	cmp	r3, r2
 800b398:	d803      	bhi.n	800b3a2 <__any_on+0x36>
 800b39a:	2000      	movs	r0, #0
 800b39c:	bd10      	pop	{r4, pc}
 800b39e:	4603      	mov	r3, r0
 800b3a0:	e7f7      	b.n	800b392 <__any_on+0x26>
 800b3a2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b3a6:	2900      	cmp	r1, #0
 800b3a8:	d0f5      	beq.n	800b396 <__any_on+0x2a>
 800b3aa:	2001      	movs	r0, #1
 800b3ac:	e7f6      	b.n	800b39c <__any_on+0x30>

0800b3ae <sulp>:
 800b3ae:	b570      	push	{r4, r5, r6, lr}
 800b3b0:	4604      	mov	r4, r0
 800b3b2:	460d      	mov	r5, r1
 800b3b4:	ec45 4b10 	vmov	d0, r4, r5
 800b3b8:	4616      	mov	r6, r2
 800b3ba:	f7ff feb7 	bl	800b12c <__ulp>
 800b3be:	ec51 0b10 	vmov	r0, r1, d0
 800b3c2:	b17e      	cbz	r6, 800b3e4 <sulp+0x36>
 800b3c4:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800b3c8:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800b3cc:	2b00      	cmp	r3, #0
 800b3ce:	dd09      	ble.n	800b3e4 <sulp+0x36>
 800b3d0:	051b      	lsls	r3, r3, #20
 800b3d2:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800b3d6:	2400      	movs	r4, #0
 800b3d8:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800b3dc:	4622      	mov	r2, r4
 800b3de:	462b      	mov	r3, r5
 800b3e0:	f7f5 f90a 	bl	80005f8 <__aeabi_dmul>
 800b3e4:	bd70      	pop	{r4, r5, r6, pc}
	...

0800b3e8 <_strtod_l>:
 800b3e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3ec:	ed2d 8b02 	vpush	{d8}
 800b3f0:	b09b      	sub	sp, #108	; 0x6c
 800b3f2:	4604      	mov	r4, r0
 800b3f4:	9213      	str	r2, [sp, #76]	; 0x4c
 800b3f6:	2200      	movs	r2, #0
 800b3f8:	9216      	str	r2, [sp, #88]	; 0x58
 800b3fa:	460d      	mov	r5, r1
 800b3fc:	f04f 0800 	mov.w	r8, #0
 800b400:	f04f 0900 	mov.w	r9, #0
 800b404:	460a      	mov	r2, r1
 800b406:	9215      	str	r2, [sp, #84]	; 0x54
 800b408:	7811      	ldrb	r1, [r2, #0]
 800b40a:	292b      	cmp	r1, #43	; 0x2b
 800b40c:	d04c      	beq.n	800b4a8 <_strtod_l+0xc0>
 800b40e:	d83a      	bhi.n	800b486 <_strtod_l+0x9e>
 800b410:	290d      	cmp	r1, #13
 800b412:	d834      	bhi.n	800b47e <_strtod_l+0x96>
 800b414:	2908      	cmp	r1, #8
 800b416:	d834      	bhi.n	800b482 <_strtod_l+0x9a>
 800b418:	2900      	cmp	r1, #0
 800b41a:	d03d      	beq.n	800b498 <_strtod_l+0xb0>
 800b41c:	2200      	movs	r2, #0
 800b41e:	920a      	str	r2, [sp, #40]	; 0x28
 800b420:	9e15      	ldr	r6, [sp, #84]	; 0x54
 800b422:	7832      	ldrb	r2, [r6, #0]
 800b424:	2a30      	cmp	r2, #48	; 0x30
 800b426:	f040 80b4 	bne.w	800b592 <_strtod_l+0x1aa>
 800b42a:	7872      	ldrb	r2, [r6, #1]
 800b42c:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 800b430:	2a58      	cmp	r2, #88	; 0x58
 800b432:	d170      	bne.n	800b516 <_strtod_l+0x12e>
 800b434:	9302      	str	r3, [sp, #8]
 800b436:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b438:	9301      	str	r3, [sp, #4]
 800b43a:	ab16      	add	r3, sp, #88	; 0x58
 800b43c:	9300      	str	r3, [sp, #0]
 800b43e:	4a8e      	ldr	r2, [pc, #568]	; (800b678 <_strtod_l+0x290>)
 800b440:	ab17      	add	r3, sp, #92	; 0x5c
 800b442:	a915      	add	r1, sp, #84	; 0x54
 800b444:	4620      	mov	r0, r4
 800b446:	f001 fb07 	bl	800ca58 <__gethex>
 800b44a:	f010 070f 	ands.w	r7, r0, #15
 800b44e:	4605      	mov	r5, r0
 800b450:	d005      	beq.n	800b45e <_strtod_l+0x76>
 800b452:	2f06      	cmp	r7, #6
 800b454:	d12a      	bne.n	800b4ac <_strtod_l+0xc4>
 800b456:	3601      	adds	r6, #1
 800b458:	2300      	movs	r3, #0
 800b45a:	9615      	str	r6, [sp, #84]	; 0x54
 800b45c:	930a      	str	r3, [sp, #40]	; 0x28
 800b45e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b460:	2b00      	cmp	r3, #0
 800b462:	f040 857f 	bne.w	800bf64 <_strtod_l+0xb7c>
 800b466:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b468:	b1db      	cbz	r3, 800b4a2 <_strtod_l+0xba>
 800b46a:	4642      	mov	r2, r8
 800b46c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800b470:	ec43 2b10 	vmov	d0, r2, r3
 800b474:	b01b      	add	sp, #108	; 0x6c
 800b476:	ecbd 8b02 	vpop	{d8}
 800b47a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b47e:	2920      	cmp	r1, #32
 800b480:	d1cc      	bne.n	800b41c <_strtod_l+0x34>
 800b482:	3201      	adds	r2, #1
 800b484:	e7bf      	b.n	800b406 <_strtod_l+0x1e>
 800b486:	292d      	cmp	r1, #45	; 0x2d
 800b488:	d1c8      	bne.n	800b41c <_strtod_l+0x34>
 800b48a:	2101      	movs	r1, #1
 800b48c:	910a      	str	r1, [sp, #40]	; 0x28
 800b48e:	1c51      	adds	r1, r2, #1
 800b490:	9115      	str	r1, [sp, #84]	; 0x54
 800b492:	7852      	ldrb	r2, [r2, #1]
 800b494:	2a00      	cmp	r2, #0
 800b496:	d1c3      	bne.n	800b420 <_strtod_l+0x38>
 800b498:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b49a:	9515      	str	r5, [sp, #84]	; 0x54
 800b49c:	2b00      	cmp	r3, #0
 800b49e:	f040 855f 	bne.w	800bf60 <_strtod_l+0xb78>
 800b4a2:	4642      	mov	r2, r8
 800b4a4:	464b      	mov	r3, r9
 800b4a6:	e7e3      	b.n	800b470 <_strtod_l+0x88>
 800b4a8:	2100      	movs	r1, #0
 800b4aa:	e7ef      	b.n	800b48c <_strtod_l+0xa4>
 800b4ac:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800b4ae:	b13a      	cbz	r2, 800b4c0 <_strtod_l+0xd8>
 800b4b0:	2135      	movs	r1, #53	; 0x35
 800b4b2:	a818      	add	r0, sp, #96	; 0x60
 800b4b4:	f7ff ff37 	bl	800b326 <__copybits>
 800b4b8:	9916      	ldr	r1, [sp, #88]	; 0x58
 800b4ba:	4620      	mov	r0, r4
 800b4bc:	f7ff fb0a 	bl	800aad4 <_Bfree>
 800b4c0:	3f01      	subs	r7, #1
 800b4c2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800b4c4:	2f04      	cmp	r7, #4
 800b4c6:	d806      	bhi.n	800b4d6 <_strtod_l+0xee>
 800b4c8:	e8df f007 	tbb	[pc, r7]
 800b4cc:	201d0314 	.word	0x201d0314
 800b4d0:	14          	.byte	0x14
 800b4d1:	00          	.byte	0x00
 800b4d2:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 800b4d6:	05e9      	lsls	r1, r5, #23
 800b4d8:	bf48      	it	mi
 800b4da:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 800b4de:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b4e2:	0d1b      	lsrs	r3, r3, #20
 800b4e4:	051b      	lsls	r3, r3, #20
 800b4e6:	2b00      	cmp	r3, #0
 800b4e8:	d1b9      	bne.n	800b45e <_strtod_l+0x76>
 800b4ea:	f7fe fb07 	bl	8009afc <__errno>
 800b4ee:	2322      	movs	r3, #34	; 0x22
 800b4f0:	6003      	str	r3, [r0, #0]
 800b4f2:	e7b4      	b.n	800b45e <_strtod_l+0x76>
 800b4f4:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 800b4f8:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800b4fc:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800b500:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800b504:	e7e7      	b.n	800b4d6 <_strtod_l+0xee>
 800b506:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800b680 <_strtod_l+0x298>
 800b50a:	e7e4      	b.n	800b4d6 <_strtod_l+0xee>
 800b50c:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800b510:	f04f 38ff 	mov.w	r8, #4294967295
 800b514:	e7df      	b.n	800b4d6 <_strtod_l+0xee>
 800b516:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b518:	1c5a      	adds	r2, r3, #1
 800b51a:	9215      	str	r2, [sp, #84]	; 0x54
 800b51c:	785b      	ldrb	r3, [r3, #1]
 800b51e:	2b30      	cmp	r3, #48	; 0x30
 800b520:	d0f9      	beq.n	800b516 <_strtod_l+0x12e>
 800b522:	2b00      	cmp	r3, #0
 800b524:	d09b      	beq.n	800b45e <_strtod_l+0x76>
 800b526:	2301      	movs	r3, #1
 800b528:	f04f 0a00 	mov.w	sl, #0
 800b52c:	9304      	str	r3, [sp, #16]
 800b52e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b530:	930b      	str	r3, [sp, #44]	; 0x2c
 800b532:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800b536:	46d3      	mov	fp, sl
 800b538:	220a      	movs	r2, #10
 800b53a:	9815      	ldr	r0, [sp, #84]	; 0x54
 800b53c:	7806      	ldrb	r6, [r0, #0]
 800b53e:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800b542:	b2d9      	uxtb	r1, r3
 800b544:	2909      	cmp	r1, #9
 800b546:	d926      	bls.n	800b596 <_strtod_l+0x1ae>
 800b548:	494c      	ldr	r1, [pc, #304]	; (800b67c <_strtod_l+0x294>)
 800b54a:	2201      	movs	r2, #1
 800b54c:	f001 f98c 	bl	800c868 <strncmp>
 800b550:	2800      	cmp	r0, #0
 800b552:	d030      	beq.n	800b5b6 <_strtod_l+0x1ce>
 800b554:	2000      	movs	r0, #0
 800b556:	4632      	mov	r2, r6
 800b558:	9005      	str	r0, [sp, #20]
 800b55a:	465e      	mov	r6, fp
 800b55c:	4603      	mov	r3, r0
 800b55e:	2a65      	cmp	r2, #101	; 0x65
 800b560:	d001      	beq.n	800b566 <_strtod_l+0x17e>
 800b562:	2a45      	cmp	r2, #69	; 0x45
 800b564:	d113      	bne.n	800b58e <_strtod_l+0x1a6>
 800b566:	b91e      	cbnz	r6, 800b570 <_strtod_l+0x188>
 800b568:	9a04      	ldr	r2, [sp, #16]
 800b56a:	4302      	orrs	r2, r0
 800b56c:	d094      	beq.n	800b498 <_strtod_l+0xb0>
 800b56e:	2600      	movs	r6, #0
 800b570:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800b572:	1c6a      	adds	r2, r5, #1
 800b574:	9215      	str	r2, [sp, #84]	; 0x54
 800b576:	786a      	ldrb	r2, [r5, #1]
 800b578:	2a2b      	cmp	r2, #43	; 0x2b
 800b57a:	d074      	beq.n	800b666 <_strtod_l+0x27e>
 800b57c:	2a2d      	cmp	r2, #45	; 0x2d
 800b57e:	d078      	beq.n	800b672 <_strtod_l+0x28a>
 800b580:	f04f 0c00 	mov.w	ip, #0
 800b584:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800b588:	2909      	cmp	r1, #9
 800b58a:	d97f      	bls.n	800b68c <_strtod_l+0x2a4>
 800b58c:	9515      	str	r5, [sp, #84]	; 0x54
 800b58e:	2700      	movs	r7, #0
 800b590:	e09e      	b.n	800b6d0 <_strtod_l+0x2e8>
 800b592:	2300      	movs	r3, #0
 800b594:	e7c8      	b.n	800b528 <_strtod_l+0x140>
 800b596:	f1bb 0f08 	cmp.w	fp, #8
 800b59a:	bfd8      	it	le
 800b59c:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800b59e:	f100 0001 	add.w	r0, r0, #1
 800b5a2:	bfda      	itte	le
 800b5a4:	fb02 3301 	mlale	r3, r2, r1, r3
 800b5a8:	9309      	strle	r3, [sp, #36]	; 0x24
 800b5aa:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 800b5ae:	f10b 0b01 	add.w	fp, fp, #1
 800b5b2:	9015      	str	r0, [sp, #84]	; 0x54
 800b5b4:	e7c1      	b.n	800b53a <_strtod_l+0x152>
 800b5b6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b5b8:	1c5a      	adds	r2, r3, #1
 800b5ba:	9215      	str	r2, [sp, #84]	; 0x54
 800b5bc:	785a      	ldrb	r2, [r3, #1]
 800b5be:	f1bb 0f00 	cmp.w	fp, #0
 800b5c2:	d037      	beq.n	800b634 <_strtod_l+0x24c>
 800b5c4:	9005      	str	r0, [sp, #20]
 800b5c6:	465e      	mov	r6, fp
 800b5c8:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800b5cc:	2b09      	cmp	r3, #9
 800b5ce:	d912      	bls.n	800b5f6 <_strtod_l+0x20e>
 800b5d0:	2301      	movs	r3, #1
 800b5d2:	e7c4      	b.n	800b55e <_strtod_l+0x176>
 800b5d4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b5d6:	1c5a      	adds	r2, r3, #1
 800b5d8:	9215      	str	r2, [sp, #84]	; 0x54
 800b5da:	785a      	ldrb	r2, [r3, #1]
 800b5dc:	3001      	adds	r0, #1
 800b5de:	2a30      	cmp	r2, #48	; 0x30
 800b5e0:	d0f8      	beq.n	800b5d4 <_strtod_l+0x1ec>
 800b5e2:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800b5e6:	2b08      	cmp	r3, #8
 800b5e8:	f200 84c1 	bhi.w	800bf6e <_strtod_l+0xb86>
 800b5ec:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b5ee:	9005      	str	r0, [sp, #20]
 800b5f0:	2000      	movs	r0, #0
 800b5f2:	930b      	str	r3, [sp, #44]	; 0x2c
 800b5f4:	4606      	mov	r6, r0
 800b5f6:	3a30      	subs	r2, #48	; 0x30
 800b5f8:	f100 0301 	add.w	r3, r0, #1
 800b5fc:	d014      	beq.n	800b628 <_strtod_l+0x240>
 800b5fe:	9905      	ldr	r1, [sp, #20]
 800b600:	4419      	add	r1, r3
 800b602:	9105      	str	r1, [sp, #20]
 800b604:	4633      	mov	r3, r6
 800b606:	eb00 0c06 	add.w	ip, r0, r6
 800b60a:	210a      	movs	r1, #10
 800b60c:	4563      	cmp	r3, ip
 800b60e:	d113      	bne.n	800b638 <_strtod_l+0x250>
 800b610:	1833      	adds	r3, r6, r0
 800b612:	2b08      	cmp	r3, #8
 800b614:	f106 0601 	add.w	r6, r6, #1
 800b618:	4406      	add	r6, r0
 800b61a:	dc1a      	bgt.n	800b652 <_strtod_l+0x26a>
 800b61c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b61e:	230a      	movs	r3, #10
 800b620:	fb03 2301 	mla	r3, r3, r1, r2
 800b624:	9309      	str	r3, [sp, #36]	; 0x24
 800b626:	2300      	movs	r3, #0
 800b628:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800b62a:	1c51      	adds	r1, r2, #1
 800b62c:	9115      	str	r1, [sp, #84]	; 0x54
 800b62e:	7852      	ldrb	r2, [r2, #1]
 800b630:	4618      	mov	r0, r3
 800b632:	e7c9      	b.n	800b5c8 <_strtod_l+0x1e0>
 800b634:	4658      	mov	r0, fp
 800b636:	e7d2      	b.n	800b5de <_strtod_l+0x1f6>
 800b638:	2b08      	cmp	r3, #8
 800b63a:	f103 0301 	add.w	r3, r3, #1
 800b63e:	dc03      	bgt.n	800b648 <_strtod_l+0x260>
 800b640:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800b642:	434f      	muls	r7, r1
 800b644:	9709      	str	r7, [sp, #36]	; 0x24
 800b646:	e7e1      	b.n	800b60c <_strtod_l+0x224>
 800b648:	2b10      	cmp	r3, #16
 800b64a:	bfd8      	it	le
 800b64c:	fb01 fa0a 	mulle.w	sl, r1, sl
 800b650:	e7dc      	b.n	800b60c <_strtod_l+0x224>
 800b652:	2e10      	cmp	r6, #16
 800b654:	bfdc      	itt	le
 800b656:	230a      	movle	r3, #10
 800b658:	fb03 2a0a 	mlale	sl, r3, sl, r2
 800b65c:	e7e3      	b.n	800b626 <_strtod_l+0x23e>
 800b65e:	2300      	movs	r3, #0
 800b660:	9305      	str	r3, [sp, #20]
 800b662:	2301      	movs	r3, #1
 800b664:	e780      	b.n	800b568 <_strtod_l+0x180>
 800b666:	f04f 0c00 	mov.w	ip, #0
 800b66a:	1caa      	adds	r2, r5, #2
 800b66c:	9215      	str	r2, [sp, #84]	; 0x54
 800b66e:	78aa      	ldrb	r2, [r5, #2]
 800b670:	e788      	b.n	800b584 <_strtod_l+0x19c>
 800b672:	f04f 0c01 	mov.w	ip, #1
 800b676:	e7f8      	b.n	800b66a <_strtod_l+0x282>
 800b678:	0800d4a8 	.word	0x0800d4a8
 800b67c:	0800d4a4 	.word	0x0800d4a4
 800b680:	7ff00000 	.word	0x7ff00000
 800b684:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800b686:	1c51      	adds	r1, r2, #1
 800b688:	9115      	str	r1, [sp, #84]	; 0x54
 800b68a:	7852      	ldrb	r2, [r2, #1]
 800b68c:	2a30      	cmp	r2, #48	; 0x30
 800b68e:	d0f9      	beq.n	800b684 <_strtod_l+0x29c>
 800b690:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800b694:	2908      	cmp	r1, #8
 800b696:	f63f af7a 	bhi.w	800b58e <_strtod_l+0x1a6>
 800b69a:	3a30      	subs	r2, #48	; 0x30
 800b69c:	9208      	str	r2, [sp, #32]
 800b69e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800b6a0:	920c      	str	r2, [sp, #48]	; 0x30
 800b6a2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800b6a4:	1c57      	adds	r7, r2, #1
 800b6a6:	9715      	str	r7, [sp, #84]	; 0x54
 800b6a8:	7852      	ldrb	r2, [r2, #1]
 800b6aa:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800b6ae:	f1be 0f09 	cmp.w	lr, #9
 800b6b2:	d938      	bls.n	800b726 <_strtod_l+0x33e>
 800b6b4:	990c      	ldr	r1, [sp, #48]	; 0x30
 800b6b6:	1a7f      	subs	r7, r7, r1
 800b6b8:	2f08      	cmp	r7, #8
 800b6ba:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800b6be:	dc03      	bgt.n	800b6c8 <_strtod_l+0x2e0>
 800b6c0:	9908      	ldr	r1, [sp, #32]
 800b6c2:	428f      	cmp	r7, r1
 800b6c4:	bfa8      	it	ge
 800b6c6:	460f      	movge	r7, r1
 800b6c8:	f1bc 0f00 	cmp.w	ip, #0
 800b6cc:	d000      	beq.n	800b6d0 <_strtod_l+0x2e8>
 800b6ce:	427f      	negs	r7, r7
 800b6d0:	2e00      	cmp	r6, #0
 800b6d2:	d14f      	bne.n	800b774 <_strtod_l+0x38c>
 800b6d4:	9904      	ldr	r1, [sp, #16]
 800b6d6:	4301      	orrs	r1, r0
 800b6d8:	f47f aec1 	bne.w	800b45e <_strtod_l+0x76>
 800b6dc:	2b00      	cmp	r3, #0
 800b6de:	f47f aedb 	bne.w	800b498 <_strtod_l+0xb0>
 800b6e2:	2a69      	cmp	r2, #105	; 0x69
 800b6e4:	d029      	beq.n	800b73a <_strtod_l+0x352>
 800b6e6:	dc26      	bgt.n	800b736 <_strtod_l+0x34e>
 800b6e8:	2a49      	cmp	r2, #73	; 0x49
 800b6ea:	d026      	beq.n	800b73a <_strtod_l+0x352>
 800b6ec:	2a4e      	cmp	r2, #78	; 0x4e
 800b6ee:	f47f aed3 	bne.w	800b498 <_strtod_l+0xb0>
 800b6f2:	499b      	ldr	r1, [pc, #620]	; (800b960 <_strtod_l+0x578>)
 800b6f4:	a815      	add	r0, sp, #84	; 0x54
 800b6f6:	f001 fbef 	bl	800ced8 <__match>
 800b6fa:	2800      	cmp	r0, #0
 800b6fc:	f43f aecc 	beq.w	800b498 <_strtod_l+0xb0>
 800b700:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b702:	781b      	ldrb	r3, [r3, #0]
 800b704:	2b28      	cmp	r3, #40	; 0x28
 800b706:	d12f      	bne.n	800b768 <_strtod_l+0x380>
 800b708:	4996      	ldr	r1, [pc, #600]	; (800b964 <_strtod_l+0x57c>)
 800b70a:	aa18      	add	r2, sp, #96	; 0x60
 800b70c:	a815      	add	r0, sp, #84	; 0x54
 800b70e:	f001 fbf7 	bl	800cf00 <__hexnan>
 800b712:	2805      	cmp	r0, #5
 800b714:	d128      	bne.n	800b768 <_strtod_l+0x380>
 800b716:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b718:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800b71c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 800b720:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800b724:	e69b      	b.n	800b45e <_strtod_l+0x76>
 800b726:	9f08      	ldr	r7, [sp, #32]
 800b728:	210a      	movs	r1, #10
 800b72a:	fb01 2107 	mla	r1, r1, r7, r2
 800b72e:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 800b732:	9208      	str	r2, [sp, #32]
 800b734:	e7b5      	b.n	800b6a2 <_strtod_l+0x2ba>
 800b736:	2a6e      	cmp	r2, #110	; 0x6e
 800b738:	e7d9      	b.n	800b6ee <_strtod_l+0x306>
 800b73a:	498b      	ldr	r1, [pc, #556]	; (800b968 <_strtod_l+0x580>)
 800b73c:	a815      	add	r0, sp, #84	; 0x54
 800b73e:	f001 fbcb 	bl	800ced8 <__match>
 800b742:	2800      	cmp	r0, #0
 800b744:	f43f aea8 	beq.w	800b498 <_strtod_l+0xb0>
 800b748:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b74a:	4988      	ldr	r1, [pc, #544]	; (800b96c <_strtod_l+0x584>)
 800b74c:	3b01      	subs	r3, #1
 800b74e:	a815      	add	r0, sp, #84	; 0x54
 800b750:	9315      	str	r3, [sp, #84]	; 0x54
 800b752:	f001 fbc1 	bl	800ced8 <__match>
 800b756:	b910      	cbnz	r0, 800b75e <_strtod_l+0x376>
 800b758:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b75a:	3301      	adds	r3, #1
 800b75c:	9315      	str	r3, [sp, #84]	; 0x54
 800b75e:	f8df 921c 	ldr.w	r9, [pc, #540]	; 800b97c <_strtod_l+0x594>
 800b762:	f04f 0800 	mov.w	r8, #0
 800b766:	e67a      	b.n	800b45e <_strtod_l+0x76>
 800b768:	4881      	ldr	r0, [pc, #516]	; (800b970 <_strtod_l+0x588>)
 800b76a:	f001 f8d1 	bl	800c910 <nan>
 800b76e:	ec59 8b10 	vmov	r8, r9, d0
 800b772:	e674      	b.n	800b45e <_strtod_l+0x76>
 800b774:	9b05      	ldr	r3, [sp, #20]
 800b776:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b778:	1afb      	subs	r3, r7, r3
 800b77a:	f1bb 0f00 	cmp.w	fp, #0
 800b77e:	bf08      	it	eq
 800b780:	46b3      	moveq	fp, r6
 800b782:	2e10      	cmp	r6, #16
 800b784:	9308      	str	r3, [sp, #32]
 800b786:	4635      	mov	r5, r6
 800b788:	bfa8      	it	ge
 800b78a:	2510      	movge	r5, #16
 800b78c:	f7f4 feba 	bl	8000504 <__aeabi_ui2d>
 800b790:	2e09      	cmp	r6, #9
 800b792:	4680      	mov	r8, r0
 800b794:	4689      	mov	r9, r1
 800b796:	dd13      	ble.n	800b7c0 <_strtod_l+0x3d8>
 800b798:	4b76      	ldr	r3, [pc, #472]	; (800b974 <_strtod_l+0x58c>)
 800b79a:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800b79e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800b7a2:	f7f4 ff29 	bl	80005f8 <__aeabi_dmul>
 800b7a6:	4680      	mov	r8, r0
 800b7a8:	4650      	mov	r0, sl
 800b7aa:	4689      	mov	r9, r1
 800b7ac:	f7f4 feaa 	bl	8000504 <__aeabi_ui2d>
 800b7b0:	4602      	mov	r2, r0
 800b7b2:	460b      	mov	r3, r1
 800b7b4:	4640      	mov	r0, r8
 800b7b6:	4649      	mov	r1, r9
 800b7b8:	f7f4 fd68 	bl	800028c <__adddf3>
 800b7bc:	4680      	mov	r8, r0
 800b7be:	4689      	mov	r9, r1
 800b7c0:	2e0f      	cmp	r6, #15
 800b7c2:	dc38      	bgt.n	800b836 <_strtod_l+0x44e>
 800b7c4:	9b08      	ldr	r3, [sp, #32]
 800b7c6:	2b00      	cmp	r3, #0
 800b7c8:	f43f ae49 	beq.w	800b45e <_strtod_l+0x76>
 800b7cc:	dd24      	ble.n	800b818 <_strtod_l+0x430>
 800b7ce:	2b16      	cmp	r3, #22
 800b7d0:	dc0b      	bgt.n	800b7ea <_strtod_l+0x402>
 800b7d2:	4968      	ldr	r1, [pc, #416]	; (800b974 <_strtod_l+0x58c>)
 800b7d4:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b7d8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b7dc:	4642      	mov	r2, r8
 800b7de:	464b      	mov	r3, r9
 800b7e0:	f7f4 ff0a 	bl	80005f8 <__aeabi_dmul>
 800b7e4:	4680      	mov	r8, r0
 800b7e6:	4689      	mov	r9, r1
 800b7e8:	e639      	b.n	800b45e <_strtod_l+0x76>
 800b7ea:	9a08      	ldr	r2, [sp, #32]
 800b7ec:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 800b7f0:	4293      	cmp	r3, r2
 800b7f2:	db20      	blt.n	800b836 <_strtod_l+0x44e>
 800b7f4:	4c5f      	ldr	r4, [pc, #380]	; (800b974 <_strtod_l+0x58c>)
 800b7f6:	f1c6 060f 	rsb	r6, r6, #15
 800b7fa:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 800b7fe:	4642      	mov	r2, r8
 800b800:	464b      	mov	r3, r9
 800b802:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b806:	f7f4 fef7 	bl	80005f8 <__aeabi_dmul>
 800b80a:	9b08      	ldr	r3, [sp, #32]
 800b80c:	1b9e      	subs	r6, r3, r6
 800b80e:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 800b812:	e9d4 2300 	ldrd	r2, r3, [r4]
 800b816:	e7e3      	b.n	800b7e0 <_strtod_l+0x3f8>
 800b818:	9b08      	ldr	r3, [sp, #32]
 800b81a:	3316      	adds	r3, #22
 800b81c:	db0b      	blt.n	800b836 <_strtod_l+0x44e>
 800b81e:	9b05      	ldr	r3, [sp, #20]
 800b820:	1bdf      	subs	r7, r3, r7
 800b822:	4b54      	ldr	r3, [pc, #336]	; (800b974 <_strtod_l+0x58c>)
 800b824:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800b828:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b82c:	4640      	mov	r0, r8
 800b82e:	4649      	mov	r1, r9
 800b830:	f7f5 f80c 	bl	800084c <__aeabi_ddiv>
 800b834:	e7d6      	b.n	800b7e4 <_strtod_l+0x3fc>
 800b836:	9b08      	ldr	r3, [sp, #32]
 800b838:	1b75      	subs	r5, r6, r5
 800b83a:	441d      	add	r5, r3
 800b83c:	2d00      	cmp	r5, #0
 800b83e:	dd70      	ble.n	800b922 <_strtod_l+0x53a>
 800b840:	f015 030f 	ands.w	r3, r5, #15
 800b844:	d00a      	beq.n	800b85c <_strtod_l+0x474>
 800b846:	494b      	ldr	r1, [pc, #300]	; (800b974 <_strtod_l+0x58c>)
 800b848:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b84c:	4642      	mov	r2, r8
 800b84e:	464b      	mov	r3, r9
 800b850:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b854:	f7f4 fed0 	bl	80005f8 <__aeabi_dmul>
 800b858:	4680      	mov	r8, r0
 800b85a:	4689      	mov	r9, r1
 800b85c:	f035 050f 	bics.w	r5, r5, #15
 800b860:	d04d      	beq.n	800b8fe <_strtod_l+0x516>
 800b862:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 800b866:	dd22      	ble.n	800b8ae <_strtod_l+0x4c6>
 800b868:	2500      	movs	r5, #0
 800b86a:	46ab      	mov	fp, r5
 800b86c:	9509      	str	r5, [sp, #36]	; 0x24
 800b86e:	9505      	str	r5, [sp, #20]
 800b870:	2322      	movs	r3, #34	; 0x22
 800b872:	f8df 9108 	ldr.w	r9, [pc, #264]	; 800b97c <_strtod_l+0x594>
 800b876:	6023      	str	r3, [r4, #0]
 800b878:	f04f 0800 	mov.w	r8, #0
 800b87c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b87e:	2b00      	cmp	r3, #0
 800b880:	f43f aded 	beq.w	800b45e <_strtod_l+0x76>
 800b884:	9916      	ldr	r1, [sp, #88]	; 0x58
 800b886:	4620      	mov	r0, r4
 800b888:	f7ff f924 	bl	800aad4 <_Bfree>
 800b88c:	9905      	ldr	r1, [sp, #20]
 800b88e:	4620      	mov	r0, r4
 800b890:	f7ff f920 	bl	800aad4 <_Bfree>
 800b894:	4659      	mov	r1, fp
 800b896:	4620      	mov	r0, r4
 800b898:	f7ff f91c 	bl	800aad4 <_Bfree>
 800b89c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b89e:	4620      	mov	r0, r4
 800b8a0:	f7ff f918 	bl	800aad4 <_Bfree>
 800b8a4:	4629      	mov	r1, r5
 800b8a6:	4620      	mov	r0, r4
 800b8a8:	f7ff f914 	bl	800aad4 <_Bfree>
 800b8ac:	e5d7      	b.n	800b45e <_strtod_l+0x76>
 800b8ae:	4b32      	ldr	r3, [pc, #200]	; (800b978 <_strtod_l+0x590>)
 800b8b0:	9304      	str	r3, [sp, #16]
 800b8b2:	2300      	movs	r3, #0
 800b8b4:	112d      	asrs	r5, r5, #4
 800b8b6:	4640      	mov	r0, r8
 800b8b8:	4649      	mov	r1, r9
 800b8ba:	469a      	mov	sl, r3
 800b8bc:	2d01      	cmp	r5, #1
 800b8be:	dc21      	bgt.n	800b904 <_strtod_l+0x51c>
 800b8c0:	b10b      	cbz	r3, 800b8c6 <_strtod_l+0x4de>
 800b8c2:	4680      	mov	r8, r0
 800b8c4:	4689      	mov	r9, r1
 800b8c6:	492c      	ldr	r1, [pc, #176]	; (800b978 <_strtod_l+0x590>)
 800b8c8:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800b8cc:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800b8d0:	4642      	mov	r2, r8
 800b8d2:	464b      	mov	r3, r9
 800b8d4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b8d8:	f7f4 fe8e 	bl	80005f8 <__aeabi_dmul>
 800b8dc:	4b27      	ldr	r3, [pc, #156]	; (800b97c <_strtod_l+0x594>)
 800b8de:	460a      	mov	r2, r1
 800b8e0:	400b      	ands	r3, r1
 800b8e2:	4927      	ldr	r1, [pc, #156]	; (800b980 <_strtod_l+0x598>)
 800b8e4:	428b      	cmp	r3, r1
 800b8e6:	4680      	mov	r8, r0
 800b8e8:	d8be      	bhi.n	800b868 <_strtod_l+0x480>
 800b8ea:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800b8ee:	428b      	cmp	r3, r1
 800b8f0:	bf86      	itte	hi
 800b8f2:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 800b984 <_strtod_l+0x59c>
 800b8f6:	f04f 38ff 	movhi.w	r8, #4294967295
 800b8fa:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800b8fe:	2300      	movs	r3, #0
 800b900:	9304      	str	r3, [sp, #16]
 800b902:	e07b      	b.n	800b9fc <_strtod_l+0x614>
 800b904:	07ea      	lsls	r2, r5, #31
 800b906:	d505      	bpl.n	800b914 <_strtod_l+0x52c>
 800b908:	9b04      	ldr	r3, [sp, #16]
 800b90a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b90e:	f7f4 fe73 	bl	80005f8 <__aeabi_dmul>
 800b912:	2301      	movs	r3, #1
 800b914:	9a04      	ldr	r2, [sp, #16]
 800b916:	3208      	adds	r2, #8
 800b918:	f10a 0a01 	add.w	sl, sl, #1
 800b91c:	106d      	asrs	r5, r5, #1
 800b91e:	9204      	str	r2, [sp, #16]
 800b920:	e7cc      	b.n	800b8bc <_strtod_l+0x4d4>
 800b922:	d0ec      	beq.n	800b8fe <_strtod_l+0x516>
 800b924:	426d      	negs	r5, r5
 800b926:	f015 020f 	ands.w	r2, r5, #15
 800b92a:	d00a      	beq.n	800b942 <_strtod_l+0x55a>
 800b92c:	4b11      	ldr	r3, [pc, #68]	; (800b974 <_strtod_l+0x58c>)
 800b92e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b932:	4640      	mov	r0, r8
 800b934:	4649      	mov	r1, r9
 800b936:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b93a:	f7f4 ff87 	bl	800084c <__aeabi_ddiv>
 800b93e:	4680      	mov	r8, r0
 800b940:	4689      	mov	r9, r1
 800b942:	112d      	asrs	r5, r5, #4
 800b944:	d0db      	beq.n	800b8fe <_strtod_l+0x516>
 800b946:	2d1f      	cmp	r5, #31
 800b948:	dd1e      	ble.n	800b988 <_strtod_l+0x5a0>
 800b94a:	2500      	movs	r5, #0
 800b94c:	46ab      	mov	fp, r5
 800b94e:	9509      	str	r5, [sp, #36]	; 0x24
 800b950:	9505      	str	r5, [sp, #20]
 800b952:	2322      	movs	r3, #34	; 0x22
 800b954:	f04f 0800 	mov.w	r8, #0
 800b958:	f04f 0900 	mov.w	r9, #0
 800b95c:	6023      	str	r3, [r4, #0]
 800b95e:	e78d      	b.n	800b87c <_strtod_l+0x494>
 800b960:	0800d291 	.word	0x0800d291
 800b964:	0800d4bc 	.word	0x0800d4bc
 800b968:	0800d289 	.word	0x0800d289
 800b96c:	0800d2c0 	.word	0x0800d2c0
 800b970:	0800d64d 	.word	0x0800d64d
 800b974:	0800d3d0 	.word	0x0800d3d0
 800b978:	0800d3a8 	.word	0x0800d3a8
 800b97c:	7ff00000 	.word	0x7ff00000
 800b980:	7ca00000 	.word	0x7ca00000
 800b984:	7fefffff 	.word	0x7fefffff
 800b988:	f015 0310 	ands.w	r3, r5, #16
 800b98c:	bf18      	it	ne
 800b98e:	236a      	movne	r3, #106	; 0x6a
 800b990:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 800bd34 <_strtod_l+0x94c>
 800b994:	9304      	str	r3, [sp, #16]
 800b996:	4640      	mov	r0, r8
 800b998:	4649      	mov	r1, r9
 800b99a:	2300      	movs	r3, #0
 800b99c:	07ea      	lsls	r2, r5, #31
 800b99e:	d504      	bpl.n	800b9aa <_strtod_l+0x5c2>
 800b9a0:	e9da 2300 	ldrd	r2, r3, [sl]
 800b9a4:	f7f4 fe28 	bl	80005f8 <__aeabi_dmul>
 800b9a8:	2301      	movs	r3, #1
 800b9aa:	106d      	asrs	r5, r5, #1
 800b9ac:	f10a 0a08 	add.w	sl, sl, #8
 800b9b0:	d1f4      	bne.n	800b99c <_strtod_l+0x5b4>
 800b9b2:	b10b      	cbz	r3, 800b9b8 <_strtod_l+0x5d0>
 800b9b4:	4680      	mov	r8, r0
 800b9b6:	4689      	mov	r9, r1
 800b9b8:	9b04      	ldr	r3, [sp, #16]
 800b9ba:	b1bb      	cbz	r3, 800b9ec <_strtod_l+0x604>
 800b9bc:	f3c9 520a 	ubfx	r2, r9, #20, #11
 800b9c0:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800b9c4:	2b00      	cmp	r3, #0
 800b9c6:	4649      	mov	r1, r9
 800b9c8:	dd10      	ble.n	800b9ec <_strtod_l+0x604>
 800b9ca:	2b1f      	cmp	r3, #31
 800b9cc:	f340 811e 	ble.w	800bc0c <_strtod_l+0x824>
 800b9d0:	2b34      	cmp	r3, #52	; 0x34
 800b9d2:	bfde      	ittt	le
 800b9d4:	f04f 33ff 	movle.w	r3, #4294967295
 800b9d8:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800b9dc:	4093      	lslle	r3, r2
 800b9de:	f04f 0800 	mov.w	r8, #0
 800b9e2:	bfcc      	ite	gt
 800b9e4:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800b9e8:	ea03 0901 	andle.w	r9, r3, r1
 800b9ec:	2200      	movs	r2, #0
 800b9ee:	2300      	movs	r3, #0
 800b9f0:	4640      	mov	r0, r8
 800b9f2:	4649      	mov	r1, r9
 800b9f4:	f7f5 f868 	bl	8000ac8 <__aeabi_dcmpeq>
 800b9f8:	2800      	cmp	r0, #0
 800b9fa:	d1a6      	bne.n	800b94a <_strtod_l+0x562>
 800b9fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b9fe:	9300      	str	r3, [sp, #0]
 800ba00:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ba02:	4633      	mov	r3, r6
 800ba04:	465a      	mov	r2, fp
 800ba06:	4620      	mov	r0, r4
 800ba08:	f7ff f8cc 	bl	800aba4 <__s2b>
 800ba0c:	9009      	str	r0, [sp, #36]	; 0x24
 800ba0e:	2800      	cmp	r0, #0
 800ba10:	f43f af2a 	beq.w	800b868 <_strtod_l+0x480>
 800ba14:	9a08      	ldr	r2, [sp, #32]
 800ba16:	9b05      	ldr	r3, [sp, #20]
 800ba18:	2a00      	cmp	r2, #0
 800ba1a:	eba3 0307 	sub.w	r3, r3, r7
 800ba1e:	bfa8      	it	ge
 800ba20:	2300      	movge	r3, #0
 800ba22:	930c      	str	r3, [sp, #48]	; 0x30
 800ba24:	2500      	movs	r5, #0
 800ba26:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800ba2a:	9312      	str	r3, [sp, #72]	; 0x48
 800ba2c:	46ab      	mov	fp, r5
 800ba2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ba30:	4620      	mov	r0, r4
 800ba32:	6859      	ldr	r1, [r3, #4]
 800ba34:	f7ff f80e 	bl	800aa54 <_Balloc>
 800ba38:	9005      	str	r0, [sp, #20]
 800ba3a:	2800      	cmp	r0, #0
 800ba3c:	f43f af18 	beq.w	800b870 <_strtod_l+0x488>
 800ba40:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ba42:	691a      	ldr	r2, [r3, #16]
 800ba44:	3202      	adds	r2, #2
 800ba46:	f103 010c 	add.w	r1, r3, #12
 800ba4a:	0092      	lsls	r2, r2, #2
 800ba4c:	300c      	adds	r0, #12
 800ba4e:	f000 ff4f 	bl	800c8f0 <memcpy>
 800ba52:	ec49 8b10 	vmov	d0, r8, r9
 800ba56:	aa18      	add	r2, sp, #96	; 0x60
 800ba58:	a917      	add	r1, sp, #92	; 0x5c
 800ba5a:	4620      	mov	r0, r4
 800ba5c:	f7ff fbd6 	bl	800b20c <__d2b>
 800ba60:	ec49 8b18 	vmov	d8, r8, r9
 800ba64:	9016      	str	r0, [sp, #88]	; 0x58
 800ba66:	2800      	cmp	r0, #0
 800ba68:	f43f af02 	beq.w	800b870 <_strtod_l+0x488>
 800ba6c:	2101      	movs	r1, #1
 800ba6e:	4620      	mov	r0, r4
 800ba70:	f7ff f930 	bl	800acd4 <__i2b>
 800ba74:	4683      	mov	fp, r0
 800ba76:	2800      	cmp	r0, #0
 800ba78:	f43f aefa 	beq.w	800b870 <_strtod_l+0x488>
 800ba7c:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800ba7e:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800ba80:	2e00      	cmp	r6, #0
 800ba82:	bfab      	itete	ge
 800ba84:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 800ba86:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 800ba88:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800ba8a:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 800ba8e:	bfac      	ite	ge
 800ba90:	eb06 0a03 	addge.w	sl, r6, r3
 800ba94:	1b9f      	sublt	r7, r3, r6
 800ba96:	9b04      	ldr	r3, [sp, #16]
 800ba98:	1af6      	subs	r6, r6, r3
 800ba9a:	4416      	add	r6, r2
 800ba9c:	4ba0      	ldr	r3, [pc, #640]	; (800bd20 <_strtod_l+0x938>)
 800ba9e:	3e01      	subs	r6, #1
 800baa0:	429e      	cmp	r6, r3
 800baa2:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800baa6:	f280 80c4 	bge.w	800bc32 <_strtod_l+0x84a>
 800baaa:	1b9b      	subs	r3, r3, r6
 800baac:	2b1f      	cmp	r3, #31
 800baae:	eba2 0203 	sub.w	r2, r2, r3
 800bab2:	f04f 0101 	mov.w	r1, #1
 800bab6:	f300 80b0 	bgt.w	800bc1a <_strtod_l+0x832>
 800baba:	fa01 f303 	lsl.w	r3, r1, r3
 800babe:	930e      	str	r3, [sp, #56]	; 0x38
 800bac0:	2300      	movs	r3, #0
 800bac2:	930d      	str	r3, [sp, #52]	; 0x34
 800bac4:	eb0a 0602 	add.w	r6, sl, r2
 800bac8:	9b04      	ldr	r3, [sp, #16]
 800baca:	45b2      	cmp	sl, r6
 800bacc:	4417      	add	r7, r2
 800bace:	441f      	add	r7, r3
 800bad0:	4653      	mov	r3, sl
 800bad2:	bfa8      	it	ge
 800bad4:	4633      	movge	r3, r6
 800bad6:	42bb      	cmp	r3, r7
 800bad8:	bfa8      	it	ge
 800bada:	463b      	movge	r3, r7
 800badc:	2b00      	cmp	r3, #0
 800bade:	bfc2      	ittt	gt
 800bae0:	1af6      	subgt	r6, r6, r3
 800bae2:	1aff      	subgt	r7, r7, r3
 800bae4:	ebaa 0a03 	subgt.w	sl, sl, r3
 800bae8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800baea:	2b00      	cmp	r3, #0
 800baec:	dd17      	ble.n	800bb1e <_strtod_l+0x736>
 800baee:	4659      	mov	r1, fp
 800baf0:	461a      	mov	r2, r3
 800baf2:	4620      	mov	r0, r4
 800baf4:	f7ff f9ae 	bl	800ae54 <__pow5mult>
 800baf8:	4683      	mov	fp, r0
 800bafa:	2800      	cmp	r0, #0
 800bafc:	f43f aeb8 	beq.w	800b870 <_strtod_l+0x488>
 800bb00:	4601      	mov	r1, r0
 800bb02:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800bb04:	4620      	mov	r0, r4
 800bb06:	f7ff f8fb 	bl	800ad00 <__multiply>
 800bb0a:	900b      	str	r0, [sp, #44]	; 0x2c
 800bb0c:	2800      	cmp	r0, #0
 800bb0e:	f43f aeaf 	beq.w	800b870 <_strtod_l+0x488>
 800bb12:	9916      	ldr	r1, [sp, #88]	; 0x58
 800bb14:	4620      	mov	r0, r4
 800bb16:	f7fe ffdd 	bl	800aad4 <_Bfree>
 800bb1a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bb1c:	9316      	str	r3, [sp, #88]	; 0x58
 800bb1e:	2e00      	cmp	r6, #0
 800bb20:	f300 808c 	bgt.w	800bc3c <_strtod_l+0x854>
 800bb24:	9b08      	ldr	r3, [sp, #32]
 800bb26:	2b00      	cmp	r3, #0
 800bb28:	dd08      	ble.n	800bb3c <_strtod_l+0x754>
 800bb2a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800bb2c:	9905      	ldr	r1, [sp, #20]
 800bb2e:	4620      	mov	r0, r4
 800bb30:	f7ff f990 	bl	800ae54 <__pow5mult>
 800bb34:	9005      	str	r0, [sp, #20]
 800bb36:	2800      	cmp	r0, #0
 800bb38:	f43f ae9a 	beq.w	800b870 <_strtod_l+0x488>
 800bb3c:	2f00      	cmp	r7, #0
 800bb3e:	dd08      	ble.n	800bb52 <_strtod_l+0x76a>
 800bb40:	9905      	ldr	r1, [sp, #20]
 800bb42:	463a      	mov	r2, r7
 800bb44:	4620      	mov	r0, r4
 800bb46:	f7ff f9df 	bl	800af08 <__lshift>
 800bb4a:	9005      	str	r0, [sp, #20]
 800bb4c:	2800      	cmp	r0, #0
 800bb4e:	f43f ae8f 	beq.w	800b870 <_strtod_l+0x488>
 800bb52:	f1ba 0f00 	cmp.w	sl, #0
 800bb56:	dd08      	ble.n	800bb6a <_strtod_l+0x782>
 800bb58:	4659      	mov	r1, fp
 800bb5a:	4652      	mov	r2, sl
 800bb5c:	4620      	mov	r0, r4
 800bb5e:	f7ff f9d3 	bl	800af08 <__lshift>
 800bb62:	4683      	mov	fp, r0
 800bb64:	2800      	cmp	r0, #0
 800bb66:	f43f ae83 	beq.w	800b870 <_strtod_l+0x488>
 800bb6a:	9a05      	ldr	r2, [sp, #20]
 800bb6c:	9916      	ldr	r1, [sp, #88]	; 0x58
 800bb6e:	4620      	mov	r0, r4
 800bb70:	f7ff fa52 	bl	800b018 <__mdiff>
 800bb74:	4605      	mov	r5, r0
 800bb76:	2800      	cmp	r0, #0
 800bb78:	f43f ae7a 	beq.w	800b870 <_strtod_l+0x488>
 800bb7c:	68c3      	ldr	r3, [r0, #12]
 800bb7e:	930b      	str	r3, [sp, #44]	; 0x2c
 800bb80:	2300      	movs	r3, #0
 800bb82:	60c3      	str	r3, [r0, #12]
 800bb84:	4659      	mov	r1, fp
 800bb86:	f7ff fa2b 	bl	800afe0 <__mcmp>
 800bb8a:	2800      	cmp	r0, #0
 800bb8c:	da60      	bge.n	800bc50 <_strtod_l+0x868>
 800bb8e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bb90:	ea53 0308 	orrs.w	r3, r3, r8
 800bb94:	f040 8084 	bne.w	800bca0 <_strtod_l+0x8b8>
 800bb98:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bb9c:	2b00      	cmp	r3, #0
 800bb9e:	d17f      	bne.n	800bca0 <_strtod_l+0x8b8>
 800bba0:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800bba4:	0d1b      	lsrs	r3, r3, #20
 800bba6:	051b      	lsls	r3, r3, #20
 800bba8:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800bbac:	d978      	bls.n	800bca0 <_strtod_l+0x8b8>
 800bbae:	696b      	ldr	r3, [r5, #20]
 800bbb0:	b913      	cbnz	r3, 800bbb8 <_strtod_l+0x7d0>
 800bbb2:	692b      	ldr	r3, [r5, #16]
 800bbb4:	2b01      	cmp	r3, #1
 800bbb6:	dd73      	ble.n	800bca0 <_strtod_l+0x8b8>
 800bbb8:	4629      	mov	r1, r5
 800bbba:	2201      	movs	r2, #1
 800bbbc:	4620      	mov	r0, r4
 800bbbe:	f7ff f9a3 	bl	800af08 <__lshift>
 800bbc2:	4659      	mov	r1, fp
 800bbc4:	4605      	mov	r5, r0
 800bbc6:	f7ff fa0b 	bl	800afe0 <__mcmp>
 800bbca:	2800      	cmp	r0, #0
 800bbcc:	dd68      	ble.n	800bca0 <_strtod_l+0x8b8>
 800bbce:	9904      	ldr	r1, [sp, #16]
 800bbd0:	4a54      	ldr	r2, [pc, #336]	; (800bd24 <_strtod_l+0x93c>)
 800bbd2:	464b      	mov	r3, r9
 800bbd4:	2900      	cmp	r1, #0
 800bbd6:	f000 8084 	beq.w	800bce2 <_strtod_l+0x8fa>
 800bbda:	ea02 0109 	and.w	r1, r2, r9
 800bbde:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800bbe2:	dc7e      	bgt.n	800bce2 <_strtod_l+0x8fa>
 800bbe4:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800bbe8:	f77f aeb3 	ble.w	800b952 <_strtod_l+0x56a>
 800bbec:	4b4e      	ldr	r3, [pc, #312]	; (800bd28 <_strtod_l+0x940>)
 800bbee:	4640      	mov	r0, r8
 800bbf0:	4649      	mov	r1, r9
 800bbf2:	2200      	movs	r2, #0
 800bbf4:	f7f4 fd00 	bl	80005f8 <__aeabi_dmul>
 800bbf8:	4b4a      	ldr	r3, [pc, #296]	; (800bd24 <_strtod_l+0x93c>)
 800bbfa:	400b      	ands	r3, r1
 800bbfc:	4680      	mov	r8, r0
 800bbfe:	4689      	mov	r9, r1
 800bc00:	2b00      	cmp	r3, #0
 800bc02:	f47f ae3f 	bne.w	800b884 <_strtod_l+0x49c>
 800bc06:	2322      	movs	r3, #34	; 0x22
 800bc08:	6023      	str	r3, [r4, #0]
 800bc0a:	e63b      	b.n	800b884 <_strtod_l+0x49c>
 800bc0c:	f04f 32ff 	mov.w	r2, #4294967295
 800bc10:	fa02 f303 	lsl.w	r3, r2, r3
 800bc14:	ea03 0808 	and.w	r8, r3, r8
 800bc18:	e6e8      	b.n	800b9ec <_strtod_l+0x604>
 800bc1a:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 800bc1e:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800bc22:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 800bc26:	36e2      	adds	r6, #226	; 0xe2
 800bc28:	fa01 f306 	lsl.w	r3, r1, r6
 800bc2c:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 800bc30:	e748      	b.n	800bac4 <_strtod_l+0x6dc>
 800bc32:	2100      	movs	r1, #0
 800bc34:	2301      	movs	r3, #1
 800bc36:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 800bc3a:	e743      	b.n	800bac4 <_strtod_l+0x6dc>
 800bc3c:	9916      	ldr	r1, [sp, #88]	; 0x58
 800bc3e:	4632      	mov	r2, r6
 800bc40:	4620      	mov	r0, r4
 800bc42:	f7ff f961 	bl	800af08 <__lshift>
 800bc46:	9016      	str	r0, [sp, #88]	; 0x58
 800bc48:	2800      	cmp	r0, #0
 800bc4a:	f47f af6b 	bne.w	800bb24 <_strtod_l+0x73c>
 800bc4e:	e60f      	b.n	800b870 <_strtod_l+0x488>
 800bc50:	46ca      	mov	sl, r9
 800bc52:	d171      	bne.n	800bd38 <_strtod_l+0x950>
 800bc54:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800bc56:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bc5a:	b352      	cbz	r2, 800bcb2 <_strtod_l+0x8ca>
 800bc5c:	4a33      	ldr	r2, [pc, #204]	; (800bd2c <_strtod_l+0x944>)
 800bc5e:	4293      	cmp	r3, r2
 800bc60:	d12a      	bne.n	800bcb8 <_strtod_l+0x8d0>
 800bc62:	9b04      	ldr	r3, [sp, #16]
 800bc64:	4641      	mov	r1, r8
 800bc66:	b1fb      	cbz	r3, 800bca8 <_strtod_l+0x8c0>
 800bc68:	4b2e      	ldr	r3, [pc, #184]	; (800bd24 <_strtod_l+0x93c>)
 800bc6a:	ea09 0303 	and.w	r3, r9, r3
 800bc6e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800bc72:	f04f 32ff 	mov.w	r2, #4294967295
 800bc76:	d81a      	bhi.n	800bcae <_strtod_l+0x8c6>
 800bc78:	0d1b      	lsrs	r3, r3, #20
 800bc7a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800bc7e:	fa02 f303 	lsl.w	r3, r2, r3
 800bc82:	4299      	cmp	r1, r3
 800bc84:	d118      	bne.n	800bcb8 <_strtod_l+0x8d0>
 800bc86:	4b2a      	ldr	r3, [pc, #168]	; (800bd30 <_strtod_l+0x948>)
 800bc88:	459a      	cmp	sl, r3
 800bc8a:	d102      	bne.n	800bc92 <_strtod_l+0x8aa>
 800bc8c:	3101      	adds	r1, #1
 800bc8e:	f43f adef 	beq.w	800b870 <_strtod_l+0x488>
 800bc92:	4b24      	ldr	r3, [pc, #144]	; (800bd24 <_strtod_l+0x93c>)
 800bc94:	ea0a 0303 	and.w	r3, sl, r3
 800bc98:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 800bc9c:	f04f 0800 	mov.w	r8, #0
 800bca0:	9b04      	ldr	r3, [sp, #16]
 800bca2:	2b00      	cmp	r3, #0
 800bca4:	d1a2      	bne.n	800bbec <_strtod_l+0x804>
 800bca6:	e5ed      	b.n	800b884 <_strtod_l+0x49c>
 800bca8:	f04f 33ff 	mov.w	r3, #4294967295
 800bcac:	e7e9      	b.n	800bc82 <_strtod_l+0x89a>
 800bcae:	4613      	mov	r3, r2
 800bcb0:	e7e7      	b.n	800bc82 <_strtod_l+0x89a>
 800bcb2:	ea53 0308 	orrs.w	r3, r3, r8
 800bcb6:	d08a      	beq.n	800bbce <_strtod_l+0x7e6>
 800bcb8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bcba:	b1e3      	cbz	r3, 800bcf6 <_strtod_l+0x90e>
 800bcbc:	ea13 0f0a 	tst.w	r3, sl
 800bcc0:	d0ee      	beq.n	800bca0 <_strtod_l+0x8b8>
 800bcc2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bcc4:	9a04      	ldr	r2, [sp, #16]
 800bcc6:	4640      	mov	r0, r8
 800bcc8:	4649      	mov	r1, r9
 800bcca:	b1c3      	cbz	r3, 800bcfe <_strtod_l+0x916>
 800bccc:	f7ff fb6f 	bl	800b3ae <sulp>
 800bcd0:	4602      	mov	r2, r0
 800bcd2:	460b      	mov	r3, r1
 800bcd4:	ec51 0b18 	vmov	r0, r1, d8
 800bcd8:	f7f4 fad8 	bl	800028c <__adddf3>
 800bcdc:	4680      	mov	r8, r0
 800bcde:	4689      	mov	r9, r1
 800bce0:	e7de      	b.n	800bca0 <_strtod_l+0x8b8>
 800bce2:	4013      	ands	r3, r2
 800bce4:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800bce8:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800bcec:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800bcf0:	f04f 38ff 	mov.w	r8, #4294967295
 800bcf4:	e7d4      	b.n	800bca0 <_strtod_l+0x8b8>
 800bcf6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bcf8:	ea13 0f08 	tst.w	r3, r8
 800bcfc:	e7e0      	b.n	800bcc0 <_strtod_l+0x8d8>
 800bcfe:	f7ff fb56 	bl	800b3ae <sulp>
 800bd02:	4602      	mov	r2, r0
 800bd04:	460b      	mov	r3, r1
 800bd06:	ec51 0b18 	vmov	r0, r1, d8
 800bd0a:	f7f4 fabd 	bl	8000288 <__aeabi_dsub>
 800bd0e:	2200      	movs	r2, #0
 800bd10:	2300      	movs	r3, #0
 800bd12:	4680      	mov	r8, r0
 800bd14:	4689      	mov	r9, r1
 800bd16:	f7f4 fed7 	bl	8000ac8 <__aeabi_dcmpeq>
 800bd1a:	2800      	cmp	r0, #0
 800bd1c:	d0c0      	beq.n	800bca0 <_strtod_l+0x8b8>
 800bd1e:	e618      	b.n	800b952 <_strtod_l+0x56a>
 800bd20:	fffffc02 	.word	0xfffffc02
 800bd24:	7ff00000 	.word	0x7ff00000
 800bd28:	39500000 	.word	0x39500000
 800bd2c:	000fffff 	.word	0x000fffff
 800bd30:	7fefffff 	.word	0x7fefffff
 800bd34:	0800d4d0 	.word	0x0800d4d0
 800bd38:	4659      	mov	r1, fp
 800bd3a:	4628      	mov	r0, r5
 800bd3c:	f7ff fac0 	bl	800b2c0 <__ratio>
 800bd40:	ec57 6b10 	vmov	r6, r7, d0
 800bd44:	ee10 0a10 	vmov	r0, s0
 800bd48:	2200      	movs	r2, #0
 800bd4a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800bd4e:	4639      	mov	r1, r7
 800bd50:	f7f4 fece 	bl	8000af0 <__aeabi_dcmple>
 800bd54:	2800      	cmp	r0, #0
 800bd56:	d071      	beq.n	800be3c <_strtod_l+0xa54>
 800bd58:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bd5a:	2b00      	cmp	r3, #0
 800bd5c:	d17c      	bne.n	800be58 <_strtod_l+0xa70>
 800bd5e:	f1b8 0f00 	cmp.w	r8, #0
 800bd62:	d15a      	bne.n	800be1a <_strtod_l+0xa32>
 800bd64:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bd68:	2b00      	cmp	r3, #0
 800bd6a:	d15d      	bne.n	800be28 <_strtod_l+0xa40>
 800bd6c:	4b90      	ldr	r3, [pc, #576]	; (800bfb0 <_strtod_l+0xbc8>)
 800bd6e:	2200      	movs	r2, #0
 800bd70:	4630      	mov	r0, r6
 800bd72:	4639      	mov	r1, r7
 800bd74:	f7f4 feb2 	bl	8000adc <__aeabi_dcmplt>
 800bd78:	2800      	cmp	r0, #0
 800bd7a:	d15c      	bne.n	800be36 <_strtod_l+0xa4e>
 800bd7c:	4630      	mov	r0, r6
 800bd7e:	4639      	mov	r1, r7
 800bd80:	4b8c      	ldr	r3, [pc, #560]	; (800bfb4 <_strtod_l+0xbcc>)
 800bd82:	2200      	movs	r2, #0
 800bd84:	f7f4 fc38 	bl	80005f8 <__aeabi_dmul>
 800bd88:	4606      	mov	r6, r0
 800bd8a:	460f      	mov	r7, r1
 800bd8c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 800bd90:	9606      	str	r6, [sp, #24]
 800bd92:	9307      	str	r3, [sp, #28]
 800bd94:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bd98:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800bd9c:	4b86      	ldr	r3, [pc, #536]	; (800bfb8 <_strtod_l+0xbd0>)
 800bd9e:	ea0a 0303 	and.w	r3, sl, r3
 800bda2:	930d      	str	r3, [sp, #52]	; 0x34
 800bda4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800bda6:	4b85      	ldr	r3, [pc, #532]	; (800bfbc <_strtod_l+0xbd4>)
 800bda8:	429a      	cmp	r2, r3
 800bdaa:	f040 8090 	bne.w	800bece <_strtod_l+0xae6>
 800bdae:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 800bdb2:	ec49 8b10 	vmov	d0, r8, r9
 800bdb6:	f7ff f9b9 	bl	800b12c <__ulp>
 800bdba:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bdbe:	ec51 0b10 	vmov	r0, r1, d0
 800bdc2:	f7f4 fc19 	bl	80005f8 <__aeabi_dmul>
 800bdc6:	4642      	mov	r2, r8
 800bdc8:	464b      	mov	r3, r9
 800bdca:	f7f4 fa5f 	bl	800028c <__adddf3>
 800bdce:	460b      	mov	r3, r1
 800bdd0:	4979      	ldr	r1, [pc, #484]	; (800bfb8 <_strtod_l+0xbd0>)
 800bdd2:	4a7b      	ldr	r2, [pc, #492]	; (800bfc0 <_strtod_l+0xbd8>)
 800bdd4:	4019      	ands	r1, r3
 800bdd6:	4291      	cmp	r1, r2
 800bdd8:	4680      	mov	r8, r0
 800bdda:	d944      	bls.n	800be66 <_strtod_l+0xa7e>
 800bddc:	ee18 2a90 	vmov	r2, s17
 800bde0:	4b78      	ldr	r3, [pc, #480]	; (800bfc4 <_strtod_l+0xbdc>)
 800bde2:	429a      	cmp	r2, r3
 800bde4:	d104      	bne.n	800bdf0 <_strtod_l+0xa08>
 800bde6:	ee18 3a10 	vmov	r3, s16
 800bdea:	3301      	adds	r3, #1
 800bdec:	f43f ad40 	beq.w	800b870 <_strtod_l+0x488>
 800bdf0:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 800bfc4 <_strtod_l+0xbdc>
 800bdf4:	f04f 38ff 	mov.w	r8, #4294967295
 800bdf8:	9916      	ldr	r1, [sp, #88]	; 0x58
 800bdfa:	4620      	mov	r0, r4
 800bdfc:	f7fe fe6a 	bl	800aad4 <_Bfree>
 800be00:	9905      	ldr	r1, [sp, #20]
 800be02:	4620      	mov	r0, r4
 800be04:	f7fe fe66 	bl	800aad4 <_Bfree>
 800be08:	4659      	mov	r1, fp
 800be0a:	4620      	mov	r0, r4
 800be0c:	f7fe fe62 	bl	800aad4 <_Bfree>
 800be10:	4629      	mov	r1, r5
 800be12:	4620      	mov	r0, r4
 800be14:	f7fe fe5e 	bl	800aad4 <_Bfree>
 800be18:	e609      	b.n	800ba2e <_strtod_l+0x646>
 800be1a:	f1b8 0f01 	cmp.w	r8, #1
 800be1e:	d103      	bne.n	800be28 <_strtod_l+0xa40>
 800be20:	f1b9 0f00 	cmp.w	r9, #0
 800be24:	f43f ad95 	beq.w	800b952 <_strtod_l+0x56a>
 800be28:	ed9f 7b55 	vldr	d7, [pc, #340]	; 800bf80 <_strtod_l+0xb98>
 800be2c:	4f60      	ldr	r7, [pc, #384]	; (800bfb0 <_strtod_l+0xbc8>)
 800be2e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800be32:	2600      	movs	r6, #0
 800be34:	e7ae      	b.n	800bd94 <_strtod_l+0x9ac>
 800be36:	4f5f      	ldr	r7, [pc, #380]	; (800bfb4 <_strtod_l+0xbcc>)
 800be38:	2600      	movs	r6, #0
 800be3a:	e7a7      	b.n	800bd8c <_strtod_l+0x9a4>
 800be3c:	4b5d      	ldr	r3, [pc, #372]	; (800bfb4 <_strtod_l+0xbcc>)
 800be3e:	4630      	mov	r0, r6
 800be40:	4639      	mov	r1, r7
 800be42:	2200      	movs	r2, #0
 800be44:	f7f4 fbd8 	bl	80005f8 <__aeabi_dmul>
 800be48:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800be4a:	4606      	mov	r6, r0
 800be4c:	460f      	mov	r7, r1
 800be4e:	2b00      	cmp	r3, #0
 800be50:	d09c      	beq.n	800bd8c <_strtod_l+0x9a4>
 800be52:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800be56:	e79d      	b.n	800bd94 <_strtod_l+0x9ac>
 800be58:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 800bf88 <_strtod_l+0xba0>
 800be5c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800be60:	ec57 6b17 	vmov	r6, r7, d7
 800be64:	e796      	b.n	800bd94 <_strtod_l+0x9ac>
 800be66:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800be6a:	9b04      	ldr	r3, [sp, #16]
 800be6c:	46ca      	mov	sl, r9
 800be6e:	2b00      	cmp	r3, #0
 800be70:	d1c2      	bne.n	800bdf8 <_strtod_l+0xa10>
 800be72:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800be76:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800be78:	0d1b      	lsrs	r3, r3, #20
 800be7a:	051b      	lsls	r3, r3, #20
 800be7c:	429a      	cmp	r2, r3
 800be7e:	d1bb      	bne.n	800bdf8 <_strtod_l+0xa10>
 800be80:	4630      	mov	r0, r6
 800be82:	4639      	mov	r1, r7
 800be84:	f7f4 ff00 	bl	8000c88 <__aeabi_d2lz>
 800be88:	f7f4 fb88 	bl	800059c <__aeabi_l2d>
 800be8c:	4602      	mov	r2, r0
 800be8e:	460b      	mov	r3, r1
 800be90:	4630      	mov	r0, r6
 800be92:	4639      	mov	r1, r7
 800be94:	f7f4 f9f8 	bl	8000288 <__aeabi_dsub>
 800be98:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800be9a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800be9e:	ea43 0308 	orr.w	r3, r3, r8
 800bea2:	4313      	orrs	r3, r2
 800bea4:	4606      	mov	r6, r0
 800bea6:	460f      	mov	r7, r1
 800bea8:	d054      	beq.n	800bf54 <_strtod_l+0xb6c>
 800beaa:	a339      	add	r3, pc, #228	; (adr r3, 800bf90 <_strtod_l+0xba8>)
 800beac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800beb0:	f7f4 fe14 	bl	8000adc <__aeabi_dcmplt>
 800beb4:	2800      	cmp	r0, #0
 800beb6:	f47f ace5 	bne.w	800b884 <_strtod_l+0x49c>
 800beba:	a337      	add	r3, pc, #220	; (adr r3, 800bf98 <_strtod_l+0xbb0>)
 800bebc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bec0:	4630      	mov	r0, r6
 800bec2:	4639      	mov	r1, r7
 800bec4:	f7f4 fe28 	bl	8000b18 <__aeabi_dcmpgt>
 800bec8:	2800      	cmp	r0, #0
 800beca:	d095      	beq.n	800bdf8 <_strtod_l+0xa10>
 800becc:	e4da      	b.n	800b884 <_strtod_l+0x49c>
 800bece:	9b04      	ldr	r3, [sp, #16]
 800bed0:	b333      	cbz	r3, 800bf20 <_strtod_l+0xb38>
 800bed2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bed4:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800bed8:	d822      	bhi.n	800bf20 <_strtod_l+0xb38>
 800beda:	a331      	add	r3, pc, #196	; (adr r3, 800bfa0 <_strtod_l+0xbb8>)
 800bedc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bee0:	4630      	mov	r0, r6
 800bee2:	4639      	mov	r1, r7
 800bee4:	f7f4 fe04 	bl	8000af0 <__aeabi_dcmple>
 800bee8:	b1a0      	cbz	r0, 800bf14 <_strtod_l+0xb2c>
 800beea:	4639      	mov	r1, r7
 800beec:	4630      	mov	r0, r6
 800beee:	f7f4 fe5b 	bl	8000ba8 <__aeabi_d2uiz>
 800bef2:	2801      	cmp	r0, #1
 800bef4:	bf38      	it	cc
 800bef6:	2001      	movcc	r0, #1
 800bef8:	f7f4 fb04 	bl	8000504 <__aeabi_ui2d>
 800befc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800befe:	4606      	mov	r6, r0
 800bf00:	460f      	mov	r7, r1
 800bf02:	bb23      	cbnz	r3, 800bf4e <_strtod_l+0xb66>
 800bf04:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bf08:	9010      	str	r0, [sp, #64]	; 0x40
 800bf0a:	9311      	str	r3, [sp, #68]	; 0x44
 800bf0c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800bf10:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800bf14:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bf16:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800bf18:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800bf1c:	1a9b      	subs	r3, r3, r2
 800bf1e:	930f      	str	r3, [sp, #60]	; 0x3c
 800bf20:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800bf24:	eeb0 0a48 	vmov.f32	s0, s16
 800bf28:	eef0 0a68 	vmov.f32	s1, s17
 800bf2c:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800bf30:	f7ff f8fc 	bl	800b12c <__ulp>
 800bf34:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800bf38:	ec53 2b10 	vmov	r2, r3, d0
 800bf3c:	f7f4 fb5c 	bl	80005f8 <__aeabi_dmul>
 800bf40:	ec53 2b18 	vmov	r2, r3, d8
 800bf44:	f7f4 f9a2 	bl	800028c <__adddf3>
 800bf48:	4680      	mov	r8, r0
 800bf4a:	4689      	mov	r9, r1
 800bf4c:	e78d      	b.n	800be6a <_strtod_l+0xa82>
 800bf4e:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800bf52:	e7db      	b.n	800bf0c <_strtod_l+0xb24>
 800bf54:	a314      	add	r3, pc, #80	; (adr r3, 800bfa8 <_strtod_l+0xbc0>)
 800bf56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf5a:	f7f4 fdbf 	bl	8000adc <__aeabi_dcmplt>
 800bf5e:	e7b3      	b.n	800bec8 <_strtod_l+0xae0>
 800bf60:	2300      	movs	r3, #0
 800bf62:	930a      	str	r3, [sp, #40]	; 0x28
 800bf64:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800bf66:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bf68:	6013      	str	r3, [r2, #0]
 800bf6a:	f7ff ba7c 	b.w	800b466 <_strtod_l+0x7e>
 800bf6e:	2a65      	cmp	r2, #101	; 0x65
 800bf70:	f43f ab75 	beq.w	800b65e <_strtod_l+0x276>
 800bf74:	2a45      	cmp	r2, #69	; 0x45
 800bf76:	f43f ab72 	beq.w	800b65e <_strtod_l+0x276>
 800bf7a:	2301      	movs	r3, #1
 800bf7c:	f7ff bbaa 	b.w	800b6d4 <_strtod_l+0x2ec>
 800bf80:	00000000 	.word	0x00000000
 800bf84:	bff00000 	.word	0xbff00000
 800bf88:	00000000 	.word	0x00000000
 800bf8c:	3ff00000 	.word	0x3ff00000
 800bf90:	94a03595 	.word	0x94a03595
 800bf94:	3fdfffff 	.word	0x3fdfffff
 800bf98:	35afe535 	.word	0x35afe535
 800bf9c:	3fe00000 	.word	0x3fe00000
 800bfa0:	ffc00000 	.word	0xffc00000
 800bfa4:	41dfffff 	.word	0x41dfffff
 800bfa8:	94a03595 	.word	0x94a03595
 800bfac:	3fcfffff 	.word	0x3fcfffff
 800bfb0:	3ff00000 	.word	0x3ff00000
 800bfb4:	3fe00000 	.word	0x3fe00000
 800bfb8:	7ff00000 	.word	0x7ff00000
 800bfbc:	7fe00000 	.word	0x7fe00000
 800bfc0:	7c9fffff 	.word	0x7c9fffff
 800bfc4:	7fefffff 	.word	0x7fefffff

0800bfc8 <_strtod_r>:
 800bfc8:	4b01      	ldr	r3, [pc, #4]	; (800bfd0 <_strtod_r+0x8>)
 800bfca:	f7ff ba0d 	b.w	800b3e8 <_strtod_l>
 800bfce:	bf00      	nop
 800bfd0:	20000068 	.word	0x20000068

0800bfd4 <_strtol_l.constprop.0>:
 800bfd4:	2b01      	cmp	r3, #1
 800bfd6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bfda:	d001      	beq.n	800bfe0 <_strtol_l.constprop.0+0xc>
 800bfdc:	2b24      	cmp	r3, #36	; 0x24
 800bfde:	d906      	bls.n	800bfee <_strtol_l.constprop.0+0x1a>
 800bfe0:	f7fd fd8c 	bl	8009afc <__errno>
 800bfe4:	2316      	movs	r3, #22
 800bfe6:	6003      	str	r3, [r0, #0]
 800bfe8:	2000      	movs	r0, #0
 800bfea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bfee:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800c0d4 <_strtol_l.constprop.0+0x100>
 800bff2:	460d      	mov	r5, r1
 800bff4:	462e      	mov	r6, r5
 800bff6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800bffa:	f81c 7004 	ldrb.w	r7, [ip, r4]
 800bffe:	f017 0708 	ands.w	r7, r7, #8
 800c002:	d1f7      	bne.n	800bff4 <_strtol_l.constprop.0+0x20>
 800c004:	2c2d      	cmp	r4, #45	; 0x2d
 800c006:	d132      	bne.n	800c06e <_strtol_l.constprop.0+0x9a>
 800c008:	782c      	ldrb	r4, [r5, #0]
 800c00a:	2701      	movs	r7, #1
 800c00c:	1cb5      	adds	r5, r6, #2
 800c00e:	2b00      	cmp	r3, #0
 800c010:	d05b      	beq.n	800c0ca <_strtol_l.constprop.0+0xf6>
 800c012:	2b10      	cmp	r3, #16
 800c014:	d109      	bne.n	800c02a <_strtol_l.constprop.0+0x56>
 800c016:	2c30      	cmp	r4, #48	; 0x30
 800c018:	d107      	bne.n	800c02a <_strtol_l.constprop.0+0x56>
 800c01a:	782c      	ldrb	r4, [r5, #0]
 800c01c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800c020:	2c58      	cmp	r4, #88	; 0x58
 800c022:	d14d      	bne.n	800c0c0 <_strtol_l.constprop.0+0xec>
 800c024:	786c      	ldrb	r4, [r5, #1]
 800c026:	2310      	movs	r3, #16
 800c028:	3502      	adds	r5, #2
 800c02a:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800c02e:	f108 38ff 	add.w	r8, r8, #4294967295
 800c032:	f04f 0e00 	mov.w	lr, #0
 800c036:	fbb8 f9f3 	udiv	r9, r8, r3
 800c03a:	4676      	mov	r6, lr
 800c03c:	fb03 8a19 	mls	sl, r3, r9, r8
 800c040:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800c044:	f1bc 0f09 	cmp.w	ip, #9
 800c048:	d816      	bhi.n	800c078 <_strtol_l.constprop.0+0xa4>
 800c04a:	4664      	mov	r4, ip
 800c04c:	42a3      	cmp	r3, r4
 800c04e:	dd24      	ble.n	800c09a <_strtol_l.constprop.0+0xc6>
 800c050:	f1be 3fff 	cmp.w	lr, #4294967295
 800c054:	d008      	beq.n	800c068 <_strtol_l.constprop.0+0x94>
 800c056:	45b1      	cmp	r9, r6
 800c058:	d31c      	bcc.n	800c094 <_strtol_l.constprop.0+0xc0>
 800c05a:	d101      	bne.n	800c060 <_strtol_l.constprop.0+0x8c>
 800c05c:	45a2      	cmp	sl, r4
 800c05e:	db19      	blt.n	800c094 <_strtol_l.constprop.0+0xc0>
 800c060:	fb06 4603 	mla	r6, r6, r3, r4
 800c064:	f04f 0e01 	mov.w	lr, #1
 800c068:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c06c:	e7e8      	b.n	800c040 <_strtol_l.constprop.0+0x6c>
 800c06e:	2c2b      	cmp	r4, #43	; 0x2b
 800c070:	bf04      	itt	eq
 800c072:	782c      	ldrbeq	r4, [r5, #0]
 800c074:	1cb5      	addeq	r5, r6, #2
 800c076:	e7ca      	b.n	800c00e <_strtol_l.constprop.0+0x3a>
 800c078:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800c07c:	f1bc 0f19 	cmp.w	ip, #25
 800c080:	d801      	bhi.n	800c086 <_strtol_l.constprop.0+0xb2>
 800c082:	3c37      	subs	r4, #55	; 0x37
 800c084:	e7e2      	b.n	800c04c <_strtol_l.constprop.0+0x78>
 800c086:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800c08a:	f1bc 0f19 	cmp.w	ip, #25
 800c08e:	d804      	bhi.n	800c09a <_strtol_l.constprop.0+0xc6>
 800c090:	3c57      	subs	r4, #87	; 0x57
 800c092:	e7db      	b.n	800c04c <_strtol_l.constprop.0+0x78>
 800c094:	f04f 3eff 	mov.w	lr, #4294967295
 800c098:	e7e6      	b.n	800c068 <_strtol_l.constprop.0+0x94>
 800c09a:	f1be 3fff 	cmp.w	lr, #4294967295
 800c09e:	d105      	bne.n	800c0ac <_strtol_l.constprop.0+0xd8>
 800c0a0:	2322      	movs	r3, #34	; 0x22
 800c0a2:	6003      	str	r3, [r0, #0]
 800c0a4:	4646      	mov	r6, r8
 800c0a6:	b942      	cbnz	r2, 800c0ba <_strtol_l.constprop.0+0xe6>
 800c0a8:	4630      	mov	r0, r6
 800c0aa:	e79e      	b.n	800bfea <_strtol_l.constprop.0+0x16>
 800c0ac:	b107      	cbz	r7, 800c0b0 <_strtol_l.constprop.0+0xdc>
 800c0ae:	4276      	negs	r6, r6
 800c0b0:	2a00      	cmp	r2, #0
 800c0b2:	d0f9      	beq.n	800c0a8 <_strtol_l.constprop.0+0xd4>
 800c0b4:	f1be 0f00 	cmp.w	lr, #0
 800c0b8:	d000      	beq.n	800c0bc <_strtol_l.constprop.0+0xe8>
 800c0ba:	1e69      	subs	r1, r5, #1
 800c0bc:	6011      	str	r1, [r2, #0]
 800c0be:	e7f3      	b.n	800c0a8 <_strtol_l.constprop.0+0xd4>
 800c0c0:	2430      	movs	r4, #48	; 0x30
 800c0c2:	2b00      	cmp	r3, #0
 800c0c4:	d1b1      	bne.n	800c02a <_strtol_l.constprop.0+0x56>
 800c0c6:	2308      	movs	r3, #8
 800c0c8:	e7af      	b.n	800c02a <_strtol_l.constprop.0+0x56>
 800c0ca:	2c30      	cmp	r4, #48	; 0x30
 800c0cc:	d0a5      	beq.n	800c01a <_strtol_l.constprop.0+0x46>
 800c0ce:	230a      	movs	r3, #10
 800c0d0:	e7ab      	b.n	800c02a <_strtol_l.constprop.0+0x56>
 800c0d2:	bf00      	nop
 800c0d4:	0800d4f9 	.word	0x0800d4f9

0800c0d8 <_strtol_r>:
 800c0d8:	f7ff bf7c 	b.w	800bfd4 <_strtol_l.constprop.0>

0800c0dc <__ssputs_r>:
 800c0dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c0e0:	688e      	ldr	r6, [r1, #8]
 800c0e2:	461f      	mov	r7, r3
 800c0e4:	42be      	cmp	r6, r7
 800c0e6:	680b      	ldr	r3, [r1, #0]
 800c0e8:	4682      	mov	sl, r0
 800c0ea:	460c      	mov	r4, r1
 800c0ec:	4690      	mov	r8, r2
 800c0ee:	d82c      	bhi.n	800c14a <__ssputs_r+0x6e>
 800c0f0:	898a      	ldrh	r2, [r1, #12]
 800c0f2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c0f6:	d026      	beq.n	800c146 <__ssputs_r+0x6a>
 800c0f8:	6965      	ldr	r5, [r4, #20]
 800c0fa:	6909      	ldr	r1, [r1, #16]
 800c0fc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c100:	eba3 0901 	sub.w	r9, r3, r1
 800c104:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c108:	1c7b      	adds	r3, r7, #1
 800c10a:	444b      	add	r3, r9
 800c10c:	106d      	asrs	r5, r5, #1
 800c10e:	429d      	cmp	r5, r3
 800c110:	bf38      	it	cc
 800c112:	461d      	movcc	r5, r3
 800c114:	0553      	lsls	r3, r2, #21
 800c116:	d527      	bpl.n	800c168 <__ssputs_r+0x8c>
 800c118:	4629      	mov	r1, r5
 800c11a:	f7fe fc0f 	bl	800a93c <_malloc_r>
 800c11e:	4606      	mov	r6, r0
 800c120:	b360      	cbz	r0, 800c17c <__ssputs_r+0xa0>
 800c122:	6921      	ldr	r1, [r4, #16]
 800c124:	464a      	mov	r2, r9
 800c126:	f000 fbe3 	bl	800c8f0 <memcpy>
 800c12a:	89a3      	ldrh	r3, [r4, #12]
 800c12c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800c130:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c134:	81a3      	strh	r3, [r4, #12]
 800c136:	6126      	str	r6, [r4, #16]
 800c138:	6165      	str	r5, [r4, #20]
 800c13a:	444e      	add	r6, r9
 800c13c:	eba5 0509 	sub.w	r5, r5, r9
 800c140:	6026      	str	r6, [r4, #0]
 800c142:	60a5      	str	r5, [r4, #8]
 800c144:	463e      	mov	r6, r7
 800c146:	42be      	cmp	r6, r7
 800c148:	d900      	bls.n	800c14c <__ssputs_r+0x70>
 800c14a:	463e      	mov	r6, r7
 800c14c:	6820      	ldr	r0, [r4, #0]
 800c14e:	4632      	mov	r2, r6
 800c150:	4641      	mov	r1, r8
 800c152:	f000 fb6f 	bl	800c834 <memmove>
 800c156:	68a3      	ldr	r3, [r4, #8]
 800c158:	1b9b      	subs	r3, r3, r6
 800c15a:	60a3      	str	r3, [r4, #8]
 800c15c:	6823      	ldr	r3, [r4, #0]
 800c15e:	4433      	add	r3, r6
 800c160:	6023      	str	r3, [r4, #0]
 800c162:	2000      	movs	r0, #0
 800c164:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c168:	462a      	mov	r2, r5
 800c16a:	f000 ff76 	bl	800d05a <_realloc_r>
 800c16e:	4606      	mov	r6, r0
 800c170:	2800      	cmp	r0, #0
 800c172:	d1e0      	bne.n	800c136 <__ssputs_r+0x5a>
 800c174:	6921      	ldr	r1, [r4, #16]
 800c176:	4650      	mov	r0, sl
 800c178:	f7fe fb6c 	bl	800a854 <_free_r>
 800c17c:	230c      	movs	r3, #12
 800c17e:	f8ca 3000 	str.w	r3, [sl]
 800c182:	89a3      	ldrh	r3, [r4, #12]
 800c184:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c188:	81a3      	strh	r3, [r4, #12]
 800c18a:	f04f 30ff 	mov.w	r0, #4294967295
 800c18e:	e7e9      	b.n	800c164 <__ssputs_r+0x88>

0800c190 <_svfiprintf_r>:
 800c190:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c194:	4698      	mov	r8, r3
 800c196:	898b      	ldrh	r3, [r1, #12]
 800c198:	061b      	lsls	r3, r3, #24
 800c19a:	b09d      	sub	sp, #116	; 0x74
 800c19c:	4607      	mov	r7, r0
 800c19e:	460d      	mov	r5, r1
 800c1a0:	4614      	mov	r4, r2
 800c1a2:	d50e      	bpl.n	800c1c2 <_svfiprintf_r+0x32>
 800c1a4:	690b      	ldr	r3, [r1, #16]
 800c1a6:	b963      	cbnz	r3, 800c1c2 <_svfiprintf_r+0x32>
 800c1a8:	2140      	movs	r1, #64	; 0x40
 800c1aa:	f7fe fbc7 	bl	800a93c <_malloc_r>
 800c1ae:	6028      	str	r0, [r5, #0]
 800c1b0:	6128      	str	r0, [r5, #16]
 800c1b2:	b920      	cbnz	r0, 800c1be <_svfiprintf_r+0x2e>
 800c1b4:	230c      	movs	r3, #12
 800c1b6:	603b      	str	r3, [r7, #0]
 800c1b8:	f04f 30ff 	mov.w	r0, #4294967295
 800c1bc:	e0d0      	b.n	800c360 <_svfiprintf_r+0x1d0>
 800c1be:	2340      	movs	r3, #64	; 0x40
 800c1c0:	616b      	str	r3, [r5, #20]
 800c1c2:	2300      	movs	r3, #0
 800c1c4:	9309      	str	r3, [sp, #36]	; 0x24
 800c1c6:	2320      	movs	r3, #32
 800c1c8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c1cc:	f8cd 800c 	str.w	r8, [sp, #12]
 800c1d0:	2330      	movs	r3, #48	; 0x30
 800c1d2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800c378 <_svfiprintf_r+0x1e8>
 800c1d6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c1da:	f04f 0901 	mov.w	r9, #1
 800c1de:	4623      	mov	r3, r4
 800c1e0:	469a      	mov	sl, r3
 800c1e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c1e6:	b10a      	cbz	r2, 800c1ec <_svfiprintf_r+0x5c>
 800c1e8:	2a25      	cmp	r2, #37	; 0x25
 800c1ea:	d1f9      	bne.n	800c1e0 <_svfiprintf_r+0x50>
 800c1ec:	ebba 0b04 	subs.w	fp, sl, r4
 800c1f0:	d00b      	beq.n	800c20a <_svfiprintf_r+0x7a>
 800c1f2:	465b      	mov	r3, fp
 800c1f4:	4622      	mov	r2, r4
 800c1f6:	4629      	mov	r1, r5
 800c1f8:	4638      	mov	r0, r7
 800c1fa:	f7ff ff6f 	bl	800c0dc <__ssputs_r>
 800c1fe:	3001      	adds	r0, #1
 800c200:	f000 80a9 	beq.w	800c356 <_svfiprintf_r+0x1c6>
 800c204:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c206:	445a      	add	r2, fp
 800c208:	9209      	str	r2, [sp, #36]	; 0x24
 800c20a:	f89a 3000 	ldrb.w	r3, [sl]
 800c20e:	2b00      	cmp	r3, #0
 800c210:	f000 80a1 	beq.w	800c356 <_svfiprintf_r+0x1c6>
 800c214:	2300      	movs	r3, #0
 800c216:	f04f 32ff 	mov.w	r2, #4294967295
 800c21a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c21e:	f10a 0a01 	add.w	sl, sl, #1
 800c222:	9304      	str	r3, [sp, #16]
 800c224:	9307      	str	r3, [sp, #28]
 800c226:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c22a:	931a      	str	r3, [sp, #104]	; 0x68
 800c22c:	4654      	mov	r4, sl
 800c22e:	2205      	movs	r2, #5
 800c230:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c234:	4850      	ldr	r0, [pc, #320]	; (800c378 <_svfiprintf_r+0x1e8>)
 800c236:	f7f3 ffcb 	bl	80001d0 <memchr>
 800c23a:	9a04      	ldr	r2, [sp, #16]
 800c23c:	b9d8      	cbnz	r0, 800c276 <_svfiprintf_r+0xe6>
 800c23e:	06d0      	lsls	r0, r2, #27
 800c240:	bf44      	itt	mi
 800c242:	2320      	movmi	r3, #32
 800c244:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c248:	0711      	lsls	r1, r2, #28
 800c24a:	bf44      	itt	mi
 800c24c:	232b      	movmi	r3, #43	; 0x2b
 800c24e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c252:	f89a 3000 	ldrb.w	r3, [sl]
 800c256:	2b2a      	cmp	r3, #42	; 0x2a
 800c258:	d015      	beq.n	800c286 <_svfiprintf_r+0xf6>
 800c25a:	9a07      	ldr	r2, [sp, #28]
 800c25c:	4654      	mov	r4, sl
 800c25e:	2000      	movs	r0, #0
 800c260:	f04f 0c0a 	mov.w	ip, #10
 800c264:	4621      	mov	r1, r4
 800c266:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c26a:	3b30      	subs	r3, #48	; 0x30
 800c26c:	2b09      	cmp	r3, #9
 800c26e:	d94d      	bls.n	800c30c <_svfiprintf_r+0x17c>
 800c270:	b1b0      	cbz	r0, 800c2a0 <_svfiprintf_r+0x110>
 800c272:	9207      	str	r2, [sp, #28]
 800c274:	e014      	b.n	800c2a0 <_svfiprintf_r+0x110>
 800c276:	eba0 0308 	sub.w	r3, r0, r8
 800c27a:	fa09 f303 	lsl.w	r3, r9, r3
 800c27e:	4313      	orrs	r3, r2
 800c280:	9304      	str	r3, [sp, #16]
 800c282:	46a2      	mov	sl, r4
 800c284:	e7d2      	b.n	800c22c <_svfiprintf_r+0x9c>
 800c286:	9b03      	ldr	r3, [sp, #12]
 800c288:	1d19      	adds	r1, r3, #4
 800c28a:	681b      	ldr	r3, [r3, #0]
 800c28c:	9103      	str	r1, [sp, #12]
 800c28e:	2b00      	cmp	r3, #0
 800c290:	bfbb      	ittet	lt
 800c292:	425b      	neglt	r3, r3
 800c294:	f042 0202 	orrlt.w	r2, r2, #2
 800c298:	9307      	strge	r3, [sp, #28]
 800c29a:	9307      	strlt	r3, [sp, #28]
 800c29c:	bfb8      	it	lt
 800c29e:	9204      	strlt	r2, [sp, #16]
 800c2a0:	7823      	ldrb	r3, [r4, #0]
 800c2a2:	2b2e      	cmp	r3, #46	; 0x2e
 800c2a4:	d10c      	bne.n	800c2c0 <_svfiprintf_r+0x130>
 800c2a6:	7863      	ldrb	r3, [r4, #1]
 800c2a8:	2b2a      	cmp	r3, #42	; 0x2a
 800c2aa:	d134      	bne.n	800c316 <_svfiprintf_r+0x186>
 800c2ac:	9b03      	ldr	r3, [sp, #12]
 800c2ae:	1d1a      	adds	r2, r3, #4
 800c2b0:	681b      	ldr	r3, [r3, #0]
 800c2b2:	9203      	str	r2, [sp, #12]
 800c2b4:	2b00      	cmp	r3, #0
 800c2b6:	bfb8      	it	lt
 800c2b8:	f04f 33ff 	movlt.w	r3, #4294967295
 800c2bc:	3402      	adds	r4, #2
 800c2be:	9305      	str	r3, [sp, #20]
 800c2c0:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800c388 <_svfiprintf_r+0x1f8>
 800c2c4:	7821      	ldrb	r1, [r4, #0]
 800c2c6:	2203      	movs	r2, #3
 800c2c8:	4650      	mov	r0, sl
 800c2ca:	f7f3 ff81 	bl	80001d0 <memchr>
 800c2ce:	b138      	cbz	r0, 800c2e0 <_svfiprintf_r+0x150>
 800c2d0:	9b04      	ldr	r3, [sp, #16]
 800c2d2:	eba0 000a 	sub.w	r0, r0, sl
 800c2d6:	2240      	movs	r2, #64	; 0x40
 800c2d8:	4082      	lsls	r2, r0
 800c2da:	4313      	orrs	r3, r2
 800c2dc:	3401      	adds	r4, #1
 800c2de:	9304      	str	r3, [sp, #16]
 800c2e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c2e4:	4825      	ldr	r0, [pc, #148]	; (800c37c <_svfiprintf_r+0x1ec>)
 800c2e6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c2ea:	2206      	movs	r2, #6
 800c2ec:	f7f3 ff70 	bl	80001d0 <memchr>
 800c2f0:	2800      	cmp	r0, #0
 800c2f2:	d038      	beq.n	800c366 <_svfiprintf_r+0x1d6>
 800c2f4:	4b22      	ldr	r3, [pc, #136]	; (800c380 <_svfiprintf_r+0x1f0>)
 800c2f6:	bb1b      	cbnz	r3, 800c340 <_svfiprintf_r+0x1b0>
 800c2f8:	9b03      	ldr	r3, [sp, #12]
 800c2fa:	3307      	adds	r3, #7
 800c2fc:	f023 0307 	bic.w	r3, r3, #7
 800c300:	3308      	adds	r3, #8
 800c302:	9303      	str	r3, [sp, #12]
 800c304:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c306:	4433      	add	r3, r6
 800c308:	9309      	str	r3, [sp, #36]	; 0x24
 800c30a:	e768      	b.n	800c1de <_svfiprintf_r+0x4e>
 800c30c:	fb0c 3202 	mla	r2, ip, r2, r3
 800c310:	460c      	mov	r4, r1
 800c312:	2001      	movs	r0, #1
 800c314:	e7a6      	b.n	800c264 <_svfiprintf_r+0xd4>
 800c316:	2300      	movs	r3, #0
 800c318:	3401      	adds	r4, #1
 800c31a:	9305      	str	r3, [sp, #20]
 800c31c:	4619      	mov	r1, r3
 800c31e:	f04f 0c0a 	mov.w	ip, #10
 800c322:	4620      	mov	r0, r4
 800c324:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c328:	3a30      	subs	r2, #48	; 0x30
 800c32a:	2a09      	cmp	r2, #9
 800c32c:	d903      	bls.n	800c336 <_svfiprintf_r+0x1a6>
 800c32e:	2b00      	cmp	r3, #0
 800c330:	d0c6      	beq.n	800c2c0 <_svfiprintf_r+0x130>
 800c332:	9105      	str	r1, [sp, #20]
 800c334:	e7c4      	b.n	800c2c0 <_svfiprintf_r+0x130>
 800c336:	fb0c 2101 	mla	r1, ip, r1, r2
 800c33a:	4604      	mov	r4, r0
 800c33c:	2301      	movs	r3, #1
 800c33e:	e7f0      	b.n	800c322 <_svfiprintf_r+0x192>
 800c340:	ab03      	add	r3, sp, #12
 800c342:	9300      	str	r3, [sp, #0]
 800c344:	462a      	mov	r2, r5
 800c346:	4b0f      	ldr	r3, [pc, #60]	; (800c384 <_svfiprintf_r+0x1f4>)
 800c348:	a904      	add	r1, sp, #16
 800c34a:	4638      	mov	r0, r7
 800c34c:	f7fc fb98 	bl	8008a80 <_printf_float>
 800c350:	1c42      	adds	r2, r0, #1
 800c352:	4606      	mov	r6, r0
 800c354:	d1d6      	bne.n	800c304 <_svfiprintf_r+0x174>
 800c356:	89ab      	ldrh	r3, [r5, #12]
 800c358:	065b      	lsls	r3, r3, #25
 800c35a:	f53f af2d 	bmi.w	800c1b8 <_svfiprintf_r+0x28>
 800c35e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c360:	b01d      	add	sp, #116	; 0x74
 800c362:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c366:	ab03      	add	r3, sp, #12
 800c368:	9300      	str	r3, [sp, #0]
 800c36a:	462a      	mov	r2, r5
 800c36c:	4b05      	ldr	r3, [pc, #20]	; (800c384 <_svfiprintf_r+0x1f4>)
 800c36e:	a904      	add	r1, sp, #16
 800c370:	4638      	mov	r0, r7
 800c372:	f7fc fe29 	bl	8008fc8 <_printf_i>
 800c376:	e7eb      	b.n	800c350 <_svfiprintf_r+0x1c0>
 800c378:	0800d5f9 	.word	0x0800d5f9
 800c37c:	0800d603 	.word	0x0800d603
 800c380:	08008a81 	.word	0x08008a81
 800c384:	0800c0dd 	.word	0x0800c0dd
 800c388:	0800d5ff 	.word	0x0800d5ff

0800c38c <__sfputc_r>:
 800c38c:	6893      	ldr	r3, [r2, #8]
 800c38e:	3b01      	subs	r3, #1
 800c390:	2b00      	cmp	r3, #0
 800c392:	b410      	push	{r4}
 800c394:	6093      	str	r3, [r2, #8]
 800c396:	da08      	bge.n	800c3aa <__sfputc_r+0x1e>
 800c398:	6994      	ldr	r4, [r2, #24]
 800c39a:	42a3      	cmp	r3, r4
 800c39c:	db01      	blt.n	800c3a2 <__sfputc_r+0x16>
 800c39e:	290a      	cmp	r1, #10
 800c3a0:	d103      	bne.n	800c3aa <__sfputc_r+0x1e>
 800c3a2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c3a6:	f7fd bac2 	b.w	800992e <__swbuf_r>
 800c3aa:	6813      	ldr	r3, [r2, #0]
 800c3ac:	1c58      	adds	r0, r3, #1
 800c3ae:	6010      	str	r0, [r2, #0]
 800c3b0:	7019      	strb	r1, [r3, #0]
 800c3b2:	4608      	mov	r0, r1
 800c3b4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c3b8:	4770      	bx	lr

0800c3ba <__sfputs_r>:
 800c3ba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c3bc:	4606      	mov	r6, r0
 800c3be:	460f      	mov	r7, r1
 800c3c0:	4614      	mov	r4, r2
 800c3c2:	18d5      	adds	r5, r2, r3
 800c3c4:	42ac      	cmp	r4, r5
 800c3c6:	d101      	bne.n	800c3cc <__sfputs_r+0x12>
 800c3c8:	2000      	movs	r0, #0
 800c3ca:	e007      	b.n	800c3dc <__sfputs_r+0x22>
 800c3cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c3d0:	463a      	mov	r2, r7
 800c3d2:	4630      	mov	r0, r6
 800c3d4:	f7ff ffda 	bl	800c38c <__sfputc_r>
 800c3d8:	1c43      	adds	r3, r0, #1
 800c3da:	d1f3      	bne.n	800c3c4 <__sfputs_r+0xa>
 800c3dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c3e0 <_vfiprintf_r>:
 800c3e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c3e4:	460d      	mov	r5, r1
 800c3e6:	b09d      	sub	sp, #116	; 0x74
 800c3e8:	4614      	mov	r4, r2
 800c3ea:	4698      	mov	r8, r3
 800c3ec:	4606      	mov	r6, r0
 800c3ee:	b118      	cbz	r0, 800c3f8 <_vfiprintf_r+0x18>
 800c3f0:	6a03      	ldr	r3, [r0, #32]
 800c3f2:	b90b      	cbnz	r3, 800c3f8 <_vfiprintf_r+0x18>
 800c3f4:	f7fd f994 	bl	8009720 <__sinit>
 800c3f8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c3fa:	07d9      	lsls	r1, r3, #31
 800c3fc:	d405      	bmi.n	800c40a <_vfiprintf_r+0x2a>
 800c3fe:	89ab      	ldrh	r3, [r5, #12]
 800c400:	059a      	lsls	r2, r3, #22
 800c402:	d402      	bmi.n	800c40a <_vfiprintf_r+0x2a>
 800c404:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c406:	f7fd fba3 	bl	8009b50 <__retarget_lock_acquire_recursive>
 800c40a:	89ab      	ldrh	r3, [r5, #12]
 800c40c:	071b      	lsls	r3, r3, #28
 800c40e:	d501      	bpl.n	800c414 <_vfiprintf_r+0x34>
 800c410:	692b      	ldr	r3, [r5, #16]
 800c412:	b99b      	cbnz	r3, 800c43c <_vfiprintf_r+0x5c>
 800c414:	4629      	mov	r1, r5
 800c416:	4630      	mov	r0, r6
 800c418:	f7fd fac6 	bl	80099a8 <__swsetup_r>
 800c41c:	b170      	cbz	r0, 800c43c <_vfiprintf_r+0x5c>
 800c41e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c420:	07dc      	lsls	r4, r3, #31
 800c422:	d504      	bpl.n	800c42e <_vfiprintf_r+0x4e>
 800c424:	f04f 30ff 	mov.w	r0, #4294967295
 800c428:	b01d      	add	sp, #116	; 0x74
 800c42a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c42e:	89ab      	ldrh	r3, [r5, #12]
 800c430:	0598      	lsls	r0, r3, #22
 800c432:	d4f7      	bmi.n	800c424 <_vfiprintf_r+0x44>
 800c434:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c436:	f7fd fb8c 	bl	8009b52 <__retarget_lock_release_recursive>
 800c43a:	e7f3      	b.n	800c424 <_vfiprintf_r+0x44>
 800c43c:	2300      	movs	r3, #0
 800c43e:	9309      	str	r3, [sp, #36]	; 0x24
 800c440:	2320      	movs	r3, #32
 800c442:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c446:	f8cd 800c 	str.w	r8, [sp, #12]
 800c44a:	2330      	movs	r3, #48	; 0x30
 800c44c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800c600 <_vfiprintf_r+0x220>
 800c450:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c454:	f04f 0901 	mov.w	r9, #1
 800c458:	4623      	mov	r3, r4
 800c45a:	469a      	mov	sl, r3
 800c45c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c460:	b10a      	cbz	r2, 800c466 <_vfiprintf_r+0x86>
 800c462:	2a25      	cmp	r2, #37	; 0x25
 800c464:	d1f9      	bne.n	800c45a <_vfiprintf_r+0x7a>
 800c466:	ebba 0b04 	subs.w	fp, sl, r4
 800c46a:	d00b      	beq.n	800c484 <_vfiprintf_r+0xa4>
 800c46c:	465b      	mov	r3, fp
 800c46e:	4622      	mov	r2, r4
 800c470:	4629      	mov	r1, r5
 800c472:	4630      	mov	r0, r6
 800c474:	f7ff ffa1 	bl	800c3ba <__sfputs_r>
 800c478:	3001      	adds	r0, #1
 800c47a:	f000 80a9 	beq.w	800c5d0 <_vfiprintf_r+0x1f0>
 800c47e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c480:	445a      	add	r2, fp
 800c482:	9209      	str	r2, [sp, #36]	; 0x24
 800c484:	f89a 3000 	ldrb.w	r3, [sl]
 800c488:	2b00      	cmp	r3, #0
 800c48a:	f000 80a1 	beq.w	800c5d0 <_vfiprintf_r+0x1f0>
 800c48e:	2300      	movs	r3, #0
 800c490:	f04f 32ff 	mov.w	r2, #4294967295
 800c494:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c498:	f10a 0a01 	add.w	sl, sl, #1
 800c49c:	9304      	str	r3, [sp, #16]
 800c49e:	9307      	str	r3, [sp, #28]
 800c4a0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c4a4:	931a      	str	r3, [sp, #104]	; 0x68
 800c4a6:	4654      	mov	r4, sl
 800c4a8:	2205      	movs	r2, #5
 800c4aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c4ae:	4854      	ldr	r0, [pc, #336]	; (800c600 <_vfiprintf_r+0x220>)
 800c4b0:	f7f3 fe8e 	bl	80001d0 <memchr>
 800c4b4:	9a04      	ldr	r2, [sp, #16]
 800c4b6:	b9d8      	cbnz	r0, 800c4f0 <_vfiprintf_r+0x110>
 800c4b8:	06d1      	lsls	r1, r2, #27
 800c4ba:	bf44      	itt	mi
 800c4bc:	2320      	movmi	r3, #32
 800c4be:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c4c2:	0713      	lsls	r3, r2, #28
 800c4c4:	bf44      	itt	mi
 800c4c6:	232b      	movmi	r3, #43	; 0x2b
 800c4c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c4cc:	f89a 3000 	ldrb.w	r3, [sl]
 800c4d0:	2b2a      	cmp	r3, #42	; 0x2a
 800c4d2:	d015      	beq.n	800c500 <_vfiprintf_r+0x120>
 800c4d4:	9a07      	ldr	r2, [sp, #28]
 800c4d6:	4654      	mov	r4, sl
 800c4d8:	2000      	movs	r0, #0
 800c4da:	f04f 0c0a 	mov.w	ip, #10
 800c4de:	4621      	mov	r1, r4
 800c4e0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c4e4:	3b30      	subs	r3, #48	; 0x30
 800c4e6:	2b09      	cmp	r3, #9
 800c4e8:	d94d      	bls.n	800c586 <_vfiprintf_r+0x1a6>
 800c4ea:	b1b0      	cbz	r0, 800c51a <_vfiprintf_r+0x13a>
 800c4ec:	9207      	str	r2, [sp, #28]
 800c4ee:	e014      	b.n	800c51a <_vfiprintf_r+0x13a>
 800c4f0:	eba0 0308 	sub.w	r3, r0, r8
 800c4f4:	fa09 f303 	lsl.w	r3, r9, r3
 800c4f8:	4313      	orrs	r3, r2
 800c4fa:	9304      	str	r3, [sp, #16]
 800c4fc:	46a2      	mov	sl, r4
 800c4fe:	e7d2      	b.n	800c4a6 <_vfiprintf_r+0xc6>
 800c500:	9b03      	ldr	r3, [sp, #12]
 800c502:	1d19      	adds	r1, r3, #4
 800c504:	681b      	ldr	r3, [r3, #0]
 800c506:	9103      	str	r1, [sp, #12]
 800c508:	2b00      	cmp	r3, #0
 800c50a:	bfbb      	ittet	lt
 800c50c:	425b      	neglt	r3, r3
 800c50e:	f042 0202 	orrlt.w	r2, r2, #2
 800c512:	9307      	strge	r3, [sp, #28]
 800c514:	9307      	strlt	r3, [sp, #28]
 800c516:	bfb8      	it	lt
 800c518:	9204      	strlt	r2, [sp, #16]
 800c51a:	7823      	ldrb	r3, [r4, #0]
 800c51c:	2b2e      	cmp	r3, #46	; 0x2e
 800c51e:	d10c      	bne.n	800c53a <_vfiprintf_r+0x15a>
 800c520:	7863      	ldrb	r3, [r4, #1]
 800c522:	2b2a      	cmp	r3, #42	; 0x2a
 800c524:	d134      	bne.n	800c590 <_vfiprintf_r+0x1b0>
 800c526:	9b03      	ldr	r3, [sp, #12]
 800c528:	1d1a      	adds	r2, r3, #4
 800c52a:	681b      	ldr	r3, [r3, #0]
 800c52c:	9203      	str	r2, [sp, #12]
 800c52e:	2b00      	cmp	r3, #0
 800c530:	bfb8      	it	lt
 800c532:	f04f 33ff 	movlt.w	r3, #4294967295
 800c536:	3402      	adds	r4, #2
 800c538:	9305      	str	r3, [sp, #20]
 800c53a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800c610 <_vfiprintf_r+0x230>
 800c53e:	7821      	ldrb	r1, [r4, #0]
 800c540:	2203      	movs	r2, #3
 800c542:	4650      	mov	r0, sl
 800c544:	f7f3 fe44 	bl	80001d0 <memchr>
 800c548:	b138      	cbz	r0, 800c55a <_vfiprintf_r+0x17a>
 800c54a:	9b04      	ldr	r3, [sp, #16]
 800c54c:	eba0 000a 	sub.w	r0, r0, sl
 800c550:	2240      	movs	r2, #64	; 0x40
 800c552:	4082      	lsls	r2, r0
 800c554:	4313      	orrs	r3, r2
 800c556:	3401      	adds	r4, #1
 800c558:	9304      	str	r3, [sp, #16]
 800c55a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c55e:	4829      	ldr	r0, [pc, #164]	; (800c604 <_vfiprintf_r+0x224>)
 800c560:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c564:	2206      	movs	r2, #6
 800c566:	f7f3 fe33 	bl	80001d0 <memchr>
 800c56a:	2800      	cmp	r0, #0
 800c56c:	d03f      	beq.n	800c5ee <_vfiprintf_r+0x20e>
 800c56e:	4b26      	ldr	r3, [pc, #152]	; (800c608 <_vfiprintf_r+0x228>)
 800c570:	bb1b      	cbnz	r3, 800c5ba <_vfiprintf_r+0x1da>
 800c572:	9b03      	ldr	r3, [sp, #12]
 800c574:	3307      	adds	r3, #7
 800c576:	f023 0307 	bic.w	r3, r3, #7
 800c57a:	3308      	adds	r3, #8
 800c57c:	9303      	str	r3, [sp, #12]
 800c57e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c580:	443b      	add	r3, r7
 800c582:	9309      	str	r3, [sp, #36]	; 0x24
 800c584:	e768      	b.n	800c458 <_vfiprintf_r+0x78>
 800c586:	fb0c 3202 	mla	r2, ip, r2, r3
 800c58a:	460c      	mov	r4, r1
 800c58c:	2001      	movs	r0, #1
 800c58e:	e7a6      	b.n	800c4de <_vfiprintf_r+0xfe>
 800c590:	2300      	movs	r3, #0
 800c592:	3401      	adds	r4, #1
 800c594:	9305      	str	r3, [sp, #20]
 800c596:	4619      	mov	r1, r3
 800c598:	f04f 0c0a 	mov.w	ip, #10
 800c59c:	4620      	mov	r0, r4
 800c59e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c5a2:	3a30      	subs	r2, #48	; 0x30
 800c5a4:	2a09      	cmp	r2, #9
 800c5a6:	d903      	bls.n	800c5b0 <_vfiprintf_r+0x1d0>
 800c5a8:	2b00      	cmp	r3, #0
 800c5aa:	d0c6      	beq.n	800c53a <_vfiprintf_r+0x15a>
 800c5ac:	9105      	str	r1, [sp, #20]
 800c5ae:	e7c4      	b.n	800c53a <_vfiprintf_r+0x15a>
 800c5b0:	fb0c 2101 	mla	r1, ip, r1, r2
 800c5b4:	4604      	mov	r4, r0
 800c5b6:	2301      	movs	r3, #1
 800c5b8:	e7f0      	b.n	800c59c <_vfiprintf_r+0x1bc>
 800c5ba:	ab03      	add	r3, sp, #12
 800c5bc:	9300      	str	r3, [sp, #0]
 800c5be:	462a      	mov	r2, r5
 800c5c0:	4b12      	ldr	r3, [pc, #72]	; (800c60c <_vfiprintf_r+0x22c>)
 800c5c2:	a904      	add	r1, sp, #16
 800c5c4:	4630      	mov	r0, r6
 800c5c6:	f7fc fa5b 	bl	8008a80 <_printf_float>
 800c5ca:	4607      	mov	r7, r0
 800c5cc:	1c78      	adds	r0, r7, #1
 800c5ce:	d1d6      	bne.n	800c57e <_vfiprintf_r+0x19e>
 800c5d0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c5d2:	07d9      	lsls	r1, r3, #31
 800c5d4:	d405      	bmi.n	800c5e2 <_vfiprintf_r+0x202>
 800c5d6:	89ab      	ldrh	r3, [r5, #12]
 800c5d8:	059a      	lsls	r2, r3, #22
 800c5da:	d402      	bmi.n	800c5e2 <_vfiprintf_r+0x202>
 800c5dc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c5de:	f7fd fab8 	bl	8009b52 <__retarget_lock_release_recursive>
 800c5e2:	89ab      	ldrh	r3, [r5, #12]
 800c5e4:	065b      	lsls	r3, r3, #25
 800c5e6:	f53f af1d 	bmi.w	800c424 <_vfiprintf_r+0x44>
 800c5ea:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c5ec:	e71c      	b.n	800c428 <_vfiprintf_r+0x48>
 800c5ee:	ab03      	add	r3, sp, #12
 800c5f0:	9300      	str	r3, [sp, #0]
 800c5f2:	462a      	mov	r2, r5
 800c5f4:	4b05      	ldr	r3, [pc, #20]	; (800c60c <_vfiprintf_r+0x22c>)
 800c5f6:	a904      	add	r1, sp, #16
 800c5f8:	4630      	mov	r0, r6
 800c5fa:	f7fc fce5 	bl	8008fc8 <_printf_i>
 800c5fe:	e7e4      	b.n	800c5ca <_vfiprintf_r+0x1ea>
 800c600:	0800d5f9 	.word	0x0800d5f9
 800c604:	0800d603 	.word	0x0800d603
 800c608:	08008a81 	.word	0x08008a81
 800c60c:	0800c3bb 	.word	0x0800c3bb
 800c610:	0800d5ff 	.word	0x0800d5ff

0800c614 <__sflush_r>:
 800c614:	898a      	ldrh	r2, [r1, #12]
 800c616:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c61a:	4605      	mov	r5, r0
 800c61c:	0710      	lsls	r0, r2, #28
 800c61e:	460c      	mov	r4, r1
 800c620:	d458      	bmi.n	800c6d4 <__sflush_r+0xc0>
 800c622:	684b      	ldr	r3, [r1, #4]
 800c624:	2b00      	cmp	r3, #0
 800c626:	dc05      	bgt.n	800c634 <__sflush_r+0x20>
 800c628:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c62a:	2b00      	cmp	r3, #0
 800c62c:	dc02      	bgt.n	800c634 <__sflush_r+0x20>
 800c62e:	2000      	movs	r0, #0
 800c630:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c634:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c636:	2e00      	cmp	r6, #0
 800c638:	d0f9      	beq.n	800c62e <__sflush_r+0x1a>
 800c63a:	2300      	movs	r3, #0
 800c63c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c640:	682f      	ldr	r7, [r5, #0]
 800c642:	6a21      	ldr	r1, [r4, #32]
 800c644:	602b      	str	r3, [r5, #0]
 800c646:	d032      	beq.n	800c6ae <__sflush_r+0x9a>
 800c648:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c64a:	89a3      	ldrh	r3, [r4, #12]
 800c64c:	075a      	lsls	r2, r3, #29
 800c64e:	d505      	bpl.n	800c65c <__sflush_r+0x48>
 800c650:	6863      	ldr	r3, [r4, #4]
 800c652:	1ac0      	subs	r0, r0, r3
 800c654:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c656:	b10b      	cbz	r3, 800c65c <__sflush_r+0x48>
 800c658:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c65a:	1ac0      	subs	r0, r0, r3
 800c65c:	2300      	movs	r3, #0
 800c65e:	4602      	mov	r2, r0
 800c660:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c662:	6a21      	ldr	r1, [r4, #32]
 800c664:	4628      	mov	r0, r5
 800c666:	47b0      	blx	r6
 800c668:	1c43      	adds	r3, r0, #1
 800c66a:	89a3      	ldrh	r3, [r4, #12]
 800c66c:	d106      	bne.n	800c67c <__sflush_r+0x68>
 800c66e:	6829      	ldr	r1, [r5, #0]
 800c670:	291d      	cmp	r1, #29
 800c672:	d82b      	bhi.n	800c6cc <__sflush_r+0xb8>
 800c674:	4a29      	ldr	r2, [pc, #164]	; (800c71c <__sflush_r+0x108>)
 800c676:	410a      	asrs	r2, r1
 800c678:	07d6      	lsls	r6, r2, #31
 800c67a:	d427      	bmi.n	800c6cc <__sflush_r+0xb8>
 800c67c:	2200      	movs	r2, #0
 800c67e:	6062      	str	r2, [r4, #4]
 800c680:	04d9      	lsls	r1, r3, #19
 800c682:	6922      	ldr	r2, [r4, #16]
 800c684:	6022      	str	r2, [r4, #0]
 800c686:	d504      	bpl.n	800c692 <__sflush_r+0x7e>
 800c688:	1c42      	adds	r2, r0, #1
 800c68a:	d101      	bne.n	800c690 <__sflush_r+0x7c>
 800c68c:	682b      	ldr	r3, [r5, #0]
 800c68e:	b903      	cbnz	r3, 800c692 <__sflush_r+0x7e>
 800c690:	6560      	str	r0, [r4, #84]	; 0x54
 800c692:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c694:	602f      	str	r7, [r5, #0]
 800c696:	2900      	cmp	r1, #0
 800c698:	d0c9      	beq.n	800c62e <__sflush_r+0x1a>
 800c69a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c69e:	4299      	cmp	r1, r3
 800c6a0:	d002      	beq.n	800c6a8 <__sflush_r+0x94>
 800c6a2:	4628      	mov	r0, r5
 800c6a4:	f7fe f8d6 	bl	800a854 <_free_r>
 800c6a8:	2000      	movs	r0, #0
 800c6aa:	6360      	str	r0, [r4, #52]	; 0x34
 800c6ac:	e7c0      	b.n	800c630 <__sflush_r+0x1c>
 800c6ae:	2301      	movs	r3, #1
 800c6b0:	4628      	mov	r0, r5
 800c6b2:	47b0      	blx	r6
 800c6b4:	1c41      	adds	r1, r0, #1
 800c6b6:	d1c8      	bne.n	800c64a <__sflush_r+0x36>
 800c6b8:	682b      	ldr	r3, [r5, #0]
 800c6ba:	2b00      	cmp	r3, #0
 800c6bc:	d0c5      	beq.n	800c64a <__sflush_r+0x36>
 800c6be:	2b1d      	cmp	r3, #29
 800c6c0:	d001      	beq.n	800c6c6 <__sflush_r+0xb2>
 800c6c2:	2b16      	cmp	r3, #22
 800c6c4:	d101      	bne.n	800c6ca <__sflush_r+0xb6>
 800c6c6:	602f      	str	r7, [r5, #0]
 800c6c8:	e7b1      	b.n	800c62e <__sflush_r+0x1a>
 800c6ca:	89a3      	ldrh	r3, [r4, #12]
 800c6cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c6d0:	81a3      	strh	r3, [r4, #12]
 800c6d2:	e7ad      	b.n	800c630 <__sflush_r+0x1c>
 800c6d4:	690f      	ldr	r7, [r1, #16]
 800c6d6:	2f00      	cmp	r7, #0
 800c6d8:	d0a9      	beq.n	800c62e <__sflush_r+0x1a>
 800c6da:	0793      	lsls	r3, r2, #30
 800c6dc:	680e      	ldr	r6, [r1, #0]
 800c6de:	bf08      	it	eq
 800c6e0:	694b      	ldreq	r3, [r1, #20]
 800c6e2:	600f      	str	r7, [r1, #0]
 800c6e4:	bf18      	it	ne
 800c6e6:	2300      	movne	r3, #0
 800c6e8:	eba6 0807 	sub.w	r8, r6, r7
 800c6ec:	608b      	str	r3, [r1, #8]
 800c6ee:	f1b8 0f00 	cmp.w	r8, #0
 800c6f2:	dd9c      	ble.n	800c62e <__sflush_r+0x1a>
 800c6f4:	6a21      	ldr	r1, [r4, #32]
 800c6f6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c6f8:	4643      	mov	r3, r8
 800c6fa:	463a      	mov	r2, r7
 800c6fc:	4628      	mov	r0, r5
 800c6fe:	47b0      	blx	r6
 800c700:	2800      	cmp	r0, #0
 800c702:	dc06      	bgt.n	800c712 <__sflush_r+0xfe>
 800c704:	89a3      	ldrh	r3, [r4, #12]
 800c706:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c70a:	81a3      	strh	r3, [r4, #12]
 800c70c:	f04f 30ff 	mov.w	r0, #4294967295
 800c710:	e78e      	b.n	800c630 <__sflush_r+0x1c>
 800c712:	4407      	add	r7, r0
 800c714:	eba8 0800 	sub.w	r8, r8, r0
 800c718:	e7e9      	b.n	800c6ee <__sflush_r+0xda>
 800c71a:	bf00      	nop
 800c71c:	dfbffffe 	.word	0xdfbffffe

0800c720 <_fflush_r>:
 800c720:	b538      	push	{r3, r4, r5, lr}
 800c722:	690b      	ldr	r3, [r1, #16]
 800c724:	4605      	mov	r5, r0
 800c726:	460c      	mov	r4, r1
 800c728:	b913      	cbnz	r3, 800c730 <_fflush_r+0x10>
 800c72a:	2500      	movs	r5, #0
 800c72c:	4628      	mov	r0, r5
 800c72e:	bd38      	pop	{r3, r4, r5, pc}
 800c730:	b118      	cbz	r0, 800c73a <_fflush_r+0x1a>
 800c732:	6a03      	ldr	r3, [r0, #32]
 800c734:	b90b      	cbnz	r3, 800c73a <_fflush_r+0x1a>
 800c736:	f7fc fff3 	bl	8009720 <__sinit>
 800c73a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c73e:	2b00      	cmp	r3, #0
 800c740:	d0f3      	beq.n	800c72a <_fflush_r+0xa>
 800c742:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c744:	07d0      	lsls	r0, r2, #31
 800c746:	d404      	bmi.n	800c752 <_fflush_r+0x32>
 800c748:	0599      	lsls	r1, r3, #22
 800c74a:	d402      	bmi.n	800c752 <_fflush_r+0x32>
 800c74c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c74e:	f7fd f9ff 	bl	8009b50 <__retarget_lock_acquire_recursive>
 800c752:	4628      	mov	r0, r5
 800c754:	4621      	mov	r1, r4
 800c756:	f7ff ff5d 	bl	800c614 <__sflush_r>
 800c75a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c75c:	07da      	lsls	r2, r3, #31
 800c75e:	4605      	mov	r5, r0
 800c760:	d4e4      	bmi.n	800c72c <_fflush_r+0xc>
 800c762:	89a3      	ldrh	r3, [r4, #12]
 800c764:	059b      	lsls	r3, r3, #22
 800c766:	d4e1      	bmi.n	800c72c <_fflush_r+0xc>
 800c768:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c76a:	f7fd f9f2 	bl	8009b52 <__retarget_lock_release_recursive>
 800c76e:	e7dd      	b.n	800c72c <_fflush_r+0xc>

0800c770 <__swhatbuf_r>:
 800c770:	b570      	push	{r4, r5, r6, lr}
 800c772:	460c      	mov	r4, r1
 800c774:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c778:	2900      	cmp	r1, #0
 800c77a:	b096      	sub	sp, #88	; 0x58
 800c77c:	4615      	mov	r5, r2
 800c77e:	461e      	mov	r6, r3
 800c780:	da0d      	bge.n	800c79e <__swhatbuf_r+0x2e>
 800c782:	89a3      	ldrh	r3, [r4, #12]
 800c784:	f013 0f80 	tst.w	r3, #128	; 0x80
 800c788:	f04f 0100 	mov.w	r1, #0
 800c78c:	bf0c      	ite	eq
 800c78e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800c792:	2340      	movne	r3, #64	; 0x40
 800c794:	2000      	movs	r0, #0
 800c796:	6031      	str	r1, [r6, #0]
 800c798:	602b      	str	r3, [r5, #0]
 800c79a:	b016      	add	sp, #88	; 0x58
 800c79c:	bd70      	pop	{r4, r5, r6, pc}
 800c79e:	466a      	mov	r2, sp
 800c7a0:	f000 f874 	bl	800c88c <_fstat_r>
 800c7a4:	2800      	cmp	r0, #0
 800c7a6:	dbec      	blt.n	800c782 <__swhatbuf_r+0x12>
 800c7a8:	9901      	ldr	r1, [sp, #4]
 800c7aa:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800c7ae:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800c7b2:	4259      	negs	r1, r3
 800c7b4:	4159      	adcs	r1, r3
 800c7b6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c7ba:	e7eb      	b.n	800c794 <__swhatbuf_r+0x24>

0800c7bc <__smakebuf_r>:
 800c7bc:	898b      	ldrh	r3, [r1, #12]
 800c7be:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c7c0:	079d      	lsls	r5, r3, #30
 800c7c2:	4606      	mov	r6, r0
 800c7c4:	460c      	mov	r4, r1
 800c7c6:	d507      	bpl.n	800c7d8 <__smakebuf_r+0x1c>
 800c7c8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c7cc:	6023      	str	r3, [r4, #0]
 800c7ce:	6123      	str	r3, [r4, #16]
 800c7d0:	2301      	movs	r3, #1
 800c7d2:	6163      	str	r3, [r4, #20]
 800c7d4:	b002      	add	sp, #8
 800c7d6:	bd70      	pop	{r4, r5, r6, pc}
 800c7d8:	ab01      	add	r3, sp, #4
 800c7da:	466a      	mov	r2, sp
 800c7dc:	f7ff ffc8 	bl	800c770 <__swhatbuf_r>
 800c7e0:	9900      	ldr	r1, [sp, #0]
 800c7e2:	4605      	mov	r5, r0
 800c7e4:	4630      	mov	r0, r6
 800c7e6:	f7fe f8a9 	bl	800a93c <_malloc_r>
 800c7ea:	b948      	cbnz	r0, 800c800 <__smakebuf_r+0x44>
 800c7ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c7f0:	059a      	lsls	r2, r3, #22
 800c7f2:	d4ef      	bmi.n	800c7d4 <__smakebuf_r+0x18>
 800c7f4:	f023 0303 	bic.w	r3, r3, #3
 800c7f8:	f043 0302 	orr.w	r3, r3, #2
 800c7fc:	81a3      	strh	r3, [r4, #12]
 800c7fe:	e7e3      	b.n	800c7c8 <__smakebuf_r+0xc>
 800c800:	89a3      	ldrh	r3, [r4, #12]
 800c802:	6020      	str	r0, [r4, #0]
 800c804:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c808:	81a3      	strh	r3, [r4, #12]
 800c80a:	9b00      	ldr	r3, [sp, #0]
 800c80c:	6163      	str	r3, [r4, #20]
 800c80e:	9b01      	ldr	r3, [sp, #4]
 800c810:	6120      	str	r0, [r4, #16]
 800c812:	b15b      	cbz	r3, 800c82c <__smakebuf_r+0x70>
 800c814:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c818:	4630      	mov	r0, r6
 800c81a:	f000 f849 	bl	800c8b0 <_isatty_r>
 800c81e:	b128      	cbz	r0, 800c82c <__smakebuf_r+0x70>
 800c820:	89a3      	ldrh	r3, [r4, #12]
 800c822:	f023 0303 	bic.w	r3, r3, #3
 800c826:	f043 0301 	orr.w	r3, r3, #1
 800c82a:	81a3      	strh	r3, [r4, #12]
 800c82c:	89a3      	ldrh	r3, [r4, #12]
 800c82e:	431d      	orrs	r5, r3
 800c830:	81a5      	strh	r5, [r4, #12]
 800c832:	e7cf      	b.n	800c7d4 <__smakebuf_r+0x18>

0800c834 <memmove>:
 800c834:	4288      	cmp	r0, r1
 800c836:	b510      	push	{r4, lr}
 800c838:	eb01 0402 	add.w	r4, r1, r2
 800c83c:	d902      	bls.n	800c844 <memmove+0x10>
 800c83e:	4284      	cmp	r4, r0
 800c840:	4623      	mov	r3, r4
 800c842:	d807      	bhi.n	800c854 <memmove+0x20>
 800c844:	1e43      	subs	r3, r0, #1
 800c846:	42a1      	cmp	r1, r4
 800c848:	d008      	beq.n	800c85c <memmove+0x28>
 800c84a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c84e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c852:	e7f8      	b.n	800c846 <memmove+0x12>
 800c854:	4402      	add	r2, r0
 800c856:	4601      	mov	r1, r0
 800c858:	428a      	cmp	r2, r1
 800c85a:	d100      	bne.n	800c85e <memmove+0x2a>
 800c85c:	bd10      	pop	{r4, pc}
 800c85e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c862:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c866:	e7f7      	b.n	800c858 <memmove+0x24>

0800c868 <strncmp>:
 800c868:	b510      	push	{r4, lr}
 800c86a:	b16a      	cbz	r2, 800c888 <strncmp+0x20>
 800c86c:	3901      	subs	r1, #1
 800c86e:	1884      	adds	r4, r0, r2
 800c870:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c874:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800c878:	429a      	cmp	r2, r3
 800c87a:	d103      	bne.n	800c884 <strncmp+0x1c>
 800c87c:	42a0      	cmp	r0, r4
 800c87e:	d001      	beq.n	800c884 <strncmp+0x1c>
 800c880:	2a00      	cmp	r2, #0
 800c882:	d1f5      	bne.n	800c870 <strncmp+0x8>
 800c884:	1ad0      	subs	r0, r2, r3
 800c886:	bd10      	pop	{r4, pc}
 800c888:	4610      	mov	r0, r2
 800c88a:	e7fc      	b.n	800c886 <strncmp+0x1e>

0800c88c <_fstat_r>:
 800c88c:	b538      	push	{r3, r4, r5, lr}
 800c88e:	4d07      	ldr	r5, [pc, #28]	; (800c8ac <_fstat_r+0x20>)
 800c890:	2300      	movs	r3, #0
 800c892:	4604      	mov	r4, r0
 800c894:	4608      	mov	r0, r1
 800c896:	4611      	mov	r1, r2
 800c898:	602b      	str	r3, [r5, #0]
 800c89a:	f7f5 f95a 	bl	8001b52 <_fstat>
 800c89e:	1c43      	adds	r3, r0, #1
 800c8a0:	d102      	bne.n	800c8a8 <_fstat_r+0x1c>
 800c8a2:	682b      	ldr	r3, [r5, #0]
 800c8a4:	b103      	cbz	r3, 800c8a8 <_fstat_r+0x1c>
 800c8a6:	6023      	str	r3, [r4, #0]
 800c8a8:	bd38      	pop	{r3, r4, r5, pc}
 800c8aa:	bf00      	nop
 800c8ac:	20000688 	.word	0x20000688

0800c8b0 <_isatty_r>:
 800c8b0:	b538      	push	{r3, r4, r5, lr}
 800c8b2:	4d06      	ldr	r5, [pc, #24]	; (800c8cc <_isatty_r+0x1c>)
 800c8b4:	2300      	movs	r3, #0
 800c8b6:	4604      	mov	r4, r0
 800c8b8:	4608      	mov	r0, r1
 800c8ba:	602b      	str	r3, [r5, #0]
 800c8bc:	f7f5 f959 	bl	8001b72 <_isatty>
 800c8c0:	1c43      	adds	r3, r0, #1
 800c8c2:	d102      	bne.n	800c8ca <_isatty_r+0x1a>
 800c8c4:	682b      	ldr	r3, [r5, #0]
 800c8c6:	b103      	cbz	r3, 800c8ca <_isatty_r+0x1a>
 800c8c8:	6023      	str	r3, [r4, #0]
 800c8ca:	bd38      	pop	{r3, r4, r5, pc}
 800c8cc:	20000688 	.word	0x20000688

0800c8d0 <_sbrk_r>:
 800c8d0:	b538      	push	{r3, r4, r5, lr}
 800c8d2:	4d06      	ldr	r5, [pc, #24]	; (800c8ec <_sbrk_r+0x1c>)
 800c8d4:	2300      	movs	r3, #0
 800c8d6:	4604      	mov	r4, r0
 800c8d8:	4608      	mov	r0, r1
 800c8da:	602b      	str	r3, [r5, #0]
 800c8dc:	f7f5 f962 	bl	8001ba4 <_sbrk>
 800c8e0:	1c43      	adds	r3, r0, #1
 800c8e2:	d102      	bne.n	800c8ea <_sbrk_r+0x1a>
 800c8e4:	682b      	ldr	r3, [r5, #0]
 800c8e6:	b103      	cbz	r3, 800c8ea <_sbrk_r+0x1a>
 800c8e8:	6023      	str	r3, [r4, #0]
 800c8ea:	bd38      	pop	{r3, r4, r5, pc}
 800c8ec:	20000688 	.word	0x20000688

0800c8f0 <memcpy>:
 800c8f0:	440a      	add	r2, r1
 800c8f2:	4291      	cmp	r1, r2
 800c8f4:	f100 33ff 	add.w	r3, r0, #4294967295
 800c8f8:	d100      	bne.n	800c8fc <memcpy+0xc>
 800c8fa:	4770      	bx	lr
 800c8fc:	b510      	push	{r4, lr}
 800c8fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c902:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c906:	4291      	cmp	r1, r2
 800c908:	d1f9      	bne.n	800c8fe <memcpy+0xe>
 800c90a:	bd10      	pop	{r4, pc}
 800c90c:	0000      	movs	r0, r0
	...

0800c910 <nan>:
 800c910:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800c918 <nan+0x8>
 800c914:	4770      	bx	lr
 800c916:	bf00      	nop
 800c918:	00000000 	.word	0x00000000
 800c91c:	7ff80000 	.word	0x7ff80000

0800c920 <__assert_func>:
 800c920:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c922:	4614      	mov	r4, r2
 800c924:	461a      	mov	r2, r3
 800c926:	4b09      	ldr	r3, [pc, #36]	; (800c94c <__assert_func+0x2c>)
 800c928:	681b      	ldr	r3, [r3, #0]
 800c92a:	4605      	mov	r5, r0
 800c92c:	68d8      	ldr	r0, [r3, #12]
 800c92e:	b14c      	cbz	r4, 800c944 <__assert_func+0x24>
 800c930:	4b07      	ldr	r3, [pc, #28]	; (800c950 <__assert_func+0x30>)
 800c932:	9100      	str	r1, [sp, #0]
 800c934:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c938:	4906      	ldr	r1, [pc, #24]	; (800c954 <__assert_func+0x34>)
 800c93a:	462b      	mov	r3, r5
 800c93c:	f000 fbca 	bl	800d0d4 <fiprintf>
 800c940:	f000 fbda 	bl	800d0f8 <abort>
 800c944:	4b04      	ldr	r3, [pc, #16]	; (800c958 <__assert_func+0x38>)
 800c946:	461c      	mov	r4, r3
 800c948:	e7f3      	b.n	800c932 <__assert_func+0x12>
 800c94a:	bf00      	nop
 800c94c:	20000064 	.word	0x20000064
 800c950:	0800d612 	.word	0x0800d612
 800c954:	0800d61f 	.word	0x0800d61f
 800c958:	0800d64d 	.word	0x0800d64d

0800c95c <_calloc_r>:
 800c95c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c95e:	fba1 2402 	umull	r2, r4, r1, r2
 800c962:	b94c      	cbnz	r4, 800c978 <_calloc_r+0x1c>
 800c964:	4611      	mov	r1, r2
 800c966:	9201      	str	r2, [sp, #4]
 800c968:	f7fd ffe8 	bl	800a93c <_malloc_r>
 800c96c:	9a01      	ldr	r2, [sp, #4]
 800c96e:	4605      	mov	r5, r0
 800c970:	b930      	cbnz	r0, 800c980 <_calloc_r+0x24>
 800c972:	4628      	mov	r0, r5
 800c974:	b003      	add	sp, #12
 800c976:	bd30      	pop	{r4, r5, pc}
 800c978:	220c      	movs	r2, #12
 800c97a:	6002      	str	r2, [r0, #0]
 800c97c:	2500      	movs	r5, #0
 800c97e:	e7f8      	b.n	800c972 <_calloc_r+0x16>
 800c980:	4621      	mov	r1, r4
 800c982:	f7fd f869 	bl	8009a58 <memset>
 800c986:	e7f4      	b.n	800c972 <_calloc_r+0x16>

0800c988 <rshift>:
 800c988:	6903      	ldr	r3, [r0, #16]
 800c98a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800c98e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c992:	ea4f 1261 	mov.w	r2, r1, asr #5
 800c996:	f100 0414 	add.w	r4, r0, #20
 800c99a:	dd45      	ble.n	800ca28 <rshift+0xa0>
 800c99c:	f011 011f 	ands.w	r1, r1, #31
 800c9a0:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800c9a4:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800c9a8:	d10c      	bne.n	800c9c4 <rshift+0x3c>
 800c9aa:	f100 0710 	add.w	r7, r0, #16
 800c9ae:	4629      	mov	r1, r5
 800c9b0:	42b1      	cmp	r1, r6
 800c9b2:	d334      	bcc.n	800ca1e <rshift+0x96>
 800c9b4:	1a9b      	subs	r3, r3, r2
 800c9b6:	009b      	lsls	r3, r3, #2
 800c9b8:	1eea      	subs	r2, r5, #3
 800c9ba:	4296      	cmp	r6, r2
 800c9bc:	bf38      	it	cc
 800c9be:	2300      	movcc	r3, #0
 800c9c0:	4423      	add	r3, r4
 800c9c2:	e015      	b.n	800c9f0 <rshift+0x68>
 800c9c4:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800c9c8:	f1c1 0820 	rsb	r8, r1, #32
 800c9cc:	40cf      	lsrs	r7, r1
 800c9ce:	f105 0e04 	add.w	lr, r5, #4
 800c9d2:	46a1      	mov	r9, r4
 800c9d4:	4576      	cmp	r6, lr
 800c9d6:	46f4      	mov	ip, lr
 800c9d8:	d815      	bhi.n	800ca06 <rshift+0x7e>
 800c9da:	1a9a      	subs	r2, r3, r2
 800c9dc:	0092      	lsls	r2, r2, #2
 800c9de:	3a04      	subs	r2, #4
 800c9e0:	3501      	adds	r5, #1
 800c9e2:	42ae      	cmp	r6, r5
 800c9e4:	bf38      	it	cc
 800c9e6:	2200      	movcc	r2, #0
 800c9e8:	18a3      	adds	r3, r4, r2
 800c9ea:	50a7      	str	r7, [r4, r2]
 800c9ec:	b107      	cbz	r7, 800c9f0 <rshift+0x68>
 800c9ee:	3304      	adds	r3, #4
 800c9f0:	1b1a      	subs	r2, r3, r4
 800c9f2:	42a3      	cmp	r3, r4
 800c9f4:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800c9f8:	bf08      	it	eq
 800c9fa:	2300      	moveq	r3, #0
 800c9fc:	6102      	str	r2, [r0, #16]
 800c9fe:	bf08      	it	eq
 800ca00:	6143      	streq	r3, [r0, #20]
 800ca02:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ca06:	f8dc c000 	ldr.w	ip, [ip]
 800ca0a:	fa0c fc08 	lsl.w	ip, ip, r8
 800ca0e:	ea4c 0707 	orr.w	r7, ip, r7
 800ca12:	f849 7b04 	str.w	r7, [r9], #4
 800ca16:	f85e 7b04 	ldr.w	r7, [lr], #4
 800ca1a:	40cf      	lsrs	r7, r1
 800ca1c:	e7da      	b.n	800c9d4 <rshift+0x4c>
 800ca1e:	f851 cb04 	ldr.w	ip, [r1], #4
 800ca22:	f847 cf04 	str.w	ip, [r7, #4]!
 800ca26:	e7c3      	b.n	800c9b0 <rshift+0x28>
 800ca28:	4623      	mov	r3, r4
 800ca2a:	e7e1      	b.n	800c9f0 <rshift+0x68>

0800ca2c <__hexdig_fun>:
 800ca2c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800ca30:	2b09      	cmp	r3, #9
 800ca32:	d802      	bhi.n	800ca3a <__hexdig_fun+0xe>
 800ca34:	3820      	subs	r0, #32
 800ca36:	b2c0      	uxtb	r0, r0
 800ca38:	4770      	bx	lr
 800ca3a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800ca3e:	2b05      	cmp	r3, #5
 800ca40:	d801      	bhi.n	800ca46 <__hexdig_fun+0x1a>
 800ca42:	3847      	subs	r0, #71	; 0x47
 800ca44:	e7f7      	b.n	800ca36 <__hexdig_fun+0xa>
 800ca46:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800ca4a:	2b05      	cmp	r3, #5
 800ca4c:	d801      	bhi.n	800ca52 <__hexdig_fun+0x26>
 800ca4e:	3827      	subs	r0, #39	; 0x27
 800ca50:	e7f1      	b.n	800ca36 <__hexdig_fun+0xa>
 800ca52:	2000      	movs	r0, #0
 800ca54:	4770      	bx	lr
	...

0800ca58 <__gethex>:
 800ca58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca5c:	4617      	mov	r7, r2
 800ca5e:	680a      	ldr	r2, [r1, #0]
 800ca60:	b085      	sub	sp, #20
 800ca62:	f102 0b02 	add.w	fp, r2, #2
 800ca66:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800ca6a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800ca6e:	4681      	mov	r9, r0
 800ca70:	468a      	mov	sl, r1
 800ca72:	9302      	str	r3, [sp, #8]
 800ca74:	32fe      	adds	r2, #254	; 0xfe
 800ca76:	eb02 030b 	add.w	r3, r2, fp
 800ca7a:	46d8      	mov	r8, fp
 800ca7c:	f81b 0b01 	ldrb.w	r0, [fp], #1
 800ca80:	9301      	str	r3, [sp, #4]
 800ca82:	2830      	cmp	r0, #48	; 0x30
 800ca84:	d0f7      	beq.n	800ca76 <__gethex+0x1e>
 800ca86:	f7ff ffd1 	bl	800ca2c <__hexdig_fun>
 800ca8a:	4604      	mov	r4, r0
 800ca8c:	2800      	cmp	r0, #0
 800ca8e:	d138      	bne.n	800cb02 <__gethex+0xaa>
 800ca90:	49a7      	ldr	r1, [pc, #668]	; (800cd30 <__gethex+0x2d8>)
 800ca92:	2201      	movs	r2, #1
 800ca94:	4640      	mov	r0, r8
 800ca96:	f7ff fee7 	bl	800c868 <strncmp>
 800ca9a:	4606      	mov	r6, r0
 800ca9c:	2800      	cmp	r0, #0
 800ca9e:	d169      	bne.n	800cb74 <__gethex+0x11c>
 800caa0:	f898 0001 	ldrb.w	r0, [r8, #1]
 800caa4:	465d      	mov	r5, fp
 800caa6:	f7ff ffc1 	bl	800ca2c <__hexdig_fun>
 800caaa:	2800      	cmp	r0, #0
 800caac:	d064      	beq.n	800cb78 <__gethex+0x120>
 800caae:	465a      	mov	r2, fp
 800cab0:	7810      	ldrb	r0, [r2, #0]
 800cab2:	2830      	cmp	r0, #48	; 0x30
 800cab4:	4690      	mov	r8, r2
 800cab6:	f102 0201 	add.w	r2, r2, #1
 800caba:	d0f9      	beq.n	800cab0 <__gethex+0x58>
 800cabc:	f7ff ffb6 	bl	800ca2c <__hexdig_fun>
 800cac0:	2301      	movs	r3, #1
 800cac2:	fab0 f480 	clz	r4, r0
 800cac6:	0964      	lsrs	r4, r4, #5
 800cac8:	465e      	mov	r6, fp
 800caca:	9301      	str	r3, [sp, #4]
 800cacc:	4642      	mov	r2, r8
 800cace:	4615      	mov	r5, r2
 800cad0:	3201      	adds	r2, #1
 800cad2:	7828      	ldrb	r0, [r5, #0]
 800cad4:	f7ff ffaa 	bl	800ca2c <__hexdig_fun>
 800cad8:	2800      	cmp	r0, #0
 800cada:	d1f8      	bne.n	800cace <__gethex+0x76>
 800cadc:	4994      	ldr	r1, [pc, #592]	; (800cd30 <__gethex+0x2d8>)
 800cade:	2201      	movs	r2, #1
 800cae0:	4628      	mov	r0, r5
 800cae2:	f7ff fec1 	bl	800c868 <strncmp>
 800cae6:	b978      	cbnz	r0, 800cb08 <__gethex+0xb0>
 800cae8:	b946      	cbnz	r6, 800cafc <__gethex+0xa4>
 800caea:	1c6e      	adds	r6, r5, #1
 800caec:	4632      	mov	r2, r6
 800caee:	4615      	mov	r5, r2
 800caf0:	3201      	adds	r2, #1
 800caf2:	7828      	ldrb	r0, [r5, #0]
 800caf4:	f7ff ff9a 	bl	800ca2c <__hexdig_fun>
 800caf8:	2800      	cmp	r0, #0
 800cafa:	d1f8      	bne.n	800caee <__gethex+0x96>
 800cafc:	1b73      	subs	r3, r6, r5
 800cafe:	009e      	lsls	r6, r3, #2
 800cb00:	e004      	b.n	800cb0c <__gethex+0xb4>
 800cb02:	2400      	movs	r4, #0
 800cb04:	4626      	mov	r6, r4
 800cb06:	e7e1      	b.n	800cacc <__gethex+0x74>
 800cb08:	2e00      	cmp	r6, #0
 800cb0a:	d1f7      	bne.n	800cafc <__gethex+0xa4>
 800cb0c:	782b      	ldrb	r3, [r5, #0]
 800cb0e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800cb12:	2b50      	cmp	r3, #80	; 0x50
 800cb14:	d13d      	bne.n	800cb92 <__gethex+0x13a>
 800cb16:	786b      	ldrb	r3, [r5, #1]
 800cb18:	2b2b      	cmp	r3, #43	; 0x2b
 800cb1a:	d02f      	beq.n	800cb7c <__gethex+0x124>
 800cb1c:	2b2d      	cmp	r3, #45	; 0x2d
 800cb1e:	d031      	beq.n	800cb84 <__gethex+0x12c>
 800cb20:	1c69      	adds	r1, r5, #1
 800cb22:	f04f 0b00 	mov.w	fp, #0
 800cb26:	7808      	ldrb	r0, [r1, #0]
 800cb28:	f7ff ff80 	bl	800ca2c <__hexdig_fun>
 800cb2c:	1e42      	subs	r2, r0, #1
 800cb2e:	b2d2      	uxtb	r2, r2
 800cb30:	2a18      	cmp	r2, #24
 800cb32:	d82e      	bhi.n	800cb92 <__gethex+0x13a>
 800cb34:	f1a0 0210 	sub.w	r2, r0, #16
 800cb38:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800cb3c:	f7ff ff76 	bl	800ca2c <__hexdig_fun>
 800cb40:	f100 3cff 	add.w	ip, r0, #4294967295
 800cb44:	fa5f fc8c 	uxtb.w	ip, ip
 800cb48:	f1bc 0f18 	cmp.w	ip, #24
 800cb4c:	d91d      	bls.n	800cb8a <__gethex+0x132>
 800cb4e:	f1bb 0f00 	cmp.w	fp, #0
 800cb52:	d000      	beq.n	800cb56 <__gethex+0xfe>
 800cb54:	4252      	negs	r2, r2
 800cb56:	4416      	add	r6, r2
 800cb58:	f8ca 1000 	str.w	r1, [sl]
 800cb5c:	b1dc      	cbz	r4, 800cb96 <__gethex+0x13e>
 800cb5e:	9b01      	ldr	r3, [sp, #4]
 800cb60:	2b00      	cmp	r3, #0
 800cb62:	bf14      	ite	ne
 800cb64:	f04f 0800 	movne.w	r8, #0
 800cb68:	f04f 0806 	moveq.w	r8, #6
 800cb6c:	4640      	mov	r0, r8
 800cb6e:	b005      	add	sp, #20
 800cb70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb74:	4645      	mov	r5, r8
 800cb76:	4626      	mov	r6, r4
 800cb78:	2401      	movs	r4, #1
 800cb7a:	e7c7      	b.n	800cb0c <__gethex+0xb4>
 800cb7c:	f04f 0b00 	mov.w	fp, #0
 800cb80:	1ca9      	adds	r1, r5, #2
 800cb82:	e7d0      	b.n	800cb26 <__gethex+0xce>
 800cb84:	f04f 0b01 	mov.w	fp, #1
 800cb88:	e7fa      	b.n	800cb80 <__gethex+0x128>
 800cb8a:	230a      	movs	r3, #10
 800cb8c:	fb03 0002 	mla	r0, r3, r2, r0
 800cb90:	e7d0      	b.n	800cb34 <__gethex+0xdc>
 800cb92:	4629      	mov	r1, r5
 800cb94:	e7e0      	b.n	800cb58 <__gethex+0x100>
 800cb96:	eba5 0308 	sub.w	r3, r5, r8
 800cb9a:	3b01      	subs	r3, #1
 800cb9c:	4621      	mov	r1, r4
 800cb9e:	2b07      	cmp	r3, #7
 800cba0:	dc0a      	bgt.n	800cbb8 <__gethex+0x160>
 800cba2:	4648      	mov	r0, r9
 800cba4:	f7fd ff56 	bl	800aa54 <_Balloc>
 800cba8:	4604      	mov	r4, r0
 800cbaa:	b940      	cbnz	r0, 800cbbe <__gethex+0x166>
 800cbac:	4b61      	ldr	r3, [pc, #388]	; (800cd34 <__gethex+0x2dc>)
 800cbae:	4602      	mov	r2, r0
 800cbb0:	21e4      	movs	r1, #228	; 0xe4
 800cbb2:	4861      	ldr	r0, [pc, #388]	; (800cd38 <__gethex+0x2e0>)
 800cbb4:	f7ff feb4 	bl	800c920 <__assert_func>
 800cbb8:	3101      	adds	r1, #1
 800cbba:	105b      	asrs	r3, r3, #1
 800cbbc:	e7ef      	b.n	800cb9e <__gethex+0x146>
 800cbbe:	f100 0a14 	add.w	sl, r0, #20
 800cbc2:	2300      	movs	r3, #0
 800cbc4:	495a      	ldr	r1, [pc, #360]	; (800cd30 <__gethex+0x2d8>)
 800cbc6:	f8cd a004 	str.w	sl, [sp, #4]
 800cbca:	469b      	mov	fp, r3
 800cbcc:	45a8      	cmp	r8, r5
 800cbce:	d342      	bcc.n	800cc56 <__gethex+0x1fe>
 800cbd0:	9801      	ldr	r0, [sp, #4]
 800cbd2:	f840 bb04 	str.w	fp, [r0], #4
 800cbd6:	eba0 000a 	sub.w	r0, r0, sl
 800cbda:	1080      	asrs	r0, r0, #2
 800cbdc:	6120      	str	r0, [r4, #16]
 800cbde:	ea4f 1840 	mov.w	r8, r0, lsl #5
 800cbe2:	4658      	mov	r0, fp
 800cbe4:	f7fe f828 	bl	800ac38 <__hi0bits>
 800cbe8:	683d      	ldr	r5, [r7, #0]
 800cbea:	eba8 0000 	sub.w	r0, r8, r0
 800cbee:	42a8      	cmp	r0, r5
 800cbf0:	dd59      	ble.n	800cca6 <__gethex+0x24e>
 800cbf2:	eba0 0805 	sub.w	r8, r0, r5
 800cbf6:	4641      	mov	r1, r8
 800cbf8:	4620      	mov	r0, r4
 800cbfa:	f7fe fbb7 	bl	800b36c <__any_on>
 800cbfe:	4683      	mov	fp, r0
 800cc00:	b1b8      	cbz	r0, 800cc32 <__gethex+0x1da>
 800cc02:	f108 33ff 	add.w	r3, r8, #4294967295
 800cc06:	1159      	asrs	r1, r3, #5
 800cc08:	f003 021f 	and.w	r2, r3, #31
 800cc0c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800cc10:	f04f 0b01 	mov.w	fp, #1
 800cc14:	fa0b f202 	lsl.w	r2, fp, r2
 800cc18:	420a      	tst	r2, r1
 800cc1a:	d00a      	beq.n	800cc32 <__gethex+0x1da>
 800cc1c:	455b      	cmp	r3, fp
 800cc1e:	dd06      	ble.n	800cc2e <__gethex+0x1d6>
 800cc20:	f1a8 0102 	sub.w	r1, r8, #2
 800cc24:	4620      	mov	r0, r4
 800cc26:	f7fe fba1 	bl	800b36c <__any_on>
 800cc2a:	2800      	cmp	r0, #0
 800cc2c:	d138      	bne.n	800cca0 <__gethex+0x248>
 800cc2e:	f04f 0b02 	mov.w	fp, #2
 800cc32:	4641      	mov	r1, r8
 800cc34:	4620      	mov	r0, r4
 800cc36:	f7ff fea7 	bl	800c988 <rshift>
 800cc3a:	4446      	add	r6, r8
 800cc3c:	68bb      	ldr	r3, [r7, #8]
 800cc3e:	42b3      	cmp	r3, r6
 800cc40:	da41      	bge.n	800ccc6 <__gethex+0x26e>
 800cc42:	4621      	mov	r1, r4
 800cc44:	4648      	mov	r0, r9
 800cc46:	f7fd ff45 	bl	800aad4 <_Bfree>
 800cc4a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800cc4c:	2300      	movs	r3, #0
 800cc4e:	6013      	str	r3, [r2, #0]
 800cc50:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 800cc54:	e78a      	b.n	800cb6c <__gethex+0x114>
 800cc56:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 800cc5a:	2a2e      	cmp	r2, #46	; 0x2e
 800cc5c:	d014      	beq.n	800cc88 <__gethex+0x230>
 800cc5e:	2b20      	cmp	r3, #32
 800cc60:	d106      	bne.n	800cc70 <__gethex+0x218>
 800cc62:	9b01      	ldr	r3, [sp, #4]
 800cc64:	f843 bb04 	str.w	fp, [r3], #4
 800cc68:	f04f 0b00 	mov.w	fp, #0
 800cc6c:	9301      	str	r3, [sp, #4]
 800cc6e:	465b      	mov	r3, fp
 800cc70:	7828      	ldrb	r0, [r5, #0]
 800cc72:	9303      	str	r3, [sp, #12]
 800cc74:	f7ff feda 	bl	800ca2c <__hexdig_fun>
 800cc78:	9b03      	ldr	r3, [sp, #12]
 800cc7a:	f000 000f 	and.w	r0, r0, #15
 800cc7e:	4098      	lsls	r0, r3
 800cc80:	ea4b 0b00 	orr.w	fp, fp, r0
 800cc84:	3304      	adds	r3, #4
 800cc86:	e7a1      	b.n	800cbcc <__gethex+0x174>
 800cc88:	45a8      	cmp	r8, r5
 800cc8a:	d8e8      	bhi.n	800cc5e <__gethex+0x206>
 800cc8c:	2201      	movs	r2, #1
 800cc8e:	4628      	mov	r0, r5
 800cc90:	9303      	str	r3, [sp, #12]
 800cc92:	f7ff fde9 	bl	800c868 <strncmp>
 800cc96:	4926      	ldr	r1, [pc, #152]	; (800cd30 <__gethex+0x2d8>)
 800cc98:	9b03      	ldr	r3, [sp, #12]
 800cc9a:	2800      	cmp	r0, #0
 800cc9c:	d1df      	bne.n	800cc5e <__gethex+0x206>
 800cc9e:	e795      	b.n	800cbcc <__gethex+0x174>
 800cca0:	f04f 0b03 	mov.w	fp, #3
 800cca4:	e7c5      	b.n	800cc32 <__gethex+0x1da>
 800cca6:	da0b      	bge.n	800ccc0 <__gethex+0x268>
 800cca8:	eba5 0800 	sub.w	r8, r5, r0
 800ccac:	4621      	mov	r1, r4
 800ccae:	4642      	mov	r2, r8
 800ccb0:	4648      	mov	r0, r9
 800ccb2:	f7fe f929 	bl	800af08 <__lshift>
 800ccb6:	eba6 0608 	sub.w	r6, r6, r8
 800ccba:	4604      	mov	r4, r0
 800ccbc:	f100 0a14 	add.w	sl, r0, #20
 800ccc0:	f04f 0b00 	mov.w	fp, #0
 800ccc4:	e7ba      	b.n	800cc3c <__gethex+0x1e4>
 800ccc6:	687b      	ldr	r3, [r7, #4]
 800ccc8:	42b3      	cmp	r3, r6
 800ccca:	dd73      	ble.n	800cdb4 <__gethex+0x35c>
 800cccc:	1b9e      	subs	r6, r3, r6
 800ccce:	42b5      	cmp	r5, r6
 800ccd0:	dc34      	bgt.n	800cd3c <__gethex+0x2e4>
 800ccd2:	68fb      	ldr	r3, [r7, #12]
 800ccd4:	2b02      	cmp	r3, #2
 800ccd6:	d023      	beq.n	800cd20 <__gethex+0x2c8>
 800ccd8:	2b03      	cmp	r3, #3
 800ccda:	d025      	beq.n	800cd28 <__gethex+0x2d0>
 800ccdc:	2b01      	cmp	r3, #1
 800ccde:	d115      	bne.n	800cd0c <__gethex+0x2b4>
 800cce0:	42b5      	cmp	r5, r6
 800cce2:	d113      	bne.n	800cd0c <__gethex+0x2b4>
 800cce4:	2d01      	cmp	r5, #1
 800cce6:	d10b      	bne.n	800cd00 <__gethex+0x2a8>
 800cce8:	9a02      	ldr	r2, [sp, #8]
 800ccea:	687b      	ldr	r3, [r7, #4]
 800ccec:	6013      	str	r3, [r2, #0]
 800ccee:	2301      	movs	r3, #1
 800ccf0:	6123      	str	r3, [r4, #16]
 800ccf2:	f8ca 3000 	str.w	r3, [sl]
 800ccf6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ccf8:	f04f 0862 	mov.w	r8, #98	; 0x62
 800ccfc:	601c      	str	r4, [r3, #0]
 800ccfe:	e735      	b.n	800cb6c <__gethex+0x114>
 800cd00:	1e69      	subs	r1, r5, #1
 800cd02:	4620      	mov	r0, r4
 800cd04:	f7fe fb32 	bl	800b36c <__any_on>
 800cd08:	2800      	cmp	r0, #0
 800cd0a:	d1ed      	bne.n	800cce8 <__gethex+0x290>
 800cd0c:	4621      	mov	r1, r4
 800cd0e:	4648      	mov	r0, r9
 800cd10:	f7fd fee0 	bl	800aad4 <_Bfree>
 800cd14:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800cd16:	2300      	movs	r3, #0
 800cd18:	6013      	str	r3, [r2, #0]
 800cd1a:	f04f 0850 	mov.w	r8, #80	; 0x50
 800cd1e:	e725      	b.n	800cb6c <__gethex+0x114>
 800cd20:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800cd22:	2b00      	cmp	r3, #0
 800cd24:	d1f2      	bne.n	800cd0c <__gethex+0x2b4>
 800cd26:	e7df      	b.n	800cce8 <__gethex+0x290>
 800cd28:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800cd2a:	2b00      	cmp	r3, #0
 800cd2c:	d1dc      	bne.n	800cce8 <__gethex+0x290>
 800cd2e:	e7ed      	b.n	800cd0c <__gethex+0x2b4>
 800cd30:	0800d4a4 	.word	0x0800d4a4
 800cd34:	0800d339 	.word	0x0800d339
 800cd38:	0800d64e 	.word	0x0800d64e
 800cd3c:	f106 38ff 	add.w	r8, r6, #4294967295
 800cd40:	f1bb 0f00 	cmp.w	fp, #0
 800cd44:	d133      	bne.n	800cdae <__gethex+0x356>
 800cd46:	f1b8 0f00 	cmp.w	r8, #0
 800cd4a:	d004      	beq.n	800cd56 <__gethex+0x2fe>
 800cd4c:	4641      	mov	r1, r8
 800cd4e:	4620      	mov	r0, r4
 800cd50:	f7fe fb0c 	bl	800b36c <__any_on>
 800cd54:	4683      	mov	fp, r0
 800cd56:	ea4f 1268 	mov.w	r2, r8, asr #5
 800cd5a:	2301      	movs	r3, #1
 800cd5c:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800cd60:	f008 081f 	and.w	r8, r8, #31
 800cd64:	fa03 f308 	lsl.w	r3, r3, r8
 800cd68:	4213      	tst	r3, r2
 800cd6a:	4631      	mov	r1, r6
 800cd6c:	4620      	mov	r0, r4
 800cd6e:	bf18      	it	ne
 800cd70:	f04b 0b02 	orrne.w	fp, fp, #2
 800cd74:	1bad      	subs	r5, r5, r6
 800cd76:	f7ff fe07 	bl	800c988 <rshift>
 800cd7a:	687e      	ldr	r6, [r7, #4]
 800cd7c:	f04f 0802 	mov.w	r8, #2
 800cd80:	f1bb 0f00 	cmp.w	fp, #0
 800cd84:	d04a      	beq.n	800ce1c <__gethex+0x3c4>
 800cd86:	68fb      	ldr	r3, [r7, #12]
 800cd88:	2b02      	cmp	r3, #2
 800cd8a:	d016      	beq.n	800cdba <__gethex+0x362>
 800cd8c:	2b03      	cmp	r3, #3
 800cd8e:	d018      	beq.n	800cdc2 <__gethex+0x36a>
 800cd90:	2b01      	cmp	r3, #1
 800cd92:	d109      	bne.n	800cda8 <__gethex+0x350>
 800cd94:	f01b 0f02 	tst.w	fp, #2
 800cd98:	d006      	beq.n	800cda8 <__gethex+0x350>
 800cd9a:	f8da 3000 	ldr.w	r3, [sl]
 800cd9e:	ea4b 0b03 	orr.w	fp, fp, r3
 800cda2:	f01b 0f01 	tst.w	fp, #1
 800cda6:	d10f      	bne.n	800cdc8 <__gethex+0x370>
 800cda8:	f048 0810 	orr.w	r8, r8, #16
 800cdac:	e036      	b.n	800ce1c <__gethex+0x3c4>
 800cdae:	f04f 0b01 	mov.w	fp, #1
 800cdb2:	e7d0      	b.n	800cd56 <__gethex+0x2fe>
 800cdb4:	f04f 0801 	mov.w	r8, #1
 800cdb8:	e7e2      	b.n	800cd80 <__gethex+0x328>
 800cdba:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800cdbc:	f1c3 0301 	rsb	r3, r3, #1
 800cdc0:	930f      	str	r3, [sp, #60]	; 0x3c
 800cdc2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800cdc4:	2b00      	cmp	r3, #0
 800cdc6:	d0ef      	beq.n	800cda8 <__gethex+0x350>
 800cdc8:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800cdcc:	f104 0214 	add.w	r2, r4, #20
 800cdd0:	ea4f 038b 	mov.w	r3, fp, lsl #2
 800cdd4:	9301      	str	r3, [sp, #4]
 800cdd6:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 800cdda:	2300      	movs	r3, #0
 800cddc:	4694      	mov	ip, r2
 800cdde:	f852 1b04 	ldr.w	r1, [r2], #4
 800cde2:	f1b1 3fff 	cmp.w	r1, #4294967295
 800cde6:	d01e      	beq.n	800ce26 <__gethex+0x3ce>
 800cde8:	3101      	adds	r1, #1
 800cdea:	f8cc 1000 	str.w	r1, [ip]
 800cdee:	f1b8 0f02 	cmp.w	r8, #2
 800cdf2:	f104 0214 	add.w	r2, r4, #20
 800cdf6:	d13d      	bne.n	800ce74 <__gethex+0x41c>
 800cdf8:	683b      	ldr	r3, [r7, #0]
 800cdfa:	3b01      	subs	r3, #1
 800cdfc:	42ab      	cmp	r3, r5
 800cdfe:	d10b      	bne.n	800ce18 <__gethex+0x3c0>
 800ce00:	1169      	asrs	r1, r5, #5
 800ce02:	2301      	movs	r3, #1
 800ce04:	f005 051f 	and.w	r5, r5, #31
 800ce08:	fa03 f505 	lsl.w	r5, r3, r5
 800ce0c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ce10:	421d      	tst	r5, r3
 800ce12:	bf18      	it	ne
 800ce14:	f04f 0801 	movne.w	r8, #1
 800ce18:	f048 0820 	orr.w	r8, r8, #32
 800ce1c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ce1e:	601c      	str	r4, [r3, #0]
 800ce20:	9b02      	ldr	r3, [sp, #8]
 800ce22:	601e      	str	r6, [r3, #0]
 800ce24:	e6a2      	b.n	800cb6c <__gethex+0x114>
 800ce26:	4290      	cmp	r0, r2
 800ce28:	f842 3c04 	str.w	r3, [r2, #-4]
 800ce2c:	d8d6      	bhi.n	800cddc <__gethex+0x384>
 800ce2e:	68a2      	ldr	r2, [r4, #8]
 800ce30:	4593      	cmp	fp, r2
 800ce32:	db17      	blt.n	800ce64 <__gethex+0x40c>
 800ce34:	6861      	ldr	r1, [r4, #4]
 800ce36:	4648      	mov	r0, r9
 800ce38:	3101      	adds	r1, #1
 800ce3a:	f7fd fe0b 	bl	800aa54 <_Balloc>
 800ce3e:	4682      	mov	sl, r0
 800ce40:	b918      	cbnz	r0, 800ce4a <__gethex+0x3f2>
 800ce42:	4b1b      	ldr	r3, [pc, #108]	; (800ceb0 <__gethex+0x458>)
 800ce44:	4602      	mov	r2, r0
 800ce46:	2184      	movs	r1, #132	; 0x84
 800ce48:	e6b3      	b.n	800cbb2 <__gethex+0x15a>
 800ce4a:	6922      	ldr	r2, [r4, #16]
 800ce4c:	3202      	adds	r2, #2
 800ce4e:	f104 010c 	add.w	r1, r4, #12
 800ce52:	0092      	lsls	r2, r2, #2
 800ce54:	300c      	adds	r0, #12
 800ce56:	f7ff fd4b 	bl	800c8f0 <memcpy>
 800ce5a:	4621      	mov	r1, r4
 800ce5c:	4648      	mov	r0, r9
 800ce5e:	f7fd fe39 	bl	800aad4 <_Bfree>
 800ce62:	4654      	mov	r4, sl
 800ce64:	6922      	ldr	r2, [r4, #16]
 800ce66:	1c51      	adds	r1, r2, #1
 800ce68:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800ce6c:	6121      	str	r1, [r4, #16]
 800ce6e:	2101      	movs	r1, #1
 800ce70:	6151      	str	r1, [r2, #20]
 800ce72:	e7bc      	b.n	800cdee <__gethex+0x396>
 800ce74:	6921      	ldr	r1, [r4, #16]
 800ce76:	4559      	cmp	r1, fp
 800ce78:	dd0b      	ble.n	800ce92 <__gethex+0x43a>
 800ce7a:	2101      	movs	r1, #1
 800ce7c:	4620      	mov	r0, r4
 800ce7e:	f7ff fd83 	bl	800c988 <rshift>
 800ce82:	68bb      	ldr	r3, [r7, #8]
 800ce84:	3601      	adds	r6, #1
 800ce86:	42b3      	cmp	r3, r6
 800ce88:	f6ff aedb 	blt.w	800cc42 <__gethex+0x1ea>
 800ce8c:	f04f 0801 	mov.w	r8, #1
 800ce90:	e7c2      	b.n	800ce18 <__gethex+0x3c0>
 800ce92:	f015 051f 	ands.w	r5, r5, #31
 800ce96:	d0f9      	beq.n	800ce8c <__gethex+0x434>
 800ce98:	9b01      	ldr	r3, [sp, #4]
 800ce9a:	441a      	add	r2, r3
 800ce9c:	f1c5 0520 	rsb	r5, r5, #32
 800cea0:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800cea4:	f7fd fec8 	bl	800ac38 <__hi0bits>
 800cea8:	42a8      	cmp	r0, r5
 800ceaa:	dbe6      	blt.n	800ce7a <__gethex+0x422>
 800ceac:	e7ee      	b.n	800ce8c <__gethex+0x434>
 800ceae:	bf00      	nop
 800ceb0:	0800d339 	.word	0x0800d339

0800ceb4 <L_shift>:
 800ceb4:	f1c2 0208 	rsb	r2, r2, #8
 800ceb8:	0092      	lsls	r2, r2, #2
 800ceba:	b570      	push	{r4, r5, r6, lr}
 800cebc:	f1c2 0620 	rsb	r6, r2, #32
 800cec0:	6843      	ldr	r3, [r0, #4]
 800cec2:	6804      	ldr	r4, [r0, #0]
 800cec4:	fa03 f506 	lsl.w	r5, r3, r6
 800cec8:	432c      	orrs	r4, r5
 800ceca:	40d3      	lsrs	r3, r2
 800cecc:	6004      	str	r4, [r0, #0]
 800cece:	f840 3f04 	str.w	r3, [r0, #4]!
 800ced2:	4288      	cmp	r0, r1
 800ced4:	d3f4      	bcc.n	800cec0 <L_shift+0xc>
 800ced6:	bd70      	pop	{r4, r5, r6, pc}

0800ced8 <__match>:
 800ced8:	b530      	push	{r4, r5, lr}
 800ceda:	6803      	ldr	r3, [r0, #0]
 800cedc:	3301      	adds	r3, #1
 800cede:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cee2:	b914      	cbnz	r4, 800ceea <__match+0x12>
 800cee4:	6003      	str	r3, [r0, #0]
 800cee6:	2001      	movs	r0, #1
 800cee8:	bd30      	pop	{r4, r5, pc}
 800ceea:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ceee:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800cef2:	2d19      	cmp	r5, #25
 800cef4:	bf98      	it	ls
 800cef6:	3220      	addls	r2, #32
 800cef8:	42a2      	cmp	r2, r4
 800cefa:	d0f0      	beq.n	800cede <__match+0x6>
 800cefc:	2000      	movs	r0, #0
 800cefe:	e7f3      	b.n	800cee8 <__match+0x10>

0800cf00 <__hexnan>:
 800cf00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf04:	680b      	ldr	r3, [r1, #0]
 800cf06:	6801      	ldr	r1, [r0, #0]
 800cf08:	115e      	asrs	r6, r3, #5
 800cf0a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800cf0e:	f013 031f 	ands.w	r3, r3, #31
 800cf12:	b087      	sub	sp, #28
 800cf14:	bf18      	it	ne
 800cf16:	3604      	addne	r6, #4
 800cf18:	2500      	movs	r5, #0
 800cf1a:	1f37      	subs	r7, r6, #4
 800cf1c:	4682      	mov	sl, r0
 800cf1e:	4690      	mov	r8, r2
 800cf20:	9301      	str	r3, [sp, #4]
 800cf22:	f846 5c04 	str.w	r5, [r6, #-4]
 800cf26:	46b9      	mov	r9, r7
 800cf28:	463c      	mov	r4, r7
 800cf2a:	9502      	str	r5, [sp, #8]
 800cf2c:	46ab      	mov	fp, r5
 800cf2e:	784a      	ldrb	r2, [r1, #1]
 800cf30:	1c4b      	adds	r3, r1, #1
 800cf32:	9303      	str	r3, [sp, #12]
 800cf34:	b342      	cbz	r2, 800cf88 <__hexnan+0x88>
 800cf36:	4610      	mov	r0, r2
 800cf38:	9105      	str	r1, [sp, #20]
 800cf3a:	9204      	str	r2, [sp, #16]
 800cf3c:	f7ff fd76 	bl	800ca2c <__hexdig_fun>
 800cf40:	2800      	cmp	r0, #0
 800cf42:	d14f      	bne.n	800cfe4 <__hexnan+0xe4>
 800cf44:	9a04      	ldr	r2, [sp, #16]
 800cf46:	9905      	ldr	r1, [sp, #20]
 800cf48:	2a20      	cmp	r2, #32
 800cf4a:	d818      	bhi.n	800cf7e <__hexnan+0x7e>
 800cf4c:	9b02      	ldr	r3, [sp, #8]
 800cf4e:	459b      	cmp	fp, r3
 800cf50:	dd13      	ble.n	800cf7a <__hexnan+0x7a>
 800cf52:	454c      	cmp	r4, r9
 800cf54:	d206      	bcs.n	800cf64 <__hexnan+0x64>
 800cf56:	2d07      	cmp	r5, #7
 800cf58:	dc04      	bgt.n	800cf64 <__hexnan+0x64>
 800cf5a:	462a      	mov	r2, r5
 800cf5c:	4649      	mov	r1, r9
 800cf5e:	4620      	mov	r0, r4
 800cf60:	f7ff ffa8 	bl	800ceb4 <L_shift>
 800cf64:	4544      	cmp	r4, r8
 800cf66:	d950      	bls.n	800d00a <__hexnan+0x10a>
 800cf68:	2300      	movs	r3, #0
 800cf6a:	f1a4 0904 	sub.w	r9, r4, #4
 800cf6e:	f844 3c04 	str.w	r3, [r4, #-4]
 800cf72:	f8cd b008 	str.w	fp, [sp, #8]
 800cf76:	464c      	mov	r4, r9
 800cf78:	461d      	mov	r5, r3
 800cf7a:	9903      	ldr	r1, [sp, #12]
 800cf7c:	e7d7      	b.n	800cf2e <__hexnan+0x2e>
 800cf7e:	2a29      	cmp	r2, #41	; 0x29
 800cf80:	d155      	bne.n	800d02e <__hexnan+0x12e>
 800cf82:	3102      	adds	r1, #2
 800cf84:	f8ca 1000 	str.w	r1, [sl]
 800cf88:	f1bb 0f00 	cmp.w	fp, #0
 800cf8c:	d04f      	beq.n	800d02e <__hexnan+0x12e>
 800cf8e:	454c      	cmp	r4, r9
 800cf90:	d206      	bcs.n	800cfa0 <__hexnan+0xa0>
 800cf92:	2d07      	cmp	r5, #7
 800cf94:	dc04      	bgt.n	800cfa0 <__hexnan+0xa0>
 800cf96:	462a      	mov	r2, r5
 800cf98:	4649      	mov	r1, r9
 800cf9a:	4620      	mov	r0, r4
 800cf9c:	f7ff ff8a 	bl	800ceb4 <L_shift>
 800cfa0:	4544      	cmp	r4, r8
 800cfa2:	d934      	bls.n	800d00e <__hexnan+0x10e>
 800cfa4:	f1a8 0204 	sub.w	r2, r8, #4
 800cfa8:	4623      	mov	r3, r4
 800cfaa:	f853 1b04 	ldr.w	r1, [r3], #4
 800cfae:	f842 1f04 	str.w	r1, [r2, #4]!
 800cfb2:	429f      	cmp	r7, r3
 800cfb4:	d2f9      	bcs.n	800cfaa <__hexnan+0xaa>
 800cfb6:	1b3b      	subs	r3, r7, r4
 800cfb8:	f023 0303 	bic.w	r3, r3, #3
 800cfbc:	3304      	adds	r3, #4
 800cfbe:	3e03      	subs	r6, #3
 800cfc0:	3401      	adds	r4, #1
 800cfc2:	42a6      	cmp	r6, r4
 800cfc4:	bf38      	it	cc
 800cfc6:	2304      	movcc	r3, #4
 800cfc8:	4443      	add	r3, r8
 800cfca:	2200      	movs	r2, #0
 800cfcc:	f843 2b04 	str.w	r2, [r3], #4
 800cfd0:	429f      	cmp	r7, r3
 800cfd2:	d2fb      	bcs.n	800cfcc <__hexnan+0xcc>
 800cfd4:	683b      	ldr	r3, [r7, #0]
 800cfd6:	b91b      	cbnz	r3, 800cfe0 <__hexnan+0xe0>
 800cfd8:	4547      	cmp	r7, r8
 800cfda:	d126      	bne.n	800d02a <__hexnan+0x12a>
 800cfdc:	2301      	movs	r3, #1
 800cfde:	603b      	str	r3, [r7, #0]
 800cfe0:	2005      	movs	r0, #5
 800cfe2:	e025      	b.n	800d030 <__hexnan+0x130>
 800cfe4:	3501      	adds	r5, #1
 800cfe6:	2d08      	cmp	r5, #8
 800cfe8:	f10b 0b01 	add.w	fp, fp, #1
 800cfec:	dd06      	ble.n	800cffc <__hexnan+0xfc>
 800cfee:	4544      	cmp	r4, r8
 800cff0:	d9c3      	bls.n	800cf7a <__hexnan+0x7a>
 800cff2:	2300      	movs	r3, #0
 800cff4:	f844 3c04 	str.w	r3, [r4, #-4]
 800cff8:	2501      	movs	r5, #1
 800cffa:	3c04      	subs	r4, #4
 800cffc:	6822      	ldr	r2, [r4, #0]
 800cffe:	f000 000f 	and.w	r0, r0, #15
 800d002:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800d006:	6020      	str	r0, [r4, #0]
 800d008:	e7b7      	b.n	800cf7a <__hexnan+0x7a>
 800d00a:	2508      	movs	r5, #8
 800d00c:	e7b5      	b.n	800cf7a <__hexnan+0x7a>
 800d00e:	9b01      	ldr	r3, [sp, #4]
 800d010:	2b00      	cmp	r3, #0
 800d012:	d0df      	beq.n	800cfd4 <__hexnan+0xd4>
 800d014:	f1c3 0320 	rsb	r3, r3, #32
 800d018:	f04f 32ff 	mov.w	r2, #4294967295
 800d01c:	40da      	lsrs	r2, r3
 800d01e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800d022:	4013      	ands	r3, r2
 800d024:	f846 3c04 	str.w	r3, [r6, #-4]
 800d028:	e7d4      	b.n	800cfd4 <__hexnan+0xd4>
 800d02a:	3f04      	subs	r7, #4
 800d02c:	e7d2      	b.n	800cfd4 <__hexnan+0xd4>
 800d02e:	2004      	movs	r0, #4
 800d030:	b007      	add	sp, #28
 800d032:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800d036 <__ascii_mbtowc>:
 800d036:	b082      	sub	sp, #8
 800d038:	b901      	cbnz	r1, 800d03c <__ascii_mbtowc+0x6>
 800d03a:	a901      	add	r1, sp, #4
 800d03c:	b142      	cbz	r2, 800d050 <__ascii_mbtowc+0x1a>
 800d03e:	b14b      	cbz	r3, 800d054 <__ascii_mbtowc+0x1e>
 800d040:	7813      	ldrb	r3, [r2, #0]
 800d042:	600b      	str	r3, [r1, #0]
 800d044:	7812      	ldrb	r2, [r2, #0]
 800d046:	1e10      	subs	r0, r2, #0
 800d048:	bf18      	it	ne
 800d04a:	2001      	movne	r0, #1
 800d04c:	b002      	add	sp, #8
 800d04e:	4770      	bx	lr
 800d050:	4610      	mov	r0, r2
 800d052:	e7fb      	b.n	800d04c <__ascii_mbtowc+0x16>
 800d054:	f06f 0001 	mvn.w	r0, #1
 800d058:	e7f8      	b.n	800d04c <__ascii_mbtowc+0x16>

0800d05a <_realloc_r>:
 800d05a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d05e:	4680      	mov	r8, r0
 800d060:	4614      	mov	r4, r2
 800d062:	460e      	mov	r6, r1
 800d064:	b921      	cbnz	r1, 800d070 <_realloc_r+0x16>
 800d066:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d06a:	4611      	mov	r1, r2
 800d06c:	f7fd bc66 	b.w	800a93c <_malloc_r>
 800d070:	b92a      	cbnz	r2, 800d07e <_realloc_r+0x24>
 800d072:	f7fd fbef 	bl	800a854 <_free_r>
 800d076:	4625      	mov	r5, r4
 800d078:	4628      	mov	r0, r5
 800d07a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d07e:	f000 f842 	bl	800d106 <_malloc_usable_size_r>
 800d082:	4284      	cmp	r4, r0
 800d084:	4607      	mov	r7, r0
 800d086:	d802      	bhi.n	800d08e <_realloc_r+0x34>
 800d088:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800d08c:	d812      	bhi.n	800d0b4 <_realloc_r+0x5a>
 800d08e:	4621      	mov	r1, r4
 800d090:	4640      	mov	r0, r8
 800d092:	f7fd fc53 	bl	800a93c <_malloc_r>
 800d096:	4605      	mov	r5, r0
 800d098:	2800      	cmp	r0, #0
 800d09a:	d0ed      	beq.n	800d078 <_realloc_r+0x1e>
 800d09c:	42bc      	cmp	r4, r7
 800d09e:	4622      	mov	r2, r4
 800d0a0:	4631      	mov	r1, r6
 800d0a2:	bf28      	it	cs
 800d0a4:	463a      	movcs	r2, r7
 800d0a6:	f7ff fc23 	bl	800c8f0 <memcpy>
 800d0aa:	4631      	mov	r1, r6
 800d0ac:	4640      	mov	r0, r8
 800d0ae:	f7fd fbd1 	bl	800a854 <_free_r>
 800d0b2:	e7e1      	b.n	800d078 <_realloc_r+0x1e>
 800d0b4:	4635      	mov	r5, r6
 800d0b6:	e7df      	b.n	800d078 <_realloc_r+0x1e>

0800d0b8 <__ascii_wctomb>:
 800d0b8:	b149      	cbz	r1, 800d0ce <__ascii_wctomb+0x16>
 800d0ba:	2aff      	cmp	r2, #255	; 0xff
 800d0bc:	bf85      	ittet	hi
 800d0be:	238a      	movhi	r3, #138	; 0x8a
 800d0c0:	6003      	strhi	r3, [r0, #0]
 800d0c2:	700a      	strbls	r2, [r1, #0]
 800d0c4:	f04f 30ff 	movhi.w	r0, #4294967295
 800d0c8:	bf98      	it	ls
 800d0ca:	2001      	movls	r0, #1
 800d0cc:	4770      	bx	lr
 800d0ce:	4608      	mov	r0, r1
 800d0d0:	4770      	bx	lr
	...

0800d0d4 <fiprintf>:
 800d0d4:	b40e      	push	{r1, r2, r3}
 800d0d6:	b503      	push	{r0, r1, lr}
 800d0d8:	4601      	mov	r1, r0
 800d0da:	ab03      	add	r3, sp, #12
 800d0dc:	4805      	ldr	r0, [pc, #20]	; (800d0f4 <fiprintf+0x20>)
 800d0de:	f853 2b04 	ldr.w	r2, [r3], #4
 800d0e2:	6800      	ldr	r0, [r0, #0]
 800d0e4:	9301      	str	r3, [sp, #4]
 800d0e6:	f7ff f97b 	bl	800c3e0 <_vfiprintf_r>
 800d0ea:	b002      	add	sp, #8
 800d0ec:	f85d eb04 	ldr.w	lr, [sp], #4
 800d0f0:	b003      	add	sp, #12
 800d0f2:	4770      	bx	lr
 800d0f4:	20000064 	.word	0x20000064

0800d0f8 <abort>:
 800d0f8:	b508      	push	{r3, lr}
 800d0fa:	2006      	movs	r0, #6
 800d0fc:	f000 f834 	bl	800d168 <raise>
 800d100:	2001      	movs	r0, #1
 800d102:	f7f4 fcf3 	bl	8001aec <_exit>

0800d106 <_malloc_usable_size_r>:
 800d106:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d10a:	1f18      	subs	r0, r3, #4
 800d10c:	2b00      	cmp	r3, #0
 800d10e:	bfbc      	itt	lt
 800d110:	580b      	ldrlt	r3, [r1, r0]
 800d112:	18c0      	addlt	r0, r0, r3
 800d114:	4770      	bx	lr

0800d116 <_raise_r>:
 800d116:	291f      	cmp	r1, #31
 800d118:	b538      	push	{r3, r4, r5, lr}
 800d11a:	4604      	mov	r4, r0
 800d11c:	460d      	mov	r5, r1
 800d11e:	d904      	bls.n	800d12a <_raise_r+0x14>
 800d120:	2316      	movs	r3, #22
 800d122:	6003      	str	r3, [r0, #0]
 800d124:	f04f 30ff 	mov.w	r0, #4294967295
 800d128:	bd38      	pop	{r3, r4, r5, pc}
 800d12a:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800d12c:	b112      	cbz	r2, 800d134 <_raise_r+0x1e>
 800d12e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d132:	b94b      	cbnz	r3, 800d148 <_raise_r+0x32>
 800d134:	4620      	mov	r0, r4
 800d136:	f000 f831 	bl	800d19c <_getpid_r>
 800d13a:	462a      	mov	r2, r5
 800d13c:	4601      	mov	r1, r0
 800d13e:	4620      	mov	r0, r4
 800d140:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d144:	f000 b818 	b.w	800d178 <_kill_r>
 800d148:	2b01      	cmp	r3, #1
 800d14a:	d00a      	beq.n	800d162 <_raise_r+0x4c>
 800d14c:	1c59      	adds	r1, r3, #1
 800d14e:	d103      	bne.n	800d158 <_raise_r+0x42>
 800d150:	2316      	movs	r3, #22
 800d152:	6003      	str	r3, [r0, #0]
 800d154:	2001      	movs	r0, #1
 800d156:	e7e7      	b.n	800d128 <_raise_r+0x12>
 800d158:	2400      	movs	r4, #0
 800d15a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800d15e:	4628      	mov	r0, r5
 800d160:	4798      	blx	r3
 800d162:	2000      	movs	r0, #0
 800d164:	e7e0      	b.n	800d128 <_raise_r+0x12>
	...

0800d168 <raise>:
 800d168:	4b02      	ldr	r3, [pc, #8]	; (800d174 <raise+0xc>)
 800d16a:	4601      	mov	r1, r0
 800d16c:	6818      	ldr	r0, [r3, #0]
 800d16e:	f7ff bfd2 	b.w	800d116 <_raise_r>
 800d172:	bf00      	nop
 800d174:	20000064 	.word	0x20000064

0800d178 <_kill_r>:
 800d178:	b538      	push	{r3, r4, r5, lr}
 800d17a:	4d07      	ldr	r5, [pc, #28]	; (800d198 <_kill_r+0x20>)
 800d17c:	2300      	movs	r3, #0
 800d17e:	4604      	mov	r4, r0
 800d180:	4608      	mov	r0, r1
 800d182:	4611      	mov	r1, r2
 800d184:	602b      	str	r3, [r5, #0]
 800d186:	f7f4 fca1 	bl	8001acc <_kill>
 800d18a:	1c43      	adds	r3, r0, #1
 800d18c:	d102      	bne.n	800d194 <_kill_r+0x1c>
 800d18e:	682b      	ldr	r3, [r5, #0]
 800d190:	b103      	cbz	r3, 800d194 <_kill_r+0x1c>
 800d192:	6023      	str	r3, [r4, #0]
 800d194:	bd38      	pop	{r3, r4, r5, pc}
 800d196:	bf00      	nop
 800d198:	20000688 	.word	0x20000688

0800d19c <_getpid_r>:
 800d19c:	f7f4 bc8e 	b.w	8001abc <_getpid>

0800d1a0 <_init>:
 800d1a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d1a2:	bf00      	nop
 800d1a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d1a6:	bc08      	pop	{r3}
 800d1a8:	469e      	mov	lr, r3
 800d1aa:	4770      	bx	lr

0800d1ac <_fini>:
 800d1ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d1ae:	bf00      	nop
 800d1b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d1b2:	bc08      	pop	{r3}
 800d1b4:	469e      	mov	lr, r3
 800d1b6:	4770      	bx	lr
