// Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
// Date        : Tue Jan  9 21:29:14 2018
// Host        : JavierPC running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top design_1_axi_vfifo_ctrl_0_0 -prefix
//               design_1_axi_vfifo_ctrl_0_0_ design_1_axi_vfifo_ctrl_0_0_sim_netlist.v
// Design      : design_1_axi_vfifo_ctrl_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_axi_vfifo_ctrl_0_0,axi_vfifo_ctrl_v2_0_17,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "axi_vfifo_ctrl_v2_0_17,Vivado 2017.4" *) 
(* NotValidForBitStream *)
module design_1_axi_vfifo_ctrl_0_0
   (aclk,
    aresetn,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    s_axis_tstrb,
    s_axis_tkeep,
    s_axis_tlast,
    s_axis_tid,
    s_axis_tdest,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tkeep,
    m_axis_tlast,
    m_axis_tid,
    m_axis_tdest,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awqos,
    m_axi_awregion,
    m_axi_awuser,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wuser,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_bvalid,
    m_axi_bready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arqos,
    m_axi_arregion,
    m_axi_aruser,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_ruser,
    m_axi_rvalid,
    m_axi_rready,
    vfifo_mm2s_channel_full,
    vfifo_s2mm_channel_full,
    vfifo_mm2s_channel_empty,
    vfifo_idle);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 AXI_CLOCK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME AXI_CLOCK, ASSOCIATED_BUSIF M_AXIS:M_AXI:S_AXIS, ASSOCIATED_RESET aresetn, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0" *) input aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 AXI_RESETN RST" *) (* x_interface_parameter = "XIL_INTERFACENAME AXI_RESETN, POLARITY ACTIVE_LOW" *) input aresetn;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TVALID" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXIS, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, LAYERED_METADATA undef" *) input s_axis_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TREADY" *) output s_axis_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TDATA" *) input [31:0]s_axis_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TSTRB" *) input [3:0]s_axis_tstrb;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TKEEP" *) input [3:0]s_axis_tkeep;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TLAST" *) input s_axis_tlast;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TID" *) input [0:0]s_axis_tid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TDEST" *) input [0:0]s_axis_tdest;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TVALID" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXIS, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, LAYERED_METADATA undef" *) output m_axis_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TREADY" *) input m_axis_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TDATA" *) output [31:0]m_axis_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TSTRB" *) output [3:0]m_axis_tstrb;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TKEEP" *) output [3:0]m_axis_tkeep;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TLAST" *) output m_axis_tlast;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TID" *) output [0:0]m_axis_tid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TDEST" *) output [0:0]m_axis_tdest;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWID" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXI, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 100000000, ID_WIDTH 1, ADDR_WIDTH 32, AWUSER_WIDTH 1, ARUSER_WIDTH 1, WUSER_WIDTH 1, RUSER_WIDTH 1, BUSER_WIDTH 1, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) output [0:0]m_axi_awid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWADDR" *) output [31:0]m_axi_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWLEN" *) output [7:0]m_axi_awlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWSIZE" *) output [2:0]m_axi_awsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWBURST" *) output [1:0]m_axi_awburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWLOCK" *) output [0:0]m_axi_awlock;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWCACHE" *) output [3:0]m_axi_awcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWPROT" *) output [2:0]m_axi_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWQOS" *) output [3:0]m_axi_awqos;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWREGION" *) output [3:0]m_axi_awregion;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWUSER" *) output [0:0]m_axi_awuser;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWVALID" *) output m_axi_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWREADY" *) input m_axi_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WDATA" *) output [31:0]m_axi_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WSTRB" *) output [3:0]m_axi_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WLAST" *) output m_axi_wlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WUSER" *) output [0:0]m_axi_wuser;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WVALID" *) output m_axi_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WREADY" *) input m_axi_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI BID" *) input [0:0]m_axi_bid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI BRESP" *) input [1:0]m_axi_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI BUSER" *) input [0:0]m_axi_buser;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI BVALID" *) input m_axi_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI BREADY" *) output m_axi_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARID" *) output [0:0]m_axi_arid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARADDR" *) output [31:0]m_axi_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARLEN" *) output [7:0]m_axi_arlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARSIZE" *) output [2:0]m_axi_arsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARBURST" *) output [1:0]m_axi_arburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARLOCK" *) output [0:0]m_axi_arlock;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARCACHE" *) output [3:0]m_axi_arcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARPROT" *) output [2:0]m_axi_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARQOS" *) output [3:0]m_axi_arqos;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARREGION" *) output [3:0]m_axi_arregion;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARUSER" *) output [0:0]m_axi_aruser;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARVALID" *) output m_axi_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARREADY" *) input m_axi_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RID" *) input [0:0]m_axi_rid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RDATA" *) input [31:0]m_axi_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RRESP" *) input [1:0]m_axi_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RLAST" *) input m_axi_rlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RUSER" *) input [0:0]m_axi_ruser;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RVALID" *) input m_axi_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RREADY" *) output m_axi_rready;
  input [1:0]vfifo_mm2s_channel_full;
  output [1:0]vfifo_s2mm_channel_full;
  output [1:0]vfifo_mm2s_channel_empty;
  output [1:0]vfifo_idle;

  wire aclk;
  wire aresetn;
  wire [31:0]m_axi_araddr;
  wire [1:0]m_axi_arburst;
  wire [3:0]m_axi_arcache;
  wire [0:0]m_axi_arid;
  wire [7:0]m_axi_arlen;
  wire [0:0]m_axi_arlock;
  wire [2:0]m_axi_arprot;
  wire [3:0]m_axi_arqos;
  wire m_axi_arready;
  wire [3:0]m_axi_arregion;
  wire [2:0]m_axi_arsize;
  wire [0:0]m_axi_aruser;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire [1:0]m_axi_awburst;
  wire [3:0]m_axi_awcache;
  wire [0:0]m_axi_awid;
  wire [7:0]m_axi_awlen;
  wire [0:0]m_axi_awlock;
  wire [2:0]m_axi_awprot;
  wire [3:0]m_axi_awqos;
  wire m_axi_awready;
  wire [3:0]m_axi_awregion;
  wire [2:0]m_axi_awsize;
  wire [0:0]m_axi_awuser;
  wire m_axi_awvalid;
  wire [0:0]m_axi_bid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire [0:0]m_axi_buser;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire [0:0]m_axi_rid;
  wire m_axi_rlast;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire [0:0]m_axi_ruser;
  wire m_axi_rvalid;
  wire [31:0]m_axi_wdata;
  wire m_axi_wlast;
  wire m_axi_wready;
  wire [3:0]m_axi_wstrb;
  wire [0:0]m_axi_wuser;
  wire m_axi_wvalid;
  wire [31:0]m_axis_tdata;
  wire [0:0]m_axis_tdest;
  wire [0:0]m_axis_tid;
  wire [3:0]m_axis_tkeep;
  wire m_axis_tlast;
  wire m_axis_tready;
  wire [3:0]m_axis_tstrb;
  wire m_axis_tvalid;
  wire [31:0]s_axis_tdata;
  wire [0:0]s_axis_tdest;
  wire [0:0]s_axis_tid;
  wire [3:0]s_axis_tkeep;
  wire s_axis_tlast;
  wire s_axis_tready;
  wire [3:0]s_axis_tstrb;
  wire s_axis_tvalid;
  wire [1:0]vfifo_idle;
  wire [1:0]vfifo_mm2s_channel_empty;
  wire [1:0]vfifo_mm2s_channel_full;
  wire [1:0]vfifo_s2mm_channel_full;
  wire NLW_U0_vfifo_mm2s_rresp_err_intr_UNCONNECTED;
  wire NLW_U0_vfifo_s2mm_bresp_err_intr_UNCONNECTED;
  wire NLW_U0_vfifo_s2mm_overrun_err_intr_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tuser_UNCONNECTED;

  (* C_AR_WEIGHT_CH0 = "8" *) 
  (* C_AR_WEIGHT_CH1 = "8" *) 
  (* C_AR_WEIGHT_CH2 = "8" *) 
  (* C_AR_WEIGHT_CH3 = "8" *) 
  (* C_AR_WEIGHT_CH4 = "8" *) 
  (* C_AR_WEIGHT_CH5 = "8" *) 
  (* C_AR_WEIGHT_CH6 = "8" *) 
  (* C_AR_WEIGHT_CH7 = "8" *) 
  (* C_AXIS_TDATA_WIDTH = "32" *) 
  (* C_AXIS_TID_WIDTH = "1" *) 
  (* C_AXIS_TUSER_WIDTH = "1" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_BURST_SIZE = "512" *) 
  (* C_DEASSERT_TREADY = "0" *) 
  (* C_DRAM_BASE_ADDR = "80000000" *) 
  (* C_ENABLE_INTERRUPT = "0" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXIS_TID = "1" *) 
  (* C_HAS_AXIS_TUSER = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "1" *) 
  (* C_NUM_CHANNEL = "2" *) 
  (* C_NUM_PAGE_CH0 = "4096" *) 
  (* C_NUM_PAGE_CH1 = "8" *) 
  (* C_NUM_PAGE_CH2 = "8" *) 
  (* C_NUM_PAGE_CH3 = "8" *) 
  (* C_NUM_PAGE_CH4 = "8" *) 
  (* C_NUM_PAGE_CH5 = "8" *) 
  (* C_NUM_PAGE_CH6 = "8" *) 
  (* C_NUM_PAGE_CH7 = "8" *) 
  (* C_S2MM_TXN_TIMEOUT_VAL = "64" *) 
  (* C_SELECT_XPM = "0" *) 
  design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 U0
       (.aclk(aclk),
        .aresetn(aresetn),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arburst(m_axi_arburst),
        .m_axi_arcache(m_axi_arcache),
        .m_axi_arid(m_axi_arid),
        .m_axi_arlen(m_axi_arlen),
        .m_axi_arlock(m_axi_arlock),
        .m_axi_arprot(m_axi_arprot),
        .m_axi_arqos(m_axi_arqos),
        .m_axi_arready(m_axi_arready),
        .m_axi_arregion(m_axi_arregion),
        .m_axi_arsize(m_axi_arsize),
        .m_axi_aruser(m_axi_aruser),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awburst(m_axi_awburst),
        .m_axi_awcache(m_axi_awcache),
        .m_axi_awid(m_axi_awid),
        .m_axi_awlen(m_axi_awlen),
        .m_axi_awlock(m_axi_awlock),
        .m_axi_awprot(m_axi_awprot),
        .m_axi_awqos(m_axi_awqos),
        .m_axi_awready(m_axi_awready),
        .m_axi_awregion(m_axi_awregion),
        .m_axi_awsize(m_axi_awsize),
        .m_axi_awuser(m_axi_awuser),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bid(m_axi_bid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_buser(m_axi_buser),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rid(m_axi_rid),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_ruser(m_axi_ruser),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wlast(m_axi_wlast),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wuser(m_axi_wuser),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axis_tdata(m_axis_tdata),
        .m_axis_tdest(m_axis_tdest),
        .m_axis_tid(m_axis_tid),
        .m_axis_tkeep(m_axis_tkeep),
        .m_axis_tlast(m_axis_tlast),
        .m_axis_tready(m_axis_tready),
        .m_axis_tstrb(m_axis_tstrb),
        .m_axis_tuser(NLW_U0_m_axis_tuser_UNCONNECTED[0]),
        .m_axis_tvalid(m_axis_tvalid),
        .s_axis_tdata(s_axis_tdata),
        .s_axis_tdest(s_axis_tdest),
        .s_axis_tid(s_axis_tid),
        .s_axis_tkeep(s_axis_tkeep),
        .s_axis_tlast(s_axis_tlast),
        .s_axis_tready(s_axis_tready),
        .s_axis_tstrb(s_axis_tstrb),
        .s_axis_tuser(1'b1),
        .s_axis_tvalid(s_axis_tvalid),
        .vfifo_idle(vfifo_idle),
        .vfifo_mm2s_channel_empty(vfifo_mm2s_channel_empty),
        .vfifo_mm2s_channel_full(vfifo_mm2s_channel_full),
        .vfifo_mm2s_rresp_err_intr(NLW_U0_vfifo_mm2s_rresp_err_intr_UNCONNECTED),
        .vfifo_s2mm_bresp_err_intr(NLW_U0_vfifo_s2mm_bresp_err_intr_UNCONNECTED),
        .vfifo_s2mm_channel_full(vfifo_s2mm_channel_full),
        .vfifo_s2mm_overrun_err_intr(NLW_U0_vfifo_s2mm_overrun_err_intr_UNCONNECTED));
endmodule

(* DEF_VAL = "1'b1" *) (* DEST_SYNC_FF = "5" *) (* INIT = "1" *) 
(* INIT_SYNC_FF = "0" *) (* SIM_ASSERT_CHK = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [4:0]syncstages_ff;

  assign dest_rst = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b1" *) (* DEST_SYNC_FF = "5" *) (* INIT = "1" *) 
(* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__5
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [4:0]syncstages_ff;

  assign dest_rst = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b1" *) (* DEST_SYNC_FF = "5" *) (* INIT = "1" *) 
(* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__6
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [4:0]syncstages_ff;

  assign dest_rst = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b1" *) (* DEST_SYNC_FF = "5" *) (* INIT = "1" *) 
(* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__7
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [4:0]syncstages_ff;

  assign dest_rst = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b1" *) (* DEST_SYNC_FF = "5" *) (* INIT = "1" *) 
(* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__8
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [4:0]syncstages_ff;

  assign dest_rst = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b1" *) (* DEST_SYNC_FF = "5" *) (* INIT = "1" *) 
(* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__9
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [4:0]syncstages_ff;

  assign dest_rst = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* C_AR_WEIGHT_CH0 = "8" *) (* C_AR_WEIGHT_CH1 = "8" *) (* C_AR_WEIGHT_CH2 = "8" *) 
(* C_AR_WEIGHT_CH3 = "8" *) (* C_AR_WEIGHT_CH4 = "8" *) (* C_AR_WEIGHT_CH5 = "8" *) 
(* C_AR_WEIGHT_CH6 = "8" *) (* C_AR_WEIGHT_CH7 = "8" *) (* C_AXIS_TDATA_WIDTH = "32" *) 
(* C_AXIS_TID_WIDTH = "1" *) (* C_AXIS_TUSER_WIDTH = "1" *) (* C_AXI_ADDR_WIDTH = "32" *) 
(* C_AXI_BURST_SIZE = "512" *) (* C_DEASSERT_TREADY = "0" *) (* C_DRAM_BASE_ADDR = "80000000" *) 
(* C_ENABLE_INTERRUPT = "0" *) (* C_FAMILY = "zynq" *) (* C_HAS_AXIS_TID = "1" *) 
(* C_HAS_AXIS_TUSER = "0" *) (* C_IMPLEMENTATION_TYPE = "1" *) (* C_NUM_CHANNEL = "2" *) 
(* C_NUM_PAGE_CH0 = "4096" *) (* C_NUM_PAGE_CH1 = "8" *) (* C_NUM_PAGE_CH2 = "8" *) 
(* C_NUM_PAGE_CH3 = "8" *) (* C_NUM_PAGE_CH4 = "8" *) (* C_NUM_PAGE_CH5 = "8" *) 
(* C_NUM_PAGE_CH6 = "8" *) (* C_NUM_PAGE_CH7 = "8" *) (* C_S2MM_TXN_TIMEOUT_VAL = "64" *) 
(* C_SELECT_XPM = "0" *) 
module design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17
   (aclk,
    aresetn,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    s_axis_tstrb,
    s_axis_tkeep,
    s_axis_tlast,
    s_axis_tid,
    s_axis_tdest,
    s_axis_tuser,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tkeep,
    m_axis_tlast,
    m_axis_tid,
    m_axis_tdest,
    m_axis_tuser,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awqos,
    m_axi_awregion,
    m_axi_awuser,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wuser,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_bvalid,
    m_axi_bready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arqos,
    m_axi_arregion,
    m_axi_aruser,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_ruser,
    m_axi_rvalid,
    m_axi_rready,
    vfifo_mm2s_channel_full,
    vfifo_s2mm_channel_full,
    vfifo_mm2s_channel_empty,
    vfifo_mm2s_rresp_err_intr,
    vfifo_s2mm_bresp_err_intr,
    vfifo_s2mm_overrun_err_intr,
    vfifo_idle);
  input aclk;
  input aresetn;
  input s_axis_tvalid;
  output s_axis_tready;
  input [31:0]s_axis_tdata;
  input [3:0]s_axis_tstrb;
  input [3:0]s_axis_tkeep;
  input s_axis_tlast;
  input [0:0]s_axis_tid;
  input [0:0]s_axis_tdest;
  input [0:0]s_axis_tuser;
  output m_axis_tvalid;
  input m_axis_tready;
  output [31:0]m_axis_tdata;
  output [3:0]m_axis_tstrb;
  output [3:0]m_axis_tkeep;
  output m_axis_tlast;
  output [0:0]m_axis_tid;
  output [0:0]m_axis_tdest;
  output [0:0]m_axis_tuser;
  output [0:0]m_axi_awid;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [0:0]m_axi_awlock;
  output [3:0]m_axi_awcache;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awqos;
  output [3:0]m_axi_awregion;
  output [0:0]m_axi_awuser;
  output m_axi_awvalid;
  input m_axi_awready;
  output [31:0]m_axi_wdata;
  output [3:0]m_axi_wstrb;
  output m_axi_wlast;
  output [0:0]m_axi_wuser;
  output m_axi_wvalid;
  input m_axi_wready;
  input [0:0]m_axi_bid;
  input [1:0]m_axi_bresp;
  input [0:0]m_axi_buser;
  input m_axi_bvalid;
  output m_axi_bready;
  output [0:0]m_axi_arid;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [0:0]m_axi_arlock;
  output [3:0]m_axi_arcache;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arqos;
  output [3:0]m_axi_arregion;
  output [0:0]m_axi_aruser;
  output m_axi_arvalid;
  input m_axi_arready;
  input [0:0]m_axi_rid;
  input [31:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input m_axi_rlast;
  input [0:0]m_axi_ruser;
  input m_axi_rvalid;
  output m_axi_rready;
  input [1:0]vfifo_mm2s_channel_full;
  output [1:0]vfifo_s2mm_channel_full;
  output [1:0]vfifo_mm2s_channel_empty;
  output vfifo_mm2s_rresp_err_intr;
  output vfifo_s2mm_bresp_err_intr;
  output vfifo_s2mm_overrun_err_intr;
  output [1:0]vfifo_idle;

  wire \<const0> ;
  wire \<const1> ;
  wire aclk;
  wire aresetn;
  wire [31:0]m_axi_araddr;
  wire [0:0]m_axi_arid;
  wire [7:0]m_axi_arlen;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire [0:0]m_axi_awid;
  wire [7:0]m_axi_awlen;
  wire m_axi_awready;
  wire [1:1]\^m_axi_awsize ;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire [31:0]m_axi_wdata;
  wire m_axi_wlast;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire [31:0]m_axis_tdata;
  wire [0:0]m_axis_tdest;
  wire [0:0]m_axis_tid;
  wire [3:0]m_axis_tkeep;
  wire m_axis_tlast;
  wire m_axis_tready;
  wire [0:0]m_axis_tuser;
  wire m_axis_tvalid;
  wire [31:0]s_axis_tdata;
  wire [0:0]s_axis_tdest;
  wire [0:0]s_axis_tid;
  wire [3:0]s_axis_tkeep;
  wire s_axis_tlast;
  wire s_axis_tready;
  wire [0:0]s_axis_tuser;
  wire s_axis_tvalid;
  wire [1:0]vfifo_idle;
  wire [1:0]vfifo_mm2s_channel_empty;
  wire [1:0]vfifo_mm2s_channel_full;
  wire [1:0]vfifo_s2mm_channel_full;

  assign m_axi_arburst[1] = \<const0> ;
  assign m_axi_arburst[0] = \<const1> ;
  assign m_axi_arcache[3] = \<const0> ;
  assign m_axi_arcache[2] = \<const0> ;
  assign m_axi_arcache[1] = \<const1> ;
  assign m_axi_arcache[0] = \<const1> ;
  assign m_axi_arlock[0] = \<const0> ;
  assign m_axi_arprot[2] = \<const0> ;
  assign m_axi_arprot[1] = \<const0> ;
  assign m_axi_arprot[0] = \<const0> ;
  assign m_axi_arqos[3] = \<const0> ;
  assign m_axi_arqos[2] = \<const0> ;
  assign m_axi_arqos[1] = \<const0> ;
  assign m_axi_arqos[0] = \<const0> ;
  assign m_axi_arregion[3] = \<const0> ;
  assign m_axi_arregion[2] = \<const0> ;
  assign m_axi_arregion[1] = \<const0> ;
  assign m_axi_arregion[0] = \<const0> ;
  assign m_axi_arsize[2] = \<const0> ;
  assign m_axi_arsize[1] = \<const1> ;
  assign m_axi_arsize[0] = \<const0> ;
  assign m_axi_aruser[0] = \<const0> ;
  assign m_axi_awburst[1] = \<const0> ;
  assign m_axi_awburst[0] = \^m_axi_awsize [1];
  assign m_axi_awcache[3] = \<const0> ;
  assign m_axi_awcache[2] = \<const0> ;
  assign m_axi_awcache[1] = \<const1> ;
  assign m_axi_awcache[0] = \<const1> ;
  assign m_axi_awlock[0] = \<const0> ;
  assign m_axi_awprot[2] = \<const0> ;
  assign m_axi_awprot[1] = \<const0> ;
  assign m_axi_awprot[0] = \<const0> ;
  assign m_axi_awqos[3] = \<const0> ;
  assign m_axi_awqos[2] = \<const0> ;
  assign m_axi_awqos[1] = \<const0> ;
  assign m_axi_awqos[0] = \<const0> ;
  assign m_axi_awregion[3] = \<const0> ;
  assign m_axi_awregion[2] = \<const0> ;
  assign m_axi_awregion[1] = \<const0> ;
  assign m_axi_awregion[0] = \<const0> ;
  assign m_axi_awsize[2] = \<const0> ;
  assign m_axi_awsize[1] = \^m_axi_awsize [1];
  assign m_axi_awsize[0] = \<const0> ;
  assign m_axi_awuser[0] = \<const0> ;
  assign m_axi_wstrb[3] = \<const1> ;
  assign m_axi_wstrb[2] = \<const1> ;
  assign m_axi_wstrb[1] = \<const1> ;
  assign m_axi_wstrb[0] = \<const1> ;
  assign m_axi_wuser[0] = \<const0> ;
  assign m_axis_tstrb[3] = \<const1> ;
  assign m_axis_tstrb[2] = \<const1> ;
  assign m_axis_tstrb[1] = \<const1> ;
  assign m_axis_tstrb[0] = \<const1> ;
  assign vfifo_mm2s_rresp_err_intr = \<const0> ;
  assign vfifo_s2mm_bresp_err_intr = \<const0> ;
  assign vfifo_s2mm_overrun_err_intr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_synth inst_vfifo
       (.M_AXIS_TID(m_axis_tdest),
        .Q({m_axi_awid,m_axi_awaddr,m_axi_awlen}),
        .aclk(aclk),
        .aresetn(aresetn),
        .\m_axi_arid[0] ({m_axi_arid,m_axi_araddr,m_axi_arlen}),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awready(m_axi_awready),
        .m_axi_awsize(\^m_axi_awsize ),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .\m_axi_wdata[31] ({m_axi_wdata,m_axi_wlast}),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axis_tdata(m_axis_tdata),
        .m_axis_tid(m_axis_tid),
        .m_axis_tkeep(m_axis_tkeep),
        .m_axis_tlast(m_axis_tlast),
        .m_axis_tready(m_axis_tready),
        .m_axis_tuser(m_axis_tuser),
        .m_axis_tvalid(m_axis_tvalid),
        .s_axis_tdata(s_axis_tdata),
        .s_axis_tdest(s_axis_tdest),
        .s_axis_tid(s_axis_tid),
        .s_axis_tkeep(s_axis_tkeep),
        .s_axis_tlast(s_axis_tlast),
        .s_axis_tready(s_axis_tready),
        .s_axis_tuser(s_axis_tuser),
        .s_axis_tvalid(s_axis_tvalid),
        .vfifo_idle(vfifo_idle),
        .\vfifo_mm2s_channel_empty[0] (vfifo_mm2s_channel_empty[0]),
        .\vfifo_mm2s_channel_empty[1] (vfifo_mm2s_channel_empty[1]),
        .vfifo_mm2s_channel_full(vfifo_mm2s_channel_full),
        .vfifo_s2mm_channel_full(vfifo_s2mm_channel_full));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_17_compare" *) 
module design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_compare__parameterized0
   (counts_matched,
    mem_init_done_reg,
    plusOp__1,
    mem_init_done_reg_0,
    sdpo_int);
  output counts_matched;
  input [2:0]mem_init_done_reg;
  input [9:0]plusOp__1;
  input mem_init_done_reg_0;
  input [9:0]sdpo_int;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire carrynet_4;
  wire carrynet_5;
  wire carrynet_6;
  wire counts_matched;
  wire [2:0]mem_init_done_reg;
  wire mem_init_done_reg_0;
  wire [9:0]plusOp__1;
  wire [9:0]sdpo_int;
  wire [7:1]v1_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S({mem_init_done_reg[1],v1_reg[2:1],mem_init_done_reg[0]}));
  LUT5 #(
    .INIT(32'h84000387)) 
    \gmux.gm[1].gms.ms_i_1 
       (.I0(plusOp__1[0]),
        .I1(mem_init_done_reg_0),
        .I2(sdpo_int[0]),
        .I3(plusOp__1[1]),
        .I4(sdpo_int[1]),
        .O(v1_reg[1]));
  LUT5 #(
    .INIT(32'h84000387)) 
    \gmux.gm[2].gms.ms_i_1 
       (.I0(plusOp__1[2]),
        .I1(mem_init_done_reg_0),
        .I2(sdpo_int[2]),
        .I3(plusOp__1[3]),
        .I4(sdpo_int[3]),
        .O(v1_reg[2]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({counts_matched,carrynet_6,carrynet_5,carrynet_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({v1_reg[7],mem_init_done_reg[2],v1_reg[5:4]}));
  LUT5 #(
    .INIT(32'h84000387)) 
    \gmux.gm[4].gms.ms_i_1 
       (.I0(plusOp__1[4]),
        .I1(mem_init_done_reg_0),
        .I2(sdpo_int[4]),
        .I3(plusOp__1[5]),
        .I4(sdpo_int[5]),
        .O(v1_reg[4]));
  LUT5 #(
    .INIT(32'h84000387)) 
    \gmux.gm[5].gms.ms_i_1 
       (.I0(plusOp__1[6]),
        .I1(mem_init_done_reg_0),
        .I2(sdpo_int[6]),
        .I3(plusOp__1[7]),
        .I4(sdpo_int[7]),
        .O(v1_reg[5]));
  LUT5 #(
    .INIT(32'h84000387)) 
    \gmux.gm[7].gms.ms_i_1 
       (.I0(plusOp__1[8]),
        .I1(mem_init_done_reg_0),
        .I2(sdpo_int[8]),
        .I3(plusOp__1[9]),
        .I4(sdpo_int[9]),
        .O(v1_reg[7]));
endmodule

module design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay
   (B,
    S,
    \gstage1.q_dly_reg[0]_0 ,
    \gstage1.q_dly_reg[0]_1 ,
    \gstage1.q_dly_reg[0]_2 ,
    Q,
    sdpo_int,
    aclk,
    \gstage1.q_dly_reg[31]_0 ,
    A);
  output [12:0]B;
  output [0:0]S;
  output [0:0]\gstage1.q_dly_reg[0]_0 ;
  output [0:0]\gstage1.q_dly_reg[0]_1 ;
  output [14:0]\gstage1.q_dly_reg[0]_2 ;
  input [0:0]Q;
  input [31:0]sdpo_int;
  input aclk;
  input [1:0]\gstage1.q_dly_reg[31]_0 ;
  input [0:0]A;

  wire [0:0]A;
  wire [12:0]B;
  wire [0:0]Q;
  wire [0:0]S;
  wire aclk;
  wire [0:0]\gstage1.q_dly_reg[0]_0 ;
  wire [0:0]\gstage1.q_dly_reg[0]_1 ;
  wire [14:0]\gstage1.q_dly_reg[0]_2 ;
  wire [1:0]\gstage1.q_dly_reg[31]_0 ;
  wire \gstage1.q_dly_reg_n_0_[0] ;
  wire \gstage1.q_dly_reg_n_0_[1] ;
  wire \gstage1.q_dly_reg_n_0_[2] ;
  wire \gstage1.q_dly_reg_n_0_[31] ;
  wire [31:0]sdpo_int;

  LUT2 #(
    .INIT(4'h9)) 
    eqOp_carry__0_i_1
       (.I0(B[0]),
        .I1(A),
        .O(\gstage1.q_dly_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h0041)) 
    eqOp_carry_i_4
       (.I0(\gstage1.q_dly_reg_n_0_[1] ),
        .I1(\gstage1.q_dly_reg_n_0_[2] ),
        .I2(\gstage1.q_dly_reg[31]_0 [0]),
        .I3(\gstage1.q_dly_reg_n_0_[0] ),
        .O(S));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[0]),
        .Q(\gstage1.q_dly_reg_n_0_[0] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[10]),
        .Q(\gstage1.q_dly_reg[0]_2 [7]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[11]),
        .Q(\gstage1.q_dly_reg[0]_2 [8]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[12]),
        .Q(\gstage1.q_dly_reg[0]_2 [9]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[13]),
        .Q(\gstage1.q_dly_reg[0]_2 [10]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[14]),
        .Q(\gstage1.q_dly_reg[0]_2 [11]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[15]),
        .Q(B[0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[16] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[16]),
        .Q(B[1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[17] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[17]),
        .Q(B[2]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[18] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[18]),
        .Q(B[3]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[19] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[19]),
        .Q(B[4]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[1]),
        .Q(\gstage1.q_dly_reg_n_0_[1] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[20] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[20]),
        .Q(B[5]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[21] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[21]),
        .Q(B[6]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[22] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[22]),
        .Q(B[7]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[23] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[23]),
        .Q(B[8]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[24] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[24]),
        .Q(B[9]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[25] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[25]),
        .Q(B[10]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[26] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[26]),
        .Q(B[11]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[27] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[27]),
        .Q(B[12]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[28] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[28]),
        .Q(\gstage1.q_dly_reg[0]_2 [12]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[29] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[29]),
        .Q(\gstage1.q_dly_reg[0]_2 [13]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[2]),
        .Q(\gstage1.q_dly_reg_n_0_[2] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[30] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[30]),
        .Q(\gstage1.q_dly_reg[0]_2 [14]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[31] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[31]),
        .Q(\gstage1.q_dly_reg_n_0_[31] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[3]),
        .Q(\gstage1.q_dly_reg[0]_2 [0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[4]),
        .Q(\gstage1.q_dly_reg[0]_2 [1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[5]),
        .Q(\gstage1.q_dly_reg[0]_2 [2]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[6]),
        .Q(\gstage1.q_dly_reg[0]_2 [3]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[7]),
        .Q(\gstage1.q_dly_reg[0]_2 [4]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[8]),
        .Q(\gstage1.q_dly_reg[0]_2 [5]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[9]),
        .Q(\gstage1.q_dly_reg[0]_2 [6]),
        .R(Q));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1
       (.I0(\gstage1.q_dly_reg_n_0_[31] ),
        .I1(\gstage1.q_dly_reg[31]_0 [1]),
        .O(\gstage1.q_dly_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_17_delay" *) 
module design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay_129
   (A,
    S,
    \gstage1.q_dly_reg[0] ,
    \gstage1.q_dly_reg[0]_0 ,
    \gstage1.q_dly_reg[0]_1 ,
    \gstage1.q_dly_reg[0]_2 ,
    Q,
    \gfwd_mode.m_valid_i_reg ,
    aclk,
    \gfwd_mode.m_valid_i_reg_0 ,
    \gfwd_mode.m_valid_i_reg_1 ,
    \gfwd_mode.m_valid_i_reg_2 ,
    \gfwd_mode.m_valid_i_reg_3 ,
    \gfwd_mode.m_valid_i_reg_4 ,
    \gfwd_mode.m_valid_i_reg_5 ,
    \gfwd_mode.m_valid_i_reg_6 ,
    \gfwd_mode.m_valid_i_reg_7 ,
    \gfwd_mode.m_valid_i_reg_8 ,
    \gfwd_mode.m_valid_i_reg_9 ,
    \gfwd_mode.m_valid_i_reg_10 ,
    \gfwd_mode.m_valid_i_reg_11 ,
    \gstage1.q_dly_reg[30]_0 ,
    B,
    D);
  output [12:0]A;
  output [2:0]S;
  output [0:0]\gstage1.q_dly_reg[0] ;
  output [3:0]\gstage1.q_dly_reg[0]_0 ;
  output [0:0]\gstage1.q_dly_reg[0]_1 ;
  output [1:0]\gstage1.q_dly_reg[0]_2 ;
  input [0:0]Q;
  input \gfwd_mode.m_valid_i_reg ;
  input aclk;
  input \gfwd_mode.m_valid_i_reg_0 ;
  input \gfwd_mode.m_valid_i_reg_1 ;
  input \gfwd_mode.m_valid_i_reg_2 ;
  input \gfwd_mode.m_valid_i_reg_3 ;
  input \gfwd_mode.m_valid_i_reg_4 ;
  input \gfwd_mode.m_valid_i_reg_5 ;
  input \gfwd_mode.m_valid_i_reg_6 ;
  input \gfwd_mode.m_valid_i_reg_7 ;
  input \gfwd_mode.m_valid_i_reg_8 ;
  input \gfwd_mode.m_valid_i_reg_9 ;
  input \gfwd_mode.m_valid_i_reg_10 ;
  input \gfwd_mode.m_valid_i_reg_11 ;
  input [14:0]\gstage1.q_dly_reg[30]_0 ;
  input [11:0]B;
  input [16:0]D;

  wire [12:0]A;
  wire [11:0]B;
  wire [16:0]D;
  wire [0:0]Q;
  wire [2:0]S;
  wire aclk;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire \gfwd_mode.m_valid_i_reg_1 ;
  wire \gfwd_mode.m_valid_i_reg_10 ;
  wire \gfwd_mode.m_valid_i_reg_11 ;
  wire \gfwd_mode.m_valid_i_reg_2 ;
  wire \gfwd_mode.m_valid_i_reg_3 ;
  wire \gfwd_mode.m_valid_i_reg_4 ;
  wire \gfwd_mode.m_valid_i_reg_5 ;
  wire \gfwd_mode.m_valid_i_reg_6 ;
  wire \gfwd_mode.m_valid_i_reg_7 ;
  wire \gfwd_mode.m_valid_i_reg_8 ;
  wire \gfwd_mode.m_valid_i_reg_9 ;
  wire [0:0]\gstage1.q_dly_reg[0] ;
  wire [3:0]\gstage1.q_dly_reg[0]_0 ;
  wire [0:0]\gstage1.q_dly_reg[0]_1 ;
  wire [1:0]\gstage1.q_dly_reg[0]_2 ;
  wire [14:0]\gstage1.q_dly_reg[30]_0 ;
  wire \gstage1.q_dly_reg_n_0_[10] ;
  wire \gstage1.q_dly_reg_n_0_[11] ;
  wire \gstage1.q_dly_reg_n_0_[12] ;
  wire \gstage1.q_dly_reg_n_0_[13] ;
  wire \gstage1.q_dly_reg_n_0_[14] ;
  wire \gstage1.q_dly_reg_n_0_[28] ;
  wire \gstage1.q_dly_reg_n_0_[29] ;
  wire \gstage1.q_dly_reg_n_0_[30] ;
  wire \gstage1.q_dly_reg_n_0_[3] ;
  wire \gstage1.q_dly_reg_n_0_[4] ;
  wire \gstage1.q_dly_reg_n_0_[5] ;
  wire \gstage1.q_dly_reg_n_0_[6] ;
  wire \gstage1.q_dly_reg_n_0_[7] ;
  wire \gstage1.q_dly_reg_n_0_[8] ;
  wire \gstage1.q_dly_reg_n_0_[9] ;

  LUT6 #(
    .INIT(64'h9009000000009009)) 
    eqOp_carry__0_i_2
       (.I0(\gstage1.q_dly_reg_n_0_[12] ),
        .I1(\gstage1.q_dly_reg[30]_0 [9]),
        .I2(\gstage1.q_dly_reg[30]_0 [11]),
        .I3(\gstage1.q_dly_reg_n_0_[14] ),
        .I4(\gstage1.q_dly_reg[30]_0 [10]),
        .I5(\gstage1.q_dly_reg_n_0_[13] ),
        .O(\gstage1.q_dly_reg[0] ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    eqOp_carry_i_1
       (.I0(\gstage1.q_dly_reg_n_0_[9] ),
        .I1(\gstage1.q_dly_reg[30]_0 [6]),
        .I2(\gstage1.q_dly_reg[30]_0 [8]),
        .I3(\gstage1.q_dly_reg_n_0_[11] ),
        .I4(\gstage1.q_dly_reg[30]_0 [7]),
        .I5(\gstage1.q_dly_reg_n_0_[10] ),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    eqOp_carry_i_2
       (.I0(\gstage1.q_dly_reg_n_0_[6] ),
        .I1(\gstage1.q_dly_reg[30]_0 [3]),
        .I2(\gstage1.q_dly_reg[30]_0 [5]),
        .I3(\gstage1.q_dly_reg_n_0_[8] ),
        .I4(\gstage1.q_dly_reg[30]_0 [4]),
        .I5(\gstage1.q_dly_reg_n_0_[7] ),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    eqOp_carry_i_3
       (.I0(\gstage1.q_dly_reg_n_0_[3] ),
        .I1(\gstage1.q_dly_reg[30]_0 [0]),
        .I2(\gstage1.q_dly_reg[30]_0 [2]),
        .I3(\gstage1.q_dly_reg_n_0_[5] ),
        .I4(\gstage1.q_dly_reg[30]_0 [1]),
        .I5(\gstage1.q_dly_reg_n_0_[4] ),
        .O(S[0]));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[8]),
        .Q(\gstage1.q_dly_reg_n_0_[10] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[9]),
        .Q(\gstage1.q_dly_reg_n_0_[11] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[10]),
        .Q(\gstage1.q_dly_reg_n_0_[12] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[11]),
        .Q(\gstage1.q_dly_reg_n_0_[13] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[12]),
        .Q(\gstage1.q_dly_reg_n_0_[14] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg ),
        .Q(A[0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[16] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg_0 ),
        .Q(A[1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[17] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg_1 ),
        .Q(A[2]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[18] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg_2 ),
        .Q(A[3]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[19] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg_3 ),
        .Q(A[4]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[20] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg_4 ),
        .Q(A[5]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[21] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg_5 ),
        .Q(A[6]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[22] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg_6 ),
        .Q(A[7]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[23] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg_7 ),
        .Q(A[8]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[24] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg_8 ),
        .Q(A[9]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[25] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg_9 ),
        .Q(A[10]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[26] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg_10 ),
        .Q(A[11]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[27] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg_11 ),
        .Q(A[12]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[28] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[13]),
        .Q(\gstage1.q_dly_reg_n_0_[28] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[29] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[14]),
        .Q(\gstage1.q_dly_reg_n_0_[29] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\gstage1.q_dly_reg[0]_2 [0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[30] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[15]),
        .Q(\gstage1.q_dly_reg_n_0_[30] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[31] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[16]),
        .Q(\gstage1.q_dly_reg[0]_2 [1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\gstage1.q_dly_reg_n_0_[3] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\gstage1.q_dly_reg_n_0_[4] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\gstage1.q_dly_reg_n_0_[5] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\gstage1.q_dly_reg_n_0_[6] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\gstage1.q_dly_reg_n_0_[7] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(\gstage1.q_dly_reg_n_0_[8] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[7]),
        .Q(\gstage1.q_dly_reg_n_0_[9] ),
        .R(Q));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_2
       (.I0(\gstage1.q_dly_reg_n_0_[28] ),
        .I1(\gstage1.q_dly_reg[30]_0 [12]),
        .I2(\gstage1.q_dly_reg[30]_0 [14]),
        .I3(\gstage1.q_dly_reg_n_0_[30] ),
        .I4(\gstage1.q_dly_reg[30]_0 [13]),
        .I5(\gstage1.q_dly_reg_n_0_[29] ),
        .O(\gstage1.q_dly_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1
       (.I0(A[10]),
        .I1(B[9]),
        .I2(B[11]),
        .I3(A[12]),
        .I4(B[10]),
        .I5(A[11]),
        .O(\gstage1.q_dly_reg[0]_0 [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2
       (.I0(A[7]),
        .I1(B[6]),
        .I2(B[8]),
        .I3(A[9]),
        .I4(B[7]),
        .I5(A[8]),
        .O(\gstage1.q_dly_reg[0]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3
       (.I0(A[4]),
        .I1(B[3]),
        .I2(B[5]),
        .I3(A[6]),
        .I4(B[4]),
        .I5(A[5]),
        .O(\gstage1.q_dly_reg[0]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4
       (.I0(A[1]),
        .I1(B[0]),
        .I2(B[2]),
        .I3(A[3]),
        .I4(B[1]),
        .I5(A[2]),
        .O(\gstage1.q_dly_reg[0]_0 [0]));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_17_delay" *) 
module design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized0
   (pntrs_eql_dly,
    Q,
    aclk,
    CO,
    \gstage1.q_dly_reg[15] );
  output pntrs_eql_dly;
  input [0:0]Q;
  input aclk;
  input [0:0]CO;
  input [0:0]\gstage1.q_dly_reg[15] ;

  wire [0:0]CO;
  wire [0:0]Q;
  wire aclk;
  wire [0:0]\gstage1.q_dly_reg[15] ;
  wire pntrs_eql;
  wire pntrs_eql_dly;

  LUT2 #(
    .INIT(4'h8)) 
    \gstage1.q_dly[0]_i_1 
       (.I0(CO),
        .I1(\gstage1.q_dly_reg[15] ),
        .O(pntrs_eql));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(pntrs_eql),
        .Q(pntrs_eql_dly),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_17_delay" *) 
module design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1
   (I147,
    Q,
    \gfwd_mode.storage_data1_reg[0] ,
    aclk);
  output [0:0]I147;
  input [0:0]Q;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;
  input aclk;

  wire [0:0]I147;
  wire [0:0]Q;
  wire aclk;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire \gnstage1.q_dly_reg_n_0_[0][0] ;

  FDRE #(
    .INIT(1'b0)) 
    \gnstage1.q_dly_reg[0][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .Q(\gnstage1.q_dly_reg_n_0_[0][0] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gnstage1.q_dly_reg[1][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gnstage1.q_dly_reg_n_0_[0][0] ),
        .Q(I147),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_17_delay" *) 
module design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1_15
   (\gcc0.gc0.count_d1_reg[3] ,
    \gcc0.gc0.count_d1_reg[3]_0 ,
    we_ar_txn,
    p_19_out,
    Q,
    bram_rd_en,
    aclk,
    ram_full_fb_i_reg,
    mem_init_done,
    out);
  output \gcc0.gc0.count_d1_reg[3] ;
  output [0:0]\gcc0.gc0.count_d1_reg[3]_0 ;
  output we_ar_txn;
  output p_19_out;
  input [0:0]Q;
  input bram_rd_en;
  input aclk;
  input ram_full_fb_i_reg;
  input mem_init_done;
  input out;

  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire \gcc0.gc0.count_d1_reg[3] ;
  wire [0:0]\gcc0.gc0.count_d1_reg[3]_0 ;
  wire \gnstage1.q_dly_reg[0]_13 ;
  wire mem_init_done;
  wire out;
  wire p_19_out;
  wire ram_full_fb_i_reg;
  wire we_ar_txn;

  LUT2 #(
    .INIT(4'h2)) 
    \gcc0.gc0.count_d1[3]_i_1 
       (.I0(\gcc0.gc0.count_d1_reg[3] ),
        .I1(out),
        .O(p_19_out));
  LUT2 #(
    .INIT(4'h2)) 
    \gcc0.gc0.count_d1[3]_i_1__1 
       (.I0(\gcc0.gc0.count_d1_reg[3] ),
        .I1(ram_full_fb_i_reg),
        .O(\gcc0.gc0.count_d1_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gnstage1.q_dly_reg[0][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(bram_rd_en),
        .Q(\gnstage1.q_dly_reg[0]_13 ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gnstage1.q_dly_reg[1][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gnstage1.q_dly_reg[0]_13 ),
        .Q(\gcc0.gc0.count_d1_reg[3] ),
        .R(Q));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_1_0_5_i_1__0
       (.I0(\gcc0.gc0.count_d1_reg[3] ),
        .I1(mem_init_done),
        .O(we_ar_txn));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_17_delay" *) 
module design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1_54
   (DIN,
    Q,
    \gfwd_mode.storage_data1_reg[0] ,
    aclk);
  output [0:0]DIN;
  input [0:0]Q;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;
  input aclk;

  wire [0:0]DIN;
  wire [0:0]Q;
  wire aclk;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire \gnstage1.q_dly_reg_n_0_[0][0] ;

  FDRE #(
    .INIT(1'b0)) 
    \gnstage1.q_dly_reg[0][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .Q(\gnstage1.q_dly_reg_n_0_[0][0] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gnstage1.q_dly_reg[1][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gnstage1.q_dly_reg_n_0_[0][0] ),
        .Q(DIN),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_17_delay" *) 
module design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1_55
   (mcpf_to_argen_tvalid,
    WEBWE,
    Q,
    bram_rd_en,
    aclk,
    out);
  output mcpf_to_argen_tvalid;
  output [0:0]WEBWE;
  input [0:0]Q;
  input bram_rd_en;
  input aclk;
  input out;

  wire [0:0]Q;
  wire [0:0]WEBWE;
  wire aclk;
  wire bram_rd_en;
  wire \gnstage1.q_dly_reg[0]_17 ;
  wire mcpf_to_argen_tvalid;
  wire out;

  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3__0 
       (.I0(mcpf_to_argen_tvalid),
        .I1(out),
        .O(WEBWE));
  FDRE #(
    .INIT(1'b0)) 
    \gnstage1.q_dly_reg[0][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(bram_rd_en),
        .Q(\gnstage1.q_dly_reg[0]_17 ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gnstage1.q_dly_reg[1][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gnstage1.q_dly_reg[0]_17 ),
        .Q(mcpf_to_argen_tvalid),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_17_delay" *) 
module design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized2
   (WR_DATA,
    Q,
    mem_init_done,
    \gnstage1.q_dly_reg[1][0] ,
    \wr_rst_reg_reg[15] ,
    D,
    aclk);
  output [28:0]WR_DATA;
  output [14:0]Q;
  input mem_init_done;
  input [28:0]\gnstage1.q_dly_reg[1][0] ;
  input [0:0]\wr_rst_reg_reg[15] ;
  input [14:0]D;
  input aclk;

  wire [14:0]D;
  wire [14:0]Q;
  wire [28:0]WR_DATA;
  wire aclk;
  wire [28:0]\gnstage1.q_dly_reg[1][0] ;
  wire mem_init_done;
  wire [0:0]\wr_rst_reg_reg[15] ;

  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[10]),
        .Q(Q[10]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[11]),
        .Q(Q[11]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[12]),
        .Q(Q[12]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[13]),
        .Q(Q[13]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[14]),
        .Q(Q[14]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[9]),
        .Q(Q[9]),
        .R(\wr_rst_reg_reg[15] ));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_0_5_i_2__1
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [1]),
        .O(WR_DATA[1]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_0_5_i_3
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [0]),
        .O(WR_DATA[0]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_0_5_i_4__1
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [3]),
        .O(WR_DATA[3]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_0_5_i_5__1
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [2]),
        .O(WR_DATA[2]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_12_17_i_1
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [11]),
        .O(WR_DATA[11]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_12_17_i_2
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [10]),
        .O(WR_DATA[10]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_12_17_i_3
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [13]),
        .O(WR_DATA[13]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_12_17_i_4
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [12]),
        .O(WR_DATA[12]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_12_17_i_5
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [15]),
        .O(WR_DATA[15]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_12_17_i_6
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [14]),
        .O(WR_DATA[14]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_18_23_i_1
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [17]),
        .O(WR_DATA[17]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_18_23_i_2
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [16]),
        .O(WR_DATA[16]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_18_23_i_3
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [19]),
        .O(WR_DATA[19]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_18_23_i_4
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [18]),
        .O(WR_DATA[18]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_18_23_i_5
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [21]),
        .O(WR_DATA[21]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_18_23_i_6
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [20]),
        .O(WR_DATA[20]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_24_29_i_1
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [22]),
        .O(WR_DATA[22]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_24_29_i_3
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [24]),
        .O(WR_DATA[24]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_24_29_i_4
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [23]),
        .O(WR_DATA[23]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_24_29_i_5
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [26]),
        .O(WR_DATA[26]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_24_29_i_6
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [25]),
        .O(WR_DATA[25]));
  LUT3 #(
    .INIT(8'hEF)) 
    ram_reg_0_1_30_31_i_1__1
       (.I0(\gnstage1.q_dly_reg[1][0] [28]),
        .I1(Q[14]),
        .I2(mem_init_done),
        .O(WR_DATA[28]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_30_31_i_2
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [27]),
        .O(WR_DATA[27]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_6_11_i_1__1
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [5]),
        .O(WR_DATA[5]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_6_11_i_2__1
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [4]),
        .O(WR_DATA[4]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_6_11_i_3__1
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [7]),
        .O(WR_DATA[7]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_6_11_i_4__1
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [6]),
        .O(WR_DATA[6]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_6_11_i_5__1
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [9]),
        .O(WR_DATA[9]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_6_11_i_6__1
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [8]),
        .O(WR_DATA[8]));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_17_delay" *) 
module design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized3
   (DIN,
    curr_state_reg,
    aclk,
    active_ch_dly_reg_r_2,
    Q);
  output [0:0]DIN;
  input [0:0]curr_state_reg;
  input aclk;
  input active_ch_dly_reg_r_2;
  input [0:0]Q;

  wire [0:0]DIN;
  wire [0:0]Q;
  wire aclk;
  wire active_ch_dly_reg_r_2;
  wire [0:0]curr_state_reg;
  wire \gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_n_0 ;
  wire \gnstage1.q_dly_reg[2][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ;
  wire \gnstage1.q_dly_reg_gate_n_0 ;

  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/trans_dly_inst/gnstage1.q_dly_reg[1] " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/trans_dly_inst/gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(curr_state_reg),
        .Q(\gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_n_0 ));
  FDRE \gnstage1.q_dly_reg[2][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2 
       (.C(aclk),
        .CE(1'b1),
        .D(\gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_n_0 ),
        .Q(\gnstage1.q_dly_reg[2][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ),
        .R(1'b0));
  FDRE \gnstage1.q_dly_reg[3][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gnstage1.q_dly_reg_gate_n_0 ),
        .Q(DIN),
        .R(Q));
  LUT2 #(
    .INIT(4'h8)) 
    \gnstage1.q_dly_reg_gate 
       (.I0(\gnstage1.q_dly_reg[2][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ),
        .I1(active_ch_dly_reg_r_2),
        .O(\gnstage1.q_dly_reg_gate_n_0 ));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_17_delay" *) 
module design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized4
   (DIN,
    Q,
    D,
    aclk);
  output [12:0]DIN;
  input [0:0]Q;
  input [12:0]D;
  input aclk;

  wire [12:0]D;
  wire [12:0]DIN;
  wire [0:0]Q;
  wire aclk;

  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(DIN[0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[10]),
        .Q(DIN[10]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[11]),
        .Q(DIN[11]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[12]),
        .Q(DIN[12]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(DIN[1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(DIN[2]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(DIN[3]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(DIN[4]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(DIN[5]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(DIN[6]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[7]),
        .Q(DIN[7]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[8]),
        .Q(DIN[8]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[9]),
        .Q(DIN[9]),
        .R(Q));
endmodule

module design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_synth
   (M_AXIS_TID,
    \vfifo_mm2s_channel_empty[1] ,
    \vfifo_mm2s_channel_empty[0] ,
    m_axis_tvalid,
    s_axis_tready,
    m_axi_awsize,
    m_axis_tlast,
    m_axis_tid,
    m_axis_tuser,
    m_axis_tkeep,
    m_axis_tdata,
    m_axi_rready,
    m_axi_bready,
    vfifo_s2mm_channel_full,
    vfifo_idle,
    Q,
    \m_axi_wdata[31] ,
    \m_axi_arid[0] ,
    m_axi_awvalid,
    m_axi_wvalid,
    m_axi_arvalid,
    aclk,
    m_axi_bvalid,
    vfifo_mm2s_channel_full,
    m_axis_tready,
    s_axis_tid,
    s_axis_tkeep,
    s_axis_tuser,
    s_axis_tlast,
    s_axis_tdata,
    s_axis_tdest,
    s_axis_tvalid,
    m_axi_rdata,
    m_axi_rvalid,
    m_axi_awready,
    m_axi_wready,
    m_axi_arready,
    aresetn);
  output [0:0]M_AXIS_TID;
  output \vfifo_mm2s_channel_empty[1] ;
  output \vfifo_mm2s_channel_empty[0] ;
  output m_axis_tvalid;
  output s_axis_tready;
  output [0:0]m_axi_awsize;
  output m_axis_tlast;
  output [0:0]m_axis_tid;
  output [0:0]m_axis_tuser;
  output [3:0]m_axis_tkeep;
  output [31:0]m_axis_tdata;
  output m_axi_rready;
  output m_axi_bready;
  output [1:0]vfifo_s2mm_channel_full;
  output [1:0]vfifo_idle;
  output [40:0]Q;
  output [32:0]\m_axi_wdata[31] ;
  output [40:0]\m_axi_arid[0] ;
  output m_axi_awvalid;
  output m_axi_wvalid;
  output m_axi_arvalid;
  input aclk;
  input m_axi_bvalid;
  input [1:0]vfifo_mm2s_channel_full;
  input m_axis_tready;
  input [0:0]s_axis_tid;
  input [3:0]s_axis_tkeep;
  input [0:0]s_axis_tuser;
  input s_axis_tlast;
  input [31:0]s_axis_tdata;
  input [0:0]s_axis_tdest;
  input s_axis_tvalid;
  input [31:0]m_axi_rdata;
  input m_axi_rvalid;
  input m_axi_awready;
  input m_axi_wready;
  input m_axi_arready;
  input aresetn;

  wire [0:0]M_AXIS_TID;
  wire [40:0]Q;
  wire Q_i_1__0__0_n_0;
  wire Q_i_1__9_n_0;
  wire aclk;
  wire ar_fifo_inst_n_0;
  wire ar_fifo_inst_n_1;
  wire ar_fifo_inst_n_2;
  wire aresetn;
  wire \argen_inst/prog_full_i ;
  wire aw_fifo_inst_n_0;
  wire aw_fifo_inst_n_1;
  wire \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ;
  wire \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out_0 ;
  wire \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out_1 ;
  wire gvfifo_top_n_178;
  wire [31:0]m_axi_araddr_i;
  wire [40:0]\m_axi_arid[0] ;
  wire m_axi_arid_i;
  wire [7:0]m_axi_arlen_i;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire m_axi_arvalid_i;
  wire [31:0]m_axi_awaddr_i;
  wire m_axi_awid_i;
  wire [7:0]m_axi_awlen_i;
  wire m_axi_awready;
  wire [0:0]m_axi_awsize;
  wire m_axi_awvalid;
  wire m_axi_awvalid_i;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire [32:0]\m_axi_wdata[31] ;
  wire [31:0]m_axi_wdata_i;
  wire m_axi_wlast_i;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire m_axi_wvalid_i;
  wire [31:0]m_axis_tdata;
  wire [0:0]m_axis_tid;
  wire [3:0]m_axis_tkeep;
  wire m_axis_tlast;
  wire m_axis_tready;
  wire [0:0]m_axis_tuser;
  wire m_axis_tvalid;
  wire \mcdf_inst/active_ch_dly_reg[1]_6 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/pntrs_eql_dly ;
  wire [1:1]\mcdf_inst/mcf_dfl_wr_inst/active_ch_valid_dly ;
  wire \mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/POR_A ;
  wire \mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ram_rstram_b ;
  wire \mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/POR_A ;
  wire \mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ram_rstram_b ;
  wire [40:40]mm2s_to_switch_payload;
  wire mm2s_trans_last_arb;
  wire [31:0]s_axis_tdata;
  wire [0:0]s_axis_tdest;
  wire [0:0]s_axis_tid;
  wire [3:0]s_axis_tkeep;
  wire s_axis_tlast;
  wire s_axis_tready;
  wire [0:0]s_axis_tuser;
  wire s_axis_tvalid;
  wire \tid_fifo_inst/prog_full_i ;
  wire [1:0]vfifo_idle;
  wire \vfifo_mm2s_channel_empty[0] ;
  wire \vfifo_mm2s_channel_empty[1] ;
  wire [1:0]vfifo_mm2s_channel_full;
  wire [1:0]vfifo_s2mm_channel_full;
  wire w_fifo_inst_n_0;
  wire w_fifo_inst_n_1;
  wire [15:1]wr_rst_i;

  LUT5 #(
    .INIT(32'hBBBB0B00)) 
    Q_i_1__0__0
       (.I0(\mcdf_inst/active_ch_dly_reg[1]_6 ),
        .I1(\mcdf_inst/mcf_dfl_wr_inst/active_ch_valid_dly ),
        .I2(gvfifo_top_n_178),
        .I3(\mcdf_inst/mcf_dfl_rd_inst/pntrs_eql_dly ),
        .I4(vfifo_idle[0]),
        .O(Q_i_1__0__0_n_0));
  LUT5 #(
    .INIT(32'h77777000)) 
    Q_i_1__9
       (.I0(\mcdf_inst/mcf_dfl_wr_inst/active_ch_valid_dly ),
        .I1(\mcdf_inst/active_ch_dly_reg[1]_6 ),
        .I2(\mcdf_inst/mcf_dfl_rd_inst/pntrs_eql_dly ),
        .I3(gvfifo_top_n_178),
        .I4(vfifo_idle[1]),
        .O(Q_i_1__9_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    Q_i_5
       (.I0(m_axis_tready),
        .I1(mm2s_to_switch_payload),
        .I2(m_axis_tvalid),
        .O(mm2s_trans_last_arb));
  design_1_axi_vfifo_ctrl_0_0_fifo_top__xdcDup__1 ar_fifo_inst
       (.E(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .I147({m_axi_arid_i,m_axi_araddr_i,m_axi_arlen_i}),
        .M_AXI_ARVALID(m_axi_arvalid_i),
        .Q(wr_rst_i[15]),
        .aclk(aclk),
        .\gfwd_rev.s_ready_i_reg (ar_fifo_inst_n_2),
        .\gpfs.prog_full_i_reg (ar_fifo_inst_n_1),
        .\m_axi_arid[0] (\m_axi_arid[0] ),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .out(ar_fifo_inst_n_0),
        .prog_full_i(\argen_inst/prog_full_i ));
  design_1_axi_vfifo_ctrl_0_0_fifo_top aw_fifo_inst
       (.DI({m_axi_awid_i,m_axi_awaddr_i,m_axi_awlen_i}),
        .E(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out_1 ),
        .Q(wr_rst_i[15]),
        .TREADY_S2MM(aw_fifo_inst_n_1),
        .aclk(aclk),
        .\gpfs.prog_full_i_reg (w_fifo_inst_n_1),
        .\m_axi_awid[0] (Q),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .out(aw_fifo_inst_n_0),
        .prog_full_i(\tid_fifo_inst/prog_full_i ));
  design_1_axi_vfifo_ctrl_0_0_axi_vfifo_top gvfifo_top
       (.D({s_axis_tid,s_axis_tkeep,s_axis_tuser,s_axis_tlast,s_axis_tdata,s_axis_tdest}),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ({m_axi_wlast_i,m_axi_wdata_i}),
        .DI({m_axi_awid_i,m_axi_awaddr_i,m_axi_awlen_i}),
        .E(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out_1 ),
        .I147({m_axi_arid_i,m_axi_araddr_i,m_axi_arlen_i}),
        .M_AXI_ARVALID(m_axi_arvalid_i),
        .POR_A(\mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/POR_A ),
        .POR_A_0(\mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/POR_A ),
        .Q({wr_rst_i[15],wr_rst_i[1]}),
        .Q_reg({mm2s_to_switch_payload,m_axis_tlast,m_axis_tid,m_axis_tuser,M_AXIS_TID,m_axis_tkeep,m_axis_tdata}),
        .Q_reg_0(\mcdf_inst/mcf_dfl_wr_inst/active_ch_valid_dly ),
        .TREADY_S2MM(aw_fifo_inst_n_1),
        .aclk(aclk),
        .\active_ch_dly_reg[1][0] (Q_i_1__0__0_n_0),
        .\active_ch_dly_reg[1]_6 (\mcdf_inst/active_ch_dly_reg[1]_6 ),
        .\active_ch_dly_reg[2][0] (gvfifo_top_n_178),
        .\gcc0.gc0.count_d1_reg[3] (\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .\gpfs.prog_full_i_reg (ar_fifo_inst_n_2),
        .\gpfs.prog_full_i_reg_0 (ar_fifo_inst_n_1),
        .\gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] (Q_i_1__9_n_0),
        .m_axi_awsize(m_axi_awsize),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .m_axis_tready(m_axis_tready),
        .m_axis_tvalid(m_axis_tvalid),
        .mm2s_trans_last_arb(mm2s_trans_last_arb),
        .out(aw_fifo_inst_n_0),
        .pntrs_eql_dly(\mcdf_inst/mcf_dfl_rd_inst/pntrs_eql_dly ),
        .prog_full_i(\argen_inst/prog_full_i ),
        .prog_full_i_1(\tid_fifo_inst/prog_full_i ),
        .ram_full_fb_i_reg(w_fifo_inst_n_0),
        .ram_full_fb_i_reg_0(ar_fifo_inst_n_0),
        .ram_rstram_b(\mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ram_rstram_b ),
        .ram_rstram_b_2(\mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ram_rstram_b ),
        .s_axis_tready(s_axis_tready),
        .s_axis_tvalid(s_axis_tvalid),
        .vfifo_idle(vfifo_idle),
        .\vfifo_mm2s_channel_empty[0] (\vfifo_mm2s_channel_empty[0] ),
        .\vfifo_mm2s_channel_empty[1] (\vfifo_mm2s_channel_empty[1] ),
        .vfifo_mm2s_channel_full(vfifo_mm2s_channel_full),
        .vfifo_s2mm_channel_full(vfifo_s2mm_channel_full));
  design_1_axi_vfifo_ctrl_0_0_vfifo_reset_blk rstblk
       (.POR_A(\mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/POR_A ),
        .POR_A_1(\mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/POR_A ),
        .Q({wr_rst_i[15],wr_rst_i[1]}),
        .aclk(aclk),
        .aresetn(aresetn),
        .ram_rstram_b(\mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ram_rstram_b ),
        .ram_rstram_b_0(\mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ram_rstram_b ));
  design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized0 w_fifo_inst
       (.E(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out_0 ),
        .Q(wr_rst_i[15]),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[33] ({m_axi_wlast_i,m_axi_wdata_i}),
        .\gpfs.prog_full_i_reg (w_fifo_inst_n_1),
        .\m_axi_wdata[31] (\m_axi_wdata[31] ),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .out(w_fifo_inst_n_0));
endmodule

module design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss
   (Q_reg,
    Q_reg_0,
    aclk,
    Q,
    \gfwd_mode.storage_data1_reg[0] ,
    pntr_roll_over,
    D_0,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    mcdf_full,
    \active_ch_dly_reg[4]_9 ,
    \active_ch_dly_reg[4][0] ,
    p_0_out,
    D);
  output Q_reg;
  output Q_reg_0;
  input aclk;
  input [1:0]Q;
  input \gfwd_mode.storage_data1_reg[0] ;
  input pntr_roll_over;
  input [12:0]D_0;
  input [12:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  input [1:0]mcdf_full;
  input \active_ch_dly_reg[4]_9 ;
  input \active_ch_dly_reg[4][0] ;
  input p_0_out;
  input [1:0]D;

  wire [1:0]D;
  wire [12:0]D_0;
  wire [1:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire [9:0]a;
  wire aclk;
  wire \active_ch_dly_reg[4][0] ;
  wire \active_ch_dly_reg[4]_9 ;
  wire [12:0]ch_depth_minus_rd_m_wr;
  wire [12:0]diff_pntr;
  wire \diff_pntr[0]_i_1_n_0 ;
  wire \diff_pntr[10]_i_1_n_0 ;
  wire \diff_pntr[11]_i_1_n_0 ;
  wire \diff_pntr[12]_i_1_n_0 ;
  wire \diff_pntr[1]_i_1_n_0 ;
  wire \diff_pntr[2]_i_1_n_0 ;
  wire \diff_pntr[3]_i_1_n_0 ;
  wire \diff_pntr[4]_i_1_n_0 ;
  wire \diff_pntr[5]_i_1_n_0 ;
  wire \diff_pntr[6]_i_1_n_0 ;
  wire \diff_pntr[7]_i_1_n_0 ;
  wire \diff_pntr[8]_i_1_n_0 ;
  wire \diff_pntr[9]_i_1_n_0 ;
  wire geqOp;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [12:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg_n_0 ;
  wire \gset.prog_full_i_i_10_n_0 ;
  wire \gset.prog_full_i_i_11_n_0 ;
  wire \gset.prog_full_i_i_12_n_0 ;
  wire \gset.prog_full_i_i_13_n_0 ;
  wire \gset.prog_full_i_i_14_n_0 ;
  wire \gset.prog_full_i_i_15_n_0 ;
  wire \gset.prog_full_i_i_3_n_0 ;
  wire \gset.prog_full_i_i_4_n_0 ;
  wire \gset.prog_full_i_i_5_n_0 ;
  wire \gset.prog_full_i_i_6_n_0 ;
  wire \gset.prog_full_i_i_7_n_0 ;
  wire \gset.prog_full_i_i_8_n_0 ;
  wire \gset.prog_full_i_i_9_n_0 ;
  wire \gset.prog_full_i_reg_i_1_n_2 ;
  wire \gset.prog_full_i_reg_i_1_n_3 ;
  wire \gset.prog_full_i_reg_i_2_n_0 ;
  wire \gset.prog_full_i_reg_i_2_n_1 ;
  wire \gset.prog_full_i_reg_i_2_n_2 ;
  wire \gset.prog_full_i_reg_i_2_n_3 ;
  wire [1:0]mcdf_full;
  wire p_0_out;
  wire p_0_out_0;
  wire [9:0]\pf_thresh_dly_reg[0]_2 ;
  wire [9:0]\pf_thresh_dly_reg[1]_3 ;
  wire [9:0]\pf_thresh_dly_reg[2]_4 ;
  wire pntr_roll_over;
  wire [12:0]rd_pntr_minus_wr_pntr;
  wire [12:0]rd_pntr_pf_dly;
  wire rd_pntr_roll_over_d1;
  wire rd_pntr_roll_over_d2;
  wire [12:0]s;
  wire [12:0]wr_minus_rd_dly;
  wire [12:0]wr_pntr_pf_dly;
  wire wr_pntr_roll_over_d1;
  wire wr_pntr_roll_over_d2;
  wire wr_pntr_roll_over_dly;
  wire [3:3]\NLW_gset.prog_full_i_reg_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_gset.prog_full_i_reg_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_gset.prog_full_i_reg_i_2_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0000000000EAEAEA)) 
    Q_i_1__3
       (.I0(mcdf_full[1]),
        .I1(\active_ch_dly_reg[4]_9 ),
        .I2(p_0_out_0),
        .I3(\active_ch_dly_reg[4][0] ),
        .I4(p_0_out),
        .I5(Q[1]),
        .O(Q_reg));
  LUT6 #(
    .INIT(64'h00000000AEAE00AE)) 
    Q_i_1__6
       (.I0(mcdf_full[0]),
        .I1(p_0_out_0),
        .I2(\active_ch_dly_reg[4]_9 ),
        .I3(p_0_out),
        .I4(\active_ch_dly_reg[4][0] ),
        .I5(Q[1]),
        .O(Q_reg_0));
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11 ch_dpth_rd_wr
       (.Q({a[9],a[0]}),
        .S(ch_depth_minus_rd_m_wr),
        .aclk(aclk),
        .i_primitive(rd_pntr_minus_wr_pntr),
        .\wr_rst_reg_reg[15] (Q[1]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[0]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[0]),
        .I1(wr_minus_rd_dly[0]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[10]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[10]),
        .I1(wr_minus_rd_dly[10]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[11]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[11]),
        .I1(wr_minus_rd_dly[11]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[12]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[12]),
        .I1(wr_minus_rd_dly[12]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[1]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[1]),
        .I1(wr_minus_rd_dly[1]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[2]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[2]),
        .I1(wr_minus_rd_dly[2]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[3]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[3]),
        .I1(wr_minus_rd_dly[3]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[4]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[4]),
        .I1(wr_minus_rd_dly[4]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[5]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[5]),
        .I1(wr_minus_rd_dly[5]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[6]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[6]),
        .I1(wr_minus_rd_dly[6]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[7]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[7]),
        .I1(wr_minus_rd_dly[7]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[8]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[8]),
        .I1(wr_minus_rd_dly[8]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[9]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[9]),
        .I1(wr_minus_rd_dly[9]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[0]_i_1_n_0 ),
        .Q(diff_pntr[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[10]_i_1_n_0 ),
        .Q(diff_pntr[10]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[11]_i_1_n_0 ),
        .Q(diff_pntr[11]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[12]_i_1_n_0 ),
        .Q(diff_pntr[12]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[1]_i_1_n_0 ),
        .Q(diff_pntr[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[2]_i_1_n_0 ),
        .Q(diff_pntr[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[3]_i_1_n_0 ),
        .Q(diff_pntr[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[4]_i_1_n_0 ),
        .Q(diff_pntr[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[5]_i_1_n_0 ),
        .Q(diff_pntr[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[6]_i_1_n_0 ),
        .Q(diff_pntr[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[7]_i_1_n_0 ),
        .Q(diff_pntr[7]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[8]_i_1_n_0 ),
        .Q(diff_pntr[8]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[9]_i_1_n_0 ),
        .Q(diff_pntr[9]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.channel_depth_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(a[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.channel_depth_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(a[9]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [0]),
        .Q(rd_pntr_pf_dly[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [10]),
        .Q(rd_pntr_pf_dly[10]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [11]),
        .Q(rd_pntr_pf_dly[11]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [12]),
        .Q(rd_pntr_pf_dly[12]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [1]),
        .Q(rd_pntr_pf_dly[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [2]),
        .Q(rd_pntr_pf_dly[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [3]),
        .Q(rd_pntr_pf_dly[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [4]),
        .Q(rd_pntr_pf_dly[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [5]),
        .Q(rd_pntr_pf_dly[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [6]),
        .Q(rd_pntr_pf_dly[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [7]),
        .Q(rd_pntr_pf_dly[7]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [8]),
        .Q(rd_pntr_pf_dly[8]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [9]),
        .Q(rd_pntr_pf_dly[9]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .Q(\gin_reg.rd_pntr_roll_over_dly_reg_n_0 ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(D_0[0]),
        .Q(wr_pntr_pf_dly[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(D_0[10]),
        .Q(wr_pntr_pf_dly[10]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(D_0[11]),
        .Q(wr_pntr_pf_dly[11]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(D_0[12]),
        .Q(wr_pntr_pf_dly[12]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(D_0[1]),
        .Q(wr_pntr_pf_dly[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(D_0[2]),
        .Q(wr_pntr_pf_dly[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(D_0[3]),
        .Q(wr_pntr_pf_dly[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(D_0[4]),
        .Q(wr_pntr_pf_dly[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(D_0[5]),
        .Q(wr_pntr_pf_dly[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(D_0[6]),
        .Q(wr_pntr_pf_dly[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(D_0[7]),
        .Q(wr_pntr_pf_dly[7]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(D_0[8]),
        .Q(wr_pntr_pf_dly[8]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(D_0[9]),
        .Q(wr_pntr_pf_dly[9]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(pntr_roll_over),
        .Q(wr_pntr_roll_over_dly),
        .R(Q[1]));
  LUT2 #(
    .INIT(4'hE)) 
    \gset.prog_full_i_i_10 
       (.I0(diff_pntr[2]),
        .I1(diff_pntr[3]),
        .O(\gset.prog_full_i_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hF2)) 
    \gset.prog_full_i_i_11 
       (.I0(diff_pntr[0]),
        .I1(\pf_thresh_dly_reg[2]_4 [0]),
        .I2(diff_pntr[1]),
        .O(\gset.prog_full_i_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gset.prog_full_i_i_12 
       (.I0(diff_pntr[6]),
        .I1(diff_pntr[7]),
        .O(\gset.prog_full_i_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gset.prog_full_i_i_13 
       (.I0(diff_pntr[4]),
        .I1(diff_pntr[5]),
        .O(\gset.prog_full_i_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gset.prog_full_i_i_14 
       (.I0(diff_pntr[2]),
        .I1(diff_pntr[3]),
        .O(\gset.prog_full_i_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \gset.prog_full_i_i_15 
       (.I0(diff_pntr[0]),
        .I1(\pf_thresh_dly_reg[2]_4 [0]),
        .I2(diff_pntr[1]),
        .O(\gset.prog_full_i_i_15_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gset.prog_full_i_i_3 
       (.I0(diff_pntr[10]),
        .I1(diff_pntr[11]),
        .O(\gset.prog_full_i_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \gset.prog_full_i_i_4 
       (.I0(diff_pntr[8]),
        .I1(\pf_thresh_dly_reg[2]_4 [9]),
        .I2(diff_pntr[9]),
        .O(\gset.prog_full_i_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gset.prog_full_i_i_5 
       (.I0(diff_pntr[12]),
        .O(\gset.prog_full_i_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gset.prog_full_i_i_6 
       (.I0(diff_pntr[10]),
        .I1(diff_pntr[11]),
        .O(\gset.prog_full_i_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \gset.prog_full_i_i_7 
       (.I0(diff_pntr[9]),
        .I1(\pf_thresh_dly_reg[2]_4 [9]),
        .I2(diff_pntr[8]),
        .O(\gset.prog_full_i_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gset.prog_full_i_i_8 
       (.I0(diff_pntr[6]),
        .I1(diff_pntr[7]),
        .O(\gset.prog_full_i_i_8_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gset.prog_full_i_i_9 
       (.I0(diff_pntr[4]),
        .I1(diff_pntr[5]),
        .O(\gset.prog_full_i_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gset.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(geqOp),
        .Q(p_0_out_0),
        .R(Q[1]));
  CARRY4 \gset.prog_full_i_reg_i_1 
       (.CI(\gset.prog_full_i_reg_i_2_n_0 ),
        .CO({\NLW_gset.prog_full_i_reg_i_1_CO_UNCONNECTED [3],geqOp,\gset.prog_full_i_reg_i_1_n_2 ,\gset.prog_full_i_reg_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,diff_pntr[12],\gset.prog_full_i_i_3_n_0 ,\gset.prog_full_i_i_4_n_0 }),
        .O(\NLW_gset.prog_full_i_reg_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,\gset.prog_full_i_i_5_n_0 ,\gset.prog_full_i_i_6_n_0 ,\gset.prog_full_i_i_7_n_0 }));
  CARRY4 \gset.prog_full_i_reg_i_2 
       (.CI(1'b0),
        .CO({\gset.prog_full_i_reg_i_2_n_0 ,\gset.prog_full_i_reg_i_2_n_1 ,\gset.prog_full_i_reg_i_2_n_2 ,\gset.prog_full_i_reg_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({\gset.prog_full_i_i_8_n_0 ,\gset.prog_full_i_i_9_n_0 ,\gset.prog_full_i_i_10_n_0 ,\gset.prog_full_i_i_11_n_0 }),
        .O(\NLW_gset.prog_full_i_reg_i_2_O_UNCONNECTED [3:0]),
        .S({\gset.prog_full_i_i_12_n_0 ,\gset.prog_full_i_i_13_n_0 ,\gset.prog_full_i_i_14_n_0 ,\gset.prog_full_i_i_15_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[0][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\pf_thresh_dly_reg[0]_2 [0]),
        .R(Q[0]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[0][9] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\pf_thresh_dly_reg[0]_2 [9]),
        .R(Q[0]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[1][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0]_2 [0]),
        .Q(\pf_thresh_dly_reg[1]_3 [0]),
        .R(Q[0]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[1][9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0]_2 [9]),
        .Q(\pf_thresh_dly_reg[1]_3 [9]),
        .R(Q[0]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[2][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[1]_3 [0]),
        .Q(\pf_thresh_dly_reg[2]_4 [0]),
        .R(Q[0]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[2][9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[1]_3 [9]),
        .Q(\pf_thresh_dly_reg[2]_4 [9]),
        .R(Q[0]));
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_112 rd_minus_wr
       (.A(rd_pntr_pf_dly),
        .B(wr_pntr_pf_dly),
        .Q(Q[1]),
        .S(rd_pntr_minus_wr_pntr),
        .aclk(aclk));
  FDRE #(
    .INIT(1'b0)) 
    rd_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_roll_over_dly_reg_n_0 ),
        .Q(rd_pntr_roll_over_d1),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    rd_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_pntr_roll_over_d1),
        .Q(rd_pntr_roll_over_d2),
        .R(Q[1]));
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_113 wr_minus_rd
       (.A(rd_pntr_pf_dly),
        .B(wr_pntr_pf_dly),
        .D(s),
        .Q(Q[1]),
        .aclk(aclk));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[0]),
        .Q(wr_minus_rd_dly[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[10]),
        .Q(wr_minus_rd_dly[10]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[11]),
        .Q(wr_minus_rd_dly[11]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[12]),
        .Q(wr_minus_rd_dly[12]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[1]),
        .Q(wr_minus_rd_dly[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[2]),
        .Q(wr_minus_rd_dly[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[3]),
        .Q(wr_minus_rd_dly[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[4]),
        .Q(wr_minus_rd_dly[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[5]),
        .Q(wr_minus_rd_dly[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[6]),
        .Q(wr_minus_rd_dly[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[7]),
        .Q(wr_minus_rd_dly[7]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[8]),
        .Q(wr_minus_rd_dly[8]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[9]),
        .Q(wr_minus_rd_dly[9]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    wr_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_pntr_roll_over_dly),
        .Q(wr_pntr_roll_over_d1),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    wr_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_pntr_roll_over_d1),
        .Q(wr_pntr_roll_over_d2),
        .R(Q[1]));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_17_wr_pf_ss" *) 
module design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized0
   (p_0_out,
    B,
    A,
    aclk,
    Q,
    \gfwd_mode.storage_data1_reg[0] ,
    pntr_roll_over,
    D);
  output p_0_out;
  input [12:0]B;
  input [12:0]A;
  input aclk;
  input [1:0]Q;
  input \gfwd_mode.storage_data1_reg[0] ;
  input pntr_roll_over;
  input [1:0]D;

  wire [12:0]A;
  wire [12:0]B;
  wire [1:0]D;
  wire [1:0]Q;
  wire [9:0]a;
  wire aclk;
  wire [12:0]ch_depth_minus_rd_m_wr;
  wire \diff_pntr[0]_i_1_n_0 ;
  wire \diff_pntr[10]_i_1_n_0 ;
  wire \diff_pntr[11]_i_1_n_0 ;
  wire \diff_pntr[12]_inv_i_1_n_0 ;
  wire \diff_pntr[1]_i_1_n_0 ;
  wire \diff_pntr[2]_i_1_n_0 ;
  wire \diff_pntr[3]_i_1_n_0 ;
  wire \diff_pntr[4]_i_1_n_0 ;
  wire \diff_pntr[5]_i_1_n_0 ;
  wire \diff_pntr[6]_i_1_n_0 ;
  wire \diff_pntr[7]_i_1_n_0 ;
  wire \diff_pntr[8]_i_1_n_0 ;
  wire \diff_pntr[9]_i_1_n_0 ;
  wire \diff_pntr_reg[12]_inv_n_0 ;
  wire \diff_pntr_reg_n_0_[0] ;
  wire \diff_pntr_reg_n_0_[10] ;
  wire \diff_pntr_reg_n_0_[11] ;
  wire \diff_pntr_reg_n_0_[1] ;
  wire \diff_pntr_reg_n_0_[2] ;
  wire \diff_pntr_reg_n_0_[3] ;
  wire \diff_pntr_reg_n_0_[4] ;
  wire \diff_pntr_reg_n_0_[5] ;
  wire \diff_pntr_reg_n_0_[6] ;
  wire \diff_pntr_reg_n_0_[7] ;
  wire \diff_pntr_reg_n_0_[8] ;
  wire \diff_pntr_reg_n_0_[9] ;
  wire \gclr.prog_full_i_i_10_n_0 ;
  wire \gclr.prog_full_i_i_3_n_0 ;
  wire \gclr.prog_full_i_i_4_n_0 ;
  wire \gclr.prog_full_i_i_5_n_0 ;
  wire \gclr.prog_full_i_i_6_n_0 ;
  wire \gclr.prog_full_i_i_7_n_0 ;
  wire \gclr.prog_full_i_i_8_n_0 ;
  wire \gclr.prog_full_i_i_9_n_0 ;
  wire \gclr.prog_full_i_reg_i_1_n_2 ;
  wire \gclr.prog_full_i_reg_i_1_n_3 ;
  wire \gclr.prog_full_i_reg_i_2_n_0 ;
  wire \gclr.prog_full_i_reg_i_2_n_1 ;
  wire \gclr.prog_full_i_reg_i_2_n_2 ;
  wire \gclr.prog_full_i_reg_i_2_n_3 ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire \gin_reg.wr_pntr_roll_over_dly_reg_n_0 ;
  wire ltOp;
  wire p_0_out;
  wire \pf_thresh_dly_reg_n_0_[0][0] ;
  wire \pf_thresh_dly_reg_n_0_[0][9] ;
  wire \pf_thresh_dly_reg_n_0_[1][0] ;
  wire \pf_thresh_dly_reg_n_0_[1][9] ;
  wire \pf_thresh_dly_reg_n_0_[2][0] ;
  wire \pf_thresh_dly_reg_n_0_[2][9] ;
  wire pntr_roll_over;
  wire [12:0]rd_pntr_minus_wr_pntr;
  wire rd_pntr_roll_over_d1_reg_n_0;
  wire rd_pntr_roll_over_d2_reg_n_0;
  wire rd_pntr_roll_over_dly;
  wire [12:0]s;
  wire \wr_minus_rd_dly_reg_n_0_[0] ;
  wire \wr_minus_rd_dly_reg_n_0_[10] ;
  wire \wr_minus_rd_dly_reg_n_0_[11] ;
  wire \wr_minus_rd_dly_reg_n_0_[12] ;
  wire \wr_minus_rd_dly_reg_n_0_[1] ;
  wire \wr_minus_rd_dly_reg_n_0_[2] ;
  wire \wr_minus_rd_dly_reg_n_0_[3] ;
  wire \wr_minus_rd_dly_reg_n_0_[4] ;
  wire \wr_minus_rd_dly_reg_n_0_[5] ;
  wire \wr_minus_rd_dly_reg_n_0_[6] ;
  wire \wr_minus_rd_dly_reg_n_0_[7] ;
  wire \wr_minus_rd_dly_reg_n_0_[8] ;
  wire \wr_minus_rd_dly_reg_n_0_[9] ;
  wire wr_pntr_roll_over_d1_reg_n_0;
  wire wr_pntr_roll_over_d2_reg_n_0;
  wire [3:3]\NLW_gclr.prog_full_i_reg_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_gclr.prog_full_i_reg_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_gclr.prog_full_i_reg_i_2_O_UNCONNECTED ;

  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_136 ch_dpth_rd_wr
       (.Q({a[9],a[0]}),
        .S(ch_depth_minus_rd_m_wr),
        .aclk(aclk),
        .i_primitive(rd_pntr_minus_wr_pntr),
        .\wr_rst_reg_reg[15] (Q[1]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[0]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[0]),
        .I1(\wr_minus_rd_dly_reg_n_0_[0] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[10]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[10]),
        .I1(\wr_minus_rd_dly_reg_n_0_[10] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[11]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[11]),
        .I1(\wr_minus_rd_dly_reg_n_0_[11] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h3553)) 
    \diff_pntr[12]_inv_i_1 
       (.I0(ch_depth_minus_rd_m_wr[12]),
        .I1(\wr_minus_rd_dly_reg_n_0_[12] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[12]_inv_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[1]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[1]),
        .I1(\wr_minus_rd_dly_reg_n_0_[1] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[2]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[2]),
        .I1(\wr_minus_rd_dly_reg_n_0_[2] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[3]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[3]),
        .I1(\wr_minus_rd_dly_reg_n_0_[3] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[4]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[4]),
        .I1(\wr_minus_rd_dly_reg_n_0_[4] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[5]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[5]),
        .I1(\wr_minus_rd_dly_reg_n_0_[5] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[6]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[6]),
        .I1(\wr_minus_rd_dly_reg_n_0_[6] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[7]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[7]),
        .I1(\wr_minus_rd_dly_reg_n_0_[7] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[8]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[8]),
        .I1(\wr_minus_rd_dly_reg_n_0_[8] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[9]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[9]),
        .I1(\wr_minus_rd_dly_reg_n_0_[9] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[0]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[0] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[10]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[10] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[11]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[11] ),
        .R(Q[1]));
  FDSE #(
    .INIT(1'b1)) 
    \diff_pntr_reg[12]_inv 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[12]_inv_i_1_n_0 ),
        .Q(\diff_pntr_reg[12]_inv_n_0 ),
        .S(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[1]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[1] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[2]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[2] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[3]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[3] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[4]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[4] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[5]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[5] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[6]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[6] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[7]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[7] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[8]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[8] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[9]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[9] ),
        .R(Q[1]));
  LUT3 #(
    .INIT(8'h09)) 
    \gclr.prog_full_i_i_10 
       (.I0(\pf_thresh_dly_reg_n_0_[2][0] ),
        .I1(\diff_pntr_reg_n_0_[0] ),
        .I2(\diff_pntr_reg_n_0_[1] ),
        .O(\gclr.prog_full_i_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gclr.prog_full_i_i_3 
       (.I0(\pf_thresh_dly_reg_n_0_[2][9] ),
        .I1(\diff_pntr_reg_n_0_[9] ),
        .O(\gclr.prog_full_i_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gclr.prog_full_i_i_4 
       (.I0(\diff_pntr_reg_n_0_[10] ),
        .I1(\diff_pntr_reg_n_0_[11] ),
        .O(\gclr.prog_full_i_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \gclr.prog_full_i_i_5 
       (.I0(\pf_thresh_dly_reg_n_0_[2][9] ),
        .I1(\diff_pntr_reg_n_0_[9] ),
        .I2(\diff_pntr_reg_n_0_[8] ),
        .O(\gclr.prog_full_i_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \gclr.prog_full_i_i_6 
       (.I0(\diff_pntr_reg_n_0_[0] ),
        .I1(\pf_thresh_dly_reg_n_0_[2][0] ),
        .I2(\diff_pntr_reg_n_0_[1] ),
        .O(\gclr.prog_full_i_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gclr.prog_full_i_i_7 
       (.I0(\diff_pntr_reg_n_0_[6] ),
        .I1(\diff_pntr_reg_n_0_[7] ),
        .O(\gclr.prog_full_i_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gclr.prog_full_i_i_8 
       (.I0(\diff_pntr_reg_n_0_[4] ),
        .I1(\diff_pntr_reg_n_0_[5] ),
        .O(\gclr.prog_full_i_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gclr.prog_full_i_i_9 
       (.I0(\diff_pntr_reg_n_0_[2] ),
        .I1(\diff_pntr_reg_n_0_[3] ),
        .O(\gclr.prog_full_i_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gclr.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(ltOp),
        .Q(p_0_out),
        .R(Q[1]));
  CARRY4 \gclr.prog_full_i_reg_i_1 
       (.CI(\gclr.prog_full_i_reg_i_2_n_0 ),
        .CO({\NLW_gclr.prog_full_i_reg_i_1_CO_UNCONNECTED [3],ltOp,\gclr.prog_full_i_reg_i_1_n_2 ,\gclr.prog_full_i_reg_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\gclr.prog_full_i_i_3_n_0 }),
        .O(\NLW_gclr.prog_full_i_reg_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,\diff_pntr_reg[12]_inv_n_0 ,\gclr.prog_full_i_i_4_n_0 ,\gclr.prog_full_i_i_5_n_0 }));
  CARRY4 \gclr.prog_full_i_reg_i_2 
       (.CI(1'b0),
        .CO({\gclr.prog_full_i_reg_i_2_n_0 ,\gclr.prog_full_i_reg_i_2_n_1 ,\gclr.prog_full_i_reg_i_2_n_2 ,\gclr.prog_full_i_reg_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\gclr.prog_full_i_i_6_n_0 }),
        .O(\NLW_gclr.prog_full_i_reg_i_2_O_UNCONNECTED [3:0]),
        .S({\gclr.prog_full_i_i_7_n_0 ,\gclr.prog_full_i_i_8_n_0 ,\gclr.prog_full_i_i_9_n_0 ,\gclr.prog_full_i_i_10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.channel_depth_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(a[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.channel_depth_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(a[9]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .Q(rd_pntr_roll_over_dly),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(pntr_roll_over),
        .Q(\gin_reg.wr_pntr_roll_over_dly_reg_n_0 ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[0][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\pf_thresh_dly_reg_n_0_[0][0] ),
        .R(Q[0]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[0][9] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\pf_thresh_dly_reg_n_0_[0][9] ),
        .R(Q[0]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[1][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg_n_0_[0][0] ),
        .Q(\pf_thresh_dly_reg_n_0_[1][0] ),
        .R(Q[0]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[1][9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg_n_0_[0][9] ),
        .Q(\pf_thresh_dly_reg_n_0_[1][9] ),
        .R(Q[0]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[2][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg_n_0_[1][0] ),
        .Q(\pf_thresh_dly_reg_n_0_[2][0] ),
        .R(Q[0]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[2][9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg_n_0_[1][9] ),
        .Q(\pf_thresh_dly_reg_n_0_[2][9] ),
        .R(Q[0]));
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_137 rd_minus_wr
       (.A(A),
        .B(B),
        .Q(Q[1]),
        .S(rd_pntr_minus_wr_pntr),
        .aclk(aclk));
  FDRE #(
    .INIT(1'b0)) 
    rd_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_pntr_roll_over_dly),
        .Q(rd_pntr_roll_over_d1_reg_n_0),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    rd_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_pntr_roll_over_d1_reg_n_0),
        .Q(rd_pntr_roll_over_d2_reg_n_0),
        .R(Q[1]));
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_138 wr_minus_rd
       (.A(A),
        .B(B),
        .D(s),
        .Q(Q[1]),
        .aclk(aclk));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[0]),
        .Q(\wr_minus_rd_dly_reg_n_0_[0] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[10]),
        .Q(\wr_minus_rd_dly_reg_n_0_[10] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[11]),
        .Q(\wr_minus_rd_dly_reg_n_0_[11] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[12]),
        .Q(\wr_minus_rd_dly_reg_n_0_[12] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[1]),
        .Q(\wr_minus_rd_dly_reg_n_0_[1] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[2]),
        .Q(\wr_minus_rd_dly_reg_n_0_[2] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[3]),
        .Q(\wr_minus_rd_dly_reg_n_0_[3] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[4]),
        .Q(\wr_minus_rd_dly_reg_n_0_[4] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[5]),
        .Q(\wr_minus_rd_dly_reg_n_0_[5] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[6]),
        .Q(\wr_minus_rd_dly_reg_n_0_[6] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[7]),
        .Q(\wr_minus_rd_dly_reg_n_0_[7] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[8]),
        .Q(\wr_minus_rd_dly_reg_n_0_[8] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[9]),
        .Q(\wr_minus_rd_dly_reg_n_0_[9] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    wr_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.wr_pntr_roll_over_dly_reg_n_0 ),
        .Q(wr_pntr_roll_over_d1_reg_n_0),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    wr_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_pntr_roll_over_d1_reg_n_0),
        .Q(wr_pntr_roll_over_d2_reg_n_0),
        .R(Q[1]));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_17_wr_pf_ss" *) 
module design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized1
   (Q_reg,
    Q_reg_0,
    aclk,
    Q,
    \gfwd_mode.storage_data1_reg[45] ,
    pntr_roll_over,
    D,
    mctf_full,
    \active_ch_dly_reg[4]_0 ,
    \active_ch_dly_reg[4][0] ,
    p_0_out,
    \pf_thresh_dly_reg[2][14] ,
    \gfwd_mode.m_valid_i_reg ,
    \gfwd_mode.storage_data1_reg[45]_0 );
  output Q_reg;
  output Q_reg_0;
  input aclk;
  input [1:0]Q;
  input \gfwd_mode.storage_data1_reg[45] ;
  input pntr_roll_over;
  input [1:0]D;
  input [1:0]mctf_full;
  input \active_ch_dly_reg[4]_0 ;
  input \active_ch_dly_reg[4][0] ;
  input p_0_out;
  input \pf_thresh_dly_reg[2][14] ;
  input [15:0]\gfwd_mode.m_valid_i_reg ;
  input [15:0]\gfwd_mode.storage_data1_reg[45]_0 ;

  wire [1:0]D;
  wire [1:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire [15:6]a;
  wire aclk;
  wire \active_ch_dly_reg[4][0] ;
  wire \active_ch_dly_reg[4]_0 ;
  wire [15:0]ch_depth_minus_rd_m_wr;
  wire [15:0]diff_pntr;
  wire geqOp;
  wire geqOp_carry__0_i_1_n_0;
  wire geqOp_carry__0_i_2_n_0;
  wire geqOp_carry__0_i_3_n_0;
  wire geqOp_carry__0_i_4_n_0;
  wire geqOp_carry__0_i_5_n_0;
  wire geqOp_carry__0_i_6_n_0;
  wire geqOp_carry__0_i_7_n_0;
  wire geqOp_carry__0_i_8_n_0;
  wire geqOp_carry__0_n_1;
  wire geqOp_carry__0_n_2;
  wire geqOp_carry__0_n_3;
  wire geqOp_carry_i_1_n_0;
  wire geqOp_carry_i_2_n_0;
  wire geqOp_carry_i_3_n_0;
  wire geqOp_carry_i_4_n_0;
  wire geqOp_carry_i_5_n_0;
  wire geqOp_carry_i_6_n_0;
  wire geqOp_carry_i_7_n_0;
  wire geqOp_carry_i_8_n_0;
  wire geqOp_carry_n_0;
  wire geqOp_carry_n_1;
  wire geqOp_carry_n_2;
  wire geqOp_carry_n_3;
  wire [15:0]\gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[45] ;
  wire [15:0]\gfwd_mode.storage_data1_reg[45]_0 ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg_n_0 ;
  wire [1:0]mctf_full;
  wire [15:0]p_0_in;
  wire p_0_out;
  wire p_0_out_0;
  wire [15:15]\pf_thresh_dly_reg[0]_10 ;
  wire [15:15]\pf_thresh_dly_reg[1]_11 ;
  wire \pf_thresh_dly_reg[2][14] ;
  wire [15:15]\pf_thresh_dly_reg[2]_12 ;
  wire pntr_roll_over;
  wire [15:0]rd_pntr_minus_wr_pntr;
  wire [15:0]rd_pntr_pf_dly;
  wire rd_pntr_roll_over_d1;
  wire rd_pntr_roll_over_d2;
  wire [15:0]s;
  wire [15:0]wr_minus_rd_dly;
  wire [15:0]wr_pntr_pf_dly;
  wire wr_pntr_roll_over_d1;
  wire wr_pntr_roll_over_d2;
  wire wr_pntr_roll_over_dly;
  wire [3:0]NLW_geqOp_carry_O_UNCONNECTED;
  wire [3:0]NLW_geqOp_carry__0_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h0000000000EAEAEA)) 
    Q_i_1__4
       (.I0(mctf_full[1]),
        .I1(\active_ch_dly_reg[4]_0 ),
        .I2(p_0_out_0),
        .I3(\active_ch_dly_reg[4][0] ),
        .I4(p_0_out),
        .I5(Q[1]),
        .O(Q_reg));
  LUT6 #(
    .INIT(64'h00000000AEAE00AE)) 
    Q_i_1__8
       (.I0(mctf_full[0]),
        .I1(p_0_out_0),
        .I2(\active_ch_dly_reg[4]_0 ),
        .I3(p_0_out),
        .I4(\active_ch_dly_reg[4][0] ),
        .I5(Q[1]),
        .O(Q_reg_0));
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2 ch_dpth_rd_wr
       (.Q({a[15],a[6]}),
        .S(ch_depth_minus_rd_m_wr),
        .aclk(aclk),
        .i_primitive(rd_pntr_minus_wr_pntr),
        .\wr_rst_reg_reg[15] (Q[1]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[0]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[0]),
        .I1(wr_minus_rd_dly[0]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[0]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[10]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[10]),
        .I1(wr_minus_rd_dly[10]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[10]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[11]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[11]),
        .I1(wr_minus_rd_dly[11]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[11]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[12]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[12]),
        .I1(wr_minus_rd_dly[12]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[12]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[13]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[13]),
        .I1(wr_minus_rd_dly[13]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[13]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[14]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[14]),
        .I1(wr_minus_rd_dly[14]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[14]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[15]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[15]),
        .I1(wr_minus_rd_dly[15]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[15]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[1]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[1]),
        .I1(wr_minus_rd_dly[1]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[1]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[2]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[2]),
        .I1(wr_minus_rd_dly[2]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[2]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[3]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[3]),
        .I1(wr_minus_rd_dly[3]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[3]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[4]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[4]),
        .I1(wr_minus_rd_dly[4]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[4]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[5]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[5]),
        .I1(wr_minus_rd_dly[5]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[5]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[6]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[6]),
        .I1(wr_minus_rd_dly[6]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[6]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[7]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[7]),
        .I1(wr_minus_rd_dly[7]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[7]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[8]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[8]),
        .I1(wr_minus_rd_dly[8]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[8]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[9]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[9]),
        .I1(wr_minus_rd_dly[9]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(diff_pntr[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[10]),
        .Q(diff_pntr[10]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[11]),
        .Q(diff_pntr[11]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[12]),
        .Q(diff_pntr[12]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[13]),
        .Q(diff_pntr[13]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[14]),
        .Q(diff_pntr[14]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[15]),
        .Q(diff_pntr[15]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(diff_pntr[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(diff_pntr[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(diff_pntr[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(diff_pntr[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(diff_pntr[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(diff_pntr[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[7]),
        .Q(diff_pntr[7]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[8]),
        .Q(diff_pntr[8]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[9]),
        .Q(diff_pntr[9]),
        .R(Q[1]));
  CARRY4 geqOp_carry
       (.CI(1'b0),
        .CO({geqOp_carry_n_0,geqOp_carry_n_1,geqOp_carry_n_2,geqOp_carry_n_3}),
        .CYINIT(1'b1),
        .DI({geqOp_carry_i_1_n_0,geqOp_carry_i_2_n_0,geqOp_carry_i_3_n_0,geqOp_carry_i_4_n_0}),
        .O(NLW_geqOp_carry_O_UNCONNECTED[3:0]),
        .S({geqOp_carry_i_5_n_0,geqOp_carry_i_6_n_0,geqOp_carry_i_7_n_0,geqOp_carry_i_8_n_0}));
  CARRY4 geqOp_carry__0
       (.CI(geqOp_carry_n_0),
        .CO({geqOp,geqOp_carry__0_n_1,geqOp_carry__0_n_2,geqOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({geqOp_carry__0_i_1_n_0,geqOp_carry__0_i_2_n_0,geqOp_carry__0_i_3_n_0,geqOp_carry__0_i_4_n_0}),
        .O(NLW_geqOp_carry__0_O_UNCONNECTED[3:0]),
        .S({geqOp_carry__0_i_5_n_0,geqOp_carry__0_i_6_n_0,geqOp_carry__0_i_7_n_0,geqOp_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    geqOp_carry__0_i_1
       (.I0(diff_pntr[14]),
        .I1(\pf_thresh_dly_reg[2][14] ),
        .I2(\pf_thresh_dly_reg[2]_12 ),
        .I3(diff_pntr[15]),
        .O(geqOp_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h32)) 
    geqOp_carry__0_i_2
       (.I0(diff_pntr[12]),
        .I1(\pf_thresh_dly_reg[2][14] ),
        .I2(diff_pntr[13]),
        .O(geqOp_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h32)) 
    geqOp_carry__0_i_3
       (.I0(diff_pntr[10]),
        .I1(\pf_thresh_dly_reg[2][14] ),
        .I2(diff_pntr[11]),
        .O(geqOp_carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'h32)) 
    geqOp_carry__0_i_4
       (.I0(diff_pntr[8]),
        .I1(\pf_thresh_dly_reg[2][14] ),
        .I2(diff_pntr[9]),
        .O(geqOp_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    geqOp_carry__0_i_5
       (.I0(diff_pntr[14]),
        .I1(\pf_thresh_dly_reg[2][14] ),
        .I2(diff_pntr[15]),
        .I3(\pf_thresh_dly_reg[2]_12 ),
        .O(geqOp_carry__0_i_5_n_0));
  LUT3 #(
    .INIT(8'h81)) 
    geqOp_carry__0_i_6
       (.I0(diff_pntr[12]),
        .I1(diff_pntr[13]),
        .I2(\pf_thresh_dly_reg[2][14] ),
        .O(geqOp_carry__0_i_6_n_0));
  LUT3 #(
    .INIT(8'h81)) 
    geqOp_carry__0_i_7
       (.I0(diff_pntr[10]),
        .I1(diff_pntr[11]),
        .I2(\pf_thresh_dly_reg[2][14] ),
        .O(geqOp_carry__0_i_7_n_0));
  LUT3 #(
    .INIT(8'h81)) 
    geqOp_carry__0_i_8
       (.I0(diff_pntr[8]),
        .I1(diff_pntr[9]),
        .I2(\pf_thresh_dly_reg[2][14] ),
        .O(geqOp_carry__0_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    geqOp_carry_i_1
       (.I0(diff_pntr[6]),
        .I1(\pf_thresh_dly_reg[2]_12 ),
        .I2(\pf_thresh_dly_reg[2][14] ),
        .I3(diff_pntr[7]),
        .O(geqOp_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h32)) 
    geqOp_carry_i_2
       (.I0(diff_pntr[4]),
        .I1(\pf_thresh_dly_reg[2][14] ),
        .I2(diff_pntr[5]),
        .O(geqOp_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    geqOp_carry_i_3
       (.I0(diff_pntr[2]),
        .I1(diff_pntr[3]),
        .O(geqOp_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    geqOp_carry_i_4
       (.I0(diff_pntr[0]),
        .I1(diff_pntr[1]),
        .O(geqOp_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    geqOp_carry_i_5
       (.I0(diff_pntr[6]),
        .I1(\pf_thresh_dly_reg[2]_12 ),
        .I2(diff_pntr[7]),
        .I3(\pf_thresh_dly_reg[2][14] ),
        .O(geqOp_carry_i_5_n_0));
  LUT3 #(
    .INIT(8'h81)) 
    geqOp_carry_i_6
       (.I0(diff_pntr[4]),
        .I1(diff_pntr[5]),
        .I2(\pf_thresh_dly_reg[2][14] ),
        .O(geqOp_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    geqOp_carry_i_7
       (.I0(diff_pntr[2]),
        .I1(diff_pntr[3]),
        .O(geqOp_carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    geqOp_carry_i_8
       (.I0(diff_pntr[0]),
        .I1(diff_pntr[1]),
        .O(geqOp_carry_i_8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.channel_depth_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(a[15]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.channel_depth_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(a[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[45]_0 [0]),
        .Q(rd_pntr_pf_dly[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[45]_0 [10]),
        .Q(rd_pntr_pf_dly[10]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[45]_0 [11]),
        .Q(rd_pntr_pf_dly[11]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[45]_0 [12]),
        .Q(rd_pntr_pf_dly[12]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[45]_0 [13]),
        .Q(rd_pntr_pf_dly[13]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[45]_0 [14]),
        .Q(rd_pntr_pf_dly[14]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[45]_0 [15]),
        .Q(rd_pntr_pf_dly[15]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[45]_0 [1]),
        .Q(rd_pntr_pf_dly[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[45]_0 [2]),
        .Q(rd_pntr_pf_dly[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[45]_0 [3]),
        .Q(rd_pntr_pf_dly[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[45]_0 [4]),
        .Q(rd_pntr_pf_dly[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[45]_0 [5]),
        .Q(rd_pntr_pf_dly[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[45]_0 [6]),
        .Q(rd_pntr_pf_dly[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[45]_0 [7]),
        .Q(rd_pntr_pf_dly[7]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[45]_0 [8]),
        .Q(rd_pntr_pf_dly[8]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[45]_0 [9]),
        .Q(rd_pntr_pf_dly[9]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[45] ),
        .Q(\gin_reg.rd_pntr_roll_over_dly_reg_n_0 ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [0]),
        .Q(wr_pntr_pf_dly[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [10]),
        .Q(wr_pntr_pf_dly[10]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [11]),
        .Q(wr_pntr_pf_dly[11]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [12]),
        .Q(wr_pntr_pf_dly[12]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [13]),
        .Q(wr_pntr_pf_dly[13]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [14]),
        .Q(wr_pntr_pf_dly[14]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [15]),
        .Q(wr_pntr_pf_dly[15]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [1]),
        .Q(wr_pntr_pf_dly[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [2]),
        .Q(wr_pntr_pf_dly[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [3]),
        .Q(wr_pntr_pf_dly[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [4]),
        .Q(wr_pntr_pf_dly[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [5]),
        .Q(wr_pntr_pf_dly[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [6]),
        .Q(wr_pntr_pf_dly[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [7]),
        .Q(wr_pntr_pf_dly[7]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [8]),
        .Q(wr_pntr_pf_dly[8]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [9]),
        .Q(wr_pntr_pf_dly[9]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(pntr_roll_over),
        .Q(wr_pntr_roll_over_dly),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gset.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(geqOp),
        .Q(p_0_out_0),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[0][15] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\pf_thresh_dly_reg[0]_10 ),
        .R(Q[0]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[1][15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0]_10 ),
        .Q(\pf_thresh_dly_reg[1]_11 ),
        .R(Q[0]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[2][15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[1]_11 ),
        .Q(\pf_thresh_dly_reg[2]_12 ),
        .R(Q[0]));
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_18 rd_minus_wr
       (.Q(rd_pntr_pf_dly),
        .S(rd_pntr_minus_wr_pntr),
        .aclk(aclk),
        .\gin_reg.wr_pntr_pf_dly_reg[15] (wr_pntr_pf_dly),
        .\wr_rst_reg_reg[15] (Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    rd_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_roll_over_dly_reg_n_0 ),
        .Q(rd_pntr_roll_over_d1),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    rd_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_pntr_roll_over_d1),
        .Q(rd_pntr_roll_over_d2),
        .R(Q[1]));
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_19 wr_minus_rd
       (.D(s),
        .Q(wr_pntr_pf_dly),
        .aclk(aclk),
        .\gin_reg.rd_pntr_pf_dly_reg[15] (rd_pntr_pf_dly),
        .\wr_rst_reg_reg[15] (Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[0]),
        .Q(wr_minus_rd_dly[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[10]),
        .Q(wr_minus_rd_dly[10]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[11]),
        .Q(wr_minus_rd_dly[11]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[12]),
        .Q(wr_minus_rd_dly[12]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[13]),
        .Q(wr_minus_rd_dly[13]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[14]),
        .Q(wr_minus_rd_dly[14]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[15]),
        .Q(wr_minus_rd_dly[15]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[1]),
        .Q(wr_minus_rd_dly[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[2]),
        .Q(wr_minus_rd_dly[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[3]),
        .Q(wr_minus_rd_dly[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[4]),
        .Q(wr_minus_rd_dly[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[5]),
        .Q(wr_minus_rd_dly[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[6]),
        .Q(wr_minus_rd_dly[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[7]),
        .Q(wr_minus_rd_dly[7]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[8]),
        .Q(wr_minus_rd_dly[8]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[9]),
        .Q(wr_minus_rd_dly[9]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    wr_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_pntr_roll_over_dly),
        .Q(wr_pntr_roll_over_d1),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    wr_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_pntr_roll_over_d1),
        .Q(wr_pntr_roll_over_d2),
        .R(Q[1]));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_17_wr_pf_ss" *) 
module design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized1_56
   (Q_reg,
    Q_reg_0,
    aclk,
    \wr_rst_reg_reg[15] ,
    \gfwd_mode.storage_data1_reg[0] ,
    pntr_roll_over,
    D,
    mcpf_full,
    \active_ch_dly_reg[4]_1 ,
    \active_ch_dly_reg[4][0] ,
    p_0_out,
    \pf_thresh_dly_reg[2][14] ,
    \gfwd_mode.m_valid_i_reg ,
    \gfwd_mode.storage_data1_reg[0]_0 );
  output Q_reg;
  output Q_reg_0;
  input aclk;
  input [1:0]\wr_rst_reg_reg[15] ;
  input \gfwd_mode.storage_data1_reg[0] ;
  input pntr_roll_over;
  input [1:0]D;
  input [1:0]mcpf_full;
  input \active_ch_dly_reg[4]_1 ;
  input \active_ch_dly_reg[4][0] ;
  input p_0_out;
  input \pf_thresh_dly_reg[2][14] ;
  input [15:0]\gfwd_mode.m_valid_i_reg ;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_0 ;

  wire [1:0]D;
  wire Q_reg;
  wire Q_reg_0;
  wire [15:6]a;
  wire aclk;
  wire \active_ch_dly_reg[4][0] ;
  wire \active_ch_dly_reg[4]_1 ;
  wire [15:0]ch_depth_minus_rd_m_wr;
  wire [15:0]diff_pntr;
  wire geqOp;
  wire geqOp_carry__0_i_1__0_n_0;
  wire geqOp_carry__0_i_2__0_n_0;
  wire geqOp_carry__0_i_3__0_n_0;
  wire geqOp_carry__0_i_4__0_n_0;
  wire geqOp_carry__0_i_5__0_n_0;
  wire geqOp_carry__0_i_6__0_n_0;
  wire geqOp_carry__0_i_7__0_n_0;
  wire geqOp_carry__0_i_8__0_n_0;
  wire geqOp_carry__0_n_1;
  wire geqOp_carry__0_n_2;
  wire geqOp_carry__0_n_3;
  wire geqOp_carry_i_1__0_n_0;
  wire geqOp_carry_i_2__0_n_0;
  wire geqOp_carry_i_3__0_n_0;
  wire geqOp_carry_i_4__0_n_0;
  wire geqOp_carry_i_5__0_n_0;
  wire geqOp_carry_i_6__0_n_0;
  wire geqOp_carry_i_7__0_n_0;
  wire geqOp_carry_i_8__0_n_0;
  wire geqOp_carry_n_0;
  wire geqOp_carry_n_1;
  wire geqOp_carry_n_2;
  wire geqOp_carry_n_3;
  wire [15:0]\gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg_n_0 ;
  wire [1:0]mcpf_full;
  wire [15:0]p_0_in;
  wire p_0_out;
  wire p_0_out_0;
  wire [15:15]\pf_thresh_dly_reg[0]_14 ;
  wire [15:15]\pf_thresh_dly_reg[1]_15 ;
  wire \pf_thresh_dly_reg[2][14] ;
  wire [15:15]\pf_thresh_dly_reg[2]_16 ;
  wire pntr_roll_over;
  wire [15:0]rd_pntr_minus_wr_pntr;
  wire [15:0]rd_pntr_pf_dly;
  wire rd_pntr_roll_over_d1;
  wire rd_pntr_roll_over_d2;
  wire [15:0]s;
  wire [15:0]wr_minus_rd_dly;
  wire [15:0]wr_pntr_pf_dly;
  wire wr_pntr_roll_over_d1;
  wire wr_pntr_roll_over_d2;
  wire wr_pntr_roll_over_dly;
  wire [1:0]\wr_rst_reg_reg[15] ;
  wire [3:0]NLW_geqOp_carry_O_UNCONNECTED;
  wire [3:0]NLW_geqOp_carry__0_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h0000000000EAEAEA)) 
    Q_i_1__5
       (.I0(mcpf_full[1]),
        .I1(\active_ch_dly_reg[4]_1 ),
        .I2(p_0_out_0),
        .I3(\active_ch_dly_reg[4][0] ),
        .I4(p_0_out),
        .I5(\wr_rst_reg_reg[15] [1]),
        .O(Q_reg));
  LUT6 #(
    .INIT(64'h00000000AEAE00AE)) 
    Q_i_1__7
       (.I0(mcpf_full[0]),
        .I1(p_0_out_0),
        .I2(\active_ch_dly_reg[4]_1 ),
        .I3(p_0_out),
        .I4(\active_ch_dly_reg[4][0] ),
        .I5(\wr_rst_reg_reg[15] [1]),
        .O(Q_reg_0));
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_63 ch_dpth_rd_wr
       (.Q({a[15],a[6]}),
        .S(ch_depth_minus_rd_m_wr),
        .aclk(aclk),
        .i_primitive(rd_pntr_minus_wr_pntr),
        .\wr_rst_reg_reg[15] (\wr_rst_reg_reg[15] [1]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[0]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[0]),
        .I1(wr_minus_rd_dly[0]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[0]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[10]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[10]),
        .I1(wr_minus_rd_dly[10]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[10]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[11]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[11]),
        .I1(wr_minus_rd_dly[11]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[11]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[12]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[12]),
        .I1(wr_minus_rd_dly[12]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[12]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[13]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[13]),
        .I1(wr_minus_rd_dly[13]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[13]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[14]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[14]),
        .I1(wr_minus_rd_dly[14]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[14]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[15]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[15]),
        .I1(wr_minus_rd_dly[15]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[15]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[1]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[1]),
        .I1(wr_minus_rd_dly[1]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[1]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[2]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[2]),
        .I1(wr_minus_rd_dly[2]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[2]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[3]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[3]),
        .I1(wr_minus_rd_dly[3]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[3]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[4]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[4]),
        .I1(wr_minus_rd_dly[4]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[4]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[5]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[5]),
        .I1(wr_minus_rd_dly[5]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[5]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[6]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[6]),
        .I1(wr_minus_rd_dly[6]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[6]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[7]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[7]),
        .I1(wr_minus_rd_dly[7]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[7]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[8]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[8]),
        .I1(wr_minus_rd_dly[8]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[8]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[9]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[9]),
        .I1(wr_minus_rd_dly[9]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(diff_pntr[0]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[10]),
        .Q(diff_pntr[10]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[11]),
        .Q(diff_pntr[11]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[12]),
        .Q(diff_pntr[12]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[13]),
        .Q(diff_pntr[13]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[14]),
        .Q(diff_pntr[14]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[15]),
        .Q(diff_pntr[15]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(diff_pntr[1]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(diff_pntr[2]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(diff_pntr[3]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(diff_pntr[4]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(diff_pntr[5]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(diff_pntr[6]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[7]),
        .Q(diff_pntr[7]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[8]),
        .Q(diff_pntr[8]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[9]),
        .Q(diff_pntr[9]),
        .R(\wr_rst_reg_reg[15] [1]));
  CARRY4 geqOp_carry
       (.CI(1'b0),
        .CO({geqOp_carry_n_0,geqOp_carry_n_1,geqOp_carry_n_2,geqOp_carry_n_3}),
        .CYINIT(1'b1),
        .DI({geqOp_carry_i_1__0_n_0,geqOp_carry_i_2__0_n_0,geqOp_carry_i_3__0_n_0,geqOp_carry_i_4__0_n_0}),
        .O(NLW_geqOp_carry_O_UNCONNECTED[3:0]),
        .S({geqOp_carry_i_5__0_n_0,geqOp_carry_i_6__0_n_0,geqOp_carry_i_7__0_n_0,geqOp_carry_i_8__0_n_0}));
  CARRY4 geqOp_carry__0
       (.CI(geqOp_carry_n_0),
        .CO({geqOp,geqOp_carry__0_n_1,geqOp_carry__0_n_2,geqOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({geqOp_carry__0_i_1__0_n_0,geqOp_carry__0_i_2__0_n_0,geqOp_carry__0_i_3__0_n_0,geqOp_carry__0_i_4__0_n_0}),
        .O(NLW_geqOp_carry__0_O_UNCONNECTED[3:0]),
        .S({geqOp_carry__0_i_5__0_n_0,geqOp_carry__0_i_6__0_n_0,geqOp_carry__0_i_7__0_n_0,geqOp_carry__0_i_8__0_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    geqOp_carry__0_i_1__0
       (.I0(diff_pntr[14]),
        .I1(\pf_thresh_dly_reg[2][14] ),
        .I2(\pf_thresh_dly_reg[2]_16 ),
        .I3(diff_pntr[15]),
        .O(geqOp_carry__0_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h32)) 
    geqOp_carry__0_i_2__0
       (.I0(diff_pntr[12]),
        .I1(\pf_thresh_dly_reg[2][14] ),
        .I2(diff_pntr[13]),
        .O(geqOp_carry__0_i_2__0_n_0));
  LUT3 #(
    .INIT(8'h32)) 
    geqOp_carry__0_i_3__0
       (.I0(diff_pntr[10]),
        .I1(\pf_thresh_dly_reg[2][14] ),
        .I2(diff_pntr[11]),
        .O(geqOp_carry__0_i_3__0_n_0));
  LUT3 #(
    .INIT(8'h32)) 
    geqOp_carry__0_i_4__0
       (.I0(diff_pntr[8]),
        .I1(\pf_thresh_dly_reg[2][14] ),
        .I2(diff_pntr[9]),
        .O(geqOp_carry__0_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    geqOp_carry__0_i_5__0
       (.I0(diff_pntr[14]),
        .I1(\pf_thresh_dly_reg[2][14] ),
        .I2(diff_pntr[15]),
        .I3(\pf_thresh_dly_reg[2]_16 ),
        .O(geqOp_carry__0_i_5__0_n_0));
  LUT3 #(
    .INIT(8'h81)) 
    geqOp_carry__0_i_6__0
       (.I0(diff_pntr[12]),
        .I1(diff_pntr[13]),
        .I2(\pf_thresh_dly_reg[2][14] ),
        .O(geqOp_carry__0_i_6__0_n_0));
  LUT3 #(
    .INIT(8'h81)) 
    geqOp_carry__0_i_7__0
       (.I0(diff_pntr[10]),
        .I1(diff_pntr[11]),
        .I2(\pf_thresh_dly_reg[2][14] ),
        .O(geqOp_carry__0_i_7__0_n_0));
  LUT3 #(
    .INIT(8'h81)) 
    geqOp_carry__0_i_8__0
       (.I0(diff_pntr[8]),
        .I1(diff_pntr[9]),
        .I2(\pf_thresh_dly_reg[2][14] ),
        .O(geqOp_carry__0_i_8__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    geqOp_carry_i_1__0
       (.I0(diff_pntr[6]),
        .I1(\pf_thresh_dly_reg[2]_16 ),
        .I2(\pf_thresh_dly_reg[2][14] ),
        .I3(diff_pntr[7]),
        .O(geqOp_carry_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h32)) 
    geqOp_carry_i_2__0
       (.I0(diff_pntr[4]),
        .I1(\pf_thresh_dly_reg[2][14] ),
        .I2(diff_pntr[5]),
        .O(geqOp_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    geqOp_carry_i_3__0
       (.I0(diff_pntr[2]),
        .I1(diff_pntr[3]),
        .O(geqOp_carry_i_3__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    geqOp_carry_i_4__0
       (.I0(diff_pntr[0]),
        .I1(diff_pntr[1]),
        .O(geqOp_carry_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    geqOp_carry_i_5__0
       (.I0(diff_pntr[6]),
        .I1(\pf_thresh_dly_reg[2]_16 ),
        .I2(diff_pntr[7]),
        .I3(\pf_thresh_dly_reg[2][14] ),
        .O(geqOp_carry_i_5__0_n_0));
  LUT3 #(
    .INIT(8'h81)) 
    geqOp_carry_i_6__0
       (.I0(diff_pntr[4]),
        .I1(diff_pntr[5]),
        .I2(\pf_thresh_dly_reg[2][14] ),
        .O(geqOp_carry_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    geqOp_carry_i_7__0
       (.I0(diff_pntr[2]),
        .I1(diff_pntr[3]),
        .O(geqOp_carry_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    geqOp_carry_i_8__0
       (.I0(diff_pntr[0]),
        .I1(diff_pntr[1]),
        .O(geqOp_carry_i_8__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.channel_depth_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(a[15]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.channel_depth_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(a[6]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [0]),
        .Q(rd_pntr_pf_dly[0]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [10]),
        .Q(rd_pntr_pf_dly[10]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [11]),
        .Q(rd_pntr_pf_dly[11]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [12]),
        .Q(rd_pntr_pf_dly[12]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [13]),
        .Q(rd_pntr_pf_dly[13]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [14]),
        .Q(rd_pntr_pf_dly[14]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [15]),
        .Q(rd_pntr_pf_dly[15]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [1]),
        .Q(rd_pntr_pf_dly[1]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [2]),
        .Q(rd_pntr_pf_dly[2]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [3]),
        .Q(rd_pntr_pf_dly[3]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [4]),
        .Q(rd_pntr_pf_dly[4]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [5]),
        .Q(rd_pntr_pf_dly[5]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [6]),
        .Q(rd_pntr_pf_dly[6]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [7]),
        .Q(rd_pntr_pf_dly[7]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [8]),
        .Q(rd_pntr_pf_dly[8]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [9]),
        .Q(rd_pntr_pf_dly[9]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .Q(\gin_reg.rd_pntr_roll_over_dly_reg_n_0 ),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [0]),
        .Q(wr_pntr_pf_dly[0]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [10]),
        .Q(wr_pntr_pf_dly[10]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [11]),
        .Q(wr_pntr_pf_dly[11]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [12]),
        .Q(wr_pntr_pf_dly[12]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [13]),
        .Q(wr_pntr_pf_dly[13]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [14]),
        .Q(wr_pntr_pf_dly[14]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [15]),
        .Q(wr_pntr_pf_dly[15]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [1]),
        .Q(wr_pntr_pf_dly[1]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [2]),
        .Q(wr_pntr_pf_dly[2]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [3]),
        .Q(wr_pntr_pf_dly[3]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [4]),
        .Q(wr_pntr_pf_dly[4]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [5]),
        .Q(wr_pntr_pf_dly[5]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [6]),
        .Q(wr_pntr_pf_dly[6]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [7]),
        .Q(wr_pntr_pf_dly[7]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [8]),
        .Q(wr_pntr_pf_dly[8]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [9]),
        .Q(wr_pntr_pf_dly[9]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(pntr_roll_over),
        .Q(wr_pntr_roll_over_dly),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gset.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(geqOp),
        .Q(p_0_out_0),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[0][15] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\pf_thresh_dly_reg[0]_14 ),
        .R(\wr_rst_reg_reg[15] [0]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[1][15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0]_14 ),
        .Q(\pf_thresh_dly_reg[1]_15 ),
        .R(\wr_rst_reg_reg[15] [0]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[2][15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[1]_15 ),
        .Q(\pf_thresh_dly_reg[2]_16 ),
        .R(\wr_rst_reg_reg[15] [0]));
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_64 rd_minus_wr
       (.Q(rd_pntr_pf_dly),
        .S(rd_pntr_minus_wr_pntr),
        .aclk(aclk),
        .\gin_reg.wr_pntr_pf_dly_reg[15] (wr_pntr_pf_dly),
        .\wr_rst_reg_reg[15] (\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    rd_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_roll_over_dly_reg_n_0 ),
        .Q(rd_pntr_roll_over_d1),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    rd_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_pntr_roll_over_d1),
        .Q(rd_pntr_roll_over_d2),
        .R(\wr_rst_reg_reg[15] [1]));
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_65 wr_minus_rd
       (.D(s),
        .Q(wr_pntr_pf_dly),
        .aclk(aclk),
        .\gin_reg.rd_pntr_pf_dly_reg[15] (rd_pntr_pf_dly),
        .\wr_rst_reg_reg[15] (\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[0]),
        .Q(wr_minus_rd_dly[0]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[10]),
        .Q(wr_minus_rd_dly[10]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[11]),
        .Q(wr_minus_rd_dly[11]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[12]),
        .Q(wr_minus_rd_dly[12]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[13]),
        .Q(wr_minus_rd_dly[13]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[14]),
        .Q(wr_minus_rd_dly[14]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[15]),
        .Q(wr_minus_rd_dly[15]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[1]),
        .Q(wr_minus_rd_dly[1]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[2]),
        .Q(wr_minus_rd_dly[2]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[3]),
        .Q(wr_minus_rd_dly[3]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[4]),
        .Q(wr_minus_rd_dly[4]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[5]),
        .Q(wr_minus_rd_dly[5]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[6]),
        .Q(wr_minus_rd_dly[6]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[7]),
        .Q(wr_minus_rd_dly[7]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[8]),
        .Q(wr_minus_rd_dly[8]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[9]),
        .Q(wr_minus_rd_dly[9]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    wr_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_pntr_roll_over_dly),
        .Q(wr_pntr_roll_over_d1),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    wr_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_pntr_roll_over_d1),
        .Q(wr_pntr_roll_over_d2),
        .R(\wr_rst_reg_reg[15] [1]));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_17_wr_pf_ss" *) 
module design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized2
   (p_0_out,
    aclk,
    Q,
    D,
    \gfwd_mode.storage_data1_reg[0] ,
    pntr_roll_over,
    \pf_thresh_dly_reg[2][14] ,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    \gfwd_mode.m_valid_i_reg );
  output p_0_out;
  input aclk;
  input [1:0]Q;
  input [1:0]D;
  input \gfwd_mode.storage_data1_reg[0] ;
  input pntr_roll_over;
  input \pf_thresh_dly_reg[2][14] ;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  input [15:0]\gfwd_mode.m_valid_i_reg ;

  wire [1:0]D;
  wire [1:0]Q;
  wire [15:6]a;
  wire aclk;
  wire [15:4]ch_depth_minus_rd_m_wr;
  wire \diff_pntr[10]_i_1_n_0 ;
  wire \diff_pntr[11]_i_1_n_0 ;
  wire \diff_pntr[12]_i_1_n_0 ;
  wire \diff_pntr[13]_i_1_n_0 ;
  wire \diff_pntr[14]_i_1_n_0 ;
  wire \diff_pntr[15]_i_1_n_0 ;
  wire \diff_pntr[4]_i_1_n_0 ;
  wire \diff_pntr[5]_i_1_n_0 ;
  wire \diff_pntr[6]_i_1_n_0 ;
  wire \diff_pntr[7]_i_1_n_0 ;
  wire \diff_pntr[8]_i_1_n_0 ;
  wire \diff_pntr[9]_i_1_n_0 ;
  wire \diff_pntr_reg_n_0_[10] ;
  wire \diff_pntr_reg_n_0_[11] ;
  wire \diff_pntr_reg_n_0_[12] ;
  wire \diff_pntr_reg_n_0_[13] ;
  wire \diff_pntr_reg_n_0_[14] ;
  wire \diff_pntr_reg_n_0_[15] ;
  wire \diff_pntr_reg_n_0_[4] ;
  wire \diff_pntr_reg_n_0_[5] ;
  wire \diff_pntr_reg_n_0_[6] ;
  wire \diff_pntr_reg_n_0_[7] ;
  wire \diff_pntr_reg_n_0_[8] ;
  wire \diff_pntr_reg_n_0_[9] ;
  wire [15:0]\gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire \gin_reg.wr_pntr_roll_over_dly_reg_n_0 ;
  wire ltOp;
  wire ltOp_carry__0_i_1_n_0;
  wire ltOp_carry__0_i_2_n_0;
  wire ltOp_carry__0_i_3_n_0;
  wire ltOp_carry__0_i_4_n_0;
  wire ltOp_carry__0_n_3;
  wire ltOp_carry_i_1_n_0;
  wire ltOp_carry_i_2_n_0;
  wire ltOp_carry_i_3_n_0;
  wire ltOp_carry_i_4_n_0;
  wire ltOp_carry_i_5_n_0;
  wire ltOp_carry_i_6_n_0;
  wire ltOp_carry_i_7_n_0;
  wire ltOp_carry_i_8_n_0;
  wire ltOp_carry_n_0;
  wire ltOp_carry_n_1;
  wire ltOp_carry_n_2;
  wire ltOp_carry_n_3;
  wire p_0_out;
  wire \pf_thresh_dly_reg[2][14] ;
  wire \pf_thresh_dly_reg_n_0_[0][15] ;
  wire \pf_thresh_dly_reg_n_0_[1][15] ;
  wire \pf_thresh_dly_reg_n_0_[2][15] ;
  wire pntr_roll_over;
  wire [15:0]rd_pntr_minus_wr_pntr;
  wire [15:0]rd_pntr_pf_dly;
  wire rd_pntr_roll_over_d1_reg_n_0;
  wire rd_pntr_roll_over_d2_reg_n_0;
  wire rd_pntr_roll_over_dly;
  wire [15:4]s;
  wire \wr_minus_rd_dly_reg_n_0_[10] ;
  wire \wr_minus_rd_dly_reg_n_0_[11] ;
  wire \wr_minus_rd_dly_reg_n_0_[12] ;
  wire \wr_minus_rd_dly_reg_n_0_[13] ;
  wire \wr_minus_rd_dly_reg_n_0_[14] ;
  wire \wr_minus_rd_dly_reg_n_0_[15] ;
  wire \wr_minus_rd_dly_reg_n_0_[4] ;
  wire \wr_minus_rd_dly_reg_n_0_[5] ;
  wire \wr_minus_rd_dly_reg_n_0_[6] ;
  wire \wr_minus_rd_dly_reg_n_0_[7] ;
  wire \wr_minus_rd_dly_reg_n_0_[8] ;
  wire \wr_minus_rd_dly_reg_n_0_[9] ;
  wire [15:0]wr_pntr_pf_dly;
  wire wr_pntr_roll_over_d1_reg_n_0;
  wire wr_pntr_roll_over_d2_reg_n_0;
  wire [3:0]NLW_ltOp_carry_O_UNCONNECTED;
  wire [3:2]NLW_ltOp_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_ltOp_carry__0_O_UNCONNECTED;

  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_36 ch_dpth_rd_wr
       (.Q({a[15],a[6]}),
        .S(ch_depth_minus_rd_m_wr),
        .aclk(aclk),
        .i_primitive(rd_pntr_minus_wr_pntr),
        .\wr_rst_reg_reg[15] (Q[1]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[10]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[10]),
        .I1(\wr_minus_rd_dly_reg_n_0_[10] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[11]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[11]),
        .I1(\wr_minus_rd_dly_reg_n_0_[11] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[12]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[12]),
        .I1(\wr_minus_rd_dly_reg_n_0_[12] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[13]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[13]),
        .I1(\wr_minus_rd_dly_reg_n_0_[13] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[14]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[14]),
        .I1(\wr_minus_rd_dly_reg_n_0_[14] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[15]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[15]),
        .I1(\wr_minus_rd_dly_reg_n_0_[15] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[4]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[4]),
        .I1(\wr_minus_rd_dly_reg_n_0_[4] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[5]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[5]),
        .I1(\wr_minus_rd_dly_reg_n_0_[5] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[6]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[6]),
        .I1(\wr_minus_rd_dly_reg_n_0_[6] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[7]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[7]),
        .I1(\wr_minus_rd_dly_reg_n_0_[7] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[8]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[8]),
        .I1(\wr_minus_rd_dly_reg_n_0_[8] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[9]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[9]),
        .I1(\wr_minus_rd_dly_reg_n_0_[9] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[10]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[10] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[11]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[11] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[12]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[12] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[13]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[13] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[14]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[14] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[15]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[15] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[4]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[4] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[5]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[5] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[6]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[6] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[7]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[7] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[8]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[8] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[9]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[9] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gclr.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(ltOp),
        .Q(p_0_out),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.channel_depth_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(a[15]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.channel_depth_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(a[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [0]),
        .Q(rd_pntr_pf_dly[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [10]),
        .Q(rd_pntr_pf_dly[10]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [11]),
        .Q(rd_pntr_pf_dly[11]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [12]),
        .Q(rd_pntr_pf_dly[12]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [13]),
        .Q(rd_pntr_pf_dly[13]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [14]),
        .Q(rd_pntr_pf_dly[14]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [15]),
        .Q(rd_pntr_pf_dly[15]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [1]),
        .Q(rd_pntr_pf_dly[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [2]),
        .Q(rd_pntr_pf_dly[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [3]),
        .Q(rd_pntr_pf_dly[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [4]),
        .Q(rd_pntr_pf_dly[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [5]),
        .Q(rd_pntr_pf_dly[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [6]),
        .Q(rd_pntr_pf_dly[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [7]),
        .Q(rd_pntr_pf_dly[7]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [8]),
        .Q(rd_pntr_pf_dly[8]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [9]),
        .Q(rd_pntr_pf_dly[9]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .Q(rd_pntr_roll_over_dly),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [0]),
        .Q(wr_pntr_pf_dly[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [10]),
        .Q(wr_pntr_pf_dly[10]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [11]),
        .Q(wr_pntr_pf_dly[11]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [12]),
        .Q(wr_pntr_pf_dly[12]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [13]),
        .Q(wr_pntr_pf_dly[13]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [14]),
        .Q(wr_pntr_pf_dly[14]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [15]),
        .Q(wr_pntr_pf_dly[15]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [1]),
        .Q(wr_pntr_pf_dly[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [2]),
        .Q(wr_pntr_pf_dly[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [3]),
        .Q(wr_pntr_pf_dly[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [4]),
        .Q(wr_pntr_pf_dly[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [5]),
        .Q(wr_pntr_pf_dly[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [6]),
        .Q(wr_pntr_pf_dly[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [7]),
        .Q(wr_pntr_pf_dly[7]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [8]),
        .Q(wr_pntr_pf_dly[8]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [9]),
        .Q(wr_pntr_pf_dly[9]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(pntr_roll_over),
        .Q(\gin_reg.wr_pntr_roll_over_dly_reg_n_0 ),
        .R(Q[1]));
  CARRY4 ltOp_carry
       (.CI(1'b0),
        .CO({ltOp_carry_n_0,ltOp_carry_n_1,ltOp_carry_n_2,ltOp_carry_n_3}),
        .CYINIT(1'b0),
        .DI({ltOp_carry_i_1_n_0,ltOp_carry_i_2_n_0,ltOp_carry_i_3_n_0,ltOp_carry_i_4_n_0}),
        .O(NLW_ltOp_carry_O_UNCONNECTED[3:0]),
        .S({ltOp_carry_i_5_n_0,ltOp_carry_i_6_n_0,ltOp_carry_i_7_n_0,ltOp_carry_i_8_n_0}));
  CARRY4 ltOp_carry__0
       (.CI(ltOp_carry_n_0),
        .CO({NLW_ltOp_carry__0_CO_UNCONNECTED[3:2],ltOp,ltOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,ltOp_carry__0_i_1_n_0,ltOp_carry__0_i_2_n_0}),
        .O(NLW_ltOp_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,ltOp_carry__0_i_3_n_0,ltOp_carry__0_i_4_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    ltOp_carry__0_i_1
       (.I0(\pf_thresh_dly_reg[2][14] ),
        .I1(\diff_pntr_reg_n_0_[14] ),
        .I2(\diff_pntr_reg_n_0_[15] ),
        .I3(\pf_thresh_dly_reg_n_0_[2][15] ),
        .O(ltOp_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h70)) 
    ltOp_carry__0_i_2
       (.I0(\diff_pntr_reg_n_0_[12] ),
        .I1(\diff_pntr_reg_n_0_[13] ),
        .I2(\pf_thresh_dly_reg[2][14] ),
        .O(ltOp_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ltOp_carry__0_i_3
       (.I0(\pf_thresh_dly_reg[2][14] ),
        .I1(\diff_pntr_reg_n_0_[14] ),
        .I2(\pf_thresh_dly_reg_n_0_[2][15] ),
        .I3(\diff_pntr_reg_n_0_[15] ),
        .O(ltOp_carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'h81)) 
    ltOp_carry__0_i_4
       (.I0(\diff_pntr_reg_n_0_[12] ),
        .I1(\pf_thresh_dly_reg[2][14] ),
        .I2(\diff_pntr_reg_n_0_[13] ),
        .O(ltOp_carry__0_i_4_n_0));
  LUT3 #(
    .INIT(8'h70)) 
    ltOp_carry_i_1
       (.I0(\diff_pntr_reg_n_0_[10] ),
        .I1(\diff_pntr_reg_n_0_[11] ),
        .I2(\pf_thresh_dly_reg[2][14] ),
        .O(ltOp_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h70)) 
    ltOp_carry_i_2
       (.I0(\diff_pntr_reg_n_0_[8] ),
        .I1(\diff_pntr_reg_n_0_[9] ),
        .I2(\pf_thresh_dly_reg[2][14] ),
        .O(ltOp_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ltOp_carry_i_3
       (.I0(\pf_thresh_dly_reg_n_0_[2][15] ),
        .I1(\diff_pntr_reg_n_0_[6] ),
        .I2(\diff_pntr_reg_n_0_[7] ),
        .I3(\pf_thresh_dly_reg[2][14] ),
        .O(ltOp_carry_i_3_n_0));
  LUT3 #(
    .INIT(8'h70)) 
    ltOp_carry_i_4
       (.I0(\diff_pntr_reg_n_0_[4] ),
        .I1(\diff_pntr_reg_n_0_[5] ),
        .I2(\pf_thresh_dly_reg[2][14] ),
        .O(ltOp_carry_i_4_n_0));
  LUT3 #(
    .INIT(8'h81)) 
    ltOp_carry_i_5
       (.I0(\diff_pntr_reg_n_0_[10] ),
        .I1(\pf_thresh_dly_reg[2][14] ),
        .I2(\diff_pntr_reg_n_0_[11] ),
        .O(ltOp_carry_i_5_n_0));
  LUT3 #(
    .INIT(8'h81)) 
    ltOp_carry_i_6
       (.I0(\diff_pntr_reg_n_0_[8] ),
        .I1(\pf_thresh_dly_reg[2][14] ),
        .I2(\diff_pntr_reg_n_0_[9] ),
        .O(ltOp_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ltOp_carry_i_7
       (.I0(\pf_thresh_dly_reg_n_0_[2][15] ),
        .I1(\diff_pntr_reg_n_0_[6] ),
        .I2(\pf_thresh_dly_reg[2][14] ),
        .I3(\diff_pntr_reg_n_0_[7] ),
        .O(ltOp_carry_i_7_n_0));
  LUT3 #(
    .INIT(8'h81)) 
    ltOp_carry_i_8
       (.I0(\diff_pntr_reg_n_0_[4] ),
        .I1(\pf_thresh_dly_reg[2][14] ),
        .I2(\diff_pntr_reg_n_0_[5] ),
        .O(ltOp_carry_i_8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[0][15] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\pf_thresh_dly_reg_n_0_[0][15] ),
        .R(Q[0]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[1][15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg_n_0_[0][15] ),
        .Q(\pf_thresh_dly_reg_n_0_[1][15] ),
        .R(Q[0]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[2][15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg_n_0_[1][15] ),
        .Q(\pf_thresh_dly_reg_n_0_[2][15] ),
        .R(Q[0]));
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_37 rd_minus_wr
       (.Q(rd_pntr_pf_dly),
        .S(rd_pntr_minus_wr_pntr),
        .aclk(aclk),
        .\gin_reg.wr_pntr_pf_dly_reg[15] (wr_pntr_pf_dly),
        .\wr_rst_reg_reg[15] (Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    rd_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_pntr_roll_over_dly),
        .Q(rd_pntr_roll_over_d1_reg_n_0),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    rd_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_pntr_roll_over_d1_reg_n_0),
        .Q(rd_pntr_roll_over_d2_reg_n_0),
        .R(Q[1]));
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_38 wr_minus_rd
       (.D(s),
        .Q(wr_pntr_pf_dly),
        .aclk(aclk),
        .\gin_reg.rd_pntr_pf_dly_reg[15] (rd_pntr_pf_dly),
        .\wr_rst_reg_reg[15] (Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[10]),
        .Q(\wr_minus_rd_dly_reg_n_0_[10] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[11]),
        .Q(\wr_minus_rd_dly_reg_n_0_[11] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[12]),
        .Q(\wr_minus_rd_dly_reg_n_0_[12] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[13]),
        .Q(\wr_minus_rd_dly_reg_n_0_[13] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[14]),
        .Q(\wr_minus_rd_dly_reg_n_0_[14] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[15]),
        .Q(\wr_minus_rd_dly_reg_n_0_[15] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[4]),
        .Q(\wr_minus_rd_dly_reg_n_0_[4] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[5]),
        .Q(\wr_minus_rd_dly_reg_n_0_[5] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[6]),
        .Q(\wr_minus_rd_dly_reg_n_0_[6] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[7]),
        .Q(\wr_minus_rd_dly_reg_n_0_[7] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[8]),
        .Q(\wr_minus_rd_dly_reg_n_0_[8] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[9]),
        .Q(\wr_minus_rd_dly_reg_n_0_[9] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    wr_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.wr_pntr_roll_over_dly_reg_n_0 ),
        .Q(wr_pntr_roll_over_d1_reg_n_0),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    wr_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_pntr_roll_over_d1_reg_n_0),
        .Q(wr_pntr_roll_over_d2_reg_n_0),
        .R(Q[1]));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_17_wr_pf_ss" *) 
module design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized2_82
   (\gclr.prog_full_i_reg_0 ,
    p_0_out,
    Q,
    \greg_out.QSPO_reg_r ,
    aclk,
    D,
    \gfwd_mode.storage_data1_reg[0] ,
    pntr_roll_over,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    \gfwd_mode.m_valid_i_reg );
  output \gclr.prog_full_i_reg_0 ;
  output p_0_out;
  input [1:0]Q;
  input \greg_out.QSPO_reg_r ;
  input aclk;
  input [1:0]D;
  input \gfwd_mode.storage_data1_reg[0] ;
  input pntr_roll_over;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  input [15:0]\gfwd_mode.m_valid_i_reg ;

  wire [1:0]D;
  wire [1:0]Q;
  wire [15:6]a;
  wire aclk;
  wire [15:4]ch_depth_minus_rd_m_wr;
  wire \diff_pntr[10]_i_1__0_n_0 ;
  wire \diff_pntr[11]_i_1__0_n_0 ;
  wire \diff_pntr[12]_i_1__0_n_0 ;
  wire \diff_pntr[13]_i_1__0_n_0 ;
  wire \diff_pntr[14]_i_1__0_n_0 ;
  wire \diff_pntr[15]_i_1__0_n_0 ;
  wire \diff_pntr[4]_i_1__0_n_0 ;
  wire \diff_pntr[5]_i_1__0_n_0 ;
  wire \diff_pntr[6]_i_1__0_n_0 ;
  wire \diff_pntr[7]_i_1__0_n_0 ;
  wire \diff_pntr[8]_i_1__0_n_0 ;
  wire \diff_pntr[9]_i_1__0_n_0 ;
  wire \diff_pntr_reg_n_0_[10] ;
  wire \diff_pntr_reg_n_0_[11] ;
  wire \diff_pntr_reg_n_0_[12] ;
  wire \diff_pntr_reg_n_0_[13] ;
  wire \diff_pntr_reg_n_0_[14] ;
  wire \diff_pntr_reg_n_0_[15] ;
  wire \diff_pntr_reg_n_0_[4] ;
  wire \diff_pntr_reg_n_0_[5] ;
  wire \diff_pntr_reg_n_0_[6] ;
  wire \diff_pntr_reg_n_0_[7] ;
  wire \diff_pntr_reg_n_0_[8] ;
  wire \diff_pntr_reg_n_0_[9] ;
  wire \gclr.prog_full_i_reg_0 ;
  wire [15:0]\gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire \gin_reg.wr_pntr_roll_over_dly_reg_n_0 ;
  wire \greg_out.QSPO_reg_r ;
  wire ltOp;
  wire ltOp_carry__0_i_1__0_n_0;
  wire ltOp_carry__0_i_2__0_n_0;
  wire ltOp_carry__0_i_3__0_n_0;
  wire ltOp_carry__0_i_4__0_n_0;
  wire ltOp_carry__0_n_3;
  wire ltOp_carry_i_1__0_n_0;
  wire ltOp_carry_i_2__0_n_0;
  wire ltOp_carry_i_3__0_n_0;
  wire ltOp_carry_i_4__0_n_0;
  wire ltOp_carry_i_5__0_n_0;
  wire ltOp_carry_i_6__0_n_0;
  wire ltOp_carry_i_7__0_n_0;
  wire ltOp_carry_i_8__0_n_0;
  wire ltOp_carry_n_0;
  wire ltOp_carry_n_1;
  wire ltOp_carry_n_2;
  wire ltOp_carry_n_3;
  wire p_0_out;
  wire \pf_thresh_dly_reg[0][14]_srl2___inst_vfifo_gvfifo_top_mcpf_inst_mcf_inst_mcf_dfl_rd_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ;
  wire \pf_thresh_dly_reg[1][14]_inst_vfifo_gvfifo_top_mcpf_inst_mcf_inst_mcf_dfl_rd_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ;
  wire pf_thresh_dly_reg_gate_n_0;
  wire \pf_thresh_dly_reg_n_0_[0][15] ;
  wire \pf_thresh_dly_reg_n_0_[1][15] ;
  wire \pf_thresh_dly_reg_n_0_[2][15] ;
  wire pf_thresh_dly_reg_r_0_n_0;
  wire pf_thresh_dly_reg_r_n_0;
  wire pntr_roll_over;
  wire [15:0]rd_pntr_minus_wr_pntr;
  wire [15:0]rd_pntr_pf_dly;
  wire rd_pntr_roll_over_d1_reg_n_0;
  wire rd_pntr_roll_over_d2_reg_n_0;
  wire rd_pntr_roll_over_dly;
  wire [15:4]s;
  wire \wr_minus_rd_dly_reg_n_0_[10] ;
  wire \wr_minus_rd_dly_reg_n_0_[11] ;
  wire \wr_minus_rd_dly_reg_n_0_[12] ;
  wire \wr_minus_rd_dly_reg_n_0_[13] ;
  wire \wr_minus_rd_dly_reg_n_0_[14] ;
  wire \wr_minus_rd_dly_reg_n_0_[15] ;
  wire \wr_minus_rd_dly_reg_n_0_[4] ;
  wire \wr_minus_rd_dly_reg_n_0_[5] ;
  wire \wr_minus_rd_dly_reg_n_0_[6] ;
  wire \wr_minus_rd_dly_reg_n_0_[7] ;
  wire \wr_minus_rd_dly_reg_n_0_[8] ;
  wire \wr_minus_rd_dly_reg_n_0_[9] ;
  wire [15:0]wr_pntr_pf_dly;
  wire wr_pntr_roll_over_d1_reg_n_0;
  wire wr_pntr_roll_over_d2_reg_n_0;
  wire [3:0]NLW_ltOp_carry_O_UNCONNECTED;
  wire [3:2]NLW_ltOp_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_ltOp_carry__0_O_UNCONNECTED;

  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_91 ch_dpth_rd_wr
       (.Q({a[15],a[6]}),
        .S(ch_depth_minus_rd_m_wr),
        .aclk(aclk),
        .i_primitive(rd_pntr_minus_wr_pntr),
        .\wr_rst_reg_reg[15] (Q[1]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[10]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[10]),
        .I1(\wr_minus_rd_dly_reg_n_0_[10] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[10]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[11]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[11]),
        .I1(\wr_minus_rd_dly_reg_n_0_[11] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[11]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[12]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[12]),
        .I1(\wr_minus_rd_dly_reg_n_0_[12] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[12]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[13]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[13]),
        .I1(\wr_minus_rd_dly_reg_n_0_[13] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[13]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[14]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[14]),
        .I1(\wr_minus_rd_dly_reg_n_0_[14] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[14]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[15]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[15]),
        .I1(\wr_minus_rd_dly_reg_n_0_[15] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[15]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[4]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[4]),
        .I1(\wr_minus_rd_dly_reg_n_0_[4] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[4]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[5]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[5]),
        .I1(\wr_minus_rd_dly_reg_n_0_[5] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[5]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[6]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[6]),
        .I1(\wr_minus_rd_dly_reg_n_0_[6] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[6]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[7]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[7]),
        .I1(\wr_minus_rd_dly_reg_n_0_[7] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[7]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[8]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[8]),
        .I1(\wr_minus_rd_dly_reg_n_0_[8] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[8]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[9]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[9]),
        .I1(\wr_minus_rd_dly_reg_n_0_[9] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[10]_i_1__0_n_0 ),
        .Q(\diff_pntr_reg_n_0_[10] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[11]_i_1__0_n_0 ),
        .Q(\diff_pntr_reg_n_0_[11] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[12]_i_1__0_n_0 ),
        .Q(\diff_pntr_reg_n_0_[12] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[13]_i_1__0_n_0 ),
        .Q(\diff_pntr_reg_n_0_[13] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[14]_i_1__0_n_0 ),
        .Q(\diff_pntr_reg_n_0_[14] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[15]_i_1__0_n_0 ),
        .Q(\diff_pntr_reg_n_0_[15] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[4]_i_1__0_n_0 ),
        .Q(\diff_pntr_reg_n_0_[4] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[5]_i_1__0_n_0 ),
        .Q(\diff_pntr_reg_n_0_[5] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[6]_i_1__0_n_0 ),
        .Q(\diff_pntr_reg_n_0_[6] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[7]_i_1__0_n_0 ),
        .Q(\diff_pntr_reg_n_0_[7] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[8]_i_1__0_n_0 ),
        .Q(\diff_pntr_reg_n_0_[8] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[9]_i_1__0_n_0 ),
        .Q(\diff_pntr_reg_n_0_[9] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gclr.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(ltOp),
        .Q(p_0_out),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.channel_depth_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(a[15]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.channel_depth_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(a[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [0]),
        .Q(rd_pntr_pf_dly[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [10]),
        .Q(rd_pntr_pf_dly[10]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [11]),
        .Q(rd_pntr_pf_dly[11]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [12]),
        .Q(rd_pntr_pf_dly[12]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [13]),
        .Q(rd_pntr_pf_dly[13]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [14]),
        .Q(rd_pntr_pf_dly[14]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [15]),
        .Q(rd_pntr_pf_dly[15]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [1]),
        .Q(rd_pntr_pf_dly[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [2]),
        .Q(rd_pntr_pf_dly[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [3]),
        .Q(rd_pntr_pf_dly[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [4]),
        .Q(rd_pntr_pf_dly[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [5]),
        .Q(rd_pntr_pf_dly[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [6]),
        .Q(rd_pntr_pf_dly[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [7]),
        .Q(rd_pntr_pf_dly[7]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [8]),
        .Q(rd_pntr_pf_dly[8]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [9]),
        .Q(rd_pntr_pf_dly[9]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .Q(rd_pntr_roll_over_dly),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [0]),
        .Q(wr_pntr_pf_dly[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [10]),
        .Q(wr_pntr_pf_dly[10]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [11]),
        .Q(wr_pntr_pf_dly[11]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [12]),
        .Q(wr_pntr_pf_dly[12]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [13]),
        .Q(wr_pntr_pf_dly[13]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [14]),
        .Q(wr_pntr_pf_dly[14]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [15]),
        .Q(wr_pntr_pf_dly[15]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [1]),
        .Q(wr_pntr_pf_dly[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [2]),
        .Q(wr_pntr_pf_dly[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [3]),
        .Q(wr_pntr_pf_dly[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [4]),
        .Q(wr_pntr_pf_dly[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [5]),
        .Q(wr_pntr_pf_dly[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [6]),
        .Q(wr_pntr_pf_dly[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [7]),
        .Q(wr_pntr_pf_dly[7]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [8]),
        .Q(wr_pntr_pf_dly[8]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [9]),
        .Q(wr_pntr_pf_dly[9]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(pntr_roll_over),
        .Q(\gin_reg.wr_pntr_roll_over_dly_reg_n_0 ),
        .R(Q[1]));
  CARRY4 ltOp_carry
       (.CI(1'b0),
        .CO({ltOp_carry_n_0,ltOp_carry_n_1,ltOp_carry_n_2,ltOp_carry_n_3}),
        .CYINIT(1'b0),
        .DI({ltOp_carry_i_1__0_n_0,ltOp_carry_i_2__0_n_0,ltOp_carry_i_3__0_n_0,ltOp_carry_i_4__0_n_0}),
        .O(NLW_ltOp_carry_O_UNCONNECTED[3:0]),
        .S({ltOp_carry_i_5__0_n_0,ltOp_carry_i_6__0_n_0,ltOp_carry_i_7__0_n_0,ltOp_carry_i_8__0_n_0}));
  CARRY4 ltOp_carry__0
       (.CI(ltOp_carry_n_0),
        .CO({NLW_ltOp_carry__0_CO_UNCONNECTED[3:2],ltOp,ltOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,ltOp_carry__0_i_1__0_n_0,ltOp_carry__0_i_2__0_n_0}),
        .O(NLW_ltOp_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,ltOp_carry__0_i_3__0_n_0,ltOp_carry__0_i_4__0_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    ltOp_carry__0_i_1__0
       (.I0(\gclr.prog_full_i_reg_0 ),
        .I1(\diff_pntr_reg_n_0_[14] ),
        .I2(\diff_pntr_reg_n_0_[15] ),
        .I3(\pf_thresh_dly_reg_n_0_[2][15] ),
        .O(ltOp_carry__0_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h70)) 
    ltOp_carry__0_i_2__0
       (.I0(\diff_pntr_reg_n_0_[12] ),
        .I1(\diff_pntr_reg_n_0_[13] ),
        .I2(\gclr.prog_full_i_reg_0 ),
        .O(ltOp_carry__0_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ltOp_carry__0_i_3__0
       (.I0(\gclr.prog_full_i_reg_0 ),
        .I1(\diff_pntr_reg_n_0_[14] ),
        .I2(\pf_thresh_dly_reg_n_0_[2][15] ),
        .I3(\diff_pntr_reg_n_0_[15] ),
        .O(ltOp_carry__0_i_3__0_n_0));
  LUT3 #(
    .INIT(8'h81)) 
    ltOp_carry__0_i_4__0
       (.I0(\diff_pntr_reg_n_0_[12] ),
        .I1(\gclr.prog_full_i_reg_0 ),
        .I2(\diff_pntr_reg_n_0_[13] ),
        .O(ltOp_carry__0_i_4__0_n_0));
  LUT3 #(
    .INIT(8'h70)) 
    ltOp_carry_i_1__0
       (.I0(\diff_pntr_reg_n_0_[10] ),
        .I1(\diff_pntr_reg_n_0_[11] ),
        .I2(\gclr.prog_full_i_reg_0 ),
        .O(ltOp_carry_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h70)) 
    ltOp_carry_i_2__0
       (.I0(\diff_pntr_reg_n_0_[8] ),
        .I1(\diff_pntr_reg_n_0_[9] ),
        .I2(\gclr.prog_full_i_reg_0 ),
        .O(ltOp_carry_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ltOp_carry_i_3__0
       (.I0(\pf_thresh_dly_reg_n_0_[2][15] ),
        .I1(\diff_pntr_reg_n_0_[6] ),
        .I2(\diff_pntr_reg_n_0_[7] ),
        .I3(\gclr.prog_full_i_reg_0 ),
        .O(ltOp_carry_i_3__0_n_0));
  LUT3 #(
    .INIT(8'h70)) 
    ltOp_carry_i_4__0
       (.I0(\diff_pntr_reg_n_0_[4] ),
        .I1(\diff_pntr_reg_n_0_[5] ),
        .I2(\gclr.prog_full_i_reg_0 ),
        .O(ltOp_carry_i_4__0_n_0));
  LUT3 #(
    .INIT(8'h81)) 
    ltOp_carry_i_5__0
       (.I0(\diff_pntr_reg_n_0_[10] ),
        .I1(\gclr.prog_full_i_reg_0 ),
        .I2(\diff_pntr_reg_n_0_[11] ),
        .O(ltOp_carry_i_5__0_n_0));
  LUT3 #(
    .INIT(8'h81)) 
    ltOp_carry_i_6__0
       (.I0(\diff_pntr_reg_n_0_[8] ),
        .I1(\gclr.prog_full_i_reg_0 ),
        .I2(\diff_pntr_reg_n_0_[9] ),
        .O(ltOp_carry_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ltOp_carry_i_7__0
       (.I0(\pf_thresh_dly_reg_n_0_[2][15] ),
        .I1(\diff_pntr_reg_n_0_[6] ),
        .I2(\gclr.prog_full_i_reg_0 ),
        .I3(\diff_pntr_reg_n_0_[7] ),
        .O(ltOp_carry_i_7__0_n_0));
  LUT3 #(
    .INIT(8'h81)) 
    ltOp_carry_i_8__0
       (.I0(\diff_pntr_reg_n_0_[4] ),
        .I1(\gclr.prog_full_i_reg_0 ),
        .I2(\diff_pntr_reg_n_0_[5] ),
        .O(ltOp_carry_i_8__0_n_0));
  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0] " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0][14]_srl2___inst_vfifo_gvfifo_top_mcpf_inst_mcf_inst_mcf_dfl_rd_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \pf_thresh_dly_reg[0][14]_srl2___inst_vfifo_gvfifo_top_mcpf_inst_mcf_inst_mcf_dfl_rd_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(1'b1),
        .Q(\pf_thresh_dly_reg[0][14]_srl2___inst_vfifo_gvfifo_top_mcpf_inst_mcf_inst_mcf_dfl_rd_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[0][15] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\pf_thresh_dly_reg_n_0_[0][15] ),
        .R(Q[0]));
  FDRE \pf_thresh_dly_reg[1][14]_inst_vfifo_gvfifo_top_mcpf_inst_mcf_inst_mcf_dfl_rd_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0][14]_srl2___inst_vfifo_gvfifo_top_mcpf_inst_mcf_inst_mcf_dfl_rd_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ),
        .Q(\pf_thresh_dly_reg[1][14]_inst_vfifo_gvfifo_top_mcpf_inst_mcf_inst_mcf_dfl_rd_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[1][15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg_n_0_[0][15] ),
        .Q(\pf_thresh_dly_reg_n_0_[1][15] ),
        .R(Q[0]));
  FDRE \pf_thresh_dly_reg[2][14] 
       (.C(aclk),
        .CE(1'b1),
        .D(pf_thresh_dly_reg_gate_n_0),
        .Q(\gclr.prog_full_i_reg_0 ),
        .R(Q[0]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[2][15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg_n_0_[1][15] ),
        .Q(\pf_thresh_dly_reg_n_0_[2][15] ),
        .R(Q[0]));
  LUT2 #(
    .INIT(4'h8)) 
    pf_thresh_dly_reg_gate
       (.I0(\pf_thresh_dly_reg[1][14]_inst_vfifo_gvfifo_top_mcpf_inst_mcf_inst_mcf_dfl_rd_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .I1(pf_thresh_dly_reg_r_0_n_0),
        .O(pf_thresh_dly_reg_gate_n_0));
  FDRE pf_thresh_dly_reg_r
       (.C(aclk),
        .CE(1'b1),
        .D(\greg_out.QSPO_reg_r ),
        .Q(pf_thresh_dly_reg_r_n_0),
        .R(Q[0]));
  FDRE pf_thresh_dly_reg_r_0
       (.C(aclk),
        .CE(1'b1),
        .D(pf_thresh_dly_reg_r_n_0),
        .Q(pf_thresh_dly_reg_r_0_n_0),
        .R(Q[0]));
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_92 rd_minus_wr
       (.Q(rd_pntr_pf_dly),
        .S(rd_pntr_minus_wr_pntr),
        .aclk(aclk),
        .\gin_reg.wr_pntr_pf_dly_reg[15] (wr_pntr_pf_dly),
        .\wr_rst_reg_reg[15] (Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    rd_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_pntr_roll_over_dly),
        .Q(rd_pntr_roll_over_d1_reg_n_0),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    rd_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_pntr_roll_over_d1_reg_n_0),
        .Q(rd_pntr_roll_over_d2_reg_n_0),
        .R(Q[1]));
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_93 wr_minus_rd
       (.D(s),
        .Q(wr_pntr_pf_dly),
        .aclk(aclk),
        .\gin_reg.rd_pntr_pf_dly_reg[15] (rd_pntr_pf_dly),
        .\wr_rst_reg_reg[15] (Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[10]),
        .Q(\wr_minus_rd_dly_reg_n_0_[10] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[11]),
        .Q(\wr_minus_rd_dly_reg_n_0_[11] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[12]),
        .Q(\wr_minus_rd_dly_reg_n_0_[12] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[13]),
        .Q(\wr_minus_rd_dly_reg_n_0_[13] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[14]),
        .Q(\wr_minus_rd_dly_reg_n_0_[14] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[15]),
        .Q(\wr_minus_rd_dly_reg_n_0_[15] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[4]),
        .Q(\wr_minus_rd_dly_reg_n_0_[4] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[5]),
        .Q(\wr_minus_rd_dly_reg_n_0_[5] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[6]),
        .Q(\wr_minus_rd_dly_reg_n_0_[6] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[7]),
        .Q(\wr_minus_rd_dly_reg_n_0_[7] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[8]),
        .Q(\wr_minus_rd_dly_reg_n_0_[8] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[9]),
        .Q(\wr_minus_rd_dly_reg_n_0_[9] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    wr_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.wr_pntr_roll_over_dly_reg_n_0 ),
        .Q(wr_pntr_roll_over_d1_reg_n_0),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    wr_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_pntr_roll_over_d1_reg_n_0),
        .Q(wr_pntr_roll_over_d2_reg_n_0),
        .R(Q[1]));
endmodule

module design_1_axi_vfifo_ctrl_0_0_axi_vfifo_top
   (DI,
    POR_A,
    I147,
    M_AXI_ARVALID,
    POR_A_0,
    vfifo_idle,
    prog_full_i,
    E,
    m_axi_awvalid_i,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    m_axi_wvalid_i,
    \gcc0.gc0.count_d1_reg[3] ,
    vfifo_s2mm_channel_full,
    Q_reg,
    \vfifo_mm2s_channel_empty[1] ,
    \vfifo_mm2s_channel_empty[0] ,
    m_axis_tvalid,
    m_axi_rready,
    s_axis_tready,
    m_axi_awsize,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    \active_ch_dly_reg[1]_6 ,
    Q_reg_0,
    pntrs_eql_dly,
    \active_ch_dly_reg[2][0] ,
    m_axi_bready,
    prog_full_i_1,
    aclk,
    Q,
    ram_rstram_b,
    ram_rstram_b_2,
    \active_ch_dly_reg[1][0] ,
    \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] ,
    \gpfs.prog_full_i_reg ,
    \gpfs.prog_full_i_reg_0 ,
    m_axi_bvalid,
    out,
    ram_full_fb_i_reg,
    ram_full_fb_i_reg_0,
    vfifo_mm2s_channel_full,
    m_axis_tready,
    mm2s_trans_last_arb,
    m_axi_rdata,
    m_axi_rvalid,
    D,
    TREADY_S2MM,
    s_axis_tvalid);
  output [40:0]DI;
  output POR_A;
  output [40:0]I147;
  output M_AXI_ARVALID;
  output POR_A_0;
  output [1:0]vfifo_idle;
  output prog_full_i;
  output [0:0]E;
  output m_axi_awvalid_i;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output m_axi_wvalid_i;
  output [0:0]\gcc0.gc0.count_d1_reg[3] ;
  output [1:0]vfifo_s2mm_channel_full;
  output [40:0]Q_reg;
  output \vfifo_mm2s_channel_empty[1] ;
  output \vfifo_mm2s_channel_empty[0] ;
  output m_axis_tvalid;
  output m_axi_rready;
  output s_axis_tready;
  output [0:0]m_axi_awsize;
  output [32:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  output \active_ch_dly_reg[1]_6 ;
  output [0:0]Q_reg_0;
  output pntrs_eql_dly;
  output \active_ch_dly_reg[2][0] ;
  output m_axi_bready;
  output prog_full_i_1;
  input aclk;
  input [1:0]Q;
  input ram_rstram_b;
  input ram_rstram_b_2;
  input \active_ch_dly_reg[1][0] ;
  input \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] ;
  input \gpfs.prog_full_i_reg ;
  input \gpfs.prog_full_i_reg_0 ;
  input m_axi_bvalid;
  input out;
  input ram_full_fb_i_reg;
  input ram_full_fb_i_reg_0;
  input [1:0]vfifo_mm2s_channel_full;
  input m_axis_tready;
  input mm2s_trans_last_arb;
  input [31:0]m_axi_rdata;
  input m_axi_rvalid;
  input [39:0]D;
  input TREADY_S2MM;
  input s_axis_tvalid;

  wire [39:0]D;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [32:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [40:0]DI;
  wire [0:0]E;
  wire [40:0]I147;
  wire M_AXI_ARVALID;
  wire POR_A;
  wire POR_A_0;
  wire [1:0]Q;
  wire [40:0]Q_reg;
  wire [0:0]Q_reg_0;
  wire [30:30]S_PAYLOAD_DATA;
  wire TREADY_S2MM;
  wire aclk;
  wire \active_ch_dly_reg[1][0] ;
  wire \active_ch_dly_reg[1]_6 ;
  wire \active_ch_dly_reg[2][0] ;
  wire [29:0]ar_address_inc;
  wire \ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ;
  wire \ar_txn_inst/counts_matched ;
  wire \ar_txn_inst/mem_init_done ;
  wire [1:0]\ar_txn_inst/mux4_out ;
  wire \ar_txn_inst/we_ar_txn ;
  wire \ar_txn_inst/we_bcnt ;
  wire argen_inst_n_1;
  wire argen_inst_n_6;
  wire argen_inst_n_9;
  wire [1:1]argen_to_mcpf_payload;
  wire argen_to_mcpf_tvalid;
  wire argen_to_mctf_tvalid;
  wire \aw_rslice1/p_0_out ;
  wire awgen_inst_n_62;
  wire awgen_inst_n_66;
  wire awgen_inst_n_68;
  wire [13:1]awgen_to_mcpf_payload;
  wire awgen_to_mcpf_tvalid;
  wire [15:0]awgen_to_mctf_payload;
  wire awgen_to_mctf_tvalid;
  wire curr_state;
  wire empty;
  wire \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ;
  wire garb_n_3;
  wire [0:0]\gcc0.gc0.count_d1_reg[3] ;
  wire \gno_bkp_on_tready.s2mm_input_rslice/areset_d1 ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] ;
  wire gs2mm_n_1;
  wire gs2mm_n_10;
  wire gs2mm_n_11;
  wire gs2mm_n_2;
  wire gs2mm_n_9;
  wire [0:0]m_axi_awsize;
  wire m_axi_awvalid_i;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire m_axi_wvalid_i;
  wire m_axis_tready;
  wire m_axis_tvalid;
  wire [1:0]mcdf_full;
  wire mcdf_inst_n_13;
  wire mcdf_inst_n_16;
  wire mcdf_inst_n_7;
  wire mcdf_inst_n_8;
  wire [66:0]mcdf_to_awgen_payload;
  wire mcdf_to_awgen_tvalid;
  wire \mcf_dfl_wr_inst/ram_init_done_i ;
  wire \mcf_dfl_wr_inst/rom_rd_addr_i ;
  wire \mcf_inst/mcf_dfl_rd_inst/rom_rd_addr_int ;
  wire \mcf_inst/mcf_dfl_rd_inst/rom_rd_addr_int_0 ;
  wire \mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ;
  wire \mcf_inst/mcf_dfl_wr_inst/rom_rd_addr_int ;
  wire \mcf_inst/mcf_dfl_wr_inst/rom_rd_addr_int_1 ;
  wire \mcf_inst/sdp_rd_addr_in_i ;
  wire \mcf_inst/sdp_rd_addr_in_i_2 ;
  wire \mcf_inst/sdp_rd_addr_out_i ;
  wire [1:0]mcpf_full;
  wire mcpf_inst_n_0;
  wire mcpf_inst_n_20;
  wire mcpf_inst_n_21;
  wire mcpf_inst_n_22;
  wire [14:0]mcpf_to_argen_payload;
  wire mcpf_to_argen_tvalid;
  wire [1:0]mctf_full;
  wire mctf_inst_n_0;
  wire mctf_inst_n_1;
  wire mctf_inst_n_17;
  wire mctf_inst_n_18;
  wire mctf_inst_n_21;
  wire mctf_inst_n_22;
  wire mctf_inst_n_23;
  wire mctf_inst_n_24;
  wire mctf_inst_n_25;
  wire mctf_inst_n_26;
  wire mctf_inst_n_27;
  wire mctf_inst_n_28;
  wire mctf_inst_n_29;
  wire mctf_inst_n_30;
  wire mctf_inst_n_31;
  wire mctf_inst_n_32;
  wire mctf_inst_n_33;
  wire mctf_inst_n_34;
  wire mctf_inst_n_35;
  wire mctf_inst_n_36;
  wire mctf_inst_n_37;
  wire mctf_inst_n_38;
  wire mctf_inst_n_39;
  wire mctf_inst_n_40;
  wire mctf_inst_n_41;
  wire mctf_inst_n_42;
  wire mctf_inst_n_43;
  wire mctf_inst_n_44;
  wire mctf_inst_n_45;
  wire mctf_inst_n_46;
  wire mctf_inst_n_47;
  wire mctf_inst_n_48;
  wire mctf_inst_n_49;
  wire [15:1]mctf_to_argen_payload;
  wire mem_init_done;
  wire mm2s_inst_n_44;
  wire mm2s_inst_n_45;
  wire mm2s_inst_n_47;
  wire mm2s_inst_n_48;
  wire mm2s_inst_n_50;
  wire mm2s_inst_n_51;
  wire mm2s_to_tdf_tvalid;
  wire mm2s_trans_last_arb;
  wire out;
  wire pntrs_eql_dly;
  wire prog_full_i;
  wire prog_full_i_1;
  wire prog_full_i_3;
  wire ram_full_fb_i_reg;
  wire ram_full_fb_i_reg_0;
  wire ram_rstram_b;
  wire ram_rstram_b_2;
  wire [7:1]s2mm_to_awgen_payload;
  wire [32:0]s2mm_to_mcdf_payload;
  wire [40:33]s_axis_payload_wr_out_i;
  wire s_axis_tid_arb_i;
  wire s_axis_tready;
  wire s_axis_tvalid;
  wire s_axis_tvalid_arb_i;
  wire sdp_rd_addr_in_i;
  wire [12:0]tdest_fifo_dout;
  wire tdest_fifo_inst_n_0;
  wire tdest_fifo_inst_n_1;
  wire tdest_fifo_inst_n_14;
  wire tdest_fifo_inst_n_19;
  wire tdest_fifo_inst_n_20;
  wire tdest_fifo_inst_n_21;
  wire tdest_fifo_inst_n_22;
  wire tdest_fifo_inst_n_23;
  wire [0:0]tid_fifo_dout;
  wire tid_fifo_inst_n_0;
  wire tid_fifo_inst_n_3;
  wire tid_fifo_inst_n_5;
  wire tlast_to_switch;
  wire valid_pkt_r;
  wire [1:0]vfifo_idle;
  wire \vfifo_mm2s_channel_empty[0] ;
  wire \vfifo_mm2s_channel_empty[1] ;
  wire [1:0]vfifo_mm2s_channel_full;
  wire [1:0]vfifo_s2mm_channel_full;
  wire \wdata_rslice1/p_0_out ;
  wire we_mm2s_valid;

  design_1_axi_vfifo_ctrl_0_0_vfifo_ar_top argen_inst
       (.I147(I147[39:8]),
        .PAYLOAD_FROM_MTF(I147[40]),
        .Q(Q[0]),
        .Q_reg(argen_inst_n_9),
        .WR_DATA({mctf_inst_n_21,mctf_inst_n_22,mctf_inst_n_23,mctf_inst_n_24,mctf_inst_n_25,mctf_inst_n_26,mctf_inst_n_27,mctf_inst_n_28,mctf_inst_n_29,mctf_inst_n_30,mctf_inst_n_31,mctf_inst_n_32,mctf_inst_n_33,mctf_inst_n_34,mctf_inst_n_35,mctf_inst_n_36,mctf_inst_n_37,mctf_inst_n_38,mctf_inst_n_39,mctf_inst_n_40,mctf_inst_n_41,mctf_inst_n_42,mctf_inst_n_43,mctf_inst_n_44,mctf_inst_n_45,mctf_inst_n_46,mctf_inst_n_47,mctf_inst_n_48,mctf_inst_n_49}),
        .aclk(aclk),
        .areset_d1(\gno_bkp_on_tready.s2mm_input_rslice/areset_d1 ),
        .argen_to_mcpf_tvalid(argen_to_mcpf_tvalid),
        .argen_to_mctf_tvalid(argen_to_mctf_tvalid),
        .counts_matched(\ar_txn_inst/counts_matched ),
        .empty_fwft_i_reg(tid_fifo_inst_n_3),
        .\gfwd_mode.storage_data1_reg[0] (argen_inst_n_6),
        .\gfwd_rev.state_reg[0] (s_axis_tvalid_arb_i),
        .\gnstage1.q_dly_reg[1][0] (M_AXI_ARVALID),
        .\goreg_dm.dout_i_reg[0] (tid_fifo_inst_n_5),
        .\goreg_dm.dout_i_reg[6] (argen_to_mcpf_payload),
        .\gpfs.prog_full_i_reg (prog_full_i),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg_0 ),
        .\gpr1.dout_i_reg[37] ({ar_address_inc[29:23],ar_address_inc[21:0]}),
        .\gstage1.q_dly_reg[14] ({mctf_to_argen_payload[15],I147[7:0],mctf_to_argen_payload[6:1]}),
        .mem_init_done(\ar_txn_inst/mem_init_done ),
        .out(argen_inst_n_1),
        .p_19_out(\ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .prog_full_i(prog_full_i_3),
        .s_axis_tid_arb_i(s_axis_tid_arb_i),
        .sdp_rd_addr_in_i(\mcf_inst/sdp_rd_addr_in_i ),
        .tid_fifo_dout(tid_fifo_dout),
        .\vfifo_mm2s_channel_empty[0] (\vfifo_mm2s_channel_empty[0] ),
        .\vfifo_mm2s_channel_empty[1] (\vfifo_mm2s_channel_empty[1] ),
        .we_ar_txn(\ar_txn_inst/we_ar_txn ),
        .we_bcnt(\ar_txn_inst/we_bcnt ));
  design_1_axi_vfifo_ctrl_0_0_vfifo_awgen awgen_inst
       (.ADDRA(DI[40]),
        .D({awgen_to_mcpf_payload,awgen_to_mctf_payload[0]}),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ),
        .DI(DI[39:0]),
        .E(\aw_rslice1/p_0_out ),
        .Q(Q[1]),
        .aclk(aclk),
        .areset_d1(\gno_bkp_on_tready.s2mm_input_rslice/areset_d1 ),
        .awgen_to_mcpf_tvalid(awgen_to_mcpf_tvalid),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .\gcc0.gc0.count_d1_reg[3] (E),
        .\gcc0.gc0.count_d1_reg[5] (\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .\gfwd_mode.m_valid_i_reg (mcdf_inst_n_13),
        .\gfwd_mode.m_valid_i_reg_0 (gs2mm_n_2),
        .\gfwd_mode.m_valid_i_reg_1 (\wdata_rslice1/p_0_out ),
        .\gfwd_mode.m_valid_i_reg_2 (valid_pkt_r),
        .\gfwd_mode.storage_data1_reg[0] (gs2mm_n_9),
        .\gfwd_mode.storage_data1_reg[13] (awgen_inst_n_66),
        .\gfwd_mode.storage_data1_reg[15] ({awgen_to_mctf_payload[15],awgen_to_mctf_payload[6:2],awgen_inst_n_62}),
        .\gfwd_mode.storage_data1_reg[5] (gs2mm_n_10),
        .\gfwd_mode.storage_data1_reg[66] ({mcdf_to_awgen_payload[66],mcdf_to_awgen_payload[64:0]}),
        .\gfwd_mode.storage_data1_reg[7] ({s2mm_to_awgen_payload[7:6],s2mm_to_awgen_payload[4:1]}),
        .\greg_out.QSPO_reg[15] (awgen_inst_n_68),
        .m_axi_awsize(m_axi_awsize),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .mcdf_to_awgen_tvalid(mcdf_to_awgen_tvalid),
        .out(out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_full_fb_i_reg_0(tid_fifo_inst_n_0));
  design_1_axi_vfifo_ctrl_0_0_flag_gen flag_gen_inst
       (.Q(Q[1]),
        .Q_reg(mcdf_inst_n_8),
        .Q_reg_0(mcdf_inst_n_7),
        .Q_reg_1(mcpf_inst_n_22),
        .Q_reg_2(mcpf_inst_n_21),
        .Q_reg_3(mctf_inst_n_18),
        .Q_reg_4(mctf_inst_n_17),
        .aclk(aclk),
        .mcdf_full(mcdf_full),
        .mcpf_full(mcpf_full),
        .mctf_full(mctf_full),
        .vfifo_s2mm_channel_full(vfifo_s2mm_channel_full));
  design_1_axi_vfifo_ctrl_0_0_vfifo_arbiter garb
       (.Q(Q_reg[36]),
        .Q_reg(\vfifo_mm2s_channel_empty[1] ),
        .Q_reg_0(\vfifo_mm2s_channel_empty[0] ),
        .Q_reg_1(argen_inst_n_9),
        .aclk(aclk),
        .areset_d1(\gno_bkp_on_tready.s2mm_input_rslice/areset_d1 ),
        .argen_to_mctf_tvalid(argen_to_mctf_tvalid),
        .counts_matched(\ar_txn_inst/counts_matched ),
        .\gfwd_mode.storage_data1_reg[0] (garb_n_3),
        .\gfwd_rev.state_reg[1] (s_axis_tvalid_arb_i),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpfs.prog_full_i_reg_0 (prog_full_i),
        .\gpfs.prog_full_i_reg_1 (\gpfs.prog_full_i_reg_0 ),
        .mem_init_done(mem_init_done),
        .mm2s_trans_last_arb(mm2s_trans_last_arb),
        .mux4_out(\ar_txn_inst/mux4_out ),
        .s_axis_tid_arb_i(s_axis_tid_arb_i),
        .sdp_rd_addr_in_i(\mcf_inst/sdp_rd_addr_in_i_2 ),
        .vfifo_mm2s_channel_full(vfifo_mm2s_channel_full),
        .we_mm2s_valid(we_mm2s_valid),
        .\wr_rst_reg_reg[1] (Q[0]));
  design_1_axi_vfifo_ctrl_0_0_vfifo_s2mm gs2mm
       (.D(awgen_to_mcpf_payload[2:1]),
        .E(gs2mm_n_1),
        .PAYLOAD_S2MM({s2mm_to_awgen_payload[7:6],s2mm_to_awgen_payload[4:1]}),
        .Q(Q[1]),
        .TPAYLOAD_S2MM(s2mm_to_mcdf_payload),
        .TREADY_S2MM(TREADY_S2MM),
        .aclk(aclk),
        .areset_d1(\gno_bkp_on_tready.s2mm_input_rslice/areset_d1 ),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .\gfwd_mode.m_valid_i_reg (gs2mm_n_11),
        .\gfwd_mode.storage_data1_reg[33] (gs2mm_n_2),
        .\gfwd_mode.storage_data1_reg[65] (mcdf_to_awgen_payload[65]),
        .mcdf_to_awgen_tvalid(mcdf_to_awgen_tvalid),
        .\s_axis_tid[0] (D),
        .s_axis_tready(s_axis_tready),
        .s_axis_tvalid(s_axis_tvalid),
        .\tdest_r_reg[0] (gs2mm_n_9),
        .\tuser_r_reg[0] (gs2mm_n_10));
  design_1_axi_vfifo_ctrl_0_0_multi_channel_fifo mcdf_inst
       (.ADDRA(DI[40]),
        .ADDRD(\mcf_inst/mcf_dfl_wr_inst/rom_rd_addr_int_1 ),
        .CO(\mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .D(s2mm_to_mcdf_payload),
        .E(gs2mm_n_1),
        .PAYLOAD_S2MM(s2mm_to_awgen_payload[6]),
        .Q(Q),
        .Q_reg(mcdf_inst_n_7),
        .Q_reg_0(mcdf_inst_n_8),
        .Q_reg_1(Q_reg_0),
        .S(mcdf_inst_n_16),
        .aclk(aclk),
        .\active_ch_dly_reg[1]_6 (\active_ch_dly_reg[1]_6 ),
        .\active_ch_dly_reg[2][0] (\active_ch_dly_reg[2][0] ),
        .addr_rollover_r_reg(mcdf_to_awgen_payload),
        .areset_d1(\gno_bkp_on_tready.s2mm_input_rslice/areset_d1 ),
        .\aw_len_i_reg[7] (mcdf_inst_n_13),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .\gfwd_mode.m_valid_i_reg (gs2mm_n_11),
        .\gfwd_mode.m_valid_i_reg_0 (mm2s_inst_n_51),
        .\gfwd_mode.storage_data1_reg[0] (\mcf_inst/sdp_rd_addr_out_i ),
        .\gfwd_mode.storage_data1_reg[1] (\wdata_rslice1/p_0_out ),
        .\gfwd_mode.storage_data1_reg[36] (mm2s_inst_n_50),
        .\gin_reg.wr_pntr_pf_dly_reg[13] (\mcf_inst/mcf_dfl_wr_inst/rom_rd_addr_int ),
        .mcdf_full(mcdf_full),
        .mcdf_to_awgen_tvalid(mcdf_to_awgen_tvalid),
        .\packet_cnt_reg[0] (valid_pkt_r),
        .pntrs_eql_dly(pntrs_eql_dly),
        .ram_init_done_i(\mcf_dfl_wr_inst/ram_init_done_i ),
        .rom_rd_addr_i(\mcf_dfl_wr_inst/rom_rd_addr_i ),
        .rom_rd_addr_int(\mcf_inst/mcf_dfl_rd_inst/rom_rd_addr_int_0 ),
        .rom_rd_addr_int_0(\mcf_inst/mcf_dfl_rd_inst/rom_rd_addr_int ),
        .sdp_rd_addr_in_i(sdp_rd_addr_in_i),
        .sdp_rd_addr_in_i_1(\mcf_inst/sdp_rd_addr_in_i_2 ),
        .sdp_rd_addr_in_i_2(\mcf_inst/sdp_rd_addr_in_i ),
        .sdpo_int(S_PAYLOAD_DATA));
  design_1_axi_vfifo_ctrl_0_0_mcf_txn_top__parameterized0 mcpf_inst
       (.D({awgen_to_mcpf_payload,awgen_to_mctf_payload[0]}),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (POR_A_0),
        .DIN(mcpf_to_argen_payload),
        .E(awgen_inst_n_66),
        .Q(Q),
        .Q_reg(mcpf_inst_n_21),
        .Q_reg_0(mcpf_inst_n_22),
        .WEBWE(mcpf_inst_n_20),
        .aclk(aclk),
        .active_ch_dly_reg_r_2(mctf_inst_n_0),
        .active_ch_dly_reg_r_3(mctf_inst_n_1),
        .areset_d1(\gno_bkp_on_tready.s2mm_input_rslice/areset_d1 ),
        .argen_to_mcpf_tvalid(argen_to_mcpf_tvalid),
        .awgen_to_mcpf_tvalid(awgen_to_mcpf_tvalid),
        .curr_state_reg(argen_to_mcpf_payload),
        .\gclr.prog_full_i_reg (mcpf_inst_n_0),
        .\gfwd_mode.storage_data1_reg[0] (\mcf_inst/mcf_dfl_wr_inst/rom_rd_addr_int ),
        .\goreg_dm.dout_i_reg[0] (argen_inst_n_6),
        .\greg_out.QSPO_reg[15] (\mcf_inst/sdp_rd_addr_out_i ),
        .mcpf_full(mcpf_full),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .out(tdest_fifo_inst_n_0),
        .ram_init_done_i(\mcf_dfl_wr_inst/ram_init_done_i ),
        .ram_rstram_b_2(ram_rstram_b_2),
        .rom_rd_addr_i(\mcf_dfl_wr_inst/rom_rd_addr_i ),
        .rom_rd_addr_int(\mcf_inst/mcf_dfl_rd_inst/rom_rd_addr_int ),
        .sdp_rd_addr_in_i(\mcf_inst/sdp_rd_addr_in_i ));
  design_1_axi_vfifo_ctrl_0_0_mcf_txn_top mctf_inst
       (.ADDRA(DI[40]),
        .ADDRD(\mcf_inst/mcf_dfl_wr_inst/rom_rd_addr_int_1 ),
        .CO(\mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .D({awgen_to_mctf_payload[15],awgen_to_mctf_payload[6:2],awgen_inst_n_62}),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (POR_A),
        .DI(DI[7:0]),
        .E(\aw_rslice1/p_0_out ),
        .I147({I147[40],I147[7:0]}),
        .Q(Q),
        .Q_reg(mctf_inst_n_17),
        .Q_reg_0(mctf_inst_n_18),
        .S(mcdf_inst_n_16),
        .WR_DATA({mctf_inst_n_21,mctf_inst_n_22,mctf_inst_n_23,mctf_inst_n_24,mctf_inst_n_25,mctf_inst_n_26,mctf_inst_n_27,mctf_inst_n_28,mctf_inst_n_29,mctf_inst_n_30,mctf_inst_n_31,mctf_inst_n_32,mctf_inst_n_33,mctf_inst_n_34,mctf_inst_n_35,mctf_inst_n_36,mctf_inst_n_37,mctf_inst_n_38,mctf_inst_n_39,mctf_inst_n_40,mctf_inst_n_41,mctf_inst_n_42,mctf_inst_n_43,mctf_inst_n_44,mctf_inst_n_45,mctf_inst_n_46,mctf_inst_n_47,mctf_inst_n_48,mctf_inst_n_49}),
        .aclk(aclk),
        .\active_ch_dly_reg[4][0] (mctf_inst_n_1),
        .active_ch_dly_reg_r_3(mctf_inst_n_0),
        .areset_d1(\gno_bkp_on_tready.s2mm_input_rslice/areset_d1 ),
        .argen_to_mctf_tvalid(argen_to_mctf_tvalid),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .\gcc0.gc0.count_d1_reg[3] (M_AXI_ARVALID),
        .\gcc0.gc0.count_d1_reg[3]_0 (\gcc0.gc0.count_d1_reg[3] ),
        .\gfwd_mode.storage_data1_reg[45] (awgen_inst_n_68),
        .\gfwd_rev.storage_data1_reg[0] (garb_n_3),
        .\gnstage1.q_dly_reg[1][0] ({ar_address_inc[29:23],ar_address_inc[21:0]}),
        .\gpr1.dout_i_reg[37] ({mctf_to_argen_payload[15],mctf_to_argen_payload[6:1]}),
        .mctf_full(mctf_full),
        .mem_init_done(\ar_txn_inst/mem_init_done ),
        .out(argen_inst_n_1),
        .p_19_out(\ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .\pf_thresh_dly_reg[2][14] (mcpf_inst_n_0),
        .ram_full_fb_i_reg(ram_full_fb_i_reg_0),
        .ram_init_done_i(\mcf_dfl_wr_inst/ram_init_done_i ),
        .ram_rstram_b(ram_rstram_b),
        .rom_rd_addr_i(\mcf_dfl_wr_inst/rom_rd_addr_i ),
        .rom_rd_addr_int(\mcf_inst/mcf_dfl_rd_inst/rom_rd_addr_int_0 ),
        .sdp_rd_addr_in_i(\mcf_inst/sdp_rd_addr_in_i_2 ),
        .sdpo_int(S_PAYLOAD_DATA),
        .we_ar_txn(\ar_txn_inst/we_ar_txn ));
  design_1_axi_vfifo_ctrl_0_0_vfifo_mm2s mm2s_inst
       (.D({s_axis_payload_wr_out_i[40],tlast_to_switch,tdest_fifo_dout[2:0],s_axis_payload_wr_out_i[35],s_axis_payload_wr_out_i[33]}),
        .Q(Q[1]),
        .Q_reg(Q_reg),
        .aclk(aclk),
        .areset_d1(\gno_bkp_on_tready.s2mm_input_rslice/areset_d1 ),
        .curr_state(curr_state),
        .curr_state_reg_0(mm2s_inst_n_45),
        .\gfwd_mode.m_valid_i_reg (mm2s_inst_n_51),
        .\gfwd_mode.storage_data1_reg[0] (mm2s_inst_n_50),
        .\gfwd_mode.storage_data1_reg[34] (mm2s_inst_n_44),
        .\goreg_bm.dout_i_reg[10] (tdest_fifo_inst_n_20),
        .\goreg_bm.dout_i_reg[12] ({tdest_fifo_dout[12:5],tdest_fifo_dout[3]}),
        .\goreg_bm.dout_i_reg[12]_0 (tdest_fifo_inst_n_1),
        .\goreg_bm.dout_i_reg[6] (tdest_fifo_inst_n_14),
        .\goreg_bm.dout_i_reg[7] (tdest_fifo_inst_n_23),
        .\goreg_bm.dout_i_reg[8] (tdest_fifo_inst_n_22),
        .\goreg_bm.dout_i_reg[9] (tdest_fifo_inst_n_19),
        .\goreg_bm.dout_i_reg[9]_0 (tdest_fifo_inst_n_21),
        .\gpregsm1.curr_fwft_state_reg[1] (mm2s_inst_n_47),
        .\gpregsm1.curr_fwft_state_reg[1]_0 (mm2s_inst_n_48),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axis_tready(m_axis_tready),
        .m_axis_tvalid(m_axis_tvalid),
        .mem_init_done(mem_init_done),
        .mm2s_to_tdf_tvalid(mm2s_to_tdf_tvalid),
        .out(empty),
        .sdp_rd_addr_in_i(sdp_rd_addr_in_i),
        .we_mm2s_valid(we_mm2s_valid));
  design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized2 tdest_fifo_inst
       (.D({s_axis_payload_wr_out_i[40],tlast_to_switch,s_axis_payload_wr_out_i[35],s_axis_payload_wr_out_i[33]}),
        .DIN(mcpf_to_argen_payload),
        .DOUT({tdest_fifo_dout[12:5],tdest_fifo_dout[3:0]}),
        .Q(Q[1]),
        .WEBWE(mcpf_inst_n_20),
        .aclk(aclk),
        .curr_state(curr_state),
        .curr_state_reg(tdest_fifo_inst_n_19),
        .\gfwd_mode.m_valid_i_reg (mm2s_inst_n_45),
        .\gfwd_mode.storage_data1_reg[31] (empty),
        .\gfwd_mode.storage_data1_reg[39] (tdest_fifo_inst_n_14),
        .\gpregsm1.curr_fwft_state_reg[1] (tdest_fifo_inst_n_1),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .mm2s_to_tdf_tvalid(mm2s_to_tdf_tvalid),
        .out(tdest_fifo_inst_n_0),
        .prog_full_i(prog_full_i_3),
        .\tlen_cntr_reg_reg[0] (mm2s_inst_n_44),
        .\tlen_cntr_reg_reg[0]_0 (mm2s_inst_n_48),
        .\tlen_cntr_reg_reg[3] (tdest_fifo_inst_n_23),
        .\tlen_cntr_reg_reg[4] (tdest_fifo_inst_n_22),
        .\tlen_cntr_reg_reg[5] (tdest_fifo_inst_n_21),
        .\tlen_cntr_reg_reg[6] (tdest_fifo_inst_n_20),
        .\tlen_cntr_reg_reg[6]_0 (mm2s_inst_n_47));
  design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized3 tid_fifo_inst
       (.D({awgen_to_mcpf_payload[2],awgen_to_mctf_payload[0]}),
        .E(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .Q(Q[1]),
        .Q_reg(tid_fifo_inst_n_3),
        .Q_reg_0(tid_fifo_inst_n_5),
        .Q_reg_1(\vfifo_mm2s_channel_empty[0] ),
        .Q_reg_2(\vfifo_mm2s_channel_empty[1] ),
        .aclk(aclk),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .mem_init_done(\ar_txn_inst/mem_init_done ),
        .mux4_out(\ar_txn_inst/mux4_out ),
        .out(tid_fifo_inst_n_0),
        .prog_full_i_1(prog_full_i_1),
        .tid_fifo_dout(tid_fifo_dout),
        .we_bcnt(\ar_txn_inst/we_bcnt ));
  design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized0 vfifo_idle_gen_inst
       (.Q(Q[1]),
        .aclk(aclk),
        .\active_ch_dly_reg[1][0] (\active_ch_dly_reg[1][0] ),
        .\gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] (\gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] ),
        .vfifo_idle(vfifo_idle));
endmodule

module design_1_axi_vfifo_ctrl_0_0_axic_register_slice
   (Q_reg,
    Q,
    \gfwd_mode.storage_data1_reg[0] ,
    ADDRC,
    D,
    s_axis_tready_arb_rs_in,
    DIA,
    Q_reg_0,
    Q_reg_1,
    ADDRD,
    mux4_out,
    \wr_rst_reg_reg[1] ,
    aclk,
    \gpfs.prog_full_i_reg ,
    Q_reg_2,
    \gpfs.prog_full_i_reg_0 ,
    \gpfs.prog_full_i_reg_1 ,
    mem_init_done_reg,
    argen_to_mctf_tvalid,
    areset_d1,
    sdp_rd_addr_in_i,
    curr_state,
    \ch_arb_cntr_reg_reg[1] ,
    Q_reg_3,
    Q_reg_4,
    DOA,
    mem_init_done_reg_0,
    \gfwd_mode.storage_data1_reg[36] ,
    ch_mask_mm2s,
    reset_addr,
    counts_matched,
    next_channel14_out,
    reg_slice_payload_in,
    \vfifo_mm2s_channel_full_reg_reg[1] ,
    p_2_in,
    Q_reg_5);
  output Q_reg;
  output [0:0]Q;
  output \gfwd_mode.storage_data1_reg[0] ;
  output [0:0]ADDRC;
  output [0:0]D;
  output s_axis_tready_arb_rs_in;
  output [0:0]DIA;
  output Q_reg_0;
  output Q_reg_1;
  output [0:0]ADDRD;
  output [1:0]mux4_out;
  input [0:0]\wr_rst_reg_reg[1] ;
  input aclk;
  input \gpfs.prog_full_i_reg ;
  input Q_reg_2;
  input \gpfs.prog_full_i_reg_0 ;
  input \gpfs.prog_full_i_reg_1 ;
  input mem_init_done_reg;
  input argen_to_mctf_tvalid;
  input areset_d1;
  input sdp_rd_addr_in_i;
  input curr_state;
  input [1:0]\ch_arb_cntr_reg_reg[1] ;
  input Q_reg_3;
  input Q_reg_4;
  input [0:0]DOA;
  input mem_init_done_reg_0;
  input [0:0]\gfwd_mode.storage_data1_reg[36] ;
  input [1:0]ch_mask_mm2s;
  input reset_addr;
  input counts_matched;
  input next_channel14_out;
  input [0:0]reg_slice_payload_in;
  input [0:0]\vfifo_mm2s_channel_full_reg_reg[1] ;
  input p_2_in;
  input Q_reg_5;

  wire \/FSM_onehot_gfwd_rev.state[0]_i_1_n_0 ;
  wire \/FSM_onehot_gfwd_rev.state[1]_i_1_n_0 ;
  wire \/FSM_onehot_gfwd_rev.state[2]_i_1_n_0 ;
  wire [0:0]ADDRC;
  wire [0:0]ADDRD;
  wire [0:0]D;
  wire [0:0]DIA;
  wire [0:0]DOA;
  wire \FSM_onehot_gfwd_rev.state[3]_i_1_n_0 ;
  wire \FSM_onehot_gfwd_rev.state[3]_i_2_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gfwd_rev.state_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gfwd_rev.state_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gfwd_rev.state_reg_n_0_[2] ;
  wire [0:0]Q;
  wire Q_i_3_n_0;
  wire Q_reg;
  wire Q_reg_0;
  wire Q_reg_1;
  wire Q_reg_2;
  wire Q_reg_3;
  wire Q_reg_4;
  wire Q_reg_5;
  wire aclk;
  wire areset_d1;
  wire areset_d1_0;
  wire argen_to_mctf_tvalid;
  wire [1:0]\ch_arb_cntr_reg_reg[1] ;
  wire [1:0]ch_mask_mm2s;
  wire counts_matched;
  wire curr_state;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[36] ;
  wire \gfwd_rev.s_ready_i_i_1_n_0 ;
  wire \gfwd_rev.state[0]_i_1_n_0 ;
  wire \gfwd_rev.state[1]_i_1_n_0 ;
  wire \gfwd_rev.state_reg_n_0_[1] ;
  wire \gfwd_rev.storage_data1[0]_i_1_n_0 ;
  wire \gfwd_rev.storage_data1[1]_i_1_n_0 ;
  wire \gfwd_rev.storage_data2[0]_i_1_n_0 ;
  wire \gfwd_rev.storage_data2[1]_i_1_n_0 ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire \gpfs.prog_full_i_reg_1 ;
  wire load_s1;
  (* RTL_KEEP = "yes" *) wire load_s1_from_s2;
  wire mem_init_done_reg;
  wire mem_init_done_reg_0;
  wire [1:0]mux4_out;
  wire next_channel14_out;
  wire p_2_in;
  wire ram_reg_0_1_0_3_i_8_n_0;
  wire [0:0]reg_slice_payload_in;
  wire [1:1]reg_slice_payload_out;
  wire reset_addr;
  wire s_axis_tready_arb_rs_in;
  wire sdp_rd_addr_in_i;
  wire [1:0]storage_data2;
  wire [0:0]\vfifo_mm2s_channel_full_reg_reg[1] ;
  wire [0:0]\wr_rst_reg_reg[1] ;

  LUT5 #(
    .INIT(32'h8888BBB8)) 
    \/FSM_onehot_gfwd_rev.state[0]_i_1 
       (.I0(Q_reg_2),
        .I1(\FSM_onehot_gfwd_rev.state_reg_n_0_[1] ),
        .I2(\gpfs.prog_full_i_reg_0 ),
        .I3(\gpfs.prog_full_i_reg_1 ),
        .I4(\FSM_onehot_gfwd_rev.state_reg_n_0_[2] ),
        .O(\/FSM_onehot_gfwd_rev.state[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000AA02)) 
    \/FSM_onehot_gfwd_rev.state[1]_i_1 
       (.I0(\FSM_onehot_gfwd_rev.state_reg_n_0_[2] ),
        .I1(\gpfs.prog_full_i_reg_0 ),
        .I2(\gpfs.prog_full_i_reg_1 ),
        .I3(Q_reg_2),
        .I4(\FSM_onehot_gfwd_rev.state_reg_n_0_[1] ),
        .O(\/FSM_onehot_gfwd_rev.state[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h44444447)) 
    \/FSM_onehot_gfwd_rev.state[2]_i_1 
       (.I0(Q_reg_2),
        .I1(\FSM_onehot_gfwd_rev.state_reg_n_0_[1] ),
        .I2(\gpfs.prog_full_i_reg_0 ),
        .I3(\gpfs.prog_full_i_reg_1 ),
        .I4(\FSM_onehot_gfwd_rev.state_reg_n_0_[2] ),
        .O(\/FSM_onehot_gfwd_rev.state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AFAD8F88)) 
    \FSM_onehot_gfwd_rev.state[3]_i_1 
       (.I0(\gpfs.prog_full_i_reg ),
        .I1(load_s1_from_s2),
        .I2(Q_reg_2),
        .I3(\FSM_onehot_gfwd_rev.state_reg_n_0_[1] ),
        .I4(\FSM_onehot_gfwd_rev.state_reg_n_0_[2] ),
        .I5(areset_d1_0),
        .O(\FSM_onehot_gfwd_rev.state[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000E00)) 
    \FSM_onehot_gfwd_rev.state[3]_i_2 
       (.I0(\gpfs.prog_full_i_reg_0 ),
        .I1(\gpfs.prog_full_i_reg_1 ),
        .I2(Q_reg_2),
        .I3(\FSM_onehot_gfwd_rev.state_reg_n_0_[2] ),
        .I4(\FSM_onehot_gfwd_rev.state_reg_n_0_[1] ),
        .O(\FSM_onehot_gfwd_rev.state[3]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "zero:0010,one:0100,two:1000,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_gfwd_rev.state_reg[0] 
       (.C(aclk),
        .CE(\FSM_onehot_gfwd_rev.state[3]_i_1_n_0 ),
        .D(\/FSM_onehot_gfwd_rev.state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_gfwd_rev.state_reg_n_0_[0] ),
        .R(\wr_rst_reg_reg[1] ));
  (* FSM_ENCODED_STATES = "zero:0010,one:0100,two:1000,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_onehot_gfwd_rev.state_reg[1] 
       (.C(aclk),
        .CE(\FSM_onehot_gfwd_rev.state[3]_i_1_n_0 ),
        .D(\/FSM_onehot_gfwd_rev.state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_gfwd_rev.state_reg_n_0_[1] ),
        .S(\wr_rst_reg_reg[1] ));
  (* FSM_ENCODED_STATES = "zero:0010,one:0100,two:1000,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gfwd_rev.state_reg[2] 
       (.C(aclk),
        .CE(\FSM_onehot_gfwd_rev.state[3]_i_1_n_0 ),
        .D(\/FSM_onehot_gfwd_rev.state[2]_i_1_n_0 ),
        .Q(\FSM_onehot_gfwd_rev.state_reg_n_0_[2] ),
        .R(\wr_rst_reg_reg[1] ));
  (* FSM_ENCODED_STATES = "zero:0010,one:0100,two:1000,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gfwd_rev.state_reg[3] 
       (.C(aclk),
        .CE(\FSM_onehot_gfwd_rev.state[3]_i_1_n_0 ),
        .D(\FSM_onehot_gfwd_rev.state[3]_i_2_n_0 ),
        .Q(load_s1_from_s2),
        .R(\wr_rst_reg_reg[1] ));
  LUT6 #(
    .INIT(64'h00000000EEEE000E)) 
    Q_i_1
       (.I0(mem_init_done_reg_0),
        .I1(\gfwd_mode.storage_data1_reg[36] ),
        .I2(Q_i_3_n_0),
        .I3(ADDRC),
        .I4(ch_mask_mm2s[0]),
        .I5(\wr_rst_reg_reg[1] ),
        .O(Q_reg_0));
  LUT6 #(
    .INIT(64'h00000000DDDD0D00)) 
    Q_i_1__0
       (.I0(\gfwd_mode.storage_data1_reg[36] ),
        .I1(mem_init_done_reg_0),
        .I2(Q_i_3_n_0),
        .I3(ADDRC),
        .I4(ch_mask_mm2s[1]),
        .I5(\wr_rst_reg_reg[1] ),
        .O(Q_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    Q_i_2__0
       (.I0(ADDRC),
        .I1(counts_matched),
        .I2(\gpfs.prog_full_i_reg_0 ),
        .I3(Q),
        .I4(\gpfs.prog_full_i_reg_1 ),
        .O(mux4_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    Q_i_2__1
       (.I0(ADDRC),
        .I1(counts_matched),
        .I2(\gpfs.prog_full_i_reg_0 ),
        .I3(Q),
        .I4(\gpfs.prog_full_i_reg_1 ),
        .O(mux4_out[0]));
  LUT4 #(
    .INIT(16'hFDFF)) 
    Q_i_3
       (.I0(reg_slice_payload_out),
        .I1(\gpfs.prog_full_i_reg_1 ),
        .I2(\gpfs.prog_full_i_reg_0 ),
        .I3(Q),
        .O(Q_i_3_n_0));
  LUT5 #(
    .INIT(32'hAA8A0020)) 
    \ch_arb_cntr_reg[1]_i_1 
       (.I0(curr_state),
        .I1(\ch_arb_cntr_reg_reg[1] [0]),
        .I2(s_axis_tready_arb_rs_in),
        .I3(Q_reg_2),
        .I4(\ch_arb_cntr_reg_reg[1] [1]),
        .O(D));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gfwd_mode.storage_data1[0]_i_1__0 
       (.I0(ADDRC),
        .I1(argen_to_mctf_tvalid),
        .I2(areset_d1),
        .I3(sdp_rd_addr_in_i),
        .O(\gfwd_mode.storage_data1_reg[0] ));
  FDRE #(
    .INIT(1'b1)) 
    \gfwd_rev.areset_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\wr_rst_reg_reg[1] ),
        .Q(areset_d1_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFCFFFFF8888)) 
    \gfwd_rev.s_ready_i_i_1 
       (.I0(load_s1_from_s2),
        .I1(\gpfs.prog_full_i_reg ),
        .I2(\FSM_onehot_gfwd_rev.state_reg_n_0_[2] ),
        .I3(Q_reg_2),
        .I4(areset_d1_0),
        .I5(s_axis_tready_arb_rs_in),
        .O(\gfwd_rev.s_ready_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_rev.s_ready_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_rev.s_ready_i_i_1_n_0 ),
        .Q(s_axis_tready_arb_rs_in),
        .R(\wr_rst_reg_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h5551111D)) 
    \gfwd_rev.state[0]_i_1 
       (.I0(Q_reg_2),
        .I1(Q),
        .I2(\gpfs.prog_full_i_reg_0 ),
        .I3(\gpfs.prog_full_i_reg_1 ),
        .I4(\gfwd_rev.state_reg_n_0_[1] ),
        .O(\gfwd_rev.state[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h838383CF)) 
    \gfwd_rev.state[1]_i_1 
       (.I0(\gfwd_rev.state_reg_n_0_[1] ),
        .I1(Q),
        .I2(Q_reg_2),
        .I3(\gpfs.prog_full_i_reg_0 ),
        .I4(\gpfs.prog_full_i_reg_1 ),
        .O(\gfwd_rev.state[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_rev.state_reg[0] 
       (.C(aclk),
        .CE(\FSM_onehot_gfwd_rev.state[3]_i_1_n_0 ),
        .D(\gfwd_rev.state[0]_i_1_n_0 ),
        .Q(Q),
        .R(\wr_rst_reg_reg[1] ));
  FDSE #(
    .INIT(1'b0)) 
    \gfwd_rev.state_reg[1] 
       (.C(aclk),
        .CE(\FSM_onehot_gfwd_rev.state[3]_i_1_n_0 ),
        .D(\gfwd_rev.state[1]_i_1_n_0 ),
        .Q(\gfwd_rev.state_reg_n_0_[1] ),
        .S(\wr_rst_reg_reg[1] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gfwd_rev.storage_data1[0]_i_1 
       (.I0(storage_data2[0]),
        .I1(load_s1_from_s2),
        .I2(reg_slice_payload_in),
        .I3(load_s1),
        .I4(ADDRC),
        .O(\gfwd_rev.storage_data1[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gfwd_rev.storage_data1[1]_i_1 
       (.I0(storage_data2[1]),
        .I1(load_s1_from_s2),
        .I2(next_channel14_out),
        .I3(load_s1),
        .I4(reg_slice_payload_out),
        .O(\gfwd_rev.storage_data1[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000CFFFF000C000E)) 
    \gfwd_rev.storage_data1[1]_i_3 
       (.I0(\FSM_onehot_gfwd_rev.state_reg_n_0_[2] ),
        .I1(load_s1_from_s2),
        .I2(\gpfs.prog_full_i_reg_1 ),
        .I3(\gpfs.prog_full_i_reg_0 ),
        .I4(Q_reg_2),
        .I5(\FSM_onehot_gfwd_rev.state_reg_n_0_[1] ),
        .O(load_s1));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_rev.storage_data1_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_rev.storage_data1[0]_i_1_n_0 ),
        .Q(ADDRC),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_rev.storage_data1_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_rev.storage_data1[1]_i_1_n_0 ),
        .Q(reg_slice_payload_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF001000000010)) 
    \gfwd_rev.storage_data2[0]_i_1 
       (.I0(Q_reg_4),
        .I1(\vfifo_mm2s_channel_full_reg_reg[1] ),
        .I2(p_2_in),
        .I3(ch_mask_mm2s[1]),
        .I4(Q_reg_5),
        .I5(storage_data2[0]),
        .O(\gfwd_rev.storage_data2[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gfwd_rev.storage_data2[1]_i_1 
       (.I0(next_channel14_out),
        .I1(s_axis_tready_arb_rs_in),
        .I2(Q_reg_2),
        .I3(storage_data2[1]),
        .O(\gfwd_rev.storage_data2[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_rev.storage_data2_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_rev.storage_data2[0]_i_1_n_0 ),
        .Q(storage_data2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_rev.storage_data2_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_rev.storage_data2[1]_i_1_n_0 ),
        .Q(storage_data2[1]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h10FF)) 
    ram_reg_0_1_0_3_i_1__0
       (.I0(\gpfs.prog_full_i_reg_1 ),
        .I1(\gpfs.prog_full_i_reg_0 ),
        .I2(Q),
        .I3(mem_init_done_reg),
        .O(Q_reg));
  LUT6 #(
    .INIT(64'hA808AAAA02A20000)) 
    ram_reg_0_1_0_3_i_3
       (.I0(mem_init_done_reg),
        .I1(Q_reg_3),
        .I2(ADDRC),
        .I3(Q_reg_4),
        .I4(ram_reg_0_1_0_3_i_8_n_0),
        .I5(DOA),
        .O(DIA));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_0_3_i_6
       (.I0(ADDRC),
        .I1(mem_init_done_reg),
        .I2(reset_addr),
        .O(ADDRD));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h02)) 
    ram_reg_0_1_0_3_i_8
       (.I0(Q),
        .I1(\gpfs.prog_full_i_reg_0 ),
        .I2(\gpfs.prog_full_i_reg_1 ),
        .O(ram_reg_0_1_0_3_i_8_n_0));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized0
   (p_0_out,
    E,
    \gfwd_mode.m_valid_i_reg_0 ,
    \tstart_reg_reg[1] ,
    Q,
    \tstart_reg_reg[0] ,
    SR,
    D,
    \arb_granularity_reg[0] ,
    \gfwd_mode.storage_data1_reg[9]_0 ,
    \end_of_txn_reg[1] ,
    \end_of_txn_reg[0] ,
    \tid_r_reg[0] ,
    \gfwd_mode.m_valid_i_reg_1 ,
    aclk,
    s_axis_tready_i,
    \gfwd_mode.areset_d1_reg ,
    tstart_reg,
    s_axis_tvalid,
    \wr_rst_reg_reg[15] ,
    tid_r,
    \arb_granularity_reg[6] ,
    payload_s2mm_awg1,
    \arb_granularity_reg[0]_0 ,
    p_0_in,
    end_of_txn1,
    \s_axis_tid[0] );
  output p_0_out;
  output [0:0]E;
  output \gfwd_mode.m_valid_i_reg_0 ;
  output \tstart_reg_reg[1] ;
  output [39:0]Q;
  output \tstart_reg_reg[0] ;
  output [0:0]SR;
  output [1:0]D;
  output [0:0]\arb_granularity_reg[0] ;
  output [0:0]\gfwd_mode.storage_data1_reg[9]_0 ;
  output \end_of_txn_reg[1] ;
  output \end_of_txn_reg[0] ;
  output \tid_r_reg[0] ;
  output \gfwd_mode.m_valid_i_reg_1 ;
  input aclk;
  input s_axis_tready_i;
  input \gfwd_mode.areset_d1_reg ;
  input [1:0]tstart_reg;
  input s_axis_tvalid;
  input [0:0]\wr_rst_reg_reg[15] ;
  input tid_r;
  input [0:0]\arb_granularity_reg[6] ;
  input [0:0]payload_s2mm_awg1;
  input \arb_granularity_reg[0]_0 ;
  input p_0_in;
  input end_of_txn1;
  input [39:0]\s_axis_tid[0] ;

  wire [1:0]D;
  wire [0:0]E;
  wire [39:0]Q;
  wire [0:0]SR;
  wire aclk;
  wire [0:0]\arb_granularity_reg[0] ;
  wire \arb_granularity_reg[0]_0 ;
  wire [0:0]\arb_granularity_reg[6] ;
  wire end_of_txn1;
  wire \end_of_txn_reg[0] ;
  wire \end_of_txn_reg[1] ;
  wire \gfwd_mode.areset_d1_reg ;
  wire \gfwd_mode.m_valid_i_i_1_n_0 ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire \gfwd_mode.m_valid_i_reg_1 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[9]_0 ;
  wire p_0_in;
  wire p_0_out;
  wire p_0_out_0;
  wire [0:0]payload_s2mm_awg1;
  wire [39:0]\s_axis_tid[0] ;
  wire s_axis_tready_i;
  wire s_axis_tvalid;
  wire tid_r;
  wire \tid_r_reg[0] ;
  wire [1:0]tstart_reg;
  wire \tstart_reg_reg[0] ;
  wire \tstart_reg_reg[1] ;
  wire [0:0]\wr_rst_reg_reg[15] ;

  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \arb_granularity[6]_i_1 
       (.I0(\wr_rst_reg_reg[15] ),
        .I1(s_axis_tready_i),
        .I2(p_0_out),
        .O(SR));
  LUT3 #(
    .INIT(8'h04)) 
    \arb_granularity[6]_i_2 
       (.I0(p_0_out),
        .I1(s_axis_tready_i),
        .I2(\arb_granularity_reg[6] ),
        .O(\arb_granularity_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h00000CEE)) 
    \end_of_txn[0]_i_1 
       (.I0(payload_s2mm_awg1),
        .I1(end_of_txn1),
        .I2(p_0_out),
        .I3(s_axis_tready_i),
        .I4(\wr_rst_reg_reg[15] ),
        .O(\end_of_txn_reg[0] ));
  LUT6 #(
    .INIT(64'hBFA0BFBFA0A0A0A0)) 
    \end_of_txn[1]_i_1 
       (.I0(p_0_out),
        .I1(payload_s2mm_awg1),
        .I2(s_axis_tready_i),
        .I3(\arb_granularity_reg[0]_0 ),
        .I4(\arb_granularity_reg[6] ),
        .I5(p_0_in),
        .O(\end_of_txn_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \gfwd_mode.m_valid_i_i_1 
       (.I0(p_0_out),
        .I1(s_axis_tready_i),
        .I2(s_axis_tvalid),
        .I3(\gfwd_mode.areset_d1_reg ),
        .O(\gfwd_mode.m_valid_i_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h00F8)) 
    \gfwd_mode.m_valid_i_i_1__0 
       (.I0(s_axis_tready_i),
        .I1(p_0_out),
        .I2(payload_s2mm_awg1),
        .I3(\gfwd_mode.areset_d1_reg ),
        .O(\gfwd_mode.m_valid_i_reg_1 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \gfwd_mode.m_valid_i_i_1__1 
       (.I0(p_0_out),
        .I1(s_axis_tready_i),
        .I2(\gfwd_mode.areset_d1_reg ),
        .O(\gfwd_mode.m_valid_i_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_i_1_n_0 ),
        .Q(p_0_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \gfwd_mode.storage_data1[32]_i_1__0 
       (.I0(s_axis_tready_i),
        .I1(p_0_out),
        .I2(\gfwd_mode.areset_d1_reg ),
        .O(E));
  LUT4 #(
    .INIT(16'h00A2)) 
    \gfwd_mode.storage_data1[39]_i_1 
       (.I0(s_axis_tvalid),
        .I1(p_0_out),
        .I2(s_axis_tready_i),
        .I3(\gfwd_mode.areset_d1_reg ),
        .O(p_0_out_0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gfwd_mode.storage_data1[7]_i_1 
       (.I0(tstart_reg[1]),
        .I1(Q[0]),
        .I2(tstart_reg[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h00EA)) 
    \gfwd_mode.storage_data1[9]_i_1 
       (.I0(payload_s2mm_awg1),
        .I1(p_0_out),
        .I2(s_axis_tready_i),
        .I3(\gfwd_mode.areset_d1_reg ),
        .O(\gfwd_mode.storage_data1_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gfwd_mode.storage_data1[9]_i_2 
       (.I0(tid_r),
        .I1(Q[0]),
        .O(D[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[17] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[18] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[19] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[20] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[21] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[22] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[23] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[24] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[25] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[26] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[27] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[28] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[29] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[30] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[31] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[32] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[33] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[34] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[35] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [35]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[36] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [36]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[37] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [37]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[38] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [38]),
        .Q(Q[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[39] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [39]),
        .Q(Q[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [9]),
        .Q(Q[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \tid_r[0]_i_1 
       (.I0(Q[0]),
        .I1(p_0_out),
        .I2(s_axis_tready_i),
        .I3(tid_r),
        .O(\tid_r_reg[0] ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \tstart_reg[0]_i_1 
       (.I0(Q[33]),
        .I1(s_axis_tready_i),
        .I2(p_0_out),
        .I3(Q[0]),
        .I4(tstart_reg[0]),
        .O(\tstart_reg_reg[0] ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \tstart_reg[1]_i_1 
       (.I0(Q[33]),
        .I1(s_axis_tready_i),
        .I2(p_0_out),
        .I3(Q[0]),
        .I4(tstart_reg[1]),
        .O(\tstart_reg_reg[1] ));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized1
   (\gfwd_mode.m_valid_i_reg_0 ,
    E,
    s_axis_tready,
    \gfwd_mode.storage_data1_reg[9]_0 ,
    Q,
    aclk,
    \gno_bkp_on_tready.s_axis_tready_i_reg ,
    s_axis_tready_i,
    p_0_out,
    \end_of_txn_reg[0] ,
    D);
  output \gfwd_mode.m_valid_i_reg_0 ;
  output [0:0]E;
  output s_axis_tready;
  output [9:0]\gfwd_mode.storage_data1_reg[9]_0 ;
  input [0:0]Q;
  input aclk;
  input \gno_bkp_on_tready.s_axis_tready_i_reg ;
  input s_axis_tready_i;
  input p_0_out;
  input [0:0]\end_of_txn_reg[0] ;
  input [9:0]D;

  wire [9:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire [0:0]\end_of_txn_reg[0] ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire [9:0]\gfwd_mode.storage_data1_reg[9]_0 ;
  wire \gno_bkp_on_tready.s_axis_tready_i_reg ;
  wire p_0_out;
  wire s_axis_tready;
  wire s_axis_tready_i;
  wire valid_s2mm_awg2;

  FDRE #(
    .INIT(1'b1)) 
    \gfwd_mode.areset_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(Q),
        .Q(\gfwd_mode.m_valid_i_reg_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .Q(valid_s2mm_awg2),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gfwd_mode.storage_data1[9]_i_1__0 
       (.I0(valid_s2mm_awg2),
        .I1(\gfwd_mode.m_valid_i_reg_0 ),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(\end_of_txn_reg[0] ),
        .D(D[0]),
        .Q(\gfwd_mode.storage_data1_reg[9]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(\end_of_txn_reg[0] ),
        .D(D[1]),
        .Q(\gfwd_mode.storage_data1_reg[9]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(\end_of_txn_reg[0] ),
        .D(D[2]),
        .Q(\gfwd_mode.storage_data1_reg[9]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(\end_of_txn_reg[0] ),
        .D(D[3]),
        .Q(\gfwd_mode.storage_data1_reg[9]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(\end_of_txn_reg[0] ),
        .D(D[4]),
        .Q(\gfwd_mode.storage_data1_reg[9]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(\end_of_txn_reg[0] ),
        .D(D[5]),
        .Q(\gfwd_mode.storage_data1_reg[9]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(\end_of_txn_reg[0] ),
        .D(D[6]),
        .Q(\gfwd_mode.storage_data1_reg[9]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(\end_of_txn_reg[0] ),
        .D(D[7]),
        .Q(\gfwd_mode.storage_data1_reg[9]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(\end_of_txn_reg[0] ),
        .D(D[8]),
        .Q(\gfwd_mode.storage_data1_reg[9]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(\end_of_txn_reg[0] ),
        .D(D[9]),
        .Q(\gfwd_mode.storage_data1_reg[9]_0 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h45)) 
    s_axis_tready_INST_0
       (.I0(\gfwd_mode.m_valid_i_reg_0 ),
        .I1(s_axis_tready_i),
        .I2(p_0_out),
        .O(s_axis_tready));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized10
   (ADDRA,
    E,
    DI,
    m_axi_awvalid_i,
    \greg_out.QSPO_reg[15] ,
    \gcc0.gc0.count_d1_reg[3] ,
    m_axi_awsize,
    D,
    aclk,
    Q,
    addr_ready_reg,
    areset_d1,
    out,
    \aw_addr_r_reg[31] );
  output [0:0]ADDRA;
  output [0:0]E;
  output [39:0]DI;
  output m_axi_awvalid_i;
  output \greg_out.QSPO_reg[15] ;
  output [0:0]\gcc0.gc0.count_d1_reg[3] ;
  output [0:0]m_axi_awsize;
  input [0:0]D;
  input aclk;
  input [7:0]Q;
  input [0:0]addr_ready_reg;
  input areset_d1;
  input out;
  input [31:0]\aw_addr_r_reg[31] ;

  wire [0:0]ADDRA;
  wire [0:0]D;
  wire [39:0]DI;
  wire [0:0]E;
  wire [7:0]Q;
  wire aclk;
  wire [0:0]addr_ready_reg;
  wire areset_d1;
  wire [31:0]\aw_addr_r_reg[31] ;
  wire [0:0]\gcc0.gc0.count_d1_reg[3] ;
  wire \greg_out.QSPO_reg[15] ;
  wire [0:0]m_axi_awsize;
  wire m_axi_awvalid_i;
  wire out;

  LUT2 #(
    .INIT(4'h2)) 
    \gcc0.gc0.count_d1[3]_i_1__0 
       (.I0(m_axi_awvalid_i),
        .I1(out),
        .O(\gcc0.gc0.count_d1_reg[3] ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(E),
        .Q(m_axi_awvalid_i),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \gfwd_mode.storage_data1[3]_i_1__0 
       (.I0(addr_ready_reg),
        .I1(areset_d1),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(Q[5]),
        .Q(DI[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(Q[6]),
        .Q(DI[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(E),
        .D(Q[7]),
        .Q(DI[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [0]),
        .Q(DI[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [1]),
        .Q(DI[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [2]),
        .Q(DI[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [3]),
        .Q(DI[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[17] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [4]),
        .Q(DI[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[18] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [5]),
        .Q(DI[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[19] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [6]),
        .Q(DI[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[20] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [7]),
        .Q(DI[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[21] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [8]),
        .Q(DI[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[22] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [9]),
        .Q(DI[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[23] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [10]),
        .Q(DI[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[24] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [11]),
        .Q(DI[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[25] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [12]),
        .Q(DI[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[26] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [13]),
        .Q(DI[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[27] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [14]),
        .Q(DI[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[28] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [15]),
        .Q(DI[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[29] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [16]),
        .Q(DI[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[30] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [17]),
        .Q(DI[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [18]),
        .Q(DI[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[32] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [19]),
        .Q(DI[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[33] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [20]),
        .Q(DI[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[34] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [21]),
        .Q(DI[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[35] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [22]),
        .Q(DI[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[36] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [23]),
        .Q(DI[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[37] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [24]),
        .Q(DI[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[38] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [25]),
        .Q(DI[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[39] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [26]),
        .Q(DI[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(1'b1),
        .Q(m_axi_awsize),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[40] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [27]),
        .Q(DI[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[41] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [28]),
        .Q(DI[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[42] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [29]),
        .Q(DI[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[43] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [30]),
        .Q(DI[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[44] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [31]),
        .Q(DI[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[45] 
       (.C(aclk),
        .CE(E),
        .D(D),
        .Q(ADDRA),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(Q[0]),
        .Q(DI[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(Q[1]),
        .Q(DI[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(Q[2]),
        .Q(DI[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(Q[3]),
        .Q(DI[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(Q[4]),
        .Q(DI[4]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \greg_out.QSPO[15]_i_1 
       (.I0(ADDRA),
        .O(\greg_out.QSPO_reg[15] ));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized11
   (m_axi_wvalid_i,
    D,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \gfwd_mode.storage_data1_reg[33]_0 ,
    \gfwd_mode.storage_data1_reg[33]_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    aclk,
    Q,
    mcdf_to_awgen_tvalid,
    addr_ready,
    areset_d1,
    ram_full_fb_i_reg,
    \gfwd_mode.m_valid_i_reg_0 ,
    \packet_cnt_reg[2] ,
    \gfwd_mode.storage_data1_reg[32]_0 );
  output m_axi_wvalid_i;
  output [0:0]D;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output \gfwd_mode.storage_data1_reg[33]_0 ;
  output \gfwd_mode.storage_data1_reg[33]_1 ;
  output [32:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input aclk;
  input [6:0]Q;
  input mcdf_to_awgen_tvalid;
  input addr_ready;
  input areset_d1;
  input ram_full_fb_i_reg;
  input \gfwd_mode.m_valid_i_reg_0 ;
  input [2:0]\packet_cnt_reg[2] ;
  input [31:0]\gfwd_mode.storage_data1_reg[32]_0 ;

  wire [0:0]D;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [32:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [6:0]Q;
  wire aclk;
  wire addr_ready;
  wire areset_d1;
  wire \gfwd_mode.m_valid_i_i_4_n_0 ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire \gfwd_mode.storage_data1[33]_i_1__0_n_0 ;
  wire [31:0]\gfwd_mode.storage_data1_reg[32]_0 ;
  wire \gfwd_mode.storage_data1_reg[33]_0 ;
  wire \gfwd_mode.storage_data1_reg[33]_1 ;
  wire m_axi_wvalid_i;
  wire mcdf_to_awgen_tvalid;
  wire [2:0]\packet_cnt_reg[2] ;
  wire ram_full_fb_i_reg;

  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3 
       (.I0(m_axi_wvalid_i),
        .I1(ram_full_fb_i_reg),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ));
  LUT5 #(
    .INIT(32'hA8A8A8AA)) 
    \gfwd_mode.m_valid_i_i_1__4 
       (.I0(addr_ready),
        .I1(\gfwd_mode.m_valid_i_reg_0 ),
        .I2(\gfwd_mode.storage_data1_reg[33]_0 ),
        .I3(\gfwd_mode.storage_data1_reg[33]_1 ),
        .I4(\gfwd_mode.m_valid_i_i_4_n_0 ),
        .O(D));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gfwd_mode.m_valid_i_i_3 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(\gfwd_mode.storage_data1_reg[33]_1 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \gfwd_mode.m_valid_i_i_4 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[4]),
        .O(\gfwd_mode.m_valid_i_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .Q(m_axi_wvalid_i),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00E0)) 
    \gfwd_mode.storage_data1[33]_i_1__0 
       (.I0(mcdf_to_awgen_tvalid),
        .I1(D),
        .I2(addr_ready),
        .I3(areset_d1),
        .O(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gfwd_mode.storage_data1[5]_i_2 
       (.I0(\packet_cnt_reg[2] [2]),
        .I1(\packet_cnt_reg[2] [1]),
        .I2(\packet_cnt_reg[2] [0]),
        .O(\gfwd_mode.storage_data1_reg[33]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [9]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [10]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [11]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [12]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [13]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [14]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [15]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[17] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [16]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[18] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [17]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[19] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [18]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[20] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [19]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[21] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [20]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[22] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [21]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[23] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [22]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[24] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [23]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[25] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [24]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[26] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [25]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[27] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [26]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[28] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [27]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[29] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [28]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[30] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [29]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[31] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [30]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[32] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [31]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[33] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(D),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [4]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [5]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [6]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [7]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [8]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized12
   (m_axis_tvalid_wr_in_i,
    E,
    m_axi_rready,
    Q,
    aclk,
    out,
    areset_d1,
    \gfwd_mode.m_valid_i_reg_0 ,
    m_axis_tready,
    m_axi_rvalid,
    empty_fwft_i_reg,
    m_axi_rdata);
  output m_axis_tvalid_wr_in_i;
  output [0:0]E;
  output m_axi_rready;
  output [31:0]Q;
  input aclk;
  input out;
  input areset_d1;
  input \gfwd_mode.m_valid_i_reg_0 ;
  input m_axis_tready;
  input m_axi_rvalid;
  input [0:0]empty_fwft_i_reg;
  input [31:0]m_axi_rdata;

  wire [0:0]E;
  wire [31:0]Q;
  wire aclk;
  wire areset_d1;
  wire [0:0]empty_fwft_i_reg;
  wire \gfwd_mode.m_valid_i_i_1__7_n_0 ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire [31:0]m_axi_rdata;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire m_axis_tready;
  wire m_axis_tvalid_wr_in_i;
  wire out;

  LUT6 #(
    .INIT(64'h00000000FFFF88A8)) 
    \gfwd_mode.m_valid_i_i_1__7 
       (.I0(m_axis_tvalid_wr_in_i),
        .I1(out),
        .I2(\gfwd_mode.m_valid_i_reg_0 ),
        .I3(m_axis_tready),
        .I4(m_axi_rvalid),
        .I5(areset_d1),
        .O(\gfwd_mode.m_valid_i_i_1__7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_i_1__7_n_0 ),
        .Q(m_axis_tvalid_wr_in_i),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'h02020002)) 
    \gfwd_mode.storage_data1[31]_i_1 
       (.I0(m_axis_tvalid_wr_in_i),
        .I1(out),
        .I2(areset_d1),
        .I3(\gfwd_mode.m_valid_i_reg_0 ),
        .I4(m_axis_tready),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[17] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[18] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[19] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[20] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[21] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[22] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[23] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[24] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[25] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[26] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[27] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[28] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[29] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[30] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[31] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[9]),
        .Q(Q[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'h005500DF)) 
    m_axi_rready_INST_0
       (.I0(m_axis_tvalid_wr_in_i),
        .I1(m_axis_tready),
        .I2(\gfwd_mode.m_valid_i_reg_0 ),
        .I3(areset_d1),
        .I4(out),
        .O(m_axi_rready));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized13
   (m_axis_tvalid,
    we_mm2s_valid,
    Q_reg,
    \gfwd_mode.storage_data1_reg[34]_0 ,
    curr_state_reg,
    D,
    mm2s_to_tdf_tvalid,
    \gpregsm1.curr_fwft_state_reg[1] ,
    \gpregsm1.curr_fwft_state_reg[1]_0 ,
    next_state,
    \gfwd_mode.storage_data1_reg[31]_0 ,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    \gfwd_mode.m_valid_i_reg_0 ,
    aclk,
    m_axis_tready,
    mem_init_done,
    \goreg_bm.dout_i_reg[12] ,
    Q,
    curr_state_reg_0,
    \goreg_bm.dout_i_reg[9] ,
    \goreg_bm.dout_i_reg[12]_0 ,
    \goreg_bm.dout_i_reg[6] ,
    \goreg_bm.dout_i_reg[7] ,
    \goreg_bm.dout_i_reg[8] ,
    \tlen_cntr_reg_reg[2] ,
    \goreg_bm.dout_i_reg[9]_0 ,
    \tlen_cntr_reg_reg[3] ,
    \goreg_bm.dout_i_reg[10] ,
    \tlen_cntr_reg_reg[5] ,
    areset_d1,
    out,
    m_axis_tvalid_wr_in_i,
    m_axi_rvalid,
    sdp_rd_addr_in_i,
    E,
    \goreg_bm.dout_i_reg[14] );
  output m_axis_tvalid;
  output we_mm2s_valid;
  output [40:0]Q_reg;
  output \gfwd_mode.storage_data1_reg[34]_0 ;
  output curr_state_reg;
  output [6:0]D;
  output mm2s_to_tdf_tvalid;
  output \gpregsm1.curr_fwft_state_reg[1] ;
  output \gpregsm1.curr_fwft_state_reg[1]_0 ;
  output next_state;
  output [0:0]\gfwd_mode.storage_data1_reg[31]_0 ;
  output \gfwd_mode.storage_data1_reg[0]_0 ;
  output \gfwd_mode.m_valid_i_reg_0 ;
  input aclk;
  input m_axis_tready;
  input mem_init_done;
  input [8:0]\goreg_bm.dout_i_reg[12] ;
  input [6:0]Q;
  input curr_state_reg_0;
  input \goreg_bm.dout_i_reg[9] ;
  input \goreg_bm.dout_i_reg[12]_0 ;
  input \goreg_bm.dout_i_reg[6] ;
  input \goreg_bm.dout_i_reg[7] ;
  input \goreg_bm.dout_i_reg[8] ;
  input \tlen_cntr_reg_reg[2] ;
  input \goreg_bm.dout_i_reg[9]_0 ;
  input \tlen_cntr_reg_reg[3] ;
  input \goreg_bm.dout_i_reg[10] ;
  input \tlen_cntr_reg_reg[5] ;
  input areset_d1;
  input out;
  input m_axis_tvalid_wr_in_i;
  input m_axi_rvalid;
  input sdp_rd_addr_in_i;
  input [0:0]E;
  input [38:0]\goreg_bm.dout_i_reg[14] ;

  wire [6:0]D;
  wire [0:0]E;
  wire [6:0]Q;
  wire [40:0]Q_reg;
  wire aclk;
  wire areset_d1;
  wire curr_state_reg;
  wire curr_state_reg_0;
  wire \gfwd_mode.m_valid_i_i_1__8_n_0 ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire \gfwd_mode.storage_data1[35]_i_3_n_0 ;
  wire \gfwd_mode.storage_data1_reg[0]_0 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[31]_0 ;
  wire \gfwd_mode.storage_data1_reg[34]_0 ;
  wire \goreg_bm.dout_i_reg[10] ;
  wire [8:0]\goreg_bm.dout_i_reg[12] ;
  wire \goreg_bm.dout_i_reg[12]_0 ;
  wire [38:0]\goreg_bm.dout_i_reg[14] ;
  wire \goreg_bm.dout_i_reg[6] ;
  wire \goreg_bm.dout_i_reg[7] ;
  wire \goreg_bm.dout_i_reg[8] ;
  wire \goreg_bm.dout_i_reg[9] ;
  wire \goreg_bm.dout_i_reg[9]_0 ;
  wire \gpregsm1.curr_fwft_state_reg[1] ;
  wire \gpregsm1.curr_fwft_state_reg[1]_0 ;
  wire m_axi_rvalid;
  wire m_axis_tready;
  wire m_axis_tvalid;
  wire m_axis_tvalid_wr_in_i;
  wire mem_init_done;
  wire mm2s_to_tdf_tvalid;
  wire next_state;
  wire out;
  wire [34:34]s_axis_payload_wr_out_i;
  wire sdp_rd_addr_in_i;
  wire \tlen_cntr_reg[6]_i_3_n_0 ;
  wire \tlen_cntr_reg[6]_i_4_n_0 ;
  wire \tlen_cntr_reg_reg[2] ;
  wire \tlen_cntr_reg_reg[3] ;
  wire \tlen_cntr_reg_reg[5] ;
  wire we_mm2s_valid;

  LUT6 #(
    .INIT(64'hFF44FA44FF44FF44)) 
    curr_state_i_1__0
       (.I0(curr_state_reg),
        .I1(\goreg_bm.dout_i_reg[9] ),
        .I2(Q[0]),
        .I3(curr_state_reg_0),
        .I4(\tlen_cntr_reg_reg[5] ),
        .I5(Q[1]),
        .O(next_state));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \gfwd_mode.m_valid_i_i_1__2 
       (.I0(m_axis_tvalid),
        .I1(m_axis_tready),
        .I2(areset_d1),
        .O(\gfwd_mode.m_valid_i_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'h000044F4)) 
    \gfwd_mode.m_valid_i_i_1__8 
       (.I0(m_axis_tready),
        .I1(m_axis_tvalid),
        .I2(m_axis_tvalid_wr_in_i),
        .I3(out),
        .I4(areset_d1),
        .O(\gfwd_mode.m_valid_i_i_1__8_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_i_1__8_n_0 ),
        .Q(m_axis_tvalid),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \gfwd_mode.storage_data1[0]_i_1 
       (.I0(Q_reg[36]),
        .I1(m_axis_tready),
        .I2(m_axis_tvalid),
        .I3(areset_d1),
        .I4(sdp_rd_addr_in_i),
        .O(\gfwd_mode.storage_data1_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h1101333300000000)) 
    \gfwd_mode.storage_data1[31]_i_1__0 
       (.I0(out),
        .I1(areset_d1),
        .I2(m_axis_tvalid),
        .I3(m_axis_tready),
        .I4(m_axis_tvalid_wr_in_i),
        .I5(m_axi_rvalid),
        .O(\gfwd_mode.storage_data1_reg[31]_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gfwd_mode.storage_data1[34]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[34]_0 ),
        .I1(\goreg_bm.dout_i_reg[12] [1]),
        .O(s_axis_payload_wr_out_i));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFEAFFFF)) 
    \gfwd_mode.storage_data1[35]_i_2 
       (.I0(curr_state_reg),
        .I1(Q[0]),
        .I2(curr_state_reg_0),
        .I3(\goreg_bm.dout_i_reg[9] ),
        .I4(\goreg_bm.dout_i_reg[12] [0]),
        .I5(\gfwd_mode.storage_data1[35]_i_3_n_0 ),
        .O(\gfwd_mode.storage_data1_reg[34]_0 ));
  LUT4 #(
    .INIT(16'hFD00)) 
    \gfwd_mode.storage_data1[35]_i_3 
       (.I0(Q[1]),
        .I1(\tlen_cntr_reg[6]_i_4_n_0 ),
        .I2(Q[6]),
        .I3(curr_state_reg_0),
        .O(\gfwd_mode.storage_data1[35]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'hFFF4FFFF)) 
    \gfwd_mode.storage_data1[39]_i_2 
       (.I0(m_axis_tready),
        .I1(m_axis_tvalid),
        .I2(areset_d1),
        .I3(out),
        .I4(m_axis_tvalid_wr_in_i),
        .O(curr_state_reg));
  LUT4 #(
    .INIT(16'h0400)) 
    \gfwd_mode.storage_data1[39]_i_4 
       (.I0(Q[0]),
        .I1(curr_state_reg_0),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(\gpregsm1.curr_fwft_state_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \gfwd_mode.storage_data1[39]_i_5 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[3]),
        .O(\gpregsm1.curr_fwft_state_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [0]),
        .Q(Q_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [10]),
        .Q(Q_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [11]),
        .Q(Q_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [12]),
        .Q(Q_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [13]),
        .Q(Q_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [14]),
        .Q(Q_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [15]),
        .Q(Q_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [16]),
        .Q(Q_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[17] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [17]),
        .Q(Q_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[18] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [18]),
        .Q(Q_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[19] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [19]),
        .Q(Q_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [1]),
        .Q(Q_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[20] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [20]),
        .Q(Q_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[21] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [21]),
        .Q(Q_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[22] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [22]),
        .Q(Q_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[23] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [23]),
        .Q(Q_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[24] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [24]),
        .Q(Q_reg[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[25] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [25]),
        .Q(Q_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[26] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [26]),
        .Q(Q_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[27] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [27]),
        .Q(Q_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[28] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [28]),
        .Q(Q_reg[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[29] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [29]),
        .Q(Q_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [2]),
        .Q(Q_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[30] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [30]),
        .Q(Q_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [31]),
        .Q(Q_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[32] 
       (.C(aclk),
        .CE(E),
        .D(1'b1),
        .Q(Q_reg[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[33] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [32]),
        .Q(Q_reg[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[34] 
       (.C(aclk),
        .CE(E),
        .D(s_axis_payload_wr_out_i),
        .Q(Q_reg[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[35] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [33]),
        .Q(Q_reg[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[36] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [34]),
        .Q(Q_reg[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[37] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [35]),
        .Q(Q_reg[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[38] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [36]),
        .Q(Q_reg[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[39] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [37]),
        .Q(Q_reg[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [3]),
        .Q(Q_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[40] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [38]),
        .Q(Q_reg[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [4]),
        .Q(Q_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [5]),
        .Q(Q_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [6]),
        .Q(Q_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [7]),
        .Q(Q_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [8]),
        .Q(Q_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [9]),
        .Q(Q_reg[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000F888)) 
    \goreg_bm.dout_i[14]_i_2 
       (.I0(\goreg_bm.dout_i_reg[12]_0 ),
        .I1(\goreg_bm.dout_i_reg[6] ),
        .I2(\gpregsm1.curr_fwft_state_reg[1] ),
        .I3(\gpregsm1.curr_fwft_state_reg[1]_0 ),
        .I4(curr_state_reg),
        .O(mm2s_to_tdf_tvalid));
  LUT4 #(
    .INIT(16'h80FF)) 
    ram_reg_0_1_0_3_i_1
       (.I0(m_axis_tvalid),
        .I1(Q_reg[40]),
        .I2(m_axis_tready),
        .I3(mem_init_done),
        .O(we_mm2s_valid));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h909F)) 
    \tlen_cntr_reg[0]_i_1 
       (.I0(Q[0]),
        .I1(curr_state_reg),
        .I2(curr_state_reg_0),
        .I3(\goreg_bm.dout_i_reg[12] [2]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h8882DDD7DDD78882)) 
    \tlen_cntr_reg[1]_i_1 
       (.I0(curr_state_reg_0),
        .I1(Q[1]),
        .I2(curr_state_reg),
        .I3(Q[0]),
        .I4(\goreg_bm.dout_i_reg[12] [3]),
        .I5(\goreg_bm.dout_i_reg[12] [2]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h84B7B784B784B784)) 
    \tlen_cntr_reg[2]_i_1 
       (.I0(\tlen_cntr_reg[6]_i_3_n_0 ),
        .I1(curr_state_reg_0),
        .I2(Q[2]),
        .I3(\goreg_bm.dout_i_reg[12] [4]),
        .I4(\goreg_bm.dout_i_reg[12] [3]),
        .I5(\goreg_bm.dout_i_reg[12] [2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hF5A0A0F5D78282D7)) 
    \tlen_cntr_reg[3]_i_1 
       (.I0(curr_state_reg_0),
        .I1(\tlen_cntr_reg[6]_i_3_n_0 ),
        .I2(Q[3]),
        .I3(\goreg_bm.dout_i_reg[12] [5]),
        .I4(\goreg_bm.dout_i_reg[7] ),
        .I5(Q[2]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hF5A0A0F5D78282D7)) 
    \tlen_cntr_reg[4]_i_1 
       (.I0(curr_state_reg_0),
        .I1(\tlen_cntr_reg[6]_i_3_n_0 ),
        .I2(Q[4]),
        .I3(\goreg_bm.dout_i_reg[12] [6]),
        .I4(\goreg_bm.dout_i_reg[8] ),
        .I5(\tlen_cntr_reg_reg[2] ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hF5A0A0F5D78282D7)) 
    \tlen_cntr_reg[5]_i_1 
       (.I0(curr_state_reg_0),
        .I1(\tlen_cntr_reg[6]_i_3_n_0 ),
        .I2(Q[5]),
        .I3(\goreg_bm.dout_i_reg[12] [7]),
        .I4(\goreg_bm.dout_i_reg[9]_0 ),
        .I5(\tlen_cntr_reg_reg[3] ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hEDEDED21212121ED)) 
    \tlen_cntr_reg[6]_i_1 
       (.I0(\goreg_bm.dout_i_reg[10] ),
        .I1(curr_state_reg_0),
        .I2(\goreg_bm.dout_i_reg[12] [8]),
        .I3(\tlen_cntr_reg[6]_i_3_n_0 ),
        .I4(\tlen_cntr_reg[6]_i_4_n_0 ),
        .I5(Q[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \tlen_cntr_reg[6]_i_3 
       (.I0(Q[0]),
        .I1(curr_state_reg),
        .I2(Q[1]),
        .O(\tlen_cntr_reg[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tlen_cntr_reg[6]_i_4 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[5]),
        .O(\tlen_cntr_reg[6]_i_4_n_0 ));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized1_154
   (\gfwd_mode.storage_data1_reg[33] ,
    \tdest_r_reg[0] ,
    PAYLOAD_S2MM,
    \tuser_r_reg[0] ,
    E,
    aclk,
    \gfwd_mode.storage_data1_reg[65] ,
    mcdf_to_awgen_tvalid,
    awgen_to_mctf_tvalid,
    D,
    \gfwd_mode.storage_data1_reg[9]_0 );
  output \gfwd_mode.storage_data1_reg[33] ;
  output \tdest_r_reg[0] ;
  output [5:0]PAYLOAD_S2MM;
  output \tuser_r_reg[0] ;
  input [0:0]E;
  input aclk;
  input [0:0]\gfwd_mode.storage_data1_reg[65] ;
  input mcdf_to_awgen_tvalid;
  input awgen_to_mctf_tvalid;
  input [1:0]D;
  input [9:0]\gfwd_mode.storage_data1_reg[9]_0 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [5:0]PAYLOAD_S2MM;
  wire aclk;
  wire awgen_to_mctf_tvalid;
  wire \gfwd_mode.storage_data1_reg[33] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[65] ;
  wire [9:0]\gfwd_mode.storage_data1_reg[9]_0 ;
  wire mcdf_to_awgen_tvalid;
  wire [9:0]s2mm_to_awgen_payload;
  wire s2mm_to_awgen_tvalid;
  wire \tdest_r_reg[0] ;
  wire \tuser_r_reg[0] ;

  LUT4 #(
    .INIT(16'hAAA8)) 
    \gfwd_mode.m_valid_i_i_2 
       (.I0(s2mm_to_awgen_tvalid),
        .I1(s2mm_to_awgen_payload[9]),
        .I2(\gfwd_mode.storage_data1_reg[65] ),
        .I3(s2mm_to_awgen_payload[8]),
        .O(\gfwd_mode.storage_data1_reg[33] ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(E),
        .Q(s2mm_to_awgen_tvalid),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[9]_0 [0]),
        .Q(s2mm_to_awgen_payload[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[9]_0 [1]),
        .Q(PAYLOAD_S2MM[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[9]_0 [2]),
        .Q(PAYLOAD_S2MM[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[9]_0 [3]),
        .Q(PAYLOAD_S2MM[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[9]_0 [4]),
        .Q(PAYLOAD_S2MM[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[9]_0 [5]),
        .Q(s2mm_to_awgen_payload[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[9]_0 [6]),
        .Q(PAYLOAD_S2MM[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[9]_0 [7]),
        .Q(PAYLOAD_S2MM[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[9]_0 [8]),
        .Q(s2mm_to_awgen_payload[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[9]_0 [9]),
        .Q(s2mm_to_awgen_payload[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBBF8880)) 
    \tdest_r[0]_i_1 
       (.I0(s2mm_to_awgen_payload[0]),
        .I1(mcdf_to_awgen_tvalid),
        .I2(awgen_to_mctf_tvalid),
        .I3(PAYLOAD_S2MM[5]),
        .I4(D[1]),
        .O(\tdest_r_reg[0] ));
  LUT5 #(
    .INIT(32'hBBBF8880)) 
    \tuser_r[0]_i_1 
       (.I0(s2mm_to_awgen_payload[5]),
        .I1(mcdf_to_awgen_tvalid),
        .I2(awgen_to_mctf_tvalid),
        .I3(PAYLOAD_S2MM[5]),
        .I4(D[0]),
        .O(\tuser_r_reg[0] ));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized2
   (s_axis_tvalid_wr_in_i,
    E,
    we_int,
    D,
    D_0,
    Q,
    \gfwd_mode.m_valid_i_reg_0 ,
    aclk,
    areset_d1,
    ram_init_done_i_reg_rep,
    O,
    CO,
    sdpo_int,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    \gfwd_mode.storage_data1_reg[0]_1 ,
    \gfwd_mode.storage_data1_reg[0]_2 ,
    \gno_bkp_on_tready.s_axis_tready_i_reg ,
    \gfwd_mode.storage_data1_reg[32]_0 );
  output s_axis_tvalid_wr_in_i;
  output [0:0]E;
  output we_int;
  output [1:0]D;
  output [11:0]D_0;
  output [31:0]Q;
  input \gfwd_mode.m_valid_i_reg_0 ;
  input aclk;
  input areset_d1;
  input ram_init_done_i_reg_rep;
  input [3:0]O;
  input [0:0]CO;
  input [11:0]sdpo_int;
  input [3:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  input [2:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  input [0:0]\gno_bkp_on_tready.s_axis_tready_i_reg ;
  input [32:0]\gfwd_mode.storage_data1_reg[32]_0 ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [11:0]D_0;
  wire [0:0]E;
  wire [3:0]O;
  wire [31:0]Q;
  wire aclk;
  wire areset_d1;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire [2:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  wire [32:0]\gfwd_mode.storage_data1_reg[32]_0 ;
  wire [0:0]\gno_bkp_on_tready.s_axis_tready_i_reg ;
  wire ram_init_done_i_reg_rep;
  wire s_axis_tvalid_wr_in_i;
  wire [11:0]sdpo_int;
  wire we_int;

  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg_0 ),
        .Q(s_axis_tvalid_wr_in_i),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gfwd_mode.storage_data1[66]_i_1 
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(areset_d1),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [0]),
        .Q(D[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [10]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [11]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [12]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [13]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [14]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [15]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [16]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[17] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [17]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[18] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [18]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[19] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [19]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [1]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[20] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [20]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[21] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [21]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[22] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [22]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[23] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [23]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[24] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [24]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[25] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [25]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[26] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [26]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[27] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [27]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[28] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [28]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[29] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [29]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [2]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[30] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [30]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[31] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [31]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[32] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [32]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [3]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [4]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [5]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [6]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [7]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [8]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [9]),
        .Q(Q[8]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[0]_i_1 
       (.I0(O[0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[0]),
        .O(D_0[0]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[10]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[9]),
        .O(D_0[9]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[11]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [2]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[10]),
        .O(D_0[10]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[12]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_2 ),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[11]),
        .O(D_0[11]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[1]_i_1 
       (.I0(O[1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[1]),
        .O(D_0[1]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[2]_i_1 
       (.I0(O[2]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[2]),
        .O(D_0[2]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[3]_i_1 
       (.I0(O[3]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[3]),
        .O(D_0[3]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[4]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[4]),
        .O(D_0[4]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[5]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[5]),
        .O(D_0[5]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[6]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [2]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[6]),
        .O(D_0[6]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[7]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [3]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[7]),
        .O(D_0[7]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[8]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[8]),
        .O(D_0[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \greg_out.QSPO[24]_i_1 
       (.I0(D[0]),
        .O(D[1]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_1_0_5_i_1__7
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(ram_init_done_i_reg_rep),
        .O(we_int));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized2_166
   (Q,
    \gfwd_mode.m_valid_i_reg ,
    \gfwd_mode.storage_data1_reg[32]_0 ,
    aclk);
  output [31:0]Q;
  input [0:0]\gfwd_mode.m_valid_i_reg ;
  input [31:0]\gfwd_mode.storage_data1_reg[32]_0 ;
  input aclk;

  wire [31:0]Q;
  wire aclk;
  wire [0:0]\gfwd_mode.m_valid_i_reg ;
  wire [31:0]\gfwd_mode.storage_data1_reg[32]_0 ;

  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[17] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[18] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[19] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[20] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[21] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[22] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[23] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[24] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[25] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[26] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[27] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[28] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[29] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[30] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[31] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[32] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized3
   (addr_rollover_r_reg,
    \aw_len_i_reg[7] ,
    \gfwd_mode.storage_data1_reg[1]_0 ,
    \packet_cnt_reg[0] ,
    addr_rollover_r_reg_0,
    E,
    aclk,
    awgen_to_mctf_tvalid,
    areset_d1,
    PAYLOAD_S2MM,
    CO,
    D);
  output addr_rollover_r_reg;
  output [0:0]\aw_len_i_reg[7] ;
  output [0:0]\gfwd_mode.storage_data1_reg[1]_0 ;
  output [0:0]\packet_cnt_reg[0] ;
  output [66:0]addr_rollover_r_reg_0;
  input [0:0]E;
  input aclk;
  input awgen_to_mctf_tvalid;
  input areset_d1;
  input [0:0]PAYLOAD_S2MM;
  input [0:0]CO;
  input [65:0]D;

  wire [0:0]CO;
  wire [65:0]D;
  wire [0:0]E;
  wire [0:0]PAYLOAD_S2MM;
  wire aclk;
  wire addr_rollover_r_reg;
  wire [66:0]addr_rollover_r_reg_0;
  wire areset_d1;
  wire [0:0]\aw_len_i_reg[7] ;
  wire awgen_to_mctf_tvalid;
  wire [0:0]\gfwd_mode.storage_data1_reg[1]_0 ;
  wire [0:0]\packet_cnt_reg[0] ;

  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \aw_len_i[7]_i_1 
       (.I0(addr_rollover_r_reg),
        .I1(awgen_to_mctf_tvalid),
        .O(\aw_len_i_reg[7] ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(E),
        .Q(addr_rollover_r_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gfwd_mode.storage_data1[32]_i_1 
       (.I0(addr_rollover_r_reg),
        .I1(areset_d1),
        .O(\gfwd_mode.storage_data1_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(D[0]),
        .Q(addr_rollover_r_reg_0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(D[10]),
        .Q(addr_rollover_r_reg_0[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(D[11]),
        .Q(addr_rollover_r_reg_0[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(E),
        .D(D[12]),
        .Q(addr_rollover_r_reg_0[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(E),
        .D(D[13]),
        .Q(addr_rollover_r_reg_0[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(E),
        .D(D[14]),
        .Q(addr_rollover_r_reg_0[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(E),
        .D(D[15]),
        .Q(addr_rollover_r_reg_0[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(E),
        .D(D[16]),
        .Q(addr_rollover_r_reg_0[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[17] 
       (.C(aclk),
        .CE(E),
        .D(D[17]),
        .Q(addr_rollover_r_reg_0[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[18] 
       (.C(aclk),
        .CE(E),
        .D(D[18]),
        .Q(addr_rollover_r_reg_0[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[19] 
       (.C(aclk),
        .CE(E),
        .D(D[19]),
        .Q(addr_rollover_r_reg_0[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(D[1]),
        .Q(addr_rollover_r_reg_0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[20] 
       (.C(aclk),
        .CE(E),
        .D(D[20]),
        .Q(addr_rollover_r_reg_0[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[21] 
       (.C(aclk),
        .CE(E),
        .D(D[21]),
        .Q(addr_rollover_r_reg_0[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[22] 
       (.C(aclk),
        .CE(E),
        .D(D[22]),
        .Q(addr_rollover_r_reg_0[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[23] 
       (.C(aclk),
        .CE(E),
        .D(D[23]),
        .Q(addr_rollover_r_reg_0[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[24] 
       (.C(aclk),
        .CE(E),
        .D(D[24]),
        .Q(addr_rollover_r_reg_0[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[25] 
       (.C(aclk),
        .CE(E),
        .D(D[25]),
        .Q(addr_rollover_r_reg_0[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[26] 
       (.C(aclk),
        .CE(E),
        .D(D[26]),
        .Q(addr_rollover_r_reg_0[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[27] 
       (.C(aclk),
        .CE(E),
        .D(D[27]),
        .Q(addr_rollover_r_reg_0[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[28] 
       (.C(aclk),
        .CE(E),
        .D(D[28]),
        .Q(addr_rollover_r_reg_0[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[29] 
       (.C(aclk),
        .CE(E),
        .D(D[29]),
        .Q(addr_rollover_r_reg_0[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(D[2]),
        .Q(addr_rollover_r_reg_0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[30] 
       (.C(aclk),
        .CE(E),
        .D(D[30]),
        .Q(addr_rollover_r_reg_0[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(D[31]),
        .Q(addr_rollover_r_reg_0[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[32] 
       (.C(aclk),
        .CE(E),
        .D(D[32]),
        .Q(addr_rollover_r_reg_0[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[33] 
       (.C(aclk),
        .CE(E),
        .D(D[33]),
        .Q(addr_rollover_r_reg_0[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[34] 
       (.C(aclk),
        .CE(E),
        .D(D[34]),
        .Q(addr_rollover_r_reg_0[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[35] 
       (.C(aclk),
        .CE(E),
        .D(D[35]),
        .Q(addr_rollover_r_reg_0[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[36] 
       (.C(aclk),
        .CE(E),
        .D(D[36]),
        .Q(addr_rollover_r_reg_0[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[37] 
       (.C(aclk),
        .CE(E),
        .D(D[37]),
        .Q(addr_rollover_r_reg_0[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[38] 
       (.C(aclk),
        .CE(E),
        .D(D[38]),
        .Q(addr_rollover_r_reg_0[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[39] 
       (.C(aclk),
        .CE(E),
        .D(D[39]),
        .Q(addr_rollover_r_reg_0[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(D[3]),
        .Q(addr_rollover_r_reg_0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[40] 
       (.C(aclk),
        .CE(E),
        .D(D[40]),
        .Q(addr_rollover_r_reg_0[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[41] 
       (.C(aclk),
        .CE(E),
        .D(D[41]),
        .Q(addr_rollover_r_reg_0[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[42] 
       (.C(aclk),
        .CE(E),
        .D(D[42]),
        .Q(addr_rollover_r_reg_0[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[43] 
       (.C(aclk),
        .CE(E),
        .D(D[43]),
        .Q(addr_rollover_r_reg_0[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[44] 
       (.C(aclk),
        .CE(E),
        .D(D[44]),
        .Q(addr_rollover_r_reg_0[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[45] 
       (.C(aclk),
        .CE(E),
        .D(D[45]),
        .Q(addr_rollover_r_reg_0[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[46] 
       (.C(aclk),
        .CE(E),
        .D(D[46]),
        .Q(addr_rollover_r_reg_0[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[47] 
       (.C(aclk),
        .CE(E),
        .D(D[47]),
        .Q(addr_rollover_r_reg_0[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[48] 
       (.C(aclk),
        .CE(E),
        .D(D[48]),
        .Q(addr_rollover_r_reg_0[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[49] 
       (.C(aclk),
        .CE(E),
        .D(D[49]),
        .Q(addr_rollover_r_reg_0[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(D[4]),
        .Q(addr_rollover_r_reg_0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[50] 
       (.C(aclk),
        .CE(E),
        .D(D[50]),
        .Q(addr_rollover_r_reg_0[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[51] 
       (.C(aclk),
        .CE(E),
        .D(D[51]),
        .Q(addr_rollover_r_reg_0[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[52] 
       (.C(aclk),
        .CE(E),
        .D(D[52]),
        .Q(addr_rollover_r_reg_0[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[53] 
       (.C(aclk),
        .CE(E),
        .D(D[53]),
        .Q(addr_rollover_r_reg_0[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[54] 
       (.C(aclk),
        .CE(E),
        .D(D[54]),
        .Q(addr_rollover_r_reg_0[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[55] 
       (.C(aclk),
        .CE(E),
        .D(D[55]),
        .Q(addr_rollover_r_reg_0[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[56] 
       (.C(aclk),
        .CE(E),
        .D(D[56]),
        .Q(addr_rollover_r_reg_0[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[57] 
       (.C(aclk),
        .CE(E),
        .D(D[57]),
        .Q(addr_rollover_r_reg_0[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[58] 
       (.C(aclk),
        .CE(E),
        .D(D[58]),
        .Q(addr_rollover_r_reg_0[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[59] 
       (.C(aclk),
        .CE(E),
        .D(D[59]),
        .Q(addr_rollover_r_reg_0[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(D[5]),
        .Q(addr_rollover_r_reg_0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[60] 
       (.C(aclk),
        .CE(E),
        .D(D[60]),
        .Q(addr_rollover_r_reg_0[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[61] 
       (.C(aclk),
        .CE(E),
        .D(D[61]),
        .Q(addr_rollover_r_reg_0[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[62] 
       (.C(aclk),
        .CE(E),
        .D(D[62]),
        .Q(addr_rollover_r_reg_0[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[63] 
       (.C(aclk),
        .CE(E),
        .D(D[63]),
        .Q(addr_rollover_r_reg_0[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[64] 
       (.C(aclk),
        .CE(E),
        .D(D[64]),
        .Q(addr_rollover_r_reg_0[64]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[65] 
       (.C(aclk),
        .CE(E),
        .D(D[65]),
        .Q(addr_rollover_r_reg_0[65]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[66] 
       (.C(aclk),
        .CE(E),
        .D(CO),
        .Q(addr_rollover_r_reg_0[66]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(D[6]),
        .Q(addr_rollover_r_reg_0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(D[7]),
        .Q(addr_rollover_r_reg_0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(D[8]),
        .Q(addr_rollover_r_reg_0[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(D[9]),
        .Q(addr_rollover_r_reg_0[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \packet_cnt[5]_i_2 
       (.I0(addr_rollover_r_reg),
        .I1(PAYLOAD_S2MM),
        .O(\packet_cnt_reg[0] ));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4
   (storage_data1,
    s_axis_tvalid_wr_in_i,
    E,
    we_int,
    \greg_out.QSPO_reg[15] ,
    \gfwd_rev.storage_data1_reg[0] ,
    aclk,
    areset_d1,
    argen_to_mctf_tvalid,
    ram_init_done_i);
  output [0:0]storage_data1;
  output s_axis_tvalid_wr_in_i;
  output [0:0]E;
  output we_int;
  output \greg_out.QSPO_reg[15] ;
  input \gfwd_rev.storage_data1_reg[0] ;
  input aclk;
  input areset_d1;
  input argen_to_mctf_tvalid;
  input ram_init_done_i;

  wire [0:0]E;
  wire aclk;
  wire areset_d1;
  wire argen_to_mctf_tvalid;
  wire \gfwd_rev.storage_data1_reg[0] ;
  wire \greg_out.QSPO_reg[15] ;
  wire ram_init_done_i;
  wire s_axis_tvalid_wr_in_i;
  wire [0:0]storage_data1;
  wire we_int;

  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(argen_to_mctf_tvalid),
        .Q(s_axis_tvalid_wr_in_i),
        .R(areset_d1));
  LUT2 #(
    .INIT(4'h2)) 
    \gfwd_mode.storage_data1[16]_i_1 
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(areset_d1),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_rev.storage_data1_reg[0] ),
        .Q(storage_data1),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \greg_out.QSPO[15]_i_1__0 
       (.I0(storage_data1),
        .O(\greg_out.QSPO_reg[15] ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_1_0_0_i_2__1
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(ram_init_done_i),
        .O(we_int));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4_130
   (D,
    s_axis_tvalid_wr_in_i,
    we_int,
    WR_DATA,
    \gstage1.q_dly_reg[24] ,
    \gstage1.q_dly_reg[31] ,
    \gstage1.q_dly_reg[15] ,
    \gstage1.q_dly_reg[16] ,
    \gstage1.q_dly_reg[17] ,
    \gstage1.q_dly_reg[18] ,
    \gstage1.q_dly_reg[19] ,
    \gstage1.q_dly_reg[20] ,
    \gstage1.q_dly_reg[21] ,
    \gstage1.q_dly_reg[22] ,
    \gstage1.q_dly_reg[23] ,
    \gstage1.q_dly_reg[25] ,
    \gstage1.q_dly_reg[26] ,
    \gstage1.q_dly_reg[27] ,
    \gfwd_mode.storage_data1_reg[36] ,
    aclk,
    \gfwd_mode.m_valid_i_reg_0 ,
    ram_init_done_i_reg_rep,
    O,
    CO,
    sdpo_int,
    rom_rd_addr_int,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    \gfwd_mode.storage_data1_reg[0]_1 ,
    \gfwd_mode.storage_data1_reg[0]_2 ,
    \gfwd_mode.storage_data1_reg[0]_3 ,
    \gfwd_mode.storage_data1_reg[0]_4 ,
    \gfwd_mode.storage_data1_reg[0]_5 );
  output [1:0]D;
  output s_axis_tvalid_wr_in_i;
  output we_int;
  output [1:0]WR_DATA;
  output \gstage1.q_dly_reg[24] ;
  output [11:0]\gstage1.q_dly_reg[31] ;
  output \gstage1.q_dly_reg[15] ;
  output \gstage1.q_dly_reg[16] ;
  output \gstage1.q_dly_reg[17] ;
  output \gstage1.q_dly_reg[18] ;
  output \gstage1.q_dly_reg[19] ;
  output \gstage1.q_dly_reg[20] ;
  output \gstage1.q_dly_reg[21] ;
  output \gstage1.q_dly_reg[22] ;
  output \gstage1.q_dly_reg[23] ;
  output \gstage1.q_dly_reg[25] ;
  output \gstage1.q_dly_reg[26] ;
  output \gstage1.q_dly_reg[27] ;
  input \gfwd_mode.storage_data1_reg[36] ;
  input aclk;
  input \gfwd_mode.m_valid_i_reg_0 ;
  input ram_init_done_i_reg_rep;
  input [3:0]O;
  input [0:0]CO;
  input [24:0]sdpo_int;
  input rom_rd_addr_int;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  input [2:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  input [3:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  input [3:0]\gfwd_mode.storage_data1_reg[0]_3 ;
  input [3:0]\gfwd_mode.storage_data1_reg[0]_4 ;
  input [3:0]\gfwd_mode.storage_data1_reg[0]_5 ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [3:0]O;
  wire [1:0]WR_DATA;
  wire aclk;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire [2:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0]_3 ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0]_4 ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0]_5 ;
  wire \gfwd_mode.storage_data1_reg[36] ;
  wire \gstage1.q_dly_reg[15] ;
  wire \gstage1.q_dly_reg[16] ;
  wire \gstage1.q_dly_reg[17] ;
  wire \gstage1.q_dly_reg[18] ;
  wire \gstage1.q_dly_reg[19] ;
  wire \gstage1.q_dly_reg[20] ;
  wire \gstage1.q_dly_reg[21] ;
  wire \gstage1.q_dly_reg[22] ;
  wire \gstage1.q_dly_reg[23] ;
  wire \gstage1.q_dly_reg[24] ;
  wire \gstage1.q_dly_reg[25] ;
  wire \gstage1.q_dly_reg[26] ;
  wire \gstage1.q_dly_reg[27] ;
  wire [11:0]\gstage1.q_dly_reg[31] ;
  wire ram_init_done_i_reg_rep;
  wire rom_rd_addr_int;
  wire s_axis_tvalid_wr_in_i;
  wire [24:0]sdpo_int;
  wire we_int;

  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg_0 ),
        .Q(s_axis_tvalid_wr_in_i),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[36] ),
        .Q(D[0]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \greg_out.QSPO[24]_i_1__0 
       (.I0(D[0]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[10]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [2]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[3]),
        .O(\gstage1.q_dly_reg[31] [3]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[11]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_2 [0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[4]),
        .O(\gstage1.q_dly_reg[31] [4]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[12]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_2 [1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[5]),
        .O(\gstage1.q_dly_reg[31] [5]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[13]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_2 [2]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[6]),
        .O(\gstage1.q_dly_reg[31] [6]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[14]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_2 [3]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[7]),
        .O(\gstage1.q_dly_reg[31] [7]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[15]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_3 [0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[8]),
        .O(\gstage1.q_dly_reg[15] ));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[16]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_3 [1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[9]),
        .O(\gstage1.q_dly_reg[16] ));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[17]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_3 [2]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[10]),
        .O(\gstage1.q_dly_reg[17] ));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[18]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_3 [3]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[11]),
        .O(\gstage1.q_dly_reg[18] ));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[19]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_4 [0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[12]),
        .O(\gstage1.q_dly_reg[19] ));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[20]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_4 [1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[13]),
        .O(\gstage1.q_dly_reg[20] ));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[21]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_4 [2]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[14]),
        .O(\gstage1.q_dly_reg[21] ));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[22]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_4 [3]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[15]),
        .O(\gstage1.q_dly_reg[22] ));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[23]_i_1 
       (.I0(O[0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[16]),
        .O(\gstage1.q_dly_reg[23] ));
  LUT5 #(
    .INIT(32'hFB0BF808)) 
    \gstage1.q_dly[24]_i_1 
       (.I0(O[1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(rom_rd_addr_int),
        .I4(sdpo_int[17]),
        .O(\gstage1.q_dly_reg[24] ));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[25]_i_1 
       (.I0(O[2]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[18]),
        .O(\gstage1.q_dly_reg[25] ));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[26]_i_1 
       (.I0(O[3]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[19]),
        .O(\gstage1.q_dly_reg[26] ));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[27]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_5 [0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[20]),
        .O(\gstage1.q_dly_reg[27] ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[28]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_5 [1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[21]),
        .O(\gstage1.q_dly_reg[31] [8]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[29]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_5 [2]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[22]),
        .O(\gstage1.q_dly_reg[31] [9]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \gstage1.q_dly[2]_i_1 
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(CO),
        .I2(sdpo_int[0]),
        .O(\gstage1.q_dly_reg[31] [0]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[30]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_5 [3]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[23]),
        .O(\gstage1.q_dly_reg[31] [10]));
  LUT4 #(
    .INIT(16'hFBF8)) 
    \gstage1.q_dly[31]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[24]),
        .O(\gstage1.q_dly_reg[31] [11]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[8]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[1]),
        .O(\gstage1.q_dly_reg[31] [1]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[9]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[2]),
        .O(\gstage1.q_dly_reg[31] [2]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_1_0_0_i_2
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(ram_init_done_i_reg_rep),
        .O(we_int));
  LUT6 #(
    .INIT(64'hFBF80B08FFFF0000)) 
    ram_reg_0_1_24_29_i_2__0
       (.I0(O[1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[17]),
        .I4(rom_rd_addr_int),
        .I5(ram_init_done_i_reg_rep),
        .O(WR_DATA[0]));
  LUT5 #(
    .INIT(32'hFBF8FFFF)) 
    ram_reg_0_1_30_31_i_1__0
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[24]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[1]));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4_85
   (storage_data1,
    s_axis_tvalid_wr_in_i,
    E,
    we_int,
    \greg_out.QSPO_reg[15] ,
    \goreg_dm.dout_i_reg[0] ,
    aclk,
    areset_d1,
    argen_to_mcpf_tvalid,
    ram_init_done_i);
  output [0:0]storage_data1;
  output s_axis_tvalid_wr_in_i;
  output [0:0]E;
  output we_int;
  output \greg_out.QSPO_reg[15] ;
  input \goreg_dm.dout_i_reg[0] ;
  input aclk;
  input areset_d1;
  input argen_to_mcpf_tvalid;
  input ram_init_done_i;

  wire [0:0]E;
  wire aclk;
  wire areset_d1;
  wire argen_to_mcpf_tvalid;
  wire \goreg_dm.dout_i_reg[0] ;
  wire \greg_out.QSPO_reg[15] ;
  wire ram_init_done_i;
  wire s_axis_tvalid_wr_in_i;
  wire [0:0]storage_data1;
  wire we_int;

  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(argen_to_mcpf_tvalid),
        .Q(s_axis_tvalid_wr_in_i),
        .R(areset_d1));
  LUT2 #(
    .INIT(4'h2)) 
    \gfwd_mode.storage_data1[16]_i_1__0 
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(areset_d1),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\goreg_dm.dout_i_reg[0] ),
        .Q(storage_data1),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \greg_out.QSPO[15]_i_1__2 
       (.I0(storage_data1),
        .O(\greg_out.QSPO_reg[15] ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_1_0_0_i_2__3
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(ram_init_done_i),
        .O(we_int));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized5
   (s_axis_tvalid_wr_in_i,
    E,
    we_int,
    Q,
    areset_d1,
    awgen_to_mctf_tvalid,
    aclk,
    ram_init_done_i,
    \gfwd_mode.areset_d1_reg ,
    addr_rollover_r_reg);
  output s_axis_tvalid_wr_in_i;
  output [0:0]E;
  output we_int;
  output [6:0]Q;
  input areset_d1;
  input awgen_to_mctf_tvalid;
  input aclk;
  input ram_init_done_i;
  input [0:0]\gfwd_mode.areset_d1_reg ;
  input [6:0]addr_rollover_r_reg;

  wire [0:0]E;
  wire [6:0]Q;
  wire aclk;
  wire [6:0]addr_rollover_r_reg;
  wire areset_d1;
  wire awgen_to_mctf_tvalid;
  wire [0:0]\gfwd_mode.areset_d1_reg ;
  wire ram_init_done_i;
  wire s_axis_tvalid_wr_in_i;
  wire we_int;

  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(awgen_to_mctf_tvalid),
        .Q(s_axis_tvalid_wr_in_i),
        .R(areset_d1));
  LUT2 #(
    .INIT(4'h2)) 
    \gfwd_mode.storage_data1[30]_i_1 
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(areset_d1),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg ),
        .D(addr_rollover_r_reg[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg ),
        .D(addr_rollover_r_reg[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg ),
        .D(addr_rollover_r_reg[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg ),
        .D(addr_rollover_r_reg[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg ),
        .D(addr_rollover_r_reg[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg ),
        .D(addr_rollover_r_reg[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg ),
        .D(addr_rollover_r_reg[5]),
        .Q(Q[5]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_1_0_0_i_2__0
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(ram_init_done_i),
        .O(we_int));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized6
   (Q,
    ENA_I,
    ENA_I_0,
    ENA_I_1,
    ENA_I_2,
    ENA_I_3,
    ENA_I_4,
    ENA_I_5,
    ENA_I_6,
    ENA_I_7,
    ENA_I_8,
    ENA_I_9,
    ENA_I_10,
    areset_d1,
    s_axis_tvalid_wr_in_i,
    aclk,
    E,
    D,
    ENA_dly_D);
  output [29:0]Q;
  output ENA_I;
  output ENA_I_0;
  output ENA_I_1;
  output ENA_I_2;
  output ENA_I_3;
  output ENA_I_4;
  output ENA_I_5;
  output ENA_I_6;
  output ENA_I_7;
  output ENA_I_8;
  output ENA_I_9;
  output ENA_I_10;
  input areset_d1;
  input s_axis_tvalid_wr_in_i;
  input aclk;
  input [0:0]E;
  input [30:0]D;
  input ENA_dly_D;

  wire [4:4]ADDRA_1;
  wire [30:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3_n_0 ;
  wire [0:0]E;
  wire ENA_I;
  wire ENA_I_0;
  wire ENA_I_1;
  wire ENA_I_10;
  wire ENA_I_2;
  wire ENA_I_3;
  wire ENA_I_4;
  wire ENA_I_5;
  wire ENA_I_6;
  wire ENA_I_7;
  wire ENA_I_8;
  wire ENA_I_9;
  wire ENA_dly_D;
  wire [29:0]Q;
  wire aclk;
  wire areset_d1;
  wire bram_wr_en;
  wire s_axis_tvalid_wr_in_i;

  LUT3 #(
    .INIT(8'hF4)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1 
       (.I0(Q[26]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3_n_0 ),
        .I2(ENA_dly_D),
        .O(ENA_I_4));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000040)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1__0 
       (.I0(Q[27]),
        .I1(ADDRA_1),
        .I2(bram_wr_en),
        .I3(Q[29]),
        .I4(Q[28]),
        .I5(ENA_dly_D),
        .O(ENA_I_5));
  LUT5 #(
    .INIT(32'hFFFF1000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1__1 
       (.I0(Q[28]),
        .I1(Q[29]),
        .I2(bram_wr_en),
        .I3(ADDRA_1),
        .I4(ENA_dly_D),
        .O(ENA_I_6));
  LUT5 #(
    .INIT(32'h00001000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3 
       (.I0(Q[28]),
        .I1(Q[29]),
        .I2(bram_wr_en),
        .I3(ADDRA_1),
        .I4(Q[27]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1 
       (.I0(ADDRA_1),
        .I1(bram_wr_en),
        .I2(ENA_dly_D),
        .O(ENA_I));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0 
       (.I0(Q[27]),
        .I1(ADDRA_1),
        .I2(bram_wr_en),
        .I3(Q[29]),
        .I4(Q[28]),
        .I5(ENA_dly_D),
        .O(ENA_I_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00100000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1 
       (.I0(Q[27]),
        .I1(ADDRA_1),
        .I2(bram_wr_en),
        .I3(Q[29]),
        .I4(Q[28]),
        .I5(ENA_dly_D),
        .O(ENA_I_1));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000020)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__2 
       (.I0(Q[27]),
        .I1(ADDRA_1),
        .I2(bram_wr_en),
        .I3(Q[29]),
        .I4(Q[28]),
        .I5(ENA_dly_D),
        .O(ENA_I_2));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000010)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__3 
       (.I0(Q[27]),
        .I1(ADDRA_1),
        .I2(bram_wr_en),
        .I3(Q[29]),
        .I4(Q[28]),
        .I5(ENA_dly_D),
        .O(ENA_I_3));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__4 
       (.I0(Q[27]),
        .I1(ADDRA_1),
        .I2(bram_wr_en),
        .I3(Q[29]),
        .I4(Q[28]),
        .I5(ENA_dly_D),
        .O(ENA_I_7));
  LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__5 
       (.I0(Q[27]),
        .I1(ADDRA_1),
        .I2(bram_wr_en),
        .I3(Q[29]),
        .I4(Q[28]),
        .I5(ENA_dly_D),
        .O(ENA_I_8));
  LUT6 #(
    .INIT(64'hFFFFFFFF00002000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__6 
       (.I0(Q[27]),
        .I1(ADDRA_1),
        .I2(bram_wr_en),
        .I3(Q[29]),
        .I4(Q[28]),
        .I5(ENA_dly_D),
        .O(ENA_I_9));
  LUT6 #(
    .INIT(64'hFFFFFFFF00001000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__7 
       (.I0(Q[27]),
        .I1(ADDRA_1),
        .I2(bram_wr_en),
        .I3(Q[29]),
        .I4(Q[28]),
        .I5(ENA_dly_D),
        .O(ENA_I_10));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axis_tvalid_wr_in_i),
        .Q(bram_wr_en),
        .R(areset_d1));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(E),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(E),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(E),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(E),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(E),
        .D(D[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[17] 
       (.C(aclk),
        .CE(E),
        .D(D[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[18] 
       (.C(aclk),
        .CE(E),
        .D(D[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[19] 
       (.C(aclk),
        .CE(E),
        .D(D[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[20] 
       (.C(aclk),
        .CE(E),
        .D(D[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[21] 
       (.C(aclk),
        .CE(E),
        .D(D[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[22] 
       (.C(aclk),
        .CE(E),
        .D(D[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[23] 
       (.C(aclk),
        .CE(E),
        .D(D[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[24] 
       (.C(aclk),
        .CE(E),
        .D(D[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[25] 
       (.C(aclk),
        .CE(E),
        .D(D[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[26] 
       (.C(aclk),
        .CE(E),
        .D(D[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[27] 
       (.C(aclk),
        .CE(E),
        .D(D[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[28] 
       (.C(aclk),
        .CE(E),
        .D(D[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[29] 
       (.C(aclk),
        .CE(E),
        .D(D[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[30] 
       (.C(aclk),
        .CE(E),
        .D(D[30]),
        .Q(ADDRA_1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized7
   (\gnstage1.q_dly_reg[0][0] ,
    Q,
    ENB_I,
    ENB_I_11,
    ENB_I_12,
    ENB_I_13,
    ENB_I_14,
    ENB_I_15,
    ENB_I_16,
    ENB_I_17,
    ENB_I_18,
    ENB_I_19,
    ENB_I_20,
    ENB_I_21,
    areset_d1,
    s_axis_tvalid_wr_in_i,
    aclk,
    E,
    sdpo_int,
    D,
    ENB_dly_D);
  output \gnstage1.q_dly_reg[0][0] ;
  output [16:0]Q;
  output ENB_I;
  output ENB_I_11;
  output ENB_I_12;
  output ENB_I_13;
  output ENB_I_14;
  output ENB_I_15;
  output ENB_I_16;
  output ENB_I_17;
  output ENB_I_18;
  output ENB_I_19;
  output ENB_I_20;
  output ENB_I_21;
  input areset_d1;
  input s_axis_tvalid_wr_in_i;
  input aclk;
  input [0:0]E;
  input [15:0]sdpo_int;
  input [0:0]D;
  input ENB_dly_D;

  wire [0:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_4_n_0 ;
  wire [0:0]E;
  wire ENB_I;
  wire ENB_I_11;
  wire ENB_I_12;
  wire ENB_I_13;
  wire ENB_I_14;
  wire ENB_I_15;
  wire ENB_I_16;
  wire ENB_I_17;
  wire ENB_I_18;
  wire ENB_I_19;
  wire ENB_I_20;
  wire ENB_I_21;
  wire ENB_dly_D;
  wire [16:0]Q;
  wire aclk;
  wire areset_d1;
  wire \gnstage1.q_dly_reg[0][0] ;
  wire s_axis_tvalid_wr_in_i;
  wire [15:0]sdpo_int;

  LUT3 #(
    .INIT(8'hF4)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2 
       (.I0(Q[12]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_4_n_0 ),
        .I2(ENB_dly_D),
        .O(ENB_I_15));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000040)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2__0 
       (.I0(Q[13]),
        .I1(Q[16]),
        .I2(\gnstage1.q_dly_reg[0][0] ),
        .I3(Q[15]),
        .I4(Q[14]),
        .I5(ENB_dly_D),
        .O(ENB_I_16));
  LUT5 #(
    .INIT(32'hFFFF1000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2__1 
       (.I0(Q[14]),
        .I1(Q[15]),
        .I2(\gnstage1.q_dly_reg[0][0] ),
        .I3(Q[16]),
        .I4(ENB_dly_D),
        .O(ENB_I_17));
  LUT5 #(
    .INIT(32'h00001000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_4 
       (.I0(Q[14]),
        .I1(Q[15]),
        .I2(\gnstage1.q_dly_reg[0][0] ),
        .I3(Q[16]),
        .I4(Q[13]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2 
       (.I0(Q[16]),
        .I1(\gnstage1.q_dly_reg[0][0] ),
        .I2(ENB_dly_D),
        .O(ENB_I));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0 
       (.I0(Q[13]),
        .I1(Q[16]),
        .I2(\gnstage1.q_dly_reg[0][0] ),
        .I3(Q[15]),
        .I4(Q[14]),
        .I5(ENB_dly_D),
        .O(ENB_I_11));
  LUT6 #(
    .INIT(64'hFFFFFFFF00100000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1 
       (.I0(Q[13]),
        .I1(Q[16]),
        .I2(\gnstage1.q_dly_reg[0][0] ),
        .I3(Q[15]),
        .I4(Q[14]),
        .I5(ENB_dly_D),
        .O(ENB_I_12));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000020)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__2 
       (.I0(Q[13]),
        .I1(Q[16]),
        .I2(\gnstage1.q_dly_reg[0][0] ),
        .I3(Q[15]),
        .I4(Q[14]),
        .I5(ENB_dly_D),
        .O(ENB_I_13));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000010)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3 
       (.I0(Q[13]),
        .I1(Q[16]),
        .I2(\gnstage1.q_dly_reg[0][0] ),
        .I3(Q[15]),
        .I4(Q[14]),
        .I5(ENB_dly_D),
        .O(ENB_I_14));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4 
       (.I0(Q[13]),
        .I1(Q[16]),
        .I2(\gnstage1.q_dly_reg[0][0] ),
        .I3(Q[15]),
        .I4(Q[14]),
        .I5(ENB_dly_D),
        .O(ENB_I_18));
  LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__5 
       (.I0(Q[13]),
        .I1(Q[16]),
        .I2(\gnstage1.q_dly_reg[0][0] ),
        .I3(Q[15]),
        .I4(Q[14]),
        .I5(ENB_dly_D),
        .O(ENB_I_19));
  LUT6 #(
    .INIT(64'hFFFFFFFF00002000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__6 
       (.I0(Q[13]),
        .I1(Q[16]),
        .I2(\gnstage1.q_dly_reg[0][0] ),
        .I3(Q[15]),
        .I4(Q[14]),
        .I5(ENB_dly_D),
        .O(ENB_I_20));
  LUT6 #(
    .INIT(64'hFFFFFFFF00001000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__7 
       (.I0(Q[13]),
        .I1(Q[16]),
        .I2(\gnstage1.q_dly_reg[0][0] ),
        .I3(Q[15]),
        .I4(Q[14]),
        .I5(ENB_dly_D),
        .O(ENB_I_21));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axis_tvalid_wr_in_i),
        .Q(\gnstage1.q_dly_reg[0][0] ),
        .R(areset_d1));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(D),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[9]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[10]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[11]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[12]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[13]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[14]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[15]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[0]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[1]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[2]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[3]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[4]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[5]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[6]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[7]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[8]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized7_84
   (\gnstage1.q_dly_reg[0][0] ,
    Q,
    ENB_I,
    ENB_I_10,
    ENB_I_11,
    ENB_I_12,
    ENB_I_13,
    ENB_I_14,
    ENB_I_15,
    ENB_I_16,
    ENB_I_17,
    ENB_I_18,
    ENB_I_19,
    areset_d1,
    s_axis_tvalid_wr_in_i,
    aclk,
    E,
    sdpo_int,
    D,
    ENB_dly_D);
  output \gnstage1.q_dly_reg[0][0] ;
  output [16:0]Q;
  output ENB_I;
  output ENB_I_10;
  output ENB_I_11;
  output ENB_I_12;
  output ENB_I_13;
  output ENB_I_14;
  output ENB_I_15;
  output ENB_I_16;
  output ENB_I_17;
  output ENB_I_18;
  output ENB_I_19;
  input areset_d1;
  input s_axis_tvalid_wr_in_i;
  input aclk;
  input [0:0]E;
  input [15:0]sdpo_int;
  input [0:0]D;
  input ENB_dly_D;

  wire [0:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_4__0_n_0 ;
  wire [0:0]E;
  wire ENB_I;
  wire ENB_I_10;
  wire ENB_I_11;
  wire ENB_I_12;
  wire ENB_I_13;
  wire ENB_I_14;
  wire ENB_I_15;
  wire ENB_I_16;
  wire ENB_I_17;
  wire ENB_I_18;
  wire ENB_I_19;
  wire ENB_dly_D;
  wire [16:0]Q;
  wire aclk;
  wire areset_d1;
  wire \gnstage1.q_dly_reg[0][0] ;
  wire s_axis_tvalid_wr_in_i;
  wire [15:0]sdpo_int;

  LUT3 #(
    .INIT(8'hF4)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2__2 
       (.I0(Q[12]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_4__0_n_0 ),
        .I2(ENB_dly_D),
        .O(ENB_I_14));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000040)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2__3 
       (.I0(Q[13]),
        .I1(Q[16]),
        .I2(\gnstage1.q_dly_reg[0][0] ),
        .I3(Q[15]),
        .I4(Q[14]),
        .I5(ENB_dly_D),
        .O(ENB_I_15));
  LUT5 #(
    .INIT(32'h00001000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_4__0 
       (.I0(Q[14]),
        .I1(Q[15]),
        .I2(\gnstage1.q_dly_reg[0][0] ),
        .I3(Q[16]),
        .I4(Q[13]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00100000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__10 
       (.I0(Q[13]),
        .I1(Q[16]),
        .I2(\gnstage1.q_dly_reg[0][0] ),
        .I3(Q[15]),
        .I4(Q[14]),
        .I5(ENB_dly_D),
        .O(ENB_I_11));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000020)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__11 
       (.I0(Q[13]),
        .I1(Q[16]),
        .I2(\gnstage1.q_dly_reg[0][0] ),
        .I3(Q[15]),
        .I4(Q[14]),
        .I5(ENB_dly_D),
        .O(ENB_I_12));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000010)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__12 
       (.I0(Q[13]),
        .I1(Q[16]),
        .I2(\gnstage1.q_dly_reg[0][0] ),
        .I3(Q[15]),
        .I4(Q[14]),
        .I5(ENB_dly_D),
        .O(ENB_I_13));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__13 
       (.I0(Q[13]),
        .I1(Q[16]),
        .I2(\gnstage1.q_dly_reg[0][0] ),
        .I3(Q[15]),
        .I4(Q[14]),
        .I5(ENB_dly_D),
        .O(ENB_I_16));
  LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__14 
       (.I0(Q[13]),
        .I1(Q[16]),
        .I2(\gnstage1.q_dly_reg[0][0] ),
        .I3(Q[15]),
        .I4(Q[14]),
        .I5(ENB_dly_D),
        .O(ENB_I_17));
  LUT6 #(
    .INIT(64'hFFFFFFFF00002000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__15 
       (.I0(Q[13]),
        .I1(Q[16]),
        .I2(\gnstage1.q_dly_reg[0][0] ),
        .I3(Q[15]),
        .I4(Q[14]),
        .I5(ENB_dly_D),
        .O(ENB_I_18));
  LUT6 #(
    .INIT(64'hFFFFFFFF00001000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__16 
       (.I0(Q[13]),
        .I1(Q[16]),
        .I2(\gnstage1.q_dly_reg[0][0] ),
        .I3(Q[15]),
        .I4(Q[14]),
        .I5(ENB_dly_D),
        .O(ENB_I_19));
  LUT3 #(
    .INIT(8'hF4)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__8 
       (.I0(Q[16]),
        .I1(\gnstage1.q_dly_reg[0][0] ),
        .I2(ENB_dly_D),
        .O(ENB_I));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__9 
       (.I0(Q[13]),
        .I1(Q[16]),
        .I2(\gnstage1.q_dly_reg[0][0] ),
        .I3(Q[15]),
        .I4(Q[14]),
        .I5(ENB_dly_D),
        .O(ENB_I_10));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axis_tvalid_wr_in_i),
        .Q(\gnstage1.q_dly_reg[0][0] ),
        .R(areset_d1));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(D),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[9]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[10]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[11]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[12]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[13]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[14]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[15]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[0]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[1]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[2]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[3]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[4]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[5]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[6]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[7]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[8]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized8
   (s_axis_tvalid_wr_in_i,
    E,
    we_int,
    \greg_out.QSPO_reg[15] ,
    Q,
    areset_d1,
    awgen_to_mcpf_tvalid,
    aclk,
    ram_init_done_i,
    \gfwd_mode.areset_d1_reg ,
    tstart_reg);
  output s_axis_tvalid_wr_in_i;
  output [0:0]E;
  output we_int;
  output \greg_out.QSPO_reg[15] ;
  output [13:0]Q;
  input areset_d1;
  input awgen_to_mcpf_tvalid;
  input aclk;
  input ram_init_done_i;
  input [0:0]\gfwd_mode.areset_d1_reg ;
  input [13:0]tstart_reg;

  wire [0:0]E;
  wire [13:0]Q;
  wire aclk;
  wire areset_d1;
  wire awgen_to_mcpf_tvalid;
  wire [0:0]\gfwd_mode.areset_d1_reg ;
  wire \greg_out.QSPO_reg[15] ;
  wire ram_init_done_i;
  wire s_axis_tvalid_wr_in_i;
  wire [13:0]tstart_reg;
  wire we_int;

  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(awgen_to_mcpf_tvalid),
        .Q(s_axis_tvalid_wr_in_i),
        .R(areset_d1));
  LUT2 #(
    .INIT(4'h2)) 
    \gfwd_mode.storage_data1[28]_i_1 
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(areset_d1),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg ),
        .D(tstart_reg[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg ),
        .D(tstart_reg[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg ),
        .D(tstart_reg[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg ),
        .D(tstart_reg[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg ),
        .D(tstart_reg[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg ),
        .D(tstart_reg[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg ),
        .D(tstart_reg[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg ),
        .D(tstart_reg[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg ),
        .D(tstart_reg[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg ),
        .D(tstart_reg[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg ),
        .D(tstart_reg[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg ),
        .D(tstart_reg[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg ),
        .D(tstart_reg[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg ),
        .D(tstart_reg[9]),
        .Q(Q[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \greg_out.QSPO[15]_i_1__1 
       (.I0(Q[0]),
        .O(\greg_out.QSPO_reg[15] ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_1_0_0_i_2__2
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(ram_init_done_i),
        .O(we_int));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized9
   (Q,
    ENA_I,
    ENA_I_0,
    ENA_I_1,
    ENA_I_2,
    ENA_I_3,
    ENA_I_4,
    ENA_I_5,
    ENA_I_6,
    ENA_I_7,
    ENA_I_8,
    ENA_I_9,
    areset_d1,
    s_axis_tvalid_wr_in_i,
    aclk,
    E,
    S_PAYLOAD_DATA,
    ENA_dly_D);
  output [27:0]Q;
  output ENA_I;
  output ENA_I_0;
  output ENA_I_1;
  output ENA_I_2;
  output ENA_I_3;
  output ENA_I_4;
  output ENA_I_5;
  output ENA_I_6;
  output ENA_I_7;
  output ENA_I_8;
  output ENA_I_9;
  input areset_d1;
  input s_axis_tvalid_wr_in_i;
  input aclk;
  input [0:0]E;
  input [28:0]S_PAYLOAD_DATA;
  input ENA_dly_D;

  wire [4:4]ADDRA;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3__0_n_0 ;
  wire [0:0]E;
  wire ENA_I;
  wire ENA_I_0;
  wire ENA_I_1;
  wire ENA_I_2;
  wire ENA_I_3;
  wire ENA_I_4;
  wire ENA_I_5;
  wire ENA_I_6;
  wire ENA_I_7;
  wire ENA_I_8;
  wire ENA_I_9;
  wire ENA_dly_D;
  wire [27:0]Q;
  wire [28:0]S_PAYLOAD_DATA;
  wire aclk;
  wire areset_d1;
  wire bram_wr_en;
  wire s_axis_tvalid_wr_in_i;

  LUT3 #(
    .INIT(8'hF4)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1__2 
       (.I0(Q[24]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3__0_n_0 ),
        .I2(ENA_dly_D),
        .O(ENA_I_4));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000040)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1__3 
       (.I0(Q[25]),
        .I1(ADDRA),
        .I2(bram_wr_en),
        .I3(Q[27]),
        .I4(Q[26]),
        .I5(ENA_dly_D),
        .O(ENA_I_5));
  LUT5 #(
    .INIT(32'h00001000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3__0 
       (.I0(Q[26]),
        .I1(Q[27]),
        .I2(bram_wr_en),
        .I3(ADDRA),
        .I4(Q[25]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00100000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__10 
       (.I0(Q[25]),
        .I1(ADDRA),
        .I2(bram_wr_en),
        .I3(Q[27]),
        .I4(Q[26]),
        .I5(ENA_dly_D),
        .O(ENA_I_1));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000020)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__11 
       (.I0(Q[25]),
        .I1(ADDRA),
        .I2(bram_wr_en),
        .I3(Q[27]),
        .I4(Q[26]),
        .I5(ENA_dly_D),
        .O(ENA_I_2));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000010)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__12 
       (.I0(Q[25]),
        .I1(ADDRA),
        .I2(bram_wr_en),
        .I3(Q[27]),
        .I4(Q[26]),
        .I5(ENA_dly_D),
        .O(ENA_I_3));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__13 
       (.I0(Q[25]),
        .I1(ADDRA),
        .I2(bram_wr_en),
        .I3(Q[27]),
        .I4(Q[26]),
        .I5(ENA_dly_D),
        .O(ENA_I_6));
  LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__14 
       (.I0(Q[25]),
        .I1(ADDRA),
        .I2(bram_wr_en),
        .I3(Q[27]),
        .I4(Q[26]),
        .I5(ENA_dly_D),
        .O(ENA_I_7));
  LUT6 #(
    .INIT(64'hFFFFFFFF00002000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__15 
       (.I0(Q[25]),
        .I1(ADDRA),
        .I2(bram_wr_en),
        .I3(Q[27]),
        .I4(Q[26]),
        .I5(ENA_dly_D),
        .O(ENA_I_8));
  LUT6 #(
    .INIT(64'hFFFFFFFF00001000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__16 
       (.I0(Q[25]),
        .I1(ADDRA),
        .I2(bram_wr_en),
        .I3(Q[27]),
        .I4(Q[26]),
        .I5(ENA_dly_D),
        .O(ENA_I_9));
  LUT3 #(
    .INIT(8'hF4)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__8 
       (.I0(ADDRA),
        .I1(bram_wr_en),
        .I2(ENA_dly_D),
        .O(ENA_I));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__9 
       (.I0(Q[25]),
        .I1(ADDRA),
        .I2(bram_wr_en),
        .I3(Q[27]),
        .I4(Q[26]),
        .I5(ENA_dly_D),
        .O(ENA_I_0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axis_tvalid_wr_in_i),
        .Q(bram_wr_en),
        .R(areset_d1));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[17] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[18] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[19] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[20] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[21] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[22] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[23] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[24] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[25] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[26] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[27] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[28] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[28]),
        .Q(ADDRA),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr
   (D,
    ENB_dly_D,
    aclk,
    ENB_I,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    \gfwd_mode.storage_data1_reg[33] ,
    E,
    m_axi_wvalid_i,
    out);
  output [32:0]D;
  output ENB_dly_D;
  input aclk;
  input ENB_I;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [32:0]\gfwd_mode.storage_data1_reg[33] ;
  input [0:0]E;
  input m_axi_wvalid_i;
  input out;

  wire [32:0]D;
  wire [0:0]E;
  wire ENB_I;
  wire ENB_dly_D;
  wire aclk;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire [32:0]\gfwd_mode.storage_data1_reg[33] ;
  wire m_axi_wvalid_i;
  wire out;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.D(D),
        .E(E),
        .ENB_I(ENB_I),
        .ENB_dly_D(ENB_dly_D),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .\gfwd_mode.storage_data1_reg[33] (\gfwd_mode.storage_data1_reg[33] ),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .out(out));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized0
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    ENA_dly_D,
    ENB_dly_D,
    D,
    aclk,
    ENA_I,
    ENB_I,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[16] ,
    ENA_I_0,
    ENB_I_1,
    ENA_I_2,
    ENB_I_3,
    ENA_I_4,
    ENB_I_5,
    ENA_I_6,
    ENB_I_7,
    ENA_I_8,
    ENB_I_9,
    ENA_I_10,
    ENB_I_11,
    ENA_I_12,
    ENB_I_13,
    ENA_I_14,
    ENB_I_15,
    ENA_I_16,
    ENB_I_17,
    ENA_I_18,
    ENB_I_19,
    ENA_I_20,
    ENB_I_21,
    \wr_rst_reg_reg[15] ,
    bram_rd_en);
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output ENA_dly_D;
  output ENB_dly_D;
  output [14:0]D;
  input aclk;
  input ENA_I;
  input ENB_I;
  input ram_rstram_b;
  input [29:0]Q;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;
  input ENA_I_0;
  input ENB_I_1;
  input ENA_I_2;
  input ENB_I_3;
  input ENA_I_4;
  input ENB_I_5;
  input ENA_I_6;
  input ENB_I_7;
  input ENA_I_8;
  input ENB_I_9;
  input ENA_I_10;
  input ENB_I_11;
  input ENA_I_12;
  input ENB_I_13;
  input ENA_I_14;
  input ENB_I_15;
  input ENA_I_16;
  input ENB_I_17;
  input ENA_I_18;
  input ENB_I_19;
  input ENA_I_20;
  input ENB_I_21;
  input [0:0]\wr_rst_reg_reg[15] ;
  input bram_rd_en;

  wire [14:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire ENA_I;
  wire ENA_I_0;
  wire ENA_I_10;
  wire ENA_I_12;
  wire ENA_I_14;
  wire ENA_I_16;
  wire ENA_I_18;
  wire ENA_I_2;
  wire ENA_I_20;
  wire ENA_I_4;
  wire ENA_I_6;
  wire ENA_I_8;
  wire ENA_dly_D;
  wire ENB_I;
  wire ENB_I_1;
  wire ENB_I_11;
  wire ENB_I_13;
  wire ENB_I_15;
  wire ENB_I_17;
  wire ENB_I_19;
  wire ENB_I_21;
  wire ENB_I_3;
  wire ENB_I_5;
  wire ENB_I_7;
  wire ENB_I_9;
  wire ENB_dly_D;
  wire [29:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire [8:0]p_2_out;
  wire ram_doutb;
  wire ram_rstram_b;
  wire \ramloop[10].ram.r_n_0 ;
  wire \ramloop[10].ram.r_n_1 ;
  wire \ramloop[10].ram.r_n_2 ;
  wire \ramloop[10].ram.r_n_3 ;
  wire \ramloop[10].ram.r_n_4 ;
  wire \ramloop[10].ram.r_n_5 ;
  wire \ramloop[10].ram.r_n_6 ;
  wire \ramloop[10].ram.r_n_7 ;
  wire \ramloop[10].ram.r_n_8 ;
  wire \ramloop[11].ram.r_n_0 ;
  wire \ramloop[11].ram.r_n_1 ;
  wire \ramloop[11].ram.r_n_2 ;
  wire \ramloop[11].ram.r_n_3 ;
  wire \ramloop[11].ram.r_n_4 ;
  wire \ramloop[11].ram.r_n_5 ;
  wire \ramloop[11].ram.r_n_6 ;
  wire \ramloop[11].ram.r_n_7 ;
  wire \ramloop[11].ram.r_n_8 ;
  wire \ramloop[12].ram.r_n_0 ;
  wire \ramloop[12].ram.r_n_1 ;
  wire \ramloop[12].ram.r_n_2 ;
  wire \ramloop[12].ram.r_n_3 ;
  wire \ramloop[12].ram.r_n_4 ;
  wire \ramloop[12].ram.r_n_5 ;
  wire \ramloop[12].ram.r_n_6 ;
  wire \ramloop[12].ram.r_n_7 ;
  wire \ramloop[12].ram.r_n_8 ;
  wire \ramloop[13].ram.r_n_0 ;
  wire \ramloop[13].ram.r_n_1 ;
  wire \ramloop[13].ram.r_n_2 ;
  wire \ramloop[13].ram.r_n_3 ;
  wire \ramloop[13].ram.r_n_4 ;
  wire \ramloop[13].ram.r_n_5 ;
  wire \ramloop[13].ram.r_n_6 ;
  wire \ramloop[13].ram.r_n_7 ;
  wire \ramloop[13].ram.r_n_8 ;
  wire \ramloop[14].ram.r_n_0 ;
  wire \ramloop[14].ram.r_n_1 ;
  wire \ramloop[14].ram.r_n_2 ;
  wire \ramloop[14].ram.r_n_3 ;
  wire \ramloop[14].ram.r_n_4 ;
  wire \ramloop[14].ram.r_n_5 ;
  wire \ramloop[14].ram.r_n_6 ;
  wire \ramloop[14].ram.r_n_7 ;
  wire \ramloop[14].ram.r_n_8 ;
  wire \ramloop[15].ram.r_n_0 ;
  wire \ramloop[15].ram.r_n_1 ;
  wire \ramloop[15].ram.r_n_2 ;
  wire \ramloop[15].ram.r_n_3 ;
  wire \ramloop[15].ram.r_n_4 ;
  wire \ramloop[15].ram.r_n_5 ;
  wire \ramloop[15].ram.r_n_6 ;
  wire \ramloop[15].ram.r_n_7 ;
  wire \ramloop[15].ram.r_n_8 ;
  wire \ramloop[1].ram.r_n_0 ;
  wire \ramloop[1].ram.r_n_1 ;
  wire \ramloop[2].ram.r_n_0 ;
  wire \ramloop[3].ram.r_n_0 ;
  wire \ramloop[4].ram.r_n_0 ;
  wire \ramloop[4].ram.r_n_1 ;
  wire \ramloop[4].ram.r_n_2 ;
  wire \ramloop[4].ram.r_n_3 ;
  wire \ramloop[5].ram.r_n_0 ;
  wire \ramloop[6].ram.r_n_0 ;
  wire \ramloop[7].ram.r_n_0 ;
  wire \ramloop[8].ram.r_n_0 ;
  wire \ramloop[8].ram.r_n_1 ;
  wire \ramloop[8].ram.r_n_2 ;
  wire \ramloop[8].ram.r_n_3 ;
  wire \ramloop[8].ram.r_n_4 ;
  wire \ramloop[8].ram.r_n_5 ;
  wire \ramloop[8].ram.r_n_6 ;
  wire \ramloop[8].ram.r_n_7 ;
  wire \ramloop[8].ram.r_n_8 ;
  wire \ramloop[8].ram.r_n_9 ;
  wire \ramloop[9].ram.r_n_0 ;
  wire \ramloop[9].ram.r_n_1 ;
  wire \ramloop[9].ram.r_n_2 ;
  wire \ramloop[9].ram.r_n_3 ;
  wire \ramloop[9].ram.r_n_4 ;
  wire \ramloop[9].ram.r_n_5 ;
  wire \ramloop[9].ram.r_n_6 ;
  wire \ramloop[9].ram.r_n_7 ;
  wire \ramloop[9].ram.r_n_8 ;
  wire [0:0]\wr_rst_reg_reg[15] ;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_mux__parameterized0 \has_mux_b.B 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ({\ramloop[4].ram.r_n_0 ,\ramloop[4].ram.r_n_1 ,\ramloop[4].ram.r_n_2 ,\ramloop[4].ram.r_n_3 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ({\ramloop[1].ram.r_n_0 ,\ramloop[1].ram.r_n_1 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[11].ram.r_n_0 ,\ramloop[11].ram.r_n_1 ,\ramloop[11].ram.r_n_2 ,\ramloop[11].ram.r_n_3 ,\ramloop[11].ram.r_n_4 ,\ramloop[11].ram.r_n_5 ,\ramloop[11].ram.r_n_6 ,\ramloop[11].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ({\ramloop[8].ram.r_n_0 ,\ramloop[8].ram.r_n_1 ,\ramloop[8].ram.r_n_2 ,\ramloop[8].ram.r_n_3 ,\ramloop[8].ram.r_n_4 ,\ramloop[8].ram.r_n_5 ,\ramloop[8].ram.r_n_6 ,\ramloop[8].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ({\ramloop[10].ram.r_n_0 ,\ramloop[10].ram.r_n_1 ,\ramloop[10].ram.r_n_2 ,\ramloop[10].ram.r_n_3 ,\ramloop[10].ram.r_n_4 ,\ramloop[10].ram.r_n_5 ,\ramloop[10].ram.r_n_6 ,\ramloop[10].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 (\ramloop[11].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 (\ramloop[8].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 (\ramloop[10].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13 (\ramloop[13].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14 (\ramloop[15].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15 (\ramloop[12].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16 (\ramloop[14].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17 (ram_doutb),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18 (\ramloop[2].ram.r_n_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ({\ramloop[13].ram.r_n_0 ,\ramloop[13].ram.r_n_1 ,\ramloop[13].ram.r_n_2 ,\ramloop[13].ram.r_n_3 ,\ramloop[13].ram.r_n_4 ,\ramloop[13].ram.r_n_5 ,\ramloop[13].ram.r_n_6 ,\ramloop[13].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ({\ramloop[15].ram.r_n_0 ,\ramloop[15].ram.r_n_1 ,\ramloop[15].ram.r_n_2 ,\ramloop[15].ram.r_n_3 ,\ramloop[15].ram.r_n_4 ,\ramloop[15].ram.r_n_5 ,\ramloop[15].ram.r_n_6 ,\ramloop[15].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 ({\ramloop[12].ram.r_n_0 ,\ramloop[12].ram.r_n_1 ,\ramloop[12].ram.r_n_2 ,\ramloop[12].ram.r_n_3 ,\ramloop[12].ram.r_n_4 ,\ramloop[12].ram.r_n_5 ,\ramloop[12].ram.r_n_6 ,\ramloop[12].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 ({\ramloop[14].ram.r_n_0 ,\ramloop[14].ram.r_n_1 ,\ramloop[14].ram.r_n_2 ,\ramloop[14].ram.r_n_3 ,\ramloop[14].ram.r_n_4 ,\ramloop[14].ram.r_n_5 ,\ramloop[14].ram.r_n_6 ,\ramloop[14].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 (\ramloop[3].ram.r_n_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 (\ramloop[5].ram.r_n_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 (\ramloop[6].ram.r_n_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 (\ramloop[7].ram.r_n_0 ),
        .DOBDO({\ramloop[9].ram.r_n_0 ,\ramloop[9].ram.r_n_1 ,\ramloop[9].ram.r_n_2 ,\ramloop[9].ram.r_n_3 ,\ramloop[9].ram.r_n_4 ,\ramloop[9].ram.r_n_5 ,\ramloop[9].ram.r_n_6 ,\ramloop[9].ram.r_n_7 }),
        .DOPBDOP(\ramloop[9].ram.r_n_8 ),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] [15:11]),
        .p_2_out(p_2_out));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized0 \ramloop[0].ram.r 
       (.ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .Q({Q[29:15],Q[0]}),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[15] (\gfwd_mode.storage_data1_reg[16] [14:0]),
        .\gstage1.q_dly_reg[0] (ram_doutb),
        .ram_rstram_b(ram_rstram_b));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized10 \ramloop[10].ram.r 
       (.ENA_I_8(ENA_I_8),
        .ENB_I_9(ENB_I_9),
        .Q(Q[26:6]),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gstage1.q_dly_reg[13] ({\ramloop[10].ram.r_n_0 ,\ramloop[10].ram.r_n_1 ,\ramloop[10].ram.r_n_2 ,\ramloop[10].ram.r_n_3 ,\ramloop[10].ram.r_n_4 ,\ramloop[10].ram.r_n_5 ,\ramloop[10].ram.r_n_6 ,\ramloop[10].ram.r_n_7 }),
        .\gstage1.q_dly_reg[14] (\ramloop[10].ram.r_n_8 ),
        .ram_rstram_b(ram_rstram_b));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized11 \ramloop[11].ram.r 
       (.ENA_I_10(ENA_I_10),
        .ENB_I_11(ENB_I_11),
        .Q(Q[26:6]),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gstage1.q_dly_reg[13] ({\ramloop[11].ram.r_n_0 ,\ramloop[11].ram.r_n_1 ,\ramloop[11].ram.r_n_2 ,\ramloop[11].ram.r_n_3 ,\ramloop[11].ram.r_n_4 ,\ramloop[11].ram.r_n_5 ,\ramloop[11].ram.r_n_6 ,\ramloop[11].ram.r_n_7 }),
        .\gstage1.q_dly_reg[14] (\ramloop[11].ram.r_n_8 ),
        .ram_rstram_b(ram_rstram_b));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized12 \ramloop[12].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .ENA_I_12(ENA_I_12),
        .ENA_dly_D(ENA_dly_D),
        .ENB_I_13(ENB_I_13),
        .ENB_dly_D(ENB_dly_D),
        .Q(Q[26:6]),
        .\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] (\ramloop[8].ram.r_n_9 ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gstage1.q_dly_reg[13] ({\ramloop[12].ram.r_n_0 ,\ramloop[12].ram.r_n_1 ,\ramloop[12].ram.r_n_2 ,\ramloop[12].ram.r_n_3 ,\ramloop[12].ram.r_n_4 ,\ramloop[12].ram.r_n_5 ,\ramloop[12].ram.r_n_6 ,\ramloop[12].ram.r_n_7 }),
        .\gstage1.q_dly_reg[14] (\ramloop[12].ram.r_n_8 ),
        .ram_rstram_b(ram_rstram_b),
        .\wr_rst_reg_reg[15] (\wr_rst_reg_reg[15] ));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized13 \ramloop[13].ram.r 
       (.ENA_I_14(ENA_I_14),
        .ENB_I_15(ENB_I_15),
        .Q(Q[26:6]),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gstage1.q_dly_reg[13] ({\ramloop[13].ram.r_n_0 ,\ramloop[13].ram.r_n_1 ,\ramloop[13].ram.r_n_2 ,\ramloop[13].ram.r_n_3 ,\ramloop[13].ram.r_n_4 ,\ramloop[13].ram.r_n_5 ,\ramloop[13].ram.r_n_6 ,\ramloop[13].ram.r_n_7 }),
        .\gstage1.q_dly_reg[14] (\ramloop[13].ram.r_n_8 ),
        .ram_rstram_b(ram_rstram_b));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized14 \ramloop[14].ram.r 
       (.ENA_I_16(ENA_I_16),
        .ENB_I_17(ENB_I_17),
        .Q(Q[26:6]),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gstage1.q_dly_reg[13] ({\ramloop[14].ram.r_n_0 ,\ramloop[14].ram.r_n_1 ,\ramloop[14].ram.r_n_2 ,\ramloop[14].ram.r_n_3 ,\ramloop[14].ram.r_n_4 ,\ramloop[14].ram.r_n_5 ,\ramloop[14].ram.r_n_6 ,\ramloop[14].ram.r_n_7 }),
        .\gstage1.q_dly_reg[14] (\ramloop[14].ram.r_n_8 ),
        .ram_rstram_b(ram_rstram_b));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized15 \ramloop[15].ram.r 
       (.ENA_I_18(ENA_I_18),
        .ENB_I_19(ENB_I_19),
        .Q(Q[26:6]),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gstage1.q_dly_reg[13] ({\ramloop[15].ram.r_n_0 ,\ramloop[15].ram.r_n_1 ,\ramloop[15].ram.r_n_2 ,\ramloop[15].ram.r_n_3 ,\ramloop[15].ram.r_n_4 ,\ramloop[15].ram.r_n_5 ,\ramloop[15].ram.r_n_6 ,\ramloop[15].ram.r_n_7 }),
        .\gstage1.q_dly_reg[14] (\ramloop[15].ram.r_n_8 ),
        .ram_rstram_b(ram_rstram_b));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized16 \ramloop[16].ram.r 
       (.ENA_I_20(ENA_I_20),
        .ENB_I_21(ENB_I_21),
        .Q(Q[25:6]),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[11] (\gfwd_mode.storage_data1_reg[16] [10:0]),
        .p_2_out(p_2_out),
        .ram_rstram_b(ram_rstram_b));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized1 \ramloop[1].ram.r 
       (.ENA_I_0(ENA_I_0),
        .ENB_I_1(ENB_I_1),
        .Q({Q[27:15],Q[1:0]}),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[13] (\gfwd_mode.storage_data1_reg[16] [12:0]),
        .\gstage1.q_dly_reg[1] ({\ramloop[1].ram.r_n_0 ,\ramloop[1].ram.r_n_1 }),
        .ram_rstram_b(ram_rstram_b));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized2 \ramloop[2].ram.r 
       (.ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .Q({Q[29:15],Q[1]}),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[15] (\gfwd_mode.storage_data1_reg[16] [14:0]),
        .\gstage1.q_dly_reg[1] (\ramloop[2].ram.r_n_0 ),
        .ram_rstram_b(ram_rstram_b));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized3 \ramloop[3].ram.r 
       (.ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .Q({Q[29:15],Q[2]}),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[15] (\gfwd_mode.storage_data1_reg[16] [14:0]),
        .\gstage1.q_dly_reg[2] (\ramloop[3].ram.r_n_0 ),
        .ram_rstram_b(ram_rstram_b));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized4 \ramloop[4].ram.r 
       (.ENA_I_2(ENA_I_2),
        .ENB_I_3(ENB_I_3),
        .Q({Q[26:15],Q[5:2]}),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gstage1.q_dly_reg[5] ({\ramloop[4].ram.r_n_0 ,\ramloop[4].ram.r_n_1 ,\ramloop[4].ram.r_n_2 ,\ramloop[4].ram.r_n_3 }),
        .ram_rstram_b(ram_rstram_b));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized5 \ramloop[5].ram.r 
       (.ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .Q({Q[29:15],Q[3]}),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[15] (\gfwd_mode.storage_data1_reg[16] [14:0]),
        .\gstage1.q_dly_reg[3] (\ramloop[5].ram.r_n_0 ),
        .ram_rstram_b(ram_rstram_b));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized6 \ramloop[6].ram.r 
       (.ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .Q({Q[29:15],Q[4]}),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[15] (\gfwd_mode.storage_data1_reg[16] [14:0]),
        .\gstage1.q_dly_reg[4] (\ramloop[6].ram.r_n_0 ),
        .ram_rstram_b(ram_rstram_b));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized7 \ramloop[7].ram.r 
       (.ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .Q({Q[29:15],Q[5]}),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[15] (\gfwd_mode.storage_data1_reg[16] [14:0]),
        .\gstage1.q_dly_reg[5] (\ramloop[7].ram.r_n_0 ),
        .ram_rstram_b(ram_rstram_b));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized8 \ramloop[8].ram.r 
       (.ENA_I_4(ENA_I_4),
        .ENB_I_5(ENB_I_5),
        .Q(Q[26:6]),
        .\SAFETY_CKT_GEN.POR_A_reg (\ramloop[8].ram.r_n_9 ),
        .\SAFETY_CKT_GEN.POR_A_reg_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gstage1.q_dly_reg[13] ({\ramloop[8].ram.r_n_0 ,\ramloop[8].ram.r_n_1 ,\ramloop[8].ram.r_n_2 ,\ramloop[8].ram.r_n_3 ,\ramloop[8].ram.r_n_4 ,\ramloop[8].ram.r_n_5 ,\ramloop[8].ram.r_n_6 ,\ramloop[8].ram.r_n_7 }),
        .\gstage1.q_dly_reg[14] (\ramloop[8].ram.r_n_8 ),
        .ram_rstram_b(ram_rstram_b));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized9 \ramloop[9].ram.r 
       (.DOBDO({\ramloop[9].ram.r_n_0 ,\ramloop[9].ram.r_n_1 ,\ramloop[9].ram.r_n_2 ,\ramloop[9].ram.r_n_3 ,\ramloop[9].ram.r_n_4 ,\ramloop[9].ram.r_n_5 ,\ramloop[9].ram.r_n_6 ,\ramloop[9].ram.r_n_7 }),
        .DOPBDOP(\ramloop[9].ram.r_n_8 ),
        .ENA_I_6(ENA_I_6),
        .ENB_I_7(ENB_I_7),
        .Q(Q[26:6]),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .ram_rstram_b(ram_rstram_b));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized1
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    ENA_dly_D,
    ENB_dly_D,
    D,
    aclk,
    ENA_I,
    ENB_I,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[16] ,
    ENA_I_0,
    ENB_I_1,
    ENA_I_2,
    ENB_I_3,
    ENA_I_4,
    ENB_I_5,
    ENA_I_6,
    ENB_I_7,
    ENA_I_8,
    ENB_I_9,
    ENA_I_10,
    ENB_I_11,
    ENA_I_12,
    ENB_I_13,
    ENA_I_14,
    ENB_I_15,
    ENA_I_16,
    ENB_I_17,
    ENA_I_18,
    ENB_I_19,
    \wr_rst_reg_reg[15] ,
    bram_rd_en);
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output ENA_dly_D;
  output ENB_dly_D;
  output [12:0]D;
  input aclk;
  input ENA_I;
  input ENB_I;
  input ram_rstram_b_2;
  input [27:0]Q;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;
  input ENA_I_0;
  input ENB_I_1;
  input ENA_I_2;
  input ENB_I_3;
  input ENA_I_4;
  input ENB_I_5;
  input ENA_I_6;
  input ENB_I_7;
  input ENA_I_8;
  input ENB_I_9;
  input ENA_I_10;
  input ENB_I_11;
  input ENA_I_12;
  input ENB_I_13;
  input ENA_I_14;
  input ENB_I_15;
  input ENA_I_16;
  input ENB_I_17;
  input ENA_I_18;
  input ENB_I_19;
  input [0:0]\wr_rst_reg_reg[15] ;
  input bram_rd_en;

  wire [12:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire ENA_I;
  wire ENA_I_0;
  wire ENA_I_10;
  wire ENA_I_12;
  wire ENA_I_14;
  wire ENA_I_16;
  wire ENA_I_18;
  wire ENA_I_2;
  wire ENA_I_4;
  wire ENA_I_6;
  wire ENA_I_8;
  wire ENA_dly_D;
  wire ENB_I;
  wire ENB_I_1;
  wire ENB_I_11;
  wire ENB_I_13;
  wire ENB_I_15;
  wire ENB_I_17;
  wire ENB_I_19;
  wire ENB_I_3;
  wire ENB_I_5;
  wire ENB_I_7;
  wire ENB_I_9;
  wire ENB_dly_D;
  wire [27:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire ram_doutb;
  wire ram_rstram_b_2;
  wire \ramloop[10].ram.r_n_0 ;
  wire \ramloop[10].ram.r_n_1 ;
  wire \ramloop[10].ram.r_n_2 ;
  wire \ramloop[10].ram.r_n_3 ;
  wire \ramloop[10].ram.r_n_4 ;
  wire \ramloop[10].ram.r_n_5 ;
  wire \ramloop[10].ram.r_n_6 ;
  wire \ramloop[10].ram.r_n_7 ;
  wire \ramloop[10].ram.r_n_8 ;
  wire \ramloop[11].ram.r_n_0 ;
  wire \ramloop[11].ram.r_n_1 ;
  wire \ramloop[11].ram.r_n_2 ;
  wire \ramloop[11].ram.r_n_3 ;
  wire \ramloop[11].ram.r_n_4 ;
  wire \ramloop[11].ram.r_n_5 ;
  wire \ramloop[11].ram.r_n_6 ;
  wire \ramloop[11].ram.r_n_7 ;
  wire \ramloop[11].ram.r_n_8 ;
  wire \ramloop[12].ram.r_n_0 ;
  wire \ramloop[12].ram.r_n_1 ;
  wire \ramloop[12].ram.r_n_2 ;
  wire \ramloop[12].ram.r_n_3 ;
  wire \ramloop[12].ram.r_n_4 ;
  wire \ramloop[12].ram.r_n_5 ;
  wire \ramloop[12].ram.r_n_6 ;
  wire \ramloop[12].ram.r_n_7 ;
  wire \ramloop[12].ram.r_n_8 ;
  wire \ramloop[13].ram.r_n_0 ;
  wire \ramloop[13].ram.r_n_1 ;
  wire \ramloop[13].ram.r_n_2 ;
  wire \ramloop[13].ram.r_n_3 ;
  wire \ramloop[13].ram.r_n_4 ;
  wire \ramloop[13].ram.r_n_5 ;
  wire \ramloop[13].ram.r_n_6 ;
  wire \ramloop[13].ram.r_n_7 ;
  wire \ramloop[13].ram.r_n_8 ;
  wire \ramloop[1].ram.r_n_0 ;
  wire \ramloop[1].ram.r_n_1 ;
  wire \ramloop[1].ram.r_n_2 ;
  wire \ramloop[1].ram.r_n_3 ;
  wire \ramloop[2].ram.r_n_0 ;
  wire \ramloop[3].ram.r_n_0 ;
  wire \ramloop[4].ram.r_n_0 ;
  wire \ramloop[5].ram.r_n_0 ;
  wire \ramloop[5].ram.r_n_1 ;
  wire \ramloop[5].ram.r_n_2 ;
  wire \ramloop[5].ram.r_n_3 ;
  wire \ramloop[5].ram.r_n_4 ;
  wire \ramloop[5].ram.r_n_5 ;
  wire \ramloop[5].ram.r_n_6 ;
  wire \ramloop[5].ram.r_n_7 ;
  wire \ramloop[5].ram.r_n_8 ;
  wire \ramloop[5].ram.r_n_9 ;
  wire \ramloop[6].ram.r_n_0 ;
  wire \ramloop[6].ram.r_n_1 ;
  wire \ramloop[6].ram.r_n_2 ;
  wire \ramloop[6].ram.r_n_3 ;
  wire \ramloop[6].ram.r_n_4 ;
  wire \ramloop[6].ram.r_n_5 ;
  wire \ramloop[6].ram.r_n_6 ;
  wire \ramloop[6].ram.r_n_7 ;
  wire \ramloop[6].ram.r_n_8 ;
  wire \ramloop[7].ram.r_n_0 ;
  wire \ramloop[7].ram.r_n_1 ;
  wire \ramloop[7].ram.r_n_2 ;
  wire \ramloop[7].ram.r_n_3 ;
  wire \ramloop[7].ram.r_n_4 ;
  wire \ramloop[7].ram.r_n_5 ;
  wire \ramloop[7].ram.r_n_6 ;
  wire \ramloop[7].ram.r_n_7 ;
  wire \ramloop[7].ram.r_n_8 ;
  wire \ramloop[8].ram.r_n_0 ;
  wire \ramloop[8].ram.r_n_1 ;
  wire \ramloop[8].ram.r_n_2 ;
  wire \ramloop[8].ram.r_n_3 ;
  wire \ramloop[8].ram.r_n_4 ;
  wire \ramloop[8].ram.r_n_5 ;
  wire \ramloop[8].ram.r_n_6 ;
  wire \ramloop[8].ram.r_n_7 ;
  wire \ramloop[8].ram.r_n_8 ;
  wire \ramloop[9].ram.r_n_0 ;
  wire \ramloop[9].ram.r_n_1 ;
  wire \ramloop[9].ram.r_n_2 ;
  wire \ramloop[9].ram.r_n_3 ;
  wire \ramloop[9].ram.r_n_4 ;
  wire \ramloop[9].ram.r_n_5 ;
  wire \ramloop[9].ram.r_n_6 ;
  wire \ramloop[9].ram.r_n_7 ;
  wire \ramloop[9].ram.r_n_8 ;
  wire [0:0]\wr_rst_reg_reg[15] ;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_mux__parameterized2 \has_mux_b.B 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ({\ramloop[1].ram.r_n_0 ,\ramloop[1].ram.r_n_1 ,\ramloop[1].ram.r_n_2 ,\ramloop[1].ram.r_n_3 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[6].ram.r_n_0 ,\ramloop[6].ram.r_n_1 ,\ramloop[6].ram.r_n_2 ,\ramloop[6].ram.r_n_3 ,\ramloop[6].ram.r_n_4 ,\ramloop[6].ram.r_n_5 ,\ramloop[6].ram.r_n_6 ,\ramloop[6].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ({\ramloop[8].ram.r_n_0 ,\ramloop[8].ram.r_n_1 ,\ramloop[8].ram.r_n_2 ,\ramloop[8].ram.r_n_3 ,\ramloop[8].ram.r_n_4 ,\ramloop[8].ram.r_n_5 ,\ramloop[8].ram.r_n_6 ,\ramloop[8].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ({\ramloop[5].ram.r_n_0 ,\ramloop[5].ram.r_n_1 ,\ramloop[5].ram.r_n_2 ,\ramloop[5].ram.r_n_3 ,\ramloop[5].ram.r_n_4 ,\ramloop[5].ram.r_n_5 ,\ramloop[5].ram.r_n_6 ,\ramloop[5].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 (\ramloop[4].ram.r_n_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 (\ramloop[6].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 (\ramloop[8].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13 (\ramloop[5].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14 (\ramloop[7].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15 (\ramloop[10].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16 (\ramloop[12].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17 (\ramloop[9].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18 (\ramloop[11].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ({\ramloop[7].ram.r_n_0 ,\ramloop[7].ram.r_n_1 ,\ramloop[7].ram.r_n_2 ,\ramloop[7].ram.r_n_3 ,\ramloop[7].ram.r_n_4 ,\ramloop[7].ram.r_n_5 ,\ramloop[7].ram.r_n_6 ,\ramloop[7].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ({\ramloop[10].ram.r_n_0 ,\ramloop[10].ram.r_n_1 ,\ramloop[10].ram.r_n_2 ,\ramloop[10].ram.r_n_3 ,\ramloop[10].ram.r_n_4 ,\ramloop[10].ram.r_n_5 ,\ramloop[10].ram.r_n_6 ,\ramloop[10].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 ({\ramloop[12].ram.r_n_0 ,\ramloop[12].ram.r_n_1 ,\ramloop[12].ram.r_n_2 ,\ramloop[12].ram.r_n_3 ,\ramloop[12].ram.r_n_4 ,\ramloop[12].ram.r_n_5 ,\ramloop[12].ram.r_n_6 ,\ramloop[12].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 ({\ramloop[9].ram.r_n_0 ,\ramloop[9].ram.r_n_1 ,\ramloop[9].ram.r_n_2 ,\ramloop[9].ram.r_n_3 ,\ramloop[9].ram.r_n_4 ,\ramloop[9].ram.r_n_5 ,\ramloop[9].ram.r_n_6 ,\ramloop[9].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 ({\ramloop[11].ram.r_n_0 ,\ramloop[11].ram.r_n_1 ,\ramloop[11].ram.r_n_2 ,\ramloop[11].ram.r_n_3 ,\ramloop[11].ram.r_n_4 ,\ramloop[11].ram.r_n_5 ,\ramloop[11].ram.r_n_6 ,\ramloop[11].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 (ram_doutb),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 (\ramloop[2].ram.r_n_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 (\ramloop[3].ram.r_n_0 ),
        .DOBDO({\ramloop[13].ram.r_n_0 ,\ramloop[13].ram.r_n_1 ,\ramloop[13].ram.r_n_2 ,\ramloop[13].ram.r_n_3 ,\ramloop[13].ram.r_n_4 ,\ramloop[13].ram.r_n_5 ,\ramloop[13].ram.r_n_6 ,\ramloop[13].ram.r_n_7 }),
        .DOPBDOP(\ramloop[13].ram.r_n_8 ),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] [15:11]));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized17 \ramloop[0].ram.r 
       (.ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .Q({Q[27:13],Q[0]}),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[15] (\gfwd_mode.storage_data1_reg[16] [14:0]),
        .\gstage1.q_dly_reg[0] (ram_doutb),
        .ram_rstram_b_2(ram_rstram_b_2));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized27 \ramloop[10].ram.r 
       (.ENA_I_12(ENA_I_12),
        .ENB_I_13(ENB_I_13),
        .Q(Q[24:4]),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gstage1.q_dly_reg[11] ({\ramloop[10].ram.r_n_0 ,\ramloop[10].ram.r_n_1 ,\ramloop[10].ram.r_n_2 ,\ramloop[10].ram.r_n_3 ,\ramloop[10].ram.r_n_4 ,\ramloop[10].ram.r_n_5 ,\ramloop[10].ram.r_n_6 ,\ramloop[10].ram.r_n_7 }),
        .\gstage1.q_dly_reg[12] (\ramloop[10].ram.r_n_8 ),
        .ram_rstram_b_2(ram_rstram_b_2));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized28 \ramloop[11].ram.r 
       (.ENA_I_14(ENA_I_14),
        .ENB_I_15(ENB_I_15),
        .Q(Q[24:4]),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gstage1.q_dly_reg[11] ({\ramloop[11].ram.r_n_0 ,\ramloop[11].ram.r_n_1 ,\ramloop[11].ram.r_n_2 ,\ramloop[11].ram.r_n_3 ,\ramloop[11].ram.r_n_4 ,\ramloop[11].ram.r_n_5 ,\ramloop[11].ram.r_n_6 ,\ramloop[11].ram.r_n_7 }),
        .\gstage1.q_dly_reg[12] (\ramloop[11].ram.r_n_8 ),
        .ram_rstram_b_2(ram_rstram_b_2));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized29 \ramloop[12].ram.r 
       (.ENA_I_16(ENA_I_16),
        .ENB_I_17(ENB_I_17),
        .Q(Q[24:4]),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gstage1.q_dly_reg[11] ({\ramloop[12].ram.r_n_0 ,\ramloop[12].ram.r_n_1 ,\ramloop[12].ram.r_n_2 ,\ramloop[12].ram.r_n_3 ,\ramloop[12].ram.r_n_4 ,\ramloop[12].ram.r_n_5 ,\ramloop[12].ram.r_n_6 ,\ramloop[12].ram.r_n_7 }),
        .\gstage1.q_dly_reg[12] (\ramloop[12].ram.r_n_8 ),
        .ram_rstram_b_2(ram_rstram_b_2));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized30 \ramloop[13].ram.r 
       (.DOBDO({\ramloop[13].ram.r_n_0 ,\ramloop[13].ram.r_n_1 ,\ramloop[13].ram.r_n_2 ,\ramloop[13].ram.r_n_3 ,\ramloop[13].ram.r_n_4 ,\ramloop[13].ram.r_n_5 ,\ramloop[13].ram.r_n_6 ,\ramloop[13].ram.r_n_7 }),
        .DOPBDOP(\ramloop[13].ram.r_n_8 ),
        .ENA_I_18(ENA_I_18),
        .ENB_I_19(ENB_I_19),
        .Q(Q[23:4]),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[11] (\gfwd_mode.storage_data1_reg[16] [10:0]),
        .ram_rstram_b_2(ram_rstram_b_2));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized18 \ramloop[1].ram.r 
       (.ENA_I_0(ENA_I_0),
        .ENB_I_1(ENB_I_1),
        .Q({Q[24:13],Q[3:0]}),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gstage1.q_dly_reg[3] ({\ramloop[1].ram.r_n_0 ,\ramloop[1].ram.r_n_1 ,\ramloop[1].ram.r_n_2 ,\ramloop[1].ram.r_n_3 }),
        .ram_rstram_b_2(ram_rstram_b_2));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized19 \ramloop[2].ram.r 
       (.ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .Q({Q[27:13],Q[1]}),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[15] (\gfwd_mode.storage_data1_reg[16] [14:0]),
        .\gstage1.q_dly_reg[1] (\ramloop[2].ram.r_n_0 ),
        .ram_rstram_b_2(ram_rstram_b_2));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized20 \ramloop[3].ram.r 
       (.ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .Q({Q[27:13],Q[2]}),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[15] (\gfwd_mode.storage_data1_reg[16] [14:0]),
        .\gstage1.q_dly_reg[2] (\ramloop[3].ram.r_n_0 ),
        .ram_rstram_b_2(ram_rstram_b_2));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized21 \ramloop[4].ram.r 
       (.ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .Q({Q[27:13],Q[3]}),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[15] (\gfwd_mode.storage_data1_reg[16] [14:0]),
        .\gstage1.q_dly_reg[3] (\ramloop[4].ram.r_n_0 ),
        .ram_rstram_b_2(ram_rstram_b_2));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized22 \ramloop[5].ram.r 
       (.ENA_I_2(ENA_I_2),
        .ENB_I_3(ENB_I_3),
        .Q(Q[24:4]),
        .\SAFETY_CKT_GEN.POR_A_reg (\ramloop[5].ram.r_n_9 ),
        .\SAFETY_CKT_GEN.POR_A_reg_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gstage1.q_dly_reg[11] ({\ramloop[5].ram.r_n_0 ,\ramloop[5].ram.r_n_1 ,\ramloop[5].ram.r_n_2 ,\ramloop[5].ram.r_n_3 ,\ramloop[5].ram.r_n_4 ,\ramloop[5].ram.r_n_5 ,\ramloop[5].ram.r_n_6 ,\ramloop[5].ram.r_n_7 }),
        .\gstage1.q_dly_reg[12] (\ramloop[5].ram.r_n_8 ),
        .ram_rstram_b_2(ram_rstram_b_2));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized23 \ramloop[6].ram.r 
       (.ENA_I_4(ENA_I_4),
        .ENB_I_5(ENB_I_5),
        .Q(Q[24:4]),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gstage1.q_dly_reg[11] ({\ramloop[6].ram.r_n_0 ,\ramloop[6].ram.r_n_1 ,\ramloop[6].ram.r_n_2 ,\ramloop[6].ram.r_n_3 ,\ramloop[6].ram.r_n_4 ,\ramloop[6].ram.r_n_5 ,\ramloop[6].ram.r_n_6 ,\ramloop[6].ram.r_n_7 }),
        .\gstage1.q_dly_reg[12] (\ramloop[6].ram.r_n_8 ),
        .ram_rstram_b_2(ram_rstram_b_2));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized24 \ramloop[7].ram.r 
       (.ENA_I_6(ENA_I_6),
        .ENB_I_7(ENB_I_7),
        .Q(Q[24:4]),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gstage1.q_dly_reg[11] ({\ramloop[7].ram.r_n_0 ,\ramloop[7].ram.r_n_1 ,\ramloop[7].ram.r_n_2 ,\ramloop[7].ram.r_n_3 ,\ramloop[7].ram.r_n_4 ,\ramloop[7].ram.r_n_5 ,\ramloop[7].ram.r_n_6 ,\ramloop[7].ram.r_n_7 }),
        .\gstage1.q_dly_reg[12] (\ramloop[7].ram.r_n_8 ),
        .ram_rstram_b_2(ram_rstram_b_2));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized25 \ramloop[8].ram.r 
       (.ENA_I_8(ENA_I_8),
        .ENB_I_9(ENB_I_9),
        .Q(Q[24:4]),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gstage1.q_dly_reg[11] ({\ramloop[8].ram.r_n_0 ,\ramloop[8].ram.r_n_1 ,\ramloop[8].ram.r_n_2 ,\ramloop[8].ram.r_n_3 ,\ramloop[8].ram.r_n_4 ,\ramloop[8].ram.r_n_5 ,\ramloop[8].ram.r_n_6 ,\ramloop[8].ram.r_n_7 }),
        .\gstage1.q_dly_reg[12] (\ramloop[8].ram.r_n_8 ),
        .ram_rstram_b_2(ram_rstram_b_2));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized26 \ramloop[9].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .ENA_I_10(ENA_I_10),
        .ENA_dly_D(ENA_dly_D),
        .ENB_I_11(ENB_I_11),
        .ENB_dly_D(ENB_dly_D),
        .Q(Q[24:4]),
        .\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] (\ramloop[5].ram.r_n_9 ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gstage1.q_dly_reg[11] ({\ramloop[9].ram.r_n_0 ,\ramloop[9].ram.r_n_1 ,\ramloop[9].ram.r_n_2 ,\ramloop[9].ram.r_n_3 ,\ramloop[9].ram.r_n_4 ,\ramloop[9].ram.r_n_5 ,\ramloop[9].ram.r_n_6 ,\ramloop[9].ram.r_n_7 }),
        .\gstage1.q_dly_reg[12] (\ramloop[9].ram.r_n_8 ),
        .ram_rstram_b_2(ram_rstram_b_2),
        .\wr_rst_reg_reg[15] (\wr_rst_reg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized2
   (D,
    ENB_dly_D,
    aclk,
    ENB_I,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    DIN,
    WEBWE,
    out,
    mcpf_to_argen_tvalid);
  output [13:0]D;
  output ENB_dly_D;
  input aclk;
  input ENB_I;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [14:0]DIN;
  input [0:0]WEBWE;
  input out;
  input mcpf_to_argen_tvalid;

  wire [13:0]D;
  wire [14:0]DIN;
  wire ENB_I;
  wire ENB_dly_D;
  wire [0:0]WEBWE;
  wire aclk;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire mcpf_to_argen_tvalid;
  wire out;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized31 \ramloop[0].ram.r 
       (.D(D),
        .DIN(DIN),
        .ENB_I(ENB_I),
        .ENB_dly_D(ENB_dly_D),
        .WEBWE(WEBWE),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .out(out));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_mux" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_mux__parameterized0
   (D,
    bram_rd_en,
    \gfwd_mode.storage_data1_reg[16] ,
    aclk,
    p_2_out,
    DOBDO,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 ,
    DOPBDOP,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18 );
  output [14:0]D;
  input bram_rd_en;
  input [4:0]\gfwd_mode.storage_data1_reg[16] ;
  input aclk;
  input [8:0]p_2_out;
  input [7:0]DOBDO;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 ;
  input [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 ;
  input [0:0]DOPBDOP;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16 ;
  input [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18 ;

  wire [14:0]D;
  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ;
  wire [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 ;
  wire [7:0]DOBDO;
  wire [0:0]DOPBDOP;
  wire aclk;
  wire bram_rd_en;
  wire [4:0]\gfwd_mode.storage_data1_reg[16] ;
  wire \gstage1.q_dly[10]_i_2_n_0 ;
  wire \gstage1.q_dly[10]_i_3_n_0 ;
  wire \gstage1.q_dly[11]_i_2_n_0 ;
  wire \gstage1.q_dly[11]_i_3_n_0 ;
  wire \gstage1.q_dly[12]_i_2_n_0 ;
  wire \gstage1.q_dly[12]_i_3_n_0 ;
  wire \gstage1.q_dly[13]_i_2_n_0 ;
  wire \gstage1.q_dly[13]_i_3_n_0 ;
  wire \gstage1.q_dly[14]_i_2_n_0 ;
  wire \gstage1.q_dly[14]_i_3_n_0 ;
  wire \gstage1.q_dly[14]_i_4_n_0 ;
  wire \gstage1.q_dly[6]_i_2_n_0 ;
  wire \gstage1.q_dly[6]_i_3_n_0 ;
  wire \gstage1.q_dly[7]_i_2_n_0 ;
  wire \gstage1.q_dly[7]_i_3_n_0 ;
  wire \gstage1.q_dly[8]_i_2_n_0 ;
  wire \gstage1.q_dly[8]_i_3_n_0 ;
  wire \gstage1.q_dly[9]_i_2_n_0 ;
  wire \gstage1.q_dly[9]_i_3_n_0 ;
  wire [8:0]p_2_out;
  wire [4:0]sel_pipe;

  LUT5 #(
    .INIT(32'h04FF0400)) 
    \gstage1.q_dly[0]_i_1 
       (.I0(sel_pipe[3]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 [0]),
        .I2(sel_pipe[2]),
        .I3(sel_pipe[4]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hC0C0C0C0FFC0EAEA)) 
    \gstage1.q_dly[10]_i_1 
       (.I0(\gstage1.q_dly[10]_i_2_n_0 ),
        .I1(\gstage1.q_dly[14]_i_3_n_0 ),
        .I2(p_2_out[4]),
        .I3(\gstage1.q_dly[10]_i_3_n_0 ),
        .I4(sel_pipe[3]),
        .I5(sel_pipe[4]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[10]_i_2 
       (.I0(DOBDO[4]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [4]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [4]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [4]),
        .O(\gstage1.q_dly[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[10]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [4]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [4]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [4]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [4]),
        .O(\gstage1.q_dly[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hC0C0C0C0FFC0EAEA)) 
    \gstage1.q_dly[11]_i_1 
       (.I0(\gstage1.q_dly[11]_i_2_n_0 ),
        .I1(\gstage1.q_dly[14]_i_3_n_0 ),
        .I2(p_2_out[5]),
        .I3(\gstage1.q_dly[11]_i_3_n_0 ),
        .I4(sel_pipe[3]),
        .I5(sel_pipe[4]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[11]_i_2 
       (.I0(DOBDO[5]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [5]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [5]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [5]),
        .O(\gstage1.q_dly[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[11]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [5]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [5]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [5]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [5]),
        .O(\gstage1.q_dly[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hC0C0C0C0FFC0EAEA)) 
    \gstage1.q_dly[12]_i_1 
       (.I0(\gstage1.q_dly[12]_i_2_n_0 ),
        .I1(\gstage1.q_dly[14]_i_3_n_0 ),
        .I2(p_2_out[6]),
        .I3(\gstage1.q_dly[12]_i_3_n_0 ),
        .I4(sel_pipe[3]),
        .I5(sel_pipe[4]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[12]_i_2 
       (.I0(DOBDO[6]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [6]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [6]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [6]),
        .O(\gstage1.q_dly[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[12]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [6]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [6]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [6]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [6]),
        .O(\gstage1.q_dly[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hC0C0C0C0FFC0EAEA)) 
    \gstage1.q_dly[13]_i_1 
       (.I0(\gstage1.q_dly[13]_i_2_n_0 ),
        .I1(\gstage1.q_dly[14]_i_3_n_0 ),
        .I2(p_2_out[7]),
        .I3(\gstage1.q_dly[13]_i_3_n_0 ),
        .I4(sel_pipe[3]),
        .I5(sel_pipe[4]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[13]_i_2 
       (.I0(DOBDO[7]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [7]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [7]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [7]),
        .O(\gstage1.q_dly[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[13]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [7]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [7]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [7]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [7]),
        .O(\gstage1.q_dly[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hC0C0C0C0FFC0EAEA)) 
    \gstage1.q_dly[14]_i_1 
       (.I0(\gstage1.q_dly[14]_i_2_n_0 ),
        .I1(\gstage1.q_dly[14]_i_3_n_0 ),
        .I2(p_2_out[8]),
        .I3(\gstage1.q_dly[14]_i_4_n_0 ),
        .I4(sel_pipe[3]),
        .I5(sel_pipe[4]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[14]_i_2 
       (.I0(DOPBDOP),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 ),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 ),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 ),
        .O(\gstage1.q_dly[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \gstage1.q_dly[14]_i_3 
       (.I0(sel_pipe[2]),
        .I1(sel_pipe[1]),
        .I2(sel_pipe[4]),
        .I3(sel_pipe[3]),
        .I4(sel_pipe[0]),
        .O(\gstage1.q_dly[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[14]_i_4 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13 ),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14 ),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15 ),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16 ),
        .O(\gstage1.q_dly[14]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \gstage1.q_dly[1]_i_1 
       (.I0(sel_pipe[3]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 [1]),
        .I2(sel_pipe[2]),
        .I3(sel_pipe[4]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
    \gstage1.q_dly[2]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram [0]),
        .I1(sel_pipe[3]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(sel_pipe[4]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
    \gstage1.q_dly[3]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram [1]),
        .I1(sel_pipe[3]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(sel_pipe[4]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
    \gstage1.q_dly[4]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram [2]),
        .I1(sel_pipe[3]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(sel_pipe[4]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
    \gstage1.q_dly[5]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram [3]),
        .I1(sel_pipe[3]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(sel_pipe[4]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hC0C0C0C0FFC0EAEA)) 
    \gstage1.q_dly[6]_i_1 
       (.I0(\gstage1.q_dly[6]_i_2_n_0 ),
        .I1(\gstage1.q_dly[14]_i_3_n_0 ),
        .I2(p_2_out[0]),
        .I3(\gstage1.q_dly[6]_i_3_n_0 ),
        .I4(sel_pipe[3]),
        .I5(sel_pipe[4]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[6]_i_2 
       (.I0(DOBDO[0]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [0]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [0]),
        .O(\gstage1.q_dly[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[6]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [0]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [0]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [0]),
        .O(\gstage1.q_dly[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hC0C0C0C0FFC0EAEA)) 
    \gstage1.q_dly[7]_i_1 
       (.I0(\gstage1.q_dly[7]_i_2_n_0 ),
        .I1(\gstage1.q_dly[14]_i_3_n_0 ),
        .I2(p_2_out[1]),
        .I3(\gstage1.q_dly[7]_i_3_n_0 ),
        .I4(sel_pipe[3]),
        .I5(sel_pipe[4]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[7]_i_2 
       (.I0(DOBDO[1]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [1]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [1]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [1]),
        .O(\gstage1.q_dly[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[7]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [1]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [1]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [1]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [1]),
        .O(\gstage1.q_dly[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hC0C0C0C0FFC0EAEA)) 
    \gstage1.q_dly[8]_i_1 
       (.I0(\gstage1.q_dly[8]_i_2_n_0 ),
        .I1(\gstage1.q_dly[14]_i_3_n_0 ),
        .I2(p_2_out[2]),
        .I3(\gstage1.q_dly[8]_i_3_n_0 ),
        .I4(sel_pipe[3]),
        .I5(sel_pipe[4]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[8]_i_2 
       (.I0(DOBDO[2]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [2]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [2]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [2]),
        .O(\gstage1.q_dly[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[8]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [2]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [2]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [2]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [2]),
        .O(\gstage1.q_dly[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hC0C0C0C0FFC0EAEA)) 
    \gstage1.q_dly[9]_i_1 
       (.I0(\gstage1.q_dly[9]_i_2_n_0 ),
        .I1(\gstage1.q_dly[14]_i_3_n_0 ),
        .I2(p_2_out[3]),
        .I3(\gstage1.q_dly[9]_i_3_n_0 ),
        .I4(sel_pipe[3]),
        .I5(sel_pipe[4]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[9]_i_2 
       (.I0(DOBDO[3]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [3]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [3]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [3]),
        .O(\gstage1.q_dly[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[9]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [3]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [3]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [3]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [3]),
        .O(\gstage1.q_dly[9]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] 
       (.C(aclk),
        .CE(bram_rd_en),
        .D(\gfwd_mode.storage_data1_reg[16] [0]),
        .Q(sel_pipe[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] 
       (.C(aclk),
        .CE(bram_rd_en),
        .D(\gfwd_mode.storage_data1_reg[16] [1]),
        .Q(sel_pipe[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[2] 
       (.C(aclk),
        .CE(bram_rd_en),
        .D(\gfwd_mode.storage_data1_reg[16] [2]),
        .Q(sel_pipe[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[3] 
       (.C(aclk),
        .CE(bram_rd_en),
        .D(\gfwd_mode.storage_data1_reg[16] [3]),
        .Q(sel_pipe[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[4] 
       (.C(aclk),
        .CE(bram_rd_en),
        .D(\gfwd_mode.storage_data1_reg[16] [4]),
        .Q(sel_pipe[4]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_mux" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_mux__parameterized2
   (D,
    bram_rd_en,
    \gfwd_mode.storage_data1_reg[16] ,
    aclk,
    DOBDO,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 ,
    DOPBDOP,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18 );
  output [12:0]D;
  input bram_rd_en;
  input [4:0]\gfwd_mode.storage_data1_reg[16] ;
  input aclk;
  input [7:0]DOBDO;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 ;
  input [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 ;
  input [0:0]DOPBDOP;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18 ;

  wire [12:0]D;
  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 ;
  wire [7:0]DOBDO;
  wire [0:0]DOPBDOP;
  wire aclk;
  wire bram_rd_en;
  wire [4:0]\gfwd_mode.storage_data1_reg[16] ;
  wire \gstage1.q_dly[10]_i_2_n_0 ;
  wire \gstage1.q_dly[10]_i_3_n_0 ;
  wire \gstage1.q_dly[11]_i_2_n_0 ;
  wire \gstage1.q_dly[11]_i_3_n_0 ;
  wire \gstage1.q_dly[12]_i_2_n_0 ;
  wire \gstage1.q_dly[12]_i_3_n_0 ;
  wire \gstage1.q_dly[12]_i_4_n_0 ;
  wire \gstage1.q_dly[4]_i_2_n_0 ;
  wire \gstage1.q_dly[4]_i_3_n_0 ;
  wire \gstage1.q_dly[5]_i_2_n_0 ;
  wire \gstage1.q_dly[5]_i_3_n_0 ;
  wire \gstage1.q_dly[6]_i_2_n_0 ;
  wire \gstage1.q_dly[6]_i_3_n_0 ;
  wire \gstage1.q_dly[7]_i_2_n_0 ;
  wire \gstage1.q_dly[7]_i_3_n_0 ;
  wire \gstage1.q_dly[8]_i_2_n_0 ;
  wire \gstage1.q_dly[8]_i_3_n_0 ;
  wire \gstage1.q_dly[9]_i_2_n_0 ;
  wire \gstage1.q_dly[9]_i_3_n_0 ;
  wire [4:0]sel_pipe;

  LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
    \gstage1.q_dly[0]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram [0]),
        .I1(sel_pipe[3]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(sel_pipe[4]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hC0C0C0C0FFC0EAEA)) 
    \gstage1.q_dly[10]_i_1 
       (.I0(\gstage1.q_dly[10]_i_2_n_0 ),
        .I1(\gstage1.q_dly[12]_i_3_n_0 ),
        .I2(DOBDO[6]),
        .I3(\gstage1.q_dly[10]_i_3_n_0 ),
        .I4(sel_pipe[3]),
        .I5(sel_pipe[4]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[10]_i_2 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [6]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [6]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [6]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [6]),
        .O(\gstage1.q_dly[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[10]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [6]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [6]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [6]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 [6]),
        .O(\gstage1.q_dly[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hC0C0C0C0FFC0EAEA)) 
    \gstage1.q_dly[11]_i_1 
       (.I0(\gstage1.q_dly[11]_i_2_n_0 ),
        .I1(\gstage1.q_dly[12]_i_3_n_0 ),
        .I2(DOBDO[7]),
        .I3(\gstage1.q_dly[11]_i_3_n_0 ),
        .I4(sel_pipe[3]),
        .I5(sel_pipe[4]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[11]_i_2 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [7]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [7]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [7]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [7]),
        .O(\gstage1.q_dly[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[11]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [7]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [7]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [7]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 [7]),
        .O(\gstage1.q_dly[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hC0C0C0C0FFC0EAEA)) 
    \gstage1.q_dly[12]_i_1 
       (.I0(\gstage1.q_dly[12]_i_2_n_0 ),
        .I1(\gstage1.q_dly[12]_i_3_n_0 ),
        .I2(DOPBDOP),
        .I3(\gstage1.q_dly[12]_i_4_n_0 ),
        .I4(sel_pipe[3]),
        .I5(sel_pipe[4]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[12]_i_2 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 ),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 ),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13 ),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14 ),
        .O(\gstage1.q_dly[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \gstage1.q_dly[12]_i_3 
       (.I0(sel_pipe[2]),
        .I1(sel_pipe[1]),
        .I2(sel_pipe[4]),
        .I3(sel_pipe[3]),
        .I4(sel_pipe[0]),
        .O(\gstage1.q_dly[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[12]_i_4 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15 ),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16 ),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17 ),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18 ),
        .O(\gstage1.q_dly[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
    \gstage1.q_dly[1]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram [1]),
        .I1(sel_pipe[3]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(sel_pipe[4]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
    \gstage1.q_dly[2]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram [2]),
        .I1(sel_pipe[3]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(sel_pipe[4]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
    \gstage1.q_dly[3]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram [3]),
        .I1(sel_pipe[3]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(sel_pipe[4]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hC0C0C0C0FFC0EAEA)) 
    \gstage1.q_dly[4]_i_1 
       (.I0(\gstage1.q_dly[4]_i_2_n_0 ),
        .I1(\gstage1.q_dly[12]_i_3_n_0 ),
        .I2(DOBDO[0]),
        .I3(\gstage1.q_dly[4]_i_3_n_0 ),
        .I4(sel_pipe[3]),
        .I5(sel_pipe[4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[4]_i_2 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [0]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [0]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [0]),
        .O(\gstage1.q_dly[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[4]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [0]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [0]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 [0]),
        .O(\gstage1.q_dly[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hC0C0C0C0FFC0EAEA)) 
    \gstage1.q_dly[5]_i_1 
       (.I0(\gstage1.q_dly[5]_i_2_n_0 ),
        .I1(\gstage1.q_dly[12]_i_3_n_0 ),
        .I2(DOBDO[1]),
        .I3(\gstage1.q_dly[5]_i_3_n_0 ),
        .I4(sel_pipe[3]),
        .I5(sel_pipe[4]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[5]_i_2 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [1]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [1]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [1]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [1]),
        .O(\gstage1.q_dly[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[5]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [1]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [1]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [1]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 [1]),
        .O(\gstage1.q_dly[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hC0C0C0C0FFC0EAEA)) 
    \gstage1.q_dly[6]_i_1 
       (.I0(\gstage1.q_dly[6]_i_2_n_0 ),
        .I1(\gstage1.q_dly[12]_i_3_n_0 ),
        .I2(DOBDO[2]),
        .I3(\gstage1.q_dly[6]_i_3_n_0 ),
        .I4(sel_pipe[3]),
        .I5(sel_pipe[4]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[6]_i_2 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [2]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [2]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [2]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [2]),
        .O(\gstage1.q_dly[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[6]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [2]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [2]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [2]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 [2]),
        .O(\gstage1.q_dly[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hC0C0C0C0FFC0EAEA)) 
    \gstage1.q_dly[7]_i_1 
       (.I0(\gstage1.q_dly[7]_i_2_n_0 ),
        .I1(\gstage1.q_dly[12]_i_3_n_0 ),
        .I2(DOBDO[3]),
        .I3(\gstage1.q_dly[7]_i_3_n_0 ),
        .I4(sel_pipe[3]),
        .I5(sel_pipe[4]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[7]_i_2 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [3]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [3]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [3]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [3]),
        .O(\gstage1.q_dly[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[7]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [3]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [3]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [3]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 [3]),
        .O(\gstage1.q_dly[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hC0C0C0C0FFC0EAEA)) 
    \gstage1.q_dly[8]_i_1 
       (.I0(\gstage1.q_dly[8]_i_2_n_0 ),
        .I1(\gstage1.q_dly[12]_i_3_n_0 ),
        .I2(DOBDO[4]),
        .I3(\gstage1.q_dly[8]_i_3_n_0 ),
        .I4(sel_pipe[3]),
        .I5(sel_pipe[4]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[8]_i_2 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [4]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [4]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [4]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [4]),
        .O(\gstage1.q_dly[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[8]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [4]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [4]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [4]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 [4]),
        .O(\gstage1.q_dly[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hC0C0C0C0FFC0EAEA)) 
    \gstage1.q_dly[9]_i_1 
       (.I0(\gstage1.q_dly[9]_i_2_n_0 ),
        .I1(\gstage1.q_dly[12]_i_3_n_0 ),
        .I2(DOBDO[5]),
        .I3(\gstage1.q_dly[9]_i_3_n_0 ),
        .I4(sel_pipe[3]),
        .I5(sel_pipe[4]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[9]_i_2 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [5]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [5]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [5]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [5]),
        .O(\gstage1.q_dly[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[9]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [5]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [5]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [5]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 [5]),
        .O(\gstage1.q_dly[9]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] 
       (.C(aclk),
        .CE(bram_rd_en),
        .D(\gfwd_mode.storage_data1_reg[16] [0]),
        .Q(sel_pipe[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] 
       (.C(aclk),
        .CE(bram_rd_en),
        .D(\gfwd_mode.storage_data1_reg[16] [1]),
        .Q(sel_pipe[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[2] 
       (.C(aclk),
        .CE(bram_rd_en),
        .D(\gfwd_mode.storage_data1_reg[16] [2]),
        .Q(sel_pipe[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[3] 
       (.C(aclk),
        .CE(bram_rd_en),
        .D(\gfwd_mode.storage_data1_reg[16] [3]),
        .Q(sel_pipe[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[4] 
       (.C(aclk),
        .CE(bram_rd_en),
        .D(\gfwd_mode.storage_data1_reg[16] [4]),
        .Q(sel_pipe[4]),
        .R(1'b0));
endmodule

module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width
   (D,
    ENB_dly_D,
    aclk,
    ENB_I,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    \gfwd_mode.storage_data1_reg[33] ,
    E,
    m_axi_wvalid_i,
    out);
  output [32:0]D;
  output ENB_dly_D;
  input aclk;
  input ENB_I;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [32:0]\gfwd_mode.storage_data1_reg[33] ;
  input [0:0]E;
  input m_axi_wvalid_i;
  input out;

  wire [32:0]D;
  wire [0:0]E;
  wire ENB_I;
  wire ENB_dly;
  wire ENB_dly_D;
  wire POR_B;
  wire [4:0]RSTB_SHFT_REG;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ;
  wire aclk;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire [32:0]\gfwd_mode.storage_data1_reg[33] ;
  wire m_axi_wvalid_i;
  wire out;
  wire p_1_out;

  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(ENB_dly),
        .Q(ENB_dly_D),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(POR_B),
        .Q(ENB_dly),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_B_i_1__0 
       (.I0(RSTB_SHFT_REG[4]),
        .I1(RSTB_SHFT_REG[0]),
        .O(p_1_out));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_B_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(p_1_out),
        .Q(POR_B),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(RSTB_SHFT_REG[0]),
        .R(1'b0));
  (* srl_bus_name = "U0/\inst_vfifo/w_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg " *) 
  (* srl_name = "U0/\inst_vfifo/w_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(RSTB_SHFT_REG[0]),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(RSTB_SHFT_REG[4]),
        .R(1'b0));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper \prim_noinit.ram 
       (.D(D),
        .E(E),
        .ENB_I(ENB_I),
        .ENB_dly_D(ENB_dly_D),
        .POR_B(POR_B),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .\gfwd_mode.storage_data1_reg[33] (\gfwd_mode.storage_data1_reg[33] ),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .out(out));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized0
   (\gstage1.q_dly_reg[0] ,
    aclk,
    ENA_I,
    ENB_I,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[15] );
  output [0:0]\gstage1.q_dly_reg[0] ;
  input aclk;
  input ENA_I;
  input ENB_I;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [15:0]Q;
  input [14:0]\gfwd_mode.storage_data1_reg[15] ;

  wire ENA_I;
  wire ENB_I;
  wire [15:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [14:0]\gfwd_mode.storage_data1_reg[15] ;
  wire [0:0]\gstage1.q_dly_reg[0] ;
  wire ram_rstram_b;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized0 \prim_noinit.ram 
       (.ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[15] (\gfwd_mode.storage_data1_reg[15] ),
        .\gstage1.q_dly_reg[0] (\gstage1.q_dly_reg[0] ),
        .ram_rstram_b(ram_rstram_b));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized1
   (\gstage1.q_dly_reg[1] ,
    aclk,
    ENA_I_0,
    ENB_I_1,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[13] );
  output [1:0]\gstage1.q_dly_reg[1] ;
  input aclk;
  input ENA_I_0;
  input ENB_I_1;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [14:0]Q;
  input [12:0]\gfwd_mode.storage_data1_reg[13] ;

  wire ENA_I_0;
  wire ENB_I_1;
  wire [14:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [12:0]\gfwd_mode.storage_data1_reg[13] ;
  wire [1:0]\gstage1.q_dly_reg[1] ;
  wire ram_rstram_b;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized1 \prim_noinit.ram 
       (.ENA_I_0(ENA_I_0),
        .ENB_I_1(ENB_I_1),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[13] (\gfwd_mode.storage_data1_reg[13] ),
        .\gstage1.q_dly_reg[1] (\gstage1.q_dly_reg[1] ),
        .ram_rstram_b(ram_rstram_b));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized10
   (\gstage1.q_dly_reg[13] ,
    \gstage1.q_dly_reg[14] ,
    aclk,
    ENA_I_8,
    ENB_I_9,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[13] ;
  output [0:0]\gstage1.q_dly_reg[14] ;
  input aclk;
  input ENA_I_8;
  input ENB_I_9;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_8;
  wire ENB_I_9;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[13] ;
  wire [0:0]\gstage1.q_dly_reg[14] ;
  wire ram_rstram_b;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized10 \prim_noinit.ram 
       (.ENA_I_8(ENA_I_8),
        .ENB_I_9(ENB_I_9),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gstage1.q_dly_reg[13] (\gstage1.q_dly_reg[13] ),
        .\gstage1.q_dly_reg[14] (\gstage1.q_dly_reg[14] ),
        .ram_rstram_b(ram_rstram_b));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized11
   (\gstage1.q_dly_reg[13] ,
    \gstage1.q_dly_reg[14] ,
    aclk,
    ENA_I_10,
    ENB_I_11,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[13] ;
  output [0:0]\gstage1.q_dly_reg[14] ;
  input aclk;
  input ENA_I_10;
  input ENB_I_11;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_10;
  wire ENB_I_11;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[13] ;
  wire [0:0]\gstage1.q_dly_reg[14] ;
  wire ram_rstram_b;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized11 \prim_noinit.ram 
       (.ENA_I_10(ENA_I_10),
        .ENB_I_11(ENB_I_11),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gstage1.q_dly_reg[13] (\gstage1.q_dly_reg[13] ),
        .\gstage1.q_dly_reg[14] (\gstage1.q_dly_reg[14] ),
        .ram_rstram_b(ram_rstram_b));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized12
   (\gstage1.q_dly_reg[13] ,
    \gstage1.q_dly_reg[14] ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    ENA_dly_D,
    ENB_dly_D,
    aclk,
    ENA_I_12,
    ENB_I_13,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[12] ,
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] ,
    \wr_rst_reg_reg[15] );
  output [7:0]\gstage1.q_dly_reg[13] ;
  output [0:0]\gstage1.q_dly_reg[14] ;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output ENA_dly_D;
  output ENB_dly_D;
  input aclk;
  input ENA_I_12;
  input ENB_I_13;
  input ram_rstram_b;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;
  input \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] ;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire ENA_I_12;
  wire ENA_dly;
  wire ENA_dly_D;
  wire ENB_I_13;
  wire ENB_dly;
  wire ENB_dly_D;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[13] ;
  wire [0:0]\gstage1.q_dly_reg[14] ;
  wire ram_rstram_b;
  wire [0:0]\wr_rst_reg_reg[15] ;

  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(ENA_dly),
        .Q(ENA_dly_D),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .Q(ENA_dly),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(ENB_dly),
        .Q(ENB_dly_D),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .Q(ENB_dly),
        .S(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_A_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .R(1'b0));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized12 \prim_noinit.ram 
       (.ENA_I_12(ENA_I_12),
        .ENB_I_13(ENB_I_13),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gstage1.q_dly_reg[13] (\gstage1.q_dly_reg[13] ),
        .\gstage1.q_dly_reg[14] (\gstage1.q_dly_reg[14] ),
        .ram_rstram_b(ram_rstram_b));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized13
   (\gstage1.q_dly_reg[13] ,
    \gstage1.q_dly_reg[14] ,
    aclk,
    ENA_I_14,
    ENB_I_15,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[13] ;
  output [0:0]\gstage1.q_dly_reg[14] ;
  input aclk;
  input ENA_I_14;
  input ENB_I_15;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_14;
  wire ENB_I_15;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[13] ;
  wire [0:0]\gstage1.q_dly_reg[14] ;
  wire ram_rstram_b;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized13 \prim_noinit.ram 
       (.ENA_I_14(ENA_I_14),
        .ENB_I_15(ENB_I_15),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gstage1.q_dly_reg[13] (\gstage1.q_dly_reg[13] ),
        .\gstage1.q_dly_reg[14] (\gstage1.q_dly_reg[14] ),
        .ram_rstram_b(ram_rstram_b));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized14
   (\gstage1.q_dly_reg[13] ,
    \gstage1.q_dly_reg[14] ,
    aclk,
    ENA_I_16,
    ENB_I_17,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[13] ;
  output [0:0]\gstage1.q_dly_reg[14] ;
  input aclk;
  input ENA_I_16;
  input ENB_I_17;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_16;
  wire ENB_I_17;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[13] ;
  wire [0:0]\gstage1.q_dly_reg[14] ;
  wire ram_rstram_b;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized14 \prim_noinit.ram 
       (.ENA_I_16(ENA_I_16),
        .ENB_I_17(ENB_I_17),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gstage1.q_dly_reg[13] (\gstage1.q_dly_reg[13] ),
        .\gstage1.q_dly_reg[14] (\gstage1.q_dly_reg[14] ),
        .ram_rstram_b(ram_rstram_b));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized15
   (\gstage1.q_dly_reg[13] ,
    \gstage1.q_dly_reg[14] ,
    aclk,
    ENA_I_18,
    ENB_I_19,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[13] ;
  output [0:0]\gstage1.q_dly_reg[14] ;
  input aclk;
  input ENA_I_18;
  input ENB_I_19;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_18;
  wire ENB_I_19;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[13] ;
  wire [0:0]\gstage1.q_dly_reg[14] ;
  wire ram_rstram_b;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized15 \prim_noinit.ram 
       (.ENA_I_18(ENA_I_18),
        .ENB_I_19(ENB_I_19),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gstage1.q_dly_reg[13] (\gstage1.q_dly_reg[13] ),
        .\gstage1.q_dly_reg[14] (\gstage1.q_dly_reg[14] ),
        .ram_rstram_b(ram_rstram_b));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized16
   (p_2_out,
    aclk,
    ENA_I_20,
    ENB_I_21,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[11] );
  output [8:0]p_2_out;
  input aclk;
  input ENA_I_20;
  input ENB_I_21;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [19:0]Q;
  input [10:0]\gfwd_mode.storage_data1_reg[11] ;

  wire ENA_I_20;
  wire ENB_I_21;
  wire [19:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [10:0]\gfwd_mode.storage_data1_reg[11] ;
  wire [8:0]p_2_out;
  wire ram_rstram_b;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized16 \prim_noinit.ram 
       (.ENA_I_20(ENA_I_20),
        .ENB_I_21(ENB_I_21),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[11] (\gfwd_mode.storage_data1_reg[11] ),
        .p_2_out(p_2_out),
        .ram_rstram_b(ram_rstram_b));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized17
   (\gstage1.q_dly_reg[0] ,
    aclk,
    ENA_I,
    ENB_I,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[15] );
  output [0:0]\gstage1.q_dly_reg[0] ;
  input aclk;
  input ENA_I;
  input ENB_I;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b_2;
  input [15:0]Q;
  input [14:0]\gfwd_mode.storage_data1_reg[15] ;

  wire ENA_I;
  wire ENB_I;
  wire [15:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [14:0]\gfwd_mode.storage_data1_reg[15] ;
  wire [0:0]\gstage1.q_dly_reg[0] ;
  wire ram_rstram_b_2;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized17 \prim_noinit.ram 
       (.ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[15] (\gfwd_mode.storage_data1_reg[15] ),
        .\gstage1.q_dly_reg[0] (\gstage1.q_dly_reg[0] ),
        .ram_rstram_b_2(ram_rstram_b_2));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized18
   (\gstage1.q_dly_reg[3] ,
    aclk,
    ENA_I_0,
    ENB_I_1,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [3:0]\gstage1.q_dly_reg[3] ;
  input aclk;
  input ENA_I_0;
  input ENB_I_1;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b_2;
  input [15:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_0;
  wire ENB_I_1;
  wire [15:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [3:0]\gstage1.q_dly_reg[3] ;
  wire ram_rstram_b_2;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized18 \prim_noinit.ram 
       (.ENA_I_0(ENA_I_0),
        .ENB_I_1(ENB_I_1),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gstage1.q_dly_reg[3] (\gstage1.q_dly_reg[3] ),
        .ram_rstram_b_2(ram_rstram_b_2));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized19
   (\gstage1.q_dly_reg[1] ,
    aclk,
    ENA_I,
    ENB_I,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[15] );
  output [0:0]\gstage1.q_dly_reg[1] ;
  input aclk;
  input ENA_I;
  input ENB_I;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b_2;
  input [15:0]Q;
  input [14:0]\gfwd_mode.storage_data1_reg[15] ;

  wire ENA_I;
  wire ENB_I;
  wire [15:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [14:0]\gfwd_mode.storage_data1_reg[15] ;
  wire [0:0]\gstage1.q_dly_reg[1] ;
  wire ram_rstram_b_2;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized19 \prim_noinit.ram 
       (.ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[15] (\gfwd_mode.storage_data1_reg[15] ),
        .\gstage1.q_dly_reg[1] (\gstage1.q_dly_reg[1] ),
        .ram_rstram_b_2(ram_rstram_b_2));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized2
   (\gstage1.q_dly_reg[1] ,
    aclk,
    ENA_I,
    ENB_I,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[15] );
  output [0:0]\gstage1.q_dly_reg[1] ;
  input aclk;
  input ENA_I;
  input ENB_I;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [15:0]Q;
  input [14:0]\gfwd_mode.storage_data1_reg[15] ;

  wire ENA_I;
  wire ENB_I;
  wire [15:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [14:0]\gfwd_mode.storage_data1_reg[15] ;
  wire [0:0]\gstage1.q_dly_reg[1] ;
  wire ram_rstram_b;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized2 \prim_noinit.ram 
       (.ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[15] (\gfwd_mode.storage_data1_reg[15] ),
        .\gstage1.q_dly_reg[1] (\gstage1.q_dly_reg[1] ),
        .ram_rstram_b(ram_rstram_b));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized20
   (\gstage1.q_dly_reg[2] ,
    aclk,
    ENA_I,
    ENB_I,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[15] );
  output [0:0]\gstage1.q_dly_reg[2] ;
  input aclk;
  input ENA_I;
  input ENB_I;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b_2;
  input [15:0]Q;
  input [14:0]\gfwd_mode.storage_data1_reg[15] ;

  wire ENA_I;
  wire ENB_I;
  wire [15:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [14:0]\gfwd_mode.storage_data1_reg[15] ;
  wire [0:0]\gstage1.q_dly_reg[2] ;
  wire ram_rstram_b_2;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized20 \prim_noinit.ram 
       (.ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[15] (\gfwd_mode.storage_data1_reg[15] ),
        .\gstage1.q_dly_reg[2] (\gstage1.q_dly_reg[2] ),
        .ram_rstram_b_2(ram_rstram_b_2));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized21
   (\gstage1.q_dly_reg[3] ,
    aclk,
    ENA_I,
    ENB_I,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[15] );
  output [0:0]\gstage1.q_dly_reg[3] ;
  input aclk;
  input ENA_I;
  input ENB_I;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b_2;
  input [15:0]Q;
  input [14:0]\gfwd_mode.storage_data1_reg[15] ;

  wire ENA_I;
  wire ENB_I;
  wire [15:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [14:0]\gfwd_mode.storage_data1_reg[15] ;
  wire [0:0]\gstage1.q_dly_reg[3] ;
  wire ram_rstram_b_2;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized21 \prim_noinit.ram 
       (.ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[15] (\gfwd_mode.storage_data1_reg[15] ),
        .\gstage1.q_dly_reg[3] (\gstage1.q_dly_reg[3] ),
        .ram_rstram_b_2(ram_rstram_b_2));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized22
   (\gstage1.q_dly_reg[11] ,
    \gstage1.q_dly_reg[12] ,
    \SAFETY_CKT_GEN.POR_A_reg ,
    aclk,
    ENA_I_2,
    ENB_I_3,
    \SAFETY_CKT_GEN.POR_A_reg_0 ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[11] ;
  output [0:0]\gstage1.q_dly_reg[12] ;
  output \SAFETY_CKT_GEN.POR_A_reg ;
  input aclk;
  input ENA_I_2;
  input ENB_I_3;
  input \SAFETY_CKT_GEN.POR_A_reg_0 ;
  input ram_rstram_b_2;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_2;
  wire ENB_I_3;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire \SAFETY_CKT_GEN.POR_A_reg_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[11] ;
  wire [0:0]\gstage1.q_dly_reg[12] ;
  wire ram_rstram_b_2;

  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_A_i_1__0 
       (.I0(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .I1(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .O(\SAFETY_CKT_GEN.POR_A_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized22 \prim_noinit.ram 
       (.ENA_I_2(ENA_I_2),
        .ENB_I_3(ENB_I_3),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg_0 ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gstage1.q_dly_reg[11] (\gstage1.q_dly_reg[11] ),
        .\gstage1.q_dly_reg[12] (\gstage1.q_dly_reg[12] ),
        .ram_rstram_b_2(ram_rstram_b_2));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized23
   (\gstage1.q_dly_reg[11] ,
    \gstage1.q_dly_reg[12] ,
    aclk,
    ENA_I_4,
    ENB_I_5,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[11] ;
  output [0:0]\gstage1.q_dly_reg[12] ;
  input aclk;
  input ENA_I_4;
  input ENB_I_5;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b_2;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_4;
  wire ENB_I_5;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[11] ;
  wire [0:0]\gstage1.q_dly_reg[12] ;
  wire ram_rstram_b_2;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized23 \prim_noinit.ram 
       (.ENA_I_4(ENA_I_4),
        .ENB_I_5(ENB_I_5),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gstage1.q_dly_reg[11] (\gstage1.q_dly_reg[11] ),
        .\gstage1.q_dly_reg[12] (\gstage1.q_dly_reg[12] ),
        .ram_rstram_b_2(ram_rstram_b_2));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized24
   (\gstage1.q_dly_reg[11] ,
    \gstage1.q_dly_reg[12] ,
    aclk,
    ENA_I_6,
    ENB_I_7,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[11] ;
  output [0:0]\gstage1.q_dly_reg[12] ;
  input aclk;
  input ENA_I_6;
  input ENB_I_7;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b_2;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_6;
  wire ENB_I_7;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[11] ;
  wire [0:0]\gstage1.q_dly_reg[12] ;
  wire ram_rstram_b_2;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized24 \prim_noinit.ram 
       (.ENA_I_6(ENA_I_6),
        .ENB_I_7(ENB_I_7),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gstage1.q_dly_reg[11] (\gstage1.q_dly_reg[11] ),
        .\gstage1.q_dly_reg[12] (\gstage1.q_dly_reg[12] ),
        .ram_rstram_b_2(ram_rstram_b_2));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized25
   (\gstage1.q_dly_reg[11] ,
    \gstage1.q_dly_reg[12] ,
    aclk,
    ENA_I_8,
    ENB_I_9,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[11] ;
  output [0:0]\gstage1.q_dly_reg[12] ;
  input aclk;
  input ENA_I_8;
  input ENB_I_9;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b_2;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_8;
  wire ENB_I_9;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[11] ;
  wire [0:0]\gstage1.q_dly_reg[12] ;
  wire ram_rstram_b_2;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized25 \prim_noinit.ram 
       (.ENA_I_8(ENA_I_8),
        .ENB_I_9(ENB_I_9),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gstage1.q_dly_reg[11] (\gstage1.q_dly_reg[11] ),
        .\gstage1.q_dly_reg[12] (\gstage1.q_dly_reg[12] ),
        .ram_rstram_b_2(ram_rstram_b_2));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized26
   (\gstage1.q_dly_reg[11] ,
    \gstage1.q_dly_reg[12] ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    ENA_dly_D,
    ENB_dly_D,
    aclk,
    ENA_I_10,
    ENB_I_11,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[12] ,
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] ,
    \wr_rst_reg_reg[15] );
  output [7:0]\gstage1.q_dly_reg[11] ;
  output [0:0]\gstage1.q_dly_reg[12] ;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output ENA_dly_D;
  output ENB_dly_D;
  input aclk;
  input ENA_I_10;
  input ENB_I_11;
  input ram_rstram_b_2;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;
  input \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] ;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire ENA_I_10;
  wire ENA_dly;
  wire ENA_dly_D;
  wire ENB_I_11;
  wire ENB_dly;
  wire ENB_dly_D;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[11] ;
  wire [0:0]\gstage1.q_dly_reg[12] ;
  wire ram_rstram_b_2;
  wire [0:0]\wr_rst_reg_reg[15] ;

  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(ENA_dly),
        .Q(ENA_dly_D),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .Q(ENA_dly),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(ENB_dly),
        .Q(ENB_dly_D),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .Q(ENB_dly),
        .S(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_A_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .R(1'b0));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized26 \prim_noinit.ram 
       (.ENA_I_10(ENA_I_10),
        .ENB_I_11(ENB_I_11),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gstage1.q_dly_reg[11] (\gstage1.q_dly_reg[11] ),
        .\gstage1.q_dly_reg[12] (\gstage1.q_dly_reg[12] ),
        .ram_rstram_b_2(ram_rstram_b_2));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized27
   (\gstage1.q_dly_reg[11] ,
    \gstage1.q_dly_reg[12] ,
    aclk,
    ENA_I_12,
    ENB_I_13,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[11] ;
  output [0:0]\gstage1.q_dly_reg[12] ;
  input aclk;
  input ENA_I_12;
  input ENB_I_13;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b_2;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_12;
  wire ENB_I_13;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[11] ;
  wire [0:0]\gstage1.q_dly_reg[12] ;
  wire ram_rstram_b_2;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized27 \prim_noinit.ram 
       (.ENA_I_12(ENA_I_12),
        .ENB_I_13(ENB_I_13),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gstage1.q_dly_reg[11] (\gstage1.q_dly_reg[11] ),
        .\gstage1.q_dly_reg[12] (\gstage1.q_dly_reg[12] ),
        .ram_rstram_b_2(ram_rstram_b_2));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized28
   (\gstage1.q_dly_reg[11] ,
    \gstage1.q_dly_reg[12] ,
    aclk,
    ENA_I_14,
    ENB_I_15,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[11] ;
  output [0:0]\gstage1.q_dly_reg[12] ;
  input aclk;
  input ENA_I_14;
  input ENB_I_15;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b_2;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_14;
  wire ENB_I_15;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[11] ;
  wire [0:0]\gstage1.q_dly_reg[12] ;
  wire ram_rstram_b_2;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized28 \prim_noinit.ram 
       (.ENA_I_14(ENA_I_14),
        .ENB_I_15(ENB_I_15),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gstage1.q_dly_reg[11] (\gstage1.q_dly_reg[11] ),
        .\gstage1.q_dly_reg[12] (\gstage1.q_dly_reg[12] ),
        .ram_rstram_b_2(ram_rstram_b_2));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized29
   (\gstage1.q_dly_reg[11] ,
    \gstage1.q_dly_reg[12] ,
    aclk,
    ENA_I_16,
    ENB_I_17,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[11] ;
  output [0:0]\gstage1.q_dly_reg[12] ;
  input aclk;
  input ENA_I_16;
  input ENB_I_17;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b_2;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_16;
  wire ENB_I_17;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[11] ;
  wire [0:0]\gstage1.q_dly_reg[12] ;
  wire ram_rstram_b_2;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized29 \prim_noinit.ram 
       (.ENA_I_16(ENA_I_16),
        .ENB_I_17(ENB_I_17),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gstage1.q_dly_reg[11] (\gstage1.q_dly_reg[11] ),
        .\gstage1.q_dly_reg[12] (\gstage1.q_dly_reg[12] ),
        .ram_rstram_b_2(ram_rstram_b_2));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized3
   (\gstage1.q_dly_reg[2] ,
    aclk,
    ENA_I,
    ENB_I,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[15] );
  output [0:0]\gstage1.q_dly_reg[2] ;
  input aclk;
  input ENA_I;
  input ENB_I;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [15:0]Q;
  input [14:0]\gfwd_mode.storage_data1_reg[15] ;

  wire ENA_I;
  wire ENB_I;
  wire [15:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [14:0]\gfwd_mode.storage_data1_reg[15] ;
  wire [0:0]\gstage1.q_dly_reg[2] ;
  wire ram_rstram_b;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized3 \prim_noinit.ram 
       (.ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[15] (\gfwd_mode.storage_data1_reg[15] ),
        .\gstage1.q_dly_reg[2] (\gstage1.q_dly_reg[2] ),
        .ram_rstram_b(ram_rstram_b));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized30
   (DOBDO,
    DOPBDOP,
    aclk,
    ENA_I_18,
    ENB_I_19,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[11] );
  output [7:0]DOBDO;
  output [0:0]DOPBDOP;
  input aclk;
  input ENA_I_18;
  input ENB_I_19;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b_2;
  input [19:0]Q;
  input [10:0]\gfwd_mode.storage_data1_reg[11] ;

  wire [7:0]DOBDO;
  wire [0:0]DOPBDOP;
  wire ENA_I_18;
  wire ENB_I_19;
  wire [19:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [10:0]\gfwd_mode.storage_data1_reg[11] ;
  wire ram_rstram_b_2;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized30 \prim_noinit.ram 
       (.DOBDO(DOBDO),
        .DOPBDOP(DOPBDOP),
        .ENA_I_18(ENA_I_18),
        .ENB_I_19(ENB_I_19),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[11] (\gfwd_mode.storage_data1_reg[11] ),
        .ram_rstram_b_2(ram_rstram_b_2));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized31
   (D,
    ENB_dly_D,
    aclk,
    ENB_I,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    DIN,
    WEBWE,
    out,
    mcpf_to_argen_tvalid);
  output [13:0]D;
  output ENB_dly_D;
  input aclk;
  input ENB_I;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [14:0]DIN;
  input [0:0]WEBWE;
  input out;
  input mcpf_to_argen_tvalid;

  wire [13:0]D;
  wire [14:0]DIN;
  wire ENB_I;
  wire ENB_dly;
  wire ENB_dly_D;
  wire POR_B;
  wire [4:0]RSTB_SHFT_REG;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ;
  wire [0:0]WEBWE;
  wire aclk;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire mcpf_to_argen_tvalid;
  wire out;
  wire p_1_out;

  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(ENB_dly),
        .Q(ENB_dly_D),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(POR_B),
        .Q(ENB_dly),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_B_i_1 
       (.I0(RSTB_SHFT_REG[4]),
        .I1(RSTB_SHFT_REG[0]),
        .O(p_1_out));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_B_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(p_1_out),
        .Q(POR_B),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(RSTB_SHFT_REG[0]),
        .R(1'b0));
  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/tdest_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/tdest_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(RSTB_SHFT_REG[0]),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(RSTB_SHFT_REG[4]),
        .R(1'b0));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized31 \prim_noinit.ram 
       (.D(D),
        .DIN(DIN),
        .ENB_I(ENB_I),
        .ENB_dly_D(ENB_dly_D),
        .POR_B(POR_B),
        .WEBWE(WEBWE),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .out(out));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized4
   (\gstage1.q_dly_reg[5] ,
    aclk,
    ENA_I_2,
    ENB_I_3,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [3:0]\gstage1.q_dly_reg[5] ;
  input aclk;
  input ENA_I_2;
  input ENB_I_3;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [15:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_2;
  wire ENB_I_3;
  wire [15:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [3:0]\gstage1.q_dly_reg[5] ;
  wire ram_rstram_b;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized4 \prim_noinit.ram 
       (.ENA_I_2(ENA_I_2),
        .ENB_I_3(ENB_I_3),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gstage1.q_dly_reg[5] (\gstage1.q_dly_reg[5] ),
        .ram_rstram_b(ram_rstram_b));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized5
   (\gstage1.q_dly_reg[3] ,
    aclk,
    ENA_I,
    ENB_I,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[15] );
  output [0:0]\gstage1.q_dly_reg[3] ;
  input aclk;
  input ENA_I;
  input ENB_I;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [15:0]Q;
  input [14:0]\gfwd_mode.storage_data1_reg[15] ;

  wire ENA_I;
  wire ENB_I;
  wire [15:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [14:0]\gfwd_mode.storage_data1_reg[15] ;
  wire [0:0]\gstage1.q_dly_reg[3] ;
  wire ram_rstram_b;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized5 \prim_noinit.ram 
       (.ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[15] (\gfwd_mode.storage_data1_reg[15] ),
        .\gstage1.q_dly_reg[3] (\gstage1.q_dly_reg[3] ),
        .ram_rstram_b(ram_rstram_b));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized6
   (\gstage1.q_dly_reg[4] ,
    aclk,
    ENA_I,
    ENB_I,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[15] );
  output [0:0]\gstage1.q_dly_reg[4] ;
  input aclk;
  input ENA_I;
  input ENB_I;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [15:0]Q;
  input [14:0]\gfwd_mode.storage_data1_reg[15] ;

  wire ENA_I;
  wire ENB_I;
  wire [15:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [14:0]\gfwd_mode.storage_data1_reg[15] ;
  wire [0:0]\gstage1.q_dly_reg[4] ;
  wire ram_rstram_b;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized6 \prim_noinit.ram 
       (.ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[15] (\gfwd_mode.storage_data1_reg[15] ),
        .\gstage1.q_dly_reg[4] (\gstage1.q_dly_reg[4] ),
        .ram_rstram_b(ram_rstram_b));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized7
   (\gstage1.q_dly_reg[5] ,
    aclk,
    ENA_I,
    ENB_I,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[15] );
  output [0:0]\gstage1.q_dly_reg[5] ;
  input aclk;
  input ENA_I;
  input ENB_I;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [15:0]Q;
  input [14:0]\gfwd_mode.storage_data1_reg[15] ;

  wire ENA_I;
  wire ENB_I;
  wire [15:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [14:0]\gfwd_mode.storage_data1_reg[15] ;
  wire [0:0]\gstage1.q_dly_reg[5] ;
  wire ram_rstram_b;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized7 \prim_noinit.ram 
       (.ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[15] (\gfwd_mode.storage_data1_reg[15] ),
        .\gstage1.q_dly_reg[5] (\gstage1.q_dly_reg[5] ),
        .ram_rstram_b(ram_rstram_b));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized8
   (\gstage1.q_dly_reg[13] ,
    \gstage1.q_dly_reg[14] ,
    \SAFETY_CKT_GEN.POR_A_reg ,
    aclk,
    ENA_I_4,
    ENB_I_5,
    \SAFETY_CKT_GEN.POR_A_reg_0 ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[13] ;
  output [0:0]\gstage1.q_dly_reg[14] ;
  output \SAFETY_CKT_GEN.POR_A_reg ;
  input aclk;
  input ENA_I_4;
  input ENB_I_5;
  input \SAFETY_CKT_GEN.POR_A_reg_0 ;
  input ram_rstram_b;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_4;
  wire ENB_I_5;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire \SAFETY_CKT_GEN.POR_A_reg_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[13] ;
  wire [0:0]\gstage1.q_dly_reg[14] ;
  wire ram_rstram_b;

  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_A_i_1 
       (.I0(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .I1(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .O(\SAFETY_CKT_GEN.POR_A_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized8 \prim_noinit.ram 
       (.ENA_I_4(ENA_I_4),
        .ENB_I_5(ENB_I_5),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg_0 ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gstage1.q_dly_reg[13] (\gstage1.q_dly_reg[13] ),
        .\gstage1.q_dly_reg[14] (\gstage1.q_dly_reg[14] ),
        .ram_rstram_b(ram_rstram_b));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized9
   (DOBDO,
    DOPBDOP,
    aclk,
    ENA_I_6,
    ENB_I_7,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]DOBDO;
  output [0:0]DOPBDOP;
  input aclk;
  input ENA_I_6;
  input ENB_I_7;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [7:0]DOBDO;
  wire [0:0]DOPBDOP;
  wire ENA_I_6;
  wire ENB_I_7;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire ram_rstram_b;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized9 \prim_noinit.ram 
       (.DOBDO(DOBDO),
        .DOPBDOP(DOPBDOP),
        .ENA_I_6(ENA_I_6),
        .ENB_I_7(ENB_I_7),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .ram_rstram_b(ram_rstram_b));
endmodule

module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper
   (D,
    aclk,
    ENB_I,
    POR_B,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    \gfwd_mode.storage_data1_reg[33] ,
    E,
    ENB_dly_D,
    m_axi_wvalid_i,
    out);
  output [32:0]D;
  input aclk;
  input ENB_I;
  input POR_B;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [32:0]\gfwd_mode.storage_data1_reg[33] ;
  input [0:0]E;
  input ENB_dly_D;
  input m_axi_wvalid_i;
  input out;

  wire [32:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35 ;
  wire [0:0]E;
  wire ENA_I;
  wire ENB_I;
  wire ENB_dly_D;
  wire POR_B;
  wire aclk;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire [32:0]\gfwd_mode.storage_data1_reg[33] ;
  wire m_axi_wvalid_i;
  wire out;

  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({\gc0.count_d1_reg[8] ,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({\gcc0.gc0.count_d1_reg[8] ,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DIADI({\gfwd_mode.storage_data1_reg[33] [15:8],\gfwd_mode.storage_data1_reg[33] [6:0],\gfwd_mode.storage_data1_reg[33] [32]}),
        .DIBDI(\gfwd_mode.storage_data1_reg[33] [31:16]),
        .DIPADIP({1'b0,\gfwd_mode.storage_data1_reg[33] [7]}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({D[16:9],D[7:0]}),
        .DOBDO(D[32:17]),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32 ,D[8]}),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(ENB_I),
        .ENBWREN(ENA_I),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_B),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({E,E,E,E}));
  LUT3 #(
    .INIT(8'hAE)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2__0 
       (.I0(ENB_dly_D),
        .I1(m_axi_wvalid_i),
        .I2(out),
        .O(ENA_I));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized0
   (\gstage1.q_dly_reg[0] ,
    aclk,
    ENA_I,
    ENB_I,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[15] );
  output [0:0]\gstage1.q_dly_reg[0] ;
  input aclk;
  input ENA_I;
  input ENB_I;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [15:0]Q;
  input [14:0]\gfwd_mode.storage_data1_reg[15] ;

  wire ENA_I;
  wire ENB_I;
  wire [15:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [14:0]\gfwd_mode.storage_data1_reg[15] ;
  wire [0:0]\gstage1.q_dly_reg[0] ;
  wire ram_rstram_b;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q[15:1]}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[15] }),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:1],\gstage1.q_dly_reg[0] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I),
        .ENBWREN(ENB_I),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized1
   (\gstage1.q_dly_reg[1] ,
    aclk,
    ENA_I_0,
    ENB_I_1,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[13] );
  output [1:0]\gstage1.q_dly_reg[1] ;
  input aclk;
  input ENA_I_0;
  input ENB_I_1;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [14:0]Q;
  input [12:0]\gfwd_mode.storage_data1_reg[13] ;

  wire ENA_I_0;
  wire ENB_I_1;
  wire [14:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [12:0]\gfwd_mode.storage_data1_reg[13] ;
  wire [1:0]\gstage1.q_dly_reg[1] ;
  wire ram_rstram_b;
  wire [15:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED ;
  wire [15:2]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram 
       (.ADDRARDADDR({Q[14:2],1'b0}),
        .ADDRBWRADDR({\gfwd_mode.storage_data1_reg[13] ,1'b0}),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[1:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED [15:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED [15:2],\gstage1.q_dly_reg[1] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(ENA_I_0),
        .ENBWREN(ENB_I_1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized10
   (\gstage1.q_dly_reg[13] ,
    \gstage1.q_dly_reg[14] ,
    aclk,
    ENA_I_8,
    ENB_I_9,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[13] ;
  output [0:0]\gstage1.q_dly_reg[14] ;
  input aclk;
  input ENA_I_8;
  input ENB_I_9;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_8;
  wire ENB_I_9;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[13] ;
  wire [0:0]\gstage1.q_dly_reg[14] ;
  wire ram_rstram_b;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,Q[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[13] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[14] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_8),
        .ENBWREN(ENB_I_9),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized11
   (\gstage1.q_dly_reg[13] ,
    \gstage1.q_dly_reg[14] ,
    aclk,
    ENA_I_10,
    ENB_I_11,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[13] ;
  output [0:0]\gstage1.q_dly_reg[14] ;
  input aclk;
  input ENA_I_10;
  input ENB_I_11;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_10;
  wire ENB_I_11;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[13] ;
  wire [0:0]\gstage1.q_dly_reg[14] ;
  wire ram_rstram_b;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,Q[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[13] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[14] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_10),
        .ENBWREN(ENB_I_11),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized12
   (\gstage1.q_dly_reg[13] ,
    \gstage1.q_dly_reg[14] ,
    aclk,
    ENA_I_12,
    ENB_I_13,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[13] ;
  output [0:0]\gstage1.q_dly_reg[14] ;
  input aclk;
  input ENA_I_12;
  input ENB_I_13;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_12;
  wire ENB_I_13;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[13] ;
  wire [0:0]\gstage1.q_dly_reg[14] ;
  wire ram_rstram_b;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,Q[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[13] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[14] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_12),
        .ENBWREN(ENB_I_13),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized13
   (\gstage1.q_dly_reg[13] ,
    \gstage1.q_dly_reg[14] ,
    aclk,
    ENA_I_14,
    ENB_I_15,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[13] ;
  output [0:0]\gstage1.q_dly_reg[14] ;
  input aclk;
  input ENA_I_14;
  input ENB_I_15;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_14;
  wire ENB_I_15;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[13] ;
  wire [0:0]\gstage1.q_dly_reg[14] ;
  wire ram_rstram_b;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,Q[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[13] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[14] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_14),
        .ENBWREN(ENB_I_15),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized14
   (\gstage1.q_dly_reg[13] ,
    \gstage1.q_dly_reg[14] ,
    aclk,
    ENA_I_16,
    ENB_I_17,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[13] ;
  output [0:0]\gstage1.q_dly_reg[14] ;
  input aclk;
  input ENA_I_16;
  input ENB_I_17;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_16;
  wire ENB_I_17;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[13] ;
  wire [0:0]\gstage1.q_dly_reg[14] ;
  wire ram_rstram_b;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,Q[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[13] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[14] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_16),
        .ENBWREN(ENB_I_17),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized15
   (\gstage1.q_dly_reg[13] ,
    \gstage1.q_dly_reg[14] ,
    aclk,
    ENA_I_18,
    ENB_I_19,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[13] ;
  output [0:0]\gstage1.q_dly_reg[14] ;
  input aclk;
  input ENA_I_18;
  input ENB_I_19;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_18;
  wire ENB_I_19;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[13] ;
  wire [0:0]\gstage1.q_dly_reg[14] ;
  wire ram_rstram_b;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,Q[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[13] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[14] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_18),
        .ENBWREN(ENB_I_19),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized16
   (p_2_out,
    aclk,
    ENA_I_20,
    ENB_I_21,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[11] );
  output [8:0]p_2_out;
  input aclk;
  input ENA_I_20;
  input ENB_I_21;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [19:0]Q;
  input [10:0]\gfwd_mode.storage_data1_reg[11] ;

  wire ENA_I_20;
  wire ENB_I_21;
  wire [19:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [10:0]\gfwd_mode.storage_data1_reg[11] ;
  wire [8:0]p_2_out;
  wire ram_rstram_b;
  wire [15:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED ;
  wire [15:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED ;
  wire [1:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram 
       (.ADDRARDADDR({Q[19:9],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({\gfwd_mode.storage_data1_reg[11] ,1'b0,1'b0,1'b0}),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,Q[8]}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED [15:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED [15:8],p_2_out[7:0]}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED [1],p_2_out[8]}),
        .ENARDEN(ENA_I_20),
        .ENBWREN(ENB_I_21),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized17
   (\gstage1.q_dly_reg[0] ,
    aclk,
    ENA_I,
    ENB_I,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[15] );
  output [0:0]\gstage1.q_dly_reg[0] ;
  input aclk;
  input ENA_I;
  input ENB_I;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b_2;
  input [15:0]Q;
  input [14:0]\gfwd_mode.storage_data1_reg[15] ;

  wire ENA_I;
  wire ENB_I;
  wire [15:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [14:0]\gfwd_mode.storage_data1_reg[15] ;
  wire [0:0]\gstage1.q_dly_reg[0] ;
  wire ram_rstram_b_2;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q[15:1]}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[15] }),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:1],\gstage1.q_dly_reg[0] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I),
        .ENBWREN(ENB_I),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b_2),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized18
   (\gstage1.q_dly_reg[3] ,
    aclk,
    ENA_I_0,
    ENB_I_1,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [3:0]\gstage1.q_dly_reg[3] ;
  input aclk;
  input ENA_I_0;
  input ENB_I_1;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b_2;
  input [15:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_0;
  wire ENB_I_1;
  wire [15:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [3:0]\gstage1.q_dly_reg[3] ;
  wire ram_rstram_b_2;
  wire [15:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED ;
  wire [15:4]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram 
       (.ADDRARDADDR({Q[15:4],1'b0,1'b0}),
        .ADDRBWRADDR({\gfwd_mode.storage_data1_reg[12] ,1'b0,1'b0}),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[3:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED [15:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED [15:4],\gstage1.q_dly_reg[3] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(ENA_I_0),
        .ENBWREN(ENB_I_1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b_2),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized19
   (\gstage1.q_dly_reg[1] ,
    aclk,
    ENA_I,
    ENB_I,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[15] );
  output [0:0]\gstage1.q_dly_reg[1] ;
  input aclk;
  input ENA_I;
  input ENB_I;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b_2;
  input [15:0]Q;
  input [14:0]\gfwd_mode.storage_data1_reg[15] ;

  wire ENA_I;
  wire ENB_I;
  wire [15:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [14:0]\gfwd_mode.storage_data1_reg[15] ;
  wire [0:0]\gstage1.q_dly_reg[1] ;
  wire ram_rstram_b_2;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q[15:1]}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[15] }),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:1],\gstage1.q_dly_reg[1] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I),
        .ENBWREN(ENB_I),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b_2),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized2
   (\gstage1.q_dly_reg[1] ,
    aclk,
    ENA_I,
    ENB_I,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[15] );
  output [0:0]\gstage1.q_dly_reg[1] ;
  input aclk;
  input ENA_I;
  input ENB_I;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [15:0]Q;
  input [14:0]\gfwd_mode.storage_data1_reg[15] ;

  wire ENA_I;
  wire ENB_I;
  wire [15:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [14:0]\gfwd_mode.storage_data1_reg[15] ;
  wire [0:0]\gstage1.q_dly_reg[1] ;
  wire ram_rstram_b;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q[15:1]}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[15] }),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:1],\gstage1.q_dly_reg[1] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I),
        .ENBWREN(ENB_I),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized20
   (\gstage1.q_dly_reg[2] ,
    aclk,
    ENA_I,
    ENB_I,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[15] );
  output [0:0]\gstage1.q_dly_reg[2] ;
  input aclk;
  input ENA_I;
  input ENB_I;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b_2;
  input [15:0]Q;
  input [14:0]\gfwd_mode.storage_data1_reg[15] ;

  wire ENA_I;
  wire ENB_I;
  wire [15:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [14:0]\gfwd_mode.storage_data1_reg[15] ;
  wire [0:0]\gstage1.q_dly_reg[2] ;
  wire ram_rstram_b_2;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q[15:1]}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[15] }),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:1],\gstage1.q_dly_reg[2] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I),
        .ENBWREN(ENB_I),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b_2),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized21
   (\gstage1.q_dly_reg[3] ,
    aclk,
    ENA_I,
    ENB_I,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[15] );
  output [0:0]\gstage1.q_dly_reg[3] ;
  input aclk;
  input ENA_I;
  input ENB_I;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b_2;
  input [15:0]Q;
  input [14:0]\gfwd_mode.storage_data1_reg[15] ;

  wire ENA_I;
  wire ENB_I;
  wire [15:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [14:0]\gfwd_mode.storage_data1_reg[15] ;
  wire [0:0]\gstage1.q_dly_reg[3] ;
  wire ram_rstram_b_2;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q[15:1]}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[15] }),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:1],\gstage1.q_dly_reg[3] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I),
        .ENBWREN(ENB_I),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b_2),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized22
   (\gstage1.q_dly_reg[11] ,
    \gstage1.q_dly_reg[12] ,
    aclk,
    ENA_I_2,
    ENB_I_3,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[11] ;
  output [0:0]\gstage1.q_dly_reg[12] ;
  input aclk;
  input ENA_I_2;
  input ENB_I_3;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b_2;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_2;
  wire ENB_I_3;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[11] ;
  wire [0:0]\gstage1.q_dly_reg[12] ;
  wire ram_rstram_b_2;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,Q[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[11] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[12] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_2),
        .ENBWREN(ENB_I_3),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b_2),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized23
   (\gstage1.q_dly_reg[11] ,
    \gstage1.q_dly_reg[12] ,
    aclk,
    ENA_I_4,
    ENB_I_5,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[11] ;
  output [0:0]\gstage1.q_dly_reg[12] ;
  input aclk;
  input ENA_I_4;
  input ENB_I_5;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b_2;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_4;
  wire ENB_I_5;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[11] ;
  wire [0:0]\gstage1.q_dly_reg[12] ;
  wire ram_rstram_b_2;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,Q[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[11] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[12] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_4),
        .ENBWREN(ENB_I_5),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b_2),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized24
   (\gstage1.q_dly_reg[11] ,
    \gstage1.q_dly_reg[12] ,
    aclk,
    ENA_I_6,
    ENB_I_7,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[11] ;
  output [0:0]\gstage1.q_dly_reg[12] ;
  input aclk;
  input ENA_I_6;
  input ENB_I_7;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b_2;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_6;
  wire ENB_I_7;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[11] ;
  wire [0:0]\gstage1.q_dly_reg[12] ;
  wire ram_rstram_b_2;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,Q[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[11] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[12] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_6),
        .ENBWREN(ENB_I_7),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b_2),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized25
   (\gstage1.q_dly_reg[11] ,
    \gstage1.q_dly_reg[12] ,
    aclk,
    ENA_I_8,
    ENB_I_9,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[11] ;
  output [0:0]\gstage1.q_dly_reg[12] ;
  input aclk;
  input ENA_I_8;
  input ENB_I_9;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b_2;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_8;
  wire ENB_I_9;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[11] ;
  wire [0:0]\gstage1.q_dly_reg[12] ;
  wire ram_rstram_b_2;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,Q[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[11] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[12] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_8),
        .ENBWREN(ENB_I_9),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b_2),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized26
   (\gstage1.q_dly_reg[11] ,
    \gstage1.q_dly_reg[12] ,
    aclk,
    ENA_I_10,
    ENB_I_11,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[11] ;
  output [0:0]\gstage1.q_dly_reg[12] ;
  input aclk;
  input ENA_I_10;
  input ENB_I_11;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b_2;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_10;
  wire ENB_I_11;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[11] ;
  wire [0:0]\gstage1.q_dly_reg[12] ;
  wire ram_rstram_b_2;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,Q[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[11] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[12] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_10),
        .ENBWREN(ENB_I_11),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b_2),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized27
   (\gstage1.q_dly_reg[11] ,
    \gstage1.q_dly_reg[12] ,
    aclk,
    ENA_I_12,
    ENB_I_13,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[11] ;
  output [0:0]\gstage1.q_dly_reg[12] ;
  input aclk;
  input ENA_I_12;
  input ENB_I_13;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b_2;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_12;
  wire ENB_I_13;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[11] ;
  wire [0:0]\gstage1.q_dly_reg[12] ;
  wire ram_rstram_b_2;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,Q[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[11] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[12] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_12),
        .ENBWREN(ENB_I_13),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b_2),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized28
   (\gstage1.q_dly_reg[11] ,
    \gstage1.q_dly_reg[12] ,
    aclk,
    ENA_I_14,
    ENB_I_15,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[11] ;
  output [0:0]\gstage1.q_dly_reg[12] ;
  input aclk;
  input ENA_I_14;
  input ENB_I_15;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b_2;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_14;
  wire ENB_I_15;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[11] ;
  wire [0:0]\gstage1.q_dly_reg[12] ;
  wire ram_rstram_b_2;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,Q[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[11] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[12] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_14),
        .ENBWREN(ENB_I_15),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b_2),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized29
   (\gstage1.q_dly_reg[11] ,
    \gstage1.q_dly_reg[12] ,
    aclk,
    ENA_I_16,
    ENB_I_17,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[11] ;
  output [0:0]\gstage1.q_dly_reg[12] ;
  input aclk;
  input ENA_I_16;
  input ENB_I_17;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b_2;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_16;
  wire ENB_I_17;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[11] ;
  wire [0:0]\gstage1.q_dly_reg[12] ;
  wire ram_rstram_b_2;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,Q[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[11] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[12] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_16),
        .ENBWREN(ENB_I_17),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b_2),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized3
   (\gstage1.q_dly_reg[2] ,
    aclk,
    ENA_I,
    ENB_I,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[15] );
  output [0:0]\gstage1.q_dly_reg[2] ;
  input aclk;
  input ENA_I;
  input ENB_I;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [15:0]Q;
  input [14:0]\gfwd_mode.storage_data1_reg[15] ;

  wire ENA_I;
  wire ENB_I;
  wire [15:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [14:0]\gfwd_mode.storage_data1_reg[15] ;
  wire [0:0]\gstage1.q_dly_reg[2] ;
  wire ram_rstram_b;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q[15:1]}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[15] }),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:1],\gstage1.q_dly_reg[2] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I),
        .ENBWREN(ENB_I),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized30
   (DOBDO,
    DOPBDOP,
    aclk,
    ENA_I_18,
    ENB_I_19,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[11] );
  output [7:0]DOBDO;
  output [0:0]DOPBDOP;
  input aclk;
  input ENA_I_18;
  input ENB_I_19;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b_2;
  input [19:0]Q;
  input [10:0]\gfwd_mode.storage_data1_reg[11] ;

  wire [7:0]DOBDO;
  wire [0:0]DOPBDOP;
  wire ENA_I_18;
  wire ENB_I_19;
  wire [19:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [10:0]\gfwd_mode.storage_data1_reg[11] ;
  wire ram_rstram_b_2;
  wire [15:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED ;
  wire [15:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED ;
  wire [1:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram 
       (.ADDRARDADDR({Q[19:9],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({\gfwd_mode.storage_data1_reg[11] ,1'b0,1'b0,1'b0}),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,Q[8]}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED [15:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED [15:8],DOBDO}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED [1],DOPBDOP}),
        .ENARDEN(ENA_I_18),
        .ENBWREN(ENB_I_19),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b_2),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized31
   (D,
    aclk,
    ENB_I,
    POR_B,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    DIN,
    WEBWE,
    ENB_dly_D,
    out,
    mcpf_to_argen_tvalid);
  output [13:0]D;
  input aclk;
  input ENB_I;
  input POR_B;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [14:0]DIN;
  input [0:0]WEBWE;
  input ENB_dly_D;
  input out;
  input mcpf_to_argen_tvalid;

  wire [13:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_10 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_11 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_16 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_17 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_18 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_19 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_20 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_24 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_25 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_26 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_27 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_8 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_9 ;
  wire [14:0]DIN;
  wire ENA_I;
  wire ENB_I;
  wire ENB_dly_D;
  wire POR_B;
  wire [0:0]WEBWE;
  wire aclk;
  wire [13:13]doutb;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire mcpf_to_argen_tvalid;
  wire out;

  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({\gc0.count_d1_reg[8] ,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({\gcc0.gc0.count_d1_reg[8] ,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,DIN[7:4],1'b0,1'b0,1'b0,1'b0,DIN[3:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,DIN[14:12],1'b0,1'b0,1'b0,1'b0,DIN[11:8]}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_0 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_3 ,D[7:4],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_8 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_9 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_10 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_11 ,D[3:0]}),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_16 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_17 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_18 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_19 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_20 ,D[13],doutb,D[12],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_24 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_25 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_26 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_27 ,D[11:8]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(ENB_I),
        .ENBWREN(ENA_I),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_B),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  LUT3 #(
    .INIT(8'hBA)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2 
       (.I0(ENB_dly_D),
        .I1(out),
        .I2(mcpf_to_argen_tvalid),
        .O(ENA_I));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized4
   (\gstage1.q_dly_reg[5] ,
    aclk,
    ENA_I_2,
    ENB_I_3,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [3:0]\gstage1.q_dly_reg[5] ;
  input aclk;
  input ENA_I_2;
  input ENB_I_3;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [15:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_2;
  wire ENB_I_3;
  wire [15:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [3:0]\gstage1.q_dly_reg[5] ;
  wire ram_rstram_b;
  wire [15:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED ;
  wire [15:4]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram 
       (.ADDRARDADDR({Q[15:4],1'b0,1'b0}),
        .ADDRBWRADDR({\gfwd_mode.storage_data1_reg[12] ,1'b0,1'b0}),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[3:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED [15:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED [15:4],\gstage1.q_dly_reg[5] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(ENA_I_2),
        .ENBWREN(ENB_I_3),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized5
   (\gstage1.q_dly_reg[3] ,
    aclk,
    ENA_I,
    ENB_I,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[15] );
  output [0:0]\gstage1.q_dly_reg[3] ;
  input aclk;
  input ENA_I;
  input ENB_I;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [15:0]Q;
  input [14:0]\gfwd_mode.storage_data1_reg[15] ;

  wire ENA_I;
  wire ENB_I;
  wire [15:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [14:0]\gfwd_mode.storage_data1_reg[15] ;
  wire [0:0]\gstage1.q_dly_reg[3] ;
  wire ram_rstram_b;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q[15:1]}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[15] }),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:1],\gstage1.q_dly_reg[3] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I),
        .ENBWREN(ENB_I),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized6
   (\gstage1.q_dly_reg[4] ,
    aclk,
    ENA_I,
    ENB_I,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[15] );
  output [0:0]\gstage1.q_dly_reg[4] ;
  input aclk;
  input ENA_I;
  input ENB_I;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [15:0]Q;
  input [14:0]\gfwd_mode.storage_data1_reg[15] ;

  wire ENA_I;
  wire ENB_I;
  wire [15:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [14:0]\gfwd_mode.storage_data1_reg[15] ;
  wire [0:0]\gstage1.q_dly_reg[4] ;
  wire ram_rstram_b;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q[15:1]}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[15] }),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:1],\gstage1.q_dly_reg[4] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I),
        .ENBWREN(ENB_I),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized7
   (\gstage1.q_dly_reg[5] ,
    aclk,
    ENA_I,
    ENB_I,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[15] );
  output [0:0]\gstage1.q_dly_reg[5] ;
  input aclk;
  input ENA_I;
  input ENB_I;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [15:0]Q;
  input [14:0]\gfwd_mode.storage_data1_reg[15] ;

  wire ENA_I;
  wire ENB_I;
  wire [15:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [14:0]\gfwd_mode.storage_data1_reg[15] ;
  wire [0:0]\gstage1.q_dly_reg[5] ;
  wire ram_rstram_b;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q[15:1]}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[15] }),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:1],\gstage1.q_dly_reg[5] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I),
        .ENBWREN(ENB_I),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized8
   (\gstage1.q_dly_reg[13] ,
    \gstage1.q_dly_reg[14] ,
    aclk,
    ENA_I_4,
    ENB_I_5,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[13] ;
  output [0:0]\gstage1.q_dly_reg[14] ;
  input aclk;
  input ENA_I_4;
  input ENB_I_5;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_4;
  wire ENB_I_5;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[13] ;
  wire [0:0]\gstage1.q_dly_reg[14] ;
  wire ram_rstram_b;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,Q[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[13] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[14] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_4),
        .ENBWREN(ENB_I_5),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized9
   (DOBDO,
    DOPBDOP,
    aclk,
    ENA_I_6,
    ENB_I_7,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]DOBDO;
  output [0:0]DOPBDOP;
  input aclk;
  input ENA_I_6;
  input ENB_I_7;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [7:0]DOBDO;
  wire [0:0]DOPBDOP;
  wire ENA_I_6;
  wire ENB_I_7;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire ram_rstram_b;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,Q[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],DOBDO}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],DOPBDOP}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_6),
        .ENBWREN(ENB_I_7),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top
   (D,
    ENB_dly_D,
    aclk,
    ENB_I,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    \gfwd_mode.storage_data1_reg[33] ,
    E,
    m_axi_wvalid_i,
    out);
  output [32:0]D;
  output ENB_dly_D;
  input aclk;
  input ENB_I;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [32:0]\gfwd_mode.storage_data1_reg[33] ;
  input [0:0]E;
  input m_axi_wvalid_i;
  input out;

  wire [32:0]D;
  wire [0:0]E;
  wire ENB_I;
  wire ENB_dly_D;
  wire aclk;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire [32:0]\gfwd_mode.storage_data1_reg[33] ;
  wire m_axi_wvalid_i;
  wire out;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr \valid.cstr 
       (.D(D),
        .E(E),
        .ENB_I(ENB_I),
        .ENB_dly_D(ENB_dly_D),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .\gfwd_mode.storage_data1_reg[33] (\gfwd_mode.storage_data1_reg[33] ),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .out(out));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized0
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    ENA_dly_D,
    ENB_dly_D,
    D,
    aclk,
    ENA_I,
    ENB_I,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[16] ,
    ENA_I_0,
    ENB_I_1,
    ENA_I_2,
    ENB_I_3,
    ENA_I_4,
    ENB_I_5,
    ENA_I_6,
    ENB_I_7,
    ENA_I_8,
    ENB_I_9,
    ENA_I_10,
    ENB_I_11,
    ENA_I_12,
    ENB_I_13,
    ENA_I_14,
    ENB_I_15,
    ENA_I_16,
    ENB_I_17,
    ENA_I_18,
    ENB_I_19,
    ENA_I_20,
    ENB_I_21,
    \wr_rst_reg_reg[15] ,
    bram_rd_en);
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output ENA_dly_D;
  output ENB_dly_D;
  output [14:0]D;
  input aclk;
  input ENA_I;
  input ENB_I;
  input ram_rstram_b;
  input [29:0]Q;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;
  input ENA_I_0;
  input ENB_I_1;
  input ENA_I_2;
  input ENB_I_3;
  input ENA_I_4;
  input ENB_I_5;
  input ENA_I_6;
  input ENB_I_7;
  input ENA_I_8;
  input ENB_I_9;
  input ENA_I_10;
  input ENB_I_11;
  input ENA_I_12;
  input ENB_I_13;
  input ENA_I_14;
  input ENB_I_15;
  input ENA_I_16;
  input ENB_I_17;
  input ENA_I_18;
  input ENB_I_19;
  input ENA_I_20;
  input ENB_I_21;
  input [0:0]\wr_rst_reg_reg[15] ;
  input bram_rd_en;

  wire [14:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire ENA_I;
  wire ENA_I_0;
  wire ENA_I_10;
  wire ENA_I_12;
  wire ENA_I_14;
  wire ENA_I_16;
  wire ENA_I_18;
  wire ENA_I_2;
  wire ENA_I_20;
  wire ENA_I_4;
  wire ENA_I_6;
  wire ENA_I_8;
  wire ENA_dly_D;
  wire ENB_I;
  wire ENB_I_1;
  wire ENB_I_11;
  wire ENB_I_13;
  wire ENB_I_15;
  wire ENB_I_17;
  wire ENB_I_19;
  wire ENB_I_21;
  wire ENB_I_3;
  wire ENB_I_5;
  wire ENB_I_7;
  wire ENB_I_9;
  wire ENB_dly_D;
  wire [29:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire ram_rstram_b;
  wire [0:0]\wr_rst_reg_reg[15] ;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized0 \valid.cstr 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .ENA_I(ENA_I),
        .ENA_I_0(ENA_I_0),
        .ENA_I_10(ENA_I_10),
        .ENA_I_12(ENA_I_12),
        .ENA_I_14(ENA_I_14),
        .ENA_I_16(ENA_I_16),
        .ENA_I_18(ENA_I_18),
        .ENA_I_2(ENA_I_2),
        .ENA_I_20(ENA_I_20),
        .ENA_I_4(ENA_I_4),
        .ENA_I_6(ENA_I_6),
        .ENA_I_8(ENA_I_8),
        .ENA_dly_D(ENA_dly_D),
        .ENB_I(ENB_I),
        .ENB_I_1(ENB_I_1),
        .ENB_I_11(ENB_I_11),
        .ENB_I_13(ENB_I_13),
        .ENB_I_15(ENB_I_15),
        .ENB_I_17(ENB_I_17),
        .ENB_I_19(ENB_I_19),
        .ENB_I_21(ENB_I_21),
        .ENB_I_3(ENB_I_3),
        .ENB_I_5(ENB_I_5),
        .ENB_I_7(ENB_I_7),
        .ENB_I_9(ENB_I_9),
        .ENB_dly_D(ENB_dly_D),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .ram_rstram_b(ram_rstram_b),
        .\wr_rst_reg_reg[15] (\wr_rst_reg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized1
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    ENA_dly_D,
    ENB_dly_D,
    D,
    aclk,
    ENA_I,
    ENB_I,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[16] ,
    ENA_I_0,
    ENB_I_1,
    ENA_I_2,
    ENB_I_3,
    ENA_I_4,
    ENB_I_5,
    ENA_I_6,
    ENB_I_7,
    ENA_I_8,
    ENB_I_9,
    ENA_I_10,
    ENB_I_11,
    ENA_I_12,
    ENB_I_13,
    ENA_I_14,
    ENB_I_15,
    ENA_I_16,
    ENB_I_17,
    ENA_I_18,
    ENB_I_19,
    \wr_rst_reg_reg[15] ,
    bram_rd_en);
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output ENA_dly_D;
  output ENB_dly_D;
  output [12:0]D;
  input aclk;
  input ENA_I;
  input ENB_I;
  input ram_rstram_b_2;
  input [27:0]Q;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;
  input ENA_I_0;
  input ENB_I_1;
  input ENA_I_2;
  input ENB_I_3;
  input ENA_I_4;
  input ENB_I_5;
  input ENA_I_6;
  input ENB_I_7;
  input ENA_I_8;
  input ENB_I_9;
  input ENA_I_10;
  input ENB_I_11;
  input ENA_I_12;
  input ENB_I_13;
  input ENA_I_14;
  input ENB_I_15;
  input ENA_I_16;
  input ENB_I_17;
  input ENA_I_18;
  input ENB_I_19;
  input [0:0]\wr_rst_reg_reg[15] ;
  input bram_rd_en;

  wire [12:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire ENA_I;
  wire ENA_I_0;
  wire ENA_I_10;
  wire ENA_I_12;
  wire ENA_I_14;
  wire ENA_I_16;
  wire ENA_I_18;
  wire ENA_I_2;
  wire ENA_I_4;
  wire ENA_I_6;
  wire ENA_I_8;
  wire ENA_dly_D;
  wire ENB_I;
  wire ENB_I_1;
  wire ENB_I_11;
  wire ENB_I_13;
  wire ENB_I_15;
  wire ENB_I_17;
  wire ENB_I_19;
  wire ENB_I_3;
  wire ENB_I_5;
  wire ENB_I_7;
  wire ENB_I_9;
  wire ENB_dly_D;
  wire [27:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire ram_rstram_b_2;
  wire [0:0]\wr_rst_reg_reg[15] ;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized1 \valid.cstr 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .ENA_I(ENA_I),
        .ENA_I_0(ENA_I_0),
        .ENA_I_10(ENA_I_10),
        .ENA_I_12(ENA_I_12),
        .ENA_I_14(ENA_I_14),
        .ENA_I_16(ENA_I_16),
        .ENA_I_18(ENA_I_18),
        .ENA_I_2(ENA_I_2),
        .ENA_I_4(ENA_I_4),
        .ENA_I_6(ENA_I_6),
        .ENA_I_8(ENA_I_8),
        .ENA_dly_D(ENA_dly_D),
        .ENB_I(ENB_I),
        .ENB_I_1(ENB_I_1),
        .ENB_I_11(ENB_I_11),
        .ENB_I_13(ENB_I_13),
        .ENB_I_15(ENB_I_15),
        .ENB_I_17(ENB_I_17),
        .ENB_I_19(ENB_I_19),
        .ENB_I_3(ENB_I_3),
        .ENB_I_5(ENB_I_5),
        .ENB_I_7(ENB_I_7),
        .ENB_I_9(ENB_I_9),
        .ENB_dly_D(ENB_dly_D),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .ram_rstram_b_2(ram_rstram_b_2),
        .\wr_rst_reg_reg[15] (\wr_rst_reg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized2
   (D,
    ENB_dly_D,
    aclk,
    ENB_I,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    DIN,
    WEBWE,
    out,
    mcpf_to_argen_tvalid);
  output [13:0]D;
  output ENB_dly_D;
  input aclk;
  input ENB_I;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [14:0]DIN;
  input [0:0]WEBWE;
  input out;
  input mcpf_to_argen_tvalid;

  wire [13:0]D;
  wire [14:0]DIN;
  wire ENB_I;
  wire ENB_dly_D;
  wire [0:0]WEBWE;
  wire aclk;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire mcpf_to_argen_tvalid;
  wire out;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized2 \valid.cstr 
       (.D(D),
        .DIN(DIN),
        .ENB_I(ENB_I),
        .ENB_dly_D(ENB_dly_D),
        .WEBWE(WEBWE),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .out(out));
endmodule

module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1
   (D,
    ENB_dly_D,
    aclk,
    ENB_I,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    \gfwd_mode.storage_data1_reg[33] ,
    E,
    m_axi_wvalid_i,
    out);
  output [32:0]D;
  output ENB_dly_D;
  input aclk;
  input ENB_I;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [32:0]\gfwd_mode.storage_data1_reg[33] ;
  input [0:0]E;
  input m_axi_wvalid_i;
  input out;

  wire [32:0]D;
  wire [0:0]E;
  wire ENB_I;
  wire ENB_dly_D;
  wire aclk;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire [32:0]\gfwd_mode.storage_data1_reg[33] ;
  wire m_axi_wvalid_i;
  wire out;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth inst_blk_mem_gen
       (.D(D),
        .E(E),
        .ENB_I(ENB_I),
        .ENB_dly_D(ENB_dly_D),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .\gfwd_mode.storage_data1_reg[33] (\gfwd_mode.storage_data1_reg[33] ),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .out(out));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_1" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1__parameterized1
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    ENA_dly_D,
    ENB_dly_D,
    D,
    aclk,
    ENA_I,
    ENB_I,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[16] ,
    ENA_I_0,
    ENB_I_1,
    ENA_I_2,
    ENB_I_3,
    ENA_I_4,
    ENB_I_5,
    ENA_I_6,
    ENB_I_7,
    ENA_I_8,
    ENB_I_9,
    ENA_I_10,
    ENB_I_11,
    ENA_I_12,
    ENB_I_13,
    ENA_I_14,
    ENB_I_15,
    ENA_I_16,
    ENB_I_17,
    ENA_I_18,
    ENB_I_19,
    ENA_I_20,
    ENB_I_21,
    \wr_rst_reg_reg[15] ,
    bram_rd_en);
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output ENA_dly_D;
  output ENB_dly_D;
  output [14:0]D;
  input aclk;
  input ENA_I;
  input ENB_I;
  input ram_rstram_b;
  input [29:0]Q;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;
  input ENA_I_0;
  input ENB_I_1;
  input ENA_I_2;
  input ENB_I_3;
  input ENA_I_4;
  input ENB_I_5;
  input ENA_I_6;
  input ENB_I_7;
  input ENA_I_8;
  input ENB_I_9;
  input ENA_I_10;
  input ENB_I_11;
  input ENA_I_12;
  input ENB_I_13;
  input ENA_I_14;
  input ENB_I_15;
  input ENA_I_16;
  input ENB_I_17;
  input ENA_I_18;
  input ENB_I_19;
  input ENA_I_20;
  input ENB_I_21;
  input [0:0]\wr_rst_reg_reg[15] ;
  input bram_rd_en;

  wire [14:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire ENA_I;
  wire ENA_I_0;
  wire ENA_I_10;
  wire ENA_I_12;
  wire ENA_I_14;
  wire ENA_I_16;
  wire ENA_I_18;
  wire ENA_I_2;
  wire ENA_I_20;
  wire ENA_I_4;
  wire ENA_I_6;
  wire ENA_I_8;
  wire ENA_dly_D;
  wire ENB_I;
  wire ENB_I_1;
  wire ENB_I_11;
  wire ENB_I_13;
  wire ENB_I_15;
  wire ENB_I_17;
  wire ENB_I_19;
  wire ENB_I_21;
  wire ENB_I_3;
  wire ENB_I_5;
  wire ENB_I_7;
  wire ENB_I_9;
  wire ENB_dly_D;
  wire [29:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire ram_rstram_b;
  wire [0:0]\wr_rst_reg_reg[15] ;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth__parameterized0 inst_blk_mem_gen
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .ENA_I(ENA_I),
        .ENA_I_0(ENA_I_0),
        .ENA_I_10(ENA_I_10),
        .ENA_I_12(ENA_I_12),
        .ENA_I_14(ENA_I_14),
        .ENA_I_16(ENA_I_16),
        .ENA_I_18(ENA_I_18),
        .ENA_I_2(ENA_I_2),
        .ENA_I_20(ENA_I_20),
        .ENA_I_4(ENA_I_4),
        .ENA_I_6(ENA_I_6),
        .ENA_I_8(ENA_I_8),
        .ENA_dly_D(ENA_dly_D),
        .ENB_I(ENB_I),
        .ENB_I_1(ENB_I_1),
        .ENB_I_11(ENB_I_11),
        .ENB_I_13(ENB_I_13),
        .ENB_I_15(ENB_I_15),
        .ENB_I_17(ENB_I_17),
        .ENB_I_19(ENB_I_19),
        .ENB_I_21(ENB_I_21),
        .ENB_I_3(ENB_I_3),
        .ENB_I_5(ENB_I_5),
        .ENB_I_7(ENB_I_7),
        .ENB_I_9(ENB_I_9),
        .ENB_dly_D(ENB_dly_D),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .ram_rstram_b(ram_rstram_b),
        .\wr_rst_reg_reg[15] (\wr_rst_reg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_1" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1__parameterized3
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    ENA_dly_D,
    ENB_dly_D,
    D,
    aclk,
    ENA_I,
    ENB_I,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[16] ,
    ENA_I_0,
    ENB_I_1,
    ENA_I_2,
    ENB_I_3,
    ENA_I_4,
    ENB_I_5,
    ENA_I_6,
    ENB_I_7,
    ENA_I_8,
    ENB_I_9,
    ENA_I_10,
    ENB_I_11,
    ENA_I_12,
    ENB_I_13,
    ENA_I_14,
    ENB_I_15,
    ENA_I_16,
    ENB_I_17,
    ENA_I_18,
    ENB_I_19,
    \wr_rst_reg_reg[15] ,
    bram_rd_en);
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output ENA_dly_D;
  output ENB_dly_D;
  output [12:0]D;
  input aclk;
  input ENA_I;
  input ENB_I;
  input ram_rstram_b_2;
  input [27:0]Q;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;
  input ENA_I_0;
  input ENB_I_1;
  input ENA_I_2;
  input ENB_I_3;
  input ENA_I_4;
  input ENB_I_5;
  input ENA_I_6;
  input ENB_I_7;
  input ENA_I_8;
  input ENB_I_9;
  input ENA_I_10;
  input ENB_I_11;
  input ENA_I_12;
  input ENB_I_13;
  input ENA_I_14;
  input ENB_I_15;
  input ENA_I_16;
  input ENB_I_17;
  input ENA_I_18;
  input ENB_I_19;
  input [0:0]\wr_rst_reg_reg[15] ;
  input bram_rd_en;

  wire [12:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire ENA_I;
  wire ENA_I_0;
  wire ENA_I_10;
  wire ENA_I_12;
  wire ENA_I_14;
  wire ENA_I_16;
  wire ENA_I_18;
  wire ENA_I_2;
  wire ENA_I_4;
  wire ENA_I_6;
  wire ENA_I_8;
  wire ENA_dly_D;
  wire ENB_I;
  wire ENB_I_1;
  wire ENB_I_11;
  wire ENB_I_13;
  wire ENB_I_15;
  wire ENB_I_17;
  wire ENB_I_19;
  wire ENB_I_3;
  wire ENB_I_5;
  wire ENB_I_7;
  wire ENB_I_9;
  wire ENB_dly_D;
  wire [27:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire ram_rstram_b_2;
  wire [0:0]\wr_rst_reg_reg[15] ;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth__parameterized1 inst_blk_mem_gen
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .ENA_I(ENA_I),
        .ENA_I_0(ENA_I_0),
        .ENA_I_10(ENA_I_10),
        .ENA_I_12(ENA_I_12),
        .ENA_I_14(ENA_I_14),
        .ENA_I_16(ENA_I_16),
        .ENA_I_18(ENA_I_18),
        .ENA_I_2(ENA_I_2),
        .ENA_I_4(ENA_I_4),
        .ENA_I_6(ENA_I_6),
        .ENA_I_8(ENA_I_8),
        .ENA_dly_D(ENA_dly_D),
        .ENB_I(ENB_I),
        .ENB_I_1(ENB_I_1),
        .ENB_I_11(ENB_I_11),
        .ENB_I_13(ENB_I_13),
        .ENB_I_15(ENB_I_15),
        .ENB_I_17(ENB_I_17),
        .ENB_I_19(ENB_I_19),
        .ENB_I_3(ENB_I_3),
        .ENB_I_5(ENB_I_5),
        .ENB_I_7(ENB_I_7),
        .ENB_I_9(ENB_I_9),
        .ENB_dly_D(ENB_dly_D),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .ram_rstram_b_2(ram_rstram_b_2),
        .\wr_rst_reg_reg[15] (\wr_rst_reg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_1" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1__parameterized5
   (D,
    ENB_dly_D,
    aclk,
    ENB_I,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    DIN,
    WEBWE,
    out,
    mcpf_to_argen_tvalid);
  output [13:0]D;
  output ENB_dly_D;
  input aclk;
  input ENB_I;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [14:0]DIN;
  input [0:0]WEBWE;
  input out;
  input mcpf_to_argen_tvalid;

  wire [13:0]D;
  wire [14:0]DIN;
  wire ENB_I;
  wire ENB_dly_D;
  wire [0:0]WEBWE;
  wire aclk;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire mcpf_to_argen_tvalid;
  wire out;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth__parameterized2 inst_blk_mem_gen
       (.D(D),
        .DIN(DIN),
        .ENB_I(ENB_I),
        .ENB_dly_D(ENB_dly_D),
        .WEBWE(WEBWE),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .out(out));
endmodule

module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth
   (D,
    ENB_dly_D,
    aclk,
    ENB_I,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    \gfwd_mode.storage_data1_reg[33] ,
    E,
    m_axi_wvalid_i,
    out);
  output [32:0]D;
  output ENB_dly_D;
  input aclk;
  input ENB_I;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [32:0]\gfwd_mode.storage_data1_reg[33] ;
  input [0:0]E;
  input m_axi_wvalid_i;
  input out;

  wire [32:0]D;
  wire [0:0]E;
  wire ENB_I;
  wire ENB_dly_D;
  wire aclk;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire [32:0]\gfwd_mode.storage_data1_reg[33] ;
  wire m_axi_wvalid_i;
  wire out;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.D(D),
        .E(E),
        .ENB_I(ENB_I),
        .ENB_dly_D(ENB_dly_D),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .\gfwd_mode.storage_data1_reg[33] (\gfwd_mode.storage_data1_reg[33] ),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .out(out));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_1_synth" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth__parameterized0
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    ENA_dly_D,
    ENB_dly_D,
    D,
    aclk,
    ENA_I,
    ENB_I,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[16] ,
    ENA_I_0,
    ENB_I_1,
    ENA_I_2,
    ENB_I_3,
    ENA_I_4,
    ENB_I_5,
    ENA_I_6,
    ENB_I_7,
    ENA_I_8,
    ENB_I_9,
    ENA_I_10,
    ENB_I_11,
    ENA_I_12,
    ENB_I_13,
    ENA_I_14,
    ENB_I_15,
    ENA_I_16,
    ENB_I_17,
    ENA_I_18,
    ENB_I_19,
    ENA_I_20,
    ENB_I_21,
    \wr_rst_reg_reg[15] ,
    bram_rd_en);
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output ENA_dly_D;
  output ENB_dly_D;
  output [14:0]D;
  input aclk;
  input ENA_I;
  input ENB_I;
  input ram_rstram_b;
  input [29:0]Q;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;
  input ENA_I_0;
  input ENB_I_1;
  input ENA_I_2;
  input ENB_I_3;
  input ENA_I_4;
  input ENB_I_5;
  input ENA_I_6;
  input ENB_I_7;
  input ENA_I_8;
  input ENB_I_9;
  input ENA_I_10;
  input ENB_I_11;
  input ENA_I_12;
  input ENB_I_13;
  input ENA_I_14;
  input ENB_I_15;
  input ENA_I_16;
  input ENB_I_17;
  input ENA_I_18;
  input ENB_I_19;
  input ENA_I_20;
  input ENB_I_21;
  input [0:0]\wr_rst_reg_reg[15] ;
  input bram_rd_en;

  wire [14:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire ENA_I;
  wire ENA_I_0;
  wire ENA_I_10;
  wire ENA_I_12;
  wire ENA_I_14;
  wire ENA_I_16;
  wire ENA_I_18;
  wire ENA_I_2;
  wire ENA_I_20;
  wire ENA_I_4;
  wire ENA_I_6;
  wire ENA_I_8;
  wire ENA_dly_D;
  wire ENB_I;
  wire ENB_I_1;
  wire ENB_I_11;
  wire ENB_I_13;
  wire ENB_I_15;
  wire ENB_I_17;
  wire ENB_I_19;
  wire ENB_I_21;
  wire ENB_I_3;
  wire ENB_I_5;
  wire ENB_I_7;
  wire ENB_I_9;
  wire ENB_dly_D;
  wire [29:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire ram_rstram_b;
  wire [0:0]\wr_rst_reg_reg[15] ;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized0 \gnbram.gnativebmg.native_blk_mem_gen 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .ENA_I(ENA_I),
        .ENA_I_0(ENA_I_0),
        .ENA_I_10(ENA_I_10),
        .ENA_I_12(ENA_I_12),
        .ENA_I_14(ENA_I_14),
        .ENA_I_16(ENA_I_16),
        .ENA_I_18(ENA_I_18),
        .ENA_I_2(ENA_I_2),
        .ENA_I_20(ENA_I_20),
        .ENA_I_4(ENA_I_4),
        .ENA_I_6(ENA_I_6),
        .ENA_I_8(ENA_I_8),
        .ENA_dly_D(ENA_dly_D),
        .ENB_I(ENB_I),
        .ENB_I_1(ENB_I_1),
        .ENB_I_11(ENB_I_11),
        .ENB_I_13(ENB_I_13),
        .ENB_I_15(ENB_I_15),
        .ENB_I_17(ENB_I_17),
        .ENB_I_19(ENB_I_19),
        .ENB_I_21(ENB_I_21),
        .ENB_I_3(ENB_I_3),
        .ENB_I_5(ENB_I_5),
        .ENB_I_7(ENB_I_7),
        .ENB_I_9(ENB_I_9),
        .ENB_dly_D(ENB_dly_D),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .ram_rstram_b(ram_rstram_b),
        .\wr_rst_reg_reg[15] (\wr_rst_reg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_1_synth" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth__parameterized1
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    ENA_dly_D,
    ENB_dly_D,
    D,
    aclk,
    ENA_I,
    ENB_I,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[16] ,
    ENA_I_0,
    ENB_I_1,
    ENA_I_2,
    ENB_I_3,
    ENA_I_4,
    ENB_I_5,
    ENA_I_6,
    ENB_I_7,
    ENA_I_8,
    ENB_I_9,
    ENA_I_10,
    ENB_I_11,
    ENA_I_12,
    ENB_I_13,
    ENA_I_14,
    ENB_I_15,
    ENA_I_16,
    ENB_I_17,
    ENA_I_18,
    ENB_I_19,
    \wr_rst_reg_reg[15] ,
    bram_rd_en);
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output ENA_dly_D;
  output ENB_dly_D;
  output [12:0]D;
  input aclk;
  input ENA_I;
  input ENB_I;
  input ram_rstram_b_2;
  input [27:0]Q;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;
  input ENA_I_0;
  input ENB_I_1;
  input ENA_I_2;
  input ENB_I_3;
  input ENA_I_4;
  input ENB_I_5;
  input ENA_I_6;
  input ENB_I_7;
  input ENA_I_8;
  input ENB_I_9;
  input ENA_I_10;
  input ENB_I_11;
  input ENA_I_12;
  input ENB_I_13;
  input ENA_I_14;
  input ENB_I_15;
  input ENA_I_16;
  input ENB_I_17;
  input ENA_I_18;
  input ENB_I_19;
  input [0:0]\wr_rst_reg_reg[15] ;
  input bram_rd_en;

  wire [12:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire ENA_I;
  wire ENA_I_0;
  wire ENA_I_10;
  wire ENA_I_12;
  wire ENA_I_14;
  wire ENA_I_16;
  wire ENA_I_18;
  wire ENA_I_2;
  wire ENA_I_4;
  wire ENA_I_6;
  wire ENA_I_8;
  wire ENA_dly_D;
  wire ENB_I;
  wire ENB_I_1;
  wire ENB_I_11;
  wire ENB_I_13;
  wire ENB_I_15;
  wire ENB_I_17;
  wire ENB_I_19;
  wire ENB_I_3;
  wire ENB_I_5;
  wire ENB_I_7;
  wire ENB_I_9;
  wire ENB_dly_D;
  wire [27:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire ram_rstram_b_2;
  wire [0:0]\wr_rst_reg_reg[15] ;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized1 \gnbram.gnativebmg.native_blk_mem_gen 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .ENA_I(ENA_I),
        .ENA_I_0(ENA_I_0),
        .ENA_I_10(ENA_I_10),
        .ENA_I_12(ENA_I_12),
        .ENA_I_14(ENA_I_14),
        .ENA_I_16(ENA_I_16),
        .ENA_I_18(ENA_I_18),
        .ENA_I_2(ENA_I_2),
        .ENA_I_4(ENA_I_4),
        .ENA_I_6(ENA_I_6),
        .ENA_I_8(ENA_I_8),
        .ENA_dly_D(ENA_dly_D),
        .ENB_I(ENB_I),
        .ENB_I_1(ENB_I_1),
        .ENB_I_11(ENB_I_11),
        .ENB_I_13(ENB_I_13),
        .ENB_I_15(ENB_I_15),
        .ENB_I_17(ENB_I_17),
        .ENB_I_19(ENB_I_19),
        .ENB_I_3(ENB_I_3),
        .ENB_I_5(ENB_I_5),
        .ENB_I_7(ENB_I_7),
        .ENB_I_9(ENB_I_9),
        .ENB_dly_D(ENB_dly_D),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .ram_rstram_b_2(ram_rstram_b_2),
        .\wr_rst_reg_reg[15] (\wr_rst_reg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_1_synth" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth__parameterized2
   (D,
    ENB_dly_D,
    aclk,
    ENB_I,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    DIN,
    WEBWE,
    out,
    mcpf_to_argen_tvalid);
  output [13:0]D;
  output ENB_dly_D;
  input aclk;
  input ENB_I;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [14:0]DIN;
  input [0:0]WEBWE;
  input out;
  input mcpf_to_argen_tvalid;

  wire [13:0]D;
  wire [14:0]DIN;
  wire ENB_I;
  wire ENB_dly_D;
  wire [0:0]WEBWE;
  wire aclk;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire mcpf_to_argen_tvalid;
  wire out;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized2 \gnbram.gnativebmg.native_blk_mem_gen 
       (.D(D),
        .DIN(DIN),
        .ENB_I(ENB_I),
        .ENB_dly_D(ENB_dly_D),
        .WEBWE(WEBWE),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .out(out));
endmodule

module design_1_axi_vfifo_ctrl_0_0_bram_top
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    ENA_dly_D,
    ENB_dly_D,
    D,
    aclk,
    ENA_I,
    ENB_I,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[16] ,
    ENA_I_0,
    ENB_I_1,
    ENA_I_2,
    ENB_I_3,
    ENA_I_4,
    ENB_I_5,
    ENA_I_6,
    ENB_I_7,
    ENA_I_8,
    ENB_I_9,
    ENA_I_10,
    ENB_I_11,
    ENA_I_12,
    ENB_I_13,
    ENA_I_14,
    ENB_I_15,
    ENA_I_16,
    ENB_I_17,
    ENA_I_18,
    ENB_I_19,
    ENA_I_20,
    ENB_I_21,
    \wr_rst_reg_reg[15] ,
    bram_rd_en);
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output ENA_dly_D;
  output ENB_dly_D;
  output [14:0]D;
  input aclk;
  input ENA_I;
  input ENB_I;
  input ram_rstram_b;
  input [29:0]Q;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;
  input ENA_I_0;
  input ENB_I_1;
  input ENA_I_2;
  input ENB_I_3;
  input ENA_I_4;
  input ENB_I_5;
  input ENA_I_6;
  input ENB_I_7;
  input ENA_I_8;
  input ENB_I_9;
  input ENA_I_10;
  input ENB_I_11;
  input ENA_I_12;
  input ENB_I_13;
  input ENA_I_14;
  input ENB_I_15;
  input ENA_I_16;
  input ENB_I_17;
  input ENA_I_18;
  input ENB_I_19;
  input ENA_I_20;
  input ENB_I_21;
  input [0:0]\wr_rst_reg_reg[15] ;
  input bram_rd_en;

  wire [14:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire ENA_I;
  wire ENA_I_0;
  wire ENA_I_10;
  wire ENA_I_12;
  wire ENA_I_14;
  wire ENA_I_16;
  wire ENA_I_18;
  wire ENA_I_2;
  wire ENA_I_20;
  wire ENA_I_4;
  wire ENA_I_6;
  wire ENA_I_8;
  wire ENA_dly_D;
  wire ENB_I;
  wire ENB_I_1;
  wire ENB_I_11;
  wire ENB_I_13;
  wire ENB_I_15;
  wire ENB_I_17;
  wire ENB_I_19;
  wire ENB_I_21;
  wire ENB_I_3;
  wire ENB_I_5;
  wire ENB_I_7;
  wire ENB_I_9;
  wire ENB_dly_D;
  wire [29:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire ram_rstram_b;
  wire [0:0]\wr_rst_reg_reg[15] ;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1__parameterized1 \blk_mem_gen.bmg 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .ENA_I(ENA_I),
        .ENA_I_0(ENA_I_0),
        .ENA_I_10(ENA_I_10),
        .ENA_I_12(ENA_I_12),
        .ENA_I_14(ENA_I_14),
        .ENA_I_16(ENA_I_16),
        .ENA_I_18(ENA_I_18),
        .ENA_I_2(ENA_I_2),
        .ENA_I_20(ENA_I_20),
        .ENA_I_4(ENA_I_4),
        .ENA_I_6(ENA_I_6),
        .ENA_I_8(ENA_I_8),
        .ENA_dly_D(ENA_dly_D),
        .ENB_I(ENB_I),
        .ENB_I_1(ENB_I_1),
        .ENB_I_11(ENB_I_11),
        .ENB_I_13(ENB_I_13),
        .ENB_I_15(ENB_I_15),
        .ENB_I_17(ENB_I_17),
        .ENB_I_19(ENB_I_19),
        .ENB_I_21(ENB_I_21),
        .ENB_I_3(ENB_I_3),
        .ENB_I_5(ENB_I_5),
        .ENB_I_7(ENB_I_7),
        .ENB_I_9(ENB_I_9),
        .ENB_dly_D(ENB_dly_D),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .ram_rstram_b(ram_rstram_b),
        .\wr_rst_reg_reg[15] (\wr_rst_reg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "bram_top" *) 
module design_1_axi_vfifo_ctrl_0_0_bram_top__parameterized0
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    ENA_dly_D,
    ENB_dly_D,
    D,
    aclk,
    ENA_I,
    ENB_I,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[16] ,
    ENA_I_0,
    ENB_I_1,
    ENA_I_2,
    ENB_I_3,
    ENA_I_4,
    ENB_I_5,
    ENA_I_6,
    ENB_I_7,
    ENA_I_8,
    ENB_I_9,
    ENA_I_10,
    ENB_I_11,
    ENA_I_12,
    ENB_I_13,
    ENA_I_14,
    ENB_I_15,
    ENA_I_16,
    ENB_I_17,
    ENA_I_18,
    ENB_I_19,
    \wr_rst_reg_reg[15] ,
    bram_rd_en);
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output ENA_dly_D;
  output ENB_dly_D;
  output [12:0]D;
  input aclk;
  input ENA_I;
  input ENB_I;
  input ram_rstram_b_2;
  input [27:0]Q;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;
  input ENA_I_0;
  input ENB_I_1;
  input ENA_I_2;
  input ENB_I_3;
  input ENA_I_4;
  input ENB_I_5;
  input ENA_I_6;
  input ENB_I_7;
  input ENA_I_8;
  input ENB_I_9;
  input ENA_I_10;
  input ENB_I_11;
  input ENA_I_12;
  input ENB_I_13;
  input ENA_I_14;
  input ENB_I_15;
  input ENA_I_16;
  input ENB_I_17;
  input ENA_I_18;
  input ENB_I_19;
  input [0:0]\wr_rst_reg_reg[15] ;
  input bram_rd_en;

  wire [12:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire ENA_I;
  wire ENA_I_0;
  wire ENA_I_10;
  wire ENA_I_12;
  wire ENA_I_14;
  wire ENA_I_16;
  wire ENA_I_18;
  wire ENA_I_2;
  wire ENA_I_4;
  wire ENA_I_6;
  wire ENA_I_8;
  wire ENA_dly_D;
  wire ENB_I;
  wire ENB_I_1;
  wire ENB_I_11;
  wire ENB_I_13;
  wire ENB_I_15;
  wire ENB_I_17;
  wire ENB_I_19;
  wire ENB_I_3;
  wire ENB_I_5;
  wire ENB_I_7;
  wire ENB_I_9;
  wire ENB_dly_D;
  wire [27:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire ram_rstram_b_2;
  wire [0:0]\wr_rst_reg_reg[15] ;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1__parameterized3 \blk_mem_gen.bmg 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .ENA_I(ENA_I),
        .ENA_I_0(ENA_I_0),
        .ENA_I_10(ENA_I_10),
        .ENA_I_12(ENA_I_12),
        .ENA_I_14(ENA_I_14),
        .ENA_I_16(ENA_I_16),
        .ENA_I_18(ENA_I_18),
        .ENA_I_2(ENA_I_2),
        .ENA_I_4(ENA_I_4),
        .ENA_I_6(ENA_I_6),
        .ENA_I_8(ENA_I_8),
        .ENA_dly_D(ENA_dly_D),
        .ENB_I(ENB_I),
        .ENB_I_1(ENB_I_1),
        .ENB_I_11(ENB_I_11),
        .ENB_I_13(ENB_I_13),
        .ENB_I_15(ENB_I_15),
        .ENB_I_17(ENB_I_17),
        .ENB_I_19(ENB_I_19),
        .ENB_I_3(ENB_I_3),
        .ENB_I_5(ENB_I_5),
        .ENB_I_7(ENB_I_7),
        .ENB_I_9(ENB_I_9),
        .ENB_dly_D(ENB_dly_D),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .ram_rstram_b_2(ram_rstram_b_2),
        .\wr_rst_reg_reg[15] (\wr_rst_reg_reg[15] ));
endmodule

module design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11
   (S,
    Q,
    i_primitive,
    aclk,
    \wr_rst_reg_reg[15] );
  output [12:0]S;
  input [1:0]Q;
  input [12:0]i_primitive;
  input aclk;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire [1:0]Q;
  wire [12:0]S;
  wire aclk;
  wire [12:0]i_primitive;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "13" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "13" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "13" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__3 xst_addsub
       (.A({1'b0,1'b0,1'b0,Q[1],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[0]}),
        .ADD(1'b0),
        .B(i_primitive),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(\wr_rst_reg_reg[15] ),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_11" *) 
module design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_112
   (S,
    A,
    B,
    aclk,
    Q);
  output [12:0]S;
  input [12:0]A;
  input [12:0]B;
  input aclk;
  input [0:0]Q;

  wire [12:0]A;
  wire [12:0]B;
  wire [0:0]Q;
  wire [12:0]S;
  wire aclk;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "13" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "13" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "13" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__2 xst_addsub
       (.A(A),
        .ADD(1'b0),
        .B(B),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(Q),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_11" *) 
module design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_113
   (D,
    B,
    A,
    aclk,
    Q);
  output [12:0]D;
  input [12:0]B;
  input [12:0]A;
  input aclk;
  input [0:0]Q;

  wire [12:0]A;
  wire [12:0]B;
  wire [12:0]D;
  wire [0:0]Q;
  wire aclk;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "13" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "13" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "13" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__1 xst_addsub
       (.A(B),
        .ADD(1'b0),
        .B(A),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(D),
        .SCLR(Q),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_11" *) 
module design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_136
   (S,
    Q,
    i_primitive,
    aclk,
    \wr_rst_reg_reg[15] );
  output [12:0]S;
  input [1:0]Q;
  input [12:0]i_primitive;
  input aclk;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire [1:0]Q;
  wire [12:0]S;
  wire aclk;
  wire [12:0]i_primitive;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "13" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "13" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "13" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv xst_addsub
       (.A({1'b0,1'b0,1'b0,Q[1],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[0]}),
        .ADD(1'b0),
        .B(i_primitive),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(\wr_rst_reg_reg[15] ),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_11" *) 
module design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_137
   (S,
    A,
    B,
    aclk,
    Q);
  output [12:0]S;
  input [12:0]A;
  input [12:0]B;
  input aclk;
  input [0:0]Q;

  wire [12:0]A;
  wire [12:0]B;
  wire [0:0]Q;
  wire [12:0]S;
  wire aclk;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "13" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "13" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "13" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__5 xst_addsub
       (.A(A),
        .ADD(1'b0),
        .B(B),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(Q),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_11" *) 
module design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_138
   (D,
    B,
    A,
    aclk,
    Q);
  output [12:0]D;
  input [12:0]B;
  input [12:0]A;
  input aclk;
  input [0:0]Q;

  wire [12:0]A;
  wire [12:0]B;
  wire [12:0]D;
  wire [0:0]Q;
  wire aclk;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "13" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "13" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "13" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__4 xst_addsub
       (.A(B),
        .ADD(1'b0),
        .B(A),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(D),
        .SCLR(Q),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_11" *) 
module design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2
   (S,
    Q,
    i_primitive,
    aclk,
    \wr_rst_reg_reg[15] );
  output [15:0]S;
  input [1:0]Q;
  input [15:0]i_primitive;
  input aclk;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire [1:0]Q;
  wire [15:0]S;
  wire aclk;
  wire [15:0]i_primitive;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "16" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "16" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "16" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__parameterized1__4 xst_addsub
       (.A({Q[1],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[0],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADD(1'b0),
        .B(i_primitive),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(\wr_rst_reg_reg[15] ),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_11" *) 
module design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_18
   (S,
    Q,
    \gin_reg.wr_pntr_pf_dly_reg[15] ,
    aclk,
    \wr_rst_reg_reg[15] );
  output [15:0]S;
  input [15:0]Q;
  input [15:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  input aclk;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire [15:0]Q;
  wire [15:0]S;
  wire aclk;
  wire [15:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "16" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "16" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "16" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__parameterized1__5 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(\gin_reg.wr_pntr_pf_dly_reg[15] ),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(\wr_rst_reg_reg[15] ),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_11" *) 
module design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_19
   (D,
    Q,
    \gin_reg.rd_pntr_pf_dly_reg[15] ,
    aclk,
    \wr_rst_reg_reg[15] );
  output [15:0]D;
  input [15:0]Q;
  input [15:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  input aclk;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire [15:0]D;
  wire [15:0]Q;
  wire aclk;
  wire [15:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "16" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "16" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "16" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__parameterized1__6 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(\gin_reg.rd_pntr_pf_dly_reg[15] ),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(D),
        .SCLR(\wr_rst_reg_reg[15] ),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_11" *) 
module design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_36
   (S,
    Q,
    i_primitive,
    aclk,
    \wr_rst_reg_reg[15] );
  output [11:0]S;
  input [1:0]Q;
  input [15:0]i_primitive;
  input aclk;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire [1:0]Q;
  wire [11:0]S;
  wire aclk;
  wire [15:0]i_primitive;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;
  wire [3:0]NLW_xst_addsub_S_UNCONNECTED;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "16" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "16" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "16" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__parameterized1__9 xst_addsub
       (.A({Q[1],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[0],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADD(1'b0),
        .B(i_primitive),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S({S,NLW_xst_addsub_S_UNCONNECTED[3:0]}),
        .SCLR(\wr_rst_reg_reg[15] ),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_11" *) 
module design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_37
   (S,
    Q,
    \gin_reg.wr_pntr_pf_dly_reg[15] ,
    aclk,
    \wr_rst_reg_reg[15] );
  output [15:0]S;
  input [15:0]Q;
  input [15:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  input aclk;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire [15:0]Q;
  wire [15:0]S;
  wire aclk;
  wire [15:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "16" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "16" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "16" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__parameterized1__10 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(\gin_reg.wr_pntr_pf_dly_reg[15] ),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(\wr_rst_reg_reg[15] ),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_11" *) 
module design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_38
   (D,
    Q,
    \gin_reg.rd_pntr_pf_dly_reg[15] ,
    aclk,
    \wr_rst_reg_reg[15] );
  output [11:0]D;
  input [15:0]Q;
  input [15:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  input aclk;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire [11:0]D;
  wire [15:0]Q;
  wire aclk;
  wire [15:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;
  wire [3:0]NLW_xst_addsub_S_UNCONNECTED;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "16" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "16" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "16" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__parameterized1__11 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(\gin_reg.rd_pntr_pf_dly_reg[15] ),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S({D,NLW_xst_addsub_S_UNCONNECTED[3:0]}),
        .SCLR(\wr_rst_reg_reg[15] ),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_11" *) 
module design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_63
   (S,
    Q,
    i_primitive,
    aclk,
    \wr_rst_reg_reg[15] );
  output [15:0]S;
  input [1:0]Q;
  input [15:0]i_primitive;
  input aclk;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire [1:0]Q;
  wire [15:0]S;
  wire aclk;
  wire [15:0]i_primitive;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "16" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "16" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "16" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__parameterized1__3 xst_addsub
       (.A({Q[1],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[0],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADD(1'b0),
        .B(i_primitive),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(\wr_rst_reg_reg[15] ),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_11" *) 
module design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_64
   (S,
    Q,
    \gin_reg.wr_pntr_pf_dly_reg[15] ,
    aclk,
    \wr_rst_reg_reg[15] );
  output [15:0]S;
  input [15:0]Q;
  input [15:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  input aclk;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire [15:0]Q;
  wire [15:0]S;
  wire aclk;
  wire [15:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "16" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "16" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "16" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__parameterized1__2 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(\gin_reg.wr_pntr_pf_dly_reg[15] ),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(\wr_rst_reg_reg[15] ),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_11" *) 
module design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_65
   (D,
    Q,
    \gin_reg.rd_pntr_pf_dly_reg[15] ,
    aclk,
    \wr_rst_reg_reg[15] );
  output [15:0]D;
  input [15:0]Q;
  input [15:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  input aclk;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire [15:0]D;
  wire [15:0]Q;
  wire aclk;
  wire [15:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "16" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "16" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "16" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__parameterized1__1 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(\gin_reg.rd_pntr_pf_dly_reg[15] ),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(D),
        .SCLR(\wr_rst_reg_reg[15] ),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_11" *) 
module design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_91
   (S,
    Q,
    i_primitive,
    aclk,
    \wr_rst_reg_reg[15] );
  output [11:0]S;
  input [1:0]Q;
  input [15:0]i_primitive;
  input aclk;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire [1:0]Q;
  wire [11:0]S;
  wire aclk;
  wire [15:0]i_primitive;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;
  wire [3:0]NLW_xst_addsub_S_UNCONNECTED;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "16" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "16" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "16" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__parameterized1 xst_addsub
       (.A({Q[1],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[0],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADD(1'b0),
        .B(i_primitive),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S({S,NLW_xst_addsub_S_UNCONNECTED[3:0]}),
        .SCLR(\wr_rst_reg_reg[15] ),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_11" *) 
module design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_92
   (S,
    Q,
    \gin_reg.wr_pntr_pf_dly_reg[15] ,
    aclk,
    \wr_rst_reg_reg[15] );
  output [15:0]S;
  input [15:0]Q;
  input [15:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  input aclk;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire [15:0]Q;
  wire [15:0]S;
  wire aclk;
  wire [15:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "16" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "16" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "16" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__parameterized1__8 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(\gin_reg.wr_pntr_pf_dly_reg[15] ),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(\wr_rst_reg_reg[15] ),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_11" *) 
module design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_93
   (D,
    Q,
    \gin_reg.rd_pntr_pf_dly_reg[15] ,
    aclk,
    \wr_rst_reg_reg[15] );
  output [11:0]D;
  input [15:0]Q;
  input [15:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  input aclk;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire [11:0]D;
  wire [15:0]Q;
  wire aclk;
  wire [15:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;
  wire [3:0]NLW_xst_addsub_S_UNCONNECTED;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "16" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "16" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "16" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__parameterized1__7 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(\gin_reg.rd_pntr_pf_dly_reg[15] ),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S({D,NLW_xst_addsub_S_UNCONNECTED[3:0]}),
        .SCLR(\wr_rst_reg_reg[15] ),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

module design_1_axi_vfifo_ctrl_0_0_dmem
   (D,
    aclk,
    E,
    DI,
    \gc0.count_d1_reg[3] ,
    Q,
    dm_rd_en);
  output [40:0]D;
  input aclk;
  input [0:0]E;
  input [40:0]DI;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]Q;
  input dm_rd_en;

  wire [40:0]D;
  wire [40:0]DI;
  wire [0:0]E;
  wire [3:0]Q;
  wire aclk;
  wire dm_rd_en;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [40:0]p_0_out;
  wire [1:0]NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_30_35_DOD_UNCONNECTED;
  wire [1:1]NLW_RAM_reg_0_15_36_40_DOC_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_36_40_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_0_5
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,Q}),
        .DIA(DI[1:0]),
        .DIB(DI[3:2]),
        .DIC(DI[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[1:0]),
        .DOB(p_0_out[3:2]),
        .DOC(p_0_out[5:4]),
        .DOD(NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_12_17
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,Q}),
        .DIA(DI[13:12]),
        .DIB(DI[15:14]),
        .DIC(DI[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[13:12]),
        .DOB(p_0_out[15:14]),
        .DOC(p_0_out[17:16]),
        .DOD(NLW_RAM_reg_0_15_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_18_23
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,Q}),
        .DIA(DI[19:18]),
        .DIB(DI[21:20]),
        .DIC(DI[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[19:18]),
        .DOB(p_0_out[21:20]),
        .DOC(p_0_out[23:22]),
        .DOD(NLW_RAM_reg_0_15_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_24_29
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,Q}),
        .DIA(DI[25:24]),
        .DIB(DI[27:26]),
        .DIC(DI[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[25:24]),
        .DOB(p_0_out[27:26]),
        .DOC(p_0_out[29:28]),
        .DOD(NLW_RAM_reg_0_15_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_30_35
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,Q}),
        .DIA(DI[31:30]),
        .DIB(DI[33:32]),
        .DIC(DI[35:34]),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[31:30]),
        .DOB(p_0_out[33:32]),
        .DOC(p_0_out[35:34]),
        .DOD(NLW_RAM_reg_0_15_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_36_40
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,Q}),
        .DIA(DI[37:36]),
        .DIB(DI[39:38]),
        .DIC({1'b0,DI[40]}),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[37:36]),
        .DOB(p_0_out[39:38]),
        .DOC({NLW_RAM_reg_0_15_36_40_DOC_UNCONNECTED[1],p_0_out[40]}),
        .DOD(NLW_RAM_reg_0_15_36_40_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_6_11
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,Q}),
        .DIA(DI[7:6]),
        .DIB(DI[9:8]),
        .DIC(DI[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[7:6]),
        .DOB(p_0_out[9:8]),
        .DOC(p_0_out[11:10]),
        .DOD(NLW_RAM_reg_0_15_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[0] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[0]),
        .Q(D[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[10] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[10]),
        .Q(D[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[11] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[11]),
        .Q(D[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[12] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[12]),
        .Q(D[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[13] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[13]),
        .Q(D[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[14] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[14]),
        .Q(D[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[15] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[15]),
        .Q(D[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[16] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[16]),
        .Q(D[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[17] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[17]),
        .Q(D[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[18] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[18]),
        .Q(D[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[19] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[19]),
        .Q(D[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[1] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[1]),
        .Q(D[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[20] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[20]),
        .Q(D[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[21] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[21]),
        .Q(D[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[22] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[22]),
        .Q(D[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[23] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[23]),
        .Q(D[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[24] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[24]),
        .Q(D[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[25] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[25]),
        .Q(D[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[26] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[26]),
        .Q(D[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[27] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[27]),
        .Q(D[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[28] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[28]),
        .Q(D[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[29] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[29]),
        .Q(D[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[2] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[2]),
        .Q(D[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[30] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[30]),
        .Q(D[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[31] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[31]),
        .Q(D[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[32] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[32]),
        .Q(D[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[33] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[33]),
        .Q(D[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[34] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[34]),
        .Q(D[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[35] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[35]),
        .Q(D[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[36] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[36]),
        .Q(D[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[37] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[37]),
        .Q(D[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[38] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[38]),
        .Q(D[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[39] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[39]),
        .Q(D[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[3] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[3]),
        .Q(D[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[40] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[40]),
        .Q(D[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[4] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[4]),
        .Q(D[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[5] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[5]),
        .Q(D[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[6] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[6]),
        .Q(D[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[7] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[7]),
        .Q(D[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[8] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[8]),
        .Q(D[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[9] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[9]),
        .Q(D[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dmem" *) 
module design_1_axi_vfifo_ctrl_0_0_dmem_186
   (D,
    aclk,
    E,
    I147,
    \gc0.count_d1_reg[3] ,
    Q,
    dm_rd_en);
  output [40:0]D;
  input aclk;
  input [0:0]E;
  input [40:0]I147;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]Q;
  input dm_rd_en;

  wire [40:0]D;
  wire [0:0]E;
  wire [40:0]I147;
  wire [3:0]Q;
  wire RAM_reg_0_15_0_5_n_0;
  wire RAM_reg_0_15_0_5_n_1;
  wire RAM_reg_0_15_0_5_n_2;
  wire RAM_reg_0_15_0_5_n_3;
  wire RAM_reg_0_15_0_5_n_4;
  wire RAM_reg_0_15_0_5_n_5;
  wire RAM_reg_0_15_12_17_n_0;
  wire RAM_reg_0_15_12_17_n_1;
  wire RAM_reg_0_15_12_17_n_2;
  wire RAM_reg_0_15_12_17_n_3;
  wire RAM_reg_0_15_12_17_n_4;
  wire RAM_reg_0_15_12_17_n_5;
  wire RAM_reg_0_15_18_23_n_0;
  wire RAM_reg_0_15_18_23_n_1;
  wire RAM_reg_0_15_18_23_n_2;
  wire RAM_reg_0_15_18_23_n_3;
  wire RAM_reg_0_15_18_23_n_4;
  wire RAM_reg_0_15_18_23_n_5;
  wire RAM_reg_0_15_24_29_n_0;
  wire RAM_reg_0_15_24_29_n_1;
  wire RAM_reg_0_15_24_29_n_2;
  wire RAM_reg_0_15_24_29_n_3;
  wire RAM_reg_0_15_24_29_n_4;
  wire RAM_reg_0_15_24_29_n_5;
  wire RAM_reg_0_15_30_35_n_0;
  wire RAM_reg_0_15_30_35_n_1;
  wire RAM_reg_0_15_30_35_n_2;
  wire RAM_reg_0_15_30_35_n_3;
  wire RAM_reg_0_15_30_35_n_4;
  wire RAM_reg_0_15_30_35_n_5;
  wire RAM_reg_0_15_36_40_n_0;
  wire RAM_reg_0_15_36_40_n_1;
  wire RAM_reg_0_15_36_40_n_2;
  wire RAM_reg_0_15_36_40_n_3;
  wire RAM_reg_0_15_36_40_n_5;
  wire RAM_reg_0_15_6_11_n_0;
  wire RAM_reg_0_15_6_11_n_1;
  wire RAM_reg_0_15_6_11_n_2;
  wire RAM_reg_0_15_6_11_n_3;
  wire RAM_reg_0_15_6_11_n_4;
  wire RAM_reg_0_15_6_11_n_5;
  wire aclk;
  wire dm_rd_en;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [1:0]NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_30_35_DOD_UNCONNECTED;
  wire [1:1]NLW_RAM_reg_0_15_36_40_DOC_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_36_40_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_0_5
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,Q}),
        .DIA(I147[1:0]),
        .DIB(I147[3:2]),
        .DIC(I147[5:4]),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_0_5_n_0,RAM_reg_0_15_0_5_n_1}),
        .DOB({RAM_reg_0_15_0_5_n_2,RAM_reg_0_15_0_5_n_3}),
        .DOC({RAM_reg_0_15_0_5_n_4,RAM_reg_0_15_0_5_n_5}),
        .DOD(NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_12_17
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,Q}),
        .DIA(I147[13:12]),
        .DIB(I147[15:14]),
        .DIC(I147[17:16]),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_12_17_n_0,RAM_reg_0_15_12_17_n_1}),
        .DOB({RAM_reg_0_15_12_17_n_2,RAM_reg_0_15_12_17_n_3}),
        .DOC({RAM_reg_0_15_12_17_n_4,RAM_reg_0_15_12_17_n_5}),
        .DOD(NLW_RAM_reg_0_15_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_18_23
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,Q}),
        .DIA(I147[19:18]),
        .DIB(I147[21:20]),
        .DIC(I147[23:22]),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_18_23_n_0,RAM_reg_0_15_18_23_n_1}),
        .DOB({RAM_reg_0_15_18_23_n_2,RAM_reg_0_15_18_23_n_3}),
        .DOC({RAM_reg_0_15_18_23_n_4,RAM_reg_0_15_18_23_n_5}),
        .DOD(NLW_RAM_reg_0_15_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_24_29
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,Q}),
        .DIA(I147[25:24]),
        .DIB(I147[27:26]),
        .DIC(I147[29:28]),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_24_29_n_0,RAM_reg_0_15_24_29_n_1}),
        .DOB({RAM_reg_0_15_24_29_n_2,RAM_reg_0_15_24_29_n_3}),
        .DOC({RAM_reg_0_15_24_29_n_4,RAM_reg_0_15_24_29_n_5}),
        .DOD(NLW_RAM_reg_0_15_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_30_35
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,Q}),
        .DIA(I147[31:30]),
        .DIB(I147[33:32]),
        .DIC(I147[35:34]),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_30_35_n_0,RAM_reg_0_15_30_35_n_1}),
        .DOB({RAM_reg_0_15_30_35_n_2,RAM_reg_0_15_30_35_n_3}),
        .DOC({RAM_reg_0_15_30_35_n_4,RAM_reg_0_15_30_35_n_5}),
        .DOD(NLW_RAM_reg_0_15_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_36_40
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,Q}),
        .DIA(I147[37:36]),
        .DIB(I147[39:38]),
        .DIC({1'b0,I147[40]}),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_36_40_n_0,RAM_reg_0_15_36_40_n_1}),
        .DOB({RAM_reg_0_15_36_40_n_2,RAM_reg_0_15_36_40_n_3}),
        .DOC({NLW_RAM_reg_0_15_36_40_DOC_UNCONNECTED[1],RAM_reg_0_15_36_40_n_5}),
        .DOD(NLW_RAM_reg_0_15_36_40_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_6_11
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,Q}),
        .DIA(I147[7:6]),
        .DIB(I147[9:8]),
        .DIC(I147[11:10]),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_6_11_n_0,RAM_reg_0_15_6_11_n_1}),
        .DOB({RAM_reg_0_15_6_11_n_2,RAM_reg_0_15_6_11_n_3}),
        .DOC({RAM_reg_0_15_6_11_n_4,RAM_reg_0_15_6_11_n_5}),
        .DOD(NLW_RAM_reg_0_15_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[0] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_0_5_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[10] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_6_11_n_5),
        .Q(D[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[11] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_6_11_n_4),
        .Q(D[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[12] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_12_17_n_1),
        .Q(D[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[13] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_12_17_n_0),
        .Q(D[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[14] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_12_17_n_3),
        .Q(D[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[15] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_12_17_n_2),
        .Q(D[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[16] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_12_17_n_5),
        .Q(D[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[17] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_12_17_n_4),
        .Q(D[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[18] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_18_23_n_1),
        .Q(D[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[19] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_18_23_n_0),
        .Q(D[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[1] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_0_5_n_0),
        .Q(D[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[20] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_18_23_n_3),
        .Q(D[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[21] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_18_23_n_2),
        .Q(D[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[22] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_18_23_n_5),
        .Q(D[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[23] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_18_23_n_4),
        .Q(D[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[24] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_24_29_n_1),
        .Q(D[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[25] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_24_29_n_0),
        .Q(D[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[26] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_24_29_n_3),
        .Q(D[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[27] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_24_29_n_2),
        .Q(D[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[28] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_24_29_n_5),
        .Q(D[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[29] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_24_29_n_4),
        .Q(D[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[2] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_0_5_n_3),
        .Q(D[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[30] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_30_35_n_1),
        .Q(D[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[31] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_30_35_n_0),
        .Q(D[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[32] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_30_35_n_3),
        .Q(D[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[33] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_30_35_n_2),
        .Q(D[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[34] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_30_35_n_5),
        .Q(D[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[35] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_30_35_n_4),
        .Q(D[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[36] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_36_40_n_1),
        .Q(D[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[37] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_36_40_n_0),
        .Q(D[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[38] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_36_40_n_3),
        .Q(D[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[39] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_36_40_n_2),
        .Q(D[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[3] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_0_5_n_2),
        .Q(D[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[40] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_36_40_n_5),
        .Q(D[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[4] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_0_5_n_5),
        .Q(D[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[5] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_0_5_n_4),
        .Q(D[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[6] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_6_11_n_1),
        .Q(D[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[7] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_6_11_n_0),
        .Q(D[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[8] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_6_11_n_3),
        .Q(D[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[9] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_6_11_n_2),
        .Q(D[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dmem" *) 
module design_1_axi_vfifo_ctrl_0_0_dmem__parameterized0
   (D,
    aclk,
    p_19_out,
    PAYLOAD_FROM_MTF,
    \gc0.count_d1_reg[3] ,
    count_d10_in,
    dm_rd_en);
  output [6:0]D;
  input aclk;
  input p_19_out;
  input [6:0]PAYLOAD_FROM_MTF;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]count_d10_in;
  input dm_rd_en;

  wire [6:0]D;
  wire [6:0]PAYLOAD_FROM_MTF;
  wire aclk;
  wire [3:0]count_d10_in;
  wire dm_rd_en;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [6:0]p_0_out;
  wire p_19_out;
  wire [1:0]NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED;
  wire [1:1]NLW_RAM_reg_0_15_6_6_DOA_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_6_6_DOB_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_6_6_DOC_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_6_6_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_0_5
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,count_d10_in}),
        .DIA(PAYLOAD_FROM_MTF[1:0]),
        .DIB(PAYLOAD_FROM_MTF[3:2]),
        .DIC(PAYLOAD_FROM_MTF[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[1:0]),
        .DOB(p_0_out[3:2]),
        .DOC(p_0_out[5:4]),
        .DOD(NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(p_19_out));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_6_6
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,count_d10_in}),
        .DIA({1'b0,PAYLOAD_FROM_MTF[6]}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({NLW_RAM_reg_0_15_6_6_DOA_UNCONNECTED[1],p_0_out[6]}),
        .DOB(NLW_RAM_reg_0_15_6_6_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_RAM_reg_0_15_6_6_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_RAM_reg_0_15_6_6_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(p_19_out));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[0] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[0]),
        .Q(D[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[1] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[1]),
        .Q(D[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[2] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[2]),
        .Q(D[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[3] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[3]),
        .Q(D[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[4] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[4]),
        .Q(D[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[5] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[5]),
        .Q(D[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[6] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[6]),
        .Q(D[6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dmem" *) 
module design_1_axi_vfifo_ctrl_0_0_dmem__parameterized1
   (dout_i,
    aclk,
    D,
    E,
    \gc0.count_d1_reg[5] ,
    \gcc0.gc0.count_d1_reg[5] ,
    \gpregsm1.curr_fwft_state_reg[0] );
  output [0:0]dout_i;
  input aclk;
  input [1:0]D;
  input [0:0]E;
  input [5:0]\gc0.count_d1_reg[5] ;
  input [5:0]\gcc0.gc0.count_d1_reg[5] ;
  input \gpregsm1.curr_fwft_state_reg[0] ;

  wire [1:0]D;
  wire [0:0]E;
  wire RAM_reg_0_63_0_1_n_1;
  wire aclk;
  wire [0:0]dout_i;
  wire [5:0]\gc0.count_d1_reg[5] ;
  wire [5:0]\gcc0.gc0.count_d1_reg[5] ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire [0:0]p_0_out;
  wire NLW_RAM_reg_0_63_0_1_DOC_UNCONNECTED;
  wire NLW_RAM_reg_0_63_0_1_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_0_63_0_1
       (.ADDRA(\gc0.count_d1_reg[5] ),
        .ADDRB(\gc0.count_d1_reg[5] ),
        .ADDRC(\gc0.count_d1_reg[5] ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5] ),
        .DIA(D[0]),
        .DIB(D[1]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(p_0_out),
        .DOB(RAM_reg_0_63_0_1_n_1),
        .DOC(NLW_RAM_reg_0_63_0_1_DOC_UNCONNECTED),
        .DOD(NLW_RAM_reg_0_63_0_1_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(E));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[0] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out),
        .Q(dout_i),
        .R(1'b0));
endmodule

module design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo
   (out,
    TREADY_S2MM,
    m_axi_awvalid,
    \m_axi_awid[0] ,
    Q,
    aclk,
    E,
    \gpfs.prog_full_i_reg ,
    prog_full_i,
    m_axi_awvalid_i,
    m_axi_awready,
    DI);
  output out;
  output TREADY_S2MM;
  output m_axi_awvalid;
  output [40:0]\m_axi_awid[0] ;
  input [0:0]Q;
  input aclk;
  input [0:0]E;
  input \gpfs.prog_full_i_reg ;
  input prog_full_i;
  input m_axi_awvalid_i;
  input m_axi_awready;
  input [40:0]DI;

  wire [40:0]DI;
  wire [0:0]E;
  wire [0:0]Q;
  wire TREADY_S2MM;
  wire aclk;
  wire dm_rd_en;
  wire dout_i;
  wire \gntv_or_sync_fifo.gl0.rd_n_1 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_11 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_2 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_3 ;
  wire \gpfs.prog_full_i_reg ;
  wire [0:0]\gr1.gr1_int.rfwft/p_0_in ;
  wire [40:0]\m_axi_awid[0] ;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_awvalid_i;
  wire out;
  wire [3:0]p_0_out_0;
  wire [3:0]p_12_out;
  wire [3:0]p_13_out;
  wire p_2_out;
  wire p_8_out;
  wire [4:2]plusOp;
  wire prog_full_i;
  wire [3:0]rd_pntr_plus1;
  wire rst_full_gen_i;
  wire rstblk_n_3;
  wire rstblk_n_4;
  wire [1:0]sckt_wr_rst_cc;

  design_1_axi_vfifo_ctrl_0_0_rd_logic_175 \gntv_or_sync_fifo.gl0.rd 
       (.D({plusOp[4],plusOp[2]}),
        .E(E),
        .Q(sckt_wr_rst_cc),
        .aclk(aclk),
        .dm_rd_en(dm_rd_en),
        .empty_fwft_fb_o_i_reg({\gntv_or_sync_fifo.gl0.rd_n_1 ,\gr1.gr1_int.rfwft/p_0_in }),
        .\gc0.count_d1_reg[3] (rd_pntr_plus1),
        .\gcc0.gc0.count_reg[3] (p_13_out),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] (p_0_out_0),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (rstblk_n_4),
        .out(p_2_out),
        .p_8_out(p_8_out),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.wr_n_2 ),
        .ram_full_fb_i_reg(out),
        .ram_full_i_reg(\gntv_or_sync_fifo.gl0.rd_n_11 ));
  design_1_axi_vfifo_ctrl_0_0_wr_logic_176 \gntv_or_sync_fifo.gl0.wr 
       (.D({plusOp[4],plusOp[2]}),
        .E(E),
        .Q(p_12_out),
        .TREADY_S2MM(TREADY_S2MM),
        .aclk(aclk),
        .\gc0.count_d1_reg[3] (p_0_out_0),
        .\gc0.count_reg[3] (rd_pntr_plus1),
        .\gcc0.gc0.count_d1_reg[3] (p_13_out),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (rstblk_n_3),
        .\grstd1.grst_full.grst_f.rst_d3_reg_0 (rst_full_gen_i),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (rstblk_n_4),
        .out(out),
        .p_8_out(p_8_out),
        .prog_full_i(prog_full_i),
        .ram_empty_fb_i_reg(p_2_out),
        .ram_empty_i_reg(\gntv_or_sync_fifo.gl0.wr_n_2 ),
        .ram_empty_i_reg_0(\gntv_or_sync_fifo.gl0.wr_n_3 ));
  design_1_axi_vfifo_ctrl_0_0_memory \gntv_or_sync_fifo.mem 
       (.DI(DI),
        .E(E),
        .Q(p_12_out),
        .aclk(aclk),
        .dm_rd_en(dm_rd_en),
        .\gc0.count_d1_reg[3] (p_0_out_0),
        .\m_axi_awid[0] (\m_axi_awid[0] ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (dout_i));
  design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__2 rstblk
       (.Q(Q),
        .aclk(aclk),
        .\gc0.count_d1_reg[2] (\gntv_or_sync_fifo.gl0.wr_n_3 ),
        .\gc0.count_d1_reg[3] (\gntv_or_sync_fifo.gl0.rd_n_11 ),
        .\gcc0.gc0.count_d1_reg[3] (rstblk_n_4),
        .\goreg_dm.dout_i_reg[40] (dout_i),
        .\gpregsm1.curr_fwft_state_reg[1] ({\gntv_or_sync_fifo.gl0.rd_n_1 ,\gr1.gr1_int.rfwft/p_0_in }),
        .m_axi_awready(m_axi_awready),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 (sckt_wr_rst_cc),
        .out(rst_full_gen_i),
        .p_8_out(p_8_out),
        .ram_full_fb_i_reg(out),
        .ram_full_i_reg(rstblk_n_3));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized0
   (out,
    \gpfs.prog_full_i_reg ,
    m_axi_wvalid,
    \m_axi_wdata[31] ,
    aclk,
    Q,
    \gfwd_mode.storage_data1_reg[33] ,
    E,
    m_axi_wready,
    m_axi_wvalid_i);
  output out;
  output \gpfs.prog_full_i_reg ;
  output m_axi_wvalid;
  output [32:0]\m_axi_wdata[31] ;
  input aclk;
  input [0:0]Q;
  input [32:0]\gfwd_mode.storage_data1_reg[33] ;
  input [0:0]E;
  input m_axi_wready;
  input m_axi_wvalid_i;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire dout_i;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D ;
  wire [32:0]\gfwd_mode.storage_data1_reg[33] ;
  wire \gntv_or_sync_fifo.gl0.rd_n_0 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_29 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_9 ;
  wire \gpfs.prog_full_i_reg ;
  wire [0:0]\gr1.gr1_int.rfwft/p_0_in ;
  wire [4:0]\grss.rsts/c1/v1_reg ;
  wire [3:1]\grss.rsts/c2/v1_reg ;
  wire \gwss.gpf.wrpf/p_3_out ;
  wire [4:1]\gwss.wsts/c1/v1_reg ;
  wire [32:0]\m_axi_wdata[31] ;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire m_axi_wvalid_i;
  wire out;
  wire [8:0]p_0_out;
  wire [8:0]p_12_out;
  wire [8:2]p_13_out;
  wire p_8_out;
  wire [7:2]rd_pntr_plus1;
  wire rst_full_gen_i;
  wire rstblk_n_1;
  wire rstblk_n_2;
  wire rstblk_n_4;

  design_1_axi_vfifo_ctrl_0_0_rd_logic__parameterized0 \gntv_or_sync_fifo.gl0.rd 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (p_0_out),
        .E(p_8_out),
        .ENB_I(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I ),
        .ENB_dly_D(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D ),
        .Q({rstblk_n_1,rstblk_n_2}),
        .S(\gntv_or_sync_fifo.gl0.rd_n_29 ),
        .aclk(aclk),
        .\gc0.count_d1_reg[7] (rd_pntr_plus1),
        .\gcc0.gc0.count_d1_reg[6] (\grss.rsts/c2/v1_reg ),
        .\gcc0.gc0.count_d1_reg[8] (p_12_out),
        .\gcc0.gc0.count_reg[8] (p_13_out),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (rstblk_n_4),
        .out({\gntv_or_sync_fifo.gl0.rd_n_0 ,\gr1.gr1_int.rfwft/p_0_in }),
        .p_3_out(\gwss.gpf.wrpf/p_3_out ),
        .ram_full_fb_i_reg(\gntv_or_sync_fifo.gl0.wr_n_9 ),
        .ram_full_fb_i_reg_0(out),
        .v1_reg(\gwss.wsts/c1/v1_reg ),
        .v1_reg_0(\grss.rsts/c1/v1_reg ));
  design_1_axi_vfifo_ctrl_0_0_wr_logic__parameterized0 \gntv_or_sync_fifo.gl0.wr 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (p_12_out),
        .E(p_8_out),
        .Q(p_13_out),
        .S(\gntv_or_sync_fifo.gl0.rd_n_29 ),
        .SR(rstblk_n_4),
        .aclk(aclk),
        .\gc0.count_d1_reg[7] (p_0_out[7:0]),
        .\gc0.count_d1_reg[8] (\gwss.wsts/c1/v1_reg ),
        .\gc0.count_reg[7] (rd_pntr_plus1),
        .\gfwd_mode.m_valid_i_reg (E),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (rst_full_gen_i),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .out(out),
        .p_3_out(\gwss.gpf.wrpf/p_3_out ),
        .ram_empty_i_reg(\gntv_or_sync_fifo.gl0.wr_n_9 ),
        .ram_empty_i_reg_0(\grss.rsts/c2/v1_reg ),
        .v1_reg(\grss.rsts/c1/v1_reg ));
  design_1_axi_vfifo_ctrl_0_0_memory__parameterized0 \gntv_or_sync_fifo.mem 
       (.E(E),
        .ENB_I(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I ),
        .ENB_dly_D(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D ),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (p_0_out),
        .\gcc0.gc0.count_d1_reg[8] (p_12_out),
        .\gfwd_mode.storage_data1_reg[33] (\gfwd_mode.storage_data1_reg[33] ),
        .\m_axi_wdata[31] (\m_axi_wdata[31] ),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (dout_i),
        .out(out));
  design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__parameterized0 rstblk
       (.Q(Q),
        .SR(rstblk_n_4),
        .aclk(aclk),
        .\goreg_bm.dout_i_reg[32] (dout_i),
        .\gpregsm1.curr_fwft_state_reg[1] ({\gntv_or_sync_fifo.gl0.rd_n_0 ,\gr1.gr1_int.rfwft/p_0_in }),
        .m_axi_wready(m_axi_wready),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 ({rstblk_n_1,rstblk_n_2}),
        .out(rst_full_gen_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized1
   (out,
    \gpfs.prog_full_i_reg ,
    curr_state_reg,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.m_valid_i_reg ,
    \goreg_dm.dout_i_reg[6] ,
    D,
    Q,
    aclk,
    p_19_out,
    prog_full_i,
    curr_state,
    areset_d1,
    sdp_rd_addr_in_i,
    \gnstage1.q_dly_reg[1][0] ,
    \pkt_cnt_reg_reg[5] ,
    PAYLOAD_FROM_MTF);
  output out;
  output \gpfs.prog_full_i_reg ;
  output curr_state_reg;
  output \gfwd_mode.storage_data1_reg[0] ;
  output \gfwd_mode.m_valid_i_reg ;
  output \goreg_dm.dout_i_reg[6] ;
  output [5:0]D;
  input [0:0]Q;
  input aclk;
  input p_19_out;
  input prog_full_i;
  input curr_state;
  input areset_d1;
  input sdp_rd_addr_in_i;
  input \gnstage1.q_dly_reg[1][0] ;
  input [5:0]\pkt_cnt_reg_reg[5] ;
  input [6:0]PAYLOAD_FROM_MTF;

  wire [5:0]D;
  wire [6:0]PAYLOAD_FROM_MTF;
  wire [0:0]Q;
  wire aclk;
  wire ar_fifo_dout_zero;
  wire areset_d1;
  wire curr_state;
  wire curr_state_reg;
  wire dm_rd_en;
  wire dout_i;
  wire empty;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire \gnstage1.q_dly_reg[1][0] ;
  wire \gntv_or_sync_fifo.gl0.rd_n_0 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_10 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_15 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_17 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_7 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_8 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_9 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_11 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_3 ;
  wire \goreg_dm.dout_i_reg[6] ;
  wire \gpfs.prog_full_i_reg ;
  wire [0:0]\gr1.gr1_int.rfwft/p_0_in ;
  wire \gwss.wsts/comp0 ;
  wire out;
  wire [3:0]p_0_out_0;
  wire [3:0]p_12_out;
  wire [2:0]p_13_out;
  wire p_19_out;
  wire p_8_out;
  wire [5:0]\pkt_cnt_reg_reg[5] ;
  wire pkt_cntr_one;
  wire prog_full_i;
  wire [3:0]rd_pntr_plus1;
  wire rst_full_gen_i;
  wire rstblk_n_4;
  wire [1:0]sckt_wr_rst_cc;
  wire sdp_rd_addr_in_i;

  design_1_axi_vfifo_ctrl_0_0_rd_logic \gntv_or_sync_fifo.gl0.rd 
       (.D({\gntv_or_sync_fifo.gl0.rd_n_7 ,\gntv_or_sync_fifo.gl0.rd_n_8 ,\gntv_or_sync_fifo.gl0.rd_n_9 ,\gntv_or_sync_fifo.gl0.rd_n_10 }),
        .Q(sckt_wr_rst_cc),
        .aclk(aclk),
        .ar_fifo_dout_zero(ar_fifo_dout_zero),
        .comp0(\gwss.wsts/comp0 ),
        .curr_state(curr_state),
        .curr_state_reg(curr_state_reg),
        .curr_state_reg_0(\goreg_dm.dout_i_reg[6] ),
        .dm_rd_en(dm_rd_en),
        .\gc0.count_d1_reg[3] (rd_pntr_plus1),
        .\gc0.count_reg[2] (\gntv_or_sync_fifo.gl0.wr_n_3 ),
        .\gcc0.gc0.count_reg[2] (p_13_out),
        .\gcc0.gc0.count_reg[3] (\gntv_or_sync_fifo.gl0.wr_n_11 ),
        .\gfwd_mode.m_valid_i_reg (empty),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_reg ),
        .\gnstage1.q_dly_reg[1][0] (\gnstage1.q_dly_reg[1][0] ),
        .\gpr1.dout_i_reg[1] (p_0_out_0),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (rstblk_n_4),
        .out({\gntv_or_sync_fifo.gl0.rd_n_0 ,\gr1.gr1_int.rfwft/p_0_in }),
        .p_19_out(p_19_out),
        .p_8_out(p_8_out),
        .\pkt_cnt_reg_reg[3] (\gntv_or_sync_fifo.gl0.rd_n_17 ),
        .\pkt_cnt_reg_reg[4] (\gntv_or_sync_fifo.gl0.rd_n_15 ),
        .\pkt_cnt_reg_reg[5] (\pkt_cnt_reg_reg[5] ),
        .pkt_cntr_one(pkt_cntr_one),
        .prog_full_i(prog_full_i),
        .ram_full_fb_i_reg(out));
  design_1_axi_vfifo_ctrl_0_0_wr_logic \gntv_or_sync_fifo.gl0.wr 
       (.D({\gntv_or_sync_fifo.gl0.rd_n_7 ,\gntv_or_sync_fifo.gl0.rd_n_8 ,\gntv_or_sync_fifo.gl0.rd_n_9 ,\gntv_or_sync_fifo.gl0.rd_n_10 }),
        .Q(p_12_out),
        .aclk(aclk),
        .comp0(\gwss.wsts/comp0 ),
        .\gc0.count_d1_reg[3] (p_0_out_0),
        .\gc0.count_reg[3] (rd_pntr_plus1),
        .\gcc0.gc0.count_d1_reg[2] (p_13_out),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] (\gntv_or_sync_fifo.gl0.wr_n_11 ),
        .\gnstage1.q_dly_reg[1][0] (\gnstage1.q_dly_reg[1][0] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (rst_full_gen_i),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (rstblk_n_4),
        .out(out),
        .p_19_out(p_19_out),
        .p_8_out(p_8_out),
        .ram_empty_i_reg(\gntv_or_sync_fifo.gl0.wr_n_3 ));
  design_1_axi_vfifo_ctrl_0_0_memory__parameterized1 \gntv_or_sync_fifo.mem 
       (.D(D),
        .E(dout_i),
        .PAYLOAD_FROM_MTF(PAYLOAD_FROM_MTF),
        .aclk(aclk),
        .ar_fifo_dout_zero(ar_fifo_dout_zero),
        .areset_d1(areset_d1),
        .count_d10_in(p_12_out),
        .curr_state(curr_state),
        .curr_state_reg(\gfwd_mode.m_valid_i_reg ),
        .dm_rd_en(dm_rd_en),
        .empty_fwft_i_reg(empty),
        .\gc0.count_d1_reg[3] (p_0_out_0),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\goreg_dm.dout_i_reg[6]_0 (\goreg_dm.dout_i_reg[6] ),
        .p_19_out(p_19_out),
        .\pkt_cnt_reg_reg[1] (\gntv_or_sync_fifo.gl0.rd_n_17 ),
        .\pkt_cnt_reg_reg[2] (\gntv_or_sync_fifo.gl0.rd_n_15 ),
        .\pkt_cnt_reg_reg[5] (\pkt_cnt_reg_reg[5] ),
        .pkt_cntr_one(pkt_cntr_one),
        .prog_full_i(prog_full_i),
        .sdp_rd_addr_in_i(sdp_rd_addr_in_i));
  design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__3 rstblk
       (.E(dout_i),
        .Q(Q),
        .aclk(aclk),
        .curr_state_reg(\goreg_dm.dout_i_reg[6] ),
        .\gcc0.gc0.count_d1_reg[3] (rstblk_n_4),
        .\gpregsm1.curr_fwft_state_reg[1] ({\gntv_or_sync_fifo.gl0.rd_n_0 ,\gr1.gr1_int.rfwft/p_0_in }),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 (sckt_wr_rst_cc),
        .out(rst_full_gen_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized2
   (out,
    \gpregsm1.curr_fwft_state_reg[1] ,
    DOUT,
    \gfwd_mode.storage_data1_reg[39] ,
    D,
    curr_state_reg,
    \tlen_cntr_reg_reg[6] ,
    \tlen_cntr_reg_reg[5] ,
    \tlen_cntr_reg_reg[4] ,
    \tlen_cntr_reg_reg[3] ,
    \gfwd_mode.storage_data1_reg[31] ,
    prog_full_i,
    aclk,
    mm2s_to_tdf_tvalid,
    mcpf_to_argen_tvalid,
    curr_state,
    \tlen_cntr_reg_reg[0] ,
    \gfwd_mode.m_valid_i_reg ,
    \tlen_cntr_reg_reg[0]_0 ,
    \tlen_cntr_reg_reg[6]_0 ,
    \wr_rst_reg_reg[15] ,
    DIN,
    WEBWE);
  output out;
  output \gpregsm1.curr_fwft_state_reg[1] ;
  output [11:0]DOUT;
  output \gfwd_mode.storage_data1_reg[39] ;
  output [3:0]D;
  output curr_state_reg;
  output \tlen_cntr_reg_reg[6] ;
  output \tlen_cntr_reg_reg[5] ;
  output \tlen_cntr_reg_reg[4] ;
  output \tlen_cntr_reg_reg[3] ;
  output \gfwd_mode.storage_data1_reg[31] ;
  output prog_full_i;
  input aclk;
  input mm2s_to_tdf_tvalid;
  input mcpf_to_argen_tvalid;
  input curr_state;
  input \tlen_cntr_reg_reg[0] ;
  input \gfwd_mode.m_valid_i_reg ;
  input \tlen_cntr_reg_reg[0]_0 ;
  input \tlen_cntr_reg_reg[6]_0 ;
  input [0:0]\wr_rst_reg_reg[15] ;
  input [14:0]DIN;
  input [0:0]WEBWE;

  wire [3:0]D;
  wire [14:0]DIN;
  wire [11:0]DOUT;
  wire [0:0]WEBWE;
  wire aclk;
  wire curr_state;
  wire curr_state_reg;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D ;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[31] ;
  wire \gfwd_mode.storage_data1_reg[39] ;
  wire \gntv_or_sync_fifo.gl0.rd_n_2 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_21 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_3 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_16 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_17 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_18 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_19 ;
  wire \gpregsm1.curr_fwft_state_reg[1] ;
  wire [3:0]\grss.rsts/c2/v1_reg ;
  wire mcpf_to_argen_tvalid;
  wire mm2s_to_tdf_tvalid;
  wire out;
  wire [8:0]p_0_out;
  wire [8:0]p_12_out;
  wire [8:8]p_13_out;
  wire p_2_out;
  wire p_8_out;
  wire prog_full_i;
  wire [7:0]rd_pntr_plus1;
  wire rst_full_gen_i;
  wire rstblk_n_1;
  wire [1:0]sckt_wr_rst_cc;
  wire \tlen_cntr_reg_reg[0] ;
  wire \tlen_cntr_reg_reg[0]_0 ;
  wire \tlen_cntr_reg_reg[3] ;
  wire \tlen_cntr_reg_reg[4] ;
  wire \tlen_cntr_reg_reg[5] ;
  wire \tlen_cntr_reg_reg[6] ;
  wire \tlen_cntr_reg_reg[6]_0 ;
  wire [0:0]\wr_rst_reg_reg[15] ;

  design_1_axi_vfifo_ctrl_0_0_rd_logic__parameterized0_5 \gntv_or_sync_fifo.gl0.rd 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (p_0_out),
        .E(\gntv_or_sync_fifo.gl0.rd_n_2 ),
        .Q(sckt_wr_rst_cc),
        .aclk(aclk),
        .\gc0.count_d1_reg[7] (rd_pntr_plus1),
        .\gcc0.gc0.count_d1_reg[0] (\gntv_or_sync_fifo.gl0.wr_n_16 ),
        .\gcc0.gc0.count_d1_reg[2] (\gntv_or_sync_fifo.gl0.wr_n_17 ),
        .\gcc0.gc0.count_d1_reg[4] (\gntv_or_sync_fifo.gl0.wr_n_18 ),
        .\gcc0.gc0.count_d1_reg[6] (\gntv_or_sync_fifo.gl0.wr_n_19 ),
        .\gcc0.gc0.count_d1_reg[8] (p_12_out[8]),
        .\gcc0.gc0.count_reg[8] (p_13_out),
        .\gfwd_mode.storage_data1_reg[31] (\gfwd_mode.storage_data1_reg[31] ),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .mm2s_to_tdf_tvalid(mm2s_to_tdf_tvalid),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (rstblk_n_1),
        .out(p_2_out),
        .p_8_out(p_8_out),
        .ram_full_fb_i_reg(out),
        .ram_full_i_reg(\gntv_or_sync_fifo.gl0.rd_n_3 ),
        .ram_full_i_reg_0(\gntv_or_sync_fifo.gl0.rd_n_21 ),
        .v1_reg(\grss.rsts/c2/v1_reg ));
  design_1_axi_vfifo_ctrl_0_0_wr_logic__parameterized1 \gntv_or_sync_fifo.gl0.wr 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (p_12_out),
        .Q(p_13_out),
        .WEBWE(WEBWE),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\gntv_or_sync_fifo.gl0.rd_n_3 ),
        .\gc0.count_d1_reg[8]_0 (\gntv_or_sync_fifo.gl0.rd_n_21 ),
        .\gc0.count_d1_reg[8]_1 (p_0_out),
        .\gc0.count_reg[7] (rd_pntr_plus1),
        .\grstd1.grst_full.grst_f.rst_d3_reg (rst_full_gen_i),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (rstblk_n_1),
        .out(out),
        .p_8_out(p_8_out),
        .prog_full_i(prog_full_i),
        .ram_empty_i_reg(\gntv_or_sync_fifo.gl0.wr_n_16 ),
        .ram_empty_i_reg_0(\gntv_or_sync_fifo.gl0.wr_n_17 ),
        .ram_empty_i_reg_1(\gntv_or_sync_fifo.gl0.wr_n_18 ),
        .ram_empty_i_reg_2(\gntv_or_sync_fifo.gl0.wr_n_19 ),
        .v1_reg(\grss.rsts/c2/v1_reg ));
  design_1_axi_vfifo_ctrl_0_0_memory__parameterized2 \gntv_or_sync_fifo.mem 
       (.D(D),
        .DIN(DIN),
        .E(\gntv_or_sync_fifo.gl0.rd_n_2 ),
        .ENB_I(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I ),
        .ENB_dly_D(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D ),
        .Q(DOUT),
        .WEBWE(WEBWE),
        .aclk(aclk),
        .curr_state(curr_state),
        .curr_state_reg(curr_state_reg),
        .\gc0.count_d1_reg[8] (p_0_out),
        .\gcc0.gc0.count_d1_reg[8] (p_12_out),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[39] (\gfwd_mode.storage_data1_reg[39] ),
        .\gpregsm1.curr_fwft_state_reg[1] (\gpregsm1.curr_fwft_state_reg[1] ),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .out(out),
        .\tlen_cntr_reg_reg[0] (\tlen_cntr_reg_reg[0] ),
        .\tlen_cntr_reg_reg[0]_0 (\tlen_cntr_reg_reg[0]_0 ),
        .\tlen_cntr_reg_reg[3] (\tlen_cntr_reg_reg[3] ),
        .\tlen_cntr_reg_reg[4] (\tlen_cntr_reg_reg[4] ),
        .\tlen_cntr_reg_reg[5] (\tlen_cntr_reg_reg[5] ),
        .\tlen_cntr_reg_reg[6] (\tlen_cntr_reg_reg[6] ),
        .\tlen_cntr_reg_reg[6]_0 (\tlen_cntr_reg_reg[6]_0 ));
  design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__parameterized0__xdcDup__1 rstblk
       (.ENB_I(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I ),
        .ENB_dly_D(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D ),
        .Q(sckt_wr_rst_cc),
        .aclk(aclk),
        .\grstd1.grst_full.grst_f.rst_d3_reg_0 (rstblk_n_1),
        .out(rst_full_gen_i),
        .p_8_out(p_8_out),
        .ram_empty_fb_i_reg(p_2_out),
        .\wr_rst_reg_reg[15] (\wr_rst_reg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized3
   (out,
    prog_full_i_1,
    we_bcnt,
    Q_reg,
    \goreg_dm.dout_i_reg[0] ,
    Q_reg_0,
    m_axi_bready,
    Q,
    aclk,
    D,
    E,
    awgen_to_mctf_tvalid,
    m_axi_bvalid,
    mem_init_done,
    mux4_out,
    Q_reg_1,
    Q_reg_2);
  output out;
  output prog_full_i_1;
  output we_bcnt;
  output Q_reg;
  output \goreg_dm.dout_i_reg[0] ;
  output Q_reg_0;
  output m_axi_bready;
  input [0:0]Q;
  input aclk;
  input [1:0]D;
  input [0:0]E;
  input awgen_to_mctf_tvalid;
  input m_axi_bvalid;
  input mem_init_done;
  input [1:0]mux4_out;
  input Q_reg_1;
  input Q_reg_2;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire Q_reg_1;
  wire Q_reg_2;
  wire aclk;
  wire awgen_to_mctf_tvalid;
  wire empty;
  wire \gntv_or_sync_fifo.gl0.rd_n_0 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_19 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_20 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_3 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_4 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_5 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_8 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_5 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_6 ;
  wire \goreg_dm.dout_i_reg[0] ;
  wire [0:0]\gr1.gr1_int.rfwft/p_0_in ;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire mem_init_done;
  wire [1:0]mux4_out;
  wire out;
  wire [5:0]p_0_out_0;
  wire [5:0]p_12_out;
  wire [5:1]p_13_out;
  wire prog_full_i_1;
  wire [3:0]rd_pntr_plus1;
  wire rst_full_gen_i;
  wire rstblk_n_3;
  wire rstblk_n_4;
  wire [1:0]sckt_wr_rst_cc;
  wire we_bcnt;

  design_1_axi_vfifo_ctrl_0_0_rd_logic__parameterized1 \gntv_or_sync_fifo.gl0.rd 
       (.E(\gntv_or_sync_fifo.gl0.rd_n_5 ),
        .Q(sckt_wr_rst_cc),
        .Q_reg(empty),
        .Q_reg_0(Q_reg),
        .Q_reg_1(Q_reg_1),
        .S(\gntv_or_sync_fifo.gl0.rd_n_19 ),
        .aclk(aclk),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .\gc0.count_d1_reg[3] (rd_pntr_plus1),
        .\gc0.count_reg[1] (\gntv_or_sync_fifo.gl0.wr_n_6 ),
        .\gcc0.gc0.count_d1_reg[5] (p_12_out),
        .\gcc0.gc0.count_reg[5] ({p_13_out[5:4],p_13_out[1]}),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] (\gntv_or_sync_fifo.gl0.rd_n_3 ),
        .\goreg_dm.dout_i_reg[0] (\goreg_dm.dout_i_reg[0] ),
        .\gpr1.dout_i_reg[0] (\gntv_or_sync_fifo.gl0.rd_n_4 ),
        .\gpr1.dout_i_reg[0]_0 (p_0_out_0),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .mem_init_done(mem_init_done),
        .mux4_out(mux4_out[0]),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (rstblk_n_3),
        .out({\gntv_or_sync_fifo.gl0.rd_n_0 ,\gr1.gr1_int.rfwft/p_0_in }),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.rd_n_8 ),
        .ram_full_fb_i_reg(\gntv_or_sync_fifo.gl0.rd_n_20 ),
        .ram_full_fb_i_reg_0(out),
        .ram_full_fb_i_reg_1(\gntv_or_sync_fifo.gl0.wr_n_5 ),
        .we_bcnt(we_bcnt));
  design_1_axi_vfifo_ctrl_0_0_wr_logic__parameterized2 \gntv_or_sync_fifo.gl0.wr 
       (.E(\gntv_or_sync_fifo.gl0.rd_n_5 ),
        .Q({p_13_out[5:4],p_13_out[1]}),
        .S(\gntv_or_sync_fifo.gl0.rd_n_19 ),
        .aclk(aclk),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .\gc0.count_d1_reg[2] (\gntv_or_sync_fifo.gl0.rd_n_8 ),
        .\gc0.count_d1_reg[4] (p_0_out_0[4:0]),
        .\gc0.count_d1_reg[4]_0 (\gntv_or_sync_fifo.gl0.rd_n_20 ),
        .\gc0.count_reg[3] (rd_pntr_plus1),
        .\gpr1.dout_i_reg[0] (p_12_out),
        .\grstd1.grst_full.grst_f.rst_d3_reg (rst_full_gen_i),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] (rstblk_n_4),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (rstblk_n_3),
        .out(out),
        .prog_full_i_1(prog_full_i_1),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.wr_n_5 ),
        .ram_empty_fb_i_reg_0(\gntv_or_sync_fifo.gl0.wr_n_6 ),
        .ram_full_fb_i_reg(E),
        .ram_full_fb_i_reg_0(\gntv_or_sync_fifo.gl0.rd_n_3 ));
  design_1_axi_vfifo_ctrl_0_0_memory__parameterized3 \gntv_or_sync_fifo.mem 
       (.D(D),
        .E(E),
        .Q_reg(Q_reg_0),
        .Q_reg_0(Q_reg_2),
        .aclk(aclk),
        .empty_fwft_i_reg(empty),
        .\gc0.count_d1_reg[5] (p_0_out_0),
        .\gcc0.gc0.count_d1_reg[5] (p_12_out),
        .\goreg_dm.dout_i_reg[0]_0 (\goreg_dm.dout_i_reg[0] ),
        .\gpregsm1.curr_fwft_state_reg[0] (\gntv_or_sync_fifo.gl0.rd_n_4 ),
        .m_axi_bvalid(m_axi_bvalid),
        .mux4_out(mux4_out[1]),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] (rstblk_n_4),
        .out({\gntv_or_sync_fifo.gl0.rd_n_0 ,\gr1.gr1_int.rfwft/p_0_in }));
  design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo rstblk
       (.Q(Q),
        .aclk(aclk),
        .\gcc0.gc0.count_d1_reg[5] (rstblk_n_3),
        .\goreg_dm.dout_i_reg[0] (rstblk_n_4),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 (sckt_wr_rst_cc),
        .out(rst_full_gen_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__xdcDup__1
   (out,
    \gpfs.prog_full_i_reg ,
    \gfwd_rev.s_ready_i_reg ,
    m_axi_arvalid,
    \m_axi_arid[0] ,
    Q,
    aclk,
    E,
    prog_full_i,
    M_AXI_ARVALID,
    m_axi_arready,
    I147);
  output out;
  output \gpfs.prog_full_i_reg ;
  output \gfwd_rev.s_ready_i_reg ;
  output m_axi_arvalid;
  output [40:0]\m_axi_arid[0] ;
  input [0:0]Q;
  input aclk;
  input [0:0]E;
  input prog_full_i;
  input M_AXI_ARVALID;
  input m_axi_arready;
  input [40:0]I147;

  wire [0:0]E;
  wire [40:0]I147;
  wire M_AXI_ARVALID;
  wire [0:0]Q;
  wire aclk;
  wire dm_rd_en;
  wire dout_i;
  wire \gfwd_rev.s_ready_i_reg ;
  wire \gntv_or_sync_fifo.gl0.rd_n_1 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_11 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_4 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_5 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_3 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_4 ;
  wire \gpfs.prog_full_i_reg ;
  wire [0:0]\gr1.gr1_int.rfwft/p_0_in ;
  wire [40:0]\m_axi_arid[0] ;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire out;
  wire [3:0]p_0_out;
  wire [3:0]p_12_out;
  wire [3:0]p_13_out;
  wire p_2_out;
  wire p_8_out;
  wire prog_full_i;
  wire [3:0]rd_pntr_plus1;
  wire rst_full_gen_i;
  wire rstblk_n_1;
  wire rstblk_n_2;
  wire rstblk_n_3;
  wire rstblk_n_4;

  design_1_axi_vfifo_ctrl_0_0_rd_logic_183 \gntv_or_sync_fifo.gl0.rd 
       (.D({\gntv_or_sync_fifo.gl0.rd_n_4 ,\gntv_or_sync_fifo.gl0.rd_n_5 }),
        .E(E),
        .M_AXI_ARVALID(M_AXI_ARVALID),
        .Q({rstblk_n_1,rstblk_n_2}),
        .aclk(aclk),
        .dm_rd_en(dm_rd_en),
        .empty_fwft_fb_o_i_reg({\gntv_or_sync_fifo.gl0.rd_n_1 ,\gr1.gr1_int.rfwft/p_0_in }),
        .\gc0.count_d1_reg[3] (rd_pntr_plus1),
        .\gcc0.gc0.count_reg[3] (p_13_out),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] (p_0_out),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (rstblk_n_4),
        .out(p_2_out),
        .p_8_out(p_8_out),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.wr_n_3 ),
        .ram_full_fb_i_reg(out),
        .ram_full_i_reg(\gntv_or_sync_fifo.gl0.rd_n_11 ));
  design_1_axi_vfifo_ctrl_0_0_wr_logic_184 \gntv_or_sync_fifo.gl0.wr 
       (.D({\gntv_or_sync_fifo.gl0.rd_n_4 ,\gntv_or_sync_fifo.gl0.rd_n_5 }),
        .E(E),
        .M_AXI_ARVALID(M_AXI_ARVALID),
        .Q(p_12_out),
        .aclk(aclk),
        .\gc0.count_d1_reg[3] (p_0_out),
        .\gc0.count_reg[3] (rd_pntr_plus1),
        .\gcc0.gc0.count_d1_reg[3] (p_13_out),
        .\gfwd_rev.s_ready_i_reg (\gfwd_rev.s_ready_i_reg ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (rstblk_n_3),
        .\grstd1.grst_full.grst_f.rst_d3_reg_0 (rst_full_gen_i),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (rstblk_n_4),
        .out(out),
        .p_8_out(p_8_out),
        .prog_full_i(prog_full_i),
        .ram_empty_fb_i_reg(p_2_out),
        .ram_empty_i_reg(\gntv_or_sync_fifo.gl0.wr_n_3 ),
        .ram_empty_i_reg_0(\gntv_or_sync_fifo.gl0.wr_n_4 ));
  design_1_axi_vfifo_ctrl_0_0_memory_185 \gntv_or_sync_fifo.mem 
       (.E(E),
        .I147(I147),
        .Q(p_12_out),
        .aclk(aclk),
        .dm_rd_en(dm_rd_en),
        .\gc0.count_d1_reg[3] (p_0_out),
        .\m_axi_arid[0] (\m_axi_arid[0] ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (dout_i));
  design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__1 rstblk
       (.Q(Q),
        .aclk(aclk),
        .\gc0.count_d1_reg[2] (\gntv_or_sync_fifo.gl0.wr_n_4 ),
        .\gc0.count_d1_reg[3] (\gntv_or_sync_fifo.gl0.rd_n_11 ),
        .\gcc0.gc0.count_d1_reg[3] (rstblk_n_4),
        .\goreg_dm.dout_i_reg[40] (dout_i),
        .\gpregsm1.curr_fwft_state_reg[1] ({\gntv_or_sync_fifo.gl0.rd_n_1 ,\gr1.gr1_int.rfwft/p_0_in }),
        .m_axi_arready(m_axi_arready),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 ({rstblk_n_1,rstblk_n_2}),
        .out(rst_full_gen_i),
        .p_8_out(p_8_out),
        .ram_full_fb_i_reg(out),
        .ram_full_i_reg(rstblk_n_3));
endmodule

module design_1_axi_vfifo_ctrl_0_0_fifo_generator_top
   (out,
    TREADY_S2MM,
    m_axi_awvalid,
    \m_axi_awid[0] ,
    Q,
    aclk,
    E,
    \gpfs.prog_full_i_reg ,
    prog_full_i,
    m_axi_awvalid_i,
    m_axi_awready,
    DI);
  output out;
  output TREADY_S2MM;
  output m_axi_awvalid;
  output [40:0]\m_axi_awid[0] ;
  input [0:0]Q;
  input aclk;
  input [0:0]E;
  input \gpfs.prog_full_i_reg ;
  input prog_full_i;
  input m_axi_awvalid_i;
  input m_axi_awready;
  input [40:0]DI;

  wire [40:0]DI;
  wire [0:0]E;
  wire [0:0]Q;
  wire TREADY_S2MM;
  wire aclk;
  wire \gpfs.prog_full_i_reg ;
  wire [40:0]\m_axi_awid[0] ;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_awvalid_i;
  wire out;
  wire prog_full_i;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo \grf.rf 
       (.DI(DI),
        .E(E),
        .Q(Q),
        .TREADY_S2MM(TREADY_S2MM),
        .aclk(aclk),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\m_axi_awid[0] (\m_axi_awid[0] ),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .out(out),
        .prog_full_i(prog_full_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized0
   (out,
    \gpfs.prog_full_i_reg ,
    m_axi_wvalid,
    \m_axi_wdata[31] ,
    aclk,
    Q,
    \gfwd_mode.storage_data1_reg[33] ,
    E,
    m_axi_wready,
    m_axi_wvalid_i);
  output out;
  output \gpfs.prog_full_i_reg ;
  output m_axi_wvalid;
  output [32:0]\m_axi_wdata[31] ;
  input aclk;
  input [0:0]Q;
  input [32:0]\gfwd_mode.storage_data1_reg[33] ;
  input [0:0]E;
  input m_axi_wready;
  input m_axi_wvalid_i;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire [32:0]\gfwd_mode.storage_data1_reg[33] ;
  wire \gpfs.prog_full_i_reg ;
  wire [32:0]\m_axi_wdata[31] ;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire m_axi_wvalid_i;
  wire out;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized0 \grf.rf 
       (.E(E),
        .Q(Q),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[33] (\gfwd_mode.storage_data1_reg[33] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\m_axi_wdata[31] (\m_axi_wdata[31] ),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .out(out));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized1
   (out,
    \gpfs.prog_full_i_reg ,
    curr_state_reg,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.m_valid_i_reg ,
    \goreg_dm.dout_i_reg[6] ,
    D,
    Q,
    aclk,
    p_19_out,
    prog_full_i,
    curr_state,
    areset_d1,
    sdp_rd_addr_in_i,
    \gnstage1.q_dly_reg[1][0] ,
    \pkt_cnt_reg_reg[5] ,
    PAYLOAD_FROM_MTF);
  output out;
  output \gpfs.prog_full_i_reg ;
  output curr_state_reg;
  output \gfwd_mode.storage_data1_reg[0] ;
  output \gfwd_mode.m_valid_i_reg ;
  output \goreg_dm.dout_i_reg[6] ;
  output [5:0]D;
  input [0:0]Q;
  input aclk;
  input p_19_out;
  input prog_full_i;
  input curr_state;
  input areset_d1;
  input sdp_rd_addr_in_i;
  input \gnstage1.q_dly_reg[1][0] ;
  input [5:0]\pkt_cnt_reg_reg[5] ;
  input [6:0]PAYLOAD_FROM_MTF;

  wire [5:0]D;
  wire [6:0]PAYLOAD_FROM_MTF;
  wire [0:0]Q;
  wire aclk;
  wire areset_d1;
  wire curr_state;
  wire curr_state_reg;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire \gnstage1.q_dly_reg[1][0] ;
  wire \goreg_dm.dout_i_reg[6] ;
  wire \gpfs.prog_full_i_reg ;
  wire out;
  wire p_19_out;
  wire [5:0]\pkt_cnt_reg_reg[5] ;
  wire prog_full_i;
  wire sdp_rd_addr_in_i;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized1 \grf.rf 
       (.D(D),
        .PAYLOAD_FROM_MTF(PAYLOAD_FROM_MTF),
        .Q(Q),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .curr_state(curr_state),
        .curr_state_reg(curr_state_reg),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gnstage1.q_dly_reg[1][0] (\gnstage1.q_dly_reg[1][0] ),
        .\goreg_dm.dout_i_reg[6] (\goreg_dm.dout_i_reg[6] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .out(out),
        .p_19_out(p_19_out),
        .\pkt_cnt_reg_reg[5] (\pkt_cnt_reg_reg[5] ),
        .prog_full_i(prog_full_i),
        .sdp_rd_addr_in_i(sdp_rd_addr_in_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized2
   (out,
    \gpregsm1.curr_fwft_state_reg[1] ,
    Q,
    \gfwd_mode.storage_data1_reg[39] ,
    D,
    curr_state_reg,
    \tlen_cntr_reg_reg[6] ,
    \tlen_cntr_reg_reg[5] ,
    \tlen_cntr_reg_reg[4] ,
    \tlen_cntr_reg_reg[3] ,
    \gfwd_mode.storage_data1_reg[31] ,
    prog_full_i,
    aclk,
    mm2s_to_tdf_tvalid,
    mcpf_to_argen_tvalid,
    curr_state,
    \tlen_cntr_reg_reg[0] ,
    \gfwd_mode.m_valid_i_reg ,
    \tlen_cntr_reg_reg[0]_0 ,
    \tlen_cntr_reg_reg[6]_0 ,
    \wr_rst_reg_reg[15] ,
    DIN,
    WEBWE);
  output out;
  output \gpregsm1.curr_fwft_state_reg[1] ;
  output [11:0]Q;
  output \gfwd_mode.storage_data1_reg[39] ;
  output [3:0]D;
  output curr_state_reg;
  output \tlen_cntr_reg_reg[6] ;
  output \tlen_cntr_reg_reg[5] ;
  output \tlen_cntr_reg_reg[4] ;
  output \tlen_cntr_reg_reg[3] ;
  output \gfwd_mode.storage_data1_reg[31] ;
  output prog_full_i;
  input aclk;
  input mm2s_to_tdf_tvalid;
  input mcpf_to_argen_tvalid;
  input curr_state;
  input \tlen_cntr_reg_reg[0] ;
  input \gfwd_mode.m_valid_i_reg ;
  input \tlen_cntr_reg_reg[0]_0 ;
  input \tlen_cntr_reg_reg[6]_0 ;
  input [0:0]\wr_rst_reg_reg[15] ;
  input [14:0]DIN;
  input [0:0]WEBWE;

  wire [3:0]D;
  wire [14:0]DIN;
  wire [11:0]Q;
  wire [0:0]WEBWE;
  wire aclk;
  wire curr_state;
  wire curr_state_reg;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[31] ;
  wire \gfwd_mode.storage_data1_reg[39] ;
  wire \gpregsm1.curr_fwft_state_reg[1] ;
  wire mcpf_to_argen_tvalid;
  wire mm2s_to_tdf_tvalid;
  wire out;
  wire prog_full_i;
  wire \tlen_cntr_reg_reg[0] ;
  wire \tlen_cntr_reg_reg[0]_0 ;
  wire \tlen_cntr_reg_reg[3] ;
  wire \tlen_cntr_reg_reg[4] ;
  wire \tlen_cntr_reg_reg[5] ;
  wire \tlen_cntr_reg_reg[6] ;
  wire \tlen_cntr_reg_reg[6]_0 ;
  wire [0:0]\wr_rst_reg_reg[15] ;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized2 \grf.rf 
       (.D(D),
        .DIN(DIN),
        .DOUT(Q),
        .WEBWE(WEBWE),
        .aclk(aclk),
        .curr_state(curr_state),
        .curr_state_reg(curr_state_reg),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[31] (\gfwd_mode.storage_data1_reg[31] ),
        .\gfwd_mode.storage_data1_reg[39] (\gfwd_mode.storage_data1_reg[39] ),
        .\gpregsm1.curr_fwft_state_reg[1] (\gpregsm1.curr_fwft_state_reg[1] ),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .mm2s_to_tdf_tvalid(mm2s_to_tdf_tvalid),
        .out(out),
        .prog_full_i(prog_full_i),
        .\tlen_cntr_reg_reg[0] (\tlen_cntr_reg_reg[0] ),
        .\tlen_cntr_reg_reg[0]_0 (\tlen_cntr_reg_reg[0]_0 ),
        .\tlen_cntr_reg_reg[3] (\tlen_cntr_reg_reg[3] ),
        .\tlen_cntr_reg_reg[4] (\tlen_cntr_reg_reg[4] ),
        .\tlen_cntr_reg_reg[5] (\tlen_cntr_reg_reg[5] ),
        .\tlen_cntr_reg_reg[6] (\tlen_cntr_reg_reg[6] ),
        .\tlen_cntr_reg_reg[6]_0 (\tlen_cntr_reg_reg[6]_0 ),
        .\wr_rst_reg_reg[15] (\wr_rst_reg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized3
   (out,
    prog_full_i_1,
    we_bcnt,
    Q_reg,
    \goreg_dm.dout_i_reg[0] ,
    Q_reg_0,
    m_axi_bready,
    Q,
    aclk,
    D,
    E,
    awgen_to_mctf_tvalid,
    m_axi_bvalid,
    mem_init_done,
    mux4_out,
    Q_reg_1,
    Q_reg_2);
  output out;
  output prog_full_i_1;
  output we_bcnt;
  output Q_reg;
  output \goreg_dm.dout_i_reg[0] ;
  output Q_reg_0;
  output m_axi_bready;
  input [0:0]Q;
  input aclk;
  input [1:0]D;
  input [0:0]E;
  input awgen_to_mctf_tvalid;
  input m_axi_bvalid;
  input mem_init_done;
  input [1:0]mux4_out;
  input Q_reg_1;
  input Q_reg_2;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire Q_reg_1;
  wire Q_reg_2;
  wire aclk;
  wire awgen_to_mctf_tvalid;
  wire \goreg_dm.dout_i_reg[0] ;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire mem_init_done;
  wire [1:0]mux4_out;
  wire out;
  wire prog_full_i_1;
  wire we_bcnt;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized3 \grf.rf 
       (.D(D),
        .E(E),
        .Q(Q),
        .Q_reg(Q_reg),
        .Q_reg_0(Q_reg_0),
        .Q_reg_1(Q_reg_1),
        .Q_reg_2(Q_reg_2),
        .aclk(aclk),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .\goreg_dm.dout_i_reg[0] (\goreg_dm.dout_i_reg[0] ),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .mem_init_done(mem_init_done),
        .mux4_out(mux4_out),
        .out(out),
        .prog_full_i_1(prog_full_i_1),
        .we_bcnt(we_bcnt));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__xdcDup__1
   (out,
    \gpfs.prog_full_i_reg ,
    \gfwd_rev.s_ready_i_reg ,
    m_axi_arvalid,
    \m_axi_arid[0] ,
    Q,
    aclk,
    E,
    prog_full_i,
    M_AXI_ARVALID,
    m_axi_arready,
    I147);
  output out;
  output \gpfs.prog_full_i_reg ;
  output \gfwd_rev.s_ready_i_reg ;
  output m_axi_arvalid;
  output [40:0]\m_axi_arid[0] ;
  input [0:0]Q;
  input aclk;
  input [0:0]E;
  input prog_full_i;
  input M_AXI_ARVALID;
  input m_axi_arready;
  input [40:0]I147;

  wire [0:0]E;
  wire [40:0]I147;
  wire M_AXI_ARVALID;
  wire [0:0]Q;
  wire aclk;
  wire \gfwd_rev.s_ready_i_reg ;
  wire \gpfs.prog_full_i_reg ;
  wire [40:0]\m_axi_arid[0] ;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire out;
  wire prog_full_i;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__xdcDup__1 \grf.rf 
       (.E(E),
        .I147(I147),
        .M_AXI_ARVALID(M_AXI_ARVALID),
        .Q(Q),
        .aclk(aclk),
        .\gfwd_rev.s_ready_i_reg (\gfwd_rev.s_ready_i_reg ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\m_axi_arid[0] (\m_axi_arid[0] ),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .out(out),
        .prog_full_i(prog_full_i));
endmodule

module design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1
   (out,
    TREADY_S2MM,
    m_axi_awvalid,
    \m_axi_awid[0] ,
    Q,
    aclk,
    E,
    \gpfs.prog_full_i_reg ,
    prog_full_i,
    m_axi_awvalid_i,
    m_axi_awready,
    DI);
  output out;
  output TREADY_S2MM;
  output m_axi_awvalid;
  output [40:0]\m_axi_awid[0] ;
  input [0:0]Q;
  input aclk;
  input [0:0]E;
  input \gpfs.prog_full_i_reg ;
  input prog_full_i;
  input m_axi_awvalid_i;
  input m_axi_awready;
  input [40:0]DI;

  wire [40:0]DI;
  wire [0:0]E;
  wire [0:0]Q;
  wire TREADY_S2MM;
  wire aclk;
  wire \gpfs.prog_full_i_reg ;
  wire [40:0]\m_axi_awid[0] ;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_awvalid_i;
  wire out;
  wire prog_full_i;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth inst_fifo_gen
       (.DI(DI),
        .E(E),
        .Q(Q),
        .TREADY_S2MM(TREADY_S2MM),
        .aclk(aclk),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\m_axi_awid[0] (\m_axi_awid[0] ),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .out(out),
        .prog_full_i(prog_full_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized1
   (out,
    \gpfs.prog_full_i_reg ,
    m_axi_wvalid,
    \m_axi_wdata[31] ,
    aclk,
    Q,
    \gfwd_mode.storage_data1_reg[33] ,
    E,
    m_axi_wready,
    m_axi_wvalid_i);
  output out;
  output \gpfs.prog_full_i_reg ;
  output m_axi_wvalid;
  output [32:0]\m_axi_wdata[31] ;
  input aclk;
  input [0:0]Q;
  input [32:0]\gfwd_mode.storage_data1_reg[33] ;
  input [0:0]E;
  input m_axi_wready;
  input m_axi_wvalid_i;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire [32:0]\gfwd_mode.storage_data1_reg[33] ;
  wire \gpfs.prog_full_i_reg ;
  wire [32:0]\m_axi_wdata[31] ;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire m_axi_wvalid_i;
  wire out;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized0 inst_fifo_gen
       (.E(E),
        .Q(Q),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[33] (\gfwd_mode.storage_data1_reg[33] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\m_axi_wdata[31] (\m_axi_wdata[31] ),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .out(out));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized3
   (out,
    \gpfs.prog_full_i_reg ,
    curr_state_reg,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.m_valid_i_reg ,
    \goreg_dm.dout_i_reg[6] ,
    D,
    Q,
    aclk,
    p_19_out,
    prog_full_i,
    curr_state,
    areset_d1,
    sdp_rd_addr_in_i,
    \gnstage1.q_dly_reg[1][0] ,
    \pkt_cnt_reg_reg[5] ,
    PAYLOAD_FROM_MTF);
  output out;
  output \gpfs.prog_full_i_reg ;
  output curr_state_reg;
  output \gfwd_mode.storage_data1_reg[0] ;
  output \gfwd_mode.m_valid_i_reg ;
  output \goreg_dm.dout_i_reg[6] ;
  output [5:0]D;
  input [0:0]Q;
  input aclk;
  input p_19_out;
  input prog_full_i;
  input curr_state;
  input areset_d1;
  input sdp_rd_addr_in_i;
  input \gnstage1.q_dly_reg[1][0] ;
  input [5:0]\pkt_cnt_reg_reg[5] ;
  input [6:0]PAYLOAD_FROM_MTF;

  wire [5:0]D;
  wire [6:0]PAYLOAD_FROM_MTF;
  wire [0:0]Q;
  wire aclk;
  wire areset_d1;
  wire curr_state;
  wire curr_state_reg;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire \gnstage1.q_dly_reg[1][0] ;
  wire \goreg_dm.dout_i_reg[6] ;
  wire \gpfs.prog_full_i_reg ;
  wire out;
  wire p_19_out;
  wire [5:0]\pkt_cnt_reg_reg[5] ;
  wire prog_full_i;
  wire sdp_rd_addr_in_i;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized1 inst_fifo_gen
       (.D(D),
        .PAYLOAD_FROM_MTF(PAYLOAD_FROM_MTF),
        .Q(Q),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .curr_state(curr_state),
        .curr_state_reg(curr_state_reg),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gnstage1.q_dly_reg[1][0] (\gnstage1.q_dly_reg[1][0] ),
        .\goreg_dm.dout_i_reg[6] (\goreg_dm.dout_i_reg[6] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .out(out),
        .p_19_out(p_19_out),
        .\pkt_cnt_reg_reg[5] (\pkt_cnt_reg_reg[5] ),
        .prog_full_i(prog_full_i),
        .sdp_rd_addr_in_i(sdp_rd_addr_in_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized5
   (out,
    \gpregsm1.curr_fwft_state_reg[1] ,
    Q,
    \gfwd_mode.storage_data1_reg[39] ,
    D,
    curr_state_reg,
    \tlen_cntr_reg_reg[6] ,
    \tlen_cntr_reg_reg[5] ,
    \tlen_cntr_reg_reg[4] ,
    \tlen_cntr_reg_reg[3] ,
    \gfwd_mode.storage_data1_reg[31] ,
    prog_full_i,
    aclk,
    mm2s_to_tdf_tvalid,
    mcpf_to_argen_tvalid,
    curr_state,
    \tlen_cntr_reg_reg[0] ,
    \gfwd_mode.m_valid_i_reg ,
    \tlen_cntr_reg_reg[0]_0 ,
    \tlen_cntr_reg_reg[6]_0 ,
    \wr_rst_reg_reg[15] ,
    DIN,
    WEBWE);
  output out;
  output \gpregsm1.curr_fwft_state_reg[1] ;
  output [11:0]Q;
  output \gfwd_mode.storage_data1_reg[39] ;
  output [3:0]D;
  output curr_state_reg;
  output \tlen_cntr_reg_reg[6] ;
  output \tlen_cntr_reg_reg[5] ;
  output \tlen_cntr_reg_reg[4] ;
  output \tlen_cntr_reg_reg[3] ;
  output \gfwd_mode.storage_data1_reg[31] ;
  output prog_full_i;
  input aclk;
  input mm2s_to_tdf_tvalid;
  input mcpf_to_argen_tvalid;
  input curr_state;
  input \tlen_cntr_reg_reg[0] ;
  input \gfwd_mode.m_valid_i_reg ;
  input \tlen_cntr_reg_reg[0]_0 ;
  input \tlen_cntr_reg_reg[6]_0 ;
  input [0:0]\wr_rst_reg_reg[15] ;
  input [14:0]DIN;
  input [0:0]WEBWE;

  wire [3:0]D;
  wire [14:0]DIN;
  wire [11:0]Q;
  wire [0:0]WEBWE;
  wire aclk;
  wire curr_state;
  wire curr_state_reg;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[31] ;
  wire \gfwd_mode.storage_data1_reg[39] ;
  wire \gpregsm1.curr_fwft_state_reg[1] ;
  wire mcpf_to_argen_tvalid;
  wire mm2s_to_tdf_tvalid;
  wire out;
  wire prog_full_i;
  wire \tlen_cntr_reg_reg[0] ;
  wire \tlen_cntr_reg_reg[0]_0 ;
  wire \tlen_cntr_reg_reg[3] ;
  wire \tlen_cntr_reg_reg[4] ;
  wire \tlen_cntr_reg_reg[5] ;
  wire \tlen_cntr_reg_reg[6] ;
  wire \tlen_cntr_reg_reg[6]_0 ;
  wire [0:0]\wr_rst_reg_reg[15] ;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized2 inst_fifo_gen
       (.D(D),
        .DIN(DIN),
        .DOUT(Q),
        .WEBWE(WEBWE),
        .aclk(aclk),
        .curr_state(curr_state),
        .curr_state_reg(curr_state_reg),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[31] (\gfwd_mode.storage_data1_reg[31] ),
        .\gfwd_mode.storage_data1_reg[39] (\gfwd_mode.storage_data1_reg[39] ),
        .\gpregsm1.curr_fwft_state_reg[1] (\gpregsm1.curr_fwft_state_reg[1] ),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .mm2s_to_tdf_tvalid(mm2s_to_tdf_tvalid),
        .out(out),
        .prog_full_i(prog_full_i),
        .\tlen_cntr_reg_reg[0] (\tlen_cntr_reg_reg[0] ),
        .\tlen_cntr_reg_reg[0]_0 (\tlen_cntr_reg_reg[0]_0 ),
        .\tlen_cntr_reg_reg[3] (\tlen_cntr_reg_reg[3] ),
        .\tlen_cntr_reg_reg[4] (\tlen_cntr_reg_reg[4] ),
        .\tlen_cntr_reg_reg[5] (\tlen_cntr_reg_reg[5] ),
        .\tlen_cntr_reg_reg[6] (\tlen_cntr_reg_reg[6] ),
        .\tlen_cntr_reg_reg[6]_0 (\tlen_cntr_reg_reg[6]_0 ),
        .\wr_rst_reg_reg[15] (\wr_rst_reg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized7
   (out,
    prog_full_i_1,
    we_bcnt,
    Q_reg,
    \goreg_dm.dout_i_reg[0] ,
    Q_reg_0,
    m_axi_bready,
    Q,
    aclk,
    D,
    E,
    awgen_to_mctf_tvalid,
    m_axi_bvalid,
    mem_init_done,
    mux4_out,
    Q_reg_1,
    Q_reg_2);
  output out;
  output prog_full_i_1;
  output we_bcnt;
  output Q_reg;
  output \goreg_dm.dout_i_reg[0] ;
  output Q_reg_0;
  output m_axi_bready;
  input [0:0]Q;
  input aclk;
  input [1:0]D;
  input [0:0]E;
  input awgen_to_mctf_tvalid;
  input m_axi_bvalid;
  input mem_init_done;
  input [1:0]mux4_out;
  input Q_reg_1;
  input Q_reg_2;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire Q_reg_1;
  wire Q_reg_2;
  wire aclk;
  wire awgen_to_mctf_tvalid;
  wire \goreg_dm.dout_i_reg[0] ;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire mem_init_done;
  wire [1:0]mux4_out;
  wire out;
  wire prog_full_i_1;
  wire we_bcnt;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized3 inst_fifo_gen
       (.D(D),
        .E(E),
        .Q(Q),
        .Q_reg(Q_reg),
        .Q_reg_0(Q_reg_0),
        .Q_reg_1(Q_reg_1),
        .Q_reg_2(Q_reg_2),
        .aclk(aclk),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .\goreg_dm.dout_i_reg[0] (\goreg_dm.dout_i_reg[0] ),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .mem_init_done(mem_init_done),
        .mux4_out(mux4_out),
        .out(out),
        .prog_full_i_1(prog_full_i_1),
        .we_bcnt(we_bcnt));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__xdcDup__1
   (out,
    \gpfs.prog_full_i_reg ,
    \gfwd_rev.s_ready_i_reg ,
    m_axi_arvalid,
    \m_axi_arid[0] ,
    Q,
    aclk,
    E,
    prog_full_i,
    M_AXI_ARVALID,
    m_axi_arready,
    I147);
  output out;
  output \gpfs.prog_full_i_reg ;
  output \gfwd_rev.s_ready_i_reg ;
  output m_axi_arvalid;
  output [40:0]\m_axi_arid[0] ;
  input [0:0]Q;
  input aclk;
  input [0:0]E;
  input prog_full_i;
  input M_AXI_ARVALID;
  input m_axi_arready;
  input [40:0]I147;

  wire [0:0]E;
  wire [40:0]I147;
  wire M_AXI_ARVALID;
  wire [0:0]Q;
  wire aclk;
  wire \gfwd_rev.s_ready_i_reg ;
  wire \gpfs.prog_full_i_reg ;
  wire [40:0]\m_axi_arid[0] ;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire out;
  wire prog_full_i;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__xdcDup__1 inst_fifo_gen
       (.E(E),
        .I147(I147),
        .M_AXI_ARVALID(M_AXI_ARVALID),
        .Q(Q),
        .aclk(aclk),
        .\gfwd_rev.s_ready_i_reg (\gfwd_rev.s_ready_i_reg ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\m_axi_arid[0] (\m_axi_arid[0] ),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .out(out),
        .prog_full_i(prog_full_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1_compare" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0
   (comp0,
    v1_reg);
  output comp0;
  input [4:0]v1_reg;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp0;
  wire [4:0]v1_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg[3:0]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp0}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],v1_reg[4]}));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1_compare" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_0
   (ram_full_i_reg,
    v1_reg_0,
    \gc0.count_d1_reg[8] ,
    SR,
    comp0,
    E,
    out,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    m_axi_wvalid_i);
  output ram_full_i_reg;
  input [0:0]v1_reg_0;
  input [3:0]\gc0.count_d1_reg[8] ;
  input [0:0]SR;
  input comp0;
  input [0:0]E;
  input out;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input m_axi_wvalid_i;

  wire [0:0]E;
  wire [0:0]SR;
  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp0;
  wire comp1;
  wire [3:0]\gc0.count_d1_reg[8] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire m_axi_wvalid_i;
  wire out;
  wire ram_full_fb_i_i_2__2_n_0;
  wire ram_full_i_reg;
  wire [0:0]v1_reg_0;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S({\gc0.count_d1_reg[8] [2:0],v1_reg_0}));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp1}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],\gc0.count_d1_reg[8] [3]}));
  LUT6 #(
    .INIT(64'hAAEEAAEEAFFFAAEE)) 
    ram_full_fb_i_i_1__3
       (.I0(SR),
        .I1(ram_full_fb_i_i_2__2_n_0),
        .I2(comp0),
        .I3(E),
        .I4(out),
        .I5(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .O(ram_full_i_reg));
  LUT3 #(
    .INIT(8'h08)) 
    ram_full_fb_i_i_2__2
       (.I0(comp1),
        .I1(m_axi_wvalid_i),
        .I2(out),
        .O(ram_full_fb_i_i_2__2_n_0));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1_compare" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_1
   (ram_empty_i_reg,
    \gc0.count_d1_reg[0] ,
    \gc0.count_d1_reg[2] ,
    \gc0.count_d1_reg[4] ,
    \gc0.count_d1_reg[6] ,
    \gc0.count_d1_reg[8] ,
    out,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    E,
    ram_full_fb_i_reg,
    comp1);
  output ram_empty_i_reg;
  input \gc0.count_d1_reg[0] ;
  input \gc0.count_d1_reg[2] ;
  input \gc0.count_d1_reg[4] ;
  input \gc0.count_d1_reg[6] ;
  input \gc0.count_d1_reg[8] ;
  input out;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input [0:0]E;
  input ram_full_fb_i_reg;
  input comp1;

  wire [0:0]E;
  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp0;
  wire comp1;
  wire \gc0.count_d1_reg[0] ;
  wire \gc0.count_d1_reg[2] ;
  wire \gc0.count_d1_reg[4] ;
  wire \gc0.count_d1_reg[6] ;
  wire \gc0.count_d1_reg[8] ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire out;
  wire ram_empty_i_reg;
  wire ram_full_fb_i_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S({\gc0.count_d1_reg[6] ,\gc0.count_d1_reg[4] ,\gc0.count_d1_reg[2] ,\gc0.count_d1_reg[0] }));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp0}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],\gc0.count_d1_reg[8] }));
  LUT6 #(
    .INIT(64'hFFFAF2F2FAFAF2F2)) 
    ram_empty_fb_i_i_1__3
       (.I0(out),
        .I1(comp0),
        .I2(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .I3(E),
        .I4(ram_full_fb_i_reg),
        .I5(comp1),
        .O(ram_empty_i_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1_compare" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_13
   (ram_empty_i_reg,
    \gcc0.gc0.count_d1_reg[0] ,
    \gcc0.gc0.count_d1_reg[2] ,
    \gcc0.gc0.count_d1_reg[4] ,
    \gcc0.gc0.count_d1_reg[6] ,
    \gc0.count_d1_reg[8] ,
    out,
    E,
    comp1,
    mcpf_to_argen_tvalid,
    ram_full_fb_i_reg);
  output ram_empty_i_reg;
  input \gcc0.gc0.count_d1_reg[0] ;
  input \gcc0.gc0.count_d1_reg[2] ;
  input \gcc0.gc0.count_d1_reg[4] ;
  input \gcc0.gc0.count_d1_reg[6] ;
  input \gc0.count_d1_reg[8] ;
  input out;
  input [0:0]E;
  input comp1;
  input mcpf_to_argen_tvalid;
  input ram_full_fb_i_reg;

  wire [0:0]E;
  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp0;
  wire comp1;
  wire \gc0.count_d1_reg[8] ;
  wire \gcc0.gc0.count_d1_reg[0] ;
  wire \gcc0.gc0.count_d1_reg[2] ;
  wire \gcc0.gc0.count_d1_reg[4] ;
  wire \gcc0.gc0.count_d1_reg[6] ;
  wire mcpf_to_argen_tvalid;
  wire out;
  wire ram_empty_i_reg;
  wire ram_full_fb_i_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S({\gcc0.gc0.count_d1_reg[6] ,\gcc0.gc0.count_d1_reg[4] ,\gcc0.gc0.count_d1_reg[2] ,\gcc0.gc0.count_d1_reg[0] }));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp0}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],\gc0.count_d1_reg[8] }));
  LUT6 #(
    .INIT(64'hFCCCFCCC4444FCCC)) 
    ram_empty_fb_i_i_1__0
       (.I0(comp0),
        .I1(out),
        .I2(E),
        .I3(comp1),
        .I4(mcpf_to_argen_tvalid),
        .I5(ram_full_fb_i_reg),
        .O(ram_empty_i_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1_compare" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_14
   (comp1,
    v1_reg,
    \gc0.count_reg[8] );
  output comp1;
  input [3:0]v1_reg;
  input \gc0.count_reg[8] ;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp1;
  wire \gc0.count_reg[8] ;
  wire [3:0]v1_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp1}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],\gc0.count_reg[8] }));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1_compare" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_2
   (comp1,
    v1_reg,
    \gcc0.gc0.count_d1_reg[6] );
  output comp1;
  input [1:0]v1_reg;
  input [2:0]\gcc0.gc0.count_d1_reg[6] ;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp1;
  wire [2:0]\gcc0.gc0.count_d1_reg[6] ;
  wire [1:0]v1_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S({\gcc0.gc0.count_d1_reg[6] ,v1_reg[0]}));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp1}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],v1_reg[1]}));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1_compare" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_8
   (ram_full_comb__6,
    v1_reg,
    \gc0.count_d1_reg[8] ,
    mcpf_to_argen_tvalid,
    comp1,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    out,
    p_8_out);
  output ram_full_comb__6;
  input [3:0]v1_reg;
  input \gc0.count_d1_reg[8] ;
  input mcpf_to_argen_tvalid;
  input comp1;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input out;
  input p_8_out;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp0;
  wire comp1;
  wire \gc0.count_d1_reg[8] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire mcpf_to_argen_tvalid;
  wire out;
  wire p_8_out;
  wire ram_full_comb__6;
  wire [3:0]v1_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp0}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],\gc0.count_d1_reg[8] }));
  LUT6 #(
    .INIT(64'h0055000000FFC0C0)) 
    ram_full_fb_i_i_1__0
       (.I0(comp0),
        .I1(mcpf_to_argen_tvalid),
        .I2(comp1),
        .I3(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I4(out),
        .I5(p_8_out),
        .O(ram_full_comb__6));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1_compare" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_9
   (comp1,
    v1_reg_0,
    \gc0.count_d1_reg[8] );
  output comp1;
  input [3:0]v1_reg_0;
  input \gc0.count_d1_reg[8] ;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp1;
  wire \gc0.count_d1_reg[8] ;
  wire [3:0]v1_reg_0;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg_0));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp1}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],\gc0.count_d1_reg[8] }));
endmodule

module design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth
   (out,
    TREADY_S2MM,
    m_axi_awvalid,
    \m_axi_awid[0] ,
    Q,
    aclk,
    E,
    \gpfs.prog_full_i_reg ,
    prog_full_i,
    m_axi_awvalid_i,
    m_axi_awready,
    DI);
  output out;
  output TREADY_S2MM;
  output m_axi_awvalid;
  output [40:0]\m_axi_awid[0] ;
  input [0:0]Q;
  input aclk;
  input [0:0]E;
  input \gpfs.prog_full_i_reg ;
  input prog_full_i;
  input m_axi_awvalid_i;
  input m_axi_awready;
  input [40:0]DI;

  wire [40:0]DI;
  wire [0:0]E;
  wire [0:0]Q;
  wire TREADY_S2MM;
  wire aclk;
  wire \gpfs.prog_full_i_reg ;
  wire [40:0]\m_axi_awid[0] ;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_awvalid_i;
  wire out;
  wire prog_full_i;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_top \gconvfifo.rf 
       (.DI(DI),
        .E(E),
        .Q(Q),
        .TREADY_S2MM(TREADY_S2MM),
        .aclk(aclk),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\m_axi_awid[0] (\m_axi_awid[0] ),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .out(out),
        .prog_full_i(prog_full_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1_synth" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized0
   (out,
    \gpfs.prog_full_i_reg ,
    m_axi_wvalid,
    \m_axi_wdata[31] ,
    aclk,
    Q,
    \gfwd_mode.storage_data1_reg[33] ,
    E,
    m_axi_wready,
    m_axi_wvalid_i);
  output out;
  output \gpfs.prog_full_i_reg ;
  output m_axi_wvalid;
  output [32:0]\m_axi_wdata[31] ;
  input aclk;
  input [0:0]Q;
  input [32:0]\gfwd_mode.storage_data1_reg[33] ;
  input [0:0]E;
  input m_axi_wready;
  input m_axi_wvalid_i;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire [32:0]\gfwd_mode.storage_data1_reg[33] ;
  wire \gpfs.prog_full_i_reg ;
  wire [32:0]\m_axi_wdata[31] ;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire m_axi_wvalid_i;
  wire out;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized0 \gconvfifo.rf 
       (.E(E),
        .Q(Q),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[33] (\gfwd_mode.storage_data1_reg[33] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\m_axi_wdata[31] (\m_axi_wdata[31] ),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .out(out));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1_synth" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized1
   (out,
    \gpfs.prog_full_i_reg ,
    curr_state_reg,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.m_valid_i_reg ,
    \goreg_dm.dout_i_reg[6] ,
    D,
    Q,
    aclk,
    p_19_out,
    prog_full_i,
    curr_state,
    areset_d1,
    sdp_rd_addr_in_i,
    \gnstage1.q_dly_reg[1][0] ,
    \pkt_cnt_reg_reg[5] ,
    PAYLOAD_FROM_MTF);
  output out;
  output \gpfs.prog_full_i_reg ;
  output curr_state_reg;
  output \gfwd_mode.storage_data1_reg[0] ;
  output \gfwd_mode.m_valid_i_reg ;
  output \goreg_dm.dout_i_reg[6] ;
  output [5:0]D;
  input [0:0]Q;
  input aclk;
  input p_19_out;
  input prog_full_i;
  input curr_state;
  input areset_d1;
  input sdp_rd_addr_in_i;
  input \gnstage1.q_dly_reg[1][0] ;
  input [5:0]\pkt_cnt_reg_reg[5] ;
  input [6:0]PAYLOAD_FROM_MTF;

  wire [5:0]D;
  wire [6:0]PAYLOAD_FROM_MTF;
  wire [0:0]Q;
  wire aclk;
  wire areset_d1;
  wire curr_state;
  wire curr_state_reg;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire \gnstage1.q_dly_reg[1][0] ;
  wire \goreg_dm.dout_i_reg[6] ;
  wire \gpfs.prog_full_i_reg ;
  wire out;
  wire p_19_out;
  wire [5:0]\pkt_cnt_reg_reg[5] ;
  wire prog_full_i;
  wire sdp_rd_addr_in_i;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized1 \gconvfifo.rf 
       (.D(D),
        .PAYLOAD_FROM_MTF(PAYLOAD_FROM_MTF),
        .Q(Q),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .curr_state(curr_state),
        .curr_state_reg(curr_state_reg),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gnstage1.q_dly_reg[1][0] (\gnstage1.q_dly_reg[1][0] ),
        .\goreg_dm.dout_i_reg[6] (\goreg_dm.dout_i_reg[6] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .out(out),
        .p_19_out(p_19_out),
        .\pkt_cnt_reg_reg[5] (\pkt_cnt_reg_reg[5] ),
        .prog_full_i(prog_full_i),
        .sdp_rd_addr_in_i(sdp_rd_addr_in_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1_synth" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized2
   (out,
    \gpregsm1.curr_fwft_state_reg[1] ,
    DOUT,
    \gfwd_mode.storage_data1_reg[39] ,
    D,
    curr_state_reg,
    \tlen_cntr_reg_reg[6] ,
    \tlen_cntr_reg_reg[5] ,
    \tlen_cntr_reg_reg[4] ,
    \tlen_cntr_reg_reg[3] ,
    \gfwd_mode.storage_data1_reg[31] ,
    prog_full_i,
    aclk,
    mm2s_to_tdf_tvalid,
    mcpf_to_argen_tvalid,
    curr_state,
    \tlen_cntr_reg_reg[0] ,
    \gfwd_mode.m_valid_i_reg ,
    \tlen_cntr_reg_reg[0]_0 ,
    \tlen_cntr_reg_reg[6]_0 ,
    \wr_rst_reg_reg[15] ,
    DIN,
    WEBWE);
  output out;
  output \gpregsm1.curr_fwft_state_reg[1] ;
  output [11:0]DOUT;
  output \gfwd_mode.storage_data1_reg[39] ;
  output [3:0]D;
  output curr_state_reg;
  output \tlen_cntr_reg_reg[6] ;
  output \tlen_cntr_reg_reg[5] ;
  output \tlen_cntr_reg_reg[4] ;
  output \tlen_cntr_reg_reg[3] ;
  output \gfwd_mode.storage_data1_reg[31] ;
  output prog_full_i;
  input aclk;
  input mm2s_to_tdf_tvalid;
  input mcpf_to_argen_tvalid;
  input curr_state;
  input \tlen_cntr_reg_reg[0] ;
  input \gfwd_mode.m_valid_i_reg ;
  input \tlen_cntr_reg_reg[0]_0 ;
  input \tlen_cntr_reg_reg[6]_0 ;
  input [0:0]\wr_rst_reg_reg[15] ;
  input [14:0]DIN;
  input [0:0]WEBWE;

  wire [3:0]D;
  wire [14:0]DIN;
  wire [11:0]DOUT;
  wire [0:0]WEBWE;
  wire aclk;
  wire curr_state;
  wire curr_state_reg;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[31] ;
  wire \gfwd_mode.storage_data1_reg[39] ;
  wire \gpregsm1.curr_fwft_state_reg[1] ;
  wire mcpf_to_argen_tvalid;
  wire mm2s_to_tdf_tvalid;
  wire out;
  wire prog_full_i;
  wire \tlen_cntr_reg_reg[0] ;
  wire \tlen_cntr_reg_reg[0]_0 ;
  wire \tlen_cntr_reg_reg[3] ;
  wire \tlen_cntr_reg_reg[4] ;
  wire \tlen_cntr_reg_reg[5] ;
  wire \tlen_cntr_reg_reg[6] ;
  wire \tlen_cntr_reg_reg[6]_0 ;
  wire [0:0]\wr_rst_reg_reg[15] ;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized2 \gconvfifo.rf 
       (.D(D),
        .DIN(DIN),
        .Q(DOUT),
        .WEBWE(WEBWE),
        .aclk(aclk),
        .curr_state(curr_state),
        .curr_state_reg(curr_state_reg),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[31] (\gfwd_mode.storage_data1_reg[31] ),
        .\gfwd_mode.storage_data1_reg[39] (\gfwd_mode.storage_data1_reg[39] ),
        .\gpregsm1.curr_fwft_state_reg[1] (\gpregsm1.curr_fwft_state_reg[1] ),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .mm2s_to_tdf_tvalid(mm2s_to_tdf_tvalid),
        .out(out),
        .prog_full_i(prog_full_i),
        .\tlen_cntr_reg_reg[0] (\tlen_cntr_reg_reg[0] ),
        .\tlen_cntr_reg_reg[0]_0 (\tlen_cntr_reg_reg[0]_0 ),
        .\tlen_cntr_reg_reg[3] (\tlen_cntr_reg_reg[3] ),
        .\tlen_cntr_reg_reg[4] (\tlen_cntr_reg_reg[4] ),
        .\tlen_cntr_reg_reg[5] (\tlen_cntr_reg_reg[5] ),
        .\tlen_cntr_reg_reg[6] (\tlen_cntr_reg_reg[6] ),
        .\tlen_cntr_reg_reg[6]_0 (\tlen_cntr_reg_reg[6]_0 ),
        .\wr_rst_reg_reg[15] (\wr_rst_reg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1_synth" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized3
   (out,
    prog_full_i_1,
    we_bcnt,
    Q_reg,
    \goreg_dm.dout_i_reg[0] ,
    Q_reg_0,
    m_axi_bready,
    Q,
    aclk,
    D,
    E,
    awgen_to_mctf_tvalid,
    m_axi_bvalid,
    mem_init_done,
    mux4_out,
    Q_reg_1,
    Q_reg_2);
  output out;
  output prog_full_i_1;
  output we_bcnt;
  output Q_reg;
  output \goreg_dm.dout_i_reg[0] ;
  output Q_reg_0;
  output m_axi_bready;
  input [0:0]Q;
  input aclk;
  input [1:0]D;
  input [0:0]E;
  input awgen_to_mctf_tvalid;
  input m_axi_bvalid;
  input mem_init_done;
  input [1:0]mux4_out;
  input Q_reg_1;
  input Q_reg_2;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire Q_reg_1;
  wire Q_reg_2;
  wire aclk;
  wire awgen_to_mctf_tvalid;
  wire \goreg_dm.dout_i_reg[0] ;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire mem_init_done;
  wire [1:0]mux4_out;
  wire out;
  wire prog_full_i_1;
  wire we_bcnt;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized3 \gconvfifo.rf 
       (.D(D),
        .E(E),
        .Q(Q),
        .Q_reg(Q_reg),
        .Q_reg_0(Q_reg_0),
        .Q_reg_1(Q_reg_1),
        .Q_reg_2(Q_reg_2),
        .aclk(aclk),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .\goreg_dm.dout_i_reg[0] (\goreg_dm.dout_i_reg[0] ),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .mem_init_done(mem_init_done),
        .mux4_out(mux4_out),
        .out(out),
        .prog_full_i_1(prog_full_i_1),
        .we_bcnt(we_bcnt));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1_synth" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__xdcDup__1
   (out,
    \gpfs.prog_full_i_reg ,
    \gfwd_rev.s_ready_i_reg ,
    m_axi_arvalid,
    \m_axi_arid[0] ,
    Q,
    aclk,
    E,
    prog_full_i,
    M_AXI_ARVALID,
    m_axi_arready,
    I147);
  output out;
  output \gpfs.prog_full_i_reg ;
  output \gfwd_rev.s_ready_i_reg ;
  output m_axi_arvalid;
  output [40:0]\m_axi_arid[0] ;
  input [0:0]Q;
  input aclk;
  input [0:0]E;
  input prog_full_i;
  input M_AXI_ARVALID;
  input m_axi_arready;
  input [40:0]I147;

  wire [0:0]E;
  wire [40:0]I147;
  wire M_AXI_ARVALID;
  wire [0:0]Q;
  wire aclk;
  wire \gfwd_rev.s_ready_i_reg ;
  wire \gpfs.prog_full_i_reg ;
  wire [40:0]\m_axi_arid[0] ;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire out;
  wire prog_full_i;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__xdcDup__1 \gconvfifo.rf 
       (.E(E),
        .I147(I147),
        .M_AXI_ARVALID(M_AXI_ARVALID),
        .Q(Q),
        .aclk(aclk),
        .\gfwd_rev.s_ready_i_reg (\gfwd_rev.s_ready_i_reg ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\m_axi_arid[0] (\m_axi_arid[0] ),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .out(out),
        .prog_full_i(prog_full_i));
endmodule

module design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss
   (\gpfs.prog_full_i_reg_0 ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    p_8_out,
    aclk,
    p_19_out,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    D);
  output \gpfs.prog_full_i_reg_0 ;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input p_8_out;
  input aclk;
  input p_19_out;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input [3:0]D;

  wire [3:0]D;
  wire aclk;
  wire [4:1]diff_pntr_pad;
  wire eqOp__2;
  wire \gpfs.prog_full_i_i_1_n_0 ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire p_19_out;
  wire p_8_out;
  wire ram_rd_en_i;
  wire ram_wr_en_i;

  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(diff_pntr_pad[1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(diff_pntr_pad[2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(diff_pntr_pad[3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(diff_pntr_pad[4]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT5 #(
    .INIT(32'h55150400)) 
    \gpfs.prog_full_i_i_1 
       (.I0(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I1(eqOp__2),
        .I2(ram_rd_en_i),
        .I3(ram_wr_en_i),
        .I4(\gpfs.prog_full_i_reg_0 ),
        .O(\gpfs.prog_full_i_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \gpfs.prog_full_i_i_2 
       (.I0(diff_pntr_pad[1]),
        .I1(diff_pntr_pad[2]),
        .I2(diff_pntr_pad[4]),
        .I3(diff_pntr_pad[3]),
        .O(eqOp__2));
  FDSE #(
    .INIT(1'b1)) 
    \gpfs.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gpfs.prog_full_i_i_1_n_0 ),
        .Q(\gpfs.prog_full_i_reg_0 ),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \greg.ram_rd_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(p_8_out),
        .Q(ram_rd_en_i),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \greg.ram_wr_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(p_19_out),
        .Q(ram_wr_en_i),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1_wr_pf_ss" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss_177
   (TREADY_S2MM,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    p_8_out,
    aclk,
    E,
    \gpfs.prog_full_i_reg_0 ,
    prog_full_i,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    D);
  output TREADY_S2MM;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input p_8_out;
  input aclk;
  input [0:0]E;
  input \gpfs.prog_full_i_reg_0 ;
  input prog_full_i;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input [3:0]D;

  wire [3:0]D;
  wire [0:0]E;
  wire TREADY_S2MM;
  wire aclk;
  wire [4:1]diff_pntr_pad;
  wire \gpfs.prog_full_i_i_1__2_n_0 ;
  wire \gpfs.prog_full_i_i_2__2_n_0 ;
  wire \gpfs.prog_full_i_i_3__0_n_0 ;
  wire \gpfs.prog_full_i_i_4_n_0 ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire p_8_out;
  wire prog_full_i;
  wire prog_full_i__0;
  wire ram_rd_en_i;
  wire ram_wr_en_i;

  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(diff_pntr_pad[1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(diff_pntr_pad[2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(diff_pntr_pad[3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(diff_pntr_pad[4]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT3 #(
    .INIT(8'h01)) 
    \gno_bkp_on_tready.s_axis_tready_i_i_1 
       (.I0(prog_full_i__0),
        .I1(\gpfs.prog_full_i_reg_0 ),
        .I2(prog_full_i),
        .O(TREADY_S2MM));
  LUT5 #(
    .INIT(32'h888F8880)) 
    \gpfs.prog_full_i_i_1__2 
       (.I0(\gpfs.prog_full_i_i_2__2_n_0 ),
        .I1(\gpfs.prog_full_i_i_3__0_n_0 ),
        .I2(\gpfs.prog_full_i_i_4_n_0 ),
        .I3(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I4(prog_full_i__0),
        .O(\gpfs.prog_full_i_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \gpfs.prog_full_i_i_2__2 
       (.I0(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I1(ram_wr_en_i),
        .I2(ram_rd_en_i),
        .I3(diff_pntr_pad[4]),
        .O(\gpfs.prog_full_i_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \gpfs.prog_full_i_i_3__0 
       (.I0(diff_pntr_pad[3]),
        .I1(diff_pntr_pad[2]),
        .I2(diff_pntr_pad[1]),
        .O(\gpfs.prog_full_i_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000200000)) 
    \gpfs.prog_full_i_i_4 
       (.I0(diff_pntr_pad[3]),
        .I1(diff_pntr_pad[4]),
        .I2(diff_pntr_pad[2]),
        .I3(diff_pntr_pad[1]),
        .I4(ram_wr_en_i),
        .I5(ram_rd_en_i),
        .O(\gpfs.prog_full_i_i_4_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gpfs.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gpfs.prog_full_i_i_1__2_n_0 ),
        .Q(prog_full_i__0),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \greg.ram_rd_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(p_8_out),
        .Q(ram_rd_en_i),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \greg.ram_wr_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(E),
        .Q(ram_wr_en_i),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1_wr_pf_ss" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss_187
   (\gpfs.prog_full_i_reg_0 ,
    \gfwd_rev.s_ready_i_reg ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    p_8_out,
    aclk,
    E,
    prog_full_i,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    D);
  output \gpfs.prog_full_i_reg_0 ;
  output \gfwd_rev.s_ready_i_reg ;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input p_8_out;
  input aclk;
  input [0:0]E;
  input prog_full_i;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input [3:0]D;

  wire [3:0]D;
  wire [0:0]E;
  wire aclk;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4] ;
  wire \gfwd_rev.s_ready_i_reg ;
  wire \gpfs.prog_full_i_i_1__4_n_0 ;
  wire \gpfs.prog_full_i_i_2__4_n_0 ;
  wire \gpfs.prog_full_i_i_3__2_n_0 ;
  wire \gpfs.prog_full_i_i_4__0_n_0 ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire p_8_out;
  wire prog_full_i;
  wire ram_rd_en_i;
  wire ram_wr_en_i;

  LUT2 #(
    .INIT(4'h1)) 
    \FSM_onehot_gfwd_rev.state[3]_i_3 
       (.I0(\gpfs.prog_full_i_reg_0 ),
        .I1(prog_full_i),
        .O(\gfwd_rev.s_ready_i_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1] ),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2] ),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3] ),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4] ),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT5 #(
    .INIT(32'h888F8880)) 
    \gpfs.prog_full_i_i_1__4 
       (.I0(\gpfs.prog_full_i_i_2__4_n_0 ),
        .I1(\gpfs.prog_full_i_i_3__2_n_0 ),
        .I2(\gpfs.prog_full_i_i_4__0_n_0 ),
        .I3(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I4(\gpfs.prog_full_i_reg_0 ),
        .O(\gpfs.prog_full_i_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \gpfs.prog_full_i_i_2__4 
       (.I0(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I1(ram_wr_en_i),
        .I2(ram_rd_en_i),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4] ),
        .O(\gpfs.prog_full_i_i_2__4_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \gpfs.prog_full_i_i_3__2 
       (.I0(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3] ),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2] ),
        .I2(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1] ),
        .O(\gpfs.prog_full_i_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000200000)) 
    \gpfs.prog_full_i_i_4__0 
       (.I0(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3] ),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4] ),
        .I2(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2] ),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1] ),
        .I4(ram_wr_en_i),
        .I5(ram_rd_en_i),
        .O(\gpfs.prog_full_i_i_4__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gpfs.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gpfs.prog_full_i_i_1__4_n_0 ),
        .Q(\gpfs.prog_full_i_reg_0 ),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \greg.ram_rd_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(p_8_out),
        .Q(ram_rd_en_i),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \greg.ram_wr_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(E),
        .Q(ram_wr_en_i),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1_wr_pf_ss" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss__parameterized0
   (\gpfs.prog_full_i_reg_0 ,
    SR,
    E,
    aclk,
    \gfwd_mode.m_valid_i_reg ,
    p_3_out,
    Q,
    S,
    \gcc0.gc0.count_reg[7] ,
    \gc0.count_d1_reg[8] ,
    \grstd1.grst_full.grst_f.rst_d3_reg );
  output \gpfs.prog_full_i_reg_0 ;
  input [0:0]SR;
  input [0:0]E;
  input aclk;
  input [0:0]\gfwd_mode.m_valid_i_reg ;
  input p_3_out;
  input [7:0]Q;
  input [3:0]S;
  input [3:0]\gcc0.gc0.count_reg[7] ;
  input [0:0]\gc0.count_d1_reg[8] ;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire aclk;
  wire eqOp__7;
  wire [0:0]\gc0.count_d1_reg[8] ;
  wire [3:0]\gcc0.gc0.count_reg[7] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[5] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[6] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[7] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[8] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[9] ;
  wire [0:0]\gfwd_mode.m_valid_i_reg ;
  wire \gpfs.prog_full_i_i_1__3_n_0 ;
  wire \gpfs.prog_full_i_i_3__1_n_0 ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire p_3_out;
  wire plusOp_carry__0_n_0;
  wire plusOp_carry__0_n_1;
  wire plusOp_carry__0_n_2;
  wire plusOp_carry__0_n_3;
  wire plusOp_carry__0_n_4;
  wire plusOp_carry__0_n_5;
  wire plusOp_carry__0_n_6;
  wire plusOp_carry__0_n_7;
  wire plusOp_carry__1_n_7;
  wire plusOp_carry_n_0;
  wire plusOp_carry_n_1;
  wire plusOp_carry_n_2;
  wire plusOp_carry_n_3;
  wire plusOp_carry_n_4;
  wire plusOp_carry_n_5;
  wire plusOp_carry_n_6;
  wire plusOp_carry_n_7;
  wire ram_rd_en_i;
  wire ram_wr_en_i;
  wire [3:0]NLW_plusOp_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_plusOp_carry__1_O_UNCONNECTED;

  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp_carry_n_7),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp_carry_n_6),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp_carry_n_5),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp_carry_n_4),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp_carry__0_n_7),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp_carry__0_n_6),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp_carry__0_n_5),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp_carry__0_n_4),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp_carry__1_n_7),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[9] ),
        .R(SR));
  LUT5 #(
    .INIT(32'h51550040)) 
    \gpfs.prog_full_i_i_1__3 
       (.I0(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I1(eqOp__7),
        .I2(ram_wr_en_i),
        .I3(ram_rd_en_i),
        .I4(\gpfs.prog_full_i_reg_0 ),
        .O(\gpfs.prog_full_i_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \gpfs.prog_full_i_i_2__3 
       (.I0(\gpfs.prog_full_i_i_3__1_n_0 ),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1] ),
        .I2(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2] ),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3] ),
        .O(eqOp__7));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \gpfs.prog_full_i_i_3__1 
       (.I0(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[5] ),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4] ),
        .I2(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[6] ),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[7] ),
        .I4(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[9] ),
        .I5(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[8] ),
        .O(\gpfs.prog_full_i_i_3__1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gpfs.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gpfs.prog_full_i_i_1__3_n_0 ),
        .Q(\gpfs.prog_full_i_reg_0 ),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \greg.ram_rd_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(E),
        .Q(ram_rd_en_i),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \greg.ram_wr_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg ),
        .Q(ram_wr_en_i),
        .R(SR));
  CARRY4 plusOp_carry
       (.CI(1'b0),
        .CO({plusOp_carry_n_0,plusOp_carry_n_1,plusOp_carry_n_2,plusOp_carry_n_3}),
        .CYINIT(p_3_out),
        .DI(Q[3:0]),
        .O({plusOp_carry_n_4,plusOp_carry_n_5,plusOp_carry_n_6,plusOp_carry_n_7}),
        .S(S));
  CARRY4 plusOp_carry__0
       (.CI(plusOp_carry_n_0),
        .CO({plusOp_carry__0_n_0,plusOp_carry__0_n_1,plusOp_carry__0_n_2,plusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O({plusOp_carry__0_n_4,plusOp_carry__0_n_5,plusOp_carry__0_n_6,plusOp_carry__0_n_7}),
        .S(\gcc0.gc0.count_reg[7] ));
  CARRY4 plusOp_carry__1
       (.CI(plusOp_carry__0_n_0),
        .CO(NLW_plusOp_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_plusOp_carry__1_O_UNCONNECTED[3:1],plusOp_carry__1_n_7}),
        .S({1'b0,1'b0,1'b0,\gc0.count_d1_reg[8] }));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1_wr_pf_ss" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss__parameterized1
   (prog_full_i,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    p_8_out,
    aclk,
    WEBWE,
    ram_full_fb_i_reg,
    Q,
    S,
    \gcc0.gc0.count_reg[7] ,
    \gcc0.gc0.count_reg[8] ,
    \grstd1.grst_full.grst_f.rst_d3_reg );
  output prog_full_i;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input p_8_out;
  input aclk;
  input [0:0]WEBWE;
  input ram_full_fb_i_reg;
  input [7:0]Q;
  input [3:0]S;
  input [3:0]\gcc0.gc0.count_reg[7] ;
  input [0:0]\gcc0.gc0.count_reg[8] ;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;

  wire [7:0]Q;
  wire [3:0]S;
  wire [0:0]WEBWE;
  wire aclk;
  wire [9:1]diff_pntr_pad;
  wire eqOp__7;
  wire [3:0]\gcc0.gc0.count_reg[7] ;
  wire [0:0]\gcc0.gc0.count_reg[8] ;
  wire \gpfs.prog_full_i_i_1__0_n_0 ;
  wire \gpfs.prog_full_i_i_3_n_0 ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire p_8_out;
  wire [9:1]plusOp;
  wire plusOp_carry__0_n_0;
  wire plusOp_carry__0_n_1;
  wire plusOp_carry__0_n_2;
  wire plusOp_carry__0_n_3;
  wire plusOp_carry_n_0;
  wire plusOp_carry_n_1;
  wire plusOp_carry_n_2;
  wire plusOp_carry_n_3;
  wire prog_full_i;
  wire ram_full_fb_i_reg;
  wire ram_rd_en_i;
  wire ram_wr_en_i;
  wire [3:0]NLW_plusOp_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_plusOp_carry__1_O_UNCONNECTED;

  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[1]),
        .Q(diff_pntr_pad[1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[2]),
        .Q(diff_pntr_pad[2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[3]),
        .Q(diff_pntr_pad[3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[4]),
        .Q(diff_pntr_pad[4]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[5]),
        .Q(diff_pntr_pad[5]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[6]),
        .Q(diff_pntr_pad[6]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[7]),
        .Q(diff_pntr_pad[7]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[8]),
        .Q(diff_pntr_pad[8]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[9]),
        .Q(diff_pntr_pad[9]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT5 #(
    .INIT(32'h45550040)) 
    \gpfs.prog_full_i_i_1__0 
       (.I0(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I1(ram_wr_en_i),
        .I2(eqOp__7),
        .I3(ram_rd_en_i),
        .I4(prog_full_i),
        .O(\gpfs.prog_full_i_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \gpfs.prog_full_i_i_2__0 
       (.I0(diff_pntr_pad[1]),
        .I1(diff_pntr_pad[2]),
        .I2(diff_pntr_pad[3]),
        .I3(diff_pntr_pad[5]),
        .I4(\gpfs.prog_full_i_i_3_n_0 ),
        .O(eqOp__7));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \gpfs.prog_full_i_i_3 
       (.I0(diff_pntr_pad[8]),
        .I1(diff_pntr_pad[9]),
        .I2(diff_pntr_pad[4]),
        .I3(diff_pntr_pad[6]),
        .I4(diff_pntr_pad[7]),
        .O(\gpfs.prog_full_i_i_3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gpfs.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gpfs.prog_full_i_i_1__0_n_0 ),
        .Q(prog_full_i),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \greg.ram_rd_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(p_8_out),
        .Q(ram_rd_en_i),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \greg.ram_wr_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(WEBWE),
        .Q(ram_wr_en_i),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  CARRY4 plusOp_carry
       (.CI(1'b0),
        .CO({plusOp_carry_n_0,plusOp_carry_n_1,plusOp_carry_n_2,plusOp_carry_n_3}),
        .CYINIT(ram_full_fb_i_reg),
        .DI(Q[3:0]),
        .O(plusOp[4:1]),
        .S(S));
  CARRY4 plusOp_carry__0
       (.CI(plusOp_carry_n_0),
        .CO({plusOp_carry__0_n_0,plusOp_carry__0_n_1,plusOp_carry__0_n_2,plusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(plusOp[8:5]),
        .S(\gcc0.gc0.count_reg[7] ));
  CARRY4 plusOp_carry__1
       (.CI(plusOp_carry__0_n_0),
        .CO(NLW_plusOp_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_plusOp_carry__1_O_UNCONNECTED[3:1],plusOp[9]}),
        .S({1'b0,1'b0,1'b0,\gcc0.gc0.count_reg[8] }));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1_wr_pf_ss" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss__parameterized2
   (prog_full_i_1,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    E,
    aclk,
    ram_full_fb_i_reg,
    ram_full_fb_i_reg_0,
    Q,
    S,
    \gc0.count_d1_reg[5] ,
    \grstd1.grst_full.grst_f.rst_d3_reg );
  output prog_full_i_1;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input [0:0]E;
  input aclk;
  input [0:0]ram_full_fb_i_reg;
  input ram_full_fb_i_reg_0;
  input [4:0]Q;
  input [3:0]S;
  input [1:0]\gc0.count_d1_reg[5] ;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;

  wire [0:0]E;
  wire [4:0]Q;
  wire [3:0]S;
  wire aclk;
  wire [6:1]diff_pntr_pad;
  wire [1:0]\gc0.count_d1_reg[5] ;
  wire \gpfs.prog_full_i_i_1__1_n_0 ;
  wire \gpfs.prog_full_i_i_2__1_n_0 ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire [6:1]plusOp;
  wire plusOp_carry__0_n_3;
  wire plusOp_carry_n_0;
  wire plusOp_carry_n_1;
  wire plusOp_carry_n_2;
  wire plusOp_carry_n_3;
  wire prog_full_i_1;
  wire [0:0]ram_full_fb_i_reg;
  wire ram_full_fb_i_reg_0;
  wire ram_rd_en_i;
  wire ram_wr_en_i;
  wire [3:1]NLW_plusOp_carry__0_CO_UNCONNECTED;
  wire [3:2]NLW_plusOp_carry__0_O_UNCONNECTED;

  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[1]),
        .Q(diff_pntr_pad[1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[2]),
        .Q(diff_pntr_pad[2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[3]),
        .Q(diff_pntr_pad[3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[4]),
        .Q(diff_pntr_pad[4]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[5]),
        .Q(diff_pntr_pad[5]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[6]),
        .Q(diff_pntr_pad[6]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT5 #(
    .INIT(32'h00F70020)) 
    \gpfs.prog_full_i_i_1__1 
       (.I0(\gpfs.prog_full_i_i_2__1_n_0 ),
        .I1(ram_rd_en_i),
        .I2(ram_wr_en_i),
        .I3(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I4(prog_full_i_1),
        .O(\gpfs.prog_full_i_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \gpfs.prog_full_i_i_2__1 
       (.I0(diff_pntr_pad[4]),
        .I1(diff_pntr_pad[1]),
        .I2(diff_pntr_pad[3]),
        .I3(diff_pntr_pad[5]),
        .I4(diff_pntr_pad[2]),
        .I5(diff_pntr_pad[6]),
        .O(\gpfs.prog_full_i_i_2__1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gpfs.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gpfs.prog_full_i_i_1__1_n_0 ),
        .Q(prog_full_i_1),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \greg.ram_rd_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(E),
        .Q(ram_rd_en_i),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \greg.ram_wr_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(ram_full_fb_i_reg),
        .Q(ram_wr_en_i),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  CARRY4 plusOp_carry
       (.CI(1'b0),
        .CO({plusOp_carry_n_0,plusOp_carry_n_1,plusOp_carry_n_2,plusOp_carry_n_3}),
        .CYINIT(ram_full_fb_i_reg_0),
        .DI(Q[3:0]),
        .O(plusOp[4:1]),
        .S(S));
  CARRY4 plusOp_carry__0
       (.CI(plusOp_carry_n_0),
        .CO({NLW_plusOp_carry__0_CO_UNCONNECTED[3:1],plusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Q[4]}),
        .O({NLW_plusOp_carry__0_O_UNCONNECTED[3:2],plusOp[6:5]}),
        .S({1'b0,1'b0,\gc0.count_d1_reg[5] }));
endmodule

module design_1_axi_vfifo_ctrl_0_0_fifo_top
   (out,
    TREADY_S2MM,
    m_axi_awvalid,
    \m_axi_awid[0] ,
    Q,
    aclk,
    E,
    \gpfs.prog_full_i_reg ,
    prog_full_i,
    m_axi_awvalid_i,
    m_axi_awready,
    DI);
  output out;
  output TREADY_S2MM;
  output m_axi_awvalid;
  output [40:0]\m_axi_awid[0] ;
  input [0:0]Q;
  input aclk;
  input [0:0]E;
  input \gpfs.prog_full_i_reg ;
  input prog_full_i;
  input m_axi_awvalid_i;
  input m_axi_awready;
  input [40:0]DI;

  wire [40:0]DI;
  wire [0:0]E;
  wire [0:0]Q;
  wire TREADY_S2MM;
  wire aclk;
  wire \gpfs.prog_full_i_reg ;
  wire [40:0]\m_axi_awid[0] ;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_awvalid_i;
  wire out;
  wire prog_full_i;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1 fifo_gen
       (.DI(DI),
        .E(E),
        .Q(Q),
        .TREADY_S2MM(TREADY_S2MM),
        .aclk(aclk),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\m_axi_awid[0] (\m_axi_awid[0] ),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .out(out),
        .prog_full_i(prog_full_i));
endmodule

(* ORIG_REF_NAME = "fifo_top" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized0
   (out,
    \gpfs.prog_full_i_reg ,
    m_axi_wvalid,
    \m_axi_wdata[31] ,
    aclk,
    Q,
    \gfwd_mode.storage_data1_reg[33] ,
    E,
    m_axi_wready,
    m_axi_wvalid_i);
  output out;
  output \gpfs.prog_full_i_reg ;
  output m_axi_wvalid;
  output [32:0]\m_axi_wdata[31] ;
  input aclk;
  input [0:0]Q;
  input [32:0]\gfwd_mode.storage_data1_reg[33] ;
  input [0:0]E;
  input m_axi_wready;
  input m_axi_wvalid_i;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire [32:0]\gfwd_mode.storage_data1_reg[33] ;
  wire \gpfs.prog_full_i_reg ;
  wire [32:0]\m_axi_wdata[31] ;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire m_axi_wvalid_i;
  wire out;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized1 fifo_gen
       (.E(E),
        .Q(Q),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[33] (\gfwd_mode.storage_data1_reg[33] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\m_axi_wdata[31] (\m_axi_wdata[31] ),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .out(out));
endmodule

(* ORIG_REF_NAME = "fifo_top" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized1
   (out,
    \gpfs.prog_full_i_reg ,
    curr_state_reg,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.m_valid_i_reg ,
    \goreg_dm.dout_i_reg[6] ,
    D,
    Q,
    aclk,
    p_19_out,
    prog_full_i,
    curr_state,
    areset_d1,
    sdp_rd_addr_in_i,
    \gnstage1.q_dly_reg[1][0] ,
    \pkt_cnt_reg_reg[5] ,
    PAYLOAD_FROM_MTF);
  output out;
  output \gpfs.prog_full_i_reg ;
  output curr_state_reg;
  output \gfwd_mode.storage_data1_reg[0] ;
  output \gfwd_mode.m_valid_i_reg ;
  output \goreg_dm.dout_i_reg[6] ;
  output [5:0]D;
  input [0:0]Q;
  input aclk;
  input p_19_out;
  input prog_full_i;
  input curr_state;
  input areset_d1;
  input sdp_rd_addr_in_i;
  input \gnstage1.q_dly_reg[1][0] ;
  input [5:0]\pkt_cnt_reg_reg[5] ;
  input [6:0]PAYLOAD_FROM_MTF;

  wire [5:0]D;
  wire [6:0]PAYLOAD_FROM_MTF;
  wire [0:0]Q;
  wire aclk;
  wire areset_d1;
  wire curr_state;
  wire curr_state_reg;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire \gnstage1.q_dly_reg[1][0] ;
  wire \goreg_dm.dout_i_reg[6] ;
  wire \gpfs.prog_full_i_reg ;
  wire out;
  wire p_19_out;
  wire [5:0]\pkt_cnt_reg_reg[5] ;
  wire prog_full_i;
  wire sdp_rd_addr_in_i;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized3 fifo_gen
       (.D(D),
        .PAYLOAD_FROM_MTF(PAYLOAD_FROM_MTF),
        .Q(Q),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .curr_state(curr_state),
        .curr_state_reg(curr_state_reg),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gnstage1.q_dly_reg[1][0] (\gnstage1.q_dly_reg[1][0] ),
        .\goreg_dm.dout_i_reg[6] (\goreg_dm.dout_i_reg[6] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .out(out),
        .p_19_out(p_19_out),
        .\pkt_cnt_reg_reg[5] (\pkt_cnt_reg_reg[5] ),
        .prog_full_i(prog_full_i),
        .sdp_rd_addr_in_i(sdp_rd_addr_in_i));
endmodule

(* ORIG_REF_NAME = "fifo_top" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized2
   (out,
    \gpregsm1.curr_fwft_state_reg[1] ,
    DOUT,
    \gfwd_mode.storage_data1_reg[39] ,
    D,
    curr_state_reg,
    \tlen_cntr_reg_reg[6] ,
    \tlen_cntr_reg_reg[5] ,
    \tlen_cntr_reg_reg[4] ,
    \tlen_cntr_reg_reg[3] ,
    \gfwd_mode.storage_data1_reg[31] ,
    prog_full_i,
    aclk,
    mm2s_to_tdf_tvalid,
    mcpf_to_argen_tvalid,
    curr_state,
    \tlen_cntr_reg_reg[0] ,
    \gfwd_mode.m_valid_i_reg ,
    \tlen_cntr_reg_reg[0]_0 ,
    \tlen_cntr_reg_reg[6]_0 ,
    Q,
    DIN,
    WEBWE);
  output out;
  output \gpregsm1.curr_fwft_state_reg[1] ;
  output [11:0]DOUT;
  output \gfwd_mode.storage_data1_reg[39] ;
  output [3:0]D;
  output curr_state_reg;
  output \tlen_cntr_reg_reg[6] ;
  output \tlen_cntr_reg_reg[5] ;
  output \tlen_cntr_reg_reg[4] ;
  output \tlen_cntr_reg_reg[3] ;
  output \gfwd_mode.storage_data1_reg[31] ;
  output prog_full_i;
  input aclk;
  input mm2s_to_tdf_tvalid;
  input mcpf_to_argen_tvalid;
  input curr_state;
  input \tlen_cntr_reg_reg[0] ;
  input \gfwd_mode.m_valid_i_reg ;
  input \tlen_cntr_reg_reg[0]_0 ;
  input \tlen_cntr_reg_reg[6]_0 ;
  input [0:0]Q;
  input [14:0]DIN;
  input [0:0]WEBWE;

  wire [3:0]D;
  wire [14:0]DIN;
  wire [11:0]DOUT;
  wire [0:0]Q;
  wire [0:0]WEBWE;
  wire aclk;
  wire curr_state;
  wire curr_state_reg;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[31] ;
  wire \gfwd_mode.storage_data1_reg[39] ;
  wire \gpregsm1.curr_fwft_state_reg[1] ;
  wire mcpf_to_argen_tvalid;
  wire mm2s_to_tdf_tvalid;
  wire out;
  wire prog_full_i;
  wire \tlen_cntr_reg_reg[0] ;
  wire \tlen_cntr_reg_reg[0]_0 ;
  wire \tlen_cntr_reg_reg[3] ;
  wire \tlen_cntr_reg_reg[4] ;
  wire \tlen_cntr_reg_reg[5] ;
  wire \tlen_cntr_reg_reg[6] ;
  wire \tlen_cntr_reg_reg[6]_0 ;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized5 fifo_gen
       (.D(D),
        .DIN(DIN),
        .Q(DOUT),
        .WEBWE(WEBWE),
        .aclk(aclk),
        .curr_state(curr_state),
        .curr_state_reg(curr_state_reg),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[31] (\gfwd_mode.storage_data1_reg[31] ),
        .\gfwd_mode.storage_data1_reg[39] (\gfwd_mode.storage_data1_reg[39] ),
        .\gpregsm1.curr_fwft_state_reg[1] (\gpregsm1.curr_fwft_state_reg[1] ),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .mm2s_to_tdf_tvalid(mm2s_to_tdf_tvalid),
        .out(out),
        .prog_full_i(prog_full_i),
        .\tlen_cntr_reg_reg[0] (\tlen_cntr_reg_reg[0] ),
        .\tlen_cntr_reg_reg[0]_0 (\tlen_cntr_reg_reg[0]_0 ),
        .\tlen_cntr_reg_reg[3] (\tlen_cntr_reg_reg[3] ),
        .\tlen_cntr_reg_reg[4] (\tlen_cntr_reg_reg[4] ),
        .\tlen_cntr_reg_reg[5] (\tlen_cntr_reg_reg[5] ),
        .\tlen_cntr_reg_reg[6] (\tlen_cntr_reg_reg[6] ),
        .\tlen_cntr_reg_reg[6]_0 (\tlen_cntr_reg_reg[6]_0 ),
        .\wr_rst_reg_reg[15] (Q));
endmodule

(* ORIG_REF_NAME = "fifo_top" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized3
   (out,
    prog_full_i_1,
    we_bcnt,
    Q_reg,
    tid_fifo_dout,
    Q_reg_0,
    m_axi_bready,
    Q,
    aclk,
    D,
    E,
    awgen_to_mctf_tvalid,
    m_axi_bvalid,
    mem_init_done,
    mux4_out,
    Q_reg_1,
    Q_reg_2);
  output out;
  output prog_full_i_1;
  output we_bcnt;
  output Q_reg;
  output [0:0]tid_fifo_dout;
  output Q_reg_0;
  output m_axi_bready;
  input [0:0]Q;
  input aclk;
  input [1:0]D;
  input [0:0]E;
  input awgen_to_mctf_tvalid;
  input m_axi_bvalid;
  input mem_init_done;
  input [1:0]mux4_out;
  input Q_reg_1;
  input Q_reg_2;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire Q_reg_1;
  wire Q_reg_2;
  wire aclk;
  wire awgen_to_mctf_tvalid;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire mem_init_done;
  wire [1:0]mux4_out;
  wire out;
  wire prog_full_i_1;
  wire [0:0]tid_fifo_dout;
  wire we_bcnt;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized7 fifo_gen
       (.D(D),
        .E(E),
        .Q(Q),
        .Q_reg(Q_reg),
        .Q_reg_0(Q_reg_0),
        .Q_reg_1(Q_reg_1),
        .Q_reg_2(Q_reg_2),
        .aclk(aclk),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .\goreg_dm.dout_i_reg[0] (tid_fifo_dout),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .mem_init_done(mem_init_done),
        .mux4_out(mux4_out),
        .out(out),
        .prog_full_i_1(prog_full_i_1),
        .we_bcnt(we_bcnt));
endmodule

(* ORIG_REF_NAME = "fifo_top" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_top__xdcDup__1
   (out,
    \gpfs.prog_full_i_reg ,
    \gfwd_rev.s_ready_i_reg ,
    m_axi_arvalid,
    \m_axi_arid[0] ,
    Q,
    aclk,
    E,
    prog_full_i,
    M_AXI_ARVALID,
    m_axi_arready,
    I147);
  output out;
  output \gpfs.prog_full_i_reg ;
  output \gfwd_rev.s_ready_i_reg ;
  output m_axi_arvalid;
  output [40:0]\m_axi_arid[0] ;
  input [0:0]Q;
  input aclk;
  input [0:0]E;
  input prog_full_i;
  input M_AXI_ARVALID;
  input m_axi_arready;
  input [40:0]I147;

  wire [0:0]E;
  wire [40:0]I147;
  wire M_AXI_ARVALID;
  wire [0:0]Q;
  wire aclk;
  wire \gfwd_rev.s_ready_i_reg ;
  wire \gpfs.prog_full_i_reg ;
  wire [40:0]\m_axi_arid[0] ;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire out;
  wire prog_full_i;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__xdcDup__1 fifo_gen
       (.E(E),
        .I147(I147),
        .M_AXI_ARVALID(M_AXI_ARVALID),
        .Q(Q),
        .aclk(aclk),
        .\gfwd_rev.s_ready_i_reg (\gfwd_rev.s_ready_i_reg ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\m_axi_arid[0] (\m_axi_arid[0] ),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .out(out),
        .prog_full_i(prog_full_i));
endmodule

module design_1_axi_vfifo_ctrl_0_0_flag_gen
   (mcdf_full,
    mcpf_full,
    mctf_full,
    vfifo_s2mm_channel_full,
    Q_reg,
    aclk,
    Q_reg_0,
    Q_reg_1,
    Q_reg_2,
    Q_reg_3,
    Q_reg_4,
    Q);
  output [1:0]mcdf_full;
  output [1:0]mcpf_full;
  output [1:0]mctf_full;
  output [1:0]vfifo_s2mm_channel_full;
  input Q_reg;
  input aclk;
  input Q_reg_0;
  input Q_reg_1;
  input Q_reg_2;
  input Q_reg_3;
  input Q_reg_4;
  input [0:0]Q;

  wire [0:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire Q_reg_1;
  wire Q_reg_2;
  wire Q_reg_3;
  wire Q_reg_4;
  wire aclk;
  wire [1:0]final_full_reg;
  wire [1:0]mcdf_full;
  wire [1:0]mcpf_full;
  wire [1:0]mctf_full;
  wire [1:0]vfifo_s2mm_channel_full;

  LUT3 #(
    .INIT(8'hFE)) 
    \VFIFO_CHANNEL_FULL[0]_i_1 
       (.I0(mctf_full[0]),
        .I1(mcdf_full[0]),
        .I2(mcpf_full[0]),
        .O(final_full_reg[0]));
  LUT3 #(
    .INIT(8'hFE)) 
    \VFIFO_CHANNEL_FULL[1]_i_1 
       (.I0(mctf_full[1]),
        .I1(mcdf_full[1]),
        .I2(mcpf_full[1]),
        .O(final_full_reg[1]));
  FDRE #(
    .INIT(1'b0)) 
    \VFIFO_CHANNEL_FULL_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(final_full_reg[0]),
        .Q(vfifo_s2mm_channel_full[0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \VFIFO_CHANNEL_FULL_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(final_full_reg[1]),
        .Q(vfifo_s2mm_channel_full[1]),
        .R(Q));
  design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1 gflag_gen_mcdf
       (.Q_reg(Q_reg),
        .Q_reg_0(Q_reg_0),
        .aclk(aclk),
        .mcdf_full(mcdf_full));
  design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1_158 gflag_gen_mpdf
       (.Q_reg(Q_reg_1),
        .Q_reg_0(Q_reg_2),
        .aclk(aclk),
        .mcpf_full(mcpf_full));
  design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1_159 gflag_gen_mtdf
       (.Q_reg(Q_reg_3),
        .Q_reg_0(Q_reg_4),
        .aclk(aclk),
        .mctf_full(mctf_full));
endmodule

module design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic
   (ram_init_done_i_reg,
    \gin_reg.wr_pntr_pf_dly_reg[13] ,
    \gstage1.q_dly_reg[31] ,
    \gfwd_mode.storage_data1_reg[0] ,
    \active_ch_dly_reg[1]_6 ,
    \gin_reg.rd_pntr_roll_over_dly_reg ,
    addr_rollover_r_reg,
    Q_reg,
    Q_reg_0,
    ADDRD,
    rom_rd_addr_int,
    \gin_reg.wr_pntr_pf_dly_reg[13]_0 ,
    rom_rd_addr_int_0,
    \aw_len_i_reg[7] ,
    \gfwd_mode.storage_data1_reg[1] ,
    \packet_cnt_reg[0] ,
    rom_rd_addr_int_1,
    S,
    addr_rollover_r_reg_0,
    Q_reg_1,
    \gstage1.q_dly_reg[31]_0 ,
    Q,
    aclk,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    storage_data1,
    \gfwd_mode.storage_data1_reg[0]_1 ,
    \gfwd_mode.m_valid_i_reg ,
    areset_d1,
    mcdf_full,
    \active_ch_dly_reg[4][0]_0 ,
    p_0_out,
    ADDRA,
    sdp_rd_addr_in_i_1,
    \gfwd_mode.storage_data1_reg[0]_2 ,
    sdp_rd_addr_in_i_2,
    awgen_to_mctf_tvalid,
    PAYLOAD_S2MM,
    sdpo_int,
    CO,
    E,
    D);
  output ram_init_done_i_reg;
  output \gin_reg.wr_pntr_pf_dly_reg[13] ;
  output \gstage1.q_dly_reg[31] ;
  output [0:0]\gfwd_mode.storage_data1_reg[0] ;
  output \active_ch_dly_reg[1]_6 ;
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  output addr_rollover_r_reg;
  output Q_reg;
  output Q_reg_0;
  output [0:0]ADDRD;
  output rom_rd_addr_int;
  output [0:0]\gin_reg.wr_pntr_pf_dly_reg[13]_0 ;
  output rom_rd_addr_int_0;
  output [0:0]\aw_len_i_reg[7] ;
  output [0:0]\gfwd_mode.storage_data1_reg[1] ;
  output [0:0]\packet_cnt_reg[0] ;
  output rom_rd_addr_int_1;
  output [0:0]S;
  output [66:0]addr_rollover_r_reg_0;
  output [0:0]Q_reg_1;
  output [31:0]\gstage1.q_dly_reg[31]_0 ;
  input [1:0]Q;
  input aclk;
  input \gfwd_mode.storage_data1_reg[0]_0 ;
  input [0:0]storage_data1;
  input [12:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  input \gfwd_mode.m_valid_i_reg ;
  input areset_d1;
  input [1:0]mcdf_full;
  input \active_ch_dly_reg[4][0]_0 ;
  input p_0_out;
  input [0:0]ADDRA;
  input sdp_rd_addr_in_i_1;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  input sdp_rd_addr_in_i_2;
  input awgen_to_mctf_tvalid;
  input [0:0]PAYLOAD_S2MM;
  input [0:0]sdpo_int;
  input [0:0]CO;
  input [0:0]E;
  input [32:0]D;

  wire [0:0]ADDRA;
  wire [0:0]ADDRD;
  wire [9:0]CHANNEL_DEPTH;
  wire [0:0]CO;
  wire [32:0]D;
  wire [27:15]D_0;
  wire [0:0]E;
  wire [0:0]PAYLOAD_S2MM;
  wire [1:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire [0:0]Q_reg_1;
  wire [0:0]S;
  wire aclk;
  wire \active_ch_dly_reg[0]_5 ;
  wire \active_ch_dly_reg[1]_6 ;
  wire \active_ch_dly_reg[2]_7 ;
  wire \active_ch_dly_reg[3]_8 ;
  wire \active_ch_dly_reg[4][0]_0 ;
  wire \active_ch_dly_reg[4]_9 ;
  wire addr_rollover_r_reg;
  wire [66:0]addr_rollover_r_reg_0;
  wire areset_d1;
  wire [0:0]\aw_len_i_reg[7] ;
  wire awgen_to_mctf_tvalid;
  wire \gfwd_mode.m_valid_i_reg ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire \gfwd_mode.storage_data1_reg[0]_0 ;
  wire [12:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[1] ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire \gin_reg.wr_pntr_pf_dly_reg[13] ;
  wire [0:0]\gin_reg.wr_pntr_pf_dly_reg[13]_0 ;
  wire \gptr_mcdf.gch_idle.active_ch_valid_dly_reg_n_0_[0] ;
  wire \gstage1.q_dly_reg[31] ;
  wire [31:0]\gstage1.q_dly_reg[31]_0 ;
  wire [1:0]mcdf_full;
  wire p_0_out;
  wire [0:0]\packet_cnt_reg[0] ;
  wire plusOp_carry__0_n_0;
  wire plusOp_carry__0_n_1;
  wire plusOp_carry__0_n_2;
  wire plusOp_carry__0_n_3;
  wire plusOp_carry__0_n_4;
  wire plusOp_carry__0_n_5;
  wire plusOp_carry__0_n_6;
  wire plusOp_carry__0_n_7;
  wire plusOp_carry__1_n_0;
  wire plusOp_carry__1_n_1;
  wire plusOp_carry__1_n_2;
  wire plusOp_carry__1_n_3;
  wire plusOp_carry__1_n_4;
  wire plusOp_carry__1_n_5;
  wire plusOp_carry__1_n_6;
  wire plusOp_carry__1_n_7;
  wire plusOp_carry__2_n_0;
  wire plusOp_carry__2_n_1;
  wire plusOp_carry__2_n_2;
  wire plusOp_carry__2_n_3;
  wire plusOp_carry__2_n_4;
  wire plusOp_carry__2_n_5;
  wire plusOp_carry__2_n_6;
  wire plusOp_carry__2_n_7;
  wire plusOp_carry__3_n_0;
  wire plusOp_carry__3_n_1;
  wire plusOp_carry__3_n_2;
  wire plusOp_carry__3_n_3;
  wire plusOp_carry__3_n_4;
  wire plusOp_carry__3_n_5;
  wire plusOp_carry__3_n_6;
  wire plusOp_carry__3_n_7;
  wire plusOp_carry__4_n_0;
  wire plusOp_carry__4_n_1;
  wire plusOp_carry__4_n_2;
  wire plusOp_carry__4_n_3;
  wire plusOp_carry__4_n_4;
  wire plusOp_carry__4_n_5;
  wire plusOp_carry__4_n_6;
  wire plusOp_carry__4_n_7;
  wire plusOp_carry__5_n_0;
  wire plusOp_carry__5_n_1;
  wire plusOp_carry__5_n_2;
  wire plusOp_carry__5_n_3;
  wire plusOp_carry__5_n_4;
  wire plusOp_carry__5_n_5;
  wire plusOp_carry__5_n_6;
  wire plusOp_carry__5_n_7;
  wire plusOp_carry__6_n_7;
  wire plusOp_carry_n_0;
  wire plusOp_carry_n_1;
  wire plusOp_carry_n_2;
  wire plusOp_carry_n_3;
  wire plusOp_carry_n_4;
  wire plusOp_carry_n_5;
  wire plusOp_carry_n_6;
  wire plusOp_carry_n_7;
  wire pntr_rchd_end_addr;
  wire pntr_rchd_end_addr0_carry__0_n_0;
  wire pntr_rchd_end_addr0_carry__0_n_1;
  wire pntr_rchd_end_addr0_carry__0_n_2;
  wire pntr_rchd_end_addr0_carry__0_n_3;
  wire pntr_rchd_end_addr0_carry__1_n_0;
  wire pntr_rchd_end_addr0_carry__1_n_1;
  wire pntr_rchd_end_addr0_carry__1_n_2;
  wire pntr_rchd_end_addr0_carry__1_n_3;
  wire pntr_rchd_end_addr0_carry__2_n_2;
  wire pntr_rchd_end_addr0_carry__2_n_3;
  wire pntr_rchd_end_addr0_carry_n_0;
  wire pntr_rchd_end_addr0_carry_n_1;
  wire pntr_rchd_end_addr0_carry_n_2;
  wire pntr_rchd_end_addr0_carry_n_3;
  wire pntr_roll_over;
  wire ram_init_done_i_reg;
  wire [31:0]rd_data_wr_i;
  wire rom_rd_addr_int;
  wire rom_rd_addr_int_0;
  wire rom_rd_addr_int_1;
  wire s2mm_reg_slice_inst_n_1;
  wire s2mm_reg_slice_inst_n_2;
  wire s2mm_reg_slice_inst_n_3;
  wire [32:1]s_axis_payload_wr_in_i;
  wire s_axis_tvalid_wr_in_i;
  wire sdp_rd_addr_in_i_1;
  wire sdp_rd_addr_in_i_2;
  wire [0:0]sdpo_int;
  wire sdpram_top_inst_n_39;
  wire sdpram_top_inst_n_4;
  wire sdpram_top_inst_n_40;
  wire sdpram_top_inst_n_41;
  wire sdpram_top_inst_n_42;
  wire sdpram_top_inst_n_43;
  wire sdpram_top_inst_n_44;
  wire sdpram_top_inst_n_45;
  wire sdpram_top_inst_n_46;
  wire sdpram_top_inst_n_47;
  wire sdpram_top_inst_n_48;
  wire sdpram_top_inst_n_49;
  wire sdpram_top_inst_n_5;
  wire sdpram_top_inst_n_54;
  wire sdpram_top_inst_n_55;
  wire sdpram_top_inst_n_56;
  wire sdpram_top_inst_n_57;
  wire sdpram_top_inst_n_59;
  wire sdpram_top_inst_n_6;
  wire sdpram_top_inst_n_60;
  wire sdpram_top_inst_n_61;
  wire sdpram_top_inst_n_62;
  wire sdpram_top_inst_n_65;
  wire sdpram_top_inst_n_66;
  wire sdpram_top_inst_n_67;
  wire sdpram_top_inst_n_68;
  wire [0:0]storage_data1;
  wire [3:0]NLW_plusOp_carry__6_CO_UNCONNECTED;
  wire [3:1]NLW_plusOp_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED;
  wire [3:0]NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_pntr_rchd_end_addr0_carry__1_O_UNCONNECTED;
  wire [3:3]NLW_pntr_rchd_end_addr0_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_pntr_rchd_end_addr0_carry__2_O_UNCONNECTED;

  FDRE #(
    .INIT(1'b0)) 
    \active_ch_dly_reg[0][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .Q(\active_ch_dly_reg[0]_5 ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \active_ch_dly_reg[1][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[0]_5 ),
        .Q(\active_ch_dly_reg[1]_6 ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \active_ch_dly_reg[2][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[1]_6 ),
        .Q(\active_ch_dly_reg[2]_7 ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \active_ch_dly_reg[3][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[2]_7 ),
        .Q(\active_ch_dly_reg[3]_8 ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \active_ch_dly_reg[4][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[3]_8 ),
        .Q(\active_ch_dly_reg[4]_9 ),
        .R(Q[1]));
  design_1_axi_vfifo_ctrl_0_0_rom__parameterized0 depth_rom_inst
       (.D({s2mm_reg_slice_inst_n_3,\gfwd_mode.storage_data1_reg[0] }),
        .Q({CHANNEL_DEPTH[9],CHANNEL_DEPTH[0]}),
        .aclk(aclk),
        .\wr_rst_reg_reg[1] (Q[0]));
  FDRE #(
    .INIT(1'b0)) 
    \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axis_tvalid_wr_in_i),
        .Q(\gptr_mcdf.gch_idle.active_ch_valid_dly_reg_n_0_[0] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gptr_mcdf.gch_idle.active_ch_valid_dly_reg_n_0_[0] ),
        .Q(Q_reg_1),
        .R(Q[1]));
  design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss \gptr_mcdf.gwr_data_1.mcdf_pf_gen_inst 
       (.D({CHANNEL_DEPTH[9],CHANNEL_DEPTH[0]}),
        .D_0(D_0),
        .Q(Q),
        .Q_reg(Q_reg),
        .Q_reg_0(Q_reg_0),
        .aclk(aclk),
        .\active_ch_dly_reg[4][0] (\active_ch_dly_reg[4][0]_0 ),
        .\active_ch_dly_reg[4]_9 (\active_ch_dly_reg[4]_9 ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0]_0 ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_1 ),
        .mcdf_full(mcdf_full),
        .p_0_out(p_0_out),
        .pntr_roll_over(pntr_roll_over));
  design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized3 mcf2awgen_reg_slice_inst
       (.CO(pntr_rchd_end_addr),
        .D({sdpram_top_inst_n_6,rd_data_wr_i,s_axis_payload_wr_in_i,\gfwd_mode.storage_data1_reg[0] }),
        .E(s2mm_reg_slice_inst_n_1),
        .PAYLOAD_S2MM(PAYLOAD_S2MM),
        .aclk(aclk),
        .addr_rollover_r_reg(addr_rollover_r_reg),
        .addr_rollover_r_reg_0(addr_rollover_r_reg_0),
        .areset_d1(areset_d1),
        .\aw_len_i_reg[7] (\aw_len_i_reg[7] ),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .\gfwd_mode.storage_data1_reg[1]_0 (\gfwd_mode.storage_data1_reg[1] ),
        .\packet_cnt_reg[0] (\packet_cnt_reg[0] ));
  CARRY4 plusOp_carry
       (.CI(1'b0),
        .CO({plusOp_carry_n_0,plusOp_carry_n_1,plusOp_carry_n_2,plusOp_carry_n_3}),
        .CYINIT(rd_data_wr_i[2]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry_n_4,plusOp_carry_n_5,plusOp_carry_n_6,plusOp_carry_n_7}),
        .S(rd_data_wr_i[6:3]));
  CARRY4 plusOp_carry__0
       (.CI(plusOp_carry_n_0),
        .CO({plusOp_carry__0_n_0,plusOp_carry__0_n_1,plusOp_carry__0_n_2,plusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__0_n_4,plusOp_carry__0_n_5,plusOp_carry__0_n_6,plusOp_carry__0_n_7}),
        .S(rd_data_wr_i[10:7]));
  CARRY4 plusOp_carry__1
       (.CI(plusOp_carry__0_n_0),
        .CO({plusOp_carry__1_n_0,plusOp_carry__1_n_1,plusOp_carry__1_n_2,plusOp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__1_n_4,plusOp_carry__1_n_5,plusOp_carry__1_n_6,plusOp_carry__1_n_7}),
        .S(rd_data_wr_i[14:11]));
  CARRY4 plusOp_carry__2
       (.CI(plusOp_carry__1_n_0),
        .CO({plusOp_carry__2_n_0,plusOp_carry__2_n_1,plusOp_carry__2_n_2,plusOp_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__2_n_4,plusOp_carry__2_n_5,plusOp_carry__2_n_6,plusOp_carry__2_n_7}),
        .S(rd_data_wr_i[18:15]));
  CARRY4 plusOp_carry__3
       (.CI(plusOp_carry__2_n_0),
        .CO({plusOp_carry__3_n_0,plusOp_carry__3_n_1,plusOp_carry__3_n_2,plusOp_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__3_n_4,plusOp_carry__3_n_5,plusOp_carry__3_n_6,plusOp_carry__3_n_7}),
        .S(rd_data_wr_i[22:19]));
  CARRY4 plusOp_carry__4
       (.CI(plusOp_carry__3_n_0),
        .CO({plusOp_carry__4_n_0,plusOp_carry__4_n_1,plusOp_carry__4_n_2,plusOp_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__4_n_4,plusOp_carry__4_n_5,plusOp_carry__4_n_6,plusOp_carry__4_n_7}),
        .S(rd_data_wr_i[26:23]));
  CARRY4 plusOp_carry__5
       (.CI(plusOp_carry__4_n_0),
        .CO({plusOp_carry__5_n_0,plusOp_carry__5_n_1,plusOp_carry__5_n_2,plusOp_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__5_n_4,plusOp_carry__5_n_5,plusOp_carry__5_n_6,plusOp_carry__5_n_7}),
        .S(rd_data_wr_i[30:27]));
  CARRY4 plusOp_carry__6
       (.CI(plusOp_carry__5_n_0),
        .CO(NLW_plusOp_carry__6_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_plusOp_carry__6_O_UNCONNECTED[3:1],plusOp_carry__6_n_7}),
        .S({1'b0,1'b0,1'b0,rd_data_wr_i[31]}));
  CARRY4 pntr_rchd_end_addr0_carry
       (.CI(1'b0),
        .CO({pntr_rchd_end_addr0_carry_n_0,pntr_rchd_end_addr0_carry_n_1,pntr_rchd_end_addr0_carry_n_2,pntr_rchd_end_addr0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sdpram_top_inst_n_65}),
        .O(NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED[3:0]),
        .S({sdpram_top_inst_n_46,sdpram_top_inst_n_47,sdpram_top_inst_n_48,sdpram_top_inst_n_49}));
  CARRY4 pntr_rchd_end_addr0_carry__0
       (.CI(pntr_rchd_end_addr0_carry_n_0),
        .CO({pntr_rchd_end_addr0_carry__0_n_0,pntr_rchd_end_addr0_carry__0_n_1,pntr_rchd_end_addr0_carry__0_n_2,pntr_rchd_end_addr0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({sdpram_top_inst_n_4,sdpram_top_inst_n_5,1'b0,1'b0}),
        .O(NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED[3:0]),
        .S({sdpram_top_inst_n_59,sdpram_top_inst_n_60,sdpram_top_inst_n_61,sdpram_top_inst_n_62}));
  CARRY4 pntr_rchd_end_addr0_carry__1
       (.CI(pntr_rchd_end_addr0_carry__0_n_0),
        .CO({pntr_rchd_end_addr0_carry__1_n_0,pntr_rchd_end_addr0_carry__1_n_1,pntr_rchd_end_addr0_carry__1_n_2,pntr_rchd_end_addr0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({sdpram_top_inst_n_54,sdpram_top_inst_n_55,sdpram_top_inst_n_56,sdpram_top_inst_n_57}),
        .O(NLW_pntr_rchd_end_addr0_carry__1_O_UNCONNECTED[3:0]),
        .S({sdpram_top_inst_n_39,sdpram_top_inst_n_40,sdpram_top_inst_n_41,sdpram_top_inst_n_42}));
  CARRY4 pntr_rchd_end_addr0_carry__2
       (.CI(pntr_rchd_end_addr0_carry__1_n_0),
        .CO({NLW_pntr_rchd_end_addr0_carry__2_CO_UNCONNECTED[3],pntr_rchd_end_addr,pntr_rchd_end_addr0_carry__2_n_2,pntr_rchd_end_addr0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,sdpram_top_inst_n_66,sdpram_top_inst_n_67,sdpram_top_inst_n_68}),
        .O(NLW_pntr_rchd_end_addr0_carry__2_O_UNCONNECTED[3:0]),
        .S({1'b0,sdpram_top_inst_n_43,sdpram_top_inst_n_44,sdpram_top_inst_n_45}));
  design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized2 s2mm_reg_slice_inst
       (.CO(pntr_rchd_end_addr),
        .D({s2mm_reg_slice_inst_n_3,\gfwd_mode.storage_data1_reg[0] }),
        .D_0({D_0[27:25],D_0[23:15]}),
        .E(s2mm_reg_slice_inst_n_1),
        .O({plusOp_carry__2_n_4,plusOp_carry__2_n_5,plusOp_carry__2_n_6,plusOp_carry__2_n_7}),
        .Q(s_axis_payload_wr_in_i),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[0]_0 ({plusOp_carry__3_n_4,plusOp_carry__3_n_5,plusOp_carry__3_n_6,plusOp_carry__3_n_7}),
        .\gfwd_mode.storage_data1_reg[0]_1 ({plusOp_carry__4_n_4,plusOp_carry__4_n_5,plusOp_carry__4_n_7}),
        .\gfwd_mode.storage_data1_reg[0]_2 (plusOp_carry__5_n_7),
        .\gfwd_mode.storage_data1_reg[32]_0 (D),
        .\gno_bkp_on_tready.s_axis_tready_i_reg (E),
        .ram_init_done_i_reg_rep(\gstage1.q_dly_reg[31] ),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int({rd_data_wr_i[27:25],rd_data_wr_i[23:15]}),
        .we_int(s2mm_reg_slice_inst_n_2));
  design_1_axi_vfifo_ctrl_0_0_sdpram_top sdpram_top_inst
       (.ADDRA(ADDRA),
        .ADDRD(ADDRD),
        .CO(pntr_rchd_end_addr),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .DI({sdpram_top_inst_n_4,sdpram_top_inst_n_5}),
        .D_0(D_0[24]),
        .O({plusOp_carry_n_4,plusOp_carry_n_5,plusOp_carry_n_6,plusOp_carry_n_7}),
        .Q(Q[0]),
        .S({sdpram_top_inst_n_39,sdpram_top_inst_n_40,sdpram_top_inst_n_41,sdpram_top_inst_n_42}),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] ({plusOp_carry__0_n_4,plusOp_carry__0_n_5,plusOp_carry__0_n_6,plusOp_carry__0_n_7}),
        .\gfwd_mode.storage_data1_reg[0]_0 ({plusOp_carry__1_n_4,plusOp_carry__1_n_5,plusOp_carry__1_n_6,plusOp_carry__1_n_7}),
        .\gfwd_mode.storage_data1_reg[0]_1 ({plusOp_carry__2_n_4,plusOp_carry__2_n_5,plusOp_carry__2_n_6,plusOp_carry__2_n_7}),
        .\gfwd_mode.storage_data1_reg[0]_2 ({plusOp_carry__3_n_4,plusOp_carry__3_n_5,plusOp_carry__3_n_6,plusOp_carry__3_n_7}),
        .\gfwd_mode.storage_data1_reg[0]_3 ({plusOp_carry__4_n_4,plusOp_carry__4_n_5,plusOp_carry__4_n_6,plusOp_carry__4_n_7}),
        .\gfwd_mode.storage_data1_reg[0]_4 ({plusOp_carry__5_n_4,plusOp_carry__5_n_5,plusOp_carry__5_n_6,plusOp_carry__5_n_7}),
        .\gfwd_mode.storage_data1_reg[0]_5 (\gfwd_mode.storage_data1_reg[0]_2 ),
        .\gfwd_mode.storage_data1_reg[0]_6 (plusOp_carry__6_n_7),
        .\gfwd_mode.storage_data1_reg[45] (CO),
        .\gfwd_mode.storage_data1_reg[65] ({sdpram_top_inst_n_6,rd_data_wr_i}),
        .\gfwd_mode.storage_data1_reg[66] ({sdpram_top_inst_n_43,sdpram_top_inst_n_44,sdpram_top_inst_n_45}),
        .\gfwd_mode.storage_data1_reg[66]_0 ({sdpram_top_inst_n_46,sdpram_top_inst_n_47,sdpram_top_inst_n_48,sdpram_top_inst_n_49}),
        .\gfwd_mode.storage_data1_reg[66]_1 ({sdpram_top_inst_n_54,sdpram_top_inst_n_55,sdpram_top_inst_n_56,sdpram_top_inst_n_57}),
        .\gfwd_mode.storage_data1_reg[66]_2 ({sdpram_top_inst_n_59,sdpram_top_inst_n_60,sdpram_top_inst_n_61,sdpram_top_inst_n_62}),
        .\gfwd_mode.storage_data1_reg[66]_3 (sdpram_top_inst_n_65),
        .\gfwd_mode.storage_data1_reg[66]_4 ({sdpram_top_inst_n_66,sdpram_top_inst_n_67,sdpram_top_inst_n_68}),
        .\gin_reg.rd_pntr_roll_over_dly_reg (\gin_reg.rd_pntr_roll_over_dly_reg ),
        .\gin_reg.wr_pntr_pf_dly_reg[13] (\gin_reg.wr_pntr_pf_dly_reg[13] ),
        .\gin_reg.wr_pntr_pf_dly_reg[13]_0 (\gin_reg.wr_pntr_pf_dly_reg[13]_0 ),
        .\gin_reg.wr_pntr_pf_dly_reg[15] (S),
        .\gstage1.q_dly_reg[31] (\gstage1.q_dly_reg[31] ),
        .\gstage1.q_dly_reg[31]_0 (\gstage1.q_dly_reg[31]_0 ),
        .pntr_roll_over(pntr_roll_over),
        .ram_init_done_i_reg_0(ram_init_done_i_reg),
        .rom_rd_addr_int(rom_rd_addr_int),
        .rom_rd_addr_int_0(rom_rd_addr_int_0),
        .rom_rd_addr_int_1(rom_rd_addr_int_1),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdp_rd_addr_in_i_1(sdp_rd_addr_in_i_1),
        .sdp_rd_addr_in_i_2(sdp_rd_addr_in_i_2),
        .sdpo_int(sdpo_int),
        .storage_data1(storage_data1),
        .we_int(s2mm_reg_slice_inst_n_2));
endmodule

(* ORIG_REF_NAME = "mcf_data_flow_logic" *) 
module design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized0
   (\gin_reg.rd_pntr_roll_over_dly_reg ,
    storage_data1,
    p_0_out,
    pntrs_eql_dly,
    \active_ch_dly_reg[2][0]_0 ,
    Q_reg,
    \gin_reg.rd_pntr_pf_dly_reg[12] ,
    aclk,
    Q,
    rom_rd_addr_int,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    sdpo_int,
    \gfwd_mode.storage_data1_reg[36] ,
    \gfwd_mode.m_valid_i_reg ,
    ram_init_done_i_reg_rep,
    \init_addr_reg[0] );
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  output [0:0]storage_data1;
  output p_0_out;
  output pntrs_eql_dly;
  output \active_ch_dly_reg[2][0]_0 ;
  output Q_reg;
  output [12:0]\gin_reg.rd_pntr_pf_dly_reg[12] ;
  input aclk;
  input [1:0]Q;
  input rom_rd_addr_int;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;
  input \gfwd_mode.storage_data1_reg[0]_0 ;
  input [31:0]sdpo_int;
  input \gfwd_mode.storage_data1_reg[36] ;
  input \gfwd_mode.m_valid_i_reg ;
  input ram_init_done_i_reg_rep;
  input \init_addr_reg[0] ;

  wire [1:0]Q;
  wire Q_reg;
  wire aclk;
  wire \active_ch_dly_reg[2][0]_0 ;
  wire \active_ch_dly_reg_n_0_[0][0] ;
  wire \active_ch_dly_reg_n_0_[2][0] ;
  wire \active_ch_dly_reg_n_0_[3][0] ;
  wire depth_rom_inst_n_0;
  wire depth_rom_inst_n_1;
  wire eqOp_carry__0_n_3;
  wire eqOp_carry_n_0;
  wire eqOp_carry_n_1;
  wire eqOp_carry_n_2;
  wire eqOp_carry_n_3;
  wire \eqOp_inferred__0/i__carry__0_n_3 ;
  wire \eqOp_inferred__0/i__carry_n_0 ;
  wire \eqOp_inferred__0/i__carry_n_1 ;
  wire \eqOp_inferred__0/i__carry_n_2 ;
  wire \eqOp_inferred__0/i__carry_n_3 ;
  wire \gfwd_mode.m_valid_i_reg ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire \gfwd_mode.storage_data1_reg[0]_0 ;
  wire \gfwd_mode.storage_data1_reg[36] ;
  wire [12:0]\gin_reg.rd_pntr_pf_dly_reg[12] ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_0 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_1 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_10 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_11 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_12 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_13 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_14 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_15 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_16 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_17 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_18 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_19 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_2 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_20 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_21 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_22 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_23 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_24 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_25 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_26 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_27 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_28 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_29 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_3 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_30 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_4 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_5 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_6 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_7 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_8 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_9 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_0 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_1 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_10 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_11 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_12 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_13 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_14 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_15 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_16 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_17 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_18 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_19 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_2 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_20 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_21 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_22 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_23 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_3 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_4 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_5 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_6 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_7 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_8 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_9 ;
  wire \init_addr_reg[0] ;
  wire lsb_eql;
  wire msb_eql;
  wire p_0_out;
  wire plusOp_carry__0_n_0;
  wire plusOp_carry__0_n_1;
  wire plusOp_carry__0_n_2;
  wire plusOp_carry__0_n_3;
  wire plusOp_carry__0_n_4;
  wire plusOp_carry__0_n_5;
  wire plusOp_carry__0_n_6;
  wire plusOp_carry__0_n_7;
  wire plusOp_carry__1_n_0;
  wire plusOp_carry__1_n_1;
  wire plusOp_carry__1_n_2;
  wire plusOp_carry__1_n_3;
  wire plusOp_carry__1_n_4;
  wire plusOp_carry__1_n_5;
  wire plusOp_carry__1_n_6;
  wire plusOp_carry__1_n_7;
  wire plusOp_carry__2_n_0;
  wire plusOp_carry__2_n_1;
  wire plusOp_carry__2_n_2;
  wire plusOp_carry__2_n_3;
  wire plusOp_carry__2_n_4;
  wire plusOp_carry__2_n_5;
  wire plusOp_carry__2_n_6;
  wire plusOp_carry__2_n_7;
  wire plusOp_carry__3_n_0;
  wire plusOp_carry__3_n_1;
  wire plusOp_carry__3_n_2;
  wire plusOp_carry__3_n_3;
  wire plusOp_carry__3_n_4;
  wire plusOp_carry__3_n_5;
  wire plusOp_carry__3_n_6;
  wire plusOp_carry__3_n_7;
  wire plusOp_carry__4_n_0;
  wire plusOp_carry__4_n_1;
  wire plusOp_carry__4_n_2;
  wire plusOp_carry__4_n_3;
  wire plusOp_carry__4_n_4;
  wire plusOp_carry__4_n_5;
  wire plusOp_carry__4_n_6;
  wire plusOp_carry__4_n_7;
  wire plusOp_carry__5_n_0;
  wire plusOp_carry__5_n_1;
  wire plusOp_carry__5_n_2;
  wire plusOp_carry__5_n_3;
  wire plusOp_carry__5_n_4;
  wire plusOp_carry__5_n_5;
  wire plusOp_carry__5_n_6;
  wire plusOp_carry__5_n_7;
  wire plusOp_carry__6_n_7;
  wire plusOp_carry_n_0;
  wire plusOp_carry_n_1;
  wire plusOp_carry_n_2;
  wire plusOp_carry_n_3;
  wire plusOp_carry_n_4;
  wire plusOp_carry_n_5;
  wire plusOp_carry_n_6;
  wire plusOp_carry_n_7;
  wire pntr_rchd_end_addr;
  wire pntr_rchd_end_addr0_carry__0_n_0;
  wire pntr_rchd_end_addr0_carry__0_n_1;
  wire pntr_rchd_end_addr0_carry__0_n_2;
  wire pntr_rchd_end_addr0_carry__0_n_3;
  wire pntr_rchd_end_addr0_carry__1_n_0;
  wire pntr_rchd_end_addr0_carry__1_n_1;
  wire pntr_rchd_end_addr0_carry__1_n_2;
  wire pntr_rchd_end_addr0_carry__1_n_3;
  wire pntr_rchd_end_addr0_carry__2_n_2;
  wire pntr_rchd_end_addr0_carry__2_n_3;
  wire pntr_rchd_end_addr0_carry_n_0;
  wire pntr_rchd_end_addr0_carry_n_1;
  wire pntr_rchd_end_addr0_carry_n_2;
  wire pntr_rchd_end_addr0_carry_n_3;
  wire pntr_roll_over;
  wire pntrs_eql_dly;
  wire ram_init_done_i_reg_rep;
  wire rom_rd_addr_int;
  wire s2mm_reg_slice_inst_n_0;
  wire s2mm_reg_slice_inst_n_10;
  wire s2mm_reg_slice_inst_n_11;
  wire s2mm_reg_slice_inst_n_12;
  wire s2mm_reg_slice_inst_n_13;
  wire s2mm_reg_slice_inst_n_14;
  wire s2mm_reg_slice_inst_n_15;
  wire s2mm_reg_slice_inst_n_16;
  wire s2mm_reg_slice_inst_n_17;
  wire s2mm_reg_slice_inst_n_18;
  wire s2mm_reg_slice_inst_n_19;
  wire s2mm_reg_slice_inst_n_20;
  wire s2mm_reg_slice_inst_n_21;
  wire s2mm_reg_slice_inst_n_22;
  wire s2mm_reg_slice_inst_n_23;
  wire s2mm_reg_slice_inst_n_24;
  wire s2mm_reg_slice_inst_n_25;
  wire s2mm_reg_slice_inst_n_26;
  wire s2mm_reg_slice_inst_n_27;
  wire s2mm_reg_slice_inst_n_28;
  wire s2mm_reg_slice_inst_n_29;
  wire s2mm_reg_slice_inst_n_3;
  wire s2mm_reg_slice_inst_n_30;
  wire s2mm_reg_slice_inst_n_4;
  wire s2mm_reg_slice_inst_n_5;
  wire s2mm_reg_slice_inst_n_6;
  wire s2mm_reg_slice_inst_n_7;
  wire s2mm_reg_slice_inst_n_8;
  wire s2mm_reg_slice_inst_n_9;
  wire s_axis_tvalid_wr_in_i;
  wire [31:0]sdpo_int;
  wire sdpram_top_inst_n_1;
  wire sdpram_top_inst_n_10;
  wire sdpram_top_inst_n_11;
  wire sdpram_top_inst_n_12;
  wire sdpram_top_inst_n_13;
  wire sdpram_top_inst_n_14;
  wire sdpram_top_inst_n_15;
  wire sdpram_top_inst_n_16;
  wire sdpram_top_inst_n_17;
  wire sdpram_top_inst_n_18;
  wire sdpram_top_inst_n_19;
  wire sdpram_top_inst_n_2;
  wire sdpram_top_inst_n_20;
  wire sdpram_top_inst_n_21;
  wire sdpram_top_inst_n_22;
  wire sdpram_top_inst_n_23;
  wire sdpram_top_inst_n_24;
  wire sdpram_top_inst_n_25;
  wire sdpram_top_inst_n_26;
  wire sdpram_top_inst_n_27;
  wire sdpram_top_inst_n_28;
  wire sdpram_top_inst_n_29;
  wire sdpram_top_inst_n_3;
  wire sdpram_top_inst_n_30;
  wire sdpram_top_inst_n_31;
  wire sdpram_top_inst_n_32;
  wire sdpram_top_inst_n_33;
  wire sdpram_top_inst_n_34;
  wire sdpram_top_inst_n_35;
  wire sdpram_top_inst_n_36;
  wire sdpram_top_inst_n_37;
  wire sdpram_top_inst_n_38;
  wire sdpram_top_inst_n_39;
  wire sdpram_top_inst_n_4;
  wire sdpram_top_inst_n_40;
  wire sdpram_top_inst_n_41;
  wire sdpram_top_inst_n_42;
  wire sdpram_top_inst_n_43;
  wire sdpram_top_inst_n_44;
  wire sdpram_top_inst_n_45;
  wire sdpram_top_inst_n_46;
  wire sdpram_top_inst_n_47;
  wire sdpram_top_inst_n_49;
  wire sdpram_top_inst_n_5;
  wire sdpram_top_inst_n_50;
  wire sdpram_top_inst_n_51;
  wire sdpram_top_inst_n_52;
  wire sdpram_top_inst_n_53;
  wire sdpram_top_inst_n_54;
  wire sdpram_top_inst_n_55;
  wire sdpram_top_inst_n_56;
  wire sdpram_top_inst_n_57;
  wire sdpram_top_inst_n_58;
  wire sdpram_top_inst_n_59;
  wire sdpram_top_inst_n_6;
  wire sdpram_top_inst_n_60;
  wire sdpram_top_inst_n_61;
  wire sdpram_top_inst_n_7;
  wire sdpram_top_inst_n_8;
  wire sdpram_top_inst_n_9;
  wire [0:0]storage_data1;
  wire [3:0]NLW_eqOp_carry_O_UNCONNECTED;
  wire [3:2]NLW_eqOp_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_eqOp_carry__0_O_UNCONNECTED;
  wire [3:0]\NLW_eqOp_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:2]\NLW_eqOp_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_eqOp_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:0]NLW_plusOp_carry__6_CO_UNCONNECTED;
  wire [3:1]NLW_plusOp_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED;
  wire [3:0]NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_pntr_rchd_end_addr0_carry__1_O_UNCONNECTED;
  wire [3:3]NLW_pntr_rchd_end_addr0_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_pntr_rchd_end_addr0_carry__2_O_UNCONNECTED;

  FDRE #(
    .INIT(1'b0)) 
    \active_ch_dly_reg[0][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(storage_data1),
        .Q(\active_ch_dly_reg_n_0_[0][0] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \active_ch_dly_reg[1][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg_n_0_[0][0] ),
        .Q(\active_ch_dly_reg[2][0]_0 ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \active_ch_dly_reg[2][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[2][0]_0 ),
        .Q(\active_ch_dly_reg_n_0_[2][0] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \active_ch_dly_reg[3][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg_n_0_[2][0] ),
        .Q(\active_ch_dly_reg_n_0_[3][0] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \active_ch_dly_reg[4][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg_n_0_[3][0] ),
        .Q(Q_reg),
        .R(Q[1]));
  design_1_axi_vfifo_ctrl_0_0_rom__parameterized0_128 depth_rom_inst
       (.D({s2mm_reg_slice_inst_n_0,storage_data1}),
        .Q({depth_rom_inst_n_0,depth_rom_inst_n_1}),
        .aclk(aclk),
        .\wr_rst_reg_reg[1] (Q[0]));
  CARRY4 eqOp_carry
       (.CI(1'b0),
        .CO({eqOp_carry_n_0,eqOp_carry_n_1,eqOp_carry_n_2,eqOp_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_eqOp_carry_O_UNCONNECTED[3:0]),
        .S({\gptr_mcdf.gch_idle.wrp_dly_inst_n_13 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_14 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_15 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_13 }));
  CARRY4 eqOp_carry__0
       (.CI(eqOp_carry_n_0),
        .CO({NLW_eqOp_carry__0_CO_UNCONNECTED[3:2],lsb_eql,eqOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_eqOp_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,\gptr_mcdf.gch_idle.rdp_dly_inst_n_14 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_16 }));
  CARRY4 \eqOp_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\eqOp_inferred__0/i__carry_n_0 ,\eqOp_inferred__0/i__carry_n_1 ,\eqOp_inferred__0/i__carry_n_2 ,\eqOp_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_eqOp_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({\gptr_mcdf.gch_idle.wrp_dly_inst_n_17 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_18 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_19 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_20 }));
  CARRY4 \eqOp_inferred__0/i__carry__0 
       (.CI(\eqOp_inferred__0/i__carry_n_0 ),
        .CO({\NLW_eqOp_inferred__0/i__carry__0_CO_UNCONNECTED [3:2],msb_eql,\eqOp_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_eqOp_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\gptr_mcdf.gch_idle.rdp_dly_inst_n_15 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_21 }));
  design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized0 \gptr_mcdf.gch_idle.pntr_eql_inst 
       (.CO(msb_eql),
        .Q(Q[1]),
        .aclk(aclk),
        .\gstage1.q_dly_reg[15] (lsb_eql),
        .pntrs_eql_dly(pntrs_eql_dly));
  design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay \gptr_mcdf.gch_idle.rdp_dly_inst 
       (.A(\gptr_mcdf.gch_idle.wrp_dly_inst_n_12 ),
        .B({\gptr_mcdf.gch_idle.rdp_dly_inst_n_0 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_1 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_2 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_3 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_4 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_5 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_6 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_7 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_8 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_9 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_10 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_11 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_12 }),
        .Q(Q[1]),
        .S(\gptr_mcdf.gch_idle.rdp_dly_inst_n_13 ),
        .aclk(aclk),
        .\gstage1.q_dly_reg[0]_0 (\gptr_mcdf.gch_idle.rdp_dly_inst_n_14 ),
        .\gstage1.q_dly_reg[0]_1 (\gptr_mcdf.gch_idle.rdp_dly_inst_n_15 ),
        .\gstage1.q_dly_reg[0]_2 ({\gptr_mcdf.gch_idle.rdp_dly_inst_n_16 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_17 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_18 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_19 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_20 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_21 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_22 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_23 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_24 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_25 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_26 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_27 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_28 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_29 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_30 }),
        .\gstage1.q_dly_reg[31]_0 ({\gptr_mcdf.gch_idle.wrp_dly_inst_n_22 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_23 }),
        .sdpo_int(sdpo_int));
  design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay_129 \gptr_mcdf.gch_idle.wrp_dly_inst 
       (.A({\gptr_mcdf.gch_idle.wrp_dly_inst_n_0 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_1 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_2 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_3 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_4 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_5 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_6 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_7 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_8 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_9 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_10 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_11 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_12 }),
        .B({\gptr_mcdf.gch_idle.rdp_dly_inst_n_0 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_1 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_2 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_3 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_4 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_5 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_6 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_7 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_8 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_9 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_10 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_11 }),
        .D({s2mm_reg_slice_inst_n_7,s2mm_reg_slice_inst_n_8,s2mm_reg_slice_inst_n_9,s2mm_reg_slice_inst_n_10,s2mm_reg_slice_inst_n_11,s2mm_reg_slice_inst_n_12,s2mm_reg_slice_inst_n_13,s2mm_reg_slice_inst_n_14,s2mm_reg_slice_inst_n_15,s2mm_reg_slice_inst_n_16,s2mm_reg_slice_inst_n_17,sdpram_top_inst_n_57,sdpram_top_inst_n_58,sdpram_top_inst_n_59,sdpram_top_inst_n_60,sdpram_top_inst_n_61,s2mm_reg_slice_inst_n_18}),
        .Q(Q[1]),
        .S({\gptr_mcdf.gch_idle.wrp_dly_inst_n_13 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_14 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_15 }),
        .aclk(aclk),
        .\gfwd_mode.m_valid_i_reg (s2mm_reg_slice_inst_n_19),
        .\gfwd_mode.m_valid_i_reg_0 (s2mm_reg_slice_inst_n_20),
        .\gfwd_mode.m_valid_i_reg_1 (s2mm_reg_slice_inst_n_21),
        .\gfwd_mode.m_valid_i_reg_10 (s2mm_reg_slice_inst_n_29),
        .\gfwd_mode.m_valid_i_reg_11 (s2mm_reg_slice_inst_n_30),
        .\gfwd_mode.m_valid_i_reg_2 (s2mm_reg_slice_inst_n_22),
        .\gfwd_mode.m_valid_i_reg_3 (s2mm_reg_slice_inst_n_23),
        .\gfwd_mode.m_valid_i_reg_4 (s2mm_reg_slice_inst_n_24),
        .\gfwd_mode.m_valid_i_reg_5 (s2mm_reg_slice_inst_n_25),
        .\gfwd_mode.m_valid_i_reg_6 (s2mm_reg_slice_inst_n_26),
        .\gfwd_mode.m_valid_i_reg_7 (s2mm_reg_slice_inst_n_27),
        .\gfwd_mode.m_valid_i_reg_8 (s2mm_reg_slice_inst_n_6),
        .\gfwd_mode.m_valid_i_reg_9 (s2mm_reg_slice_inst_n_28),
        .\gstage1.q_dly_reg[0] (\gptr_mcdf.gch_idle.wrp_dly_inst_n_16 ),
        .\gstage1.q_dly_reg[0]_0 ({\gptr_mcdf.gch_idle.wrp_dly_inst_n_17 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_18 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_19 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_20 }),
        .\gstage1.q_dly_reg[0]_1 (\gptr_mcdf.gch_idle.wrp_dly_inst_n_21 ),
        .\gstage1.q_dly_reg[0]_2 ({\gptr_mcdf.gch_idle.wrp_dly_inst_n_22 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_23 }),
        .\gstage1.q_dly_reg[30]_0 ({\gptr_mcdf.gch_idle.rdp_dly_inst_n_16 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_17 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_18 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_19 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_20 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_21 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_22 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_23 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_24 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_25 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_26 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_27 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_28 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_29 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_30 }));
  design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized0 \gptr_mcdf.gwr_data_1.mcdf_pf_gen_inst 
       (.A({\gptr_mcdf.gch_idle.wrp_dly_inst_n_0 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_1 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_2 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_3 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_4 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_5 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_6 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_7 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_8 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_9 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_10 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_11 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_12 }),
        .B({\gptr_mcdf.gch_idle.rdp_dly_inst_n_0 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_1 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_2 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_3 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_4 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_5 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_6 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_7 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_8 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_9 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_10 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_11 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_12 }),
        .D({depth_rom_inst_n_0,depth_rom_inst_n_1}),
        .Q(Q),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0]_0 ),
        .p_0_out(p_0_out),
        .pntr_roll_over(pntr_roll_over));
  CARRY4 plusOp_carry
       (.CI(1'b0),
        .CO({plusOp_carry_n_0,plusOp_carry_n_1,plusOp_carry_n_2,plusOp_carry_n_3}),
        .CYINIT(sdpram_top_inst_n_32),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry_n_4,plusOp_carry_n_5,plusOp_carry_n_6,plusOp_carry_n_7}),
        .S({sdpram_top_inst_n_28,sdpram_top_inst_n_29,sdpram_top_inst_n_30,sdpram_top_inst_n_31}));
  CARRY4 plusOp_carry__0
       (.CI(plusOp_carry_n_0),
        .CO({plusOp_carry__0_n_0,plusOp_carry__0_n_1,plusOp_carry__0_n_2,plusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__0_n_4,plusOp_carry__0_n_5,plusOp_carry__0_n_6,plusOp_carry__0_n_7}),
        .S({sdpram_top_inst_n_24,sdpram_top_inst_n_25,sdpram_top_inst_n_26,sdpram_top_inst_n_27}));
  CARRY4 plusOp_carry__1
       (.CI(plusOp_carry__0_n_0),
        .CO({plusOp_carry__1_n_0,plusOp_carry__1_n_1,plusOp_carry__1_n_2,plusOp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__1_n_4,plusOp_carry__1_n_5,plusOp_carry__1_n_6,plusOp_carry__1_n_7}),
        .S({sdpram_top_inst_n_20,sdpram_top_inst_n_21,sdpram_top_inst_n_22,sdpram_top_inst_n_23}));
  CARRY4 plusOp_carry__2
       (.CI(plusOp_carry__1_n_0),
        .CO({plusOp_carry__2_n_0,plusOp_carry__2_n_1,plusOp_carry__2_n_2,plusOp_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__2_n_4,plusOp_carry__2_n_5,plusOp_carry__2_n_6,plusOp_carry__2_n_7}),
        .S({sdpram_top_inst_n_16,sdpram_top_inst_n_17,sdpram_top_inst_n_18,sdpram_top_inst_n_19}));
  CARRY4 plusOp_carry__3
       (.CI(plusOp_carry__2_n_0),
        .CO({plusOp_carry__3_n_0,plusOp_carry__3_n_1,plusOp_carry__3_n_2,plusOp_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__3_n_4,plusOp_carry__3_n_5,plusOp_carry__3_n_6,plusOp_carry__3_n_7}),
        .S({sdpram_top_inst_n_12,sdpram_top_inst_n_13,sdpram_top_inst_n_14,sdpram_top_inst_n_15}));
  CARRY4 plusOp_carry__4
       (.CI(plusOp_carry__3_n_0),
        .CO({plusOp_carry__4_n_0,plusOp_carry__4_n_1,plusOp_carry__4_n_2,plusOp_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__4_n_4,plusOp_carry__4_n_5,plusOp_carry__4_n_6,plusOp_carry__4_n_7}),
        .S({sdpram_top_inst_n_8,sdpram_top_inst_n_9,sdpram_top_inst_n_10,sdpram_top_inst_n_11}));
  CARRY4 plusOp_carry__5
       (.CI(plusOp_carry__4_n_0),
        .CO({plusOp_carry__5_n_0,plusOp_carry__5_n_1,plusOp_carry__5_n_2,plusOp_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__5_n_4,plusOp_carry__5_n_5,plusOp_carry__5_n_6,plusOp_carry__5_n_7}),
        .S({sdpram_top_inst_n_4,sdpram_top_inst_n_5,sdpram_top_inst_n_6,sdpram_top_inst_n_7}));
  CARRY4 plusOp_carry__6
       (.CI(plusOp_carry__5_n_0),
        .CO(NLW_plusOp_carry__6_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_plusOp_carry__6_O_UNCONNECTED[3:1],plusOp_carry__6_n_7}),
        .S({1'b0,1'b0,1'b0,sdpram_top_inst_n_3}));
  CARRY4 pntr_rchd_end_addr0_carry
       (.CI(1'b0),
        .CO({pntr_rchd_end_addr0_carry_n_0,pntr_rchd_end_addr0_carry_n_1,pntr_rchd_end_addr0_carry_n_2,pntr_rchd_end_addr0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sdpram_top_inst_n_53}),
        .O(NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED[3:0]),
        .S({sdpram_top_inst_n_40,sdpram_top_inst_n_41,sdpram_top_inst_n_42,sdpram_top_inst_n_43}));
  CARRY4 pntr_rchd_end_addr0_carry__0
       (.CI(pntr_rchd_end_addr0_carry_n_0),
        .CO({pntr_rchd_end_addr0_carry__0_n_0,pntr_rchd_end_addr0_carry__0_n_1,pntr_rchd_end_addr0_carry__0_n_2,pntr_rchd_end_addr0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({sdpram_top_inst_n_1,sdpram_top_inst_n_2,1'b0,1'b0}),
        .O(NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED[3:0]),
        .S({sdpram_top_inst_n_49,sdpram_top_inst_n_50,sdpram_top_inst_n_51,sdpram_top_inst_n_52}));
  CARRY4 pntr_rchd_end_addr0_carry__1
       (.CI(pntr_rchd_end_addr0_carry__0_n_0),
        .CO({pntr_rchd_end_addr0_carry__1_n_0,pntr_rchd_end_addr0_carry__1_n_1,pntr_rchd_end_addr0_carry__1_n_2,pntr_rchd_end_addr0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({sdpram_top_inst_n_44,sdpram_top_inst_n_45,sdpram_top_inst_n_46,sdpram_top_inst_n_47}),
        .O(NLW_pntr_rchd_end_addr0_carry__1_O_UNCONNECTED[3:0]),
        .S({sdpram_top_inst_n_33,sdpram_top_inst_n_34,sdpram_top_inst_n_35,sdpram_top_inst_n_36}));
  CARRY4 pntr_rchd_end_addr0_carry__2
       (.CI(pntr_rchd_end_addr0_carry__1_n_0),
        .CO({NLW_pntr_rchd_end_addr0_carry__2_CO_UNCONNECTED[3],pntr_rchd_end_addr,pntr_rchd_end_addr0_carry__2_n_2,pntr_rchd_end_addr0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,sdpram_top_inst_n_54,sdpram_top_inst_n_55,sdpram_top_inst_n_56}),
        .O(NLW_pntr_rchd_end_addr0_carry__2_O_UNCONNECTED[3:0]),
        .S({1'b0,sdpram_top_inst_n_37,sdpram_top_inst_n_38,sdpram_top_inst_n_39}));
  design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4_130 s2mm_reg_slice_inst
       (.CO(pntr_rchd_end_addr),
        .D({s2mm_reg_slice_inst_n_0,storage_data1}),
        .O({plusOp_carry__4_n_4,plusOp_carry__4_n_5,plusOp_carry__4_n_6,plusOp_carry__4_n_7}),
        .WR_DATA({s2mm_reg_slice_inst_n_4,s2mm_reg_slice_inst_n_5}),
        .aclk(aclk),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[0]_0 (plusOp_carry__6_n_7),
        .\gfwd_mode.storage_data1_reg[0]_1 ({plusOp_carry__0_n_4,plusOp_carry__0_n_5,plusOp_carry__0_n_6}),
        .\gfwd_mode.storage_data1_reg[0]_2 ({plusOp_carry__1_n_4,plusOp_carry__1_n_5,plusOp_carry__1_n_6,plusOp_carry__1_n_7}),
        .\gfwd_mode.storage_data1_reg[0]_3 ({plusOp_carry__2_n_4,plusOp_carry__2_n_5,plusOp_carry__2_n_6,plusOp_carry__2_n_7}),
        .\gfwd_mode.storage_data1_reg[0]_4 ({plusOp_carry__3_n_4,plusOp_carry__3_n_5,plusOp_carry__3_n_6,plusOp_carry__3_n_7}),
        .\gfwd_mode.storage_data1_reg[0]_5 ({plusOp_carry__5_n_4,plusOp_carry__5_n_5,plusOp_carry__5_n_6,plusOp_carry__5_n_7}),
        .\gfwd_mode.storage_data1_reg[36] (\gfwd_mode.storage_data1_reg[36] ),
        .\gstage1.q_dly_reg[15] (s2mm_reg_slice_inst_n_19),
        .\gstage1.q_dly_reg[16] (s2mm_reg_slice_inst_n_20),
        .\gstage1.q_dly_reg[17] (s2mm_reg_slice_inst_n_21),
        .\gstage1.q_dly_reg[18] (s2mm_reg_slice_inst_n_22),
        .\gstage1.q_dly_reg[19] (s2mm_reg_slice_inst_n_23),
        .\gstage1.q_dly_reg[20] (s2mm_reg_slice_inst_n_24),
        .\gstage1.q_dly_reg[21] (s2mm_reg_slice_inst_n_25),
        .\gstage1.q_dly_reg[22] (s2mm_reg_slice_inst_n_26),
        .\gstage1.q_dly_reg[23] (s2mm_reg_slice_inst_n_27),
        .\gstage1.q_dly_reg[24] (s2mm_reg_slice_inst_n_6),
        .\gstage1.q_dly_reg[25] (s2mm_reg_slice_inst_n_28),
        .\gstage1.q_dly_reg[26] (s2mm_reg_slice_inst_n_29),
        .\gstage1.q_dly_reg[27] (s2mm_reg_slice_inst_n_30),
        .\gstage1.q_dly_reg[31] ({s2mm_reg_slice_inst_n_7,s2mm_reg_slice_inst_n_8,s2mm_reg_slice_inst_n_9,s2mm_reg_slice_inst_n_10,s2mm_reg_slice_inst_n_11,s2mm_reg_slice_inst_n_12,s2mm_reg_slice_inst_n_13,s2mm_reg_slice_inst_n_14,s2mm_reg_slice_inst_n_15,s2mm_reg_slice_inst_n_16,s2mm_reg_slice_inst_n_17,s2mm_reg_slice_inst_n_18}),
        .ram_init_done_i_reg_rep(ram_init_done_i_reg_rep),
        .rom_rd_addr_int(rom_rd_addr_int),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int({sdpram_top_inst_n_3,sdpram_top_inst_n_4,sdpram_top_inst_n_5,sdpram_top_inst_n_6,sdpram_top_inst_n_7,sdpram_top_inst_n_8,sdpram_top_inst_n_9,sdpram_top_inst_n_10,sdpram_top_inst_n_11,sdpram_top_inst_n_12,sdpram_top_inst_n_13,sdpram_top_inst_n_14,sdpram_top_inst_n_15,sdpram_top_inst_n_16,sdpram_top_inst_n_17,sdpram_top_inst_n_18,sdpram_top_inst_n_19,sdpram_top_inst_n_20,sdpram_top_inst_n_21,sdpram_top_inst_n_22,sdpram_top_inst_n_23,sdpram_top_inst_n_24,sdpram_top_inst_n_25,sdpram_top_inst_n_26,sdpram_top_inst_n_32}),
        .we_int(s2mm_reg_slice_inst_n_3));
  design_1_axi_vfifo_ctrl_0_0_sdpram_top_131 sdpram_top_inst
       (.CO(pntr_rchd_end_addr),
        .D(storage_data1),
        .DI({sdpram_top_inst_n_1,sdpram_top_inst_n_2}),
        .O({plusOp_carry_n_4,plusOp_carry_n_5,plusOp_carry_n_6,plusOp_carry_n_7}),
        .S({sdpram_top_inst_n_33,sdpram_top_inst_n_34,sdpram_top_inst_n_35,sdpram_top_inst_n_36}),
        .WR_DATA({s2mm_reg_slice_inst_n_4,s2mm_reg_slice_inst_n_5}),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gfwd_mode.storage_data1_reg[0]_0 ({plusOp_carry__0_n_4,plusOp_carry__0_n_5,plusOp_carry__0_n_6,plusOp_carry__0_n_7}),
        .\gfwd_mode.storage_data1_reg[0]_1 ({plusOp_carry__1_n_4,plusOp_carry__1_n_5,plusOp_carry__1_n_6,plusOp_carry__1_n_7}),
        .\gfwd_mode.storage_data1_reg[0]_2 ({plusOp_carry__2_n_4,plusOp_carry__2_n_5,plusOp_carry__2_n_6,plusOp_carry__2_n_7}),
        .\gfwd_mode.storage_data1_reg[0]_3 ({plusOp_carry__3_n_4,plusOp_carry__3_n_5,plusOp_carry__3_n_6,plusOp_carry__3_n_7}),
        .\gfwd_mode.storage_data1_reg[0]_4 ({plusOp_carry__4_n_4,plusOp_carry__4_n_5,plusOp_carry__4_n_7}),
        .\gfwd_mode.storage_data1_reg[0]_5 ({plusOp_carry__5_n_4,plusOp_carry__5_n_5,plusOp_carry__5_n_6,plusOp_carry__5_n_7}),
        .\gin_reg.rd_pntr_pf_dly_reg[12] (\gin_reg.rd_pntr_pf_dly_reg[12] ),
        .\gin_reg.rd_pntr_roll_over_dly_reg (\gin_reg.rd_pntr_roll_over_dly_reg ),
        .\gstage1.q_dly_reg[7] ({sdpram_top_inst_n_37,sdpram_top_inst_n_38,sdpram_top_inst_n_39}),
        .\gstage1.q_dly_reg[7]_0 ({sdpram_top_inst_n_40,sdpram_top_inst_n_41,sdpram_top_inst_n_42,sdpram_top_inst_n_43}),
        .\gstage1.q_dly_reg[7]_1 ({sdpram_top_inst_n_44,sdpram_top_inst_n_45,sdpram_top_inst_n_46,sdpram_top_inst_n_47}),
        .\gstage1.q_dly_reg[7]_2 ({sdpram_top_inst_n_49,sdpram_top_inst_n_50,sdpram_top_inst_n_51,sdpram_top_inst_n_52}),
        .\gstage1.q_dly_reg[7]_3 (sdpram_top_inst_n_53),
        .\gstage1.q_dly_reg[7]_4 ({sdpram_top_inst_n_54,sdpram_top_inst_n_55,sdpram_top_inst_n_56}),
        .\gstage1.q_dly_reg[7]_5 ({sdpram_top_inst_n_57,sdpram_top_inst_n_58,sdpram_top_inst_n_59,sdpram_top_inst_n_60,sdpram_top_inst_n_61}),
        .\init_addr_reg[0] (\init_addr_reg[0] ),
        .pntr_roll_over(pntr_roll_over),
        .ram_init_done_i_reg_rep(ram_init_done_i_reg_rep),
        .rom_rd_addr_int(rom_rd_addr_int),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int({sdpram_top_inst_n_3,sdpram_top_inst_n_4,sdpram_top_inst_n_5,sdpram_top_inst_n_6,sdpram_top_inst_n_7,sdpram_top_inst_n_8,sdpram_top_inst_n_9,sdpram_top_inst_n_10,sdpram_top_inst_n_11,sdpram_top_inst_n_12,sdpram_top_inst_n_13,sdpram_top_inst_n_14,sdpram_top_inst_n_15,sdpram_top_inst_n_16,sdpram_top_inst_n_17,sdpram_top_inst_n_18,sdpram_top_inst_n_19,sdpram_top_inst_n_20,sdpram_top_inst_n_21,sdpram_top_inst_n_22,sdpram_top_inst_n_23,sdpram_top_inst_n_24,sdpram_top_inst_n_25,sdpram_top_inst_n_26,sdpram_top_inst_n_27,sdpram_top_inst_n_28,sdpram_top_inst_n_29,sdpram_top_inst_n_30,sdpram_top_inst_n_31,sdpram_top_inst_n_32}),
        .we_int(s2mm_reg_slice_inst_n_3));
endmodule

(* ORIG_REF_NAME = "mcf_data_flow_logic" *) 
module design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized1
   (active_ch_dly_reg_r_3_0,
    \active_ch_dly_reg[4][0]_0 ,
    \gin_reg.rd_pntr_roll_over_dly_reg ,
    CO,
    sdpo_int,
    Q_reg,
    Q_reg_0,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \gin_reg.wr_pntr_pf_dly_reg[15] ,
    ENA_I,
    ENA_I_0,
    ENA_I_1,
    ENA_I_2,
    ENA_I_3,
    ENA_I_4,
    ENA_I_5,
    ENA_I_6,
    ENA_I_7,
    ENA_I_8,
    ENA_I_9,
    ENA_I_10,
    Q,
    aclk,
    ADDRA,
    ADDRD,
    \gfwd_mode.storage_data1_reg[45] ,
    \gfwd_mode.storage_data1_reg[45]_0 ,
    \gfwd_mode.storage_data1_reg[0] ,
    areset_d1,
    awgen_to_mctf_tvalid,
    ram_init_done_i,
    mctf_full,
    \active_ch_dly_reg[4][0]_1 ,
    p_0_out,
    S,
    rom_rd_addr_i,
    \pf_thresh_dly_reg[2][14] ,
    E,
    addr_rollover_r_reg,
    DI,
    D,
    ENA_dly_D);
  output active_ch_dly_reg_r_3_0;
  output \active_ch_dly_reg[4][0]_0 ;
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  output [0:0]CO;
  output [0:0]sdpo_int;
  output Q_reg;
  output Q_reg_0;
  output [29:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [15:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  output ENA_I;
  output ENA_I_0;
  output ENA_I_1;
  output ENA_I_2;
  output ENA_I_3;
  output ENA_I_4;
  output ENA_I_5;
  output ENA_I_6;
  output ENA_I_7;
  output ENA_I_8;
  output ENA_I_9;
  output ENA_I_10;
  input [1:0]Q;
  input aclk;
  input [0:0]ADDRA;
  input [0:0]ADDRD;
  input \gfwd_mode.storage_data1_reg[45] ;
  input \gfwd_mode.storage_data1_reg[45]_0 ;
  input \gfwd_mode.storage_data1_reg[0] ;
  input areset_d1;
  input awgen_to_mctf_tvalid;
  input ram_init_done_i;
  input [1:0]mctf_full;
  input \active_ch_dly_reg[4][0]_1 ;
  input p_0_out;
  input [0:0]S;
  input rom_rd_addr_i;
  input \pf_thresh_dly_reg[2][14] ;
  input [0:0]E;
  input [6:0]addr_rollover_r_reg;
  input [7:0]DI;
  input [15:0]D;
  input ENA_dly_D;

  wire [0:0]ADDRA;
  wire [0:0]ADDRD;
  wire [0:0]CO;
  wire [15:0]D;
  wire [29:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [7:0]DI;
  wire [0:0]E;
  wire ENA_I;
  wire ENA_I_0;
  wire ENA_I_1;
  wire ENA_I_10;
  wire ENA_I_2;
  wire ENA_I_3;
  wire ENA_I_4;
  wire ENA_I_5;
  wire ENA_I_6;
  wire ENA_I_7;
  wire ENA_I_8;
  wire ENA_I_9;
  wire ENA_dly_D;
  wire [1:0]Q;
  wire [15:15]QSPO;
  wire Q_reg;
  wire Q_reg_0;
  wire [0:0]S;
  wire [29:0]S_PAYLOAD_DATA;
  wire aclk;
  wire \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ;
  wire \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0 ;
  wire \active_ch_dly_reg[4][0]_0 ;
  wire \active_ch_dly_reg[4][0]_1 ;
  wire \active_ch_dly_reg[4]_0 ;
  wire active_ch_dly_reg_gate_n_0;
  wire active_ch_dly_reg_r_1_n_0;
  wire active_ch_dly_reg_r_3_0;
  wire active_ch_dly_reg_r_n_0;
  wire [6:0]addr_rollover_r_reg;
  wire areset_d1;
  wire awgen_to_mctf_tvalid;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire \gfwd_mode.storage_data1_reg[45] ;
  wire \gfwd_mode.storage_data1_reg[45]_0 ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire [15:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  wire \gmcpf_pf_gen.thresh_rom_inst_n_0 ;
  wire [1:0]mctf_full;
  wire [15:1]p_0_in1_in;
  wire p_0_out;
  wire \pf_thresh_dly_reg[2][14] ;
  wire pntr_rchd_end_addr0_carry__0_n_1;
  wire pntr_rchd_end_addr0_carry__0_n_2;
  wire pntr_rchd_end_addr0_carry__0_n_3;
  wire pntr_rchd_end_addr0_carry_n_0;
  wire pntr_rchd_end_addr0_carry_n_1;
  wire pntr_rchd_end_addr0_carry_n_2;
  wire pntr_rchd_end_addr0_carry_n_3;
  wire pntr_roll_over;
  wire ram_init_done_i;
  wire ram_reg_0_1_0_5_i_9_n_0;
  wire rom_rd_addr_i;
  wire s2mm_reg_slice_inst_n_1;
  wire s2mm_reg_slice_inst_n_2;
  wire s_axis_tvalid_wr_in_i;
  wire [0:0]sdpo_int;
  wire sdpram_top_inst_n_32;
  wire sdpram_top_inst_n_33;
  wire sdpram_top_inst_n_34;
  wire sdpram_top_inst_n_35;
  wire sdpram_top_inst_n_36;
  wire sdpram_top_inst_n_37;
  wire sdpram_top_inst_n_38;
  wire sdpram_top_inst_n_39;
  wire sdpram_top_inst_n_40;
  wire sdpram_top_inst_n_41;
  wire sdpram_top_inst_n_43;
  wire sdpram_top_inst_n_44;
  wire sdpram_top_inst_n_45;
  wire sdpram_top_inst_n_46;
  wire [15:0]wr_data_i;
  wire [3:0]NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED;
  wire [3:0]NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED;

  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/active_ch_dly_reg[2] " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(ADDRA),
        .Q(\active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ));
  FDRE \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ),
        .Q(\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0 ),
        .R(1'b0));
  FDRE \active_ch_dly_reg[4][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(active_ch_dly_reg_gate_n_0),
        .Q(\active_ch_dly_reg[4]_0 ),
        .R(Q[1]));
  LUT2 #(
    .INIT(4'h8)) 
    active_ch_dly_reg_gate
       (.I0(\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0 ),
        .I1(\active_ch_dly_reg[4][0]_0 ),
        .O(active_ch_dly_reg_gate_n_0));
  FDRE active_ch_dly_reg_r
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(active_ch_dly_reg_r_n_0),
        .R(Q[1]));
  FDRE active_ch_dly_reg_r_1
       (.C(aclk),
        .CE(1'b1),
        .D(active_ch_dly_reg_r_n_0),
        .Q(active_ch_dly_reg_r_1_n_0),
        .R(Q[1]));
  FDRE active_ch_dly_reg_r_2
       (.C(aclk),
        .CE(1'b1),
        .D(active_ch_dly_reg_r_1_n_0),
        .Q(active_ch_dly_reg_r_3_0),
        .R(Q[1]));
  FDRE active_ch_dly_reg_r_3
       (.C(aclk),
        .CE(1'b1),
        .D(active_ch_dly_reg_r_3_0),
        .Q(\active_ch_dly_reg[4][0]_0 ),
        .R(Q[1]));
  design_1_axi_vfifo_ctrl_0_0_rom__parameterized2 depth_rom_inst
       (.D(QSPO),
        .Q(Q[0]),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[45] (\gfwd_mode.storage_data1_reg[45]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \gin_reg.wr_pntr_pf_dly[0]_i_1 
       (.I0(S_PAYLOAD_DATA[15]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .O(wr_data_i[0]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[10]_i_1 
       (.I0(S_PAYLOAD_DATA[25]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[10]),
        .O(wr_data_i[10]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[11]_i_1 
       (.I0(S_PAYLOAD_DATA[26]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[11]),
        .O(wr_data_i[11]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[12]_i_1 
       (.I0(S_PAYLOAD_DATA[27]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[12]),
        .O(wr_data_i[12]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[13]_i_1 
       (.I0(S_PAYLOAD_DATA[28]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[13]),
        .O(wr_data_i[13]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[14]_i_1 
       (.I0(S_PAYLOAD_DATA[29]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[14]),
        .O(wr_data_i[14]));
  LUT5 #(
    .INIT(32'hAFACA0AC)) 
    \gin_reg.wr_pntr_pf_dly[15]_i_1 
       (.I0(ADDRD),
        .I1(sdpo_int),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(p_0_in1_in[15]),
        .O(wr_data_i[15]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[1]_i_1 
       (.I0(S_PAYLOAD_DATA[16]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[1]),
        .O(wr_data_i[1]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[2]_i_1 
       (.I0(S_PAYLOAD_DATA[17]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[2]),
        .O(wr_data_i[2]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[3]_i_1 
       (.I0(S_PAYLOAD_DATA[18]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[3]),
        .O(wr_data_i[3]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[4]_i_1 
       (.I0(S_PAYLOAD_DATA[19]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[4]),
        .O(wr_data_i[4]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[5]_i_1 
       (.I0(S_PAYLOAD_DATA[20]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[5]),
        .O(wr_data_i[5]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[6]_i_1 
       (.I0(S_PAYLOAD_DATA[21]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[6]),
        .O(wr_data_i[6]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[7]_i_1 
       (.I0(S_PAYLOAD_DATA[22]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[7]),
        .O(wr_data_i[7]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[8]_i_1 
       (.I0(S_PAYLOAD_DATA[23]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[8]),
        .O(wr_data_i[8]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[9]_i_1 
       (.I0(S_PAYLOAD_DATA[24]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[9]),
        .O(wr_data_i[9]));
  design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized1 \gmcpf_pf_gen.mcpf_pf_gen_inst 
       (.D({QSPO,\gmcpf_pf_gen.thresh_rom_inst_n_0 }),
        .Q(Q),
        .Q_reg(Q_reg),
        .Q_reg_0(Q_reg_0),
        .aclk(aclk),
        .\active_ch_dly_reg[4][0] (\active_ch_dly_reg[4][0]_1 ),
        .\active_ch_dly_reg[4]_0 (\active_ch_dly_reg[4]_0 ),
        .\gfwd_mode.m_valid_i_reg (wr_data_i),
        .\gfwd_mode.storage_data1_reg[45] (\gfwd_mode.storage_data1_reg[45] ),
        .\gfwd_mode.storage_data1_reg[45]_0 (D),
        .mctf_full(mctf_full),
        .p_0_out(p_0_out),
        .\pf_thresh_dly_reg[2][14] (\pf_thresh_dly_reg[2][14] ),
        .pntr_roll_over(pntr_roll_over));
  design_1_axi_vfifo_ctrl_0_0_rom__parameterized3 \gmcpf_pf_gen.thresh_rom_inst 
       (.ADDRA(ADDRA),
        .D(\gmcpf_pf_gen.thresh_rom_inst_n_0 ),
        .Q(Q[0]),
        .aclk(aclk));
  design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized6 mcf2awgen_reg_slice_inst
       (.D({sdpo_int,S_PAYLOAD_DATA[29:14],DI,S_PAYLOAD_DATA[5:0]}),
        .E(s2mm_reg_slice_inst_n_1),
        .ENA_I(ENA_I),
        .ENA_I_0(ENA_I_0),
        .ENA_I_1(ENA_I_1),
        .ENA_I_10(ENA_I_10),
        .ENA_I_2(ENA_I_2),
        .ENA_I_3(ENA_I_3),
        .ENA_I_4(ENA_I_4),
        .ENA_I_5(ENA_I_5),
        .ENA_I_6(ENA_I_6),
        .ENA_I_7(ENA_I_7),
        .ENA_I_8(ENA_I_8),
        .ENA_I_9(ENA_I_9),
        .ENA_dly_D(ENA_dly_D),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 pntr_rchd_end_addr0_carry
       (.CI(1'b0),
        .CO({pntr_rchd_end_addr0_carry_n_0,pntr_rchd_end_addr0_carry_n_1,pntr_rchd_end_addr0_carry_n_2,pntr_rchd_end_addr0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({sdpram_top_inst_n_40,1'b0,1'b0,sdpram_top_inst_n_41}),
        .O(NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED[3:0]),
        .S({sdpram_top_inst_n_32,sdpram_top_inst_n_33,sdpram_top_inst_n_34,sdpram_top_inst_n_35}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 pntr_rchd_end_addr0_carry__0
       (.CI(pntr_rchd_end_addr0_carry_n_0),
        .CO({CO,pntr_rchd_end_addr0_carry__0_n_1,pntr_rchd_end_addr0_carry__0_n_2,pntr_rchd_end_addr0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({sdpram_top_inst_n_36,sdpram_top_inst_n_37,sdpram_top_inst_n_38,sdpram_top_inst_n_39}),
        .O(NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED[3:0]),
        .S({sdpram_top_inst_n_43,sdpram_top_inst_n_44,sdpram_top_inst_n_45,sdpram_top_inst_n_46}));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_9
       (.I0(S_PAYLOAD_DATA[15]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_9_n_0));
  design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized5 s2mm_reg_slice_inst
       (.E(s2mm_reg_slice_inst_n_1),
        .Q({S_PAYLOAD_DATA[14],S_PAYLOAD_DATA[5:0]}),
        .aclk(aclk),
        .addr_rollover_r_reg(addr_rollover_r_reg),
        .areset_d1(areset_d1),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .\gfwd_mode.areset_d1_reg (E),
        .ram_init_done_i(ram_init_done_i),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .we_int(s2mm_reg_slice_inst_n_2));
  design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0 sdpram_top_inst
       (.ADDRA(ADDRA),
        .ADDRD(ADDRD),
        .CO(CO),
        .DI({sdpram_top_inst_n_36,sdpram_top_inst_n_37,sdpram_top_inst_n_38,sdpram_top_inst_n_39}),
        .S({sdpram_top_inst_n_32,sdpram_top_inst_n_33,sdpram_top_inst_n_34,sdpram_top_inst_n_35}),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gfwd_mode.storage_data1_reg[45] (ram_reg_0_1_0_5_i_9_n_0),
        .\gfwd_mode.storage_data1_reg[45]_0 (S),
        .\gin_reg.rd_pntr_roll_over_dly_reg (\gin_reg.rd_pntr_roll_over_dly_reg ),
        .\gin_reg.wr_pntr_pf_dly_reg[15] (\gin_reg.wr_pntr_pf_dly_reg[15] ),
        .\gin_reg.wr_pntr_roll_over_dly_reg ({sdpram_top_inst_n_40,sdpram_top_inst_n_41}),
        .\gin_reg.wr_pntr_roll_over_dly_reg_0 ({sdpram_top_inst_n_43,sdpram_top_inst_n_44,sdpram_top_inst_n_45,sdpram_top_inst_n_46}),
        .p_0_in1_in(p_0_in1_in),
        .pntr_roll_over(pntr_roll_over),
        .ram_init_done_i(ram_init_done_i),
        .rom_rd_addr_i(rom_rd_addr_i),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int({sdpo_int,S_PAYLOAD_DATA[29:15]}),
        .we_int(s2mm_reg_slice_inst_n_2));
endmodule

(* ORIG_REF_NAME = "mcf_data_flow_logic" *) 
module design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized2
   (\gfwd_mode.storage_data1_reg[0] ,
    Q_reg,
    \gin_reg.rd_pntr_roll_over_dly_reg ,
    p_0_out,
    \gnstage1.q_dly_reg[0][0] ,
    sdpo_int,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[4] ,
    ENB_I,
    ENB_I_11,
    ENB_I_12,
    ENB_I_13,
    ENB_I_14,
    ENB_I_15,
    ENB_I_16,
    ENB_I_17,
    ENB_I_18,
    ENB_I_19,
    ENB_I_20,
    ENB_I_21,
    aclk,
    active_ch_dly_reg_r_3,
    Q,
    rom_rd_addr_int,
    ADDRA,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    \gfwd_rev.storage_data1_reg[0] ,
    areset_d1,
    argen_to_mctf_tvalid,
    ram_init_done_i,
    rom_rd_addr_i,
    \pf_thresh_dly_reg[2][14] ,
    \gfwd_mode.storage_data1_reg[0]_1 ,
    ENB_dly_D);
  output \gfwd_mode.storage_data1_reg[0] ;
  output Q_reg;
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  output p_0_out;
  output \gnstage1.q_dly_reg[0][0] ;
  output [15:0]sdpo_int;
  output [16:0]\no_softecc_sel_reg.ce_pri.sel_pipe_reg[4] ;
  output ENB_I;
  output ENB_I_11;
  output ENB_I_12;
  output ENB_I_13;
  output ENB_I_14;
  output ENB_I_15;
  output ENB_I_16;
  output ENB_I_17;
  output ENB_I_18;
  output ENB_I_19;
  output ENB_I_20;
  output ENB_I_21;
  input aclk;
  input active_ch_dly_reg_r_3;
  input [1:0]Q;
  input rom_rd_addr_int;
  input [0:0]ADDRA;
  input \gfwd_mode.storage_data1_reg[0]_0 ;
  input \gfwd_rev.storage_data1_reg[0] ;
  input areset_d1;
  input argen_to_mctf_tvalid;
  input ram_init_done_i;
  input rom_rd_addr_i;
  input \pf_thresh_dly_reg[2][14] ;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  input ENB_dly_D;

  wire [0:0]ADDRA;
  wire ENB_I;
  wire ENB_I_11;
  wire ENB_I_12;
  wire ENB_I_13;
  wire ENB_I_14;
  wire ENB_I_15;
  wire ENB_I_16;
  wire ENB_I_17;
  wire ENB_I_18;
  wire ENB_I_19;
  wire ENB_I_20;
  wire ENB_I_21;
  wire ENB_dly_D;
  wire [1:0]Q;
  wire Q_reg;
  wire aclk;
  wire \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ;
  wire \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0 ;
  wire active_ch_dly_reg_gate_n_0;
  wire active_ch_dly_reg_r_3;
  wire areset_d1;
  wire argen_to_mctf_tvalid;
  wire depth_rom_inst_n_0;
  wire depth_rom_inst_n_1;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire \gfwd_mode.storage_data1_reg[0]_0 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  wire \gfwd_rev.storage_data1_reg[0] ;
  wire \gin_reg.rd_pntr_pf_dly[0]_i_1_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[10]_i_1_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[11]_i_1_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[12]_i_1_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[13]_i_1_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[14]_i_1_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[15]_i_1_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[1]_i_1_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[2]_i_1_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[3]_i_1_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[4]_i_1_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[5]_i_1_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[6]_i_1_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[7]_i_1_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[8]_i_1_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[9]_i_1_n_0 ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire \gnstage1.q_dly_reg[0][0] ;
  wire [16:0]\no_softecc_sel_reg.ce_pri.sel_pipe_reg[4] ;
  wire p_0_out;
  wire \pf_thresh_dly_reg[2][14] ;
  wire pntr_rchd_end_addr;
  wire pntr_rchd_end_addr0_carry__0_n_1;
  wire pntr_rchd_end_addr0_carry__0_n_2;
  wire pntr_rchd_end_addr0_carry__0_n_3;
  wire pntr_rchd_end_addr0_carry_n_0;
  wire pntr_rchd_end_addr0_carry_n_1;
  wire pntr_rchd_end_addr0_carry_n_2;
  wire pntr_rchd_end_addr0_carry_n_3;
  wire pntr_roll_over;
  wire ram_init_done_i;
  wire ram_reg_0_1_0_5_i_9_n_0;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int;
  wire s2mm_reg_slice_inst_n_2;
  wire s2mm_reg_slice_inst_n_3;
  wire s2mm_reg_slice_inst_n_4;
  wire s_axis_tvalid_wr_in_i;
  wire [15:0]sdpo_int;
  wire sdpram_top_inst_n_1;
  wire sdpram_top_inst_n_10;
  wire sdpram_top_inst_n_11;
  wire sdpram_top_inst_n_12;
  wire sdpram_top_inst_n_13;
  wire sdpram_top_inst_n_14;
  wire sdpram_top_inst_n_15;
  wire sdpram_top_inst_n_16;
  wire sdpram_top_inst_n_17;
  wire sdpram_top_inst_n_18;
  wire sdpram_top_inst_n_19;
  wire sdpram_top_inst_n_2;
  wire sdpram_top_inst_n_20;
  wire sdpram_top_inst_n_21;
  wire sdpram_top_inst_n_22;
  wire sdpram_top_inst_n_23;
  wire sdpram_top_inst_n_24;
  wire sdpram_top_inst_n_25;
  wire sdpram_top_inst_n_26;
  wire sdpram_top_inst_n_27;
  wire sdpram_top_inst_n_28;
  wire sdpram_top_inst_n_29;
  wire sdpram_top_inst_n_3;
  wire sdpram_top_inst_n_30;
  wire sdpram_top_inst_n_31;
  wire sdpram_top_inst_n_32;
  wire sdpram_top_inst_n_33;
  wire sdpram_top_inst_n_34;
  wire sdpram_top_inst_n_35;
  wire sdpram_top_inst_n_36;
  wire sdpram_top_inst_n_37;
  wire sdpram_top_inst_n_38;
  wire sdpram_top_inst_n_39;
  wire sdpram_top_inst_n_4;
  wire sdpram_top_inst_n_40;
  wire sdpram_top_inst_n_41;
  wire sdpram_top_inst_n_43;
  wire sdpram_top_inst_n_44;
  wire sdpram_top_inst_n_45;
  wire sdpram_top_inst_n_46;
  wire sdpram_top_inst_n_5;
  wire sdpram_top_inst_n_6;
  wire sdpram_top_inst_n_7;
  wire sdpram_top_inst_n_8;
  wire sdpram_top_inst_n_9;
  wire wr_data_int_i_2_n_0;
  wire [3:0]NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED;
  wire [3:0]NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED;

  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/active_ch_dly_reg[2] " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .Q(\active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ));
  FDRE \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ),
        .Q(\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0 ),
        .R(1'b0));
  FDRE \active_ch_dly_reg[4][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(active_ch_dly_reg_gate_n_0),
        .Q(Q_reg),
        .R(Q[1]));
  LUT2 #(
    .INIT(4'h8)) 
    active_ch_dly_reg_gate
       (.I0(\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0 ),
        .I1(active_ch_dly_reg_r_3),
        .O(active_ch_dly_reg_gate_n_0));
  design_1_axi_vfifo_ctrl_0_0_rom__parameterized2_30 depth_rom_inst
       (.D({depth_rom_inst_n_0,depth_rom_inst_n_1}),
        .Q(Q[0]),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (s2mm_reg_slice_inst_n_4),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \gin_reg.rd_pntr_pf_dly[0]_i_1 
       (.I0(sdpram_top_inst_n_16),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .O(\gin_reg.rd_pntr_pf_dly[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[10]_i_1 
       (.I0(sdpram_top_inst_n_6),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_22),
        .O(\gin_reg.rd_pntr_pf_dly[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[11]_i_1 
       (.I0(sdpram_top_inst_n_5),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_21),
        .O(\gin_reg.rd_pntr_pf_dly[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[12]_i_1 
       (.I0(sdpram_top_inst_n_4),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_20),
        .O(\gin_reg.rd_pntr_pf_dly[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[13]_i_1 
       (.I0(sdpram_top_inst_n_3),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_19),
        .O(\gin_reg.rd_pntr_pf_dly[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[14]_i_1 
       (.I0(sdpram_top_inst_n_2),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_18),
        .O(\gin_reg.rd_pntr_pf_dly[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAFACA0AC)) 
    \gin_reg.rd_pntr_pf_dly[15]_i_1 
       (.I0(rom_rd_addr_int),
        .I1(sdpram_top_inst_n_1),
        .I2(pntr_rchd_end_addr),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(sdpram_top_inst_n_17),
        .O(\gin_reg.rd_pntr_pf_dly[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[1]_i_1 
       (.I0(sdpram_top_inst_n_15),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_31),
        .O(\gin_reg.rd_pntr_pf_dly[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[2]_i_1 
       (.I0(sdpram_top_inst_n_14),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_30),
        .O(\gin_reg.rd_pntr_pf_dly[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[3]_i_1 
       (.I0(sdpram_top_inst_n_13),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_29),
        .O(\gin_reg.rd_pntr_pf_dly[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[4]_i_1 
       (.I0(sdpram_top_inst_n_12),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_28),
        .O(\gin_reg.rd_pntr_pf_dly[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[5]_i_1 
       (.I0(sdpram_top_inst_n_11),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_27),
        .O(\gin_reg.rd_pntr_pf_dly[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[6]_i_1 
       (.I0(sdpram_top_inst_n_10),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_26),
        .O(\gin_reg.rd_pntr_pf_dly[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[7]_i_1 
       (.I0(sdpram_top_inst_n_9),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_25),
        .O(\gin_reg.rd_pntr_pf_dly[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[8]_i_1 
       (.I0(sdpram_top_inst_n_8),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_24),
        .O(\gin_reg.rd_pntr_pf_dly[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[9]_i_1 
       (.I0(sdpram_top_inst_n_7),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_23),
        .O(\gin_reg.rd_pntr_pf_dly[9]_i_1_n_0 ));
  design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized2 \gmcpf_pf_gen.mcpf_pf_gen_inst 
       (.D({depth_rom_inst_n_0,depth_rom_inst_n_1}),
        .Q(Q),
        .aclk(aclk),
        .\gfwd_mode.m_valid_i_reg ({\gin_reg.rd_pntr_pf_dly[15]_i_1_n_0 ,\gin_reg.rd_pntr_pf_dly[14]_i_1_n_0 ,\gin_reg.rd_pntr_pf_dly[13]_i_1_n_0 ,\gin_reg.rd_pntr_pf_dly[12]_i_1_n_0 ,\gin_reg.rd_pntr_pf_dly[11]_i_1_n_0 ,\gin_reg.rd_pntr_pf_dly[10]_i_1_n_0 ,\gin_reg.rd_pntr_pf_dly[9]_i_1_n_0 ,\gin_reg.rd_pntr_pf_dly[8]_i_1_n_0 ,\gin_reg.rd_pntr_pf_dly[7]_i_1_n_0 ,\gin_reg.rd_pntr_pf_dly[6]_i_1_n_0 ,\gin_reg.rd_pntr_pf_dly[5]_i_1_n_0 ,\gin_reg.rd_pntr_pf_dly[4]_i_1_n_0 ,\gin_reg.rd_pntr_pf_dly[3]_i_1_n_0 ,\gin_reg.rd_pntr_pf_dly[2]_i_1_n_0 ,\gin_reg.rd_pntr_pf_dly[1]_i_1_n_0 ,\gin_reg.rd_pntr_pf_dly[0]_i_1_n_0 }),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0]_0 ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_1 ),
        .p_0_out(p_0_out),
        .\pf_thresh_dly_reg[2][14] (\pf_thresh_dly_reg[2][14] ),
        .pntr_roll_over(pntr_roll_over));
  design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized7 mcf2awgen_reg_slice_inst
       (.D(\gfwd_mode.storage_data1_reg[0] ),
        .E(s2mm_reg_slice_inst_n_2),
        .ENB_I(ENB_I),
        .ENB_I_11(ENB_I_11),
        .ENB_I_12(ENB_I_12),
        .ENB_I_13(ENB_I_13),
        .ENB_I_14(ENB_I_14),
        .ENB_I_15(ENB_I_15),
        .ENB_I_16(ENB_I_16),
        .ENB_I_17(ENB_I_17),
        .ENB_I_18(ENB_I_18),
        .ENB_I_19(ENB_I_19),
        .ENB_I_20(ENB_I_20),
        .ENB_I_21(ENB_I_21),
        .ENB_dly_D(ENB_dly_D),
        .Q(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[4] ),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .\gnstage1.q_dly_reg[0][0] (\gnstage1.q_dly_reg[0][0] ),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int({sdpram_top_inst_n_1,sdpram_top_inst_n_2,sdpram_top_inst_n_3,sdpram_top_inst_n_4,sdpram_top_inst_n_5,sdpram_top_inst_n_6,sdpram_top_inst_n_7,sdpram_top_inst_n_8,sdpram_top_inst_n_9,sdpram_top_inst_n_10,sdpram_top_inst_n_11,sdpram_top_inst_n_12,sdpram_top_inst_n_13,sdpram_top_inst_n_14,sdpram_top_inst_n_15,sdpram_top_inst_n_16}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 pntr_rchd_end_addr0_carry
       (.CI(1'b0),
        .CO({pntr_rchd_end_addr0_carry_n_0,pntr_rchd_end_addr0_carry_n_1,pntr_rchd_end_addr0_carry_n_2,pntr_rchd_end_addr0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({sdpram_top_inst_n_40,1'b0,1'b0,sdpram_top_inst_n_41}),
        .O(NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED[3:0]),
        .S({sdpram_top_inst_n_32,sdpram_top_inst_n_33,sdpram_top_inst_n_34,sdpram_top_inst_n_35}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 pntr_rchd_end_addr0_carry__0
       (.CI(pntr_rchd_end_addr0_carry_n_0),
        .CO({pntr_rchd_end_addr,pntr_rchd_end_addr0_carry__0_n_1,pntr_rchd_end_addr0_carry__0_n_2,pntr_rchd_end_addr0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({sdpram_top_inst_n_36,sdpram_top_inst_n_37,sdpram_top_inst_n_38,sdpram_top_inst_n_39}),
        .O(NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED[3:0]),
        .S({sdpram_top_inst_n_43,sdpram_top_inst_n_44,sdpram_top_inst_n_45,sdpram_top_inst_n_46}));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_9
       (.I0(sdpram_top_inst_n_16),
        .I1(pntr_rchd_end_addr),
        .O(ram_reg_0_1_0_5_i_9_n_0));
  design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4 s2mm_reg_slice_inst
       (.E(s2mm_reg_slice_inst_n_2),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .argen_to_mctf_tvalid(argen_to_mctf_tvalid),
        .\gfwd_rev.storage_data1_reg[0] (\gfwd_rev.storage_data1_reg[0] ),
        .\greg_out.QSPO_reg[15] (s2mm_reg_slice_inst_n_4),
        .ram_init_done_i(ram_init_done_i),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .storage_data1(\gfwd_mode.storage_data1_reg[0] ),
        .we_int(s2mm_reg_slice_inst_n_3));
  design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_31 sdpram_top_inst
       (.ADDRA(ADDRA),
        .CO(pntr_rchd_end_addr),
        .DI({sdpram_top_inst_n_36,sdpram_top_inst_n_37,sdpram_top_inst_n_38,sdpram_top_inst_n_39}),
        .O({sdpram_top_inst_n_17,sdpram_top_inst_n_18,sdpram_top_inst_n_19}),
        .S({sdpram_top_inst_n_32,sdpram_top_inst_n_33,sdpram_top_inst_n_34,sdpram_top_inst_n_35}),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (ram_reg_0_1_0_5_i_9_n_0),
        .\gfwd_mode.storage_data1_reg[0]_0 (wr_data_int_i_2_n_0),
        .\gin_reg.rd_pntr_pf_dly_reg[12] ({sdpram_top_inst_n_20,sdpram_top_inst_n_21,sdpram_top_inst_n_22,sdpram_top_inst_n_23}),
        .\gin_reg.rd_pntr_pf_dly_reg[15] (sdpo_int),
        .\gin_reg.rd_pntr_pf_dly_reg[4] ({sdpram_top_inst_n_28,sdpram_top_inst_n_29,sdpram_top_inst_n_30,sdpram_top_inst_n_31}),
        .\gin_reg.rd_pntr_pf_dly_reg[8] ({sdpram_top_inst_n_24,sdpram_top_inst_n_25,sdpram_top_inst_n_26,sdpram_top_inst_n_27}),
        .\gin_reg.rd_pntr_roll_over_dly_reg (\gin_reg.rd_pntr_roll_over_dly_reg ),
        .\gin_reg.wr_pntr_roll_over_dly_reg ({sdpram_top_inst_n_40,sdpram_top_inst_n_41}),
        .\gin_reg.wr_pntr_roll_over_dly_reg_0 ({sdpram_top_inst_n_43,sdpram_top_inst_n_44,sdpram_top_inst_n_45,sdpram_top_inst_n_46}),
        .pntr_roll_over(pntr_roll_over),
        .ram_init_done_i(ram_init_done_i),
        .rom_rd_addr_i(rom_rd_addr_i),
        .rom_rd_addr_int(rom_rd_addr_int),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int({sdpram_top_inst_n_1,sdpram_top_inst_n_2,sdpram_top_inst_n_3,sdpram_top_inst_n_4,sdpram_top_inst_n_5,sdpram_top_inst_n_6,sdpram_top_inst_n_7,sdpram_top_inst_n_8,sdpram_top_inst_n_9,sdpram_top_inst_n_10,sdpram_top_inst_n_11,sdpram_top_inst_n_12,sdpram_top_inst_n_13,sdpram_top_inst_n_14,sdpram_top_inst_n_15,sdpram_top_inst_n_16}),
        .storage_data1(\gfwd_mode.storage_data1_reg[0] ),
        .we_int(s2mm_reg_slice_inst_n_3));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    wr_data_int_i_2
       (.I0(\gfwd_mode.storage_data1_reg[0] ),
        .I1(ram_init_done_i),
        .I2(rom_rd_addr_i),
        .I3(sdpram_top_inst_n_1),
        .I4(pntr_rchd_end_addr),
        .O(wr_data_int_i_2_n_0));
endmodule

(* ORIG_REF_NAME = "mcf_data_flow_logic" *) 
module design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized3
   (Q,
    \gin_reg.rd_pntr_roll_over_dly_reg ,
    Q_reg,
    Q_reg_0,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    sdpo_int,
    ENA_I,
    ENA_I_0,
    ENA_I_1,
    ENA_I_2,
    ENA_I_3,
    ENA_I_4,
    ENA_I_5,
    ENA_I_6,
    ENA_I_7,
    ENA_I_8,
    ENA_I_9,
    aclk,
    active_ch_dly_reg_r_3,
    \wr_rst_reg_reg[15] ,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    \gfwd_mode.storage_data1_reg[0]_1 ,
    areset_d1,
    awgen_to_mcpf_tvalid,
    ram_init_done_i,
    mcpf_full,
    \active_ch_dly_reg[4][0]_0 ,
    p_0_out,
    rom_rd_addr_i,
    \pf_thresh_dly_reg[2][14] ,
    E,
    tstart_reg,
    D,
    ENA_dly_D);
  output [0:0]Q;
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  output Q_reg;
  output Q_reg_0;
  output [27:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [15:0]sdpo_int;
  output ENA_I;
  output ENA_I_0;
  output ENA_I_1;
  output ENA_I_2;
  output ENA_I_3;
  output ENA_I_4;
  output ENA_I_5;
  output ENA_I_6;
  output ENA_I_7;
  output ENA_I_8;
  output ENA_I_9;
  input aclk;
  input active_ch_dly_reg_r_3;
  input [1:0]\wr_rst_reg_reg[15] ;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;
  input \gfwd_mode.storage_data1_reg[0]_0 ;
  input \gfwd_mode.storage_data1_reg[0]_1 ;
  input areset_d1;
  input awgen_to_mcpf_tvalid;
  input ram_init_done_i;
  input [1:0]mcpf_full;
  input \active_ch_dly_reg[4][0]_0 ;
  input p_0_out;
  input rom_rd_addr_i;
  input \pf_thresh_dly_reg[2][14] ;
  input [0:0]E;
  input [13:0]tstart_reg;
  input [15:0]D;
  input ENA_dly_D;

  wire [15:0]D;
  wire [27:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]E;
  wire ENA_I;
  wire ENA_I_0;
  wire ENA_I_1;
  wire ENA_I_2;
  wire ENA_I_3;
  wire ENA_I_4;
  wire ENA_I_5;
  wire ENA_I_6;
  wire ENA_I_7;
  wire ENA_I_8;
  wire ENA_I_9;
  wire ENA_dly_D;
  wire [0:0]Q;
  wire [15:15]QSPO;
  wire Q_reg;
  wire Q_reg_0;
  wire [28:0]S_PAYLOAD_DATA;
  wire aclk;
  wire \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ;
  wire \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0 ;
  wire \active_ch_dly_reg[4][0]_0 ;
  wire \active_ch_dly_reg[4]_1 ;
  wire active_ch_dly_reg_gate_n_0;
  wire active_ch_dly_reg_r_3;
  wire areset_d1;
  wire awgen_to_mcpf_tvalid;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire \gfwd_mode.storage_data1_reg[0]_0 ;
  wire \gfwd_mode.storage_data1_reg[0]_1 ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire \gmcpf_pf_gen.thresh_rom_inst_n_0 ;
  wire i__i_2_n_0;
  wire [1:0]mcpf_full;
  wire [15:1]p_0_in1_in;
  wire p_0_out;
  wire \pf_thresh_dly_reg[2][14] ;
  wire pntr_rchd_end_addr;
  wire pntr_rchd_end_addr0_carry__0_n_1;
  wire pntr_rchd_end_addr0_carry__0_n_2;
  wire pntr_rchd_end_addr0_carry__0_n_3;
  wire pntr_rchd_end_addr0_carry_n_0;
  wire pntr_rchd_end_addr0_carry_n_1;
  wire pntr_rchd_end_addr0_carry_n_2;
  wire pntr_rchd_end_addr0_carry_n_3;
  wire pntr_roll_over;
  wire ram_init_done_i;
  wire ram_reg_0_1_0_5_i_9__0_n_0;
  wire rom_rd_addr_i;
  wire s2mm_reg_slice_inst_n_1;
  wire s2mm_reg_slice_inst_n_2;
  wire s2mm_reg_slice_inst_n_3;
  wire s_axis_tvalid_wr_in_i;
  wire [15:0]sdpo_int;
  wire sdpram_top_inst_n_32;
  wire sdpram_top_inst_n_33;
  wire sdpram_top_inst_n_34;
  wire sdpram_top_inst_n_35;
  wire sdpram_top_inst_n_36;
  wire sdpram_top_inst_n_37;
  wire sdpram_top_inst_n_38;
  wire sdpram_top_inst_n_39;
  wire sdpram_top_inst_n_40;
  wire sdpram_top_inst_n_41;
  wire sdpram_top_inst_n_43;
  wire sdpram_top_inst_n_44;
  wire sdpram_top_inst_n_45;
  wire sdpram_top_inst_n_46;
  wire [13:0]tstart_reg;
  wire [15:0]wr_data_i;
  wire [1:0]\wr_rst_reg_reg[15] ;
  wire [3:0]NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED;
  wire [3:0]NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED;

  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/active_ch_dly_reg[2] " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(Q),
        .Q(\active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ));
  FDRE \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ),
        .Q(\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0 ),
        .R(1'b0));
  FDRE \active_ch_dly_reg[4][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(active_ch_dly_reg_gate_n_0),
        .Q(\active_ch_dly_reg[4]_1 ),
        .R(\wr_rst_reg_reg[15] [1]));
  LUT2 #(
    .INIT(4'h8)) 
    active_ch_dly_reg_gate
       (.I0(\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0 ),
        .I1(active_ch_dly_reg_r_3),
        .O(active_ch_dly_reg_gate_n_0));
  design_1_axi_vfifo_ctrl_0_0_rom__parameterized5 depth_rom_inst
       (.D(QSPO),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (s2mm_reg_slice_inst_n_3),
        .\wr_rst_reg_reg[1] (\wr_rst_reg_reg[15] [0]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \gin_reg.wr_pntr_pf_dly[0]_i_1__0 
       (.I0(S_PAYLOAD_DATA[13]),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .O(wr_data_i[0]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[10]_i_1__0 
       (.I0(S_PAYLOAD_DATA[23]),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[10]),
        .O(wr_data_i[10]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[11]_i_1__0 
       (.I0(S_PAYLOAD_DATA[24]),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[11]),
        .O(wr_data_i[11]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[12]_i_1__0 
       (.I0(S_PAYLOAD_DATA[25]),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[12]),
        .O(wr_data_i[12]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[13]_i_1__0 
       (.I0(S_PAYLOAD_DATA[26]),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[13]),
        .O(wr_data_i[13]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[14]_i_1__0 
       (.I0(S_PAYLOAD_DATA[27]),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[14]),
        .O(wr_data_i[14]));
  LUT5 #(
    .INIT(32'hAFACA0AC)) 
    \gin_reg.wr_pntr_pf_dly[15]_i_1__0 
       (.I0(\gfwd_mode.storage_data1_reg[0] ),
        .I1(S_PAYLOAD_DATA[28]),
        .I2(pntr_rchd_end_addr),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(p_0_in1_in[15]),
        .O(wr_data_i[15]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[1]_i_1__0 
       (.I0(S_PAYLOAD_DATA[14]),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[1]),
        .O(wr_data_i[1]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[2]_i_1__0 
       (.I0(S_PAYLOAD_DATA[15]),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[2]),
        .O(wr_data_i[2]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[3]_i_1__0 
       (.I0(S_PAYLOAD_DATA[16]),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[3]),
        .O(wr_data_i[3]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[4]_i_1__0 
       (.I0(S_PAYLOAD_DATA[17]),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[4]),
        .O(wr_data_i[4]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[5]_i_1__0 
       (.I0(S_PAYLOAD_DATA[18]),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[5]),
        .O(wr_data_i[5]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[6]_i_1__0 
       (.I0(S_PAYLOAD_DATA[19]),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[6]),
        .O(wr_data_i[6]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[7]_i_1__0 
       (.I0(S_PAYLOAD_DATA[20]),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[7]),
        .O(wr_data_i[7]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[8]_i_1__0 
       (.I0(S_PAYLOAD_DATA[21]),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[8]),
        .O(wr_data_i[8]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[9]_i_1__0 
       (.I0(S_PAYLOAD_DATA[22]),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[9]),
        .O(wr_data_i[9]));
  design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized1_56 \gmcpf_pf_gen.mcpf_pf_gen_inst 
       (.D({QSPO,\gmcpf_pf_gen.thresh_rom_inst_n_0 }),
        .Q_reg(Q_reg),
        .Q_reg_0(Q_reg_0),
        .aclk(aclk),
        .\active_ch_dly_reg[4][0] (\active_ch_dly_reg[4][0]_0 ),
        .\active_ch_dly_reg[4]_1 (\active_ch_dly_reg[4]_1 ),
        .\gfwd_mode.m_valid_i_reg (wr_data_i),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0]_0 ),
        .\gfwd_mode.storage_data1_reg[0]_0 (D),
        .mcpf_full(mcpf_full),
        .p_0_out(p_0_out),
        .\pf_thresh_dly_reg[2][14] (\pf_thresh_dly_reg[2][14] ),
        .pntr_roll_over(pntr_roll_over),
        .\wr_rst_reg_reg[15] (\wr_rst_reg_reg[15] ));
  design_1_axi_vfifo_ctrl_0_0_rom__parameterized3_57 \gmcpf_pf_gen.thresh_rom_inst 
       (.D(\gmcpf_pf_gen.thresh_rom_inst_n_0 ),
        .Q(Q),
        .aclk(aclk),
        .\wr_rst_reg_reg[1] (\wr_rst_reg_reg[15] [0]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    i__i_2
       (.I0(Q),
        .I1(ram_init_done_i),
        .I2(rom_rd_addr_i),
        .I3(S_PAYLOAD_DATA[28]),
        .I4(pntr_rchd_end_addr),
        .O(i__i_2_n_0));
  design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized9 mcf2awgen_reg_slice_inst
       (.E(s2mm_reg_slice_inst_n_1),
        .ENA_I(ENA_I),
        .ENA_I_0(ENA_I_0),
        .ENA_I_1(ENA_I_1),
        .ENA_I_2(ENA_I_2),
        .ENA_I_3(ENA_I_3),
        .ENA_I_4(ENA_I_4),
        .ENA_I_5(ENA_I_5),
        .ENA_I_6(ENA_I_6),
        .ENA_I_7(ENA_I_7),
        .ENA_I_8(ENA_I_8),
        .ENA_I_9(ENA_I_9),
        .ENA_dly_D(ENA_dly_D),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .S_PAYLOAD_DATA(S_PAYLOAD_DATA),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 pntr_rchd_end_addr0_carry
       (.CI(1'b0),
        .CO({pntr_rchd_end_addr0_carry_n_0,pntr_rchd_end_addr0_carry_n_1,pntr_rchd_end_addr0_carry_n_2,pntr_rchd_end_addr0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({sdpram_top_inst_n_40,1'b0,1'b0,sdpram_top_inst_n_41}),
        .O(NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED[3:0]),
        .S({sdpram_top_inst_n_32,sdpram_top_inst_n_33,sdpram_top_inst_n_34,sdpram_top_inst_n_35}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 pntr_rchd_end_addr0_carry__0
       (.CI(pntr_rchd_end_addr0_carry_n_0),
        .CO({pntr_rchd_end_addr,pntr_rchd_end_addr0_carry__0_n_1,pntr_rchd_end_addr0_carry__0_n_2,pntr_rchd_end_addr0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({sdpram_top_inst_n_36,sdpram_top_inst_n_37,sdpram_top_inst_n_38,sdpram_top_inst_n_39}),
        .O(NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED[3:0]),
        .S({sdpram_top_inst_n_43,sdpram_top_inst_n_44,sdpram_top_inst_n_45,sdpram_top_inst_n_46}));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_9__0
       (.I0(S_PAYLOAD_DATA[13]),
        .I1(pntr_rchd_end_addr),
        .O(ram_reg_0_1_0_5_i_9__0_n_0));
  design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized8 s2mm_reg_slice_inst
       (.E(s2mm_reg_slice_inst_n_1),
        .Q({S_PAYLOAD_DATA[12:0],Q}),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .awgen_to_mcpf_tvalid(awgen_to_mcpf_tvalid),
        .\gfwd_mode.areset_d1_reg (E),
        .\greg_out.QSPO_reg[15] (s2mm_reg_slice_inst_n_3),
        .ram_init_done_i(ram_init_done_i),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .tstart_reg(tstart_reg),
        .we_int(s2mm_reg_slice_inst_n_2));
  design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_58 sdpram_top_inst
       (.CO(pntr_rchd_end_addr),
        .DI({sdpram_top_inst_n_36,sdpram_top_inst_n_37,sdpram_top_inst_n_38,sdpram_top_inst_n_39}),
        .S({sdpram_top_inst_n_32,sdpram_top_inst_n_33,sdpram_top_inst_n_34,sdpram_top_inst_n_35}),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_1 ),
        .\gfwd_mode.storage_data1_reg[0]_1 (ram_reg_0_1_0_5_i_9__0_n_0),
        .\gfwd_mode.storage_data1_reg[0]_2 (i__i_2_n_0),
        .\gin_reg.rd_pntr_roll_over_dly_reg (\gin_reg.rd_pntr_roll_over_dly_reg ),
        .\gin_reg.wr_pntr_pf_dly_reg[15] (sdpo_int),
        .\gin_reg.wr_pntr_roll_over_dly_reg ({sdpram_top_inst_n_40,sdpram_top_inst_n_41}),
        .\gin_reg.wr_pntr_roll_over_dly_reg_0 ({sdpram_top_inst_n_43,sdpram_top_inst_n_44,sdpram_top_inst_n_45,sdpram_top_inst_n_46}),
        .p_0_in1_in(p_0_in1_in),
        .pntr_roll_over(pntr_roll_over),
        .ram_init_done_i(ram_init_done_i),
        .rom_rd_addr_i(rom_rd_addr_i),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int(S_PAYLOAD_DATA[28:13]),
        .storage_data1(Q),
        .we_int(s2mm_reg_slice_inst_n_2));
endmodule

(* ORIG_REF_NAME = "mcf_data_flow_logic" *) 
module design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized4
   (\gclr.prog_full_i_reg ,
    \gfwd_mode.storage_data1_reg[0] ,
    Q_reg,
    \gin_reg.rd_pntr_roll_over_dly_reg ,
    p_0_out,
    \gnstage1.q_dly_reg[0][0] ,
    sdpo_int,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[4] ,
    ENB_I,
    ENB_I_10,
    ENB_I_11,
    ENB_I_12,
    ENB_I_13,
    ENB_I_14,
    ENB_I_15,
    ENB_I_16,
    ENB_I_17,
    ENB_I_18,
    ENB_I_19,
    Q,
    aclk,
    active_ch_dly_reg_r_3,
    rom_rd_addr_int,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    \gfwd_mode.storage_data1_reg[0]_1 ,
    \goreg_dm.dout_i_reg[0] ,
    areset_d1,
    argen_to_mcpf_tvalid,
    ram_init_done_i,
    rom_rd_addr_i,
    \gfwd_mode.storage_data1_reg[0]_2 ,
    ENB_dly_D);
  output \gclr.prog_full_i_reg ;
  output \gfwd_mode.storage_data1_reg[0] ;
  output Q_reg;
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  output p_0_out;
  output \gnstage1.q_dly_reg[0][0] ;
  output [15:0]sdpo_int;
  output [16:0]\no_softecc_sel_reg.ce_pri.sel_pipe_reg[4] ;
  output ENB_I;
  output ENB_I_10;
  output ENB_I_11;
  output ENB_I_12;
  output ENB_I_13;
  output ENB_I_14;
  output ENB_I_15;
  output ENB_I_16;
  output ENB_I_17;
  output ENB_I_18;
  output ENB_I_19;
  input [1:0]Q;
  input aclk;
  input active_ch_dly_reg_r_3;
  input rom_rd_addr_int;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  input \gfwd_mode.storage_data1_reg[0]_1 ;
  input \goreg_dm.dout_i_reg[0] ;
  input areset_d1;
  input argen_to_mcpf_tvalid;
  input ram_init_done_i;
  input rom_rd_addr_i;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  input ENB_dly_D;

  wire ENB_I;
  wire ENB_I_10;
  wire ENB_I_11;
  wire ENB_I_12;
  wire ENB_I_13;
  wire ENB_I_14;
  wire ENB_I_15;
  wire ENB_I_16;
  wire ENB_I_17;
  wire ENB_I_18;
  wire ENB_I_19;
  wire ENB_dly_D;
  wire [1:0]Q;
  wire Q_reg;
  wire aclk;
  wire \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ;
  wire \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0 ;
  wire active_ch_dly_reg_gate_n_0;
  wire active_ch_dly_reg_r_3;
  wire areset_d1;
  wire argen_to_mcpf_tvalid;
  wire depth_rom_inst_n_0;
  wire depth_rom_inst_n_1;
  wire \gclr.prog_full_i_reg ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire \gfwd_mode.storage_data1_reg[0]_1 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  wire \gin_reg.rd_pntr_pf_dly[0]_i_1__0_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[10]_i_1__0_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[11]_i_1__0_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[12]_i_1__0_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[13]_i_1__0_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[14]_i_1__0_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[15]_i_1__0_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[1]_i_1__0_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[2]_i_1__0_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[3]_i_1__0_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[4]_i_1__0_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[5]_i_1__0_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[6]_i_1__0_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[7]_i_1__0_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[8]_i_1__0_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[9]_i_1__0_n_0 ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire \gmcpf_pf_gen.thresh_rom_inst_n_0 ;
  wire \gnstage1.q_dly_reg[0][0] ;
  wire \goreg_dm.dout_i_reg[0] ;
  wire i__i_2_n_0;
  wire [16:0]\no_softecc_sel_reg.ce_pri.sel_pipe_reg[4] ;
  wire p_0_out;
  wire pntr_rchd_end_addr;
  wire pntr_rchd_end_addr0_carry__0_n_1;
  wire pntr_rchd_end_addr0_carry__0_n_2;
  wire pntr_rchd_end_addr0_carry__0_n_3;
  wire pntr_rchd_end_addr0_carry_n_0;
  wire pntr_rchd_end_addr0_carry_n_1;
  wire pntr_rchd_end_addr0_carry_n_2;
  wire pntr_rchd_end_addr0_carry_n_3;
  wire pntr_roll_over;
  wire ram_init_done_i;
  wire ram_reg_0_1_0_5_i_9__0_n_0;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int;
  wire s2mm_reg_slice_inst_n_2;
  wire s2mm_reg_slice_inst_n_3;
  wire s2mm_reg_slice_inst_n_4;
  wire s_axis_tvalid_wr_in_i;
  wire [15:0]sdpo_int;
  wire sdpram_top_inst_n_1;
  wire sdpram_top_inst_n_10;
  wire sdpram_top_inst_n_11;
  wire sdpram_top_inst_n_12;
  wire sdpram_top_inst_n_13;
  wire sdpram_top_inst_n_14;
  wire sdpram_top_inst_n_15;
  wire sdpram_top_inst_n_16;
  wire sdpram_top_inst_n_17;
  wire sdpram_top_inst_n_18;
  wire sdpram_top_inst_n_19;
  wire sdpram_top_inst_n_2;
  wire sdpram_top_inst_n_20;
  wire sdpram_top_inst_n_21;
  wire sdpram_top_inst_n_22;
  wire sdpram_top_inst_n_23;
  wire sdpram_top_inst_n_24;
  wire sdpram_top_inst_n_25;
  wire sdpram_top_inst_n_26;
  wire sdpram_top_inst_n_27;
  wire sdpram_top_inst_n_28;
  wire sdpram_top_inst_n_29;
  wire sdpram_top_inst_n_3;
  wire sdpram_top_inst_n_30;
  wire sdpram_top_inst_n_31;
  wire sdpram_top_inst_n_32;
  wire sdpram_top_inst_n_33;
  wire sdpram_top_inst_n_34;
  wire sdpram_top_inst_n_35;
  wire sdpram_top_inst_n_36;
  wire sdpram_top_inst_n_37;
  wire sdpram_top_inst_n_38;
  wire sdpram_top_inst_n_39;
  wire sdpram_top_inst_n_4;
  wire sdpram_top_inst_n_40;
  wire sdpram_top_inst_n_41;
  wire sdpram_top_inst_n_43;
  wire sdpram_top_inst_n_44;
  wire sdpram_top_inst_n_45;
  wire sdpram_top_inst_n_46;
  wire sdpram_top_inst_n_5;
  wire sdpram_top_inst_n_6;
  wire sdpram_top_inst_n_7;
  wire sdpram_top_inst_n_8;
  wire sdpram_top_inst_n_9;
  wire [3:0]NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED;
  wire [3:0]NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED;

  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/active_ch_dly_reg[2] " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .Q(\active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ));
  FDRE \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ),
        .Q(\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0 ),
        .R(1'b0));
  FDRE \active_ch_dly_reg[4][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(active_ch_dly_reg_gate_n_0),
        .Q(Q_reg),
        .R(Q[1]));
  LUT2 #(
    .INIT(4'h8)) 
    active_ch_dly_reg_gate
       (.I0(\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0 ),
        .I1(active_ch_dly_reg_r_3),
        .O(active_ch_dly_reg_gate_n_0));
  design_1_axi_vfifo_ctrl_0_0_rom__parameterized5_81 depth_rom_inst
       (.D({depth_rom_inst_n_0,depth_rom_inst_n_1}),
        .Q(Q[0]),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (s2mm_reg_slice_inst_n_4),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \gin_reg.rd_pntr_pf_dly[0]_i_1__0 
       (.I0(sdpram_top_inst_n_16),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .O(\gin_reg.rd_pntr_pf_dly[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[10]_i_1__0 
       (.I0(sdpram_top_inst_n_6),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_22),
        .O(\gin_reg.rd_pntr_pf_dly[10]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[11]_i_1__0 
       (.I0(sdpram_top_inst_n_5),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_21),
        .O(\gin_reg.rd_pntr_pf_dly[11]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[12]_i_1__0 
       (.I0(sdpram_top_inst_n_4),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_20),
        .O(\gin_reg.rd_pntr_pf_dly[12]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[13]_i_1__0 
       (.I0(sdpram_top_inst_n_3),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_19),
        .O(\gin_reg.rd_pntr_pf_dly[13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[14]_i_1__0 
       (.I0(sdpram_top_inst_n_2),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_18),
        .O(\gin_reg.rd_pntr_pf_dly[14]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAFACA0AC)) 
    \gin_reg.rd_pntr_pf_dly[15]_i_1__0 
       (.I0(rom_rd_addr_int),
        .I1(sdpram_top_inst_n_1),
        .I2(pntr_rchd_end_addr),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(sdpram_top_inst_n_17),
        .O(\gin_reg.rd_pntr_pf_dly[15]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[1]_i_1__0 
       (.I0(sdpram_top_inst_n_15),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_31),
        .O(\gin_reg.rd_pntr_pf_dly[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[2]_i_1__0 
       (.I0(sdpram_top_inst_n_14),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_30),
        .O(\gin_reg.rd_pntr_pf_dly[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[3]_i_1__0 
       (.I0(sdpram_top_inst_n_13),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_29),
        .O(\gin_reg.rd_pntr_pf_dly[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[4]_i_1__0 
       (.I0(sdpram_top_inst_n_12),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_28),
        .O(\gin_reg.rd_pntr_pf_dly[4]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[5]_i_1__0 
       (.I0(sdpram_top_inst_n_11),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_27),
        .O(\gin_reg.rd_pntr_pf_dly[5]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[6]_i_1__0 
       (.I0(sdpram_top_inst_n_10),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_26),
        .O(\gin_reg.rd_pntr_pf_dly[6]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[7]_i_1__0 
       (.I0(sdpram_top_inst_n_9),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_25),
        .O(\gin_reg.rd_pntr_pf_dly[7]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[8]_i_1__0 
       (.I0(sdpram_top_inst_n_8),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_24),
        .O(\gin_reg.rd_pntr_pf_dly[8]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[9]_i_1__0 
       (.I0(sdpram_top_inst_n_7),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_23),
        .O(\gin_reg.rd_pntr_pf_dly[9]_i_1__0_n_0 ));
  design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized2_82 \gmcpf_pf_gen.mcpf_pf_gen_inst 
       (.D({depth_rom_inst_n_0,depth_rom_inst_n_1}),
        .Q(Q),
        .aclk(aclk),
        .\gclr.prog_full_i_reg_0 (\gclr.prog_full_i_reg ),
        .\gfwd_mode.m_valid_i_reg ({\gin_reg.rd_pntr_pf_dly[15]_i_1__0_n_0 ,\gin_reg.rd_pntr_pf_dly[14]_i_1__0_n_0 ,\gin_reg.rd_pntr_pf_dly[13]_i_1__0_n_0 ,\gin_reg.rd_pntr_pf_dly[12]_i_1__0_n_0 ,\gin_reg.rd_pntr_pf_dly[11]_i_1__0_n_0 ,\gin_reg.rd_pntr_pf_dly[10]_i_1__0_n_0 ,\gin_reg.rd_pntr_pf_dly[9]_i_1__0_n_0 ,\gin_reg.rd_pntr_pf_dly[8]_i_1__0_n_0 ,\gin_reg.rd_pntr_pf_dly[7]_i_1__0_n_0 ,\gin_reg.rd_pntr_pf_dly[6]_i_1__0_n_0 ,\gin_reg.rd_pntr_pf_dly[5]_i_1__0_n_0 ,\gin_reg.rd_pntr_pf_dly[4]_i_1__0_n_0 ,\gin_reg.rd_pntr_pf_dly[3]_i_1__0_n_0 ,\gin_reg.rd_pntr_pf_dly[2]_i_1__0_n_0 ,\gin_reg.rd_pntr_pf_dly[1]_i_1__0_n_0 ,\gin_reg.rd_pntr_pf_dly[0]_i_1__0_n_0 }),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0]_1 ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_2 ),
        .\greg_out.QSPO_reg_r (\gmcpf_pf_gen.thresh_rom_inst_n_0 ),
        .p_0_out(p_0_out),
        .pntr_roll_over(pntr_roll_over));
  design_1_axi_vfifo_ctrl_0_0_rom__parameterized3_83 \gmcpf_pf_gen.thresh_rom_inst 
       (.Q(Q[0]),
        .aclk(aclk),
        .pf_thresh_dly_reg_r(\gmcpf_pf_gen.thresh_rom_inst_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    i__i_2
       (.I0(\gfwd_mode.storage_data1_reg[0] ),
        .I1(ram_init_done_i),
        .I2(rom_rd_addr_i),
        .I3(sdpram_top_inst_n_1),
        .I4(pntr_rchd_end_addr),
        .O(i__i_2_n_0));
  design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized7_84 mcf2awgen_reg_slice_inst
       (.D(\gfwd_mode.storage_data1_reg[0] ),
        .E(s2mm_reg_slice_inst_n_2),
        .ENB_I(ENB_I),
        .ENB_I_10(ENB_I_10),
        .ENB_I_11(ENB_I_11),
        .ENB_I_12(ENB_I_12),
        .ENB_I_13(ENB_I_13),
        .ENB_I_14(ENB_I_14),
        .ENB_I_15(ENB_I_15),
        .ENB_I_16(ENB_I_16),
        .ENB_I_17(ENB_I_17),
        .ENB_I_18(ENB_I_18),
        .ENB_I_19(ENB_I_19),
        .ENB_dly_D(ENB_dly_D),
        .Q(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[4] ),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .\gnstage1.q_dly_reg[0][0] (\gnstage1.q_dly_reg[0][0] ),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int({sdpram_top_inst_n_1,sdpram_top_inst_n_2,sdpram_top_inst_n_3,sdpram_top_inst_n_4,sdpram_top_inst_n_5,sdpram_top_inst_n_6,sdpram_top_inst_n_7,sdpram_top_inst_n_8,sdpram_top_inst_n_9,sdpram_top_inst_n_10,sdpram_top_inst_n_11,sdpram_top_inst_n_12,sdpram_top_inst_n_13,sdpram_top_inst_n_14,sdpram_top_inst_n_15,sdpram_top_inst_n_16}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 pntr_rchd_end_addr0_carry
       (.CI(1'b0),
        .CO({pntr_rchd_end_addr0_carry_n_0,pntr_rchd_end_addr0_carry_n_1,pntr_rchd_end_addr0_carry_n_2,pntr_rchd_end_addr0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({sdpram_top_inst_n_40,1'b0,1'b0,sdpram_top_inst_n_41}),
        .O(NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED[3:0]),
        .S({sdpram_top_inst_n_32,sdpram_top_inst_n_33,sdpram_top_inst_n_34,sdpram_top_inst_n_35}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 pntr_rchd_end_addr0_carry__0
       (.CI(pntr_rchd_end_addr0_carry_n_0),
        .CO({pntr_rchd_end_addr,pntr_rchd_end_addr0_carry__0_n_1,pntr_rchd_end_addr0_carry__0_n_2,pntr_rchd_end_addr0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({sdpram_top_inst_n_36,sdpram_top_inst_n_37,sdpram_top_inst_n_38,sdpram_top_inst_n_39}),
        .O(NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED[3:0]),
        .S({sdpram_top_inst_n_43,sdpram_top_inst_n_44,sdpram_top_inst_n_45,sdpram_top_inst_n_46}));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_9__0
       (.I0(sdpram_top_inst_n_16),
        .I1(pntr_rchd_end_addr),
        .O(ram_reg_0_1_0_5_i_9__0_n_0));
  design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4_85 s2mm_reg_slice_inst
       (.E(s2mm_reg_slice_inst_n_2),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .argen_to_mcpf_tvalid(argen_to_mcpf_tvalid),
        .\goreg_dm.dout_i_reg[0] (\goreg_dm.dout_i_reg[0] ),
        .\greg_out.QSPO_reg[15] (s2mm_reg_slice_inst_n_4),
        .ram_init_done_i(ram_init_done_i),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .storage_data1(\gfwd_mode.storage_data1_reg[0] ),
        .we_int(s2mm_reg_slice_inst_n_3));
  design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_86 sdpram_top_inst
       (.CO(pntr_rchd_end_addr),
        .DI({sdpram_top_inst_n_36,sdpram_top_inst_n_37,sdpram_top_inst_n_38,sdpram_top_inst_n_39}),
        .O({sdpram_top_inst_n_17,sdpram_top_inst_n_18,sdpram_top_inst_n_19}),
        .S({sdpram_top_inst_n_32,sdpram_top_inst_n_33,sdpram_top_inst_n_34,sdpram_top_inst_n_35}),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0]_0 ),
        .\gfwd_mode.storage_data1_reg[0]_0 (ram_reg_0_1_0_5_i_9__0_n_0),
        .\gfwd_mode.storage_data1_reg[0]_1 (i__i_2_n_0),
        .\gin_reg.rd_pntr_pf_dly_reg[12] ({sdpram_top_inst_n_20,sdpram_top_inst_n_21,sdpram_top_inst_n_22,sdpram_top_inst_n_23}),
        .\gin_reg.rd_pntr_pf_dly_reg[15] (sdpo_int),
        .\gin_reg.rd_pntr_pf_dly_reg[4] ({sdpram_top_inst_n_28,sdpram_top_inst_n_29,sdpram_top_inst_n_30,sdpram_top_inst_n_31}),
        .\gin_reg.rd_pntr_pf_dly_reg[8] ({sdpram_top_inst_n_24,sdpram_top_inst_n_25,sdpram_top_inst_n_26,sdpram_top_inst_n_27}),
        .\gin_reg.rd_pntr_roll_over_dly_reg (\gin_reg.rd_pntr_roll_over_dly_reg ),
        .\gin_reg.wr_pntr_roll_over_dly_reg ({sdpram_top_inst_n_40,sdpram_top_inst_n_41}),
        .\gin_reg.wr_pntr_roll_over_dly_reg_0 ({sdpram_top_inst_n_43,sdpram_top_inst_n_44,sdpram_top_inst_n_45,sdpram_top_inst_n_46}),
        .pntr_roll_over(pntr_roll_over),
        .ram_init_done_i(ram_init_done_i),
        .rom_rd_addr_i(rom_rd_addr_i),
        .rom_rd_addr_int(rom_rd_addr_int),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int({sdpram_top_inst_n_1,sdpram_top_inst_n_2,sdpram_top_inst_n_3,sdpram_top_inst_n_4,sdpram_top_inst_n_5,sdpram_top_inst_n_6,sdpram_top_inst_n_7,sdpram_top_inst_n_8,sdpram_top_inst_n_9,sdpram_top_inst_n_10,sdpram_top_inst_n_11,sdpram_top_inst_n_12,sdpram_top_inst_n_13,sdpram_top_inst_n_14,sdpram_top_inst_n_15,sdpram_top_inst_n_16}),
        .storage_data1(\gfwd_mode.storage_data1_reg[0] ),
        .we_int(s2mm_reg_slice_inst_n_3));
endmodule

module design_1_axi_vfifo_ctrl_0_0_mcf_txn_top
   (active_ch_dly_reg_r_3,
    \active_ch_dly_reg[4][0] ,
    sdp_rd_addr_in_i,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    I147,
    \gcc0.gc0.count_d1_reg[3] ,
    CO,
    sdpo_int,
    \gcc0.gc0.count_d1_reg[3]_0 ,
    Q_reg,
    Q_reg_0,
    we_ar_txn,
    p_19_out,
    WR_DATA,
    \gpr1.dout_i_reg[37] ,
    aclk,
    Q,
    ADDRA,
    ram_rstram_b,
    ADDRD,
    rom_rd_addr_int,
    \gfwd_mode.storage_data1_reg[45] ,
    areset_d1,
    awgen_to_mctf_tvalid,
    \gfwd_rev.storage_data1_reg[0] ,
    argen_to_mctf_tvalid,
    ram_init_done_i,
    ram_full_fb_i_reg,
    mctf_full,
    S,
    rom_rd_addr_i,
    mem_init_done,
    out,
    \gnstage1.q_dly_reg[1][0] ,
    E,
    D,
    DI,
    \pf_thresh_dly_reg[2][14] );
  output active_ch_dly_reg_r_3;
  output \active_ch_dly_reg[4][0] ;
  output sdp_rd_addr_in_i;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [8:0]I147;
  output \gcc0.gc0.count_d1_reg[3] ;
  output [0:0]CO;
  output [0:0]sdpo_int;
  output [0:0]\gcc0.gc0.count_d1_reg[3]_0 ;
  output Q_reg;
  output Q_reg_0;
  output we_ar_txn;
  output p_19_out;
  output [28:0]WR_DATA;
  output [6:0]\gpr1.dout_i_reg[37] ;
  input aclk;
  input [1:0]Q;
  input [0:0]ADDRA;
  input ram_rstram_b;
  input [0:0]ADDRD;
  input rom_rd_addr_int;
  input \gfwd_mode.storage_data1_reg[45] ;
  input areset_d1;
  input awgen_to_mctf_tvalid;
  input \gfwd_rev.storage_data1_reg[0] ;
  input argen_to_mctf_tvalid;
  input ram_init_done_i;
  input ram_full_fb_i_reg;
  input [1:0]mctf_full;
  input [0:0]S;
  input rom_rd_addr_i;
  input mem_init_done;
  input out;
  input [28:0]\gnstage1.q_dly_reg[1][0] ;
  input [0:0]E;
  input [6:0]D;
  input [7:0]DI;
  input \pf_thresh_dly_reg[2][14] ;

  wire [0:0]ADDRA;
  wire [4:4]ADDRB;
  wire [0:0]ADDRD;
  wire [0:0]CO;
  wire [6:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [7:0]DI;
  wire [0:0]E;
  wire [8:0]I147;
  wire [1:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire [0:0]S;
  wire [28:0]WR_DATA;
  wire aclk;
  wire \active_ch_dly_reg[4][0] ;
  wire active_ch_dly_reg_r_3;
  wire areset_d1;
  wire argen_to_mctf_tvalid;
  wire awgen_to_mctf_tvalid;
  wire [14:0]\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[31]__0 ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENA_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENB_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENA_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENB_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENA_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENA_dly_D ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENB_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENB_dly_D ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENA_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENB_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/ENA_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/ENB_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/ENA_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/ENB_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/ENA_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/ENB_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENB_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENA_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENB_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENA_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENB_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENA_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENB_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENA_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENB_I ;
  wire [29:0]bram_payload;
  wire [15:1]bram_rd_addr;
  wire bram_rd_en;
  wire \gcc0.gc0.count_d1_reg[3] ;
  wire [0:0]\gcc0.gc0.count_d1_reg[3]_0 ;
  wire \gfwd_mode.storage_data1_reg[45] ;
  wire \gfwd_rev.storage_data1_reg[0] ;
  wire [28:0]\gnstage1.q_dly_reg[1][0] ;
  wire [6:0]\gpr1.dout_i_reg[37] ;
  wire mcf_inst_n_54;
  wire [1:0]mctf_full;
  wire mem_init_done;
  wire out;
  wire p_19_out;
  wire \pf_thresh_dly_reg[2][14] ;
  wire ram_full_fb_i_reg;
  wire ram_init_done_i;
  wire ram_rstram_b;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int;
  wire sdp_rd_addr_in_i;
  wire [0:0]sdpo_int;
  wire we_ar_txn;

  design_1_axi_vfifo_ctrl_0_0_bram_top bram_inst
       (.D(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[31]__0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .ENA_I(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENA_I ),
        .ENA_I_0(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_I ),
        .ENA_I_10(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENA_I ),
        .ENA_I_12(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENA_I ),
        .ENA_I_14(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENA_I ),
        .ENA_I_16(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/ENA_I ),
        .ENA_I_18(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/ENA_I ),
        .ENA_I_2(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENA_I ),
        .ENA_I_20(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/ENA_I ),
        .ENA_I_4(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENA_I ),
        .ENA_I_6(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENA_I ),
        .ENA_I_8(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENA_I ),
        .ENA_dly_D(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENA_dly_D ),
        .ENB_I(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENB_I ),
        .ENB_I_1(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENB_I ),
        .ENB_I_11(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENB_I ),
        .ENB_I_13(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENB_I ),
        .ENB_I_15(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENB_I ),
        .ENB_I_17(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/ENB_I ),
        .ENB_I_19(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/ENB_I ),
        .ENB_I_21(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/ENB_I ),
        .ENB_I_3(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENB_I ),
        .ENB_I_5(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENB_I ),
        .ENB_I_7(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENB_I ),
        .ENB_I_9(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENB_I ),
        .ENB_dly_D(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENB_dly_D ),
        .Q(bram_payload),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .\gfwd_mode.storage_data1_reg[16] ({ADDRB,bram_rd_addr}),
        .ram_rstram_b(ram_rstram_b),
        .\wr_rst_reg_reg[15] (Q[1]));
  design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized2 \gbmg_do.bram_dout_dly_inst 
       (.D(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[31]__0 ),
        .Q({\gpr1.dout_i_reg[37] [6],I147[7:0],\gpr1.dout_i_reg[37] [5:0]}),
        .WR_DATA(WR_DATA),
        .aclk(aclk),
        .\gnstage1.q_dly_reg[1][0] (\gnstage1.q_dly_reg[1][0] ),
        .mem_init_done(mem_init_done),
        .\wr_rst_reg_reg[15] (Q[1]));
  design_1_axi_vfifo_ctrl_0_0_multi_channel_fifo__parameterized0 mcf_inst
       (.ADDRA(ADDRA),
        .ADDRD(ADDRD),
        .CO(CO),
        .D(sdp_rd_addr_in_i),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (bram_payload),
        .DI(DI),
        .E(E),
        .ENA_I(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENA_I ),
        .ENA_I_0(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENA_I ),
        .ENA_I_1(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENA_I ),
        .ENA_I_10(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENA_I ),
        .ENA_I_2(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENA_I ),
        .ENA_I_3(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENA_I ),
        .ENA_I_4(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/ENA_I ),
        .ENA_I_5(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENA_I ),
        .ENA_I_6(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_I ),
        .ENA_I_7(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/ENA_I ),
        .ENA_I_8(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/ENA_I ),
        .ENA_I_9(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENA_I ),
        .ENA_dly_D(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENA_dly_D ),
        .ENB_I(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENB_I ),
        .ENB_I_11(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENB_I ),
        .ENB_I_12(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENB_I ),
        .ENB_I_13(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENB_I ),
        .ENB_I_14(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENB_I ),
        .ENB_I_15(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/ENB_I ),
        .ENB_I_16(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENB_I ),
        .ENB_I_17(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENB_I ),
        .ENB_I_18(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/ENB_I ),
        .ENB_I_19(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/ENB_I ),
        .ENB_I_20(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENB_I ),
        .ENB_I_21(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENB_I ),
        .ENB_dly_D(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENB_dly_D ),
        .Q(Q),
        .Q_reg(Q_reg),
        .Q_reg_0(Q_reg_0),
        .S(S),
        .aclk(aclk),
        .\active_ch_dly_reg[4][0] (\active_ch_dly_reg[4][0] ),
        .active_ch_dly_reg_r_3(active_ch_dly_reg_r_3),
        .addr_rollover_r_reg(D),
        .areset_d1(areset_d1),
        .argen_to_mctf_tvalid(argen_to_mctf_tvalid),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .bram_rd_en(bram_rd_en),
        .\gfwd_mode.storage_data1_reg[45] (\gfwd_mode.storage_data1_reg[45] ),
        .\gfwd_rev.storage_data1_reg[0] (\gfwd_rev.storage_data1_reg[0] ),
        .mctf_full(mctf_full),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[4] ({ADDRB,bram_rd_addr,mcf_inst_n_54}),
        .\pf_thresh_dly_reg[2][14] (\pf_thresh_dly_reg[2][14] ),
        .ram_init_done_i(ram_init_done_i),
        .rom_rd_addr_i(rom_rd_addr_i),
        .rom_rd_addr_int(rom_rd_addr_int),
        .sdpo_int(sdpo_int));
  design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1 tid_dly_inst
       (.I147(I147[8]),
        .Q(Q[1]),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (mcf_inst_n_54));
  design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1_15 vld_dly_inst
       (.Q(Q[1]),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .\gcc0.gc0.count_d1_reg[3] (\gcc0.gc0.count_d1_reg[3] ),
        .\gcc0.gc0.count_d1_reg[3]_0 (\gcc0.gc0.count_d1_reg[3]_0 ),
        .mem_init_done(mem_init_done),
        .out(out),
        .p_19_out(p_19_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .we_ar_txn(we_ar_txn));
endmodule

(* ORIG_REF_NAME = "mcf_txn_top" *) 
module design_1_axi_vfifo_ctrl_0_0_mcf_txn_top__parameterized0
   (\gclr.prog_full_i_reg ,
    \greg_out.QSPO_reg[15] ,
    sdp_rd_addr_in_i,
    DIN,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    mcpf_to_argen_tvalid,
    WEBWE,
    Q_reg,
    Q_reg_0,
    aclk,
    Q,
    active_ch_dly_reg_r_3,
    curr_state_reg,
    active_ch_dly_reg_r_2,
    ram_rstram_b_2,
    \gfwd_mode.storage_data1_reg[0] ,
    rom_rd_addr_int,
    areset_d1,
    awgen_to_mcpf_tvalid,
    \goreg_dm.dout_i_reg[0] ,
    argen_to_mcpf_tvalid,
    ram_init_done_i,
    out,
    mcpf_full,
    rom_rd_addr_i,
    E,
    D);
  output \gclr.prog_full_i_reg ;
  output [0:0]\greg_out.QSPO_reg[15] ;
  output sdp_rd_addr_in_i;
  output [14:0]DIN;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output mcpf_to_argen_tvalid;
  output [0:0]WEBWE;
  output Q_reg;
  output Q_reg_0;
  input aclk;
  input [1:0]Q;
  input active_ch_dly_reg_r_3;
  input [0:0]curr_state_reg;
  input active_ch_dly_reg_r_2;
  input ram_rstram_b_2;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;
  input rom_rd_addr_int;
  input areset_d1;
  input awgen_to_mcpf_tvalid;
  input \goreg_dm.dout_i_reg[0] ;
  input argen_to_mcpf_tvalid;
  input ram_init_done_i;
  input out;
  input [1:0]mcpf_full;
  input rom_rd_addr_i;
  input [0:0]E;
  input [13:0]D;

  wire [4:4]ADDRB;
  wire [13:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [14:0]DIN;
  wire [0:0]E;
  wire [1:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire [0:0]WEBWE;
  wire aclk;
  wire active_ch_dly_reg_r_2;
  wire active_ch_dly_reg_r_3;
  wire areset_d1;
  wire argen_to_mcpf_tvalid;
  wire awgen_to_mcpf_tvalid;
  wire [12:0]\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[31]__0 ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENA_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENB_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENA_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENB_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENA_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENB_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENA_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENB_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENB_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENA_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENB_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/ENA_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/ENB_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/ENA_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/ENB_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENA_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENB_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENA_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENB_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENA_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENA_dly_D ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENB_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENB_dly_D ;
  wire [27:0]bram_payload;
  wire [15:1]bram_rd_addr;
  wire bram_rd_en;
  wire [0:0]curr_state_reg;
  wire \gclr.prog_full_i_reg ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire \goreg_dm.dout_i_reg[0] ;
  wire [0:0]\greg_out.QSPO_reg[15] ;
  wire mcf_inst_n_50;
  wire [1:0]mcpf_full;
  wire mcpf_to_argen_tvalid;
  wire out;
  wire ram_init_done_i;
  wire ram_rstram_b_2;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int;
  wire sdp_rd_addr_in_i;

  design_1_axi_vfifo_ctrl_0_0_bram_top__parameterized0 bram_inst
       (.D(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[31]__0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .ENA_I(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENA_I ),
        .ENA_I_0(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_I ),
        .ENA_I_10(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENA_I ),
        .ENA_I_12(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENA_I ),
        .ENA_I_14(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENA_I ),
        .ENA_I_16(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENA_I ),
        .ENA_I_18(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENA_I ),
        .ENA_I_2(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/ENA_I ),
        .ENA_I_4(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/ENA_I ),
        .ENA_I_6(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENA_I ),
        .ENA_I_8(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENA_I ),
        .ENA_dly_D(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENA_dly_D ),
        .ENB_I(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENB_I ),
        .ENB_I_1(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENB_I ),
        .ENB_I_11(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENB_I ),
        .ENB_I_13(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENB_I ),
        .ENB_I_15(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENB_I ),
        .ENB_I_17(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENB_I ),
        .ENB_I_19(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENB_I ),
        .ENB_I_3(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/ENB_I ),
        .ENB_I_5(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/ENB_I ),
        .ENB_I_7(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENB_I ),
        .ENB_I_9(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENB_I ),
        .ENB_dly_D(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENB_dly_D ),
        .Q(bram_payload),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .\gfwd_mode.storage_data1_reg[16] ({ADDRB,bram_rd_addr}),
        .ram_rstram_b_2(ram_rstram_b_2),
        .\wr_rst_reg_reg[15] (Q[1]));
  design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized4 \gbmg_do.bram_dout_dly_inst 
       (.D(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[31]__0 ),
        .DIN(DIN[13:1]),
        .Q(Q[1]),
        .aclk(aclk));
  design_1_axi_vfifo_ctrl_0_0_multi_channel_fifo__parameterized1 mcf_inst
       (.D(sdp_rd_addr_in_i),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (bram_payload),
        .E(E),
        .ENA_I(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENA_I ),
        .ENA_I_0(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENA_I ),
        .ENA_I_1(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENA_I ),
        .ENA_I_2(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/ENA_I ),
        .ENA_I_3(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/ENA_I ),
        .ENA_I_4(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENA_I ),
        .ENA_I_5(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_I ),
        .ENA_I_6(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENA_I ),
        .ENA_I_7(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENA_I ),
        .ENA_I_8(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENA_I ),
        .ENA_I_9(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENA_I ),
        .ENA_dly_D(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENA_dly_D ),
        .ENB_I(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENB_I ),
        .ENB_I_10(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENB_I ),
        .ENB_I_11(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENB_I ),
        .ENB_I_12(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/ENB_I ),
        .ENB_I_13(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/ENB_I ),
        .ENB_I_14(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENB_I ),
        .ENB_I_15(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENB_I ),
        .ENB_I_16(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENB_I ),
        .ENB_I_17(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENB_I ),
        .ENB_I_18(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENB_I ),
        .ENB_I_19(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENB_I ),
        .ENB_dly_D(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENB_dly_D ),
        .Q(Q),
        .Q_reg(Q_reg),
        .Q_reg_0(Q_reg_0),
        .aclk(aclk),
        .active_ch_dly_reg_r_3(active_ch_dly_reg_r_3),
        .areset_d1(areset_d1),
        .argen_to_mcpf_tvalid(argen_to_mcpf_tvalid),
        .awgen_to_mcpf_tvalid(awgen_to_mcpf_tvalid),
        .bram_rd_en(bram_rd_en),
        .\gclr.prog_full_i_reg (\gclr.prog_full_i_reg ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\goreg_dm.dout_i_reg[0] (\goreg_dm.dout_i_reg[0] ),
        .\greg_out.QSPO_reg[15] (\greg_out.QSPO_reg[15] ),
        .mcpf_full(mcpf_full),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[4] ({ADDRB,bram_rd_addr,mcf_inst_n_50}),
        .ram_init_done_i(ram_init_done_i),
        .rom_rd_addr_i(rom_rd_addr_i),
        .rom_rd_addr_int(rom_rd_addr_int),
        .tstart_reg(D));
  design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1_54 tid_dly_inst
       (.DIN(DIN[0]),
        .Q(Q[1]),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (mcf_inst_n_50));
  design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized3 trans_dly_inst
       (.DIN(DIN[14]),
        .Q(Q[1]),
        .aclk(aclk),
        .active_ch_dly_reg_r_2(active_ch_dly_reg_r_2),
        .curr_state_reg(curr_state_reg));
  design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1_55 vld_dly_inst
       (.Q(Q[1]),
        .WEBWE(WEBWE),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .out(out));
endmodule

module design_1_axi_vfifo_ctrl_0_0_memory
   (\m_axi_awid[0] ,
    aclk,
    E,
    DI,
    \gc0.count_d1_reg[3] ,
    Q,
    dm_rd_en,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] );
  output [40:0]\m_axi_awid[0] ;
  input aclk;
  input [0:0]E;
  input [40:0]DI;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]Q;
  input dm_rd_en;
  input [0:0]\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;

  wire [40:0]DI;
  wire [0:0]E;
  wire [3:0]Q;
  wire aclk;
  wire dm_rd_en;
  wire [40:0]dout_i;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [40:0]\m_axi_awid[0] ;
  wire [0:0]\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;

  design_1_axi_vfifo_ctrl_0_0_dmem \gdm.dm_gen.dm 
       (.D(dout_i),
        .DI(DI),
        .E(E),
        .Q(Q),
        .aclk(aclk),
        .dm_rd_en(dm_rd_en),
        .\gc0.count_d1_reg[3] (\gc0.count_d1_reg[3] ));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[0] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[0]),
        .Q(\m_axi_awid[0] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[10] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[10]),
        .Q(\m_axi_awid[0] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[11] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[11]),
        .Q(\m_axi_awid[0] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[12] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[12]),
        .Q(\m_axi_awid[0] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[13] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[13]),
        .Q(\m_axi_awid[0] [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[14] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[14]),
        .Q(\m_axi_awid[0] [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[15] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[15]),
        .Q(\m_axi_awid[0] [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[16] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[16]),
        .Q(\m_axi_awid[0] [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[17] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[17]),
        .Q(\m_axi_awid[0] [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[18] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[18]),
        .Q(\m_axi_awid[0] [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[19] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[19]),
        .Q(\m_axi_awid[0] [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[1] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[1]),
        .Q(\m_axi_awid[0] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[20] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[20]),
        .Q(\m_axi_awid[0] [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[21] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[21]),
        .Q(\m_axi_awid[0] [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[22] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[22]),
        .Q(\m_axi_awid[0] [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[23] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[23]),
        .Q(\m_axi_awid[0] [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[24] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[24]),
        .Q(\m_axi_awid[0] [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[25] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[25]),
        .Q(\m_axi_awid[0] [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[26] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[26]),
        .Q(\m_axi_awid[0] [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[27] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[27]),
        .Q(\m_axi_awid[0] [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[28] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[28]),
        .Q(\m_axi_awid[0] [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[29] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[29]),
        .Q(\m_axi_awid[0] [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[2] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[2]),
        .Q(\m_axi_awid[0] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[30] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[30]),
        .Q(\m_axi_awid[0] [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[31] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[31]),
        .Q(\m_axi_awid[0] [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[32] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[32]),
        .Q(\m_axi_awid[0] [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[33] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[33]),
        .Q(\m_axi_awid[0] [33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[34] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[34]),
        .Q(\m_axi_awid[0] [34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[35] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[35]),
        .Q(\m_axi_awid[0] [35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[36] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[36]),
        .Q(\m_axi_awid[0] [36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[37] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[37]),
        .Q(\m_axi_awid[0] [37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[38] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[38]),
        .Q(\m_axi_awid[0] [38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[39] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[39]),
        .Q(\m_axi_awid[0] [39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[3] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[3]),
        .Q(\m_axi_awid[0] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[40] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[40]),
        .Q(\m_axi_awid[0] [40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[4] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[4]),
        .Q(\m_axi_awid[0] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[5] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[5]),
        .Q(\m_axi_awid[0] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[6] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[6]),
        .Q(\m_axi_awid[0] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[7] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[7]),
        .Q(\m_axi_awid[0] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[8] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[8]),
        .Q(\m_axi_awid[0] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[9] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[9]),
        .Q(\m_axi_awid[0] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module design_1_axi_vfifo_ctrl_0_0_memory_185
   (\m_axi_arid[0] ,
    aclk,
    E,
    I147,
    \gc0.count_d1_reg[3] ,
    Q,
    dm_rd_en,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] );
  output [40:0]\m_axi_arid[0] ;
  input aclk;
  input [0:0]E;
  input [40:0]I147;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]Q;
  input dm_rd_en;
  input [0:0]\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;

  wire [0:0]E;
  wire [40:0]I147;
  wire [3:0]Q;
  wire aclk;
  wire dm_rd_en;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire \gdm.dm_gen.dm_n_0 ;
  wire \gdm.dm_gen.dm_n_1 ;
  wire \gdm.dm_gen.dm_n_10 ;
  wire \gdm.dm_gen.dm_n_11 ;
  wire \gdm.dm_gen.dm_n_12 ;
  wire \gdm.dm_gen.dm_n_13 ;
  wire \gdm.dm_gen.dm_n_14 ;
  wire \gdm.dm_gen.dm_n_15 ;
  wire \gdm.dm_gen.dm_n_16 ;
  wire \gdm.dm_gen.dm_n_17 ;
  wire \gdm.dm_gen.dm_n_18 ;
  wire \gdm.dm_gen.dm_n_19 ;
  wire \gdm.dm_gen.dm_n_2 ;
  wire \gdm.dm_gen.dm_n_20 ;
  wire \gdm.dm_gen.dm_n_21 ;
  wire \gdm.dm_gen.dm_n_22 ;
  wire \gdm.dm_gen.dm_n_23 ;
  wire \gdm.dm_gen.dm_n_24 ;
  wire \gdm.dm_gen.dm_n_25 ;
  wire \gdm.dm_gen.dm_n_26 ;
  wire \gdm.dm_gen.dm_n_27 ;
  wire \gdm.dm_gen.dm_n_28 ;
  wire \gdm.dm_gen.dm_n_29 ;
  wire \gdm.dm_gen.dm_n_3 ;
  wire \gdm.dm_gen.dm_n_30 ;
  wire \gdm.dm_gen.dm_n_31 ;
  wire \gdm.dm_gen.dm_n_32 ;
  wire \gdm.dm_gen.dm_n_33 ;
  wire \gdm.dm_gen.dm_n_34 ;
  wire \gdm.dm_gen.dm_n_35 ;
  wire \gdm.dm_gen.dm_n_36 ;
  wire \gdm.dm_gen.dm_n_37 ;
  wire \gdm.dm_gen.dm_n_38 ;
  wire \gdm.dm_gen.dm_n_39 ;
  wire \gdm.dm_gen.dm_n_4 ;
  wire \gdm.dm_gen.dm_n_40 ;
  wire \gdm.dm_gen.dm_n_5 ;
  wire \gdm.dm_gen.dm_n_6 ;
  wire \gdm.dm_gen.dm_n_7 ;
  wire \gdm.dm_gen.dm_n_8 ;
  wire \gdm.dm_gen.dm_n_9 ;
  wire [40:0]\m_axi_arid[0] ;
  wire [0:0]\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;

  design_1_axi_vfifo_ctrl_0_0_dmem_186 \gdm.dm_gen.dm 
       (.D({\gdm.dm_gen.dm_n_0 ,\gdm.dm_gen.dm_n_1 ,\gdm.dm_gen.dm_n_2 ,\gdm.dm_gen.dm_n_3 ,\gdm.dm_gen.dm_n_4 ,\gdm.dm_gen.dm_n_5 ,\gdm.dm_gen.dm_n_6 ,\gdm.dm_gen.dm_n_7 ,\gdm.dm_gen.dm_n_8 ,\gdm.dm_gen.dm_n_9 ,\gdm.dm_gen.dm_n_10 ,\gdm.dm_gen.dm_n_11 ,\gdm.dm_gen.dm_n_12 ,\gdm.dm_gen.dm_n_13 ,\gdm.dm_gen.dm_n_14 ,\gdm.dm_gen.dm_n_15 ,\gdm.dm_gen.dm_n_16 ,\gdm.dm_gen.dm_n_17 ,\gdm.dm_gen.dm_n_18 ,\gdm.dm_gen.dm_n_19 ,\gdm.dm_gen.dm_n_20 ,\gdm.dm_gen.dm_n_21 ,\gdm.dm_gen.dm_n_22 ,\gdm.dm_gen.dm_n_23 ,\gdm.dm_gen.dm_n_24 ,\gdm.dm_gen.dm_n_25 ,\gdm.dm_gen.dm_n_26 ,\gdm.dm_gen.dm_n_27 ,\gdm.dm_gen.dm_n_28 ,\gdm.dm_gen.dm_n_29 ,\gdm.dm_gen.dm_n_30 ,\gdm.dm_gen.dm_n_31 ,\gdm.dm_gen.dm_n_32 ,\gdm.dm_gen.dm_n_33 ,\gdm.dm_gen.dm_n_34 ,\gdm.dm_gen.dm_n_35 ,\gdm.dm_gen.dm_n_36 ,\gdm.dm_gen.dm_n_37 ,\gdm.dm_gen.dm_n_38 ,\gdm.dm_gen.dm_n_39 ,\gdm.dm_gen.dm_n_40 }),
        .E(E),
        .I147(I147),
        .Q(Q),
        .aclk(aclk),
        .dm_rd_en(dm_rd_en),
        .\gc0.count_d1_reg[3] (\gc0.count_d1_reg[3] ));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[0] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_40 ),
        .Q(\m_axi_arid[0] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[10] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_30 ),
        .Q(\m_axi_arid[0] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[11] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_29 ),
        .Q(\m_axi_arid[0] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[12] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_28 ),
        .Q(\m_axi_arid[0] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[13] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_27 ),
        .Q(\m_axi_arid[0] [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[14] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_26 ),
        .Q(\m_axi_arid[0] [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[15] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_25 ),
        .Q(\m_axi_arid[0] [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[16] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_24 ),
        .Q(\m_axi_arid[0] [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[17] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_23 ),
        .Q(\m_axi_arid[0] [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[18] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_22 ),
        .Q(\m_axi_arid[0] [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[19] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_21 ),
        .Q(\m_axi_arid[0] [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[1] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_39 ),
        .Q(\m_axi_arid[0] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[20] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_20 ),
        .Q(\m_axi_arid[0] [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[21] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_19 ),
        .Q(\m_axi_arid[0] [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[22] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_18 ),
        .Q(\m_axi_arid[0] [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[23] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_17 ),
        .Q(\m_axi_arid[0] [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[24] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_16 ),
        .Q(\m_axi_arid[0] [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[25] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_15 ),
        .Q(\m_axi_arid[0] [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[26] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_14 ),
        .Q(\m_axi_arid[0] [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[27] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_13 ),
        .Q(\m_axi_arid[0] [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[28] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_12 ),
        .Q(\m_axi_arid[0] [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[29] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_11 ),
        .Q(\m_axi_arid[0] [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[2] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_38 ),
        .Q(\m_axi_arid[0] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[30] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_10 ),
        .Q(\m_axi_arid[0] [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[31] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_9 ),
        .Q(\m_axi_arid[0] [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[32] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_8 ),
        .Q(\m_axi_arid[0] [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[33] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_7 ),
        .Q(\m_axi_arid[0] [33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[34] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_6 ),
        .Q(\m_axi_arid[0] [34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[35] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_5 ),
        .Q(\m_axi_arid[0] [35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[36] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_4 ),
        .Q(\m_axi_arid[0] [36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[37] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_3 ),
        .Q(\m_axi_arid[0] [37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[38] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_2 ),
        .Q(\m_axi_arid[0] [38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[39] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_1 ),
        .Q(\m_axi_arid[0] [39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[3] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_37 ),
        .Q(\m_axi_arid[0] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[40] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_0 ),
        .Q(\m_axi_arid[0] [40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[4] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_36 ),
        .Q(\m_axi_arid[0] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[5] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_35 ),
        .Q(\m_axi_arid[0] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[6] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_34 ),
        .Q(\m_axi_arid[0] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[7] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_33 ),
        .Q(\m_axi_arid[0] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[8] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_32 ),
        .Q(\m_axi_arid[0] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[9] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_31 ),
        .Q(\m_axi_arid[0] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module design_1_axi_vfifo_ctrl_0_0_memory__parameterized0
   (ENB_dly_D,
    \m_axi_wdata[31] ,
    aclk,
    ENB_I,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    \gfwd_mode.storage_data1_reg[33] ,
    E,
    m_axi_wvalid_i,
    out,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] );
  output ENB_dly_D;
  output [32:0]\m_axi_wdata[31] ;
  input aclk;
  input ENB_I;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [32:0]\gfwd_mode.storage_data1_reg[33] ;
  input [0:0]E;
  input m_axi_wvalid_i;
  input out;
  input [0:0]\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;

  wire [0:0]E;
  wire ENB_I;
  wire ENB_dly_D;
  wire aclk;
  wire [32:0]doutb;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire [32:0]\gfwd_mode.storage_data1_reg[33] ;
  wire [32:0]\m_axi_wdata[31] ;
  wire m_axi_wvalid_i;
  wire [0:0]\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire out;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1 \gbm.gbmg.gbmga.ngecc.bmg 
       (.D(doutb),
        .E(E),
        .ENB_I(ENB_I),
        .ENB_dly_D(ENB_dly_D),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .\gfwd_mode.storage_data1_reg[33] (\gfwd_mode.storage_data1_reg[33] ),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .out(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[0] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[0]),
        .Q(\m_axi_wdata[31] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[10] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[10]),
        .Q(\m_axi_wdata[31] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[11] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[11]),
        .Q(\m_axi_wdata[31] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[12] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[12]),
        .Q(\m_axi_wdata[31] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[13] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[13]),
        .Q(\m_axi_wdata[31] [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[14] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[14]),
        .Q(\m_axi_wdata[31] [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[15] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[15]),
        .Q(\m_axi_wdata[31] [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[16] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[16]),
        .Q(\m_axi_wdata[31] [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[17] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[17]),
        .Q(\m_axi_wdata[31] [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[18] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[18]),
        .Q(\m_axi_wdata[31] [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[19] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[19]),
        .Q(\m_axi_wdata[31] [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[1] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[1]),
        .Q(\m_axi_wdata[31] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[20] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[20]),
        .Q(\m_axi_wdata[31] [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[21] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[21]),
        .Q(\m_axi_wdata[31] [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[22] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[22]),
        .Q(\m_axi_wdata[31] [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[23] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[23]),
        .Q(\m_axi_wdata[31] [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[24] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[24]),
        .Q(\m_axi_wdata[31] [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[25] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[25]),
        .Q(\m_axi_wdata[31] [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[26] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[26]),
        .Q(\m_axi_wdata[31] [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[27] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[27]),
        .Q(\m_axi_wdata[31] [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[28] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[28]),
        .Q(\m_axi_wdata[31] [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[29] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[29]),
        .Q(\m_axi_wdata[31] [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[2] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[2]),
        .Q(\m_axi_wdata[31] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[30] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[30]),
        .Q(\m_axi_wdata[31] [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[31] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[31]),
        .Q(\m_axi_wdata[31] [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[32] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[32]),
        .Q(\m_axi_wdata[31] [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[3] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[3]),
        .Q(\m_axi_wdata[31] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[4] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[4]),
        .Q(\m_axi_wdata[31] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[5] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[5]),
        .Q(\m_axi_wdata[31] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[6] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[6]),
        .Q(\m_axi_wdata[31] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[7] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[7]),
        .Q(\m_axi_wdata[31] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[8] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[8]),
        .Q(\m_axi_wdata[31] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[9] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[9]),
        .Q(\m_axi_wdata[31] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module design_1_axi_vfifo_ctrl_0_0_memory__parameterized1
   (\gfwd_mode.storage_data1_reg[0] ,
    D,
    \goreg_dm.dout_i_reg[6]_0 ,
    ar_fifo_dout_zero,
    curr_state_reg,
    areset_d1,
    sdp_rd_addr_in_i,
    \pkt_cnt_reg_reg[5] ,
    curr_state,
    \pkt_cnt_reg_reg[1] ,
    \pkt_cnt_reg_reg[2] ,
    pkt_cntr_one,
    empty_fwft_i_reg,
    prog_full_i,
    aclk,
    p_19_out,
    PAYLOAD_FROM_MTF,
    \gc0.count_d1_reg[3] ,
    count_d10_in,
    dm_rd_en,
    E);
  output \gfwd_mode.storage_data1_reg[0] ;
  output [5:0]D;
  output \goreg_dm.dout_i_reg[6]_0 ;
  output ar_fifo_dout_zero;
  input curr_state_reg;
  input areset_d1;
  input sdp_rd_addr_in_i;
  input [5:0]\pkt_cnt_reg_reg[5] ;
  input curr_state;
  input \pkt_cnt_reg_reg[1] ;
  input \pkt_cnt_reg_reg[2] ;
  input pkt_cntr_one;
  input empty_fwft_i_reg;
  input prog_full_i;
  input aclk;
  input p_19_out;
  input [6:0]PAYLOAD_FROM_MTF;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]count_d10_in;
  input dm_rd_en;
  input [0:0]E;

  wire [5:0]D;
  wire [0:0]E;
  wire [6:0]PAYLOAD_FROM_MTF;
  wire aclk;
  wire ar_fifo_dout_zero;
  wire [6:1]ar_fifo_payload;
  wire areset_d1;
  wire [0:0]argen_to_mcpf_payload;
  wire [3:0]count_d10_in;
  wire curr_state;
  wire curr_state_reg;
  wire dm_rd_en;
  wire [6:0]dout_i;
  wire empty_fwft_i_reg;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire \goreg_dm.dout_i_reg[6]_0 ;
  wire p_19_out;
  wire \pkt_cnt_reg_reg[1] ;
  wire \pkt_cnt_reg_reg[2] ;
  wire [5:0]\pkt_cnt_reg_reg[5] ;
  wire pkt_cntr_one;
  wire prog_full_i;
  wire sdp_rd_addr_in_i;

  LUT6 #(
    .INIT(64'h0000000000000001)) 
    curr_state_i_2
       (.I0(ar_fifo_payload[3]),
        .I1(ar_fifo_payload[4]),
        .I2(ar_fifo_payload[1]),
        .I3(ar_fifo_payload[2]),
        .I4(ar_fifo_payload[6]),
        .I5(ar_fifo_payload[5]),
        .O(ar_fifo_dout_zero));
  design_1_axi_vfifo_ctrl_0_0_dmem__parameterized0 \gdm.dm_gen.dm 
       (.D(dout_i),
        .PAYLOAD_FROM_MTF(PAYLOAD_FROM_MTF),
        .aclk(aclk),
        .count_d10_in(count_d10_in),
        .dm_rd_en(dm_rd_en),
        .\gc0.count_d1_reg[3] (\gc0.count_d1_reg[3] ),
        .p_19_out(p_19_out));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gfwd_mode.storage_data1[0]_i_1__1 
       (.I0(argen_to_mcpf_payload),
        .I1(curr_state_reg),
        .I2(areset_d1),
        .I3(sdp_rd_addr_in_i),
        .O(\gfwd_mode.storage_data1_reg[0] ));
  LUT5 #(
    .INIT(32'h000088B8)) 
    \gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_i_1 
       (.I0(pkt_cntr_one),
        .I1(curr_state),
        .I2(ar_fifo_dout_zero),
        .I3(empty_fwft_i_reg),
        .I4(prog_full_i),
        .O(\goreg_dm.dout_i_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[0]),
        .Q(argen_to_mcpf_payload),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[1]),
        .Q(ar_fifo_payload[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[2]),
        .Q(ar_fifo_payload[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[3]),
        .Q(ar_fifo_payload[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[4]),
        .Q(ar_fifo_payload[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[5]),
        .Q(ar_fifo_payload[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[6]),
        .Q(ar_fifo_payload[6]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h3ACA)) 
    \pkt_cnt_reg[0]_i_1 
       (.I0(ar_fifo_payload[1]),
        .I1(curr_state_reg),
        .I2(curr_state),
        .I3(\pkt_cnt_reg_reg[5] [0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hCFAA30AA)) 
    \pkt_cnt_reg[1]_i_1 
       (.I0(ar_fifo_payload[2]),
        .I1(\pkt_cnt_reg_reg[5] [0]),
        .I2(curr_state_reg),
        .I3(curr_state),
        .I4(\pkt_cnt_reg_reg[5] [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFF3AAAA000CAAAA)) 
    \pkt_cnt_reg[2]_i_1 
       (.I0(ar_fifo_payload[3]),
        .I1(curr_state_reg),
        .I2(\pkt_cnt_reg_reg[5] [0]),
        .I3(\pkt_cnt_reg_reg[5] [1]),
        .I4(curr_state),
        .I5(\pkt_cnt_reg_reg[5] [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCA3A)) 
    \pkt_cnt_reg[3]_i_1 
       (.I0(ar_fifo_payload[4]),
        .I1(\pkt_cnt_reg_reg[1] ),
        .I2(curr_state),
        .I3(\pkt_cnt_reg_reg[5] [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCA3A)) 
    \pkt_cnt_reg[4]_i_1 
       (.I0(ar_fifo_payload[5]),
        .I1(\pkt_cnt_reg_reg[2] ),
        .I2(curr_state),
        .I3(\pkt_cnt_reg_reg[5] [4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hFCAA03AA)) 
    \pkt_cnt_reg[5]_i_1 
       (.I0(ar_fifo_payload[6]),
        .I1(\pkt_cnt_reg_reg[2] ),
        .I2(\pkt_cnt_reg_reg[5] [4]),
        .I3(curr_state),
        .I4(\pkt_cnt_reg_reg[5] [5]),
        .O(D[5]));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module design_1_axi_vfifo_ctrl_0_0_memory__parameterized2
   (ENB_dly_D,
    \gpregsm1.curr_fwft_state_reg[1] ,
    Q,
    \gfwd_mode.storage_data1_reg[39] ,
    D,
    curr_state_reg,
    \tlen_cntr_reg_reg[6] ,
    \tlen_cntr_reg_reg[5] ,
    \tlen_cntr_reg_reg[4] ,
    \tlen_cntr_reg_reg[3] ,
    aclk,
    ENB_I,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    DIN,
    WEBWE,
    curr_state,
    \tlen_cntr_reg_reg[0] ,
    \gfwd_mode.m_valid_i_reg ,
    \tlen_cntr_reg_reg[0]_0 ,
    \tlen_cntr_reg_reg[6]_0 ,
    out,
    mcpf_to_argen_tvalid,
    E);
  output ENB_dly_D;
  output \gpregsm1.curr_fwft_state_reg[1] ;
  output [11:0]Q;
  output \gfwd_mode.storage_data1_reg[39] ;
  output [3:0]D;
  output curr_state_reg;
  output \tlen_cntr_reg_reg[6] ;
  output \tlen_cntr_reg_reg[5] ;
  output \tlen_cntr_reg_reg[4] ;
  output \tlen_cntr_reg_reg[3] ;
  input aclk;
  input ENB_I;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [14:0]DIN;
  input [0:0]WEBWE;
  input curr_state;
  input \tlen_cntr_reg_reg[0] ;
  input \gfwd_mode.m_valid_i_reg ;
  input \tlen_cntr_reg_reg[0]_0 ;
  input \tlen_cntr_reg_reg[6]_0 ;
  input out;
  input mcpf_to_argen_tvalid;
  input [0:0]E;

  wire [3:0]D;
  wire [14:0]DIN;
  wire [0:0]E;
  wire ENB_I;
  wire ENB_dly_D;
  wire [11:0]Q;
  wire [0:0]WEBWE;
  wire aclk;
  wire curr_state;
  wire curr_state_i_4_n_0;
  wire curr_state_reg;
  wire [14:0]doutb;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1[39]_i_3_n_0 ;
  wire \gfwd_mode.storage_data1[39]_i_7_n_0 ;
  wire \gfwd_mode.storage_data1_reg[39] ;
  wire \gpregsm1.curr_fwft_state_reg[1] ;
  wire mcpf_to_argen_tvalid;
  wire out;
  wire [14:4]tdest_fifo_dout;
  wire \tlen_cntr_reg_reg[0] ;
  wire \tlen_cntr_reg_reg[0]_0 ;
  wire \tlen_cntr_reg_reg[3] ;
  wire \tlen_cntr_reg_reg[4] ;
  wire \tlen_cntr_reg_reg[5] ;
  wire \tlen_cntr_reg_reg[6] ;
  wire \tlen_cntr_reg_reg[6]_0 ;

  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    curr_state_i_2__0
       (.I0(Q[8]),
        .I1(Q[9]),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(Q[5]),
        .I5(curr_state_i_4_n_0),
        .O(curr_state_reg));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'hE)) 
    curr_state_i_4
       (.I0(Q[10]),
        .I1(Q[11]),
        .O(curr_state_i_4_n_0));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1__parameterized5 \gbm.gbmg.gbmga.ngecc.bmg 
       (.D({doutb[14],doutb[12:0]}),
        .DIN(DIN),
        .ENB_I(ENB_I),
        .ENB_dly_D(ENB_dly_D),
        .WEBWE(WEBWE),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .out(out));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \gfwd_mode.storage_data1[33]_i_1 
       (.I0(Q[4]),
        .I1(tdest_fifo_dout[4]),
        .I2(\tlen_cntr_reg_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \gfwd_mode.storage_data1[35]_i_1 
       (.I0(Q[4]),
        .I1(tdest_fifo_dout[4]),
        .I2(\tlen_cntr_reg_reg[0] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \gfwd_mode.storage_data1[39]_i_1__0 
       (.I0(\gfwd_mode.m_valid_i_reg ),
        .I1(Q[3]),
        .I2(\gfwd_mode.storage_data1[39]_i_3_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h88888888888888F8)) 
    \gfwd_mode.storage_data1[39]_i_3 
       (.I0(\tlen_cntr_reg_reg[0]_0 ),
        .I1(\tlen_cntr_reg_reg[6]_0 ),
        .I2(\gfwd_mode.storage_data1_reg[39] ),
        .I3(Q[11]),
        .I4(Q[10]),
        .I5(\gfwd_mode.storage_data1[39]_i_7_n_0 ),
        .O(\gfwd_mode.storage_data1[39]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \gfwd_mode.storage_data1[39]_i_6 
       (.I0(Q[5]),
        .I1(curr_state),
        .I2(Q[7]),
        .I3(Q[6]),
        .O(\gfwd_mode.storage_data1_reg[39] ));
  LUT2 #(
    .INIT(4'hE)) 
    \gfwd_mode.storage_data1[39]_i_7 
       (.I0(Q[8]),
        .I1(Q[9]),
        .O(\gfwd_mode.storage_data1[39]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \gfwd_mode.storage_data1[40]_i_1 
       (.I0(\gfwd_mode.m_valid_i_reg ),
        .I1(tdest_fifo_dout[14]),
        .I2(\gfwd_mode.storage_data1[39]_i_3_n_0 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \goreg_bm.dout_i[14]_i_3 
       (.I0(Q[11]),
        .I1(Q[10]),
        .I2(Q[9]),
        .I3(Q[8]),
        .O(\gpregsm1.curr_fwft_state_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(doutb[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(doutb[10]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(doutb[11]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[12] 
       (.C(aclk),
        .CE(E),
        .D(doutb[12]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[14] 
       (.C(aclk),
        .CE(E),
        .D(doutb[14]),
        .Q(tdest_fifo_dout[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(doutb[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(doutb[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(doutb[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(doutb[4]),
        .Q(tdest_fifo_dout[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(doutb[5]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(doutb[6]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(doutb[7]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(doutb[8]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(doutb[9]),
        .Q(Q[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \tlen_cntr_reg[3]_i_2 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[7]),
        .O(\tlen_cntr_reg_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \tlen_cntr_reg[4]_i_2 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(Q[8]),
        .O(\tlen_cntr_reg_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \tlen_cntr_reg[5]_i_2 
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[7]),
        .I4(Q[9]),
        .O(\tlen_cntr_reg_reg[5] ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \tlen_cntr_reg[6]_i_2 
       (.I0(Q[9]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(Q[8]),
        .I5(Q[10]),
        .O(\tlen_cntr_reg_reg[6] ));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module design_1_axi_vfifo_ctrl_0_0_memory__parameterized3
   (Q_reg,
    \goreg_dm.dout_i_reg[0]_0 ,
    aclk,
    D,
    E,
    \gc0.count_d1_reg[5] ,
    \gcc0.gc0.count_d1_reg[5] ,
    \gpregsm1.curr_fwft_state_reg[0] ,
    mux4_out,
    m_axi_bvalid,
    empty_fwft_i_reg,
    Q_reg_0,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ,
    out);
  output Q_reg;
  output \goreg_dm.dout_i_reg[0]_0 ;
  input aclk;
  input [1:0]D;
  input [0:0]E;
  input [5:0]\gc0.count_d1_reg[5] ;
  input [5:0]\gcc0.gc0.count_d1_reg[5] ;
  input \gpregsm1.curr_fwft_state_reg[0] ;
  input [0:0]mux4_out;
  input m_axi_bvalid;
  input empty_fwft_i_reg;
  input Q_reg_0;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ;
  input [1:0]out;

  wire [1:0]D;
  wire [0:0]E;
  wire Q_reg;
  wire Q_reg_0;
  wire aclk;
  wire [0:0]dout_i;
  wire empty_fwft_i_reg;
  wire [5:0]\gc0.count_d1_reg[5] ;
  wire [5:0]\gcc0.gc0.count_d1_reg[5] ;
  wire \goreg_dm.dout_i[0]_i_1_n_0 ;
  wire \goreg_dm.dout_i_reg[0]_0 ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire m_axi_bvalid;
  wire [0:0]mux4_out;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ;
  wire [1:0]out;

  LUT5 #(
    .INIT(32'hFF3FAA2A)) 
    Q_i_1__2
       (.I0(mux4_out),
        .I1(\goreg_dm.dout_i_reg[0]_0 ),
        .I2(m_axi_bvalid),
        .I3(empty_fwft_i_reg),
        .I4(Q_reg_0),
        .O(Q_reg));
  design_1_axi_vfifo_ctrl_0_0_dmem__parameterized1 \gdm.dm_gen.dm 
       (.D(D),
        .E(E),
        .aclk(aclk),
        .dout_i(dout_i),
        .\gc0.count_d1_reg[5] (\gc0.count_d1_reg[5] ),
        .\gcc0.gc0.count_d1_reg[5] (\gcc0.gc0.count_d1_reg[5] ),
        .\gpregsm1.curr_fwft_state_reg[0] (\gpregsm1.curr_fwft_state_reg[0] ));
  LUT6 #(
    .INIT(64'hBFBFFFBF80800080)) 
    \goreg_dm.dout_i[0]_i_1 
       (.I0(dout_i),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ),
        .I2(out[1]),
        .I3(out[0]),
        .I4(m_axi_bvalid),
        .I5(\goreg_dm.dout_i_reg[0]_0 ),
        .O(\goreg_dm.dout_i[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\goreg_dm.dout_i[0]_i_1_n_0 ),
        .Q(\goreg_dm.dout_i_reg[0]_0 ),
        .R(1'b0));
endmodule

module design_1_axi_vfifo_ctrl_0_0_multi_channel_fifo
   (rom_rd_addr_i,
    ram_init_done_i,
    \active_ch_dly_reg[1]_6 ,
    sdp_rd_addr_in_i,
    pntrs_eql_dly,
    \active_ch_dly_reg[2][0] ,
    mcdf_to_awgen_tvalid,
    Q_reg,
    Q_reg_0,
    ADDRD,
    rom_rd_addr_int,
    \gin_reg.wr_pntr_pf_dly_reg[13] ,
    rom_rd_addr_int_0,
    \aw_len_i_reg[7] ,
    \gfwd_mode.storage_data1_reg[1] ,
    \packet_cnt_reg[0] ,
    S,
    addr_rollover_r_reg,
    Q_reg_1,
    Q,
    aclk,
    \gfwd_mode.m_valid_i_reg ,
    \gfwd_mode.storage_data1_reg[36] ,
    \gfwd_mode.m_valid_i_reg_0 ,
    areset_d1,
    mcdf_full,
    ADDRA,
    sdp_rd_addr_in_i_1,
    \gfwd_mode.storage_data1_reg[0] ,
    sdp_rd_addr_in_i_2,
    awgen_to_mctf_tvalid,
    PAYLOAD_S2MM,
    sdpo_int,
    CO,
    E,
    D);
  output rom_rd_addr_i;
  output ram_init_done_i;
  output \active_ch_dly_reg[1]_6 ;
  output sdp_rd_addr_in_i;
  output pntrs_eql_dly;
  output \active_ch_dly_reg[2][0] ;
  output mcdf_to_awgen_tvalid;
  output Q_reg;
  output Q_reg_0;
  output [0:0]ADDRD;
  output rom_rd_addr_int;
  output [0:0]\gin_reg.wr_pntr_pf_dly_reg[13] ;
  output rom_rd_addr_int_0;
  output [0:0]\aw_len_i_reg[7] ;
  output [0:0]\gfwd_mode.storage_data1_reg[1] ;
  output [0:0]\packet_cnt_reg[0] ;
  output [0:0]S;
  output [66:0]addr_rollover_r_reg;
  output [0:0]Q_reg_1;
  input [1:0]Q;
  input aclk;
  input \gfwd_mode.m_valid_i_reg ;
  input \gfwd_mode.storage_data1_reg[36] ;
  input \gfwd_mode.m_valid_i_reg_0 ;
  input areset_d1;
  input [1:0]mcdf_full;
  input [0:0]ADDRA;
  input sdp_rd_addr_in_i_1;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;
  input sdp_rd_addr_in_i_2;
  input awgen_to_mctf_tvalid;
  input [0:0]PAYLOAD_S2MM;
  input [0:0]sdpo_int;
  input [0:0]CO;
  input [0:0]E;
  input [32:0]D;

  wire [0:0]ADDRA;
  wire [0:0]ADDRD;
  wire [0:0]CO;
  wire [32:0]D;
  wire [0:0]E;
  wire [0:0]PAYLOAD_S2MM;
  wire [1:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire [0:0]Q_reg_1;
  wire [0:0]S;
  wire aclk;
  wire \active_ch_dly_reg[1]_6 ;
  wire \active_ch_dly_reg[2][0] ;
  wire [66:0]addr_rollover_r_reg;
  wire areset_d1;
  wire [0:0]\aw_len_i_reg[7] ;
  wire awgen_to_mctf_tvalid;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[1] ;
  wire \gfwd_mode.storage_data1_reg[36] ;
  wire [0:0]\gin_reg.wr_pntr_pf_dly_reg[13] ;
  wire [1:0]mcdf_full;
  wire mcdf_to_awgen_tvalid;
  wire mcf_dfl_rd_inst_n_0;
  wire mcf_dfl_rd_inst_n_5;
  wire mcf_dfl_wr_inst_n_100;
  wire mcf_dfl_wr_inst_n_101;
  wire mcf_dfl_wr_inst_n_102;
  wire mcf_dfl_wr_inst_n_103;
  wire mcf_dfl_wr_inst_n_104;
  wire mcf_dfl_wr_inst_n_105;
  wire mcf_dfl_wr_inst_n_106;
  wire mcf_dfl_wr_inst_n_107;
  wire mcf_dfl_wr_inst_n_108;
  wire mcf_dfl_wr_inst_n_109;
  wire mcf_dfl_wr_inst_n_110;
  wire mcf_dfl_wr_inst_n_111;
  wire mcf_dfl_wr_inst_n_112;
  wire mcf_dfl_wr_inst_n_113;
  wire mcf_dfl_wr_inst_n_114;
  wire mcf_dfl_wr_inst_n_115;
  wire mcf_dfl_wr_inst_n_116;
  wire mcf_dfl_wr_inst_n_117;
  wire mcf_dfl_wr_inst_n_2;
  wire mcf_dfl_wr_inst_n_5;
  wire mcf_dfl_wr_inst_n_86;
  wire mcf_dfl_wr_inst_n_87;
  wire mcf_dfl_wr_inst_n_88;
  wire mcf_dfl_wr_inst_n_89;
  wire mcf_dfl_wr_inst_n_90;
  wire mcf_dfl_wr_inst_n_91;
  wire mcf_dfl_wr_inst_n_92;
  wire mcf_dfl_wr_inst_n_93;
  wire mcf_dfl_wr_inst_n_94;
  wire mcf_dfl_wr_inst_n_95;
  wire mcf_dfl_wr_inst_n_96;
  wire mcf_dfl_wr_inst_n_97;
  wire mcf_dfl_wr_inst_n_98;
  wire mcf_dfl_wr_inst_n_99;
  wire p_0_out;
  wire [0:0]\packet_cnt_reg[0] ;
  wire pntrs_eql_dly;
  wire ram_init_done_i;
  wire [12:0]rd_pntr_pf;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int;
  wire rom_rd_addr_int_0;
  wire rom_rd_addr_int_1;
  wire sdp_rd_addr_in_i;
  wire sdp_rd_addr_in_i_1;
  wire sdp_rd_addr_in_i_2;
  wire sdp_rd_addr_out_i;
  wire [0:0]sdpo_int;

  design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized0 mcf_dfl_rd_inst
       (.Q(Q),
        .Q_reg(mcf_dfl_rd_inst_n_5),
        .aclk(aclk),
        .\active_ch_dly_reg[2][0]_0 (\active_ch_dly_reg[2][0] ),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg_0 ),
        .\gfwd_mode.storage_data1_reg[0] (sdp_rd_addr_out_i),
        .\gfwd_mode.storage_data1_reg[0]_0 (mcf_dfl_wr_inst_n_5),
        .\gfwd_mode.storage_data1_reg[36] (\gfwd_mode.storage_data1_reg[36] ),
        .\gin_reg.rd_pntr_pf_dly_reg[12] (rd_pntr_pf),
        .\gin_reg.rd_pntr_roll_over_dly_reg (mcf_dfl_rd_inst_n_0),
        .\init_addr_reg[0] (rom_rd_addr_i),
        .p_0_out(p_0_out),
        .pntrs_eql_dly(pntrs_eql_dly),
        .ram_init_done_i_reg_rep(mcf_dfl_wr_inst_n_2),
        .rom_rd_addr_int(rom_rd_addr_int_1),
        .sdpo_int({mcf_dfl_wr_inst_n_86,mcf_dfl_wr_inst_n_87,mcf_dfl_wr_inst_n_88,mcf_dfl_wr_inst_n_89,mcf_dfl_wr_inst_n_90,mcf_dfl_wr_inst_n_91,mcf_dfl_wr_inst_n_92,mcf_dfl_wr_inst_n_93,mcf_dfl_wr_inst_n_94,mcf_dfl_wr_inst_n_95,mcf_dfl_wr_inst_n_96,mcf_dfl_wr_inst_n_97,mcf_dfl_wr_inst_n_98,mcf_dfl_wr_inst_n_99,mcf_dfl_wr_inst_n_100,mcf_dfl_wr_inst_n_101,mcf_dfl_wr_inst_n_102,mcf_dfl_wr_inst_n_103,mcf_dfl_wr_inst_n_104,mcf_dfl_wr_inst_n_105,mcf_dfl_wr_inst_n_106,mcf_dfl_wr_inst_n_107,mcf_dfl_wr_inst_n_108,mcf_dfl_wr_inst_n_109,mcf_dfl_wr_inst_n_110,mcf_dfl_wr_inst_n_111,mcf_dfl_wr_inst_n_112,mcf_dfl_wr_inst_n_113,mcf_dfl_wr_inst_n_114,mcf_dfl_wr_inst_n_115,mcf_dfl_wr_inst_n_116,mcf_dfl_wr_inst_n_117}),
        .storage_data1(sdp_rd_addr_in_i));
  design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic mcf_dfl_wr_inst
       (.ADDRA(ADDRA),
        .ADDRD(ADDRD),
        .CO(CO),
        .D(D),
        .E(E),
        .PAYLOAD_S2MM(PAYLOAD_S2MM),
        .Q(Q),
        .Q_reg(Q_reg),
        .Q_reg_0(Q_reg_0),
        .Q_reg_1(Q_reg_1),
        .S(S),
        .aclk(aclk),
        .\active_ch_dly_reg[1]_6 (\active_ch_dly_reg[1]_6 ),
        .\active_ch_dly_reg[4][0]_0 (mcf_dfl_rd_inst_n_5),
        .addr_rollover_r_reg(mcdf_to_awgen_tvalid),
        .addr_rollover_r_reg_0(addr_rollover_r_reg),
        .areset_d1(areset_d1),
        .\aw_len_i_reg[7] (\aw_len_i_reg[7] ),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[0] (sdp_rd_addr_out_i),
        .\gfwd_mode.storage_data1_reg[0]_0 (mcf_dfl_rd_inst_n_0),
        .\gfwd_mode.storage_data1_reg[0]_1 (rd_pntr_pf),
        .\gfwd_mode.storage_data1_reg[0]_2 (\gfwd_mode.storage_data1_reg[0] ),
        .\gfwd_mode.storage_data1_reg[1] (\gfwd_mode.storage_data1_reg[1] ),
        .\gin_reg.rd_pntr_roll_over_dly_reg (mcf_dfl_wr_inst_n_5),
        .\gin_reg.wr_pntr_pf_dly_reg[13] (ram_init_done_i),
        .\gin_reg.wr_pntr_pf_dly_reg[13]_0 (\gin_reg.wr_pntr_pf_dly_reg[13] ),
        .\gstage1.q_dly_reg[31] (mcf_dfl_wr_inst_n_2),
        .\gstage1.q_dly_reg[31]_0 ({mcf_dfl_wr_inst_n_86,mcf_dfl_wr_inst_n_87,mcf_dfl_wr_inst_n_88,mcf_dfl_wr_inst_n_89,mcf_dfl_wr_inst_n_90,mcf_dfl_wr_inst_n_91,mcf_dfl_wr_inst_n_92,mcf_dfl_wr_inst_n_93,mcf_dfl_wr_inst_n_94,mcf_dfl_wr_inst_n_95,mcf_dfl_wr_inst_n_96,mcf_dfl_wr_inst_n_97,mcf_dfl_wr_inst_n_98,mcf_dfl_wr_inst_n_99,mcf_dfl_wr_inst_n_100,mcf_dfl_wr_inst_n_101,mcf_dfl_wr_inst_n_102,mcf_dfl_wr_inst_n_103,mcf_dfl_wr_inst_n_104,mcf_dfl_wr_inst_n_105,mcf_dfl_wr_inst_n_106,mcf_dfl_wr_inst_n_107,mcf_dfl_wr_inst_n_108,mcf_dfl_wr_inst_n_109,mcf_dfl_wr_inst_n_110,mcf_dfl_wr_inst_n_111,mcf_dfl_wr_inst_n_112,mcf_dfl_wr_inst_n_113,mcf_dfl_wr_inst_n_114,mcf_dfl_wr_inst_n_115,mcf_dfl_wr_inst_n_116,mcf_dfl_wr_inst_n_117}),
        .mcdf_full(mcdf_full),
        .p_0_out(p_0_out),
        .\packet_cnt_reg[0] (\packet_cnt_reg[0] ),
        .ram_init_done_i_reg(rom_rd_addr_i),
        .rom_rd_addr_int(rom_rd_addr_int),
        .rom_rd_addr_int_0(rom_rd_addr_int_0),
        .rom_rd_addr_int_1(rom_rd_addr_int_1),
        .sdp_rd_addr_in_i_1(sdp_rd_addr_in_i_1),
        .sdp_rd_addr_in_i_2(sdp_rd_addr_in_i_2),
        .sdpo_int(sdpo_int),
        .storage_data1(sdp_rd_addr_in_i));
endmodule

(* ORIG_REF_NAME = "multi_channel_fifo" *) 
module design_1_axi_vfifo_ctrl_0_0_multi_channel_fifo__parameterized0
   (active_ch_dly_reg_r_3,
    \active_ch_dly_reg[4][0] ,
    D,
    bram_rd_en,
    CO,
    sdpo_int,
    Q_reg,
    Q_reg_0,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[4] ,
    ENA_I,
    ENA_I_0,
    ENA_I_1,
    ENA_I_2,
    ENA_I_3,
    ENA_I_4,
    ENA_I_5,
    ENA_I_6,
    ENA_I_7,
    ENA_I_8,
    ENA_I_9,
    ENA_I_10,
    ENB_I,
    ENB_I_11,
    ENB_I_12,
    ENB_I_13,
    ENB_I_14,
    ENB_I_15,
    ENB_I_16,
    ENB_I_17,
    ENB_I_18,
    ENB_I_19,
    ENB_I_20,
    ENB_I_21,
    Q,
    aclk,
    ADDRA,
    ADDRD,
    rom_rd_addr_int,
    \gfwd_mode.storage_data1_reg[45] ,
    areset_d1,
    awgen_to_mctf_tvalid,
    \gfwd_rev.storage_data1_reg[0] ,
    argen_to_mctf_tvalid,
    ram_init_done_i,
    mctf_full,
    S,
    rom_rd_addr_i,
    E,
    addr_rollover_r_reg,
    DI,
    \pf_thresh_dly_reg[2][14] ,
    ENA_dly_D,
    ENB_dly_D);
  output active_ch_dly_reg_r_3;
  output \active_ch_dly_reg[4][0] ;
  output [0:0]D;
  output bram_rd_en;
  output [0:0]CO;
  output [0:0]sdpo_int;
  output Q_reg;
  output Q_reg_0;
  output [29:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [16:0]\no_softecc_sel_reg.ce_pri.sel_pipe_reg[4] ;
  output ENA_I;
  output ENA_I_0;
  output ENA_I_1;
  output ENA_I_2;
  output ENA_I_3;
  output ENA_I_4;
  output ENA_I_5;
  output ENA_I_6;
  output ENA_I_7;
  output ENA_I_8;
  output ENA_I_9;
  output ENA_I_10;
  output ENB_I;
  output ENB_I_11;
  output ENB_I_12;
  output ENB_I_13;
  output ENB_I_14;
  output ENB_I_15;
  output ENB_I_16;
  output ENB_I_17;
  output ENB_I_18;
  output ENB_I_19;
  output ENB_I_20;
  output ENB_I_21;
  input [1:0]Q;
  input aclk;
  input [0:0]ADDRA;
  input [0:0]ADDRD;
  input rom_rd_addr_int;
  input \gfwd_mode.storage_data1_reg[45] ;
  input areset_d1;
  input awgen_to_mctf_tvalid;
  input \gfwd_rev.storage_data1_reg[0] ;
  input argen_to_mctf_tvalid;
  input ram_init_done_i;
  input [1:0]mctf_full;
  input [0:0]S;
  input rom_rd_addr_i;
  input [0:0]E;
  input [6:0]addr_rollover_r_reg;
  input [7:0]DI;
  input \pf_thresh_dly_reg[2][14] ;
  input ENA_dly_D;
  input ENB_dly_D;

  wire [0:0]ADDRA;
  wire [0:0]ADDRD;
  wire [0:0]CO;
  wire [0:0]D;
  wire [29:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [7:0]DI;
  wire [0:0]E;
  wire ENA_I;
  wire ENA_I_0;
  wire ENA_I_1;
  wire ENA_I_10;
  wire ENA_I_2;
  wire ENA_I_3;
  wire ENA_I_4;
  wire ENA_I_5;
  wire ENA_I_6;
  wire ENA_I_7;
  wire ENA_I_8;
  wire ENA_I_9;
  wire ENA_dly_D;
  wire ENB_I;
  wire ENB_I_11;
  wire ENB_I_12;
  wire ENB_I_13;
  wire ENB_I_14;
  wire ENB_I_15;
  wire ENB_I_16;
  wire ENB_I_17;
  wire ENB_I_18;
  wire ENB_I_19;
  wire ENB_I_20;
  wire ENB_I_21;
  wire ENB_dly_D;
  wire [1:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire [0:0]S;
  wire aclk;
  wire \active_ch_dly_reg[4][0] ;
  wire active_ch_dly_reg_r_3;
  wire [6:0]addr_rollover_r_reg;
  wire areset_d1;
  wire argen_to_mctf_tvalid;
  wire awgen_to_mctf_tvalid;
  wire bram_rd_en;
  wire \gfwd_mode.storage_data1_reg[45] ;
  wire \gfwd_rev.storage_data1_reg[0] ;
  wire mcf_dfl_rd_inst_n_1;
  wire mcf_dfl_rd_inst_n_10;
  wire mcf_dfl_rd_inst_n_11;
  wire mcf_dfl_rd_inst_n_12;
  wire mcf_dfl_rd_inst_n_13;
  wire mcf_dfl_rd_inst_n_14;
  wire mcf_dfl_rd_inst_n_15;
  wire mcf_dfl_rd_inst_n_16;
  wire mcf_dfl_rd_inst_n_17;
  wire mcf_dfl_rd_inst_n_18;
  wire mcf_dfl_rd_inst_n_19;
  wire mcf_dfl_rd_inst_n_2;
  wire mcf_dfl_rd_inst_n_20;
  wire mcf_dfl_rd_inst_n_5;
  wire mcf_dfl_rd_inst_n_6;
  wire mcf_dfl_rd_inst_n_7;
  wire mcf_dfl_rd_inst_n_8;
  wire mcf_dfl_rd_inst_n_9;
  wire mcf_dfl_wr_inst_n_2;
  wire mcf_dfl_wr_inst_n_37;
  wire mcf_dfl_wr_inst_n_38;
  wire mcf_dfl_wr_inst_n_39;
  wire mcf_dfl_wr_inst_n_40;
  wire mcf_dfl_wr_inst_n_41;
  wire mcf_dfl_wr_inst_n_42;
  wire mcf_dfl_wr_inst_n_43;
  wire mcf_dfl_wr_inst_n_44;
  wire mcf_dfl_wr_inst_n_45;
  wire mcf_dfl_wr_inst_n_46;
  wire mcf_dfl_wr_inst_n_47;
  wire mcf_dfl_wr_inst_n_48;
  wire mcf_dfl_wr_inst_n_49;
  wire mcf_dfl_wr_inst_n_50;
  wire mcf_dfl_wr_inst_n_51;
  wire mcf_dfl_wr_inst_n_52;
  wire [1:0]mctf_full;
  wire [16:0]\no_softecc_sel_reg.ce_pri.sel_pipe_reg[4] ;
  wire p_0_out;
  wire \pf_thresh_dly_reg[2][14] ;
  wire ram_init_done_i;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int;
  wire [0:0]sdpo_int;

  design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized2 mcf_dfl_rd_inst
       (.ADDRA(ADDRA),
        .ENB_I(ENB_I),
        .ENB_I_11(ENB_I_11),
        .ENB_I_12(ENB_I_12),
        .ENB_I_13(ENB_I_13),
        .ENB_I_14(ENB_I_14),
        .ENB_I_15(ENB_I_15),
        .ENB_I_16(ENB_I_16),
        .ENB_I_17(ENB_I_17),
        .ENB_I_18(ENB_I_18),
        .ENB_I_19(ENB_I_19),
        .ENB_I_20(ENB_I_20),
        .ENB_I_21(ENB_I_21),
        .ENB_dly_D(ENB_dly_D),
        .Q(Q),
        .Q_reg(mcf_dfl_rd_inst_n_1),
        .aclk(aclk),
        .active_ch_dly_reg_r_3(\active_ch_dly_reg[4][0] ),
        .areset_d1(areset_d1),
        .argen_to_mctf_tvalid(argen_to_mctf_tvalid),
        .\gfwd_mode.storage_data1_reg[0] (D),
        .\gfwd_mode.storage_data1_reg[0]_0 (mcf_dfl_wr_inst_n_2),
        .\gfwd_mode.storage_data1_reg[0]_1 ({mcf_dfl_wr_inst_n_37,mcf_dfl_wr_inst_n_38,mcf_dfl_wr_inst_n_39,mcf_dfl_wr_inst_n_40,mcf_dfl_wr_inst_n_41,mcf_dfl_wr_inst_n_42,mcf_dfl_wr_inst_n_43,mcf_dfl_wr_inst_n_44,mcf_dfl_wr_inst_n_45,mcf_dfl_wr_inst_n_46,mcf_dfl_wr_inst_n_47,mcf_dfl_wr_inst_n_48,mcf_dfl_wr_inst_n_49,mcf_dfl_wr_inst_n_50,mcf_dfl_wr_inst_n_51,mcf_dfl_wr_inst_n_52}),
        .\gfwd_rev.storage_data1_reg[0] (\gfwd_rev.storage_data1_reg[0] ),
        .\gin_reg.rd_pntr_roll_over_dly_reg (mcf_dfl_rd_inst_n_2),
        .\gnstage1.q_dly_reg[0][0] (bram_rd_en),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[4] (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[4] ),
        .p_0_out(p_0_out),
        .\pf_thresh_dly_reg[2][14] (\pf_thresh_dly_reg[2][14] ),
        .ram_init_done_i(ram_init_done_i),
        .rom_rd_addr_i(rom_rd_addr_i),
        .rom_rd_addr_int(rom_rd_addr_int),
        .sdpo_int({mcf_dfl_rd_inst_n_5,mcf_dfl_rd_inst_n_6,mcf_dfl_rd_inst_n_7,mcf_dfl_rd_inst_n_8,mcf_dfl_rd_inst_n_9,mcf_dfl_rd_inst_n_10,mcf_dfl_rd_inst_n_11,mcf_dfl_rd_inst_n_12,mcf_dfl_rd_inst_n_13,mcf_dfl_rd_inst_n_14,mcf_dfl_rd_inst_n_15,mcf_dfl_rd_inst_n_16,mcf_dfl_rd_inst_n_17,mcf_dfl_rd_inst_n_18,mcf_dfl_rd_inst_n_19,mcf_dfl_rd_inst_n_20}));
  design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized1 mcf_dfl_wr_inst
       (.ADDRA(ADDRA),
        .ADDRD(ADDRD),
        .CO(CO),
        .D({mcf_dfl_rd_inst_n_5,mcf_dfl_rd_inst_n_6,mcf_dfl_rd_inst_n_7,mcf_dfl_rd_inst_n_8,mcf_dfl_rd_inst_n_9,mcf_dfl_rd_inst_n_10,mcf_dfl_rd_inst_n_11,mcf_dfl_rd_inst_n_12,mcf_dfl_rd_inst_n_13,mcf_dfl_rd_inst_n_14,mcf_dfl_rd_inst_n_15,mcf_dfl_rd_inst_n_16,mcf_dfl_rd_inst_n_17,mcf_dfl_rd_inst_n_18,mcf_dfl_rd_inst_n_19,mcf_dfl_rd_inst_n_20}),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .DI(DI),
        .E(E),
        .ENA_I(ENA_I),
        .ENA_I_0(ENA_I_0),
        .ENA_I_1(ENA_I_1),
        .ENA_I_10(ENA_I_10),
        .ENA_I_2(ENA_I_2),
        .ENA_I_3(ENA_I_3),
        .ENA_I_4(ENA_I_4),
        .ENA_I_5(ENA_I_5),
        .ENA_I_6(ENA_I_6),
        .ENA_I_7(ENA_I_7),
        .ENA_I_8(ENA_I_8),
        .ENA_I_9(ENA_I_9),
        .ENA_dly_D(ENA_dly_D),
        .Q(Q),
        .Q_reg(Q_reg),
        .Q_reg_0(Q_reg_0),
        .S(S),
        .aclk(aclk),
        .\active_ch_dly_reg[4][0]_0 (\active_ch_dly_reg[4][0] ),
        .\active_ch_dly_reg[4][0]_1 (mcf_dfl_rd_inst_n_1),
        .active_ch_dly_reg_r_3_0(active_ch_dly_reg_r_3),
        .addr_rollover_r_reg(addr_rollover_r_reg),
        .areset_d1(areset_d1),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .\gfwd_mode.storage_data1_reg[0] (D),
        .\gfwd_mode.storage_data1_reg[45] (mcf_dfl_rd_inst_n_2),
        .\gfwd_mode.storage_data1_reg[45]_0 (\gfwd_mode.storage_data1_reg[45] ),
        .\gin_reg.rd_pntr_roll_over_dly_reg (mcf_dfl_wr_inst_n_2),
        .\gin_reg.wr_pntr_pf_dly_reg[15] ({mcf_dfl_wr_inst_n_37,mcf_dfl_wr_inst_n_38,mcf_dfl_wr_inst_n_39,mcf_dfl_wr_inst_n_40,mcf_dfl_wr_inst_n_41,mcf_dfl_wr_inst_n_42,mcf_dfl_wr_inst_n_43,mcf_dfl_wr_inst_n_44,mcf_dfl_wr_inst_n_45,mcf_dfl_wr_inst_n_46,mcf_dfl_wr_inst_n_47,mcf_dfl_wr_inst_n_48,mcf_dfl_wr_inst_n_49,mcf_dfl_wr_inst_n_50,mcf_dfl_wr_inst_n_51,mcf_dfl_wr_inst_n_52}),
        .mctf_full(mctf_full),
        .p_0_out(p_0_out),
        .\pf_thresh_dly_reg[2][14] (\pf_thresh_dly_reg[2][14] ),
        .ram_init_done_i(ram_init_done_i),
        .rom_rd_addr_i(rom_rd_addr_i),
        .sdpo_int(sdpo_int));
endmodule

(* ORIG_REF_NAME = "multi_channel_fifo" *) 
module design_1_axi_vfifo_ctrl_0_0_multi_channel_fifo__parameterized1
   (\gclr.prog_full_i_reg ,
    \greg_out.QSPO_reg[15] ,
    D,
    bram_rd_en,
    Q_reg,
    Q_reg_0,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[4] ,
    ENA_I,
    ENA_I_0,
    ENA_I_1,
    ENA_I_2,
    ENA_I_3,
    ENA_I_4,
    ENA_I_5,
    ENA_I_6,
    ENA_I_7,
    ENA_I_8,
    ENA_I_9,
    ENB_I,
    ENB_I_10,
    ENB_I_11,
    ENB_I_12,
    ENB_I_13,
    ENB_I_14,
    ENB_I_15,
    ENB_I_16,
    ENB_I_17,
    ENB_I_18,
    ENB_I_19,
    Q,
    aclk,
    active_ch_dly_reg_r_3,
    \gfwd_mode.storage_data1_reg[0] ,
    rom_rd_addr_int,
    areset_d1,
    awgen_to_mcpf_tvalid,
    \goreg_dm.dout_i_reg[0] ,
    argen_to_mcpf_tvalid,
    ram_init_done_i,
    mcpf_full,
    rom_rd_addr_i,
    E,
    tstart_reg,
    ENA_dly_D,
    ENB_dly_D);
  output \gclr.prog_full_i_reg ;
  output [0:0]\greg_out.QSPO_reg[15] ;
  output [0:0]D;
  output bram_rd_en;
  output Q_reg;
  output Q_reg_0;
  output [27:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [16:0]\no_softecc_sel_reg.ce_pri.sel_pipe_reg[4] ;
  output ENA_I;
  output ENA_I_0;
  output ENA_I_1;
  output ENA_I_2;
  output ENA_I_3;
  output ENA_I_4;
  output ENA_I_5;
  output ENA_I_6;
  output ENA_I_7;
  output ENA_I_8;
  output ENA_I_9;
  output ENB_I;
  output ENB_I_10;
  output ENB_I_11;
  output ENB_I_12;
  output ENB_I_13;
  output ENB_I_14;
  output ENB_I_15;
  output ENB_I_16;
  output ENB_I_17;
  output ENB_I_18;
  output ENB_I_19;
  input [1:0]Q;
  input aclk;
  input active_ch_dly_reg_r_3;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;
  input rom_rd_addr_int;
  input areset_d1;
  input awgen_to_mcpf_tvalid;
  input \goreg_dm.dout_i_reg[0] ;
  input argen_to_mcpf_tvalid;
  input ram_init_done_i;
  input [1:0]mcpf_full;
  input rom_rd_addr_i;
  input [0:0]E;
  input [13:0]tstart_reg;
  input ENA_dly_D;
  input ENB_dly_D;

  wire [0:0]D;
  wire [27:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]E;
  wire ENA_I;
  wire ENA_I_0;
  wire ENA_I_1;
  wire ENA_I_2;
  wire ENA_I_3;
  wire ENA_I_4;
  wire ENA_I_5;
  wire ENA_I_6;
  wire ENA_I_7;
  wire ENA_I_8;
  wire ENA_I_9;
  wire ENA_dly_D;
  wire ENB_I;
  wire ENB_I_10;
  wire ENB_I_11;
  wire ENB_I_12;
  wire ENB_I_13;
  wire ENB_I_14;
  wire ENB_I_15;
  wire ENB_I_16;
  wire ENB_I_17;
  wire ENB_I_18;
  wire ENB_I_19;
  wire ENB_dly_D;
  wire [1:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire aclk;
  wire active_ch_dly_reg_r_3;
  wire areset_d1;
  wire argen_to_mcpf_tvalid;
  wire awgen_to_mcpf_tvalid;
  wire bram_rd_en;
  wire \gclr.prog_full_i_reg ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire \goreg_dm.dout_i_reg[0] ;
  wire [0:0]\greg_out.QSPO_reg[15] ;
  wire mcf_dfl_rd_inst_n_10;
  wire mcf_dfl_rd_inst_n_11;
  wire mcf_dfl_rd_inst_n_12;
  wire mcf_dfl_rd_inst_n_13;
  wire mcf_dfl_rd_inst_n_14;
  wire mcf_dfl_rd_inst_n_15;
  wire mcf_dfl_rd_inst_n_16;
  wire mcf_dfl_rd_inst_n_17;
  wire mcf_dfl_rd_inst_n_18;
  wire mcf_dfl_rd_inst_n_19;
  wire mcf_dfl_rd_inst_n_2;
  wire mcf_dfl_rd_inst_n_20;
  wire mcf_dfl_rd_inst_n_21;
  wire mcf_dfl_rd_inst_n_3;
  wire mcf_dfl_rd_inst_n_6;
  wire mcf_dfl_rd_inst_n_7;
  wire mcf_dfl_rd_inst_n_8;
  wire mcf_dfl_rd_inst_n_9;
  wire mcf_dfl_wr_inst_n_1;
  wire mcf_dfl_wr_inst_n_32;
  wire mcf_dfl_wr_inst_n_33;
  wire mcf_dfl_wr_inst_n_34;
  wire mcf_dfl_wr_inst_n_35;
  wire mcf_dfl_wr_inst_n_36;
  wire mcf_dfl_wr_inst_n_37;
  wire mcf_dfl_wr_inst_n_38;
  wire mcf_dfl_wr_inst_n_39;
  wire mcf_dfl_wr_inst_n_40;
  wire mcf_dfl_wr_inst_n_41;
  wire mcf_dfl_wr_inst_n_42;
  wire mcf_dfl_wr_inst_n_43;
  wire mcf_dfl_wr_inst_n_44;
  wire mcf_dfl_wr_inst_n_45;
  wire mcf_dfl_wr_inst_n_46;
  wire mcf_dfl_wr_inst_n_47;
  wire [1:0]mcpf_full;
  wire [16:0]\no_softecc_sel_reg.ce_pri.sel_pipe_reg[4] ;
  wire p_0_out;
  wire ram_init_done_i;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int;
  wire [13:0]tstart_reg;

  design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized4 mcf_dfl_rd_inst
       (.ENB_I(ENB_I),
        .ENB_I_10(ENB_I_10),
        .ENB_I_11(ENB_I_11),
        .ENB_I_12(ENB_I_12),
        .ENB_I_13(ENB_I_13),
        .ENB_I_14(ENB_I_14),
        .ENB_I_15(ENB_I_15),
        .ENB_I_16(ENB_I_16),
        .ENB_I_17(ENB_I_17),
        .ENB_I_18(ENB_I_18),
        .ENB_I_19(ENB_I_19),
        .ENB_dly_D(ENB_dly_D),
        .Q(Q),
        .Q_reg(mcf_dfl_rd_inst_n_2),
        .aclk(aclk),
        .active_ch_dly_reg_r_3(active_ch_dly_reg_r_3),
        .areset_d1(areset_d1),
        .argen_to_mcpf_tvalid(argen_to_mcpf_tvalid),
        .\gclr.prog_full_i_reg (\gclr.prog_full_i_reg ),
        .\gfwd_mode.storage_data1_reg[0] (D),
        .\gfwd_mode.storage_data1_reg[0]_0 (\greg_out.QSPO_reg[15] ),
        .\gfwd_mode.storage_data1_reg[0]_1 (mcf_dfl_wr_inst_n_1),
        .\gfwd_mode.storage_data1_reg[0]_2 ({mcf_dfl_wr_inst_n_32,mcf_dfl_wr_inst_n_33,mcf_dfl_wr_inst_n_34,mcf_dfl_wr_inst_n_35,mcf_dfl_wr_inst_n_36,mcf_dfl_wr_inst_n_37,mcf_dfl_wr_inst_n_38,mcf_dfl_wr_inst_n_39,mcf_dfl_wr_inst_n_40,mcf_dfl_wr_inst_n_41,mcf_dfl_wr_inst_n_42,mcf_dfl_wr_inst_n_43,mcf_dfl_wr_inst_n_44,mcf_dfl_wr_inst_n_45,mcf_dfl_wr_inst_n_46,mcf_dfl_wr_inst_n_47}),
        .\gin_reg.rd_pntr_roll_over_dly_reg (mcf_dfl_rd_inst_n_3),
        .\gnstage1.q_dly_reg[0][0] (bram_rd_en),
        .\goreg_dm.dout_i_reg[0] (\goreg_dm.dout_i_reg[0] ),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[4] (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[4] ),
        .p_0_out(p_0_out),
        .ram_init_done_i(ram_init_done_i),
        .rom_rd_addr_i(rom_rd_addr_i),
        .rom_rd_addr_int(rom_rd_addr_int),
        .sdpo_int({mcf_dfl_rd_inst_n_6,mcf_dfl_rd_inst_n_7,mcf_dfl_rd_inst_n_8,mcf_dfl_rd_inst_n_9,mcf_dfl_rd_inst_n_10,mcf_dfl_rd_inst_n_11,mcf_dfl_rd_inst_n_12,mcf_dfl_rd_inst_n_13,mcf_dfl_rd_inst_n_14,mcf_dfl_rd_inst_n_15,mcf_dfl_rd_inst_n_16,mcf_dfl_rd_inst_n_17,mcf_dfl_rd_inst_n_18,mcf_dfl_rd_inst_n_19,mcf_dfl_rd_inst_n_20,mcf_dfl_rd_inst_n_21}));
  design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized3 mcf_dfl_wr_inst
       (.D({mcf_dfl_rd_inst_n_6,mcf_dfl_rd_inst_n_7,mcf_dfl_rd_inst_n_8,mcf_dfl_rd_inst_n_9,mcf_dfl_rd_inst_n_10,mcf_dfl_rd_inst_n_11,mcf_dfl_rd_inst_n_12,mcf_dfl_rd_inst_n_13,mcf_dfl_rd_inst_n_14,mcf_dfl_rd_inst_n_15,mcf_dfl_rd_inst_n_16,mcf_dfl_rd_inst_n_17,mcf_dfl_rd_inst_n_18,mcf_dfl_rd_inst_n_19,mcf_dfl_rd_inst_n_20,mcf_dfl_rd_inst_n_21}),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .E(E),
        .ENA_I(ENA_I),
        .ENA_I_0(ENA_I_0),
        .ENA_I_1(ENA_I_1),
        .ENA_I_2(ENA_I_2),
        .ENA_I_3(ENA_I_3),
        .ENA_I_4(ENA_I_4),
        .ENA_I_5(ENA_I_5),
        .ENA_I_6(ENA_I_6),
        .ENA_I_7(ENA_I_7),
        .ENA_I_8(ENA_I_8),
        .ENA_I_9(ENA_I_9),
        .ENA_dly_D(ENA_dly_D),
        .Q(\greg_out.QSPO_reg[15] ),
        .Q_reg(Q_reg),
        .Q_reg_0(Q_reg_0),
        .aclk(aclk),
        .\active_ch_dly_reg[4][0]_0 (mcf_dfl_rd_inst_n_2),
        .active_ch_dly_reg_r_3(active_ch_dly_reg_r_3),
        .areset_d1(areset_d1),
        .awgen_to_mcpf_tvalid(awgen_to_mcpf_tvalid),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gfwd_mode.storage_data1_reg[0]_0 (mcf_dfl_rd_inst_n_3),
        .\gfwd_mode.storage_data1_reg[0]_1 (D),
        .\gin_reg.rd_pntr_roll_over_dly_reg (mcf_dfl_wr_inst_n_1),
        .mcpf_full(mcpf_full),
        .p_0_out(p_0_out),
        .\pf_thresh_dly_reg[2][14] (\gclr.prog_full_i_reg ),
        .ram_init_done_i(ram_init_done_i),
        .rom_rd_addr_i(rom_rd_addr_i),
        .sdpo_int({mcf_dfl_wr_inst_n_32,mcf_dfl_wr_inst_n_33,mcf_dfl_wr_inst_n_34,mcf_dfl_wr_inst_n_35,mcf_dfl_wr_inst_n_36,mcf_dfl_wr_inst_n_37,mcf_dfl_wr_inst_n_38,mcf_dfl_wr_inst_n_39,mcf_dfl_wr_inst_n_40,mcf_dfl_wr_inst_n_41,mcf_dfl_wr_inst_n_42,mcf_dfl_wr_inst_n_43,mcf_dfl_wr_inst_n_44,mcf_dfl_wr_inst_n_45,mcf_dfl_wr_inst_n_46,mcf_dfl_wr_inst_n_47}),
        .tstart_reg(tstart_reg),
        .\wr_rst_reg_reg[15] (Q));
endmodule

module design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr
   (D,
    Q,
    \gc0.count_d1_reg[3]_0 ,
    \gcc0.gc0.count_reg[2] ,
    E,
    p_19_out,
    ram_empty_fb_i_reg,
    \gcc0.gc0.count_reg[3] ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    aclk);
  output [2:0]D;
  output [3:0]Q;
  output [3:0]\gc0.count_d1_reg[3]_0 ;
  input [2:0]\gcc0.gc0.count_reg[2] ;
  input [0:0]E;
  input p_19_out;
  input ram_empty_fb_i_reg;
  input \gcc0.gc0.count_reg[3] ;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input aclk;

  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire aclk;
  wire [3:0]\gc0.count_d1_reg[3]_0 ;
  wire [2:0]\gcc0.gc0.count_reg[2] ;
  wire \gcc0.gc0.count_reg[3] ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire p_19_out;
  wire [3:0]plusOp;
  wire ram_empty_fb_i_reg;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1 
       (.I0(\gc0.count_d1_reg[3]_0 [0]),
        .O(plusOp[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1 
       (.I0(\gc0.count_d1_reg[3]_0 [0]),
        .I1(\gc0.count_d1_reg[3]_0 [1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1 
       (.I0(\gc0.count_d1_reg[3]_0 [0]),
        .I1(\gc0.count_d1_reg[3]_0 [1]),
        .I2(\gc0.count_d1_reg[3]_0 [2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1 
       (.I0(\gc0.count_d1_reg[3]_0 [1]),
        .I1(\gc0.count_d1_reg[3]_0 [0]),
        .I2(\gc0.count_d1_reg[3]_0 [2]),
        .I3(\gc0.count_d1_reg[3]_0 [3]),
        .O(plusOp[3]));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[3]_0 [0]),
        .Q(Q[0]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[3]_0 [1]),
        .Q(Q[1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[3]_0 [2]),
        .Q(Q[2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[3]_0 [3]),
        .Q(Q[3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDSE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(plusOp[0]),
        .Q(\gc0.count_d1_reg[3]_0 [0]),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(plusOp[1]),
        .Q(\gc0.count_d1_reg[3]_0 [1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(plusOp[2]),
        .Q(\gc0.count_d1_reg[3]_0 [2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(plusOp[3]),
        .Q(\gc0.count_d1_reg[3]_0 [3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT6 #(
    .INIT(64'hB2BB4D444D44B2BB)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[2]_i_1 
       (.I0(Q[0]),
        .I1(\gcc0.gc0.count_reg[2] [0]),
        .I2(E),
        .I3(p_19_out),
        .I4(Q[1]),
        .I5(\gcc0.gc0.count_reg[2] [1]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h2BD4D42B)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_1 
       (.I0(Q[1]),
        .I1(\gcc0.gc0.count_reg[2] [1]),
        .I2(ram_empty_fb_i_reg),
        .I3(Q[2]),
        .I4(\gcc0.gc0.count_reg[2] [2]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h22B2B2BBDD4D4D44)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_1 
       (.I0(Q[2]),
        .I1(\gcc0.gc0.count_reg[2] [2]),
        .I2(Q[1]),
        .I3(\gcc0.gc0.count_reg[2] [1]),
        .I4(ram_empty_fb_i_reg),
        .I5(\gcc0.gc0.count_reg[3] ),
        .O(D[2]));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr_182
   (D,
    Q,
    ram_full_i_reg,
    \gc0.count_d1_reg[3]_0 ,
    E,
    \gfwd_mode.m_valid_i_reg ,
    \gcc0.gc0.count_reg[3] ,
    ram_empty_fb_i_reg,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    aclk);
  output [1:0]D;
  output [3:0]Q;
  output ram_full_i_reg;
  output [3:0]\gc0.count_d1_reg[3]_0 ;
  input [0:0]E;
  input [0:0]\gfwd_mode.m_valid_i_reg ;
  input [3:0]\gcc0.gc0.count_reg[3] ;
  input ram_empty_fb_i_reg;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input aclk;

  wire [1:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire aclk;
  wire [3:0]\gc0.count_d1_reg[3]_0 ;
  wire [3:0]\gcc0.gc0.count_reg[3] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__0_n_0 ;
  wire [0:0]\gfwd_mode.m_valid_i_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire [3:0]plusOp__0;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_i_3__1_n_0;
  wire ram_full_i_reg;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1__2 
       (.I0(\gc0.count_d1_reg[3]_0 [0]),
        .O(plusOp__0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1__2 
       (.I0(\gc0.count_d1_reg[3]_0 [0]),
        .I1(\gc0.count_d1_reg[3]_0 [1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1__2 
       (.I0(\gc0.count_d1_reg[3]_0 [1]),
        .I1(\gc0.count_d1_reg[3]_0 [0]),
        .I2(\gc0.count_d1_reg[3]_0 [2]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1__2 
       (.I0(\gc0.count_d1_reg[3]_0 [2]),
        .I1(\gc0.count_d1_reg[3]_0 [0]),
        .I2(\gc0.count_d1_reg[3]_0 [1]),
        .I3(\gc0.count_d1_reg[3]_0 [3]),
        .O(plusOp__0[3]));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[3]_0 [0]),
        .Q(Q[0]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[3]_0 [1]),
        .Q(Q[1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[3]_0 [2]),
        .Q(Q[2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[3]_0 [3]),
        .Q(Q[3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDSE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[0]),
        .Q(\gc0.count_d1_reg[3]_0 [0]),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[1]),
        .Q(\gc0.count_d1_reg[3]_0 [1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[2]),
        .Q(\gc0.count_d1_reg[3]_0 [2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[3]),
        .Q(\gc0.count_d1_reg[3]_0 [3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT6 #(
    .INIT(64'h8AEF751075108AEF)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[2]_i_1__0 
       (.I0(Q[0]),
        .I1(E),
        .I2(\gfwd_mode.m_valid_i_reg ),
        .I3(\gcc0.gc0.count_reg[3] [0]),
        .I4(Q[1]),
        .I5(\gcc0.gc0.count_reg[3] [1]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h4DB2B24D)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_1__0 
       (.I0(\gcc0.gc0.count_reg[3] [2]),
        .I1(Q[2]),
        .I2(\gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__0_n_0 ),
        .I3(Q[3]),
        .I4(\gcc0.gc0.count_reg[3] [3]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h2222B222B2B2BBB2)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__0 
       (.I0(\gcc0.gc0.count_reg[3] [1]),
        .I1(Q[1]),
        .I2(\gcc0.gc0.count_reg[3] [0]),
        .I3(\gfwd_mode.m_valid_i_reg ),
        .I4(E),
        .I5(Q[0]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000041000041)) 
    ram_full_fb_i_i_2__1
       (.I0(ram_full_fb_i_i_3__1_n_0),
        .I1(Q[3]),
        .I2(\gcc0.gc0.count_reg[3] [3]),
        .I3(Q[2]),
        .I4(\gcc0.gc0.count_reg[3] [2]),
        .I5(ram_empty_fb_i_reg),
        .O(ram_full_i_reg));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_fb_i_i_3__1
       (.I0(Q[0]),
        .I1(\gcc0.gc0.count_reg[3] [0]),
        .I2(Q[1]),
        .I3(\gcc0.gc0.count_reg[3] [1]),
        .O(ram_full_fb_i_i_3__1_n_0));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr_192
   (D,
    Q,
    ram_full_i_reg,
    \gc0.count_d1_reg[3]_0 ,
    E,
    \gnstage1.q_dly_reg[1][0] ,
    \gcc0.gc0.count_reg[3] ,
    ram_empty_fb_i_reg,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    aclk);
  output [1:0]D;
  output [3:0]Q;
  output ram_full_i_reg;
  output [3:0]\gc0.count_d1_reg[3]_0 ;
  input [0:0]E;
  input [0:0]\gnstage1.q_dly_reg[1][0] ;
  input [3:0]\gcc0.gc0.count_reg[3] ;
  input ram_empty_fb_i_reg;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input aclk;

  wire [1:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire aclk;
  wire [3:0]\gc0.count_d1_reg[3]_0 ;
  wire [3:0]\gcc0.gc0.count_reg[3] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__1_n_0 ;
  wire [0:0]\gnstage1.q_dly_reg[1][0] ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire [3:0]plusOp__4;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_i_3__2_n_0;
  wire ram_full_i_reg;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1__4 
       (.I0(\gc0.count_d1_reg[3]_0 [0]),
        .O(plusOp__4[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1__4 
       (.I0(\gc0.count_d1_reg[3]_0 [0]),
        .I1(\gc0.count_d1_reg[3]_0 [1]),
        .O(plusOp__4[1]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1__4 
       (.I0(\gc0.count_d1_reg[3]_0 [1]),
        .I1(\gc0.count_d1_reg[3]_0 [0]),
        .I2(\gc0.count_d1_reg[3]_0 [2]),
        .O(plusOp__4[2]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1__4 
       (.I0(\gc0.count_d1_reg[3]_0 [2]),
        .I1(\gc0.count_d1_reg[3]_0 [0]),
        .I2(\gc0.count_d1_reg[3]_0 [1]),
        .I3(\gc0.count_d1_reg[3]_0 [3]),
        .O(plusOp__4[3]));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[3]_0 [0]),
        .Q(Q[0]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[3]_0 [1]),
        .Q(Q[1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[3]_0 [2]),
        .Q(Q[2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[3]_0 [3]),
        .Q(Q[3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDSE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__4[0]),
        .Q(\gc0.count_d1_reg[3]_0 [0]),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__4[1]),
        .Q(\gc0.count_d1_reg[3]_0 [1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__4[2]),
        .Q(\gc0.count_d1_reg[3]_0 [2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__4[3]),
        .Q(\gc0.count_d1_reg[3]_0 [3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT6 #(
    .INIT(64'h8AEF751075108AEF)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[2]_i_1__1 
       (.I0(Q[0]),
        .I1(E),
        .I2(\gnstage1.q_dly_reg[1][0] ),
        .I3(\gcc0.gc0.count_reg[3] [0]),
        .I4(Q[1]),
        .I5(\gcc0.gc0.count_reg[3] [1]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h4DB2B24D)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_1__1 
       (.I0(\gcc0.gc0.count_reg[3] [2]),
        .I1(Q[2]),
        .I2(\gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__1_n_0 ),
        .I3(Q[3]),
        .I4(\gcc0.gc0.count_reg[3] [3]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h2222B222B2B2BBB2)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__1 
       (.I0(\gcc0.gc0.count_reg[3] [1]),
        .I1(Q[1]),
        .I2(\gcc0.gc0.count_reg[3] [0]),
        .I3(\gnstage1.q_dly_reg[1][0] ),
        .I4(E),
        .I5(Q[0]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000041000041)) 
    ram_full_fb_i_i_2__3
       (.I0(ram_full_fb_i_i_3__2_n_0),
        .I1(Q[3]),
        .I2(\gcc0.gc0.count_reg[3] [3]),
        .I3(Q[2]),
        .I4(\gcc0.gc0.count_reg[3] [2]),
        .I5(ram_empty_fb_i_reg),
        .O(ram_full_i_reg));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_fb_i_i_3__2
       (.I0(Q[0]),
        .I1(\gcc0.gc0.count_reg[3] [0]),
        .I2(Q[1]),
        .I3(\gcc0.gc0.count_reg[3] [1]),
        .O(ram_full_fb_i_i_3__2_n_0));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized0
   (v1_reg_1,
    Q,
    v1_reg,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    v1_reg_0,
    S,
    ram_empty_i_reg,
    ram_empty_i_reg_0,
    ram_empty_i_reg_1,
    ram_empty_i_reg_2,
    ram_empty_i_reg_3,
    \gcc0.gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_reg[8] ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    E,
    aclk);
  output [1:0]v1_reg_1;
  output [5:0]Q;
  output [3:0]v1_reg;
  output [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output [4:0]v1_reg_0;
  output [0:0]S;
  output ram_empty_i_reg;
  output ram_empty_i_reg_0;
  output ram_empty_i_reg_1;
  output ram_empty_i_reg_2;
  output ram_empty_i_reg_3;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [6:0]\gcc0.gc0.count_reg[8] ;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input [0:0]E;
  input aclk;

  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [5:0]Q;
  wire [0:0]S;
  wire aclk;
  wire \gc0.count[6]_i_2_n_0 ;
  wire \gc0.count[8]_i_2__0_n_0 ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire [6:0]\gcc0.gc0.count_reg[8] ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire [8:0]plusOp__2;
  wire ram_empty_i_reg;
  wire ram_empty_i_reg_0;
  wire ram_empty_i_reg_1;
  wire ram_empty_i_reg_2;
  wire ram_empty_i_reg_3;
  wire [8:0]rd_pntr_plus1;
  wire [3:0]v1_reg;
  wire [4:0]v1_reg_0;
  wire [1:0]v1_reg_1;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1__3 
       (.I0(rd_pntr_plus1[0]),
        .O(plusOp__2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1__3 
       (.I0(rd_pntr_plus1[0]),
        .I1(rd_pntr_plus1[1]),
        .O(plusOp__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1__3 
       (.I0(rd_pntr_plus1[0]),
        .I1(rd_pntr_plus1[1]),
        .I2(Q[0]),
        .O(plusOp__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1__3 
       (.I0(Q[0]),
        .I1(rd_pntr_plus1[1]),
        .I2(rd_pntr_plus1[0]),
        .I3(Q[1]),
        .O(plusOp__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gc0.count[4]_i_1__1 
       (.I0(Q[1]),
        .I1(rd_pntr_plus1[0]),
        .I2(rd_pntr_plus1[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(plusOp__2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gc0.count[5]_i_1__1 
       (.I0(Q[0]),
        .I1(rd_pntr_plus1[1]),
        .I2(rd_pntr_plus1[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(plusOp__2[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \gc0.count[6]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(\gc0.count[6]_i_2_n_0 ),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(plusOp__2[6]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \gc0.count[6]_i_2 
       (.I0(rd_pntr_plus1[1]),
        .I1(rd_pntr_plus1[0]),
        .O(\gc0.count[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \gc0.count[7]_i_1__0 
       (.I0(Q[4]),
        .I1(\gc0.count[8]_i_2__0_n_0 ),
        .I2(Q[5]),
        .O(plusOp__2[7]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \gc0.count[8]_i_1__0 
       (.I0(Q[5]),
        .I1(\gc0.count[8]_i_2__0_n_0 ),
        .I2(Q[4]),
        .I3(rd_pntr_plus1[8]),
        .O(plusOp__2[8]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \gc0.count[8]_i_2__0 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(rd_pntr_plus1[1]),
        .I3(rd_pntr_plus1[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\gc0.count[8]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(rd_pntr_plus1[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(rd_pntr_plus1[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(Q[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(Q[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(Q[2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(Q[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(Q[4]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(Q[5]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [7]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(rd_pntr_plus1[8]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [8]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDSE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__2[0]),
        .Q(rd_pntr_plus1[0]),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__2[1]),
        .Q(rd_pntr_plus1[1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__2[2]),
        .Q(Q[0]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__2[3]),
        .Q(Q[1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__2[4]),
        .Q(Q[2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__2[5]),
        .Q(Q[3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__2[6]),
        .Q(Q[4]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__2[7]),
        .Q(Q[5]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__2[8]),
        .Q(rd_pntr_plus1[8]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT4 #(
    .INIT(16'h8421)) 
    \gmux.gm[0].gm1.m1_i_1__4 
       (.I0(rd_pntr_plus1[1]),
        .I1(rd_pntr_plus1[0]),
        .I2(\gcc0.gc0.count_d1_reg[8] [1]),
        .I3(\gcc0.gc0.count_d1_reg[8] [0]),
        .O(v1_reg_1[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__6 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]),
        .I1(\gcc0.gc0.count_d1_reg[8] [0]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .I3(\gcc0.gc0.count_d1_reg[8] [1]),
        .O(v1_reg_0[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__7 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]),
        .I1(\gcc0.gc0.count_d1_reg[8] [0]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .I3(\gcc0.gc0.count_d1_reg[8] [1]),
        .O(ram_empty_i_reg));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__4 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .I1(\gcc0.gc0.count_d1_reg[8] [2]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .I3(\gcc0.gc0.count_d1_reg[8] [3]),
        .O(v1_reg_0[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__6 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .I1(\gcc0.gc0.count_reg[8] [0]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .I3(\gcc0.gc0.count_reg[8] [1]),
        .O(v1_reg[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__7 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .I1(\gcc0.gc0.count_d1_reg[8] [2]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .I3(\gcc0.gc0.count_d1_reg[8] [3]),
        .O(ram_empty_i_reg_0));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__4 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .I1(\gcc0.gc0.count_d1_reg[8] [4]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]),
        .I3(\gcc0.gc0.count_d1_reg[8] [5]),
        .O(v1_reg_0[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__6 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .I1(\gcc0.gc0.count_reg[8] [2]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]),
        .I3(\gcc0.gc0.count_reg[8] [3]),
        .O(v1_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__7 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .I1(\gcc0.gc0.count_d1_reg[8] [4]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]),
        .I3(\gcc0.gc0.count_d1_reg[8] [5]),
        .O(ram_empty_i_reg_1));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__4 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]),
        .I1(\gcc0.gc0.count_d1_reg[8] [6]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [7]),
        .I3(\gcc0.gc0.count_d1_reg[8] [7]),
        .O(v1_reg_0[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__6 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]),
        .I1(\gcc0.gc0.count_reg[8] [4]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [7]),
        .I3(\gcc0.gc0.count_reg[8] [5]),
        .O(v1_reg[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__7 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]),
        .I1(\gcc0.gc0.count_d1_reg[8] [6]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [7]),
        .I3(\gcc0.gc0.count_d1_reg[8] [7]),
        .O(ram_empty_i_reg_2));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [8]),
        .I1(\gcc0.gc0.count_reg[8] [6]),
        .O(v1_reg[3]));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [8]),
        .I1(\gcc0.gc0.count_d1_reg[8] [8]),
        .O(v1_reg_0[4]));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__2 
       (.I0(rd_pntr_plus1[8]),
        .I1(\gcc0.gc0.count_d1_reg[8] [8]),
        .O(v1_reg_1[1]));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [8]),
        .I1(\gcc0.gc0.count_d1_reg[8] [8]),
        .O(ram_empty_i_reg_3));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__1_i_1
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [8]),
        .I1(\gcc0.gc0.count_reg[8] [6]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized0_12
   (ram_full_i_reg,
    Q,
    ram_empty_i_reg,
    ram_full_i_reg_0,
    ram_empty_i_reg_0,
    \gc0.count_d1_reg[7]_0 ,
    \gcc0.gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_reg[8] ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    E,
    aclk);
  output ram_full_i_reg;
  output [8:0]Q;
  output ram_empty_i_reg;
  output ram_full_i_reg_0;
  output ram_empty_i_reg_0;
  output [7:0]\gc0.count_d1_reg[7]_0 ;
  input [0:0]\gcc0.gc0.count_d1_reg[8] ;
  input [0:0]\gcc0.gc0.count_reg[8] ;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input [0:0]E;
  input aclk;

  wire [0:0]E;
  wire [8:0]Q;
  wire aclk;
  wire \gc0.count[8]_i_2_n_0 ;
  wire [7:0]\gc0.count_d1_reg[7]_0 ;
  wire [0:0]\gcc0.gc0.count_d1_reg[8] ;
  wire [0:0]\gcc0.gc0.count_reg[8] ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire [8:0]plusOp__0;
  wire ram_empty_i_reg;
  wire ram_empty_i_reg_0;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire [8:8]rd_pntr_plus1;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1__0 
       (.I0(\gc0.count_d1_reg[7]_0 [0]),
        .O(plusOp__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1__0 
       (.I0(\gc0.count_d1_reg[7]_0 [0]),
        .I1(\gc0.count_d1_reg[7]_0 [1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1__0 
       (.I0(\gc0.count_d1_reg[7]_0 [0]),
        .I1(\gc0.count_d1_reg[7]_0 [1]),
        .I2(\gc0.count_d1_reg[7]_0 [2]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1__0 
       (.I0(\gc0.count_d1_reg[7]_0 [1]),
        .I1(\gc0.count_d1_reg[7]_0 [0]),
        .I2(\gc0.count_d1_reg[7]_0 [2]),
        .I3(\gc0.count_d1_reg[7]_0 [3]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gc0.count[4]_i_1 
       (.I0(\gc0.count_d1_reg[7]_0 [2]),
        .I1(\gc0.count_d1_reg[7]_0 [0]),
        .I2(\gc0.count_d1_reg[7]_0 [1]),
        .I3(\gc0.count_d1_reg[7]_0 [3]),
        .I4(\gc0.count_d1_reg[7]_0 [4]),
        .O(plusOp__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gc0.count[5]_i_1 
       (.I0(\gc0.count_d1_reg[7]_0 [3]),
        .I1(\gc0.count_d1_reg[7]_0 [1]),
        .I2(\gc0.count_d1_reg[7]_0 [0]),
        .I3(\gc0.count_d1_reg[7]_0 [2]),
        .I4(\gc0.count_d1_reg[7]_0 [4]),
        .I5(\gc0.count_d1_reg[7]_0 [5]),
        .O(plusOp__0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[6]_i_1 
       (.I0(\gc0.count[8]_i_2_n_0 ),
        .I1(\gc0.count_d1_reg[7]_0 [6]),
        .O(plusOp__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[7]_i_1 
       (.I0(\gc0.count[8]_i_2_n_0 ),
        .I1(\gc0.count_d1_reg[7]_0 [6]),
        .I2(\gc0.count_d1_reg[7]_0 [7]),
        .O(plusOp__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[8]_i_1 
       (.I0(\gc0.count_d1_reg[7]_0 [6]),
        .I1(\gc0.count[8]_i_2_n_0 ),
        .I2(\gc0.count_d1_reg[7]_0 [7]),
        .I3(rd_pntr_plus1),
        .O(plusOp__0[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gc0.count[8]_i_2 
       (.I0(\gc0.count_d1_reg[7]_0 [5]),
        .I1(\gc0.count_d1_reg[7]_0 [3]),
        .I2(\gc0.count_d1_reg[7]_0 [1]),
        .I3(\gc0.count_d1_reg[7]_0 [0]),
        .I4(\gc0.count_d1_reg[7]_0 [2]),
        .I5(\gc0.count_d1_reg[7]_0 [4]),
        .O(\gc0.count[8]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[7]_0 [0]),
        .Q(Q[0]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[7]_0 [1]),
        .Q(Q[1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[7]_0 [2]),
        .Q(Q[2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[7]_0 [3]),
        .Q(Q[3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[7]_0 [4]),
        .Q(Q[4]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[7]_0 [5]),
        .Q(Q[5]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[7]_0 [6]),
        .Q(Q[6]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[7]_0 [7]),
        .Q(Q[7]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(rd_pntr_plus1),
        .Q(Q[8]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDSE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[0]),
        .Q(\gc0.count_d1_reg[7]_0 [0]),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[1]),
        .Q(\gc0.count_d1_reg[7]_0 [1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[2]),
        .Q(\gc0.count_d1_reg[7]_0 [2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[3]),
        .Q(\gc0.count_d1_reg[7]_0 [3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[4]),
        .Q(\gc0.count_d1_reg[7]_0 [4]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[5]),
        .Q(\gc0.count_d1_reg[7]_0 [5]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[6]),
        .Q(\gc0.count_d1_reg[7]_0 [6]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[7]),
        .Q(\gc0.count_d1_reg[7]_0 [7]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[8]),
        .Q(rd_pntr_plus1),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__4 
       (.I0(Q[8]),
        .I1(\gcc0.gc0.count_d1_reg[8] ),
        .O(ram_full_i_reg));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__5 
       (.I0(rd_pntr_plus1),
        .I1(\gcc0.gc0.count_d1_reg[8] ),
        .O(ram_empty_i_reg));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__6 
       (.I0(Q[8]),
        .I1(\gcc0.gc0.count_reg[8] ),
        .O(ram_full_i_reg_0));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__7 
       (.I0(Q[8]),
        .I1(\gcc0.gc0.count_d1_reg[8] ),
        .O(ram_empty_i_reg_0));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized1
   (ram_empty_fb_i_reg,
    ram_empty_fb_i_reg_0,
    \gpr1.dout_i_reg[0] ,
    S,
    ram_full_fb_i_reg,
    \gc0.count_d1_reg[3]_0 ,
    ram_full_fb_i_reg_0,
    Q,
    out,
    \gcc0.gc0.count_d1_reg[5] ,
    E,
    \gc0.count_reg[1]_0 ,
    \gcc0.gc0.count_reg[5] ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    aclk);
  output ram_empty_fb_i_reg;
  output ram_empty_fb_i_reg_0;
  output [5:0]\gpr1.dout_i_reg[0] ;
  output [0:0]S;
  output ram_full_fb_i_reg;
  output [3:0]\gc0.count_d1_reg[3]_0 ;
  input ram_full_fb_i_reg_0;
  input [1:0]Q;
  input out;
  input [5:0]\gcc0.gc0.count_d1_reg[5] ;
  input [0:0]E;
  input \gc0.count_reg[1]_0 ;
  input [2:0]\gcc0.gc0.count_reg[5] ;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input aclk;

  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]S;
  wire aclk;
  wire [3:0]\gc0.count_d1_reg[3]_0 ;
  wire \gc0.count_reg[1]_0 ;
  wire [5:0]\gcc0.gc0.count_d1_reg[5] ;
  wire [2:0]\gcc0.gc0.count_reg[5] ;
  wire [5:0]\gpr1.dout_i_reg[0] ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire out;
  wire [5:0]plusOp__0;
  wire ram_empty_fb_i_i_2__0_n_0;
  wire ram_empty_fb_i_i_6_n_0;
  wire ram_empty_fb_i_i_7_n_0;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire ram_full_fb_i_reg;
  wire ram_full_fb_i_reg_0;
  wire [5:4]rd_pntr_plus1;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1__1 
       (.I0(\gc0.count_d1_reg[3]_0 [0]),
        .O(plusOp__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1__1 
       (.I0(\gc0.count_d1_reg[3]_0 [0]),
        .I1(\gc0.count_d1_reg[3]_0 [1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gc0.count[2]_i_1__1 
       (.I0(\gc0.count_d1_reg[3]_0 [2]),
        .I1(\gc0.count_d1_reg[3]_0 [0]),
        .I2(\gc0.count_d1_reg[3]_0 [1]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1__1 
       (.I0(\gc0.count_d1_reg[3]_0 [1]),
        .I1(\gc0.count_d1_reg[3]_0 [0]),
        .I2(\gc0.count_d1_reg[3]_0 [2]),
        .I3(\gc0.count_d1_reg[3]_0 [3]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gc0.count[4]_i_1__0 
       (.I0(rd_pntr_plus1[4]),
        .I1(\gc0.count_d1_reg[3]_0 [1]),
        .I2(\gc0.count_d1_reg[3]_0 [0]),
        .I3(\gc0.count_d1_reg[3]_0 [2]),
        .I4(\gc0.count_d1_reg[3]_0 [3]),
        .O(plusOp__0[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \gc0.count[5]_i_1__0 
       (.I0(rd_pntr_plus1[5]),
        .I1(\gc0.count_d1_reg[3]_0 [3]),
        .I2(\gc0.count_d1_reg[3]_0 [2]),
        .I3(\gc0.count_d1_reg[3]_0 [0]),
        .I4(\gc0.count_d1_reg[3]_0 [1]),
        .I5(rd_pntr_plus1[4]),
        .O(plusOp__0[5]));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[3]_0 [0]),
        .Q(\gpr1.dout_i_reg[0] [0]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[3]_0 [1]),
        .Q(\gpr1.dout_i_reg[0] [1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[3]_0 [2]),
        .Q(\gpr1.dout_i_reg[0] [2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[3]_0 [3]),
        .Q(\gpr1.dout_i_reg[0] [3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(rd_pntr_plus1[4]),
        .Q(\gpr1.dout_i_reg[0] [4]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(rd_pntr_plus1[5]),
        .Q(\gpr1.dout_i_reg[0] [5]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDSE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[0]),
        .Q(\gc0.count_d1_reg[3]_0 [0]),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[1]),
        .Q(\gc0.count_d1_reg[3]_0 [1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[2]),
        .Q(\gc0.count_d1_reg[3]_0 [2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[3]),
        .Q(\gc0.count_d1_reg[3]_0 [3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[4]),
        .Q(rd_pntr_plus1[4]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[5]),
        .Q(rd_pntr_plus1[5]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__0_i_1
       (.I0(\gpr1.dout_i_reg[0] [5]),
        .I1(\gcc0.gc0.count_reg[5] [2]),
        .O(S));
  LUT6 #(
    .INIT(64'hFFFFFFFCFFF8FFF8)) 
    ram_empty_fb_i_i_1__1
       (.I0(ram_empty_fb_i_i_2__0_n_0),
        .I1(ram_full_fb_i_reg_0),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(ram_empty_fb_i_reg_0),
        .I5(out),
        .O(ram_empty_fb_i_reg));
  LUT6 #(
    .INIT(64'h0000000082000082)) 
    ram_empty_fb_i_i_2__0
       (.I0(E),
        .I1(\gcc0.gc0.count_d1_reg[5] [5]),
        .I2(rd_pntr_plus1[5]),
        .I3(\gcc0.gc0.count_d1_reg[5] [4]),
        .I4(rd_pntr_plus1[4]),
        .I5(\gc0.count_reg[1]_0 ),
        .O(ram_empty_fb_i_i_2__0_n_0));
  LUT6 #(
    .INIT(64'hBEFFFFBEFFFFFFFF)) 
    ram_empty_fb_i_i_4__0
       (.I0(ram_empty_fb_i_i_6_n_0),
        .I1(\gpr1.dout_i_reg[0] [2]),
        .I2(\gcc0.gc0.count_d1_reg[5] [2]),
        .I3(\gpr1.dout_i_reg[0] [3]),
        .I4(\gcc0.gc0.count_d1_reg[5] [3]),
        .I5(ram_empty_fb_i_i_7_n_0),
        .O(ram_empty_fb_i_reg_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_fb_i_i_6
       (.I0(\gpr1.dout_i_reg[0] [0]),
        .I1(\gcc0.gc0.count_d1_reg[5] [0]),
        .I2(\gpr1.dout_i_reg[0] [1]),
        .I3(\gcc0.gc0.count_d1_reg[5] [1]),
        .O(ram_empty_fb_i_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_empty_fb_i_i_7
       (.I0(\gpr1.dout_i_reg[0] [4]),
        .I1(\gcc0.gc0.count_d1_reg[5] [4]),
        .I2(\gpr1.dout_i_reg[0] [5]),
        .I3(\gcc0.gc0.count_d1_reg[5] [5]),
        .O(ram_empty_fb_i_i_7_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_full_fb_i_i_3__0
       (.I0(\gpr1.dout_i_reg[0] [4]),
        .I1(\gcc0.gc0.count_reg[5] [1]),
        .I2(\gpr1.dout_i_reg[0] [1]),
        .I3(\gcc0.gc0.count_reg[5] [0]),
        .I4(\gcc0.gc0.count_reg[5] [2]),
        .I5(\gpr1.dout_i_reg[0] [5]),
        .O(ram_full_fb_i_reg));
endmodule

module design_1_axi_vfifo_ctrl_0_0_rd_fwft
   (out,
    ENB_I,
    p_3_out,
    E,
    m_axi_wvalid,
    aclk,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    m_axi_wready,
    ram_empty_fb_i_reg,
    ENB_dly_D,
    Q,
    m_axi_wvalid_i,
    ram_full_fb_i_reg);
  output [1:0]out;
  output ENB_I;
  output p_3_out;
  output [0:0]E;
  output m_axi_wvalid;
  input aclk;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input m_axi_wready;
  input ram_empty_fb_i_reg;
  input ENB_dly_D;
  input [1:0]Q;
  input m_axi_wvalid_i;
  input ram_full_fb_i_reg;

  wire [0:0]E;
  wire ENB_I;
  wire ENB_dly_D;
  wire [1:0]Q;
  wire aclk;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  wire aempty_fwft_fb_i_i_1__3_n_0;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  wire empty_fwft_fb_i_i_1__2_n_0;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i_reg0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire m_axi_wvalid_i;
  wire [1:0]next_fwft_state;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire p_3_out;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_reg;
  (* DONT_TOUCH *) wire user_valid;

  assign out[1:0] = curr_fwft_state;
  LUT6 #(
    .INIT(64'hFFFFFFFF000000DF)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1__0 
       (.I0(curr_fwft_state[1]),
        .I1(m_axi_wready),
        .I2(curr_fwft_state[0]),
        .I3(ram_empty_fb_i_reg),
        .I4(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .I5(ENB_dly_D),
        .O(ENB_I));
  LUT6 #(
    .INIT(64'hFFEAFEAAEEAAFFAA)) 
    aempty_fwft_fb_i_i_1__3
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .I1(ram_empty_fb_i_reg),
        .I2(m_axi_wready),
        .I3(aempty_fwft_fb_i),
        .I4(curr_fwft_state[1]),
        .I5(curr_fwft_state[0]),
        .O(aempty_fwft_fb_i_i_1__3_n_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(aempty_fwft_fb_i_i_1__3_n_0),
        .Q(aempty_fwft_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(aempty_fwft_fb_i_i_1__3_n_0),
        .Q(aempty_fwft_i),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFEEEFEEEFFFEFEFE)) 
    empty_fwft_fb_i_i_1__2
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(empty_fwft_fb_i),
        .I3(curr_fwft_state[0]),
        .I4(m_axi_wready),
        .I5(curr_fwft_state[1]),
        .O(empty_fwft_fb_i_i_1__2_n_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_i_i_1__2_n_0),
        .Q(empty_fwft_fb_i),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0EC)) 
    empty_fwft_fb_o_i_i_1__2
       (.I0(m_axi_wready),
        .I1(empty_fwft_fb_o_i),
        .I2(curr_fwft_state[0]),
        .I3(curr_fwft_state[1]),
        .O(empty_fwft_fb_o_i_reg0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i_reg0),
        .Q(empty_fwft_fb_o_i),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_i_i_1__2_n_0),
        .Q(empty_fwft_i),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hAE)) 
    \gpregsm1.curr_fwft_state[0]_i_1__3 
       (.I0(curr_fwft_state[1]),
        .I1(curr_fwft_state[0]),
        .I2(m_axi_wready),
        .O(next_fwft_state[0]));
  LUT4 #(
    .INIT(16'h20FF)) 
    \gpregsm1.curr_fwft_state[1]_i_2__0 
       (.I0(curr_fwft_state[1]),
        .I1(m_axi_wready),
        .I2(curr_fwft_state[0]),
        .I3(ram_empty_fb_i_reg),
        .O(next_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state[0]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(next_fwft_state[1]),
        .Q(curr_fwft_state[1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(user_valid),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT4 #(
    .INIT(16'h00DF)) 
    \greg.ram_rd_en_i_i_1__0 
       (.I0(curr_fwft_state[1]),
        .I1(m_axi_wready),
        .I2(curr_fwft_state[0]),
        .I3(ram_empty_fb_i_reg),
        .O(E));
  LUT1 #(
    .INIT(2'h1)) 
    m_axi_wvalid_INST_0
       (.I0(empty_fwft_i),
        .O(m_axi_wvalid));
  LUT6 #(
    .INIT(64'h2020222020202020)) 
    plusOp_carry_i_1
       (.I0(m_axi_wvalid_i),
        .I1(ram_full_fb_i_reg),
        .I2(ram_empty_fb_i_reg),
        .I3(curr_fwft_state[0]),
        .I4(m_axi_wready),
        .I5(curr_fwft_state[1]),
        .O(p_3_out));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module design_1_axi_vfifo_ctrl_0_0_rd_fwft_10
   (\gfwd_mode.storage_data1_reg[31] ,
    E,
    \gc0.count_reg[8] ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    aclk,
    mm2s_to_tdf_tvalid,
    Q,
    out);
  output \gfwd_mode.storage_data1_reg[31] ;
  output [0:0]E;
  output [0:0]\gc0.count_reg[8] ;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input aclk;
  input mm2s_to_tdf_tvalid;
  input [1:0]Q;
  input out;

  wire [0:0]E;
  wire [1:0]Q;
  wire aclk;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  wire aempty_fwft_i0__2;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i_reg0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire empty_fwft_i0__1;
  wire [0:0]\gc0.count_reg[8] ;
  wire mm2s_to_tdf_tvalid;
  wire [1:0]next_fwft_state;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire out;
  (* DONT_TOUCH *) wire user_valid;

  assign \gfwd_mode.storage_data1_reg[31]  = empty_fwft_i;
  LUT5 #(
    .INIT(32'hFFCB8000)) 
    aempty_fwft_fb_i_i_1__0
       (.I0(mm2s_to_tdf_tvalid),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(out),
        .I4(aempty_fwft_fb_i),
        .O(aempty_fwft_i0__2));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(aempty_fwft_i0__2),
        .Q(aempty_fwft_fb_i),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(aempty_fwft_i0__2),
        .Q(aempty_fwft_i),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT4 #(
    .INIT(16'hDD40)) 
    empty_fwft_fb_i_i_1__4
       (.I0(curr_fwft_state[1]),
        .I1(curr_fwft_state[0]),
        .I2(mm2s_to_tdf_tvalid),
        .I3(empty_fwft_fb_i),
        .O(empty_fwft_i0__1));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_i0__1),
        .Q(empty_fwft_fb_i),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT4 #(
    .INIT(16'hDD40)) 
    empty_fwft_fb_o_i_i_1__4
       (.I0(curr_fwft_state[1]),
        .I1(curr_fwft_state[0]),
        .I2(mm2s_to_tdf_tvalid),
        .I3(empty_fwft_fb_o_i),
        .O(empty_fwft_fb_o_i_reg0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i_reg0),
        .Q(empty_fwft_fb_o_i),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_i0__1),
        .Q(empty_fwft_i),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT5 #(
    .INIT(32'h000000B0)) 
    \goreg_bm.dout_i[14]_i_1 
       (.I0(mm2s_to_tdf_tvalid),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(E));
  LUT3 #(
    .INIT(8'hBA)) 
    \gpregsm1.curr_fwft_state[0]_i_1__0 
       (.I0(curr_fwft_state[1]),
        .I1(mm2s_to_tdf_tvalid),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state[0]));
  LUT4 #(
    .INIT(16'h20FF)) 
    \gpregsm1.curr_fwft_state[1]_i_2 
       (.I0(curr_fwft_state[1]),
        .I1(mm2s_to_tdf_tvalid),
        .I2(curr_fwft_state[0]),
        .I3(out),
        .O(next_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state[0]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(next_fwft_state[1]),
        .Q(curr_fwft_state[1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(user_valid),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT4 #(
    .INIT(16'h4555)) 
    \greg.ram_rd_en_i_i_1 
       (.I0(out),
        .I1(mm2s_to_tdf_tvalid),
        .I2(curr_fwft_state[1]),
        .I3(curr_fwft_state[0]),
        .O(\gc0.count_reg[8] ));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module design_1_axi_vfifo_ctrl_0_0_rd_fwft_174
   (out,
    \gfwd_mode.m_valid_i_reg ,
    curr_state_reg,
    pkt_cntr_one,
    D,
    E,
    \pkt_cnt_reg_reg[4] ,
    \gfwd_mode.m_valid_i_reg_0 ,
    \pkt_cnt_reg_reg[3] ,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[3] ,
    aclk,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    ar_fifo_dout_zero,
    prog_full_i,
    curr_state,
    ram_empty_fb_i_reg,
    curr_state_reg_0,
    Q,
    \gnstage1.q_dly_reg[1][0] ,
    ram_full_fb_i_reg,
    \gc0.count_d1_reg[0] ,
    \gcc0.gc0.count_reg[0] ,
    \pkt_cnt_reg_reg[5] );
  output [1:0]out;
  output \gfwd_mode.m_valid_i_reg ;
  output curr_state_reg;
  output pkt_cntr_one;
  output [0:0]D;
  output [0:0]E;
  output \pkt_cnt_reg_reg[4] ;
  output \gfwd_mode.m_valid_i_reg_0 ;
  output \pkt_cnt_reg_reg[3] ;
  output \gdiff.gcry_1_sym.diff_pntr_pad_reg[3] ;
  input aclk;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input ar_fifo_dout_zero;
  input prog_full_i;
  input curr_state;
  input ram_empty_fb_i_reg;
  input curr_state_reg_0;
  input [1:0]Q;
  input \gnstage1.q_dly_reg[1][0] ;
  input ram_full_fb_i_reg;
  input [0:0]\gc0.count_d1_reg[0] ;
  input [0:0]\gcc0.gc0.count_reg[0] ;
  input [5:0]\pkt_cnt_reg_reg[5] ;

  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire aclk;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  wire aempty_fwft_fb_i_i_1_n_0;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  wire ar_fifo_dout_zero;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  wire curr_state;
  wire curr_state_reg;
  wire curr_state_reg_0;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  wire empty_fwft_fb_i_i_1_n_0;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i_reg0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire [0:0]\gc0.count_d1_reg[0] ;
  wire [0:0]\gcc0.gc0.count_reg[0] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[3] ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire \gnstage1.q_dly_reg[1][0] ;
  wire [1:0]next_fwft_state;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire \pkt_cnt_reg_reg[3] ;
  wire \pkt_cnt_reg_reg[4] ;
  wire [5:0]\pkt_cnt_reg_reg[5] ;
  wire pkt_cntr_one;
  wire prog_full_i;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_reg;
  (* DONT_TOUCH *) wire user_valid;

  assign \gfwd_mode.m_valid_i_reg  = empty_fwft_i;
  assign out[1:0] = curr_fwft_state;
  LUT6 #(
    .INIT(64'hFEEEEEEAEAEEEAEE)) 
    aempty_fwft_fb_i_i_1
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .I1(aempty_fwft_fb_i),
        .I2(ram_empty_fb_i_reg),
        .I3(curr_fwft_state[1]),
        .I4(curr_state_reg_0),
        .I5(curr_fwft_state[0]),
        .O(aempty_fwft_fb_i_i_1_n_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(aempty_fwft_fb_i_i_1_n_0),
        .Q(aempty_fwft_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(aempty_fwft_fb_i_i_1_n_0),
        .Q(aempty_fwft_i),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF001FF01)) 
    curr_state_i_1__1
       (.I0(empty_fwft_i),
        .I1(ar_fifo_dout_zero),
        .I2(prog_full_i),
        .I3(curr_state),
        .I4(pkt_cntr_one),
        .O(curr_state_reg));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    curr_state_i_3
       (.I0(\pkt_cnt_reg_reg[5] [2]),
        .I1(\pkt_cnt_reg_reg[5] [3]),
        .I2(\pkt_cnt_reg_reg[5] [0]),
        .I3(\pkt_cnt_reg_reg[5] [1]),
        .I4(\pkt_cnt_reg_reg[5] [5]),
        .I5(\pkt_cnt_reg_reg[5] [4]),
        .O(pkt_cntr_one));
  LUT6 #(
    .INIT(64'hFFFCFCFCFFFEFFFC)) 
    empty_fwft_fb_i_i_1
       (.I0(curr_state_reg_0),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(empty_fwft_fb_i),
        .I4(curr_fwft_state[0]),
        .I5(curr_fwft_state[1]),
        .O(empty_fwft_fb_i_i_1_n_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_i_i_1_n_0),
        .Q(empty_fwft_fb_i),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA0EA)) 
    empty_fwft_fb_o_i_i_1
       (.I0(empty_fwft_fb_o_i),
        .I1(curr_state_reg_0),
        .I2(curr_fwft_state[0]),
        .I3(curr_fwft_state[1]),
        .O(empty_fwft_fb_o_i_reg0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i_reg0),
        .Q(empty_fwft_fb_o_i),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_i_i_1_n_0),
        .Q(empty_fwft_i),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00F7)) 
    \gc0.count_d1[3]_i_2 
       (.I0(curr_fwft_state[1]),
        .I1(curr_fwft_state[0]),
        .I2(curr_state_reg_0),
        .I3(ram_empty_fb_i_reg),
        .O(E));
  LUT5 #(
    .INIT(32'hFB0404FB)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[1]_i_1 
       (.I0(E),
        .I1(\gnstage1.q_dly_reg[1][0] ),
        .I2(ram_full_fb_i_reg),
        .I3(\gc0.count_d1_reg[0] ),
        .I4(\gcc0.gc0.count_reg[0] ),
        .O(D));
  LUT2 #(
    .INIT(4'h7)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_4 
       (.I0(curr_fwft_state[1]),
        .I1(curr_fwft_state[0]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[3] ));
  LUT3 #(
    .INIT(8'h23)) 
    \gfwd_mode.m_valid_i_i_1__6 
       (.I0(curr_state),
        .I1(prog_full_i),
        .I2(empty_fwft_i),
        .O(\gfwd_mode.m_valid_i_reg_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \gpregsm1.curr_fwft_state[0]_i_1 
       (.I0(curr_state_reg_0),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .O(next_fwft_state[0]));
  LUT4 #(
    .INIT(16'h20FF)) 
    \gpregsm1.curr_fwft_state[1]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(curr_state_reg_0),
        .I2(curr_fwft_state[0]),
        .I3(ram_empty_fb_i_reg),
        .O(next_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state[0]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(next_fwft_state[1]),
        .Q(curr_fwft_state[1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(user_valid),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \pkt_cnt_reg[3]_i_2 
       (.I0(\pkt_cnt_reg_reg[5] [1]),
        .I1(\pkt_cnt_reg_reg[5] [0]),
        .I2(\gfwd_mode.m_valid_i_reg_0 ),
        .I3(\pkt_cnt_reg_reg[5] [2]),
        .O(\pkt_cnt_reg_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \pkt_cnt_reg[5]_i_2 
       (.I0(\pkt_cnt_reg_reg[5] [2]),
        .I1(\gfwd_mode.m_valid_i_reg_0 ),
        .I2(\pkt_cnt_reg_reg[5] [0]),
        .I3(\pkt_cnt_reg_reg[5] [1]),
        .I4(\pkt_cnt_reg_reg[5] [3]),
        .O(\pkt_cnt_reg_reg[4] ));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module design_1_axi_vfifo_ctrl_0_0_rd_fwft_180
   (out,
    dm_rd_en,
    ram_full_i_reg,
    E,
    m_axi_awvalid,
    aclk,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    ram_empty_fb_i_reg,
    m_axi_awready,
    Q,
    ram_full_fb_i_reg,
    m_axi_awvalid_i);
  output [1:0]out;
  output dm_rd_en;
  output ram_full_i_reg;
  output [0:0]E;
  output m_axi_awvalid;
  input aclk;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input ram_empty_fb_i_reg;
  input m_axi_awready;
  input [1:0]Q;
  input ram_full_fb_i_reg;
  input m_axi_awvalid_i;

  wire [0:0]E;
  wire [1:0]Q;
  wire aclk;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  wire aempty_fwft_fb_i_i_1__2_n_0;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  wire dm_rd_en;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  wire empty_fwft_fb_i_i_1__1_n_0;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i_reg0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_awvalid_i;
  wire [1:0]next_fwft_state;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;
  (* DONT_TOUCH *) wire user_valid;

  assign out[1:0] = curr_fwft_state;
  LUT6 #(
    .INIT(64'hFFEAFEAAEEAAFFAA)) 
    aempty_fwft_fb_i_i_1__2
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .I1(ram_empty_fb_i_reg),
        .I2(m_axi_awready),
        .I3(aempty_fwft_fb_i),
        .I4(curr_fwft_state[1]),
        .I5(curr_fwft_state[0]),
        .O(aempty_fwft_fb_i_i_1__2_n_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(aempty_fwft_fb_i_i_1__2_n_0),
        .Q(aempty_fwft_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(aempty_fwft_fb_i_i_1__2_n_0),
        .Q(aempty_fwft_i),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFEEEFEEEFFFEFEFE)) 
    empty_fwft_fb_i_i_1__1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(empty_fwft_fb_i),
        .I3(curr_fwft_state[0]),
        .I4(m_axi_awready),
        .I5(curr_fwft_state[1]),
        .O(empty_fwft_fb_i_i_1__1_n_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_i_i_1__1_n_0),
        .Q(empty_fwft_fb_i),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0EC)) 
    empty_fwft_fb_o_i_i_1__1
       (.I0(m_axi_awready),
        .I1(empty_fwft_fb_o_i),
        .I2(curr_fwft_state[0]),
        .I3(curr_fwft_state[1]),
        .O(empty_fwft_fb_o_i_reg0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i_reg0),
        .Q(empty_fwft_fb_o_i),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_i_i_1__1_n_0),
        .Q(empty_fwft_i),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00DF)) 
    \gc0.count_d1[3]_i_2__0 
       (.I0(curr_fwft_state[1]),
        .I1(m_axi_awready),
        .I2(curr_fwft_state[0]),
        .I3(ram_empty_fb_i_reg),
        .O(E));
  LUT6 #(
    .INIT(64'h0101000101010101)) 
    \gpr1.dout_i[40]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(ram_empty_fb_i_reg),
        .I3(curr_fwft_state[0]),
        .I4(m_axi_awready),
        .I5(curr_fwft_state[1]),
        .O(dm_rd_en));
  LUT3 #(
    .INIT(8'hAE)) 
    \gpregsm1.curr_fwft_state[0]_i_1__2 
       (.I0(curr_fwft_state[1]),
        .I1(curr_fwft_state[0]),
        .I2(m_axi_awready),
        .O(next_fwft_state[0]));
  LUT4 #(
    .INIT(16'h20FF)) 
    \gpregsm1.curr_fwft_state[1]_i_1__1 
       (.I0(curr_fwft_state[1]),
        .I1(m_axi_awready),
        .I2(curr_fwft_state[0]),
        .I3(ram_empty_fb_i_reg),
        .O(next_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state[0]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(next_fwft_state[1]),
        .Q(curr_fwft_state[1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(user_valid),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT1 #(
    .INIT(2'h1)) 
    m_axi_awvalid_INST_0
       (.I0(empty_fwft_i),
        .O(m_axi_awvalid));
  LUT6 #(
    .INIT(64'hFFFF5155FFFFFFFF)) 
    ram_full_fb_i_i_4__0
       (.I0(ram_empty_fb_i_reg),
        .I1(curr_fwft_state[0]),
        .I2(m_axi_awready),
        .I3(curr_fwft_state[1]),
        .I4(ram_full_fb_i_reg),
        .I5(m_axi_awvalid_i),
        .O(ram_full_i_reg));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module design_1_axi_vfifo_ctrl_0_0_rd_fwft_190
   (out,
    dm_rd_en,
    ram_full_i_reg,
    E,
    m_axi_arvalid,
    aclk,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    ram_empty_fb_i_reg,
    m_axi_arready,
    Q,
    ram_full_fb_i_reg,
    M_AXI_ARVALID);
  output [1:0]out;
  output dm_rd_en;
  output ram_full_i_reg;
  output [0:0]E;
  output m_axi_arvalid;
  input aclk;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input ram_empty_fb_i_reg;
  input m_axi_arready;
  input [1:0]Q;
  input ram_full_fb_i_reg;
  input M_AXI_ARVALID;

  wire [0:0]E;
  wire M_AXI_ARVALID;
  wire [1:0]Q;
  wire aclk;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  wire aempty_fwft_fb_i_i_1__4_n_0;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  wire dm_rd_en;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  wire empty_fwft_fb_i_i_1__3_n_0;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i_reg0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire [1:0]next_fwft_state;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;
  (* DONT_TOUCH *) wire user_valid;

  assign out[1:0] = curr_fwft_state;
  LUT6 #(
    .INIT(64'hFFEAFEAAEEAAFFAA)) 
    aempty_fwft_fb_i_i_1__4
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .I1(ram_empty_fb_i_reg),
        .I2(m_axi_arready),
        .I3(aempty_fwft_fb_i),
        .I4(curr_fwft_state[1]),
        .I5(curr_fwft_state[0]),
        .O(aempty_fwft_fb_i_i_1__4_n_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(aempty_fwft_fb_i_i_1__4_n_0),
        .Q(aempty_fwft_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(aempty_fwft_fb_i_i_1__4_n_0),
        .Q(aempty_fwft_i),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFEEEFEEEFFFEFEFE)) 
    empty_fwft_fb_i_i_1__3
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(empty_fwft_fb_i),
        .I3(curr_fwft_state[0]),
        .I4(m_axi_arready),
        .I5(curr_fwft_state[1]),
        .O(empty_fwft_fb_i_i_1__3_n_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_i_i_1__3_n_0),
        .Q(empty_fwft_fb_i),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0EC)) 
    empty_fwft_fb_o_i_i_1__3
       (.I0(m_axi_arready),
        .I1(empty_fwft_fb_o_i),
        .I2(curr_fwft_state[0]),
        .I3(curr_fwft_state[1]),
        .O(empty_fwft_fb_o_i_reg0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i_reg0),
        .Q(empty_fwft_fb_o_i),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_i_i_1__3_n_0),
        .Q(empty_fwft_i),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00DF)) 
    \gc0.count_d1[3]_i_2__1 
       (.I0(curr_fwft_state[1]),
        .I1(m_axi_arready),
        .I2(curr_fwft_state[0]),
        .I3(ram_empty_fb_i_reg),
        .O(E));
  LUT6 #(
    .INIT(64'h0101000101010101)) 
    \gpr1.dout_i[40]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(ram_empty_fb_i_reg),
        .I3(curr_fwft_state[0]),
        .I4(m_axi_arready),
        .I5(curr_fwft_state[1]),
        .O(dm_rd_en));
  LUT3 #(
    .INIT(8'hAE)) 
    \gpregsm1.curr_fwft_state[0]_i_1__4 
       (.I0(curr_fwft_state[1]),
        .I1(curr_fwft_state[0]),
        .I2(m_axi_arready),
        .O(next_fwft_state[0]));
  LUT4 #(
    .INIT(16'h20FF)) 
    \gpregsm1.curr_fwft_state[1]_i_1__3 
       (.I0(curr_fwft_state[1]),
        .I1(m_axi_arready),
        .I2(curr_fwft_state[0]),
        .I3(ram_empty_fb_i_reg),
        .O(next_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state[0]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(next_fwft_state[1]),
        .Q(curr_fwft_state[1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(user_valid),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT1 #(
    .INIT(2'h1)) 
    m_axi_arvalid_INST_0
       (.I0(empty_fwft_i),
        .O(m_axi_arvalid));
  LUT6 #(
    .INIT(64'hFFFF5155FFFFFFFF)) 
    ram_full_fb_i_i_4__1
       (.I0(ram_empty_fb_i_reg),
        .I1(curr_fwft_state[0]),
        .I2(m_axi_arready),
        .I3(curr_fwft_state[1]),
        .I4(ram_full_fb_i_reg),
        .I5(M_AXI_ARVALID),
        .O(ram_full_i_reg));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module design_1_axi_vfifo_ctrl_0_0_rd_fwft_4
   (out,
    Q_reg,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ,
    \gpr1.dout_i_reg[0] ,
    E,
    we_bcnt,
    Q_reg_0,
    m_axi_bready,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    aclk,
    awgen_to_mctf_tvalid,
    ram_full_fb_i_reg,
    m_axi_bvalid,
    ram_empty_fb_i_reg,
    Q,
    mem_init_done,
    mux4_out,
    \goreg_dm.dout_i_reg[0] ,
    Q_reg_1);
  output [1:0]out;
  output Q_reg;
  output \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  output \gpr1.dout_i_reg[0] ;
  output [0:0]E;
  output we_bcnt;
  output Q_reg_0;
  output m_axi_bready;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input aclk;
  input awgen_to_mctf_tvalid;
  input ram_full_fb_i_reg;
  input m_axi_bvalid;
  input ram_empty_fb_i_reg;
  input [1:0]Q;
  input mem_init_done;
  input [0:0]mux4_out;
  input \goreg_dm.dout_i_reg[0] ;
  input Q_reg_1;

  wire [0:0]E;
  wire [1:0]Q;
  wire Q_reg_0;
  wire Q_reg_1;
  wire aclk;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  wire aempty_fwft_fb_i_i_1__1_n_0;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  wire awgen_to_mctf_tvalid;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  wire empty_fwft_fb_i_i_1__0_n_0;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i_reg0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  wire \goreg_dm.dout_i_reg[0] ;
  wire \gpr1.dout_i_reg[0] ;
  wire \gpregsm1.curr_fwft_state[1]_i_1__4_n_0 ;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire mem_init_done;
  wire [0:0]mux4_out;
  wire [0:0]next_fwft_state;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_reg;
  (* DONT_TOUCH *) wire user_valid;
  wire we_bcnt;

  assign Q_reg = empty_fwft_i;
  assign out[1:0] = curr_fwft_state;
  LUT5 #(
    .INIT(32'hFFF3AAA2)) 
    Q_i_1__1
       (.I0(mux4_out),
        .I1(m_axi_bvalid),
        .I2(empty_fwft_i),
        .I3(\goreg_dm.dout_i_reg[0] ),
        .I4(Q_reg_1),
        .O(Q_reg_0));
  LUT5 #(
    .INIT(32'hFFCB8000)) 
    aempty_fwft_fb_i_i_1__1
       (.I0(m_axi_bvalid),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(ram_empty_fb_i_reg),
        .I4(aempty_fwft_fb_i),
        .O(aempty_fwft_fb_i_i_1__1_n_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(aempty_fwft_fb_i_i_1__1_n_0),
        .Q(aempty_fwft_fb_i),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(aempty_fwft_fb_i_i_1__1_n_0),
        .Q(aempty_fwft_i),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT4 #(
    .INIT(16'hF320)) 
    empty_fwft_fb_i_i_1__0
       (.I0(m_axi_bvalid),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_i),
        .O(empty_fwft_fb_i_i_1__0_n_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_i_i_1__0_n_0),
        .Q(empty_fwft_fb_i),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT4 #(
    .INIT(16'hF320)) 
    empty_fwft_fb_o_i_i_1__0
       (.I0(m_axi_bvalid),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_o_i),
        .O(empty_fwft_fb_o_i_reg0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i_reg0),
        .Q(empty_fwft_fb_o_i),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_i_i_1__0_n_0),
        .Q(empty_fwft_i),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT4 #(
    .INIT(16'h5515)) 
    \gc0.count_d1[5]_i_2 
       (.I0(ram_empty_fb_i_reg),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(m_axi_bvalid),
        .O(E));
  LUT6 #(
    .INIT(64'h00000000000000BF)) 
    \gpr1.dout_i[0]_i_1 
       (.I0(m_axi_bvalid),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(ram_empty_fb_i_reg),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\gpr1.dout_i_reg[0] ));
  LUT3 #(
    .INIT(8'hBA)) 
    \gpregsm1.curr_fwft_state[0]_i_1__1 
       (.I0(curr_fwft_state[1]),
        .I1(m_axi_bvalid),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state));
  LUT4 #(
    .INIT(16'h08FF)) 
    \gpregsm1.curr_fwft_state[1]_i_1__4 
       (.I0(curr_fwft_state[1]),
        .I1(curr_fwft_state[0]),
        .I2(m_axi_bvalid),
        .I3(ram_empty_fb_i_reg),
        .O(\gpregsm1.curr_fwft_state[1]_i_1__4_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(next_fwft_state),
        .Q(curr_fwft_state[0]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gpregsm1.curr_fwft_state[1]_i_1__4_n_0 ),
        .Q(curr_fwft_state[1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(next_fwft_state),
        .Q(user_valid),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT1 #(
    .INIT(2'h1)) 
    m_axi_bready_INST_0
       (.I0(empty_fwft_i),
        .O(m_axi_bready));
  LUT6 #(
    .INIT(64'h2222222202000000)) 
    plusOp_carry_i_1__0
       (.I0(awgen_to_mctf_tvalid),
        .I1(ram_full_fb_i_reg),
        .I2(m_axi_bvalid),
        .I3(curr_fwft_state[0]),
        .I4(curr_fwft_state[1]),
        .I5(ram_empty_fb_i_reg),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ));
  LUT3 #(
    .INIT(8'h4F)) 
    ram_reg_0_1_0_5_i_1__1
       (.I0(empty_fwft_i),
        .I1(m_axi_bvalid),
        .I2(mem_init_done),
        .O(we_bcnt));
endmodule

module design_1_axi_vfifo_ctrl_0_0_rd_logic
   (out,
    \gfwd_mode.m_valid_i_reg ,
    curr_state_reg,
    pkt_cntr_one,
    p_8_out,
    dm_rd_en,
    D,
    \gpr1.dout_i_reg[1] ,
    \pkt_cnt_reg_reg[4] ,
    \gfwd_mode.m_valid_i_reg_0 ,
    \pkt_cnt_reg_reg[3] ,
    \gc0.count_d1_reg[3] ,
    aclk,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    ar_fifo_dout_zero,
    prog_full_i,
    curr_state,
    comp0,
    p_19_out,
    \gc0.count_reg[2] ,
    curr_state_reg_0,
    Q,
    \gnstage1.q_dly_reg[1][0] ,
    ram_full_fb_i_reg,
    \gcc0.gc0.count_reg[2] ,
    \gcc0.gc0.count_reg[3] ,
    \pkt_cnt_reg_reg[5] );
  output [1:0]out;
  output \gfwd_mode.m_valid_i_reg ;
  output curr_state_reg;
  output pkt_cntr_one;
  output p_8_out;
  output dm_rd_en;
  output [3:0]D;
  output [3:0]\gpr1.dout_i_reg[1] ;
  output \pkt_cnt_reg_reg[4] ;
  output \gfwd_mode.m_valid_i_reg_0 ;
  output \pkt_cnt_reg_reg[3] ;
  output [3:0]\gc0.count_d1_reg[3] ;
  input aclk;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input ar_fifo_dout_zero;
  input prog_full_i;
  input curr_state;
  input comp0;
  input p_19_out;
  input \gc0.count_reg[2] ;
  input curr_state_reg_0;
  input [1:0]Q;
  input \gnstage1.q_dly_reg[1][0] ;
  input ram_full_fb_i_reg;
  input [2:0]\gcc0.gc0.count_reg[2] ;
  input \gcc0.gc0.count_reg[3] ;
  input [5:0]\pkt_cnt_reg_reg[5] ;

  wire [3:0]D;
  wire [1:0]Q;
  wire aclk;
  wire ar_fifo_dout_zero;
  wire comp0;
  wire curr_state;
  wire curr_state_reg;
  wire curr_state_reg_0;
  wire dm_rd_en;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire \gc0.count_reg[2] ;
  wire [2:0]\gcc0.gc0.count_reg[2] ;
  wire \gcc0.gc0.count_reg[3] ;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire \gnstage1.q_dly_reg[1][0] ;
  wire [3:0]\gpr1.dout_i_reg[1] ;
  wire \gr1.gr1_int.rfwft_n_10 ;
  wire \grss.rsts_n_2 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire [1:0]out;
  wire p_19_out;
  wire p_2_out;
  wire p_8_out;
  wire \pkt_cnt_reg_reg[3] ;
  wire \pkt_cnt_reg_reg[4] ;
  wire [5:0]\pkt_cnt_reg_reg[5] ;
  wire pkt_cntr_one;
  wire prog_full_i;
  wire ram_full_fb_i_reg;

  design_1_axi_vfifo_ctrl_0_0_rd_fwft_174 \gr1.gr1_int.rfwft 
       (.D(D[0]),
        .E(p_8_out),
        .Q(Q),
        .aclk(aclk),
        .ar_fifo_dout_zero(ar_fifo_dout_zero),
        .curr_state(curr_state),
        .curr_state_reg(curr_state_reg),
        .curr_state_reg_0(curr_state_reg_0),
        .\gc0.count_d1_reg[0] (\gpr1.dout_i_reg[1] [0]),
        .\gcc0.gc0.count_reg[0] (\gcc0.gc0.count_reg[2] [0]),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[3] (\gr1.gr1_int.rfwft_n_10 ),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_reg_0 ),
        .\gnstage1.q_dly_reg[1][0] (\gnstage1.q_dly_reg[1][0] ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .out(out),
        .\pkt_cnt_reg_reg[3] (\pkt_cnt_reg_reg[3] ),
        .\pkt_cnt_reg_reg[4] (\pkt_cnt_reg_reg[4] ),
        .\pkt_cnt_reg_reg[5] (\pkt_cnt_reg_reg[5] ),
        .pkt_cntr_one(pkt_cntr_one),
        .prog_full_i(prog_full_i),
        .ram_empty_fb_i_reg(p_2_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg));
  design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss \grss.rsts 
       (.E(p_8_out),
        .Q(Q),
        .aclk(aclk),
        .comp0(comp0),
        .curr_state_reg(curr_state_reg_0),
        .dm_rd_en(dm_rd_en),
        .\gc0.count_d1_reg[0] (\gpr1.dout_i_reg[1] [0]),
        .\gc0.count_reg[2] (\gc0.count_reg[2] ),
        .\gcc0.gc0.count_reg[0] (\gcc0.gc0.count_reg[2] [0]),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[3] (\grss.rsts_n_2 ),
        .\gpregsm1.curr_fwft_state_reg[1] (\gr1.gr1_int.rfwft_n_10 ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .out(p_2_out),
        .p_19_out(p_19_out));
  design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr rpntr
       (.D(D[3:1]),
        .E(p_8_out),
        .Q(\gpr1.dout_i_reg[1] ),
        .aclk(aclk),
        .\gc0.count_d1_reg[3]_0 (\gc0.count_d1_reg[3] ),
        .\gcc0.gc0.count_reg[2] (\gcc0.gc0.count_reg[2] ),
        .\gcc0.gc0.count_reg[3] (\gcc0.gc0.count_reg[3] ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .p_19_out(p_19_out),
        .ram_empty_fb_i_reg(\grss.rsts_n_2 ));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module design_1_axi_vfifo_ctrl_0_0_rd_logic_175
   (out,
    empty_fwft_fb_o_i_reg,
    dm_rd_en,
    D,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ,
    p_8_out,
    ram_full_i_reg,
    \gc0.count_d1_reg[3] ,
    m_axi_awvalid,
    ram_empty_fb_i_reg,
    aclk,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    m_axi_awready,
    Q,
    E,
    \gcc0.gc0.count_reg[3] ,
    ram_full_fb_i_reg,
    m_axi_awvalid_i);
  output out;
  output [1:0]empty_fwft_fb_o_i_reg;
  output dm_rd_en;
  output [1:0]D;
  output [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  output p_8_out;
  output ram_full_i_reg;
  output [3:0]\gc0.count_d1_reg[3] ;
  output m_axi_awvalid;
  input ram_empty_fb_i_reg;
  input aclk;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input m_axi_awready;
  input [1:0]Q;
  input [0:0]E;
  input [3:0]\gcc0.gc0.count_reg[3] ;
  input ram_full_fb_i_reg;
  input m_axi_awvalid_i;

  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire aclk;
  wire dm_rd_en;
  wire [1:0]empty_fwft_fb_o_i_reg;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [3:0]\gcc0.gc0.count_reg[3] ;
  wire [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  wire \gr1.gr1_int.rfwft_n_3 ;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_awvalid_i;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire out;
  wire p_8_out;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;

  design_1_axi_vfifo_ctrl_0_0_rd_fwft_180 \gr1.gr1_int.rfwft 
       (.E(p_8_out),
        .Q(Q),
        .aclk(aclk),
        .dm_rd_en(dm_rd_en),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .out(empty_fwft_fb_o_i_reg),
        .ram_empty_fb_i_reg(out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_full_i_reg(\gr1.gr1_int.rfwft_n_3 ));
  design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss_181 \grss.rsts 
       (.aclk(aclk),
        .out(out),
        .ram_empty_fb_i_reg_0(ram_empty_fb_i_reg));
  design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr_182 rpntr
       (.D(D),
        .E(p_8_out),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ),
        .aclk(aclk),
        .\gc0.count_d1_reg[3]_0 (\gc0.count_d1_reg[3] ),
        .\gcc0.gc0.count_reg[3] (\gcc0.gc0.count_reg[3] ),
        .\gfwd_mode.m_valid_i_reg (E),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .ram_empty_fb_i_reg(\gr1.gr1_int.rfwft_n_3 ),
        .ram_full_i_reg(ram_full_i_reg));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module design_1_axi_vfifo_ctrl_0_0_rd_logic_183
   (out,
    empty_fwft_fb_o_i_reg,
    dm_rd_en,
    D,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ,
    p_8_out,
    ram_full_i_reg,
    \gc0.count_d1_reg[3] ,
    m_axi_arvalid,
    ram_empty_fb_i_reg,
    aclk,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    m_axi_arready,
    Q,
    E,
    \gcc0.gc0.count_reg[3] ,
    ram_full_fb_i_reg,
    M_AXI_ARVALID);
  output out;
  output [1:0]empty_fwft_fb_o_i_reg;
  output dm_rd_en;
  output [1:0]D;
  output [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  output p_8_out;
  output ram_full_i_reg;
  output [3:0]\gc0.count_d1_reg[3] ;
  output m_axi_arvalid;
  input ram_empty_fb_i_reg;
  input aclk;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input m_axi_arready;
  input [1:0]Q;
  input [0:0]E;
  input [3:0]\gcc0.gc0.count_reg[3] ;
  input ram_full_fb_i_reg;
  input M_AXI_ARVALID;

  wire [1:0]D;
  wire [0:0]E;
  wire M_AXI_ARVALID;
  wire [1:0]Q;
  wire aclk;
  wire dm_rd_en;
  wire [1:0]empty_fwft_fb_o_i_reg;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [3:0]\gcc0.gc0.count_reg[3] ;
  wire [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  wire \gr1.gr1_int.rfwft_n_3 ;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire out;
  wire p_8_out;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;

  design_1_axi_vfifo_ctrl_0_0_rd_fwft_190 \gr1.gr1_int.rfwft 
       (.E(p_8_out),
        .M_AXI_ARVALID(M_AXI_ARVALID),
        .Q(Q),
        .aclk(aclk),
        .dm_rd_en(dm_rd_en),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .out(empty_fwft_fb_o_i_reg),
        .ram_empty_fb_i_reg(out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_full_i_reg(\gr1.gr1_int.rfwft_n_3 ));
  design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss_191 \grss.rsts 
       (.aclk(aclk),
        .out(out),
        .ram_empty_fb_i_reg_0(ram_empty_fb_i_reg));
  design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr_192 rpntr
       (.D(D),
        .E(p_8_out),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ),
        .aclk(aclk),
        .\gc0.count_d1_reg[3]_0 (\gc0.count_d1_reg[3] ),
        .\gcc0.gc0.count_reg[3] (\gcc0.gc0.count_reg[3] ),
        .\gnstage1.q_dly_reg[1][0] (E),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .ram_empty_fb_i_reg(\gr1.gr1_int.rfwft_n_3 ),
        .ram_full_i_reg(ram_full_i_reg));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module design_1_axi_vfifo_ctrl_0_0_rd_logic__parameterized0
   (out,
    ENB_I,
    E,
    p_3_out,
    \gc0.count_d1_reg[7] ,
    v1_reg,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    v1_reg_0,
    S,
    m_axi_wvalid,
    \gcc0.gc0.count_d1_reg[6] ,
    aclk,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    m_axi_wready,
    ENB_dly_D,
    ram_full_fb_i_reg,
    Q,
    m_axi_wvalid_i,
    ram_full_fb_i_reg_0,
    \gcc0.gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_reg[8] );
  output [1:0]out;
  output ENB_I;
  output [0:0]E;
  output p_3_out;
  output [5:0]\gc0.count_d1_reg[7] ;
  output [3:0]v1_reg;
  output [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output [4:0]v1_reg_0;
  output [0:0]S;
  output m_axi_wvalid;
  input [2:0]\gcc0.gc0.count_d1_reg[6] ;
  input aclk;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input m_axi_wready;
  input ENB_dly_D;
  input ram_full_fb_i_reg;
  input [1:0]Q;
  input m_axi_wvalid_i;
  input ram_full_fb_i_reg_0;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [6:0]\gcc0.gc0.count_reg[8] ;

  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire ENB_I;
  wire ENB_dly_D;
  wire [1:0]Q;
  wire [0:0]S;
  wire aclk;
  wire [4:0]\c2/v1_reg ;
  wire [5:0]\gc0.count_d1_reg[7] ;
  wire [2:0]\gcc0.gc0.count_d1_reg[6] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire [6:0]\gcc0.gc0.count_reg[8] ;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire m_axi_wvalid_i;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire [1:0]out;
  wire p_2_out;
  wire p_3_out;
  wire ram_full_fb_i_reg;
  wire ram_full_fb_i_reg_0;
  wire rpntr_n_27;
  wire rpntr_n_28;
  wire rpntr_n_29;
  wire rpntr_n_30;
  wire rpntr_n_31;
  wire [3:0]v1_reg;
  wire [4:0]v1_reg_0;

  design_1_axi_vfifo_ctrl_0_0_rd_fwft \gr1.gr1_int.rfwft 
       (.E(E),
        .ENB_I(ENB_I),
        .ENB_dly_D(ENB_dly_D),
        .Q(Q),
        .aclk(aclk),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .out(out),
        .p_3_out(p_3_out),
        .ram_empty_fb_i_reg(p_2_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg_0));
  design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized0 \grss.rsts 
       (.E(E),
        .aclk(aclk),
        .\gc0.count_d1_reg[0] (rpntr_n_27),
        .\gc0.count_d1_reg[2] (rpntr_n_28),
        .\gc0.count_d1_reg[4] (rpntr_n_29),
        .\gc0.count_d1_reg[6] (rpntr_n_30),
        .\gc0.count_d1_reg[8] (rpntr_n_31),
        .\gcc0.gc0.count_d1_reg[6] (\gcc0.gc0.count_d1_reg[6] ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .out(p_2_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .v1_reg({\c2/v1_reg [4],\c2/v1_reg [0]}));
  design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized0 rpntr
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .E(E),
        .Q(\gc0.count_d1_reg[7] ),
        .S(S),
        .aclk(aclk),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_reg[8] (\gcc0.gc0.count_reg[8] ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .ram_empty_i_reg(rpntr_n_27),
        .ram_empty_i_reg_0(rpntr_n_28),
        .ram_empty_i_reg_1(rpntr_n_29),
        .ram_empty_i_reg_2(rpntr_n_30),
        .ram_empty_i_reg_3(rpntr_n_31),
        .v1_reg(v1_reg),
        .v1_reg_0(v1_reg_0),
        .v1_reg_1({\c2/v1_reg [4],\c2/v1_reg [0]}));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module design_1_axi_vfifo_ctrl_0_0_rd_logic__parameterized0_5
   (out,
    \gfwd_mode.storage_data1_reg[31] ,
    E,
    ram_full_i_reg,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \gc0.count_d1_reg[7] ,
    ram_full_i_reg_0,
    p_8_out,
    \gcc0.gc0.count_d1_reg[0] ,
    \gcc0.gc0.count_d1_reg[2] ,
    \gcc0.gc0.count_d1_reg[4] ,
    \gcc0.gc0.count_d1_reg[6] ,
    v1_reg,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    aclk,
    mm2s_to_tdf_tvalid,
    Q,
    \gcc0.gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_reg[8] ,
    mcpf_to_argen_tvalid,
    ram_full_fb_i_reg);
  output out;
  output \gfwd_mode.storage_data1_reg[31] ;
  output [0:0]E;
  output ram_full_i_reg;
  output [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output [7:0]\gc0.count_d1_reg[7] ;
  output ram_full_i_reg_0;
  output p_8_out;
  input \gcc0.gc0.count_d1_reg[0] ;
  input \gcc0.gc0.count_d1_reg[2] ;
  input \gcc0.gc0.count_d1_reg[4] ;
  input \gcc0.gc0.count_d1_reg[6] ;
  input [3:0]v1_reg;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input aclk;
  input mm2s_to_tdf_tvalid;
  input [1:0]Q;
  input [0:0]\gcc0.gc0.count_d1_reg[8] ;
  input [0:0]\gcc0.gc0.count_reg[8] ;
  input mcpf_to_argen_tvalid;
  input ram_full_fb_i_reg;

  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [1:0]Q;
  wire aclk;
  wire [7:0]\gc0.count_d1_reg[7] ;
  wire \gcc0.gc0.count_d1_reg[0] ;
  wire \gcc0.gc0.count_d1_reg[2] ;
  wire \gcc0.gc0.count_d1_reg[4] ;
  wire \gcc0.gc0.count_d1_reg[6] ;
  wire [0:0]\gcc0.gc0.count_d1_reg[8] ;
  wire [0:0]\gcc0.gc0.count_reg[8] ;
  wire \gfwd_mode.storage_data1_reg[31] ;
  wire mcpf_to_argen_tvalid;
  wire mm2s_to_tdf_tvalid;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire out;
  wire p_8_out;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire rpntr_n_10;
  wire rpntr_n_12;
  wire [3:0]v1_reg;

  design_1_axi_vfifo_ctrl_0_0_rd_fwft_10 \gr1.gr1_int.rfwft 
       (.E(E),
        .Q(Q),
        .aclk(aclk),
        .\gc0.count_reg[8] (p_8_out),
        .\gfwd_mode.storage_data1_reg[31] (\gfwd_mode.storage_data1_reg[31] ),
        .mm2s_to_tdf_tvalid(mm2s_to_tdf_tvalid),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .out(out));
  design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized0_11 \grss.rsts 
       (.E(p_8_out),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (rpntr_n_12),
        .\gc0.count_reg[8] (rpntr_n_10),
        .\gcc0.gc0.count_d1_reg[0] (\gcc0.gc0.count_d1_reg[0] ),
        .\gcc0.gc0.count_d1_reg[2] (\gcc0.gc0.count_d1_reg[2] ),
        .\gcc0.gc0.count_d1_reg[4] (\gcc0.gc0.count_d1_reg[4] ),
        .\gcc0.gc0.count_d1_reg[6] (\gcc0.gc0.count_d1_reg[6] ),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .out(out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .v1_reg(v1_reg));
  design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized0_12 rpntr
       (.E(p_8_out),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .aclk(aclk),
        .\gc0.count_d1_reg[7]_0 (\gc0.count_d1_reg[7] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_reg[8] (\gcc0.gc0.count_reg[8] ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .ram_empty_i_reg(rpntr_n_10),
        .ram_empty_i_reg_0(rpntr_n_12),
        .ram_full_i_reg(ram_full_i_reg),
        .ram_full_i_reg_0(ram_full_i_reg_0));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module design_1_axi_vfifo_ctrl_0_0_rd_logic__parameterized1
   (out,
    Q_reg,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ,
    \gpr1.dout_i_reg[0] ,
    E,
    we_bcnt,
    Q_reg_0,
    ram_empty_fb_i_reg,
    \gpr1.dout_i_reg[0]_0 ,
    \gc0.count_d1_reg[3] ,
    S,
    ram_full_fb_i_reg,
    m_axi_bready,
    aclk,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    awgen_to_mctf_tvalid,
    ram_full_fb_i_reg_0,
    m_axi_bvalid,
    Q,
    mem_init_done,
    mux4_out,
    \goreg_dm.dout_i_reg[0] ,
    Q_reg_1,
    ram_full_fb_i_reg_1,
    \gcc0.gc0.count_d1_reg[5] ,
    \gc0.count_reg[1] ,
    \gcc0.gc0.count_reg[5] );
  output [1:0]out;
  output Q_reg;
  output \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  output \gpr1.dout_i_reg[0] ;
  output [0:0]E;
  output we_bcnt;
  output Q_reg_0;
  output ram_empty_fb_i_reg;
  output [5:0]\gpr1.dout_i_reg[0]_0 ;
  output [3:0]\gc0.count_d1_reg[3] ;
  output [0:0]S;
  output ram_full_fb_i_reg;
  output m_axi_bready;
  input aclk;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input awgen_to_mctf_tvalid;
  input ram_full_fb_i_reg_0;
  input m_axi_bvalid;
  input [1:0]Q;
  input mem_init_done;
  input [0:0]mux4_out;
  input \goreg_dm.dout_i_reg[0] ;
  input Q_reg_1;
  input ram_full_fb_i_reg_1;
  input [5:0]\gcc0.gc0.count_d1_reg[5] ;
  input \gc0.count_reg[1] ;
  input [2:0]\gcc0.gc0.count_reg[5] ;

  wire [0:0]E;
  wire [1:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire Q_reg_1;
  wire [0:0]S;
  wire aclk;
  wire awgen_to_mctf_tvalid;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire \gc0.count_reg[1] ;
  wire [5:0]\gcc0.gc0.count_d1_reg[5] ;
  wire [2:0]\gcc0.gc0.count_reg[5] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  wire \goreg_dm.dout_i_reg[0] ;
  wire \gpr1.dout_i_reg[0] ;
  wire [5:0]\gpr1.dout_i_reg[0]_0 ;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire mem_init_done;
  wire [0:0]mux4_out;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire [1:0]out;
  wire p_2_out;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_reg;
  wire ram_full_fb_i_reg_0;
  wire ram_full_fb_i_reg_1;
  wire rpntr_n_0;
  wire we_bcnt;

  design_1_axi_vfifo_ctrl_0_0_rd_fwft_4 \gr1.gr1_int.rfwft 
       (.E(E),
        .Q(Q),
        .Q_reg(Q_reg),
        .Q_reg_0(Q_reg_0),
        .Q_reg_1(Q_reg_1),
        .aclk(aclk),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] (\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ),
        .\goreg_dm.dout_i_reg[0] (\goreg_dm.dout_i_reg[0] ),
        .\gpr1.dout_i_reg[0] (\gpr1.dout_i_reg[0] ),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .mem_init_done(mem_init_done),
        .mux4_out(mux4_out),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .out(out),
        .ram_empty_fb_i_reg(p_2_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg_0),
        .we_bcnt(we_bcnt));
  design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized1 \grss.rsts 
       (.aclk(aclk),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] (rpntr_n_0),
        .out(p_2_out));
  design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized1 rpntr
       (.E(E),
        .Q(Q),
        .S(S),
        .aclk(aclk),
        .\gc0.count_d1_reg[3]_0 (\gc0.count_d1_reg[3] ),
        .\gc0.count_reg[1]_0 (\gc0.count_reg[1] ),
        .\gcc0.gc0.count_d1_reg[5] (\gcc0.gc0.count_d1_reg[5] ),
        .\gcc0.gc0.count_reg[5] (\gcc0.gc0.count_reg[5] ),
        .\gpr1.dout_i_reg[0] (\gpr1.dout_i_reg[0]_0 ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .out(p_2_out),
        .ram_empty_fb_i_reg(rpntr_n_0),
        .ram_empty_fb_i_reg_0(ram_empty_fb_i_reg),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_full_fb_i_reg_0(ram_full_fb_i_reg_1));
endmodule

module design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss
   (out,
    dm_rd_en,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[3] ,
    aclk,
    comp0,
    p_19_out,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    E,
    \gc0.count_reg[2] ,
    Q,
    curr_state_reg,
    \gpregsm1.curr_fwft_state_reg[1] ,
    \gcc0.gc0.count_reg[0] ,
    \gc0.count_d1_reg[0] );
  output out;
  output dm_rd_en;
  output \gdiff.gcry_1_sym.diff_pntr_pad_reg[3] ;
  input aclk;
  input comp0;
  input p_19_out;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input [0:0]E;
  input \gc0.count_reg[2] ;
  input [1:0]Q;
  input curr_state_reg;
  input \gpregsm1.curr_fwft_state_reg[1] ;
  input [0:0]\gcc0.gc0.count_reg[0] ;
  input [0:0]\gc0.count_d1_reg[0] ;

  wire [0:0]E;
  wire [1:0]Q;
  wire aclk;
  wire comp0;
  wire curr_state_reg;
  wire dm_rd_en;
  wire [0:0]\gc0.count_d1_reg[0] ;
  wire \gc0.count_reg[2] ;
  wire [0:0]\gcc0.gc0.count_reg[0] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[3] ;
  wire \gpregsm1.curr_fwft_state_reg[1] ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire p_19_out;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  wire ram_empty_fb_i_i_1_n_0;
  (* DONT_TOUCH *) wire ram_empty_i;

  assign out = ram_empty_fb_i;
  LUT6 #(
    .INIT(64'h888A0000FFFF888A)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2 
       (.I0(p_19_out),
        .I1(ram_empty_fb_i),
        .I2(curr_state_reg),
        .I3(\gpregsm1.curr_fwft_state_reg[1] ),
        .I4(\gcc0.gc0.count_reg[0] ),
        .I5(\gc0.count_d1_reg[0] ),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[3] ));
  LUT4 #(
    .INIT(16'h0100)) 
    \gpr1.dout_i[6]_i_1 
       (.I0(ram_empty_fb_i),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(E),
        .O(dm_rd_en));
  LUT6 #(
    .INIT(64'hFFFFFF2AFF2AFF2A)) 
    ram_empty_fb_i_i_1
       (.I0(ram_empty_fb_i),
        .I1(comp0),
        .I2(p_19_out),
        .I3(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .I4(E),
        .I5(\gc0.count_reg[2] ),
        .O(ram_empty_fb_i_i_1_n_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_empty_fb_i_i_1_n_0),
        .Q(ram_empty_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_empty_fb_i_i_1_n_0),
        .Q(ram_empty_i),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss_181
   (out,
    ram_empty_fb_i_reg_0,
    aclk);
  output out;
  input ram_empty_fb_i_reg_0;
  input aclk;

  wire aclk;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  wire ram_empty_fb_i_reg_0;
  (* DONT_TOUCH *) wire ram_empty_i;

  assign out = ram_empty_fb_i;
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_empty_fb_i_reg_0),
        .Q(ram_empty_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_empty_fb_i_reg_0),
        .Q(ram_empty_i),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss_191
   (out,
    ram_empty_fb_i_reg_0,
    aclk);
  output out;
  input ram_empty_fb_i_reg_0;
  input aclk;

  wire aclk;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  wire ram_empty_fb_i_reg_0;
  (* DONT_TOUCH *) wire ram_empty_i;

  assign out = ram_empty_fb_i;
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_empty_fb_i_reg_0),
        .Q(ram_empty_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_empty_fb_i_reg_0),
        .Q(ram_empty_i),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized0
   (out,
    \gc0.count_d1_reg[0] ,
    \gc0.count_d1_reg[2] ,
    \gc0.count_d1_reg[4] ,
    \gc0.count_d1_reg[6] ,
    \gc0.count_d1_reg[8] ,
    v1_reg,
    \gcc0.gc0.count_d1_reg[6] ,
    aclk,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    E,
    ram_full_fb_i_reg);
  output out;
  input \gc0.count_d1_reg[0] ;
  input \gc0.count_d1_reg[2] ;
  input \gc0.count_d1_reg[4] ;
  input \gc0.count_d1_reg[6] ;
  input \gc0.count_d1_reg[8] ;
  input [1:0]v1_reg;
  input [2:0]\gcc0.gc0.count_d1_reg[6] ;
  input aclk;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input [0:0]E;
  input ram_full_fb_i_reg;

  wire [0:0]E;
  wire aclk;
  wire c1_n_0;
  wire comp1;
  wire \gc0.count_d1_reg[0] ;
  wire \gc0.count_d1_reg[2] ;
  wire \gc0.count_d1_reg[4] ;
  wire \gc0.count_d1_reg[6] ;
  wire \gc0.count_d1_reg[8] ;
  wire [2:0]\gcc0.gc0.count_d1_reg[6] ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  (* DONT_TOUCH *) wire ram_empty_i;
  wire ram_full_fb_i_reg;
  wire [1:0]v1_reg;

  assign out = ram_empty_fb_i;
  design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_1 c1
       (.E(E),
        .comp1(comp1),
        .\gc0.count_d1_reg[0] (\gc0.count_d1_reg[0] ),
        .\gc0.count_d1_reg[2] (\gc0.count_d1_reg[2] ),
        .\gc0.count_d1_reg[4] (\gc0.count_d1_reg[4] ),
        .\gc0.count_d1_reg[6] (\gc0.count_d1_reg[6] ),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .out(ram_empty_fb_i),
        .ram_empty_i_reg(c1_n_0),
        .ram_full_fb_i_reg(ram_full_fb_i_reg));
  design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_2 c2
       (.comp1(comp1),
        .\gcc0.gc0.count_d1_reg[6] (\gcc0.gc0.count_d1_reg[6] ),
        .v1_reg(v1_reg));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(c1_n_0),
        .Q(ram_empty_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(c1_n_0),
        .Q(ram_empty_i),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized0_11
   (out,
    \gcc0.gc0.count_d1_reg[0] ,
    \gcc0.gc0.count_d1_reg[2] ,
    \gcc0.gc0.count_d1_reg[4] ,
    \gcc0.gc0.count_d1_reg[6] ,
    \gc0.count_d1_reg[8] ,
    v1_reg,
    \gc0.count_reg[8] ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    aclk,
    E,
    mcpf_to_argen_tvalid,
    ram_full_fb_i_reg);
  output out;
  input \gcc0.gc0.count_d1_reg[0] ;
  input \gcc0.gc0.count_d1_reg[2] ;
  input \gcc0.gc0.count_d1_reg[4] ;
  input \gcc0.gc0.count_d1_reg[6] ;
  input \gc0.count_d1_reg[8] ;
  input [3:0]v1_reg;
  input \gc0.count_reg[8] ;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input aclk;
  input [0:0]E;
  input mcpf_to_argen_tvalid;
  input ram_full_fb_i_reg;

  wire [0:0]E;
  wire aclk;
  wire c1_n_0;
  wire comp1;
  wire \gc0.count_d1_reg[8] ;
  wire \gc0.count_reg[8] ;
  wire \gcc0.gc0.count_d1_reg[0] ;
  wire \gcc0.gc0.count_d1_reg[2] ;
  wire \gcc0.gc0.count_d1_reg[4] ;
  wire \gcc0.gc0.count_d1_reg[6] ;
  wire mcpf_to_argen_tvalid;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  (* DONT_TOUCH *) wire ram_empty_i;
  wire ram_full_fb_i_reg;
  wire [3:0]v1_reg;

  assign out = ram_empty_fb_i;
  design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_13 c1
       (.E(E),
        .comp1(comp1),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[0] (\gcc0.gc0.count_d1_reg[0] ),
        .\gcc0.gc0.count_d1_reg[2] (\gcc0.gc0.count_d1_reg[2] ),
        .\gcc0.gc0.count_d1_reg[4] (\gcc0.gc0.count_d1_reg[4] ),
        .\gcc0.gc0.count_d1_reg[6] (\gcc0.gc0.count_d1_reg[6] ),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .out(ram_empty_fb_i),
        .ram_empty_i_reg(c1_n_0),
        .ram_full_fb_i_reg(ram_full_fb_i_reg));
  design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_14 c2
       (.comp1(comp1),
        .\gc0.count_reg[8] (\gc0.count_reg[8] ),
        .v1_reg(v1_reg));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(c1_n_0),
        .Q(ram_empty_fb_i),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(c1_n_0),
        .Q(ram_empty_i),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized1
   (out,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ,
    aclk);
  output out;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ;
  input aclk;

  wire aclk;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  (* DONT_TOUCH *) wire ram_empty_i;

  assign out = ram_empty_fb_i;
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ),
        .Q(ram_empty_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ),
        .Q(ram_empty_i),
        .R(1'b0));
endmodule

module design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo
   (out,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 ,
    \gcc0.gc0.count_d1_reg[5] ,
    \goreg_dm.dout_i_reg[0] ,
    Q,
    aclk);
  output out;
  output [1:0]\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 ;
  output \gcc0.gc0.count_d1_reg[5] ;
  output \goreg_dm.dout_i_reg[0] ;
  input [0:0]Q;
  input aclk;

  wire [0:0]Q;
  wire aclk;
  wire dest_rst;
  wire \gcc0.gc0.count_d1_reg[5] ;
  wire \goreg_dm.dout_i_reg[0] ;
  wire \grstd1.grst_full.grst_f.rst_d3_i_1__0_n_0 ;
  wire [1:0]\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 ;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d3;
  wire [3:2]sckt_wr_rst_cc;
  wire wr_rst_busy_i;

  assign out = rst_d3;
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gc0.count_d1[5]_i_1 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .O(\gcc0.gc0.count_d1_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \goreg_dm.dout_i[0]_i_2 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .O(\goreg_dm.dout_i_reg[0] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_busy_i),
        .Q(rst_d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_d1),
        .Q(rst_d2),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    \grstd1.grst_full.grst_f.rst_d3_i_1__0 
       (.I0(rst_d2),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .I2(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .O(\grstd1.grst_full.grst_f.rst_d3_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\grstd1.grst_full.grst_f.rst_d3_i_1__0_n_0 ),
        .Q(rst_d3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(dest_rst),
        .Q(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .Q(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .Q(sckt_wr_rst_cc[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(sckt_wr_rst_cc[2]),
        .Q(sckt_wr_rst_cc[3]),
        .R(1'b0));
  (* DEF_VAL = "1'b1" *) 
  (* DEST_SYNC_FF = "5" *) 
  (* INIT = "1" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst 
       (.dest_clk(aclk),
        .dest_rst(dest_rst),
        .src_rst(Q));
  LUT4 #(
    .INIT(16'hFFFE)) 
    wr_rst_busy_i_inferred_i_1__0
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .I2(sckt_wr_rst_cc[3]),
        .I3(sckt_wr_rst_cc[2]),
        .O(wr_rst_busy_i));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__parameterized0
   (out,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 ,
    \goreg_bm.dout_i_reg[32] ,
    SR,
    Q,
    aclk,
    \gpregsm1.curr_fwft_state_reg[1] ,
    m_axi_wready);
  output out;
  output [1:0]\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 ;
  output [0:0]\goreg_bm.dout_i_reg[32] ;
  output [0:0]SR;
  input [0:0]Q;
  input aclk;
  input [1:0]\gpregsm1.curr_fwft_state_reg[1] ;
  input m_axi_wready;

  wire [0:0]Q;
  wire [0:0]SR;
  wire aclk;
  wire dest_rst;
  wire [0:0]\goreg_bm.dout_i_reg[32] ;
  wire [1:0]\gpregsm1.curr_fwft_state_reg[1] ;
  wire \grstd1.grst_full.grst_f.rst_d3_i_1__2_n_0 ;
  wire m_axi_wready;
  wire [1:0]\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[2] ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[3] ;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d3;
  wire wr_rst_busy_i;

  assign out = rst_d3;
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'h10100010)) 
    \goreg_bm.dout_i[32]_i_1 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .I2(\gpregsm1.curr_fwft_state_reg[1] [1]),
        .I3(\gpregsm1.curr_fwft_state_reg[1] [0]),
        .I4(m_axi_wready),
        .O(\goreg_bm.dout_i_reg[32] ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gpregsm1.curr_fwft_state[1]_i_1__2 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .O(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_busy_i),
        .Q(rst_d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_d1),
        .Q(rst_d2),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    \grstd1.grst_full.grst_f.rst_d3_i_1__2 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .I2(rst_d2),
        .O(\grstd1.grst_full.grst_f.rst_d3_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\grstd1.grst_full.grst_f.rst_d3_i_1__2_n_0 ),
        .Q(rst_d3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(dest_rst),
        .Q(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .Q(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .Q(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[2] ),
        .Q(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[3] ),
        .R(1'b0));
  (* DEF_VAL = "1'b1" *) 
  (* DEST_SYNC_FF = "5" *) 
  (* INIT = "1" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__6 \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst 
       (.dest_clk(aclk),
        .dest_rst(dest_rst),
        .src_rst(Q));
  LUT4 #(
    .INIT(16'hFFFE)) 
    wr_rst_busy_i_inferred_i_1__2
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .I2(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[2] ),
        .I3(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[3] ),
        .O(wr_rst_busy_i));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__parameterized0__xdcDup__1
   (out,
    \grstd1.grst_full.grst_f.rst_d3_reg_0 ,
    Q,
    ENB_I,
    \wr_rst_reg_reg[15] ,
    aclk,
    ENB_dly_D,
    ram_empty_fb_i_reg,
    p_8_out);
  output out;
  output \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  output [1:0]Q;
  output ENB_I;
  input [0:0]\wr_rst_reg_reg[15] ;
  input aclk;
  input ENB_dly_D;
  input ram_empty_fb_i_reg;
  input p_8_out;

  wire ENB_I;
  wire ENB_dly_D;
  wire [1:0]Q;
  wire aclk;
  wire dest_rst;
  wire \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  wire p_8_out;
  wire ram_empty_fb_i_reg;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d3;
  wire [3:2]sckt_wr_rst_cc;
  wire wr_rst_busy_i;
  wire [0:0]\wr_rst_reg_reg[15] ;

  assign out = rst_d3;
  LUT5 #(
    .INIT(32'hAAABAAAA)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1 
       (.I0(ENB_dly_D),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(ram_empty_fb_i_reg),
        .I4(p_8_out),
        .O(ENB_I));
  LUT2 #(
    .INIT(4'hE)) 
    \gpregsm1.curr_fwft_state[1]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\grstd1.grst_full.grst_f.rst_d3_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_busy_i),
        .Q(rst_d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_d1),
        .Q(rst_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDSE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_d2),
        .Q(rst_d3),
        .S(\grstd1.grst_full.grst_f.rst_d3_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(dest_rst),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(sckt_wr_rst_cc[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(sckt_wr_rst_cc[2]),
        .Q(sckt_wr_rst_cc[3]),
        .R(1'b0));
  (* DEF_VAL = "1'b1" *) 
  (* DEST_SYNC_FF = "5" *) 
  (* INIT = "1" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__9 \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst 
       (.dest_clk(aclk),
        .dest_rst(dest_rst),
        .src_rst(\wr_rst_reg_reg[15] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    wr_rst_busy_i_inferred_i_1__4
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(sckt_wr_rst_cc[2]),
        .I3(sckt_wr_rst_cc[3]),
        .O(wr_rst_busy_i));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__1
   (out,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 ,
    ram_full_i_reg,
    \gcc0.gc0.count_d1_reg[3] ,
    \goreg_dm.dout_i_reg[40] ,
    Q,
    aclk,
    ram_full_fb_i_reg,
    p_8_out,
    \gc0.count_d1_reg[2] ,
    \gc0.count_d1_reg[3] ,
    \gpregsm1.curr_fwft_state_reg[1] ,
    m_axi_arready);
  output out;
  output [1:0]\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 ;
  output ram_full_i_reg;
  output \gcc0.gc0.count_d1_reg[3] ;
  output [0:0]\goreg_dm.dout_i_reg[40] ;
  input [0:0]Q;
  input aclk;
  input ram_full_fb_i_reg;
  input p_8_out;
  input \gc0.count_d1_reg[2] ;
  input \gc0.count_d1_reg[3] ;
  input [1:0]\gpregsm1.curr_fwft_state_reg[1] ;
  input m_axi_arready;

  wire [0:0]Q;
  wire aclk;
  wire dest_rst;
  wire \gc0.count_d1_reg[2] ;
  wire \gc0.count_d1_reg[3] ;
  wire \gcc0.gc0.count_d1_reg[3] ;
  wire [0:0]\goreg_dm.dout_i_reg[40] ;
  wire [1:0]\gpregsm1.curr_fwft_state_reg[1] ;
  wire \grstd1.grst_full.grst_f.rst_d3_i_1__3_n_0 ;
  wire m_axi_arready;
  wire [1:0]\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[2] ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[3] ;
  wire p_8_out;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d3;
  wire wr_rst_busy_i;

  assign out = rst_d3;
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gc0.count_d1[3]_i_1__1 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .O(\gcc0.gc0.count_d1_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h10100010)) 
    \goreg_dm.dout_i[40]_i_1__0 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .I2(\gpregsm1.curr_fwft_state_reg[1] [1]),
        .I3(\gpregsm1.curr_fwft_state_reg[1] [0]),
        .I4(m_axi_arready),
        .O(\goreg_dm.dout_i_reg[40] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_busy_i),
        .Q(rst_d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_d1),
        .Q(rst_d2),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    \grstd1.grst_full.grst_f.rst_d3_i_1__3 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .I2(rst_d2),
        .O(\grstd1.grst_full.grst_f.rst_d3_i_1__3_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\grstd1.grst_full.grst_f.rst_d3_i_1__3_n_0 ),
        .Q(rst_d3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(dest_rst),
        .Q(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .Q(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .Q(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[2] ),
        .Q(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[3] ),
        .R(1'b0));
  (* DEF_VAL = "1'b1" *) 
  (* DEST_SYNC_FF = "5" *) 
  (* INIT = "1" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__7 \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst 
       (.dest_clk(aclk),
        .dest_rst(dest_rst),
        .src_rst(Q));
  LUT6 #(
    .INIT(64'hFFFFFFFFBABAAABA)) 
    ram_full_fb_i_i_1__4
       (.I0(\gcc0.gc0.count_d1_reg[3] ),
        .I1(rst_d3),
        .I2(ram_full_fb_i_reg),
        .I3(p_8_out),
        .I4(\gc0.count_d1_reg[2] ),
        .I5(\gc0.count_d1_reg[3] ),
        .O(ram_full_i_reg));
  LUT4 #(
    .INIT(16'hFFFE)) 
    wr_rst_busy_i_inferred_i_1__3
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .I2(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[2] ),
        .I3(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[3] ),
        .O(wr_rst_busy_i));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__2
   (out,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 ,
    ram_full_i_reg,
    \gcc0.gc0.count_d1_reg[3] ,
    \goreg_dm.dout_i_reg[40] ,
    Q,
    aclk,
    ram_full_fb_i_reg,
    p_8_out,
    \gc0.count_d1_reg[2] ,
    \gc0.count_d1_reg[3] ,
    \gpregsm1.curr_fwft_state_reg[1] ,
    m_axi_awready);
  output out;
  output [1:0]\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 ;
  output ram_full_i_reg;
  output \gcc0.gc0.count_d1_reg[3] ;
  output [0:0]\goreg_dm.dout_i_reg[40] ;
  input [0:0]Q;
  input aclk;
  input ram_full_fb_i_reg;
  input p_8_out;
  input \gc0.count_d1_reg[2] ;
  input \gc0.count_d1_reg[3] ;
  input [1:0]\gpregsm1.curr_fwft_state_reg[1] ;
  input m_axi_awready;

  wire [0:0]Q;
  wire aclk;
  wire dest_rst;
  wire \gc0.count_d1_reg[2] ;
  wire \gc0.count_d1_reg[3] ;
  wire \gcc0.gc0.count_d1_reg[3] ;
  wire [0:0]\goreg_dm.dout_i_reg[40] ;
  wire [1:0]\gpregsm1.curr_fwft_state_reg[1] ;
  wire \grstd1.grst_full.grst_f.rst_d3_i_1__1_n_0 ;
  wire m_axi_awready;
  wire [1:0]\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 ;
  wire p_8_out;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d3;
  wire [3:2]sckt_wr_rst_cc;
  wire wr_rst_busy_i;

  assign out = rst_d3;
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gc0.count_d1[3]_i_1__0 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .O(\gcc0.gc0.count_d1_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h10100010)) 
    \goreg_dm.dout_i[40]_i_1 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .I2(\gpregsm1.curr_fwft_state_reg[1] [1]),
        .I3(\gpregsm1.curr_fwft_state_reg[1] [0]),
        .I4(m_axi_awready),
        .O(\goreg_dm.dout_i_reg[40] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_busy_i),
        .Q(rst_d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_d1),
        .Q(rst_d2),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    \grstd1.grst_full.grst_f.rst_d3_i_1__1 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .I2(rst_d2),
        .O(\grstd1.grst_full.grst_f.rst_d3_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\grstd1.grst_full.grst_f.rst_d3_i_1__1_n_0 ),
        .Q(rst_d3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(dest_rst),
        .Q(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .Q(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .Q(sckt_wr_rst_cc[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(sckt_wr_rst_cc[2]),
        .Q(sckt_wr_rst_cc[3]),
        .R(1'b0));
  (* DEF_VAL = "1'b1" *) 
  (* DEST_SYNC_FF = "5" *) 
  (* INIT = "1" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__5 \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst 
       (.dest_clk(aclk),
        .dest_rst(dest_rst),
        .src_rst(Q));
  LUT6 #(
    .INIT(64'hFFFFFFFFBABAAABA)) 
    ram_full_fb_i_i_1__2
       (.I0(\gcc0.gc0.count_d1_reg[3] ),
        .I1(rst_d3),
        .I2(ram_full_fb_i_reg),
        .I3(p_8_out),
        .I4(\gc0.count_d1_reg[2] ),
        .I5(\gc0.count_d1_reg[3] ),
        .O(ram_full_i_reg));
  LUT4 #(
    .INIT(16'hFFFE)) 
    wr_rst_busy_i_inferred_i_1__1
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .I2(sckt_wr_rst_cc[2]),
        .I3(sckt_wr_rst_cc[3]),
        .O(wr_rst_busy_i));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__3
   (out,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 ,
    E,
    \gcc0.gc0.count_d1_reg[3] ,
    Q,
    aclk,
    \gpregsm1.curr_fwft_state_reg[1] ,
    curr_state_reg);
  output out;
  output [1:0]\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 ;
  output [0:0]E;
  output \gcc0.gc0.count_d1_reg[3] ;
  input [0:0]Q;
  input aclk;
  input [1:0]\gpregsm1.curr_fwft_state_reg[1] ;
  input curr_state_reg;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire curr_state_reg;
  wire dest_rst;
  wire \gcc0.gc0.count_d1_reg[3] ;
  wire [1:0]\gpregsm1.curr_fwft_state_reg[1] ;
  wire \grstd1.grst_full.grst_f.rst_d3_i_1_n_0 ;
  wire [1:0]\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 ;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d3;
  wire [3:2]sckt_wr_rst_cc;
  wire wr_rst_busy_i;

  assign out = rst_d3;
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gc0.count_d1[3]_i_1 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .O(\gcc0.gc0.count_d1_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h10100010)) 
    \goreg_dm.dout_i[6]_i_1 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .I2(\gpregsm1.curr_fwft_state_reg[1] [1]),
        .I3(\gpregsm1.curr_fwft_state_reg[1] [0]),
        .I4(curr_state_reg),
        .O(E));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_busy_i),
        .Q(rst_d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_d1),
        .Q(rst_d2),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    \grstd1.grst_full.grst_f.rst_d3_i_1 
       (.I0(rst_d2),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .I2(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .O(\grstd1.grst_full.grst_f.rst_d3_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\grstd1.grst_full.grst_f.rst_d3_i_1_n_0 ),
        .Q(rst_d3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(dest_rst),
        .Q(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .Q(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .Q(sckt_wr_rst_cc[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(sckt_wr_rst_cc[2]),
        .Q(sckt_wr_rst_cc[3]),
        .R(1'b0));
  (* DEF_VAL = "1'b1" *) 
  (* DEST_SYNC_FF = "5" *) 
  (* INIT = "1" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__8 \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst 
       (.dest_clk(aclk),
        .dest_rst(dest_rst),
        .src_rst(Q));
  LUT4 #(
    .INIT(16'hFFFE)) 
    wr_rst_busy_i_inferred_i_1
       (.I0(sckt_wr_rst_cc[2]),
        .I1(sckt_wr_rst_cc[3]),
        .I2(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .I3(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .O(wr_rst_busy_i));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module design_1_axi_vfifo_ctrl_0_0_rom__parameterized0
   (Q,
    \wr_rst_reg_reg[1] ,
    D,
    aclk);
  output [1:0]Q;
  input [0:0]\wr_rst_reg_reg[1] ;
  input [1:0]D;
  input aclk;

  wire [1:0]D;
  wire [1:0]Q;
  wire aclk;
  wire [0:0]\wr_rst_reg_reg[1] ;

  FDRE \greg_out.QSPO_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(\wr_rst_reg_reg[1] ));
  FDRE \greg_out.QSPO_reg[24] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(\wr_rst_reg_reg[1] ));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module design_1_axi_vfifo_ctrl_0_0_rom__parameterized0_128
   (Q,
    \wr_rst_reg_reg[1] ,
    D,
    aclk);
  output [1:0]Q;
  input [0:0]\wr_rst_reg_reg[1] ;
  input [1:0]D;
  input aclk;

  wire [1:0]D;
  wire [1:0]Q;
  wire aclk;
  wire [0:0]\wr_rst_reg_reg[1] ;

  FDRE \greg_out.QSPO_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(\wr_rst_reg_reg[1] ));
  FDRE \greg_out.QSPO_reg[24] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(\wr_rst_reg_reg[1] ));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module design_1_axi_vfifo_ctrl_0_0_rom__parameterized2
   (D,
    Q,
    \gfwd_mode.storage_data1_reg[45] ,
    aclk);
  output [0:0]D;
  input [0:0]Q;
  input \gfwd_mode.storage_data1_reg[45] ;
  input aclk;

  wire [0:0]D;
  wire [0:0]Q;
  wire aclk;
  wire \gfwd_mode.storage_data1_reg[45] ;

  FDRE \greg_out.QSPO_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[45] ),
        .Q(D),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module design_1_axi_vfifo_ctrl_0_0_rom__parameterized2_30
   (D,
    Q,
    \gfwd_mode.storage_data1_reg[0] ,
    aclk,
    \gfwd_mode.storage_data1_reg[0]_0 );
  output [1:0]D;
  input [0:0]Q;
  input \gfwd_mode.storage_data1_reg[0] ;
  input aclk;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;

  wire [1:0]D;
  wire [0:0]Q;
  wire aclk;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;

  FDRE \greg_out.QSPO_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .Q(D[1]),
        .R(Q));
  FDRE \greg_out.QSPO_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 ),
        .Q(D[0]),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module design_1_axi_vfifo_ctrl_0_0_rom__parameterized3
   (D,
    Q,
    ADDRA,
    aclk);
  output [0:0]D;
  input [0:0]Q;
  input [0:0]ADDRA;
  input aclk;

  wire [0:0]ADDRA;
  wire [0:0]D;
  wire [0:0]Q;
  wire aclk;

  FDRE \greg_out.QSPO_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(ADDRA),
        .Q(D),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module design_1_axi_vfifo_ctrl_0_0_rom__parameterized3_57
   (D,
    \wr_rst_reg_reg[1] ,
    Q,
    aclk);
  output [0:0]D;
  input [0:0]\wr_rst_reg_reg[1] ;
  input [0:0]Q;
  input aclk;

  wire [0:0]D;
  wire [0:0]Q;
  wire aclk;
  wire [0:0]\wr_rst_reg_reg[1] ;

  FDRE \greg_out.QSPO_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q),
        .Q(D),
        .R(\wr_rst_reg_reg[1] ));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module design_1_axi_vfifo_ctrl_0_0_rom__parameterized3_83
   (pf_thresh_dly_reg_r,
    Q,
    aclk);
  output pf_thresh_dly_reg_r;
  input [0:0]Q;
  input aclk;

  wire [0:0]Q;
  wire aclk;
  wire pf_thresh_dly_reg_r;

  FDRE \greg_out.QSPO_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(pf_thresh_dly_reg_r),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module design_1_axi_vfifo_ctrl_0_0_rom__parameterized5
   (D,
    \wr_rst_reg_reg[1] ,
    \gfwd_mode.storage_data1_reg[0] ,
    aclk);
  output [0:0]D;
  input [0:0]\wr_rst_reg_reg[1] ;
  input \gfwd_mode.storage_data1_reg[0] ;
  input aclk;

  wire [0:0]D;
  wire aclk;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\wr_rst_reg_reg[1] ;

  FDRE \greg_out.QSPO_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .Q(D),
        .R(\wr_rst_reg_reg[1] ));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module design_1_axi_vfifo_ctrl_0_0_rom__parameterized5_81
   (D,
    Q,
    \gfwd_mode.storage_data1_reg[0] ,
    aclk,
    \gfwd_mode.storage_data1_reg[0]_0 );
  output [1:0]D;
  input [0:0]Q;
  input \gfwd_mode.storage_data1_reg[0] ;
  input aclk;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;

  wire [1:0]D;
  wire [0:0]Q;
  wire aclk;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;

  FDRE \greg_out.QSPO_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .Q(D[1]),
        .R(Q));
  FDRE \greg_out.QSPO_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 ),
        .Q(D[0]),
        .R(Q));
endmodule

module design_1_axi_vfifo_ctrl_0_0_sdpram
   (DOA,
    wr_data_gcnt,
    aclk,
    \gpfs.prog_full_i_reg ,
    DIA,
    ADDRC,
    ADDRD,
    mem_init_done_reg,
    Q_reg);
  output [0:0]DOA;
  output [2:0]wr_data_gcnt;
  input aclk;
  input \gpfs.prog_full_i_reg ;
  input [0:0]DIA;
  input [0:0]ADDRC;
  input [0:0]ADDRD;
  input mem_init_done_reg;
  input Q_reg;

  wire [0:0]ADDRC;
  wire [0:0]ADDRD;
  wire [0:0]DIA;
  wire [0:0]DOA;
  wire Q_reg;
  wire aclk;
  wire \gpfs.prog_full_i_reg ;
  wire mem_init_done_reg;
  wire ram_reg_0_1_0_3_n_0;
  wire ram_reg_0_1_0_3_n_2;
  wire ram_reg_0_1_0_3_n_3;
  wire [2:0]wr_data_gcnt;
  wire [1:0]NLW_ram_reg_0_1_0_3_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_0_3_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_0_3
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,ADDRC}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,ADDRC}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,ADDRC}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA({wr_data_gcnt[0],DIA}),
        .DIB(wr_data_gcnt[2:1]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_1_0_3_n_0,DOA}),
        .DOB({ram_reg_0_1_0_3_n_2,ram_reg_0_1_0_3_n_3}),
        .DOC(NLW_ram_reg_0_1_0_3_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_0_3_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(\gpfs.prog_full_i_reg ));
  LUT4 #(
    .INIT(16'h8A20)) 
    ram_reg_0_1_0_3_i_2
       (.I0(mem_init_done_reg),
        .I1(Q_reg),
        .I2(DOA),
        .I3(ram_reg_0_1_0_3_n_0),
        .O(wr_data_gcnt[0]));
  LUT6 #(
    .INIT(64'hA2AAAAAA08000000)) 
    ram_reg_0_1_0_3_i_4
       (.I0(mem_init_done_reg),
        .I1(ram_reg_0_1_0_3_n_0),
        .I2(Q_reg),
        .I3(DOA),
        .I4(ram_reg_0_1_0_3_n_3),
        .I5(ram_reg_0_1_0_3_n_2),
        .O(wr_data_gcnt[2]));
  LUT5 #(
    .INIT(32'hA2AA0800)) 
    ram_reg_0_1_0_3_i_5
       (.I0(mem_init_done_reg),
        .I1(DOA),
        .I2(Q_reg),
        .I3(ram_reg_0_1_0_3_n_0),
        .I4(ram_reg_0_1_0_3_n_3),
        .O(wr_data_gcnt[1]));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram_155
   (DOA,
    DIB,
    aclk,
    we_mm2s_valid,
    Q,
    mem_init_done_reg,
    reset_addr);
  output [1:0]DOA;
  output [1:0]DIB;
  input aclk;
  input we_mm2s_valid;
  input [0:0]Q;
  input mem_init_done_reg;
  input reset_addr;

  wire [1:0]DIB;
  wire [1:0]DOA;
  wire [0:0]Q;
  wire aclk;
  wire mem_init_done_reg;
  wire ram_reg_0_1_0_3_i_2__0_n_0;
  wire ram_reg_0_1_0_3_n_2;
  wire ram_reg_0_1_0_3_n_3;
  wire reset_addr;
  wire we_mm2s_valid;
  wire wr_addr_mm2s_cnt;
  wire [0:0]wr_data_mm2s_cnt;
  wire [1:0]NLW_ram_reg_0_1_0_3_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_0_3_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_0_3
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,Q}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,Q}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,Q}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,wr_addr_mm2s_cnt}),
        .DIA({ram_reg_0_1_0_3_i_2__0_n_0,wr_data_mm2s_cnt}),
        .DIB(DIB),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(DOA),
        .DOB({ram_reg_0_1_0_3_n_2,ram_reg_0_1_0_3_n_3}),
        .DOC(NLW_ram_reg_0_1_0_3_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_0_3_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_mm2s_valid));
  LUT3 #(
    .INIT(8'h60)) 
    ram_reg_0_1_0_3_i_2__0
       (.I0(DOA[1]),
        .I1(DOA[0]),
        .I2(mem_init_done_reg),
        .O(ram_reg_0_1_0_3_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_3_i_3__0
       (.I0(mem_init_done_reg),
        .I1(DOA[0]),
        .O(wr_data_mm2s_cnt));
  LUT5 #(
    .INIT(32'h7F800000)) 
    ram_reg_0_1_0_3_i_4__0
       (.I0(DOA[1]),
        .I1(DOA[0]),
        .I2(ram_reg_0_1_0_3_n_3),
        .I3(ram_reg_0_1_0_3_n_2),
        .I4(mem_init_done_reg),
        .O(DIB[1]));
  LUT4 #(
    .INIT(16'h2A80)) 
    ram_reg_0_1_0_3_i_5__0
       (.I0(mem_init_done_reg),
        .I1(DOA[0]),
        .I2(DOA[1]),
        .I3(ram_reg_0_1_0_3_n_3),
        .O(DIB[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_0_3_i_6__0
       (.I0(Q),
        .I1(mem_init_done_reg),
        .I2(reset_addr),
        .O(wr_addr_mm2s_cnt));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram_156
   (Q_reg,
    aclk,
    \gpfs.prog_full_i_reg ,
    wr_data_gcnt,
    Q,
    ADDRD,
    DIB,
    mm2s_trans_last_arb,
    DOA,
    mem_init_done_reg);
  output Q_reg;
  input aclk;
  input \gpfs.prog_full_i_reg ;
  input [3:0]wr_data_gcnt;
  input [0:0]Q;
  input [0:0]ADDRD;
  input [1:0]DIB;
  input mm2s_trans_last_arb;
  input [1:0]DOA;
  input mem_init_done_reg;

  wire [0:0]ADDRD;
  wire [1:0]DIB;
  wire [1:0]DOA;
  wire [0:0]Q;
  wire Q_i_4_n_0;
  wire Q_reg;
  wire aclk;
  wire \gpfs.prog_full_i_reg ;
  wire mem_init_done_reg;
  wire mm2s_trans_last_arb;
  wire [3:0]rd_data_mm2s_gcnt;
  wire [3:0]wr_data_gcnt;
  wire [1:0]NLW_ram_reg_0_1_0_3_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_0_3_DOD_UNCONNECTED;

  LUT5 #(
    .INIT(32'hF6FFFFF6)) 
    Q_i_2
       (.I0(DIB[1]),
        .I1(rd_data_mm2s_gcnt[3]),
        .I2(Q_i_4_n_0),
        .I3(rd_data_mm2s_gcnt[2]),
        .I4(DIB[0]),
        .O(Q_reg));
  LUT6 #(
    .INIT(64'hFD7FFFFFDFF7DDDD)) 
    Q_i_4
       (.I0(mm2s_trans_last_arb),
        .I1(rd_data_mm2s_gcnt[0]),
        .I2(DOA[1]),
        .I3(DOA[0]),
        .I4(mem_init_done_reg),
        .I5(rd_data_mm2s_gcnt[1]),
        .O(Q_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_0_3
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,Q}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,Q}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,Q}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(wr_data_gcnt[1:0]),
        .DIB(wr_data_gcnt[3:2]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(rd_data_mm2s_gcnt[1:0]),
        .DOB(rd_data_mm2s_gcnt[3:2]),
        .DOC(NLW_ram_reg_0_1_0_3_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_0_3_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(\gpfs.prog_full_i_reg ));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0
   (DI,
    sdpo_int,
    S,
    \gfwd_mode.storage_data1_reg[65] ,
    WR_DATA,
    \gfwd_mode.storage_data1_reg[66] ,
    \gfwd_mode.storage_data1_reg[66]_0 ,
    \gfwd_mode.storage_data1_reg[66]_1 ,
    \gfwd_mode.storage_data1_reg[66]_2 ,
    D_0,
    rom_rd_addr_int_1,
    \gfwd_mode.storage_data1_reg[66]_3 ,
    \gfwd_mode.storage_data1_reg[66]_4 ,
    D,
    ram_init_done_i_reg_rep,
    \init_addr_reg[0] ,
    CO,
    s_axis_tvalid_wr_in_i,
    O,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    \gfwd_mode.storage_data1_reg[0]_1 ,
    \gfwd_mode.storage_data1_reg[0]_2 ,
    \gfwd_mode.storage_data1_reg[0]_3 ,
    \gfwd_mode.storage_data1_reg[0]_4 ,
    ADDRD,
    storage_data1,
    \gfwd_mode.storage_data1_reg[0]_5 ,
    aclk,
    we_int);
  output [1:0]DI;
  output [31:0]sdpo_int;
  output [3:0]S;
  output [0:0]\gfwd_mode.storage_data1_reg[65] ;
  output [29:0]WR_DATA;
  output [2:0]\gfwd_mode.storage_data1_reg[66] ;
  output [3:0]\gfwd_mode.storage_data1_reg[66]_0 ;
  output [3:0]\gfwd_mode.storage_data1_reg[66]_1 ;
  output [3:0]\gfwd_mode.storage_data1_reg[66]_2 ;
  output [0:0]D_0;
  output rom_rd_addr_int_1;
  output [0:0]\gfwd_mode.storage_data1_reg[66]_3 ;
  output [2:0]\gfwd_mode.storage_data1_reg[66]_4 ;
  input [0:0]D;
  input ram_init_done_i_reg_rep;
  input \init_addr_reg[0] ;
  input [0:0]CO;
  input s_axis_tvalid_wr_in_i;
  input [3:0]O;
  input [3:0]\gfwd_mode.storage_data1_reg[0] ;
  input [3:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  input [3:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  input [3:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  input [3:0]\gfwd_mode.storage_data1_reg[0]_3 ;
  input [3:0]\gfwd_mode.storage_data1_reg[0]_4 ;
  input [0:0]ADDRD;
  input [0:0]storage_data1;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_5 ;
  input aclk;
  input we_int;

  wire [0:0]ADDRD;
  wire [0:0]CO;
  wire [0:0]D;
  wire [1:0]DI;
  wire [0:0]D_0;
  wire [3:0]O;
  wire [3:0]S;
  wire [29:0]WR_DATA;
  wire aclk;
  wire \gfwd_mode.storage_data1[65]_i_2_n_0 ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0] ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0]_3 ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0]_4 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_5 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[65] ;
  wire [2:0]\gfwd_mode.storage_data1_reg[66] ;
  wire [3:0]\gfwd_mode.storage_data1_reg[66]_0 ;
  wire [3:0]\gfwd_mode.storage_data1_reg[66]_1 ;
  wire [3:0]\gfwd_mode.storage_data1_reg[66]_2 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[66]_3 ;
  wire [2:0]\gfwd_mode.storage_data1_reg[66]_4 ;
  wire \init_addr_reg[0] ;
  wire ram_init_done_i_reg_rep;
  wire rom_rd_addr_int_1;
  wire s_axis_tvalid_wr_in_i;
  wire [31:0]sdpo_int;
  wire [0:0]storage_data1;
  wire we_int;
  wire [1:0]NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_30_31_DOB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_30_31_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_30_31_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED;

  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \gfwd_mode.storage_data1[65]_i_1 
       (.I0(sdpo_int[4]),
        .I1(sdpo_int[3]),
        .I2(sdpo_int[2]),
        .I3(sdpo_int[5]),
        .I4(sdpo_int[6]),
        .I5(\gfwd_mode.storage_data1[65]_i_2_n_0 ),
        .O(\gfwd_mode.storage_data1_reg[65] ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \gfwd_mode.storage_data1[65]_i_2 
       (.I0(sdpo_int[10]),
        .I1(sdpo_int[11]),
        .I2(sdpo_int[7]),
        .I3(sdpo_int[8]),
        .I4(sdpo_int[9]),
        .O(\gfwd_mode.storage_data1[65]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFB0BF808)) 
    \gin_reg.wr_pntr_pf_dly[9]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_3 [1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(ADDRD),
        .I4(sdpo_int[24]),
        .O(D_0));
  LUT5 #(
    .INIT(32'hFC0CA808)) 
    pntr_rchd_end_addr0_carry__0_i_1
       (.I0(sdpo_int[16]),
        .I1(\init_addr_reg[0] ),
        .I2(ram_init_done_i_reg_rep),
        .I3(D),
        .I4(sdpo_int[17]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h8A80)) 
    pntr_rchd_end_addr0_carry__0_i_2__3
       (.I0(sdpo_int[15]),
        .I1(D),
        .I2(ram_init_done_i_reg_rep),
        .I3(\init_addr_reg[0] ),
        .O(DI[0]));
  LUT5 #(
    .INIT(32'h18111888)) 
    pntr_rchd_end_addr0_carry__0_i_3
       (.I0(sdpo_int[16]),
        .I1(sdpo_int[17]),
        .I2(D),
        .I3(ram_init_done_i_reg_rep),
        .I4(\init_addr_reg[0] ),
        .O(\gfwd_mode.storage_data1_reg[66]_2 [3]));
  LUT5 #(
    .INIT(32'h28222888)) 
    pntr_rchd_end_addr0_carry__0_i_4
       (.I0(sdpo_int[14]),
        .I1(sdpo_int[15]),
        .I2(D),
        .I3(ram_init_done_i_reg_rep),
        .I4(\init_addr_reg[0] ),
        .O(\gfwd_mode.storage_data1_reg[66]_2 [2]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry__0_i_5
       (.I0(sdpo_int[12]),
        .I1(sdpo_int[13]),
        .O(\gfwd_mode.storage_data1_reg[66]_2 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry__0_i_6
       (.I0(sdpo_int[10]),
        .I1(sdpo_int[11]),
        .O(\gfwd_mode.storage_data1_reg[66]_2 [0]));
  LUT5 #(
    .INIT(32'hFFFF02A2)) 
    pntr_rchd_end_addr0_carry__1_i_1
       (.I0(sdpo_int[24]),
        .I1(\init_addr_reg[0] ),
        .I2(ram_init_done_i_reg_rep),
        .I3(D),
        .I4(sdpo_int[25]),
        .O(\gfwd_mode.storage_data1_reg[66]_1 [3]));
  LUT5 #(
    .INIT(32'hE0EEE000)) 
    pntr_rchd_end_addr0_carry__1_i_2
       (.I0(sdpo_int[22]),
        .I1(sdpo_int[23]),
        .I2(D),
        .I3(ram_init_done_i_reg_rep),
        .I4(\init_addr_reg[0] ),
        .O(\gfwd_mode.storage_data1_reg[66]_1 [2]));
  LUT5 #(
    .INIT(32'hFC0CA808)) 
    pntr_rchd_end_addr0_carry__1_i_3
       (.I0(sdpo_int[20]),
        .I1(\init_addr_reg[0] ),
        .I2(ram_init_done_i_reg_rep),
        .I3(D),
        .I4(sdpo_int[21]),
        .O(\gfwd_mode.storage_data1_reg[66]_1 [1]));
  LUT5 #(
    .INIT(32'hFC0CA808)) 
    pntr_rchd_end_addr0_carry__1_i_4
       (.I0(sdpo_int[18]),
        .I1(\init_addr_reg[0] ),
        .I2(ram_init_done_i_reg_rep),
        .I3(D),
        .I4(sdpo_int[19]),
        .O(\gfwd_mode.storage_data1_reg[66]_1 [0]));
  LUT5 #(
    .INIT(32'h00009A95)) 
    pntr_rchd_end_addr0_carry__1_i_5
       (.I0(sdpo_int[24]),
        .I1(D),
        .I2(ram_init_done_i_reg_rep),
        .I3(\init_addr_reg[0] ),
        .I4(sdpo_int[25]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h18111888)) 
    pntr_rchd_end_addr0_carry__1_i_6
       (.I0(sdpo_int[22]),
        .I1(sdpo_int[23]),
        .I2(D),
        .I3(ram_init_done_i_reg_rep),
        .I4(\init_addr_reg[0] ),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h18111888)) 
    pntr_rchd_end_addr0_carry__1_i_7
       (.I0(sdpo_int[20]),
        .I1(sdpo_int[21]),
        .I2(D),
        .I3(ram_init_done_i_reg_rep),
        .I4(\init_addr_reg[0] ),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h18111888)) 
    pntr_rchd_end_addr0_carry__1_i_8
       (.I0(sdpo_int[18]),
        .I1(sdpo_int[19]),
        .I2(D),
        .I3(ram_init_done_i_reg_rep),
        .I4(\init_addr_reg[0] ),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry__2_i_1
       (.I0(sdpo_int[30]),
        .I1(sdpo_int[31]),
        .O(\gfwd_mode.storage_data1_reg[66]_4 [2]));
  LUT2 #(
    .INIT(4'hE)) 
    pntr_rchd_end_addr0_carry__2_i_2
       (.I0(sdpo_int[28]),
        .I1(sdpo_int[29]),
        .O(\gfwd_mode.storage_data1_reg[66]_4 [1]));
  LUT2 #(
    .INIT(4'hE)) 
    pntr_rchd_end_addr0_carry__2_i_3
       (.I0(sdpo_int[26]),
        .I1(sdpo_int[27]),
        .O(\gfwd_mode.storage_data1_reg[66]_4 [0]));
  LUT2 #(
    .INIT(4'h2)) 
    pntr_rchd_end_addr0_carry__2_i_4
       (.I0(sdpo_int[31]),
        .I1(sdpo_int[30]),
        .O(\gfwd_mode.storage_data1_reg[66] [2]));
  LUT2 #(
    .INIT(4'h1)) 
    pntr_rchd_end_addr0_carry__2_i_5
       (.I0(sdpo_int[28]),
        .I1(sdpo_int[29]),
        .O(\gfwd_mode.storage_data1_reg[66] [1]));
  LUT2 #(
    .INIT(4'h1)) 
    pntr_rchd_end_addr0_carry__2_i_6
       (.I0(sdpo_int[26]),
        .I1(sdpo_int[27]),
        .O(\gfwd_mode.storage_data1_reg[66] [0]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_1
       (.I0(sdpo_int[2]),
        .I1(sdpo_int[3]),
        .O(\gfwd_mode.storage_data1_reg[66]_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_2
       (.I0(sdpo_int[8]),
        .I1(sdpo_int[9]),
        .O(\gfwd_mode.storage_data1_reg[66]_0 [3]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_3
       (.I0(sdpo_int[6]),
        .I1(sdpo_int[7]),
        .O(\gfwd_mode.storage_data1_reg[66]_0 [2]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_4
       (.I0(sdpo_int[4]),
        .I1(sdpo_int[5]),
        .O(\gfwd_mode.storage_data1_reg[66]_0 [1]));
  LUT2 #(
    .INIT(4'h2)) 
    pntr_rchd_end_addr0_carry_i_5__3
       (.I0(sdpo_int[3]),
        .I1(sdpo_int[2]),
        .O(\gfwd_mode.storage_data1_reg[66]_0 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_0_0_i_3
       (.I0(storage_data1),
        .I1(ram_init_done_i_reg_rep),
        .I2(\init_addr_reg[0] ),
        .O(rom_rd_addr_int_1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA({1'b0,1'b0}),
        .DIB(WR_DATA[1:0]),
        .DIC(WR_DATA[3:2]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[1:0]),
        .DOB(sdpo_int[3:2]),
        .DOC(sdpo_int[5:4]),
        .DOD(NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_0_5_i_2__2
       (.I0(sdpo_int[3]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(O[0]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[1]));
  LUT4 #(
    .INIT(16'h1200)) 
    ram_reg_0_1_0_5_i_3__1
       (.I0(sdpo_int[2]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_init_done_i_reg_rep),
        .O(WR_DATA[0]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_0_5_i_4__2
       (.I0(sdpo_int[5]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(O[2]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[3]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_0_5_i_5__2
       (.I0(sdpo_int[4]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(O[1]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[2]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_12_17
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(WR_DATA[11:10]),
        .DIB(WR_DATA[13:12]),
        .DIC(WR_DATA[15:14]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[13:12]),
        .DOB(sdpo_int[15:14]),
        .DOC(sdpo_int[17:16]),
        .DOD(NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_12_17_i_1__0
       (.I0(sdpo_int[13]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_0 [2]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[11]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_12_17_i_2__0
       (.I0(sdpo_int[12]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_0 [1]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[10]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_12_17_i_3__0
       (.I0(sdpo_int[15]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_1 [0]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[13]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_12_17_i_4__0
       (.I0(sdpo_int[14]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_0 [3]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[12]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_12_17_i_5__0
       (.I0(sdpo_int[17]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_1 [2]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[15]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_12_17_i_6__0
       (.I0(sdpo_int[16]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_1 [1]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[14]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_18_23
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(WR_DATA[17:16]),
        .DIB(WR_DATA[19:18]),
        .DIC(WR_DATA[21:20]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[19:18]),
        .DOB(sdpo_int[21:20]),
        .DOC(sdpo_int[23:22]),
        .DOD(NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_18_23_i_1__0
       (.I0(sdpo_int[19]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_2 [0]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[17]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_18_23_i_2__0
       (.I0(sdpo_int[18]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_1 [3]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[16]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_18_23_i_3__0
       (.I0(sdpo_int[21]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_2 [2]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[19]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_18_23_i_4__0
       (.I0(sdpo_int[20]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_2 [1]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[18]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_18_23_i_5__0
       (.I0(sdpo_int[23]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_3 [0]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[21]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_18_23_i_6__0
       (.I0(sdpo_int[22]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_2 [3]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[20]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_24_29
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(WR_DATA[23:22]),
        .DIB(WR_DATA[25:24]),
        .DIC(WR_DATA[27:26]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[25:24]),
        .DOB(sdpo_int[27:26]),
        .DOC(sdpo_int[29:28]),
        .DOD(NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_24_29_i_1__0
       (.I0(sdpo_int[25]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_3 [2]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[23]));
  LUT6 #(
    .INIT(64'hFBF80B08FFFF0000)) 
    ram_reg_0_1_24_29_i_2
       (.I0(\gfwd_mode.storage_data1_reg[0]_3 [1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[24]),
        .I4(ADDRD),
        .I5(ram_init_done_i_reg_rep),
        .O(WR_DATA[22]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_24_29_i_3__0
       (.I0(sdpo_int[27]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_4 [0]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[25]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_24_29_i_4__0
       (.I0(sdpo_int[26]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_3 [3]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[24]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_24_29_i_5__0
       (.I0(sdpo_int[29]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_4 [2]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[27]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_24_29_i_6__0
       (.I0(sdpo_int[28]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_4 [1]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[26]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_30_31
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(WR_DATA[29:28]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[31:30]),
        .DOB(NLW_ram_reg_0_1_30_31_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_ram_reg_0_1_30_31_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_30_31_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT5 #(
    .INIT(32'hFBF8FFFF)) 
    ram_reg_0_1_30_31_i_1
       (.I0(\gfwd_mode.storage_data1_reg[0]_5 ),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[31]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[29]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_30_31_i_2__0
       (.I0(sdpo_int[30]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_4 [3]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[28]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_6_11
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(WR_DATA[5:4]),
        .DIB(WR_DATA[7:6]),
        .DIC(WR_DATA[9:8]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[7:6]),
        .DOB(sdpo_int[9:8]),
        .DOC(sdpo_int[11:10]),
        .DOD(NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_6_11_i_1__2
       (.I0(sdpo_int[7]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0] [0]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[5]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_6_11_i_2__2
       (.I0(sdpo_int[6]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(O[3]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[4]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_6_11_i_3__2
       (.I0(sdpo_int[9]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0] [2]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[7]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_6_11_i_4__2
       (.I0(sdpo_int[8]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0] [1]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[6]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_6_11_i_5__2
       (.I0(sdpo_int[11]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_0 [0]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[9]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_6_11_i_6__2
       (.I0(sdpo_int[10]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0] [3]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[8]));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_111
   (ADDRD,
    \gstage1.q_dly_reg[31] ,
    D,
    ram_init_done_i_reg_rep,
    \init_addr_reg[0] ,
    aclk,
    we_int,
    WR_DATA,
    storage_data1);
  output [0:0]ADDRD;
  output [31:0]\gstage1.q_dly_reg[31] ;
  input [0:0]D;
  input ram_init_done_i_reg_rep;
  input \init_addr_reg[0] ;
  input aclk;
  input we_int;
  input [29:0]WR_DATA;
  input [0:0]storage_data1;

  wire [0:0]ADDRD;
  wire [0:0]D;
  wire [29:0]WR_DATA;
  wire aclk;
  wire [31:0]\gstage1.q_dly_reg[31] ;
  wire \init_addr_reg[0] ;
  wire ram_init_done_i_reg_rep;
  wire [0:0]storage_data1;
  wire we_int;
  wire [1:0]NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_30_31_DOB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_30_31_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_30_31_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA({1'b0,1'b0}),
        .DIB(WR_DATA[1:0]),
        .DIC(WR_DATA[3:2]),
        .DID({1'b0,1'b0}),
        .DOA(\gstage1.q_dly_reg[31] [1:0]),
        .DOB(\gstage1.q_dly_reg[31] [3:2]),
        .DOC(\gstage1.q_dly_reg[31] [5:4]),
        .DOD(NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_0_5_i_6
       (.I0(D),
        .I1(ram_init_done_i_reg_rep),
        .I2(\init_addr_reg[0] ),
        .O(ADDRD));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_12_17
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(WR_DATA[11:10]),
        .DIB(WR_DATA[13:12]),
        .DIC(WR_DATA[15:14]),
        .DID({1'b0,1'b0}),
        .DOA(\gstage1.q_dly_reg[31] [13:12]),
        .DOB(\gstage1.q_dly_reg[31] [15:14]),
        .DOC(\gstage1.q_dly_reg[31] [17:16]),
        .DOD(NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_18_23
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(WR_DATA[17:16]),
        .DIB(WR_DATA[19:18]),
        .DIC(WR_DATA[21:20]),
        .DID({1'b0,1'b0}),
        .DOA(\gstage1.q_dly_reg[31] [19:18]),
        .DOB(\gstage1.q_dly_reg[31] [21:20]),
        .DOC(\gstage1.q_dly_reg[31] [23:22]),
        .DOD(NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_24_29
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(WR_DATA[23:22]),
        .DIB(WR_DATA[25:24]),
        .DIC(WR_DATA[27:26]),
        .DID({1'b0,1'b0}),
        .DOA(\gstage1.q_dly_reg[31] [25:24]),
        .DOB(\gstage1.q_dly_reg[31] [27:26]),
        .DOC(\gstage1.q_dly_reg[31] [29:28]),
        .DOD(NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_30_31
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(WR_DATA[29:28]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\gstage1.q_dly_reg[31] [31:30]),
        .DOB(NLW_ram_reg_0_1_30_31_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_ram_reg_0_1_30_31_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_30_31_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_6_11
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(WR_DATA[5:4]),
        .DIB(WR_DATA[7:6]),
        .DIC(WR_DATA[9:8]),
        .DID({1'b0,1'b0}),
        .DOA(\gstage1.q_dly_reg[31] [7:6]),
        .DOB(\gstage1.q_dly_reg[31] [9:8]),
        .DOC(\gstage1.q_dly_reg[31] [11:10]),
        .DOD(NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_134
   (DI,
    sdpo_int,
    S,
    WR_DATA,
    \gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[7]_0 ,
    \gstage1.q_dly_reg[7]_1 ,
    \gstage1.q_dly_reg[7]_2 ,
    \gstage1.q_dly_reg[7]_3 ,
    \gstage1.q_dly_reg[7]_4 ,
    \gstage1.q_dly_reg[7]_5 ,
    D,
    ram_init_done_i_reg_rep,
    \init_addr_reg[0] ,
    CO,
    s_axis_tvalid_wr_in_i,
    O,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    \gfwd_mode.storage_data1_reg[0]_1 ,
    \gfwd_mode.storage_data1_reg[0]_2 ,
    \gfwd_mode.storage_data1_reg[0]_3 ,
    \gfwd_mode.storage_data1_reg[0]_4 ,
    aclk,
    we_int,
    rom_rd_addr_int,
    \gfwd_mode.m_valid_i_reg );
  output [1:0]DI;
  output [29:0]sdpo_int;
  output [3:0]S;
  output [16:0]WR_DATA;
  output [2:0]\gstage1.q_dly_reg[7] ;
  output [3:0]\gstage1.q_dly_reg[7]_0 ;
  output [3:0]\gstage1.q_dly_reg[7]_1 ;
  output [3:0]\gstage1.q_dly_reg[7]_2 ;
  output [0:0]\gstage1.q_dly_reg[7]_3 ;
  output [2:0]\gstage1.q_dly_reg[7]_4 ;
  output [4:0]\gstage1.q_dly_reg[7]_5 ;
  input [0:0]D;
  input ram_init_done_i_reg_rep;
  input \init_addr_reg[0] ;
  input [0:0]CO;
  input s_axis_tvalid_wr_in_i;
  input [3:0]O;
  input [3:0]\gfwd_mode.storage_data1_reg[0] ;
  input [3:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  input [3:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  input [3:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  input [2:0]\gfwd_mode.storage_data1_reg[0]_3 ;
  input [3:0]\gfwd_mode.storage_data1_reg[0]_4 ;
  input aclk;
  input we_int;
  input rom_rd_addr_int;
  input [1:0]\gfwd_mode.m_valid_i_reg ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [1:0]DI;
  wire [3:0]O;
  wire [3:0]S;
  wire [16:0]WR_DATA;
  wire aclk;
  wire [1:0]\gfwd_mode.m_valid_i_reg ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0] ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  wire [2:0]\gfwd_mode.storage_data1_reg[0]_3 ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0]_4 ;
  wire [2:0]\gstage1.q_dly_reg[7] ;
  wire [3:0]\gstage1.q_dly_reg[7]_0 ;
  wire [3:0]\gstage1.q_dly_reg[7]_1 ;
  wire [3:0]\gstage1.q_dly_reg[7]_2 ;
  wire [0:0]\gstage1.q_dly_reg[7]_3 ;
  wire [2:0]\gstage1.q_dly_reg[7]_4 ;
  wire [4:0]\gstage1.q_dly_reg[7]_5 ;
  wire \init_addr_reg[0] ;
  wire ram_init_done_i_reg_rep;
  wire ram_reg_0_1_0_5_i_1__2_n_0;
  wire ram_reg_0_1_0_5_i_2__3_n_0;
  wire ram_reg_0_1_0_5_i_3__0_n_0;
  wire ram_reg_0_1_0_5_i_4__3_n_0;
  wire ram_reg_0_1_0_5_n_0;
  wire ram_reg_0_1_0_5_n_1;
  wire ram_reg_0_1_30_31_i_2__1_n_0;
  wire ram_reg_0_1_6_11_i_1__3_n_0;
  wire ram_reg_0_1_6_11_i_2__3_n_0;
  wire ram_reg_0_1_6_11_i_3__3_n_0;
  wire ram_reg_0_1_6_11_i_4__3_n_0;
  wire ram_reg_0_1_6_11_i_5__3_n_0;
  wire ram_reg_0_1_6_11_i_6__3_n_0;
  wire rom_rd_addr_int;
  wire s_axis_tvalid_wr_in_i;
  wire [29:0]sdpo_int;
  wire we_int;
  wire [1:0]NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_30_31_DOB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_30_31_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_30_31_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED;

  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[3]_i_1 
       (.I0(O[0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[1]),
        .O(\gstage1.q_dly_reg[7]_5 [0]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[4]_i_1 
       (.I0(O[1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[2]),
        .O(\gstage1.q_dly_reg[7]_5 [1]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[5]_i_1 
       (.I0(O[2]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[3]),
        .O(\gstage1.q_dly_reg[7]_5 [2]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[6]_i_1 
       (.I0(O[3]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[4]),
        .O(\gstage1.q_dly_reg[7]_5 [3]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[7]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0] [0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[5]),
        .O(\gstage1.q_dly_reg[7]_5 [4]));
  LUT5 #(
    .INIT(32'hFC0CA808)) 
    pntr_rchd_end_addr0_carry__0_i_1__0
       (.I0(sdpo_int[14]),
        .I1(\init_addr_reg[0] ),
        .I2(ram_init_done_i_reg_rep),
        .I3(D),
        .I4(sdpo_int[15]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h8A80)) 
    pntr_rchd_end_addr0_carry__0_i_2__4
       (.I0(sdpo_int[13]),
        .I1(D),
        .I2(ram_init_done_i_reg_rep),
        .I3(\init_addr_reg[0] ),
        .O(DI[0]));
  LUT5 #(
    .INIT(32'h18111888)) 
    pntr_rchd_end_addr0_carry__0_i_3__0
       (.I0(sdpo_int[14]),
        .I1(sdpo_int[15]),
        .I2(D),
        .I3(ram_init_done_i_reg_rep),
        .I4(\init_addr_reg[0] ),
        .O(\gstage1.q_dly_reg[7]_2 [3]));
  LUT5 #(
    .INIT(32'h28222888)) 
    pntr_rchd_end_addr0_carry__0_i_4__0
       (.I0(sdpo_int[12]),
        .I1(sdpo_int[13]),
        .I2(D),
        .I3(ram_init_done_i_reg_rep),
        .I4(\init_addr_reg[0] ),
        .O(\gstage1.q_dly_reg[7]_2 [2]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry__0_i_5__0
       (.I0(sdpo_int[10]),
        .I1(sdpo_int[11]),
        .O(\gstage1.q_dly_reg[7]_2 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry__0_i_6__0
       (.I0(sdpo_int[8]),
        .I1(sdpo_int[9]),
        .O(\gstage1.q_dly_reg[7]_2 [0]));
  LUT5 #(
    .INIT(32'hFFFF02A2)) 
    pntr_rchd_end_addr0_carry__1_i_1__0
       (.I0(sdpo_int[22]),
        .I1(\init_addr_reg[0] ),
        .I2(ram_init_done_i_reg_rep),
        .I3(D),
        .I4(sdpo_int[23]),
        .O(\gstage1.q_dly_reg[7]_1 [3]));
  LUT5 #(
    .INIT(32'hE0EEE000)) 
    pntr_rchd_end_addr0_carry__1_i_2__0
       (.I0(sdpo_int[20]),
        .I1(sdpo_int[21]),
        .I2(D),
        .I3(ram_init_done_i_reg_rep),
        .I4(\init_addr_reg[0] ),
        .O(\gstage1.q_dly_reg[7]_1 [2]));
  LUT5 #(
    .INIT(32'hFC0CA808)) 
    pntr_rchd_end_addr0_carry__1_i_3__0
       (.I0(sdpo_int[18]),
        .I1(\init_addr_reg[0] ),
        .I2(ram_init_done_i_reg_rep),
        .I3(D),
        .I4(sdpo_int[19]),
        .O(\gstage1.q_dly_reg[7]_1 [1]));
  LUT5 #(
    .INIT(32'hFC0CA808)) 
    pntr_rchd_end_addr0_carry__1_i_4__0
       (.I0(sdpo_int[16]),
        .I1(\init_addr_reg[0] ),
        .I2(ram_init_done_i_reg_rep),
        .I3(D),
        .I4(sdpo_int[17]),
        .O(\gstage1.q_dly_reg[7]_1 [0]));
  LUT5 #(
    .INIT(32'h00009A95)) 
    pntr_rchd_end_addr0_carry__1_i_5__0
       (.I0(sdpo_int[22]),
        .I1(D),
        .I2(ram_init_done_i_reg_rep),
        .I3(\init_addr_reg[0] ),
        .I4(sdpo_int[23]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h18111888)) 
    pntr_rchd_end_addr0_carry__1_i_6__0
       (.I0(sdpo_int[20]),
        .I1(sdpo_int[21]),
        .I2(D),
        .I3(ram_init_done_i_reg_rep),
        .I4(\init_addr_reg[0] ),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h18111888)) 
    pntr_rchd_end_addr0_carry__1_i_7__0
       (.I0(sdpo_int[18]),
        .I1(sdpo_int[19]),
        .I2(D),
        .I3(ram_init_done_i_reg_rep),
        .I4(\init_addr_reg[0] ),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h18111888)) 
    pntr_rchd_end_addr0_carry__1_i_8__0
       (.I0(sdpo_int[16]),
        .I1(sdpo_int[17]),
        .I2(D),
        .I3(ram_init_done_i_reg_rep),
        .I4(\init_addr_reg[0] ),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry__2_i_1__0
       (.I0(sdpo_int[28]),
        .I1(sdpo_int[29]),
        .O(\gstage1.q_dly_reg[7]_4 [2]));
  LUT2 #(
    .INIT(4'hE)) 
    pntr_rchd_end_addr0_carry__2_i_2__0
       (.I0(sdpo_int[26]),
        .I1(sdpo_int[27]),
        .O(\gstage1.q_dly_reg[7]_4 [1]));
  LUT2 #(
    .INIT(4'hE)) 
    pntr_rchd_end_addr0_carry__2_i_3__0
       (.I0(sdpo_int[24]),
        .I1(sdpo_int[25]),
        .O(\gstage1.q_dly_reg[7]_4 [0]));
  LUT2 #(
    .INIT(4'h2)) 
    pntr_rchd_end_addr0_carry__2_i_4__0
       (.I0(sdpo_int[29]),
        .I1(sdpo_int[28]),
        .O(\gstage1.q_dly_reg[7] [2]));
  LUT2 #(
    .INIT(4'h1)) 
    pntr_rchd_end_addr0_carry__2_i_5__0
       (.I0(sdpo_int[26]),
        .I1(sdpo_int[27]),
        .O(\gstage1.q_dly_reg[7] [1]));
  LUT2 #(
    .INIT(4'h1)) 
    pntr_rchd_end_addr0_carry__2_i_6__0
       (.I0(sdpo_int[24]),
        .I1(sdpo_int[25]),
        .O(\gstage1.q_dly_reg[7] [0]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_1__0
       (.I0(sdpo_int[0]),
        .I1(sdpo_int[1]),
        .O(\gstage1.q_dly_reg[7]_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_2__0
       (.I0(sdpo_int[6]),
        .I1(sdpo_int[7]),
        .O(\gstage1.q_dly_reg[7]_0 [3]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_3__0
       (.I0(sdpo_int[4]),
        .I1(sdpo_int[5]),
        .O(\gstage1.q_dly_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_4__0
       (.I0(sdpo_int[2]),
        .I1(sdpo_int[3]),
        .O(\gstage1.q_dly_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h2)) 
    pntr_rchd_end_addr0_carry_i_5__4
       (.I0(sdpo_int[1]),
        .I1(sdpo_int[0]),
        .O(\gstage1.q_dly_reg[7]_0 [0]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA({1'b0,1'b0}),
        .DIB({ram_reg_0_1_0_5_i_1__2_n_0,ram_reg_0_1_0_5_i_2__3_n_0}),
        .DIC({ram_reg_0_1_0_5_i_3__0_n_0,ram_reg_0_1_0_5_i_4__3_n_0}),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_1_0_5_n_0,ram_reg_0_1_0_5_n_1}),
        .DOB(sdpo_int[1:0]),
        .DOC(sdpo_int[3:2]),
        .DOD(NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_0_5_i_1__2
       (.I0(sdpo_int[1]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(O[0]),
        .I4(ram_init_done_i_reg_rep),
        .O(ram_reg_0_1_0_5_i_1__2_n_0));
  LUT4 #(
    .INIT(16'h1200)) 
    ram_reg_0_1_0_5_i_2__3
       (.I0(sdpo_int[0]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_init_done_i_reg_rep),
        .O(ram_reg_0_1_0_5_i_2__3_n_0));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_0_5_i_3__0
       (.I0(sdpo_int[3]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(O[2]),
        .I4(ram_init_done_i_reg_rep),
        .O(ram_reg_0_1_0_5_i_3__0_n_0));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_0_5_i_4__3
       (.I0(sdpo_int[2]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(O[1]),
        .I4(ram_init_done_i_reg_rep),
        .O(ram_reg_0_1_0_5_i_4__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_12_17
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA(WR_DATA[1:0]),
        .DIB(WR_DATA[3:2]),
        .DIC(WR_DATA[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[11:10]),
        .DOB(sdpo_int[13:12]),
        .DOC(sdpo_int[15:14]),
        .DOD(NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_12_17_i_1__1
       (.I0(sdpo_int[11]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_0 [2]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[1]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_12_17_i_2__1
       (.I0(sdpo_int[10]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_0 [1]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[0]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_12_17_i_3__1
       (.I0(sdpo_int[13]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_1 [0]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[3]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_12_17_i_4__1
       (.I0(sdpo_int[12]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_0 [3]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[2]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_12_17_i_5__1
       (.I0(sdpo_int[15]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_1 [2]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[5]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_12_17_i_6__1
       (.I0(sdpo_int[14]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_1 [1]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[4]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_18_23
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA(WR_DATA[7:6]),
        .DIB(WR_DATA[9:8]),
        .DIC(WR_DATA[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[17:16]),
        .DOB(sdpo_int[19:18]),
        .DOC(sdpo_int[21:20]),
        .DOD(NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_18_23_i_1__1
       (.I0(sdpo_int[17]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_2 [0]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[7]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_18_23_i_2__1
       (.I0(sdpo_int[16]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_1 [3]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[6]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_18_23_i_3__1
       (.I0(sdpo_int[19]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_2 [2]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[9]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_18_23_i_4__1
       (.I0(sdpo_int[18]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_2 [1]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[8]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_18_23_i_5__1
       (.I0(sdpo_int[21]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_3 [0]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[11]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_18_23_i_6__1
       (.I0(sdpo_int[20]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_2 [3]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[10]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_24_29
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA({WR_DATA[12],\gfwd_mode.m_valid_i_reg [0]}),
        .DIB(WR_DATA[14:13]),
        .DIC(WR_DATA[16:15]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[23:22]),
        .DOB(sdpo_int[25:24]),
        .DOC(sdpo_int[27:26]),
        .DOD(NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_24_29_i_1__1
       (.I0(sdpo_int[23]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_3 [1]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[12]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_24_29_i_3__1
       (.I0(sdpo_int[25]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_4 [0]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[14]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_24_29_i_4__1
       (.I0(sdpo_int[24]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_3 [2]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[13]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_24_29_i_5__1
       (.I0(sdpo_int[27]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_4 [2]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[16]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_24_29_i_6__1
       (.I0(sdpo_int[26]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_4 [1]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[15]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_30_31
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA({\gfwd_mode.m_valid_i_reg [1],ram_reg_0_1_30_31_i_2__1_n_0}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[29:28]),
        .DOB(NLW_ram_reg_0_1_30_31_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_ram_reg_0_1_30_31_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_30_31_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_30_31_i_2__1
       (.I0(sdpo_int[28]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_4 [3]),
        .I4(ram_init_done_i_reg_rep),
        .O(ram_reg_0_1_30_31_i_2__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_6_11
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA({ram_reg_0_1_6_11_i_1__3_n_0,ram_reg_0_1_6_11_i_2__3_n_0}),
        .DIB({ram_reg_0_1_6_11_i_3__3_n_0,ram_reg_0_1_6_11_i_4__3_n_0}),
        .DIC({ram_reg_0_1_6_11_i_5__3_n_0,ram_reg_0_1_6_11_i_6__3_n_0}),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[5:4]),
        .DOB(sdpo_int[7:6]),
        .DOC(sdpo_int[9:8]),
        .DOD(NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_6_11_i_1__3
       (.I0(sdpo_int[5]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0] [0]),
        .I4(ram_init_done_i_reg_rep),
        .O(ram_reg_0_1_6_11_i_1__3_n_0));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_6_11_i_2__3
       (.I0(sdpo_int[4]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(O[3]),
        .I4(ram_init_done_i_reg_rep),
        .O(ram_reg_0_1_6_11_i_2__3_n_0));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_6_11_i_3__3
       (.I0(sdpo_int[7]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0] [2]),
        .I4(ram_init_done_i_reg_rep),
        .O(ram_reg_0_1_6_11_i_3__3_n_0));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_6_11_i_4__3
       (.I0(sdpo_int[6]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0] [1]),
        .I4(ram_init_done_i_reg_rep),
        .O(ram_reg_0_1_6_11_i_4__3_n_0));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_6_11_i_5__3
       (.I0(sdpo_int[9]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_0 [0]),
        .I4(ram_init_done_i_reg_rep),
        .O(ram_reg_0_1_6_11_i_5__3_n_0));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_6_11_i_6__3
       (.I0(sdpo_int[8]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0] [3]),
        .I4(ram_init_done_i_reg_rep),
        .O(ram_reg_0_1_6_11_i_6__3_n_0));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_135
   (\gin_reg.rd_pntr_pf_dly_reg[12] ,
    aclk,
    we_int,
    WR_DATA,
    \gfwd_mode.storage_data1_reg[0] ,
    rom_rd_addr_int);
  output [12:0]\gin_reg.rd_pntr_pf_dly_reg[12] ;
  input aclk;
  input we_int;
  input [17:0]WR_DATA;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;
  input rom_rd_addr_int;

  wire [17:0]WR_DATA;
  wire aclk;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire [12:0]\gin_reg.rd_pntr_pf_dly_reg[12] ;
  wire ram_reg_0_1_12_17_n_0;
  wire ram_reg_0_1_12_17_n_1;
  wire ram_reg_0_1_12_17_n_3;
  wire ram_reg_0_1_24_29_n_4;
  wire ram_reg_0_1_24_29_n_5;
  wire rom_rd_addr_int;
  wire we_int;
  wire [1:0]NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_12_17
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA(WR_DATA[1:0]),
        .DIB(WR_DATA[3:2]),
        .DIC(WR_DATA[5:4]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_1_12_17_n_0,ram_reg_0_1_12_17_n_1}),
        .DOB({\gin_reg.rd_pntr_pf_dly_reg[12] [0],ram_reg_0_1_12_17_n_3}),
        .DOC(\gin_reg.rd_pntr_pf_dly_reg[12] [2:1]),
        .DOD(NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_18_23
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA(WR_DATA[7:6]),
        .DIB(WR_DATA[9:8]),
        .DIC(WR_DATA[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(\gin_reg.rd_pntr_pf_dly_reg[12] [4:3]),
        .DOB(\gin_reg.rd_pntr_pf_dly_reg[12] [6:5]),
        .DOC(\gin_reg.rd_pntr_pf_dly_reg[12] [8:7]),
        .DOD(NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_24_29
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA(WR_DATA[13:12]),
        .DIB(WR_DATA[15:14]),
        .DIC(WR_DATA[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(\gin_reg.rd_pntr_pf_dly_reg[12] [10:9]),
        .DOB(\gin_reg.rd_pntr_pf_dly_reg[12] [12:11]),
        .DOC({ram_reg_0_1_24_29_n_4,ram_reg_0_1_24_29_n_5}),
        .DOD(NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_168
   (\gpr1.dout_i_reg[37] ,
    I147,
    mem_init_done_reg,
    \gstage1.q_dly_reg[14] ,
    PAYLOAD_FROM_MTF,
    reset_addr,
    S,
    \gstage1.q_dly_reg[13] ,
    aclk,
    we_ar_txn,
    WR_DATA);
  output [28:0]\gpr1.dout_i_reg[37] ;
  output [31:0]I147;
  input mem_init_done_reg;
  input [0:0]\gstage1.q_dly_reg[14] ;
  input [0:0]PAYLOAD_FROM_MTF;
  input reset_addr;
  input [3:0]S;
  input [3:0]\gstage1.q_dly_reg[13] ;
  input aclk;
  input we_ar_txn;
  input [28:0]WR_DATA;

  wire [31:0]I147;
  wire [0:0]PAYLOAD_FROM_MTF;
  wire [3:0]S;
  wire [28:0]WR_DATA;
  wire aclk;
  wire [22:22]ar_address_inc;
  wire [28:0]\gpr1.dout_i_reg[37] ;
  wire [3:0]\gstage1.q_dly_reg[13] ;
  wire [0:0]\gstage1.q_dly_reg[14] ;
  wire mem_init_done_reg;
  wire ram_reg_0_1_0_5_i_7__5_n_0;
  wire ram_reg_0_1_0_5_i_7__5_n_1;
  wire ram_reg_0_1_0_5_i_7__5_n_2;
  wire ram_reg_0_1_0_5_i_7__5_n_3;
  wire ram_reg_0_1_12_17_i_7_n_0;
  wire ram_reg_0_1_12_17_i_7_n_1;
  wire ram_reg_0_1_12_17_i_7_n_2;
  wire ram_reg_0_1_12_17_i_7_n_3;
  wire ram_reg_0_1_18_23_i_7_n_0;
  wire ram_reg_0_1_18_23_i_7_n_1;
  wire ram_reg_0_1_18_23_i_7_n_2;
  wire ram_reg_0_1_18_23_i_7_n_3;
  wire ram_reg_0_1_18_23_i_8_n_0;
  wire ram_reg_0_1_18_23_i_8_n_1;
  wire ram_reg_0_1_18_23_i_8_n_2;
  wire ram_reg_0_1_18_23_i_8_n_3;
  wire ram_reg_0_1_24_29_i_2__1_n_0;
  wire ram_reg_0_1_24_29_i_7_n_0;
  wire ram_reg_0_1_24_29_i_7_n_1;
  wire ram_reg_0_1_24_29_i_7_n_2;
  wire ram_reg_0_1_24_29_i_7_n_3;
  wire ram_reg_0_1_30_31_i_3_n_3;
  wire ram_reg_0_1_6_11_i_7__3_n_0;
  wire ram_reg_0_1_6_11_i_7__3_n_1;
  wire ram_reg_0_1_6_11_i_7__3_n_2;
  wire ram_reg_0_1_6_11_i_7__3_n_3;
  wire ram_reg_0_1_6_11_i_8_n_0;
  wire ram_reg_0_1_6_11_i_8_n_1;
  wire ram_reg_0_1_6_11_i_8_n_2;
  wire ram_reg_0_1_6_11_i_8_n_3;
  wire reset_addr;
  wire rom_rd_addr_i;
  wire we_ar_txn;
  wire [1:0]NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_30_31_DOB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_30_31_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_30_31_DOD_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_1_30_31_i_3_CO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_1_30_31_i_3_O_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_i}),
        .DIA({1'b0,1'b0}),
        .DIB(WR_DATA[1:0]),
        .DIC(WR_DATA[3:2]),
        .DID({1'b0,1'b0}),
        .DOA(I147[1:0]),
        .DOB(I147[3:2]),
        .DOC(I147[5:4]),
        .DOD(NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_ar_txn));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_0_5_i_6__0
       (.I0(PAYLOAD_FROM_MTF),
        .I1(mem_init_done_reg),
        .I2(reset_addr),
        .O(rom_rd_addr_i));
  CARRY4 ram_reg_0_1_0_5_i_7__5
       (.CI(1'b0),
        .CO({ram_reg_0_1_0_5_i_7__5_n_0,ram_reg_0_1_0_5_i_7__5_n_1,ram_reg_0_1_0_5_i_7__5_n_2,ram_reg_0_1_0_5_i_7__5_n_3}),
        .CYINIT(1'b1),
        .DI(I147[5:2]),
        .O(\gpr1.dout_i_reg[37] [3:0]),
        .S(S));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_12_17
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_i}),
        .DIA(WR_DATA[11:10]),
        .DIB(WR_DATA[13:12]),
        .DIC(WR_DATA[15:14]),
        .DID({1'b0,1'b0}),
        .DOA(I147[13:12]),
        .DOB(I147[15:14]),
        .DOC(I147[17:16]),
        .DOD(NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_ar_txn));
  CARRY4 ram_reg_0_1_12_17_i_7
       (.CI(ram_reg_0_1_6_11_i_8_n_0),
        .CO({ram_reg_0_1_12_17_i_7_n_0,ram_reg_0_1_12_17_i_7_n_1,ram_reg_0_1_12_17_i_7_n_2,ram_reg_0_1_12_17_i_7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gpr1.dout_i_reg[37] [15:12]),
        .S(I147[17:14]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_18_23
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_i}),
        .DIA(WR_DATA[17:16]),
        .DIB(WR_DATA[19:18]),
        .DIC(WR_DATA[21:20]),
        .DID({1'b0,1'b0}),
        .DOA(I147[19:18]),
        .DOB(I147[21:20]),
        .DOC(I147[23:22]),
        .DOD(NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_ar_txn));
  CARRY4 ram_reg_0_1_18_23_i_7
       (.CI(ram_reg_0_1_12_17_i_7_n_0),
        .CO({ram_reg_0_1_18_23_i_7_n_0,ram_reg_0_1_18_23_i_7_n_1,ram_reg_0_1_18_23_i_7_n_2,ram_reg_0_1_18_23_i_7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gpr1.dout_i_reg[37] [19:16]),
        .S(I147[21:18]));
  CARRY4 ram_reg_0_1_18_23_i_8
       (.CI(ram_reg_0_1_18_23_i_7_n_0),
        .CO({ram_reg_0_1_18_23_i_8_n_0,ram_reg_0_1_18_23_i_8_n_1,ram_reg_0_1_18_23_i_8_n_2,ram_reg_0_1_18_23_i_8_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gpr1.dout_i_reg[37] [22],ar_address_inc,\gpr1.dout_i_reg[37] [21:20]}),
        .S(I147[25:22]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_24_29
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_i}),
        .DIA({WR_DATA[22],ram_reg_0_1_24_29_i_2__1_n_0}),
        .DIB(WR_DATA[24:23]),
        .DIC(WR_DATA[26:25]),
        .DID({1'b0,1'b0}),
        .DOA(I147[25:24]),
        .DOB(I147[27:26]),
        .DOC(I147[29:28]),
        .DOD(NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_ar_txn));
  LUT5 #(
    .INIT(32'hFB3BC808)) 
    ram_reg_0_1_24_29_i_2__1
       (.I0(ar_address_inc),
        .I1(mem_init_done_reg),
        .I2(\gstage1.q_dly_reg[14] ),
        .I3(PAYLOAD_FROM_MTF),
        .I4(reset_addr),
        .O(ram_reg_0_1_24_29_i_2__1_n_0));
  CARRY4 ram_reg_0_1_24_29_i_7
       (.CI(ram_reg_0_1_18_23_i_8_n_0),
        .CO({ram_reg_0_1_24_29_i_7_n_0,ram_reg_0_1_24_29_i_7_n_1,ram_reg_0_1_24_29_i_7_n_2,ram_reg_0_1_24_29_i_7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gpr1.dout_i_reg[37] [26:23]),
        .S(I147[29:26]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_30_31
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_i}),
        .DIA(WR_DATA[28:27]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(I147[31:30]),
        .DOB(NLW_ram_reg_0_1_30_31_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_ram_reg_0_1_30_31_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_30_31_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_ar_txn));
  CARRY4 ram_reg_0_1_30_31_i_3
       (.CI(ram_reg_0_1_24_29_i_7_n_0),
        .CO({NLW_ram_reg_0_1_30_31_i_3_CO_UNCONNECTED[3:1],ram_reg_0_1_30_31_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_0_1_30_31_i_3_O_UNCONNECTED[3:2],\gpr1.dout_i_reg[37] [28:27]}),
        .S({1'b0,1'b0,I147[31:30]}));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_6_11
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_i}),
        .DIA(WR_DATA[5:4]),
        .DIB(WR_DATA[7:6]),
        .DIC(WR_DATA[9:8]),
        .DID({1'b0,1'b0}),
        .DOA(I147[7:6]),
        .DOB(I147[9:8]),
        .DOC(I147[11:10]),
        .DOD(NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_ar_txn));
  CARRY4 ram_reg_0_1_6_11_i_7__3
       (.CI(ram_reg_0_1_0_5_i_7__5_n_0),
        .CO({ram_reg_0_1_6_11_i_7__3_n_0,ram_reg_0_1_6_11_i_7__3_n_1,ram_reg_0_1_6_11_i_7__3_n_2,ram_reg_0_1_6_11_i_7__3_n_3}),
        .CYINIT(1'b0),
        .DI(I147[9:6]),
        .O(\gpr1.dout_i_reg[37] [7:4]),
        .S(\gstage1.q_dly_reg[13] ));
  CARRY4 ram_reg_0_1_6_11_i_8
       (.CI(ram_reg_0_1_6_11_i_7__3_n_0),
        .CO({ram_reg_0_1_6_11_i_8_n_0,ram_reg_0_1_6_11_i_8_n_1,ram_reg_0_1_6_11_i_8_n_2,ram_reg_0_1_6_11_i_8_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gpr1.dout_i_reg[37] [11:8]),
        .S(I147[13:10]));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1
   (pntr_roll_over_reg,
    roll_over_int,
    aclk,
    we_int,
    ADDRD,
    ADDRA,
    ram_init_done_i,
    CO);
  output pntr_roll_over_reg;
  output roll_over_int;
  input aclk;
  input we_int;
  input [0:0]ADDRD;
  input [0:0]ADDRA;
  input ram_init_done_i;
  input [0:0]CO;

  wire [0:0]ADDRA;
  wire [0:0]ADDRD;
  wire [0:0]CO;
  wire aclk;
  wire pntr_roll_over_reg;
  wire ram_init_done_i;
  wire roll_over_int;
  wire we_int;
  wire NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED;

  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_0_0
       (.A0(ADDRD),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(roll_over_int),
        .DPO(pntr_roll_over_reg),
        .DPRA0(ADDRA),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(we_int));
  LUT3 #(
    .INIT(8'h28)) 
    ram_reg_0_1_0_0_i_1__1
       (.I0(ram_init_done_i),
        .I1(pntr_roll_over_reg),
        .I2(CO),
        .O(roll_over_int));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_109
   (roll_over_int,
    pntr_roll_over,
    aclk,
    we_int,
    ADDRD,
    D,
    ram_init_done_i_reg_rep,
    CO);
  output roll_over_int;
  output pntr_roll_over;
  input aclk;
  input we_int;
  input [0:0]ADDRD;
  input [0:0]D;
  input ram_init_done_i_reg_rep;
  input [0:0]CO;

  wire [0:0]ADDRD;
  wire [0:0]CO;
  wire [0:0]D;
  wire aclk;
  wire pntr_roll_over;
  wire pntr_roll_over_reg;
  wire ram_init_done_i_reg_rep;
  wire roll_over_int;
  wire we_int;
  wire NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \gin_reg.wr_pntr_roll_over_dly_i_1 
       (.I0(CO),
        .I1(pntr_roll_over_reg),
        .O(pntr_roll_over));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_0_0
       (.A0(ADDRD),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(roll_over_int),
        .DPO(pntr_roll_over_reg),
        .DPRA0(D),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(we_int));
  LUT3 #(
    .INIT(8'h28)) 
    ram_reg_0_1_0_0_i_1
       (.I0(ram_init_done_i_reg_rep),
        .I1(pntr_roll_over_reg),
        .I2(CO),
        .O(roll_over_int));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_110
   (\gin_reg.rd_pntr_roll_over_dly_reg ,
    aclk,
    roll_over_int,
    we_int,
    ADDRD,
    storage_data1);
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  input aclk;
  input roll_over_int;
  input we_int;
  input [0:0]ADDRD;
  input [0:0]storage_data1;

  wire [0:0]ADDRD;
  wire aclk;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire roll_over_int;
  wire [0:0]storage_data1;
  wire we_int;
  wire NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED;

  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_0_0
       (.A0(ADDRD),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(roll_over_int),
        .DPO(\gin_reg.rd_pntr_roll_over_dly_reg ),
        .DPRA0(storage_data1),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(we_int));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_132
   (roll_over_int,
    pntr_roll_over,
    aclk,
    we_int,
    rom_rd_addr_int,
    D,
    ram_init_done_i_reg_rep,
    CO);
  output roll_over_int;
  output pntr_roll_over;
  input aclk;
  input we_int;
  input rom_rd_addr_int;
  input [0:0]D;
  input ram_init_done_i_reg_rep;
  input [0:0]CO;

  wire [0:0]CO;
  wire [0:0]D;
  wire aclk;
  wire pntr_roll_over;
  wire pntr_roll_over_reg;
  wire ram_init_done_i_reg_rep;
  wire roll_over_int;
  wire rom_rd_addr_int;
  wire we_int;
  wire NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \gin_reg.wr_pntr_roll_over_dly_i_1__0 
       (.I0(CO),
        .I1(pntr_roll_over_reg),
        .O(pntr_roll_over));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_0_0
       (.A0(rom_rd_addr_int),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(roll_over_int),
        .DPO(pntr_roll_over_reg),
        .DPRA0(D),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(we_int));
  LUT3 #(
    .INIT(8'h28)) 
    ram_reg_0_1_0_0_i_1__0
       (.I0(ram_init_done_i_reg_rep),
        .I1(pntr_roll_over_reg),
        .I2(CO),
        .O(roll_over_int));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_133
   (\gin_reg.rd_pntr_roll_over_dly_reg ,
    aclk,
    roll_over_int,
    we_int,
    rom_rd_addr_int,
    \gfwd_mode.storage_data1_reg[0] );
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  input aclk;
  input roll_over_int;
  input we_int;
  input rom_rd_addr_int;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;

  wire aclk;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire roll_over_int;
  wire rom_rd_addr_int;
  wire we_int;
  wire NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED;

  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_0_0
       (.A0(rom_rd_addr_int),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(roll_over_int),
        .DPO(\gin_reg.rd_pntr_roll_over_dly_reg ),
        .DPRA0(\gfwd_mode.storage_data1_reg[0] ),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(we_int));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_16
   (\gin_reg.rd_pntr_roll_over_dly_reg ,
    aclk,
    roll_over_int,
    we_int,
    ADDRD,
    \gfwd_mode.storage_data1_reg[0] );
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  input aclk;
  input roll_over_int;
  input we_int;
  input [0:0]ADDRD;
  input \gfwd_mode.storage_data1_reg[0] ;

  wire [0:0]ADDRD;
  wire aclk;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire roll_over_int;
  wire we_int;
  wire NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED;

  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_0_0
       (.A0(ADDRD),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(roll_over_int),
        .DPO(\gin_reg.rd_pntr_roll_over_dly_reg ),
        .DPRA0(\gfwd_mode.storage_data1_reg[0] ),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(we_int));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_32
   (pntr_roll_over_reg,
    roll_over_int,
    aclk,
    we_int,
    rom_rd_addr_int,
    storage_data1,
    ram_init_done_i,
    CO);
  output pntr_roll_over_reg;
  output roll_over_int;
  input aclk;
  input we_int;
  input rom_rd_addr_int;
  input [0:0]storage_data1;
  input ram_init_done_i;
  input [0:0]CO;

  wire [0:0]CO;
  wire aclk;
  wire pntr_roll_over_reg;
  wire ram_init_done_i;
  wire roll_over_int;
  wire rom_rd_addr_int;
  wire [0:0]storage_data1;
  wire we_int;
  wire NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED;

  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_0_0
       (.A0(rom_rd_addr_int),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(roll_over_int),
        .DPO(pntr_roll_over_reg),
        .DPRA0(storage_data1),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(we_int));
  LUT3 #(
    .INIT(8'h28)) 
    ram_reg_0_1_0_0_i_1__2
       (.I0(ram_init_done_i),
        .I1(pntr_roll_over_reg),
        .I2(CO),
        .O(roll_over_int));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_33
   (\gin_reg.rd_pntr_roll_over_dly_reg ,
    aclk,
    roll_over_int,
    we_int,
    rom_rd_addr_int,
    ADDRA);
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  input aclk;
  input roll_over_int;
  input we_int;
  input rom_rd_addr_int;
  input [0:0]ADDRA;

  wire [0:0]ADDRA;
  wire aclk;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire roll_over_int;
  wire rom_rd_addr_int;
  wire we_int;
  wire NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED;

  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_0_0
       (.A0(rom_rd_addr_int),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(roll_over_int),
        .DPO(\gin_reg.rd_pntr_roll_over_dly_reg ),
        .DPRA0(ADDRA),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(we_int));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_59
   (pntr_roll_over_reg,
    roll_over_int,
    aclk,
    we_int,
    \gfwd_mode.storage_data1_reg[0] ,
    storage_data1,
    ram_init_done_i,
    CO);
  output pntr_roll_over_reg;
  output roll_over_int;
  input aclk;
  input we_int;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;
  input [0:0]storage_data1;
  input ram_init_done_i;
  input [0:0]CO;

  wire [0:0]CO;
  wire aclk;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire pntr_roll_over_reg;
  wire ram_init_done_i;
  wire roll_over_int;
  wire [0:0]storage_data1;
  wire we_int;
  wire NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED;

  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_0_0
       (.A0(\gfwd_mode.storage_data1_reg[0] ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(roll_over_int),
        .DPO(pntr_roll_over_reg),
        .DPRA0(storage_data1),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(we_int));
  LUT3 #(
    .INIT(8'h28)) 
    ram_reg_0_1_0_0_i_1__3
       (.I0(ram_init_done_i),
        .I1(pntr_roll_over_reg),
        .I2(CO),
        .O(roll_over_int));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_60
   (\gin_reg.rd_pntr_roll_over_dly_reg ,
    aclk,
    roll_over_int,
    we_int,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.storage_data1_reg[0]_0 );
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  input aclk;
  input roll_over_int;
  input we_int;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;
  input \gfwd_mode.storage_data1_reg[0]_0 ;

  wire aclk;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire \gfwd_mode.storage_data1_reg[0]_0 ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire roll_over_int;
  wire we_int;
  wire NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED;

  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_0_0
       (.A0(\gfwd_mode.storage_data1_reg[0] ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(roll_over_int),
        .DPO(\gin_reg.rd_pntr_roll_over_dly_reg ),
        .DPRA0(\gfwd_mode.storage_data1_reg[0]_0 ),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(we_int));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_87
   (pntr_roll_over_reg,
    roll_over_int,
    aclk,
    we_int,
    rom_rd_addr_int,
    storage_data1,
    ram_init_done_i,
    CO);
  output pntr_roll_over_reg;
  output roll_over_int;
  input aclk;
  input we_int;
  input rom_rd_addr_int;
  input [0:0]storage_data1;
  input ram_init_done_i;
  input [0:0]CO;

  wire [0:0]CO;
  wire aclk;
  wire pntr_roll_over_reg;
  wire ram_init_done_i;
  wire roll_over_int;
  wire rom_rd_addr_int;
  wire [0:0]storage_data1;
  wire we_int;
  wire NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED;

  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_0_0
       (.A0(rom_rd_addr_int),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(roll_over_int),
        .DPO(pntr_roll_over_reg),
        .DPRA0(storage_data1),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(we_int));
  LUT3 #(
    .INIT(8'h28)) 
    ram_reg_0_1_0_0_i_1__4
       (.I0(ram_init_done_i),
        .I1(pntr_roll_over_reg),
        .I2(CO),
        .O(roll_over_int));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_88
   (\gin_reg.rd_pntr_roll_over_dly_reg ,
    aclk,
    roll_over_int,
    we_int,
    rom_rd_addr_int,
    \gfwd_mode.storage_data1_reg[0] );
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  input aclk;
  input roll_over_int;
  input we_int;
  input rom_rd_addr_int;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;

  wire aclk;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire roll_over_int;
  wire rom_rd_addr_int;
  wire we_int;
  wire NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED;

  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_0_0
       (.A0(rom_rd_addr_int),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(roll_over_int),
        .DPO(\gin_reg.rd_pntr_roll_over_dly_reg ),
        .DPRA0(\gfwd_mode.storage_data1_reg[0] ),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(we_int));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2
   (WR_DATA,
    sdpo_int,
    p_0_in1_in,
    S,
    DI,
    \gin_reg.wr_pntr_roll_over_dly_reg ,
    pntr_roll_over,
    \gin_reg.wr_pntr_roll_over_dly_reg_0 ,
    s_axis_tvalid_wr_in_i,
    CO,
    ram_init_done_i,
    \gfwd_mode.storage_data1_reg[45] ,
    \gfwd_mode.storage_data1_reg[45]_0 ,
    rom_rd_addr_i,
    ADDRA,
    pntr_roll_over_reg,
    aclk,
    we_int,
    ADDRD,
    \gfwd_mode.m_valid_i_reg );
  output [14:0]WR_DATA;
  output [15:0]sdpo_int;
  output [14:0]p_0_in1_in;
  output [3:0]S;
  output [3:0]DI;
  output [1:0]\gin_reg.wr_pntr_roll_over_dly_reg ;
  output pntr_roll_over;
  output [3:0]\gin_reg.wr_pntr_roll_over_dly_reg_0 ;
  input s_axis_tvalid_wr_in_i;
  input [0:0]CO;
  input ram_init_done_i;
  input \gfwd_mode.storage_data1_reg[45] ;
  input [0:0]\gfwd_mode.storage_data1_reg[45]_0 ;
  input rom_rd_addr_i;
  input [0:0]ADDRA;
  input pntr_roll_over_reg;
  input aclk;
  input we_int;
  input [0:0]ADDRD;
  input [0:0]\gfwd_mode.m_valid_i_reg ;

  wire [0:0]ADDRA;
  wire [0:0]ADDRD;
  wire [0:0]CO;
  wire [3:0]DI;
  wire [3:0]S;
  wire [14:0]WR_DATA;
  wire aclk;
  wire [0:0]\gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[45] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[45]_0 ;
  wire [1:0]\gin_reg.wr_pntr_roll_over_dly_reg ;
  wire [3:0]\gin_reg.wr_pntr_roll_over_dly_reg_0 ;
  wire [14:0]p_0_in1_in;
  wire pntr_roll_over;
  wire pntr_roll_over_reg;
  wire ram_init_done_i;
  wire ram_reg_0_1_0_5_i_10_n_0;
  wire ram_reg_0_1_0_5_i_11_n_0;
  wire ram_reg_0_1_0_5_i_12_n_0;
  wire ram_reg_0_1_0_5_i_13_n_0;
  wire ram_reg_0_1_0_5_i_14_n_0;
  wire ram_reg_0_1_0_5_i_15_n_0;
  wire ram_reg_0_1_0_5_i_16_n_0;
  wire ram_reg_0_1_0_5_i_17_n_0;
  wire ram_reg_0_1_0_5_i_7_n_0;
  wire ram_reg_0_1_0_5_i_7_n_1;
  wire ram_reg_0_1_0_5_i_7_n_2;
  wire ram_reg_0_1_0_5_i_7_n_3;
  wire ram_reg_0_1_0_5_i_8_n_0;
  wire ram_reg_0_1_0_5_i_8_n_1;
  wire ram_reg_0_1_0_5_i_8_n_2;
  wire ram_reg_0_1_0_5_i_8_n_3;
  wire ram_reg_0_1_6_11_i_10_n_0;
  wire ram_reg_0_1_6_11_i_11_n_0;
  wire ram_reg_0_1_6_11_i_7_n_0;
  wire ram_reg_0_1_6_11_i_7_n_1;
  wire ram_reg_0_1_6_11_i_7_n_2;
  wire ram_reg_0_1_6_11_i_7_n_3;
  wire ram_reg_0_1_6_11_i_8__0_n_0;
  wire ram_reg_0_1_6_11_i_9_n_0;
  wire rom_rd_addr_i;
  wire s_axis_tvalid_wr_in_i;
  wire [15:0]sdpo_int;
  wire we_int;
  wire wr_data_int_i_1_n_2;
  wire wr_data_int_i_1_n_3;
  wire wr_data_int_i_3_n_0;
  wire wr_data_int_i_4_n_0;
  wire [1:0]NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED;
  wire [3:2]NLW_wr_data_int_i_1_CO_UNCONNECTED;
  wire [3:3]NLW_wr_data_int_i_1_O_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \gin_reg.wr_pntr_roll_over_dly_i_1__1 
       (.I0(CO),
        .I1(pntr_roll_over_reg),
        .O(pntr_roll_over));
  LUT5 #(
    .INIT(32'hBABF0000)) 
    pntr_rchd_end_addr0_carry__0_i_1__1
       (.I0(sdpo_int[14]),
        .I1(ADDRA),
        .I2(ram_init_done_i),
        .I3(rom_rd_addr_i),
        .I4(sdpo_int[15]),
        .O(DI[3]));
  LUT5 #(
    .INIT(32'hFC0CA808)) 
    pntr_rchd_end_addr0_carry__0_i_2
       (.I0(sdpo_int[12]),
        .I1(rom_rd_addr_i),
        .I2(ram_init_done_i),
        .I3(ADDRA),
        .I4(sdpo_int[13]),
        .O(DI[2]));
  LUT5 #(
    .INIT(32'hFC0CA808)) 
    pntr_rchd_end_addr0_carry__0_i_3__1
       (.I0(sdpo_int[10]),
        .I1(rom_rd_addr_i),
        .I2(ram_init_done_i),
        .I3(ADDRA),
        .I4(sdpo_int[11]),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'hFC0CA808)) 
    pntr_rchd_end_addr0_carry__0_i_4__1
       (.I0(sdpo_int[8]),
        .I1(rom_rd_addr_i),
        .I2(ram_init_done_i),
        .I3(ADDRA),
        .I4(sdpo_int[9]),
        .O(DI[0]));
  LUT5 #(
    .INIT(32'h42444222)) 
    pntr_rchd_end_addr0_carry__0_i_5__1
       (.I0(sdpo_int[14]),
        .I1(sdpo_int[15]),
        .I2(ADDRA),
        .I3(ram_init_done_i),
        .I4(rom_rd_addr_i),
        .O(\gin_reg.wr_pntr_roll_over_dly_reg_0 [3]));
  LUT5 #(
    .INIT(32'h18111888)) 
    pntr_rchd_end_addr0_carry__0_i_6__1
       (.I0(sdpo_int[12]),
        .I1(sdpo_int[13]),
        .I2(ADDRA),
        .I3(ram_init_done_i),
        .I4(rom_rd_addr_i),
        .O(\gin_reg.wr_pntr_roll_over_dly_reg_0 [2]));
  LUT5 #(
    .INIT(32'h18111888)) 
    pntr_rchd_end_addr0_carry__0_i_7
       (.I0(sdpo_int[10]),
        .I1(sdpo_int[11]),
        .I2(ADDRA),
        .I3(ram_init_done_i),
        .I4(rom_rd_addr_i),
        .O(\gin_reg.wr_pntr_roll_over_dly_reg_0 [1]));
  LUT5 #(
    .INIT(32'h18111888)) 
    pntr_rchd_end_addr0_carry__0_i_8
       (.I0(sdpo_int[8]),
        .I1(sdpo_int[9]),
        .I2(ADDRA),
        .I3(ram_init_done_i),
        .I4(rom_rd_addr_i),
        .O(\gin_reg.wr_pntr_roll_over_dly_reg_0 [0]));
  LUT5 #(
    .INIT(32'hFC0CA808)) 
    pntr_rchd_end_addr0_carry_i_1__1
       (.I0(sdpo_int[6]),
        .I1(rom_rd_addr_i),
        .I2(ram_init_done_i),
        .I3(ADDRA),
        .I4(sdpo_int[7]),
        .O(\gin_reg.wr_pntr_roll_over_dly_reg [1]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_2__1
       (.I0(sdpo_int[0]),
        .I1(sdpo_int[1]),
        .O(\gin_reg.wr_pntr_roll_over_dly_reg [0]));
  LUT5 #(
    .INIT(32'h18111888)) 
    pntr_rchd_end_addr0_carry_i_3__1
       (.I0(sdpo_int[6]),
        .I1(sdpo_int[7]),
        .I2(ADDRA),
        .I3(ram_init_done_i),
        .I4(rom_rd_addr_i),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_4__1
       (.I0(sdpo_int[4]),
        .I1(sdpo_int[5]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_5
       (.I0(sdpo_int[2]),
        .I1(sdpo_int[3]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h2)) 
    pntr_rchd_end_addr0_carry_i_6
       (.I0(sdpo_int[1]),
        .I1(sdpo_int[0]),
        .O(S[0]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,ADDRA}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,ADDRA}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,ADDRA}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(WR_DATA[1:0]),
        .DIB(WR_DATA[3:2]),
        .DIC(WR_DATA[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[1:0]),
        .DOB(sdpo_int[3:2]),
        .DOC(sdpo_int[5:4]),
        .DOD(NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_10
       (.I0(sdpo_int[4]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_10_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_11
       (.I0(sdpo_int[3]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_11_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_12
       (.I0(sdpo_int[2]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_12_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_13
       (.I0(sdpo_int[1]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_13_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_14
       (.I0(sdpo_int[8]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_14_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_15
       (.I0(sdpo_int[7]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_15_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_16
       (.I0(sdpo_int[6]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_16_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_17
       (.I0(sdpo_int[5]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_17_n_0));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_0_5_i_1__3
       (.I0(p_0_in1_in[0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[1]),
        .I4(ram_init_done_i),
        .O(WR_DATA[1]));
  LUT4 #(
    .INIT(16'h1200)) 
    ram_reg_0_1_0_5_i_2__4
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(CO),
        .I2(sdpo_int[0]),
        .I3(ram_init_done_i),
        .O(WR_DATA[0]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_0_5_i_3__2
       (.I0(p_0_in1_in[2]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[3]),
        .I4(ram_init_done_i),
        .O(WR_DATA[3]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_0_5_i_4__4
       (.I0(p_0_in1_in[1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[2]),
        .I4(ram_init_done_i),
        .O(WR_DATA[2]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_0_5_i_5__3
       (.I0(p_0_in1_in[4]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[5]),
        .I4(ram_init_done_i),
        .O(WR_DATA[5]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_0_5_i_6__3
       (.I0(p_0_in1_in[3]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[4]),
        .I4(ram_init_done_i),
        .O(WR_DATA[4]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_1_0_5_i_7
       (.CI(1'b0),
        .CO({ram_reg_0_1_0_5_i_7_n_0,ram_reg_0_1_0_5_i_7_n_1,ram_reg_0_1_0_5_i_7_n_2,ram_reg_0_1_0_5_i_7_n_3}),
        .CYINIT(\gfwd_mode.storage_data1_reg[45] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in1_in[3:0]),
        .S({ram_reg_0_1_0_5_i_10_n_0,ram_reg_0_1_0_5_i_11_n_0,ram_reg_0_1_0_5_i_12_n_0,ram_reg_0_1_0_5_i_13_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_1_0_5_i_8
       (.CI(ram_reg_0_1_0_5_i_7_n_0),
        .CO({ram_reg_0_1_0_5_i_8_n_0,ram_reg_0_1_0_5_i_8_n_1,ram_reg_0_1_0_5_i_8_n_2,ram_reg_0_1_0_5_i_8_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in1_in[7:4]),
        .S({ram_reg_0_1_0_5_i_14_n_0,ram_reg_0_1_0_5_i_15_n_0,ram_reg_0_1_0_5_i_16_n_0,ram_reg_0_1_0_5_i_17_n_0}));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_12_15
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,ADDRA}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,ADDRA}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,ADDRA}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(WR_DATA[13:12]),
        .DIB({\gfwd_mode.m_valid_i_reg ,WR_DATA[14]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[13:12]),
        .DOB(sdpo_int[15:14]),
        .DOC(NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_12_15_i_1__1
       (.I0(p_0_in1_in[12]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[13]),
        .I4(ram_init_done_i),
        .O(WR_DATA[13]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_12_15_i_2__1
       (.I0(p_0_in1_in[11]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[12]),
        .I4(ram_init_done_i),
        .O(WR_DATA[12]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_12_15_i_3__1
       (.I0(p_0_in1_in[13]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[14]),
        .I4(ram_init_done_i),
        .O(WR_DATA[14]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_6_11
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,ADDRA}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,ADDRA}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,ADDRA}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(WR_DATA[7:6]),
        .DIB(WR_DATA[9:8]),
        .DIC(WR_DATA[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[7:6]),
        .DOB(sdpo_int[9:8]),
        .DOC(sdpo_int[11:10]),
        .DOD(NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_6_11_i_10
       (.I0(sdpo_int[10]),
        .I1(CO),
        .O(ram_reg_0_1_6_11_i_10_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_6_11_i_11
       (.I0(sdpo_int[9]),
        .I1(CO),
        .O(ram_reg_0_1_6_11_i_11_n_0));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_6_11_i_1__4
       (.I0(p_0_in1_in[6]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[7]),
        .I4(ram_init_done_i),
        .O(WR_DATA[7]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_6_11_i_2__4
       (.I0(p_0_in1_in[5]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[6]),
        .I4(ram_init_done_i),
        .O(WR_DATA[6]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_6_11_i_3__4
       (.I0(p_0_in1_in[8]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[9]),
        .I4(ram_init_done_i),
        .O(WR_DATA[9]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_6_11_i_4__4
       (.I0(p_0_in1_in[7]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[8]),
        .I4(ram_init_done_i),
        .O(WR_DATA[8]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_6_11_i_5__4
       (.I0(p_0_in1_in[10]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[11]),
        .I4(ram_init_done_i),
        .O(WR_DATA[11]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_6_11_i_6__4
       (.I0(p_0_in1_in[9]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[10]),
        .I4(ram_init_done_i),
        .O(WR_DATA[10]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_1_6_11_i_7
       (.CI(ram_reg_0_1_0_5_i_8_n_0),
        .CO({ram_reg_0_1_6_11_i_7_n_0,ram_reg_0_1_6_11_i_7_n_1,ram_reg_0_1_6_11_i_7_n_2,ram_reg_0_1_6_11_i_7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in1_in[11:8]),
        .S({ram_reg_0_1_6_11_i_8__0_n_0,ram_reg_0_1_6_11_i_9_n_0,ram_reg_0_1_6_11_i_10_n_0,ram_reg_0_1_6_11_i_11_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_6_11_i_8__0
       (.I0(sdpo_int[12]),
        .I1(CO),
        .O(ram_reg_0_1_6_11_i_8__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_6_11_i_9
       (.I0(sdpo_int[11]),
        .I1(CO),
        .O(ram_reg_0_1_6_11_i_9_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 wr_data_int_i_1
       (.CI(ram_reg_0_1_6_11_i_7_n_0),
        .CO({NLW_wr_data_int_i_1_CO_UNCONNECTED[3:2],wr_data_int_i_1_n_2,wr_data_int_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_wr_data_int_i_1_O_UNCONNECTED[3],p_0_in1_in[14:12]}),
        .S({1'b0,\gfwd_mode.storage_data1_reg[45]_0 ,wr_data_int_i_3_n_0,wr_data_int_i_4_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    wr_data_int_i_3
       (.I0(sdpo_int[14]),
        .I1(CO),
        .O(wr_data_int_i_3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    wr_data_int_i_4
       (.I0(sdpo_int[13]),
        .I1(CO),
        .O(wr_data_int_i_4_n_0));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_169
   (sdpo_int,
    Q_reg,
    mem_init_done_reg,
    s_axis_tid_arb_i,
    reset_addr,
    plusOp__1,
    \gfwd_rev.storage_data1_reg[0] ,
    aclk,
    we_arcnt);
  output [15:0]sdpo_int;
  output [2:0]Q_reg;
  input mem_init_done_reg;
  input s_axis_tid_arb_i;
  input reset_addr;
  input [14:0]plusOp__1;
  input [5:0]\gfwd_rev.storage_data1_reg[0] ;
  input aclk;
  input we_arcnt;

  wire [2:0]Q_reg;
  wire aclk;
  wire [5:0]\gfwd_rev.storage_data1_reg[0] ;
  wire mem_init_done_reg;
  wire [14:0]plusOp__1;
  wire ram_reg_0_1_0_5_i_3__7_n_0;
  wire reset_addr;
  wire s_axis_tid_arb_i;
  wire [15:0]sdpo_int;
  wire we_arcnt;
  wire wr_addr_arcnt;
  wire [15:1]wr_data_arcnt;
  wire [1:0]NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED;

  LUT5 #(
    .INIT(32'h4800034B)) 
    \gmux.gm[0].gm1.m1_i_1 
       (.I0(sdpo_int[0]),
        .I1(mem_init_done_reg),
        .I2(\gfwd_rev.storage_data1_reg[0] [0]),
        .I3(plusOp__1[0]),
        .I4(\gfwd_rev.storage_data1_reg[0] [1]),
        .O(Q_reg[0]));
  LUT5 #(
    .INIT(32'h84000387)) 
    \gmux.gm[3].gms.ms_i_1 
       (.I0(plusOp__1[5]),
        .I1(mem_init_done_reg),
        .I2(\gfwd_rev.storage_data1_reg[0] [2]),
        .I3(plusOp__1[6]),
        .I4(\gfwd_rev.storage_data1_reg[0] [3]),
        .O(Q_reg[1]));
  LUT5 #(
    .INIT(32'h84000387)) 
    \gmux.gm[6].gms.ms_i_1 
       (.I0(plusOp__1[11]),
        .I1(mem_init_done_reg),
        .I2(\gfwd_rev.storage_data1_reg[0] [4]),
        .I3(plusOp__1[12]),
        .I4(\gfwd_rev.storage_data1_reg[0] [5]),
        .O(Q_reg[2]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,s_axis_tid_arb_i}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,s_axis_tid_arb_i}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,s_axis_tid_arb_i}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,wr_addr_arcnt}),
        .DIA({wr_data_arcnt[1],ram_reg_0_1_0_5_i_3__7_n_0}),
        .DIB(wr_data_arcnt[3:2]),
        .DIC(wr_data_arcnt[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[1:0]),
        .DOB(sdpo_int[3:2]),
        .DOC(sdpo_int[5:4]),
        .DOD(NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_arcnt));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_5_i_2
       (.I0(mem_init_done_reg),
        .I1(plusOp__1[0]),
        .O(wr_data_arcnt[1]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_3__7
       (.I0(mem_init_done_reg),
        .I1(sdpo_int[0]),
        .O(ram_reg_0_1_0_5_i_3__7_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_5_i_4
       (.I0(mem_init_done_reg),
        .I1(plusOp__1[2]),
        .O(wr_data_arcnt[3]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_5_i_5
       (.I0(mem_init_done_reg),
        .I1(plusOp__1[1]),
        .O(wr_data_arcnt[2]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_5_i_6__1
       (.I0(mem_init_done_reg),
        .I1(plusOp__1[4]),
        .O(wr_data_arcnt[5]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_5_i_7__3
       (.I0(mem_init_done_reg),
        .I1(plusOp__1[3]),
        .O(wr_data_arcnt[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_0_5_i_8__3
       (.I0(s_axis_tid_arb_i),
        .I1(mem_init_done_reg),
        .I2(reset_addr),
        .O(wr_addr_arcnt));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_12_15
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,s_axis_tid_arb_i}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,s_axis_tid_arb_i}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,s_axis_tid_arb_i}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,wr_addr_arcnt}),
        .DIA(wr_data_arcnt[13:12]),
        .DIB(wr_data_arcnt[15:14]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[13:12]),
        .DOB(sdpo_int[15:14]),
        .DOC(NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_arcnt));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_12_15_i_1
       (.I0(mem_init_done_reg),
        .I1(plusOp__1[12]),
        .O(wr_data_arcnt[13]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_12_15_i_2
       (.I0(mem_init_done_reg),
        .I1(plusOp__1[11]),
        .O(wr_data_arcnt[12]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_12_15_i_3
       (.I0(mem_init_done_reg),
        .I1(plusOp__1[14]),
        .O(wr_data_arcnt[15]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_12_15_i_4
       (.I0(mem_init_done_reg),
        .I1(plusOp__1[13]),
        .O(wr_data_arcnt[14]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_6_11
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,s_axis_tid_arb_i}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,s_axis_tid_arb_i}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,s_axis_tid_arb_i}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,wr_addr_arcnt}),
        .DIA(wr_data_arcnt[7:6]),
        .DIB(wr_data_arcnt[9:8]),
        .DIC(wr_data_arcnt[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[7:6]),
        .DOB(sdpo_int[9:8]),
        .DOC(sdpo_int[11:10]),
        .DOD(NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_arcnt));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_6_11_i_1
       (.I0(mem_init_done_reg),
        .I1(plusOp__1[6]),
        .O(wr_data_arcnt[7]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_6_11_i_2
       (.I0(mem_init_done_reg),
        .I1(plusOp__1[5]),
        .O(wr_data_arcnt[6]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_6_11_i_3
       (.I0(mem_init_done_reg),
        .I1(plusOp__1[8]),
        .O(wr_data_arcnt[9]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_6_11_i_4
       (.I0(mem_init_done_reg),
        .I1(plusOp__1[7]),
        .O(wr_data_arcnt[8]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_6_11_i_5
       (.I0(mem_init_done_reg),
        .I1(plusOp__1[10]),
        .O(wr_data_arcnt[11]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_6_11_i_6
       (.I0(mem_init_done_reg),
        .I1(plusOp__1[9]),
        .O(wr_data_arcnt[10]));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_17
   (\gin_reg.wr_pntr_pf_dly_reg[15] ,
    aclk,
    we_int,
    WR_DATA,
    \gfwd_mode.storage_data1_reg[0] ,
    ADDRD);
  output [15:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  input aclk;
  input we_int;
  input [15:0]WR_DATA;
  input \gfwd_mode.storage_data1_reg[0] ;
  input [0:0]ADDRD;

  wire [0:0]ADDRD;
  wire [15:0]WR_DATA;
  wire aclk;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [15:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  wire we_int;
  wire [1:0]NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(WR_DATA[1:0]),
        .DIB(WR_DATA[3:2]),
        .DIC(WR_DATA[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(\gin_reg.wr_pntr_pf_dly_reg[15] [1:0]),
        .DOB(\gin_reg.wr_pntr_pf_dly_reg[15] [3:2]),
        .DOC(\gin_reg.wr_pntr_pf_dly_reg[15] [5:4]),
        .DOD(NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_12_15
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(WR_DATA[13:12]),
        .DIB(WR_DATA[15:14]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\gin_reg.wr_pntr_pf_dly_reg[15] [13:12]),
        .DOB(\gin_reg.wr_pntr_pf_dly_reg[15] [15:14]),
        .DOC(NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_6_11
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(WR_DATA[7:6]),
        .DIB(WR_DATA[9:8]),
        .DIC(WR_DATA[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(\gin_reg.wr_pntr_pf_dly_reg[15] [7:6]),
        .DOB(\gin_reg.wr_pntr_pf_dly_reg[15] [9:8]),
        .DOC(\gin_reg.wr_pntr_pf_dly_reg[15] [11:10]),
        .DOD(NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_170
   (WR_DATA,
    sdpo_int,
    mem_init_done_reg,
    aclk,
    we_bcnt,
    mem_init_done_reg_0,
    tid_fifo_dout,
    wr_addr_bcnt);
  output [0:0]WR_DATA;
  output [15:0]sdpo_int;
  input mem_init_done_reg;
  input aclk;
  input we_bcnt;
  input [14:0]mem_init_done_reg_0;
  input [0:0]tid_fifo_dout;
  input [0:0]wr_addr_bcnt;

  wire [0:0]WR_DATA;
  wire aclk;
  wire mem_init_done_reg;
  wire [14:0]mem_init_done_reg_0;
  wire [15:0]sdpo_int;
  wire [0:0]tid_fifo_dout;
  wire we_bcnt;
  wire [0:0]wr_addr_bcnt;
  wire [1:0]NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,tid_fifo_dout}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,tid_fifo_dout}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,tid_fifo_dout}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,wr_addr_bcnt}),
        .DIA({mem_init_done_reg_0[0],WR_DATA}),
        .DIB(mem_init_done_reg_0[2:1]),
        .DIC(mem_init_done_reg_0[4:3]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[1:0]),
        .DOB(sdpo_int[3:2]),
        .DOC(sdpo_int[5:4]),
        .DOD(NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_bcnt));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_3__6
       (.I0(mem_init_done_reg),
        .I1(sdpo_int[0]),
        .O(WR_DATA));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_12_15
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,tid_fifo_dout}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,tid_fifo_dout}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,tid_fifo_dout}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,wr_addr_bcnt}),
        .DIA(mem_init_done_reg_0[12:11]),
        .DIB(mem_init_done_reg_0[14:13]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[13:12]),
        .DOB(sdpo_int[15:14]),
        .DOC(NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_bcnt));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_6_11
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,tid_fifo_dout}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,tid_fifo_dout}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,tid_fifo_dout}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,wr_addr_bcnt}),
        .DIA(mem_init_done_reg_0[6:5]),
        .DIB(mem_init_done_reg_0[8:7]),
        .DIC(mem_init_done_reg_0[10:9]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[7:6]),
        .DOB(sdpo_int[9:8]),
        .DOC(sdpo_int[11:10]),
        .DOD(NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_bcnt));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_171
   (wr_addr_bcnt,
    WR_DATA,
    sdpo_int,
    tid_fifo_dout,
    mem_init_done_reg,
    reset_addr,
    O,
    \goreg_dm.dout_i_reg[0] ,
    \goreg_dm.dout_i_reg[0]_0 ,
    \goreg_dm.dout_i_reg[0]_1 ,
    aclk,
    we_bcnt,
    mem_init_done_reg_0,
    s_axis_tid_arb_i);
  output [0:0]wr_addr_bcnt;
  output [14:0]WR_DATA;
  output [15:0]sdpo_int;
  input [0:0]tid_fifo_dout;
  input mem_init_done_reg;
  input reset_addr;
  input [2:0]O;
  input [3:0]\goreg_dm.dout_i_reg[0] ;
  input [3:0]\goreg_dm.dout_i_reg[0]_0 ;
  input [3:0]\goreg_dm.dout_i_reg[0]_1 ;
  input aclk;
  input we_bcnt;
  input [0:0]mem_init_done_reg_0;
  input s_axis_tid_arb_i;

  wire [2:0]O;
  wire [14:0]WR_DATA;
  wire aclk;
  wire [3:0]\goreg_dm.dout_i_reg[0] ;
  wire [3:0]\goreg_dm.dout_i_reg[0]_0 ;
  wire [3:0]\goreg_dm.dout_i_reg[0]_1 ;
  wire mem_init_done_reg;
  wire [0:0]mem_init_done_reg_0;
  wire reset_addr;
  wire s_axis_tid_arb_i;
  wire [15:0]sdpo_int;
  wire [0:0]tid_fifo_dout;
  wire we_bcnt;
  wire [0:0]wr_addr_bcnt;
  wire [1:0]NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,s_axis_tid_arb_i}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,s_axis_tid_arb_i}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,s_axis_tid_arb_i}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,wr_addr_bcnt}),
        .DIA({WR_DATA[0],mem_init_done_reg_0}),
        .DIB(WR_DATA[2:1]),
        .DIC(WR_DATA[4:3]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[1:0]),
        .DOB(sdpo_int[3:2]),
        .DOC(sdpo_int[5:4]),
        .DOD(NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_bcnt));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_5_i_2__0
       (.I0(mem_init_done_reg),
        .I1(\goreg_dm.dout_i_reg[0]_1 [0]),
        .O(WR_DATA[0]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_5_i_4__0
       (.I0(mem_init_done_reg),
        .I1(\goreg_dm.dout_i_reg[0]_1 [2]),
        .O(WR_DATA[2]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_5_i_5__0
       (.I0(mem_init_done_reg),
        .I1(\goreg_dm.dout_i_reg[0]_1 [1]),
        .O(WR_DATA[1]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_5_i_6__2
       (.I0(mem_init_done_reg),
        .I1(\goreg_dm.dout_i_reg[0]_0 [0]),
        .O(WR_DATA[4]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_5_i_7__4
       (.I0(mem_init_done_reg),
        .I1(\goreg_dm.dout_i_reg[0]_1 [3]),
        .O(WR_DATA[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_0_5_i_8__4
       (.I0(tid_fifo_dout),
        .I1(mem_init_done_reg),
        .I2(reset_addr),
        .O(wr_addr_bcnt));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_12_15
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,s_axis_tid_arb_i}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,s_axis_tid_arb_i}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,s_axis_tid_arb_i}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,wr_addr_bcnt}),
        .DIA(WR_DATA[12:11]),
        .DIB(WR_DATA[14:13]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[13:12]),
        .DOB(sdpo_int[15:14]),
        .DOC(NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_bcnt));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_12_15_i_1__0
       (.I0(mem_init_done_reg),
        .I1(O[0]),
        .O(WR_DATA[12]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_12_15_i_2__0
       (.I0(mem_init_done_reg),
        .I1(\goreg_dm.dout_i_reg[0] [3]),
        .O(WR_DATA[11]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_12_15_i_3__0
       (.I0(mem_init_done_reg),
        .I1(O[2]),
        .O(WR_DATA[14]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_12_15_i_4__0
       (.I0(mem_init_done_reg),
        .I1(O[1]),
        .O(WR_DATA[13]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_6_11
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,s_axis_tid_arb_i}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,s_axis_tid_arb_i}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,s_axis_tid_arb_i}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,wr_addr_bcnt}),
        .DIA(WR_DATA[6:5]),
        .DIB(WR_DATA[8:7]),
        .DIC(WR_DATA[10:9]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[7:6]),
        .DOB(sdpo_int[9:8]),
        .DOC(sdpo_int[11:10]),
        .DOD(NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_bcnt));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_6_11_i_1__0
       (.I0(mem_init_done_reg),
        .I1(\goreg_dm.dout_i_reg[0]_0 [2]),
        .O(WR_DATA[6]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_6_11_i_2__0
       (.I0(mem_init_done_reg),
        .I1(\goreg_dm.dout_i_reg[0]_0 [1]),
        .O(WR_DATA[5]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_6_11_i_3__0
       (.I0(mem_init_done_reg),
        .I1(\goreg_dm.dout_i_reg[0] [0]),
        .O(WR_DATA[8]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_6_11_i_4__0
       (.I0(mem_init_done_reg),
        .I1(\goreg_dm.dout_i_reg[0]_0 [3]),
        .O(WR_DATA[7]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_6_11_i_5__0
       (.I0(mem_init_done_reg),
        .I1(\goreg_dm.dout_i_reg[0] [2]),
        .O(WR_DATA[10]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_6_11_i_6__0
       (.I0(mem_init_done_reg),
        .I1(\goreg_dm.dout_i_reg[0] [1]),
        .O(WR_DATA[9]));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_34
   (WR_DATA,
    sdpo_int,
    O,
    \gin_reg.rd_pntr_pf_dly_reg[12] ,
    \gin_reg.rd_pntr_pf_dly_reg[8] ,
    \gin_reg.rd_pntr_pf_dly_reg[4] ,
    S,
    DI,
    \gin_reg.wr_pntr_roll_over_dly_reg ,
    pntr_roll_over,
    \gin_reg.wr_pntr_roll_over_dly_reg_0 ,
    s_axis_tvalid_wr_in_i,
    CO,
    ram_init_done_i,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    rom_rd_addr_i,
    storage_data1,
    pntr_roll_over_reg,
    aclk,
    we_int,
    rom_rd_addr_int,
    \gfwd_mode.m_valid_i_reg );
  output [14:0]WR_DATA;
  output [15:0]sdpo_int;
  output [2:0]O;
  output [3:0]\gin_reg.rd_pntr_pf_dly_reg[12] ;
  output [3:0]\gin_reg.rd_pntr_pf_dly_reg[8] ;
  output [3:0]\gin_reg.rd_pntr_pf_dly_reg[4] ;
  output [3:0]S;
  output [3:0]DI;
  output [1:0]\gin_reg.wr_pntr_roll_over_dly_reg ;
  output pntr_roll_over;
  output [3:0]\gin_reg.wr_pntr_roll_over_dly_reg_0 ;
  input s_axis_tvalid_wr_in_i;
  input [0:0]CO;
  input ram_init_done_i;
  input \gfwd_mode.storage_data1_reg[0] ;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  input rom_rd_addr_i;
  input [0:0]storage_data1;
  input pntr_roll_over_reg;
  input aclk;
  input we_int;
  input rom_rd_addr_int;
  input [0:0]\gfwd_mode.m_valid_i_reg ;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [2:0]O;
  wire [3:0]S;
  wire [14:0]WR_DATA;
  wire aclk;
  wire [0:0]\gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire [3:0]\gin_reg.rd_pntr_pf_dly_reg[12] ;
  wire [3:0]\gin_reg.rd_pntr_pf_dly_reg[4] ;
  wire [3:0]\gin_reg.rd_pntr_pf_dly_reg[8] ;
  wire [1:0]\gin_reg.wr_pntr_roll_over_dly_reg ;
  wire [3:0]\gin_reg.wr_pntr_roll_over_dly_reg_0 ;
  wire pntr_roll_over;
  wire pntr_roll_over_reg;
  wire ram_init_done_i;
  wire ram_reg_0_1_0_5_i_10__0_n_0;
  wire ram_reg_0_1_0_5_i_11__0_n_0;
  wire ram_reg_0_1_0_5_i_12__0_n_0;
  wire ram_reg_0_1_0_5_i_13__0_n_0;
  wire ram_reg_0_1_0_5_i_14__0_n_0;
  wire ram_reg_0_1_0_5_i_15__0_n_0;
  wire ram_reg_0_1_0_5_i_16__0_n_0;
  wire ram_reg_0_1_0_5_i_17__0_n_0;
  wire ram_reg_0_1_0_5_i_7__0_n_0;
  wire ram_reg_0_1_0_5_i_7__0_n_1;
  wire ram_reg_0_1_0_5_i_7__0_n_2;
  wire ram_reg_0_1_0_5_i_7__0_n_3;
  wire ram_reg_0_1_0_5_i_8__0_n_0;
  wire ram_reg_0_1_0_5_i_8__0_n_1;
  wire ram_reg_0_1_0_5_i_8__0_n_2;
  wire ram_reg_0_1_0_5_i_8__0_n_3;
  wire ram_reg_0_1_6_11_i_10__0_n_0;
  wire ram_reg_0_1_6_11_i_11__0_n_0;
  wire ram_reg_0_1_6_11_i_7__0_n_0;
  wire ram_reg_0_1_6_11_i_7__0_n_1;
  wire ram_reg_0_1_6_11_i_7__0_n_2;
  wire ram_reg_0_1_6_11_i_7__0_n_3;
  wire ram_reg_0_1_6_11_i_8__1_n_0;
  wire ram_reg_0_1_6_11_i_9__0_n_0;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int;
  wire s_axis_tvalid_wr_in_i;
  wire [15:0]sdpo_int;
  wire [0:0]storage_data1;
  wire we_int;
  wire wr_data_int_i_1__0_n_2;
  wire wr_data_int_i_1__0_n_3;
  wire wr_data_int_i_3__0_n_0;
  wire wr_data_int_i_4__0_n_0;
  wire [1:0]NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED;
  wire [3:2]NLW_wr_data_int_i_1__0_CO_UNCONNECTED;
  wire [3:3]NLW_wr_data_int_i_1__0_O_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \gin_reg.wr_pntr_roll_over_dly_i_1__2 
       (.I0(CO),
        .I1(pntr_roll_over_reg),
        .O(pntr_roll_over));
  LUT5 #(
    .INIT(32'hBABF0000)) 
    pntr_rchd_end_addr0_carry__0_i_1__2
       (.I0(sdpo_int[14]),
        .I1(storage_data1),
        .I2(ram_init_done_i),
        .I3(rom_rd_addr_i),
        .I4(sdpo_int[15]),
        .O(DI[3]));
  LUT5 #(
    .INIT(32'hFC0CA808)) 
    pntr_rchd_end_addr0_carry__0_i_2__0
       (.I0(sdpo_int[12]),
        .I1(rom_rd_addr_i),
        .I2(ram_init_done_i),
        .I3(storage_data1),
        .I4(sdpo_int[13]),
        .O(DI[2]));
  LUT5 #(
    .INIT(32'hFC0CA808)) 
    pntr_rchd_end_addr0_carry__0_i_3__2
       (.I0(sdpo_int[10]),
        .I1(rom_rd_addr_i),
        .I2(ram_init_done_i),
        .I3(storage_data1),
        .I4(sdpo_int[11]),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'hFC0CA808)) 
    pntr_rchd_end_addr0_carry__0_i_4__2
       (.I0(sdpo_int[8]),
        .I1(rom_rd_addr_i),
        .I2(ram_init_done_i),
        .I3(storage_data1),
        .I4(sdpo_int[9]),
        .O(DI[0]));
  LUT5 #(
    .INIT(32'h42444222)) 
    pntr_rchd_end_addr0_carry__0_i_5__2
       (.I0(sdpo_int[14]),
        .I1(sdpo_int[15]),
        .I2(storage_data1),
        .I3(ram_init_done_i),
        .I4(rom_rd_addr_i),
        .O(\gin_reg.wr_pntr_roll_over_dly_reg_0 [3]));
  LUT5 #(
    .INIT(32'h18111888)) 
    pntr_rchd_end_addr0_carry__0_i_6__2
       (.I0(sdpo_int[12]),
        .I1(sdpo_int[13]),
        .I2(storage_data1),
        .I3(ram_init_done_i),
        .I4(rom_rd_addr_i),
        .O(\gin_reg.wr_pntr_roll_over_dly_reg_0 [2]));
  LUT5 #(
    .INIT(32'h18111888)) 
    pntr_rchd_end_addr0_carry__0_i_7__0
       (.I0(sdpo_int[10]),
        .I1(sdpo_int[11]),
        .I2(storage_data1),
        .I3(ram_init_done_i),
        .I4(rom_rd_addr_i),
        .O(\gin_reg.wr_pntr_roll_over_dly_reg_0 [1]));
  LUT5 #(
    .INIT(32'h18111888)) 
    pntr_rchd_end_addr0_carry__0_i_8__0
       (.I0(sdpo_int[8]),
        .I1(sdpo_int[9]),
        .I2(storage_data1),
        .I3(ram_init_done_i),
        .I4(rom_rd_addr_i),
        .O(\gin_reg.wr_pntr_roll_over_dly_reg_0 [0]));
  LUT5 #(
    .INIT(32'hFC0CA808)) 
    pntr_rchd_end_addr0_carry_i_1__2
       (.I0(sdpo_int[6]),
        .I1(rom_rd_addr_i),
        .I2(ram_init_done_i),
        .I3(storage_data1),
        .I4(sdpo_int[7]),
        .O(\gin_reg.wr_pntr_roll_over_dly_reg [1]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_2__2
       (.I0(sdpo_int[0]),
        .I1(sdpo_int[1]),
        .O(\gin_reg.wr_pntr_roll_over_dly_reg [0]));
  LUT5 #(
    .INIT(32'h18111888)) 
    pntr_rchd_end_addr0_carry_i_3__2
       (.I0(sdpo_int[6]),
        .I1(sdpo_int[7]),
        .I2(storage_data1),
        .I3(ram_init_done_i),
        .I4(rom_rd_addr_i),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_4__2
       (.I0(sdpo_int[4]),
        .I1(sdpo_int[5]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_5__0
       (.I0(sdpo_int[2]),
        .I1(sdpo_int[3]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h2)) 
    pntr_rchd_end_addr0_carry_i_6__0
       (.I0(sdpo_int[1]),
        .I1(sdpo_int[0]),
        .O(S[0]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA(WR_DATA[1:0]),
        .DIB(WR_DATA[3:2]),
        .DIC(WR_DATA[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[1:0]),
        .DOB(sdpo_int[3:2]),
        .DOC(sdpo_int[5:4]),
        .DOD(NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_10__0
       (.I0(sdpo_int[4]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_10__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_11__0
       (.I0(sdpo_int[3]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_11__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_12__0
       (.I0(sdpo_int[2]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_12__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_13__0
       (.I0(sdpo_int[1]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_13__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_14__0
       (.I0(sdpo_int[8]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_14__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_15__0
       (.I0(sdpo_int[7]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_15__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_16__0
       (.I0(sdpo_int[6]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_16__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_17__0
       (.I0(sdpo_int[5]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_17__0_n_0));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_0_5_i_1__4
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[4] [0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[1]),
        .I4(ram_init_done_i),
        .O(WR_DATA[1]));
  LUT4 #(
    .INIT(16'h1200)) 
    ram_reg_0_1_0_5_i_2__5
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(CO),
        .I2(sdpo_int[0]),
        .I3(ram_init_done_i),
        .O(WR_DATA[0]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_0_5_i_3__3
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[4] [2]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[3]),
        .I4(ram_init_done_i),
        .O(WR_DATA[3]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_0_5_i_4__5
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[4] [1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[2]),
        .I4(ram_init_done_i),
        .O(WR_DATA[2]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_0_5_i_5__4
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[8] [0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[5]),
        .I4(ram_init_done_i),
        .O(WR_DATA[5]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_0_5_i_6__4
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[4] [3]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[4]),
        .I4(ram_init_done_i),
        .O(WR_DATA[4]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_1_0_5_i_7__0
       (.CI(1'b0),
        .CO({ram_reg_0_1_0_5_i_7__0_n_0,ram_reg_0_1_0_5_i_7__0_n_1,ram_reg_0_1_0_5_i_7__0_n_2,ram_reg_0_1_0_5_i_7__0_n_3}),
        .CYINIT(\gfwd_mode.storage_data1_reg[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gin_reg.rd_pntr_pf_dly_reg[4] ),
        .S({ram_reg_0_1_0_5_i_10__0_n_0,ram_reg_0_1_0_5_i_11__0_n_0,ram_reg_0_1_0_5_i_12__0_n_0,ram_reg_0_1_0_5_i_13__0_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_1_0_5_i_8__0
       (.CI(ram_reg_0_1_0_5_i_7__0_n_0),
        .CO({ram_reg_0_1_0_5_i_8__0_n_0,ram_reg_0_1_0_5_i_8__0_n_1,ram_reg_0_1_0_5_i_8__0_n_2,ram_reg_0_1_0_5_i_8__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gin_reg.rd_pntr_pf_dly_reg[8] ),
        .S({ram_reg_0_1_0_5_i_14__0_n_0,ram_reg_0_1_0_5_i_15__0_n_0,ram_reg_0_1_0_5_i_16__0_n_0,ram_reg_0_1_0_5_i_17__0_n_0}));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_12_15
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA(WR_DATA[13:12]),
        .DIB({\gfwd_mode.m_valid_i_reg ,WR_DATA[14]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[13:12]),
        .DOB(sdpo_int[15:14]),
        .DOC(NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_12_15_i_1__2
       (.I0(O[0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[13]),
        .I4(ram_init_done_i),
        .O(WR_DATA[13]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_12_15_i_2__2
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[12] [3]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[12]),
        .I4(ram_init_done_i),
        .O(WR_DATA[12]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_12_15_i_3__2
       (.I0(O[1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[14]),
        .I4(ram_init_done_i),
        .O(WR_DATA[14]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_6_11
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA(WR_DATA[7:6]),
        .DIB(WR_DATA[9:8]),
        .DIC(WR_DATA[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[7:6]),
        .DOB(sdpo_int[9:8]),
        .DOC(sdpo_int[11:10]),
        .DOD(NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_6_11_i_10__0
       (.I0(sdpo_int[10]),
        .I1(CO),
        .O(ram_reg_0_1_6_11_i_10__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_6_11_i_11__0
       (.I0(sdpo_int[9]),
        .I1(CO),
        .O(ram_reg_0_1_6_11_i_11__0_n_0));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_6_11_i_1__5
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[8] [2]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[7]),
        .I4(ram_init_done_i),
        .O(WR_DATA[7]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_6_11_i_2__5
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[8] [1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[6]),
        .I4(ram_init_done_i),
        .O(WR_DATA[6]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_6_11_i_3__5
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[12] [0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[9]),
        .I4(ram_init_done_i),
        .O(WR_DATA[9]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_6_11_i_4__5
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[8] [3]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[8]),
        .I4(ram_init_done_i),
        .O(WR_DATA[8]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_6_11_i_5__5
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[12] [2]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[11]),
        .I4(ram_init_done_i),
        .O(WR_DATA[11]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_6_11_i_6__5
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[12] [1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[10]),
        .I4(ram_init_done_i),
        .O(WR_DATA[10]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_1_6_11_i_7__0
       (.CI(ram_reg_0_1_0_5_i_8__0_n_0),
        .CO({ram_reg_0_1_6_11_i_7__0_n_0,ram_reg_0_1_6_11_i_7__0_n_1,ram_reg_0_1_6_11_i_7__0_n_2,ram_reg_0_1_6_11_i_7__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gin_reg.rd_pntr_pf_dly_reg[12] ),
        .S({ram_reg_0_1_6_11_i_8__1_n_0,ram_reg_0_1_6_11_i_9__0_n_0,ram_reg_0_1_6_11_i_10__0_n_0,ram_reg_0_1_6_11_i_11__0_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_6_11_i_8__1
       (.I0(sdpo_int[12]),
        .I1(CO),
        .O(ram_reg_0_1_6_11_i_8__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_6_11_i_9__0
       (.I0(sdpo_int[11]),
        .I1(CO),
        .O(ram_reg_0_1_6_11_i_9__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 wr_data_int_i_1__0
       (.CI(ram_reg_0_1_6_11_i_7__0_n_0),
        .CO({NLW_wr_data_int_i_1__0_CO_UNCONNECTED[3:2],wr_data_int_i_1__0_n_2,wr_data_int_i_1__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_wr_data_int_i_1__0_O_UNCONNECTED[3],O}),
        .S({1'b0,\gfwd_mode.storage_data1_reg[0]_0 ,wr_data_int_i_3__0_n_0,wr_data_int_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    wr_data_int_i_3__0
       (.I0(sdpo_int[14]),
        .I1(CO),
        .O(wr_data_int_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    wr_data_int_i_4__0
       (.I0(sdpo_int[13]),
        .I1(CO),
        .O(wr_data_int_i_4__0_n_0));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_35
   (\gin_reg.rd_pntr_pf_dly_reg[15] ,
    aclk,
    we_int,
    WR_DATA,
    ADDRA,
    rom_rd_addr_int);
  output [15:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  input aclk;
  input we_int;
  input [15:0]WR_DATA;
  input [0:0]ADDRA;
  input rom_rd_addr_int;

  wire [0:0]ADDRA;
  wire [15:0]WR_DATA;
  wire aclk;
  wire [15:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  wire rom_rd_addr_int;
  wire we_int;
  wire [1:0]NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,ADDRA}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,ADDRA}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,ADDRA}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA(WR_DATA[1:0]),
        .DIB(WR_DATA[3:2]),
        .DIC(WR_DATA[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(\gin_reg.rd_pntr_pf_dly_reg[15] [1:0]),
        .DOB(\gin_reg.rd_pntr_pf_dly_reg[15] [3:2]),
        .DOC(\gin_reg.rd_pntr_pf_dly_reg[15] [5:4]),
        .DOD(NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_12_15
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,ADDRA}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,ADDRA}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,ADDRA}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA(WR_DATA[13:12]),
        .DIB(WR_DATA[15:14]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\gin_reg.rd_pntr_pf_dly_reg[15] [13:12]),
        .DOB(\gin_reg.rd_pntr_pf_dly_reg[15] [15:14]),
        .DOC(NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_6_11
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,ADDRA}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,ADDRA}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,ADDRA}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA(WR_DATA[7:6]),
        .DIB(WR_DATA[9:8]),
        .DIC(WR_DATA[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(\gin_reg.rd_pntr_pf_dly_reg[15] [7:6]),
        .DOB(\gin_reg.rd_pntr_pf_dly_reg[15] [9:8]),
        .DOC(\gin_reg.rd_pntr_pf_dly_reg[15] [11:10]),
        .DOD(NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_61
   (WR_DATA,
    sdpo_int,
    p_0_in1_in,
    S,
    DI,
    \gin_reg.wr_pntr_roll_over_dly_reg ,
    pntr_roll_over,
    \gin_reg.wr_pntr_roll_over_dly_reg_0 ,
    s_axis_tvalid_wr_in_i,
    CO,
    ram_init_done_i,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    rom_rd_addr_i,
    storage_data1,
    pntr_roll_over_reg,
    aclk,
    we_int,
    \gfwd_mode.storage_data1_reg[0]_1 ,
    \gfwd_mode.m_valid_i_reg );
  output [14:0]WR_DATA;
  output [15:0]sdpo_int;
  output [14:0]p_0_in1_in;
  output [3:0]S;
  output [3:0]DI;
  output [1:0]\gin_reg.wr_pntr_roll_over_dly_reg ;
  output pntr_roll_over;
  output [3:0]\gin_reg.wr_pntr_roll_over_dly_reg_0 ;
  input s_axis_tvalid_wr_in_i;
  input [0:0]CO;
  input ram_init_done_i;
  input \gfwd_mode.storage_data1_reg[0] ;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  input rom_rd_addr_i;
  input [0:0]storage_data1;
  input pntr_roll_over_reg;
  input aclk;
  input we_int;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  input [0:0]\gfwd_mode.m_valid_i_reg ;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [3:0]S;
  wire [14:0]WR_DATA;
  wire aclk;
  wire [0:0]\gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  wire [1:0]\gin_reg.wr_pntr_roll_over_dly_reg ;
  wire [3:0]\gin_reg.wr_pntr_roll_over_dly_reg_0 ;
  wire i__i_1_n_2;
  wire i__i_1_n_3;
  wire i__i_3_n_0;
  wire i__i_4_n_0;
  wire [14:0]p_0_in1_in;
  wire pntr_roll_over;
  wire pntr_roll_over_reg;
  wire ram_init_done_i;
  wire ram_reg_0_1_0_5_i_10__1_n_0;
  wire ram_reg_0_1_0_5_i_11__1_n_0;
  wire ram_reg_0_1_0_5_i_12__1_n_0;
  wire ram_reg_0_1_0_5_i_13__1_n_0;
  wire ram_reg_0_1_0_5_i_14__1_n_0;
  wire ram_reg_0_1_0_5_i_15__1_n_0;
  wire ram_reg_0_1_0_5_i_16__1_n_0;
  wire ram_reg_0_1_0_5_i_17__1_n_0;
  wire ram_reg_0_1_0_5_i_7__1_n_0;
  wire ram_reg_0_1_0_5_i_7__1_n_1;
  wire ram_reg_0_1_0_5_i_7__1_n_2;
  wire ram_reg_0_1_0_5_i_7__1_n_3;
  wire ram_reg_0_1_0_5_i_8__1_n_0;
  wire ram_reg_0_1_0_5_i_8__1_n_1;
  wire ram_reg_0_1_0_5_i_8__1_n_2;
  wire ram_reg_0_1_0_5_i_8__1_n_3;
  wire ram_reg_0_1_6_11_i_10__1_n_0;
  wire ram_reg_0_1_6_11_i_11__1_n_0;
  wire ram_reg_0_1_6_11_i_7__1_n_0;
  wire ram_reg_0_1_6_11_i_7__1_n_1;
  wire ram_reg_0_1_6_11_i_7__1_n_2;
  wire ram_reg_0_1_6_11_i_7__1_n_3;
  wire ram_reg_0_1_6_11_i_8__2_n_0;
  wire ram_reg_0_1_6_11_i_9__1_n_0;
  wire rom_rd_addr_i;
  wire s_axis_tvalid_wr_in_i;
  wire [15:0]sdpo_int;
  wire [0:0]storage_data1;
  wire we_int;
  wire [3:2]NLW_i__i_1_CO_UNCONNECTED;
  wire [3:3]NLW_i__i_1_O_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \gin_reg.wr_pntr_roll_over_dly_i_1__3 
       (.I0(CO),
        .I1(pntr_roll_over_reg),
        .O(pntr_roll_over));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 i__i_1
       (.CI(ram_reg_0_1_6_11_i_7__1_n_0),
        .CO({NLW_i__i_1_CO_UNCONNECTED[3:2],i__i_1_n_2,i__i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_i__i_1_O_UNCONNECTED[3],p_0_in1_in[14:12]}),
        .S({1'b0,\gfwd_mode.storage_data1_reg[0]_0 ,i__i_3_n_0,i__i_4_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    i__i_3
       (.I0(sdpo_int[14]),
        .I1(CO),
        .O(i__i_3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__i_4
       (.I0(sdpo_int[13]),
        .I1(CO),
        .O(i__i_4_n_0));
  LUT5 #(
    .INIT(32'hBABF0000)) 
    pntr_rchd_end_addr0_carry__0_i_1__3
       (.I0(sdpo_int[14]),
        .I1(storage_data1),
        .I2(ram_init_done_i),
        .I3(rom_rd_addr_i),
        .I4(sdpo_int[15]),
        .O(DI[3]));
  LUT5 #(
    .INIT(32'hFC0CA808)) 
    pntr_rchd_end_addr0_carry__0_i_2__1
       (.I0(sdpo_int[12]),
        .I1(rom_rd_addr_i),
        .I2(ram_init_done_i),
        .I3(storage_data1),
        .I4(sdpo_int[13]),
        .O(DI[2]));
  LUT5 #(
    .INIT(32'hFC0CA808)) 
    pntr_rchd_end_addr0_carry__0_i_3__3
       (.I0(sdpo_int[10]),
        .I1(rom_rd_addr_i),
        .I2(ram_init_done_i),
        .I3(storage_data1),
        .I4(sdpo_int[11]),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'hFC0CA808)) 
    pntr_rchd_end_addr0_carry__0_i_4__3
       (.I0(sdpo_int[8]),
        .I1(rom_rd_addr_i),
        .I2(ram_init_done_i),
        .I3(storage_data1),
        .I4(sdpo_int[9]),
        .O(DI[0]));
  LUT5 #(
    .INIT(32'h42444222)) 
    pntr_rchd_end_addr0_carry__0_i_5__3
       (.I0(sdpo_int[14]),
        .I1(sdpo_int[15]),
        .I2(storage_data1),
        .I3(ram_init_done_i),
        .I4(rom_rd_addr_i),
        .O(\gin_reg.wr_pntr_roll_over_dly_reg_0 [3]));
  LUT5 #(
    .INIT(32'h18111888)) 
    pntr_rchd_end_addr0_carry__0_i_6__3
       (.I0(sdpo_int[12]),
        .I1(sdpo_int[13]),
        .I2(storage_data1),
        .I3(ram_init_done_i),
        .I4(rom_rd_addr_i),
        .O(\gin_reg.wr_pntr_roll_over_dly_reg_0 [2]));
  LUT5 #(
    .INIT(32'h18111888)) 
    pntr_rchd_end_addr0_carry__0_i_7__1
       (.I0(sdpo_int[10]),
        .I1(sdpo_int[11]),
        .I2(storage_data1),
        .I3(ram_init_done_i),
        .I4(rom_rd_addr_i),
        .O(\gin_reg.wr_pntr_roll_over_dly_reg_0 [1]));
  LUT5 #(
    .INIT(32'h18111888)) 
    pntr_rchd_end_addr0_carry__0_i_8__1
       (.I0(sdpo_int[8]),
        .I1(sdpo_int[9]),
        .I2(storage_data1),
        .I3(ram_init_done_i),
        .I4(rom_rd_addr_i),
        .O(\gin_reg.wr_pntr_roll_over_dly_reg_0 [0]));
  LUT5 #(
    .INIT(32'hFC0CA808)) 
    pntr_rchd_end_addr0_carry_i_1__3
       (.I0(sdpo_int[6]),
        .I1(rom_rd_addr_i),
        .I2(ram_init_done_i),
        .I3(storage_data1),
        .I4(sdpo_int[7]),
        .O(\gin_reg.wr_pntr_roll_over_dly_reg [1]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_2__3
       (.I0(sdpo_int[0]),
        .I1(sdpo_int[1]),
        .O(\gin_reg.wr_pntr_roll_over_dly_reg [0]));
  LUT5 #(
    .INIT(32'h18111888)) 
    pntr_rchd_end_addr0_carry_i_3__3
       (.I0(sdpo_int[6]),
        .I1(sdpo_int[7]),
        .I2(storage_data1),
        .I3(ram_init_done_i),
        .I4(rom_rd_addr_i),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_4__3
       (.I0(sdpo_int[4]),
        .I1(sdpo_int[5]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_5__1
       (.I0(sdpo_int[2]),
        .I1(sdpo_int[3]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h2)) 
    pntr_rchd_end_addr0_carry_i_6__1
       (.I0(sdpo_int[1]),
        .I1(sdpo_int[0]),
        .O(S[0]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0]_1 }),
        .DIA(WR_DATA[1:0]),
        .DIB(WR_DATA[3:2]),
        .DIC(WR_DATA[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[1:0]),
        .DOB(sdpo_int[3:2]),
        .DOC(sdpo_int[5:4]),
        .DOD(NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_10__1
       (.I0(sdpo_int[4]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_10__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_11__1
       (.I0(sdpo_int[3]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_11__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_12__1
       (.I0(sdpo_int[2]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_12__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_13__1
       (.I0(sdpo_int[1]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_13__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_14__1
       (.I0(sdpo_int[8]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_14__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_15__1
       (.I0(sdpo_int[7]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_15__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_16__1
       (.I0(sdpo_int[6]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_16__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_17__1
       (.I0(sdpo_int[5]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_17__1_n_0));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_0_5_i_1__5
       (.I0(p_0_in1_in[0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[1]),
        .I4(ram_init_done_i),
        .O(WR_DATA[1]));
  LUT4 #(
    .INIT(16'h1200)) 
    ram_reg_0_1_0_5_i_2__6
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(CO),
        .I2(sdpo_int[0]),
        .I3(ram_init_done_i),
        .O(WR_DATA[0]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_0_5_i_3__4
       (.I0(p_0_in1_in[2]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[3]),
        .I4(ram_init_done_i),
        .O(WR_DATA[3]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_0_5_i_4__6
       (.I0(p_0_in1_in[1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[2]),
        .I4(ram_init_done_i),
        .O(WR_DATA[2]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_0_5_i_5__5
       (.I0(p_0_in1_in[4]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[5]),
        .I4(ram_init_done_i),
        .O(WR_DATA[5]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_0_5_i_6__5
       (.I0(p_0_in1_in[3]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[4]),
        .I4(ram_init_done_i),
        .O(WR_DATA[4]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_1_0_5_i_7__1
       (.CI(1'b0),
        .CO({ram_reg_0_1_0_5_i_7__1_n_0,ram_reg_0_1_0_5_i_7__1_n_1,ram_reg_0_1_0_5_i_7__1_n_2,ram_reg_0_1_0_5_i_7__1_n_3}),
        .CYINIT(\gfwd_mode.storage_data1_reg[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in1_in[3:0]),
        .S({ram_reg_0_1_0_5_i_10__1_n_0,ram_reg_0_1_0_5_i_11__1_n_0,ram_reg_0_1_0_5_i_12__1_n_0,ram_reg_0_1_0_5_i_13__1_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_1_0_5_i_8__1
       (.CI(ram_reg_0_1_0_5_i_7__1_n_0),
        .CO({ram_reg_0_1_0_5_i_8__1_n_0,ram_reg_0_1_0_5_i_8__1_n_1,ram_reg_0_1_0_5_i_8__1_n_2,ram_reg_0_1_0_5_i_8__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in1_in[7:4]),
        .S({ram_reg_0_1_0_5_i_14__1_n_0,ram_reg_0_1_0_5_i_15__1_n_0,ram_reg_0_1_0_5_i_16__1_n_0,ram_reg_0_1_0_5_i_17__1_n_0}));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_12_15
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0]_1 }),
        .DIA(WR_DATA[13:12]),
        .DIB({\gfwd_mode.m_valid_i_reg ,WR_DATA[14]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[13:12]),
        .DOB(sdpo_int[15:14]),
        .DOC(NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_12_15_i_1__3
       (.I0(p_0_in1_in[12]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[13]),
        .I4(ram_init_done_i),
        .O(WR_DATA[13]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_12_15_i_2__3
       (.I0(p_0_in1_in[11]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[12]),
        .I4(ram_init_done_i),
        .O(WR_DATA[12]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_12_15_i_3__3
       (.I0(p_0_in1_in[13]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[14]),
        .I4(ram_init_done_i),
        .O(WR_DATA[14]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_6_11
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0]_1 }),
        .DIA(WR_DATA[7:6]),
        .DIB(WR_DATA[9:8]),
        .DIC(WR_DATA[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[7:6]),
        .DOB(sdpo_int[9:8]),
        .DOC(sdpo_int[11:10]),
        .DOD(NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_6_11_i_10__1
       (.I0(sdpo_int[10]),
        .I1(CO),
        .O(ram_reg_0_1_6_11_i_10__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_6_11_i_11__1
       (.I0(sdpo_int[9]),
        .I1(CO),
        .O(ram_reg_0_1_6_11_i_11__1_n_0));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_6_11_i_1__6
       (.I0(p_0_in1_in[6]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[7]),
        .I4(ram_init_done_i),
        .O(WR_DATA[7]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_6_11_i_2__6
       (.I0(p_0_in1_in[5]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[6]),
        .I4(ram_init_done_i),
        .O(WR_DATA[6]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_6_11_i_3__6
       (.I0(p_0_in1_in[8]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[9]),
        .I4(ram_init_done_i),
        .O(WR_DATA[9]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_6_11_i_4__6
       (.I0(p_0_in1_in[7]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[8]),
        .I4(ram_init_done_i),
        .O(WR_DATA[8]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_6_11_i_5__6
       (.I0(p_0_in1_in[10]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[11]),
        .I4(ram_init_done_i),
        .O(WR_DATA[11]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_6_11_i_6__6
       (.I0(p_0_in1_in[9]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[10]),
        .I4(ram_init_done_i),
        .O(WR_DATA[10]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_1_6_11_i_7__1
       (.CI(ram_reg_0_1_0_5_i_8__1_n_0),
        .CO({ram_reg_0_1_6_11_i_7__1_n_0,ram_reg_0_1_6_11_i_7__1_n_1,ram_reg_0_1_6_11_i_7__1_n_2,ram_reg_0_1_6_11_i_7__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in1_in[11:8]),
        .S({ram_reg_0_1_6_11_i_8__2_n_0,ram_reg_0_1_6_11_i_9__1_n_0,ram_reg_0_1_6_11_i_10__1_n_0,ram_reg_0_1_6_11_i_11__1_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_6_11_i_8__2
       (.I0(sdpo_int[12]),
        .I1(CO),
        .O(ram_reg_0_1_6_11_i_8__2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_6_11_i_9__1
       (.I0(sdpo_int[11]),
        .I1(CO),
        .O(ram_reg_0_1_6_11_i_9__1_n_0));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_62
   (\gin_reg.wr_pntr_pf_dly_reg[15] ,
    aclk,
    we_int,
    WR_DATA,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.storage_data1_reg[0]_0 );
  output [15:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  input aclk;
  input we_int;
  input [15:0]WR_DATA;
  input \gfwd_mode.storage_data1_reg[0] ;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;

  wire [15:0]WR_DATA;
  wire aclk;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire [15:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  wire we_int;
  wire [1:0]NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0]_0 }),
        .DIA(WR_DATA[1:0]),
        .DIB(WR_DATA[3:2]),
        .DIC(WR_DATA[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(\gin_reg.wr_pntr_pf_dly_reg[15] [1:0]),
        .DOB(\gin_reg.wr_pntr_pf_dly_reg[15] [3:2]),
        .DOC(\gin_reg.wr_pntr_pf_dly_reg[15] [5:4]),
        .DOD(NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_12_15
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0]_0 }),
        .DIA(WR_DATA[13:12]),
        .DIB(WR_DATA[15:14]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\gin_reg.wr_pntr_pf_dly_reg[15] [13:12]),
        .DOB(\gin_reg.wr_pntr_pf_dly_reg[15] [15:14]),
        .DOC(NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_6_11
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0]_0 }),
        .DIA(WR_DATA[7:6]),
        .DIB(WR_DATA[9:8]),
        .DIC(WR_DATA[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(\gin_reg.wr_pntr_pf_dly_reg[15] [7:6]),
        .DOB(\gin_reg.wr_pntr_pf_dly_reg[15] [9:8]),
        .DOC(\gin_reg.wr_pntr_pf_dly_reg[15] [11:10]),
        .DOD(NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_89
   (WR_DATA,
    sdpo_int,
    O,
    \gin_reg.rd_pntr_pf_dly_reg[12] ,
    \gin_reg.rd_pntr_pf_dly_reg[8] ,
    \gin_reg.rd_pntr_pf_dly_reg[4] ,
    S,
    DI,
    \gin_reg.wr_pntr_roll_over_dly_reg ,
    pntr_roll_over,
    \gin_reg.wr_pntr_roll_over_dly_reg_0 ,
    s_axis_tvalid_wr_in_i,
    CO,
    ram_init_done_i,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    rom_rd_addr_i,
    storage_data1,
    pntr_roll_over_reg,
    aclk,
    we_int,
    rom_rd_addr_int,
    \gfwd_mode.m_valid_i_reg );
  output [14:0]WR_DATA;
  output [15:0]sdpo_int;
  output [2:0]O;
  output [3:0]\gin_reg.rd_pntr_pf_dly_reg[12] ;
  output [3:0]\gin_reg.rd_pntr_pf_dly_reg[8] ;
  output [3:0]\gin_reg.rd_pntr_pf_dly_reg[4] ;
  output [3:0]S;
  output [3:0]DI;
  output [1:0]\gin_reg.wr_pntr_roll_over_dly_reg ;
  output pntr_roll_over;
  output [3:0]\gin_reg.wr_pntr_roll_over_dly_reg_0 ;
  input s_axis_tvalid_wr_in_i;
  input [0:0]CO;
  input ram_init_done_i;
  input \gfwd_mode.storage_data1_reg[0] ;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  input rom_rd_addr_i;
  input [0:0]storage_data1;
  input pntr_roll_over_reg;
  input aclk;
  input we_int;
  input rom_rd_addr_int;
  input [0:0]\gfwd_mode.m_valid_i_reg ;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [2:0]O;
  wire [3:0]S;
  wire [14:0]WR_DATA;
  wire aclk;
  wire [0:0]\gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire [3:0]\gin_reg.rd_pntr_pf_dly_reg[12] ;
  wire [3:0]\gin_reg.rd_pntr_pf_dly_reg[4] ;
  wire [3:0]\gin_reg.rd_pntr_pf_dly_reg[8] ;
  wire [1:0]\gin_reg.wr_pntr_roll_over_dly_reg ;
  wire [3:0]\gin_reg.wr_pntr_roll_over_dly_reg_0 ;
  wire i__i_1__0_n_2;
  wire i__i_1__0_n_3;
  wire i__i_3__0_n_0;
  wire i__i_4__0_n_0;
  wire pntr_roll_over;
  wire pntr_roll_over_reg;
  wire ram_init_done_i;
  wire ram_reg_0_1_0_5_i_10__2_n_0;
  wire ram_reg_0_1_0_5_i_11__2_n_0;
  wire ram_reg_0_1_0_5_i_12__2_n_0;
  wire ram_reg_0_1_0_5_i_13__2_n_0;
  wire ram_reg_0_1_0_5_i_14__2_n_0;
  wire ram_reg_0_1_0_5_i_15__2_n_0;
  wire ram_reg_0_1_0_5_i_16__2_n_0;
  wire ram_reg_0_1_0_5_i_17__2_n_0;
  wire ram_reg_0_1_0_5_i_7__2_n_0;
  wire ram_reg_0_1_0_5_i_7__2_n_1;
  wire ram_reg_0_1_0_5_i_7__2_n_2;
  wire ram_reg_0_1_0_5_i_7__2_n_3;
  wire ram_reg_0_1_0_5_i_8__2_n_0;
  wire ram_reg_0_1_0_5_i_8__2_n_1;
  wire ram_reg_0_1_0_5_i_8__2_n_2;
  wire ram_reg_0_1_0_5_i_8__2_n_3;
  wire ram_reg_0_1_6_11_i_10__2_n_0;
  wire ram_reg_0_1_6_11_i_11__2_n_0;
  wire ram_reg_0_1_6_11_i_7__2_n_0;
  wire ram_reg_0_1_6_11_i_7__2_n_1;
  wire ram_reg_0_1_6_11_i_7__2_n_2;
  wire ram_reg_0_1_6_11_i_7__2_n_3;
  wire ram_reg_0_1_6_11_i_8__3_n_0;
  wire ram_reg_0_1_6_11_i_9__2_n_0;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int;
  wire s_axis_tvalid_wr_in_i;
  wire [15:0]sdpo_int;
  wire [0:0]storage_data1;
  wire we_int;
  wire [3:2]NLW_i__i_1__0_CO_UNCONNECTED;
  wire [3:3]NLW_i__i_1__0_O_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \gin_reg.wr_pntr_roll_over_dly_i_1__4 
       (.I0(CO),
        .I1(pntr_roll_over_reg),
        .O(pntr_roll_over));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 i__i_1__0
       (.CI(ram_reg_0_1_6_11_i_7__2_n_0),
        .CO({NLW_i__i_1__0_CO_UNCONNECTED[3:2],i__i_1__0_n_2,i__i_1__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_i__i_1__0_O_UNCONNECTED[3],O}),
        .S({1'b0,\gfwd_mode.storage_data1_reg[0]_0 ,i__i_3__0_n_0,i__i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    i__i_3__0
       (.I0(sdpo_int[14]),
        .I1(CO),
        .O(i__i_3__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__i_4__0
       (.I0(sdpo_int[13]),
        .I1(CO),
        .O(i__i_4__0_n_0));
  LUT5 #(
    .INIT(32'hBABF0000)) 
    pntr_rchd_end_addr0_carry__0_i_1__4
       (.I0(sdpo_int[14]),
        .I1(storage_data1),
        .I2(ram_init_done_i),
        .I3(rom_rd_addr_i),
        .I4(sdpo_int[15]),
        .O(DI[3]));
  LUT5 #(
    .INIT(32'hFC0CA808)) 
    pntr_rchd_end_addr0_carry__0_i_2__2
       (.I0(sdpo_int[12]),
        .I1(rom_rd_addr_i),
        .I2(ram_init_done_i),
        .I3(storage_data1),
        .I4(sdpo_int[13]),
        .O(DI[2]));
  LUT5 #(
    .INIT(32'hFC0CA808)) 
    pntr_rchd_end_addr0_carry__0_i_3__4
       (.I0(sdpo_int[10]),
        .I1(rom_rd_addr_i),
        .I2(ram_init_done_i),
        .I3(storage_data1),
        .I4(sdpo_int[11]),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'hFC0CA808)) 
    pntr_rchd_end_addr0_carry__0_i_4__4
       (.I0(sdpo_int[8]),
        .I1(rom_rd_addr_i),
        .I2(ram_init_done_i),
        .I3(storage_data1),
        .I4(sdpo_int[9]),
        .O(DI[0]));
  LUT5 #(
    .INIT(32'h42444222)) 
    pntr_rchd_end_addr0_carry__0_i_5__4
       (.I0(sdpo_int[14]),
        .I1(sdpo_int[15]),
        .I2(storage_data1),
        .I3(ram_init_done_i),
        .I4(rom_rd_addr_i),
        .O(\gin_reg.wr_pntr_roll_over_dly_reg_0 [3]));
  LUT5 #(
    .INIT(32'h18111888)) 
    pntr_rchd_end_addr0_carry__0_i_6__4
       (.I0(sdpo_int[12]),
        .I1(sdpo_int[13]),
        .I2(storage_data1),
        .I3(ram_init_done_i),
        .I4(rom_rd_addr_i),
        .O(\gin_reg.wr_pntr_roll_over_dly_reg_0 [2]));
  LUT5 #(
    .INIT(32'h18111888)) 
    pntr_rchd_end_addr0_carry__0_i_7__2
       (.I0(sdpo_int[10]),
        .I1(sdpo_int[11]),
        .I2(storage_data1),
        .I3(ram_init_done_i),
        .I4(rom_rd_addr_i),
        .O(\gin_reg.wr_pntr_roll_over_dly_reg_0 [1]));
  LUT5 #(
    .INIT(32'h18111888)) 
    pntr_rchd_end_addr0_carry__0_i_8__2
       (.I0(sdpo_int[8]),
        .I1(sdpo_int[9]),
        .I2(storage_data1),
        .I3(ram_init_done_i),
        .I4(rom_rd_addr_i),
        .O(\gin_reg.wr_pntr_roll_over_dly_reg_0 [0]));
  LUT5 #(
    .INIT(32'hFC0CA808)) 
    pntr_rchd_end_addr0_carry_i_1__4
       (.I0(sdpo_int[6]),
        .I1(rom_rd_addr_i),
        .I2(ram_init_done_i),
        .I3(storage_data1),
        .I4(sdpo_int[7]),
        .O(\gin_reg.wr_pntr_roll_over_dly_reg [1]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_2__4
       (.I0(sdpo_int[0]),
        .I1(sdpo_int[1]),
        .O(\gin_reg.wr_pntr_roll_over_dly_reg [0]));
  LUT5 #(
    .INIT(32'h18111888)) 
    pntr_rchd_end_addr0_carry_i_3__4
       (.I0(sdpo_int[6]),
        .I1(sdpo_int[7]),
        .I2(storage_data1),
        .I3(ram_init_done_i),
        .I4(rom_rd_addr_i),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_4__4
       (.I0(sdpo_int[4]),
        .I1(sdpo_int[5]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_5__2
       (.I0(sdpo_int[2]),
        .I1(sdpo_int[3]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h2)) 
    pntr_rchd_end_addr0_carry_i_6__2
       (.I0(sdpo_int[1]),
        .I1(sdpo_int[0]),
        .O(S[0]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA(WR_DATA[1:0]),
        .DIB(WR_DATA[3:2]),
        .DIC(WR_DATA[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[1:0]),
        .DOB(sdpo_int[3:2]),
        .DOC(sdpo_int[5:4]),
        .DOD(NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_10__2
       (.I0(sdpo_int[4]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_10__2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_11__2
       (.I0(sdpo_int[3]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_11__2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_12__2
       (.I0(sdpo_int[2]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_12__2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_13__2
       (.I0(sdpo_int[1]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_13__2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_14__2
       (.I0(sdpo_int[8]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_14__2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_15__2
       (.I0(sdpo_int[7]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_15__2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_16__2
       (.I0(sdpo_int[6]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_16__2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_17__2
       (.I0(sdpo_int[5]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_17__2_n_0));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_0_5_i_1__6
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[4] [0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[1]),
        .I4(ram_init_done_i),
        .O(WR_DATA[1]));
  LUT4 #(
    .INIT(16'h1200)) 
    ram_reg_0_1_0_5_i_2__7
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(CO),
        .I2(sdpo_int[0]),
        .I3(ram_init_done_i),
        .O(WR_DATA[0]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_0_5_i_3__5
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[4] [2]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[3]),
        .I4(ram_init_done_i),
        .O(WR_DATA[3]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_0_5_i_4__7
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[4] [1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[2]),
        .I4(ram_init_done_i),
        .O(WR_DATA[2]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_0_5_i_5__6
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[8] [0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[5]),
        .I4(ram_init_done_i),
        .O(WR_DATA[5]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_0_5_i_6__6
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[4] [3]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[4]),
        .I4(ram_init_done_i),
        .O(WR_DATA[4]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_1_0_5_i_7__2
       (.CI(1'b0),
        .CO({ram_reg_0_1_0_5_i_7__2_n_0,ram_reg_0_1_0_5_i_7__2_n_1,ram_reg_0_1_0_5_i_7__2_n_2,ram_reg_0_1_0_5_i_7__2_n_3}),
        .CYINIT(\gfwd_mode.storage_data1_reg[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gin_reg.rd_pntr_pf_dly_reg[4] ),
        .S({ram_reg_0_1_0_5_i_10__2_n_0,ram_reg_0_1_0_5_i_11__2_n_0,ram_reg_0_1_0_5_i_12__2_n_0,ram_reg_0_1_0_5_i_13__2_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_1_0_5_i_8__2
       (.CI(ram_reg_0_1_0_5_i_7__2_n_0),
        .CO({ram_reg_0_1_0_5_i_8__2_n_0,ram_reg_0_1_0_5_i_8__2_n_1,ram_reg_0_1_0_5_i_8__2_n_2,ram_reg_0_1_0_5_i_8__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gin_reg.rd_pntr_pf_dly_reg[8] ),
        .S({ram_reg_0_1_0_5_i_14__2_n_0,ram_reg_0_1_0_5_i_15__2_n_0,ram_reg_0_1_0_5_i_16__2_n_0,ram_reg_0_1_0_5_i_17__2_n_0}));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_12_15
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA(WR_DATA[13:12]),
        .DIB({\gfwd_mode.m_valid_i_reg ,WR_DATA[14]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[13:12]),
        .DOB(sdpo_int[15:14]),
        .DOC(NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_12_15_i_1__4
       (.I0(O[0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[13]),
        .I4(ram_init_done_i),
        .O(WR_DATA[13]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_12_15_i_2__4
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[12] [3]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[12]),
        .I4(ram_init_done_i),
        .O(WR_DATA[12]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_12_15_i_3__4
       (.I0(O[1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[14]),
        .I4(ram_init_done_i),
        .O(WR_DATA[14]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_6_11
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA(WR_DATA[7:6]),
        .DIB(WR_DATA[9:8]),
        .DIC(WR_DATA[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[7:6]),
        .DOB(sdpo_int[9:8]),
        .DOC(sdpo_int[11:10]),
        .DOD(NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_6_11_i_10__2
       (.I0(sdpo_int[10]),
        .I1(CO),
        .O(ram_reg_0_1_6_11_i_10__2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_6_11_i_11__2
       (.I0(sdpo_int[9]),
        .I1(CO),
        .O(ram_reg_0_1_6_11_i_11__2_n_0));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_6_11_i_1__7
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[8] [2]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[7]),
        .I4(ram_init_done_i),
        .O(WR_DATA[7]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_6_11_i_2__7
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[8] [1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[6]),
        .I4(ram_init_done_i),
        .O(WR_DATA[6]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_6_11_i_3__7
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[12] [0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[9]),
        .I4(ram_init_done_i),
        .O(WR_DATA[9]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_6_11_i_4__7
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[8] [3]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[8]),
        .I4(ram_init_done_i),
        .O(WR_DATA[8]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_6_11_i_5__7
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[12] [2]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[11]),
        .I4(ram_init_done_i),
        .O(WR_DATA[11]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_6_11_i_6__7
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[12] [1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[10]),
        .I4(ram_init_done_i),
        .O(WR_DATA[10]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_1_6_11_i_7__2
       (.CI(ram_reg_0_1_0_5_i_8__2_n_0),
        .CO({ram_reg_0_1_6_11_i_7__2_n_0,ram_reg_0_1_6_11_i_7__2_n_1,ram_reg_0_1_6_11_i_7__2_n_2,ram_reg_0_1_6_11_i_7__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gin_reg.rd_pntr_pf_dly_reg[12] ),
        .S({ram_reg_0_1_6_11_i_8__3_n_0,ram_reg_0_1_6_11_i_9__2_n_0,ram_reg_0_1_6_11_i_10__2_n_0,ram_reg_0_1_6_11_i_11__2_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_6_11_i_8__3
       (.I0(sdpo_int[12]),
        .I1(CO),
        .O(ram_reg_0_1_6_11_i_8__3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_6_11_i_9__2
       (.I0(sdpo_int[11]),
        .I1(CO),
        .O(ram_reg_0_1_6_11_i_9__2_n_0));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_90
   (\gin_reg.rd_pntr_pf_dly_reg[15] ,
    aclk,
    we_int,
    WR_DATA,
    \gfwd_mode.storage_data1_reg[0] ,
    rom_rd_addr_int);
  output [15:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  input aclk;
  input we_int;
  input [15:0]WR_DATA;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;
  input rom_rd_addr_int;

  wire [15:0]WR_DATA;
  wire aclk;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire [15:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  wire rom_rd_addr_int;
  wire we_int;
  wire [1:0]NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA(WR_DATA[1:0]),
        .DIB(WR_DATA[3:2]),
        .DIC(WR_DATA[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(\gin_reg.rd_pntr_pf_dly_reg[15] [1:0]),
        .DOB(\gin_reg.rd_pntr_pf_dly_reg[15] [3:2]),
        .DOC(\gin_reg.rd_pntr_pf_dly_reg[15] [5:4]),
        .DOD(NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_12_15
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA(WR_DATA[13:12]),
        .DIB(WR_DATA[15:14]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\gin_reg.rd_pntr_pf_dly_reg[15] [13:12]),
        .DOB(\gin_reg.rd_pntr_pf_dly_reg[15] [15:14]),
        .DOC(NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_6_11
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA(WR_DATA[7:6]),
        .DIB(WR_DATA[9:8]),
        .DIC(WR_DATA[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(\gin_reg.rd_pntr_pf_dly_reg[15] [7:6]),
        .DOB(\gin_reg.rd_pntr_pf_dly_reg[15] [9:8]),
        .DOC(\gin_reg.rd_pntr_pf_dly_reg[15] [11:10]),
        .DOD(NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
endmodule

module design_1_axi_vfifo_ctrl_0_0_sdpram_top
   (ram_init_done_i_reg_0,
    \gin_reg.wr_pntr_pf_dly_reg[13] ,
    \gstage1.q_dly_reg[31] ,
    \gin_reg.rd_pntr_roll_over_dly_reg ,
    DI,
    \gfwd_mode.storage_data1_reg[65] ,
    S,
    \gfwd_mode.storage_data1_reg[66] ,
    \gfwd_mode.storage_data1_reg[66]_0 ,
    ADDRD,
    rom_rd_addr_int,
    \gin_reg.wr_pntr_pf_dly_reg[13]_0 ,
    rom_rd_addr_int_0,
    \gfwd_mode.storage_data1_reg[66]_1 ,
    pntr_roll_over,
    \gfwd_mode.storage_data1_reg[66]_2 ,
    D_0,
    rom_rd_addr_int_1,
    \gfwd_mode.storage_data1_reg[66]_3 ,
    \gfwd_mode.storage_data1_reg[66]_4 ,
    \gin_reg.wr_pntr_pf_dly_reg[15] ,
    \gstage1.q_dly_reg[31]_0 ,
    Q,
    aclk,
    we_int,
    D,
    storage_data1,
    CO,
    s_axis_tvalid_wr_in_i,
    O,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    \gfwd_mode.storage_data1_reg[0]_1 ,
    \gfwd_mode.storage_data1_reg[0]_2 ,
    \gfwd_mode.storage_data1_reg[0]_3 ,
    \gfwd_mode.storage_data1_reg[0]_4 ,
    ADDRA,
    sdp_rd_addr_in_i_1,
    \gfwd_mode.storage_data1_reg[0]_5 ,
    sdp_rd_addr_in_i_2,
    \gfwd_mode.storage_data1_reg[0]_6 ,
    sdpo_int,
    \gfwd_mode.storage_data1_reg[45] );
  output ram_init_done_i_reg_0;
  output \gin_reg.wr_pntr_pf_dly_reg[13] ;
  output \gstage1.q_dly_reg[31] ;
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  output [1:0]DI;
  output [32:0]\gfwd_mode.storage_data1_reg[65] ;
  output [3:0]S;
  output [2:0]\gfwd_mode.storage_data1_reg[66] ;
  output [3:0]\gfwd_mode.storage_data1_reg[66]_0 ;
  output [0:0]ADDRD;
  output rom_rd_addr_int;
  output [0:0]\gin_reg.wr_pntr_pf_dly_reg[13]_0 ;
  output rom_rd_addr_int_0;
  output [3:0]\gfwd_mode.storage_data1_reg[66]_1 ;
  output pntr_roll_over;
  output [3:0]\gfwd_mode.storage_data1_reg[66]_2 ;
  output [0:0]D_0;
  output rom_rd_addr_int_1;
  output [0:0]\gfwd_mode.storage_data1_reg[66]_3 ;
  output [2:0]\gfwd_mode.storage_data1_reg[66]_4 ;
  output [0:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  output [31:0]\gstage1.q_dly_reg[31]_0 ;
  input [0:0]Q;
  input aclk;
  input we_int;
  input [0:0]D;
  input [0:0]storage_data1;
  input [0:0]CO;
  input s_axis_tvalid_wr_in_i;
  input [3:0]O;
  input [3:0]\gfwd_mode.storage_data1_reg[0] ;
  input [3:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  input [3:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  input [3:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  input [3:0]\gfwd_mode.storage_data1_reg[0]_3 ;
  input [3:0]\gfwd_mode.storage_data1_reg[0]_4 ;
  input [0:0]ADDRA;
  input sdp_rd_addr_in_i_1;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_5 ;
  input sdp_rd_addr_in_i_2;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_6 ;
  input [0:0]sdpo_int;
  input [0:0]\gfwd_mode.storage_data1_reg[45] ;

  wire [0:0]ADDRA;
  wire [0:0]ADDRD;
  wire [0:0]CO;
  wire [0:0]D;
  wire [1:0]DI;
  wire [0:0]D_0;
  wire [3:0]O;
  wire [0:0]Q;
  wire [3:0]S;
  wire [31:24]WR_DATA;
  wire aclk;
  wire [3:0]\gfwd_mode.storage_data1_reg[0] ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0]_3 ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0]_4 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_5 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_6 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[45] ;
  wire [32:0]\gfwd_mode.storage_data1_reg[65] ;
  wire [2:0]\gfwd_mode.storage_data1_reg[66] ;
  wire [3:0]\gfwd_mode.storage_data1_reg[66]_0 ;
  wire [3:0]\gfwd_mode.storage_data1_reg[66]_1 ;
  wire [3:0]\gfwd_mode.storage_data1_reg[66]_2 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[66]_3 ;
  wire [2:0]\gfwd_mode.storage_data1_reg[66]_4 ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire \gin_reg.wr_pntr_pf_dly_reg[13] ;
  wire [0:0]\gin_reg.wr_pntr_pf_dly_reg[13]_0 ;
  wire [0:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  wire \gstage1.q_dly_reg[31] ;
  wire [31:0]\gstage1.q_dly_reg[31]_0 ;
  wire pntr_roll_over;
  wire ram_init_done_i_i_1_n_0;
  wire ram_init_done_i_reg_0;
  wire ram_init_done_i_rep_i_1_n_0;
  wire roll_over_int;
  wire rom_rd_addr_int;
  wire rom_rd_addr_int_0;
  wire rom_rd_addr_int_1;
  wire rom_rd_addr_int_2;
  wire s_axis_tvalid_wr_in_i;
  wire sdp_rd_addr_in_i_1;
  wire sdp_rd_addr_in_i_2;
  wire [0:0]sdpo_int;
  wire sdpram_inst1_n_40;
  wire sdpram_inst1_n_41;
  wire sdpram_inst1_n_42;
  wire sdpram_inst1_n_43;
  wire sdpram_inst1_n_44;
  wire sdpram_inst1_n_45;
  wire sdpram_inst1_n_47;
  wire sdpram_inst1_n_48;
  wire sdpram_inst1_n_49;
  wire sdpram_inst1_n_50;
  wire sdpram_inst1_n_51;
  wire sdpram_inst1_n_52;
  wire sdpram_inst1_n_53;
  wire sdpram_inst1_n_54;
  wire sdpram_inst1_n_55;
  wire sdpram_inst1_n_56;
  wire sdpram_inst1_n_57;
  wire sdpram_inst1_n_58;
  wire sdpram_inst1_n_59;
  wire sdpram_inst1_n_60;
  wire sdpram_inst1_n_61;
  wire sdpram_inst1_n_62;
  wire sdpram_inst1_n_63;
  wire sdpram_inst1_n_64;
  wire sdpram_inst1_n_65;
  wire sdpram_inst1_n_66;
  wire sdpram_inst1_n_67;
  wire sdpram_inst1_n_68;
  wire [0:0]storage_data1;
  wire we_int;

  FDRE #(
    .INIT(1'b0)) 
    \init_addr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(ram_init_done_i_reg_0),
        .R(Q));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \mcf_inst/mcf_dfl_wr_inst/wr_data_int_i_2 
       (.I0(ADDRA),
        .I1(\gin_reg.wr_pntr_pf_dly_reg[13] ),
        .I2(ram_init_done_i_reg_0),
        .I3(sdpo_int),
        .I4(\gfwd_mode.storage_data1_reg[45] ),
        .O(\gin_reg.wr_pntr_pf_dly_reg[15] ));
  LUT2 #(
    .INIT(4'h2)) 
    ram_init_done_i_i_1
       (.I0(ram_init_done_i_reg_0),
        .I1(Q),
        .O(ram_init_done_i_i_1_n_0));
  (* ORIG_CELL_NAME = "ram_init_done_i_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    ram_init_done_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_init_done_i_i_1_n_0),
        .Q(\gin_reg.wr_pntr_pf_dly_reg[13] ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ram_init_done_i_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    ram_init_done_i_reg_rep
       (.C(aclk),
        .CE(1'b1),
        .D(ram_init_done_i_rep_i_1_n_0),
        .Q(\gstage1.q_dly_reg[31] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_init_done_i_rep_i_1
       (.I0(ram_init_done_i_reg_0),
        .I1(Q),
        .O(ram_init_done_i_rep_i_1_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_0_0_i_3__0
       (.I0(ADDRA),
        .I1(\gin_reg.wr_pntr_pf_dly_reg[13] ),
        .I2(ram_init_done_i_reg_0),
        .O(ADDRD));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_0_0_i_3__1
       (.I0(sdp_rd_addr_in_i_1),
        .I1(\gin_reg.wr_pntr_pf_dly_reg[13] ),
        .I2(ram_init_done_i_reg_0),
        .O(rom_rd_addr_int));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_0_0_i_3__2
       (.I0(\gfwd_mode.storage_data1_reg[0]_5 ),
        .I1(\gin_reg.wr_pntr_pf_dly_reg[13] ),
        .I2(ram_init_done_i_reg_0),
        .O(\gin_reg.wr_pntr_pf_dly_reg[13]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_0_0_i_3__3
       (.I0(sdp_rd_addr_in_i_2),
        .I1(\gin_reg.wr_pntr_pf_dly_reg[13] ),
        .I2(ram_init_done_i_reg_0),
        .O(rom_rd_addr_int_0));
  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_109 sdp_rover_inst1
       (.ADDRD(rom_rd_addr_int_2),
        .CO(CO),
        .D(D),
        .aclk(aclk),
        .pntr_roll_over(pntr_roll_over),
        .ram_init_done_i_reg_rep(\gstage1.q_dly_reg[31] ),
        .roll_over_int(roll_over_int),
        .we_int(we_int));
  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_110 sdp_rover_inst2
       (.ADDRD(rom_rd_addr_int_2),
        .aclk(aclk),
        .\gin_reg.rd_pntr_roll_over_dly_reg (\gin_reg.rd_pntr_roll_over_dly_reg ),
        .roll_over_int(roll_over_int),
        .storage_data1(storage_data1),
        .we_int(we_int));
  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0 sdpram_inst1
       (.ADDRD(rom_rd_addr_int_2),
        .CO(CO),
        .D(D),
        .DI(DI),
        .D_0(D_0),
        .O(O),
        .S(S),
        .WR_DATA({WR_DATA[31],sdpram_inst1_n_40,sdpram_inst1_n_41,sdpram_inst1_n_42,sdpram_inst1_n_43,sdpram_inst1_n_44,sdpram_inst1_n_45,WR_DATA[24],sdpram_inst1_n_47,sdpram_inst1_n_48,sdpram_inst1_n_49,sdpram_inst1_n_50,sdpram_inst1_n_51,sdpram_inst1_n_52,sdpram_inst1_n_53,sdpram_inst1_n_54,sdpram_inst1_n_55,sdpram_inst1_n_56,sdpram_inst1_n_57,sdpram_inst1_n_58,sdpram_inst1_n_59,sdpram_inst1_n_60,sdpram_inst1_n_61,sdpram_inst1_n_62,sdpram_inst1_n_63,sdpram_inst1_n_64,sdpram_inst1_n_65,sdpram_inst1_n_66,sdpram_inst1_n_67,sdpram_inst1_n_68}),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_0 ),
        .\gfwd_mode.storage_data1_reg[0]_1 (\gfwd_mode.storage_data1_reg[0]_1 ),
        .\gfwd_mode.storage_data1_reg[0]_2 (\gfwd_mode.storage_data1_reg[0]_2 ),
        .\gfwd_mode.storage_data1_reg[0]_3 (\gfwd_mode.storage_data1_reg[0]_3 ),
        .\gfwd_mode.storage_data1_reg[0]_4 (\gfwd_mode.storage_data1_reg[0]_4 ),
        .\gfwd_mode.storage_data1_reg[0]_5 (\gfwd_mode.storage_data1_reg[0]_6 ),
        .\gfwd_mode.storage_data1_reg[65] (\gfwd_mode.storage_data1_reg[65] [32]),
        .\gfwd_mode.storage_data1_reg[66] (\gfwd_mode.storage_data1_reg[66] ),
        .\gfwd_mode.storage_data1_reg[66]_0 (\gfwd_mode.storage_data1_reg[66]_0 ),
        .\gfwd_mode.storage_data1_reg[66]_1 (\gfwd_mode.storage_data1_reg[66]_1 ),
        .\gfwd_mode.storage_data1_reg[66]_2 (\gfwd_mode.storage_data1_reg[66]_2 ),
        .\gfwd_mode.storage_data1_reg[66]_3 (\gfwd_mode.storage_data1_reg[66]_3 ),
        .\gfwd_mode.storage_data1_reg[66]_4 (\gfwd_mode.storage_data1_reg[66]_4 ),
        .\init_addr_reg[0] (ram_init_done_i_reg_0),
        .ram_init_done_i_reg_rep(\gstage1.q_dly_reg[31] ),
        .rom_rd_addr_int_1(rom_rd_addr_int_1),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int(\gfwd_mode.storage_data1_reg[65] [31:0]),
        .storage_data1(storage_data1),
        .we_int(we_int));
  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_111 sdpram_inst2
       (.ADDRD(rom_rd_addr_int_2),
        .D(D),
        .WR_DATA({WR_DATA[31],sdpram_inst1_n_40,sdpram_inst1_n_41,sdpram_inst1_n_42,sdpram_inst1_n_43,sdpram_inst1_n_44,sdpram_inst1_n_45,WR_DATA[24],sdpram_inst1_n_47,sdpram_inst1_n_48,sdpram_inst1_n_49,sdpram_inst1_n_50,sdpram_inst1_n_51,sdpram_inst1_n_52,sdpram_inst1_n_53,sdpram_inst1_n_54,sdpram_inst1_n_55,sdpram_inst1_n_56,sdpram_inst1_n_57,sdpram_inst1_n_58,sdpram_inst1_n_59,sdpram_inst1_n_60,sdpram_inst1_n_61,sdpram_inst1_n_62,sdpram_inst1_n_63,sdpram_inst1_n_64,sdpram_inst1_n_65,sdpram_inst1_n_66,sdpram_inst1_n_67,sdpram_inst1_n_68}),
        .aclk(aclk),
        .\gstage1.q_dly_reg[31] (\gstage1.q_dly_reg[31]_0 ),
        .\init_addr_reg[0] (ram_init_done_i_reg_0),
        .ram_init_done_i_reg_rep(\gstage1.q_dly_reg[31] ),
        .storage_data1(storage_data1),
        .we_int(we_int));
endmodule

(* ORIG_REF_NAME = "sdpram_top" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram_top_131
   (\gin_reg.rd_pntr_roll_over_dly_reg ,
    DI,
    sdpo_int,
    S,
    \gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[7]_0 ,
    \gstage1.q_dly_reg[7]_1 ,
    pntr_roll_over,
    \gstage1.q_dly_reg[7]_2 ,
    \gstage1.q_dly_reg[7]_3 ,
    \gstage1.q_dly_reg[7]_4 ,
    \gstage1.q_dly_reg[7]_5 ,
    \gin_reg.rd_pntr_pf_dly_reg[12] ,
    aclk,
    we_int,
    rom_rd_addr_int,
    \gfwd_mode.storage_data1_reg[0] ,
    D,
    ram_init_done_i_reg_rep,
    \init_addr_reg[0] ,
    CO,
    s_axis_tvalid_wr_in_i,
    O,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    \gfwd_mode.storage_data1_reg[0]_1 ,
    \gfwd_mode.storage_data1_reg[0]_2 ,
    \gfwd_mode.storage_data1_reg[0]_3 ,
    \gfwd_mode.storage_data1_reg[0]_4 ,
    \gfwd_mode.storage_data1_reg[0]_5 ,
    WR_DATA);
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  output [1:0]DI;
  output [29:0]sdpo_int;
  output [3:0]S;
  output [2:0]\gstage1.q_dly_reg[7] ;
  output [3:0]\gstage1.q_dly_reg[7]_0 ;
  output [3:0]\gstage1.q_dly_reg[7]_1 ;
  output pntr_roll_over;
  output [3:0]\gstage1.q_dly_reg[7]_2 ;
  output [0:0]\gstage1.q_dly_reg[7]_3 ;
  output [2:0]\gstage1.q_dly_reg[7]_4 ;
  output [4:0]\gstage1.q_dly_reg[7]_5 ;
  output [12:0]\gin_reg.rd_pntr_pf_dly_reg[12] ;
  input aclk;
  input we_int;
  input rom_rd_addr_int;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;
  input [0:0]D;
  input ram_init_done_i_reg_rep;
  input \init_addr_reg[0] ;
  input [0:0]CO;
  input s_axis_tvalid_wr_in_i;
  input [3:0]O;
  input [3:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  input [3:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  input [3:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  input [3:0]\gfwd_mode.storage_data1_reg[0]_3 ;
  input [2:0]\gfwd_mode.storage_data1_reg[0]_4 ;
  input [3:0]\gfwd_mode.storage_data1_reg[0]_5 ;
  input [1:0]WR_DATA;

  wire [0:0]CO;
  wire [0:0]D;
  wire [1:0]DI;
  wire [3:0]O;
  wire [3:0]S;
  wire [1:0]WR_DATA;
  wire aclk;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0]_3 ;
  wire [2:0]\gfwd_mode.storage_data1_reg[0]_4 ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0]_5 ;
  wire [12:0]\gin_reg.rd_pntr_pf_dly_reg[12] ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire [2:0]\gstage1.q_dly_reg[7] ;
  wire [3:0]\gstage1.q_dly_reg[7]_0 ;
  wire [3:0]\gstage1.q_dly_reg[7]_1 ;
  wire [3:0]\gstage1.q_dly_reg[7]_2 ;
  wire [0:0]\gstage1.q_dly_reg[7]_3 ;
  wire [2:0]\gstage1.q_dly_reg[7]_4 ;
  wire [4:0]\gstage1.q_dly_reg[7]_5 ;
  wire \init_addr_reg[0] ;
  wire pntr_roll_over;
  wire ram_init_done_i_reg_rep;
  wire roll_over_int;
  wire rom_rd_addr_int;
  wire s_axis_tvalid_wr_in_i;
  wire [29:0]sdpo_int;
  wire sdpram_inst1_n_36;
  wire sdpram_inst1_n_37;
  wire sdpram_inst1_n_38;
  wire sdpram_inst1_n_39;
  wire sdpram_inst1_n_40;
  wire sdpram_inst1_n_41;
  wire sdpram_inst1_n_42;
  wire sdpram_inst1_n_43;
  wire sdpram_inst1_n_44;
  wire sdpram_inst1_n_45;
  wire sdpram_inst1_n_46;
  wire sdpram_inst1_n_47;
  wire sdpram_inst1_n_48;
  wire sdpram_inst1_n_49;
  wire sdpram_inst1_n_50;
  wire sdpram_inst1_n_51;
  wire sdpram_inst1_n_52;
  wire we_int;

  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_132 sdp_rover_inst1
       (.CO(CO),
        .D(D),
        .aclk(aclk),
        .pntr_roll_over(pntr_roll_over),
        .ram_init_done_i_reg_rep(ram_init_done_i_reg_rep),
        .roll_over_int(roll_over_int),
        .rom_rd_addr_int(rom_rd_addr_int),
        .we_int(we_int));
  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_133 sdp_rover_inst2
       (.aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gin_reg.rd_pntr_roll_over_dly_reg (\gin_reg.rd_pntr_roll_over_dly_reg ),
        .roll_over_int(roll_over_int),
        .rom_rd_addr_int(rom_rd_addr_int),
        .we_int(we_int));
  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_134 sdpram_inst1
       (.CO(CO),
        .D(D),
        .DI(DI),
        .O(O),
        .S(S),
        .WR_DATA({sdpram_inst1_n_36,sdpram_inst1_n_37,sdpram_inst1_n_38,sdpram_inst1_n_39,sdpram_inst1_n_40,sdpram_inst1_n_41,sdpram_inst1_n_42,sdpram_inst1_n_43,sdpram_inst1_n_44,sdpram_inst1_n_45,sdpram_inst1_n_46,sdpram_inst1_n_47,sdpram_inst1_n_48,sdpram_inst1_n_49,sdpram_inst1_n_50,sdpram_inst1_n_51,sdpram_inst1_n_52}),
        .aclk(aclk),
        .\gfwd_mode.m_valid_i_reg (WR_DATA),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0]_0 ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_1 ),
        .\gfwd_mode.storage_data1_reg[0]_1 (\gfwd_mode.storage_data1_reg[0]_2 ),
        .\gfwd_mode.storage_data1_reg[0]_2 (\gfwd_mode.storage_data1_reg[0]_3 ),
        .\gfwd_mode.storage_data1_reg[0]_3 (\gfwd_mode.storage_data1_reg[0]_4 ),
        .\gfwd_mode.storage_data1_reg[0]_4 (\gfwd_mode.storage_data1_reg[0]_5 ),
        .\gstage1.q_dly_reg[7] (\gstage1.q_dly_reg[7] ),
        .\gstage1.q_dly_reg[7]_0 (\gstage1.q_dly_reg[7]_0 ),
        .\gstage1.q_dly_reg[7]_1 (\gstage1.q_dly_reg[7]_1 ),
        .\gstage1.q_dly_reg[7]_2 (\gstage1.q_dly_reg[7]_2 ),
        .\gstage1.q_dly_reg[7]_3 (\gstage1.q_dly_reg[7]_3 ),
        .\gstage1.q_dly_reg[7]_4 (\gstage1.q_dly_reg[7]_4 ),
        .\gstage1.q_dly_reg[7]_5 (\gstage1.q_dly_reg[7]_5 ),
        .\init_addr_reg[0] (\init_addr_reg[0] ),
        .ram_init_done_i_reg_rep(ram_init_done_i_reg_rep),
        .rom_rd_addr_int(rom_rd_addr_int),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int(sdpo_int),
        .we_int(we_int));
  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_135 sdpram_inst2
       (.WR_DATA({sdpram_inst1_n_36,sdpram_inst1_n_37,sdpram_inst1_n_38,sdpram_inst1_n_39,sdpram_inst1_n_40,WR_DATA[0],sdpram_inst1_n_41,sdpram_inst1_n_42,sdpram_inst1_n_43,sdpram_inst1_n_44,sdpram_inst1_n_45,sdpram_inst1_n_46,sdpram_inst1_n_47,sdpram_inst1_n_48,sdpram_inst1_n_49,sdpram_inst1_n_50,sdpram_inst1_n_51,sdpram_inst1_n_52}),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gin_reg.rd_pntr_pf_dly_reg[12] (\gin_reg.rd_pntr_pf_dly_reg[12] ),
        .rom_rd_addr_int(rom_rd_addr_int),
        .we_int(we_int));
endmodule

(* ORIG_REF_NAME = "sdpram_top" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0
   (\gin_reg.rd_pntr_roll_over_dly_reg ,
    sdpo_int,
    p_0_in1_in,
    S,
    DI,
    \gin_reg.wr_pntr_roll_over_dly_reg ,
    pntr_roll_over,
    \gin_reg.wr_pntr_roll_over_dly_reg_0 ,
    \gin_reg.wr_pntr_pf_dly_reg[15] ,
    aclk,
    we_int,
    ADDRD,
    ADDRA,
    \gfwd_mode.storage_data1_reg[0] ,
    CO,
    s_axis_tvalid_wr_in_i,
    ram_init_done_i,
    \gfwd_mode.storage_data1_reg[45] ,
    \gfwd_mode.storage_data1_reg[45]_0 ,
    rom_rd_addr_i);
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  output [15:0]sdpo_int;
  output [14:0]p_0_in1_in;
  output [3:0]S;
  output [3:0]DI;
  output [1:0]\gin_reg.wr_pntr_roll_over_dly_reg ;
  output pntr_roll_over;
  output [3:0]\gin_reg.wr_pntr_roll_over_dly_reg_0 ;
  output [15:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  input aclk;
  input we_int;
  input [0:0]ADDRD;
  input [0:0]ADDRA;
  input \gfwd_mode.storage_data1_reg[0] ;
  input [0:0]CO;
  input s_axis_tvalid_wr_in_i;
  input ram_init_done_i;
  input \gfwd_mode.storage_data1_reg[45] ;
  input [0:0]\gfwd_mode.storage_data1_reg[45]_0 ;
  input rom_rd_addr_i;

  wire [0:0]ADDRA;
  wire [0:0]ADDRD;
  wire [0:0]CO;
  wire [3:0]DI;
  wire [3:0]S;
  wire [15:15]WR_DATA_0;
  wire aclk;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire \gfwd_mode.storage_data1_reg[45] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[45]_0 ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire [15:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  wire [1:0]\gin_reg.wr_pntr_roll_over_dly_reg ;
  wire [3:0]\gin_reg.wr_pntr_roll_over_dly_reg_0 ;
  wire [14:0]p_0_in1_in;
  wire pntr_roll_over;
  wire pntr_roll_over_reg;
  wire ram_init_done_i;
  wire roll_over_int;
  wire rom_rd_addr_i;
  wire s_axis_tvalid_wr_in_i;
  wire [15:0]sdpo_int;
  wire sdpram_inst1_n_0;
  wire sdpram_inst1_n_1;
  wire sdpram_inst1_n_10;
  wire sdpram_inst1_n_11;
  wire sdpram_inst1_n_12;
  wire sdpram_inst1_n_13;
  wire sdpram_inst1_n_14;
  wire sdpram_inst1_n_2;
  wire sdpram_inst1_n_3;
  wire sdpram_inst1_n_4;
  wire sdpram_inst1_n_5;
  wire sdpram_inst1_n_6;
  wire sdpram_inst1_n_7;
  wire sdpram_inst1_n_8;
  wire sdpram_inst1_n_9;
  wire we_int;

  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1 sdp_rover_inst1
       (.ADDRA(ADDRA),
        .ADDRD(ADDRD),
        .CO(CO),
        .aclk(aclk),
        .pntr_roll_over_reg(pntr_roll_over_reg),
        .ram_init_done_i(ram_init_done_i),
        .roll_over_int(roll_over_int),
        .we_int(we_int));
  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_16 sdp_rover_inst2
       (.ADDRD(ADDRD),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gin_reg.rd_pntr_roll_over_dly_reg (\gin_reg.rd_pntr_roll_over_dly_reg ),
        .roll_over_int(roll_over_int),
        .we_int(we_int));
  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2 sdpram_inst1
       (.ADDRA(ADDRA),
        .ADDRD(ADDRD),
        .CO(CO),
        .DI(DI),
        .S(S),
        .WR_DATA({sdpram_inst1_n_0,sdpram_inst1_n_1,sdpram_inst1_n_2,sdpram_inst1_n_3,sdpram_inst1_n_4,sdpram_inst1_n_5,sdpram_inst1_n_6,sdpram_inst1_n_7,sdpram_inst1_n_8,sdpram_inst1_n_9,sdpram_inst1_n_10,sdpram_inst1_n_11,sdpram_inst1_n_12,sdpram_inst1_n_13,sdpram_inst1_n_14}),
        .aclk(aclk),
        .\gfwd_mode.m_valid_i_reg (WR_DATA_0),
        .\gfwd_mode.storage_data1_reg[45] (\gfwd_mode.storage_data1_reg[45] ),
        .\gfwd_mode.storage_data1_reg[45]_0 (\gfwd_mode.storage_data1_reg[45]_0 ),
        .\gin_reg.wr_pntr_roll_over_dly_reg (\gin_reg.wr_pntr_roll_over_dly_reg ),
        .\gin_reg.wr_pntr_roll_over_dly_reg_0 (\gin_reg.wr_pntr_roll_over_dly_reg_0 ),
        .p_0_in1_in(p_0_in1_in),
        .pntr_roll_over(pntr_roll_over),
        .pntr_roll_over_reg(pntr_roll_over_reg),
        .ram_init_done_i(ram_init_done_i),
        .rom_rd_addr_i(rom_rd_addr_i),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int(sdpo_int),
        .we_int(we_int));
  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_17 sdpram_inst2
       (.ADDRD(ADDRD),
        .WR_DATA({WR_DATA_0,sdpram_inst1_n_0,sdpram_inst1_n_1,sdpram_inst1_n_2,sdpram_inst1_n_3,sdpram_inst1_n_4,sdpram_inst1_n_5,sdpram_inst1_n_6,sdpram_inst1_n_7,sdpram_inst1_n_8,sdpram_inst1_n_9,sdpram_inst1_n_10,sdpram_inst1_n_11,sdpram_inst1_n_12,sdpram_inst1_n_13,sdpram_inst1_n_14}),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gin_reg.wr_pntr_pf_dly_reg[15] (\gin_reg.wr_pntr_pf_dly_reg[15] ),
        .we_int(we_int));
  LUT6 #(
    .INIT(64'hFECE3202FFFF0000)) 
    wr_data_int
       (.I0(sdpo_int[15]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[14]),
        .I4(ADDRD),
        .I5(ram_init_done_i),
        .O(WR_DATA_0));
endmodule

(* ORIG_REF_NAME = "sdpram_top" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_31
   (\gin_reg.rd_pntr_roll_over_dly_reg ,
    sdpo_int,
    O,
    \gin_reg.rd_pntr_pf_dly_reg[12] ,
    \gin_reg.rd_pntr_pf_dly_reg[8] ,
    \gin_reg.rd_pntr_pf_dly_reg[4] ,
    S,
    DI,
    \gin_reg.wr_pntr_roll_over_dly_reg ,
    pntr_roll_over,
    \gin_reg.wr_pntr_roll_over_dly_reg_0 ,
    \gin_reg.rd_pntr_pf_dly_reg[15] ,
    aclk,
    we_int,
    rom_rd_addr_int,
    ADDRA,
    storage_data1,
    CO,
    s_axis_tvalid_wr_in_i,
    ram_init_done_i,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    rom_rd_addr_i);
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  output [15:0]sdpo_int;
  output [2:0]O;
  output [3:0]\gin_reg.rd_pntr_pf_dly_reg[12] ;
  output [3:0]\gin_reg.rd_pntr_pf_dly_reg[8] ;
  output [3:0]\gin_reg.rd_pntr_pf_dly_reg[4] ;
  output [3:0]S;
  output [3:0]DI;
  output [1:0]\gin_reg.wr_pntr_roll_over_dly_reg ;
  output pntr_roll_over;
  output [3:0]\gin_reg.wr_pntr_roll_over_dly_reg_0 ;
  output [15:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  input aclk;
  input we_int;
  input rom_rd_addr_int;
  input [0:0]ADDRA;
  input [0:0]storage_data1;
  input [0:0]CO;
  input s_axis_tvalid_wr_in_i;
  input ram_init_done_i;
  input \gfwd_mode.storage_data1_reg[0] ;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  input rom_rd_addr_i;

  wire [0:0]ADDRA;
  wire [0:0]CO;
  wire [3:0]DI;
  wire [2:0]O;
  wire [3:0]S;
  wire aclk;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire [3:0]\gin_reg.rd_pntr_pf_dly_reg[12] ;
  wire [15:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  wire [3:0]\gin_reg.rd_pntr_pf_dly_reg[4] ;
  wire [3:0]\gin_reg.rd_pntr_pf_dly_reg[8] ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire [1:0]\gin_reg.wr_pntr_roll_over_dly_reg ;
  wire [3:0]\gin_reg.wr_pntr_roll_over_dly_reg_0 ;
  wire pntr_roll_over;
  wire pntr_roll_over_reg;
  wire ram_init_done_i;
  wire roll_over_int;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int;
  wire s_axis_tvalid_wr_in_i;
  wire [15:0]sdpo_int;
  wire sdpram_inst1_n_0;
  wire sdpram_inst1_n_1;
  wire sdpram_inst1_n_10;
  wire sdpram_inst1_n_11;
  wire sdpram_inst1_n_12;
  wire sdpram_inst1_n_13;
  wire sdpram_inst1_n_14;
  wire sdpram_inst1_n_2;
  wire sdpram_inst1_n_3;
  wire sdpram_inst1_n_4;
  wire sdpram_inst1_n_5;
  wire sdpram_inst1_n_6;
  wire sdpram_inst1_n_7;
  wire sdpram_inst1_n_8;
  wire sdpram_inst1_n_9;
  wire [0:0]storage_data1;
  wire we_int;
  wire wr_data_int_n_0;

  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_32 sdp_rover_inst1
       (.CO(CO),
        .aclk(aclk),
        .pntr_roll_over_reg(pntr_roll_over_reg),
        .ram_init_done_i(ram_init_done_i),
        .roll_over_int(roll_over_int),
        .rom_rd_addr_int(rom_rd_addr_int),
        .storage_data1(storage_data1),
        .we_int(we_int));
  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_33 sdp_rover_inst2
       (.ADDRA(ADDRA),
        .aclk(aclk),
        .\gin_reg.rd_pntr_roll_over_dly_reg (\gin_reg.rd_pntr_roll_over_dly_reg ),
        .roll_over_int(roll_over_int),
        .rom_rd_addr_int(rom_rd_addr_int),
        .we_int(we_int));
  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_34 sdpram_inst1
       (.CO(CO),
        .DI(DI),
        .O(O),
        .S(S),
        .WR_DATA({sdpram_inst1_n_0,sdpram_inst1_n_1,sdpram_inst1_n_2,sdpram_inst1_n_3,sdpram_inst1_n_4,sdpram_inst1_n_5,sdpram_inst1_n_6,sdpram_inst1_n_7,sdpram_inst1_n_8,sdpram_inst1_n_9,sdpram_inst1_n_10,sdpram_inst1_n_11,sdpram_inst1_n_12,sdpram_inst1_n_13,sdpram_inst1_n_14}),
        .aclk(aclk),
        .\gfwd_mode.m_valid_i_reg (wr_data_int_n_0),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_0 ),
        .\gin_reg.rd_pntr_pf_dly_reg[12] (\gin_reg.rd_pntr_pf_dly_reg[12] ),
        .\gin_reg.rd_pntr_pf_dly_reg[4] (\gin_reg.rd_pntr_pf_dly_reg[4] ),
        .\gin_reg.rd_pntr_pf_dly_reg[8] (\gin_reg.rd_pntr_pf_dly_reg[8] ),
        .\gin_reg.wr_pntr_roll_over_dly_reg (\gin_reg.wr_pntr_roll_over_dly_reg ),
        .\gin_reg.wr_pntr_roll_over_dly_reg_0 (\gin_reg.wr_pntr_roll_over_dly_reg_0 ),
        .pntr_roll_over(pntr_roll_over),
        .pntr_roll_over_reg(pntr_roll_over_reg),
        .ram_init_done_i(ram_init_done_i),
        .rom_rd_addr_i(rom_rd_addr_i),
        .rom_rd_addr_int(rom_rd_addr_int),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int(sdpo_int),
        .storage_data1(storage_data1),
        .we_int(we_int));
  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_35 sdpram_inst2
       (.ADDRA(ADDRA),
        .WR_DATA({wr_data_int_n_0,sdpram_inst1_n_0,sdpram_inst1_n_1,sdpram_inst1_n_2,sdpram_inst1_n_3,sdpram_inst1_n_4,sdpram_inst1_n_5,sdpram_inst1_n_6,sdpram_inst1_n_7,sdpram_inst1_n_8,sdpram_inst1_n_9,sdpram_inst1_n_10,sdpram_inst1_n_11,sdpram_inst1_n_12,sdpram_inst1_n_13,sdpram_inst1_n_14}),
        .aclk(aclk),
        .\gin_reg.rd_pntr_pf_dly_reg[15] (\gin_reg.rd_pntr_pf_dly_reg[15] ),
        .rom_rd_addr_int(rom_rd_addr_int),
        .we_int(we_int));
  LUT6 #(
    .INIT(64'hFECE3202FFFF0000)) 
    wr_data_int
       (.I0(sdpo_int[15]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(O[2]),
        .I4(rom_rd_addr_int),
        .I5(ram_init_done_i),
        .O(wr_data_int_n_0));
endmodule

(* ORIG_REF_NAME = "sdpram_top" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_58
   (\gin_reg.rd_pntr_roll_over_dly_reg ,
    sdpo_int,
    p_0_in1_in,
    S,
    DI,
    \gin_reg.wr_pntr_roll_over_dly_reg ,
    pntr_roll_over,
    \gin_reg.wr_pntr_roll_over_dly_reg_0 ,
    \gin_reg.wr_pntr_pf_dly_reg[15] ,
    aclk,
    we_int,
    \gfwd_mode.storage_data1_reg[0] ,
    storage_data1,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    CO,
    s_axis_tvalid_wr_in_i,
    ram_init_done_i,
    \gfwd_mode.storage_data1_reg[0]_1 ,
    \gfwd_mode.storage_data1_reg[0]_2 ,
    rom_rd_addr_i);
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  output [15:0]sdpo_int;
  output [14:0]p_0_in1_in;
  output [3:0]S;
  output [3:0]DI;
  output [1:0]\gin_reg.wr_pntr_roll_over_dly_reg ;
  output pntr_roll_over;
  output [3:0]\gin_reg.wr_pntr_roll_over_dly_reg_0 ;
  output [15:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  input aclk;
  input we_int;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;
  input [0:0]storage_data1;
  input \gfwd_mode.storage_data1_reg[0]_0 ;
  input [0:0]CO;
  input s_axis_tvalid_wr_in_i;
  input ram_init_done_i;
  input \gfwd_mode.storage_data1_reg[0]_1 ;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  input rom_rd_addr_i;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [3:0]S;
  wire [15:15]WR_DATA;
  wire aclk;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire \gfwd_mode.storage_data1_reg[0]_0 ;
  wire \gfwd_mode.storage_data1_reg[0]_1 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire [15:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  wire [1:0]\gin_reg.wr_pntr_roll_over_dly_reg ;
  wire [3:0]\gin_reg.wr_pntr_roll_over_dly_reg_0 ;
  wire [14:0]p_0_in1_in;
  wire pntr_roll_over;
  wire pntr_roll_over_reg;
  wire ram_init_done_i;
  wire roll_over_int;
  wire rom_rd_addr_i;
  wire s_axis_tvalid_wr_in_i;
  wire [15:0]sdpo_int;
  wire sdpram_inst1_n_0;
  wire sdpram_inst1_n_1;
  wire sdpram_inst1_n_10;
  wire sdpram_inst1_n_11;
  wire sdpram_inst1_n_12;
  wire sdpram_inst1_n_13;
  wire sdpram_inst1_n_14;
  wire sdpram_inst1_n_2;
  wire sdpram_inst1_n_3;
  wire sdpram_inst1_n_4;
  wire sdpram_inst1_n_5;
  wire sdpram_inst1_n_6;
  wire sdpram_inst1_n_7;
  wire sdpram_inst1_n_8;
  wire sdpram_inst1_n_9;
  wire [0:0]storage_data1;
  wire we_int;

  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_59 sdp_rover_inst1
       (.CO(CO),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .pntr_roll_over_reg(pntr_roll_over_reg),
        .ram_init_done_i(ram_init_done_i),
        .roll_over_int(roll_over_int),
        .storage_data1(storage_data1),
        .we_int(we_int));
  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_60 sdp_rover_inst2
       (.aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_0 ),
        .\gin_reg.rd_pntr_roll_over_dly_reg (\gin_reg.rd_pntr_roll_over_dly_reg ),
        .roll_over_int(roll_over_int),
        .we_int(we_int));
  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_61 sdpram_inst1
       (.CO(CO),
        .DI(DI),
        .S(S),
        .WR_DATA({sdpram_inst1_n_0,sdpram_inst1_n_1,sdpram_inst1_n_2,sdpram_inst1_n_3,sdpram_inst1_n_4,sdpram_inst1_n_5,sdpram_inst1_n_6,sdpram_inst1_n_7,sdpram_inst1_n_8,sdpram_inst1_n_9,sdpram_inst1_n_10,sdpram_inst1_n_11,sdpram_inst1_n_12,sdpram_inst1_n_13,sdpram_inst1_n_14}),
        .aclk(aclk),
        .\gfwd_mode.m_valid_i_reg (WR_DATA),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0]_1 ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_2 ),
        .\gfwd_mode.storage_data1_reg[0]_1 (\gfwd_mode.storage_data1_reg[0] ),
        .\gin_reg.wr_pntr_roll_over_dly_reg (\gin_reg.wr_pntr_roll_over_dly_reg ),
        .\gin_reg.wr_pntr_roll_over_dly_reg_0 (\gin_reg.wr_pntr_roll_over_dly_reg_0 ),
        .p_0_in1_in(p_0_in1_in),
        .pntr_roll_over(pntr_roll_over),
        .pntr_roll_over_reg(pntr_roll_over_reg),
        .ram_init_done_i(ram_init_done_i),
        .rom_rd_addr_i(rom_rd_addr_i),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int(sdpo_int),
        .storage_data1(storage_data1),
        .we_int(we_int));
  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_62 sdpram_inst2
       (.WR_DATA({WR_DATA,sdpram_inst1_n_0,sdpram_inst1_n_1,sdpram_inst1_n_2,sdpram_inst1_n_3,sdpram_inst1_n_4,sdpram_inst1_n_5,sdpram_inst1_n_6,sdpram_inst1_n_7,sdpram_inst1_n_8,sdpram_inst1_n_9,sdpram_inst1_n_10,sdpram_inst1_n_11,sdpram_inst1_n_12,sdpram_inst1_n_13,sdpram_inst1_n_14}),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0]_0 ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0] ),
        .\gin_reg.wr_pntr_pf_dly_reg[15] (\gin_reg.wr_pntr_pf_dly_reg[15] ),
        .we_int(we_int));
  LUT6 #(
    .INIT(64'hFECE3202FFFF0000)) 
    \wr_data_int_inferred__0/i_ 
       (.I0(sdpo_int[15]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[14]),
        .I4(\gfwd_mode.storage_data1_reg[0] ),
        .I5(ram_init_done_i),
        .O(WR_DATA));
endmodule

(* ORIG_REF_NAME = "sdpram_top" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_86
   (\gin_reg.rd_pntr_roll_over_dly_reg ,
    sdpo_int,
    O,
    \gin_reg.rd_pntr_pf_dly_reg[12] ,
    \gin_reg.rd_pntr_pf_dly_reg[8] ,
    \gin_reg.rd_pntr_pf_dly_reg[4] ,
    S,
    DI,
    \gin_reg.wr_pntr_roll_over_dly_reg ,
    pntr_roll_over,
    \gin_reg.wr_pntr_roll_over_dly_reg_0 ,
    \gin_reg.rd_pntr_pf_dly_reg[15] ,
    aclk,
    we_int,
    rom_rd_addr_int,
    \gfwd_mode.storage_data1_reg[0] ,
    storage_data1,
    CO,
    s_axis_tvalid_wr_in_i,
    ram_init_done_i,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    \gfwd_mode.storage_data1_reg[0]_1 ,
    rom_rd_addr_i);
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  output [15:0]sdpo_int;
  output [2:0]O;
  output [3:0]\gin_reg.rd_pntr_pf_dly_reg[12] ;
  output [3:0]\gin_reg.rd_pntr_pf_dly_reg[8] ;
  output [3:0]\gin_reg.rd_pntr_pf_dly_reg[4] ;
  output [3:0]S;
  output [3:0]DI;
  output [1:0]\gin_reg.wr_pntr_roll_over_dly_reg ;
  output pntr_roll_over;
  output [3:0]\gin_reg.wr_pntr_roll_over_dly_reg_0 ;
  output [15:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  input aclk;
  input we_int;
  input rom_rd_addr_int;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;
  input [0:0]storage_data1;
  input [0:0]CO;
  input s_axis_tvalid_wr_in_i;
  input ram_init_done_i;
  input \gfwd_mode.storage_data1_reg[0]_0 ;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  input rom_rd_addr_i;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [2:0]O;
  wire [3:0]S;
  wire aclk;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire \gfwd_mode.storage_data1_reg[0]_0 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  wire [3:0]\gin_reg.rd_pntr_pf_dly_reg[12] ;
  wire [15:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  wire [3:0]\gin_reg.rd_pntr_pf_dly_reg[4] ;
  wire [3:0]\gin_reg.rd_pntr_pf_dly_reg[8] ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire [1:0]\gin_reg.wr_pntr_roll_over_dly_reg ;
  wire [3:0]\gin_reg.wr_pntr_roll_over_dly_reg_0 ;
  wire pntr_roll_over;
  wire pntr_roll_over_reg;
  wire ram_init_done_i;
  wire roll_over_int;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int;
  wire s_axis_tvalid_wr_in_i;
  wire [15:0]sdpo_int;
  wire sdpram_inst1_n_0;
  wire sdpram_inst1_n_1;
  wire sdpram_inst1_n_10;
  wire sdpram_inst1_n_11;
  wire sdpram_inst1_n_12;
  wire sdpram_inst1_n_13;
  wire sdpram_inst1_n_14;
  wire sdpram_inst1_n_2;
  wire sdpram_inst1_n_3;
  wire sdpram_inst1_n_4;
  wire sdpram_inst1_n_5;
  wire sdpram_inst1_n_6;
  wire sdpram_inst1_n_7;
  wire sdpram_inst1_n_8;
  wire sdpram_inst1_n_9;
  wire [0:0]storage_data1;
  wire we_int;
  wire \wr_data_int_inferred__0/i__n_0 ;

  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_87 sdp_rover_inst1
       (.CO(CO),
        .aclk(aclk),
        .pntr_roll_over_reg(pntr_roll_over_reg),
        .ram_init_done_i(ram_init_done_i),
        .roll_over_int(roll_over_int),
        .rom_rd_addr_int(rom_rd_addr_int),
        .storage_data1(storage_data1),
        .we_int(we_int));
  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_88 sdp_rover_inst2
       (.aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gin_reg.rd_pntr_roll_over_dly_reg (\gin_reg.rd_pntr_roll_over_dly_reg ),
        .roll_over_int(roll_over_int),
        .rom_rd_addr_int(rom_rd_addr_int),
        .we_int(we_int));
  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_89 sdpram_inst1
       (.CO(CO),
        .DI(DI),
        .O(O),
        .S(S),
        .WR_DATA({sdpram_inst1_n_0,sdpram_inst1_n_1,sdpram_inst1_n_2,sdpram_inst1_n_3,sdpram_inst1_n_4,sdpram_inst1_n_5,sdpram_inst1_n_6,sdpram_inst1_n_7,sdpram_inst1_n_8,sdpram_inst1_n_9,sdpram_inst1_n_10,sdpram_inst1_n_11,sdpram_inst1_n_12,sdpram_inst1_n_13,sdpram_inst1_n_14}),
        .aclk(aclk),
        .\gfwd_mode.m_valid_i_reg (\wr_data_int_inferred__0/i__n_0 ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0]_0 ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_1 ),
        .\gin_reg.rd_pntr_pf_dly_reg[12] (\gin_reg.rd_pntr_pf_dly_reg[12] ),
        .\gin_reg.rd_pntr_pf_dly_reg[4] (\gin_reg.rd_pntr_pf_dly_reg[4] ),
        .\gin_reg.rd_pntr_pf_dly_reg[8] (\gin_reg.rd_pntr_pf_dly_reg[8] ),
        .\gin_reg.wr_pntr_roll_over_dly_reg (\gin_reg.wr_pntr_roll_over_dly_reg ),
        .\gin_reg.wr_pntr_roll_over_dly_reg_0 (\gin_reg.wr_pntr_roll_over_dly_reg_0 ),
        .pntr_roll_over(pntr_roll_over),
        .pntr_roll_over_reg(pntr_roll_over_reg),
        .ram_init_done_i(ram_init_done_i),
        .rom_rd_addr_i(rom_rd_addr_i),
        .rom_rd_addr_int(rom_rd_addr_int),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int(sdpo_int),
        .storage_data1(storage_data1),
        .we_int(we_int));
  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_90 sdpram_inst2
       (.WR_DATA({\wr_data_int_inferred__0/i__n_0 ,sdpram_inst1_n_0,sdpram_inst1_n_1,sdpram_inst1_n_2,sdpram_inst1_n_3,sdpram_inst1_n_4,sdpram_inst1_n_5,sdpram_inst1_n_6,sdpram_inst1_n_7,sdpram_inst1_n_8,sdpram_inst1_n_9,sdpram_inst1_n_10,sdpram_inst1_n_11,sdpram_inst1_n_12,sdpram_inst1_n_13,sdpram_inst1_n_14}),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gin_reg.rd_pntr_pf_dly_reg[15] (\gin_reg.rd_pntr_pf_dly_reg[15] ),
        .rom_rd_addr_int(rom_rd_addr_int),
        .we_int(we_int));
  LUT6 #(
    .INIT(64'hFECE3202FFFF0000)) 
    \wr_data_int_inferred__0/i_ 
       (.I0(sdpo_int[15]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(O[2]),
        .I4(rom_rd_addr_int),
        .I5(ram_init_done_i),
        .O(\wr_data_int_inferred__0/i__n_0 ));
endmodule

module design_1_axi_vfifo_ctrl_0_0_set_clr_ff
   (ch_mask_mm2s,
    D,
    \ch_arb_cntr_reg_reg[2] ,
    \ch_mask_reg[1] ,
    \gfwd_mode.storage_data1_reg[36] ,
    aclk,
    Q,
    s_axis_tready_arb_rs_in,
    curr_state,
    \vfifo_mm2s_channel_full_reg_reg[1] ,
    Q_reg_0,
    Q_reg_1,
    \ch_mask_reg[0] ,
    reg_slice_payload_in);
  output [0:0]ch_mask_mm2s;
  output [1:0]D;
  output \ch_arb_cntr_reg_reg[2] ;
  output \ch_mask_reg[1] ;
  input \gfwd_mode.storage_data1_reg[36] ;
  input aclk;
  input [2:0]Q;
  input s_axis_tready_arb_rs_in;
  input curr_state;
  input [1:0]\vfifo_mm2s_channel_full_reg_reg[1] ;
  input Q_reg_0;
  input Q_reg_1;
  input \ch_mask_reg[0] ;
  input [0:0]reg_slice_payload_in;

  wire [1:0]D;
  wire [2:0]Q;
  wire Q_reg_0;
  wire Q_reg_1;
  wire aclk;
  wire \ch_arb_cntr_reg_reg[2] ;
  wire [0:0]ch_mask_mm2s;
  wire \ch_mask_reg[0] ;
  wire \ch_mask_reg[1] ;
  wire curr_state;
  wire \gfwd_mode.storage_data1_reg[36] ;
  wire [0:0]reg_slice_payload_in;
  wire s_axis_tready_arb_rs_in;
  wire [1:0]\vfifo_mm2s_channel_full_reg_reg[1] ;

  LUT5 #(
    .INIT(32'h0000FFFB)) 
    \FSM_onehot_gfwd_rev.state[3]_i_4 
       (.I0(ch_mask_mm2s),
        .I1(\ch_mask_reg[0] ),
        .I2(\vfifo_mm2s_channel_full_reg_reg[1] [0]),
        .I3(Q_reg_1),
        .I4(reg_slice_payload_in),
        .O(\ch_arb_cntr_reg_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[36] ),
        .Q(ch_mask_mm2s),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8A20)) 
    \ch_arb_cntr_reg[0]_i_1 
       (.I0(curr_state),
        .I1(\ch_arb_cntr_reg_reg[2] ),
        .I2(s_axis_tready_arb_rs_in),
        .I3(Q[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFEF001000000000)) 
    \ch_arb_cntr_reg[2]_i_1 
       (.I0(Q[1]),
        .I1(\ch_arb_cntr_reg_reg[2] ),
        .I2(s_axis_tready_arb_rs_in),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(curr_state),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h020202AA)) 
    \ch_mask[1]_i_2 
       (.I0(\ch_arb_cntr_reg_reg[2] ),
        .I1(\vfifo_mm2s_channel_full_reg_reg[1] [1]),
        .I2(Q_reg_0),
        .I3(\vfifo_mm2s_channel_full_reg_reg[1] [0]),
        .I4(Q_reg_1),
        .O(\ch_mask_reg[1] ));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module design_1_axi_vfifo_ctrl_0_0_set_clr_ff_157
   (ch_mask_mm2s,
    D,
    \ch_arb_cntr_reg_reg[3] ,
    next_state,
    next_channel14_out,
    reg_slice_payload_in,
    \ch_mask_reg[1] ,
    \ch_mask_reg[0] ,
    \gfwd_mode.storage_data1_reg[36] ,
    aclk,
    Q,
    curr_state,
    Q_reg_0,
    \vfifo_mm2s_channel_full_reg_reg[1] ,
    \ch_mask_reg[0]_0 ,
    Q_reg_1,
    s_axis_tready_arb_rs_in,
    Q_reg_2,
    p_2_in,
    \vfifo_mm2s_channel_full_reg_reg[1]_0 );
  output [0:0]ch_mask_mm2s;
  output [0:0]D;
  output \ch_arb_cntr_reg_reg[3] ;
  output next_state;
  output next_channel14_out;
  output [0:0]reg_slice_payload_in;
  output \ch_mask_reg[1] ;
  output \ch_mask_reg[0] ;
  input \gfwd_mode.storage_data1_reg[36] ;
  input aclk;
  input [3:0]Q;
  input curr_state;
  input Q_reg_0;
  input [1:0]\vfifo_mm2s_channel_full_reg_reg[1] ;
  input \ch_mask_reg[0]_0 ;
  input [0:0]Q_reg_1;
  input s_axis_tready_arb_rs_in;
  input Q_reg_2;
  input p_2_in;
  input \vfifo_mm2s_channel_full_reg_reg[1]_0 ;

  wire [0:0]D;
  wire [3:0]Q;
  wire Q_reg_0;
  wire [0:0]Q_reg_1;
  wire Q_reg_2;
  wire aclk;
  wire \ch_arb_cntr_reg_reg[3] ;
  wire [0:0]ch_mask_mm2s;
  wire \ch_mask_reg[0] ;
  wire \ch_mask_reg[0]_0 ;
  wire \ch_mask_reg[1] ;
  wire curr_state;
  wire \gfwd_mode.storage_data1_reg[36] ;
  wire next_channel14_out;
  wire next_state;
  wire p_2_in;
  wire [0:0]reg_slice_payload_in;
  wire s_axis_tready_arb_rs_in;
  wire [1:0]\vfifo_mm2s_channel_full_reg_reg[1] ;
  wire \vfifo_mm2s_channel_full_reg_reg[1]_0 ;

  FDRE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[36] ),
        .Q(ch_mask_mm2s),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFE0001FFFFFFFF)) 
    \ch_arb_cntr_reg[3]_i_1 
       (.I0(Q[0]),
        .I1(\ch_arb_cntr_reg_reg[3] ),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(curr_state),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \ch_mask[0]_i_1 
       (.I0(p_2_in),
        .I1(next_channel14_out),
        .I2(\vfifo_mm2s_channel_full_reg_reg[1]_0 ),
        .I3(\ch_mask_reg[0]_0 ),
        .O(\ch_mask_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \ch_mask[1]_i_1 
       (.I0(\ch_mask_reg[0]_0 ),
        .I1(next_channel14_out),
        .I2(\vfifo_mm2s_channel_full_reg_reg[1]_0 ),
        .I3(p_2_in),
        .O(\ch_mask_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFDFFFF)) 
    curr_state_i_1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(curr_state),
        .I5(\ch_arb_cntr_reg_reg[3] ),
        .O(next_state));
  LUT4 #(
    .INIT(16'h0010)) 
    \gfwd_rev.storage_data1[0]_i_2 
       (.I0(Q_reg_2),
        .I1(\vfifo_mm2s_channel_full_reg_reg[1] [1]),
        .I2(p_2_in),
        .I3(ch_mask_mm2s),
        .O(reg_slice_payload_in));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \gfwd_rev.storage_data1[1]_i_2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(curr_state),
        .I3(\ch_arb_cntr_reg_reg[3] ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(next_channel14_out));
  LUT6 #(
    .INIT(64'h55555455FFFFFFFF)) 
    \gfwd_rev.storage_data2[0]_i_2 
       (.I0(reg_slice_payload_in),
        .I1(Q_reg_0),
        .I2(\vfifo_mm2s_channel_full_reg_reg[1] [0]),
        .I3(\ch_mask_reg[0]_0 ),
        .I4(Q_reg_1),
        .I5(s_axis_tready_arb_rs_in),
        .O(\ch_arb_cntr_reg_reg[3] ));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module design_1_axi_vfifo_ctrl_0_0_set_clr_ff_160
   (mctf_full,
    Q_reg_0,
    aclk);
  output [0:0]mctf_full;
  input Q_reg_0;
  input aclk;

  wire Q_reg_0;
  wire aclk;
  wire [0:0]mctf_full;

  FDRE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(Q_reg_0),
        .Q(mctf_full),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module design_1_axi_vfifo_ctrl_0_0_set_clr_ff_161
   (mctf_full,
    Q_reg_0,
    aclk);
  output [0:0]mctf_full;
  input Q_reg_0;
  input aclk;

  wire Q_reg_0;
  wire aclk;
  wire [0:0]mctf_full;

  FDRE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(Q_reg_0),
        .Q(mctf_full),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module design_1_axi_vfifo_ctrl_0_0_set_clr_ff_162
   (mcpf_full,
    Q_reg_0,
    aclk);
  output [0:0]mcpf_full;
  input Q_reg_0;
  input aclk;

  wire Q_reg_0;
  wire aclk;
  wire [0:0]mcpf_full;

  FDRE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(Q_reg_0),
        .Q(mcpf_full),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module design_1_axi_vfifo_ctrl_0_0_set_clr_ff_163
   (mcpf_full,
    Q_reg_0,
    aclk);
  output [0:0]mcpf_full;
  input Q_reg_0;
  input aclk;

  wire Q_reg_0;
  wire aclk;
  wire [0:0]mcpf_full;

  FDRE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(Q_reg_0),
        .Q(mcpf_full),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module design_1_axi_vfifo_ctrl_0_0_set_clr_ff_164
   (mcdf_full,
    Q_reg_0,
    aclk);
  output [0:0]mcdf_full;
  input Q_reg_0;
  input aclk;

  wire Q_reg_0;
  wire aclk;
  wire [0:0]mcdf_full;

  FDRE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(Q_reg_0),
        .Q(mcdf_full),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module design_1_axi_vfifo_ctrl_0_0_set_clr_ff_165
   (mcdf_full,
    Q_reg_0,
    aclk);
  output [0:0]mcdf_full;
  input Q_reg_0;
  input aclk;

  wire Q_reg_0;
  wire aclk;
  wire [0:0]mcdf_full;

  FDRE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(Q_reg_0),
        .Q(mcdf_full),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0
   (vfifo_idle,
    Q,
    \active_ch_dly_reg[1][0] ,
    aclk);
  output [0:0]vfifo_idle;
  input [0:0]Q;
  input \active_ch_dly_reg[1][0] ;
  input aclk;

  wire [0:0]Q;
  wire aclk;
  wire \active_ch_dly_reg[1][0] ;
  wire [0:0]vfifo_idle;

  FDSE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[1][0] ),
        .Q(vfifo_idle),
        .S(Q));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_172
   (\vfifo_mm2s_channel_empty[0] ,
    Q_reg_0,
    Q,
    empty_fwft_i_reg,
    aclk,
    s_axis_tid_arb_i,
    Q_reg_1,
    \gpfs.prog_full_i_reg ,
    \gpfs.prog_full_i_reg_0 ,
    \gfwd_rev.state_reg[0] );
  output \vfifo_mm2s_channel_empty[0] ;
  output Q_reg_0;
  input [0:0]Q;
  input empty_fwft_i_reg;
  input aclk;
  input s_axis_tid_arb_i;
  input Q_reg_1;
  input \gpfs.prog_full_i_reg ;
  input \gpfs.prog_full_i_reg_0 ;
  input [0:0]\gfwd_rev.state_reg[0] ;

  wire [0:0]Q;
  wire Q_reg_0;
  wire Q_reg_1;
  wire aclk;
  wire empty_fwft_i_reg;
  wire [0:0]\gfwd_rev.state_reg[0] ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire s_axis_tid_arb_i;
  wire \vfifo_mm2s_channel_empty[0] ;

  FDSE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_i_reg),
        .Q(\vfifo_mm2s_channel_empty[0] ),
        .S(Q));
  LUT6 #(
    .INIT(64'hFFFFFFE2FFFFFFFF)) 
    ram_reg_0_1_0_3_i_7
       (.I0(\vfifo_mm2s_channel_empty[0] ),
        .I1(s_axis_tid_arb_i),
        .I2(Q_reg_1),
        .I3(\gpfs.prog_full_i_reg ),
        .I4(\gpfs.prog_full_i_reg_0 ),
        .I5(\gfwd_rev.state_reg[0] ),
        .O(Q_reg_0));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_173
   (\vfifo_mm2s_channel_empty[1] ,
    we_arcnt,
    argen_to_mctf_tvalid,
    Q,
    \goreg_dm.dout_i_reg[0] ,
    aclk,
    mem_init_done_reg,
    \gpfs.prog_full_i_reg ,
    \gfwd_rev.state_reg[0] ,
    \gpfs.prog_full_i_reg_0 ,
    s_axis_tid_arb_i,
    Q_reg_0);
  output \vfifo_mm2s_channel_empty[1] ;
  output we_arcnt;
  output argen_to_mctf_tvalid;
  input [0:0]Q;
  input \goreg_dm.dout_i_reg[0] ;
  input aclk;
  input mem_init_done_reg;
  input \gpfs.prog_full_i_reg ;
  input [0:0]\gfwd_rev.state_reg[0] ;
  input \gpfs.prog_full_i_reg_0 ;
  input s_axis_tid_arb_i;
  input Q_reg_0;

  wire [0:0]Q;
  wire Q_reg_0;
  wire aclk;
  wire argen_to_mctf_tvalid;
  wire [0:0]\gfwd_rev.state_reg[0] ;
  wire \goreg_dm.dout_i_reg[0] ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire mem_init_done_reg;
  wire s_axis_tid_arb_i;
  wire \vfifo_mm2s_channel_empty[1] ;
  wire we_arcnt;

  FDSE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\goreg_dm.dout_i_reg[0] ),
        .Q(\vfifo_mm2s_channel_empty[1] ),
        .S(Q));
  LUT6 #(
    .INIT(64'h0010000000100030)) 
    \gfwd_mode.m_valid_i_i_1__5 
       (.I0(\vfifo_mm2s_channel_empty[1] ),
        .I1(\gpfs.prog_full_i_reg ),
        .I2(\gfwd_rev.state_reg[0] ),
        .I3(\gpfs.prog_full_i_reg_0 ),
        .I4(s_axis_tid_arb_i),
        .I5(Q_reg_0),
        .O(argen_to_mctf_tvalid));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_1_0_5_i_1
       (.I0(argen_to_mctf_tvalid),
        .I1(mem_init_done_reg),
        .O(we_arcnt));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_3
   (vfifo_idle,
    Q,
    \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] ,
    aclk);
  output [0:0]vfifo_idle;
  input [0:0]Q;
  input \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] ;
  input aclk;

  wire [0:0]Q;
  wire aclk;
  wire \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] ;
  wire [0:0]vfifo_idle;

  FDSE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] ),
        .Q(vfifo_idle),
        .S(Q));
endmodule

module design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top
   (ch_mask_mm2s,
    D,
    \ch_arb_cntr_reg_reg[3] ,
    \ch_arb_cntr_reg_reg[2] ,
    next_state,
    next_channel14_out,
    reg_slice_payload_in,
    \ch_mask_reg[1] ,
    \ch_mask_reg[0] ,
    \gfwd_mode.storage_data1_reg[36] ,
    aclk,
    \gfwd_mode.storage_data1_reg[36]_0 ,
    Q,
    curr_state,
    s_axis_tready_arb_rs_in,
    \vfifo_mm2s_channel_full_reg_reg[1] ,
    Q_reg,
    Q_reg_0,
    \ch_mask_reg[0]_0 ,
    p_2_in);
  output [1:0]ch_mask_mm2s;
  output [2:0]D;
  output \ch_arb_cntr_reg_reg[3] ;
  output \ch_arb_cntr_reg_reg[2] ;
  output next_state;
  output next_channel14_out;
  output [0:0]reg_slice_payload_in;
  output \ch_mask_reg[1] ;
  output \ch_mask_reg[0] ;
  input \gfwd_mode.storage_data1_reg[36] ;
  input aclk;
  input \gfwd_mode.storage_data1_reg[36]_0 ;
  input [3:0]Q;
  input curr_state;
  input s_axis_tready_arb_rs_in;
  input [1:0]\vfifo_mm2s_channel_full_reg_reg[1] ;
  input Q_reg;
  input Q_reg_0;
  input \ch_mask_reg[0]_0 ;
  input p_2_in;

  wire [2:0]D;
  wire [3:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire aclk;
  wire \ch_arb_cntr_reg_reg[2] ;
  wire \ch_arb_cntr_reg_reg[3] ;
  wire [1:0]ch_mask_mm2s;
  wire \ch_mask_reg[0] ;
  wire \ch_mask_reg[0]_0 ;
  wire \ch_mask_reg[1] ;
  wire curr_state;
  wire \gch_flag_gen[1].set_clr_ff_inst_n_4 ;
  wire \gfwd_mode.storage_data1_reg[36] ;
  wire \gfwd_mode.storage_data1_reg[36]_0 ;
  wire next_channel14_out;
  wire next_state;
  wire p_2_in;
  wire [0:0]reg_slice_payload_in;
  wire s_axis_tready_arb_rs_in;
  wire [1:0]\vfifo_mm2s_channel_full_reg_reg[1] ;

  design_1_axi_vfifo_ctrl_0_0_set_clr_ff \gch_flag_gen[1].set_clr_ff_inst 
       (.D(D[1:0]),
        .Q(Q[2:0]),
        .Q_reg_0(Q_reg),
        .Q_reg_1(Q_reg_0),
        .aclk(aclk),
        .\ch_arb_cntr_reg_reg[2] (\ch_arb_cntr_reg_reg[2] ),
        .ch_mask_mm2s(ch_mask_mm2s[0]),
        .\ch_mask_reg[0] (\ch_mask_reg[0]_0 ),
        .\ch_mask_reg[1] (\gch_flag_gen[1].set_clr_ff_inst_n_4 ),
        .curr_state(curr_state),
        .\gfwd_mode.storage_data1_reg[36] (\gfwd_mode.storage_data1_reg[36] ),
        .reg_slice_payload_in(reg_slice_payload_in),
        .s_axis_tready_arb_rs_in(s_axis_tready_arb_rs_in),
        .\vfifo_mm2s_channel_full_reg_reg[1] (\vfifo_mm2s_channel_full_reg_reg[1] ));
  design_1_axi_vfifo_ctrl_0_0_set_clr_ff_157 \gch_flag_gen[2].set_clr_ff_inst 
       (.D(D[2]),
        .Q(Q),
        .Q_reg_0(Q_reg_0),
        .Q_reg_1(ch_mask_mm2s[0]),
        .Q_reg_2(Q_reg),
        .aclk(aclk),
        .\ch_arb_cntr_reg_reg[3] (\ch_arb_cntr_reg_reg[3] ),
        .ch_mask_mm2s(ch_mask_mm2s[1]),
        .\ch_mask_reg[0] (\ch_mask_reg[0] ),
        .\ch_mask_reg[0]_0 (\ch_mask_reg[0]_0 ),
        .\ch_mask_reg[1] (\ch_mask_reg[1] ),
        .curr_state(curr_state),
        .\gfwd_mode.storage_data1_reg[36] (\gfwd_mode.storage_data1_reg[36]_0 ),
        .next_channel14_out(next_channel14_out),
        .next_state(next_state),
        .p_2_in(p_2_in),
        .reg_slice_payload_in(reg_slice_payload_in),
        .s_axis_tready_arb_rs_in(s_axis_tready_arb_rs_in),
        .\vfifo_mm2s_channel_full_reg_reg[1] (\vfifo_mm2s_channel_full_reg_reg[1] ),
        .\vfifo_mm2s_channel_full_reg_reg[1]_0 (\gch_flag_gen[1].set_clr_ff_inst_n_4 ));
endmodule

(* ORIG_REF_NAME = "set_clr_ff_top" *) 
module design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized0
   (vfifo_idle,
    Q,
    \active_ch_dly_reg[1][0] ,
    aclk,
    \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] );
  output [1:0]vfifo_idle;
  input [0:0]Q;
  input \active_ch_dly_reg[1][0] ;
  input aclk;
  input \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] ;

  wire [0:0]Q;
  wire aclk;
  wire \active_ch_dly_reg[1][0] ;
  wire \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] ;
  wire [1:0]vfifo_idle;

  design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0 \gch_flag_gen[1].set_clr_ff_inst 
       (.Q(Q),
        .aclk(aclk),
        .\active_ch_dly_reg[1][0] (\active_ch_dly_reg[1][0] ),
        .vfifo_idle(vfifo_idle[0]));
  design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_3 \gch_flag_gen[2].set_clr_ff_inst 
       (.Q(Q),
        .aclk(aclk),
        .\gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] (\gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] ),
        .vfifo_idle(vfifo_idle[1]));
endmodule

(* ORIG_REF_NAME = "set_clr_ff_top" *) 
module design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized0_167
   (\vfifo_mm2s_channel_empty[0] ,
    \vfifo_mm2s_channel_empty[1] ,
    Q_reg,
    we_arcnt,
    argen_to_mctf_tvalid,
    Q,
    empty_fwft_i_reg,
    aclk,
    \goreg_dm.dout_i_reg[0] ,
    s_axis_tid_arb_i,
    \gpfs.prog_full_i_reg ,
    \gpfs.prog_full_i_reg_0 ,
    \gfwd_rev.state_reg[0] ,
    mem_init_done_reg);
  output \vfifo_mm2s_channel_empty[0] ;
  output \vfifo_mm2s_channel_empty[1] ;
  output Q_reg;
  output we_arcnt;
  output argen_to_mctf_tvalid;
  input [0:0]Q;
  input empty_fwft_i_reg;
  input aclk;
  input \goreg_dm.dout_i_reg[0] ;
  input s_axis_tid_arb_i;
  input \gpfs.prog_full_i_reg ;
  input \gpfs.prog_full_i_reg_0 ;
  input [0:0]\gfwd_rev.state_reg[0] ;
  input mem_init_done_reg;

  wire [0:0]Q;
  wire Q_reg;
  wire aclk;
  wire argen_to_mctf_tvalid;
  wire empty_fwft_i_reg;
  wire [0:0]\gfwd_rev.state_reg[0] ;
  wire \goreg_dm.dout_i_reg[0] ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire mem_init_done_reg;
  wire s_axis_tid_arb_i;
  wire \vfifo_mm2s_channel_empty[0] ;
  wire \vfifo_mm2s_channel_empty[1] ;
  wire we_arcnt;

  design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_172 \gch_flag_gen[1].set_clr_ff_inst 
       (.Q(Q),
        .Q_reg_0(Q_reg),
        .Q_reg_1(\vfifo_mm2s_channel_empty[1] ),
        .aclk(aclk),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .\gfwd_rev.state_reg[0] (\gfwd_rev.state_reg[0] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg_0 ),
        .s_axis_tid_arb_i(s_axis_tid_arb_i),
        .\vfifo_mm2s_channel_empty[0] (\vfifo_mm2s_channel_empty[0] ));
  design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_173 \gch_flag_gen[2].set_clr_ff_inst 
       (.Q(Q),
        .Q_reg_0(\vfifo_mm2s_channel_empty[0] ),
        .aclk(aclk),
        .argen_to_mctf_tvalid(argen_to_mctf_tvalid),
        .\gfwd_rev.state_reg[0] (\gfwd_rev.state_reg[0] ),
        .\goreg_dm.dout_i_reg[0] (\goreg_dm.dout_i_reg[0] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg_0 ),
        .mem_init_done_reg(mem_init_done_reg),
        .s_axis_tid_arb_i(s_axis_tid_arb_i),
        .\vfifo_mm2s_channel_empty[1] (\vfifo_mm2s_channel_empty[1] ),
        .we_arcnt(we_arcnt));
endmodule

(* ORIG_REF_NAME = "set_clr_ff_top" *) 
module design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1
   (mcdf_full,
    Q_reg,
    aclk,
    Q_reg_0);
  output [1:0]mcdf_full;
  input Q_reg;
  input aclk;
  input Q_reg_0;

  wire Q_reg;
  wire Q_reg_0;
  wire aclk;
  wire [1:0]mcdf_full;

  design_1_axi_vfifo_ctrl_0_0_set_clr_ff_164 \gch_flag_gen[1].set_clr_ff_inst 
       (.Q_reg_0(Q_reg),
        .aclk(aclk),
        .mcdf_full(mcdf_full[0]));
  design_1_axi_vfifo_ctrl_0_0_set_clr_ff_165 \gch_flag_gen[2].set_clr_ff_inst 
       (.Q_reg_0(Q_reg_0),
        .aclk(aclk),
        .mcdf_full(mcdf_full[1]));
endmodule

(* ORIG_REF_NAME = "set_clr_ff_top" *) 
module design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1_158
   (mcpf_full,
    Q_reg,
    aclk,
    Q_reg_0);
  output [1:0]mcpf_full;
  input Q_reg;
  input aclk;
  input Q_reg_0;

  wire Q_reg;
  wire Q_reg_0;
  wire aclk;
  wire [1:0]mcpf_full;

  design_1_axi_vfifo_ctrl_0_0_set_clr_ff_162 \gch_flag_gen[1].set_clr_ff_inst 
       (.Q_reg_0(Q_reg),
        .aclk(aclk),
        .mcpf_full(mcpf_full[0]));
  design_1_axi_vfifo_ctrl_0_0_set_clr_ff_163 \gch_flag_gen[2].set_clr_ff_inst 
       (.Q_reg_0(Q_reg_0),
        .aclk(aclk),
        .mcpf_full(mcpf_full[1]));
endmodule

(* ORIG_REF_NAME = "set_clr_ff_top" *) 
module design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1_159
   (mctf_full,
    Q_reg,
    aclk,
    Q_reg_0);
  output [1:0]mctf_full;
  input Q_reg;
  input aclk;
  input Q_reg_0;

  wire Q_reg;
  wire Q_reg_0;
  wire aclk;
  wire [1:0]mctf_full;

  design_1_axi_vfifo_ctrl_0_0_set_clr_ff_160 \gch_flag_gen[1].set_clr_ff_inst 
       (.Q_reg_0(Q_reg),
        .aclk(aclk),
        .mctf_full(mctf_full[0]));
  design_1_axi_vfifo_ctrl_0_0_set_clr_ff_161 \gch_flag_gen[2].set_clr_ff_inst 
       (.Q_reg_0(Q_reg_0),
        .aclk(aclk),
        .mctf_full(mctf_full[1]));
endmodule

module design_1_axi_vfifo_ctrl_0_0_vfifo_ar_mpf
   (out,
    \gpfs.prog_full_i_reg ,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.m_valid_i_reg ,
    \goreg_dm.dout_i_reg[6] ,
    Q,
    aclk,
    p_19_out,
    prog_full_i,
    areset_d1,
    sdp_rd_addr_in_i,
    \gnstage1.q_dly_reg[1][0] ,
    PAYLOAD_FROM_MTF);
  output out;
  output \gpfs.prog_full_i_reg ;
  output \gfwd_mode.storage_data1_reg[0] ;
  output \gfwd_mode.m_valid_i_reg ;
  output \goreg_dm.dout_i_reg[6] ;
  input [0:0]Q;
  input aclk;
  input p_19_out;
  input prog_full_i;
  input areset_d1;
  input sdp_rd_addr_in_i;
  input \gnstage1.q_dly_reg[1][0] ;
  input [6:0]PAYLOAD_FROM_MTF;

  wire [6:0]PAYLOAD_FROM_MTF;
  wire [0:0]Q;
  wire aclk;
  wire ar_fifo_inst_n_2;
  wire areset_d1;
  wire curr_state;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire \gnstage1.q_dly_reg[1][0] ;
  wire \goreg_dm.dout_i_reg[6] ;
  wire \gpfs.prog_full_i_reg ;
  wire out;
  wire p_19_out;
  wire [5:0]pkt_cnt_reg;
  wire [5:0]pkt_cntr;
  wire prog_full_i;
  wire sdp_rd_addr_in_i;

  design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized1 ar_fifo_inst
       (.D(pkt_cntr),
        .PAYLOAD_FROM_MTF(PAYLOAD_FROM_MTF),
        .Q(Q),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .curr_state(curr_state),
        .curr_state_reg(ar_fifo_inst_n_2),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gnstage1.q_dly_reg[1][0] (\gnstage1.q_dly_reg[1][0] ),
        .\goreg_dm.dout_i_reg[6] (\goreg_dm.dout_i_reg[6] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .out(out),
        .p_19_out(p_19_out),
        .\pkt_cnt_reg_reg[5] (pkt_cnt_reg),
        .prog_full_i(prog_full_i),
        .sdp_rd_addr_in_i(sdp_rd_addr_in_i));
  FDRE curr_state_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ar_fifo_inst_n_2),
        .Q(curr_state),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \pkt_cnt_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(pkt_cntr[0]),
        .Q(pkt_cnt_reg[0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \pkt_cnt_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(pkt_cntr[1]),
        .Q(pkt_cnt_reg[1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \pkt_cnt_reg_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(pkt_cntr[2]),
        .Q(pkt_cnt_reg[2]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \pkt_cnt_reg_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(pkt_cntr[3]),
        .Q(pkt_cnt_reg[3]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \pkt_cnt_reg_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(pkt_cntr[4]),
        .Q(pkt_cnt_reg[4]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \pkt_cnt_reg_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(pkt_cntr[5]),
        .Q(pkt_cnt_reg[5]),
        .R(Q));
endmodule

module design_1_axi_vfifo_ctrl_0_0_vfifo_ar_top
   (counts_matched,
    out,
    \vfifo_mm2s_channel_empty[0] ,
    \vfifo_mm2s_channel_empty[1] ,
    mem_init_done,
    \gpfs.prog_full_i_reg ,
    \gfwd_mode.storage_data1_reg[0] ,
    \goreg_dm.dout_i_reg[6] ,
    argen_to_mcpf_tvalid,
    Q_reg,
    argen_to_mctf_tvalid,
    \gpr1.dout_i_reg[37] ,
    I147,
    Q,
    aclk,
    p_19_out,
    empty_fwft_i_reg,
    \goreg_dm.dout_i_reg[0] ,
    prog_full_i,
    areset_d1,
    sdp_rd_addr_in_i,
    s_axis_tid_arb_i,
    \gpfs.prog_full_i_reg_0 ,
    \gfwd_rev.state_reg[0] ,
    \gstage1.q_dly_reg[14] ,
    PAYLOAD_FROM_MTF,
    tid_fifo_dout,
    \gnstage1.q_dly_reg[1][0] ,
    we_bcnt,
    we_ar_txn,
    WR_DATA);
  output counts_matched;
  output out;
  output \vfifo_mm2s_channel_empty[0] ;
  output \vfifo_mm2s_channel_empty[1] ;
  output mem_init_done;
  output \gpfs.prog_full_i_reg ;
  output \gfwd_mode.storage_data1_reg[0] ;
  output [0:0]\goreg_dm.dout_i_reg[6] ;
  output argen_to_mcpf_tvalid;
  output Q_reg;
  output argen_to_mctf_tvalid;
  output [28:0]\gpr1.dout_i_reg[37] ;
  output [31:0]I147;
  input [0:0]Q;
  input aclk;
  input p_19_out;
  input empty_fwft_i_reg;
  input \goreg_dm.dout_i_reg[0] ;
  input prog_full_i;
  input areset_d1;
  input sdp_rd_addr_in_i;
  input s_axis_tid_arb_i;
  input \gpfs.prog_full_i_reg_0 ;
  input [0:0]\gfwd_rev.state_reg[0] ;
  input [14:0]\gstage1.q_dly_reg[14] ;
  input [0:0]PAYLOAD_FROM_MTF;
  input [0:0]tid_fifo_dout;
  input \gnstage1.q_dly_reg[1][0] ;
  input we_bcnt;
  input we_ar_txn;
  input [28:0]WR_DATA;

  wire [31:0]I147;
  wire [0:0]PAYLOAD_FROM_MTF;
  wire [0:0]Q;
  wire Q_reg;
  wire [28:0]WR_DATA;
  wire aclk;
  wire areset_d1;
  wire argen_to_mcpf_tvalid;
  wire argen_to_mctf_tvalid;
  wire counts_matched;
  wire empty_fwft_i_reg;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_rev.state_reg[0] ;
  wire \gnstage1.q_dly_reg[1][0] ;
  wire \goreg_dm.dout_i_reg[0] ;
  wire [0:0]\goreg_dm.dout_i_reg[6] ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire [28:0]\gpr1.dout_i_reg[37] ;
  wire [14:0]\gstage1.q_dly_reg[14] ;
  wire mem_init_done;
  wire out;
  wire p_19_out;
  wire prog_full_i;
  wire s_axis_tid_arb_i;
  wire sdp_rd_addr_in_i;
  wire [0:0]tid_fifo_dout;
  wire \vfifo_mm2s_channel_empty[0] ;
  wire \vfifo_mm2s_channel_empty[1] ;
  wire we_ar_txn;
  wire we_bcnt;

  design_1_axi_vfifo_ctrl_0_0_vfifo_ar_mpf ar_mpf_inst
       (.PAYLOAD_FROM_MTF({\gstage1.q_dly_reg[14] [5:0],PAYLOAD_FROM_MTF}),
        .Q(Q),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .\gfwd_mode.m_valid_i_reg (argen_to_mcpf_tvalid),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gnstage1.q_dly_reg[1][0] (\gnstage1.q_dly_reg[1][0] ),
        .\goreg_dm.dout_i_reg[6] (\goreg_dm.dout_i_reg[6] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .out(out),
        .p_19_out(p_19_out),
        .prog_full_i(prog_full_i),
        .sdp_rd_addr_in_i(sdp_rd_addr_in_i));
  design_1_axi_vfifo_ctrl_0_0_vfifo_ar_txn ar_txn_inst
       (.I147(I147),
        .PAYLOAD_FROM_MTF(PAYLOAD_FROM_MTF),
        .Q(Q),
        .Q_reg(Q_reg),
        .WR_DATA(WR_DATA),
        .aclk(aclk),
        .argen_to_mctf_tvalid(argen_to_mctf_tvalid),
        .counts_matched(counts_matched),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .\gfwd_rev.state_reg[0] (\gfwd_rev.state_reg[0] ),
        .\goreg_dm.dout_i_reg[0] (\goreg_dm.dout_i_reg[0] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg_0 ),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg ),
        .\gpr1.dout_i_reg[37] (\gpr1.dout_i_reg[37] ),
        .\gstage1.q_dly_reg[14] (\gstage1.q_dly_reg[14] [14:6]),
        .mem_init_done_reg_0(mem_init_done),
        .s_axis_tid_arb_i(s_axis_tid_arb_i),
        .tid_fifo_dout(tid_fifo_dout),
        .\vfifo_mm2s_channel_empty[0] (\vfifo_mm2s_channel_empty[0] ),
        .\vfifo_mm2s_channel_empty[1] (\vfifo_mm2s_channel_empty[1] ),
        .we_ar_txn(we_ar_txn),
        .we_bcnt(we_bcnt));
endmodule

module design_1_axi_vfifo_ctrl_0_0_vfifo_ar_txn
   (counts_matched,
    \vfifo_mm2s_channel_empty[0] ,
    \vfifo_mm2s_channel_empty[1] ,
    mem_init_done_reg_0,
    Q_reg,
    argen_to_mctf_tvalid,
    \gpr1.dout_i_reg[37] ,
    I147,
    Q,
    empty_fwft_i_reg,
    aclk,
    \goreg_dm.dout_i_reg[0] ,
    s_axis_tid_arb_i,
    \gpfs.prog_full_i_reg ,
    \gpfs.prog_full_i_reg_0 ,
    \gfwd_rev.state_reg[0] ,
    \gstage1.q_dly_reg[14] ,
    PAYLOAD_FROM_MTF,
    tid_fifo_dout,
    we_bcnt,
    we_ar_txn,
    WR_DATA);
  output counts_matched;
  output \vfifo_mm2s_channel_empty[0] ;
  output \vfifo_mm2s_channel_empty[1] ;
  output mem_init_done_reg_0;
  output Q_reg;
  output argen_to_mctf_tvalid;
  output [28:0]\gpr1.dout_i_reg[37] ;
  output [31:0]I147;
  input [0:0]Q;
  input empty_fwft_i_reg;
  input aclk;
  input \goreg_dm.dout_i_reg[0] ;
  input s_axis_tid_arb_i;
  input \gpfs.prog_full_i_reg ;
  input \gpfs.prog_full_i_reg_0 ;
  input [0:0]\gfwd_rev.state_reg[0] ;
  input [8:0]\gstage1.q_dly_reg[14] ;
  input [0:0]PAYLOAD_FROM_MTF;
  input [0:0]tid_fifo_dout;
  input we_bcnt;
  input we_ar_txn;
  input [28:0]WR_DATA;

  wire [31:0]I147;
  wire [0:0]PAYLOAD_FROM_MTF;
  wire [0:0]Q;
  wire Q_reg;
  wire [28:0]WR_DATA;
  wire [15:1]WR_DATA_0;
  wire aclk;
  wire argen_to_mctf_tvalid;
  wire counts_matched;
  wire empty_fwft_i_reg;
  wire [0:0]\gfwd_rev.state_reg[0] ;
  wire \goreg_dm.dout_i_reg[0] ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire [28:0]\gpr1.dout_i_reg[37] ;
  wire [8:0]\gstage1.q_dly_reg[14] ;
  wire mem_init_done_i_1__0_n_0;
  wire mem_init_done_reg_0;
  wire [15:1]plusOp__1;
  wire \plusOp_inferred__0/i__carry__0_n_0 ;
  wire \plusOp_inferred__0/i__carry__0_n_1 ;
  wire \plusOp_inferred__0/i__carry__0_n_2 ;
  wire \plusOp_inferred__0/i__carry__0_n_3 ;
  wire \plusOp_inferred__0/i__carry__0_n_4 ;
  wire \plusOp_inferred__0/i__carry__0_n_5 ;
  wire \plusOp_inferred__0/i__carry__0_n_6 ;
  wire \plusOp_inferred__0/i__carry__0_n_7 ;
  wire \plusOp_inferred__0/i__carry__1_n_0 ;
  wire \plusOp_inferred__0/i__carry__1_n_1 ;
  wire \plusOp_inferred__0/i__carry__1_n_2 ;
  wire \plusOp_inferred__0/i__carry__1_n_3 ;
  wire \plusOp_inferred__0/i__carry__1_n_4 ;
  wire \plusOp_inferred__0/i__carry__1_n_5 ;
  wire \plusOp_inferred__0/i__carry__1_n_6 ;
  wire \plusOp_inferred__0/i__carry__1_n_7 ;
  wire \plusOp_inferred__0/i__carry__2_n_2 ;
  wire \plusOp_inferred__0/i__carry__2_n_3 ;
  wire \plusOp_inferred__0/i__carry__2_n_5 ;
  wire \plusOp_inferred__0/i__carry__2_n_6 ;
  wire \plusOp_inferred__0/i__carry__2_n_7 ;
  wire \plusOp_inferred__0/i__carry_n_0 ;
  wire \plusOp_inferred__0/i__carry_n_1 ;
  wire \plusOp_inferred__0/i__carry_n_2 ;
  wire \plusOp_inferred__0/i__carry_n_3 ;
  wire \plusOp_inferred__0/i__carry_n_4 ;
  wire \plusOp_inferred__0/i__carry_n_5 ;
  wire \plusOp_inferred__0/i__carry_n_6 ;
  wire \plusOp_inferred__0/i__carry_n_7 ;
  wire \plusOp_inferred__1/i__carry__0_n_0 ;
  wire \plusOp_inferred__1/i__carry__0_n_1 ;
  wire \plusOp_inferred__1/i__carry__0_n_2 ;
  wire \plusOp_inferred__1/i__carry__0_n_3 ;
  wire \plusOp_inferred__1/i__carry__1_n_0 ;
  wire \plusOp_inferred__1/i__carry__1_n_1 ;
  wire \plusOp_inferred__1/i__carry__1_n_2 ;
  wire \plusOp_inferred__1/i__carry__1_n_3 ;
  wire \plusOp_inferred__1/i__carry__2_n_2 ;
  wire \plusOp_inferred__1/i__carry__2_n_3 ;
  wire \plusOp_inferred__1/i__carry_n_0 ;
  wire \plusOp_inferred__1/i__carry_n_1 ;
  wire \plusOp_inferred__1/i__carry_n_2 ;
  wire \plusOp_inferred__1/i__carry_n_3 ;
  wire ram_reg_0_1_0_5_i_10_n_0;
  wire ram_reg_0_1_0_5_i_11_n_0;
  wire ram_reg_0_1_0_5_i_8_n_0;
  wire ram_reg_0_1_0_5_i_9_n_0;
  wire ram_reg_0_1_6_11_i_10_n_0;
  wire ram_reg_0_1_6_11_i_11_n_0;
  wire ram_reg_0_1_6_11_i_12_n_0;
  wire ram_reg_0_1_6_11_i_9_n_0;
  wire [15:0]rd_data_bcnt_arb;
  wire reset_addr;
  wire \reset_addr[0]_i_1__0_n_0 ;
  wire s_axis_tid_arb_i;
  wire [15:0]sdpo_int;
  wire sdpram_arcnt_n_0;
  wire sdpram_arcnt_n_1;
  wire sdpram_arcnt_n_10;
  wire sdpram_arcnt_n_11;
  wire sdpram_arcnt_n_12;
  wire sdpram_arcnt_n_13;
  wire sdpram_arcnt_n_14;
  wire sdpram_arcnt_n_15;
  wire sdpram_arcnt_n_2;
  wire sdpram_arcnt_n_3;
  wire sdpram_arcnt_n_4;
  wire sdpram_arcnt_n_5;
  wire sdpram_arcnt_n_6;
  wire sdpram_arcnt_n_7;
  wire sdpram_arcnt_n_8;
  wire sdpram_arcnt_n_9;
  wire sdpram_bcnt1_n_0;
  wire [0:0]tid_fifo_dout;
  wire [6:0]v1_reg;
  wire \vfifo_mm2s_channel_empty[0] ;
  wire \vfifo_mm2s_channel_empty[1] ;
  wire we_ar_txn;
  wire we_arcnt;
  wire we_bcnt;
  wire wr_addr_bcnt;
  wire [3:2]\NLW_plusOp_inferred__0/i__carry__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_plusOp_inferred__0/i__carry__2_O_UNCONNECTED ;
  wire [3:2]\NLW_plusOp_inferred__1/i__carry__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_plusOp_inferred__1/i__carry__2_O_UNCONNECTED ;

  design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_compare__parameterized0 comp1_inst
       (.counts_matched(counts_matched),
        .mem_init_done_reg({v1_reg[6],v1_reg[3],v1_reg[0]}),
        .mem_init_done_reg_0(mem_init_done_reg_0),
        .plusOp__1({plusOp__1[15:14],plusOp__1[11:8],plusOp__1[5:2]}),
        .sdpo_int({rd_data_bcnt_arb[15:14],rd_data_bcnt_arb[11:8],rd_data_bcnt_arb[5:2]}));
  design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized0_167 empty_set_clr
       (.Q(Q),
        .Q_reg(Q_reg),
        .aclk(aclk),
        .argen_to_mctf_tvalid(argen_to_mctf_tvalid),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .\gfwd_rev.state_reg[0] (\gfwd_rev.state_reg[0] ),
        .\goreg_dm.dout_i_reg[0] (\goreg_dm.dout_i_reg[0] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg_0 ),
        .mem_init_done_reg(mem_init_done_reg_0),
        .s_axis_tid_arb_i(s_axis_tid_arb_i),
        .\vfifo_mm2s_channel_empty[0] (\vfifo_mm2s_channel_empty[0] ),
        .\vfifo_mm2s_channel_empty[1] (\vfifo_mm2s_channel_empty[1] ),
        .we_arcnt(we_arcnt));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'hE)) 
    mem_init_done_i_1__0
       (.I0(mem_init_done_reg_0),
        .I1(reset_addr),
        .O(mem_init_done_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    mem_init_done_reg
       (.C(aclk),
        .CE(1'b1),
        .D(mem_init_done_i_1__0_n_0),
        .Q(mem_init_done_reg_0),
        .R(Q));
  CARRY4 \plusOp_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\plusOp_inferred__0/i__carry_n_0 ,\plusOp_inferred__0/i__carry_n_1 ,\plusOp_inferred__0/i__carry_n_2 ,\plusOp_inferred__0/i__carry_n_3 }),
        .CYINIT(sdpo_int[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\plusOp_inferred__0/i__carry_n_4 ,\plusOp_inferred__0/i__carry_n_5 ,\plusOp_inferred__0/i__carry_n_6 ,\plusOp_inferred__0/i__carry_n_7 }),
        .S(sdpo_int[4:1]));
  CARRY4 \plusOp_inferred__0/i__carry__0 
       (.CI(\plusOp_inferred__0/i__carry_n_0 ),
        .CO({\plusOp_inferred__0/i__carry__0_n_0 ,\plusOp_inferred__0/i__carry__0_n_1 ,\plusOp_inferred__0/i__carry__0_n_2 ,\plusOp_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\plusOp_inferred__0/i__carry__0_n_4 ,\plusOp_inferred__0/i__carry__0_n_5 ,\plusOp_inferred__0/i__carry__0_n_6 ,\plusOp_inferred__0/i__carry__0_n_7 }),
        .S(sdpo_int[8:5]));
  CARRY4 \plusOp_inferred__0/i__carry__1 
       (.CI(\plusOp_inferred__0/i__carry__0_n_0 ),
        .CO({\plusOp_inferred__0/i__carry__1_n_0 ,\plusOp_inferred__0/i__carry__1_n_1 ,\plusOp_inferred__0/i__carry__1_n_2 ,\plusOp_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\plusOp_inferred__0/i__carry__1_n_4 ,\plusOp_inferred__0/i__carry__1_n_5 ,\plusOp_inferred__0/i__carry__1_n_6 ,\plusOp_inferred__0/i__carry__1_n_7 }),
        .S(sdpo_int[12:9]));
  CARRY4 \plusOp_inferred__0/i__carry__2 
       (.CI(\plusOp_inferred__0/i__carry__1_n_0 ),
        .CO({\NLW_plusOp_inferred__0/i__carry__2_CO_UNCONNECTED [3:2],\plusOp_inferred__0/i__carry__2_n_2 ,\plusOp_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_plusOp_inferred__0/i__carry__2_O_UNCONNECTED [3],\plusOp_inferred__0/i__carry__2_n_5 ,\plusOp_inferred__0/i__carry__2_n_6 ,\plusOp_inferred__0/i__carry__2_n_7 }),
        .S({1'b0,sdpo_int[15:13]}));
  CARRY4 \plusOp_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\plusOp_inferred__1/i__carry_n_0 ,\plusOp_inferred__1/i__carry_n_1 ,\plusOp_inferred__1/i__carry_n_2 ,\plusOp_inferred__1/i__carry_n_3 }),
        .CYINIT(sdpram_arcnt_n_15),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp__1[4:1]),
        .S({sdpram_arcnt_n_11,sdpram_arcnt_n_12,sdpram_arcnt_n_13,sdpram_arcnt_n_14}));
  CARRY4 \plusOp_inferred__1/i__carry__0 
       (.CI(\plusOp_inferred__1/i__carry_n_0 ),
        .CO({\plusOp_inferred__1/i__carry__0_n_0 ,\plusOp_inferred__1/i__carry__0_n_1 ,\plusOp_inferred__1/i__carry__0_n_2 ,\plusOp_inferred__1/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp__1[8:5]),
        .S({sdpram_arcnt_n_7,sdpram_arcnt_n_8,sdpram_arcnt_n_9,sdpram_arcnt_n_10}));
  CARRY4 \plusOp_inferred__1/i__carry__1 
       (.CI(\plusOp_inferred__1/i__carry__0_n_0 ),
        .CO({\plusOp_inferred__1/i__carry__1_n_0 ,\plusOp_inferred__1/i__carry__1_n_1 ,\plusOp_inferred__1/i__carry__1_n_2 ,\plusOp_inferred__1/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp__1[12:9]),
        .S({sdpram_arcnt_n_3,sdpram_arcnt_n_4,sdpram_arcnt_n_5,sdpram_arcnt_n_6}));
  CARRY4 \plusOp_inferred__1/i__carry__2 
       (.CI(\plusOp_inferred__1/i__carry__1_n_0 ),
        .CO({\NLW_plusOp_inferred__1/i__carry__2_CO_UNCONNECTED [3:2],\plusOp_inferred__1/i__carry__2_n_2 ,\plusOp_inferred__1/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_plusOp_inferred__1/i__carry__2_O_UNCONNECTED [3],plusOp__1[15:13]}),
        .S({1'b0,sdpram_arcnt_n_0,sdpram_arcnt_n_1,sdpram_arcnt_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_1_0_5_i_10
       (.I0(I147[3]),
        .I1(\gstage1.q_dly_reg[14] [1]),
        .O(ram_reg_0_1_0_5_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_1_0_5_i_11
       (.I0(I147[2]),
        .I1(\gstage1.q_dly_reg[14] [0]),
        .O(ram_reg_0_1_0_5_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_1_0_5_i_8
       (.I0(I147[5]),
        .I1(\gstage1.q_dly_reg[14] [3]),
        .O(ram_reg_0_1_0_5_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_1_0_5_i_9
       (.I0(I147[4]),
        .I1(\gstage1.q_dly_reg[14] [2]),
        .O(ram_reg_0_1_0_5_i_9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_1_6_11_i_10
       (.I0(I147[8]),
        .I1(\gstage1.q_dly_reg[14] [6]),
        .O(ram_reg_0_1_6_11_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_1_6_11_i_11
       (.I0(I147[7]),
        .I1(\gstage1.q_dly_reg[14] [5]),
        .O(ram_reg_0_1_6_11_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_1_6_11_i_12
       (.I0(I147[6]),
        .I1(\gstage1.q_dly_reg[14] [4]),
        .O(ram_reg_0_1_6_11_i_12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_1_6_11_i_9
       (.I0(I147[9]),
        .I1(\gstage1.q_dly_reg[14] [7]),
        .O(ram_reg_0_1_6_11_i_9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \reset_addr[0]_i_1__0 
       (.I0(mem_init_done_reg_0),
        .I1(reset_addr),
        .O(\reset_addr[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reset_addr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\reset_addr[0]_i_1__0_n_0 ),
        .Q(reset_addr),
        .R(Q));
  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_168 sdpram_ar_addr
       (.I147(I147),
        .PAYLOAD_FROM_MTF(PAYLOAD_FROM_MTF),
        .S({ram_reg_0_1_0_5_i_8_n_0,ram_reg_0_1_0_5_i_9_n_0,ram_reg_0_1_0_5_i_10_n_0,ram_reg_0_1_0_5_i_11_n_0}),
        .WR_DATA(WR_DATA),
        .aclk(aclk),
        .\gpr1.dout_i_reg[37] (\gpr1.dout_i_reg[37] ),
        .\gstage1.q_dly_reg[13] ({ram_reg_0_1_6_11_i_9_n_0,ram_reg_0_1_6_11_i_10_n_0,ram_reg_0_1_6_11_i_11_n_0,ram_reg_0_1_6_11_i_12_n_0}),
        .\gstage1.q_dly_reg[14] (\gstage1.q_dly_reg[14] [8]),
        .mem_init_done_reg(mem_init_done_reg_0),
        .reset_addr(reset_addr),
        .we_ar_txn(we_ar_txn));
  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_169 sdpram_arcnt
       (.Q_reg({v1_reg[6],v1_reg[3],v1_reg[0]}),
        .aclk(aclk),
        .\gfwd_rev.storage_data1_reg[0] ({rd_data_bcnt_arb[13:12],rd_data_bcnt_arb[7:6],rd_data_bcnt_arb[1:0]}),
        .mem_init_done_reg(mem_init_done_reg_0),
        .plusOp__1(plusOp__1),
        .reset_addr(reset_addr),
        .s_axis_tid_arb_i(s_axis_tid_arb_i),
        .sdpo_int({sdpram_arcnt_n_0,sdpram_arcnt_n_1,sdpram_arcnt_n_2,sdpram_arcnt_n_3,sdpram_arcnt_n_4,sdpram_arcnt_n_5,sdpram_arcnt_n_6,sdpram_arcnt_n_7,sdpram_arcnt_n_8,sdpram_arcnt_n_9,sdpram_arcnt_n_10,sdpram_arcnt_n_11,sdpram_arcnt_n_12,sdpram_arcnt_n_13,sdpram_arcnt_n_14,sdpram_arcnt_n_15}),
        .we_arcnt(we_arcnt));
  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_170 sdpram_bcnt1
       (.WR_DATA(sdpram_bcnt1_n_0),
        .aclk(aclk),
        .mem_init_done_reg(mem_init_done_reg_0),
        .mem_init_done_reg_0(WR_DATA_0),
        .sdpo_int(sdpo_int),
        .tid_fifo_dout(tid_fifo_dout),
        .we_bcnt(we_bcnt),
        .wr_addr_bcnt(wr_addr_bcnt));
  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_171 sdpram_bcnt2
       (.O({\plusOp_inferred__0/i__carry__2_n_5 ,\plusOp_inferred__0/i__carry__2_n_6 ,\plusOp_inferred__0/i__carry__2_n_7 }),
        .WR_DATA(WR_DATA_0),
        .aclk(aclk),
        .\goreg_dm.dout_i_reg[0] ({\plusOp_inferred__0/i__carry__1_n_4 ,\plusOp_inferred__0/i__carry__1_n_5 ,\plusOp_inferred__0/i__carry__1_n_6 ,\plusOp_inferred__0/i__carry__1_n_7 }),
        .\goreg_dm.dout_i_reg[0]_0 ({\plusOp_inferred__0/i__carry__0_n_4 ,\plusOp_inferred__0/i__carry__0_n_5 ,\plusOp_inferred__0/i__carry__0_n_6 ,\plusOp_inferred__0/i__carry__0_n_7 }),
        .\goreg_dm.dout_i_reg[0]_1 ({\plusOp_inferred__0/i__carry_n_4 ,\plusOp_inferred__0/i__carry_n_5 ,\plusOp_inferred__0/i__carry_n_6 ,\plusOp_inferred__0/i__carry_n_7 }),
        .mem_init_done_reg(mem_init_done_reg_0),
        .mem_init_done_reg_0(sdpram_bcnt1_n_0),
        .reset_addr(reset_addr),
        .s_axis_tid_arb_i(s_axis_tid_arb_i),
        .sdpo_int(rd_data_bcnt_arb),
        .tid_fifo_dout(tid_fifo_dout),
        .we_bcnt(we_bcnt),
        .wr_addr_bcnt(wr_addr_bcnt));
endmodule

module design_1_axi_vfifo_ctrl_0_0_vfifo_arbiter
   (s_axis_tid_arb_i,
    mem_init_done,
    \gfwd_rev.state_reg[1] ,
    \gfwd_mode.storage_data1_reg[0] ,
    mux4_out,
    aclk,
    Q,
    \wr_rst_reg_reg[1] ,
    we_mm2s_valid,
    \gpfs.prog_full_i_reg ,
    \gpfs.prog_full_i_reg_0 ,
    \gpfs.prog_full_i_reg_1 ,
    argen_to_mctf_tvalid,
    areset_d1,
    sdp_rd_addr_in_i,
    Q_reg,
    Q_reg_0,
    Q_reg_1,
    mm2s_trans_last_arb,
    counts_matched,
    vfifo_mm2s_channel_full);
  output s_axis_tid_arb_i;
  output mem_init_done;
  output [0:0]\gfwd_rev.state_reg[1] ;
  output \gfwd_mode.storage_data1_reg[0] ;
  output [1:0]mux4_out;
  input aclk;
  input [0:0]Q;
  input [0:0]\wr_rst_reg_reg[1] ;
  input we_mm2s_valid;
  input \gpfs.prog_full_i_reg ;
  input \gpfs.prog_full_i_reg_0 ;
  input \gpfs.prog_full_i_reg_1 ;
  input argen_to_mctf_tvalid;
  input areset_d1;
  input sdp_rd_addr_in_i;
  input Q_reg;
  input Q_reg_0;
  input Q_reg_1;
  input mm2s_trans_last_arb;
  input counts_matched;
  input [1:0]vfifo_mm2s_channel_full;

  wire [0:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire Q_reg_1;
  wire aclk;
  wire areset_d1;
  wire argen_to_mctf_tvalid;
  wire [1:0]ch_arb_cntr;
  wire [3:0]ch_arb_cntr_reg;
  wire [1:0]ch_mask_mm2s;
  wire \ch_mask_reg_n_0_[0] ;
  wire ch_req_rgslice_n_0;
  wire ch_req_rgslice_n_7;
  wire ch_req_rgslice_n_8;
  wire counts_matched;
  wire curr_state;
  wire empty_set_clr_n_10;
  wire empty_set_clr_n_11;
  wire empty_set_clr_n_2;
  wire empty_set_clr_n_3;
  wire empty_set_clr_n_5;
  wire empty_set_clr_n_6;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_rev.state_reg[1] ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire \gpfs.prog_full_i_reg_1 ;
  wire mem_init_done;
  wire mem_init_done_i_1_n_0;
  wire mm2s_trans_last_arb;
  wire [1:0]mux4_out;
  wire next_channel14_out;
  wire next_state;
  wire p_2_in;
  wire [0:0]reg_slice_payload_in;
  wire reset_addr;
  wire \reset_addr[0]_i_1_n_0 ;
  wire s_axis_tid_arb_i;
  wire s_axis_tready_arb_rs_in;
  wire sdp_rd_addr_in_i;
  wire sdpram_gcnt_n_0;
  wire sdpram_mm2s_cnt_n_0;
  wire sdpram_mm2s_cnt_n_1;
  wire sdpram_mm2s_cnt_n_2;
  wire sdpram_mm2s_gcnt_n_0;
  wire [1:0]vfifo_mm2s_channel_full;
  wire [1:0]vfifo_mm2s_channel_full_reg;
  wire we_mm2s_valid;
  wire wr_addr_gcnt;
  wire [3:0]wr_data_gcnt;
  wire [2:2]wr_data_mm2s_cnt;
  wire [0:0]\wr_rst_reg_reg[1] ;

  FDRE #(
    .INIT(1'b0)) 
    \ch_arb_cntr_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(ch_arb_cntr[0]),
        .Q(ch_arb_cntr_reg[0]),
        .R(\wr_rst_reg_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \ch_arb_cntr_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(ch_arb_cntr[1]),
        .Q(ch_arb_cntr_reg[1]),
        .R(\wr_rst_reg_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \ch_arb_cntr_reg_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(empty_set_clr_n_3),
        .Q(ch_arb_cntr_reg[2]),
        .R(\wr_rst_reg_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \ch_arb_cntr_reg_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(empty_set_clr_n_2),
        .Q(ch_arb_cntr_reg[3]),
        .R(\wr_rst_reg_reg[1] ));
  FDSE #(
    .INIT(1'b0)) 
    \ch_mask_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(empty_set_clr_n_11),
        .Q(\ch_mask_reg_n_0_[0] ),
        .S(\wr_rst_reg_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \ch_mask_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(empty_set_clr_n_10),
        .Q(p_2_in),
        .R(\wr_rst_reg_reg[1] ));
  design_1_axi_vfifo_ctrl_0_0_axic_register_slice ch_req_rgslice
       (.ADDRC(s_axis_tid_arb_i),
        .ADDRD(wr_addr_gcnt),
        .D(ch_arb_cntr[1]),
        .DIA(wr_data_gcnt[0]),
        .DOA(sdpram_gcnt_n_0),
        .Q(\gfwd_rev.state_reg[1] ),
        .Q_reg(ch_req_rgslice_n_0),
        .Q_reg_0(ch_req_rgslice_n_7),
        .Q_reg_1(ch_req_rgslice_n_8),
        .Q_reg_2(empty_set_clr_n_6),
        .Q_reg_3(Q_reg_0),
        .Q_reg_4(Q_reg),
        .Q_reg_5(empty_set_clr_n_5),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .argen_to_mctf_tvalid(argen_to_mctf_tvalid),
        .\ch_arb_cntr_reg_reg[1] (ch_arb_cntr_reg[1:0]),
        .ch_mask_mm2s(ch_mask_mm2s),
        .counts_matched(counts_matched),
        .curr_state(curr_state),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gfwd_mode.storage_data1_reg[36] (Q),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg_0 ),
        .\gpfs.prog_full_i_reg_1 (\gpfs.prog_full_i_reg_1 ),
        .mem_init_done_reg(mem_init_done),
        .mem_init_done_reg_0(sdpram_mm2s_gcnt_n_0),
        .mux4_out(mux4_out),
        .next_channel14_out(next_channel14_out),
        .p_2_in(p_2_in),
        .reg_slice_payload_in(reg_slice_payload_in),
        .reset_addr(reset_addr),
        .s_axis_tready_arb_rs_in(s_axis_tready_arb_rs_in),
        .sdp_rd_addr_in_i(sdp_rd_addr_in_i),
        .\vfifo_mm2s_channel_full_reg_reg[1] (vfifo_mm2s_channel_full_reg[1]),
        .\wr_rst_reg_reg[1] (\wr_rst_reg_reg[1] ));
  FDRE curr_state_reg
       (.C(aclk),
        .CE(1'b1),
        .D(next_state),
        .Q(curr_state),
        .R(\wr_rst_reg_reg[1] ));
  design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top empty_set_clr
       (.D({empty_set_clr_n_2,empty_set_clr_n_3,ch_arb_cntr[0]}),
        .Q(ch_arb_cntr_reg),
        .Q_reg(Q_reg),
        .Q_reg_0(Q_reg_0),
        .aclk(aclk),
        .\ch_arb_cntr_reg_reg[2] (empty_set_clr_n_6),
        .\ch_arb_cntr_reg_reg[3] (empty_set_clr_n_5),
        .ch_mask_mm2s(ch_mask_mm2s),
        .\ch_mask_reg[0] (empty_set_clr_n_11),
        .\ch_mask_reg[0]_0 (\ch_mask_reg_n_0_[0] ),
        .\ch_mask_reg[1] (empty_set_clr_n_10),
        .curr_state(curr_state),
        .\gfwd_mode.storage_data1_reg[36] (ch_req_rgslice_n_7),
        .\gfwd_mode.storage_data1_reg[36]_0 (ch_req_rgslice_n_8),
        .next_channel14_out(next_channel14_out),
        .next_state(next_state),
        .p_2_in(p_2_in),
        .reg_slice_payload_in(reg_slice_payload_in),
        .s_axis_tready_arb_rs_in(s_axis_tready_arb_rs_in),
        .\vfifo_mm2s_channel_full_reg_reg[1] (vfifo_mm2s_channel_full_reg));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'hE)) 
    mem_init_done_i_1
       (.I0(mem_init_done),
        .I1(reset_addr),
        .O(mem_init_done_i_1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    mem_init_done_reg
       (.C(aclk),
        .CE(1'b1),
        .D(mem_init_done_i_1_n_0),
        .Q(mem_init_done),
        .R(\wr_rst_reg_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \reset_addr[0]_i_1 
       (.I0(mem_init_done),
        .I1(reset_addr),
        .O(\reset_addr[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reset_addr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\reset_addr[0]_i_1_n_0 ),
        .Q(reset_addr),
        .R(\wr_rst_reg_reg[1] ));
  design_1_axi_vfifo_ctrl_0_0_sdpram sdpram_gcnt
       (.ADDRC(s_axis_tid_arb_i),
        .ADDRD(wr_addr_gcnt),
        .DIA(wr_data_gcnt[0]),
        .DOA(sdpram_gcnt_n_0),
        .Q_reg(Q_reg_1),
        .aclk(aclk),
        .\gpfs.prog_full_i_reg (ch_req_rgslice_n_0),
        .mem_init_done_reg(mem_init_done),
        .wr_data_gcnt(wr_data_gcnt[3:1]));
  design_1_axi_vfifo_ctrl_0_0_sdpram_155 sdpram_mm2s_cnt
       (.DIB({sdpram_mm2s_cnt_n_2,wr_data_mm2s_cnt}),
        .DOA({sdpram_mm2s_cnt_n_0,sdpram_mm2s_cnt_n_1}),
        .Q(Q),
        .aclk(aclk),
        .mem_init_done_reg(mem_init_done),
        .reset_addr(reset_addr),
        .we_mm2s_valid(we_mm2s_valid));
  design_1_axi_vfifo_ctrl_0_0_sdpram_156 sdpram_mm2s_gcnt
       (.ADDRD(wr_addr_gcnt),
        .DIB({sdpram_mm2s_cnt_n_2,wr_data_mm2s_cnt}),
        .DOA({sdpram_mm2s_cnt_n_0,sdpram_mm2s_cnt_n_1}),
        .Q(Q),
        .Q_reg(sdpram_mm2s_gcnt_n_0),
        .aclk(aclk),
        .\gpfs.prog_full_i_reg (ch_req_rgslice_n_0),
        .mem_init_done_reg(mem_init_done),
        .mm2s_trans_last_arb(mm2s_trans_last_arb),
        .wr_data_gcnt(wr_data_gcnt));
  FDRE #(
    .INIT(1'b0)) 
    \vfifo_mm2s_channel_full_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(vfifo_mm2s_channel_full[0]),
        .Q(vfifo_mm2s_channel_full_reg[0]),
        .R(\wr_rst_reg_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \vfifo_mm2s_channel_full_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(vfifo_mm2s_channel_full[1]),
        .Q(vfifo_mm2s_channel_full_reg[1]),
        .R(\wr_rst_reg_reg[1] ));
endmodule

module design_1_axi_vfifo_ctrl_0_0_vfifo_awgen
   (ADDRA,
    E,
    D,
    DI,
    \gfwd_mode.storage_data1_reg[15] ,
    m_axi_awvalid_i,
    m_axi_wvalid_i,
    awgen_to_mctf_tvalid,
    \gfwd_mode.storage_data1_reg[13] ,
    awgen_to_mcpf_tvalid,
    \greg_out.QSPO_reg[15] ,
    \gcc0.gc0.count_d1_reg[3] ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \gcc0.gc0.count_d1_reg[5] ,
    m_axi_awsize,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    aclk,
    Q,
    mcdf_to_awgen_tvalid,
    \gfwd_mode.storage_data1_reg[66] ,
    \gfwd_mode.m_valid_i_reg ,
    \gfwd_mode.storage_data1_reg[5] ,
    \gfwd_mode.storage_data1_reg[0] ,
    areset_d1,
    out,
    ram_full_fb_i_reg,
    \gfwd_mode.storage_data1_reg[7] ,
    \gfwd_mode.m_valid_i_reg_0 ,
    ram_full_fb_i_reg_0,
    \gfwd_mode.m_valid_i_reg_1 ,
    \gfwd_mode.m_valid_i_reg_2 );
  output [0:0]ADDRA;
  output [0:0]E;
  output [13:0]D;
  output [39:0]DI;
  output [6:0]\gfwd_mode.storage_data1_reg[15] ;
  output m_axi_awvalid_i;
  output m_axi_wvalid_i;
  output awgen_to_mctf_tvalid;
  output [0:0]\gfwd_mode.storage_data1_reg[13] ;
  output awgen_to_mcpf_tvalid;
  output \greg_out.QSPO_reg[15] ;
  output [0:0]\gcc0.gc0.count_d1_reg[3] ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output [0:0]\gcc0.gc0.count_d1_reg[5] ;
  output [0:0]m_axi_awsize;
  output [32:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input aclk;
  input [0:0]Q;
  input mcdf_to_awgen_tvalid;
  input [65:0]\gfwd_mode.storage_data1_reg[66] ;
  input [0:0]\gfwd_mode.m_valid_i_reg ;
  input \gfwd_mode.storage_data1_reg[5] ;
  input \gfwd_mode.storage_data1_reg[0] ;
  input areset_d1;
  input out;
  input ram_full_fb_i_reg;
  input [5:0]\gfwd_mode.storage_data1_reg[7] ;
  input \gfwd_mode.m_valid_i_reg_0 ;
  input ram_full_fb_i_reg_0;
  input [0:0]\gfwd_mode.m_valid_i_reg_1 ;
  input [0:0]\gfwd_mode.m_valid_i_reg_2 ;

  wire [0:0]ADDRA;
  wire [13:0]D;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [32:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [39:0]DI;
  wire [0:0]E;
  wire [0:0]Q;
  wire R;
  wire R1_in;
  wire [44:13]S_PAYLOAD_DATA;
  wire aclk;
  wire addr_ready;
  wire addr_ready_i_1_n_0;
  wire areset_d1;
  wire \aw_addr_r[31]_i_2_n_0 ;
  wire aw_id_r;
  wire \aw_len_i[4]_i_2_n_0 ;
  wire \aw_len_i[5]_i_2_n_0 ;
  wire \aw_len_i[7]_i_3_n_0 ;
  wire \aw_len_i[7]_i_4_n_0 ;
  wire awgen_to_mcpf_tvalid;
  wire [14:7]awgen_to_mctf_payload;
  wire awgen_to_mctf_tvalid;
  wire \burst_count[4]_i_1_n_0 ;
  wire \burst_count[6]_i_1_n_0 ;
  wire [6:0]burst_count_reg__0;
  wire first_txn_byte;
  wire first_txn_byte_reg_n_0;
  wire first_txn_i_1_n_0;
  wire first_txn_reg_n_0;
  wire [0:0]\gcc0.gc0.count_d1_reg[3] ;
  wire [0:0]\gcc0.gc0.count_d1_reg[5] ;
  wire [0:0]\gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire [0:0]\gfwd_mode.m_valid_i_reg_1 ;
  wire [0:0]\gfwd_mode.m_valid_i_reg_2 ;
  wire \gfwd_mode.storage_data1[6]_i_2_n_0 ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[13] ;
  wire [6:0]\gfwd_mode.storage_data1_reg[15] ;
  wire \gfwd_mode.storage_data1_reg[5] ;
  wire [65:0]\gfwd_mode.storage_data1_reg[66] ;
  wire [5:0]\gfwd_mode.storage_data1_reg[7] ;
  wire \greg_out.QSPO_reg[15] ;
  wire [0:0]m_axi_awsize;
  wire m_axi_awvalid_i;
  wire m_axi_wvalid_i;
  wire mcdf_to_awgen_tvalid;
  wire \no_of_bytes[2]_i_1_n_0 ;
  wire \no_of_bytes[3]_i_1_n_0 ;
  wire \no_of_bytes[4]_i_1_n_0 ;
  wire \no_of_bytes[5]_i_1_n_0 ;
  wire \no_of_bytes[5]_i_2_n_0 ;
  wire \no_of_bytes[6]_i_1_n_0 ;
  wire \no_of_bytes[6]_i_2_n_0 ;
  wire \no_of_bytes[7]_i_1_n_0 ;
  wire \no_of_bytes[8]_i_1_n_0 ;
  wire \no_of_bytes[8]_i_2_n_0 ;
  wire out;
  wire [7:0]p_0_in;
  wire \packet_cnt[2]_i_1_n_0 ;
  wire \packet_cnt[5]_i_1_n_0 ;
  wire [5:0]packet_cnt_reg__0;
  wire [5:0]plusOp;
  wire [6:0]plusOp__0;
  wire ram_full_fb_i_reg;
  wire ram_full_fb_i_reg_0;
  wire tstart_i_1_n_0;
  wire \tstrb_r_reg_n_0_[0] ;
  wire \tstrb_r_reg_n_0_[2] ;
  wire valid_pkt_chk_i_1_n_0;
  wire valid_pkt_chk_reg_n_0;
  wire valid_pkt_r_i_1_n_0;
  wire wdata_rslice1_n_0;
  wire wdata_rslice1_n_1;
  wire wdata_rslice1_n_10;
  wire wdata_rslice1_n_11;
  wire wdata_rslice1_n_12;
  wire wdata_rslice1_n_13;
  wire wdata_rslice1_n_14;
  wire wdata_rslice1_n_15;
  wire wdata_rslice1_n_16;
  wire wdata_rslice1_n_17;
  wire wdata_rslice1_n_18;
  wire wdata_rslice1_n_19;
  wire wdata_rslice1_n_2;
  wire wdata_rslice1_n_20;
  wire wdata_rslice1_n_21;
  wire wdata_rslice1_n_22;
  wire wdata_rslice1_n_23;
  wire wdata_rslice1_n_24;
  wire wdata_rslice1_n_25;
  wire wdata_rslice1_n_26;
  wire wdata_rslice1_n_27;
  wire wdata_rslice1_n_28;
  wire wdata_rslice1_n_29;
  wire wdata_rslice1_n_3;
  wire wdata_rslice1_n_30;
  wire wdata_rslice1_n_31;
  wire wdata_rslice1_n_4;
  wire wdata_rslice1_n_5;
  wire wdata_rslice1_n_6;
  wire wdata_rslice1_n_7;
  wire wdata_rslice1_n_8;
  wire wdata_rslice1_n_9;
  wire wdata_rslice2_n_3;
  wire wdata_rslice2_n_4;

  LUT4 #(
    .INIT(16'h2AFA)) 
    addr_ready_i_1
       (.I0(mcdf_to_awgen_tvalid),
        .I1(\aw_addr_r[31]_i_2_n_0 ),
        .I2(addr_ready),
        .I3(first_txn_byte),
        .O(addr_ready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    addr_ready_reg
       (.C(aclk),
        .CE(1'b1),
        .D(addr_ready_i_1_n_0),
        .Q(addr_ready),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    addr_rollover_r_reg
       (.C(aclk),
        .CE(mcdf_to_awgen_tvalid),
        .D(\gfwd_mode.storage_data1_reg[66] [65]),
        .Q(\gfwd_mode.storage_data1_reg[15] [6]),
        .R(Q));
  LUT3 #(
    .INIT(8'h2A)) 
    \aw_addr_r[31]_i_1 
       (.I0(mcdf_to_awgen_tvalid),
        .I1(\aw_addr_r[31]_i_2_n_0 ),
        .I2(addr_ready),
        .O(aw_id_r));
  LUT6 #(
    .INIT(64'h000000000000FF7F)) 
    \aw_addr_r[31]_i_2 
       (.I0(burst_count_reg__0[6]),
        .I1(burst_count_reg__0[5]),
        .I2(burst_count_reg__0[4]),
        .I3(wdata_rslice2_n_4),
        .I4(wdata_rslice2_n_3),
        .I5(\gfwd_mode.m_valid_i_reg_0 ),
        .O(\aw_addr_r[31]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[0] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [33]),
        .Q(S_PAYLOAD_DATA[13]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[10] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [43]),
        .Q(S_PAYLOAD_DATA[23]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[11] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [44]),
        .Q(S_PAYLOAD_DATA[24]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[12] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [45]),
        .Q(S_PAYLOAD_DATA[25]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[13] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [46]),
        .Q(S_PAYLOAD_DATA[26]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[14] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [47]),
        .Q(S_PAYLOAD_DATA[27]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[15] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [48]),
        .Q(S_PAYLOAD_DATA[28]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[16] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [49]),
        .Q(S_PAYLOAD_DATA[29]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[17] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [50]),
        .Q(S_PAYLOAD_DATA[30]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[18] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [51]),
        .Q(S_PAYLOAD_DATA[31]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[19] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [52]),
        .Q(S_PAYLOAD_DATA[32]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[1] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [34]),
        .Q(S_PAYLOAD_DATA[14]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[20] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [53]),
        .Q(S_PAYLOAD_DATA[33]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[21] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [54]),
        .Q(S_PAYLOAD_DATA[34]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[22] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [55]),
        .Q(S_PAYLOAD_DATA[35]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[23] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [56]),
        .Q(S_PAYLOAD_DATA[36]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[24] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [57]),
        .Q(S_PAYLOAD_DATA[37]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[25] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [58]),
        .Q(S_PAYLOAD_DATA[38]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[26] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [59]),
        .Q(S_PAYLOAD_DATA[39]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[27] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [60]),
        .Q(S_PAYLOAD_DATA[40]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[28] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [61]),
        .Q(S_PAYLOAD_DATA[41]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[29] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [62]),
        .Q(S_PAYLOAD_DATA[42]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[2] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [35]),
        .Q(S_PAYLOAD_DATA[15]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[30] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [63]),
        .Q(S_PAYLOAD_DATA[43]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[31] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [64]),
        .Q(S_PAYLOAD_DATA[44]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[3] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [36]),
        .Q(S_PAYLOAD_DATA[16]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[4] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [37]),
        .Q(S_PAYLOAD_DATA[17]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[5] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [38]),
        .Q(S_PAYLOAD_DATA[18]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[6] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [39]),
        .Q(S_PAYLOAD_DATA[19]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[7] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [40]),
        .Q(S_PAYLOAD_DATA[20]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[8] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [41]),
        .Q(S_PAYLOAD_DATA[21]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[9] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [42]),
        .Q(S_PAYLOAD_DATA[22]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_id_r_reg[0] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [0]),
        .Q(D[0]),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \aw_len_i[0]_i_1 
       (.I0(first_txn_byte),
        .I1(\aw_len_i[7]_i_3_n_0 ),
        .I2(awgen_to_mctf_payload[7]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hABBA)) 
    \aw_len_i[1]_i_1 
       (.I0(first_txn_byte),
        .I1(\aw_len_i[7]_i_3_n_0 ),
        .I2(awgen_to_mctf_payload[7]),
        .I3(awgen_to_mctf_payload[8]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hAAAABEEE)) 
    \aw_len_i[2]_i_1 
       (.I0(first_txn_byte),
        .I1(awgen_to_mctf_payload[9]),
        .I2(awgen_to_mctf_payload[8]),
        .I3(awgen_to_mctf_payload[7]),
        .I4(\aw_len_i[7]_i_3_n_0 ),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hAAAAAAAABEEEEEEE)) 
    \aw_len_i[3]_i_1 
       (.I0(first_txn_byte),
        .I1(awgen_to_mctf_payload[10]),
        .I2(awgen_to_mctf_payload[9]),
        .I3(awgen_to_mctf_payload[7]),
        .I4(awgen_to_mctf_payload[8]),
        .I5(\aw_len_i[7]_i_3_n_0 ),
        .O(p_0_in[3]));
  LUT4 #(
    .INIT(16'hAAEB)) 
    \aw_len_i[4]_i_1 
       (.I0(first_txn_byte),
        .I1(awgen_to_mctf_payload[11]),
        .I2(\aw_len_i[4]_i_2_n_0 ),
        .I3(\aw_len_i[7]_i_3_n_0 ),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \aw_len_i[4]_i_2 
       (.I0(awgen_to_mctf_payload[9]),
        .I1(awgen_to_mctf_payload[7]),
        .I2(awgen_to_mctf_payload[8]),
        .I3(awgen_to_mctf_payload[10]),
        .O(\aw_len_i[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hAAEB)) 
    \aw_len_i[5]_i_1 
       (.I0(first_txn_byte),
        .I1(awgen_to_mctf_payload[12]),
        .I2(\aw_len_i[5]_i_2_n_0 ),
        .I3(\aw_len_i[7]_i_3_n_0 ),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \aw_len_i[5]_i_2 
       (.I0(awgen_to_mctf_payload[10]),
        .I1(awgen_to_mctf_payload[8]),
        .I2(awgen_to_mctf_payload[7]),
        .I3(awgen_to_mctf_payload[9]),
        .I4(awgen_to_mctf_payload[11]),
        .O(\aw_len_i[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'hABBA)) 
    \aw_len_i[6]_i_1 
       (.I0(first_txn_byte),
        .I1(\aw_len_i[7]_i_3_n_0 ),
        .I2(awgen_to_mctf_payload[13]),
        .I3(\aw_len_i[7]_i_4_n_0 ),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hABBABABA)) 
    \aw_len_i[7]_i_2 
       (.I0(first_txn_byte),
        .I1(\aw_len_i[7]_i_3_n_0 ),
        .I2(awgen_to_mctf_payload[14]),
        .I3(awgen_to_mctf_payload[13]),
        .I4(\aw_len_i[7]_i_4_n_0 ),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \aw_len_i[7]_i_3 
       (.I0(awgen_to_mctf_tvalid),
        .I1(mcdf_to_awgen_tvalid),
        .O(\aw_len_i[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \aw_len_i[7]_i_4 
       (.I0(awgen_to_mctf_payload[12]),
        .I1(awgen_to_mctf_payload[11]),
        .I2(awgen_to_mctf_payload[9]),
        .I3(awgen_to_mctf_payload[7]),
        .I4(awgen_to_mctf_payload[8]),
        .I5(awgen_to_mctf_payload[10]),
        .O(\aw_len_i[7]_i_4_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \aw_len_i_reg[0] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(p_0_in[0]),
        .Q(awgen_to_mctf_payload[7]),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    \aw_len_i_reg[1] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(p_0_in[1]),
        .Q(awgen_to_mctf_payload[8]),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    \aw_len_i_reg[2] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(p_0_in[2]),
        .Q(awgen_to_mctf_payload[9]),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    \aw_len_i_reg[3] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(p_0_in[3]),
        .Q(awgen_to_mctf_payload[10]),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    \aw_len_i_reg[4] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(p_0_in[4]),
        .Q(awgen_to_mctf_payload[11]),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    \aw_len_i_reg[5] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(p_0_in[5]),
        .Q(awgen_to_mctf_payload[12]),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    \aw_len_i_reg[6] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(p_0_in[6]),
        .Q(awgen_to_mctf_payload[13]),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    \aw_len_i_reg[7] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(p_0_in[7]),
        .Q(awgen_to_mctf_payload[14]),
        .S(Q));
  design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized10 aw_rslice1
       (.ADDRA(ADDRA),
        .D(D[0]),
        .DI(DI),
        .E(E),
        .Q(awgen_to_mctf_payload),
        .aclk(aclk),
        .addr_ready_reg(awgen_to_mctf_tvalid),
        .areset_d1(areset_d1),
        .\aw_addr_r_reg[31] (S_PAYLOAD_DATA),
        .\gcc0.gc0.count_d1_reg[3] (\gcc0.gc0.count_d1_reg[3] ),
        .\greg_out.QSPO_reg[15] (\greg_out.QSPO_reg[15] ),
        .m_axi_awsize(m_axi_awsize),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .out(out));
  LUT1 #(
    .INIT(2'h1)) 
    \burst_count[0]_i_1 
       (.I0(burst_count_reg__0[0]),
        .O(plusOp__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \burst_count[1]_i_1 
       (.I0(burst_count_reg__0[0]),
        .I1(burst_count_reg__0[1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \burst_count[2]_i_1 
       (.I0(burst_count_reg__0[2]),
        .I1(burst_count_reg__0[0]),
        .I2(burst_count_reg__0[1]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \burst_count[3]_i_1 
       (.I0(burst_count_reg__0[3]),
        .I1(burst_count_reg__0[1]),
        .I2(burst_count_reg__0[0]),
        .I3(burst_count_reg__0[2]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \burst_count[4]_i_1 
       (.I0(burst_count_reg__0[4]),
        .I1(burst_count_reg__0[3]),
        .I2(burst_count_reg__0[1]),
        .I3(burst_count_reg__0[0]),
        .I4(burst_count_reg__0[2]),
        .O(\burst_count[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \burst_count[5]_i_1 
       (.I0(burst_count_reg__0[5]),
        .I1(burst_count_reg__0[2]),
        .I2(burst_count_reg__0[0]),
        .I3(burst_count_reg__0[1]),
        .I4(burst_count_reg__0[3]),
        .I5(burst_count_reg__0[4]),
        .O(plusOp__0[5]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \burst_count[6]_i_1 
       (.I0(awgen_to_mctf_tvalid),
        .I1(Q),
        .I2(first_txn_byte_reg_n_0),
        .I3(mcdf_to_awgen_tvalid),
        .O(\burst_count[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hA6AA)) 
    \burst_count[6]_i_2 
       (.I0(burst_count_reg__0[6]),
        .I1(burst_count_reg__0[4]),
        .I2(wdata_rslice2_n_4),
        .I3(burst_count_reg__0[5]),
        .O(plusOp__0[6]));
  FDRE #(
    .INIT(1'b0)) 
    \burst_count_reg[0] 
       (.C(aclk),
        .CE(mcdf_to_awgen_tvalid),
        .D(plusOp__0[0]),
        .Q(burst_count_reg__0[0]),
        .R(\burst_count[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_count_reg[1] 
       (.C(aclk),
        .CE(mcdf_to_awgen_tvalid),
        .D(plusOp__0[1]),
        .Q(burst_count_reg__0[1]),
        .R(\burst_count[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_count_reg[2] 
       (.C(aclk),
        .CE(mcdf_to_awgen_tvalid),
        .D(plusOp__0[2]),
        .Q(burst_count_reg__0[2]),
        .R(\burst_count[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_count_reg[3] 
       (.C(aclk),
        .CE(mcdf_to_awgen_tvalid),
        .D(plusOp__0[3]),
        .Q(burst_count_reg__0[3]),
        .R(\burst_count[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_count_reg[4] 
       (.C(aclk),
        .CE(mcdf_to_awgen_tvalid),
        .D(\burst_count[4]_i_1_n_0 ),
        .Q(burst_count_reg__0[4]),
        .R(\burst_count[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_count_reg[5] 
       (.C(aclk),
        .CE(mcdf_to_awgen_tvalid),
        .D(plusOp__0[5]),
        .Q(burst_count_reg__0[5]),
        .R(\burst_count[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_count_reg[6] 
       (.C(aclk),
        .CE(mcdf_to_awgen_tvalid),
        .D(plusOp__0[6]),
        .Q(burst_count_reg__0[6]),
        .R(\burst_count[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h2)) 
    first_txn_byte_i_1
       (.I0(awgen_to_mctf_tvalid),
        .I1(mcdf_to_awgen_tvalid),
        .O(first_txn_byte));
  FDSE #(
    .INIT(1'b0)) 
    first_txn_byte_reg
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(first_txn_byte),
        .Q(first_txn_byte_reg_n_0),
        .S(Q));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h3F2A)) 
    first_txn_i_1
       (.I0(awgen_to_mctf_tvalid),
        .I1(\gfwd_mode.storage_data1_reg[7] [4]),
        .I2(mcdf_to_awgen_tvalid),
        .I3(first_txn_reg_n_0),
        .O(first_txn_i_1_n_0));
  FDSE #(
    .INIT(1'b0)) 
    first_txn_reg
       (.C(aclk),
        .CE(1'b1),
        .D(first_txn_i_1_n_0),
        .Q(first_txn_reg_n_0),
        .S(Q));
  LUT2 #(
    .INIT(4'h2)) 
    \gcc0.gc0.count_d1[5]_i_1 
       (.I0(awgen_to_mctf_tvalid),
        .I1(ram_full_fb_i_reg_0),
        .O(\gcc0.gc0.count_d1_reg[5] ));
  LUT3 #(
    .INIT(8'hA8)) 
    \gfwd_mode.m_valid_i_i_1__3 
       (.I0(valid_pkt_chk_reg_n_0),
        .I1(awgen_to_mctf_tvalid),
        .I2(D[3]),
        .O(awgen_to_mcpf_tvalid));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gfwd_mode.storage_data1[13]_i_1 
       (.I0(awgen_to_mcpf_tvalid),
        .I1(areset_d1),
        .O(\gfwd_mode.storage_data1_reg[13] ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hAAA6)) 
    \gfwd_mode.storage_data1[1]_i_1 
       (.I0(packet_cnt_reg__0[0]),
        .I1(awgen_to_mcpf_tvalid),
        .I2(first_txn_reg_n_0),
        .I3(D[3]),
        .O(\gfwd_mode.storage_data1_reg[15] [0]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'hA9AAAAAA)) 
    \gfwd_mode.storage_data1[2]_i_1 
       (.I0(packet_cnt_reg__0[1]),
        .I1(D[3]),
        .I2(first_txn_reg_n_0),
        .I3(awgen_to_mcpf_tvalid),
        .I4(packet_cnt_reg__0[0]),
        .O(\gfwd_mode.storage_data1_reg[15] [1]));
  LUT6 #(
    .INIT(64'hA9AAAAAAAAAAAAAA)) 
    \gfwd_mode.storage_data1[3]_i_1 
       (.I0(packet_cnt_reg__0[2]),
        .I1(D[3]),
        .I2(first_txn_reg_n_0),
        .I3(awgen_to_mcpf_tvalid),
        .I4(packet_cnt_reg__0[0]),
        .I5(packet_cnt_reg__0[1]),
        .O(\gfwd_mode.storage_data1_reg[15] [2]));
  LUT5 #(
    .INIT(32'hA9AAAAAA)) 
    \gfwd_mode.storage_data1[4]_i_1 
       (.I0(packet_cnt_reg__0[3]),
        .I1(D[3]),
        .I2(first_txn_reg_n_0),
        .I3(awgen_to_mcpf_tvalid),
        .I4(wdata_rslice2_n_3),
        .O(\gfwd_mode.storage_data1_reg[15] [3]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hBB3B)) 
    \gfwd_mode.storage_data1[4]_i_1__0 
       (.I0(R),
        .I1(\tstrb_r_reg_n_0_[0] ),
        .I2(\tstrb_r_reg_n_0_[2] ),
        .I3(R1_in),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hA9AAAAAAAAAAAAAA)) 
    \gfwd_mode.storage_data1[5]_i_1 
       (.I0(packet_cnt_reg__0[4]),
        .I1(D[3]),
        .I2(first_txn_reg_n_0),
        .I3(awgen_to_mcpf_tvalid),
        .I4(packet_cnt_reg__0[3]),
        .I5(wdata_rslice2_n_3),
        .O(\gfwd_mode.storage_data1_reg[15] [4]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB3)) 
    \gfwd_mode.storage_data1[5]_i_1__0 
       (.I0(\tstrb_r_reg_n_0_[2] ),
        .I1(\tstrb_r_reg_n_0_[0] ),
        .I2(R),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hA9AAAAAAAAAAAAAA)) 
    \gfwd_mode.storage_data1[6]_i_1 
       (.I0(packet_cnt_reg__0[5]),
        .I1(D[3]),
        .I2(first_txn_reg_n_0),
        .I3(awgen_to_mcpf_tvalid),
        .I4(packet_cnt_reg__0[4]),
        .I5(\gfwd_mode.storage_data1[6]_i_2_n_0 ),
        .O(\gfwd_mode.storage_data1_reg[15] [5]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \gfwd_mode.storage_data1[6]_i_2 
       (.I0(packet_cnt_reg__0[3]),
        .I1(packet_cnt_reg__0[0]),
        .I2(packet_cnt_reg__0[1]),
        .I3(packet_cnt_reg__0[2]),
        .O(\gfwd_mode.storage_data1[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'hAAAB)) 
    \no_of_bytes[2]_i_1 
       (.I0(first_txn_byte),
        .I1(\gfwd_mode.storage_data1_reg[7] [5]),
        .I2(\aw_len_i[7]_i_3_n_0 ),
        .I3(D[6]),
        .O(\no_of_bytes[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hAAAAAABE)) 
    \no_of_bytes[3]_i_1 
       (.I0(first_txn_byte),
        .I1(D[6]),
        .I2(D[7]),
        .I3(\aw_len_i[7]_i_3_n_0 ),
        .I4(\gfwd_mode.storage_data1_reg[7] [5]),
        .O(\no_of_bytes[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAABEEE)) 
    \no_of_bytes[4]_i_1 
       (.I0(first_txn_byte),
        .I1(D[8]),
        .I2(D[7]),
        .I3(D[6]),
        .I4(\aw_len_i[7]_i_3_n_0 ),
        .I5(\gfwd_mode.storage_data1_reg[7] [5]),
        .O(\no_of_bytes[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAEB)) 
    \no_of_bytes[5]_i_1 
       (.I0(first_txn_byte),
        .I1(D[9]),
        .I2(\no_of_bytes[5]_i_2_n_0 ),
        .I3(\aw_len_i[7]_i_3_n_0 ),
        .I4(\gfwd_mode.storage_data1_reg[7] [5]),
        .O(\no_of_bytes[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \no_of_bytes[5]_i_2 
       (.I0(D[7]),
        .I1(D[6]),
        .I2(D[8]),
        .O(\no_of_bytes[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAEB)) 
    \no_of_bytes[6]_i_1 
       (.I0(first_txn_byte),
        .I1(D[10]),
        .I2(\no_of_bytes[6]_i_2_n_0 ),
        .I3(\aw_len_i[7]_i_3_n_0 ),
        .I4(\gfwd_mode.storage_data1_reg[7] [5]),
        .O(\no_of_bytes[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \no_of_bytes[6]_i_2 
       (.I0(D[8]),
        .I1(D[6]),
        .I2(D[7]),
        .I3(D[9]),
        .O(\no_of_bytes[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAABE)) 
    \no_of_bytes[7]_i_1 
       (.I0(first_txn_byte),
        .I1(D[11]),
        .I2(\no_of_bytes[8]_i_2_n_0 ),
        .I3(\aw_len_i[7]_i_3_n_0 ),
        .I4(\gfwd_mode.storage_data1_reg[7] [5]),
        .O(\no_of_bytes[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAABABAAABAAABAA)) 
    \no_of_bytes[8]_i_1 
       (.I0(first_txn_byte),
        .I1(\gfwd_mode.storage_data1_reg[7] [5]),
        .I2(\aw_len_i[7]_i_3_n_0 ),
        .I3(D[12]),
        .I4(D[11]),
        .I5(\no_of_bytes[8]_i_2_n_0 ),
        .O(\no_of_bytes[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \no_of_bytes[8]_i_2 
       (.I0(D[10]),
        .I1(D[9]),
        .I2(D[7]),
        .I3(D[6]),
        .I4(D[8]),
        .O(\no_of_bytes[8]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \no_of_bytes_reg[2] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\no_of_bytes[2]_i_1_n_0 ),
        .Q(D[6]),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    \no_of_bytes_reg[3] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\no_of_bytes[3]_i_1_n_0 ),
        .Q(D[7]),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    \no_of_bytes_reg[4] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\no_of_bytes[4]_i_1_n_0 ),
        .Q(D[8]),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    \no_of_bytes_reg[5] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\no_of_bytes[5]_i_1_n_0 ),
        .Q(D[9]),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    \no_of_bytes_reg[6] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\no_of_bytes[6]_i_1_n_0 ),
        .Q(D[10]),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    \no_of_bytes_reg[7] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\no_of_bytes[7]_i_1_n_0 ),
        .Q(D[11]),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    \no_of_bytes_reg[8] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\no_of_bytes[8]_i_1_n_0 ),
        .Q(D[12]),
        .S(Q));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \packet_cnt[0]_i_1 
       (.I0(packet_cnt_reg__0[0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \packet_cnt[1]_i_1 
       (.I0(packet_cnt_reg__0[0]),
        .I1(packet_cnt_reg__0[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \packet_cnt[2]_i_1 
       (.I0(packet_cnt_reg__0[2]),
        .I1(packet_cnt_reg__0[1]),
        .I2(packet_cnt_reg__0[0]),
        .O(\packet_cnt[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \packet_cnt[3]_i_1 
       (.I0(packet_cnt_reg__0[3]),
        .I1(packet_cnt_reg__0[0]),
        .I2(packet_cnt_reg__0[1]),
        .I3(packet_cnt_reg__0[2]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \packet_cnt[4]_i_1 
       (.I0(packet_cnt_reg__0[4]),
        .I1(packet_cnt_reg__0[2]),
        .I2(packet_cnt_reg__0[1]),
        .I3(packet_cnt_reg__0[0]),
        .I4(packet_cnt_reg__0[3]),
        .O(plusOp[4]));
  LUT5 #(
    .INIT(32'hFFFFFF80)) 
    \packet_cnt[5]_i_1 
       (.I0(mcdf_to_awgen_tvalid),
        .I1(\gfwd_mode.storage_data1_reg[7] [4]),
        .I2(first_txn_reg_n_0),
        .I3(awgen_to_mctf_tvalid),
        .I4(Q),
        .O(\packet_cnt[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \packet_cnt[5]_i_3 
       (.I0(packet_cnt_reg__0[5]),
        .I1(packet_cnt_reg__0[3]),
        .I2(packet_cnt_reg__0[0]),
        .I3(packet_cnt_reg__0[1]),
        .I4(packet_cnt_reg__0[2]),
        .I5(packet_cnt_reg__0[4]),
        .O(plusOp[5]));
  FDRE #(
    .INIT(1'b0)) 
    \packet_cnt_reg[0] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_2 ),
        .D(plusOp[0]),
        .Q(packet_cnt_reg__0[0]),
        .R(\packet_cnt[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \packet_cnt_reg[1] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_2 ),
        .D(plusOp[1]),
        .Q(packet_cnt_reg__0[1]),
        .R(\packet_cnt[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \packet_cnt_reg[2] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_2 ),
        .D(\packet_cnt[2]_i_1_n_0 ),
        .Q(packet_cnt_reg__0[2]),
        .R(\packet_cnt[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \packet_cnt_reg[3] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_2 ),
        .D(plusOp[3]),
        .Q(packet_cnt_reg__0[3]),
        .R(\packet_cnt[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \packet_cnt_reg[4] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_2 ),
        .D(plusOp[4]),
        .Q(packet_cnt_reg__0[4]),
        .R(\packet_cnt[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \packet_cnt_reg[5] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_2 ),
        .D(plusOp[5]),
        .Q(packet_cnt_reg__0[5]),
        .R(\packet_cnt[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \tdest_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .Q(D[2]),
        .R(Q));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    tstart_i_1
       (.I0(\gfwd_mode.storage_data1_reg[7] [5]),
        .I1(mcdf_to_awgen_tvalid),
        .I2(D[13]),
        .I3(awgen_to_mcpf_tvalid),
        .I4(Q),
        .O(tstart_i_1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    tstart_reg
       (.C(aclk),
        .CE(1'b1),
        .D(tstart_i_1_n_0),
        .Q(D[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tstrb_r_reg[0] 
       (.C(aclk),
        .CE(mcdf_to_awgen_tvalid),
        .D(\gfwd_mode.storage_data1_reg[7] [0]),
        .Q(\tstrb_r_reg_n_0_[0] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \tstrb_r_reg[1] 
       (.C(aclk),
        .CE(mcdf_to_awgen_tvalid),
        .D(\gfwd_mode.storage_data1_reg[7] [1]),
        .Q(R),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \tstrb_r_reg[2] 
       (.C(aclk),
        .CE(mcdf_to_awgen_tvalid),
        .D(\gfwd_mode.storage_data1_reg[7] [2]),
        .Q(\tstrb_r_reg_n_0_[2] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \tstrb_r_reg[3] 
       (.C(aclk),
        .CE(mcdf_to_awgen_tvalid),
        .D(\gfwd_mode.storage_data1_reg[7] [3]),
        .Q(R1_in),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \tuser_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[5] ),
        .Q(D[1]),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    valid_pkt_chk_i_1
       (.I0(mcdf_to_awgen_tvalid),
        .I1(awgen_to_mcpf_tvalid),
        .I2(valid_pkt_chk_reg_n_0),
        .O(valid_pkt_chk_i_1_n_0));
  FDSE #(
    .INIT(1'b0)) 
    valid_pkt_chk_reg
       (.C(aclk),
        .CE(1'b1),
        .D(valid_pkt_chk_i_1_n_0),
        .Q(valid_pkt_chk_reg_n_0),
        .S(Q));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h8B88)) 
    valid_pkt_r_i_1
       (.I0(\gfwd_mode.storage_data1_reg[7] [4]),
        .I1(mcdf_to_awgen_tvalid),
        .I2(awgen_to_mcpf_tvalid),
        .I3(D[3]),
        .O(valid_pkt_r_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    valid_pkt_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(valid_pkt_r_i_1_n_0),
        .Q(D[3]),
        .R(Q));
  design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized2_166 wdata_rslice1
       (.Q({wdata_rslice1_n_0,wdata_rslice1_n_1,wdata_rslice1_n_2,wdata_rslice1_n_3,wdata_rslice1_n_4,wdata_rslice1_n_5,wdata_rslice1_n_6,wdata_rslice1_n_7,wdata_rslice1_n_8,wdata_rslice1_n_9,wdata_rslice1_n_10,wdata_rslice1_n_11,wdata_rslice1_n_12,wdata_rslice1_n_13,wdata_rslice1_n_14,wdata_rslice1_n_15,wdata_rslice1_n_16,wdata_rslice1_n_17,wdata_rslice1_n_18,wdata_rslice1_n_19,wdata_rslice1_n_20,wdata_rslice1_n_21,wdata_rslice1_n_22,wdata_rslice1_n_23,wdata_rslice1_n_24,wdata_rslice1_n_25,wdata_rslice1_n_26,wdata_rslice1_n_27,wdata_rslice1_n_28,wdata_rslice1_n_29,wdata_rslice1_n_30,wdata_rslice1_n_31}),
        .aclk(aclk),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg_1 ),
        .\gfwd_mode.storage_data1_reg[32]_0 (\gfwd_mode.storage_data1_reg[66] [32:1]));
  design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized11 wdata_rslice2
       (.D(awgen_to_mctf_tvalid),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ),
        .Q(burst_count_reg__0),
        .aclk(aclk),
        .addr_ready(addr_ready),
        .areset_d1(areset_d1),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_reg_0 ),
        .\gfwd_mode.storage_data1_reg[32]_0 ({wdata_rslice1_n_0,wdata_rslice1_n_1,wdata_rslice1_n_2,wdata_rslice1_n_3,wdata_rslice1_n_4,wdata_rslice1_n_5,wdata_rslice1_n_6,wdata_rslice1_n_7,wdata_rslice1_n_8,wdata_rslice1_n_9,wdata_rslice1_n_10,wdata_rslice1_n_11,wdata_rslice1_n_12,wdata_rslice1_n_13,wdata_rslice1_n_14,wdata_rslice1_n_15,wdata_rslice1_n_16,wdata_rslice1_n_17,wdata_rslice1_n_18,wdata_rslice1_n_19,wdata_rslice1_n_20,wdata_rslice1_n_21,wdata_rslice1_n_22,wdata_rslice1_n_23,wdata_rslice1_n_24,wdata_rslice1_n_25,wdata_rslice1_n_26,wdata_rslice1_n_27,wdata_rslice1_n_28,wdata_rslice1_n_29,wdata_rslice1_n_30,wdata_rslice1_n_31}),
        .\gfwd_mode.storage_data1_reg[33]_0 (wdata_rslice2_n_3),
        .\gfwd_mode.storage_data1_reg[33]_1 (wdata_rslice2_n_4),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .mcdf_to_awgen_tvalid(mcdf_to_awgen_tvalid),
        .\packet_cnt_reg[2] (packet_cnt_reg__0[2:0]),
        .ram_full_fb_i_reg(ram_full_fb_i_reg));
endmodule

module design_1_axi_vfifo_ctrl_0_0_vfifo_mm2s
   (curr_state,
    m_axis_tvalid,
    we_mm2s_valid,
    Q_reg,
    \gfwd_mode.storage_data1_reg[34] ,
    curr_state_reg_0,
    mm2s_to_tdf_tvalid,
    \gpregsm1.curr_fwft_state_reg[1] ,
    \gpregsm1.curr_fwft_state_reg[1]_0 ,
    m_axi_rready,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.m_valid_i_reg ,
    Q,
    aclk,
    m_axis_tready,
    mem_init_done,
    D,
    \goreg_bm.dout_i_reg[12] ,
    \goreg_bm.dout_i_reg[9] ,
    \goreg_bm.dout_i_reg[12]_0 ,
    \goreg_bm.dout_i_reg[6] ,
    \goreg_bm.dout_i_reg[7] ,
    \goreg_bm.dout_i_reg[8] ,
    \goreg_bm.dout_i_reg[9]_0 ,
    \goreg_bm.dout_i_reg[10] ,
    out,
    areset_d1,
    m_axi_rvalid,
    sdp_rd_addr_in_i,
    m_axi_rdata);
  output curr_state;
  output m_axis_tvalid;
  output we_mm2s_valid;
  output [40:0]Q_reg;
  output \gfwd_mode.storage_data1_reg[34] ;
  output curr_state_reg_0;
  output mm2s_to_tdf_tvalid;
  output \gpregsm1.curr_fwft_state_reg[1] ;
  output \gpregsm1.curr_fwft_state_reg[1]_0 ;
  output m_axi_rready;
  output \gfwd_mode.storage_data1_reg[0] ;
  output \gfwd_mode.m_valid_i_reg ;
  input [0:0]Q;
  input aclk;
  input m_axis_tready;
  input mem_init_done;
  input [6:0]D;
  input [8:0]\goreg_bm.dout_i_reg[12] ;
  input \goreg_bm.dout_i_reg[9] ;
  input \goreg_bm.dout_i_reg[12]_0 ;
  input \goreg_bm.dout_i_reg[6] ;
  input \goreg_bm.dout_i_reg[7] ;
  input \goreg_bm.dout_i_reg[8] ;
  input \goreg_bm.dout_i_reg[9]_0 ;
  input \goreg_bm.dout_i_reg[10] ;
  input out;
  input areset_d1;
  input m_axi_rvalid;
  input sdp_rd_addr_in_i;
  input [31:0]m_axi_rdata;

  wire [6:0]D;
  wire [0:0]Q;
  wire [40:0]Q_reg;
  wire accept_data;
  wire aclk;
  wire areset_d1;
  wire curr_state;
  wire curr_state_i_3__0_n_0;
  wire curr_state_reg_0;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire \gfwd_mode.storage_data1_reg[34] ;
  wire \goreg_bm.dout_i_reg[10] ;
  wire [8:0]\goreg_bm.dout_i_reg[12] ;
  wire \goreg_bm.dout_i_reg[12]_0 ;
  wire \goreg_bm.dout_i_reg[6] ;
  wire \goreg_bm.dout_i_reg[7] ;
  wire \goreg_bm.dout_i_reg[8] ;
  wire \goreg_bm.dout_i_reg[9] ;
  wire \goreg_bm.dout_i_reg[9]_0 ;
  wire \gpregsm1.curr_fwft_state_reg[1] ;
  wire \gpregsm1.curr_fwft_state_reg[1]_0 ;
  wire [31:0]m_axi_rdata;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire [31:0]m_axis_payload_wr_in_i;
  wire m_axis_tready;
  wire m_axis_tvalid;
  wire m_axis_tvalid_wr_in_i;
  wire mem_init_done;
  wire mm2s_to_tdf_tvalid;
  wire next_state;
  wire out;
  wire p_0_out;
  wire sdp_rd_addr_in_i;
  wire [6:0]tlen_cntr;
  wire [6:0]tlen_cntr_reg;
  wire \tlen_cntr_reg[4]_i_3_n_0 ;
  wire \tlen_cntr_reg[5]_i_3_n_0 ;
  wire we_mm2s_valid;

  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    curr_state_i_3__0
       (.I0(tlen_cntr_reg[5]),
        .I1(tlen_cntr_reg[3]),
        .I2(tlen_cntr_reg[2]),
        .I3(tlen_cntr_reg[4]),
        .I4(tlen_cntr_reg[6]),
        .O(curr_state_i_3__0_n_0));
  FDRE curr_state_reg
       (.C(aclk),
        .CE(1'b1),
        .D(next_state),
        .Q(curr_state),
        .R(Q));
  design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized12 mm2s_in_reg_slice_inst
       (.E(accept_data),
        .Q(m_axis_payload_wr_in_i),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .empty_fwft_i_reg(p_0_out),
        .\gfwd_mode.m_valid_i_reg_0 (m_axis_tvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axis_tready(m_axis_tready),
        .m_axis_tvalid_wr_in_i(m_axis_tvalid_wr_in_i),
        .out(out));
  design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized13 mm2s_out_reg_slice_inst
       (.D(tlen_cntr),
        .E(accept_data),
        .Q(tlen_cntr_reg),
        .Q_reg(Q_reg),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .curr_state_reg(curr_state_reg_0),
        .curr_state_reg_0(curr_state),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0] ),
        .\gfwd_mode.storage_data1_reg[31]_0 (p_0_out),
        .\gfwd_mode.storage_data1_reg[34]_0 (\gfwd_mode.storage_data1_reg[34] ),
        .\goreg_bm.dout_i_reg[10] (\goreg_bm.dout_i_reg[10] ),
        .\goreg_bm.dout_i_reg[12] (\goreg_bm.dout_i_reg[12] ),
        .\goreg_bm.dout_i_reg[12]_0 (\goreg_bm.dout_i_reg[12]_0 ),
        .\goreg_bm.dout_i_reg[14] ({D,m_axis_payload_wr_in_i}),
        .\goreg_bm.dout_i_reg[6] (\goreg_bm.dout_i_reg[6] ),
        .\goreg_bm.dout_i_reg[7] (\goreg_bm.dout_i_reg[7] ),
        .\goreg_bm.dout_i_reg[8] (\goreg_bm.dout_i_reg[8] ),
        .\goreg_bm.dout_i_reg[9] (\goreg_bm.dout_i_reg[9] ),
        .\goreg_bm.dout_i_reg[9]_0 (\goreg_bm.dout_i_reg[9]_0 ),
        .\gpregsm1.curr_fwft_state_reg[1] (\gpregsm1.curr_fwft_state_reg[1] ),
        .\gpregsm1.curr_fwft_state_reg[1]_0 (\gpregsm1.curr_fwft_state_reg[1]_0 ),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axis_tready(m_axis_tready),
        .m_axis_tvalid(m_axis_tvalid),
        .m_axis_tvalid_wr_in_i(m_axis_tvalid_wr_in_i),
        .mem_init_done(mem_init_done),
        .mm2s_to_tdf_tvalid(mm2s_to_tdf_tvalid),
        .next_state(next_state),
        .out(out),
        .sdp_rd_addr_in_i(sdp_rd_addr_in_i),
        .\tlen_cntr_reg_reg[2] (\tlen_cntr_reg[4]_i_3_n_0 ),
        .\tlen_cntr_reg_reg[3] (\tlen_cntr_reg[5]_i_3_n_0 ),
        .\tlen_cntr_reg_reg[5] (curr_state_i_3__0_n_0),
        .we_mm2s_valid(we_mm2s_valid));
  LUT2 #(
    .INIT(4'hE)) 
    \tlen_cntr_reg[4]_i_3 
       (.I0(tlen_cntr_reg[2]),
        .I1(tlen_cntr_reg[3]),
        .O(\tlen_cntr_reg[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \tlen_cntr_reg[5]_i_3 
       (.I0(tlen_cntr_reg[3]),
        .I1(tlen_cntr_reg[2]),
        .I2(tlen_cntr_reg[4]),
        .O(\tlen_cntr_reg[5]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \tlen_cntr_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(tlen_cntr[0]),
        .Q(tlen_cntr_reg[0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \tlen_cntr_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(tlen_cntr[1]),
        .Q(tlen_cntr_reg[1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \tlen_cntr_reg_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(tlen_cntr[2]),
        .Q(tlen_cntr_reg[2]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \tlen_cntr_reg_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(tlen_cntr[3]),
        .Q(tlen_cntr_reg[3]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \tlen_cntr_reg_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(tlen_cntr[4]),
        .Q(tlen_cntr_reg[4]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \tlen_cntr_reg_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(tlen_cntr[5]),
        .Q(tlen_cntr_reg[5]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \tlen_cntr_reg_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(tlen_cntr[6]),
        .Q(tlen_cntr_reg[6]),
        .R(Q));
endmodule

module design_1_axi_vfifo_ctrl_0_0_vfifo_reset_blk
   (ram_rstram_b,
    Q,
    ram_rstram_b_0,
    aclk,
    POR_A,
    POR_A_1,
    aresetn);
  output ram_rstram_b;
  output [1:0]Q;
  output ram_rstram_b_0;
  input aclk;
  input POR_A;
  input POR_A_1;
  input aresetn;

  wire POR_A;
  wire POR_A_1;
  wire [1:0]Q;
  wire aclk;
  wire aresetn;
  wire inverted_reset;
  wire ram_rstram_b;
  wire ram_rstram_b_0;
  (* async_reg = "true" *) (* msgon = "false" *) wire wr_rst_asreg;
  (* async_reg = "true" *) (* msgon = "false" *) wire wr_rst_asreg_d1;
  (* async_reg = "true" *) (* msgon = "false" *) wire wr_rst_asreg_d2;
  wire [14:0]wr_rst_i;
  wire \wr_rst_reg[15]_i_1_n_0 ;

  LUT2 #(
    .INIT(4'hE)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3 
       (.I0(Q[1]),
        .I1(POR_A),
        .O(ram_rstram_b));
  LUT2 #(
    .INIT(4'hE)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__0 
       (.I0(Q[1]),
        .I1(POR_A_1),
        .O(ram_rstram_b_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b0)) 
    wr_rst_asreg_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_asreg),
        .Q(wr_rst_asreg_d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b0)) 
    wr_rst_asreg_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_asreg_d1),
        .Q(wr_rst_asreg_d2),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    wr_rst_asreg_i_1
       (.I0(aresetn),
        .O(inverted_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDSE wr_rst_asreg_reg
       (.C(aclk),
        .CE(wr_rst_asreg_d1),
        .D(1'b0),
        .Q(wr_rst_asreg),
        .S(inverted_reset));
  LUT2 #(
    .INIT(4'h2)) 
    \wr_rst_reg[15]_i_1 
       (.I0(wr_rst_asreg),
        .I1(wr_rst_asreg_d2),
        .O(\wr_rst_reg[15]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    \wr_rst_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(wr_rst_i[0]),
        .S(\wr_rst_reg[15]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[9]),
        .Q(wr_rst_i[10]),
        .S(\wr_rst_reg[15]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[10]),
        .Q(wr_rst_i[11]),
        .S(\wr_rst_reg[15]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[11]),
        .Q(wr_rst_i[12]),
        .S(\wr_rst_reg[15]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[12]),
        .Q(wr_rst_i[13]),
        .S(\wr_rst_reg[15]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[13]),
        .Q(wr_rst_i[14]),
        .S(\wr_rst_reg[15]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[14]),
        .Q(Q[1]),
        .S(\wr_rst_reg[15]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[0]),
        .Q(Q[0]),
        .S(\wr_rst_reg[15]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(wr_rst_i[2]),
        .S(\wr_rst_reg[15]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[2]),
        .Q(wr_rst_i[3]),
        .S(\wr_rst_reg[15]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[3]),
        .Q(wr_rst_i[4]),
        .S(\wr_rst_reg[15]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[4]),
        .Q(wr_rst_i[5]),
        .S(\wr_rst_reg[15]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[5]),
        .Q(wr_rst_i[6]),
        .S(\wr_rst_reg[15]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[6]),
        .Q(wr_rst_i[7]),
        .S(\wr_rst_reg[15]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[7]),
        .Q(wr_rst_i[8]),
        .S(\wr_rst_reg[15]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[8]),
        .Q(wr_rst_i[9]),
        .S(\wr_rst_reg[15]_i_1_n_0 ));
endmodule

module design_1_axi_vfifo_ctrl_0_0_vfifo_s2mm
   (areset_d1,
    E,
    \gfwd_mode.storage_data1_reg[33] ,
    PAYLOAD_S2MM,
    \tdest_r_reg[0] ,
    \tuser_r_reg[0] ,
    \gfwd_mode.m_valid_i_reg ,
    TPAYLOAD_S2MM,
    s_axis_tready,
    Q,
    aclk,
    \gfwd_mode.storage_data1_reg[65] ,
    mcdf_to_awgen_tvalid,
    awgen_to_mctf_tvalid,
    D,
    \s_axis_tid[0] ,
    TREADY_S2MM,
    s_axis_tvalid);
  output areset_d1;
  output [0:0]E;
  output \gfwd_mode.storage_data1_reg[33] ;
  output [5:0]PAYLOAD_S2MM;
  output \tdest_r_reg[0] ;
  output \tuser_r_reg[0] ;
  output \gfwd_mode.m_valid_i_reg ;
  output [32:0]TPAYLOAD_S2MM;
  output s_axis_tready;
  input [0:0]Q;
  input aclk;
  input [0:0]\gfwd_mode.storage_data1_reg[65] ;
  input mcdf_to_awgen_tvalid;
  input awgen_to_mctf_tvalid;
  input [1:0]D;
  input [39:0]\s_axis_tid[0] ;
  input TREADY_S2MM;
  input s_axis_tvalid;

  wire [1:0]D;
  wire [0:0]E;
  wire [5:0]PAYLOAD_S2MM;
  wire [0:0]Q;
  wire [32:0]TPAYLOAD_S2MM;
  wire TREADY_S2MM;
  wire aclk;
  wire arb_granularity0;
  wire \arb_granularity[0]_i_1_n_0 ;
  wire [6:0]arb_granularity_reg__0;
  wire areset_d1;
  wire awgen_to_mctf_tvalid;
  wire end_of_txn1;
  wire \end_of_txn[1]_i_2_n_0 ;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[33] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[65] ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_3 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_4 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_44 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_45 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_5 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_50 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_51 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_52 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_53 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_6 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_7 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_8 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_9 ;
  wire mcdf_to_awgen_tvalid;
  wire mux4_out0;
  wire p_0_in;
  wire p_0_out;
  wire p_0_out_0;
  wire [8:8]payload_s2mm_awg1;
  wire [6:1]plusOp;
  wire s2mm_awgen_rslice1_n_1;
  wire [39:0]\s_axis_tid[0] ;
  wire s_axis_tready;
  wire s_axis_tready_i;
  wire s_axis_tvalid;
  wire start_of_pkt;
  wire start_of_txn;
  wire [9:0]storage_data1;
  wire \tdest_r_reg[0] ;
  wire tid_r;
  wire [1:0]tstart_reg;
  wire \tuser_r_reg[0] ;

  LUT1 #(
    .INIT(2'h1)) 
    \arb_granularity[0]_i_1 
       (.I0(arb_granularity_reg__0[0]),
        .O(\arb_granularity[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \arb_granularity[1]_i_1 
       (.I0(arb_granularity_reg__0[0]),
        .I1(arb_granularity_reg__0[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \arb_granularity[2]_i_1 
       (.I0(arb_granularity_reg__0[0]),
        .I1(arb_granularity_reg__0[1]),
        .I2(arb_granularity_reg__0[2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \arb_granularity[3]_i_1 
       (.I0(arb_granularity_reg__0[1]),
        .I1(arb_granularity_reg__0[0]),
        .I2(arb_granularity_reg__0[2]),
        .I3(arb_granularity_reg__0[3]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \arb_granularity[4]_i_1 
       (.I0(arb_granularity_reg__0[2]),
        .I1(arb_granularity_reg__0[0]),
        .I2(arb_granularity_reg__0[1]),
        .I3(arb_granularity_reg__0[3]),
        .I4(arb_granularity_reg__0[4]),
        .O(plusOp[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \arb_granularity[5]_i_1 
       (.I0(arb_granularity_reg__0[3]),
        .I1(arb_granularity_reg__0[1]),
        .I2(arb_granularity_reg__0[0]),
        .I3(arb_granularity_reg__0[2]),
        .I4(arb_granularity_reg__0[4]),
        .I5(arb_granularity_reg__0[5]),
        .O(plusOp[5]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \arb_granularity[6]_i_3 
       (.I0(arb_granularity_reg__0[4]),
        .I1(arb_granularity_reg__0[2]),
        .I2(arb_granularity_reg__0[0]),
        .I3(arb_granularity_reg__0[1]),
        .I4(arb_granularity_reg__0[3]),
        .I5(arb_granularity_reg__0[5]),
        .O(plusOp[6]));
  FDRE #(
    .INIT(1'b0)) 
    \arb_granularity_reg[0] 
       (.C(aclk),
        .CE(arb_granularity0),
        .D(\arb_granularity[0]_i_1_n_0 ),
        .Q(arb_granularity_reg__0[0]),
        .R(\gno_bkp_on_tready.s2mm_input_rslice_n_45 ));
  FDRE #(
    .INIT(1'b0)) 
    \arb_granularity_reg[1] 
       (.C(aclk),
        .CE(arb_granularity0),
        .D(plusOp[1]),
        .Q(arb_granularity_reg__0[1]),
        .R(\gno_bkp_on_tready.s2mm_input_rslice_n_45 ));
  FDRE #(
    .INIT(1'b0)) 
    \arb_granularity_reg[2] 
       (.C(aclk),
        .CE(arb_granularity0),
        .D(plusOp[2]),
        .Q(arb_granularity_reg__0[2]),
        .R(\gno_bkp_on_tready.s2mm_input_rslice_n_45 ));
  FDRE #(
    .INIT(1'b0)) 
    \arb_granularity_reg[3] 
       (.C(aclk),
        .CE(arb_granularity0),
        .D(plusOp[3]),
        .Q(arb_granularity_reg__0[3]),
        .R(\gno_bkp_on_tready.s2mm_input_rslice_n_45 ));
  FDRE #(
    .INIT(1'b0)) 
    \arb_granularity_reg[4] 
       (.C(aclk),
        .CE(arb_granularity0),
        .D(plusOp[4]),
        .Q(arb_granularity_reg__0[4]),
        .R(\gno_bkp_on_tready.s2mm_input_rslice_n_45 ));
  FDRE #(
    .INIT(1'b0)) 
    \arb_granularity_reg[5] 
       (.C(aclk),
        .CE(arb_granularity0),
        .D(plusOp[5]),
        .Q(arb_granularity_reg__0[5]),
        .R(\gno_bkp_on_tready.s2mm_input_rslice_n_45 ));
  FDRE #(
    .INIT(1'b0)) 
    \arb_granularity_reg[6] 
       (.C(aclk),
        .CE(arb_granularity0),
        .D(plusOp[6]),
        .Q(arb_granularity_reg__0[6]),
        .R(\gno_bkp_on_tready.s2mm_input_rslice_n_45 ));
  LUT3 #(
    .INIT(8'h40)) 
    \end_of_txn[0]_i_2 
       (.I0(\end_of_txn[1]_i_2_n_0 ),
        .I1(arb_granularity_reg__0[6]),
        .I2(p_0_in),
        .O(end_of_txn1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \end_of_txn[1]_i_2 
       (.I0(arb_granularity_reg__0[0]),
        .I1(arb_granularity_reg__0[1]),
        .I2(arb_granularity_reg__0[2]),
        .I3(arb_granularity_reg__0[3]),
        .I4(arb_granularity_reg__0[4]),
        .I5(arb_granularity_reg__0[5]),
        .O(\end_of_txn[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \end_of_txn_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gno_bkp_on_tready.s2mm_input_rslice_n_51 ),
        .Q(payload_s2mm_awg1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \end_of_txn_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gno_bkp_on_tready.s2mm_input_rslice_n_50 ),
        .Q(p_0_in),
        .R(Q));
  design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized0 \gno_bkp_on_tready.s2mm_input_rslice 
       (.D({start_of_txn,start_of_pkt}),
        .E(E),
        .Q({\gno_bkp_on_tready.s2mm_input_rslice_n_4 ,\gno_bkp_on_tready.s2mm_input_rslice_n_5 ,\gno_bkp_on_tready.s2mm_input_rslice_n_6 ,\gno_bkp_on_tready.s2mm_input_rslice_n_7 ,\gno_bkp_on_tready.s2mm_input_rslice_n_8 ,\gno_bkp_on_tready.s2mm_input_rslice_n_9 ,mux4_out0,TPAYLOAD_S2MM}),
        .SR(\gno_bkp_on_tready.s2mm_input_rslice_n_45 ),
        .aclk(aclk),
        .\arb_granularity_reg[0] (arb_granularity0),
        .\arb_granularity_reg[0]_0 (\end_of_txn[1]_i_2_n_0 ),
        .\arb_granularity_reg[6] (arb_granularity_reg__0[6]),
        .end_of_txn1(end_of_txn1),
        .\end_of_txn_reg[0] (\gno_bkp_on_tready.s2mm_input_rslice_n_51 ),
        .\end_of_txn_reg[1] (\gno_bkp_on_tready.s2mm_input_rslice_n_50 ),
        .\gfwd_mode.areset_d1_reg (areset_d1),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.m_valid_i_reg_1 (\gno_bkp_on_tready.s2mm_input_rslice_n_53 ),
        .\gfwd_mode.storage_data1_reg[9]_0 (p_0_out_0),
        .p_0_in(p_0_in),
        .p_0_out(p_0_out),
        .payload_s2mm_awg1(payload_s2mm_awg1),
        .\s_axis_tid[0] (\s_axis_tid[0] ),
        .s_axis_tready_i(s_axis_tready_i),
        .s_axis_tvalid(s_axis_tvalid),
        .tid_r(tid_r),
        .\tid_r_reg[0] (\gno_bkp_on_tready.s2mm_input_rslice_n_52 ),
        .tstart_reg(tstart_reg),
        .\tstart_reg_reg[0] (\gno_bkp_on_tready.s2mm_input_rslice_n_44 ),
        .\tstart_reg_reg[1] (\gno_bkp_on_tready.s2mm_input_rslice_n_3 ),
        .\wr_rst_reg_reg[15] (Q));
  FDRE #(
    .INIT(1'b0)) 
    \gno_bkp_on_tready.s_axis_tready_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(TREADY_S2MM),
        .Q(s_axis_tready_i),
        .R(Q));
  design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized1 s2mm_awgen_rslice1
       (.D({start_of_txn,payload_s2mm_awg1,start_of_pkt,mux4_out0,\gno_bkp_on_tready.s2mm_input_rslice_n_9 ,\gno_bkp_on_tready.s2mm_input_rslice_n_5 ,\gno_bkp_on_tready.s2mm_input_rslice_n_6 ,\gno_bkp_on_tready.s2mm_input_rslice_n_7 ,\gno_bkp_on_tready.s2mm_input_rslice_n_8 ,\gno_bkp_on_tready.s2mm_input_rslice_n_4 }),
        .E(s2mm_awgen_rslice1_n_1),
        .Q(Q),
        .aclk(aclk),
        .\end_of_txn_reg[0] (p_0_out_0),
        .\gfwd_mode.m_valid_i_reg_0 (areset_d1),
        .\gfwd_mode.storage_data1_reg[9]_0 (storage_data1),
        .\gno_bkp_on_tready.s_axis_tready_i_reg (\gno_bkp_on_tready.s2mm_input_rslice_n_53 ),
        .p_0_out(p_0_out),
        .s_axis_tready(s_axis_tready),
        .s_axis_tready_i(s_axis_tready_i));
  design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized1_154 s2mm_awgen_rslice2
       (.D(D),
        .E(s2mm_awgen_rslice1_n_1),
        .PAYLOAD_S2MM(PAYLOAD_S2MM),
        .aclk(aclk),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .\gfwd_mode.storage_data1_reg[33] (\gfwd_mode.storage_data1_reg[33] ),
        .\gfwd_mode.storage_data1_reg[65] (\gfwd_mode.storage_data1_reg[65] ),
        .\gfwd_mode.storage_data1_reg[9]_0 (storage_data1),
        .mcdf_to_awgen_tvalid(mcdf_to_awgen_tvalid),
        .\tdest_r_reg[0] (\tdest_r_reg[0] ),
        .\tuser_r_reg[0] (\tuser_r_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \tid_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gno_bkp_on_tready.s2mm_input_rslice_n_52 ),
        .Q(tid_r),
        .R(Q));
  FDSE #(
    .INIT(1'b1)) 
    \tstart_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gno_bkp_on_tready.s2mm_input_rslice_n_44 ),
        .Q(tstart_reg[0]),
        .S(Q));
  FDSE #(
    .INIT(1'b1)) 
    \tstart_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gno_bkp_on_tready.s2mm_input_rslice_n_3 ),
        .Q(tstart_reg[1]),
        .S(Q));
endmodule

module design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr
   (ram_full_fb_i_reg,
    comp0,
    ram_empty_i_reg,
    Q,
    \gcc0.gc0.count_d1_reg[2]_0 ,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    p_8_out,
    out,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    \gc0.count_reg[3] ,
    \gnstage1.q_dly_reg[1][0] ,
    \gc0.count_d1_reg[3] ,
    p_19_out,
    aclk);
  output ram_full_fb_i_reg;
  output comp0;
  output ram_empty_i_reg;
  output [3:0]Q;
  output [2:0]\gcc0.gc0.count_d1_reg[2]_0 ;
  output \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input p_8_out;
  input out;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input [3:0]\gc0.count_reg[3] ;
  input \gnstage1.q_dly_reg[1][0] ;
  input [3:0]\gc0.count_d1_reg[3] ;
  input p_19_out;
  input aclk;

  wire [3:0]Q;
  wire aclk;
  wire comp0;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [3:0]\gc0.count_reg[3] ;
  wire [2:0]\gcc0.gc0.count_d1_reg[2]_0 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  wire \gnstage1.q_dly_reg[1][0] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire out;
  wire [3:3]p_13_out;
  wire p_19_out;
  wire p_8_out;
  wire [3:0]plusOp__0;
  wire ram_empty_fb_i_i_4_n_0;
  wire ram_empty_fb_i_i_5_n_0;
  wire ram_empty_i_reg;
  wire ram_full_fb_i_i_2_n_0;
  wire ram_full_fb_i_i_3_n_0;
  wire ram_full_fb_i_reg;

  LUT1 #(
    .INIT(2'h1)) 
    \gcc0.gc0.count[0]_i_1 
       (.I0(\gcc0.gc0.count_d1_reg[2]_0 [0]),
        .O(plusOp__0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc0.count[1]_i_1 
       (.I0(\gcc0.gc0.count_d1_reg[2]_0 [0]),
        .I1(\gcc0.gc0.count_d1_reg[2]_0 [1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gcc0.gc0.count[2]_i_1 
       (.I0(\gcc0.gc0.count_d1_reg[2]_0 [0]),
        .I1(\gcc0.gc0.count_d1_reg[2]_0 [1]),
        .I2(\gcc0.gc0.count_d1_reg[2]_0 [2]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gcc0.gc0.count[3]_i_1 
       (.I0(\gcc0.gc0.count_d1_reg[2]_0 [1]),
        .I1(\gcc0.gc0.count_d1_reg[2]_0 [0]),
        .I2(\gcc0.gc0.count_d1_reg[2]_0 [2]),
        .I3(p_13_out),
        .O(plusOp__0[3]));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(p_19_out),
        .D(\gcc0.gc0.count_d1_reg[2]_0 [0]),
        .Q(Q[0]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(p_19_out),
        .D(\gcc0.gc0.count_d1_reg[2]_0 [1]),
        .Q(Q[1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(p_19_out),
        .D(\gcc0.gc0.count_d1_reg[2]_0 [2]),
        .Q(Q[2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(p_19_out),
        .D(p_13_out),
        .Q(Q[3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDSE #(
    .INIT(1'b1)) 
    \gcc0.gc0.count_reg[0] 
       (.C(aclk),
        .CE(p_19_out),
        .D(plusOp__0[0]),
        .Q(\gcc0.gc0.count_d1_reg[2]_0 [0]),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[1] 
       (.C(aclk),
        .CE(p_19_out),
        .D(plusOp__0[1]),
        .Q(\gcc0.gc0.count_d1_reg[2]_0 [1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[2] 
       (.C(aclk),
        .CE(p_19_out),
        .D(plusOp__0[2]),
        .Q(\gcc0.gc0.count_d1_reg[2]_0 [2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[3] 
       (.C(aclk),
        .CE(p_19_out),
        .D(plusOp__0[3]),
        .Q(p_13_out),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_3 
       (.I0(p_13_out),
        .I1(\gc0.count_d1_reg[3] [3]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ));
  LUT5 #(
    .INIT(32'h00009009)) 
    ram_empty_fb_i_i_2
       (.I0(\gc0.count_d1_reg[3] [2]),
        .I1(Q[2]),
        .I2(\gc0.count_d1_reg[3] [3]),
        .I3(Q[3]),
        .I4(ram_empty_fb_i_i_4_n_0),
        .O(comp0));
  LUT5 #(
    .INIT(32'h82000082)) 
    ram_empty_fb_i_i_3
       (.I0(ram_empty_fb_i_i_5_n_0),
        .I1(\gc0.count_reg[3] [2]),
        .I2(Q[2]),
        .I3(\gc0.count_reg[3] [3]),
        .I4(Q[3]),
        .O(ram_empty_i_reg));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_fb_i_i_4
       (.I0(Q[0]),
        .I1(\gc0.count_d1_reg[3] [0]),
        .I2(Q[1]),
        .I3(\gc0.count_d1_reg[3] [1]),
        .O(ram_empty_fb_i_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000090099009)) 
    ram_empty_fb_i_i_5
       (.I0(\gc0.count_reg[3] [1]),
        .I1(Q[1]),
        .I2(\gc0.count_reg[3] [0]),
        .I3(Q[0]),
        .I4(out),
        .I5(\gnstage1.q_dly_reg[1][0] ),
        .O(ram_empty_fb_i_i_5_n_0));
  LUT6 #(
    .INIT(64'hAAEEAAEEAFFFAAEE)) 
    ram_full_fb_i_i_1
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .I1(ram_full_fb_i_i_2_n_0),
        .I2(comp0),
        .I3(p_8_out),
        .I4(out),
        .I5(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .O(ram_full_fb_i_reg));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h82000082)) 
    ram_full_fb_i_i_2
       (.I0(ram_full_fb_i_i_3_n_0),
        .I1(\gcc0.gc0.count_d1_reg[2]_0 [2]),
        .I2(\gc0.count_d1_reg[3] [2]),
        .I3(\gc0.count_d1_reg[3] [3]),
        .I4(p_13_out),
        .O(ram_full_fb_i_i_2_n_0));
  LUT6 #(
    .INIT(64'h4004000000004004)) 
    ram_full_fb_i_i_3
       (.I0(out),
        .I1(\gnstage1.q_dly_reg[1][0] ),
        .I2(\gc0.count_d1_reg[3] [0]),
        .I3(\gcc0.gc0.count_d1_reg[2]_0 [0]),
        .I4(\gc0.count_d1_reg[3] [1]),
        .I5(\gcc0.gc0.count_d1_reg[2]_0 [1]),
        .O(ram_full_fb_i_i_3_n_0));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr_179
   (ram_empty_i_reg,
    ram_empty_i_reg_0,
    Q,
    D,
    \gcc0.gc0.count_d1_reg[3]_0 ,
    ram_empty_fb_i_reg,
    m_axi_awvalid_i,
    out,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    \gc0.count_reg[3] ,
    p_8_out,
    \gc0.count_d1_reg[3] ,
    E,
    aclk);
  output ram_empty_i_reg;
  output ram_empty_i_reg_0;
  output [3:0]Q;
  output [0:0]D;
  output [3:0]\gcc0.gc0.count_d1_reg[3]_0 ;
  input ram_empty_fb_i_reg;
  input m_axi_awvalid_i;
  input out;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input [3:0]\gc0.count_reg[3] ;
  input p_8_out;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [0:0]E;
  input aclk;

  wire [0:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire aclk;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [3:0]\gc0.count_reg[3] ;
  wire [3:0]\gcc0.gc0.count_d1_reg[3]_0 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2_n_0 ;
  wire m_axi_awvalid_i;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire out;
  wire p_8_out;
  wire [3:0]plusOp__1;
  wire ram_empty_fb_i_i_3__1_n_0;
  wire ram_empty_fb_i_i_4__1_n_0;
  wire ram_empty_fb_i_i_5__1_n_0;
  wire ram_empty_fb_i_reg;
  wire ram_empty_i_reg;
  wire ram_empty_i_reg_0;

  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gcc0.gc0.count[0]_i_1__2 
       (.I0(\gcc0.gc0.count_d1_reg[3]_0 [0]),
        .O(plusOp__1[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc0.count[1]_i_1__2 
       (.I0(\gcc0.gc0.count_d1_reg[3]_0 [0]),
        .I1(\gcc0.gc0.count_d1_reg[3]_0 [1]),
        .O(plusOp__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gcc0.gc0.count[2]_i_1__2 
       (.I0(\gcc0.gc0.count_d1_reg[3]_0 [1]),
        .I1(\gcc0.gc0.count_d1_reg[3]_0 [0]),
        .I2(\gcc0.gc0.count_d1_reg[3]_0 [2]),
        .O(plusOp__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gcc0.gc0.count[3]_i_1__2 
       (.I0(\gcc0.gc0.count_d1_reg[3]_0 [2]),
        .I1(\gcc0.gc0.count_d1_reg[3]_0 [0]),
        .I2(\gcc0.gc0.count_d1_reg[3]_0 [1]),
        .I3(\gcc0.gc0.count_d1_reg[3]_0 [3]),
        .O(plusOp__1[3]));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\gcc0.gc0.count_d1_reg[3]_0 [0]),
        .Q(Q[0]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(\gcc0.gc0.count_d1_reg[3]_0 [1]),
        .Q(Q[1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(\gcc0.gc0.count_d1_reg[3]_0 [2]),
        .Q(Q[2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(\gcc0.gc0.count_d1_reg[3]_0 [3]),
        .Q(Q[3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDSE #(
    .INIT(1'b1)) 
    \gcc0.gc0.count_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__1[0]),
        .Q(\gcc0.gc0.count_d1_reg[3]_0 [0]),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__1[1]),
        .Q(\gcc0.gc0.count_d1_reg[3]_0 [1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__1[2]),
        .Q(\gcc0.gc0.count_d1_reg[3]_0 [2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__1[3]),
        .Q(\gcc0.gc0.count_d1_reg[3]_0 [3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT5 #(
    .INIT(32'h4DB2B24D)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_1__0 
       (.I0(\gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2_n_0 ),
        .I1(\gc0.count_d1_reg[3] [1]),
        .I2(\gcc0.gc0.count_d1_reg[3]_0 [1]),
        .I3(\gc0.count_d1_reg[3] [2]),
        .I4(\gcc0.gc0.count_d1_reg[3]_0 [2]),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h0008AAAE)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2 
       (.I0(\gcc0.gc0.count_d1_reg[3]_0 [0]),
        .I1(m_axi_awvalid_i),
        .I2(out),
        .I3(p_8_out),
        .I4(\gc0.count_d1_reg[3] [0]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFCC8C)) 
    ram_empty_fb_i_i_1__2
       (.I0(ram_empty_i_reg_0),
        .I1(ram_empty_fb_i_reg),
        .I2(m_axi_awvalid_i),
        .I3(out),
        .I4(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .I5(ram_empty_fb_i_i_3__1_n_0),
        .O(ram_empty_i_reg));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    ram_empty_fb_i_i_2__1
       (.I0(\gc0.count_d1_reg[3] [2]),
        .I1(Q[2]),
        .I2(\gc0.count_d1_reg[3] [3]),
        .I3(Q[3]),
        .I4(ram_empty_fb_i_i_4__1_n_0),
        .O(ram_empty_i_reg_0));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    ram_empty_fb_i_i_3__1
       (.I0(Q[3]),
        .I1(\gc0.count_reg[3] [3]),
        .I2(Q[2]),
        .I3(\gc0.count_reg[3] [2]),
        .I4(ram_empty_fb_i_i_5__1_n_0),
        .I5(p_8_out),
        .O(ram_empty_fb_i_i_3__1_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_fb_i_i_4__1
       (.I0(Q[0]),
        .I1(\gc0.count_d1_reg[3] [0]),
        .I2(Q[1]),
        .I3(\gc0.count_d1_reg[3] [1]),
        .O(ram_empty_fb_i_i_4__1_n_0));
  LUT6 #(
    .INIT(64'h9009000090099009)) 
    ram_empty_fb_i_i_5__1
       (.I0(\gc0.count_reg[3] [1]),
        .I1(Q[1]),
        .I2(\gc0.count_reg[3] [0]),
        .I3(Q[0]),
        .I4(out),
        .I5(m_axi_awvalid_i),
        .O(ram_empty_fb_i_i_5__1_n_0));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr_189
   (ram_empty_i_reg,
    ram_empty_i_reg_0,
    Q,
    D,
    \gcc0.gc0.count_d1_reg[3]_0 ,
    ram_empty_fb_i_reg,
    M_AXI_ARVALID,
    out,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    \gc0.count_reg[3] ,
    p_8_out,
    \gc0.count_d1_reg[3] ,
    E,
    aclk);
  output ram_empty_i_reg;
  output ram_empty_i_reg_0;
  output [3:0]Q;
  output [0:0]D;
  output [3:0]\gcc0.gc0.count_d1_reg[3]_0 ;
  input ram_empty_fb_i_reg;
  input M_AXI_ARVALID;
  input out;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input [3:0]\gc0.count_reg[3] ;
  input p_8_out;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [0:0]E;
  input aclk;

  wire [0:0]D;
  wire [0:0]E;
  wire M_AXI_ARVALID;
  wire [3:0]Q;
  wire aclk;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [3:0]\gc0.count_reg[3] ;
  wire [3:0]\gcc0.gc0.count_d1_reg[3]_0 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__0_n_0 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire out;
  wire p_8_out;
  wire [3:0]plusOp__5;
  wire ram_empty_fb_i_i_3__2_n_0;
  wire ram_empty_fb_i_i_4__2_n_0;
  wire ram_empty_fb_i_i_5__2_n_0;
  wire ram_empty_fb_i_reg;
  wire ram_empty_i_reg;
  wire ram_empty_i_reg_0;

  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gcc0.gc0.count[0]_i_1__4 
       (.I0(\gcc0.gc0.count_d1_reg[3]_0 [0]),
        .O(plusOp__5[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc0.count[1]_i_1__4 
       (.I0(\gcc0.gc0.count_d1_reg[3]_0 [0]),
        .I1(\gcc0.gc0.count_d1_reg[3]_0 [1]),
        .O(plusOp__5[1]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gcc0.gc0.count[2]_i_1__4 
       (.I0(\gcc0.gc0.count_d1_reg[3]_0 [1]),
        .I1(\gcc0.gc0.count_d1_reg[3]_0 [0]),
        .I2(\gcc0.gc0.count_d1_reg[3]_0 [2]),
        .O(plusOp__5[2]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gcc0.gc0.count[3]_i_1__4 
       (.I0(\gcc0.gc0.count_d1_reg[3]_0 [2]),
        .I1(\gcc0.gc0.count_d1_reg[3]_0 [0]),
        .I2(\gcc0.gc0.count_d1_reg[3]_0 [1]),
        .I3(\gcc0.gc0.count_d1_reg[3]_0 [3]),
        .O(plusOp__5[3]));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\gcc0.gc0.count_d1_reg[3]_0 [0]),
        .Q(Q[0]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(\gcc0.gc0.count_d1_reg[3]_0 [1]),
        .Q(Q[1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(\gcc0.gc0.count_d1_reg[3]_0 [2]),
        .Q(Q[2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(\gcc0.gc0.count_d1_reg[3]_0 [3]),
        .Q(Q[3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDSE #(
    .INIT(1'b1)) 
    \gcc0.gc0.count_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__5[0]),
        .Q(\gcc0.gc0.count_d1_reg[3]_0 [0]),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__5[1]),
        .Q(\gcc0.gc0.count_d1_reg[3]_0 [1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__5[2]),
        .Q(\gcc0.gc0.count_d1_reg[3]_0 [2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__5[3]),
        .Q(\gcc0.gc0.count_d1_reg[3]_0 [3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT5 #(
    .INIT(32'h4DB2B24D)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_1__1 
       (.I0(\gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__0_n_0 ),
        .I1(\gc0.count_d1_reg[3] [1]),
        .I2(\gcc0.gc0.count_d1_reg[3]_0 [1]),
        .I3(\gc0.count_d1_reg[3] [2]),
        .I4(\gcc0.gc0.count_d1_reg[3]_0 [2]),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h0008AAAE)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__0 
       (.I0(\gcc0.gc0.count_d1_reg[3]_0 [0]),
        .I1(M_AXI_ARVALID),
        .I2(out),
        .I3(p_8_out),
        .I4(\gc0.count_d1_reg[3] [0]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFCC8C)) 
    ram_empty_fb_i_i_1__4
       (.I0(ram_empty_i_reg_0),
        .I1(ram_empty_fb_i_reg),
        .I2(M_AXI_ARVALID),
        .I3(out),
        .I4(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .I5(ram_empty_fb_i_i_3__2_n_0),
        .O(ram_empty_i_reg));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    ram_empty_fb_i_i_2__3
       (.I0(\gc0.count_d1_reg[3] [2]),
        .I1(Q[2]),
        .I2(\gc0.count_d1_reg[3] [3]),
        .I3(Q[3]),
        .I4(ram_empty_fb_i_i_4__2_n_0),
        .O(ram_empty_i_reg_0));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    ram_empty_fb_i_i_3__2
       (.I0(Q[3]),
        .I1(\gc0.count_reg[3] [3]),
        .I2(Q[2]),
        .I3(\gc0.count_reg[3] [2]),
        .I4(ram_empty_fb_i_i_5__2_n_0),
        .I5(p_8_out),
        .O(ram_empty_fb_i_i_3__2_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_fb_i_i_4__2
       (.I0(Q[0]),
        .I1(\gc0.count_d1_reg[3] [0]),
        .I2(Q[1]),
        .I3(\gc0.count_d1_reg[3] [1]),
        .O(ram_empty_fb_i_i_4__2_n_0));
  LUT6 #(
    .INIT(64'h9009000090099009)) 
    ram_empty_fb_i_i_5__2
       (.I0(\gc0.count_reg[3] [1]),
        .I1(Q[1]),
        .I2(\gc0.count_reg[3] [0]),
        .I3(Q[0]),
        .I4(out),
        .I5(M_AXI_ARVALID),
        .O(ram_empty_fb_i_i_5__2_n_0));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized0
   (\gdiff.gcry_1_sym.diff_pntr_pad_reg[8] ,
    Q,
    S,
    v1_reg,
    ram_empty_i_reg,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \gc0.count_d1_reg[7] ,
    \gc0.count_reg[7] ,
    SR,
    \gfwd_mode.m_valid_i_reg ,
    aclk);
  output [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[8] ;
  output [8:0]Q;
  output [3:0]S;
  output [0:0]v1_reg;
  output [2:0]ram_empty_i_reg;
  output [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [7:0]\gc0.count_d1_reg[7] ;
  input [5:0]\gc0.count_reg[7] ;
  input [0:0]SR;
  input [0:0]\gfwd_mode.m_valid_i_reg ;
  input aclk;

  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [8:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire aclk;
  wire [7:0]\gc0.count_d1_reg[7] ;
  wire [5:0]\gc0.count_reg[7] ;
  wire \gcc0.gc0.count[6]_i_2_n_0 ;
  wire \gcc0.gc0.count[8]_i_2__0_n_0 ;
  wire [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[8] ;
  wire [0:0]\gfwd_mode.m_valid_i_reg ;
  wire [8:0]plusOp__3;
  wire [2:0]ram_empty_i_reg;
  wire [0:0]v1_reg;

  LUT1 #(
    .INIT(2'h1)) 
    \gcc0.gc0.count[0]_i_1__3 
       (.I0(Q[0]),
        .O(plusOp__3[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc0.count[1]_i_1__3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gcc0.gc0.count[2]_i_1__3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(plusOp__3[2]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gcc0.gc0.count[3]_i_1__3 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .O(plusOp__3[3]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gcc0.gc0.count[4]_i_1__1 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(plusOp__3[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gcc0.gc0.count[5]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(plusOp__3[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \gcc0.gc0.count[6]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(\gcc0.gc0.count[6]_i_2_n_0 ),
        .I3(Q[2]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(plusOp__3[6]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \gcc0.gc0.count[6]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\gcc0.gc0.count[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \gcc0.gc0.count[7]_i_1__0 
       (.I0(Q[6]),
        .I1(\gcc0.gc0.count[8]_i_2__0_n_0 ),
        .I2(Q[7]),
        .O(plusOp__3[7]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \gcc0.gc0.count[8]_i_1__0 
       (.I0(Q[7]),
        .I1(\gcc0.gc0.count[8]_i_2__0_n_0 ),
        .I2(Q[6]),
        .I3(Q[8]),
        .O(plusOp__3[8]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \gcc0.gc0.count[8]_i_2__0 
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(\gcc0.gc0.count[8]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(Q[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(Q[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(Q[2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(Q[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[4] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(Q[4]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[5] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(Q[5]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[6] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(Q[6]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[7] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(Q[7]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[8] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(Q[8]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [8]),
        .R(SR));
  FDSE #(
    .INIT(1'b1)) 
    \gcc0.gc0.count_reg[0] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(plusOp__3[0]),
        .Q(Q[0]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[1] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(plusOp__3[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[2] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(plusOp__3[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[3] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(plusOp__3[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[4] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(plusOp__3[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[5] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(plusOp__3[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[6] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(plusOp__3[6]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[7] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(plusOp__3[7]),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[8] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(plusOp__3[8]),
        .Q(Q[8]),
        .R(SR));
  LUT4 #(
    .INIT(16'h8421)) 
    \gmux.gm[0].gm1.m1_i_1__5 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\gc0.count_d1_reg[7] [1]),
        .I3(\gc0.count_d1_reg[7] [0]),
        .O(v1_reg));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__5 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .I1(\gc0.count_reg[7] [0]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .I3(\gc0.count_reg[7] [1]),
        .O(ram_empty_i_reg[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__5 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .I1(\gc0.count_reg[7] [2]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]),
        .I3(\gc0.count_reg[7] [3]),
        .O(ram_empty_i_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__5 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]),
        .I1(\gc0.count_reg[7] [4]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [7]),
        .I3(\gc0.count_reg[7] [5]),
        .O(ram_empty_i_reg[2]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__0_i_1__1
       (.I0(Q[7]),
        .I1(\gc0.count_d1_reg[7] [7]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[8] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__0_i_2__1
       (.I0(Q[6]),
        .I1(\gc0.count_d1_reg[7] [6]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[8] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__0_i_3__0
       (.I0(Q[5]),
        .I1(\gc0.count_d1_reg[7] [5]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[8] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__0_i_4__0
       (.I0(Q[4]),
        .I1(\gc0.count_d1_reg[7] [4]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[8] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry_i_2__1
       (.I0(Q[3]),
        .I1(\gc0.count_d1_reg[7] [3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry_i_3__1
       (.I0(Q[2]),
        .I1(\gc0.count_d1_reg[7] [2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry_i_4__1
       (.I0(Q[1]),
        .I1(\gc0.count_d1_reg[7] [1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry_i_5__1
       (.I0(Q[0]),
        .I1(\gc0.count_d1_reg[7] [0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized0_7
   (S,
    Q,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[8] ,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[9] ,
    v1_reg_0,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    v1_reg,
    v1_reg_1,
    ram_empty_i_reg,
    ram_empty_i_reg_0,
    ram_empty_i_reg_1,
    ram_empty_i_reg_2,
    \gc0.count_d1_reg[8] ,
    \gc0.count_reg[7] ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    WEBWE,
    aclk);
  output [3:0]S;
  output [8:0]Q;
  output [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[8] ;
  output [0:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] ;
  output [3:0]v1_reg_0;
  output [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output [3:0]v1_reg;
  output [3:0]v1_reg_1;
  output ram_empty_i_reg;
  output ram_empty_i_reg_0;
  output ram_empty_i_reg_1;
  output ram_empty_i_reg_2;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [7:0]\gc0.count_reg[7] ;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input [0:0]WEBWE;
  input aclk;

  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [8:0]Q;
  wire [3:0]S;
  wire [0:0]WEBWE;
  wire aclk;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [7:0]\gc0.count_reg[7] ;
  wire \gcc0.gc0.count[8]_i_2_n_0 ;
  wire [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[8] ;
  wire [0:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire [8:0]plusOp__1;
  wire ram_empty_i_reg;
  wire ram_empty_i_reg_0;
  wire ram_empty_i_reg_1;
  wire ram_empty_i_reg_2;
  wire [3:0]v1_reg;
  wire [3:0]v1_reg_0;
  wire [3:0]v1_reg_1;

  LUT1 #(
    .INIT(2'h1)) 
    \gcc0.gc0.count[0]_i_1__0 
       (.I0(Q[0]),
        .O(plusOp__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc0.count[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gcc0.gc0.count[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(plusOp__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gcc0.gc0.count[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(plusOp__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gcc0.gc0.count[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(plusOp__1[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gcc0.gc0.count[5]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(plusOp__1[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc0.count[6]_i_1 
       (.I0(\gcc0.gc0.count[8]_i_2_n_0 ),
        .I1(Q[6]),
        .O(plusOp__1[6]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gcc0.gc0.count[7]_i_1 
       (.I0(\gcc0.gc0.count[8]_i_2_n_0 ),
        .I1(Q[6]),
        .I2(Q[7]),
        .O(plusOp__1[7]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gcc0.gc0.count[8]_i_1 
       (.I0(Q[6]),
        .I1(\gcc0.gc0.count[8]_i_2_n_0 ),
        .I2(Q[7]),
        .I3(Q[8]),
        .O(plusOp__1[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gcc0.gc0.count[8]_i_2 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\gcc0.gc0.count[8]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(WEBWE),
        .D(Q[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(WEBWE),
        .D(Q[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(WEBWE),
        .D(Q[2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(WEBWE),
        .D(Q[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[4] 
       (.C(aclk),
        .CE(WEBWE),
        .D(Q[4]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[5] 
       (.C(aclk),
        .CE(WEBWE),
        .D(Q[5]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[6] 
       (.C(aclk),
        .CE(WEBWE),
        .D(Q[6]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[7] 
       (.C(aclk),
        .CE(WEBWE),
        .D(Q[7]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [7]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[8] 
       (.C(aclk),
        .CE(WEBWE),
        .D(Q[8]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [8]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDSE #(
    .INIT(1'b1)) 
    \gcc0.gc0.count_reg[0] 
       (.C(aclk),
        .CE(WEBWE),
        .D(plusOp__1[0]),
        .Q(Q[0]),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[1] 
       (.C(aclk),
        .CE(WEBWE),
        .D(plusOp__1[1]),
        .Q(Q[1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[2] 
       (.C(aclk),
        .CE(WEBWE),
        .D(plusOp__1[2]),
        .Q(Q[2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[3] 
       (.C(aclk),
        .CE(WEBWE),
        .D(plusOp__1[3]),
        .Q(Q[3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[4] 
       (.C(aclk),
        .CE(WEBWE),
        .D(plusOp__1[4]),
        .Q(Q[4]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[5] 
       (.C(aclk),
        .CE(WEBWE),
        .D(plusOp__1[5]),
        .Q(Q[5]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[6] 
       (.C(aclk),
        .CE(WEBWE),
        .D(plusOp__1[6]),
        .Q(Q[6]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[7] 
       (.C(aclk),
        .CE(WEBWE),
        .D(plusOp__1[7]),
        .Q(Q[7]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[8] 
       (.C(aclk),
        .CE(WEBWE),
        .D(plusOp__1[8]),
        .Q(Q[8]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]),
        .I1(\gc0.count_d1_reg[8] [0]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .I3(\gc0.count_d1_reg[8] [1]),
        .O(v1_reg_0[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]),
        .I1(\gc0.count_reg[7] [0]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .I3(\gc0.count_reg[7] [1]),
        .O(v1_reg[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__2 
       (.I0(Q[0]),
        .I1(\gc0.count_d1_reg[8] [0]),
        .I2(Q[1]),
        .I3(\gc0.count_d1_reg[8] [1]),
        .O(v1_reg_1[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]),
        .I1(\gc0.count_d1_reg[8] [0]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .I3(\gc0.count_d1_reg[8] [1]),
        .O(ram_empty_i_reg));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .I1(\gc0.count_d1_reg[8] [2]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .I3(\gc0.count_d1_reg[8] [3]),
        .O(v1_reg_0[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .I1(\gc0.count_reg[7] [2]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .I3(\gc0.count_reg[7] [3]),
        .O(v1_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__2 
       (.I0(Q[2]),
        .I1(\gc0.count_d1_reg[8] [2]),
        .I2(Q[3]),
        .I3(\gc0.count_d1_reg[8] [3]),
        .O(v1_reg_1[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .I1(\gc0.count_d1_reg[8] [2]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .I3(\gc0.count_d1_reg[8] [3]),
        .O(ram_empty_i_reg_0));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .I1(\gc0.count_d1_reg[8] [4]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]),
        .I3(\gc0.count_d1_reg[8] [5]),
        .O(v1_reg_0[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .I1(\gc0.count_reg[7] [4]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]),
        .I3(\gc0.count_reg[7] [5]),
        .O(v1_reg[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__2 
       (.I0(Q[4]),
        .I1(\gc0.count_d1_reg[8] [4]),
        .I2(Q[5]),
        .I3(\gc0.count_d1_reg[8] [5]),
        .O(v1_reg_1[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .I1(\gc0.count_d1_reg[8] [4]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]),
        .I3(\gc0.count_d1_reg[8] [5]),
        .O(ram_empty_i_reg_1));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]),
        .I1(\gc0.count_d1_reg[8] [6]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [7]),
        .I3(\gc0.count_d1_reg[8] [7]),
        .O(v1_reg_0[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]),
        .I1(\gc0.count_reg[7] [6]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [7]),
        .I3(\gc0.count_reg[7] [7]),
        .O(v1_reg[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__2 
       (.I0(Q[6]),
        .I1(\gc0.count_d1_reg[8] [6]),
        .I2(Q[7]),
        .I3(\gc0.count_d1_reg[8] [7]),
        .O(v1_reg_1[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]),
        .I1(\gc0.count_d1_reg[8] [6]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [7]),
        .I3(\gc0.count_d1_reg[8] [7]),
        .O(ram_empty_i_reg_2));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__0_i_1__0
       (.I0(Q[7]),
        .I1(\gc0.count_d1_reg[8] [7]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[8] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__0_i_2
       (.I0(Q[6]),
        .I1(\gc0.count_d1_reg[8] [6]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[8] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__0_i_3
       (.I0(Q[5]),
        .I1(\gc0.count_d1_reg[8] [5]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[8] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__0_i_4
       (.I0(Q[4]),
        .I1(\gc0.count_d1_reg[8] [4]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[8] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__1_i_1__0
       (.I0(Q[8]),
        .I1(\gc0.count_d1_reg[8] [8]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] ));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry_i_2
       (.I0(Q[3]),
        .I1(\gc0.count_d1_reg[8] [3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry_i_3
       (.I0(Q[2]),
        .I1(\gc0.count_d1_reg[8] [2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry_i_4
       (.I0(Q[1]),
        .I1(\gc0.count_d1_reg[8] [1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry_i_5
       (.I0(Q[0]),
        .I1(\gc0.count_d1_reg[8] [0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized1
   (\gdiff.gcry_1_sym.diff_pntr_pad_reg[6] ,
    Q,
    S,
    ram_full_fb_i_reg,
    ram_empty_fb_i_reg,
    \gpr1.dout_i_reg[0] ,
    \gc0.count_d1_reg[4] ,
    E,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ,
    \gc0.count_d1_reg[2] ,
    out,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    \gc0.count_d1_reg[4]_0 ,
    awgen_to_mctf_tvalid,
    \gc0.count_reg[3] ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    ram_full_fb_i_reg_0,
    aclk);
  output [0:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[6] ;
  output [5:0]Q;
  output [3:0]S;
  output ram_full_fb_i_reg;
  output ram_empty_fb_i_reg;
  output [5:0]\gpr1.dout_i_reg[0] ;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [0:0]E;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ;
  input \gc0.count_d1_reg[2] ;
  input out;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input \gc0.count_d1_reg[4]_0 ;
  input awgen_to_mctf_tvalid;
  input [3:0]\gc0.count_reg[3] ;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input [0:0]ram_full_fb_i_reg_0;
  input aclk;

  wire [0:0]E;
  wire [5:0]Q;
  wire [3:0]S;
  wire aclk;
  wire awgen_to_mctf_tvalid;
  wire \gc0.count_d1_reg[2] ;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire \gc0.count_d1_reg[4]_0 ;
  wire [3:0]\gc0.count_reg[3] ;
  wire [0:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[6] ;
  wire [5:0]\gpr1.dout_i_reg[0] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire out;
  wire [5:0]plusOp__1;
  wire ram_empty_fb_i_i_8_n_0;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_i_2__0_n_0;
  wire ram_full_fb_i_i_4_n_0;
  wire ram_full_fb_i_reg;
  wire [0:0]ram_full_fb_i_reg_0;

  LUT1 #(
    .INIT(2'h1)) 
    \gcc0.gc0.count[0]_i_1__1 
       (.I0(Q[0]),
        .O(plusOp__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc0.count[1]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gcc0.gc0.count[2]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(plusOp__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gcc0.gc0.count[3]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(plusOp__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gcc0.gc0.count[4]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(plusOp__1[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \gcc0.gc0.count[5]_i_1__0 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[4]),
        .O(plusOp__1[5]));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(ram_full_fb_i_reg_0),
        .D(Q[0]),
        .Q(\gpr1.dout_i_reg[0] [0]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(ram_full_fb_i_reg_0),
        .D(Q[1]),
        .Q(\gpr1.dout_i_reg[0] [1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(ram_full_fb_i_reg_0),
        .D(Q[2]),
        .Q(\gpr1.dout_i_reg[0] [2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(ram_full_fb_i_reg_0),
        .D(Q[3]),
        .Q(\gpr1.dout_i_reg[0] [3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[4] 
       (.C(aclk),
        .CE(ram_full_fb_i_reg_0),
        .D(Q[4]),
        .Q(\gpr1.dout_i_reg[0] [4]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[5] 
       (.C(aclk),
        .CE(ram_full_fb_i_reg_0),
        .D(Q[5]),
        .Q(\gpr1.dout_i_reg[0] [5]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDSE #(
    .INIT(1'b1)) 
    \gcc0.gc0.count_reg[0] 
       (.C(aclk),
        .CE(ram_full_fb_i_reg_0),
        .D(plusOp__1[0]),
        .Q(Q[0]),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[1] 
       (.C(aclk),
        .CE(ram_full_fb_i_reg_0),
        .D(plusOp__1[1]),
        .Q(Q[1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[2] 
       (.C(aclk),
        .CE(ram_full_fb_i_reg_0),
        .D(plusOp__1[2]),
        .Q(Q[2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[3] 
       (.C(aclk),
        .CE(ram_full_fb_i_reg_0),
        .D(plusOp__1[3]),
        .Q(Q[3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[4] 
       (.C(aclk),
        .CE(ram_full_fb_i_reg_0),
        .D(plusOp__1[4]),
        .Q(Q[4]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[5] 
       (.C(aclk),
        .CE(ram_full_fb_i_reg_0),
        .D(plusOp__1[5]),
        .Q(Q[5]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__0_i_2__0
       (.I0(Q[4]),
        .I1(\gc0.count_d1_reg[4] [4]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[6] ));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry_i_2__0
       (.I0(Q[3]),
        .I1(\gc0.count_d1_reg[4] [3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry_i_3__0
       (.I0(Q[2]),
        .I1(\gc0.count_d1_reg[4] [2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry_i_4__0
       (.I0(Q[1]),
        .I1(\gc0.count_d1_reg[4] [1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry_i_5__0
       (.I0(Q[0]),
        .I1(\gc0.count_d1_reg[4] [0]),
        .O(S[0]));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    ram_empty_fb_i_i_5__0
       (.I0(\gc0.count_reg[3] [1]),
        .I1(\gpr1.dout_i_reg[0] [1]),
        .I2(\gc0.count_reg[3] [0]),
        .I3(\gpr1.dout_i_reg[0] [0]),
        .I4(ram_empty_fb_i_i_8_n_0),
        .O(ram_empty_fb_i_reg));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_fb_i_i_8
       (.I0(\gpr1.dout_i_reg[0] [3]),
        .I1(\gc0.count_reg[3] [3]),
        .I2(\gpr1.dout_i_reg[0] [2]),
        .I3(\gc0.count_reg[3] [2]),
        .O(ram_empty_fb_i_i_8_n_0));
  LUT6 #(
    .INIT(64'h2F2F2F2FFF3F2F2F)) 
    ram_full_fb_i_i_1__1
       (.I0(ram_full_fb_i_i_2__0_n_0),
        .I1(E),
        .I2(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ),
        .I3(\gc0.count_d1_reg[2] ),
        .I4(out),
        .I5(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .O(ram_full_fb_i_reg));
  LUT6 #(
    .INIT(64'h0000000008000008)) 
    ram_full_fb_i_i_2__0
       (.I0(\gc0.count_d1_reg[4]_0 ),
        .I1(awgen_to_mctf_tvalid),
        .I2(out),
        .I3(Q[0]),
        .I4(\gc0.count_d1_reg[4] [0]),
        .I5(ram_full_fb_i_i_4_n_0),
        .O(ram_full_fb_i_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_fb_i_i_4
       (.I0(Q[2]),
        .I1(\gc0.count_d1_reg[4] [2]),
        .I2(Q[3]),
        .I3(\gc0.count_d1_reg[4] [3]),
        .O(ram_full_fb_i_i_4_n_0));
endmodule

module design_1_axi_vfifo_ctrl_0_0_wr_logic
   (out,
    \gpfs.prog_full_i_reg ,
    comp0,
    ram_empty_i_reg,
    Q,
    \gcc0.gc0.count_d1_reg[2] ,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ,
    aclk,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    p_8_out,
    p_19_out,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    \gc0.count_reg[3] ,
    \gnstage1.q_dly_reg[1][0] ,
    \gc0.count_d1_reg[3] ,
    D);
  output out;
  output \gpfs.prog_full_i_reg ;
  output comp0;
  output ram_empty_i_reg;
  output [3:0]Q;
  output [2:0]\gcc0.gc0.count_d1_reg[2] ;
  output \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  input aclk;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input p_8_out;
  input p_19_out;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input [3:0]\gc0.count_reg[3] ;
  input \gnstage1.q_dly_reg[1][0] ;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]D;

  wire [3:0]D;
  wire [3:0]Q;
  wire aclk;
  wire comp0;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [3:0]\gc0.count_reg[3] ;
  wire [2:0]\gcc0.gc0.count_d1_reg[2] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  wire \gnstage1.q_dly_reg[1][0] ;
  wire \gpfs.prog_full_i_reg ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire out;
  wire p_19_out;
  wire p_8_out;
  wire ram_empty_i_reg;
  wire wpntr_n_0;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss \gwss.gpf.wrpf 
       (.D(D),
        .aclk(aclk),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .p_19_out(p_19_out),
        .p_8_out(p_8_out));
  design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss \gwss.wsts 
       (.aclk(aclk),
        .out(out),
        .ram_full_fb_i_reg_0(wpntr_n_0));
  design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr wpntr
       (.Q(Q),
        .aclk(aclk),
        .comp0(comp0),
        .\gc0.count_d1_reg[3] (\gc0.count_d1_reg[3] ),
        .\gc0.count_reg[3] (\gc0.count_reg[3] ),
        .\gcc0.gc0.count_d1_reg[2]_0 (\gcc0.gc0.count_d1_reg[2] ),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] (\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ),
        .\gnstage1.q_dly_reg[1][0] (\gnstage1.q_dly_reg[1][0] ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .out(out),
        .p_19_out(p_19_out),
        .p_8_out(p_8_out),
        .ram_empty_i_reg(ram_empty_i_reg),
        .ram_full_fb_i_reg(wpntr_n_0));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module design_1_axi_vfifo_ctrl_0_0_wr_logic_176
   (out,
    TREADY_S2MM,
    ram_empty_i_reg,
    ram_empty_i_reg_0,
    Q,
    \gcc0.gc0.count_d1_reg[3] ,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    aclk,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    p_8_out,
    E,
    \gpfs.prog_full_i_reg ,
    prog_full_i,
    ram_empty_fb_i_reg,
    m_axi_awvalid_i,
    \gc0.count_reg[3] ,
    D,
    \gc0.count_d1_reg[3] ,
    \grstd1.grst_full.grst_f.rst_d3_reg_0 );
  output out;
  output TREADY_S2MM;
  output ram_empty_i_reg;
  output ram_empty_i_reg_0;
  output [3:0]Q;
  output [3:0]\gcc0.gc0.count_d1_reg[3] ;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input aclk;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input p_8_out;
  input [0:0]E;
  input \gpfs.prog_full_i_reg ;
  input prog_full_i;
  input ram_empty_fb_i_reg;
  input m_axi_awvalid_i;
  input [3:0]\gc0.count_reg[3] ;
  input [1:0]D;
  input [3:0]\gc0.count_d1_reg[3] ;
  input \grstd1.grst_full.grst_f.rst_d3_reg_0 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire TREADY_S2MM;
  wire aclk;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [3:0]\gc0.count_reg[3] ;
  wire [3:0]\gcc0.gc0.count_d1_reg[3] ;
  wire \gpfs.prog_full_i_reg ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  wire m_axi_awvalid_i;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire out;
  wire p_8_out;
  wire [3:1]plusOp;
  wire prog_full_i;
  wire ram_empty_fb_i_reg;
  wire ram_empty_i_reg;
  wire ram_empty_i_reg_0;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss_177 \gwss.gpf.wrpf 
       (.D({D[1],plusOp[3],D[0],plusOp[1]}),
        .E(E),
        .TREADY_S2MM(TREADY_S2MM),
        .aclk(aclk),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg_0 ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .p_8_out(p_8_out),
        .prog_full_i(prog_full_i));
  design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss_178 \gwss.wsts 
       (.D(plusOp[1]),
        .Q(\gcc0.gc0.count_d1_reg[3] [0]),
        .aclk(aclk),
        .\gc0.count_d1_reg[0] (\gc0.count_d1_reg[3] [0]),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .out(out),
        .p_8_out(p_8_out));
  design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr_179 wpntr
       (.D(plusOp[3]),
        .E(E),
        .Q(Q),
        .aclk(aclk),
        .\gc0.count_d1_reg[3] (\gc0.count_d1_reg[3] ),
        .\gc0.count_reg[3] (\gc0.count_reg[3] ),
        .\gcc0.gc0.count_d1_reg[3]_0 (\gcc0.gc0.count_d1_reg[3] ),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .out(out),
        .p_8_out(p_8_out),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_empty_i_reg(ram_empty_i_reg),
        .ram_empty_i_reg_0(ram_empty_i_reg_0));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module design_1_axi_vfifo_ctrl_0_0_wr_logic_184
   (out,
    \gpfs.prog_full_i_reg ,
    \gfwd_rev.s_ready_i_reg ,
    ram_empty_i_reg,
    ram_empty_i_reg_0,
    Q,
    \gcc0.gc0.count_d1_reg[3] ,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    aclk,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    p_8_out,
    E,
    prog_full_i,
    ram_empty_fb_i_reg,
    M_AXI_ARVALID,
    \gc0.count_reg[3] ,
    \gc0.count_d1_reg[3] ,
    \grstd1.grst_full.grst_f.rst_d3_reg_0 ,
    D);
  output out;
  output \gpfs.prog_full_i_reg ;
  output \gfwd_rev.s_ready_i_reg ;
  output ram_empty_i_reg;
  output ram_empty_i_reg_0;
  output [3:0]Q;
  output [3:0]\gcc0.gc0.count_d1_reg[3] ;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input aclk;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input p_8_out;
  input [0:0]E;
  input prog_full_i;
  input ram_empty_fb_i_reg;
  input M_AXI_ARVALID;
  input [3:0]\gc0.count_reg[3] ;
  input [3:0]\gc0.count_d1_reg[3] ;
  input \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  input [1:0]D;

  wire [1:0]D;
  wire [0:0]E;
  wire M_AXI_ARVALID;
  wire [3:0]Q;
  wire aclk;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [3:0]\gc0.count_reg[3] ;
  wire [3:0]\gcc0.gc0.count_d1_reg[3] ;
  wire \gfwd_rev.s_ready_i_reg ;
  wire \gpfs.prog_full_i_reg ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  wire \gwss.wsts_n_1 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire out;
  wire p_8_out;
  wire prog_full_i;
  wire ram_empty_fb_i_reg;
  wire ram_empty_i_reg;
  wire ram_empty_i_reg_0;
  wire wpntr_n_6;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss_187 \gwss.gpf.wrpf 
       (.D({D[1],wpntr_n_6,D[0],\gwss.wsts_n_1 }),
        .E(E),
        .aclk(aclk),
        .\gfwd_rev.s_ready_i_reg (\gfwd_rev.s_ready_i_reg ),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg_0 ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .p_8_out(p_8_out),
        .prog_full_i(prog_full_i));
  design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss_188 \gwss.wsts 
       (.D(\gwss.wsts_n_1 ),
        .M_AXI_ARVALID(M_AXI_ARVALID),
        .Q(\gcc0.gc0.count_d1_reg[3] [0]),
        .aclk(aclk),
        .\gc0.count_d1_reg[0] (\gc0.count_d1_reg[3] [0]),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .out(out),
        .p_8_out(p_8_out));
  design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr_189 wpntr
       (.D(wpntr_n_6),
        .E(E),
        .M_AXI_ARVALID(M_AXI_ARVALID),
        .Q(Q),
        .aclk(aclk),
        .\gc0.count_d1_reg[3] (\gc0.count_d1_reg[3] ),
        .\gc0.count_reg[3] (\gc0.count_reg[3] ),
        .\gcc0.gc0.count_d1_reg[3]_0 (\gcc0.gc0.count_d1_reg[3] ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .out(out),
        .p_8_out(p_8_out),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_empty_i_reg(ram_empty_i_reg),
        .ram_empty_i_reg_0(ram_empty_i_reg_0));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module design_1_axi_vfifo_ctrl_0_0_wr_logic__parameterized0
   (out,
    Q,
    \gpfs.prog_full_i_reg ,
    ram_empty_i_reg,
    ram_empty_i_reg_0,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    v1_reg,
    \gc0.count_d1_reg[8] ,
    aclk,
    SR,
    E,
    \gfwd_mode.m_valid_i_reg ,
    p_3_out,
    S,
    \gc0.count_d1_reg[7] ,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    m_axi_wvalid_i,
    \gc0.count_reg[7] );
  output out;
  output [6:0]Q;
  output \gpfs.prog_full_i_reg ;
  output ram_empty_i_reg;
  output [2:0]ram_empty_i_reg_0;
  output [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [4:0]v1_reg;
  input [3:0]\gc0.count_d1_reg[8] ;
  input aclk;
  input [0:0]SR;
  input [0:0]E;
  input [0:0]\gfwd_mode.m_valid_i_reg ;
  input p_3_out;
  input [0:0]S;
  input [7:0]\gc0.count_d1_reg[7] ;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input m_axi_wvalid_i;
  input [5:0]\gc0.count_reg[7] ;

  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [6:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire aclk;
  wire [0:0]\c1/v1_reg ;
  wire [7:0]\gc0.count_d1_reg[7] ;
  wire [3:0]\gc0.count_d1_reg[8] ;
  wire [5:0]\gc0.count_reg[7] ;
  wire [0:0]\gfwd_mode.m_valid_i_reg ;
  wire \gpfs.prog_full_i_reg ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire m_axi_wvalid_i;
  wire out;
  wire [1:0]p_13_out;
  wire p_3_out;
  wire ram_empty_i_reg;
  wire [2:0]ram_empty_i_reg_0;
  wire [4:0]v1_reg;
  wire wpntr_n_0;
  wire wpntr_n_1;
  wire wpntr_n_13;
  wire wpntr_n_14;
  wire wpntr_n_15;
  wire wpntr_n_16;
  wire wpntr_n_2;
  wire wpntr_n_3;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss__parameterized0 \gwss.gpf.wrpf 
       (.E(E),
        .Q({Q[5:0],p_13_out}),
        .S({wpntr_n_13,wpntr_n_14,wpntr_n_15,wpntr_n_16}),
        .SR(SR),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (S),
        .\gcc0.gc0.count_reg[7] ({wpntr_n_0,wpntr_n_1,wpntr_n_2,wpntr_n_3}),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .p_3_out(p_3_out));
  design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized0 \gwss.wsts 
       (.E(E),
        .SR(SR),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .out(out),
        .ram_empty_i_reg(ram_empty_i_reg),
        .v1_reg(v1_reg),
        .v1_reg_0(\c1/v1_reg ));
  design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized0 wpntr
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .Q({Q,p_13_out}),
        .S({wpntr_n_13,wpntr_n_14,wpntr_n_15,wpntr_n_16}),
        .SR(SR),
        .aclk(aclk),
        .\gc0.count_d1_reg[7] (\gc0.count_d1_reg[7] ),
        .\gc0.count_reg[7] (\gc0.count_reg[7] ),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[8] ({wpntr_n_0,wpntr_n_1,wpntr_n_2,wpntr_n_3}),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .ram_empty_i_reg(ram_empty_i_reg_0),
        .v1_reg(\c1/v1_reg ));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module design_1_axi_vfifo_ctrl_0_0_wr_logic__parameterized1
   (out,
    Q,
    prog_full_i,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    v1_reg,
    ram_empty_i_reg,
    ram_empty_i_reg_0,
    ram_empty_i_reg_1,
    ram_empty_i_reg_2,
    \gc0.count_d1_reg[8] ,
    \gc0.count_d1_reg[8]_0 ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    p_8_out,
    aclk,
    WEBWE,
    mcpf_to_argen_tvalid,
    \gc0.count_d1_reg[8]_1 ,
    \gc0.count_reg[7] ,
    \grstd1.grst_full.grst_f.rst_d3_reg );
  output out;
  output [0:0]Q;
  output prog_full_i;
  output [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output [3:0]v1_reg;
  output ram_empty_i_reg;
  output ram_empty_i_reg_0;
  output ram_empty_i_reg_1;
  output ram_empty_i_reg_2;
  input \gc0.count_d1_reg[8] ;
  input \gc0.count_d1_reg[8]_0 ;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input p_8_out;
  input aclk;
  input [0:0]WEBWE;
  input mcpf_to_argen_tvalid;
  input [8:0]\gc0.count_d1_reg[8]_1 ;
  input [7:0]\gc0.count_reg[7] ;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;

  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]Q;
  wire [0:0]WEBWE;
  wire aclk;
  wire [3:0]\c1/v1_reg ;
  wire \gc0.count_d1_reg[8] ;
  wire \gc0.count_d1_reg[8]_0 ;
  wire [8:0]\gc0.count_d1_reg[8]_1 ;
  wire [7:0]\gc0.count_reg[7] ;
  wire [3:0]\gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1_reg ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire \gwss.wsts_n_1 ;
  wire mcpf_to_argen_tvalid;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire out;
  wire [7:0]p_13_out;
  wire p_8_out;
  wire prog_full_i;
  wire ram_empty_i_reg;
  wire ram_empty_i_reg_0;
  wire ram_empty_i_reg_1;
  wire ram_empty_i_reg_2;
  wire [3:0]v1_reg;
  wire wpntr_n_0;
  wire wpntr_n_1;
  wire wpntr_n_13;
  wire wpntr_n_14;
  wire wpntr_n_15;
  wire wpntr_n_16;
  wire wpntr_n_17;
  wire wpntr_n_2;
  wire wpntr_n_3;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss__parameterized1 \gwss.gpf.wrpf 
       (.Q(p_13_out),
        .S({wpntr_n_0,wpntr_n_1,wpntr_n_2,wpntr_n_3}),
        .WEBWE(WEBWE),
        .aclk(aclk),
        .\gcc0.gc0.count_reg[7] ({wpntr_n_13,wpntr_n_14,wpntr_n_15,wpntr_n_16}),
        .\gcc0.gc0.count_reg[8] (wpntr_n_17),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .p_8_out(p_8_out),
        .prog_full_i(prog_full_i),
        .ram_full_fb_i_reg(\gwss.wsts_n_1 ));
  design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized0_6 \gwss.wsts 
       (.aclk(aclk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gc0.count_d1_reg[8]_0 (\gc0.count_d1_reg[8]_0 ),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] (\gwss.wsts_n_1 ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .out(out),
        .p_8_out(p_8_out),
        .v1_reg(\gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1_reg ),
        .v1_reg_0(\c1/v1_reg ));
  design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized0_7 wpntr
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .Q({Q,p_13_out}),
        .S({wpntr_n_0,wpntr_n_1,wpntr_n_2,wpntr_n_3}),
        .WEBWE(WEBWE),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8]_1 ),
        .\gc0.count_reg[7] (\gc0.count_reg[7] ),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[8] ({wpntr_n_13,wpntr_n_14,wpntr_n_15,wpntr_n_16}),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] (wpntr_n_17),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .ram_empty_i_reg(ram_empty_i_reg),
        .ram_empty_i_reg_0(ram_empty_i_reg_0),
        .ram_empty_i_reg_1(ram_empty_i_reg_1),
        .ram_empty_i_reg_2(ram_empty_i_reg_2),
        .v1_reg(v1_reg),
        .v1_reg_0(\gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1_reg ),
        .v1_reg_1(\c1/v1_reg ));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module design_1_axi_vfifo_ctrl_0_0_wr_logic__parameterized2
   (out,
    Q,
    prog_full_i_1,
    ram_empty_fb_i_reg,
    ram_empty_fb_i_reg_0,
    \gpr1.dout_i_reg[0] ,
    aclk,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    E,
    ram_full_fb_i_reg,
    ram_full_fb_i_reg_0,
    S,
    \gc0.count_d1_reg[4] ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ,
    \gc0.count_d1_reg[2] ,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    \gc0.count_d1_reg[4]_0 ,
    awgen_to_mctf_tvalid,
    \gc0.count_reg[3] );
  output out;
  output [2:0]Q;
  output prog_full_i_1;
  output ram_empty_fb_i_reg;
  output ram_empty_fb_i_reg_0;
  output [5:0]\gpr1.dout_i_reg[0] ;
  input aclk;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input [0:0]E;
  input [0:0]ram_full_fb_i_reg;
  input ram_full_fb_i_reg_0;
  input [0:0]S;
  input [4:0]\gc0.count_d1_reg[4] ;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ;
  input \gc0.count_d1_reg[2] ;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input \gc0.count_d1_reg[4]_0 ;
  input awgen_to_mctf_tvalid;
  input [3:0]\gc0.count_reg[3] ;

  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]S;
  wire aclk;
  wire awgen_to_mctf_tvalid;
  wire \gc0.count_d1_reg[2] ;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire \gc0.count_d1_reg[4]_0 ;
  wire [3:0]\gc0.count_reg[3] ;
  wire [5:0]\gpr1.dout_i_reg[0] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire out;
  wire [3:0]p_13_out;
  wire prog_full_i_1;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire [0:0]ram_full_fb_i_reg;
  wire ram_full_fb_i_reg_0;
  wire wpntr_n_0;
  wire wpntr_n_10;
  wire wpntr_n_11;
  wire wpntr_n_7;
  wire wpntr_n_8;
  wire wpntr_n_9;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss__parameterized2 \gwss.gpf.wrpf 
       (.E(E),
        .Q({Q[1],p_13_out[3:2],Q[0],p_13_out[0]}),
        .S({wpntr_n_7,wpntr_n_8,wpntr_n_9,wpntr_n_10}),
        .aclk(aclk),
        .\gc0.count_d1_reg[5] ({S,wpntr_n_0}),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .prog_full_i_1(prog_full_i_1),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_full_fb_i_reg_0(ram_full_fb_i_reg_0));
  design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized1 \gwss.wsts 
       (.aclk(aclk),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .out(out),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_full_fb_i_reg_0(wpntr_n_11));
  design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized1 wpntr
       (.E(E),
        .Q({Q[2:1],p_13_out[3:2],Q[0],p_13_out[0]}),
        .S({wpntr_n_7,wpntr_n_8,wpntr_n_9,wpntr_n_10}),
        .aclk(aclk),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .\gc0.count_d1_reg[2] (\gc0.count_d1_reg[2] ),
        .\gc0.count_d1_reg[4] (\gc0.count_d1_reg[4] ),
        .\gc0.count_d1_reg[4]_0 (\gc0.count_d1_reg[4]_0 ),
        .\gc0.count_reg[3] (\gc0.count_reg[3] ),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[6] (wpntr_n_0),
        .\gpr1.dout_i_reg[0] (\gpr1.dout_i_reg[0] ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .out(out),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg_0),
        .ram_full_fb_i_reg(wpntr_n_11),
        .ram_full_fb_i_reg_0(ram_full_fb_i_reg));
endmodule

module design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss
   (out,
    ram_full_fb_i_reg_0,
    aclk);
  output out;
  input ram_full_fb_i_reg_0;
  input aclk;

  wire aclk;
  (* DONT_TOUCH *) wire ram_afull_fb;
  (* DONT_TOUCH *) wire ram_afull_i;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  wire ram_full_fb_i_reg_0;
  (* DONT_TOUCH *) wire ram_full_i;

  assign out = ram_full_fb_i;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b1),
        .O(ram_afull_i));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b1),
        .O(ram_afull_fb));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_full_fb_i_reg_0),
        .Q(ram_full_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_full_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_full_fb_i_reg_0),
        .Q(ram_full_i),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss_178
   (out,
    D,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    aclk,
    m_axi_awvalid_i,
    p_8_out,
    \gc0.count_d1_reg[0] ,
    Q);
  output out;
  output [0:0]D;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input aclk;
  input m_axi_awvalid_i;
  input p_8_out;
  input [0:0]\gc0.count_d1_reg[0] ;
  input [0:0]Q;

  wire [0:0]D;
  wire [0:0]Q;
  wire aclk;
  wire [0:0]\gc0.count_d1_reg[0] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire m_axi_awvalid_i;
  wire p_8_out;
  (* DONT_TOUCH *) wire ram_afull_fb;
  (* DONT_TOUCH *) wire ram_afull_i;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  (* DONT_TOUCH *) wire ram_full_i;

  assign out = ram_full_fb_i;
  LUT5 #(
    .INIT(32'hFD0202FD)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[1]_i_1__0 
       (.I0(m_axi_awvalid_i),
        .I1(ram_full_fb_i),
        .I2(p_8_out),
        .I3(\gc0.count_d1_reg[0] ),
        .I4(Q),
        .O(D));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b1),
        .O(ram_afull_i));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b1),
        .O(ram_afull_fb));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .Q(ram_full_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_full_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .Q(ram_full_i),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss_188
   (out,
    D,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    aclk,
    M_AXI_ARVALID,
    p_8_out,
    \gc0.count_d1_reg[0] ,
    Q);
  output out;
  output [0:0]D;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input aclk;
  input M_AXI_ARVALID;
  input p_8_out;
  input [0:0]\gc0.count_d1_reg[0] ;
  input [0:0]Q;

  wire [0:0]D;
  wire M_AXI_ARVALID;
  wire [0:0]Q;
  wire aclk;
  wire [0:0]\gc0.count_d1_reg[0] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire p_8_out;
  (* DONT_TOUCH *) wire ram_afull_fb;
  (* DONT_TOUCH *) wire ram_afull_i;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  (* DONT_TOUCH *) wire ram_full_i;

  assign out = ram_full_fb_i;
  LUT5 #(
    .INIT(32'hFD0202FD)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[1]_i_1__1 
       (.I0(M_AXI_ARVALID),
        .I1(ram_full_fb_i),
        .I2(p_8_out),
        .I3(\gc0.count_d1_reg[0] ),
        .I4(Q),
        .O(D));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b1),
        .O(ram_afull_i));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b1),
        .O(ram_afull_fb));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .Q(ram_full_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_full_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .Q(ram_full_i),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized0
   (out,
    ram_empty_i_reg,
    v1_reg,
    v1_reg_0,
    \gc0.count_d1_reg[8] ,
    aclk,
    SR,
    E,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    m_axi_wvalid_i);
  output out;
  output ram_empty_i_reg;
  input [4:0]v1_reg;
  input [0:0]v1_reg_0;
  input [3:0]\gc0.count_d1_reg[8] ;
  input aclk;
  input [0:0]SR;
  input [0:0]E;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input m_axi_wvalid_i;

  wire [0:0]E;
  wire [0:0]SR;
  wire aclk;
  wire c1_n_0;
  wire comp0;
  wire [3:0]\gc0.count_d1_reg[8] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire m_axi_wvalid_i;
  (* DONT_TOUCH *) wire ram_afull_fb;
  (* DONT_TOUCH *) wire ram_afull_i;
  wire ram_empty_i_reg;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  (* DONT_TOUCH *) wire ram_full_i;
  wire [4:0]v1_reg;
  wire [0:0]v1_reg_0;

  assign out = ram_full_fb_i;
  design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0 c0
       (.comp0(comp0),
        .v1_reg(v1_reg));
  design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_0 c1
       (.E(E),
        .SR(SR),
        .comp0(comp0),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .out(ram_full_fb_i),
        .ram_full_i_reg(c1_n_0),
        .v1_reg_0(v1_reg_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b1),
        .O(ram_afull_i));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b1),
        .O(ram_afull_fb));
  LUT2 #(
    .INIT(4'hB)) 
    ram_empty_fb_i_i_2__2
       (.I0(ram_full_fb_i),
        .I1(m_axi_wvalid_i),
        .O(ram_empty_i_reg));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(c1_n_0),
        .Q(ram_full_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_full_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(c1_n_0),
        .Q(ram_full_i),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized0_6
   (out,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ,
    v1_reg,
    \gc0.count_d1_reg[8] ,
    v1_reg_0,
    \gc0.count_d1_reg[8]_0 ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    aclk,
    mcpf_to_argen_tvalid,
    p_8_out,
    \grstd1.grst_full.grst_f.rst_d3_reg );
  output out;
  output \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  input [3:0]v1_reg;
  input \gc0.count_d1_reg[8] ;
  input [3:0]v1_reg_0;
  input \gc0.count_d1_reg[8]_0 ;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input aclk;
  input mcpf_to_argen_tvalid;
  input p_8_out;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;

  wire aclk;
  wire comp1;
  wire \gc0.count_d1_reg[8] ;
  wire \gc0.count_d1_reg[8]_0 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire mcpf_to_argen_tvalid;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire p_8_out;
  (* DONT_TOUCH *) wire ram_afull_fb;
  (* DONT_TOUCH *) wire ram_afull_i;
  wire ram_full_comb__6;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  (* DONT_TOUCH *) wire ram_full_i;
  wire [3:0]v1_reg;
  wire [3:0]v1_reg_0;

  assign out = ram_full_fb_i;
  design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_8 c0
       (.comp1(comp1),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .out(ram_full_fb_i),
        .p_8_out(p_8_out),
        .ram_full_comb__6(ram_full_comb__6),
        .v1_reg(v1_reg));
  design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_9 c1
       (.comp1(comp1),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8]_0 ),
        .v1_reg_0(v1_reg_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b1),
        .O(ram_afull_i));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b1),
        .O(ram_afull_fb));
  LUT3 #(
    .INIT(8'h04)) 
    plusOp_carry_i_1__1
       (.I0(ram_full_fb_i),
        .I1(mcpf_to_argen_tvalid),
        .I2(p_8_out),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_full_comb__6),
        .Q(ram_full_fb_i),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    ram_full_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_full_comb__6),
        .Q(ram_full_i),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized1
   (out,
    ram_empty_fb_i_reg,
    ram_full_fb_i_reg_0,
    aclk,
    awgen_to_mctf_tvalid);
  output out;
  output ram_empty_fb_i_reg;
  input ram_full_fb_i_reg_0;
  input aclk;
  input awgen_to_mctf_tvalid;

  wire aclk;
  wire awgen_to_mctf_tvalid;
  (* DONT_TOUCH *) wire ram_afull_fb;
  (* DONT_TOUCH *) wire ram_afull_i;
  wire ram_empty_fb_i_reg;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  wire ram_full_fb_i_reg_0;
  (* DONT_TOUCH *) wire ram_full_i;

  assign out = ram_full_fb_i;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b1),
        .O(ram_afull_i));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b1),
        .O(ram_afull_fb));
  LUT2 #(
    .INIT(4'hB)) 
    ram_empty_fb_i_i_3__0
       (.I0(ram_full_fb_i),
        .I1(awgen_to_mctf_tvalid),
        .O(ram_empty_fb_i_reg));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_full_fb_i_reg_0),
        .Q(ram_full_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_full_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_full_fb_i_reg_0),
        .Q(ram_full_i),
        .R(1'b0));
endmodule
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2015"
`pragma protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`pragma protect key_block
iO2Bdkfy0dqqValMR4KhTWXpD0gDQF+kyoly3tZBTZTVs0CbWJ4Owhu4jxMCf8X2gbWR6iweF6Ks
B5dmLHZTDA==

`pragma protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
dbcEbgyZfx3YLmYpvjegvD9sRQCV1qBv0GqFBvCakC3SMR/H82zqo5uv5MZldBGUVmNHnxF3Vejx
zSqxUKfTNc90CS6quuoQe0eeq3T5XSdgwbNtjPZKvJuJTmQKT96yB3CfQOz13fGjaLrn/8NBUBBh
I7OEoGGg7ADph9V3vRg=

`pragma protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
bD3a4YgAnaoJx9/hljj2C1rODcUhawTVE1gtdPkNj8/YjemaFM6/sF7Q0CXbDJ7a+OBrB5pUgj3O
Vesi4yVmFp+mGmFarftWat5KmZiP3RVWrXwdzMj+f8T7p+lE3iD4njqUxIUz0TsUaNvFeW0xVNNb
OwTEX04nyt5HrU82dltJCclpFxE6yrP9YvI7l328bphwnC63xxk8T3yXwCrvj3VrIYuDT2yMRxrB
TBCv/Fe2f07JQyV73J7+DGAeJG0B1dTHeu48auQT63g1HsYaUXREihEUKgZe70QlOqlPbrr6Quhx
2LXE8LSdCA+FbJ7LlQc/Sgasj3ZYjM5lhEKleQ==

`pragma protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
GCfR7acMSeEtOw1DhZKkUXjh9Uw/vUar7CGDRG9rZcB9NFDtQTltJeuKjFg8eaeKH9HFBMryuX72
/tmzhtFaiSTjr2na4ncL2XV3QRXe7nQaiHdc7cKBcZDvdSSMzOSYcIxLunwLwQTLC7sCvINmlxO1
NXnYzJVL1xb9HP8QVnSYpo1p+gCXcRBZzrOjZjCUnl7F2t3ZZStSGjBEyXVLnV+ouU3+247oJAOa
kC7v+pOtG2ho4KclIg0MGijjPs+jyOFU+b5C+ufQp/zL9GiZ5waCjb/0Y1vkBc9jZKR7YRnv+ASG
ju1uP8oqEXR9742kXRnW4HkMKkCK1MLDgWYdqw==

`pragma protect key_keyowner="Xilinx", key_keyname="xilinxt_2017_05", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
L+AGKmFZ1zoRJFd2cA+zxJhkgQ1R0aEjGQCGRFLNNhLHZXpzGDIjdSLjralBVRJ2rD6UcJutapF5
YaMoV9kphGGG2B07dxBuIimVjOxS3ZQJ7ru59ddfGBxUe9EHrv00Q5hTwoxig0lxqnmjSSnfsDeF
weTIqNnXkG5kqqezKC8a2FvUD5QWQBibhK69OAdmhhIOwZmpfvQKbEKgLX70BzcNlmLnttRL7G+q
XZ3fabZ42+JJHDLiIfveB3Gp2Lf2tzTH1u2xx5aEUr9154pnC9PWIwL3y3VBAT1oHR7ScdoGDOEy
HoYUiDibldOidIeKW0KrTeAIuBNmtM4R0R+RSA==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
V5ClnklUs5Wo++EDemG/KeowZlAfqB8SUrvSxPQGrdIwGfUvoCajhuABAWdS/L/pQl7Eyz51aiuw
KzPMrWtQozAEITf1xzvzgKbWZqoi4PQD3rThywFsFq60u8DdvHYM/kEvit0cZVFvG8rAbtlseHLu
0vU1kbrNgxb3bxjOovg=

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
cRqAgScIUeXUwYGfCC0XDtpcc+mFNm3p8oTcFdtIU1nnlMagpBMqRm5ELc+m/Yw8jBwvcvt4tUFv
u/ypEEw+y12B+5Pr6SmnLJ+NVB3Q3Eyh4Q/d7p3jReIIsUxrlENpCTi4PVXMKr1B1Htzm8F8mXDq
y2UV+0SC+4yrBIntsdS0S8jPBERhfJhzNC5z38pPHANtM4wGGIUuKxIALLz1aq+2AjLbEgFHNrzw
2bJiDwRSTwrY4Yx2MSzYJk3O+cQBUe8nJDPx+aGEvDzQ4ZdJMNg2z+iaiE7OTaqK492Jb/1jvU0j
wlI+n35s2rrnc9QgfljdOJuueruPuYDi5vTTxA==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
oABVn5MTrczfdjHBqtMp31C87X+zdo7gQBshUW5omkFFENe5Fer6lSJlYRcEL6W60bayxmzPJKZF
MgAxmrttp10rXF8VBPpwVIJCo3+sJYuQNTSVI6MYVBD7gQ8qX3jAgJnNy9mKCf3YUhD3Q/qDevhF
nKb6Y/cDk68w4LwG+xTvGGKztPtlclPD9zDLI0Xf5nQXnsO9wA8Gfo15smYSpfAVTWHIOzorGRq/
MXF6dpdo2lPyNZXErqLTnFd/KdwNUJUX4QRbqx1pE32c4FkJTC5++bZpR9pj/Xnm83K5dPLqa6J9
DfXT0Ax6ChDiQez/u/vy0TVcKxaqOcH8jZMjag==

`pragma protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
rkXoMK5TrAAbhbYSrJgcqLJHmrdfqyqJQqFpqmiOjZTT65REW9jUYeYHoVb7b/W4axu17Ah4J1gL
An8W9O7cxSUjZxzQsX8UyDmtDt8xPTNkd03jox3k3s+oxNBpcUoQY7HZ3wEEkgmxzrRaDqqcHHbB
P2kJ2Ypq7JS9QuwCBfOJEANxmM85WuNGwmSrwztIyhrvGRYAlfhKaAFHzEoiZT/H5Ts37o1rnNKC
oH9/r/+Id3zpFsnKnfbFEgWNHN49Z9qUUop1dc0joKCVVcM4kZ43F2oPr9JCjcyVkxlN4UXcJ1tX
egGtMlL7WNH/vY8gMI+EAz+9oyfi80uozOekWQ==

`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 242112)
`pragma protect data_block
4FxOjpzj2wYpWaixkY3LpgNMnI3F3GIrRvqMMcqxFtFEwIBKsaqwghyVI302Mi/gDeu50BUEFn1E
vyF15kJTgJgzseZrHxextas0DkBB1Fk2FGO7vJcMeGjtLJJRqNRrpltoLYAPOo22OmE3HZ7eoma2
oG+1BVl5zyZv6XR9P1183URhDFNI1e9YBZGn3vRymNt9Mxckf9dZGZKu3nTjFm/iT04JnfFN0mtT
W4yJjadIGJkuQITGQzIqR3JFcLPn4RmEeLaFetBg/sJEOSGv4RCfTsyngjS+ymnexXN+VySHMwCC
aZSv3jIlb9JwjMVvEVeP93d0+hH3J8Z8/9MKI/nAwfp2tDNfKBKb7MjV1hFdY7KM/XjcMCbgg/0q
vguOsCggAoiI6mu4L7NzzcJME90d5kq+N29A3KsVvapaEboTmTuX3cynFMLtqxs/Dfff8qdjcZdg
iKjjV0uLWiu2oHudLStxcxi4IC3Y4pOJuZe8oktvMsvgbDnfEecJE1OCi4K4QkDgN6HSyiEE1Sz9
KcZ0DVnUjDRqkqjvlNlzemnuOx0RMuVkFbQbncTdqv809/016FKdn3AFPJz6f7DeDxnz+C1VRLy7
SdEL75ivAoAmB6T1R0PCRmqFsHSpvcuHXFd1DKYUMOqjhcrXcymxwfvMOmVopQEIKGseTOrI7tZF
+mZi5UK69OP5pUaj4i2oGZYjweCshOpJgm1dzgA/PhGoVs0qTNGQtncR318v0XOYEhOaeB8pCoUG
9IZIKT19uBHdqlf0tOzuekmF0+REoG4fin32/zMv/ZRakTIvHVdHh7hC7+q/PWXhd/UG6qL1ok2O
fsktHtfewzyEmlYKb3J0dHSsSWtB1PERDwV7I2mmOk0rkzIP9Hti9B/q5kvZOUC3UhhxIagzCU3A
owNRgw+TjQCHgR2sq4BWhzo6Eq8hXMlnKypOYxaCWZO4ElR+3rxfY9Wf737RPFMinb95wLcML17C
qGZF7NWaxERtHfwNhq/bJZgJUpS/ewtRPd2+ajH1gAFmlCa2BaH1g1PTGSRQol1Y2qhB2BMmJugB
Bn7Gi0lOWdRKVgADAMZl3T1IGBBNoHYwLtjvUj6phOn75lRXrzBzrIVNIArHK4gt4eVeoI6C3deK
+tLw19Aq8kAqyUIjhxr+Mk8uALAccDCerfsGIVwqKxtW8l+LHobtrocSbOtIqJUHJwrqdkllDi+0
AUBDpLLIJv0sngA68QqPk5Bj/cIautIskEyU8OG98VFzkkZNviZ9HZe8ZOYPXyyKdl3HBHBIuVbG
eORIz7rjTqrSdthAm9gZyTwcZmpIlPrqpBr4i7wTf4LlqQT4D3Qdf9cN4mlvOHlOQYDyF6D9mZ+7
dM9pjH2IytZLcg/9flKDDg+P4n5saj2R9vw4iI8FHJW8x/SwIC0BmuZDxLl52YIvcz5BuMiPaObz
aPrzV8itQAuXOAD95tnpVq7LdH/7sHWDBV8+KQXoxOOPIy0DAEvTdLhmbHw3ZuBiYPT+tNphTLon
EDJmJl1QteHbj7/3LhqPhdo2/sJfSl7vGULXq5EXjx3SazfYnDMdFQdfKPuy1y19S9C0M4g3BwsS
vEylPbY33BeT1Pb3ibauGk1vC7Ad43p+fPGjJjSiZGtHHkYS2MwC5jnopbtRZEtYqIdjC2t5ii/M
DYF5Pm6JitH5UfDXq527a3qWYH/rUotwY3XCnP7TZ5hRB9Riw1zQCQ4RWP2Pn3BrD89emRmmErjr
KtBNXSQe2z8vk7BrSpjDxNA9GeIn+jS89ZtSpWP7eB9BZwnAZpT3xvHDirVYKQJa/BX1CHZjAi2I
ebSf2yNW9RnvqEY3+23WhHytQLCsThOYi7Vu4+HNXM2R5+d5OLhyW4VLJIie/h4NkLlNMUT7bimC
k9rRO6TVHIXZ2pu6Y+2WL8P6ZMOEUlYCypORrZE1sJeWGBem/1GuXLeXrlz54yiBRMgwMlLkfvCm
Xkx0NHN58mqkflTGdPotjpxhJ7kqnfR0J4/nC0L1swH5OUyX1agNN4lyxtqk+4pDV9R8hWaDnV9p
MncIoDQOtcmHCllhR2gXG+GL9TUACPOXXDz2aMX7z7GrbNaRhK8Te0emgkpOc1Tg8tMw07mCzXzO
Ka/6Wma4JTlGWZfqHqRwniMQnzS/4cClN6GJ0rdCebtraYN0vL/fIMcTnYAFf9rk+BTjDNhZXZux
dPr4hemWGCtIR7k3dxag1sHAvZSjapX5PA/KoyPI1cP/Y4heah3IdxjEby9gWfbx+6V+hRvjb4OX
Y3dkkSyBdN2u86914JJQnwKXAvXShd+qbo87iv7IoXMjEnrc/8W+6Q4FqB28mnnQTiee3bIoiMku
0yO1mK7c6KXX4ZcoN8BARVnQHDM4gtTC7tyygAUL866sRNtDEei3onbRaQtjPDh5baHIXnOJLGy4
2WhCFzMY/aeCwEFkSBffC1SxBjszJO40BUnCnNzvBxjGUmfywRhiTInBAO9zgogP/IUUK/NqGmTV
V2uerm+e4c1PHBweGVSsuorEJto5X8zRR0LiOMB30SS5wvFTAbC+tv0/OR1S+ckiOtxCk2NWH3Ey
+df1Q5DhdSuFJXkZ9SWwTGb17jHZIpSxdsxzzS6i8cCc2xzcSqfCFbEEBwvJ9pfwGs4ItnMzRbxM
Zt1K0Oyxo0xdUW3j6npXhdzQTA7/dJu1igTJTvgBe5XonKgv6TbJour4O3UKGpzH5sbbDuDs2ZTW
tc3FPc3So8qxhOJ4aIl+ewXx6b0+bci4a1MC939O4og4BYo0NNVOmUhP3kqIJb35jyXG2Er182FU
uxzJaYVZSVM2PWFNRg+wiFIFbqf/53Hv1jHWmaVKM88U+om7BAke659PWA10ZzS3cu49rayXNTwZ
EkQK5LNghAY3swG2Ioc1F1oICDNeIXdx8eMFuvic3v1C4EUvKm2jR6U+GUO2RznYRT50aR5hLfrc
Cl4/YojDPJLlVvG+cHHhT1KMYfRuPydELN6hEHMKOOYroqBQWhU0WBY/fGjoENGrgylXitv1RuhM
tOov4jScKO6vlk9kbcAvs2yihVz4CC7vvSxC1OXUO17zisKdq02tKSEhBMcLuMhlfu5a5WSPZP/P
n3j0s6wvOBBoDAHRwy0hQbfVQB2TEjwJiY/Qe+DfVHpGb0aAKee0L6R3PkpW5TJiMZ0XMgjrqPeU
PvPYvfv05b1HetChJGs7gMwBbyBnrOI1GpyUGgTQXs1N3prZ/xnbzNEO7weYo/OaS9HD2SHC1Yka
4QbyxtMnGVWR+bFu7pC768nk1QM0Fzyntw89pG1PDnlD4zqhau1mMWgBT3J2lXncNym3F6o9qjJ7
Ux0YYl3PMdUEWdYV64wfxDzbn9HrxqEu/GeLD8GmaZmuZGXViHQftAKiXl3E1VwYVuBM5pPlluT0
Rchtms4lmg/N8zCvnHZ+zCjD7a+znCOecvs5S8IE+VSEXwmgEj3ZmIoaUb8XmBLLRTEPBplS7d4w
lfi8EMxVrBvzOfi8V67Fk4CigdEpUlepy+RhlGtyW8w2eTT4PNOdRAQX85CfSYiUfA443RGtihxd
8Gru3scA3/WwqDRyrU7/ULqaRhf7NBFN/AOwWgTF9g/eL0gcsfBag1pTbvZHy9Sk1Z6Qzh3p0Jad
h37sk9awT8fxShPePJFaL/E+d78jynVMz4vP1E+nJjFBfRillQ0rha0bICUf1JG46o4YwmjBGX+u
yHKAVE2wIAJHW/ZcjNYgwU0zaoMMpjbV1Z4ZJL8f+992n/pomt5pPBBCuXOnIyTudetSjGEGZ2vZ
JY7maU9vwsCRjJjhNeWvq4QB/IF3CfmKCMBJ06lqhbjoUFwb+kmAplx0DvuzMVEBR2FjCIRaCECq
WURpVUmMJcCMCof8dVVFbyIejbJBAiar2Cnt5MB1FHCxCj6WV9v6bocfzCSF4slewJyIJlyUeRWq
0/2/UjjhJYfYnYlGz5CgTsT+sK5G2QmE0HlOobLOtXHpDSfqZPRBy2NRKizkSb4/zu39ZCFJUL9s
aSXnDl/JO3EXbJr5+OvZ5q7ieGvlFqGM8Pwsw7mfkQp6vfo9fKMfcYW4WM/a6vY8ZOUcbkcl7IR3
HkVpt3jMATC2OsBoCcn6N88KPKiF7DgIFBZ47EO2JABiF2v6V5W4vGj7yNlTJhx6YTxCOari8GYY
TpJQg4Y9tDwSEWFcSoIxNxFPr7ig3Irv7H/iJcEcz8VwfNLPBLLqMi0XRSSu6WasQLEYyd1Vf+1V
3P+5hTGnDoyOg2zaftDGtK4K2sKKR3cnaTXqqSzhOHThh0U4bi0hkvCXDKx+tJs48ObeUWlozO1b
A/G3Fy82gN5iZ4VdI7RWHCpuNYlIRm8g2ao2vh2bO+rvkiLA1PS5rJ975lxdtkOInu7OEKaDvAbv
ZFl18KnVNG1Xtvx4Y0HZivDw4TDWusHCyJVsIF66FELE8CqY4+HOaG1QyBh3vXoETvFwQYLCdILC
XoRgkYqNpVzAPeXiEsN9xPnSQqKklyYlAolN5/sdjOy/bmEzHLvztuvX8NHX9izG9HgRwkAtHvzF
kbteU0xkYUTrodNqoghDOpYaygib5kJIeZyFMV5izop3D25g6lHU/fjJcXaUpPsi/p2pdcvTuCip
mUA1PTJbUo5Woi9Dy5z7Z8B7cUbljmsvVyAsH70LSEdy2HQkbMKNEKVShwe3sZbhhE9IoQ4SJEHA
djRh50qjWFJT/LZUE682kG0vatqRmGoKbKS/qjVngfApFVk0gVHmKwA4UV6wIivklFGNlqhQ9s/q
l9DCriaFzWeSECWDcBbf0pSQK14856tYHNqRnjCG2vEHBQ4NXHPVhc5UpcYwl6/J6W2uCfeRFlqo
nvzHn0yoYKQoun2PzWH8rPCHEkurDxbzRP86HrUD4AuBKirEBlovFiwJp74B3G4IOuFYkoFYoEGu
6h/wCucr9OtlAVVM9wk48ziq4clnx8xD0MVCPQiuH8bwiS7OJWU0zG6JcpTKAIjQRuRzJNNaqxy9
g0D6tcEH6pDdDyH2DLm5JoWmS3ozcfmsYpC5f6khosGm9JLy35N1Fpadp1z1fE1p4WeQ9YfBpE4B
H8mioMwjgRkOLS5WtR97M64J/icocM/9es9p3gZSQgmrmdyTjjBEw0hxYX9WYZn9rFjwINwg05eY
77PqTd7ohunUBmttPtUd20LPI+amc+8GPiegytLQ7bGvVjmf1M+dIpt14G6LbkP10UzVyCH9gV9j
+zPdqhXbljbCO5vVJ9BS6e8fiTfc/iykrzrILxsXoWsd/bXGwME4cmi7wov3qNPfQegxD5RcEuWe
cArlMhfEG/KN11sNYz7tnvFGGfzln9lagZdFurURcCPvwlg67xEi4Zd9QUGHng5eWjuCYDCVjNYW
Dwyzvu2p5zh9c8v5gt0DwqArxoSRXuzB/r9TZrT6HgWkjmhIEPYvFLZ+JAlodWRlEZcCWw/gJTPT
rMhiK1Kli6rFGDgwKZRtuX2aMfJibH5A09IjUFTEUZ6ESn/7vVNhFY0QYYNHdi84+sqqGwfmNkHz
9NLGPI07a+TZH8dofy/wvSIJzsEHxDJAALnwGA8mfQV942990Y0el8y5aC0PJ5HJuD6AZwjior4W
HfGtCnAHCqnOksJeORjx3PekN/qjwBe985vXh9/s4LtXeXd/REfk5n6DVC5lrtZZdMcxDxUK5NGm
3xuvfAWpxBSl54zTLhcsB5XMtVWOxh0CrB8mViUXJJW3lM2V8lgotJvm2e+Qh9uDDEfL1lfo0USN
UFrgqiYiPEI9O3WEIh52j6W8bM+4rSgL69VH7prGbewBfEzfTj4V2kiTbfAyTSHJNT8VFIxmdrFR
uNsqmJOTaiv/RJUq7wRnWLwVxb47TF+Yr8X9WdCgBJKCeX7WVVrpqFt44sRUouVK/j6jJte2uMot
wE/UhwyHVQA3T5HPf4DWCPwQhBvz6CAJyBujwff8s8GUIkcLdU0zwdh2ZhN9rAcGzmX4nG/w7sFs
DqOHN3Qj4ovMkRFCOQYlk1sbJYPytH9gtkunejy7KfJpU0vRuRvIyNtQCuvxdXNHEzCCYLFm4x9Q
nacznJl+Ep8O7rbWIa7Avg4TCFHzBc3hj2bioLv62gQ9ZpMSOB09yWowrdC5XLSSHG/rYlbbIaBG
rQacWXz3IJNAJ8cnYYoN4kQlwTLUZkj8jS8H3TWCXqblWp6kEksFl9DncQPIX2Tu943F9pLsD81W
yCNwd9lBVMeZ1TeohGkbEJJz6TnL4joYTpbndyuxrs2FKioOKvwory3lEkOQOtg5IKsufs3oWgWd
OyDVi2jykNr/LrZWNe35T2LN3uAQ/Ego0i0OAT+Bf8bzPkSZ9SOblCVkRmBc/B1IGx5KHmQHPmOT
pxso4mOJ7OgpuVjHbUjWSD5N5Bz6IaNfaQXkLX2mcrL8CaC52xXK9hIVdlcZHfoDSNMb0s3FalT1
AG3l8CLkCMI1D2+qp3C+ku0pfWjL97mcj9Zgm08ZscYbbz2iuGjG95Pg5nNr2e0o6xN9n0ZM7WZU
Fl/wwDkQYawehbDqp5kd2ksPa3JmI/RfIKzghXxkssFndbwIqUnj0mpM7f1/1ZwaZn6/rSW3BOoC
FWtyQugeFrcK+nW6hZMxev76eI96LvqP5HeTIlpE4SWdeqmqD8tcbVv2eNkiCnOoPNespy6Kqmaf
dVvajdAA34mNSy+VzZWBpO3eGyvSnA0bEgJYiGi6FCQzUzH8yZMuf+hm6VMXit2fdRRNTm3ct4XB
wnm44DNjK11HQh7khO50JGZWxKeABtQoRTpXc7g2nnCKf94RdVEaq4d02n3JWBwYy0rVBATwiCT8
K5Bssl4892poKXv9zF88k8n3imb2MU/TJvGw6/6Cn7RsCUAHPc5gIPwViiTN3Z9nnBgj7yBF3uH1
IWtkraP3YqW+TM6f45re99A9VN6d6G0qP9GmrlHqAn8y99xG5t9KeMBD3lEbASqtjUkGf1A8xC+9
uhqeVaa4BY0PXfKpeuxh2TR5MW5SBDOFm9RcLiiWiUChNSfDKOTMVBPz3AGr1D27mN/FHwCKD16H
FZ36bqWB/iDxPctHM6m0VeAwPnjRoJ6fkwYKReJkVIpP2pJ9iK3Ha1B06Gcpgtx/RVFy3dZaoXCR
d8UWMdofgMwEFxivBKKY3dnzIiKUXh0BVQ2m77kgdX0tSbuH7JOw81+xh1lk19kKrX3OFi2tdQow
cPE7Bbg+AKIp0TutA924+JRMm2Xq6kOdg+hkojgPijhcaNjfJtYiM8hn74YzGF2O8GO+Wr6PpkQo
9vfruf4UL432joI3bvLuDXfoiCBixRmGrwH9krrdwz660N4u1Fv3HOla6obu3HNMEPftVh+oa+lF
LPgfSkIYY6ZU2rqENk6GyILkFMQU5P9KQmnGR4l7bLeTq8Vnum8QxTFCQ0MfK5JDblTQgHcU1r9V
TIYS6CKOFLFGn4drwjoqlETcB/pp90Mh+U43WgCxKkDEJ9GktMkY4jRBVq1ONYgckVcw9XMQU4TM
azEur6uPJR2YXTHdbmq8mwWqwEVtOKqoc51EVnz1G1YuU543/a2HcfVk9iistnrLesImFKf8A3Vb
ZrLlSqmOMmFXnaZdaoTKyklkCk5EMMgr2EsEnXF3c5TuDLjU3apV9gH2Z0BRGDqVbNYErh6vtjsu
lw5A8P0HArjkIG9Lxif+7K2W7ZHqFjLkxpVtDYthuR0D5svntbjj0REd4GgKObFZZ5lqym0RMZU9
lajrEbrX5iU7t9PVsw3vCSAm3b7OQzvXGiQ3HXYezFGd2+jRbVlJBTGsfwW20iHTUb7NJhfvztis
+5XaBS6bwJZ86rGT01opapv+nVxk5rXQqoDkNSRWWaucrsQYr3bB9P+0UaCNGPgLp1dbRjvg57sT
smjGeaY/6QK489T+X+ZkQ3rVHmJIwpVo1DyCcorxZQT9y74vQhIoMzb7DIFTYojGovNI2dHD+bEV
KzOh3eEEEOnXS7yAMu7UjbJACCZZ3bzFArxuINjyI8EE2hLQLwxmnfpfox8PM8UlZPB0oxesAEem
Bniax46P7/xd8eYvCAwhmpHJI58a6mxngdUP4Z5sI8x3qyv3TspyU4xTWxIRhyj6k3HimYrhcDe7
LjhyPDWW3D6gLZIuQkVnQYVWrhBgmy+hdy9Xp8KRtohW5wMbJBLf3mCJ4Am5bn3KtrAUrmQnbrkf
W8ymfx7EDddAJdPMbCZWHxFxjw/22fiUmd+Bc5n6tb+M7aIZUTIJkMNdGkOqsiRLld+hKXq/O1nw
vYR/J7irZPttlaB9sUWAs3XloGvKIKN//HUIqKZnsow3doUANNsaCs2y6nlt8MpZtd7ZdJKQ2XbK
D1HCN6Z/0QqGrJFW+cuOoEUlDhedGkrIUa4DmRuQjZY6htFZr0ltVao9J1OIn+l9oR/8apPKG9b7
mTYhekxE37vLuDowuASOYLE1G78+UiwGCh9GcP948+SEXvvVAWDrj7aQobLSsSguw9rsnfcdU6xy
1WEkZsf92nm8XOCVCEsph9ZMrYdD2ged23KymxCMfBmrwj+cheuPBeghwnl5GSTzQNUZzOCK2SBS
K4j2Mi0WTxSX5YxHfo/Ax3rCG24HCuZ6CoYQmDmMdm5qPVt8a/bggF2gdm9UXD89J8O0Y8JB4v0F
FXlF5ZR53OSOSaE2HsTrxyhLSXWnDyssmO81YsOI9xtthFtIZ61jrN8ra813fJoKkfTFPuf0WxxZ
Ub3JmyiEX6zqvOg19sueBLXT3VF4R0vPoUROfFouJrhCCXyw2OqNBfBSaxs2Yxo7znucmYV24S7A
TJR5Wx5S/a/lzVhBdoTj/nHsJ36p9mTZ4cGJ8p3wfz7JfFfInvTltmN5pg7FDLmiU6Y9h4VnV2e7
Z9BfBiRdg+jVhDcQZ2wLXs3A+0clIHaBJ8Re4iOVgEvl8veOduvC21AkMyI1rNwA60tC1BpqRlMJ
K8jnvo4s/LhLribDqcdP+S6DQm/S2otvaLvfIybbX8BHLUzdciFWVJ2M3g4hR8Fwda+M9R9Rv9HB
xk/5k3MRCXILahEiE2lt93NG5OePi6RMTO+LOfjSmzgpPpWuAJTrPwXj+b4VedvFEgej6vw2euhv
Yo7s/ObRntEtijIBlRC1F04891O1s+5R0U8ZrzoBksaSELCeJfNY1wy6YWKP8S2RXZaIUYgzknVB
r6BbdI/CU3GaAjiMFA19ppeEfK1Iu1iS3leDLyCdSVf2h6fHXLoDViv3xcqEZeqS8FRWtY/kSufg
ttZU0M5SFyWBsvmUC1WrcL9GyUGJtG2CbysnRhDnsOJ+Oe63NFTo9H6BDHS4lft5oqoYIISEcTXt
RrZUWanWJ+setzReZdgdzT3gRI1JUx2qcF5LTszPhoHI90U7OB1hmiBocqdWR3eTzWpbXaaJS7/B
dVbJuKjOe46fSmCWWk/l3QoUGx7T8oRky7QRa5l3C4p0NJmlxBL3UckmgBt/AE68u1LCNCo+eqxq
kno/C5SGtSVcRK8NKRecVA5H7NCF8sLFd7brn14hYzE4qPhTGSgrWYgf3nSwZCobydy0Bb/Cnr10
mf2OZxpD2TOasJMYgoiBsxlWPcLOkdOiYlrs0U21iJG7uEkbe4ioXNPOyJMUoPAhsnWYh9vYMCXM
TPhiXXv+TOo6xwA2e0myUqtjNVXc7xXolpZ/XYP6UoMhnqhpSzCcOO5p0uniQGljX3xLPcmLkrE/
bg7Ds5djd2j1gBerqEzAY0LMHnhmkJBmOct/QLj1kdRX3ELyoDiVEeGyTaFtxOS9X2b8awO+hGT0
7DrYvRdf4Ojodyes6RRNjf4X8Uvnyc1pcQACfPh6aya72+AW2GgmJ/wLSNUBAbJlkddT2ELuWH0u
sC0EvPhMZnLFf0EkeCKg+lxmCOfIWBQhr7cfPaQQqQzmGxkq6+JR6of4ttuyhtbgwrHOF8UGUQMC
Bm8bZpGq+zacJHLuVb+IcKMspQs/gNrwi3cXbSJF+2+hII7uUnNB6EZVwJMiTYJ6K0VrCTjypu3+
chOHV7Vi3XXbtLGnCnKzBM/86OjI0rlsjf5dx6v87B6HLSE7Mbv3GOBXFOMJTmKMfV5nBVG85pHz
gCVENx4uL5WbHYZpgIM9FVKqQ6QRJw9fT8nHMgksJ8SbWipSlqW0J/mjC5fJDoEb+ZUMQ8MlMUpr
jUE7znGhRk/6/PaWS5PHYmsLgcovNKFG8aVbLfWs5SUJPBWmvYG/VashXdM3xESRsUxSrA5bLXkq
y0Baigxs9lk57FAfggc0rVl1tse0Xf1/jitP4ZpV3/4l0+8XhbRFP72YriDZ6ZBYRLZ4FuVmmAsK
GyosOK8cVHME6IKEoaZdu+bMu4qUVc4mrWcjS2Si/DFoGtrFQIZQFiL2H1w7fjSZ3IBk2ndyZNdO
8+vVXVfso116GT5SQFoDhBGRf1pm1SE1epzhNM79VBazb/DiQEvLwGcfEm0XlJ04ki1N/QG2C9rv
FZPxSF2eAU4XwWrZtD0XWOr3JmUewUCKbHosIuAJcqnA3qZ/QTZZjzM7ZUksg++xGBQ+3p21Ss+y
t7KcJuQVp3bMQAR9IIWM5pxwJeuDpyYEQfl2lNhQ57ZBHJAyPDkEtbuXiN1w4UJ1IRv0YoKBjBhL
ySzqnWxberd+a7uRweLdM13VGrppy7uXW1KXLTX0wLCyaAq39YO7ZZjhBK8lQW3uABPcqG33uP6A
GGAB7KrayV3vMmCH8SQhXpiEVFBu7NSQsbcvqwuBKpadQ7nJtsuqFuPGvbMVFmX/08ZF+PkECBQO
8EBob7mn9JsIDO4OxYqqJjvo/S75vpX+5x7vb3LpDbyTvmBAx2jsjXVcSv7BH9ljJVwZ/L5fu6gl
Ul+TDX4Lwk1IPlxE+cTs7Hb57lKbWpUnQG9BRKTp2yzR0K7lHva2yFKuInu01Tr5a7a63Hamm0Wv
63+BB73cwddYZTHbwmBB4esKC/uLdGmcYmbfArw76RxCDZjyDDzAgq1n8n+yNf29HEmoxobOCyBt
LWyDZbEWfv7NGWDlGxv0WnXnbEb2Afbe1Q6f+orziCWcXezYGSGzlQT2m6QkrTuB1x9N62zmk8tW
leCEQD/1Zo+BbgonZD1uXcLw6VwBg4CkE4M46XoAjOyHDYPo69mxTS56SH9qKSllK7e64f4tFpSx
DofyJ/ef0iubZ6U7ctRI1LMO1DXrpp0foD+HB87b60gSvl+2LLrMb3cYuJlra3h6UEcZ/LkbvBRI
5jBeNeoQo65fWBrqewfdwL8xSCM6aNKUvKBhuhCqU5CE18DAhZfxCZ94rwqyUQYNCbAhksZbmlkn
UvRkP7I7msWEFOtHItlKq4UZZCeoIIz4n02uSrTKt/+fES+oIttqLHQ9eI4MaxMFpgLtrT/B+Kaq
f4aDQr8aetIkdzBNqOS7LSmAeT+2k6yLtzwYRXhDxGl4jMOCG17nfqEQ/3YfQGtoPNxq1JPn1fzA
QEzTLnGBj9OxnuQzw+MndVmH4P2Kbp8vqfYXHt5KFiOYiNLmL4ZyXgEZuHkGepLMN1AjGjkq7fY9
HtvvvcUYBVUYYc3CIMFYh3RRCFyE2IBUPuwITXhTYjOvvMG8I1PdfORKh7ALk69lUDzEw/CGo48H
qxyTsLUhXkBHhhN3YAuiq9m/0Hw4aVRXlra16oK1v2pQ6TYS1dbvM9t3Qvvb7nef5NYgL29Q0hws
i1i2OZFYuG5KdxCuOVhV1MG6gVqsjfbVoyq7ArxOqgWTFbPIluGUZsTsG96bOTo+a8H1RdKiJ8QN
x9SOmPe8BVsbu4evpSkh+Xbv/3/Yyqom5579Eb64GBZVAIISIZlx0X8w8+HwY41ALY9x/FdG7j5G
EeCvTVkdnxpzgA4MUcAoMH2rms2Esrxas/sH/+ollLdsJdwjI2YFSsdeGbj9pvrjfbsLtocLNeqJ
/wx9NjLWuWl+Zj1Fqxwmjt/p/NMUpqARamUyTsticn5cSNrfXVzbpGJ45GPq6c4kNR/OnYvjFxJd
o5+nPxspZG/1rICJ2Y96Omij4PcZxGN4+jZ4Ce6OTgcH84NvGWSWlv7TK0DxL4O9VQlotitEKW0q
X9dabcLVUSQ3R93iCmxW6gLgMIY+TO3uj4xDOFrdUnTpZdVnPDrzrf0oA2/e+/Yyl5Y3wdAbW+Gv
IztjZphq5sqRlpZoEyeO9A07BewcqpIFEFQAwn6l4eA9oBT73iEI6UPMBCedaJHL3mvua9CxGjs2
/uBUaQp1WMBeqGeYn++qdmrtpbTsICS8TxkR2TIAUoFiKvgBzs1a0eZQcraraQLJ184C5L0NJ6e4
fFxz9uuhJtmAg/GFOH7SZZFP4RUD0ZIEme0gRFMgLqIoPu54lcDBk1OevBtn/81jUItYX19YUpbh
cczcHg0TaZk9CTi+kOGss0JgnYBqNCbTy9L+3yTkxs/81uRmCulWQ3b1Ylk1kT0XEwsjUcuiYh//
DrWtNg/m380vHVAYQlWJ2YoSr4DdrzkTX4SO+KIclPYYjTe0841rCjql1wIOmXBAd8SBTzs77/aU
LhbkNdMzLnBFSjc9cXgWOAI8IbnjwOolDWlU76WYTa7m7RzKyYZvg7X+sBZZfHaVRxrY25XAZ7pB
gd/EH8RBPK3fUT9BS2XtUc4PBhu1/BNi7yxiIFJ5T20SsDD7+AiCMTvnU2KUCfVHu4cE6O6wnxuh
VKbxUDA2zPYstKXAQ0LzQRBUMkqoZ07t86TzZ6s4VE+5O+rJUo7mY2CYF936uOMdV2VSeeDmmQGH
SZ6vNwCUGvBFa4FjWTkNBRIRfwVeyokdIrPdF9xuWYHy0jFa3iyWwlD8KesYWS6DGR5BvamEoZp7
ezUzZx2HmvUKgrNTb6F6JofoBYfdB4w3X5G6Q5GtZopVv0qjzsVBQwWF5purs3KLxt6t4ZMihSTL
EDWA0x5o/sJclbkn778U2dUj5s3iRso08d/tjp4S1wMoetvoUqHsIkNNmkKidvtuHr4UHQUo02hP
FwY24XLnA3iRjP5T4gn/Bjc9amM9puSLm+4sKt1nTktT/pYCqg9Bpr/jAo4QG/SSqWRWdo52k8Iz
FjnH8gNSf2LrMgKLKdzwtFsKv7Zky1i3k6hCvqqVlA5YDw65FuBx19Y+ECChH0+rYjdlBeOO3/oD
fcaun10mPoUn5gwaoWcrNMe0SvKTUIYrItUaOVWEVtFRWdnNbU4lW1fv1qjKJj4YZEFWzYAIxLAF
RzOaSM3KrrfZIpBwQP3wvBYnsDYs/OP7qUyVuyj/ftdyilnYKL+atJ9DU98+hyVqfTxdQYA09NxF
BIlcfvdElg0tLSLBOSZw+0qgyJu+cHzArJTZjIN8/hEARLnoSovt7rebydnQNjJzXrh3Opm6VyNV
t1QvZz9LR3tweQDolNFz8M3req1dydqT3cWm2wmkcIBD2pUSdHMdVj4w32+gdr2MA4g3iZzHvEux
OW2cruQ0QKRsWq3ZCD/P9Pd60+P95noHqjcMENqgzqVytLo5458UFEL3S5Di1WjyCPbVEkPx9LNj
Ky1XM5GBtW4vpiNUd+6Y36JWrKvqofuCDnJFoE96iGKE5woXVqORty6GbD1g00KlFmpPylyui+Jt
EquNRln4OCGq0VW5A89fCdd9TL8y1sF2jBUff344hrjUyMwx5uFYYx4AY1aEjHitkJ0ZK/RambGF
fKAtGoHEygWsIuGhnYzZ2u7T3O5/pKVSyWtnBQ15/1QmKdfZyx2QCAycjKySPl0/D/q18CAYgDSC
nHTAUQBXt4lwQiJBp9kF0RieDvG/cqfnnyQNqux0ZqDFHr/LTbzkkWcZrI4iaAkMAdaAyeFD7LaD
o2k4E3DPLtNsPNBug8JEfcnqolqj+19xgboCYIVEmAFqeWN/BRKQCd9glN6xSUOIoQI5FK72dfeP
0ZQtxhTrGQe9T3AcUfTLkrx8eJRDCwQviILoQNYmcQjxP/cwBYwigei0zqshzo4qC4tALg63hyjt
9hmCOwL5DDTy+UzEgkAhooYZuvXZDh9xIqBTvtZjmnGDRnBadDsKPh7/v9sb5pSZrmo+HyrLmSQT
vvn8n7hddalm9CJDUjnSIsPvWSmzQ+c7pd08TXDIaRi0oHbWjOc2CFAkQa8iGmlg7aNmgcMPun2m
sLwPNHLSTyvN7gLQbt4AsOM1z1lLRvmyphwe8snNLb/H+iWihTR2W8I1zTNDvHdkWvUMgcWgunp4
6yjq+NCOUsmrD1iNZJgIl+RKrDb1NYP2khg9Jk/n1vWYZ2S2UmT+do/6QxHTtPgTEQ2OC8Q7jDg2
40xb/IvQW3ONFSPYA7EgwhtA2IZ9EI6WbMHaSJTsGQla/DmhA5myXntpiqdaz0VZaT21CJvJgSX0
Btf7wD4DCp20WejH7bgjkwuqWfl3rMsvBIEU4SEX3iIX8TtMn5EypP+PzvH2K+OSXzvCr7H6Qem/
bI2pkVXFIK5fEOdOWlZF7EMZrGlZQzNoeahf5MjSjgxiNL+oYrC6ijRwbExm52cKnu+usy2XvvdJ
/jgDg4oI0ZqZHvZGIARhA8+XfqEo4fHCXYHBpMRjuKy55xEP8/QGxKgVVZNBG2eeUPaGnYHaUmzY
9WTBb7xTl45BSJhOaAihCWu+NXDlSQ5piKw6WwzKRgO3czOeph0SGTWtn+20Nq+NhK42n2ni0hay
AtmhPv0G+E15OH4+7yXe1+rDXlwD2qPttnQmgBiuAHdbhTYN8wSW0D0j9rlkF9LpqWDvUtHMtckW
Roq6k3Lniw3zB8SDG6Rl+r0ajhjxA89i32+lFfllMU4DPMUnacDZF4JcPpXdzQREk5YctOUXGm56
TBXFmsov9s05d8EubGcLwsnQb95A6uxrU+T7IS9r2Q2HaExp+I/nI8GqN+DCpONulFHWIr51w2fK
1MRvF5Mj7a/phBtmhzfc1nxGn7MIysIu6DeanVgkk0rXrVgsAbVJvLaDVm75nXEyDzzcoMhQ3h9F
3xK4bThYKLFug5SX0iomJ22tbhZAQzW4BjDZmoG6B5iCLvCp2P4b4cX5xkGjDhCBiUdFmOXFMK0A
bc/2Juh9myHErp8qXCZKYhETnMHWtrzIx8vGz0IMS1BB7OSo6D6JAVN7Nezc5TjukP6F2yrKG2Rl
x3C0TKCnCjsWADCyzgH7TJ2tSDXZCi7mB8VLut7qLeOtVQhx+vXddNY6dbaVOKw5SkaIND+4wVd7
tDd6kneB9Pss5lo72sykJqX0oxOgjfGKaZx3bclXoRjXDOLNCLCFUjJuQ/M4psb2+SsELTVHLg/T
QcZDoToPSfH5LcUyH3IzkP3pIYqKGDBnBsRvu46Yf57FSVxc2T1RJmdkHSixgL/mwviREo9ghyOr
xILVuVHPJOJ+V1mQkRRYeVpAFNIJpIvIkDfNbFCiu0c2EfXQDWj0ACAuOcppArmC2XZO2izwqMoV
H3cmwuyKN4jZriUBnntO33szS32ugkSwOWOn1DcoNfuIC2KbmqE+UOekSIr+k46+xU3C+UrwX2ES
WwxDJwPfIS2w/3QAeJmKUoodje6IC4dAA1OwxkTw43cQXWRet5+7tC/Arq3uRBm31qiJ/nvZDdEF
diWlcLnC7wuMqhWQEac3Yl2uxox0hteVg/EjFSR9bkY862Z+wlKRV1Gn6ncMKRq/8hmGlF8iT4m8
ARYnSGURxBn/Zmgi9Y5RinNX4M5tckPjPVeIIpHEZPpmBMi6J2TaOLndoRyXAr42Ml8u4I/AP2uu
ZgxvX2lvdmv3A1h09bPfWxBOiD4GBOyjDAf2Y2qhL5lrX7C+dSM3ua86Kxgwoj5GUz53WcNlAIPz
i9S6C0IOSJnMc/MP7tt2qaH4Jv+K9+2ecnmzT4nM0VvHwmP+v42kUFy5zEZp9RjEG0j4EqKevMbT
P5x6EGgLUe3ygsqjaZLENtHmi9jpptMQTsFMCFtOoQ8KlfURa2c3CLKU2uGiKZERfIiOV0Q4kvLt
ZBQEQ1kH1B9EK64UNOSFkEE4wCmSKlpiuevDAjqHvLP3xQRdKzmKvHRJ+NjeByGCQgbcLI9xoy8L
c7vYGFlrqMNJNCLicLSTo2PC0G9MqUH/Xp6H/vHkr4scoUpaMHkIWBDZgvyykyWFeObifvQ09Wqe
fxN4GtsKQIEZJ2+VHAzYD5zbOYZchBcz9dLdC/RxA070wzo85Pu3OttOJ2VJExupBvmE1TlhWVxr
UacGRhBWfnCaqG9SIj8Cc4ZYQwu2NRkaSeGVRCaKGD8PlAl02CMw5jHJS7zk7LILqEOfc9MieHQE
pCZQYIp38txmrmrjY8EndW8qRfmEqY33zP1SMz8AydVoqaCIqbV4m7fMg9CDhj4AONsdYx+dUMZf
uowWI5+t1ag2yGysV7e+kgyiFgdmYyQxIAKbBXPMKZsyPexGD7a7LygzA9zyug9RKKafHliTGRPd
6bFafhQWKL3y/Jl6KCt8aC1VGd+iYcITrqSxXT+LrtnUvLCWLPM1oj7XmQUdd3b1Col16UstI9Xw
3coQ/C4gsxd48fN8LNy6OncUoY8ISw+R7EDm13gjN1dd/Df15CgKXcsEhAceJFKkuZwjcO4qmX9i
5STB/pfsvUu6Mdsbpr4K9URu4LA8It310bQPQmnBmluzDq+hLFqKatjvwqKAB+vh6XgIbukUiAQj
1hQsrswfqgN+juF+H5HM4RwdnB0NKnaq3glpup0BRZ+lzDIGhmYgm64Tlr2CqUFSjoOCVxJCD7To
ZeOYbpdoR1NbkCD7nxQYS66WCbrmFRknnBM06ccEd4fSejKN+d3YDaN6PkUcYPd59OcQ6qD4lcyu
A4koBD7F8FZXfL6CWiv4e9kJMKg9lLqqRXzFles+YCeNjxhNUkcfMInOCtjhhn7JGiZCy4t9b3dm
cgH6MLdnKcd5oO9kEXlOTcqx9hzw9ZLUQQ9X5goDDuFQhReXeOeigdUnyhFRsSbZfHhoXOu8URzv
tvUEXtMF66LPCjY+IhB88liwOlJiPKsZpAD3kve6jCnrIwnCTFicBkanJiLP5jVROKKpjSHb+Slv
rw4I3eC7jLDTnhrwn//pAAhnTEpc04cnm0cAtaxyX71Py0wOaLM3VBabtYU8IRihX8E3VSPJb4oG
i9/WaKtZR3qExw5gCTF356pECztgpZIwyETaSHyrDQy5pXDO4DCHTihyKaFRXgMYhCgmPCg8Mlfb
3Xlggs8Hm21mCvIowquRoMbwZMMhWxSL+Nr+LwYk698QkYyTsmY5caqH5vuBqSeXfWcQ7CT8H2rQ
MwNR1OatVYed2hpBU/F0wTqwPZ0wuNS3oS2+uGVQ73MDhJu4iCigMTkiHShMrmJxlwKhxDhGrN8M
gWITkvHW4T2wS0Bk29J5E0ZuAeTZtPPKvJNbj/J1zpvn1e3B3/Q2mevCcJqjDWvyuvxvH+cTyM0M
KjzRG06QUxSRBOJvTUh6mr0mVIwv/OFKLQJ0vo25RFKW/u0ySthIEFSW+X4VrCLk7tm8xdatflpA
ui97Izi06l3iVs4KByzkXbRRIt4A5bo51eVPu4LTd9aiIwpMMIjoHtMfjVLMJ16y3qV7iTF466bx
1KVhfYnNWda5dnOzFjUWP123fPqssFcUVY9MVipr7roGek3/xXJuGcZHJEzvYhke2D9Eu6Fdzb4J
h4++3HWb5FnHCObH6/ZsSXzHv79u+2xMjSSuC3iYiEhEs1YunB8USpOD+w5gvW5u5W5Q/F+nc20s
/+tgPOu0URz+6flIV7ImVvIptUMLQYBfzAjDZGH6i4pk+LAfG48ZDpYU3/5qbtnRKttMHLrY5uV8
2JSS1b7ZzvVlWccVdykmOPriTGs+STh5qmomZ9wUxFdELiFQ3Arnyf38Dg4oap3pC0m1k3ffpb6a
dwf7dh+O0YDk9tp33XZVa+CmKUVGB5mHE5QSWigKMRzFjhs83v1fTC6ZoOVnRegu+BaS9v+h2clC
2j6v08XuGlz2urpimTcR3j7v2a9TVa2hwnQQGzR4izpOxGOaGvb1D5w1CXzB2qBB7UPDKD/bge//
CQYI6TSi0bXry5EvGp7MJOZFSO37TJM1aQjyWGtnnfFpbFRIBi0B7M4qvDB80KXIN5lQcKlGVXUy
Rj2yRJTiK2c8wUWZEk412BxIgWD95140hcjT5lKo6EfuqrlgJjmXbRzE/IbcHic+ZNPcJxX/3T6F
20gpn6E7nOd66R9Tam5XEawRZ7wuBxIWU5/esnXQDhrk2CjT4qNhOPJlSuW8aZo1rl8jj7EK2USt
T0Fo/PLtdDU3B37fPQ0oled8qbjcBPUoag+6Yo9qV3uNWAz88tUy6SYM6w6TkKpyzs+0/3O93EDc
wmteK+h4SjaVUSBh44MSBwdpCXb+74dzc3iUZ/hfdgUKIk4/RzGewo0bdy3qBhRDmnFc+I/IVDY/
ZHpDp66h3/fDS0wz4L7CFT0rUc/NWo9jCFKBLZv+XbIaGj51vlaXktNhFWbOpSXGgDmJvyxvsfDX
+Xzv5ecpYKHS5WK5TNXrToEg+52LGgaLTevz6xPw4GWJxkHXAOpO7wT6IIP8t7/EiA+NtdLkSL0I
Y5N/rHyDYctDrRQlWOOH8LdzEPH/ltH84rjFOdVHgflg13fSFXGB9tKxv1hJTnZHIxZZI8NBgsT9
E8i53Yl5kQa3vhiBSd1KLpKxT51PmBfi2zyzlfJl0PDXu0wwTwqFxjcJS/RUdcAW9PhJCToI4DzW
pwXHxnLdpQBu3rLTtAEXDFCWGvqAKfwahDHF89v+R65hExlKO4nxuUQgl9BNjtw/H9+6VmPRz8Nt
dQgsh24uN24uiEfYX9DYulGTH6LI7eeboPVVl1Qcp9dfh6Ad8fwxOxggfGK2G/L5wsJsoU7EUZeW
PhNJ6Bwz+oS3loq2/dqXBUfGb0274SifZl01kzZxSXJHG2vXZlTM+BzV7QtAXaQhFLTDBUXmX+9n
BV3hpzWBx0REt3mx1EK7KxffskBhGuccAhJTZ87CKhORGFpuwKPNcfT9Cx48xY8Ovdh43IhPXTiO
grp9VyecTQpxPZ9Ea89fuKREbFCX74663FuqNOW3QjDKrfHsYpq+APkSH2OVmjZR4a0cRG8C7PlA
WVWutNm0nTX0cE/T3quhCmjQ0uCbacz1wUfYe8q8eU/eM8GnZ+ERz4W49U+Cc/zaUuth80QsGPBT
RMg7F70nWSrba7pHb1ytztseI8ae2sexYqTu8R0BmRaIJhrPtqXnztIh3Z40h1VbsGrvqX3eUe9T
cr7jQVnG7DNAW+L+pv7voVJ0TkUtRqdjE1wpdIMLPacnFtZ/cs6dCqTGM1juVnGUhb+Oxj8M/VHL
08jiScIoPmuVSni6+oL1f9R7zCa1xBwOY1qazXabMj7RiZmLIf4IZRd2OG/745gqGfwpVupc7Uk8
IYUrYwicy4DuSY9+fCGGJ8SfFeBJBrmzu+TBFCK34H49BfDl/E9e1D6Z05rqcJK01P19IVG9PJZU
Fzwj2B1GOfSgLtTUZ9FUubJaWlaZZZyFLXnmFoYPrjYQIIVOXUgs6h0yFZnqEaUud7vkwYRSt3zb
fvdp1K/MH8O35MzKEmKRVXC9snvNfJt22NAYE2Ear2J0elAWvK0u8wKEVlutk0fLKSxxgBxhB4Di
Xl7Ju4chQiw8gOOgO1rDPePkuS90gKVdzp+OixE4jSUxoUgVaXDh7xCeC7+V9yPlR0X5a7+EemGQ
yUxqFY6YMTzV6oTtf+SA2O0vzJzACYPekKGJoV0GAMZTB9gMSVNta765dvJj5boJknv3JEBmdod2
sHkKGH/V0Fk9aLkgO2ebMSUTBUf8XRaj6v+4pwFJYs2yqIgpwGXU62G1ZoiP+QpH8hGIWUn/xJSK
QUa1YRIQpwSJUlEuVrcALfvJVxc7uby5P5sdI101vbJfzEkdGf8nDYRMlPewH9uTRrQawYoWkZUz
crdSDvlmjGDO8V0rDL8CGm6rsIOQdBggnrUjq1rGLeLq4Eq9cGx0pnH8w/7i6T34YXJ4yfIZlTLt
uWGIPCMSW+H8f0Kfef57CcS27FXhqO+tHKqTSZzRRH54toZChrNG7tSiCXc0zC99hW79zNE43E/h
qfsiecz7LsPlv6Dk6xOUPq1NUr1RG71V00q30wY7nC9s8lA54tF0grz8YJ3JwRDyhmipytuVq2Nc
Tczp2Dfxik8wPZatUPNoMtnqg7i0VgqJXyUi/GPjXOuLIOo+o55RiQzLmud7ZQg6Q272erzUvxv/
ik5A2EldD9x0BZ1QkEnUepxSgyQhGOzbID8AvWn6sCswuiwqE6H/F4pitt8P/uXQxUCtbCVjuAky
mZ44aJhSnB0W4225gN8Xa89Xa+FTU98osNcGVudGiFYKd88FIpr3f/iYJ3tMkYbklJs+5TxZ4v0H
yaxxQWdvS5qpfNKDORyEvVGyAL2Q/69qfe5p6fy5bjE0baikxP0Nvak0axiXIDPovgutMcCngj1R
mFWTKLx+7Mqh2EEyKn3unz+Vax6WqsgkFW4MBnL+kiFITXO06WZ1itjEpoxabjA6ULLGtdebGd8r
wHj5cLxjP1jnEfKz1SJX6Rt/CzD07XAHau+O/oG2E5WDT5JePno16bxK4UoULXqHM4vSnEACo4bZ
J4EGAoCRF38/C98pt6C4vKDnAzTlJ+J8JfgpH/H3pWF6oyIz13H0WlG+NihutVpqgju3O9BicjFV
KDDVWTLUPTrZVtiMBwdNmhB5MVEDkRF/WOLeoVPU1V4Rnqyb8SLh8iifYUJuXg5j1DMqyJoiP1OW
vIP1SOZMq0VunVuXhcuWw9dlh7xbD46ZDA6fh3DhBZhmnZq4cl43sRkv9siyGJtrNwnAPUEEx4f/
02/DXWzuOACAHewdm2vxisu39OTLq8qU5/es9qvIxRoesdRJ5ajiDsYufnR5PpL81MfvtF1rw4N8
PXD77nSXO1zk7V1FEY+616kO8JLHbrRC0u1xfXOqEdCVbqiGqj8j9yYk2zXKVMFsSctnnKKN05gB
yA4sdbdzWVLdo9xhB42b0/AVyxBr3x1GeUf2g+174heA4PYkRbtexx0DAI5Dz3CmtEOQtZetZqRH
9HEEtqw8ZB2gdCd3pe5PUZj8vZYwvppHmz8QMl4af0b59pkGpfkEMJDpgc7n7xY4ebJkKmR1e/p2
pL6LmA9tlzD5QheABW8IUBxl7nN43sTaS4z2M/w4kU0DTIb+vdj/xL6+qFqq3rrn/RFJq7C863fR
c/EUo6qwsReBA/lfPZUsgEJT/tLU9ytB1Sg0hjzSvtW8J1VN+Iem3roMUTsiOC/mJo0thKzZLaVX
MGViQeok+2zWQc1O2CIzomkH0T3pZZuInPwYVmtbhidT+9KDBhvVYg/31hYEa9Di01UgNppicf/F
5pbbLqKJnvNGog8VFEO12irap0HXXRQeWDfT1EjT1mXg2UCX6lxSe6/60iRp+wR4NsbzS2y4NfcU
SAHUurGcEe4yA/9OMKIc12fngl3zZ51psGD+n2322P9BP+sSiEzWx2gqvA3bGC7jx0W+RYwpCv4B
ztjQP1A7St3JaafiW0ALTeTOW4o0B0FuB3pyOX7Yx/8S9W48TlbAwkVBN4EafXQqo+8TC4zJgMxG
S3OUtS/18nVvRtwU5MNWtR58/KnAh16fhlc1+j4PSJfJJrJ41wiVrJLrGySX2P4nfbx7Ou3DvAsy
Lxi/8ovK9dx3CD+hL/NMyQ7fpcO3W5Mc8lZYZ8QzsnAK/Ka9ZEdxz+vtc/xBTHBixYnbpdob3A6L
vbO0AOEV+EYe5wdNbdhCLH+oqcvMiWRRAjWRDPec5Fr4QEFcxu/dZoO47s3k3prpmx6sq+XW5cgf
8+9WHm4CtU0ZfroDd87MH7WIwJsf5KNCnSOd1HW55OckX3S6G1rDtVBIx9DZnGDDlhbGhr1vaegL
GTraC/YUg1tlNYIOxmup6CJGjPpbgxAZJwud2gKclVYRzpHVHJxIivjY69qU3nv7prlAE8WL0TKV
3HyNwtK1cSD11JJu5lJKVkGcaQuyFWsWc5TQNlzipuDPMMWPN9Q+TV5bKaqW/BjN5UM9y6ooqIyq
E+iOWdeqgwPfrUxLzCV47PMmonOPGKLMRTMlnlTYyCe/iosfFuo7Q6rHUNASI646f6+7YYyP6ZLU
Q/EPEV+VprT0h4t3wHTn0/AptpUl4T68zItNhxs6oD8bzKudLJlSyYo/s/dBbWUPW5na+tKKKDhs
QmNPf047Jr+LHEeP4lb7YFyapG/RVCmHYQqv8+f3m2r9bzURR9nEVSdiUwip20X5v3xokfMZ0jQa
DIkH4kPW+1g93cd0nAlmz8sBWufupfPxbTOyvfzRbXsFs2/tU8t50cAKxkeE6akmNSRGsOC7Nyao
tU5GjOgHnn9wCjd9Cd65U8vESnS2LHKMauZc7Vc2R7fdTVHmVt5JIMq4e9on5VBqknnu5QbC2hqu
7ObF7uz+bvNefLRVUsbcBsqdmPGtvdIT0PmeUey/RffGVgTN835zXRpPqxnJ3kv+gq0QyEUYcyGb
6p0RO6BFeC9UA5cMTK9i0j175DYSKeR3Jmta09EwJzbJO69bb5D6Y4jzLSFZKvuAJ2XtAtM7zVHn
QIOeVZNZO1DmwpM730SKZ6v2fWTJ+tMQeOUfe5Rfc2OcOl+aq2CVVShKGzA+ZYx8OFWCNXb2XKVx
KYnpHJvpsZabz9M7E4CYBF0ui6fdgaag/FzunSvSOGCCTWi0IGQQ9dYA4129ZePh+deGIKKBHn3S
FJjaJHZ8lNiZrju9YGga07X1aCQeMGJS0eFlWT5BQeghn32MuYXrtUR26YRICUtDMJiUBngVnxkE
ZewWoPWNUUlz6j420OL4jO/2ssZeL9hfgChqq+WxiI1ImSYnSl5fFmXSLs0R0jv/8zAB8Ds6isPW
tRKJUgatrC3/fh3f9HcLrgZAJqh00qhhnAabLwFLTCVn/ulB5CVnOuHE4bUtQWySVvek2GiL7CDc
7a3KMqAMJ5AKB0tJhix4IGyNTqCatkaf7SUUzFZVndZnh51oVz9rX/e1MP6jnB9HyELAJGWGAc8T
kpRDIeRwMiLMuIX+34KdOCgdrjeuEJCJQAlgCbu/8+3BT5f8Q188BB65EzziUVMsd7yVt4lFOp6P
gS7BajzHkNJujiN6f2nVZOxC74vGAzBxeBR9IdeF7pq7Mdhu7nn65FRJCpYl7731CP8hP2YGWEeD
JvlgaC5XqshlB7VytspHdBofSLuL98aER7ryXwzP/YDG8NN4EizhP/QG/GvrZnuPZ8w2xrRQ1mPw
67TaCvUdmWB7dGpEvC3nt6466y+lLyb8BjRTjxnMlShO4RXbHF47e+43QnKO+gcd/WLeolItf60O
BbyybU75pyy20boxfUaql3EWN4rx3i76oIiIFNrDBdjGhSH+PoZ8DSdNLa7nHcXh6zP5d6UlqFsu
DXkc0ytYVoZMlSJSV0G044AJUT5VaI9nrg1Ji8RJ9Fl41kJ0Xo1MFWvAtlwZxJ/c30Y5Jz1fHa01
kUzO9ThAk1oKNE2+b6JTw6wKr9uuq6swnm8mDeu2jiOy2zTQkbfIWQ3/9tjBy4iU5ufVRithlZlX
F6wzo9BVxklkB7PD9Q4WjXYZOeCAvQGlzm8J6lEAS+1zHouYb1xjxqTuUGMl619fSckSQfI828xM
rEbx0QlBsXGG0gkHHWW5yAuGH8axzeHyp55vqouCBM4NzIf6NZWkFgJgbjD0+yaHTS7Id67dMzV8
mG8X5KVv0bEi91y8EvIOm2rtjXhqqfy+XMnqCYZlscAv+zXPETr2yEmkUP9+pd0c6j0b34ma0U4u
QtnG9IFPtXq96n6tmRSr9FpK93UTw4/khwbZquFJQo2t0bLLgiiZ1hRWOXg09awGYXHSLEHORbLg
ib2r/2acUXfvwzvXg7rmCMVRzfd8/2lXYkQsY5g6UoJ1fuPHzaC3YsxSNW/YmtfZ8JvRaMUSx8d1
GeqOXpdCtNPw//ha9WzUHCzm7/WcSad7X0KcO0mIB7kQX5HuWb5S7GKTM/6zPx7qnbTfm4NKxnf7
8l2yGRpsta/0cs/XIoQfSPKCPGK6lCzvqurd4pqDGgmH9m7Xkte4ZCocuAYmHy26uo5MXaSGbnoY
9wI2yuK3kFSHTM18mkZ+OznGuL1plcOx3A97RlXvdW53gGwOBQL0jfOLzph4RcJQAd0Udsredfce
bPZQ8SzxfPAJBTdKywwllSl4KQRoxUwEoBP29Rqb0eav1q9m36Qsx1YoflpXlGWyUo6slCdpprtN
g+Ab10kpFGgqaUoLXMYqsjkGn6UHJIxfeqs3BCQnsRHQYSJacNNJR6zMSozepetftyicwLCx2z0E
Crsbh47gtrRnupkksbdPhazbePFCqlxh26oXzxnFmTdvvUgQeesXYAWgdPiar3zHQXEeWhrX4z5f
+6Jy1Qy6NArrKUBQl6/Bh9N6JmhE6fjYwaaYeMcOf824BPWEjpbx8z3wKkR4pnVgp8Em5JBfJOVe
SPPVMi2xcDsVFqz6CgRKDJBic3lt6B16g05jfG9fxBQO6iAKGOHCMQx9LOJLIgwGgUq3L853781P
rSSe3nlKBOBfnANDcHobJdMxP5YfxjiswRUSSe2Co0MY0Nb3fcLdzHx4PRX+Oc70DllHhfTM3EjF
NdpIIqkQrC//sMORSGi5URi+6IzcfOUhdZ6CyZvVY/dcFYjL938ttp7iR8hgvfZaNM1hmxnNsBa2
rKf++mmrl0w+6n8MraXPnpf/glM7EVjiegcE09UFbWULt/pohhDgTTVlHL0TYhHgSZLElnkiR4/m
27U1+KXD2ogL9kybMUOkPbkOO864rXI9BzQAfDPq+2rZiISNn3ebMl6KtMixmTMwCzPUJjc2wwBb
QK8MMnXb4zA9YxQLV2D6zLoFWSmWEnDx20sWzCDFF0i09Zg4W6R2W1Bv1I8XaC0mhFl82nnIgOze
4NeJQnvyklyIucm5XQM41TgaaW8oCqoDTEviVvdXzQoqsyXyF2jTizrz3252dmePVYt6HBDaJ9QP
T3DGOgQFoSZgXqRmj5HDEaDRa7qr+s/gnTbA5rPmDHtYfSXyg9WKUK0J+s4ZPHSQdWUSrBhXjcIj
i5dJmEziusiZ7fepygtAhcUUsYH7WYDlLbOtQxA1bAtpNULJY/Ry2oJYSc8OJwZYTwrTW9SRyLKG
pv8srlRBU+PFROsTdr/pYJMJGuNU6rUmW4DogWO+aNtp9KMRSCr0FUZqIiTWfIvM8PmDXYoznMuc
sPqNqp+ZYBmUZXAZN+jjBnAqYRMoIYU2I/b+J8XsMsdrqxcPa/otWt/kEUMmjRMor3IzxHBd21+a
4Ekc5Qs3b7xJqLRivICV8RIT6bUiY1dpW1XpoIMQuYPtCKgu7Oe/XoEkNwowzuqT50XnpH0/kUfo
t61YpQ2Ulaz1n6bWICCwZuHVFEvchtc8Hg7aJDIqlJ/TmEojx0kBSTkBD4MXc+CDXz/ozJP99gmq
cG5B6UqnSJpjzZ1xDORkok0Kv/0jXwo6a4kMgKjgF1l0tkVaB4A5QXErSP8/7vNeJHIr5w1MNemQ
leFLg+jzv6VIxmJ38v9WLDj6a3j9Xq+B+4JNj/IBBaG9y9dmne5q0jH7KHLFX4tXwXXsxv8i7WXm
lAPJbhYsZD07cEsJuzJ9tN+evvqcsjgQkkB/uLKlFgUp1yvm2wsYI5AqHz1vAVyETe+BFg1w8nDv
b/bFPiVtre3Tc+5QkWyKW7kSUVfIDj84ulZf1EsR9hlX9EDi/sS5iKtubQzAuIxP9eaKILdNOZdM
opb4bXJBI5Xaq5kUQy9+5J63yvYF7eTRs4eIrXv1TW4LqzCamN68ceLrqGlWayBwWjJkEDGJy9YJ
6PZvhuDIVdKRDzPoKUFrthzkRUwm0ArWzXCsRjeeezIpDvuldRxB2ryoCauQhdRCryCvGNU0pEF7
VgEPMwNcasBe5yRQULa712LhHjQJTgmfsElImALibnp422cCRXw63zXR+os4FqXmcRpSTEwZaoja
Ha8P9ZGuCFJZEaq4u8mDgWB5kCQhSxYfwiHHx481ZxBzGxvJXeOxqCWCatlJgZ6lf95pWCArrZOv
rgq7aehd8+HX7WGSzgIIgsuWF646nnVuPggpnY7CdqM2HGxHfV/g8iMQ+cCvxhT/6Qyg3QcKL7th
tIdbOgLaijsf5hH8yTLxqPsLqP1w1L3GOWiuVCkYAMzVEyauSRaQNuZQXPT78sg14t/AwEwkiczS
/k/QerblYAdlV2lSThMrf5vKVZuhlQRjPW4Trm6nZqdlJ4jhQJite/FzdR4nePjuDFENu/IMlkaF
NXJhApxaOA5xy/s/aYzN2JEMonQmFd3o1UdnnG0MWSMda6s8rCPaL7M42X4Tf4kWafL5O3GEh9DI
yPPEFzFrH9v8dzgwjPTIfpu+NXsN7u09pAGYVpdtu1YZE6J/AUAeAnPKsVQ8+tRh0iraG3zW8tip
CgtW7Q1FCQlfYAvIxhiovu1uJHbth7AzBiiNxaJUZKxQ8aLqJPeRLQCMHhqISEcmguWxWyeBQG95
atyCoBLlwFa7ZrFl8peWjGoQMYHh9BHuQu8WAie2AUYqSWwuMFY+ZBYQI5QKRetZfxnkMy0ZtWQz
S/Ekm1LPV3wxq3sSA005APkLIiG5duFRhv8f2HP+5JUEsdbMJ9sjl9dVPpe+fkuRkwB6JMwgNIAX
Zu8Y4btGz7nZHh+ebfn4nzfNI7zizL6DBtxGwSE1rbnmc6cy/I6nq8haHshd9XASqDg+eF17O37Z
/6xIUi2zfYFOaUSvMLUKYRiAqfUfq7RnymfsQM+tXk4ZzuHIqIH9+kzIKgCoIRTmbdAfZncD2sUu
BuVPSraHW6zarnNsCrbWyxmvGTalo2+itLNCAzOKll40/OvTwhHp6W9qsoO6+JR+gVdo++Mrt+zc
dkCq1fy0Yt4rOJuJ5A1yeJTemxlhTdy3Ti50ay6O0DrfPCiqB1sNS9TKD0mR/MkRsimIubZhd8TU
k8ddv/S35EPhXW3nfR9o4WmQvvYLmSxy6ADBHla3cFO76AwmgwB7JwV4MhEfw1f3WDGF8gbBjFYj
cihUEpucKTMtIkofwQNbBLZRnTYGmHonpM1/QX1fUcWAOx5S9B8DEZgGoUmPNyZQKQS/QfeFM6Rv
lUkc5UiDqVFmKTfHmvwU3axjKGcAHLXzVuGsZG6I61JDuEh5I6IhfxUkPPBz4+Pfm3N8f3rqcOEV
rmC/vG5ofEfxHLQV62rW4Oy5fKNnBNl8zP0A8aa84ugj8dJ0f+y+jgq7lJtFj7wfyiXitFhCS0V9
pcvTGzMuDU7vHA662ugqy+ISUjJ3umgR2UtbQ/0NK7rEhTIJxu7RYnm7uSdOUISafiiHO2ccBoaH
lazSC0DgoxrsRIOIXe14+GlLduswZnc8w6tvaLTwED2+S9p2jaJMbe4rXaP8IMUgr6f+qPnd3QHY
AAnVkPMrkcDLwupJWNAs4APQ+iS8WXJCVv9vt8DzrfeMa5rriZIbsrpySvCQ1AtnequvJZfVItvc
dIlaBKmqz09U+8Bmka/FMuGhhJSJrJM9LwEfT9YlY8e94YPyg8t8ujP2a+aqkcDlqMhs1oMJUkWk
vpPuaUTydzeYr5NMiAkFBMkUMCPfyDQqpDNn+NUsm+UHTiBHTTG73wnzqUEJ969D1BA0+W0+KJt5
YPV7iM7Y+bI8sJKcBUePyEhFsYurdtIOkCZ2NjDclcWIE9vPMO2/nK0vl1Yo5FbTek883cluM50L
bjJSinKxTqdaXOW8nVqeA2/GtREjgip2MZJrZt+uTJuoZeHx9Ce7ZY9DM/jBbbY7zfpYSGqiG+VE
H/gdIgicHIsY4BUWUTe3yi0A79Bg0/f7fKa5biyfN0v1vQhaNeqz3fXiRfSx7lYlB0YRR6a8h3ll
1CyjwJPS1KIcDgB0RJrYHs3df6tc9XIlVYJisa6S/jVMn90Ne7AiPobXtEzJQeJO9AtUQS6Fw48f
Fvf3DPRGRmRyQo0IcMYcGe93rJVUyAzheBurBPhezwzjoDTps0MF/T9Q1QvaoXPEQ5OpPs7Ie3Bh
t29mYpqY3cSJt5yw7HMIsYtU4EgPRfXiGt622tsot2UWh/n5Q5Zt6zp1VHXHKD8+EzMAQnjVo8fv
QXz6KBa3ZiAWC2jljJ4TIhStBF/Ns+UsO9aSAMvm09fU2kWWvFaNnn/uM+4CWI73C9tPLVUVvhTA
PA0nzwDOF1YtAUFHSvyMhpzaZN6oZchnWNoZgNTpBtfPQ6VRcy1EjgQuYftce57W+Mme5jxDxJXK
OhFV4Y3+2HxRy964op2OXxSYpqhVG8ijTGfVEUY1q3eAgXsr76r7nNtqWRjdLT4Vya3HiiPg7Xpl
Nllt7FVhIZXQ3QKoiLHHIpu/jH1p4+fJlvFyjPph1SBd7tcz8piNFgUuadEJU3M2sFukkyr8110i
354CpziQNdO0cxGuaiM57Xj0eTi8iZI9dunedc67m+Ar+F3l/PDtp8n241LDXNahjjb48UKzyB+X
tlrzFdN0GOjValSG0MKR18Qm04jaGwquX+bEL6DbNpshzJEdqLzhu267emcwXjt3lcUyCkpJwK4O
jvCFVw96v9wEwaII7cmDybXShnI8kQqj4YerB3Zh4wviTuJ7Yye6nHhg4hinHLxVDhTuwp24ih2P
RjNjU8TNBdgqqUXmsDy4yuYm8V+RFdV9lCSaiy+H6dC37e9vAaA67OzsCTmPx98a0eFOIq99I63v
xARGT7+X7YtkcDJtUN4GQkGy+zXRxu2QPnQbAbT2il99NlhKva/ohG5aXxvsZQlydSrMRec0UQ2G
qSUmbilL3EAvKLiyyLjMfbtb6BVpAMp1rOKXN8aZfUgVJX2XKz0mUUCx3taBNAzkA1lgtvQJsGiB
9PF9BLD9EZCunHX6/HWJSl6u+13C0RXLfZzpQLRV79A82HOWTV3sXdtsyT9tIN5rR9sMxJ+aaTBA
Evg3Xtv/i7NPyOJMih0jx/pqZ7/0nnHv9vqbtgegS1tIkBl9Ahc9o2ilp7J5WQN1ELVtcN9ilKAn
ETbbsGZdGX7ksETIV+nEv9tXqJE4oJdsqazW9qKYpO8cXO3GQTBWPKqnKPS2JrWwjz73I9qnHmYA
M0QwxkmmwClhIoAaVq+UNj4GfPL0iHHDubVaUejeGkGcCnXzsvVyFnGRIfWr/6NQgxtcJf+R/PeY
A9dWnjqssOwtqlOwcWphDAF7HiH4S+f87DTMSQePTPwxZ94IagTPfld/W3HZcIB1WewWDifmOSfA
3lMSsMgnkx2FdHyKyQXm0mFJMItyZdDnb25jjqB9ER6CTOxncixu5VYnyrPMemW2Pp7X2+oJ/EFX
iSfCkxhg5F88WldXVpH3hNHX+6UlV/0inDghI9/B7EqfY5cHlM122YJ7KubvP5X24wxdtrDv3nCI
QKv1WkyxvS5ydbuArkm4QSNNyGXZ1BvoKsU3nor90VrdjQDRP2kv648URbubOLo5nF7xf3marrwm
xuZFu5gQ5+mxAbh9RRuSnRI09Gk1WsvZ8xKktsPIhLdFOhXzKuaOHNijYpeLqN0saMWCiPbnY4Y4
qhQ3v0/UwZ7pKOlrlddZn1l4xdEG8AQP7oj6bMWZHC6ux9ylBA2oDmom9mdP6DmSLrddj+nhdhrT
h9HRYS/H2kSrvvPX2dfu8LV0g9Farn1bcvB6Cd3Je+7LkjqLh2W+9QDMA/WZHm55ZCwk1Ku+KxSe
ukUqOb5u2/qfxNeH/SC2k1rp8WgvTGff6DtGD7dYQQ4T7zY2PozkM06bBsDgZqVrp9N8Hd2SYLDU
4yaF5x5yotFJE9TgBn9cWFibyiZpUlpIY+5HAhLOkm7IQI8k1KzZYzLxoCDFvvi0speEMuPrLyJU
67shMmuW6wal4gHsQP+LCF4vwRuaPjwSGteQaBS+uPGH+fl3eWCcs7Wk8LVal5ty2iIGgAjrwQLE
4SsxUjtUqn9vrfOH8CABWmB+GqNMBSmzM7UroJdJtJGj3XXfkuwQrb6qJoCTvYNT6JnWjtYiYIb5
Ho9hmmQkuzhcUlSNG0wtePRSwS1Lnc3ZCCmL+H3Y73WhUE1Am171MmgLu4rEt1s3XcJQ9Hm8WI70
5U4a/2Kvd/KLtyg4eCCz9P2KF6ekmKlUMWZgzHbOTQHy92bV2KQQGWJb1SF0p/DEasFaSzphwOu3
tYzNKCIKBBkJoId0NWa3Hf7KTRf1ThtmeoiwWeN/7balfFPkhqvxU9EztawsSgrbqSZj7CMibN8r
afW1K8Iwm8i4cLa1PTGlNV//S4XpYS3SurVwTQ3HVJt1es/R0/96PB4/c3jsEPJKzB8mVskFndyo
1ZSMp+JZNu6AECDwvB+CxDLCIh4DakfnYkNJcbbOxPyFWdVCSHLWDRpyyEC1cHXIIqmUVxYkqDn+
co9TkG15GU47WFJzgZ3RdPTog5MAp21DvHvLanWhUt6WQzN/hClb+AhGsaI1C6+ndx7H9hVPxwSD
fcyIsEVYd2XptjujOZSU2BTJ5PM9pKKxSCYef9QKgPzBnmznKJell/nTB4o92guMaTjtG7inHVbV
TNFJyg5DjTUh5P5tYsLrxEMHMex7YcVjiZ/wFNxdnkuFQ2S/MVsEALePv9eOjCE07HpQi0QmBUg9
pwYKnJ9MAdgOnKB2Y90MDw6Kgs/7+4VkrmIfcto145BhqTKOwIld/TzXhUduBfcjCRViDI6ObUc4
vWOHOwPBJSZgF77MElGmk0dYg3/4ecm8V7IysOspESmsQaid1zrY80EzIlOjV4TVzQLapIyNFKKY
sDPk3utzOH1hlW67oKyoJAPrNwBsVrhr2+BHP/HeVr4vOVOAHxYd6+rASSsBLsx+41agNgx64WZC
v+4+e3nBAoUGyTsISPfZqYrADd6xy+B47RNsoOli/LIcl4pyFUP294Nbn6oe5J9TnZNwGkeqW5A4
HPRVyiRruvgtr1azgb7mEmwVhUVo7SnOAGZ4YJViL1Yl3QDSOy1gaPZegrI9oWj5Jv5Y1J44b39T
GiN+sNc/xAB3qQO6vN3JFlkV3x9tOpz5kuvA9ljUmKCth/NZ9YNLgBLiDI946n+phVfn6yLkNeuh
3MRT7927BS8l5+qAX7Vsqs1XyVV6XZSwKTCLcQnOiRE/Yz70vzrjQezg66QXfOoEaViPboqAFQkB
nstDuib3w+GGhtFJK5i1lf9yuLVQioeMbscMLvxSPOr8r8/xt4HNgSPP4UAXUCKtz6+SGIOYZl8J
FA/4XhZkpPpXj6sYQQDnqOL4KhXsbAiDBjID5Vf/o+Bc7j9PoERGyTftkCPdMNyNP/mivUWrR0xG
qtYxR/WUnM9Yk9/ieVTjUIa/WjAHY2r7mOPfpC2o8J0APNzR4UYk/wWDPlDWKFrIb5nMQIYKlJLD
uluyU9XQJTiqX+rszrlk07P/6prA6XqppItEBq8L0r1sxhJB8kKOkizxeDrkBNSFOS7o+1R+PwsO
d6YwBEg2IHhx7R/j2jUE/GTYb7ee2JBo7PVnRk7jDWW1wVGYwzdilGsiJ2uOPCvLjQAlZk5lBduw
stZmq4GT06KDLOOZd+FwclvNEIEdvr+Ary1qF4xa8LJj1RIGiy6301XwzlAal+aKyJlR97GiJBjX
Sr4WneM+E3XU6+wnSPrDH0irGX8KCCF5c4pQPuaowA0pTDKIIhnB5cgTcxrKXlnb+9ITjwD4Fd0u
yeezOxU9SvOMeEr+ITRu/OgP9HbsyUgP6t0AwE7bqu6t8vUEHh8EhwrWC/won3oQCkdWX/gTj7TN
jb3GLWF6HjRBxsqddEzdssa2rc4pSVGCn19tKoWhKkzGdsuavLzsMqah3HH+f8lR5aG1MEQflQ+E
JJNoEWfAHnEcvLTfpnYYdjAPCdtEX0jRyGAPzubE0EHB5Ur2VCFFw1Mh9eiyFszJu6CUayrlSSE8
I25IN9zr94+sIn8RQzXd6bQZ3RA6SePspYFRJugBg84XY0YIy9wJ/Bl08wcTdb0UITcjLE65YrFR
mnS40MrsAANp9FUp/SrDlwWyMBsKkGzLA17k5OeOwgLAwYYrd0/0Vpvun3nyadc1yeCKmbWjMhn8
dI56iVJZT4ADMZc/XGlHgXVbKGhKoeQX2pceuSZFqcbhcS9g+eIYTs1+qtYlV3WtZ53RL0WIg53x
COkrigYTvI2OwKRdRsy3cqVvvxibwmSjH/ByQfm1tcUWMRsSVLSPtJpICZccIy0x6h3w0r54eam0
WmBYb36Mk4GaBcTK5gsqlHIHZ1xTCM/YFG2dHN3UwrkzOswoWsNYhLBoHWQ/pZG0jqN4BrASA6xq
pubVXB/IGK5kB/aTWlVSNlbOEmMYUQqtNbfkqG/tDU/PJcsl8r40m0AVWKccz1g2/IZrsgZwUJhz
2JwsGFNPGQKfW4PK6T6D/uBygYt7J+GtaEWJ7l9IM0TKVGXJkwHfBmBvKsxePat9ss3KmoomAY2H
18ja5mFsojBCplZHK2GQgQAcJWQJiwL2n8iAkc4hf5wJzZoMXx3UeSsqegreQEJYiGGjlUNnO88M
yAXTALz8UgZMS4CN3BUopRR9DvFTMVO4qzvruA41mi2JtW9z70RSvi1BqEL5KungMXMvt1KgYKPj
b3Gk2RSy1TD7iiKkd9nwza6QPpXABs2RVRtuj0yblOWVffMTNajG8IkckcCMGMpkyHYG7/ActHgS
wpqjz2au2kwcWvJUlKjXVkxKenWHgBpb3pI734DWnnTuxT/HJbh3K/ZeyU9iqwAIw6wc3jGM8Wqg
SN8HRT1VO+zXlnUkIQsFGiwu0QbbmW+EOrMgyf6iPiQ3IaBvM3VvSPwMighZA0eOoFLVvZYfViqr
wY1x0atu1mzjc/czr7MLZnV+/lykrHyTuUzCEyU4a83BM4jxf0LSeOfyq56qFU3uDhVf27kYpqGw
PHR9vnNbDr5UmK9PhZh4XvNSDdvjna+geTmtxKZ0alRL1b35dqdhcuDUjEclxL1po4TpAMKslBoq
me1MWyyJer9qZ63ZLjbZmMHB3BJXVtbD8/TeWbmjyR+vWs8O977fq8NlbVWwmT7V+XLKtVGSP+dC
tz8xskXZ91LCHREt0hv72zpQIWiR0Pzju8am5QJnlfG0dHCEJerDbOMpGJ7dmIWHU233X6hBdaHD
1fMFNHyJA7zXbYQqlvdKjYfmjc2fHP94Zf21lHV+WA41pEHK2vi2OXOYhlvr70GPH3OcVdX2LpaO
fjTAPokJflbYH3+oRvolDtgeFCDmIXaP+bN6d8bf/o9p0sW0m8wQcrEwj1FOq1rWEbRcskqjO5aI
f1QqQ01OgyjqxwHdyNKsftVHcEr3iYLu+sw7GY7zhNpyHN3KlnIwEp6pIgXBPcZI7Y6LZ5V7gFxY
rPnO3N7qqqW2QGf7yWmZ7KV0bhqCU3enCsNz46ilnfCnR6tfVyeZ67ZT+Er3R+vVhhqFqYSficdt
LQK46lzH/SKg1doitTV4+FHMMUkHZvPOPXe/uIsbFHerKpk6ItxJ8hBsV7Ty/njbGrtaqNalkJF1
Hr6xPcDF4oRJ7gZUsF1Obt1B9no+sNVZUauYuL+yxg7pmH5z94+okjmwgghiiezvm1AChN+i1SAw
O4ZaoEFt8V4ZiTn5mSKLO5KJ5XlPsWT98OxAltgcGYEEDAgwwihZaikLsLSQJOdWrkB0jOqHBN/5
aW7nl83ser3L4W0pM9kcLRMG3sqi5oryTP53mckEiZKkCWBvrCwnxo0mWTI5DQNAPxwb+P1OfgDW
HrtFzL5KqmugjbGP6iLT92yRPAX/285+MGR4wI7iWNTHw8DDzXm1EI2rNn4kGfnL3Ybd4egPz4Q2
sOmi9hbuftX8gT3kA3ESLdmJzU5uuYU21E0VuYCXqWX2htqTx4IJu0frW/ukldKbNDHEjk8hGygl
gqJwWksOnx1yHnBYfb4UmkR1EtROIWfrsWzwMqc1eHTzAIwJKm8yST6w8HSvn1y83wvLSc0w181D
1UpiCZfmMaSoKh0mfri/oGdg1gNnXrV+kq8NEQra1Mk4/D82ZsMhmAaQbGVXNWcSXkoFMOAVCf4l
DoEgsOMEti2TSbn6R2dV49jqRsK50ftGyb4P7j7rZZW3cS5xlKuu6ySGuib7UamPCWX8UawNRrp7
2jUHPa3Q5Rgf6qsx8HU/VbujrEaVTWMI2h8LbGrwxBQSuPyP6erKbi78RphxyYRfZMPzbuITF7ky
sp738Q4bPDjOrl6CoYXYoWBYF6JAPYoq+FoI4e8oMrUwJJ6SkWEateYFss2CnRYewit+QtdEuF9F
rxvihGUC+HwPbBrW5kbrCq28wJiRSZTQae4iA4WJv15h2nIrA1vPhMPvhmw+iVc3YXroxdtx+OYS
cHKxHRxBxPWvHM+4/Gze2G4s03iEvIAIfKs2ev+MBdqAvsLHJKLNKJeGDH5WhBqH66oiorsJzygx
fBuHa1oHtrs5ZO/xQKKAGk9CymeEx3Hw8Qlz7yTR/lCJLZFRCWQRaXtR8dixpvxVQQHMgk8/Q9uV
LinNtyQs47RBZOMO/MMde8OxYHjoh/FuQV7HG6MOJ33x9L8rsW6qT+ZxZ2g8772dRsB3BpRaG+Y6
PZ9IpoRBu0pCNehyMEiGVXeGkHtk3hJh2qfhqjSr9/U17W7pIPAqPvrE09OGlUI88yWzGuecoUFe
1vbT/FRZTcWex2WfHQ6VYFwv3Kt5cLg4P7W/8Bon7HCCwSApOoCvHj9ZxjfGd/WIImMCE9a2NGKW
XgV70QzXmMjxRSnmxaqNYotvMLHnQwVltL55rS39OZRiYprtli8Nv+iekqej+261OjO5BvoMb/hy
zany2Nr5rVg0mpqFfG3lWvx5AQkdlFKa2CAw5WYy++ZvteqiOikvmlcWVbYL9grcngpH25Qia3ac
AxblJOmONIjONTS2eIwcNgRAftL5WvMDm9YiR1JzN97DoG2mExw4azBqqAL5g26vUM6U8/gY7Ful
zQbcYfK79+jmuNdJwWGAdQ6Spb9f5ij8cWJuBj5OknsrVItiSlCCl8rMM0CeER78fXzkU2SfYz7U
nTc4YUesVNf+po+XBPfcCEiK0ASdTgpDQ0fq/Uqcdg4Pg4U4D57lWQr3/lgYeyVEKJqS8rNYyBC9
b3q7u95AXGQHUO0j9Wq7NQU1p4pwBP6wy1U4cIggP52g5EU2Rxg4K6VjSChthPwOdp6QjtNOSCfm
OWcHgAob6zZPDmXkmxduxrvBhmjH6ISJieYACj2uMY164ahWauSYGb7gO1ggel1NZ8SI3WVTEFRm
q3ehKfSKhs0iIidFCb6CEMFbSEavCjXWgCvE3w2teX4ZPXSj8tDzismlkqYhS/lIJyPekaj3qbwX
rOIpab4umt0FeCFLlBRXzdIwh31tQXoEcd3W97E8d+n/BJyhdYw6f+0cfpe2a0RhHYAQ4FvPFOt4
uSCF2a47X7GtefoDq1UindFpQA/0PkVCKilOof3H7mDsQ+wl5+AaHOCW/P3ARmx7M1GgirjeV4Pt
j1YrdteEntYasdW02t10rgiSZFUQSS9evEUBpoZGrJ6xxcgtwCj0PBI2TLP0M10TGWJVj5Bd21Js
1lLB5WQnXgzbB8e/RvdAsJ6ASACdXopTexbpVBcwCb3S3OppXpJwVwwZlgDJrNibOAmTcnEYGanq
eMgl+51EPzsov/p0/ftYUqdcgXzflbdgghYRDg2xPzq4fJxj+XnpVQnH3A1SSSsCI1A/i5PUV+f6
0PKmpjAZH1bgK7FGXlSt53SR94aM7PPCOO5J4NZzVeUb4HvdlBE/4LioP8f0mWZJOV/KZX9WWHxw
1+QhmuETfa+iV6XhVjdq1NyKtrp26NRhm7cDBZPNHiuOVpf39R9t7fDAeYZlZwBnyczRtrcFi2st
gilZQ9o+vQk1q9ThP7Cw9WwrB0ijV+Yen3KrMqJY5KqLTE/zEcQlte1b4HpoXJCBR+ULdy74F13c
KmupLF9vCk1F6bV7xVXdyQcraKB0ic3mOu4RozJ7kEFg6fLHORj7YAxf092VtG6Tjpc3RZ4yjQRJ
QZ+cQ8grJnrABzsXuJxr2vPxohFnKluBDN0C5ytxu0ffbo7854UXI1QROAjAnypFMDS+JPjcOAUA
cn2RE5UalH3t7K8hOC8j9ebVbsxugBUv6Qgm9PccyxB4hE0gqJvnlJeo5KPFSPOFX0HKssE4+jAg
Joe+6baNvuV0VF6iJ6qnVhad6akeyhreS47dQ/Iu0qlA1/i5R4GMmsf6CyZTbm/t0Uwi7AVOMVln
tDt9QuMHlFRsza1NM/MsSTCfXEoQzahHKmUFbQ2RSJ9HrvwEmbFplaRk0rBpUTcolHARdWznWsf5
8D4aCmH6l1yViqZAh1Pt34gwMw/mL3X1CgNS8fw4ixAl9+K0kf2s5xJ+tc1shX9Z7GfNpRaMwKst
297/8iWDrhT3vYjc54qiyciu8uupHxk5QGOYie5BvzNqNfTSKuYhIwz6YZbeh3Dv41ig8TOizxhs
Rh+bXeZ3lRpGbmWQDAZTvgw4qDEwpK4SyUSU3zO2cs3pQbjwCB7zf4qcDS8f3S4fGtMOEIi1aPXx
i9okBn6JhAf+VzxxscO7sP0i8JgcO9GjzCjixcxTYulNcnXJHDb78cjav/fEvLpf7Oc0vuUTUhRI
CANsZszuxmP9KWzp2xctTEo5YgmUfIPt83OsUNHGpTkB7qyBMjzSEpmAB6BnoObsLuQ+I8lx8yRp
uAwPwy00fMDmGbZJ/a2SnlSZn84CMxsUk745yiZgxDgHXp96YK6M6T9zD76slzJbvrqz6f6tVQ48
W4sZEaonu0Q5y71PR9hhiP1pILQBc15uNl9qz2xPJeajXac9h1w5owlizaMUusb6eEp+2k9jmzoz
TdE9UmCYYiy1PheLZcCLpXmvD65da++JNu+ORxVuLi1VHinJUTwaCFr7d9hDKAKEgY4EmaFlG4du
86b9tzwt7pSAr7n8PHt5qqjjPQl5B7WW74ODhL7MqdOZHiwThQqrx9upv17vJ+iBiOMAoGZrODs/
3GY/HQAtfWpIUga+5AGjImKc9mOWEdMdQPpjYuOs2S+tyzCqtwbWZYJQOyX3SGuLu9nvRd33XeUT
C4p4bx/IbuHXnigoK4GUZ+OGO5XIrMC0Kv05owr1/smcEsEwKrN0hYIPWuDg7OL7+SYAzGJck/gS
1Q8HTL2d5RfCOgWFIBUKYNMEiQm5J01K04mEw2K33Q3gMiJgV8SS0H5yGnNcvp9CDkrOOSvk2u3f
ENg3OeFtqWF9imdJXj+zFBQBQjJexYJx0pZBZIHI5/vPfqRCLRUGymjjR/VyI1mw1AiHJPJFFcKb
60RBs3j80v5OqJDT6F5ZcL8G5rMJVx8Yml/W7wxntuy2X4jwjr7lcTgHrV1vt53iVdKZKXffSxz7
NU0gQkRnNS6y3741ujT6IF8egojpnWyOLg/EEQZxPzjJ6Rb249M1Wt2IxSwi4JuJ/dkgWh1x4SBP
tskOo1J7bmKjWy+xYHXbRqwO5Ay1DDPRmtIapvBw4iTY7k3sidDVdmle8kl2pYE4cAUpesA23Qbt
fOUn9xVqeSEOsW1E6WYABuV350aMeax3j3V1V4Wxqz5yFg25lW+/FNG8AUK9afC42NfG/SMt0xDQ
7fBz8Mst52eN74UyCyyq0NdNtKcUABdmRnuYe1fdzfD4rL4Qkgx0XElLOOAM9aU0Pk4eaoxG0nza
JD2p78GgGYrZhaMuFi/tDEw0KafbOLzpfjwVHsqsl1FXVbWD4YE/HHHrOZbPTtoocM7G3G5eFM5s
U+lVGVwDXWv4OdpeAG0GnK2NRXMPyxxBeUgNTC5wMaBvX46vZLsZeVH5sp+kPdgt1N6RLMMe+Jqp
FLyC1CiNL49Dbm2UESfXxNOHE0EpD25/wQewn6iuWZHPObznIhQlEEzOwZ3PcF0EnbPE3DATkJt+
0LPlPoUYiGOL3oB97/RdtFB45xwEBdbvVxpGk3MvIyooUXRddSEmX4tVSMte4JfBlW9e4RtLAW72
9k5iDbKs3s8kY65SPTCD3hYg/9IDfAGk6SehEDTbCBp1Vl/74+kh2HvWbRqwbdTnvOoh/SYrA9Iy
eb+lr11QP+3mZzPDTizyuBQ/ur7vnsTn2UtF5pCYXSsEQgE7hAoKfXhtOkIvgvbh4Xhnm8YgqFDJ
/Pubt3VuJWEj5HHu/nV3unM3kyWIKGCxO6EKesKywN7JxdDEW59KVnU3XJ9tk1dmImmggcU4ZaUv
Zn0uVFBuW1ZKizA5jYjf7CdZAxXM6SlFTknpkKgToDkinTsoJ1RUutS4GLZTXZ2bBqtf58Bnnx+n
Etvr42QagI9WF8sJ8/lR0uu4+VTg5AeTHcHEKseEe0UDwQtutOK+Z46b3CnSLuOJtiOW4qUDdfee
BbSLteMKgnfe3TJgiLEO2fJve/HCUIrRq+Lj3NL7zZ5xtU2P8Z1PELbncOxt74XmEC8it1GyA4fg
hqsASqvxsIa3zO4KNuEZM51EnTL3LXmnu9W5ZX+vDpjzZogupL/dJVL02umOWdRTXarY7pbDF45R
SQJYbekpkQPiwnuuCw+7fuYiNhmEmd5rJbNlH2aF/40LWz0Jk3t+2vYUWfIlfFwDY+kWRXeAI+Hg
SF8g+VrPP4ydFP8mmlcHjUKprUF18/GeuJ8MiFAPCYxafqdQ816bKQKZqXWxIuk5KBLTEaG6L9jz
30Xm2eIo3bmEr28Z+6K8Zd3MJvGAvnhlTIF5noZbScyIwhA/iwiK7oUEaKgdDtwweAGa/GQZsRqF
uqGtuk3uXHsLcwMblfERPsKwwXpSWrMvPnZkYAf9UMrHWOrQcne23F5J6A3Fuex6NlZhUDSwMtuS
JHDvNCwdSGA5K/O0sJZhW4LpGvNLQCxpDu3CnrGWiYcsZ6WmTTSR1BPJS3x9jVpxeTLU0e0S59yl
Gal8IfN3G6+3DHkgL9UITaIWac9bRYwvA/AKrQe/R456JCc1OQCig1EwJ12Udt5OzPOElTHs+QOj
ObJ1+b+0wc+uSjLk37IJ5dsycjsn/nDzu+qiE5GANPDp51haE5vaOnKK+3Gal8LbWvzrnc/sQHss
zfYBUaZf1MjbjUAxa4BEMVek6Fh0o+aO71I8JzOR7nLixa32sRTrE1CuJY17eBIzhAPB13daE+ID
QOOimpC4hLHCt/OgAZvnnnJYrC2tyF6dmoHZSg+CaTmxNv9PGL/28IY7DBpLO1mT3kzip0C+6byU
7y3UGynJBpraeARYrVOhw4v0gne7u5Z0ClQuIKGZHiaKgO6K9JhhWhKgOW5/KkqNf4h6PinR/2pB
25BiE2hEnF+EI/NO5Q7yawZ9Onr8QEbO++9wPjgAk/6fZtFSmyZCqYQivwTfc8W98rFtWAwbwo92
hJJfOajKKoiqWsO8azrmXnPHhSx88de2UrnkMkU/LMT4jE9cv6Z72ClUssTKJ2LmP0PKOu1frJfI
RRZwKRWIoXtNco4BkG74pgnZ9m6bqd8XHSh0k0UZQxwGPxUwxrVgON5SmhGVe3N6Ohci87It6ZfD
HF7okVZzSFcBG/eJjnKbLoPjlDL39OL5SEify78HnC/1bsSM2k3W73e26xDuvwOIJGIIZKJa0gjn
6tFwsI59xH7cn6AOBLMgYYJHVDDwr5ovoH5M6uOS4uaoCgx5L8RZKZckp3v5cZ3SnlsLwYeqHLUn
KkIOT532uyw5+DOHepGdNnCtn6TfvhHYXOCLDg/RK0hnNaZaiqZhroWQsmLpQZ79fFdN+qgpXfdM
0ypfXPULZijiuWB5LnQMLyFRaymPouICPDKA9odDxHN7QX2wu+DCOdstTI/culr07tJ3UYgTYi7B
ww0Qrsiq1udtkSH3HWfnVrs6bZPcTMFEjxHp1xOZGeABNeUOkY6Rs/SwmciQTfJZY/vHFZY9kXiK
JiEdRJ8ORAj2eHokt8x40acb1px3DqQZZKjigodzpwCyVS4izbOgqdXEn9kydXKzjY4i9wUv/Ude
O5ydPMn74Jfem6MZxxmuMHWJrw7bxSON+T9GXKUyDo9BtESayXcTbxGkvfNXAS3UKbOfSM9MZCja
ORqX1GzKlpcaEZl2DOEqJwRz7ZRJSkg66hR0+CyHPR7Oz9IT3FLA5bv1wietd5RLcxXCCvogkzxy
DuVqk6u9MNfMIZczKaq0Ftn/DNg5asteuquGWBNuLemvcEMYVQHl4PKBCsR02+h4a2g3VV1nGTDe
8HGXebad9widK+i4MPfF+ZP6rp8z1Rinl/ZBkDb9UgsdMPnxY/0uqm5eTUbHCB0uDLfgr1fmSbfr
o8Mo7ANiyGPs5gn47b/bZSH+mjy7Iuomm99C9gTWGcJAdOlrKQ1N9OepAZH1lRZVBDLJDgD0LpF1
E7bx4sY4P1TLaNpEBj9MSEzEzKbRpALZ3ORcjQsojF5Q23B32ZvFLjwEvXyOxbVsqzK3lb4tWgC2
KQwZj1wl5PrzVcRki9CdZWijP7m67gtTbWkjfgNo3YsPya4WY40lZkAKYBsLarvZ07i4DRBh/Kch
igsjW2UxqaWfl3HIhxIiIAQtiiYjyA2pxtFrvoC8YrVaW7wvKddsb9ZedsmaWDQj3gCtP0Kez84U
VVHaVwDS6JD0T0pgKhyyeRUoiqKVFWP849bQidjkLeMp/QzYqo+bf7DkTsqfgIe+52cpagH+XgWa
lpZDB/kTcajlgK820bFnSzMfnS8JUD7V1aQfDKtYvwkWQyvXHFCtWD4PblorDsX7cfKqTDjMWVkV
t3EVwkw1o3qgeaNUmn0Ao3hz34KrootTyxHO7W1mXoXiD81kG2Wb3PPSO4owK1yTIWRohqNDq+yx
zn6tILCbCS300CgQzKMsF0/W7En9yf9PtpfL6Xvz/Uzr4s+4zgwXo/Wqlo1AtoQyzX3OEaA2374o
xzxtcKKPrLFZN/PwyN4YTSh7D6irZaxUawzcuERBUlDekdzD6pXuiutK7nW3u9z5n2U9pSQ6gK8E
uqkn0MG0wWbJ/FkAZNNS409TvDkYKM+P1Hos7juPfJtZysE7Fjs5TIuicL4xodf7jqsWh7QK7+00
xwZdq4ybbvTgIp62HvMEMnWQ+IXpgY0DHBUqdEiCNNvIJ9+oXg75IdwGuQiyHzsdaQBVPe+gzVvb
a7L0CtmXmY8gdas4cUiqmqcswQPtZsk+sl4O5c+x+wz5a1WF3GpXFjCjZHSvzVCntVgUL4ZwxQ2T
gZ0cwrdMQfJtptVmf/SIb662RiBYf9Zbeqd2zpAIdPM4KmP7WcFgAKVH1VWB743193QSyafyXxb8
QEuanqCs6x9TDLwbLTXpXQTRsHJnSauh075W7+Rw2US7Mu1w0A24p0YN/2of8B6CJ1c2kJpxmSMG
iPlUyw+K65VEQiG6gD4DtFyrMEEQT+TgMQ8dVkJ/USYM7YY9opayquHnmyuq9DfMR83U5Kg61FXz
ZXQQOCrk1+LWZ/rCrq8EhV/0VY4gD8aFkOXsR39OIGW1Zvc1eqktKskAsYyip+pifx5rg86SZGp8
z2KMuS6pK4oPz6H/Fg45aIWMZvFZQHdZ5IalUNHzU2qI+MoOKhIdbrQSlVK24ik7Ilb7BwWgYjxN
KDOcR1+s/ULMjiPGwssj/DpgsMw3oLFLdTQicDKU21OnnO/rfiP0X7RwALL0bHfzdqXVbLbPbb8+
hidiKfetMabj4i4Jf6a6z1NuAM7kMKfojNx/zOEzjDo/TVJKkq6yMVpdPvt4sM+99oEHekxsqg4w
EsxXkMLcUWY376tkc9wNKK+Qx1c5iY6jxZqmXcwBy/Mz1BZx2CD609JJefARIxi+SFR+8pVbP20E
GKHncQ4bOXw3Qn/N8c3OjYk1BrdTIO5qygDSgSLqLiy5Q5RqJ0FKKCkVmQNz12b3uv9lMiWd2TEB
t7UHD6YfnL1zqLFpgHdMNevAQXgS5CiD1l88MTS6Lkzu9YIy6sS+s7/FashjZuab+QeDy1x9ofvS
G9V97Lbi3ONTbIcmMwmI5gfKPNSw7vYb8JEi3Bgz+li90zb+mxAygDJew1qAaMRyJ3vjI2PYCxcN
qOvIZotsr9dncsww1aEXA/jmm4CnPQ5wmtjYYB+/L2SChwfVsqRiosA36uem04BR97pUiGNPelww
BAhknLxlvGuiW9pHkbayD7ikyCK8Vma3y2fg5FhJoPcRGF+rBChpRbDYP/r5Rm5SYLbcwVAfPCNE
2Ka5b9OjWVTJAuHyRTg1yP3VTNW9zC/jjdEOarK/DYSt/vgBE2Uq+K6+0jZCbyH6hrd1mZxzfOZ3
ocu3HsIvJrThtzY16YvmopFZBA2/TXNhqxit2z3aMTikoMg0/k6B1glYx8rQ5CamQQLPPlooguMW
jQ8Ote8iXhkstwGav5aQ/d3SYVYtnkhvy279StyCfzWDzmtycnZYvDTfQLrmYFWTiLbRQgnBrJpt
hAStSTwlaTt9LNOhMttEVwbFYgEjAGulGAbMvgSOMYlVkV8kuooaNoK/j6zWZmSFLU8/DE4Wh8z7
rQd/QeSMkuQvt6YZurQqEFiosdCta9Bu4LM0a4pWfVQZhwJ2udIUJ5Nzepx+WZZbjOxtrIbgI9+u
5w60KCeEjD+uoGJunz+NUey5risjDNYVmhHxxrMEFN63EqADYQeM4u4xUH4zEVSTnBJD7c+2mhtf
fgdWRWJPHFwQDGosbH5V9EDkpra56N6ycmUTZ4n685Ql4mweemltyYW099bQQpPFJTUAiCp6lmuQ
BmRDg/MBivHaKyXkSV49Y8CfwINs916h9aqcY3abkcSlO6sf1zQiKs9IaMO+G3ddRXLxG3mEg03W
ZPdDaHba98VFPjuQyvVkudbyLuKahPPsX20gYmRIlJQXAnb21mptuRMUQeNWRwaXx2hbaNL45/xX
MPTO90lUaqUa9QoHlNvZD2e75/WhWf5pnIMr92AIrAjZn58F6ZZSbOS7TmqSK8iGvMSUXwwJrPdo
3tm6DX9ozZ4jMIpDZ4FuQcP1j47CzcRSo/HC8/ye7pw+NBEP2nxP2Lm6TouuOYApRwlpTXP3XSmZ
tjg3YfjHEj0gfk0NO1uF0RJ0zm3BJcxPDgKKAcyksOW7rah3an2fiBnj6g+gvsohvEtADIzjAAJE
k+YH6uwlcYGQ0V23l3XbXcgmJ6pqZqqyW/yeMxxgwCW/l71P9rQTIhegB3ieyEWaNH0QBSrRDcZk
XmmnQJlBBwXzVkeHbNFmH3DRaKqPFqmpRTs+gdlQj9Ahn0rMfdUkbQFmH2MFm8yn0TJ61lmWz1ks
eUaO5DcwafZDcWq+jZVt0y1qVIXvbLp+F/OyLEcD2oOGCjn84LhjHToIK3kJ1lEkpv3AjZLHjMMg
sGOlDtDYh8lSVlMCXv8cqYa0AXP8DU8lOuxaQow2tJ/L3WMKki6J8f74aAZckpl8ZTtDsT6x6VyU
Sc7d00PbVkFUHIwhSdkbWcrnSD4PlBJ+xcffJq/QdFLOfVS0hhhQ/exeZf4UKN4MYq0LHnkt2Zx2
j2kNHUBZyh04Vxm4mKoIo0ld58tja2ZSri/7IGhD1BuKvi5IQfydLPqvOq4AADQOkY3qQpQzGKn/
nIt4oGqnUO4b8mu4WIs4JCB/DhjFQtehWc6Dd7X8ajeL5+xGSCiPD+Vok4itRwqXON3AJGUMM9GD
uzHxK/la9ZPzbO8AE0mfqDcOOdELWLeMCVITre8s5H6dsXVXcVJL0NzbWW/lsvgVB9yAGV2xbSoG
85kbFXylxGKGAtFT9C6w81OfHa5sjOaDKNml+dVGkg37dCXfysJ3ZWJCMYgnLn5jgUcgdHt40NpC
LHWHmGsCxffCDXi7gE4w2Hg0ajK64ZTSxkDv6SU0o3ZlAjMjgj38CAUmUWgnSF09gK1Qk+ns6kch
wqEPW2N0qMXQUj0lTQC6yN16mEmGxjb8x0toly4J1KNY54LKl0bywfcBLBWYolZdFqyhEXU9euln
ACKad6k8Z1hHeXZyCczct6NQy+8WvHni1yhQd9ggjX8SVh/mLwiwgYn5s9zHlM43uzRNoasDYzUL
uPZxuIrNKXJ+W7RcU2AX4KGGZfDdPcTQZG+Q5WrwmTWWLWsRVzU0wQNYPPlB1z3BEsg6QIdRUyG/
RWiTGYWMcr6Uwmqctp9Pyun0Mi0GNLps6M53iIlQINm6RplLMwOhLeSEjz7OMgpXAPgeMDGALjyi
DGOqYPan6xVKm1iQp2Uhpm7km7DoFtmhQeG9wJ6bsTWnY82ijDSQqzCWVcStdAJj6PXuu4CToHOi
YnFHDMGyOs8cV+8Ure50+ef5G7yHYkxnybTvbVRtWYgdawGk2+uu9F/faOCq8gV8HPBMhJ0mE6gY
dvLjX3pu4RY0hT7gCQOd3EJGcZ08dxro2u+PgV0VC/LiB4gMomcCQWCvpLNCsdsTCbf/TozzZwcu
+odFS9eRmzVmaVoZ8IMY6NzscTFUV6BJ7/u+2FOYyTeMM2v1NRD0XtckfUM4S7y/BKEYXHcBeWT0
IUMunLho/618Gu9/dDCnrumV14lAEuG4LrsF9AUqZEwAFW4S/8vzy0L10/gAlVf/+OHNQOatMXaU
R9Eg6ZC1zmrnGsH+QPexBBKNQYRfSoS0WXo15VSwSj5ZPLE/SjvkNuTiThnzdGKGFZDyw8HK47fT
UxFW2wi80a3N6i1Pq97S3tnpaiJ6yt6jh08TBc79shVBWPoG+R+lZiPSYJsei8ZbJb5oE6JHCyUR
mX37fL57SkeQ/wgGzEvpFuKQk1hpx1r/Xz8eTqcQLyxkenJKReXI904a6AT8ekrKaM5UHjnwt4WH
WPilMclyXTS5GE3r0PEzYPPZ5pANlgyYUOw1veiq9TTNcOADRDiDHDyxfFfeXN+AtK1DpFl0G3YH
MRKbbd/F0iH91cyjoj5oMDllVvLTWpGk26zrp5WvMenwQBjEeNOpUA46QKOvMhBhU3JO1f/6lTT0
Q/Kht5LbGM7MxyinXiBFdHjujzOaQe28K2DaTyupKEx89343Fbl/1Danfesl13HVwMhe4x+WZcfi
W2lluVhUlsGYR0WjoRPU7fqAm0+5SPmgOMBtZHMbgzwhWAisixHBsGxg7MRhTyz0eGlR3rY7EwCo
23LF6LW/XbeoeERvFDO8aivZfN3o2VhCZZBoSqHL0yu/qt+/RoxHXIcwulbDRR991MAdneihA8rg
B/qqLdx5j2HNEINRVG6y3mm/sGUyfRg5Dz2slqdFTKnkVFWimdVK+QiH7qbudBfpmsPHVZoow2AJ
dDUWUbbrlutvZa49xZvycfRCNwz5CYAyPsMeI3aSVi7JoqLKtD25pa4ghGn9D2U8zYaieImKWxIV
Ndkj8U2tU7YFg2plqLI1e7LUqnFR6Yr6Rmv4/klXRifsqQugL+os1Pk3PTD6PJzADihq3tvokKKr
6Kj95dGIh41aet3+WNaxj8X3fihLz61e8gGy4hdNl5RUvTQYlNeDgZUcAgligzGLQz4IBcz7k8R5
Jl/4JqMNC4m9HYxvJMw2G2PfwAr7kp0jORHAL09QYa9ES7P/Cv+nEUraJTNxYhCJByFMXnpA/7Ej
hjkpNTIz851tIw7v6FOo/TbcaOKrsPT4TQNPTSYfYRkXx1MiN7y3Gr1odvTjFUfZaUgRDSFC0fx0
mU8PDVJ/AZsKpCk5s0YUg0wqxww4q++DDRd82aNyXHQInNwG4bhG85iy09XVMXpXdlOf6w8GK55/
wQdtMKmxwkFX3PuK6K4ElRZU9D+0jK25ZY6N/C/rSiAF3Zdvrq+E51EG6NAaWVUsmDylybTUr3p2
7f6ua+9kFrApj/RupTdSRdQWUWPeI/4nYcrEoZ7RUxQFBue+Fj859/8RbLG1h5DWyKvC4X0xswZK
7PFs71nnlxcBWd5OM49zaP3ZIOhn3gD77+M3CqKfmQDxD5t/e4HViqPgz9pGffwBrd92fTZ3MvS5
oe3KRhVDpIy01MZpTbPEg8w7/Tv7kYl2K5FmMpBtPbrys3cBjOkS0yeH9pDl4Ba98ifJVhN7v8yG
Eae3qKwmuwrAL7Y1AXpj0MFZ6zdD+QPs0eygwqmSXJdVawRCQ3nOMwuB89wr74dsLBDK8j48edne
3xX0WQQ0XeDTwbZrfbcGhiOShG4r8sb5iJVYqPV9HZVkGfl85oJADluIH3rRU3CZ3DxFyXupTwnO
ZKqRN0lKE9jFCzJczSqE2xYK4j0DmbqY77drmJ9bL0DLd6kDtNhqJus/tmP5jmuxLzXl1Q0qjJ9v
2cdFOYEY/iEugIyhIbUlGzrYHVuZIaQCAfvzrU1LseuBZWmraERd5+E+66+QNz4XC81nh2RwaUEw
AdH74cdpzxWZtk8NpgY6X7tN+KZ3lG6GL9+zEoaR/vm8k419uB7AQe+N0Ng1WPjlUcJbuB44WXYi
h/bxiOj0yuD1bcH9tF/W4clUqWKJlQyrWH4QD6gnkXdCwC6NMiJtBbl8iQoACyaetSD33rp6nuLR
WMsvAjeQoSMvdMdHICrB+NkVjY9htqOFmjlbeUgrABIg5BWvaAXtYuNU7omRxFg+WvH2Opgzj0CU
gHFHT3oV0vzlGXVl2nb2jW9QwD3vUfGJjRHjS2SmAgsFmMTnQwrJFwMqorBvNl8X3g3OdstPt55M
EY+q8dUNPUmCU7HjNa4cjvlAXBQGHHOoEDSRFibRb9I1ubznNIaOcYKOBfSrVrLgrn6uSoHtP8sT
tlwPbO7yt+0wdaQZoTLejz5m2LbW+VErcRj1GUs0VHAvnZHY2Yr0EB7pABPwvp+n4hplENa79qkA
AQqKPd5QTL4XJUoPuXcJch8J+Nd2JSD3XCA4U3EDG59c/B0E5Qo5whbFs8o2bo+eVVCV4bNqi/Z9
O8h91V6rVihs1ixPDKvCIH6gLnVJ/xZqirX7LA5j4NjDGRS+kFcFs8tN0ry2lF/0VRo2sxI92KsU
uCyBmDGN/1dm00OwxRxBaiXHLTJGXDdlInMlGUWKF+cbzVXhCwRzxxy8dhnzCtwZA4PdC2jYQuve
eJitdfwzT2USBPFxn87sEm/lEUvTR+nxagJvD0YzFC8IZhF9C23Q5W+aF4FUXd5+bMj2nsjOrbKU
tGZHJ658cYqKgq2nLpDYZs7WfdEviapEvtVZmohjY/9u0/tl+MzIN3cnH1u3CUOpRaDVoFw5rB0d
7t5AyOkCvfvub/7wVneLc2Q2RxAwKW01zhhR6Bszd/tdxsiX9ikORjuENI/B34Fkl5WUb7SvGr3f
JwjQj23e4/bGMbRRuLMSnwVs4nPGaSN4lrkIF90KWVIx9vRCZb9XcObXld5G0mFGnxefzs/DGlmI
ZapKxVr9RBa85E9+r9FQEvEwHUmV2OT7GOwAH2G3We49FFi5i1XqQDlW6kXEzpyzZ3k9LRe2P4s1
b5PjoWPG3wA5zMjHyXEXKl6JIvTw6RzkJT/kSNFqqWe+oRxYEdTNrYfImmRyd+Xgxwg37PyQNyIC
MTc8MSdwqj/uqW2jSQUULZZS9ceU3D1tBqSFZQTHiuNYHQsXQMeexbPQZFAxCmFvggj3TykMlXWJ
5HN+Ca1NFjrrxTtnLjMQvt/Fi4nuMERPo60NrnjcgOGNbeTHsYXdrrcbZ0dar91LUUt7knChLX98
nTNzN/g+m+RM3WfTQvS4+DOzNomcCBakiYXSv8nUEJk3iYZ4uf4lbpq2mQ3euxGQHomRYwwwkB2U
2eqLOTBnq5Qg+gagRusvYTrSUOvCeiaxuJxx42kCORkmjSfMB4bahw/ld4XNayABk7bG7GLdWOT9
CvGkB5a/oZ94+PQRAiNdoP5m2MLQllS5FRm61OpHQn2A1U0deIIQHTzeqhVHApbcRxq1xRheY1Nr
bj9b0Uu/MUo9oaZxuQZdO9/b+HEiV6fg02bP7wlSP1GyY/PljKiKU/fvRK/QAdo8OLEFKn1m77fs
8xkWXpUtsKDgYuTpdA5L0rb6FQgSVkVpjQVuQuzwr8f8UTiYDemvyBMAlQqByqoRBog+2XrJovEL
fhed0fsJ/DtykxHSXF0FQ3EIie0oYAz1S2115su8znApwpQD5/apSq3CFljVkYr/cQNnUVy8k6Tg
80NzVYdg4Gp/v95G5+mh5I525lW8DA5AbMbVttWpfY61zgQi2FGyl0NPCv5zUYeHdL7nXqJEzTCI
qq1krFiHQPkmmku56mH3fmRHP6E+ZALhhOuayHY+bt8uF0LwVv1ukj7Zy13OahsQi5q5QB4PH4tQ
GSA5xCVQ6fS1FHz3J5ex/p/SXmt6eL9D4mz9XZ7ozmmfvVNHASxR2w4dTkJMiWc7Z17VZKP4H/Mv
8+rIbIHPIpffqGHSn+MXUNCWkHze46VvhkgHaRbX05kG21XO4W7frqZcvcbac6H8VGLaYUdssrU9
NoyTCj0cbR0DCSf+iZOU//0pw88JN/d6FC/CIMGwAqZfs13yvtM2IDjqbaQIBkJ/YyPe9MS+I7M5
XJJqvH6eK6m5X+UnqInXstarjajjkmngVt9y30RYHlUgpOIwMFE0ooVPnYIZVrfPzA4w09idZIFC
azTxnR2Nqo/diNTEy4iD85Ok91j6/qICo13ompbON1MrGjq1MxDm11f/iGfiGwBkdmwI9RWQ54y0
p66aRQvZkxND9p1cYnLAJkNQfmpzoWfQZ6oNikGMtV9R70rgnaJE0FVgoq646y9wuX9tPkeATnNw
OSoPubc0n2u0eBOnC+6I+pWsBCX6/JDuj9cWzIiMH4b+gXV0J+ep3f8HS/8WwtGwyFItoBEFCaVn
pAwT2weQ5Dx6j0cZSA2oWnZEeTa4/mjWMZi8pk2sbTsaq2MvgeOWt5a8O0d5ZtMdJWURIiCIcPId
Lcmx1rOuCy+oaSHoj8A+r8XzzsW7UbmV6rG0dqX8UwWciG/oYs4rsH0BvLLZfvxN+astO++YwWXx
tRTTjJdRruFFoouxCy28SyZeCKnY5TBYP3pgHvLuOOTvoci4UKGfycE1OysH2T9b0Fo3LUPKdZ5B
jxAnZICTThW7rQ7QBAUA03KvAxljzSh4ZlU6gN3OdTqOlM5JcgnzIIDwzuyvaaGh9kXWaFMx8M8V
FlfXPLmpCQmj4EUyQKEcFqf7mdAaVPRfBh1Qo4VoT/67rbjwyDboGDNA5IBuiNGZUlLeCoDXPE3E
CT/fBxdceiBSPwYOQjSgd/mQ7N9JY9H+OXoSrxwvPOpNw3RsHAzcKKo09HqsqtMJErwzax2oZp1k
UpnLOIVcR7n+2NtzbY1Z2D2e4AMr42q25UZgE3ICqWS60LB6HmA2I/Wv8N/HvGy4M38AFk+7DV+9
Nbr7XZVB+74hxIjVtvq9FyojzZKMHOfXBJAjMxu+E39+2ZXGM+XadvTKr3zeZDHjuzX44m7NosML
+YZLeDUke45OjCQi/H9mgUwaWcHMa05KLoAgBHYeT8debvU6wQ8BS1KKLvHnjKGTzXAdF7lXuRYg
VZ1hq5EhrLa0XFK1lB4k040loBf/E0P9mM6SMWPLznXi2iSBYM4KcHXrbFz1N1nf7xftTCnP9Txr
V85ZbnHnTtPX3xkG4c3B+YH68iKQ1Q0+0wAGemWzM3Qlk2sGFjHidIkxOp5OQXEumoJ1tdlbvOWZ
xOn1XXm4O3bqHMCuZCyqh7BfaMAPYab18JU/ajBZqf5+3TBCx3okpNvcOt9RBwqqi7M28DjJF3Xb
XLyHEh5g42SFfsv/0XP2KjA8YXq2NX3OufOg41WwkVn7g5URGD7r3+JpwyLK+1sXhBcfL7lFVeJ+
tQHwyYGdDLCOct0dsJdDGX+lh1l0peCtIaWQFNPX3vum6qDn/FGuyFqOiiHGdxzTEO9HX3OkYk0s
hctmEmsitq9X2Cz8HG37dY2xwJq74XGkIrC/sb8iOTBfVgbU5Ag7BWgcIfDy50uTgLzhMoCrshFF
euDVasvIzlYiFt2jOluL4tmt9B4U8OJjp889+mG2YlBkrEXzlnk8czqLm6E+GqXILGA4A7EEkWgK
lckirpzjBPapB5mRlPD0ff2eY1pXmmPE0lmlWNqBtchSvEzYFY/4Fa2MJUUYOIis+z7uTdGfNbPi
urKD7ZpHfBhVU/A5zkyOpCF50rE0qFAGiwj79Zmv5+yVjde20TW2h+MIEziHUf0fVPt+4ywRx6fD
9FA7oxSRnC2OJQ+ydvfkLElLU5HtkJTvVu+Wo5b5jncvsQbLvyFNP/i2lbE3nHR7+tepFBHGtKq4
s1FfAglXrheuZpubEU2TSyAsg5E2v39Cfl7MZttxylrIZFWn1eWprwFX5pN306t9MfN1gxNRAkKD
f/+FDVZGmR8gTvl7yVhSdYED2iL2qCcoqIMA5vIYgu9zJHwUb9CV4f2ep25TqQnNWfAOHXpgbA4e
kMyT7P/wrqzmuYAiyGIKfNg+zm5NoPNMkweJTmxBKvwph705huefcT/QTRXnc3G7cAYmBbSzOSpS
CPTwpGqGZnzSGuJijFMalMZ+7JEXj1zGDLRkMWZ0bwQr0engQoilBMtPpXQhUsBtam6KPCNw9VqU
smYa6bsKXlLGd/XCyMz1HDJn/pKybexepWqK4Pn7/H7g+3+a1BJ9ocnMO+v1ktkuPRdRXkbxgFHi
pOMTRu5YaQnA0Ir8euunRWspUb7O8xucdIGNn7YZsghPSCk7H5hxgH13Q8NvSxFKkOr8hyj83guF
py9OAv3x45W6Kbwr7d9SC7CwW///0KRfOqJAjBILiN+D3zo6E5OrnrhYFUkBsxpy7TIgsOLzME+b
whMEWKsPy3hkjM43TKF4ATTW2s9oElOaTd73VaMQbP5zzEFiHME0sQ7AUXzvt5WUJTOiVNj608Bv
mq9f3NSvwpbNOgOl7GvfMPuoqOW1qqNxt4tA6Vc1EtW8IGWkghkvRg9uy5WuIAuxIkZKw4gHUtIo
8u6kTzU6t94ApyN4cNAWSuShcM8lFrOwfaeDaeJzNMs9CEjwe/eJdqS9ko4GcEdN0TCXW/hHqkY/
PuhSTxQtPxHC5cfqt1bzKSQHoLazYYLSJk0k45UPKMpf1W4hBMLY2IMfoFxS72FYgc4qsj9spuxi
aL56FCpvovh68pGMU3PUNU3OsWIgI+zP6UldiNfz8cwdMSJFlfQz+YKnk7TqB+ul/BUk38/DS85f
6/rpQOtWOvKzcw5vC63I3iIMj/dakFFGoDENT174xJLGT7dRzQA0mptRCfU+M2uts5rHlCOWlDeH
g35og3DUFo3odv1ROSW/uOFhD0l7MnCP6VzBxSFsa5E3fVxG51+3sTrQJb1a7sc/wpj83HHKn3Qg
AnhtC3B/TVeflTgAcrMyfq6TAiIyn0BjQOxedG2/Rdj67kQdG171uJHniPkY+gcMBKmh7/I+arI5
xPom4HM334AuY4Dl36w65brOEkVKZjLGyhUBr6dQ3cX13uriIMzHIQVlrS6SfLf4DIRzeNpd2q9M
GZP0xY9RwXv4z5wy4D51D+EmhuMA7Kbha2Ygz9K47JYXYkkOh8um+NEeIfHxXj6mpZq50Z0d7C98
8z98tmuDxtkMpC8BZWI6q4E/l3M9FLO+OSqxth3TanAmuh7vpwtfxtbRVM28bndqRvrjcW/9yGqD
rM9AipWK4nv8EvAp8vA4r79YStSKvhGA6nACVe04XyScFKFAAOjBIrgFMFxHYSjr4eAZaPeVEt0W
SQqG3lKSaHXdS0XzmjuaVg2IaK5N5F7SDC/jzDBTfI+TQcykorbclr6ebgWEF01fygeY1Nks5NXT
KTm48xE9XjXXF5ZihW4oHQaFpQEk0NC495nf83IFuX0AN7WeyITSKB+KbqqjECbOlIk2hGBy09bZ
YHxQwrFUzGIcnZwnQlk6+oYnnimd0VEv5dxPTlCU6S9+44SbJKOAJGLPSNz5SpUBvfa3sOnkfgcF
LmPQOOlJPOY5NoXpyFGk0aA3w484tkMSuFVjWKIB9ALXHBwsxfpc3l85eHdc2mCQZaEYdtsgvcIr
xwTAImU0cB8cq4tx5L/1+FQyUy3pRwuDVftHNA5lqV7yg6RqopoofW1of+IvoCt+8r2DImyIY/xj
woZ4i5AGi5PB2zHVcQIWSikFRTp8Nrb4yUpj53icE+BcSdamqYxkT4YwjBoL6w0thdV5cbrocoX1
OLR77rz9DcQfq2m2p5H0l363mgbq33WJhdLBHI0/bJCSKxlPY+O1LA1Pu+hpOlrXbBJy7hDKuCK/
nuSHhyJWpl62ldGSpyKjJgrBs3CglHG582oFgK79GA82/pTWyZzVm/Nu7DY0SdJKpSck/sJkAoys
P+kZXOQg2oIIf1mjRfrGUjkuSOwLcnYtlbYHOmLahL5ORa3w7APqCbIUJ+20zFK5Rxs42w/TRzFU
XRHNTBHrCGWIKsMTYj0d2XRPpn0hVRmIX5NbJZwc96FrjTTL2LajbpbpupYr1AS7bwhlm8W13RKD
ziXIAWaOUQCdyxDpxTFBbnWkz1b6jzC1wdBHH8B/abSiHCnl+epm8Ji0DHH5dpqVih+84aUF4hW7
zQLxQ+3qmIZcj3uW3HSjKAu4wdnKwM4aYOeQv5jWJAyDwHI01BF/R/SA/biUex9t2ySqq5u1Fsz4
OwYupaxt+YDCeH6ufW67FjHi7VJ5oy01U2Mg6yepmr2fnZxPNO5POSmMINxvQHUbocGzazC8OQz+
+2eWjbPtulrzVP3mlsl2nTaWX2vhk1hDIGNXi7Mwaw7k3cemCh9tP7/Z1LL0HyHdjwjKfkzEMAQy
D7aGnfg4uxuCeL6gtH+8aajNIK0taHKqV/Wr3CFJkM3IbFeAvPs83iGN0nOakmKMMSFmavWlEOk8
X5CivGACCIWFT+0HfWsUzWRUMMwB/KKqQRc28GvT02BCX8vI7E7ZyYYCNbkhzXr3vNFG17KWvZZV
HJ9KxVc39Z5AZqIPAHJmJBuOFF2tAHsZtBAW0JKFe6Kobs95vIA4FTX5IYNvKFO5mSZnxKYFbvcW
zz5+M4pyH2q5XHWtMyObzvrob+GcsVwbDXyrvM1W1R/AqGJVX0cF90OnkLUVeDQGMLhF1n1RRGDU
oosa76XYkT1ogEeWaXcJRrLxHSDV08f930l8BNWdp7+SwzOb2zql8Ay0VHg/1VXdgJ0d7aPE58Ky
wDlcwagXdIWF/3uq5p+KJR+PLHVCk5SfTi4fvVpWQZ+psoNutIa0NG3AKE/9S/G/69QWc4Kb+IO9
9268OPz2SIWAfsYqyU1X/CSGzKwhKzdIu+eebZmpfPfTTKMFNDwaIYC0vb21T0nRKglA2Uh4q6NQ
iNwg63JvS8qFUch5EckTUkn44pKVeXUa2xF2evmj+mge3LLXRAfBciNFnphTFKl4dx3uvRFpaSgj
hpN43JCwU/JpZyoecOQIpdfGZ6ayF6ZV3LrkV60chJIe2jWs/F5aBSVKdntF+lbQQezAT6RhH9TW
+GgEM9tu528/t2u9bmIgRj5SYxEU8bbgI0yYYcl0/mJvCiDPsCJ24rPdk06pZZHJ1H9aHiO65UxD
PG3UuOTEX4XaB6EKn9cTqVjV+U8s75f/DgJhfXY/2n9hIIVU/XKbLY070re3s2IuEbcvUmn9fo84
NhHPJEcba1OsbYpaZtNvzDyorh/BpzRNCklEVYiu8VkOyCy7SsQEdHV+Lj+GYcKccVgm7xViotOv
rCwRAejUkOQdBLZ/E8cjsvDaGbtQVEjrxx9lRazR7SemeTta4GnlqfnFq9kuuG0ErLg/WZneVnzM
MoYjcOvte2Me0LQcJM2GOMH/LvFmG57ISTwHcbwoYq5Vbu8KbURRs439HzaEQ/YhuBBRs6GX3fPK
1eQUt/koezxHT0FH2QVbEgvR1CuE7uRc2xs1VlvSYxyWbfEJDAw1oh8jeEQzpJgEYfeAR86xpk9N
xgJhmzsOzUMhT+ZcafdD2xbCtQs6G7aS/Y0TquqcT6fPE7GXzmm4SoQKqKybM86rbNasqSpoVbYi
6u4sDzv3/hkTPcPEuOTNwXbzyVMjbez1HSwtYQX3oyA4TYG/R/qCnVNKOiGYdmKeAk2R8C2/xuBr
sWp05Zf23VEdZAXCEBzUxCYs2oO7LoXGPoKt3NoPLoqmhFPZI7+5jNJOFR7fernNrH5rMswdrGFI
Klc0UJ1k345bj5KTAVuEyEwocA7tVAGo5ZRDV2h/rs5evUljp6DVLtN5vpo3Fbihd8B8AirYULj6
ccTRGHK/aFoSwkiSYwb/zzR+br6E7t+S1ezMqzsCygvL/KnsaLhRWpEhp9tcojb0FDo5qpL9ElQv
GP79Bxzi/4x2yZqUuOmw4rioaz9+gD0bnBCSxdzpMvpMxPvV9VpmbWNiHUpMrJHHHr1fIeQ5j8LJ
eQQh2CCLR3RMornnbl/eHKUN4Z3e4H9yzQ3sB8Fgpe2XVu2/97a8/S5UpD2A0DzsFhljRoclTF6D
FKWCOmqmkR04GqxCu138x0EO7+xzI8wX/JUWt5xEFCN8v8dXn77sWcnJ31HxJ4oWYde32cK2UdPI
kEOZn3se4hTmaX9cvOzNj8jz/NVzrR0W5GcvpNgIzRW53MGVFb/qTR/2HC5GPMaRdSAcbIvFsz5U
50aMKFoStcOeChIEQntEqqSD401+Ji+OLLDmXKT5FdupGgvDKR5PY3P2Oekau4lsbUOyV3b/AjYh
9EKx2jsHjgdpgB9eDan4Em+5e3fbG0TjDA30+e32mdY8X687PcWMjuhrvmkaMU3+Zxw6Zj+asq2s
g+0wLzdHt8V8FGZxR2ZFzvQ96HlVHCRIuV65CkFgW7N58ZqD/C3oL21eH1PwkfVpUxubsW2Ir18i
uoTMviKTpyIMH5AWig0Q+1Va6n0+9HG4KXZBle3W77AOKprmBq3im7ewr9Xwj3Oy2Bkk8jF6eqh4
K5BKANAcnBSO4IaiUf4g2m7yX5o7gTniDjvnviieHclcFvxQyuY9a+7u0JAsI7C0Tsf/OPz8rdef
pj0XOHQagSilWnJBjKjG9k/wFpeiW352I3vLFIgtE+6MlHJtCoKLRG1JPlUWMosvHODep8l9t/3t
Acux1sLOBtZLee924IWnapbcfwtQpZ3LcWNXuZ7kgwlReFp1RHUlaE5X+zJNi6fq/3DZSnDyOqdG
cEsJe3ENytACcK5c0B5H9NPCgmuzTCEHpVJbl5/q/uajUZu4fNfbGh/47bethDhV8gFaMeD8GxDR
ifk6PCf39gMI4arjWsa6C9Nn5XUS7OFJnpPvwJIWOww2J5oWGo+IbQfPpBB9PSBaaD/mc6MqdBoL
KCVY2o/q9BcLwsrpd7YB6ySDwKTnjHPBkzQPpCojpA7nLqGcLCggZseZNNX7fojVL51iFgMN/kac
8i73cYDldb06buKLZ4E7vIySO/vvPfNKeWAQVMXTKmH0NmF4nfkgYSqh+MJcrdURCqZcoPGJTuMU
i8fANHC8++wq0gQfmNe4lHzmct5s9x2e5Vh3Ew5em9ASSAZ1n693FkwjLgrUjvkDi6acOWU3ADYF
vkm9ZeYwI3xm7jFYfTakLVTyvIFyCB4BpfEJdvRlmIvrupiHIBpfFjoiwrcaSsOielFKhySn3q93
JL/hWUA0mO1rJvMQEqeAF/0rgpu8oSGp6jjn+UEZtTOqThXc4HchBLTX+oqaw9PSd+Yv3FIGlGvo
OdhFOoxKiUV0pA7OQ4uD1WRepil0gmkzTsu/2nrijMS3OAMi58C1xwdKKndnYeVHkd0TM/Z2x4tW
iOt0//Sa1uv9gMFSITfdGp21HPfkgDMebMirgdvRE4TpmtrU1xaE9TmxTy3vk7bES7LQ6B98dKmf
+69/s3cdzwdPIGww6ciKmODZBO3Gh2qYE25ixai2nvkZaneCIznefKOts2fG8xvaeXHE5B31fxq4
Cxm9i+6w/pkTb4YHk5yYbehWAnmGLw6eye9T2tpbSxzQp8H7Zl7Qx9p6D1H7gkmNCT5fdjAO4cMT
uwK2t9pmrUJmlIR6HBuLsnAfxiSS3WnC+59Tc3I94gB6zxMQL6r+5lmTZahNf91sADE4Iw4Lolh7
7bz51TL6z4v4I3SUemZD7XKEeKBJxqmniVvMq7ahf1meVt1nBP4vTQV6THEwesbBbP3HvnULawR+
KZMvOiAiGtpDeg76IVVPgBbOO1OB8z8I4rvgIwZ+ttfb00LcTJIGPlv6p/B0NrduiObrfjj3qZ/i
dUDWsjmDMV8mOrkgCoYz8YIFz4k2pbqy55df8eCMLcpFF8kBoEpvFeFfIiEH6MqOlysJ8ynXs4es
5STAi2DtcA+tkNwpN77a3A8rCmO39HVHH1TBGV9qX5BgtYS+qeTS7R1dZQJrs0QBSUG0j9fw0Tso
VjfDnvio3NhauJJbvkv7qdkpAjn4n0djEWpCaQ1AEIjGAPorIVo86RH+HhQHWHhHOS8W+tI+BNny
GL7L9R4RGxu7fio5yDuf9Kd4TBIgNjUvOahcrWcYpuWPmsK6cj7D0V2/UMLDA46el/MABEcfR/Xw
RUUqNoN1HIJ8TPAriCp3VbMq2/B9A2OTGiOfWbvuC/wWpDjdo/h+EiAVmMx3SW/lTMzu/6zdEdRj
BB0Gs0gWu+Zchuv3R3w9SlgrkajqoRcQ9ZPpuXle26HThqOc26Zmg1w2ecmTkrR4Wm6CCmb6EcT0
73spUICXvNxfJIu9IkE8NWbqTekIxuAEkVZOE79U8OjWj9z9Al/uI/ELOLntoGfzutSbMePmnxaR
FN4z/85uXJUcnJgV1AvXJDjdcMZ03pb8EduMnEeuPHeqXsL/u5edP5dFre+X4XZcJc+7L4R773Ym
S3ihTSI+3R7AX8Baa0d2ypY5zm+mJRaPreR4JoK4C1MqLqMr2lgIhGbWKAc+5jgB4TpL5YMAYVGs
O7iWRbDStwQYxATStI7+yOLbUl3L2+Urco8GFZcWnr70S1lGhPm4fBz0xkoVnQqjBw2sT1RthArH
unKlsnemOLkrN55P9hSurgUGF6adR+hhR70s5hT7FoEeMMdP+j1XjDUBz2vcKhGT18/GQn5XVge6
As49IJg1gnfuIphFmCG6a1PHfUtRNMtKTnbVN4635WsTVdWu3Mg+yZzYbEDyaT33ZrB3w90UQYDo
0pFB2TIq0DJI9IJyCeGRa6ai4pWM4CXTk9BSmINPYdmyBBzMDb2CmEX8LbCf56PKkrDdNNKEr+BW
kNy/jSYVMv6Kl3b/VlgNQrWuuzqkA2aPA7p+FgfS6YaRvTyQH9Vyyr1ZPhiCWj1q9/mGDzbguPlB
h2v1oYb9w/7r/vHQL7cua4HUtrdcL3kr0wbC6DFUghvI39axxtGVdCn3bey9mPWPXGb+H9CNQ2pT
ZXdV8rJ5pUD2BcwMxVKu4oNnoafHR6qzYbGNkN9m00ct+Wnfdan+IQOTcHyKYsCi+BfPrkzUaeTF
Gtp7Tc6B2Of/XnXMaykm64nSQolHvn00CIXIYNW9IT/hXMZem3pAbqVbu5RG5YCuX1d0NbZFKzSR
R4Z2PBuGeihEgubWBgu0J2QcRM/m5BRJtFAIWC/S7hPy9ToVR8gsDLOIJAMWpbSSJH3FYbecXK73
CPJGRBDP2wfkvpQC7Bhwqv740velu2geH+hlnu37+efL3U6QWMKq9NzP7q5JWFss9N7lyTDBXlGu
jYzhWYtWMM9dUxYP3InudF8QAZjdI4kVikTl7MJayDPzoLDKU9czKgDRRhvW4L4zBL0rorpU54nG
eFGz8ObcG8UyXhYAdO2Ml3HccdImG1YXHl7M7JV9eOL0zjMYyZe4x4ew8AtDHLZjA9O5YJ0JFqJ1
I6b+ybLwOdW5OFX7Z8DBgq2w/6oxhMNRdF2b2mBva/BQccAoxPuWHbivG4l/MiMXmaB/yWXWf+d3
b2uDEMD7I2xuFgbi6pjUNk/TwlE9sjcPhQ4fFpAB06/VPDFTzLyHgoGa5eiMY+r6reToKEYEb8Xr
baatjoj5+P7NbVDsXNMeYni1DMSjCshpk/IVzWrUzz+3nBEH++Gn+Q4e6YIBxrlbjkPj+S7t6Rjw
n6RIieQtyZua1rMdc+mvrLwvsvB9Py89EqexotYXG/VzjehVIltvygcQv5JN5PcMH/rcCz60XK4l
fgTG/S8X+lp+kIkoAQ+1FldYQBLujDbiylH9JLy1An6+bttXaXUuQY3FzrGoMjOftVPg8uLi7w7K
3om3DfSnKyyr/BYo5Ok2FvVTGc4a/fJaN2wgVpaFbWv/0ZzrYVTmcyYM8DJvU6bLlOozTepK7MsA
XxsCxzAMcW4oNXDeyQcZNWnrQodD8CSlJMg9oRoa2Cb48SEXXyXky4m0JsH+7vVVLqCVDblgsV0a
I75vLBQL4MfNAsgpVgcs886mABEB1j/WVNw1r0aqLDe8dD5zKYTHACs9dvjRix2yCBCjXzY+5Okk
rc3rjVtTZxIelsgVxfofj/PjfqyfB++Kflz6hRhJl57N2P78iYWmd3rSDD7hL2f53nLom94880VN
lR66veST5KJSkiCH1U/sQKUJ6UjBWPtF2eO9c8DHcADI6YvDeSe0ybyRbzgYZ4zGMhMTPbDstQY/
PbfhWw04JomgAu5SPV020qJ+HCLMLQef4F6SUegLCfirhINutQpkSn6nSL5D0i6cbHkqkO+uV9wA
YrZuBryo4RKR7T5MdzAalyli7HS5CkZedsqzAOVtasXVhzrGBCat5HPcVggugHDQe4U8Yfg0EhGP
FT418WwjjYUvLi8kAUJNbJIj6BgghB9FFFPk4nx11eSIhgONSxUYU5kiT5MMfKboUK2LxRl7lIop
SumEEKCFgmoUjd+K8Hpx8RFGobgMjeyuLKFBfCUDhWzARwj2fAUD6+e/DEK9nsxkyWpjmo5Gus3P
ef4I/SluP1PhqiMAl15ptu0tL9LBOoFnOxzWeh3XKPd/fitZ1M3OsiwD2Us1v/tHfA0Dr6ALCWwj
nIVzLez1+yw0fomf7TGUTKTw2kjgLlhzsjnqBs7gA8x97D9hyjMejTedR0RULy0GOzsT/rr9oAG+
JXi9XyUfnpTaSmTDN0BJJRPI4PmrfRUGIkkfUNF5GNm2Ug6tx9w0NCgVXoIUFkVhb0E6OPnizkqD
xpvXIxkdXBnviT2TZT5Dx+RRZ5s+t52Rv1W+AKUvKAML3h+PliuK5UjoBVpK3eIIHsucqFECUSm7
gp2NQuVXKEYhAOdv/Ry3s3HZmyAOE+1ofsw+Zxg08oyOKhMGOcVVgMlELrYV6L1OA7Tq+FEgI/zd
4o+GO2ET+wu6X5wdfAHCcd527h/meg7+3CDzvhn6bESVYnUto11VjEOrle8o9Iaq3m9dlHOX1ZOn
ZGAEhUIEgpmHPEzo6l+P1RQ3WMaoHSBFHMJlr17V7rHr/Ok8lwmYopkf4tXytuyW34edYG3aSH86
yoPcaPOYX8Nb7UOM1qghaW1Kx8K+4/MV8dav+uO4ugNDDD+cZkdc1kkDrH2OK2Kp8nepGNmnvJBI
BeDfUN2fzTnoQspbr84h/n30L5RDcriWnHdLJ+/S25iPaUHq1A35nUeR25eIFe92VCtDGlsQZ/gb
NP88lBAC7/gKIlCEnab0s3DZPlbnDWeUN+d9roFSmiSl7Vofna5vE49XNU5oUhvHz/5X7b3pbrMT
+JoERYFYTOyIn11TZPQxh9L2I18t8ixgrceY/omwbmnZ8gJuGTd+0BMhTbgrOpOcR0WvwIZQzknh
YkkGdrWJME/bMJUXvOVsCEpuGxfpGEeJQlL4gqK1YaOeUgHu4lcBkbhbxUOFC6f/KiIlIE0wYZ2C
Clpa8DQULl2RrctV66Um0h35wt2Yyu3l6XcTr3upZcCzRAFu3G7PpRPG+6Mq53BlOauPcPnDT5Uk
iura0NL7sWCLGuVXkio+AJqBU5UoUXEEqdYEPypExDFcHwfbhviiAhZP6J17aTtiOhaBUqY4+6BQ
e8sFp9bKnDtVZ9DUxnfQUE5PUtTcUpfxXXRG/j+wFPRgkahV8uGraLCD2SoBp8D8dU28AS6/aEd0
qZ0IeSaUlx0mRaB0UoDOQcS+NDtLc620p+awTSwteb3hNmbw3K79uxbzmtEgYiL2hMhH5gNKYcKk
PLnaRi2OgteFEg4p+7UJPissgyKtNwAk1PJzgJbO7Vi5NwPd1H1Q4RXOejY0uVNtXvUld2Bydl/O
Ku5/G8wQwERQUtxtUr/4u/MwaOlQsMNSUemVjceD5RT5GcKli04FQz0JUYskMwIztxBTSl3R+Eir
Zjxj0t7ptXcqcrObODDbOQb8byikQM+8x3KQwZbWWz9EAdxgzNFxr9ICeUC71hOVUb7Ss9Df22Nx
2aFfyTDCqs6PCCtPUemD4uC/MfEi8MoWjuoxD3d3w0AP4JKzOCJdpGx+r6EKdOLZrEl/d6IUgz1Z
39SKdZh+Xjl0RBjAUkqViKj1pbhI3pbR2uipqzu6DjPDLTlVSunaUD0fOzFV1efp9xUboMwAOSk9
nNZWOPjEzzFiW3dgvNoQTy+OaQOFsrExSMfP4tgxY9hamSeQ22SI5HZ2e+4xl2psOXFgYjIOpSTB
68U7FIrLNYaPl91Xj1jTuQ6phCQNi9Fgn6m/e0AIjP8o/4KzDl3T6Tuzy2Z6HTYwC43pqLQTlnag
BqAnw6/ooNhXV05pkJr8b0IvGaL/wmcH5mL9UgGvj+aksvZ/O0d8ROy1eIhWCnHYSvZNGV4Ki+mn
1ek+XhtZrhNFI7ljVfNjRwzXyClESTfXD64OpXmvAsjrKU2N4EyRwNDERPNYahQSFwvisQsYS79q
AeoQJMyKOYMO07dzeMVdQrcNRIq7zhHPpS3gDh4LmJ2C7sFZAAflWyl08+ePwQJU8u0OHqCe1FGh
a3Yx1RfoeFIXv0HBBBVFIWNhexo4r0BbFvPYMHevFmCBhLEIx4/aK0xjDfmh34UhZ8R/XigSpAST
4yYCWm2pKgoUMKKDDWLBKnIJh7kG5cfLZHu2LTZHPe44BtxrmmqU8kZZLcM9TrrDIEO0XVh7pVNz
cVb3gSaANEXukMiRs7fTqzGFeEuVejBu+cxrIFSlQ3M/NaisTIaPlr3/NtoAGJ1lT5sbCjULi9Wf
AofuD2rZfwzMwqeK/B0q4Ciiz0IaPbK/DCYtDMe0wz2yxfnSDTU+FhvqF6VQP5Bv1AQpLOmjrZyw
5T3G4Z6vD+OnPAgzAHf/p3i4aRke/LjJlorJWAQQtL5cLjq9DOn0bKVjuuaxU/12b6IvDFm6RXen
CO3sONfRTnynzrciTIuwDayedjqVuFicYCel1LPQdwS1podqb6K7dHiKDFoTLt2NSSqBFy89Kx6q
xWXNKWfqlILH70qbqPm5TqFSJFuOBWIt/+PgqGuhtDaTBHqKWcCP7lgB9iE5Hc8HM92voyibiR9h
fojQYljr1z5yDaqOTu89c5Mk5jCP9UfBJPazAkjb49k2VY/9T/DPHZ5ut1Nt+nzPrcYOGq5xW00i
DFq1YEKI1ptZ8el9YXSXtXvZGyMzGH9QF3CQNPIUCIkb/U6lJHgwx8+XfxnHm8wcVz8ztiO8q7xe
WBN0+cwWpcQxg8bQZDCCRzVsSNMwmm8Jaz1oUrYtJeTf88JidihczH2VDB7wHH+ML61wioYPF7NC
orC6NsYqwjjBfPJJpqTRmZTBLxfb5vTnfq8odC4MBv9GxnXbhhT9wc4jbEpIsPq9V8LKjUDUStSh
OAJxohBc7D5UNEq1ZHs/YyT6K09b0Ou0XTueeVGTt6v9Fr1MYsZWN3fAciiS+S1wfTU5hv8C8P1j
wNDPYdgkHU+EAxPkZN8kWdUqzBKM/thed0rxGRnvK5phWkiyJ7TUZ4X+0nXsM0K+vd3amEHoTnxg
GgGpqQovkLUe0qAHS8THBlq+N7vmtNVs2LFFtNt8/Kk3TpVLQXtMqW3qlQ2POZNGvZVQP7PGHQM4
YycoMx9rLzzRvXGLcW9Pa5AJDRysWW03wkXPAut2hshPUD4Kj40dn2P+t9nq33mYecvLWYimNrbl
iCOCnF53n+1v3D9aYKHGlTrX9W4B7+7Z+CudX20uyjMG5wFNq3swPALdKTJmpcGMYOhUGTQHlYgK
g9XR45OAD6tUKwjvEXRA6P/9IO+Sz/GpJWDbXV0GpSX68gt5QyAqgQYcgV+zCl06U+e6wioDOGIC
2plbcRg2Y2rByxDLU9IuB6CVQpa5fvKWKFPCxXK731AdEbgRW/SAj88It+WhkWmJfmV4vktv970F
H+C286tIuizhoFjBU6En1uPwFML1oB6GbRkaoEu9wBLfQ2DFXBGHUlSP9LpOhvMXmP8A5OIUw4oK
b9RthxwfLpp3GIol5MpzV6QUtu7MDb2WUd2aG7gNgWfYzhkF3zgTIm4w629o9HGblGVHOztWYuSa
A5UdNIpq6lf0aqkltJcc3jnPChS6PDRnuJ6oT4pkfQoTMNjba3g/cKRSp7dA/+hB46ovAZgg+rsR
wKd3eH4EDoO8PaORGzIQilwrbsgGpQTB0NKfJ3DvCsGGD64OMdghDdjOweDpkd1s8GhZJy/5OLsr
03OUWjGjQdhOC+kauYOPAo5PS6XyIfJHmb4hgsjbKeONmKydvnLED48b0ISVmNskjxaqS5aJBo1y
lIsGia97/stH2EXCgEqNRZjT6WW0At0ctVdgiV0YpW85u3gyw5kmPQxrcPmFep8NEw7yLA6nNkpQ
WsX6CvjpE5eH6b9ttV3xjavgmWtb30S1xU5cI5eSgxVnJdvY410Wh7wrxVlGrVvj+D0hNVktEx+e
gB7aKv7kiKEMeEhXaM7BGqay3bRHvJB8XfpPHB9qXBgThpCRhA7Vl9RJejvljLADwhUhtUVSMgnS
bmCQjCEtN1xRa02FQI+Od7De2WMF8xhzAL6i5ywWs1txp5ajXzkFz4v/RvRh3/+LCUi8gr3/Kldx
pMxviRfTznMHULq+ByoTSgGHLOnoXwCmEu+f7OV5AYAzBH/zHL7QLQTvs3bY4RHuxs5sHBe+GFXj
l8xv7tATl0iCmjARTFaOJ5d8k831SmMzwE2XDoNkFN4nOGL5XKGbpgzWTxrtBtTyIQgZxBB2hdyg
p3yZZnI8/82thfwm6RvukmDeHJaO9k7dcl9LGw7jhQnzbD4fWLRw3fXe0vyAuUT9uVb6BlbrdUkB
TB7TidPDC8yFxe/kZEePxpaPgb2sXjz7vGB9eG9iXBRNCzd0u8T8QkNS+8l3JpLyF+5LgVutaYYU
A17H6v+ruKyYRSAilNn/g57rsYQEWoBlOdZ8jAbOGXQn4WtJSvzs7JG4i+HaaPM1hn8GB74mzVkW
1Zz2hDN7iSUSlPr1kqN4ykhKyuMasymUV8Gx4njzbwpO+tDlOXCrXHWkqaMZdgDMPOvUuPEHascf
XO5IoLkhM/v7ERv8wzFFM+ahVfhuJ1NUzWFBldusvslNCzkmyM2MsIEki4XotTxAS9da8Tzy5gCe
Au/Z0Ty0pm2SRAY7csCcqDNi4yXCpWS55hLCry4ocVuj4FVkKss5mKruEduL26XaE/rJuQAbs62N
arLSGl7Fw5COFsqQruOPEYpTutrYNK5WFtIg3svyyzm9chvbBL1PAI2J5akpOeGYg5No339smrLA
RTcL3LAd/xrGKdjlw9An/uTWn8EFUDPXJQ9aYBgJvkBDjg3Y5y/UOsyCX2F9nX415uBMAdUP5T+Z
iNlqWD7HnIIAVOuBaLKkQkyQmje92mq7+rXraAm4pBrKpztJD44bUiqBHhWdIehcjs3pHCsElSQb
fp9wkiObHJ6ZsyQ0F3YYpPAS+UvYl1Tdz90Jy9MgZxl5pNsy/oLc/Y2iFc4mw8qeSbXkPZdLYHu8
AneFBMhlaQO5Srs0Y/DVK9X+MqTTGs1Vwctw5GuZYQC+QuOPX5PJEcRJCuQ4HgqvEnHZMZO1Xcjb
s4EJTQ5nXaJ5VRMxh0GIcBI2+5vEF2F3UQNtUwvBSTq8+p7V0+uMNtQDJR1bua6PeSPWUWX6j9wm
v5C5M5d4W9V6+rg2TRsPhfhTEgtEdV5toAWnocvJduETs3fFd+VG+FJ02NuMEzZ2OjJNRnM/c9PR
0idKAJ//CUGkJZLw9lJc5r+BsCgGw08YeuBR1tQLEBYLtCf8BuutJ4zYMSasntsr7tmp8kHoSYIK
jzYChPAEG/Omxm270SLc1nHhUPj2ZKj4F1LXZ6T2mtK/vHY5HLV/QTfhXzU6eHJAhf/unZDm9Zf8
P5grTPeuRpQaCdpKqFcISUeTJeZoAPW4HIIhnac3a6knUXJMkff6smXW02H6pXLhg3D958iJEuAr
up/rD6pUs19Q69yqxxRJuDZ8yiueVsn1DOyAuE0DAS3paeGT5H9qMXrhl3ep36T19ydlW3A2VZ74
xza86QZbAOuc9b133kYCdplTS14dfePp4d1zwCo5rL/G4KYU2BcWgBFcrvr+gdPfCcYJjtV5dIof
WQQRf7gt2QwE7wQD0+ZiFHmRnTbXMae9hnjelc9VbQqOj04J1TfxnkupoU4HvORHqeZI8PNtXdzr
+sUscDe3KJHtSL044SdCi4FoHMfwtl2NsId9W8hM1F+ZEG3CI0pH8u/e8utAXOo+7eoE2N488myr
GBZML9MTfGwkoaAbIyIQgFDUQR44m2gwtVs/BbOefEA1WMsukarIBMFTndbimPjoub0r5fXjXq9b
MLO/H8P5SmF6YNJR5Z0CjvUPvJuz99WFpzmOwmqgRaUkBhYkwwDtu3Ez9bUSUy8AU6bcfZpMrtpf
dX9dXM9hj31wMMaqFrRMQ4Gh1S/mnISbpJ/yw9t2Kg+aMcAO5aA/bXlpUvKG/ZKRyAPe3nUwWW7r
S1+K7RznGGrjJkaNGKKCVk6T0MqID14b74KQFR/0hR9AqPWvXOWazOXeNdcyXNTKk5i7Gmgs2MrK
FRCGCpW4icmmn4GOJ2kpz1xT/7E5BbtcjpAaxdPmlfiQefHqoCdOC1VgIBjJP0f7gFqckDgUi21N
miJnPblkhZeM4VOLGP8An8uGjJRJ07bQoW3nELas23W+GK5qQOKJFCIVIVObdpBypng59Gg8sbcz
kbiUOvi0t9xSYGfhazJ2JreKz1ltDR+rv+1/rmytgNCgOVk07nqEiOqrPHq+7k9IXKNRqFMIyn6j
35UImtqGr1MuLmEPEsvXKMx/uSnYcxfH6GXJokI512z1Y1yuMkNFg6cCqBfWUXfriMYArrUWjY0I
aQ8cyV5cn9lyOnKC+gf/qcamvlyzhSC+ca5GmJPHoJBUpyLU8QrBThrH8CuLPjYdBZ3rsPcgbWgq
OF9wYX5XuyGMm8DzQQ9wo/sANMAZhAjhQHD9sD9lPalvCHzZQ/pw1FxIELpAoZmLvbewwH5ZCv9A
zaZ0d+LVo5uhzFC8QQsFowAlIpAxbF0RQAL+GKJc/Mbge/ltGom6nJiUd9z92gAqIdkHE4praTIZ
u4NdgkXK/f0dZUIMyMERLWR+VMiHetEnznXlf4iqkT6Yjy1KlCzjpC2Ac0XB9+UIFMz6menU4VNV
mlj7epWgFvBvz0mKb7Ikh2+hImF2Z050XzyCB12aw0CTmRSxoYf7GzQXuD4ik/NYZJxC3mK2dyVH
RyNqmc6vY5AlROhATyCgtPZS/cCjxryygVjN3+9Eay6IF0Xl0pi8X+4Qejd6Y+hzktVZCl/HX53e
d88d97dfIELQKxoPGiWbg/7aYafzp1igxUWCsSIHpB0VNjRiInvCcjb+Ai858M0btAwJY0700uM6
Cy3jDIUvey6wJCutGGxbA1MsEMTKaBUsD9F07u64yUoILLxaepM7PVTQ3N21jC2fGhNa8Ed2k4wD
257V9djjoQxKkquu66ngms0EwT/Wfa21HR0YEokaYIAi2yHRxBUHGcx96mZ4vS5RdE7rBnhH63cp
agH+tGgwrJ7XUM5YMsEipJA3CKQRhr+c2gbXGHXPss68+nRQvUX1arlpccygz6lLbcPiYd5bcc1c
HC2r6fuIATacDWyybk9GZoSUZwh0j4Vw51CSwfFDnlcMaiyeOFk+DrmPt2dorstr1vnGmI9WzNHN
L1mqkzlHjRR5xM34j/x/3i16QLs8XEB6L37laW+mDlcLSChcP+W0hxOxwKo2Hi9mJ8jXlJTzHq5b
J0s3ypFSfOh5lvkvL7G6AG8X0oT81FPyEqhidxk7O+z7wIjfHNAvRhVb6ZjjfANRoniUGbI5DsHQ
PnbluFJGlck83pex5TtZq8EZzvCHFDlBfnAA1XUvLvydpVF9xW4jqIk6nj3lu0NPYovSYRNboBKE
HfdtM3lMJnfdsdl1fhl9Zv7GJ1a7igWQwWhgupmdaGfQxCCTP/np5xqsciK3pHHhzs8FHyX7ouvL
h5GTja+zTfkt7Icfb/RrO+Tx/BWFYUBZyBGH/X65HiOvcvnmdvBw/ygDwXDvxdy2uI3CXqeqoQ+P
QuVyFj8gbIozD3z52wZ3INv+A1rRfabmxqAY50Fxzstxrpoj9g8UpRuzgBgKqBisd+i7bulNL5v7
8fhN9HGaWECKRN+kyajcmuBEqFCwWcWwNiELb050zsYbgrq94KMOcU/BbudGoYx6NHPmdWHeFQUJ
FSHNMjIF0Cn15cEyT7riXl2/SaRMEjgHehe6zug6LbLG+XAK/J2UvB0NCnzDx+RDhzSBdSdLFbBI
wK7y59evgqjBL7UVK4EEnE7dY9i9w84lzcaGbpM/GpaXOtzc09gJxyUk0u+8634akiEOJhzVMExC
+oeZn9t2TVaX8eE88BdatZIXoFhDxM5I3AGsLtfLxwrJ+DpuAZvQ7R4wqkK+HoqHrD4002S4/BCi
vA92MTozTwqpXfDewCHKWf70/R4VGX/Hg+jE7dEOQJ2oiN9ZZKWsfpoEb5Hs94H9WyfDD4VzBsph
RfWMDO45BL5BUnAKnlNZwIKoK3ZJLRujaRU69tH3556WoNuNP7BT1izUSRBj/xfadKZj4BI29k9r
AnGQ/JEx2lp0KtyIGoeaU6QbQHsUdpeYXyMnNQk6vXZIuoWRfAMocpsCMEk/w/c84qczEqJfr4Ip
ZnhzHzYAFEOKL4HSkznPQu7dNxjkgn730lIdCa/vBF6oVqwh9dDxAAqmCCA05+STmtMM49BTsApx
RsJ9y590nsYEojbATQ7AaceD0Kd//XLa+uZxocv3Wb4+XUUcGTFzmZV8wGERqbYmkb9xV6MCrnC8
xbG5esDQSALQmFgsyZzRneSm2T4ZgKixEzaONmf5RR2XxvrJeaLiXJCdfpHlQsBMBs7BlRr4LZTE
u8etXuIHiUO4ruzKZOcPgHSqcMQRtyVYh6Zpxyl6snZdGQiqbjRVXCJf2iepNoyrADKvGdWHuo5V
rXw0MzgS7QtfhxiUjFahupbcmemimjrjGH+3B0pkimFAPc3LHZq2KLs+Q7L5O73uso5xDC79tCg1
/GkfqsDghBacmy07j2qPxuFfSmPWrc66VLbx48ki0Skpd0myfsrfU7f/SmaWwCmXr/Rt8UpKO/BX
lkyqhMuiVi5lXv/K7rv6ca1fydmK6jIKoTPyv9EXOAYSGpwHTvZODXLUKeTeuZlHUvkobI7UbF3g
pyWxoJgIS+LBxcDlV9bzQaIyHa7Z3WCvdbtbtQqb3Kj/Lx5dZkS+KErS4tUCddZQSD4JHZxf+hc8
4gHvaBorXITPpR9UALapUQaoz/PM1MpER5/TX8BjT0ku6URfcmBN3BSw7YxK4t/xOFFj3g5PYFiC
EZqLWRHL3ZH28GPg5pMX6k+sX4QLlTsQ2lvaAxYPgu8ouPG5uQ96eBRfwoOqvxjAeMX67z4ooBMY
tcw31QW2B0tsUbT1UV/iDoOjAwTWGQGgJs3DoV3XAaEwn9a2jz0fNz4CF37ByJMbdXaiXOdo86SC
jqhRR17unuhaBBX7UWbuhHKAgpyPXeb8HxtYOWt8NzAyGo33cHcB+77gfRXGxnYc54hTClzrnNnq
L959w1/d+RUL+Jzd9PUceekdgJCJol0Vj8he/x7e8nEloR8iOpE8dw/mcR1lv2JrpCJzEokbVATe
ZpfSlypHA3wC3t/+553k2/dpzCKgMEnRG66OFKS3jyUi6QjyGZexWOhXLp2NPjIHcqls3ijA0YHJ
yi0FdbqVzubewW3N6LusENMBzgjVZ0tFEMr7tcT6vAeSzU2hQHipxn+FdQ+mWDn8s2f9iLH8e0XS
Oak/bu27Enh49yjtjyFj+MeRCxOWQhUHpQS+Wur9WFq2Imzm1olj7GRleF4K9i5T0YhYKaJbV0To
FoZfP2tzwr2SgQeCmVDsTQ0/sQffVbNc5depb5yXyr8dvnUH1wOtndT/Dj1zJe2uSgHmVLOS4cl8
iMVXVN5RqJQfqz6MscywsKo+o77Wjs/2CutWO1aWoXUDo7W0n2snYRqtmm1OaF2A/xjXOHL0Zbgy
JFIKhvxgHklzWpUv4Tz9R3NidLCOFiaa6BqFS2XWIVkYI265WFeDJrAEwZdg9K4pr9eEZOtHJKX5
p7BtnvXCuu3uyF697KWhhxFMT759j0GPxHfdreFhiYsL3hR5fGMRIGXveO45G8OSUYg4s2ie7dNg
5cZhSgJ9Lj0HKDPGXRjPkHJj/+1ZrK4HXB7oQ05wAMzhmr7ckbvdAR/5+SHPkwNMw0hFcfdfp1xR
M8XlKUcUo1SQ8v9w5KhmW56nKqyPMVsj+Q04TQgxp/0wxdo9h5CTwmOU55ulqPJHKOPsY9khVozN
7FFD61TmjcHu+qYvJf0mWrhQ1ShwMnVYWrh52YwJ5oWcfIM26T9ndGRkHDkJ3WuLAOBhiUfMHLGN
gjAren31k7zjAlpwk4yeYBhKSGlIZC05RmrZ1YJ1oFf8C5nI+8F0enBPLfNrRRBF5Oksn2h6UsmL
Gieix1AcgomeViswH3fLN2+2nODscywrUEzqxrk8xXHszd2yjep4gRzhVN3PwJz1E+Sh937OXujC
9XEwfqym4NPAosBCTyHsCtz4NugiZ+tbwQ+ELCV6BQwK2sZW3pHWlBlWnyqTgaQx8/InMSCr+v1R
+5/N0P38Mg3s9BtXCzSTFVeoh7NNKlYSi8jy16EYHdCJZEG222tKI8/q1jgrOl+KyXhH6iDBtvcZ
+1E71lYSn5mCTX3OK6mKzpx0gKctEhRVztu0j/DA927iy2rDjdB31MpodQrEwm69qCsbTPlJ8XMn
bXVc4tBnPTvQTRuhBitZ+Qtwd4bj3B4QIFD9UpaBuAnP3oQ5uiv8T4MUtx8oiclRPbVsFt3/sa8m
bcUdyQB7Ym+mzUOz/+zA5TYS5bN5CGZ8H0AzkBP4cle+hy+9bebiFHhK6lzML+X35AGN8LowZbx4
6UfSrv4dBjP5Z3oHzs/EBefq7td+DZXpHEKOvlMib4yCpC7gbQK7Ig9kMFQauvkD7aum+E7gEUA5
XzyST4OVaXta0F3lQs+9/diu8ICblOVI6chVFAThTC+PtS5dBP7lJ9MfM2mHGAIYLM3pUwjuNy0f
6IWEwOA9u6/ACUp5JZ02l3xqC49VV8bLIsZvL3STkl4Q+vVodDya0X7oa/Se7EYTInTlymTSwhT7
ZyIVVE6XumPOz7jX6nNumFnsQQprQOFbd3GntVchlCaD0VYWyH+azthxhfMRPEI3BUqxaFcXDtn7
O08+scRVa1MT7A46TWtlswH2UxWvc6VrhoSbCY3ZAweRvLD41CjnqJpg5KDM1V1T0kG9toCfSPjB
XceJHz9ZeWNrKxb83D1/F9TU1LBctTRKcuP9R8NuEKsZig2p1eSPzvOilgd0hgY8GZ1JjpI2KQFW
PJ8Op7lM4Tn8Og1O1wpimQ7Moq+WdbDGDszEt8LkX0nXNaXk2oa4p5bj9yg9h8QEiDTZkjVsCHcI
lUAmv+n/qciujQMcteUCqAPUXMk13lcFZi5hmzbs7jZx6jOKfJRlJ8dIbTJaYmuzzGJV4jaLdh0o
mNlc/VGV9rxG7EVj8yfyg89UXoG+LGe8M1odyZuu85jMV711GbxrNYJXKtwA8K1usT2VKlPMYnEY
ue5tttbHKmh1VZn3CdpWcXqP3rfzwHJrbKn2NsnmdyrgONEuyZQh8KmRHOMoHjtb3xcs79Ugokwg
WLZt49vgXFk0C+582e2Nd2Quw460OjXp4Hpbmh8cDMHFFzABz/N2FzkyOfpt1x9L9Ey9N1pPgF4o
NZUpeL/N6WvCtI96aPzGn0sq+iIjdDm2wujGesoJN7Bs+RMaiReXedRj0YTp0B2VWGbxEpBzrvf0
Kv00TUpGBhT0Mb4bGIhMdHqbAfBBlldYZ+PEBCRVeYWtMTsiHUU91QGv2SLb3B9uRYfE3IeIQmIS
68F2ecCdPvh5/QRR3LtSeT24lo9nocvBgPXpUTq/qZ6Aw/wbYOLohTai9plilr7jBw8/Ygh0phGZ
gvg0DYsbYCntepy7lhAeb0VJljSI0BYnzu9Ls507EBXpO8hY3ImlyORShRcXB6AwhqnOzm4R1Vh6
WjHhwHcEspdyDHPwVsvgPZUoMoFS+jZ5FgoVuxziaBKVu5pvRwcQZgYrM7CFAcFBQ8yTXVS8ZZGN
WMzuI7Pj7Cejpsn30PXK90g/PMlTHqayeQlv7BQPWWnWwZlHi3HqWHS0xVV7zhk8+IdJjaeXplP+
jJNDRVfJH3AYUNzY4AoKKrDLhRq5UjBVhGK3S2f/2K3Zp1dVkQj/4KqkxpdSlWqZ+6OLfkoUgFLn
jK5t+2mzc/hrNW0esovDtKjw64SUr03upBDKyqOY+3AteOGXd+P4bn2eZPdSNH/T6Tb+enVzymNu
fBo4Pw2V3ZUhPjcoKjBV+/FWQT0+YKAmxi4EU7ko5TV1QGJXESWgwRhKUzLJcMlg+o8guv4er4Me
0bHRlbMYHiIis7U9co/BuFBAZAU2drw4hI8yTkK4qeF6kKyL2ih84Yi4ZNo45+B1bp7OGMAp1biI
/vaaTvLYp9vAF1VpsW2mckzFAopQtWBFP8339UG8ncpAr8fBl1AfLmgYxR2HzZ8mMG2sybMpVfWE
5i27zM3tednmmLPt0soZYY0beNs+tGGXCo3WLdBWU5eFuc+hrzqWnF0tj2aVRr/EegVWhbOv1QoQ
6TaTWWkwEE2/7HY4mg1CFmP11W4SIrh1MvmCpCJLC1kuEAXQTgq64ryWCoWnXa+CDAKGpwdBaT+r
u4UzwbGc4cM+mCBGC0TxDV6jM3Nu5xQbtKXGCbMUHI0lPwPUQJtu3OtFIK077yTCQUY7H6KataEv
J1Ffb+jHu0GUYVAwFI7NMYGPQ+n06krZu1fD0sHnZUFANcrHIUOomu9WXKoWXwRk7+8macYqU9g1
gmIhMqVwaarkueOI4itag1PKbCe8hgT3UCiBZ3eT9GPqcKvC4lW4n4YRr4h2zMONAUBnBJubnGGn
y+/rho9CtwcNGpf5sbFrlRK2F21C6JO8Go+KTqeWThyi9lnazhfnjGPJrDNIdMs5YTFkF98DWb/r
mP/uyTJh00lpqNI7b9k0IthoF1NFls1oHxjdE2Z7zlydPtU+q29p7QfzR/YDcLR5ytYS3kDjU30v
yqbiVkEw5usERad8DGfuNE33dYElH1ADfndZERUJmGLfrosSb25+f6gcAh/P8oRkMJxyNepYMxqG
6l9Oje0N9KpHMhRurcfmNa75OmftkKteg58vW6hwjzON9T66jbdpyaWBhas0BLIPFC4hz1HE/cwu
HIEldveNNicvUPzjzOyawC7/7vmZ+bZPuLdl7nuXFdyRef1y6tz5xviPREZXunmH18kdv4jwvTij
KiTb0N7eDwA6EhHtp9MxEsVeo5E3hbPfVLO2tteps0iQd7LIc2U2tb+kZjlHsxhy1ILCSywBPqs/
uHYdZMF0X6qKseD5TvV/+zIW62vGhDtd9dSIPGDOaBuUhW7p87M6UQLWGs+Nnt6bLbYYVrvuTqdw
TTTUmOVSy26NeXSRBDgWTYnITAxBYGHS/Lt2PxnTzHxg6Xlmgz92Vt8kBGm3dnLCeXfkHhdKn0gI
oD/NuH5riwgC2X7J8mekCSJgURVR2doTA5sscCPZHADcIDhBCoAWn8xnh3KhfjzmwFIAy7C/djgd
KbO5RI1/hT9wiPsE8FGoCfZgCycpgO2dnxvKESXfaT3TdBooAUgTkOdOZPSa9SEpSzMnzu502gY8
Tq3fblIKwTzm4RiH55KeI1/dk7k0hUgD0mIAJ9TbVPj11F0zPBmRHFa6q64SxC1vcXOMBdH4Naw0
mDrGL1BGjTybMxlqc6gUKnFZTBukugbqQmUim1p+8m8SYynRVbdfb/yKq6r+5dvc77M5Q6V1Kq3F
kXLCgqWev8xyWGuJHeIM+yOecSS8/cAUXHGuibsDfraaOPVassYulfJugGwEzyubxvgi+ZH0DLME
jWve9/RNv4wN4zIU4/qoe6E7V0JzKdokZaQFG8QwGVXkpbaC/1TvuPIVvY5ntoZtnm5uMImrKixK
fBx8YY40J4XsCPHvz4gY/4mDqshiJ9pHjg+IKjhNYnsRh+pcJyHdyM2JGVh+sgYZe9dZ+Rv4PTJC
XIp4nCoRlolMS78wOa6WDHY0d1aI6aFdiK8dPiwZMnFbVOv3FERCQwfcxNJ90ABDKWi2K6sXZeon
AodOqUKcwbv6IFxhxhUxip8hCBYqcn+Zpy+N0Kd58JfVt51zS1dnCCxEkrG6NibdTMMExXM7WaP+
BL5hlt2bLdiGrggqSb7JAmqY/kM/bIzZ94EtrZt6KVX7JSze6/93jh/imZ6+OJgOQn1ggY4FOI5Z
WR2BqNWlsoIQcrpBrC0oyAYAQmWDTxcxrPr83uyJDYUzCPvjcNJ/ijkPgOGBsWA0Lltk0dYKAgAI
1W41xDlfYmKQDYbqN/BW22KkgXN19eXT5O0obgYZ0rNFxL2lSX88N81KDb08smqkFaREOtf03T8X
oRbQfBTk/eC+oaU9ENQJHnvdqJoO+Qc0RphlRhHZlYMuYlUncr4LAE04m9aBZ7zptZkq6x6fFPl4
B8hZscGw4y1QjS9j5c70+XItg/8zVKXCW9wX1Yvg4Y90ZpNe/5hTEMJw7J61aqYm6xw0RfIigosz
29IPk9TeoA55CTkKOGUZFKqwA2jQ+3lOyHPEiO/iff21znMSsFUZwtJK3dgM5z7Mk5Wj6qMDPfJh
rWTE3xZNiQKbWaMJJ57CPk3Ee5+bpLr77iTjJlwGaX+HXCAwqD+sSz1EkMKFV0r4wviNEh/wEjqn
N4hFcAWBE1lYCGMZX99lW0NZidbL30e41rAYJG52ZpMSfudSdh7R6G1tjSOgnzHsf6kvcnfbsive
oLDAIns7t9n6ovXY2NaodAr6BZZZxHItxefPFbPuXxffK7RitjT67XJko9wZdWRofCrhZ0eK+uYq
QynqRYVHtU/18CP0BCQZdEBuEECEfPn1SgkdOavnnAPxYqttmRPXMP5CsQN1bNeDc3FdkUTOq3Py
surFp6RdO8iLURfvj5SdmtQtD/hj/t//VMvPcLBpWAoVaXKAxUUtLhPaR++Qc1Z88qR1zVJkoMR4
DRSBFyah9DU9V5o/49KLM0jrADk5wJXEVyupNjQTTlG50I36rtyrAiq/km8v2QFVGogxN+cWba6x
sH/DE3IRH+XBceRZVu2ZdWSfpDtzlZ8oqsv7n3c2uhz1Ix2NGg1EzEcjQcys+N8pkPqBqi3QBlJa
hYrlbUnQBeUO25LCVHmkTnC8A2MF4RkMH6f3w+k4Dl+dN+REiq4r73uvUWfHc0MDEZzRscYEDwjF
2Us8p2LSeswH5OeNhien+IhkxhRLb+rQZFeyHKNL3hylaYdk+M3/MPaar8iHwRPWheMX0YW5y4Ar
WV4wSK+31HIVLQnaY/kI68g+lfBPEVUnXUIwwDKR6Ax7EdSk5Csfm//U92+KXGSFDmPF+934UGRi
uWaAKbtccwdZEXHoeF6p8vO1U3VlNTmPbuza1T0/J3Bsgt6EuXA+d5wXtW9KsrDX8YlMxQbNp9YK
kJiI9PXGd8KKJAK+GOsFujOKnLhRjRm2Chedw25SxWvj/5BgAxnc5iT4EP/rXBZ8Tb3o60y8SNzA
S2zh7I29Li79vc0OkXRqRZMJ+YNRLNTQ+o+jNCz1MREXOv64z1NFddT+InsDqRoHHLod4+dSmLqC
ITbTrfk5phs0LFybHJRX1XUc/treqMMVz8443Uzy4KYz488Dq5gWA7O56JnuBEQ1HwgRz58yrasb
mtwNc2dH+aooXAUF6BA3B0pAEQbKUMNKsQq6ND6He/OjqR7Kyr7r7qyufd7VNsGYIJRJnIhy+PW8
bKA0X8Tm9DXjtSqd9DPKLXudciQnSTWFlY3BnpjOAiqB0NYoynw1LoFIHvawHRj+z2kF477qTN0D
iDflhC3C0Ftv2wTYInOd2mEIj56/o3suUKBCp4cINGmnKOvazh5bEFOQwopczz93ni2mB56bUtng
5jItuB3hsoYkX9go+IbRyoiH6qwibUDGotRqM3rcFW+qoE2hokN06AC2DKlCXPwhOqpNhA22YdXR
0Us0iC73rAyak5gf5ra5ohSr5d21ns2+1sWPOSjn1IQRAWV/HOq5bUeT0v7MnLvTe3AaU/UEsOVj
cFp3r5r4ja2t5WvFqz67XsFrF09FMUqVGtmkyncZ3ibv0UDblg5AcSQKzPulQR3XL83lP/qU8OIh
IlD2v4hXaYSc15N8ARYgKqOgBaVSLZt7LpFxlLdmWC0GmTwjZtXhSndO+9l0y/l4X98HX43WY8d2
6D6e5xkoXupZBvuXsmwRa5nZF0Agf8PldYSvT5AsF9AWdG47Kd3AYF8XotlPgcxl8xCDdDH/rsAj
3iaR87W3F/h41XGr5YIxCUvScgnTr0RwYJ2r50JwIwGTZYBwFaKFVSZHd+ShllwvvOYj1/Ntf8A6
1mi1/UvjAWUMX/faxWOxaZiaqFn+iePuBFh8BnKz+nhhpNH+3CdQFENkWaNOeCQawtF/tvxYeMZR
yZP3yi+1vnkm02WIi9tz0VgR+sGOBMcYJLFQtTDIDd/2Ex1obp14treP8zr95BkapTkIwZPR43Uy
SPvkc1kybWyNZ3pYkN1eicPXWU5s5ioOw3s2PVKprvJC+2H+BNTJrDK7SSlMq+yk3zO0ASUvYK5A
fRA+1D1aq9/3JhXhHbFuK2dDYFaiyMWNZaHGIJYh60l0qOkpp+HMBuxUUaZFEiv1m6xZ6xuehIhD
fbuilhEyXtOWrZE2CNI9PWJAEGZ5WqDUrXSxtxxIvNZy5ssrOhriiOZy3EJ+ys3KOz93T88ph3mx
+W5uXBAZL5yCqZicFufMV7XUTCMz83O3vMlG3iEB/5Z8tP2jtbJnDCcjmLRYQitHzePnHON3AyX8
oW1TDf9Z2+Jrcu1ainNMeokHu6loGZMvQSDcYhV5OTld6W2Huab5wegTqFf3Fsu+pBNT4iFsIWAM
I9lCtZLNJhAmF886L8uS8QtoTtj/O4nL/ePsR4lFDhiw44Z24LhClXSvpYVWxWlDigtyP/ISxfgp
o93INiEeIddmsYKWQaX135DHonTSBtu1CjIz0W8VO7WKlM6cdvvruSgIwhDax0f4MTCAcbl/Uzun
XLSahVyNs7drhIYoEtxzPXE73dIEy6AL0DckOeaSB+Dqz73SNAktqPAKVraGeFNZHGaoqThlqouj
iyF5b+YJmaYCvuAUeBHNhlmNX3zYqx4bUTKI1Reg2VEgUh7O5sKjCOMzTLQwoh74hRtNzJKh02VC
e7mI1hR68J3d3am/Dvsj+x9zJwNPqNOOzspAJUwKYNtwf5WszTpBcBG+AS3VH1l5+HsgjokkIjGT
3PZ7uNrmjf9jsXt9QuVHH2Mkc61MrgKIPjMzDfPlbD/Bow8IUOnNtCt8unMDtaR2+u8khbg/POxO
Dx3nC1xZ9KA//YHbgthIKvblU/IBmMk4kVfzS00qxIQZ4HIEYi+wL0a9YJKBQfDvQhcVtBndcpYR
Rc0iRqUFhPPXBHa0Sx79snDHPgXk2XPeSUBf1Bh/l3yKz7G4d/pmD02+sp3Ag9prOmabfSMXv4YW
oj3hb65oS0qdg2kuugIITu+cEMdK5dnL/O/uwBunYr6L6qmvNkszHQ1f7zcYsS/2cZkZHHrDqpq1
kyIK2CqYjmnBVVNMsZTF03Yo8rT0s7RuJwTz1P/Cq+api93QP7GBI0fUM1w8N8Tym5WJtTX+RC+S
0u4iLxW239e1r5r0RjGc37Yad0VO5iRlQVgk6Thw/aq5xwoWTyVcbg+9z1XAXs2VcdvnAM1ZLGbd
MaJ7T9wV2Yk9DyAyCyECSOI9iYJVcle0nCZDwKxpSERICd2mPy5bABom54p3obe/ll5PuRqJKir+
Bt3sLHVX6MCRhey5q5CNLNJwT1HZXPbsKGeaX/Hn3jAS4aeNIgatoyPF+rh5C3fcTnu8NWRN1N/q
wQ0RMigM42fd7KDWC5psmE07ibXOoeQk19XFlo8j+r9NbcofAYpHVX3TvfFF7Qay6Et1Gki4QL37
HTqktSXkwg1u8Fw1jfx4CJCsDrzrx9AZFjW5htJydKa9ddNSMxFhhEQtc2at3IY/IEjw2MWV+pr4
We55K78CDoWVfj3gzNQwv3YLASilpxgTvnmNwsxB904PNP0kQGIzor3qyeiqXeA1GYclduO4VPFj
MHmo1XYC8YZ2Jm90qXMEDj0GxxSywKqgvRfMbhH2FAgeN0pDxYudgA+ejqHfsHsPdayM4xkJANQ1
V5zXsHmfCMFNe9or/oKmDI48faSzUpUc0r3pBFnzzmC+c/+1YRRSXMbhlBaG9V2llUsZ6WobN625
ih+znqKr/41W6NSGM4ltZinaA9QdXp+g/9i/tdWng3yqekEYtdFuFpX/8C+y0niU8N3SVsRaCGrF
nEJ21B380+1DscwA27WKnyurArcvUIlS2fSTI6VDnDOVKgORnNflcwVAsUHN+P0EKZNR9ACSLVMA
VZJ0Ooble2RsEb5imHdMRID7TdCpnKiTEXurwQ0CosuhMqJe8JgXRMUpzsxfXvUy/RBu8cFgmw1I
xVx30ugjlZtlLDU8DIe9ZCIaSz7MHnEmSmPazV2Ix3+DVNkhp4aAATAjU9E0iZpgI/ebV9P8AXPu
x2JwUKtgnAUERLkAsapBo0znVb2y9I+1bTe6ZVKZb5qfBU8MP5Eec4vihWU2N4phYlrNkYRSmeCD
VCcekdGmRVRVqzAxLobLdCwo5gNKeQ5OrAQDGOwpLywJYF9+l1KP2NBG6mejqOqMmyiRleV4SuvV
XV1eIUGRqaoUyOk0XL9qOYi3n/L6alrz8Iiq3fLbiUAZh2zg/dN0I3cmlt41h73/2k5a+D6ICXP5
xI2hcb4U/3FcwFPUEYd/LMLx5vlWX2M3gEzmXgIxEEaiQVCXGO2qSBxNceTkLaGZv2bauKMJhlL5
LzeTUbqC1KKcKQuBcD2akXbwhcc4rioCb7pEgMMcupk2mtriWQIuaHmhQ0rOwvYQGkPF9fXav8wi
KWR0jKakYGA9NOK4hcJjCWzhFPm1hGiuOnb0n2aSlrULCO4DM8fKCwZ91dpNxFuXkOEgH0V2cciY
4EC/nJ42SnPbpK4jMmkD289C27VBdmF4D/PlqPOK3MuvUJSq+69tGNEed7k/cEkW5dgEHSb/cOjn
9v5YOUWBbEgYt5A3b+hdeL+pTqfYsTeA/FHfGO4GWpAR2yluMXA5RBnjvWMPrWKhIJvQFY9+5Rfd
VgNLicB6EOC5FoO1p6FhL04IX24Su0+Cv9as27aoaHcb5V0hBK/HQxz1p8xQ7TLJ2okMJfR6+t70
OUTlMXiyeX311k9+zUCHqR0htBNS0EPwrBVTb+BqtORJ6ceW7qrCW7gf/POk+t5xBN1VWU53WaBE
KsSh1uCgiDVkjStpq6vYyPdEtHgRbAJtILppxxcwIF1pqIseFEn2X4Rg6rSa3UJbDe0UFaCWNXu2
SGYvAq6IhQYZfHjM0IYGjXMCOGXdKO4BPFf8rK3neTBRNBQ9VEx7ULhg6rtGNV8Mcn/4WdsZbIHP
yjRgMKHxD63pKn3MrpjehiK9XYGKznr7txUpw4DV1FhTJo15T57lqDfNCbjjtGg2uYC0mjXB78hf
PVcuTRpYjh5eASjyrlCrz7vvlkWabBkycQo3wETC4eFxlZimpmJ1/GxOtCpPQTSlodMHV+m2nz33
PI61Fn/K4ShBq07J5bH88X2M3lJgpGbCe2mqIahiVRVn7obWNE/Zh8ZEhqpyBgEmlWuzZV9bi96I
Mw5LkbXanNzNv5H//fRCkY4VyoiIBH8eHqKYY3DfkwRFfXG1mx6eERiSYlRld6fjMMkx0Y6j9WyP
9l7QyUpYE5JKJu9/BOu2+avDW1nZ+9joQ/XcN0KPANY0upCavzNNse9qacmsR7GMVrngVAqYxH3u
yxfBun5Mr1XdfsNtv/mQO4QpAxxLpsRqwIuqiP9osQvL/NcsEEaZykyRNeGG3gFbPrthfkg6fFcm
cpIEoGJqqOFX4q/go7WlmHK+uwq3GKm2tXBHp9lKVtdU15C2UcyQKHZ7Klid+Ly/4s9p3VzTskmz
yP95CeK6yZ6WgcfUDzl4OR6KQZBWA/WVDw5/maXrkyvo/ROEKMKfnvXxBgZqXNRHN8px0l7atM4z
qnweLCG+TPPm1bgJlLJxVUYnnKZQU1O1zjpfCCPEWSzaSQGiMwsNfsUnbxcNEmb625cdtbpa9uGq
9cwiyKIIqDg+JTAWE/DmPCci5e/1xXh9asC8kG0JU3O8SkYT7dlkWfpR57LdL1FnOhOKB3zVvMys
Jjcb6t4fMS6AoAZDHYm5OoQnyWwBq4xPY5kN+HSMcNfMw+vOtezqdQ25/nM0f0CpjgNj3eVfhKnc
afn3hJZ2qmoQB4I96Xn7+sfz+bG2d7vNVOPzoNG+FUsdM2ctaaCxlffWqGGaFrsOFIdqGY/GJsxv
IamkBJVZ56rK84zG/CXNOWVSf0z7/XBW0SE0S7/W2yA4VQkeNjBFYT1fciimqU7kQXi+IgyL+Ub5
IxhRtIqaXoi7VK/c/HbEfcKtgy8xTzUcpDrxtaOvhlnXBklV7O+x7KewhQ/rroVzYLCsO2zmcABO
D+aKuDEFLi9cJ4DgyEFdrLcACXPCjAcBew7h8pzVFMYA/7xRjPdBFt6z04568GnvFkgNehF2uX/4
FApYBL5Rgd0FOonPI6ZnoQjWpgw8J9W0HGMFakpZF3p7q5TAM3b4GIqe+2/9tG5ca08lit6KMRsL
jWTbdMkXhiYM5hK5CKOrRWYtfb12Gz4k6FwhVCHJmy9XhSGn2ZhQZuS9+iLGMNoNTvGQiDt8MLox
qZXAK6MCaCDLnVBy6pOz2M3QiO0P6a0WM88T5WYyMlg6v0ptQUirfC1kVQW88inAgg4r5WaW8xFw
3FsSq604EdOMVcko8IqDsM5R8K7JH6SHqTgveu7joCbh1NnNzbpPyInyWp/PtWpXc/xlHdzP8qEu
LoTucl30wG6kD62CsZ75r/sE7b237wcXUz7BNDeIJbxV7Pkx/IJ1c31h8VlNCOupypaCzajhDpgZ
HTYYAxpRzTNRcI6QsuKYKFkEvkZZMWpKq1b6MJ2QAmW8l5GYaSDFI7B67kEwOjtKTzUC1XkeAJ55
n8ufEi+d/Vmv/7CJad34Ghca+bIBkC6F2dqC1HJO0PlIM1EFYNkDvpRDj7O26SJklr3nY9jbd/yd
9PvylXpoOGafRlebOhVF1k1NQ1P9QWvxCKhe2jvqwRbzjBUeEylNx9NNH+bKomzkr01d8bhmH/eN
GVh3aXzuw6xgURFiJYYaqYvGkfStRcHjedJRlssduoFTtSzlBY1bX4suxF6ZNGXql/kzK3SZICpR
EKG9ghg8vfQLun9mujzscKI1r9ULWIsgbkP4poyJhBamgLB+0ukytbCej3G/rdqwfsi9w3G00yPB
MMCk7+ghb90Q68a6En8UTMPFmNi8K3wU75AivWPquFhCONhf9eYntbuphgchn7FuszRQn2j12a57
7iCPc81adfUVQ2ix9T4E+8uxyl4A7tLRdWRyrYpJobAkYbSroUiIaNDwxd3+0F9dwevImjq73z7P
PcSe54LemCzn952RJz07Aee44anjmhiKZ/zMJJkU1uxz9BFJal0fl2G5mbt9Q3xs9cFz9SMDlLPa
ccXxIqWHWPZGBJkOV29zKEItV1UE7jQDpbzRr0xK70JMXTlyG/Zva/1E/HgWaIegKEXp9unP7kYv
ybfBzz7NTDH4D2NjJBM/kbpWKgEkPzLi54WTZezfleLPpjENp/aUnrkUUb66OIc7qU9HquwPrRXx
Z6z4t4QURyM6Uo5QezWWwMRJW8euetQ1xWwfZcYpyOkjFQ+KVaGNqoGx7j6ZcFuifwv7GNBdkTvx
YQZ9dW/iczC8XHBcp00Uq/fSwGzGli8uUur2Ef6u97nW+kpXR6GcM6HXh7EaSZcqwCwBDuHlb2hq
9u1OyoeVf4G1U11mrwaGArxTr2ricAwo0ikeR+qp/KcsBVCHBMB8dJJB88/izhmrv0CwvBppGPI0
aga9B9xeS9jdUpTrMQa6xKJGGVvVtL6Dr1TsFUrY7ZvVVMwesI5iq1p8Efik68vwYtZXQd6/c/uw
aFEToP5S6Cm8ExjukdUEUeqDGt9np0kuPdUMb/9UHEmnIUPgWqMWV+ZXyWYrHVyNCpAYPZnP4Lb0
e1tKPkLFqemFHndZlrTePeFBUPm+i+FAkah8e0rjPa30Pj/nOIGqyirqg6RJ3NK1n6zUC4O1lUpG
mpcwj0kj66sRWq/P/N3vhxI7YDDt50Wcp26qAOAmeDAJ1qqsoe/08C8PM7B0EcEggnJFP1hRH3rA
ycOH2/39mXaSbC3Jgr/+vmzJpkg1lb7wfURntOWHVpUDStM0z+YVcOgehLW8ckIiL4Ak4sEFc47z
DKfDoQbfKMoK84txY7kafv9TR/5PYxUpLjl80oBjp36M91rPXQc8dZWPQGV7NwxnEy8fcx1n1ivh
xr3RExbSv19eFGexuE/YWXu9yCjmqnlZjs+0z2BmgqW/9u3iDuquobZFBWmUDUcSliA1EEufS+XZ
1A+tQRzd7EeT3W8Al5BZ6dX2zhBXKvOQHZCqOogXaJvjG4bBHutuN3DPi+XN572uambpvdhU00y0
AM8ov5BVraTmvjttthK72stRtqW99y3K3QiiR/jkBf84yGxy4CWKa6JVJpVvQaam1cgSnEodnU5K
N8t90eWGG8QWdkSfnLFM7ecJeZip5kHOtn+2cSGaBvD9zwsF4S9TPpnk4LLw+dJClkJbR+b1Q88B
saOa4JHVHaM0d68EWhu11Mrf0XFDTUGSg5Gj+11a4g29NdQ4vWZ/ZjUkwgyHONEGh4vE0SCWmURt
2Dd04TJWLcOWKvlaWDGU9Vw7gWP6sicofj3J8hUWeqont0v8ngyckQqkQLjOQzZf7zAQxyQEZzDl
WL4y4dnzl0pTgwg8lQ9v6Gb9S77ZLAYKlsoUdUipGxEErDyHwdBze9XTnu5bBCQULUBGxn+XW9Q9
OzBiRZs7ApIN4pCJfFC71bVBUawzxgCmmXX/xGFdJjtV72dlhEF80dbElzNIkwLwRmY+nvuJCBWv
2G9I0rrmwKW/Vh3qyeKfaSBd+7Oh65xAWQ7n839Gy3PyzR7jVIspwoxbi55548Zf2MSp8cD3S3Jl
7dK7RayJuBaw3iQr1GvMUZwvV3mhaeYxq2r2qJGz0wRWdm62ZVa3uia1+0sl5Y0DUXvQDkV39igK
ZmFF6IxY9OJ9Mtj9bzD89KkhmBEL9ARrs5wtnHrBFzxCmViN/r0VxnYnjzHnrM4ItTIabocmmXLs
fxuW/WNDmhSybzdQA+ze53wTsNZmBBq9FZKM9x7ydnoSGqwJgZtWSl3vy+7rWdiGX2T8ou4FlfL7
X+F+WrN+20C/EJK6ejaDICiOyPRhXG4OpByy7Ya143zqdqHHnarkRtot/lp7ZQU4EapjrpOkkTqV
ntKxTB2hjgJt4gfHl7wZWHlB58+2bkwswi3hgZtCcQ1UbO1YS70KIxe3IWQa3kWrBV9BY7u065+q
1boim8lwW7H1yHDtrUoG7DDuh8QMJs0TC86Oy5tkw5j1grl7d10J9ouYtAJDrchyGZZOfzIWWQjo
EB/RUn5caed7t4i5zLQqr1NY9uzRju3e/QgOl3fCUX9aE+Ix/1UwEkLEmmYRtVLbUFUPE2RENiJB
5H6S0kL9j1tgIPzOw+5XGML9/2DtxCOzdE4Dp4mEJm8nhZoBS8zrzxW0D/BTVSWsIdOpeOafRHvt
NQoBNrUP3MNXVWd2LimbJvarVaJ9ofMpnoPCUrgm7PckagP0AzObOkJtaaoQ4JOZZvo2y50aTYXw
wgXwfJQfgYGR4V5+Qq9yqRMIEj14v1NJ8z53B+NubW1hwHUubMO5Q1KeNk+h79wMUPqljRC6035/
Bpdd5O1z2aCjqzBkRTxydkR564oHtuxuRDYJgGBXYkAoeI9QiS9obGh4LzRlukbydNIUXuqDrKJN
/rBYx+xFUT3TyLQopHC1mo5VuS3tv8B70MxbN9mrPJChi6sbQ+BtQNraehDPhYLguCrk/AEqdIji
qgZ/rwx9uUtcLXz/TIJQioA2yyCtI8/22RWhEd1P3iu/04+sFmJsk2Yye//7DahhrGtzd7Mc28xC
97zAApJdDo+qoeE23uCmDwJPh10YctAcoGtodSr/1mAkiDyPc48veKN3g7JUVV8KSiHkmrCZjTg9
3MQkT0MjAxtyx59Zu2X5j8ij+Qp6tOlu+fnkQT+nbIhtet/2gOSNgozD+Hb04Ao3MPKofATd8jnb
ThAfad177E9XHn3oWtQEG24il27B4XxnNroi3ceJlsPBz/biRmzGTWd5sdUebFTrXL9pdKabd+95
jGwjUMocsKaqBEUcbg6d06U7iTLvDVGYFietJ+8aAyWAdGbRKRYWMqnrgiG54kf+cXg6RltsOR6T
iO85bfn7Mw0wsdyA0Jd8Esciq7mxVZlCmxIQDEQHIKwdVd/s3RuDABwSXxnRW/Z6l5eRUaFXWPn5
NnSbBlJ/MsZw5wMS0JOapQtBhHLoVO5Y4LHEP0tv/B9zPBD8F/QAKKA2NZMhnknXHFlk8TE+QxTH
SbnOsUIPvPeZmifd/3aHW1z+qWAVEE+b1kklBKmhKdBrRJF3iA+HIiOtVquGJK5vWCMa97fzvDkO
JMuZ7H7rSTyMHdrDuGJiPYEe+dZvpMN7+6R7uh8eUr8X9eSQiDOimyCcaCmHWzXq8kqmY+67Fvv8
LJz6GdxGbINJyOjwagzikbKQIlD3L11RNeXk/r9p4LxFC/uPVU2ikIiDWY/xPyBGVy/faJVWpvxi
FiI92Xn92938IAQ8sPjG+VAWpPaLnRIJkI0phn2burO3/MFh2Rx3sxnZ9MPT9Wu/piE/MDSbe66J
qflDUhcrwWKH2vw1DoT/+XIAhR0ZaHdldznrs8qOfeu+gc8PjKL1wO71sGi+R7ubLRUbCpZAp7md
cLWX5AOXIF9C+CLBW6PJmqOLVjsbohihq8ud5HEUrPEwvwVb777qtJB4s6hnN8Mcu1V3vvcXtpcr
fdlXNBBQW0jE7i0rgC4J2ihi/FiuMWn7PbQ+lK/o8uuCF2e4Osc3/ecSbWvDkL5NXAJsLmdihr42
QTa4Qi0+5Kir6Av51F4kznVTCh8A1K1hO7cZNd6RB3qghScN6/tU8Uxj/nHEUZcRfhnjdp26Oozk
lhHYYDvAYGk0D83unhrcm6eVou+vubjAc7bYx5YCHZ/FvkYx49tHz85F7/F1Ui4ZlGGUZSp8H3Iu
xhoNiOF6767VSiDCDfNWPvPRmlDA1hlgNB1W8DhBblmh+oOanQb2ZAqnED3A5J9tgAurvO9ureY3
8InToZkVzotLSQqV4Ml32l4F+Eai4G0fcDAinOtyiodVpPiu5v0bQyzcd/Lt6zCkH4Xg4biacqBw
c9re9hG9LW2H7rQueoDkUE1v85nYrK19rnEi8Nuu8PGiuSAIJRGWmVKiXt+B7ztahnajaHEpEqfh
kB/G6Z4Wm8o2TuV8vosfYEoyWQJPpGQPTyMuSqUyx+2LAKZwZlX1fl/eHDhSaCNr5tEAOBzC+aqm
3MJrGXaqkj3xIwVy2czprYFHTdNm4156YISFhFmGnZZGnJoQY1bUezY/bAfXohZQJxyUvDySU8lk
6jAcwSsAcu4os1Rzoz3IICYvubAZhigzxReIRX/tv19up6aYAeXMFU7YRbiOCOq23JuNttLVXQLk
9V3POgWR0vr91IGT5Luya0HQBfhQuE06dQ9ixfVIzL846zDAPKVQNuO/kV3i53ZriO0Zkz6FH+Mw
ZLiZKhV+rF9YzLfkeckRJNOtBq4B+abV9AMGMtkFboFKc+wlY4T2NOh2KIabUacjWZfmgZ66VT4C
r0svZnZSBwIiEVQ+mhI/ZhXcbKC55kYHSnHcBQH2biohyPh69tp2aKtbjyk18jW27z1cBkfI17j6
4CpMtVCIykgUOWx+omziSgAlS27fL18SwHcpVvwzI6rxA29rmVe50YXhy1TK0GI1y6P5/ldMZxQY
bu+D+z8Na3uF0OzfGzNQ0p1RtdRVzE8mCxG9WSFb2hhAcdC2YnHKQdybHN7Nh/4j2X4TsC0C0p6v
VwOMmybfaEw72tcqTajMS6Q+4SrrL2NwAXG9fFvxESFr2/aZ3WPK/+2IyhFwgbeVsMbYu3iTt9H2
0swbumKCy2cinpPvusU0ujjZWzGnfe1ti5oyVOme07v9pOIY1xTuJRiu6zqutfEAj169ZJgyEuAo
YJnLa3gbfJeVqM8tsEaGjJm7xy6yH5HXqqdyPsR3RhW+qAPul02DfD92svfq8SuiVP2Bv+CvZgaJ
qYNV/U7IegJDvbbRXB/4IzrypmxKvD0QUB5IIZp27Y6A2xmTniHBFNd9NONVPmSiEKXOYhOjMp0y
ZregJmE0IFdpK820wzOGM6gT6Cefyn/Ifjvq+d3okDviejeqppNFXoMr1z3/0NIVUnNPCqWdZifa
d7FEtBWTw6jBlOvIFCZgigWvcekqSwkYmUGbxCRTG8n98IAaExvp4ZWFVDlrNvaaZdd1tQGIn0OO
jm+bPScBmsamJZeO7BdNMUXCMDdHBe8eVHhDnItI0VcKMmQzSmBx7q6XRCbf3dc97GhBCWzIpfyC
/oA7hwRUEkbQsGWEfsLnoopF+svJQ7nXPzM9w2X3wlvHhMUgkJXj3FecycTUrKxlCTJm5xXT9hv+
B2fGKMA9Y4mu4kNo7JFAorwAXkqefcBnXWXaPnaBXrjewg/v310kqp+TU0Z+jWIsZ4oltjlCIHsq
yonoYASehCNVYjYah/xxL7eTrYSDYEDeVIL/AowYpfySC3T+UKz1HMgwz5NCjbub3aOsgsbv0/vX
eBB/mwPxI5iKh5WPCAJVWdXT/PEWaY0eIxke4l3/014vj7AXyadm6/b0lAdIl/jzeAVoSBGg47yC
9LLos6IYDxu/LQLsqjYFTCYfXNTSkcdtfOmUF0r8u55EUk+Jz3E6KAEWlETAk/XwdL7AHsl4w/MY
G0n7Lft7G71uk0r2dDJ4c34EKytBhujAgsmWYmppmh+JFrT4hIFqAzxsHmqEV7zZi8oUMaAyDBz/
uyo++KuKbFv4KUlIDwqCmP+Hf8ontJGK+FMV71ZY0J6D7nktPTHC2K6LgDG5u83n/YdVNxO+jtag
4rIxI+z97sjprugdRN4mQ8rg0yF4vBvLAznI7IMTmLA0PPxRfrKDEroXd8fsnsK7zsJvZe7OwWPM
/b0JZdQNWXplyKwSkCdgj/v6EYSYw2vL4ou0voTGeKJvi0E1LvIGtz0Ij0bl98eVFx5P2Rx6Asfs
swoiIdcJIcjnjmJARj7sE9WXA098gFT7WyU9Z5alP2oPkiSds9QV8nCvRtLMaQCuzi09Grwxlu7x
0CQdyZsih7c5yeQrFEMLZG1mK/VUKk7WZjILv3j/CGBV6nhwutDWXsuVmTta+9BCDW+TS1+yIid/
0NcvcyhQdieOfBffx7yHaCRWill1cNd/x+9/Yirc8zmdRkcegGm5kXlDf0QSbmKc68UhU1sGsB6w
9wh4c1RLXKyGV7JOE4Wb1rd5iA48MIBB8Vm1FP+0V170N8Q5V7SIySYdtqVM8yhUc63BDATKS6l4
UwcUxVVSSD7+rHVxAL6X9JnmPuXgeg1kDb1lfqy9oF+TU9pAuTudQWDAv957Y5xo4tZl0nBIRE3h
IRt83GnvBQGTMIPT5CVTchuXXqXAS3N7/1lctzUlqYEl+F0w6wAEygbZYIZi3/jhKKFYLkqtRk/W
IW+YCt2K2LWLGK1dSfvMi53Aw919hcJft9uPsNCJGjlY0WQzDuLX00bGAG+JencFtMA3uDiZ34ud
mZ5ge8ZjB8xJRdMTrrlfCYKSk7sHdto2zLKRXTa/JX7M3Xg24FEjHNu3Zicm4t+G+nJ+Ud0erRxq
kn/Nn24Ay86dJBYBiX2K+cWX68uqjYD6XaHMOL/mKbpHxEXfm19eZUDMzlsltXTAscvZ8R9JZukU
wLUHWYUqwScxZ4+EbTX6kRS44ITrZLg5ASDbeZLos6lgVZKia0Y+tRdEQQkfgo0ZPQQaeyUeE9IV
9dBKKGWDNxKluQycLHJwxht2z3T8OGkWtDHqfqeaKcDTW0p0h9P3m0LBzePaQYRWUiM3k0js/zCu
cbR30XO5wPSe8C8Ygnaj8NSVPLDBDFybTPwFhUOS3DTsPQgbx6KCG6arnDJ1+BdUXd+Vl1S1JNHS
GNLVoIxzW60R7K12KAyyBI9Nn4gnuA6bkFjPRhhSdb+DTrdMoBuvHqSEUibfcaNHHOtLriYx1azv
/Z7e8brOAM2au5Xlnlbumijw3fVOpaubiNtQ4Ve5lptEohdfUfH+yeKGGJfLnF+op7Kg6HcYiOg2
nCIwOqL1Yg+616FQdeB3uMbZL7OdZQVAGz7hCOCUgOh3TyEmkls6HuFC949Dnox5BNE/AcNJJcX9
HbcjGLpD//w1xVojjRxlGIiOjsvbOP7sZYvc1AM0//rolORsb+CbxZxA/AhzYsGFRbjohZ2qrlOb
1uiPzCp2VEQp5JpZa/VNHsvYKesqjf+aSK07FUcTJ5sqNrRMj3LhxOLTmfmU9+qUKRExkJSIHsoH
ePdJv/CB1TtKB2sbhsDxfz8hs+GCDeIBNpCPG0tm0fFG/L0ioZitArTK9F5kyWCrnQl4V6xgOw/T
ct3sEnOuhXQ+sTNTECoVFI3hvGB1PR6XJ7QTc7u2XvF9zClyey7sca4dlIE0XnOxWhTeCoQsua+p
C/bSOj164twbmITDbCfGgM/mUYU3VkQax54yJ2a0OMK/vULiTp7vXM9suJx8KJQIhIXiVwK2PEG1
Fx/gsOza32dTCPSmYpXs0WouHpD7PB+OIT2q45fUqEyboYzzaf0nW46W/0KmGvU3NKG62yC6uKlv
2kS59ILTNKip35UOBWX6RNM+dZXSWxIrrqS4EyyjHT3ehJfMOw7l58Ki3Otwdp2Y+N1lqX2NfIJf
ebmYB4XqYNA9ZBpyREaNaEqKjNUNVGZuXg0nTA8Lc6AhiciwakEtVJ+e1cG06bD/uz+voS/RwBc2
Jswa1gGot5azCbLHvjTFKiliYqFtRQZHEGKd/fzmCU1YVNb8htIUUoi+TEK3ghkrnN/JCZTGlDuR
h9TA6LqRr2/mKSMO/iVVzwhefORgKP3qrqT9tx3G/R9xxrrU9pH5Fys88AdzMmoIIhA5d8dqJjSM
5ZwOLi/AJiXbUVxhFsCF/Fur2b1WBirtaO60VzkkdFLORszqmK4/gwmeIXYgR1jqiIPpfiSR+DJL
5XK7nwNApCeYudkcfe0gZbM1A8Hj07n8E6wFSIwIxaG0H4NwXFEy4idlG2nCEv1aHnm2EI/JNaLw
mn5hUgNqG+yVfMi1Ejd+epsH8fvievXPZEa8YQIzYwRydCcjE9GhP6x7njSwH4pBRH7QfLRrexzf
Cdw/m0nqnkVrPR8B3yRprerr6KDQZuwA6wI7+/c34vQAnvzeqanUAGpvN+XEi8VycTNZj0a9qsIL
HpDJA/ms2xbSXnmhW1UIZ/MrBQCapXAxTblsbfd1f5p27nS0U+gfLIbeDS3yLevlpi2gsJCktXbD
46sZ1aIu5x77E+QCyRP2IIweKB/+eeUFpSYzVDDNYtrMCHM9fRsOy4iX0MV8i8dqj1vbw2u60akK
tcmWzyQEH8FY4Vp98FpiLkCoiUCgMhKHdrgNo16wJKzYiGvRXZqNcdVxLR6mc4QGFT+WDk+mcGm0
EeckGU/OQjwaoecWmbToGP7PqpcKsq6Q1dleUCsBU+lOi/J+gvNayZohhK3fpLFljEf3/S6sWPdJ
OxNLOzE3MqxW30kc54kTEi9ukSUUXXzvrXsX42eVk2E6FmcKro/Hm/PZzKHSOATtFi5YsTZDA0jq
shR4Ng9wwULrRe7T//K5vWr6gOdz22q2e4TLpIPNmHzSxqksQMRQPB15gAeQFA/wlsymxYHJ8FPF
Ls/1VLuQrzPL0HVcWdXrKA8fS5AsRgjEXbqGjFPMLupwvJ7wPPbDheqR3+LtoOEhXTw9DKmjvAhB
ld3ddtxZ9jKB1HlnMOu5rB1T3ig0Emso8sgHOYKjgfK539CBk5GYxOCc69F0c48Hw8BbM9CPIL7X
+WEECpyOsDcxj/r3tq62FT3asH6bdoQ4FJYqJKQMpyO90zfIaUNUGlI7AXJtOAfRGuJEyvoVX9zT
0/RZLesjPHEdtJsIjwkX0UPzVWCiT9KfkYTwGP0ykIIN1HOC3egVE050E5+6iMQ4yqVKhzVspEYy
PJhOkaoq2NQC3RP6A3o3UOZhzL7SzO2O02o1tZlcPNGX5Z5eWZVaaYDJRsiual2swyLDZb7csmMA
8dQ4tC17CDxlKKegR5NsdLDGBxM9wZE4/do8X1uWUKiFY/C9NpylR/UX9Uaa5Nvnjx5NV4UYqeL8
D1RHwHEc28/rW2+ePMDyfdfI6zsKTsz1Qat5+xBqEVySue1b1rAyt0ismrIQudzUJ7z2ADG4XEFQ
8fVpuRpCn3pEHjY3YyPwv34ubJODByRuX3FhH9KGJtxyxJqXDUEo5m7oueIjS6qVqpxEWqxo7g/n
MQwYKABxW2gPs51Qf4YT6/nS5gih/MO5csaIHkAEiyxIXxKrtocGO2hjy6D6TDRY6ZKT5FpUdRym
VCJWwHtmExgrzIvKt43JjkRhFTHpkm6RydcIlAwfoz1OLD/Jj1+qD4m5H5RgGF4sj3b+ntZcFEWP
aF6YFot3Rap6W9tNKERFD0noXI8FUhcB++h5WStzEsleDPKnhsLXhpZQ172j8Nm2f6HekpiXzO6X
jXbYsSXuVo8CMQADzQjL61wiylaMbRpyUTNHvICeiwOTrMy6K1B6op9upag+anK69JEfPKwe5Mh/
35NgDv4s0w+am+di6zStBp/GjLP0hpfMOFAB6U+f0d2h0yNkNoiEoOS9i5EznM9BLOFpdsskI6H/
QgPb1P5zTnT2IgQvHVOgLDmoJy3sleCdu9o0xCTRs06vyTdZph3j+d2pSPL0iaOfphGTji7Tkew9
K0G4/rw+2GZ3yWjmhkAhTei6/Il1yBUu1+dozXyPH/laTsuyoF4RriYDplVdv7MlyeOiGqBlb8JK
aQ1U9aVe16+QsJYTxkJwJW1ukXzK7+CN01dsXOZEVi7AAbif7m5BFHUNfR50SF/8UbVpegpRwjd7
tZLaBRYY8mRqt4oWTn7PdtYF/qf+M85GxJ0bvkK8630xuFfJDSBgZDQVBOe1p6IgEaDsAqx1e5bH
FRenAlCzyX5ZiPKNo5OuM6dtZ05U2HUxSB7dLyWv27iyk//ZJlA7czsBou9a6TmoQ1iUL7hUzDX0
j69il5dfwEghFhhJZtAZ3RmUgvM+OQm4mjyTUicrKqfg0MJjlch0rpVJeNBVWQyuCTrLaTgrA4DQ
7YbaWG/KwfDpc/UZLbCKtwZ3pO960aVoEe/J3Y3orytTC2X1cia+iZItNjqmq4SGbFBuk00sRwph
lRVdckMNtMv+2Rnjdm9BaNevlV46vIV3T48p8KcXD5sYgJ/tAWWnAtERuLfUbQ+3+887rbm0ak8W
MPNyqzLB3gyqRRjKRQpiLfWO4oVwnxqwu44xWErFwmgRy4wnk0UkRAgPzSpuAkK1O8/0B5LN0kip
9vcQGXHUtDIJv/dxTW9OtD5bTcJ82idGGQihxUqC5BRwAK2BNdhl5Y86vaLB8KnB2B/3XF1UbLGi
hAC3UMXdJbeYM7jCcdWVXJM56uOg+jbxIw2uTua3gJ50SmkOtB+KfEtpoxi0aAfIEqg7AZo5NERc
ybY/80GD9nBRUWTRZmH9NF2JIyf6I0SnKFUbrnRXlZibp0/6Cx2cKBEq13Sv1fCu+DOLB7+ZBYzd
gh72j7im2mJQZeCwVSbhIiFurJ2I6+H0TlFYtXD+g8HHr6qNQpSUm3FYiYLSqTuvmBaFQMMiJkwf
Yto3yFfIgNgD/0IhOXpl0EF3LDvWw9GA60tk3HNYS2vZFyAe5d5yt7ezqaLCNpvk/OdcJk37ndx5
h0qotPnhN5/SLc/seefpoTj9qY70dcvE8DsFTajy7T2Dg5oB7jwSEt4dhSYO2sKZnBASPu/o+AT1
0YP35tYT4sqwOycmcPIE09bYECzDSMi73NaybF9RDw8axpASDlJEU/AaSR82eKmNAH1wAj2iEymO
r+FQXwiZHs9M/JVOcQA7gGYbhu/tkavo3t/J0iL3+c0mgMFYEQBIdMROu9+K6Uh6Bxsn+xWH2fzf
IcWutqcEpN0Ed4FCLtyFKTd5jXCKj+1AZ0cE7dlM6DF4s92ptne+ygXSBD1Rsus8i1FwXjK7kphF
5nbIZP4MF4On6OxP8o9fJdJiS7qJQ5L5U7FqkUw60poQbUHz5jhrYmDwqv0ttbQ3AeaOQPQ38F4U
zv4itOkcDjBPGhR3SYVuIGKuFPVPfUIiP88bPTsLibQ3zC8U8D5JO5GRs+qz139HC/zvvSI2mbZB
sUzua1+4mo2iNoMGDZXBs/khp55O1kW99v1y/a8h6TS01aFc/jT7vb4vHU0voAEAOXNZO1rKkA1Y
Kon2L+h9xkCyPcjaGLHu6kkSFiviiq5o+c3NfYpYpksmSC6D9SULv7SFc2hBMAKeD/v/BbrIjYsr
NTOxsJiALCeMrzMzQU6P32+0E3OsLvlm+Ico8Tlsj1t+Ll0+W6g8QpnWnkmDW/4vlIPyGT7aQ5zw
y3BggH54NGq3dzazFkCwJhjB3VoUhQamXfdpPZuQBj/R/tX5PSRHEs8Tq1YeXQjVmuahJD7/WTMW
tpOpe+JXNwo8xNQf3BUGFrZc1wZnaRKzhIbPV4PfIH1L7aeNazHptrLbZjfCRu7qZBoXEfsav5YD
a9zjuuSqkXHRyHcAfSfrRNyxGvVO1PfOZLhfJUAwcw4BQ5jj83TWG6BYPHyI91epa2VJl53gb8m/
tU8eWrPea2LRns1DZtENzMskSyENhq2CC0RnHMVChY/W+S13Uzekz0Xu4sAVab/h+pNrlaEcpVAW
Dk3j0tbP9S2Xyy/Ru+QuhOsuSVHx8+vDf2PfcIVLCYyBsaySh3KutD1xtTWuwVtvR+hJkEbp79Ug
7L+m9MRTjpj65DPgdej/sbaodlQcBd/9h9t2j6q90DoULyzbH7r4OKTFtmJWMqCudLtFR5WQguV6
RLH5LL43fXae1n3lXxrIe8CGY39v5gtsNkYjZV91s2Elp41rrpwOvHHBJg6RkYGURa02UWQAmWKj
WNhMfV4M7WNlogULedTOiclLH00GD5O4aZyV44VkDImMdPm0jYT2VLIoLv42nTkOMaRogD6wxSCh
aRoflfgiaeDV95ikBWK3lOrDUxiIN1+F7qexET2f5JvZgnG6HedOvXyKZ+E5Unz7r1vk/wFyVfvN
pn3AKM90NhSQGisQcinEC/kH5IdhNjH+ZKwTF7kwCSamLGfHA7nd4hgZ1eS/kA0KPM670TqPYAg3
zkuJttmh7ANpWobGRosuaWu6M7RT3o7g2FKcIZ1xZzBtTKycYs/qIJAoeG/krG6dzLX53okpvjoa
0tzmxRXv6Bldzj4ALIK+7ItbZZDeWfpAv5A7+Wa7wgjkughyJiabDRLzzmzjwUsVJHtIl+zdCLpE
TFnWr86VA2RCEiboA3prfs3fwX1dtzfPn7WycOeQe0fIP5eJmQjlTDbK/vJM7KWWIvdklWlOpPwc
Xz65n8P4/J/fqm3dTUwl4csWWOb22ZKrmGHP/xB8cT6Y3uLtBgW3eSIfgCoPXmSNED6XtDRUldjr
N23Whv+neI86EZBb5orXMprQJz6eVT1y2Gb0zy8l9fmYr8qtOA0zOJfLmSTiFakeznEp8EnZiFtM
T9KXIpWt2kOHC93I7EKVYowqUHRxd+g3TxFwtXFG4I2eeaK44DbB4pMD3TLNWt3yDBnxD2nTe0e3
J9QNhmjuYthHqOM1JAqmQF04Xn1JKVAnqJqPRubArjhvtRIBNGML++X4XbYuonUl7tjozS9/iWY+
Okuw6nBO+1ymEV5M3V3p7R5LLi1NfplRnFQ2YXIH9Lo/RX/5CcPHhzv+4Z/YiD9Y/5LSqreN3dtj
fsImE1DaW8qGuRDIOfgpcz9f1uFzka0FQkaDNfl/+PyYIimDqVgbdzuckePOP4FWo0AhIWhbn83v
g8uK2IMOYeSk1sPZe2E2ObrCoMSEKfZJXkUtsM8uXwckAl9xhgQpI+xciBhkRMxhEYPEJvlq4VsS
kym8aMc0ad/cIWv4evNhd6JTfF9IcS1oh/Y0Otts3MZUQn7EaaJGSXD+265PVIeXsoVcIUEvmci6
qyTDJ0fKBW9MpgE+S2njDzZYQRLE5JDMJLIiNKc+QB24qsq7mxQ/jzAx47AXKmRwcdk0fNOmKaAi
raJfpxSzY1L/fcMFqBQACerCVReISU3zAW6wH8z4eVI/TZbgvWkqKnckjNO38U1D5Q2Bgjg015NC
PKLXIKgfYvcI5OQnxW5BLAtsdpf28WqmJOobk5QKdcAsxZ8zSOJpLTcyLcnuXm9bBBYqnUyoR6/U
ZVNo8QXEwr050NJ33tSOKbdyQ1veD5un4gSqSuoJrG1U0ss8RzHosGDy4joCnbBgQI6OWUvikknd
FkOMfzAxCWhLWPanQAcsufTJZcBg4vPFl/4VC11vjRvomCT3t9AsUhYFf00xXu97WrHEqoGv5UkT
6LHdfI5SF+3VSPbXqatTrS5+kGFAhmK39Dp/jlr1BiKPXZfDaw+DyRQ4O+K+JLY4S2G3+lQ86Mgg
KVW4AAo1zjrn1RyQ5slh0lYCzjSUaqEp8ALm2C5TJn6WxL26Z8hQriekGKptjjw4nj2z+aqa3Lia
qjwBWAo79EG3epqDFqM/guOA5CKIsIsGYfLO48NRhO6zBd/L9sOkS516IkDZrSN3bYlq8nLnj8cf
DeDNaxM0OKMeqBnarBHbHc2YSnZhsUmqpkglXOLHbOH78a4EQdgrlBaj7vBnu8RoLY3SZ2LZBIcW
YxkwUJDwl1ynif4boqJm/A9ZaQ32oBv5QhYlzoQp8P5TSgF9sYWDYfBBNoKqXYQ6bQQnr+jVwrTJ
unMqLofvJRLEH05JiNdJS9yBkuib9ZqFsPgpSF4tp2JMMOZKr4yZAV8xP3b1WbmesVJAimH2lBIA
En37HBq0qNxoomr3yVhKtzfVcBI1R2IodqLmQqqK0xdpFKDg6KbGnZH2lk4BlPsUd4+rSLJB2Ufe
3r/l6e3jJ6Y6y/I62hEGL2TuGdNIhDrxPx/TuL21noMaIecCXfuCBROBb9OXhuXufnWkcrwYsxtC
H00bY599NuCgKdbI5AEOcAoQexn6eh8V7FWrp3yN3FqKvcPkPRWFDJtZQ1NX8SxTyDBoXkf3mAK9
aCoG8Fp3onPWDsG9ixXlCWcYa9quUu5g44G2o545Ejf/+sh46g3sEsNtwUpa46GerhyJSrAAP8kr
0wdfpaan/laLZNXsvecSmyVcaFtxRTYtF/QPHIU6tsQMM2EOrNbWxlZ4t3/MIBdssqI9jvZlULtG
IR73jYkChDTeR5KYfCBZZ3071KNAeqZRJExIT+9I2+6tnpNx5LX9TxqXLb1bQXohHutzQvkg428m
rkkCJ0oT2IP1sFjInaQRE7Z933EfPxOl+eaoRVQBOA+voWH9vuU5EqD3R+TpSydfRpV1YczM+nhv
DnCp4IaFD78R1TGWGtCKWFuefMzUyTn3WNXlYIsFpy5MXHhXEPPFTUOe44+5XUuR31bxQmw9APaQ
N98tm9K9Wf7PXeWtZt5gf6rW4nMQBIj4grohDVYocWwXZ9lss4OTx769XpJU/GkqroqALbuEmklu
UAuJZc+yk2hnLkrarHyQEJh9+dbskB3GgLhh/p21fFUs62SBSxE6vQhpZfxtkfOJDB2svoeCJu+q
YCLNaW3GY2VgEGhaTKN5OWJaewkPlenVp4mNUd8CWdZ+B+vvGof1HdET1+JjmXi1W2GYDx6yAxl3
bLHH9OrgRMA6K67xQ2R9XrBxFbexpJEAtsW8IlcyPPBTQcS/hnQBaWq7UyCeY2UE1tf+pjMDQIOQ
OUVwmfEZmdVwUNkXyKi2d0dyJPaz0TuHY2z4z/GXlwyix2eBz4mQUI8ZPjjGvCElL9oMPyjxNIU2
L/SN2XfJDKXSBDZ/QAtxzucCPz7izKPAOPetk7dD5zhMPRnJhtpKnhJIwGm6GXJF83E9PPxUhDoD
e/IZ1+9wEOnIPK9gkjZ5l0g4UjciHQCN7waKYRyrip5HNqKHZu440P2vaqplI8LWQkPgTUFY7R6r
ZwYNQmaZPoD8Xda+APq05/ABz3bsv8fDEQ3TQzkhhm4+o1L3CjFXs0rxb0r+FfvFvor368Ri4+9q
CfNGENxt5tsSteV11ZM5b7UPNgrpOaig6rDfTfiRNoHRFCJGOLAN+B/Y95yDUY/ISKoE0qcIVE/E
HoAUm92rCkS3zogvaC345yclrGNVP3TlphZb9LNGE6/oGkBaVQS+KSBDrDQBpDqC4xY2A9XL1LHu
TNGoMW95gjKYjTzqwzYrAFwtmGfBf2cl8oGsABrVQB4WpgpIZjYxN4q9jxSl/LAJKFNsCXggyekY
yuHKyZi7akQUbCg9A9pNsXCuLe5iBe+mDrYEJNtWOUkdC3G5im2cXlIyPN7FokMn7oQH0XoqILkg
RfRBO21KBix1oNggkqzNZKZxAsU5414hNkNq9JFgM2KAITQP+ITZKOf3tYUNbQg4nNqhx63Rlz2t
mmH9WJpcFADzbZuA7QrrXiFMLbBz7FbQ4kswanlmVyfcpwg+3/YKx0TNMb34SgSzytlfNvUloprU
h4d4G1Ndes/ylTie+fXZ3Q8oRZ1vhKiATpzq/Rh3+eaNuntlSClehLoqihIm5+O3SipN8u1//Wy+
WewQW4G4KlEzYdsMly6Ehd+BZbuxNnjGG7W30kgPFI13KGbQaAX2C/HMdHsJKfT1RgPJGWQmSXYh
LCqkj4dMSOYvNd2ohAfEO3bWy86o0DitsVFtErLhViosR74BlD+mIn1tOfS4xv53xwZ/n4GVtL5b
4bHL3neB65M9zlp7StdGVbHhcjtcV0MP4qM/ktYQhVq8TQP3yNWQVctcNIec7dbg/jJaN6IXSNdF
+1odc2QDVqldAU867WbzFlrwpd3DYDKQcL0PP3UtBMR1wY0OZbQFff6vNuCxFyofUed01BEZcQNq
WLcoZ2+cnMkOGd875ew1WzguOcB0If+9gugS0ubfJGfWXPaZkRLzwaU/B9yGDYFAYxEbAuxVRlAC
/EuhaUgQuwH4WPRVG+lzOMY8Ut6s2+Cthaq/mZYg4hkuLcTirTBCS1LI6nXgRMukrETLFPvtVgMG
Z6PcqWBdwicb25Q7XFR8kz3LksjBQx03vUrFeb1umi1aD17PN/Uc2PnaV0nNGEjH55pbnjSJbCxs
2EeM2Vtmp5DTRZKJ62kpNMjulm/y6Kmj5FKwp1r8WjUtCwway0IH1TEpait1mPgb4/lzrhLC4V3J
d1IZVFHeHdGTiz1FS5VdD/g2O+yKbIJaWEdZ3wSR9/gMLoo7SBZP/bQvGKTiwJRPW+oI/LtTpd6z
JNBcrhlQCFEOIyujcXsVRvBpozuBIWPJBdMeKr2iJcjZGomQp/k/OUeYKuL+o9mmFfLbI7bzZyBp
nP9jnrjeunfJfsq/svVUGGKYXP0EXlRV55yx1lIv6SGKswdf+zMBqBHQJtJK53bDPGNzuu9IQIul
8fSvRDmchiGXAzcP131R1yFWNfnJ4bK8HIuKXz/4BNI0lauj4Dj9bOTVfRYNVRuTmVeTWMuwO/bi
5H4A16Nc5LBqhKaO92XNkP5g1QH5v7j32vmC7zbNlYTPj23nd3MWMmDmYFmA2va9k80bM0i1DteG
aSodPUWlMGyBHm5arLRDr78Rkk7tHs50shgWDww1+AtuKYpLtBR8UQiJVeLkHp7kD/Q3GAZweqSV
DCK4x8YSBHowRhNX3x6nKBDWQX4imZe7u86n8aAnQq+DPzId/Ty7PU3AftXG8WHFwO3b10r2L/lb
NIg/tCK+hl0e0O3qjrXFmcpuAtjQlfrnkSbfRW6kq8JBbDVt1Y4Y3MSJaCSFPaifpDSGZQk+xAqK
mvm0r7EPR5SOWQ5PsYMViFQHsIn/5nBp6fiJELNWqRViXTIe41nGjn9PYkfnu7VyCDXukCAIw9tt
iECAhXlLzpxQRABKxWZXvNmV72Z3nomGkIg6ibUOq9Zkszc9d24N/68HZ0hkDA8i9e+Iikcu9PvF
cvNyOaLPef7WPLU8OMGvoxsSYwVlkI9PiccRhaVJRBicAZVBvNOkcJy4I71r8+ZSRcAXzlmnOGwI
pbmY32wWaIZEr4juLp+/vvYUW4CImY5gWkImHfdCb4sawugy8a/paYTKbmW1Ye2dSRnw+ZtXIkWS
1tp0NudS2qiMVYptS1TgZXaT7g4OAbOx0GPYmKnzO+2k/G9sxkez1Cmb8ngEeZzHlrkU44509Ffv
aaESVyhpzpHLBFtPXBZz11Ks4oCoJwHLc6+tTd/s7Dtz0qZbCikwLQPaY5hPpyV8gsBR5SK9SGqk
e2k7XH/a9NThFKEKjABltTxqekqdbm3SgqWGE/UQ6yg4ckTQN52+JDjJMhDRKJqQSd4JwoByV741
vkOXtj77sBXuBNzO3J/GJa1gJWiNFMiScgCoibNqPS0V5Zjs0RTGWMII3ehjxUAGQ3M+3h8sGPzx
d++ySeV9p+6B8zfPvoV4POIDpW6LYzcN02iuH9+ZByPBIAoapdvSduEP3/UCFg/p5cWcKhqC5JLs
8U+Ot1VXpi+p90Usd86RFjCKSId3m/zmS0KJUgmJXoGkMRpwtAwp83Y/rfAHvDiyBcFTwFvz7RsZ
voq0FQ1nXUxl9SHZluNEgKXAV+gVMGEAC2QFwjS721UXsvuO+JBJUbPziFWB8KcMp02ySBhNzcRR
MGL/ZCBcopKRi5+uWp6Fmwuy7XB58bZZkmWhF8jyCOx6rwdkFk3oybilJMEpxs2gvy2UQAf5SZZm
6oxl2MOAHXR4JN8KjPJMpcL573cbsH6AD8MESzXHBwHt7g1lVxXE2d0srLHLyCgpuk7Xs5uHOey3
oT91LiWBO2Rlvd0/rK6mWBe40uqq744OXcPiS0GYNoc/Znihy5/l0Mu127d3W0qnOjsTOYfURJ4e
wpm7spMwU0zGZQVB1PmqJYcYWmVrFMTjpul/95rYMDnEDwvcheQSjh6lnzsAE+MziObmNmTkFQG7
lb1hq1X3IBPlXrQ+CuhHq8soXE8Cb6oJIxmB5vn+mlO+5vAghSOLWBxcRvIscGxvpcYxSB29Wj5o
QKgOy3gwXbL157qfRnLFszSHgC4R4xHht0BYNYGzS4KCBrC90RC88YYA/Oj/7HTkuu5pfkq5yDvH
Jv7YMAF5xL+1Rij5fnQ97ETpr0DXMhM06OMgJlxSAsC1eULByvhEzng9A0asx3TpFv7RGkKdEsGK
JmLt8Eq62zYGi9HMeFPfTELIcH4viTqDPSRlyUaFzMbG5k9brgi5c01KY5ZXSX2Ndv4vc6HF5FIi
g0rKTBRvyHC6keB39TbmfmFd/BiCR6u9GONZAAG0YAs1b3C67mjFuyR4X05NiwCfEomy6tzTekTr
XHxTbLwNo58RtOc7mGBr9EH7Ensp+VnAjABiZKPl586UuSR7saW4PQeYcZzeXINLLpdx4m6LIhSd
+tQEVeYk5aoTxZcD3sfWcJOdcBElk8CjRT2EA9m5wp/vo9uSRTWgcpg2jLZFPzchnXSiRyO/xVTf
nBOhU9bBS74Z0t5HlbIgZyVqLl3eVWIO/cb/SjPHicdj7hMx3zCFW7234AFq7BHJgyCqyru85mgg
+NxVkLTx4kiZwLGJDiPSEkIUgZbGKB/YOifbuGXnMqoiwykbbozkUNBrd1nJBLObBttUtyzPVc4O
1UzNuSDl8z3ogD5UsRADrqin+dbd3AR3H6sY66KG25jep73yCnY9Tjx9op4zVS6f3lATO20xiP7a
yecFoNgE2JNs3ttZ9H861I8xfJKLUGVvKK4MBd+M4Q2bbDlBBqRHD8SdCLlvOyce2eI4gOSUsztC
NNllc+zFiCgvG+ANQ9xH0Lq+eC+lGr1u2OnHXuafyD3/1P//tyw9dSqRMsgdbfGonT83bibQ6CNf
ldqyY5wH7o65C9lwJ4xSZb34plW4OEJG1m91+S8CLt1VrWsB99cYWoovaORtiNTced7YBq09y8Z/
OgdHPO9a6wb/EwnqDnY3+LRFgPd0YjmyGV8zXsPYGAzClYX5eh5eNnXhz2Vc/UBNYgcNF17gUvOY
Mn64WN+L8pJlUlZ/FVxzE+VW0aFh/5ZhxCB0Pg3Tiji0fmDM2uEdLUTJ/QtPO1y2A7GEXx6cg4hY
LsxciM6IPdD7Z+fpQ5jc8KSNUWQwCWmVQD/ccuf79sRYFdUKLdjWPYykIElUjowAyuNs3zf/+6tU
EeCnu8f6N73ZZHbb7BxaYn0aYjymmSFCKO2BzV4wmJiF44kFIqZ7C8OvW1pxwZx/+UVeSBkKTu+5
9xcCEwbUiKK7Z4xkwXKdKB37p6Vvwkq6vTkinBV5UVFP6/hOM3TKX3KoB9h0NbzayfrFKsWONEU0
ujmWsuH3fOD1cqakXqfkuK44OGt2PMvw1RcQAk+DNOf95fiYnPiPJLbXyGRyDC4YhXIr3O5ravze
/5lWw/5wnVt9PB9EV3GgaHkWk0S5EnKj9h/hNJC2Xl5X7JjftEpgRw9+IqKE+Rk7Sr/wKuJlOvcO
y8/y4ZXHkJvZUCmqF1MiHaMjGl/3B1dWtUyA6t+lMFPhC7YjxoNXgZqNfbO87SmKRcF7+Emh2keh
jRiW6Vnbt83ur6radvbKYOLhZc9W9/0ZnqkKdFDSnQ915eWJbDkuTMWHcOL1Y9gcav6mwvHrjZYO
yE+bMPdmBuu5lkuPdssj6GTWZi3GsPbTtfelKCJA8lhSduMV1h7c8BaIl3J6MR893IaXgg41KZ3I
tBUNes76LaMYBqgAvezfn7ZLYMBZKkkd0V4Gg9lLgnR+scRhUlVH1H2fb9pK87qP8hDH9fKwdQqz
+Mv0KpZNAVcG1WjnzZwy+78Q7zNrXlWLXwPdE9OhJH8BwQspzWS7ivjInbz9VEKn7gtAgx6HDrQl
vZ4gu51WQrMizvWD6GDgNb1o6Y0ybiAqVdoeZdPLtoH5idZn0uaOEn/rFISUfg4Ss3cc59XifPev
yoMvJ6cWveuHwBRL0HQ0WtQvSvYaWgY9W6bzM+K88SEkV0c9vQFaPkz8ZTVRXJGU43/0QYpJWNfW
bhCplU4LJOPNe+QZ8fs9kwbJ5TJ/DBpuoJxOyezwgXVKnHfHVO9/rgc6Io8xxpk+dWEW8nIJ/2Yg
orgk2cdMB4tbUObDoT10vbo5oEFWSV4l/gSBMMIzlKak5Oh76CG/OcjYMfom7Z2qfHAlwoYbXZ8B
CiScR+/F4Y1Xo+V/Y/Q5V/zB/R9wJK3kKq/x9OuNlmTneXuoQ1hYRl983i1nW2u+A0s065IA0ljZ
S8X+b7of733Pr7lkj8XEN7Y3EevI+XkrKVIoGE8qOI6RUbOm/pNvCpv3DXr8gfxburenwWxnH0yS
VQpXBRuSCV7fL0L5+fR2VP/6pLXNVmF96N17dPvbDzhPJPbBnnCAC/2CWlbS7i1+quee3kkDimZh
gSiBCQ3JtERXitXaHdzydmSR07TCaVTfMKghLT2HkL0OiLPY321+lmzmGPEbCXmAg5MWVkl7Gle5
c4qaCd3qeNLcDZWQOleDhIVnfQnJ5ts/0Mpq1E0+Hbp0JnwsF78Wi0hlg/FVHUOILYO1aGGYf9eR
Cll4OzWBayVOZCxK/MyNTUwW2U0ITYeBURVq2jnp3lXQMobW3njbrks+ZTWn02g0CBftGsj2wjfQ
M9RffAouhA/eUBEISGi2ABZeyHyXZgoRqH5TwjEPJizlZSQEDxDctRtSoTtEm5X+y/qg531pjQ5a
JU0QzeGdaW33E6q0ZTqs+NtDFFOCJqaUF73IcMnQs0d5Ob/R3J6jz/pjRenOQyOOc2UeeL4X1vbS
pli48UcunGxoDk77kK6X6+3BDW9x+NA0A+d/bYvzn7qXlhYmoA4Xo2xjVQq/oge8hk9BQY2D6fKF
bO3SgOHFuwSSfTsGfbf01nv0umTRD1rIookxRoHxzrcyCq1BGmsHEtOHUXcb3ALYcauScJgPz/dI
7KUkJ7wiDN8O0clehcREFsqr5skXCOrkK8648pC+rH/i5mnC2phVNKBcVMljtx/nyBuELJSpmlNg
c+h7ItRd5T3fSCiFhc0BdW3fFk/DY1pLQRE4T+KC1EaJe82mo/V2FbCeIHBpVWLxckGK33lCcB7j
2Ym37DJrkfdTvldJMZ+MDo4tIJ1vZSOogyrXVEQUaApIedCHU0c7K9slQGbHPKdUB3W2Sd1uS7eS
T2F7B7hK9M15RNgJ5KDKXzXKK3FsW6WbiWMAnYosWebk0clWQmX4XQUmjGFbYpp8En+eFhCNoKlN
xJ4DgSWDwhbyyrerdzNkOmWipkX5MckSn1dmoQSXzUcW8+bp0BuOrsZ0rZEOpT35RLFXf7XNgMO0
LHX/CBtgVqp7yTdhjrmqGrF0ZwCSF10h4PHL8C3ZUuU7jn0yZVA6AvHhOXLPulwLGayMGWd53H9J
a1IevMWBH/90yk/TYeV1FEbgg8f3/6ptHHUNxScszUDNwJ19Dy6wUzr1ccqy+BVNhxFZxyO93TbH
u7s+eRhlv7zDDTv0tBRKFdNwIufwFO48p14GtCSYpmVtEHRGFXKTEHRCApyON6D2K5a9YUWgVxjg
FvYnJoJg0/SpF6SGC+6GmPo3MwnjIS2ls+sW3x+Pp1fKLJ3Xe8R1iSn95ZsUFnX+BsmYBy/HwX3i
QuRTGvuYBxvTfJgVhrQaKLfcYX2hG1irY9ziTkP3ZAv9xaOR3s//kSY3D8igrofg1RdD7rqtCQjK
4nLHQOBzNQJuT8Q9H/Q3BerDqW/btg/YYU4tjYg6l8q/pLMnklzSnoRJ8hrCsNKK1Mgsjviq0C5w
yApwqQiLpeq4G+3FdYgqbvFkdm35NfTwj4bekz9Gx5rkYmILywZHhTm/SJcjrq99IHd+VvVKM0uy
7kTYmmtkSbXsZCc1yRMyyp2YeDXKLe0s0FnXy5zRTphGSXp4g5LqeQMeTnlCKWgMBSJG52f5t9GW
cBUml4IxXgDbd4hKxMnSRCZUQYlBShXO1jvM+Mv6lZZhcO3zDMfIvrCEsXj95/YesS+8HyqvsOfk
L4bgAG6l4zPs86LWbBwOk79UJH8foxpqqUaZWzLY2ScMP0MeAoRpSvynDuMx152kdV0H3Kg1bHq/
foIQ4ZzQNRWU4opTpJIxUWmFWdHtXBSbvSZDrCTYEizJE1i/MjrUznVvzslSyGQbijH/y/lOkNFt
5krRkzsF23+2evujcD90Q2PyCX3bSuKD35GmLLFnFPl8dm5jn9BCX8Ww0OS8kyQzV1Ic68s3d4Gm
e3QD1Nc5LGqlrhUdniSbUsFGgCIARo3j6UHjaUwAVecsAZyScBug/AjBIpR3naT+BgdFNhnn3KjP
/ge3VMfn8klo6t04NWPCeyICHjexDoPZo/T9TUrf229LKYxSDtUz6+vkmvUIAOebSdLIUua3HbON
IiC9VfI2tinzYlhidlLkzpvIBsCnDFmUFxIU7NGFeCLJNvjbaaSr3xRW1qzz+QWM88cIhFgnjoIe
sJvph2T+/J7M/XOVogLx+b/1NnF9wtBK9+Qu6u0gWydu5/wX+FxkBddu6r4Kh/Y7kDVxGHw0r6Zj
+Xp7vtUfP2nKSj8ms48X8xb6T7bfonAOwQiGRoH8Wx+/fYcNz2y9z4YlXYR3d2ijf+5j+8QZLcLU
JfNoboV+3IFirCCLlsttF5yJ7boOlUs+T+IV3FJV4/4Qv+4Urz76ktogWjGHn9/K2FHVTXeUQClY
9J1NC+NFcBLl3cLn4BiVSXCPwqckkXjagLdiCrbZsjwctmOPjijlKCjyILKpqnlNnlaeSJ9KyTa/
/I3KTaMszMYPeDLF4mZgUlVdpLx9MAG8MVqazkgWs+3tHy8UcCgtUaLJYwji7gprZ9Tx8AX2bgk9
hDPT0aI098HPHdqRbyKGHZ0uFRLjw9jGa6Bga+iEvXhM2nnq+qx/SoDFWsEbEosE+yFQ2HpUgm9O
PXRsEBLT3ioNnWPYv3WEDPXpaHz6rNU0GxbKYzs3qMz8BHdGsNMrBsHyJb3Q94RKV+/dlCEXdo2N
8S3qqBH5KpbcLgAMJocnjd0Nspv0l/isKr94k0ooA6sIJMk4IWROEosyy+KgrWuBR53mh+2qZw3x
FeZdY0NFZUZYSpKX6wmkEGiVZX/FAfB+NwCqHIl5XnluAgs7vAasP4llaAfeA931SVQOhmAgewzX
9X+S/zmywqKsULLVicOAI/lTyNYcgDDXDK4q4y1wg08nLbVNrW16ZDGw2ZHRZUNDEcCgnZiQW/Ug
h6TtBa0lkwCM1q1wYnjBMr23HMUAm7AIa4j+25tELgZkyn7s+ZWhKpa1zI40uO21oKcjcPO5gFt/
PdwGUM2jDQZCKR9zCe3y0eBRzhi/3477p/xs1XdQ+H4rsQEdSBEB8fWuRqduk/7CA0ilQSUl5slG
oTAj5jO2esJAlfcxRMRj0RPmxR2UDJLwNs1FTcDfbdOGta65xKfKYoggZ96fd0bTM6GSSuHnOeWk
g65/r4kJlAoxNUWl5VTDqK6OAW3j47c32nVTQ+MK0AoHtZAtXvoucuhyr0njkVyEJavUFJk0zsMj
X3DKA4/pR+2bKzGQLQv1YgMvBAN4oWQb4sGFREgxIBhGdVN0KEsSMlTPz1moNw9WhchjrOs57TFD
P71jkDE8sXtIhMUh5LkdLxFhHQTOeX4KfmSzQ/r5+oCgSsGuxyH3AK7IdRbNh6B+w4JcMDAG6Xx5
wJ1JZvwKdPNHCm7JlrN1fXMxI9SfobAcPNGyG++CRhqMQzlP3sSdS7KqUPnpRK1vdI22HtpzR1aa
gQtzMPbv2RHUczZQDJlMa3HNFuomBB8d+AmGb01Kuu9AnzOGTZtg4d1HjlAP8bMMemivpkuTMuxY
cbGe2XmrFuApQl44tvRfb52Bugn7unCN5W4yzGOrWthvILVmLJKy7QtL+LdRgww90nQVGxjkZSgk
nppFmwWsE5GRoP/XQNYXugU6ye4dO/gl47P97/gtspNsPF9rxqaktRBQJf2fBnkUE40f0ZR6LrFU
sZxl+nJ9651jiLtAoEZ6Grh0mjSmlx5nlcF6bIzBUvQXEzGdnw/fGD05kSrPosmTTUdJvZMq/zm/
XxGTcdEDPt9aw+qXsQftwULCR6W0n/4MUT1uTgiTaLXkYTfoggEW03xEOcTQPc5wfQ7pzxJJuwH2
MXDBHeGgLBAz8nr9HumT2hZ56VPm1w/HoWhrHRlSe7/1IRo6tnRUMsW+bBXYwKYxrKcY+jSD9x6Q
VTndPaMt90y9nAKhd8OHjdVlMEFjgmXg3Q2avIqS4fdM3JG2n6yPxwUp957FB6H4YiZnQA60+K5U
Jbp1+1I02Idhk9/+EtetIE8EM3BPlFT3BSwtxr/f1mrQe/vPwhtq3LHDG9STbJNyteb5w0riW6vN
KlK+M6WYHge1HGjt6YMnrwT1Bhq+XXn2FB7bYt8Hc4W002oP4mcQEguV6OitZIkqKn2hFtk9n1TC
JhOiDynwDPCksIuNwYHjjH1eKVkWQQkFQ206Dew1fcUAQMRr/vG+2lmAV7A+31ZBN8lYRB+l3VF3
APM7xBRGksPVJtis3fa8JRELDHpSuiOBTXGBuczhGLTpLgqW6Asg5lMjgHtIeUpEJnc8zW0qaDuc
HGD4hzvO3/8xLrv9yx71r5OhwOvbpgNHVJXNxrvmLBlKO7POMbUoPFC7ROeAieBrj36BNRNXgMIo
A/eU2hcfv7mIw4f5MMEM65AXNtcWBmZhaBEQX008cLeXwWDHCsGDHlw1L1ipAOBtwnMglMok1azn
jiFwwut8gdfqFFJmluVDhka5wUf2/921id5k2cbkXKJ6W2Erf9MpSfUjXgNadOgwbxBLu1v8wwdz
hSjyHMkXACKudRXqEZBDTAStqS5iNUXBxJPoTyz34pc5B2n7wTENiFfnlARSsCTxY/wIvFavIubd
g9sA9lZTq4wzGKGMpVIN0ssD8OzQCUgLukNtK0Msrm0Tht2I6+EXJK9kLyHfy4rRC3UxpWYcYXow
pFaJl5zhJWU6PY3kCbG0o+hZy+xnmGva26x+BR174gjxg6uB41GHyU0B3TeFjQClr53ZAZ3ypw8b
LePmV/tYgYJ/4O7Nj3TMNHYbhXWJ2oaMlokAuOBB63ifbvfskqgkd7DBuBMMWW8URFJsHFFrOLj9
WjksCaGwGdcjOP5nCebf472dHkuFtDoygPE9IbkBnS2JzQlDFqgp1OkpqDIiJQmx61INb721YJVA
5JbHw9lHEG6MYE65lC+002NF2O9jmhJrVdAFzLoHELmXilhLgNtP+v2l66jjFinI2nt8a7yz53e7
tVUkbaLZ23GwjPktRcZjydtpDzWv1J/NWXW1GEniYgDPLy2Rl/wDBkZbXNzwGYWyrOUEoHVm01sJ
shdVM4vl96nRqktKxZNJmhQ1Gh+rHP+42g5U7CWMtjyT3SAHlmAVKaU0o/EJwX1uGZD2iSlhAJJw
/A574PZXN0Toui+8DSSauGzFVPbsjnfAZ1n5RP/A9tahagXvJZNdm2p80IANpnlEOakCiGnIiwOW
ofGVfidxiknJ9OFM6O87Av/B+a3UshRfnOO40lLQQ9vLBecTEsj065VkP98Z80+U+asSmdB4g4NQ
/pLVmEfNvvtd6xjh3mRyiVSz7lipRo0R6XRglQG0Idadgsz0oldD3vftnEY0qDMtM7PfKrULYGq9
XK5x+fOfxcwljMsa/e0XNXmFZLMk24dtUikNHE8yTc/iM91Y7KfhYQu01KSdvCS2kakvjyJtPQ8J
MWxNRbgX5WK9ixs0+4UMjGlU5UQEvsVX8InfTAswxEZrISyJAaBW9gKRkBEn1az5ssLEjrPn9nUX
VZcLpspVKJdRFCTNCg8FhHrYEcfAPLD6fC9abILBLL4b4Ug7Ad9qJg0WSism3I4SHawWS62K+qIp
dTy5MV95d+J2gPY7YnjnVg0iRLs9lhgfsQpAwSDsG6B5gNY8LqaxBewM+qmJx70Hq4X6sCxmxYrC
cZ2YbXQvO8V0Vlnrg92hGZMmL0J86k3dX0b0cl+4y80pzfodlf1ZGKA5MFGNfB5sThFMr2FNxKlM
A44iGWbFaymZVYvdMHWCTb9wi8eS/lRTKhfkU71DsCZpMl+7pX6tNGAIQpWQkTgxSo+LhrMGEjeB
n6yugwzTYa38qRnrvOAd+WOOoVsDcsqmmkxBDHs2jN9AA/9JlMcsGWfoFGuouCF2ljTqswJMJHPy
yAFOzlHhgPgtRrXEX3XtVdFE2cKx8SnhWK+eWWrQ0IeKwkbHDj3UryZFu4UwiGZLgKs0e9faFDHr
u/h8ch8KaiMhykcjvMFQiZH2Y8/NqDza2gFkhN5CqDPzgeaqnfnhrXnLaoIfW+yZ1UQNQBv5Tf4f
AJ7R5TL6hItp7Z5+lZN3DgCnfj1sBmBo1UMrl3xBErfuEl2xklxaB7YuchKVV7FaRUJmj+IX01cm
vQYOJPOgzg5c83WBffPfo9bP83Cfzne7FzabvYYjz9yC9zu7l5062nqVD455dbKiW5TnoNZYhX0Q
/51CiOk0cUM5focLnmiREyZ0tFJM0rvy7xbzsVGr9I3FDHJ5nNLJwE1OfbINa9I7OATUB0l/hEG/
8MMTqdYarRhH24zVb1TCJkGAMoL02L2r7OH/6GQbOrcN6il4Wm/Ptd6PrW8rb9oHV+mTSfG3jsfF
HoI5Rmyj2LM9DFwvZNkpRRRY4IaxyIxVwmjBiw54nkocnA11SJSlYUBKSwsnFZkGOicZI+SFO7v1
/eSFLUqPbBulDxt4jSvKqyg7aT4yYn0Quccr9EkNHtlfUf+Y/I2u4rZB4/e5/mZMUbhnEVBSunxa
uvieQxFRxOmc7IDgDSupE8xhwzAZFiGhvfwLDHFzVxMiDUJaCraV43MVonfrJ94acLSG7MTNGJBp
E5+bMW8gC4S2wb0mcadr1OZ24Kg1xLtbnqZKn0QQVamoDstjZT8DIdbWL+fjozgB0tCfO1E9aMSM
KCnbLEGgM+KU2a6hm6jzTfQC7oKIbSc44TgRPYYjtB3odGoVrrrEB48pe/nBrk+Jze1ua05APPmk
f1GohzzED0V7hsAmav94vBVjBaZKPr4KFjd558l2IuD/R3KR+jhbmzQYelGUto0+4sjHptNU1BM0
b8bcfc3HWNdC2eQ0X20Rlc1GBN+g30TpfOPHvrXyjVvlNp52onDYgp3rwRIuT2e34+dydbng6ngd
GCZu6FIgm8DGeVDyzS2XBzwGB5T+MfUR0G9bcg/page7KPgpyURg7nFYStBcYuqhDIc4IxIjNlig
b6iJFw7sZEbpIXHZIR/cjgIP+dyb+FSmjuKXNGslSrACNUYQBwPoSFlqTORKBxmIgPB1dJPekloa
hAONj7FoVdTziD3EMmNeOzsd9SGb679U185CVFqEgGDU9iZgnjpX4MKOuMSStDofoYWZAz+akaMu
FE8h/tM4ZDzWYaXtIcYjxmLqDLEXoIgQBsrADm2Y87J7mtZ+9VGgIEp50Js1NQhhO4VNDH6YZD2a
Z2n1BY4513oj0v2AGrhH82TdyspXXSBi8gCYgpP1+IhIvpZx/i5lR370TXxPyjfzlNYaT9UrGIkM
QV/hEruNsSjFj2b7GlrIx0NyBDgYe7qMxcWeviyYCDuc3fg83RheMGYEoRtjbfy4dr0jpfbvmbwx
YIP49PMIc/4lCtCb8wtUZYgCY6A7IYuOW7ych34CK0UXpmjlegpw6f/rRaD498CSvkuySTaOYq01
UUbosTpUvdTFrSy2GV2HVOkQJDyuKI65OP/4fetx8qFlzseirlCLAkhodaGPXOsuIzkJMhxoRd/2
MI7CPh7S1TNnjdxDQhFcEkdWd+YRNetfmufaPiPzJTAIYBy7KHYjsyovDOu4irKVbmafxqILanuN
kI3J/CC2Oe/y/0Krvu5QtNKummFD+vKEXZGCRv9ls0PXNJ0hzEILFahUVU5o9qlFa0J5qk3aAd9p
aYSDN68CnYo58nkm6JZDWOCH80NaSZ4cBvCXB6ZJOGCUqYgxtuZNWB0WUYKHaoecjl4iuqPdCSki
S99IcJWMEmgPn3S6ajIEFLoH4IfLh0HEMSDgVVEwrBU6UYjeFMbJYlWiJ6xyY63X1lv3yX1Yfrtw
JyYfyo2pemGDN0mj2391VWmlLQLbybiCyPXhfRMJi+rUKHCA/h6Y4BQ3r1Iy0Ez4PDuHr9mZXDgV
Fim2X70L06v1Hm3ZO0U+U6z2Cl9yPdUoMpAJKlKNCQbf/W/Oakx8bnTIQmSqcc4iqiQKM+ZcWslh
h8CSs7onhgRpeBD7VM71y/8e4dL3YSnw5ihBMekluzUSNbp9TxadPuEZxQRUBBvuxP7l4o9MTT/6
Fqw6ppvJFa+DG+U41iR7OmIg/tyQJhCItHzU8G597CbYYo1plPSidwHzzf9PV/ymbsjJ5owavFYf
xTvC2gyPkBbXBdP1L2vjSnd4ZlPu47Ub2Z62To/mk2WcG+rv5+8JT+7qkydUC1WlK6n3PjvbUyBJ
bCuzSxFMvD0ewox7WARDBnY1vixV8r2fNsGJrJ5wcBEIqNIKsyZ73/bxVj4sxIZNzHyl6kS+uRbH
g3ar9iw2SL3jUjLhqi2m3UGcfZ0o/aZg6pWwtLBWnOLxkhXNb8Sx9q5rqsDg9x2ZORiZ1VWhoN0a
fy7z9hgcfV9L/ZqB0o173vhM9XSA5JOaU//K3JqHI3hFs5D1du5GVwJyN1GKoViwUOWjSL7y0j5M
BNQiCb/hK62UtaVrZxuZtRAB+0O1R42/6tQkwfZfXv7jM2VrBkmKtbt1kVUn2gI36tsSnt+//un9
IcEtHnWIeAEMH/3o+gAH/+VV0hEwl6ds/MRsUjsjbqA0XwMmGHKYbGKgIGXZ94Hp6DRsI1R7S1cl
kXH3EqvOfDBEwddeHGNu42+2SQTvaka7/36KmuRR4uL+40U3dp1DIBzKPOjKzeCN7MeZYqI4O/37
BsKE6HGovBEK6D/U3AS92kkFI5Y6Av1LR1h8v+meWYPphkfSbvikoBbQFSUmfkhXPKAc1Yqj0+Hp
8QJiE02yE6D36pxLgRdMTB9LatylwZsHtMdp+H+ExRrESUirgnDqJ8hLaw7AynWUADPn43QoHW3W
eZfkQo88q9DXOTHpKJT+ChiiIcWj7UrS01YDVRAo4c66RVEZBEaj1RKT6i1Ka50uWjKs0njxb9vu
aQ5y6bYnGOuAGvfLUzO9q47Xj/QiTtXqRrG7RglJy9mUeexLalqT0FGNehmiZANYXxrILtSUCKgs
OeupA4863lmiU4bO45nqLkPyIxe6xNKs8ut3ZLhJxTzBVOPAGIipwioZyfRQEnSLf0JDItZEU9CC
JL1GJ3j1clmB+6/gDJyb0G9Tl2ug/dgPZmO4/YwTfaH4g57gLaMFiJbHUN4ocyK5mGNYxuHU/jEi
kRNeTRc6ZZygXILPGSpq8/+sDOSU7qywuXn4T8B9knELk6ebTFry8xJVqA6t0AJLlXPbESUh+WJF
VqTfWzSrMODRhmqO7lPHdObUL10Cex4BNsjAdduCVBlxyL/rdBf/jCjx1k8bCv5bT49Svl8ycuyX
/fRqkFkENUUtAixrTJT/hoCkCMC76V313i8yzI7gGow9Pli7wQvFn7fIVUzFXRqj1AYqG83Uo/VE
xfhdTswsCxiKSDWfWP+/DjmuppyYbcGGC/tPawXDvoXi3EUb0YEId5/nyFcYX7VZDlLN6MNcoeCW
HpPBWyHEcYMtCpA5mPkQBjdpRsnRzBbNpkbwI7lSNDfRrzFQnlqBGO6lXTjOC6901NuM0KRCido2
ehfPcJI/8mE8xmcoo5iLZhKnZQQk7ijVD/XgU/VaNzuq0zz3+UdySY2j99lf0imGGfS+a3X3x3UX
jvU0EO0Qp85Dl67b0B+/IJWcx1ZxpkwlUZ9SYnam7hAdSI2B5Pz2TzOU6wnC4P2fckX21jLKStro
1Nzn2HsMIvsMtsCFvVaI0dJOpWjhqIh5VLBCLb8kTfQF0gGVa0R/7ABSRd5LNVhaf/QlmjtDaS+B
kYfEiQlbuNZTupHF5BPmV3WFUehZPhuU9kvtkJisQJRTjtz4Sij0Y1z00jmpzsDVZagyM3qQ1I2V
Idul9zgbWYXgG0FMq8tnZfgz6AEX6OzFjNduZUIaGatzgEGYh4qRK0WpRUixg1ngK1igOgla2svn
j0e3JD3bXAJVcLp4XmQUmtUSBRFH1k6HqmoCT5qi8ptRdeAIGoiPMWgh179O8da8U7nfMf/0mmFb
zF9W32q6Gl6yqHHxCo1088WPkQe5P10lzfoa0OOQt37VqbtnRcsu2/5BycyQCW/XXXO/mbcli/j4
EFbr9Pex9+KYF08Ipja7RNlTu7HQ71VGEFncHI0gdGPVGSdgdkS2RS7o+Tpij/eIrfdIRcW1asoX
pQyyAPrvPt/P06kJCEbzerDr5kLW9ynOz/3MeOd5UFVYmsaVE2VG/BJb3CEO0Hes8T0/MuC00kO8
qn/ZxXduWbi66RA2b5NwByg2ggTqDCTnxTsGEMtarYr8YP/Fjx8IxWtWzpTnGZUHXv9VSoyQvi1/
Fuwj6O/gs7ZT3qeO0O1SAXqya0NrR4H37GiD/Y2e5GZ2av63d0z3y8A4G3b3y0CmPad4u0SmzXwr
v8iDF/yqqLNNa3fxA+vxfD9pbZQE/P6TmSYIHL4iwnJmCik+VAf8A6AaskoXW3nWibjUsfvtxcqx
/Xxgb3Rhlc8YCzdTjIoFFSgu9BC8jfs2wXfxydsRawnkl7Mj/3g2g5fP0q9LiiMn0uE2Hr7NNxEf
5A3V0onIag3QAbSYbe1Up+bG1JbjeIXDdOFJQmg7VHuxl1vTVanmc0nA3vjFvJibpRKg/CANFevR
as57GV8WYyKAex72VBrQzCmzUhICj1+M0ShgsRD3b/iQ771JXfy+bTKbTen7iYBCb9mJpt6cvOQ6
wvme+gMk6JRQL8GSm+sdytCI5PdMFE/yeRXvAeugzhYuUjFd8CzqVUoxvnRAiyyFS/tU0KoL3ZYz
FkeuehBu4ZFHTp3sZwH67x80ZDlGho/R8l1bxtCb2tVrGgYJ5e2SQD7lgvBwEoRVQ7at79U7WlvF
2imWIX4a1T4sVZSqWE1BhEPs33lC7hs0eN63sDVv/v5718/fQxVk19ToulofKxzIb4FNx/idC+EJ
pmEoa6pzsXm+/C2NltXeeUW9iIZ+E0qJeuNd985/52TEKuCFQrsyQvqyI2OBm8PPGh3KH/yzEbwg
WZ47txwgeIq7BYDYNKt+1B+dBWvdPHHfX9o+vWfJhI75NzQ8DQbJ1H/BS+Z4YPZtYjDo7UyTQ9Mk
jsbPHqHjRwznBq/U76VRd9RasL/IAnFKg5A1XGUlf/qooaHJjDU5nm+nW101D5A+hR3t8qcliGD2
YOmwSn7WN6meNkbClQ69n9SF9oupVf6Yo9SrBQdb7tmK0oatH4Xbew0W7DywRNmn2j/1GEckeUbO
FtbXckIz7nrqHiI5Yg+JrnwiQyG185C9lz8/R9mJm/rkLJC54B4DcotZDEtMAurVcQ7wk1yxYckx
jjSL+mP12UlQvCzgZNpcHHXPmAtTMZ9qGNglLcFG9o5UFQl3r95hKBqzlSv/vzMvNMir2njYIVEX
AVnko7XnJQ7/xUtvXqCDNMoaD1d4Sn/ZNX/O0SuA4apjn/UIzyXEVrnLzrQVhMRIgCkNgoe/fFmQ
tDG+O49SMACux0wXYr2/gSXZN/yCJzzIp9v1UChhAC8dpibUAl4S1uSwe8jGBwxd7KFY+fpRbL5u
XnwheTSo9R60e4vx5V2ws17OE65L8GJ2ad0JFTIxjifioxRCHDMJtHVAAxSLjd/MYYBJdOO9WmEm
XuC6qZgnkpRync4dhL20QXSNnFLH1G1+Aq1EOOGtKcMKUFgVLidLbPP9Wpx2oOliUrMnEU0NWKaq
RwjoZAbyVuxWifg23a0j97/HK1J3FUilRJMPkcvODdJkv2fYJrs9at+dWF4Kben/NpBswHzmFSqY
ejeDb51qqenCzODO0eeCS0hd1CnkMvaibPghG8J39rfkjGT0Et9UQkJFcOn5cdgqY365QRfBF7PS
ITy4ZWzXuT1ki50rP3y97x/2LvpacrkgbxX1YJ7+OiUefWluZaoKlMdOJSLSfkrNPflG6h5GBtkx
BjcyIG9LmnJHZubYpqAD7I0K95LqwlQUxWGcr+lQ/Zg2UVOqt/mM+64ihcy43O6XZYXWc2vrLeQs
YejxC7HNV7ze/pN90JYafOTZrdCOcQjvlMgG4BHDZOXS6cPyUh5eCg2Y8DQgLBjPejDIUjG+Rwpb
nLCeA3DbxxsmyYclS6Fv5avlrSJTRTOWQr3PT3SKSogmb7HnYmN1wkThuG2DzdqRb67/S8W74Iny
cl8Nud6EFDIOwe9hEb9Sx6t8xw6gD9wMD+ON/F4Zd4bSLNC45uRTSCc/NNxNoNkl+WQw7ZZpe98m
5FztdF7GlrEB5RlJBylJY8XYn8kh2zr0xDREpKQ3E7lIFNIDhE7SpSf6+9ImF267fLqUhg2hgIIA
s+7WWkFWdDvv3eUiE9ERVq2VblwjF56nWpUczhpDYqvDxo+RyaCYKrbA2Bq7cM2LwHEQi7Q0KyR8
ySqMocRDxrRh/n9t4+2S7bOqIZ8qT/up9R7bR9PPN0li6A5NUeItZ1srrH2cmyCqSa4V2Ny+Ly8X
CnGNm60h2gAMO6jBbbQtW6dBL2kb3o3FR7Q06YSrIoQb6XPpdbrC+id8DIQ9792oATegkipz3gMP
wEekNowFjHlbowaCACf4QegKnovcwkErkyCV6Fx6liGl7H0nOXI7HnSTqCAuiG4xx+tdNmQxudlS
4zZCMpJ0ZklGHgpiYZlYm22gLqcRBI4a466QquD3IVce2CByvs1V3KCNAlALF+YJ7wQjf8zXGL5W
lFdm2ovY6frH1c80QE3gbJsdfNOtozwhiLJD8efcb7Tdbn9F2SP6RVX338YnX+7asM/yqJuZMbYn
bTs3jIyqNA+hdtru7aK0QPJ70edMgFbaNC9BiO8jQDDfCtUxGxWxCnRU+JMGZQe6iJxwKmwME1AG
7b9U1bPXYDL7DpbIKAZuIYzwnCe8LdFBVm7XiHE2upmfOMNlf9LOggnZbEZ5wToZLTjRXth+an8C
QWxMRkxdZRnVcDvHHwt1H33YmRZWrg5DRMKEZxxuvRof+YJ+J7ZnwF0OZcz6rCskbg1oXuKU4pA6
QdO/rymcpfefpQbiE9Mg4aMpeS8FE7AWzHzUy9cBWX1y3Ul0/f0YXnwA9LlWTSe9KC3Emjh/uulv
6i/HjMUgLeBpxB2DyHritl4YCZhmyi3Nb8b/mGbHLKCLgPk/sfY3I6DhzoQ2Ng/LiniH3lMLdlIf
PAfZE7v93TTEi7VpXr/H5k+XlOsjcb8MCEMLDKYJChQfaP/8OuoGeMJ0iiR4R7X7gQUV3w9+kTAZ
KTpzIkXjNbYXbKwFDnrgevlakICay35Vg94zPAi1wFwb/HMTe7BDu7WIwgUKZIGioPFTTJDCoyad
k9TP/k+cLXwnDl5xt8lhwhU1kSdUAXSMDI2k/66MrWs5VXpSLwZ3lhnZh1dEN2ohxzr9uVU24sms
pmJnjoGw5nXiQu1aHGiR730yuX+9KUXz5e+UryuhkfkQlYhexngCqCsaQmUxMeKzmclM4Ys0AQwl
2Xhp82VdaiSqzHimhi37YgSwCUb4DyYtsUrVXXfgMj2c4jnqrZB821yKYHbztr6o3tEzH345AM6L
6TrbSpeAFggsByXEhaW1l75jzzWlZy4NJS/T9+ZtdGmQ7ZGPN9H4n9x+UMoJlpomQOGqpRZ+a3hL
SyKfNX7ehT6r3soQ8zCoCi/SA/v3RGR7AJmykTK8cr6SMaWjI/lfRPj8u+lo8/TvGDZeA0JavBpa
FEmLEcdt+gCQzmMzwT4qmejCtPny+5utRgXnMu8Cjq4I4mza9lCpZ9O9fFlcwXK4hxcWdDgTs9rI
vqQoJa56J4hHDn1+ijdB/Y0jjnoiv/cAJOWFD4KL6aSZpiX7F92Qam9+Dr36RRTQFz0Le+r1xPFu
6ZrQ456KFxb+pwAGOPKy5ZXjdmHIrOpW4eBVWb4UxoxYjMuE253wBAVpw9B1TsWDfxCPm0yiQdKC
E8AImrHxPMTOpi1B0tLSK2BDd9G/OT8Fo4RUmIyeXeJdDyesQUK5NoOZCX0OSC4gPcKPJs5uYhWX
Bdr8q1n2aEc+yZ+L29h/Hi6yoTjNViIDf6+P2mUL4huStX/WKyg3t4vzOeJ7qhm8Y63yHn1lV9ti
EO/kl0ztl928ypEtSjRGClTivdAElbjTEu/rt7GLMU0x4gU1VX6Z9gTeia7E4ZeChZs8VDSAgJsM
A8PIDXyqBr7UD/+SGHxPsCD/X4q+EaT+50Z8zbGPdpR6FUnkcP9Cru06inUac2yfPVyz+w1IBBQu
sh8i5P8gBf0uLytWVLyYCyYTCv0ToNHO/6zIZ7EfsYmR1Tepv9SiZ8arsVzg4UdUxih5e+1QbYRP
z7ffC/GMMN/6Q5k+u2qj7gZvlfftX8vEhrq8ziFzaro9NndBYWt1YSRl2vh2BcPN3Ml8uuv5/YHY
TGg/03JrXumLaBtTMn9He4Ow0LOUV9pNmcbKZPkLyi+VJ2yESB3lzIWPTa4GCgtZ2sz7oPfESQlC
6t6isxmVugXBjch3IIbbiwNidtTVc5usqLVE7z13g3SUcodwWdGzZcI8dHwIotYDD2TuhHnBE441
UISO6tjxIBo7DmClsnVZiiPUTOSF6xCYS/MSSBmEETpitoCy62BJHbmrRqAZZBU/NF/aWccMr2Rq
13+XEWMcgxroKhGuWgKIfoTFliC4NLgkDHGyO83ZK8vmzry91LvwG/NoVQ05fvFPldG1lQ9/YafN
OejODayr/jVHMgCQlg/o8vQx7YziYMIz5Sp6DXGUfSkYlE15h14gwK12PQOpgEXuXOGKs89jbV0+
Qq/Y8NR3KN3tFJB8XpCETy3VDYg+tgcF5YLWZHgZL7CfRbrHhpsUcbzi2cB1fIRIWjhFcxI8/fv4
2q1HR9j10+ZY9+fiVijq0c6fBy7Z+53z9TdnZn804Gec8DJG+7axrL0C5YY18IkzHR7RFmYEmRg0
z0gohQpBpZ7loswYOsxxNS6VAYW5v8Cy6ciCwcb1EGdPLzG3CQ+e/ZFtycz4+T+44OufQqRDogd3
2KmGbh5ySPyISnwra6G8NOYqzymYEj6X8diap4l9LAREb3vR2zxuOH0jYQMAT9XTKUiKzGvjkyvg
es+KByifaClCKVqSpSfT6wjiOw78s1G4eBAX0h3nf5s5ZPcAVnFBhpkdE4rffgLCWu6ggkEupYtM
0jRTUBfG7NbUvtalNdMvtQ47QsOJ2jHLwnvcMpFPmhuNlWcRCzrbzYN4uqDHKWgvf3PkWJ80gxno
43K3wNM7WsEDFmaT1AKWqIP/olLZw57uqLZtN8+gCL/kahY7PsOHEr7XIQqtJix7zqXwc1Li2Jn+
UimoQV/cA40BZZwV768KKXLivA/MJuc3Yg/cGaVtOPLe6N+MRgu26dxT1oOSwjxq5rX0L5U+x+q4
oXMwf2Mybpnimx40u3bng5if6fDmOo8kMjG6nkV3hEdlk8JbU8sQzVjN3PbI10WURf5BHXiXHVva
hptLHZj+ms5T/xs0+peDPcgS/abl5Mads/HWZsMz6pmVhOJLPQt+j+NXptdrxSnHx2A5a6zRIuRM
RDlHlLkQuArbXeSBrA8WntZV1T2U6sJzeOJYyc+OwqSVAzqSp6WBcL78SYkbNRS2UtB7qGPWsu8X
wx0n7qLXJwrI6HC46dhqGsFHEadrlOZW1wxn3eku41oQIcccOUuIbzhiX4w0aWwZQdTWh8sQdrWj
a3dvVZRmA2W4x8kjn/dfMxKTwefwrjbgKKW2uPnmVIQRwg2YtklMoENPB4OFl/jDtPn47EaCfQ9d
Dcarj3GVz3k3DKuv40LZhjPXVj09okPrvAZMwzqHPoqvpt8274sSV6T170VLCjt3KZmJZwjhM3e+
LanACXb/OnhN9ekiEXkysXXh2bxcLccmokzTAmxu8yKlaKbeDkodzW/xzz+Vs1Atz6PNPI2kgHp4
L4khGxRKQVwNND51cXZ58kUqDdxUC6/HorXW+tkKKFzIDY337ET7PbLl/uXoH8V//Gsvq58Ptt8U
TI4QO0ZcWfYWttxvY0bz862ppfbLqrqyS5fckmNNf1yHkElikeTjLZNLDXks5TbeIGV6N/Z7zt9s
D52jT1yHJtcegtpccQc7vaNJJzcqLHAcFLP6FjxVzbDoeVKNvwHU9VbJ7vJsb6uc690vrg8o7Y0y
q8etuDPNc+szSGD0gwpAc8Cm9wrxLD8ShU7XMzThoTx/ULTI9G2d0wHej3zcqQMq8fjuAp1a9dMa
Mx4loBcNV+2/BRNt7E92U1aFQQ2nfACr7hy98bTMXjkRknBn2hK35RQd5LYIIHXxfYv2+x+tRsB/
Qav7vvnCBu2IL5GempQQlR06gLHOr1PZjP6W2h8uCkQ7iaVbEVCFDCIotOfqYqVG33IzXsHADmmJ
3SMacCX9roo2UFNNwAI2aOAujpy6eEaVKL+oSwrlXwl9EdQvwMz4S9N+54kIqRVTWymGBJErSjN0
ifHGEHSy4OAadxWac5rVVLwX/rDPW9LpQ44h2atnOwNTEW1CiLWu6T3WQLYrXi1c6r5ZSIk8YdPr
7R5rsaAMdP+zwKFXJC8pdCl53B6CLs0eijEbestM3XTuyUXcgzdT4R2yuPM0K7U6Ni5unIJQv+YB
um5JTVXjFTDSa7iC5FGt2H7WHGy7qpGLnVf9wLzxIZjS/B3NrePwhs1g5H67vLIGogjcqYKSNO+2
TYj+0yX7OF7RtvYi2Eu4lQFUC7FplFeGhfwrXxQmlOO31z8WsQiMnMos5KXG9sEKwYIgpAw5lsvV
oQ4AKBkRpvKvn30Wyt0K3eSF0R0Fmdgsqzn9S6VgTW0rLZQPpLC42spNh4dS/7+weRfbAZ8twJ2D
xrNR2h8iyrTCkMEEyyV7mwJsVbHJJ3TsDax26nNlDSaEK4EB4206aJso73ue1HsHjXa8Ev687psY
cB+vFAoPCIxMQ6o7lWyuCzpPW82aHsMZNm9Uup2YUW0IhRXzpRkJE0RLQe/nOec2GYpB9jFDcVZ0
lns7SVyQT/wzGcaBqq0C/Sx9mr3S5qLjtl0/JOSuEZfXXfiXi6dI+urPjPgTY6wnRjpTO0z8C57a
PtjhES5tyWZ5rcZeNZKaXoKTFzZCVlk3Z4rQta+5WmzDNX+ox6P4Y/GBNDFUQDp5VAZTXsph/kTP
HJh25Fyi41BrZ6vE/GEXXvPUhEZKiNTc3wNcFQHjVwIjr5/HO+W+jdEvXPtw0htiriLACR/vZuoj
hn4vQNvdjjmsNOYWfg3+ytf7feFr7KnX4/ZzVPqu99NYyEXtiiYxghsFGrAAoxzJuOQNA/lLr0Nd
9gx3EqTSA72tYe5pC1pOd1vuCbHrWjHVzd6PHXF2o3MkVPcH2lKRfWkX+QCJxj23+PeQzGbFfc6/
iy02+ZsPwHebxFPWpP2lfkdSyD7Yu1p5daKbeRkYaTb+PmP9WdPr31/jKHpsMqcs6uHDdNc8skJf
c9Z+Y9mCWaIbfkArrEdYxSBi1W9HGxmcWuSM48RVAWDJkOgCY8pG8rt1AXjUa7K9sAPf5GbQGACc
taMfdkxySVijidMv4aFXQlAHpNJ5QxjetceqMjzSwIbrD8LvD8sXL6EuT/W9VpygnhglrxQmAhC9
2+grM6ecoz2S1tNtTDhHDXXqm2R+F6z0dVVLNBl6sKzw2WylbRFqd1y6cl3Qnr4aM1cIHIY7l0MQ
ugg0xYo0P8zEPDESMjOV6dljBPpB9wUN6Lo6TZcZmo1r9lpczT7dQhwEOIzxpyEULmT1AdHFzpZ5
NlmQl1xo64Ct4I/2tmHh5XSHSkCF8Z+P3py922Me/lVqjO83PwBxlqgIfC6nHJXJSJqlihRz/LWz
VopiFWjhI1gxHNOAFyIt8JFRiuIg6JEXr5dBGZEqESjbiezBxGB+355jef51yBRrv+xOAk3QxlXt
A4VCDAB7Quj4WfmXApqTv5/3oX2IaGCyUnti24ReKcIwZJOpRU/s4Djv5VED0c7j3O9ovxIXoiSa
wo4xtALnGyn/4KHhgaDf4Dt39KORPxgdnrUt87erCj/xzk9qDrtET8NUN6+KY8KF/oaCBi/m+K5v
PvgNskaxi1ZPPEsM+nIzSBIkoe6QjfAoXWIiFEC6AbGGTGopuoVQ3zmj8h/jf93SJhcAGcNWnB0a
1tlC69Ye46ENfmzin8Ik4LC7lRyt0/JOip8UjzQ0XaBjU8seITQHngRM1FGOX+OzH+Pe+PmgvwVw
w1ebDoQAVar57WJOxHMth6KNtw4Vd19qZpXMDB4uJ4oQ9cqgr6Rj5wTXt/G2Mtq9rozRHdjIfRJn
eTFBNyCoEsShnZlbIxIaxFMjmo5QAL+fpOeOn/uqG8DM+2bficSP62ruTuFibWd+YcmxppuComZu
KXsNq+/Zx/2ZajW/WtgRZLmttuYDV3Xg/m1Y4U9/U655ixEjjSToT75WKJJArlPs7RTdTE93szVX
DaNdPlHzLHvfcsi47f8056A2n5B+bs6zNTIyIyWMXq5Sl3OV9BtIvSXxvqZpn5MeUBQ7Y+ZeTqtk
NHd9WUAvzsy4rfgeurvheIj2zh7nN0I4pUEDi5l9gX6G935bWKz3Prws0g6QjXpsl35Xnpqcr68W
o562l40ZDhG4D4Skuk6lCzsia6sFibVgIcBLFvxdqqOar2I9AMsEi6Rsxkh29XxYye7iUuGXq5Cm
7rFZns9O7bDjAR9sxI4ny4bo7qE0WFJkQaDDK6uKCyVm7N60WvP6bZB5Ig9wmnPRHUYSeM7k8RhB
YeSe763IEmN16rTrUt7rBxgRHywRgRPb+5IZQoWnMCTJ7j3/u8iClUeyeSlspVJ+VayzNu4yGJdn
2DaIoXaH5uw2c8lKX8NV3xKxIbks8+MHQ8hBaFjgeLh5lvcgVuHH1A29Qmfd4a0EeMtXiJJHVzbT
YFdtzfa6B2Jw13fSXGbXKwCp8F1auF0F/yi0OO7ZtsyHjXLksBjKwxOGm29npAI/HHC5sMmRPJrV
eJZHEG7/2b4R/hA6FzoGzKVkntFDyQ+a9MoT/TX81/I7GiStrv77t2jQ+cOiwt1w77RU/bsvi2vE
k5mLSnIAESzA27bglTvyETCFFm7BJzVbFeB6xLGumYD22BWCGsvLyNEqGszRtyyuxqABEjLV/Q6a
p/Y2t2ASepUBG48cPdoYVax4DQ1VAYxEtbXRY6slMU2BNTkkGk/hw24YmZYJ5VwyhktGtQYi767F
TAIFJZwtK/9a9nmATpm+R5Ldtd/icsDHC0uX143Wynh2l9T06OePXnGObwknBSQMEwMvJg3QWR1S
vvWfT3PMLKt53syGENjzXhSMJ9vlidAeIzsm3p9+SQcR0kwsvHi7rF+5kvyLA3J38PbREY6GED4y
PKHtm5YJTRpo/5JPd2vcohKBagQelqb8Ci0gvQYVQCnoruonf3EpgjGOW2pl5oAgPfiVZ4Jrk3nU
DB4F53mxUrTBnoKrhUA4H//e2NNRZevjNt4b0gBZxad6mBJZXFkRFYKvFC8ZiegduIAXfe2Dstn7
pIK9n1E55egyPOfr9TIHbOjDtyarM6W4Jf1BGk4N9ngUUcoUYkhHFaQRG2v60qf6UWO+M1c0xmU+
Ap4/2WF5Qes7+zZDgwZI5i738fhTGP3rSi4yTD9rs2e3vRzC6x814XtkU2Xoo+LNBIT7dNtvRnyN
fwVjikd5XfKR9XucCHaIB2wfKKxoKru5qnd2W8X/UzeKg0vPFWDV3yXaS4blgdx/XJlq5GWoR0Xt
vFD1PRrcrgAihj0Qi+wDvNIBZuGDzEbYSeNVOcgXWx7+Gqpoo7OKVOMKHoX/p0Nhbf9d8iDY1Dot
nsemnpGOi+mZL+kzodTcxejOPSeIIezjqow4eqGSVjTZhv7iN4Gi8wsPa1x48Nekvbno9lAvkT8E
IXFck3/3Nch+HiIA8AVNwhZrvZcOhnsSpOEHuN0a5WCIArlosfMiFuyxrNjVzyUAgtmNbD2w2xNf
S+2vI4d1cr/l2Rk1iVGpHF9uiBPZXlLBIRoo3L3TxTWS2EhTTDKToHkdNMIqkxbYEfFVl4TuKot8
vmLgyavwC+CWKboLYgZvlMfJ7jMCWqzIu6XIlNliVP+C5cal4V8m1J3FHOPX25RFkrIW/J1mx50O
K61OzUIpmb9UhEXOgH+qsXXc+k9Q9594x3z/UrkgYsOer3ZoymH8h3LhJOSOuZ8BfTOBsRZWH/BI
+U2mmZwyTvakIzLMjyYdUwucJMIJiRQAiOwUwn4eJjeoOBtXfYAJrBy3VfVWU/YAjvW6pRLXX8MK
jFjfm3YU5ps7iBxlDzPkxjsqRgW0U9Eck1g5D9uZXoP0a5QT9EFkIQbsrt6EWxW8CB1O1/U6qGDF
L588hFWDc8VYmv/S+guJMYK0L5VZRVM4fGmjSltgJl3iM4HCAT5+zC/VW10kv3ryTvRrL21ZQBSg
Qcnwtxh+QwUZjArUCqzuPTcEIrrsy4JxCCsO9MliXmmmPTMUdYhTebOXzXa9MP+ZdDx1yznMdbpu
Dx8l1o9mGKnrgcTduOGfpR/MQxaD1/Q3nXtBht/DD181KhRp11Qr2d3q3TX7qJCnhpZw7+yMUMXB
5eA2N0M3sGNvEZue7lx/XjpkgB2zAx6XUMGmU1L1iTEYvvsmodAbNFQ/HOezj4qfkh1kos5pYh4l
Efn9sEyINLVOS6o7f1UcsNU+Cr9jEwj1MtKfR7i21PGe7eVAJ46INpTa7jEUMe6FxmQKhqF+YdtE
Yy84PLDgUU6aDTVnGEi85+Kq6gNWJDmul2/wUXYcBvnF0A3eW0mCy3JvrMoj9kK0njydxAwF0nji
h78ZSNGVN2pU6DtA8LLRj7eHJv5+uquTzUaRjkMNFaDNqleiOvCaGNwMjXu9xh2GGBpVEcTgwsV3
4igxPxMK21QEvX6fkMn2tOPficv/e0DxkgOVYtRKlp/8KM4h3LuUEk8z7j2km1ulBuS0iJY2FC6e
5+gFEjBTiTNvZiODMgoiIP/hU3IMyXePIk5Wgxi6QuEgfgFdYQsKlz3iHLF9CvABY+zo0h7x8JqU
X1FNi4pqr6gaLQo6cDRGsD7s3jQ0leKmYqq6Dt4dkhtHQSuzygcDVBhyjbbBHo4ICK+gE27NibKc
pijXU2x05IctVSwEFDijMBi23KW+rxt8JIEBjqy5KlfwQ3qDvS1WImdYux5GEGYLUZw8Cwhw9CAJ
g8y8uGFsm6QUvuV6qOXInS6kWF5BjZ7RcX2GRnEg00X+1WyYP82JFMEcL8jG5AZoL/gH8sTCB/e8
8i0uuKgRgzb4aPXqmov4fQRvpWv1e+9dqmr7pN2ce0k00g4W/ZKOPKxNAu5XYkrK8aS7VyiYnD22
LQ6S1UIOb48gT67KCMWvXjcqTULjoUReaM2mlk2EpP1J6N6/18eqLta9moDxgl182Ia8yjfxlhUE
9cRCcK1whkBhgRQ7a/e83+9HyA79Y5wTCi/YQoF2cKZC0+GQVVBHSoT1xQiiQGNS79INFItXXaeq
z5mKTlsQPTaIG3S7g1hzJQoXrcCBpOkeamq3z2tQBHekVYJCglCRej0Iag64UpbLKPmic1PRYHgF
csLU9PZ/bJXhrGFffffhe+Z2TCwa5iqqX0GN65sSjpUO+4PJwfdC9HXUqUZCVPWj5WkZt56DgDeu
XD3vY9P/rmoExfnzzUDA9Wrml/zo7AWEbqUicvoEGVWqS7QEK1CV0baavMs8YxcrwD/znRmrbYYU
f8t+sPJKauHhOOV0b8plTQL/tVO5GPp/ZTAWdxGRbkefcv/hZmOzQvk+lgBLpQBbmDQdkM+hussP
WhHsjbr1Plfks14q05WMEJLZW+abOvXBvXVQ6n2ZuZV7YUz76RXdyk/LhvItnyKRHDSQCY9axxp/
sZxowW6uLdO8SEUehVYPAGvcpvlsBSrvx9oCrrr1lF6i+XwEBfYYohLhyNu7rRKOYLX7g06QF9Z2
/54N/FRMAcaocoPRmVe54AsSZr5dZtIeMrg8J5Tg5VME5oSsYs6pHDteUEUG0p+KeDgrSjQY+MWG
UIRGQuHDrT72MJEIA3TZqo3K/Ojm38AujCQ/oR68bZoEkSZh1WjpT3e5r08ZPKjA1PX3EmnvkZuL
4oK1oM0aqIG9GlgP1jzkw/hGrFekgRNGJVH0u/tRqeRB6804ONIHOjj7Z8B8OkmZBwITcu0bAZVy
2L59vkEh0Mza06yIMw8fRitQR7+P3FMJxgTEJ3BpDldIa45IgNRqcJtxyVaJVpVDe7T4n0+BNXtK
nxAjmNdKAzH9CFee3QGoddGVi45agbY0exU0Tx5WCQAuLRzhCMm8gB3vfIDLuvs7TnghsGiSNejW
05oimh+SWQy3QqMilUpkYfmGEIATumLwzPTh1vKMLSAKW4MFhDfYNDfue1OW+fL0ywIdzbm9azas
X0Lb2dC/fKxmDuJ640PsK4BUz74DBCPICT9s2sDITl1P3YOmMp9Pj6a+X0N2iC1LvsyFyVWYsLev
g/7YK1u/3tvcdLmrMeQCg66unjVl/uLNQu/KkCEz6Y2CJme+kIaLwP10o+MiJGTx3U6Cq88r0hkh
S1wLINR5FJy6JxzxcsWdExtNXya5sY2sIWDbLNqsNQ+kAWoE/y8OJaFOgGVyhzfjWp29oRfJ2M87
1TRprUtv8AxDzklD81lwh3HKft8g0xn8ctAUYEmvN/T2/5NLAuWGajcqiXqOvt0bVKopuHGADDXN
8L175Y1zYyTn7mAG25WYS78qK1eQn6d5JK4JGI7zwEKfCdbAzw5ySfl3pH0nGXRAFam1hSwX+vco
pq0FTzZu3+LwwPCKnR168JlFWDSMMFxDN/PXamHMz4+3PYdCp/hGpNHGZ04ldH+xbG8xkeqnFGrM
X41ahVAQS1L2LQJZrVlaigh/Yc0GesOKRx87gRy9gSF7fNcAPESd2Ifzmbc+0E7JAuils0AWUIMa
9bkTjll7iotEQgbcRFRcaZRVtOSwQ44GoNTKxjpeWzJ21DtBR1n6uHsEu8oZmBPpHmF4b7na5XdE
jGuSJP1CQOcEagJVzDT1OxL46TvPYquzycF7qJJD9ekv4/4mr1vVegdsyaZC1kPdL/swuJ7XOG3F
31BpCW7fS5yf6inQSOTzB7jAqIYL80/4aaO/qUKO8KprsJlNboHKMH7YjxZdhbXeCDh/8+4+rULx
aQYIqmKbDXEFM1dGAhZF7hS3yvvTt8Z0dkcYlXbjixr0lozSMG3OcGGYSe1jekh4JUIqeqeepSIQ
bShJ9I7ebvXcHNBsrbp3jFjPqw0ZewMDFiI/RdMMKE6dJqBcc86dXt3bhQ96j91YwAW/Hf9iRIz3
eXJkOkXD0onAt5T17o/lMqFwLKujl/YTggLA0nFRn3cvN7d+Jb/vaTeeKY9+KYjBJB+0r0rWR90Q
r1ItgsuV6OCPggXObdkZL68UKkrImy5NVPwJjUSJVo6W9JipGQcMRPEDm1sNGW8YQIbezCsu0/PL
zSGJhznoHR9LWN7SBCb8moof4A8Xm/zpUnb4vvRT+SiuMZkww1tWx8faYlTOvrkC4u6faL7tIkOH
V0rfyXodOlvonMzN/6enj2m7KDgwqH49Jcwlk10S2HuorU1Pt0hBL0Yp8ZcRiDGrj831kHUAKWCj
xYUt8nj1uzaXZsOPbDWXitdacUDqdABKxJaieaOIZlK5q8WKfY3vwR9eaTpwKauZcJ0yyVk9/TZz
CB9noa/XNbwuNS5akB617W7+QIwIdbiPnifly3Nj6rSpBEP3162GcTf+qHghpEpK8qTi5A3uXSJH
2R54fhBM4IC3Jk60oIQwvg2tUipk+WPTttgnyGaZTy1pvo8QO/H5mB1+SNr74wQffBgbtgjdYcYa
PSKkuQcpdT7UGfMjxRCU8wTuNFqayEfPr4FCdGzc2n5P5RjL/gPdyfo5PwOt1F4QrHGjrqHlu9C8
TQJWM1NzIrdqtenbdd8t/wzxaYvAOcOWIHtDJnvNpii0wPeb0MQPpgpotFl4jkPb8udszKe14bLs
MwUGncRjp/rDv50pq6f1AJAMBSRFhGLHoa7IBfy37+JT6mj5Ce6hYsn5gGBWmXvr3dUYMgHnWtUo
kVHq0VdNUJ5xGpPlV3RPXqhlThcpzO1iSo+v3uFNT8xsQ9OYC0hzkBtrm2sHNAG4hdJDgwvZinYg
QT+OC1obEJFtCSqOaaUrZapsxdkgPFvdI7hXI4ehTIjqW6M2HUfkljXmGwxiBKT4TTNEGb58ttGC
Ln5im/jNrFROnHMKqENz8RO/IWws3BTBpGI/q7WYUxDzm4Hxhas9CJvWepsbqlY1qcCYA3FrRYfZ
WDoxcEjaU93MypQRGysh4MO1tOHEgYDqmoTOrPJwuZqNT6sikFNVd49ATA3vJn92BCqRPVwYI+oz
11VUuWDCNSh5OpArPl9Efvvt6ns6esd/7dfFV6SkoyaFdjsgAuIMGuckR3nqycl3BMnHhx/2W5Gl
EIpIJsrqRq97xyrYLP35tnFTGwnCD9JvmW6GcQN6LMgVTjjUk2GpksT3VM1JFFEY7iuJoraouOsU
kZyRgEHLNBlv+FVDmSj58BQlFt44YRATmiBTIF+Gz9VA9N0fBOOqDnVBb5Oo4IK4c7S12AOmgPEw
I7ijMSzC6tqfbvRDMqv6fsAAZ1g4LAg6mdlklm6CCrjmz0xhFUA8Tj3KEjDEqwIYwZmh+/7OVoUX
wrFdgIwlGrDWuzQRUc6xMebIJqR6AZnFuZ1BCGvby4wtVRHMrrXXsjtM5vFo545MoNNfZefzzY2b
iW7ApyB04PnBLK6v6m3xZ1mQzGNQDX0SDJr/XASvrsH4OM0YyJrglu1I8MTrQoqzEOEi6hax6Uqb
iGyIAkx8Ijcm7jj4GVQs/6axTRd2BdREA4vmvRifASPClxWeuZI7Ga+Oa52LBcTYF2CMi7EtPLn4
Zg3xFvD322nnQs+K0H0BOQxhQ3GkD4hwKIUGmn32nCBJ7LdlD1pQzfd92JzQh9MeWQzGGNDl7f7u
Jeo5X7F22Jff90m1R5my+uvw/Q2GhUnzUM1aklfUeVgTSGsL+Tcq4g5cjqHuTEJtIcXxbKd7ED7R
r52pcyxXPrF5LZ37MBMZZSujZGhL/ygp0nTK9fuss34+aG3p3+TXFlTTltoyGUjtOjxFOm1Foj8M
ZyGbMFrnXkV9yJ3jyUk1+cGzHqYdUCdyZr4CeGUp1R2L1YdpZ5zNr+DC9uuWA1kl1IFyHO+t7slF
ro6nKnoSJI5AfPxIDY+8wT/xdeJ4LXmZ6+KIhJoTqlPU660Hj8gClRFq7i0neHx0w6/XVQYaMJR4
z+CSTpSFudVZTMc+p9l2YEy5H/TmrXKO34w/UKT8ncXSblYSqtFBHZl3/ipmd/2JzNg7fx5APPRh
ChOXFXLt39S9HUjnDXmaArcFBnYvXyV8INPfQ2Cgx1aUIhr1nwR8L6vUiwIx/rtopRuinwuGYaju
D7HBbrj1oZpo7WiEwh6ta/hAX3Jq2nCjQjYZD6QERjUe26gPeOKfKI/4sla0J9cZ8C37aqz4T7ew
CJfPjAGuB50+VsE8l6GHmCv6P0DxDhTenTogSWnMzLKsVcoG5+n+MQ2xRKs0TMSVaw9NBBGtp3aC
3XPOgibnqtpS0waRD333172AlhwjQg7wOHlsTh8SdogIz/HZjEOI8f8fA1Fh6s2+Ya9/Kv5qtf6M
jUb58CE/hH1kTvjbz9XcSOrHXHtTvI5xkHnxUO+5QaEFVmd6LssLH8LxkMa/CLMU/sQst/DaYfcx
ZCgc1L+uGFpHW1cDD9cze1KjbzLTbChJYqbU64mlBQN16yGFXJU2i4+Hd4LHN8YFqNKiJ/L3gFBB
sTZV6mZlMry4snQjpL6t5olupHlHh6mbwLQcKIfp51v/7Wyt9+I0RO7szskNKG10Uzup9lVpsHM3
c1/UF1ec9szN2GFdFYVFKxgmNOTUAxwjKs9/6ihCYbe7a/O1asaY0JZMIrDNG3XycwVvRbFspWOs
y+52DsqjP68rUgNeuG0856UckPwz2+YSrbv7apbT9u95yeHlwkBvlg+PIzdjDIpwAiKPpJOOZkaN
9S15hwV3dYqEmesbdmjpWCNY/UDGrDG58l9Qk9PL9xtfKL7mwvMS5Pe5bQNSmAkXwht/OIfecZ78
gxRrSfRjSHIZBTUbhjKM+7v2t+xJ1xWyFhWyj4AqNZhigIToaaXyJcWi+mqOdHZQ0RT56acGHYpn
bV3dqfzVS5Ykuwjwu9qc7KJHrG52X8nIRzr6WWDmmwkfz4DgjSqGoNQNMUEAGKomn79j2c6+k5Ja
m9IZoC0GnhPBVv7QLL6UYR7Bbn2LJmGIUX27tZNiKhJXBpVnaTVkqh+tgdPYfOOArMejPO5aqqMs
c/tc57w5yl9+fGOAwvHwXP3aCQxhSXu59J0v2+65XD8DntHA2x3/SYNzjRtLdQh1wD/kKEDRidCU
f91+ALTIsyKA2hjnsBkMCo/Cxy/QAzFMu9UQWG6ICf1VToJjcjNL//9Prlh/OyIclMsbLvyOhxGp
RP+e8P23E9YLqlZpcGlTqWrYmJeePEGMgUntNzuE67O4IFOcXd3JDF2Xj7juKfIsBqya9Je0pYjf
Qz7qpiIkwrDOVL4oYIBOSN7e3LVO8G602Iy4Lm6SRwHu/he8++GC9a8G6YUnayN7BX/oohvknAo3
inWYFJOCTPz1+UaEMBv38sC+TxPlTBV6vy6Z/HF75mYQEL2NpPJXKnBrM1hF0d8pKQvJ6EzMvzA9
/VmyOxeTBwO/K53zxz15AQFeaOMbCwqGrMQUt+z33MY5tads5SyuxzB6NOQN4N42yvetSLcjr6QL
hzsHFaW+X4FL9Ii+iOY7Jja5E/Uf822EeGjpkbnrWPZZoePArUXeNszDK2DwCqxLGjSzRCWm3Pqr
+Shh6+5Qv+Gn3Y7pYirrS+cZmdsk4LQmn9Bnx4d0HA1RGdQ673cT59bMQ52pjDNC7GFF8R7outc1
14gpZZ479HTAGUqIiORiUkuB4sY2jGQBAVIoO1gTTp/VCkZRBWwhitgSwmR/sbU55jS0XR2Svz32
LWPXXduqiqWVczYO1Lrvb2XM1LwuwFQpHbkdmaawDkrgoyThK9mWASJEbaaINpysz2sknQL90NsW
lxU+3tOU3XkCJB9C1busI+SEYPCfivnvdyBloXZaqeWLkSLbTbBRG5lWh3WOcBrZX7JGNrlGoKYs
AlCKgO6r0p7NcfKDQYYGqipVjX4zdZJoArEd7X1tkUAPpTO1FEg0UbvVXrRzsHv8iIXxGkYNRTvk
e+z2gfvJdlt8P6jHRPkvYaZB7pTc+AW4zgQKs5RjNC/S4jigmAhYqNMyxIJXz4UoVv5+dJfJ/Kh/
7Otz0mhYl0bGQWmzV6OtjFQ2RWLWxlmmtWdkWB4D6bwTK6I4ydwk8O6rNjmbIgO9jGYYr99Ek39o
AO0ai8l0hABhZoYiOMa6PS7Px1ztTSAYFli5YpBUpW3hF3luoeye8xiex8PRFRHHhlP5j6ElqYy7
rzfU+10xFe77Cxrb+gcivfeh7QYniFqeOEVvzxcskG2kG3V8Ibs01nG1s5fwFbzAWvdY94yCVD50
3vydbl4CRxrYZxISNfTiekmwPgFgFTfxziEjWQovvZa6CeBJEcD83V+wbgm2fqz8s+8efX/wh2rQ
OY+4yMKbVlgX6ob2iI6xMvy9wraIZCZtQKW9zhbj+FmxYGQSJCO5JQxwZbIZ13SjaAGKLy72GdzI
3tnsCM7FKH1dyRcIiq+bOnSPr6i7LdJT4xm7uIUz/RY6kype6GPhHXtrrrzKyhPTDj0pWE50Yzix
TOqN1un7zWGxnQ3G2HLYEcPfWkP/DIKIiTNk44EKtGT2Dvqe0JKjsYmqA8MS3TPHzE1csGDKQiXi
l/O3VgAzj0wlcQrXcijQoz7jvpEZyrW42et9jzd3P/ZsQBa4e+bvoMQyeDc1AR3h0Ys6DtQnRujX
Ki0eAwS0G/DBEZ/ytIG0SAODW9ZNGLy9FV+fqKs9CJFJDCscWXdXqv+5f2JhTTJymJBVMHaja5xH
6lO5pLJiJWIw9t7xFc6A4krFFVQu4QkKTap28LGTTsXtNixvbhHR38GDGesGQK/wkFEz/A4CHbnL
xPsnV/QC4vAYbTMFzMXAsaNYhAiZQQ9QkGoR+rcUiZ/EgX0s1lcFxV0Clc9i2S/eQi4WcavDmhG+
Wdu4tII2ELghgfeedazLvd95VLFE903DdBZU12t9v6XOpCfr+wLcCQOpi96rMpcSwvlB9p9hMq7Q
GyzfmpXjvayHPWiqEG8G2oGPoXSR+Yfm7yiFZ1Vy2bMRVLbTEi+NlukSivcAiStbK3Pj4aQ3Y7NC
LG/6pB3/e54zFVPHMI7mbdN3fTF1ezIJJK3xb6Auc2xW/HcCd23VHfHevhI5ym6LbGF/sForEIEx
6o3VRKpnkPoJIBVgEsp0oNtd6jJJkKwnDdgF+CO2EK6dgiwX3FX5QgyAHxktilizr09YfYBk5Kgz
z0SAY3ykfXO3kl1ffiMyR1TM7rhevgbGGSfKdQ6KNr6iJU6O7Wte7gKFcH7ezuqnzCC5MmcD8WqV
z0BJCW7y1A5AjqYv/EPJ0MzqfOCKKnvmF1EGtZ0SUut/BmETEX8d1pgHA0sve9irZIGxv+4enbj5
2ySY/lDw2y1PvAN624fFaUepsf9V3KS+pR8ohWKmCd9Swd2tze94LP3dJtWpLGGtQwWS2CDWf7rT
hRP8HwjhIaBgDnD8BdJQE4t3MVWlPMLLYEP8TE3e/K/D1m/Ahr3U0vdajSTR+uE09i2Dz/3eUvTY
4hA0gr61lcVBYFEWL6xtHBeo6FC0RmVKz0r4+UewPPTFkRHbYtZdd6EojRJUSMoRiZ4FLCu6HXxM
tWrx+hKR+R4yYgOc1hfs+54/v58UTGwiJbQ+0moy5uJ+BWvg1Oe7Dwb0FzosZWpY471krSD/Ubol
P/7tUlmWKnWhPBWNIqLG7WwhR16roO7meQf+eHJePsOqc8GJdAEZ75LqyG8cow8mzJAUdiJ3OnNV
lq6+/+XPdSa935/hJNrL3694mJ+Fytqtv/5MwGG38dorhgitjQB6wUYdosSBPNWn98VZlI4AnWKW
+hmcROOMIRHAS1R+NSiVGmYaoehQueaxNbHuwe462hGKjPA6mVKXza0z/FSa87NSrCWgRZJwLC32
R71/O1ostRXSXHEu48tPghpTnqTbfteDPl9+uRodZk6FPRdSuP49k4gWxz01xqaaK+zC/fAIxN3Y
2fpUjkGVL2bPI/anKNawcWQ4b8f96ta6DuQy6f0ZqTntS5lq4FqdWxlTOMiSprZCF4URUW2BVK/4
zCgD3r7GydbYFj6oc8PKUxnrc5FNO06B+9LO6ZNsWk6z6hYW0gLXaQRmg/r7zlf1DrHKLRoHdRRn
9HIm8x+NJxLsYp4+J2ASNodrptz+rhqy/SC8dU0m3dVX7fXDauDXnaUBnAql2mJiWXXD1Usws8K1
uxIU+ECae4IU7Lrbatx2LtCTOuzgyHQjQKyEO8LK7299q6n1d5DTBTOmGwMHsgiiHW+kN85mSSle
OBwHEutNbAJTER0la4JzcUJtO2fMJ1XQpUFzUuqqm8jy1Ky5Gy18MH9IBMuZZLSyD1myp2uvbzA/
x/sjVNky91Cz191sGOYXJQa6mORc49ZtE/ptiwI+I4Xl5uw7KuG+M0OZ7TmFH7+EVcpIMrstU20k
mS6Z+/cZiM4M8ba5zVL9qWAv4Pkiue0Zi/ArfHpR3u/extwCcAPmxXmdUfo0O6qsmh7TvmigL7QJ
Ui75ixj20CCbv1FclheO6+l4GxS9mIh+eqU4JTADllmdG/IO4YaQRBVe1tKufio/uMfqB87+IaTt
9PQ6XxBcTFcNsi7hsTJ0lhJuaERMi8WQEB68qXlB3+8YCpzw/RiNQXPB6yPXrzzuXDMX6Nex5fTc
1+ljscy4a89eZueFB7+1PpxY2mv7H1jJA6rCkQ6Cb2yB2VUfpUhQDCYlWnjn86ox3FPQf2f+gi2m
rHFToEPgstpL54ON7FWQF2tBMtEip3OxdE7kZ633BZzc9Ty1O9AWI+DShclSAHEKMLtIpJCADbSb
hTsVRrzCOEHYxGfO+WDV2R8ZQOTtiQFSvO7Q4g9lqngRlHg5RMfOS8vp4sl3s33Glx+ao4sXvF0T
uOzFGt0QfA/SugvFPXg//hUwZLPPctIkzxvu54pc/ArDCCRjvjlON9I3Teo0QdEEOS9cMMAwGTQ7
6o3T6Pl/WfzHpxPwLDQFxme0pPk1NX3fFIMplUY0SlpZUWieW4oy+GS0rsED/2wubnE75VMHGJSX
qk3TdzcCMJEYFWdvRdVYapqZciUezjZ5Fg0D5vH9t42RIrzy74qTbasjvqih8fQ7nXEpemtrz+lq
PO8WFUs7UIGiXbmVi1x3s9+7P4bkKIRhF91yfRsscskCpjdfUH7CPjLOwbdbokecSZbYMqEv+yWt
RK0S2xdFqGjABV461JUZMvn1vH6gqM1h+/LuvC9TN1jPzdm4w+dOYU1xVxJTl5p3b2ciXHPVl5Ga
33C0MH5GJvKXMjXLP88JY/OSc/K9gHwEfQhvNsWDpUUMRJ4PiBMWjmd2073c93F11tJInl/bfJNI
HbwSnpi1cuc4cF22g+6ZEDOpyjqu8DdhzMq6bZUjKfrh9xU36WDkj09Pi03UsWAKVSVnbwdXjYOB
aohn7LTB9Dx/ikQiCxphKPsbBWyeataJuTOVGb8z0MP/wfEWWbbt8vyGqbAbkpEZW4v0dl19K/l/
VcB3CoBriMoBzJra++yYoVIapjQVXvdt9PBUvf06/8qyXIvSqjBpZzjJo8zTWPQ4gjH87s3G9O52
iunfvTqvKZnvFK1KSO1wFMvXez67CHPsL8dVB5jLiTaUekBPnvUncAWUE9RNT6thTLIayaVKch3F
hZJ//dH2BukA3Ov3liRrA0DZTefc9lW8CgGzDPBXmjto975hCbUqbuZFvVa5tJWRfnqOfTZLm3yF
KQgGyDkp57doLQbbaclHgDPmDPj63bLy19b1axm73VOZnAUNJ7fkd+IKZc0bkgeVO1tv/sCn364z
cCPiShWUHJK+fLsMTjGPEzQG66nOS2Ba3yTynMSeFM/2ZrJ3rFp0IBdsdeyHkahWE360eIe7EEc0
oSN6729fXIxUmYsw9lswwLygTxD2E784tj1kakK8OoHJ6HLupEFemOgjmwb7waWK37avrIi+L5aY
nrPhinAiQHtSQXNwHxGrkkv9C6T9/d3foANvqQckFM2pnJAuV/8bj/q70zrvS4XgAJA+u4FudVCn
sXjcCqDbkTMhNZPtAj0Dg+fwti/000OhAxC1Zu6x/CiS8XrAAaxv8WI03Ji+R0R7AAKlOWDE9j/1
EkQSnXbmv8yVI8pLiY3tq4dYqDWix3p8PKk9yWtNXaG6dCWyt61IibqKcCg0LXNytzb54HjrXC2b
0CJROi724G2OXqv5ra/QFNMqZf+Q8Gdp5CjkdWZ8DShaUbgofhg+WSDcOMz283meyyl8oi5EPpPS
WIzFm3aYjdmk8e9OzOk/BuUQwnFNHdkbBAqzORKhyTr6mMc3ZgmYWfq1exh1l9Lrqq3N0JLoXXJo
o+c0sZGzqvMQw+1nUysnrxqFF839b504PwshB5D3xHFSsIiMe2xzbHiJbsJyNNgq8s+uARin+z2O
n/ur1dnIuFy9HeNoGdz569kjvZVLMj2cSRPLEaDmpA5O39V74MH2dKrf0AUpDot0uWr1ft2cqUzu
/etck74HA3RPf1i4FTyMdiSvPZ3a0oXhTC8yd+YwhyKhZe3nzV7rBghficf7ro5OukLbv0rUDGaR
qUY4DTj//1+C8tY80ryACX55RoXQY2fVx/5SFqsQwBOIWL/wYhr0JTDTB73H68YrEwM/E21ELsCt
fGTYWLQsfxYZeLqL5gvYSmEnF2PPv4p3UaCWIApUd+7DNzCYhwRN99PsxE51ulDgEOmU8irphLBw
yO2c6+RoWJi44MYLqf0WKpoQFltouwoTnHmZHG58Q80PksVHQY4TcYHgdlr9SUunS1SdvQ+O+oIH
KNEsUg2dIN643vLnUuJoT/0sY/87QfJ1Csa4sSlH80kcZLZ2JyVO+Ey/e73kAn4vTXoZh6oklIlM
q2SVy3RgSN3i5WEvamY4Z5zReSH/GrftOg+Iqzl8Cmexlk8/LcV7cZMYYSfeYk8EToKSji0KWDOS
3OD6cVTAapZGSwuEhCWqaxv4iAoQKAKwBqu0Z2dWYUEgW6Fu0xeLAEtkWz4OSi5hhwdUA8CTU4aX
e7MMVqVY1KEbv8b7W3ZIv2SjrT8qLGgXRqt7ymWy468AsXgSWc/Mma2a2e+MeUgw7fuqsEs83Nz2
ioG/B7ontMsyQEYRL8jdXI4zkM/a/DO5u6I6JsSYENcf8AckD+HdZUpkik+XwoiNzcBmlaOsWQND
IbN3mWtgYTwC8SrjNiF5JZNfFjjyycYVlMZ32oCVgvxrQoi3apOATWGyCKhDQUcgVuoquV+V8urW
0Zcr1SQLQ+x+RA4wWrMEaJcq7tpsonYjmRXXUjx5fl9YUc6TnGGV/ac5NY2z7A2m1911LupbJtIl
RPN7YC2Xqnzpkmc31J+ZXq6OJCd6ldKE+nW+8tsBX6IEO2Z5EBY9GPelCcDyfI4g3l8IGCBnfOx6
6YWAeFRVsCSop9A/VHxIF2GXXcZYIfQoZPqvKylrxSZSUD2E7TRt8AyRHPAp9wqp1aO6LW5smYpf
jMz3qD7zLTU8e27sWyn4iCvx47QY/vwasSfCTM3Sl+fbCyvDYPfT2dmVczCPQd2DXa6WPQ3YuypH
98Aq0C7W68JNjonJQFL/8ZKikgLqvWPAu4C53fBqoGvdwxgtn9uTNHu7uVTKvav4XP0GYEKt/eVd
/n6a23pOLwAmRKonPF8fpr/z15WLbtcdDPi3BQ43YxtBFZ02psOTTj/M1NCNfFe24OBuSBg7WJFp
hXLRw4W9vMQ39clu62lDMosq+XVF4gSW6wItLF21CeNH0qLimXr79mmt9yWPGwz0+TsCm9JDvixO
bXurchUGamSoRGShb47el3gO3pTF5lRn+OfSui+rBBnJzP20Q/tJU1r7rZFMCweMaVSgEHSzeQfu
UlTQ1XSiY0HEULBOej4t+WEVsOOBX5k+9hLOdjnJl5WTg12by2UJcT08i7IIFR2F/eXL1aZwpzgu
7f3WDSlVVH6znadJH+MIJm8PEot/HuB1cg2tUnSlhV14VMSW56dhwWyt6965BqKjSgDDE+MJNxrr
A44EobF+svDzncbjcjP6YxqbZrXpWDgJFwqaXSDrN4IpbVU0UCLDW/l/XtxT6TxjfbWCuRwimon0
dB5zdwZewUQMcWGFKWKWShcTYf8LBS09VHkmH2ROxG+7fFx+GG2l2AqY9Ztn807UwFhX8pIp94TG
RRZ7bqN2PfqaNRK3NKDrpSt3oHKhKKQ4poQHSFddT9RL+5gY5YsZMXvGJTTOqesbeYDCxhmLOWFu
6ZT/T3kc9lcRsqupb5Qq/aVCQ/u3Oz9n4mBdPQIIG4OYquZNjVVkIl1NhH8vU7C4qFfWz/hKs7GX
txqmmvKxfzvqH12p42cewQqjrcenBy/HxGNHAkvu4x9KZDvCdO7GzOKBvqkkJh+bHtyolngtEPD+
dINiFqLcAigaAt8B/ZCh/0p0xKAIGs3fuB11/L5omXdhmzLutyGTdZUyU17KYhQxXqhYPHdfhWzm
HFBAHfEHz0OJBxpPoALl+GZ/mzbZzTPuQ53OJkZQdtT92IuT66AFW9TiHt+kA9V4O8uSZy5ETXEg
FOTo/hiQt5m0m9j9V/0i4Dh0DXwPHPDibymVNWNme6iZuCsVzA5Wjt4VRflIdmK/qpryDEiATeIp
mXifszlXuXaksV1CCI0uS7wjeF7iTuRmK+tnVRsz8RBcZGQr2inYcbozHBGNnXGVq8KGnAfhstRo
NB6aSEj3KKPNzIyvUhP+qbLUB7XiF0hs6iCwq5OK32dhEERcFfi+G74SP9t6DvTTWVrKvrvVWQvz
JpD3I2CpUhbujFGr18Fg5KpsFucV04EwKK4AEKtigC9b1MCzpfVMM/1f0Yq2jKtzbW7amHRDL085
mVYticdRPx4ZLjGp2uhXn8RDNvaxY2jq4gmQ5GcSYU6ZCDSWfrEvbU5QglDCeqBnww5YgmFobbkb
7WrYbUXRaWciCuC9DvKlH+q9NqRS/n7m1WUEtHTJaRRUj0gxZSF0QxPZOR/W2uvmn5z7EKXHlt0Z
mQunES7rKfT0PfwpKfKxgJt/GEjs/5qV6RTE01wb3RBn69crpTsDXg6cRVs6YtHMzlvwiWhMje0U
4XfFNWkI2jirb7BJJKPo9EyOewzC791pjYANFygHV5EoyZwE5qz1YtCT7lvZYGGh+lwtgivIZIS6
mWb9XvqZ5+r/JVmsxN23TQOlUupvuuH4SURBS8E4e0mGpGyoW6hhX0jDZi1bg4OvX3hjQqiuomFL
8q8dLK8vvenj7cROv2un2orDopmu13L6fGhgZKoCmmYuWar9C4kLb14fjZ4ZC+AXt6Gcjt1LqEJH
zvNlA38P6kpfKr4IUQnszxez29sDea2LBc2ci+tmAwjIt1t0sQObcbB6kb7m3CD4X8jfWqkiPtdU
dsz+dZxinRz/fR5+iJkT4UBVCf5q6AzsupyryM6hEYlzMX8inipNTkQr7nnnZtFKlMkYybeJySqu
SwLZQ7xYdbiMHNbX/rHWL0xl0N2nZZgGU1aMZBACS6zC0xAxwab/vqzt8CF9bl2TsXJnKnH/3Ei5
UTZ1dmVS5Pd1zP5aeESX+QkQK3iuUrMX2CCWpz7IUkxDHGKLJZXQTXLr2pj+FGYivv9UxvnDIUjt
9RojHfWFkqdwhA1pAeHx4okSe0UlEKzqHGoQ677KaZrAv8Cc0I7efmAKD+jeXfgwq4AaKY3G5Ufe
X3ENG6xusTcdCNHc7K7eeomZluU/uZf8lFpY2gh8BRE6HtdIMuiDVHh84JaiMiUwIE3z6KwCy3ub
1DOEf7znIlecHYBmVT3DHn/murpBuCZGe82cEUUf7jcwImM1Uw/lHfJE9A5AHuvv48PkuVORhvvP
bxsy/84345mbW29Cnrm70dwXWfqEZDE51BSYfpe1p9pNkhNyeF5kYHz4/plxo5o5PABHMkKzMqga
R6jIWXXdLcBvPkUG9eHde7gkWVrUeEgh4az3LUk3lqVIIKtWbwuMemZ+0IeNfrub2NFEpFyyr0Rg
3lFsy3HOIngISZzp77JgwFmFOT8v+05HFJQN2SFgVExiYhgchvKQ7xmPBfl8N9x9JeslMy4f2B08
HPFV3atmzmzmUGoT0YOi3mDNboZrAUl6bcYWo6YRo7zBD94W1dwRLOAOhilQ/WZBa4QuTfjltjQD
/GiuGQregIxZH6pqNJrad6q7//pwRrf4XHQG0LHlWP+i4LzDlBDf9lCygFYNntc2GYlgQ0xiRqpI
ikxYDIdm/eJ+U8umS3SALTrZlyMQGXZR8fcYiFs4BQOlyuZGIOpkdfJ1kZC6bYHZaeE4xuMjizHO
KJ5a9BJ2Qlp3UIQoLYoAIFs6bCaQNpyFCGapV9XWR9SrBvXRNoanB/k9n17qWW6uNdUz5218Ne3s
pWk1v/WxmtOx6g0pXJ5DooUxcJ6ErDgmYLcpVNAaTJhSmi1rzyhNVaVlglj1LFPDuzbcj2LThFZs
YvkzL+Cu8J9OeUIsJJbEJMwRrLqFV40Yp3M5YeNbQpj8MC16IgxLbOS01U3jpJGFMrXjEMM/JjNi
A3tEKA0OE3G5KdCcPmN2ujpX4y5734NKh3BGkxMPBgPn3lCD+HgLXRB2JhvU49xxPt7wfYdIOEYQ
+e/vwzUaBW7vI886+wbB+3P64REWeBlHYl/eDnk6gUUZDDHdGMOJbUxGNnyvlQJ5uS5rsr8YAb8I
ggePIEevNnEDkEn9egfoYmOh+yadVbebJuXAUk491dLBavrJoJlYVGxNuTPj5nZRdx1kTpN45VhU
PdWN9GNpoFFrgBx+GnbVaIIfREjlXYY974pIM3iOZJTOYbKZptdOWuabdbFC127g9VpkRL8HQceI
HyBW7s5NDvSEl+z7wPnVyP6em9Wy7P6xosDplR3/2JppWp59Et1eIf7ZYQvxYrvpLWLOxaJEpujb
6ncFCxF+A3u2YqGx+d8wS8MF7p4084vRLSnckwmdAs5rkJv4/rsX5JRWDdaJf46mumm3qGro/j7j
zFCHvgeHVOG7wRfQZgB8t77CdxOSS/3OVgCHmdSP+sMKwzrvyew87fewF0fi9uO3caH1QLQcgypy
2GlpSk+AqOlJkDjUWvIr+fu3ashpWXxXpeRnQuuQLB4/APGyJOv5EzesITY+1inJUbWuxkoDCYVJ
Zk66KYrf8DZyWA0MmGu9ofIW4nAjSzeet5BwenTa681UNOZJCMdnJs9Iay9L5pGMc6NPJ0v2a54+
wcyDZYr4joOO8ZajBUJKiZyTIjuKrnXpvinAViXzgZGk+QnzceQbKprnSV1L+UPbNsEh7KWMr69M
Fxr9eHPoVfABemtFpCOQZIj/1Bwy96lBQostH1OiSoEBfixDkS4EnLqnlQekqOEWxFzIhq9trqnN
p4hcAwRIAIJOA7qmLgYOqjRIMJpEUjU7FMxNbViu4o11wHpaJaaeB3akAzOWGFpYwvu6gY6JkSfA
eK8nk6eDIZe9cxwuPeiBA59OH+lUemiomFzcUF6HR+XnONz/NjJsjvX3d0SYkjigGUicfmmZ/PNn
1znL+YB/wWaBZCat0kWJlvE3qDQuZCaAQNeNmGmyqBWVzskdytSoNU/EYfVkJtBKVXCA9XN7kHnm
LTZgeBccigZLvWNjcC5eGRKQXX9deg7LhWrZiWTLqnVCe+1X2FfJt0aG73Um58Wa9UEBhc7Mfv7x
Ylpl5kQgQEnYzCOii8mihFa7qDXFMORCS78/yx6jJ3TYNvJ5HpyOKFyrN2V+2/3bcS9r/hLdr7AQ
khyrZ7/xTLZEj2i8Uh2sRcJ49t81a1RECeDZY+YmSjlrJBHq26Ks5DjxaWU0dR/0GGyk8BRsZAte
CcT8RagHvOO2iPIQIgGvNzNxn+zBlj5830+EWyRFSJY+Zh8CO5Icwv5+/TkKCXQRDRqxiIvl1YRZ
YdM5emO0MZx2/7qLxW/ocNKrIYzR0hTNlDTaiNK+HChAChBnay8ljjbVWP1qvILbFK9A5J47HkvV
wfIwMZzHrb/G4GnU/x/zO6zS1gdUHUAgcFs56nD3Q+Nfj/Dw5i7N3oNpK23Bgoeel7yLHLrpBQ5H
CgNcjgTCdQd9zDmjlp+S3Z4vc4rx1yF/J6T2WnVD0n4WAikvzCqPHqsqCzMCGZeoJ5tl/5l4ACxp
lEfRLCEUkRhkzu9aDIMh+PfcVhARDAKj5Z+U9wskQEk6LpVNj4U2fktzBsmZ6vQJ5+LwdzheIWh8
zllKW17sS85m9ZVu2ly5jgzXDFhdlY1bsYNr+IBiKWDnNDBx6C7xILWSiRDvtPSz2kiHPxvh0GKW
BiUBVINzSiltaYw6cfqNIO4CtqA8uo20jrhWVScEh24fiQms0X8VX1l3nrooL2yRR86hcvI5ArPf
Fn534ImPngShsT1rIDm4ORs6b5xnUQ+tK57sc7NW2Wd6wRb+RzDU1HAvR9FvgeqM6YThnK0gpXWA
mhW8FyDGXA0k4zgK9qlz18hvmRzR+tNzaf5DWecbcfTNKwXeFfQFLCZOQtheQ5TgRogPU8CK/DvI
+OkvDO8tW9HISNnEEV2O2JyUtePRLizgFMcIlZvoaC26+9j/LOtjRdeW/mu/0z/KMluqKjuAKJd0
cq8edGYXXGc38216BCINqVQj6+OP0uF1mz6IrCj2oTnw73a1sg0Qh7ktRgYiNWDZKVLONvTX0ib/
Jss7fbqI6BIM5hFmpYl99slL2mbz1ynvjTC1LAdKzlCjZ/jP2xd1zxSmGFrn5a9S+xhonZ9LAbHa
rCS+HRytL+OXaVrQ7g/WmYvxm7y4ao1XglsOQ4ujDMBKxkE+o93eqMQ773wbPEEyNRR6x0U4r/Jt
S1SOUuWD+b9FYIs416RloLHfCe962SibYR5By6ClPBU0ioTEBnOnNfyG2GY3re8oi0G0KHT5dUpV
LAhA3Fv9NtpVukCjlbWacWCsBOvPMd5lGcrpVSkf4ocf0T6mMagpsnYDhp6lMSFOcqyXxwl0UzTm
ae2lU7MKii+H67A3Gm2cuGn2yoo25FTBVw4Bn1s0l2LAjg7oEIkMpAOLw7Gtt+j9/r8ORS9RTem3
HNdVj9Mo+h86j5y1g+3C8mqW2cKyA0DT611PdV35TsE46z6ainEDdtgLoUFYx891bRdCMAcjoUaf
u6qB08OsIrFmFN+oPe0bDeE/cDs2tpiU6lTG/q5l6aJSrf3vFBovcpBFLLUzwgq5Ul+wAGi4gQ1y
Vt8b2aBwwzq6722QnQovXGj/BdOObhE9cH+U7XV2S3VI0WjvIlXXkEahQAIjxGcXCDW045zcZeq1
g8q+SgZvDHzHwQ3gjF8t3ePUH9O/5v2Z2tC22yyDjrUNWS6hBy/b/IAnTQM5KPbXDPRvHOinBhfO
/W7q1F4qKNl99aQNqVXVTIDYbRm6n78N8/NyNoagWWip3ecr2tSDLAJ2wh0VlDYMW9GX72+ZNTLt
txJKVf/VC/kNSfW5gWsZgh9xfvObpfmJYnaDz2DMCSWHG0iNYosVxVSJwPi7OSnwVilS+UbN7SmH
6gV8C3r8Wzu4kJ7IgKpm8MX1VLU3HFk0OfgRKnjZxWDUymeFXQPJBc8lberop2GBC8gvjhTUsv3I
o+04L8wI99L1Awzd0KW/DOweOIfjE0Af+21coYMTZqK/4klvVLSLsgl9kSH9Jiyt6hvTOyJkQ9xb
hFXT6I874GERUpI4WHDtqdrss347PC+/W3hwCoQ4XbN2xiZbHvgwVINbzVhn24oB3Ibp2vdvX+cK
M/RzXrjCkklBualNaAb6x8qk8urjsuFGpu0CroYWVl31Ek+mMTFqqKBt6vtsx4eCqMUayCu8/29r
J/ITro9EvUe+6cU+vTbHJtXFJT4k5ct/4445YPrAs9wm+bxxKoPk1QfQpC9DL4noJoxNfrCBzBuG
h3qLuEVpqpHDcW9JdjlOwkrie30EDazIQVUAmUt3wjgzRsTQG4F0akRfR2BvRlfow/dIg0a/OEM5
Bx0XnczzZRmJsONi7fngmfzf87ZCfdhYHgnky2GcYPfo0w6C485LU92W5XxOmFDycZbRBgLt88ck
K1aT3guP+0IrdZq2tBkI36gUmpluNWUyCuK4Q72l3mBnIPnBYwuvtDlfTy1p0IirHaALSWXPaJ5O
POpDExy9i7geW/KCAqANVZfVVh7tqLNZ2pW0oDYGxRqvT7yrzIA74rYP7/PVx8lTM7rPDYYsMfPm
boVBdMxAXg51I1KsZXun6kM7Ye8NLDsrasoR5a9rhVFEU43TFUfUQbp2i2wIaXX4lyynGpezuzJ2
LsTuA7xZ3p9X8twggqoy80InDL6uhtGJgbvuG++5bXeJJiIekF2mAgs69s+A7O8+D7V1LHsqnw+5
uyzG9quORnKupdBhbtH5T2UhfU/nWku1gRiBFhCTJeA9oCSm9uFq6CnHo2BytgzRAiFLveYSOHon
MjU6la4ZJkuA7lDvlKD+NpxADcFjCJXM8lVvNiveCRYoIc/avu/Bsgg3D63VJMBAWZLarA23f53N
v8mk3QqwL9fh++GOWF8iDc94B9KdU00f7Asi47YM4IFoXWAuHQWgM26KIdlBNSCF95iyAbOemcGK
UxAlb6PMq10NuEyv+ImazAKce2ZVzo1oCJZuq1p+IOVTBWzPqvqnbMHrgXCaEWMY1fJSYvfT+jTH
5yBoeTw+vmMJgKZHocE80qXllYnlSFapAtB29dB8PNOLpSrBquJK/yWpHEFK3H+Aog1ZgFuUR7pT
a/2e/bJWrCFDqkaL3m1hNU+I9udthD7qe1FsWwSp73CknJtFGhxvKp781xkLU6SYjboQDMSYrHag
ATy21CFkDY7rbhbVIc3lwZAc2lv9dGJnRvTOy/qvTsiFFpgD2PDYs99L7FJCXbUh8AiCL03qqpta
SDwLrSmPKBTRhIqE7CciFTGpKmod+MZGgq/1+AMgC/1WvU9Ad+ijokWewF61eQP1w+yTFp/dmm/M
JzSSjI8Y8WYV8Njr6i2L2nzTlg4rDKx9lsaluFFMp/hIOWmW5WAfACniI3PwB5c2+nkCNKpsni2c
OfEc0JlsweHXh/9c28/49sJvokaWigJBmoDnjnF+FARhmAoxPbK+iO2OZ73qJ9Fi6vskmilVitfR
B6ebtrON90GyCaCoX28VaiiF8dmFYXDuhBO/EPddT7ATXtfMday65NpAFKaplM5CIloN3iVfdnxr
wQTAsAES0PgyUd3RYh0VIDdXs/jxHyecb/ukPKHMhnJ7m9ILK7dTSwHq5peY4wCEEmDwh8ChmX5+
p4SM2BL67QpI02uiwdz2U0XiHRg0pU8h0jDpprf5ILGYghhwXsHSjt3CWZxuNHIBPApfEaEVYx4P
awiQV6dZmNIES/aiUWWR5Fq/X/GkKKNYmjJyUQToQw4nKkakgEGwHrBSgtiG6r67XA8qY7ilMsga
q6NH8VFHaju4aXaB+ZZjZwNQBrf0WtLqBeQBLyg1ZElASfGFtAlbkJcbCt7HPyypMJHeRIbjQvfY
4YTNkBizdz8qhSsnnTI51MMvyT7YUgftC7MgVJPN+Dz4WUilEcpIcebkEQohHg4gQv6VTo5/aTRa
s9Eol8qXzpov3G56fgsDB/K4iGBhFPxoNW2RBiJ0jaLllq6tpa3zcO3UiNHAlZqLKSxo4cChPE8+
c35uUJJ2zLi4+rAG/Fz4wBozU5emJcbTLfWSmX+yFaq/SDqArwn9hJNvctIA5oWKQArNi74d1Zie
ozXwHxFhxppSbnZtsV3pTTlR6TTX16Ui975t+bpJU9+ANJFC24UeTDHCARa3YwdeM46yriIv0kiY
1RJmYUZOvDdTXebK2/bvteP0bhSjEOMqPnbjg1fY8PBGdmpu7PxiqcDtlQyEC5OT4cv1GzZM7atp
2B7oyrlQPgW3AlSpfiJvuIFdigpju1RoexDU6HKT06dijtO3wDHXxqqh3Dto4HdrCUgAF3ZC+whi
2pV9LClphMipanMxofxlWHZECU9jGtVkEP7oISd4It1st9FPzISnDKMr7n+sekABbGI2bv9TQvsg
tCAihfh12F66DqXOZ2H0sst/cFUnDf8nyPLMG5hyUyNhXNbsxag7n0xRWBXYddhq7jNkjeOESJ64
fm8uROmaREKK13H5BXp70HEvhDDc+Tloo8VxHJ0IaPg0LyUA6u6B5sal75qU0iruS1eLTtqC5hNz
iR02y8f38yQOel8CogwqzegC7RIs5RcFOjaqcESANArdp7uhORQR6LZGw7pJsiN1q5WCI+R1ZhpQ
nJylXJrPNih5tPD3kyhatviIxxd541bviLU+lNwZP4UMMduyURrPbGA7tj6BU7H2w/maaIcX8Zu+
y4YwSVjvpRhl/skLPd9ysYMq2dVGmVKxWQuKB4MSYK3JDqcvQ1st0QxOhkwBnAfe6U8In0KMjcZa
k7DTVfJU83m5NlVT7GmQJQMDeQWyCBFaRG4bU3TO+VjuI6TludvA05aKd9VW15q4eIe8QEwjT00c
zbSuOkDuU7lcnRu2FO6TQdUM7Hi8q9ToELoYbWq1/5qKzS/vMcQTDoVy1fjL9WQI52IQ7/a6MmlF
4MP9qxcTtUuZmGgSC2RqVHiYncgezxVSsiRvAAYLMkAfYrxVTUNY+o0Lx6ML+3E89PDtROc9YOc8
haq8swJKKZo/tqYc686vc0VCbbehoHFNmsQxW0QhdMPiPeuEfJcYM6Mk6ks9+q9QsOmfzher8dKD
XEURkSpvYdmLEwD0g1+uoG7cBfn9AATf1BHQmpVVbn7Sq6bDWfGXC8huyEEbgHjZPJ8vcdDTQeaC
0Q1FIPDLAu7sKLksGlbeKFk5J6RgNo/U6KszSKLw6Pian258xEqP+MsDxv4sYMZC21Q5Eh+4TtmI
BupExWWsUzV/0yoZJ0wu7m2nVxK8VeZOuwLPXwbqd8yhx5ICNOtHcosbQ8kOFXbtYjKVlznOz//h
VntM5ivnVB0Rt9ibIMWWxe2VkPwgXJW5LP9DYNz5n80G3jrvv3hvm9pMbgEyOzp6U6VZA6KE1332
iBw3wvEo0y9NjFnjY808U/bHuFK5FpJ7VHvWh6P1pWHEPM/DGexgvi1gKhJjYE1kSdGQhXwqyhmh
e+t42/ge/2oXolfbd+v/IKQNEUCl8lJMVQUe6HLo87zc08x8d77lVgmXIhVmjedBSNlL9g5pxq/g
Dfvmf+8FhLeSwAon3UkOQgAzuhpZbsxkj9Sc5rCUXp1u66N9Ba9Y+FxkhrCmupV7mOSSQbP51lwS
W4UQ6WwdQ2QKg0xsfy8iXF1wOjMv1XvVYRKP4KifgVbAKhP4ta9mSXt6Hmz9HhKI5VExj+Yuc/BY
CmOhlWnE+iBhGYRU/aSJ8iPJod3P0Ypj1CMRQWYBObSUg0f+FaCO7KhMoV0dmmiHPETJgq0ra+yb
Xg3nG5Mk8Q8plVb8jDLAuUws9/3uempZiK729KdrI3N5HLWChnMAjA+t8k9NVq3IryUbE+38AZsm
w5P5sLzeM78YNP2tR9B9JX836LiZcKO+XybKG8PSlMIdQ7yLM/tolEbKBKD0Sn9RMNkVYjLvehu1
bDJkiWLHrWZ7/xE/XRg4y0tldqaE+Eoo9JM0w+sEsr4L3nGfxM9aCRQHwZ/CPN8ESEF+XfOQtdM2
m01Xiq/rM3IZZ7+J/nA74OWgED7dzNpQuxySetVu6ggBH5Zmzx9dsJqmm0PkDHG5OeaFI6gbch1p
1l86jnJFbi2X/OY8NcBTZxD45OKGFAALJ9P7OR1qSleAMfuLqCiXCh0ciItBc+5493+YdqhOUrJb
2DRcv8sXDrUrVQHKRVwUAN333FCiM68EZc8IFX0w8YSfpVDzVubExNa3Oed+5wq9yn4QqYG4vYp+
DYsCQ+Fue1i0kIA2Z/GEoN8bCWfkew8oqnFaYlpOFnKHof1J4Zx5XsULCIC5mb5GJEqWJXkBXm8G
bF5va/8W3XFOKwUGHXN1hT0k/5cfzgIzB+xI2fF9e7bezAq55h56Lo5J0GloE4Zazng2giBiRMuT
ihCKOxKyrI6DkU7jnmisDSX36eby2opTMewCsWtMuZLLapfWO0tWp6RpqZjJGub6eclCDz/DAB9T
O0y/TOrZuUOZ84kT1btfrzd7qwmK6EBBtoxLZ8U2A2FXomgoO3KWKWGTo6sZcrxdWCDkkQUnXwkN
5ce4Ls1Oo1GCA3xMuNFesuMBd4MJvXlRH1HqdG2vY04ZEVdvC7IfppCNWC7mIEfulIUyGtBMH5Tt
5EiAoQk91Jke8rjwl0e0tMaodJ3nkydQHUKChXJaYBYDZCOX+rByu46shoVb4nWjHS/bxm/ohV1e
NYdmmVuhRGaRqbGtmVOPUk2KixuwwBlUaUfD4sAc5JgRVUVeAF0VjvWUUE2ezsETtmYEtMZu5WwR
36X+LtDgSenZktrYH4+eUzIgI6l2kPl5uz7yUHMDT7cwFpMSSeFTJbo2wj/ndUBdDZfrrXnrd3Mq
MELjyco7U+j8AYtPX09MzQRX9ymXQgDAHcTo9BuzMfolQ50czy/dTWQh+vF4mXw+J/DD4ZpURF6t
mUe0D+y5/tcC9jVIJwp/Tlo50IOJWdEhtkDw3Qg3iUUkqXj09wd8Y5VrFKytwH3QIiz/r34ixOxa
8NlSp7pQCN/mipqV1TZacWVyZzU/lJLxFmhaREN1U+xMCWszFKD+cKe9ch0xLV43AOD+1y8sRFAb
D8A4Tjs0q/7sapUDBypuF8E+LQtBwrXxnrRMMWpqLpZg/Iw8FRXL4z0EAi7yIXe6ChYATQaxAtyT
DnabRcFpNfUZbJlp3YQ7uP3X9sx0K5PtvvlJvqShuIV6ippXcCmniEARYAcrvfJmgTMFANuMBMTI
GUler7T0DxwtYqrHye89++S6/fljHSueRwsQ2lAIkSki1PeejsK1VD4VXr9l1mOwQBdFzXl/EjTI
QN+7Jlo3atpRpYIIv2RvK/uXGvJ6uvorc6gBxHEjnhHp9gXfMCuk/Xx4riSidVjSaUAE329sInJT
v89SfeWMyo9Q3XzR/8p69zHuGCavA0IdNL/J5ig2EYDrQtjssLl/3j+4HOIKKf8ZYYYnuUfNru52
5F5RIDgb1cImngA86XslLz7jyH3whCVCekSksj8sfHp6Hvw7IHy6s7+j7CFK0BmmLvQ/9MMRkJFW
mNJjT5FPxUPnwwr77Pe4geGFXPaPRCifJi7pbtbjde2foxO8Ig6jykoPHv+hEPc/tDKHmwzcThCt
ni1AHrLZ9uU+juBdD3RdJefYS0wum4bKdFoYkY37bNX8+oEFT+k6nwBc6215Fr/hRe0yraBYn790
Secc4f0HzjIMfs9/FQjIO0b/DPeYEhQ/OOnLr2Zx2U3HgfZvZkx+IsxyzXYn7Yspnhkb0wAFuNTE
02SCfflat2pWV6Qvhfdi8Kxm9ENejjmIJIG90matFeKxqd3jiKiGjSdgI0sVF+dguVwouNnlinZk
JI3sci25VUKbkIFhEuzxp3qjmTr0uW+aNq2qZlR+0IDu1wyy/gQQAWj5JjBsGnC5Vy7syaE+tGo2
urp1yjcIbuRCuryicGH2+rmmlM8ZerqzFUYOjvdcVRcNLQrxiQkTtRBTvC30mniKNsTblmNeADr0
bOWsw7VqvD4n2ulptJcp5sb2GsHe24ptlpk91chIURsvCDZdraMY3do0YcyoC+yC6BsWOctA3w+x
PU9l7Zp8mrZg4/qRryL3vpVfB7yN8KUrGA2yWHJreSo01kE13+bFNBhBLQo8e6L+++oO1s/46FAl
aIHUd8ofm1H4yDloQf+rOM5SOHEKVeqQexcl8lAXBUbsZuX6FRDL3hB0tm+sSav4T40hPVPh42uY
G8fqrF7i4v1bNi9tUjcZMR39/uNv8jouWg/MabQBhbd0vGXzhToLQcAA1Z2X4Gu1+dzFr1K/QaOg
n8RFVkYAxwZ6N2YykQ7jI/KKNIjV3W4S2sl9StFg1fHp/mliuPwx5jwtmKlQkmiOcBmV9CBI2F/E
XJZyXafKSR/a9ntBQJuf3tQ+Lz7tQgD/r6ww0+OCQOmQCEV2lvzDzHQRxXOBHcsc6BLqkILaFRI7
mCW1l7TxuM/oN4VVe9GtRwlLHxlPjEpPshPQL3aiSX0u/2CWEwMRMnpwEcVObq3XUpfPrxnmRjeq
qOWBjfm4Wz83NsxxUGDbhDvZaBbEwcHu0S0z13oMRXy+XZoq5Tlfx17im1B6nW2xHzGdD4Cnm+Vg
ej//mYQBidfRhN5GXch7Q/55JNBtfrB464S2F/p9BnCSbU5jIpIijbHAz5ogMT++xXMrTuQLemLF
gRxu4P4eCjIOy1n2F5MgWzQ3c1x6EPGwDZglwRgqZ0qfEP4odA5spSIB5b0CzWuTKhyEe16d0tJY
8izNZsqHgkmuvpQULEWmZTG9eTmtnioi6soq4Vj6Ww7djq7UlrgoMyLtgQlm/FM8Vqic8/vlIupI
FHNd1emdVq3iZkL4np3vf8P0r2EHisuLzWyUN2yMy4OApgj0LGIVwCmsTTCEi63o/vjs65Kwsfn+
mvTQH23cvrSV2QH4qkE1SinpxMs/XoNNY6KLLxXHYUDwOlWbGFxg10Gd4NGZlbEv4Z2ClpWTFr9a
0XbydfiEdxsZQzn1J9JYC0RquIBPEjD8zzY162u8xgrpNvM0qGv1A7iNpL4jHMjxTO1j0O9g/b23
suIn0aiEtCvBjmto0yGyR0ZitturBFUMef0w6ZJymNjTdIMWhVWr0cCo4uRpUusJROsJMgx3Army
DwNj76z1oxtrLp+rNTUpQKOtxsXxDtpg0AwFv3ZxPWtinfLQ6+ePr+q2OZ4KVA0h5n++8tH1cfX9
YqR5AOBZEAkO1wDz5BYGOLddTClOlIEwqO0mwM5n57Y5e8I0n7vl8WFcS4wolJBUN/aqzux1qC8y
188RzG3+IOWbtOg7c5nuASwWOmILvu3I6divqzx9Go3aTJUq9xi2BydZeItG8vKw6uKwDgeu/spG
K63PDluklZohOAAEqsDmYiPMr+f7lXh7mrKYrx7XdRIRMFHMmoFD8wFG7CNdDZqi9L5Njkq63fxM
W66JoLSRxxuJePpOoJkJoOD1k22Pd9hACiebiYasKNoh1f+unELk8rOxDyN2JKfhOUKDBxlkBDE5
513p/J6OjyzpQkr4NyCvUtRep++lUxcr1up4oJHI4BDlp3UIjCadGogx4EeVqDJCYfWGJnnKhHtw
srmxmXyEWWvA7YiYYJEL2Ep4EMYOB6m+2o3JTlMYvTTHkxsb/88pG6V1qkp1M5dZ7G5K0irXH3cR
eJUKQxmN3bprho8B7rhmmUMoaIFDELvaLQq8ZjptH/7LvZACJDVP/OtNcwo6x2/7xVydxruXECz7
+g3nktq5VhKlnvZmKsGdRP0kqVfeK7MYu4fjjS/eUp9hscwO0JoFKVsjAfcn+29DaimxRRD2skVM
8jqDNMTyQ+aUopqlqwJJv2Vzhn69to+qyuRKqrZuzxMgrDi/8ujw+WoUlhFL2/E0OJEbIFFxp/NK
TtEfyBcqN6yDl3aKxOO16Iw3Gf2dnbMxI1wXD9UKyQRYb5r3EHDRqHb0s+qhnq0fG00licmWq8xy
lISZJSh9CSlUh9XPov8oj439NiRfxHukhLfyzObYKtFgQDsBIft44FWDCvldmrKKGqjYUwd27464
hinRy5whzFqr30jIzjf/X3AsObKeFoyMv+tdf7GoVhf/lntNkLJcDHU2jmgPXq/TLmpN/lgVYdvi
8Z1rFoFs40+vBqb4YURWshMR5ZTu3pHYGKhunUj6y2ba4bNWp/jjcO2k870qQ8iLafM2m7mLOLpf
2wQHRps3mVNCqSlriXNRXuFcPVmBWKgftnZD87Xa8NLVBy/X9y5W1LA2VzPh/+THQf/Wg6b2tzGV
VlwOI+CB+EseTb4cpTrnuQFpdYO1o3knl2wZskbl4XqFQ6xO4F68lh1mMCLSqP9PkPshKSWZ3VPK
q1ogXe5WhGeJGr0xqxASVJ5pigu6+faltYQKP6PbMJlRUmtmaISwxH/aisIlsPqY4cHD4QJhmGyX
kvEDj2rdRGEkpcF2ZfEXiDwHwgd0f0iJEaXPTumFLLe2Y64Bgz9g1/KZg/WucOKxZJIdpaz+ujSB
TGA7/5viBSlJh79A1EEgvrtxtjE84METvlRMU6RftqA67tlE4ceU0WIkYLfG9ucIfgGex5yxEdvl
xFEwG1FmoVcXf1XBmjvMA1/YmGqv+omVoiZqAO3MsJlCzVO1RpQzhoCR/PZI7xOB9JkVMcvjUdmg
3mTqrHq+1ZF/vItN0lNIiQwgKP89QX2gd/lq+/guMvRPJ6mIVPNAPSHDg4FF1Nqba/nqZZQtTOxb
TSSZrpxDqO9YV0/YZmegMEjaHEN42tfKSZatcmwa9yPeHJvFzsw6MNiw5apusIuqrA2S/HFWWrue
RlhljxJy1PTZeXsHhbSHLCJFUUryFp5KQ84apiJ+G/TiNkQcCgS6S6KMHN7zB5q6xfRXg7xhw/WR
TTzXLxscb2DgQ5wrFVW5qRUO2gISBLtRuv6WAGD/2HQBH9ykI/l3+5AUXZgHpOriLbHjM4P4Wf0y
nN6D2qUvHjpZ12IUK6y38Ofnh2oX/3yWoz+p5k/wb0/xcu7LbCGHmaiO8GycTHqnNbuYPUoGRdZe
RVL+ozJX6BIAKEHLlgOSsZhW+RIYbvB6K0XgOrEDIgShsboY4/7PRzB+EeQymfLO24beW6WBzJbi
g2S91APG/KG82man3tucwNUbtt2fWTTytJovo6U29CWMgDPClhNyi2K9QSSnoA3exd4DRLCoOZt1
CkoDuLAYlo9RESKiBljYAb1mZ4MGSS47gkllqv3rGLL6ng04k6kEzOnhhnkE0KFCMdLO+Cz125B1
sIxKybqnwnC6HBpjL20tjr0y5aVwMmmNnMNpvQcLAx3OWGhv2b6RRWe6+8A+a/PQItR7P4K3+Frl
3UZSLJ/yY2p8k/EMyYn/OgX9uKYdOAd7GfUTtm/mh4oN8SQS+G759tjdG20djtIZ4D7WgkMqDa29
p2oZfW1kXzP/8SErzpmKWw8W+cQX9g9kmJHgl26eC8UbprzdTTeNT5enKxDHZ6Tk/QRnCCbkjWnW
nQ5kwX7Mx3zrBGeolrhWt1064BZMyfhkRFV8trpulb70KmrG8rnZxwRClSPwrHp22FYQqw+Nvg6i
PVo0KOqhWIvSkGixQQvUPRa4Dou/QZUGlp0cofGDp3D1QJzqZSzJeTwQI8jqyXrNtKyh716gV+FK
1yYblxJSguNh3aBfrwuZg/K8cM9ncjlkS3rWkKF3unI5VdSjDicvR5DtUk4B5QCXa9YMXV2iCpha
Uue/qlr7J2U+rWHMkprhJmnNWS8hzojg0rScixi9AUxzd+H8XSkyHitVMQInKeYNnJH0x60WlDaX
I0LOEgP+/MLa/08zl8ixg0P4LTNdQb2sN97M5l14sY+jPXEKd+0OkshVRebGrYDzlGV3ojWG/b7x
+QpmqjH02Ze4pFEZUaG7uBTBJFcwpP1rl7eZcSMxRGoHTRRgk++xL9wqqafrdj5h0UDMKTVKrLLZ
ddfKgsc5pxbCaDMuYIR1snXfPu+4VbfA8KTX8E7Na8cLzFpI3/O+pbHFA1dVLKtouFFUyYgoZrSc
mvzx+DC4bi17dyiE3AYQ1RJIvO07j4BQpKIfCaHy5uqpWghkZ8V6UMEj9VZtS/8FJaciIVKejnCq
KP+9XkJBMHpIbuWuOoQ/DmfY8IL6JVCB4BmNhfe2ckTK7WSJrHP7s79O69zOH84F6GoE4L4Y3lGB
aChnJfj7WkKdiU8h1vTkTgbVulSKTpKnDJWIEiQPE1LPKfvHUMQXBsDe06OoJrXxKDPq5PGqea8Z
sTBQE+b+XjfsnoXqQHlN/5xHqvI+0dkk6zxPEeTdimZL/1f67Vm8q8ixPNepehrKmXOg6U73qCRH
KQ4OVS6aXQl9T4SUSxZvZLGSpZPyjcFfMeDUXCF15m6Rzfg2hskkMDUr76AKTNTz5qM9rKFQSO1p
DT7f9b77VeOz4fMXTr0FP5PggXpTgVG7Y3RZuPVN1yKebQLLGqMfT3f4vHTnhOX0qIuDplIyQ8QW
bX/mb8rAj+t8PUgLzyG2A1vyH9LsrVXfEyk9Kyq0TjH+070Sj60Lr4dTT2f6OxnTZPLBDmE2MScY
ngHGSkLco9ZHNzEE94nNp6ybQqaL8yo44gfZTwq2B38GtY4L4FWeQ/ySBT2uFFy0R5ZYVKtwo7qS
Na5XXqIxZEZW3Ln5THFE0MGIaAUiTIykaatlr5v2BDEjl/zT4bFKkG8tifB6K2kZ+C+gQKDbdq7y
uc67hqe89ncupdgK0B4P/m96e7x5f0vAcaZLtJIGhOlgea797vEXOZitiAgylLOx1kQnLklp5DrI
9j6eHEAVrKAJiTT3bsYwJquAYOB1J4Vp7KI7/y99zYFa5FZ8sRYNAjP300IGALuaxymG9MECy03O
DVc+MN2OpYyJZUIacN60dRpsl//1bU+23GNu/sE42WLxXmu+5WBRntl8MEEBT8tRp6qk3t4TDktg
ZAR5xLsTt11rgXhX/XhJLp80TRG4a6yA3hrENEFtRsHKQW2Ws97/JIGoY/eh3+Cx4tCUbYd2919y
id2Cf90ZbN7bA1qtsDqa+NeWOm73b63ufsv32JNNUWOCQeRyAUo5idqX31ikIU2VLtaoxY37DwIi
FbFhgSQxauWzzYY2urzx7TPITB7kfaX2xcNnxqTEf8c+wwYZcuSxmRRmV2WOVKELrExX5oEvfyPT
Z98UXNgr7kVcJAlzPexOCIxwdD8gc+a+7cC8pqVbUrsCzD3zX7Zb4FDfjLh/YEk0vmb3EHu8RSL1
6Fya5YD2DTZsRIrLbjpyuBBnREEWyE/XvkqzKjb/RnzlqUKRc0MVsL5fJPCJAlZrykUjoj3UHCj9
U0FvcdSyzmFZjrnd5DSv+1frqAt2DOJRrR7h8xEBqv3AmJch9oFvObre/pO+nU0PchK84P73D+IX
MUJLggUrUX1YWHc93xRCPZLU6i0AzIKP6NDkF7Cwd5mVh/OJjTxnfggqIY//QgFIMQquOWTiTcEZ
XMCvKTTYk+qTSDKtW4tg8y8q+B1CN+44EEEauoJP9AgLxwvKFLGWDkbnXUmNN23Xwo3gIN9Lc+4b
nSREv1E7WRSGtTwipyFDgYlyhzQ1kG21rR5YU2IgL8i7DwmaZKaO2TiGbo4axqjXsxmQbMCNNGVw
vCaGXdNPL2CE5nsQ6VyiMs16PKQE2ubpme2Hop8u+o/gSmrnk1brt3Fc8v3U3vspce08y6wQdsb/
0VcE2dzdjPM5Gq2TBQHw10KcHutjT9bLirwA7LiyvQa+wkdbjPePVfM4mtNNVJFOBSr96r5VdANk
CawAe7RW1auREqr3FjPLkT90sYsLqwGkYy8l6an0mypKT9Wb81ejdGIGIwfb4IqauT3Npvrf/LZJ
vS3NTbvTnhPYPMAOGccKEhT1rhgTzKIvje44TNGvUVUSaRmUS7lgHbERKVcvhUyvkgt5iFxZOiW4
r0CiR/WM33bTWBZvBiP1gQggXC9BgF3lRIsfCzaZDuv3R81TQ2VzT3faaSjKznJgKwL2c1FEF3+4
GgDp5rmpyyRP6vxFg9F3VEh5q+4w6iGTzbAJ/rGsov3m3jqr0ep4cUaDznB2ywK9c0JHpb3IYhe3
HEX/QbtTDCzUJVLeGlbypoIgTtxS9Bc804eVPwyZFafXyhZil69KxmHm3Ed/IT5cAMquKGDgvZTa
zOferCavfL20ub/rv6HfSHrsYL2gVIhp8aymWLZIgDDWt9dU9XvgugdJtBEYbzCoIKxXOQwj0hPO
GUeF2Sbjae49oEf/lUBL2CDIyEoCQ6lcoxJmocegx9WVLQOhvEuhzumOgerVFJqPG9JuNOplmwsn
b3Cw5WXTcpOM0h7gCGun7KUrQmZjVLfQrTdMlHgdtSwYUhJR1So9qJ6EW/H/lWhDCRorpZl/v+Gk
o3HjIGhSlWRO/fGAx7hTjMmtuug796AV8p0FfrMAb9kJBZWfHApQfl9wxhAJIMAZUyQcM22+JUT/
TpZaVQVXtS677VLun+kazT6Re8zb3tvVypGQt0sycYt1A6Bp3zkfsvfMi7ztjwBnboD7B54+BALN
ACvbjH17P2LLTMYwyO4DjLq85G4LWG7UUPikD6dvDPrePTxWnO5e5ggzO02FDBV5d7cJdHwUEqK4
w2GK7aTLQk+o/FEjfqhdEp9yL+1G1m23bPF/j242GWHRqxiOTzZElmWA/2YyVjzY0t26U/QUwcPH
ohLNQ0QdhBjXpppsZIH3wR9gsO1uLYOirABTOpf/jquB0J5p1K+KyrMKx+9ylXWHkINo6/mwvobW
eiDhzZ+YNFqdkDAT2aVYcq/AdqfO1X9JuYzCPp/4n7z040kNNRCuXDmX+ulCCBSJ/E8saYUvxFsG
Hxd09Qt+yU4cgl0Ardp0ysfcqxlD3j0n9sgkKh0GMoYZyKbgF3/67zJLQ67IcwbQ9QA8BAppBnF0
lK8Tz5iaWdJkDWE2dUohRv5OcXv8cKJuGBM5nsLGEadZ+jVSS0FVXYx8jIZ6GK3vHe6q1NX0lE/v
nbVL3FW04EH1zRWpbxoI4roUXWkbqqGuw54kx7fI5UbxvxPd78h1UFFS3VeLHZYXVlI/h0TZ8GiE
E1ZcVpDNrhFmSacgsg+XNokE15fr25+Ysx19fT+ewDb1DVdHZcT2SwQzOg3I110MC4AuEjfel5Ux
MoaTshcKO0N/2xCVQOZRqcEloq6EN44EYIDK3LRKegk5Yrp/UYVfwuhBBr2SqsMjeAIPoeopeRnR
scEOmeNMdmaarswJenmUvLx6M18eUjnQrvc0q6Wb3Ju+kdiBQ04rTZ91rSczMcTBpkOS1OQ4l88n
u+LmW7fIuAQFZPnfQh0nomoG6mAtfUWsbiaiVOjyVQWaoCqADWxNw3rXQsz9xcnREU6TcWbaM0OT
pUW24YBbgYUAc/MsnjeyaWmoAEIlqwiPP2e4Ct7Cue2eUy+HUqimZkWZgTQydlnJYeGw/dYcA9lH
g5KHr9H6iJ5acjPNBe5WYTCVtxqw8XLm7yq7YsHZaghJjQec20iTsYQJFvvweV4fWown2Xqt/lCC
IPJS++wAmcNrgydaTZAJyfdVhwHr+Cvbz7e3FzMIOU//3UfgM8bP2M/Yj/oqIoQUwYqqKQU5YYiq
vC18/vS1dPpb5P0jkxi36EABRmayfTQpcfPqD1aZ2IMTQCZA/jPvNKUEP2LCJsP1zZFYI/pAGm+e
FWRqJmLUQP0FRe6MltyQVfd/K+Nr+Nd58jOYuDHI97uX2mT6YI/fhNEsnlqGDD7dWBN8NoaZmbeF
3RZZBgq2cLqyVnejvsxrywCIfyk3OW4ar8rmmD7VdniQMojPUpR0oBn1WCpaCWGRSN3DYm8Qvrks
EOmwg12Ypg+OhClVGAp11v7p8yGgaJf7XNxjbdjpB5SGE8r7dZBaCjBLr5sPLnFeb/azxciaZQCP
vWy1Z8Y238DvDzp4y6t3mqw3HW9i6UZ93A+rU2ieLWS0VEcKnCC3/c0bQihXcps5g0lMg4LkoyR0
w8KYeSaihiq1X35Vt+Vnhmm8MVtV1DVLjG/9CtMUwcJceUQlad1d2JSmFCK6Xvx4STJ6llmM3YTr
tSAvWkmPejbtTySgkgRCkZP4bcQUG6HmCuJnWkStaxOhXGTu1MiL85E7G37P+D45WxZc5gj+xSMn
y7/SpBCqVpcSCeMcXhCluLOJkgZIkPa88RmN8YIKQwJSI4ju4BY9mxqLzYZ2qUg2K30Cf2QPR8k3
SfphtWhK3qfg7uk3blBUACm7x9hIWrdQXAjvf8vkLrYZuBhe+phQDjWzlXUndh9ww4OQ7SdMx8rq
KFXbUel7U9Yl2u0UXRNwR7F7pfTsglaDUSEGueStvRyziGlSB9Jsa16Vh9dSRZ4cHi2ZQ1xUE+kE
S99jUDCsSakGyA7MjOEPLLS+G+ab2AbUXkjtw8ULoMYUMr6DGCpMl7RaE3ofBM+mMslvd0XDlTcR
Wq4PL1Gs4OxBCAUU2lNmxug21pclOQF6J3mmqjxAyS6c2gHsvoxJ5BPGApA3QWdRvVXj3LxWpFSP
afja7w63NrklAY1jGAi43Z8t+UOe0EdEw2v8KHukcr741ndJLuMBZkjAqPVLBOVPKk8ceh4vdEDL
WcVhSw51VT2DInnzzptgQaRP+WjyI0LHjT3x0QQmFelLrsPUhrfvMMIN4xUIP9BwO+qie5yirljC
UrO8sfkE8JcIuxeZ1NNO9lv5MWtYbafiIgtM1wSivk0XAGSLtOybIwyZKiFfYt3Go929tDDXQXf6
4j+7/eGctot134E+HcCHMjqS+dlkLw25R38AR62Nqa72IDm59hoy1oZqeUvcYA3dOovXVJsq6QXj
68SOHWHCxRC0C0oOtn7jjmr3Sqb9moD9kpJNq9RWWHYUHf0tTmn2Hj7IukycptBdw1guXs4K+3fz
hhsZKJmAu++sgwRB187ICaGANExHhyVBBSioQIQ1CrnhpoflnRh0Cdi7j4D0ZZ2tkUzmZvjGdIas
+Zcee74nN0I3uCiHkixcw7eDzueH/2RC7YEGWqQ2lSy/NFB7hIVBBpbqjk7n09yS7NUDpZNtAi5y
jqXsgveJ6vDd2fzFjHMgjOFg5CHtoVuZJv/tyebtYE2GF2BxC87UKVJuQdorNYRVpPZqL5qbE+MO
293rc74mfKNxvAF+sWDblfSiOeNCnrkEXa5jGCeOSLeh5UPtiXTlZFjwNAF1hjD3Yb0f8KabEv7m
9ZEBkdhbof3wY85J0jgNxdb4g612dM1bDgowZ6M9oAHzJw2bfiVdxF679k15M0CGbbvNR9cd8Slu
30ohpTZAYMDk4fNqAPZz0xBCU9gmJ8q05+ZOkH6MTvCcwseFvKnS5KUHYlI0ljSzvVSTZaoS6OyN
5kkFbhDI3u4vRKOuXCUIEiWGqb9s1XLEdgjpsQxXzuWHL3C89MarOtfzVdgrY3DO0pXcQBEIIP29
N6ALdfNVYhWiTFqCs+2dxDIs5yZYOWrIv7nSgsL6oH8NQlOBkqs/72P4WzN/2U/MRMGdi0RHaeUG
Yq1S6G8Ey6OxUS3ZI6NT5PY1Pv5B7f45voZvaHtI8T79NGnibaJNQW0cTAlevKrjskjzajZfBVqo
FJwEgUe3p9KAepA7I5oZNhxpwz3wKRtIFxBOsQmO2WmmKy9oaDMI6yUkmnVmqeCCZ3DKJOlZ6TG7
7VyKYvmqRufgoPo5lQCJULHpnW4zo2ySdENIdBpbVa48JF5cGAykYO3ckpG0wfV5Ik+88lwK8SQ2
ToOBjW4nyVmrYPyhiPDrLxOZ+OPXIgGYSueNiDLBO+shUBkmovrkLaHkob+ioxb0quQ3oGXQ8cQo
dwVn13luS/+9pgzErBh+7YvDatOnQhRbURmgekIYKckxqxxwozM802ROQJ259VlRx7AmJPMwpYE6
nEhJ6u0qd78lluwwtNjpmGntwod/SKPWelF/sJePsWPvAGIDdd2CB2zb+Saz3HB2PjPp8/0MvXE7
sMaSCGASF4WxF0HQ0ptwqGj4mieQoLbo/OkDj5az6eQo0UkVZnJmmI52pwjB9zo9VsuxcSJzHjnc
A27uLsIUa8TS96livkrlCilBot8vopxJBu9lguG0KEHiG3Dwsas98t0HGLXj9wq6H1yo9GesSceb
pBguVP7i1KuFzZDQJsVUGXTMQuPB+hZcnb5moqP6ed3NOF8eaglTNGFHh7Qe0MpvTlGmwFpMOzho
GyBq7lMq1s017ZsJ8wt0MvkXPNQHb35ITtgv+s5WOjuxRGPhmCXl6Mg0bgp6wXUeEGiWZrTmCz22
O1Qczc2KGl+kkYVtmdI45VjMC4a2mr/ASMNs9kSeTrsIc1jPynbFBZCy8j5kGngHvtxRqt300cNw
uHGMQmgC5exY8VvXQQv9ZWuuf1MXSVLm6FLdcesyo6kLLnlE3ZZs2FenYrFucsK1pzW90JNpERTD
40EuzhFE4m1z8Cxbq6C+vWrDjWjHvKe5RWoDcqysfWLEfgU/9jsz0HMgUPpBNj2YuzrdQ7s3TIc4
cZUERgTMojjb0Dw3KnxEs5k8tiSvz3/69DYPnJxysSJMGzJnnMHRj87/ZAWLz8EFULRwY5rpcwXI
8Gde+MBzhDdxobRaSV6umhYOdbQdEj00eMkVnCApBPiprY1ANIt89Flv3tl/VIYINdXHLCTEdXRI
lV8W3ER4EEASs+KNN2aeZrO2TAJNDetQxtQik+o7D87BcTJgQNl1nkSXteUL21nir3tLZwcriCBh
4ShDQkuyMa+EU6PNg7Jzp5RvDHbkU+ZXtka5MMvJTIV7rvxbTchGO9uOBp8xbJ3LobpOiJIHXcE1
JUhBw+SjiY3487BzY0PJ/sH2cyrWDDIqu8f/uWXWJ7Vb4c/CO/mKEUuAyaMj/iZsgd3cZy6CLJmi
+iSApr32ZZyElRDQMqdISuOeFlunU1E98GR+C4l1mmpL7v2h+gbySNg94lMH5dQttYS9qpS9Gp0z
/6t+/T+9CNTcGhDA9RxOvvNmKSDb16l8Os7WVoaQD2rqfMw6WiFAq46yWdjC0J3CIa+pByL9DU51
MFWfPUo9Zh5+6PQVAfdGdGMhxDbv+4NnXa8a1zxGToQ5G4uXSaHvR7+dOwvZZ5Y45E9Hx/BwDyHh
5LrnfLvoctlEwwyHdKY3b+BVsIcOM1LpKu3Tfvc9uf81zCbBL+VIkICaGyDdmLRrt8Qmxo0Fi3a5
oZGr3+uS6o3TYOnQskavsqR+2RbQaxtp/wvSWqkU83uuKWFULfuRj9MZXlqBrA4Ivn9enDOY5fYW
pv93AmqTFwK6h7BHKrRxaCrVUmB6JRyKfRgrMrCUm69o278jn3MWJ6IGZfWpGMLl6lAPJZmWt+5o
88D74EFVOGbDVhg4AeRUze0ackN1mN3F2j8h68AUZs+g4vKDrQdcDLryMNNg9Hju4BIrJxWlhyTC
Iwr4AntcHA9YHM/jmJZNxbjmW5bTWro+A+jmvo5SkTgLooYf/IRf/XJPRO40kVUj17NcAovZm2pN
MCvq873OAB9/w3eAeZyuCN7NupK3Gmzm7GzdfnJ/GxSqgjXN7MP9+TquYzb1XoBYJNDB6hZEN6GG
2fE1Vx+I8iaSB/L1kuV0HL/UTAoVKrzdR8g1GJ4Hoh8Pkit7G3JoI9ACYDUsPIswDTZEQU8qmBbC
+z/dcBK7iUlFo5sa+6vx8xOpkNTJdsUt6GIboKl6gL6cqEx/lQprq3mHZubIFGiJxyqsR/9VAhnB
+ml0uvzU+QnuE21OWAvLoBJ9jvR3KOxku69Zgr6CirOu/+c7Ya5+A/yavEt8l7XVX/vTON41rszU
Cl+sphut5NQ6dObBuUzcWy1Aq0ew9hxmV72rHYvtFuuSIuzqxIpPsOahUMBCR/GAaVGfjoxQuxFv
/IS6MtiAGpl65Bignbk2vO6wlluPe//hFtEEGeAlI4fiwkdpgLPhhWwX/q6l5121Y9nkvEEc1H+4
C1cztfc1Lg6IgsQOGxkMK0PYPDtbKFXVGKtVqvXgS8w68utR6HGyhPVgdd5a4k+vY3yA/OE2MCCH
TpxW0W0SksP1pouwNMNca4tFm/BPalEGfVCDgeynYIJyT0TReoqSBGgej9vM1Y2YhIznq6Q6XREB
HpkmAAQyvjUSSJRzu3VcEeLDBmI1oaQEFQ1mptb06nZCnNfsIy2ZdVemnxhHaXYdGJFvbcO9O8nk
20FbdjNFD2zdvfcJZP6YygbX2F+Vilez5tiBABBMfduq5KkJxSdb51+LI2PgmfSjOtZN2Zox3zQk
iC5HbHvRS2OHdyLl6dJN4oEj3NHIoun9G2WkLpgk3jSd7PQcb8sq3yhpsdV0PkZ0wuA0C4k0B3Or
BjD27A8KVHerkHDE5DtJP7FTRJv9Xd72iz7/rUYt2Y8KmdY34FOTaoG5vBfacpaG/vXxJBp9w2on
eQEdnTqb7UbPPls1DQiH79ypCGfWM3EhZoyDb38PyS6o9GVRwhqg5r4879v0O12lPWebGziJx+M0
LFSOr5vEUSuEBJ1Y66wib8lMNlqa2LvfV9V7IsIH214CRXigX96onvlJjEz7mFmBXUYVMRzp1ahU
XFNRINlnkvWow/laooifQdOuJlqsfP2jyLcaLEAIfY/vVq6Y3gGmkRB16ToJk5P/MTuoAQrwBLGg
LnHuLhCceVuZDokAZ4zX1tzVAkMkf0gB8zY79CRKgsA+7nwc6n7xWOPFZ9p3MjjldrE/egFau5ut
fMeOVrxSQQ6G5KzsYRJYbhylf4vcEaRRtdy78oQ9wNWZeciyepYwOnvjf7PdjQ4qeWSktnmaieuf
w5ySOY0LUPeHr/re19VWkjkmKnayVIw/W0q3HMCH/RfKrqZ9onOaMKLyY+YIy4WkzJZJxqbYplpr
r+ZF0qPU2wy4jMJbK8ABIs6uwMdaI9bMoTo88GKrkAckr/zThlhBzaymCaFb2QAgAN6TZSfDsI0K
aJyEwZClVtDl5XCMSDPKWXkSd3TyQX41JBi494KSsiHBiUwUDqSLMOiF449MwYBHbI8ECoEzcrmf
wE8v3Rx6MAC4aVn4yUR2pPOl9I4S6rRG1dfl2WHlvm0QFDzdIGlJqencACFy5YnUb3VNBYBoGCvC
IGH9+FazVR4TLytTr7pXRuTytlDue0t+CrPit7xAuQxefk6SJjSNergeUTou2eJN7PaWKQJsxI08
OyUwBoeXhcfQ383tx2ypP04bd4Q/wZZ03yQaQpNFi0xZ2S5hHZYGdfmztrmx+2XiXP0kraPBmS5D
oxs+Ieww18DKESQGEhvNszjGXnZd+iE9traphsI4HMFI0/iFUWUDQ6Z5Xx30bVTqAzwzNwcj1lsk
4gOkNHsGMZ94rcCZiX95qFuZ1kNZOMai2n4Y3EvvZL94P6V7fbVnWBC0uZLl6MC0po8noTpqdtcS
1Dhf8O3VHi78BXWSEYtXcBmqnpYV/J5QzxH7umE7lcfwKpEHgGmTT1QWk7FNlTh471y1eLTyzM+O
jkEYAuTEUmiFB1cqrUmVrF0hjWTaBkukhPM74XOL0k8Uvn5VBisM2/eAci3eYkWJ8ncprASkmwjG
Mutdg8sqH4N3eQh3TIdNsmqkBYGhSMzXFqVehhXOVTAP423dfB89/3cqCtOm7GA7Q/hMUZh6Ip8v
pHxM5JDfMLSQtjhVZ3ApnPb7NqQaOsRJFhwuKwKV4mwL2FZ8yIKNUIh8hCakYqyNkCVLFCFUHfsv
bpcTGAGA58HXCMTQufo01FsDdlgX3vGdZJBe6zPf3BTunESZAgnw4oPt7w/Qkgmu4q+rg6kxp8EM
+dKjD09gbLWH4q9ve2nM5Y0iOhbCapNchM01ZWSOibAV4JKUDNOvh8Oy3C1m/4kF0XJsGNiaWHwA
gDas4nCCDr1mcO44tfoYP1ZpqO6D4MyfwsFdcY3a+Q5ZBDn3hj9Wpy+nk17syV2tfYdW1cVjXljU
9Ycl09GXzqwMccajQcYYtq+4YPA1QNICb/rjJ/EAfRPE7G1GX4F2b3Dqx3rDJotKyzRmQ/hCSOoM
fEjEZwsMaw6FXXe3O/Ttq11YYWDuu4FrrVteRJaS32vtIsOXrcJRAruRskbSha9oDazwVTB5iPRj
V7dpwf+Ml9c+hCedIbab27jpzF77OdkjQm4t3Oed1+xSLK3RcqudE5ivb+t+oElJ62qFeg1m+jQ2
qehwuxMY5uCIHnqm/GVc1ITFVYLf6ZlNYdVtUXvfhatSLqaTXLgW85EKJLdUxEUmWy85UhdoOhx+
VDJBR6lzE4W89/go10XPMJ19o7P6UDrrEwTtNebwHSjdru8n0BaxmtWOoGtCpc//txD9YdXY2Qav
icmUZMi4K4I8RR5IAoGBBTiyFGHskXTlbE14VEN9s5Gb20LaYI72gNlSEfVuPPclaMBCfcQrbvfy
2a8VFxTJeIOke234Edjopp6fBcaqL1ltCi6gPx9Tp8D3l+xZBchRkN3yk71Hgphqy6+8j6IbHPTu
lPo8F+Q3TSClfV2PDZrbkAfkIpqNKXFObHd3uoJDo7hGH63h72TeV8BkLVvS1N3SgnE16mp/Rps9
oINMG9/YzkMLp/b1Tuhmno/JR0k3aUZBBHIeHuaauOyoBiiTP2j3nIWPLhrMsfcUl/Ax1mIoy55v
QgDunCtWKhkcTEdiVQ5q8vgUFNjQIXXshfiW0bx0+ASCCpJXTGlkO5cr7YMFjbg2zzjRUvfL8RZR
ztPcbNEnUxRdCsOl6zvtZE19HkfyOBR70nQaxUUdXnSeNU+169/pcKvWLtkfBvStmp4ATWhezDgA
sBQcPtldcZCQGCumMC2DWCMxyj2TuqYq6IsfSUtxJtybZx4d1RiBgqQlvOMynp36bysZt3g1B6ex
O4lSdHx7xyEtUHTL95V24dMr94ZxKHYhqRmLd+cyhWHDFxZIgCd/FRuBGzTQFbpzRiCamRyQ+pon
h63HipfdwiFAzNYTRDHt6FGcR+dM6LqUHPbf1y5bydlKAK5MovqkUDk5QFoPFMdeuRvSQBvAUcKq
f3QpNCXiWWL9nDKvvA+tvfSi/LzxTUqBRWfOZ3I/VqC/c23kzR9n3mda9f4YarITOcVhDRaas1+I
C4oT/oH4qtBdRQ8AYGPlPsBZei9lFQ0pG1EZl2gBHOBZ5GRVl9znLNKJBv/uywTe05hZl8IS4+7u
1Y9vuYZkILHK7MxUobFyp8Edp8o73cU+l8iwEcolLlt85PHRP/e2xo1S/1G0grhJQLWJp+bOpZ7D
Q+rqQirDKwdR/Uq+OAgVegyu92mzxq7OQvBDnVkG8Sny2B5mGhhJdHeyAk5Q1Ie9AbSGFp8EQoc/
sYaXrFB6mX9Xz9OEEzITWYq2AkjCGu/CRFjxTsxGhbyG6y/mOAcoF8JuQrBEd5J9pTew6CAvtJpd
Ie1oF4VOUeJWRFSzWsnwW86gxaNGsCuAG7tkZz7r8jJsy/5J7L5v42mMGHPxmWSZifhQLX2ygXwl
L/NqjYPBp8KKphTf0Bx1kMjczLGGaYgbPPLjbvRbRF+NevSW2KzxJpWWe4+VqoQaazdfg+Q2EsoZ
uC7mU1MM6nt+RUghLxjDglyTeW5xVG716ru4oHfO2O0Sba7uFcM3kSqQUngJRsb+nG61Qn0SbFeF
qPEbfYan+kuZrdCURUGFz9kp2t1EUeHQ3dvOeqC4J7G8NsovqyOO3Ldjy9YMFs3P1d6HpwURzjeI
QZlS5DPN15m4pxQK3I3n+/e4W8spoRlA/YpQHCrc3l9uiC8lzWWRq9WyKACY0vTUnpPFr51CFfhH
CbJBDH6+tzVZYHqsh2aKk8C6JBDqcOm2Iw3L0zRLojo4T3LnA04PePhFZqt/TPyTN/sxfaJQ0IdA
d64uHEWyNBgSM/9N+YPR/AqDnJ+bCibEsvZrG6b3bVGIM2vo7cJlYJ9rG4pWgKx8lRt/A4NZ94M1
HtayFvUinbUiLT6l7o435u+vZOJjG5S1UvyO6bKbUuQcp3gZLGusKlpDaUkzgLGzKuMTM+jv3MPa
d9iLG1XvRsQGY8Ml7jUI7HTEhoexdIm/jdm6c7Z8QEE47nLDxgpaNvury3sL77FWE4uBknjs3M6S
9OqesFyJ9e9UtNILGti408AbFJDm/IY5zcRcyvAczv1jml5G714Y6ygnu2ejURjn4tIBMfzSctcg
Tc3Xk3fidHnSxOGY2Jv/eikH3ihiVgrHPIGzx9spb8U2B1NhtfyWq3kmHnZy/ZypkrE/xKO1AsjQ
0rlT+3acSwzFCEnfrfHWeuIZcgvCU1zuGKPmOLp7HnwfysH+lr178fM9bITHbW5G1x7salYGgkHa
BN+fOlgdtK9vdKHWLHilheDmN+4h6C0XXAgrGEDoqWrqx1eBOp8prYVme/CGcHIT4OjfGSF5IKx3
FUXq8jFYUZBZ37dHMBc8XXN6Q5pLcm8PIgZDZRU7nw4apAm/VqMGqCh1anzP45DgKU4p3+SIX7oO
M5jo1FF41vOoetEDtFP28WWc/vWft+uy9cYMqihu1L59d9wcAQjoOneRK48/wYnlvaq7Ah70hgq6
bLd5fuPkbwKDv1AGAXzVGdP9y85ZidieC2HCKpEjPGbgeWAOcWsHEJp/FeQqQPSoa/P7bg7sjk0w
KZSM6IJvNQxVEnw+CRNh1IQX26WzEnTMemJ2LyfsK/y7dq28x1MTjDTIujd8sUqZTc5H1DlKzAzd
IC16kAsV0BQ8fVwATwy8v4tFloLkRqawF6eWLph/GJVTkktIhJNzz8VviN58WyeoKE1mN97+Fd4g
5HE0HWrx2TKrWBbKEImpp2/uA427wrg852hnsZPhLX1WWp1nqgq3wuNz2kw24P1Ox9Qrp8oF5WAr
igypzHWLO9GXVbHpr/oaG3pxv7PKFUSEQQtoqGckmir1kqtBjRD9AZv0xEE0D6o5t2X2q7Sfy672
FzRPwr2UQKF5u/JWC9YfU1Q1BE2Cl/5Ny4kHz9EbZJwEtS3ubJH5pIPeoAQPleibYHgpF33c5cVJ
x3C+pljDWnKXrnvhFDmkO8+S3SVzsvP6d0V2Lcfa4CCiulkbyioL3iDbNkvwh3O9yBo/w51B8xTh
2eTiS+mDnyArf2rZSBZULEAmfkQyfQEyQisDRXKERm+idMef0QModd06ygyqGXCoxSqRIQ3LpHmY
Q5tAkQoSrb9OdTYBGfnOo+8nH8kM+txsiu1b23ZDf9N8V5glrazVMwYu6wjjxalPTASoIo381XjC
bfsw+gCljVJqWeAH8Ui+in80ZcGZD/LLbMj8YLdALJVfsIHUVWCp3gjQ2c8zzSWy0Q8zg3af8kxL
QoEXzRvoWaF1idddGnJi4r0s1yW2R9aMwOGZHvjagwJgrTd5PTObkY20SGxcCBBtM4XlaXsv4QrQ
K0otWox7OQ3sJO5YAAsZx4zdetD9KKgywcHsJ5WaRPbee04gy/8xHqekjfY8ELJqEmYQu720loVa
eipzxDfCQgLPJsAVKS0jqGAjqK9X5nI9N+OefmpYx37anBjwTZVdZg7xyNlS1alx9uVq5AKIZ+JW
x9vzqM0Y+bLZSgt3Y+0hINC3MUQP7NA+Al6OH0DwGBICYH5oA+pZEbvM1bOADv3xL4ZEOfpOJqfb
OCIEI6lvgTep2iUlTVV9qkVLqvdc+kjNcH+EWHmbbgKx08mXHhGsnnHbYFiOwrI8A/riFHvSNl66
HYT9aLXiU/JfqIOgDDRs/J3PWlOsIv55lkEdQy7s4IT2TS+pc2H6w/oVIzmga5FG4DvV24wpXPGd
SseKFInyev7K219grmD4tAW/P5MjKhmosyH8DadjlviV8tY1uDzc1bytFuvsZrUeOGgKyPk7H4WA
NfVTub80A8GWHIllDhm+XM+m6/aZAl2af3wWIgaTDzNGiTg6mYAamC/7+IhoBDO4FqZ6/dnVyc8A
gC0TvYZz/B6VL5KmDoAzlttPY19iXXf3AzI7S82DHVSrqjOY1C5Yt2svkb0lZxl/E+jazAFiFrWa
txkYDZZSe9bweDahzqxNtcTmdOWweVYvfGJR7iw7Ljgn3kdVr8Y4/i4J93tsTDXqIzb5I5WoKbee
hOzX7DA9kTO0w0iiL0i85gAuJYHpsemBApYYzITr/DmTvMB3QDtB7oV+oflqfvCrBVTTOtkjOXxA
oEdkgpHJ+R/T7QRpkbZVz9tvzDxWXDtbYcnBetR8wk7viPeQ9j166u8CHLv6IZuTs+zlFd4Tjj9o
74mhMK+TPfHgZGmYoFigJ26pp7Wi854ITMcjLYJXBxcuoIlr8+CJE51TyA0EgN8GzIcP0ZPpOBPX
QJMv1UfXHWjn2iXqZm9QCPpMy89eRuobrmoMlwOveMr5cgD80XplvdOcNZur0OBnCqLrLIk7tTb9
djSuoZp2ms17WkBj+NROzpd8KdelkkJWbzeFYPdTiSUf/3skQZA40E+0xFpoeyUsfsNcEs+KnFJ5
3rRZRE65lQx0Yh4kLUYrcAl79ke3TAHHg2VlqHWa9c5uS0hvir9PbAWWjereknWIZmNVlD41D7az
78cmEqEXlNti7xsuqpXqvWmGImiU0UoP7TuetXigOgttkcdawUPBPZm8yo9oDZXqVz/LbmvCq2gW
AML1aiG5j9ymNwIABu9zjMOQ10LRyudwxF0ebGK8d5eEOPfDaetlu2nEIC9VqpnRKyhn6u4jbDFy
AjGp4A8MwkPSOfsAxE6H2odX7Pq15m8c2JNefKvsLg1kyOZVGayML6sTigonq2nmvQHw2cCG6IRw
LJz0EkxGRlVlxvlIPb71BjzTsHy0oNhkQh+rduc83LNurGIZLGEHlLn7W1kTcMDZgT7ct9rBbCnr
FCIHVgpclrss/6Twhq7tT8pqVZed7VARtILVTAK7exJHPehTL3XZkWu1pXdtEsIgy7Z98JjyHvYp
oP6BL/Px+xm8eLnf4w1dczCdaxEeJmZfaU3HRXq+XCUVebJ4UZ/DdLkNVn2DCPnSm6+sk1Xfqdmr
PjFrDGJpe247Ab8NbfPB0k0GTSyieFoGeAUxVnV7RP0bvC0sVQz/03XEfsG/vcJeMTTMVAuaxaTK
UlF6GGeX5Iakvmfoy0jy7UVD72gU067nZrfQvfW57SKa/WdNmEpi4Ds2I4bFyZ1u40rHKEHLqFjL
ABlBIwq4sYhVMTWR2XMNOQIkg9m4GXRGCtn/+HF+VHd97EsCPLq4hilqp8xPE9ks+QKp9zgQjy0X
5CiMzH/b/km5RUPgwcZbCVVrLUo9/GXBh13XtKMIslQrf7zXXmG2dk3JtXQZmBzlQDxPyBuluK5a
2iPaVMjJfgjP6M+I5Z7IT6scgZ7tXvsHQwDZapFwqEqk8lYOFLAYm/03/G7RZtKzD6SFCr10o9AV
bddnMYfav4q6TBhpPw3AvuBSv7dZ25AImcnxACMP2ltME7E5dQJwltm5ZiDRByR75Y2WMuxGuh+6
7IlUNWndRCUwkFoLItm5FMAyUIE7o+xSgUIG9jnBtq+aAHNjb0at9ZyiF2AKkPeZ4HZXUAngtOfq
o9x67LCaRZVcKv+jFxUo/tLm4lftuogCSPjw1Ft48Hwx+D3nDdtnVzpUPqQakS7VI35VXrfffxP8
M/jeRC60XSTZd/716IyTkrmBkr4GxP/MhXllJJq1aMfcxsqoCYt/gLT5/P8eF8q4j84KDh18t9rX
ntj++WKEFOv3RijPgHTVBx9GXRJFhZR1/s6ZsMfA2DIRKQjjA04tDitgxwB6QPpaMQL0M5hENm0e
VIu5+0bb1pvEmhfkOY/CP1OgUIAR7fP+Ck8til8HHxIVi8Y08ZavCwuz7NCke0d42c2gc8oxIbXQ
AxfXHt+DLN49K3hMG3Kn2SqLxCaTn79TeiqfzQyrTIh3HcLpKYRTtAQ+PU9OKLztueNAAO/6mGkF
oKEImux4ZFzpJQ45OpUkmlOVhr5W4d/tYMJBwzeCtzp3sENpUUwkOWUaZU2TWnzO4UD9/5dix/oP
vfDqV1cG3L3F6i7kqI4htj2HIgCk02TNJZF9v3pMxlsfTI3Tw3jvf3k/hV40XlJekvsYQ97p06Kt
s8NX4glEHCUcYiRi6qvIyFOsb+eTRGw+u815SCbCnUcvuME63bkhmDNGF+YXnvEmJyBRwkhScRf0
vDUCviyWc9DI8zpODDIsm9WfPGkowGV5NIsiIj831I0wmI4LfhYgXYolX+R47LKv/t7qIn0jx+6Z
j0twUjDWkDyUH65S/sFI9r3d6+L+ijynThmRFPz0F3tmGr+IHFlczJHjMEktGIRt4JCa8BxERSqr
CDHJyJNNuE0U35PjsWBt3XEk0GaWZjwwF+eprqaTa9ipEG/sHxCc3ifcYwZH6wbrBEQjJ6wlwhB4
+qx3YQKOYPZl8IviZVgG+4VrYDnvHJEVyqXft8TmpFFHYeC2ryrSvEQ7M7T6N42p53a/kg7CnFBj
CxljqQkwwBMJNtbYF7DTlOv1JZIu0vo5Lxrr7gnbW51DIEr2/LlP1Fs9XAwCy4A7Z5+AV/gM1yiO
d5WZc3X/RtJbQdNFZdfABAhaqK6haLUsPiGS1kVkEZsMhXxufdVB4Ym/xqwff8dZuAr7/i4UH+PG
QVP/7TdliKvZBCL27KltFt9D45DAIlwJ7h+oRlIg2LhBuc+OVYGRNW2bN1zEeHwgXq2y7usOWlEY
Sa3bFg85aadLBZ9uv17a9zMRpoZgU9T1PMjeOaUGnp6qbYomXfVk8g9U+vi1AV7rCDmZwXz97i9F
RppfJ8YogccO2v+U805DyqpZk4iueSR4igf9bkfjYDyXFH0Q2ZEdh3WX7QOh8B1tl3R4I+N8Dbdu
eRTu9EYfVzntYRhQYzbfgLDYVHy50aM9jOgJ5Cgtlr86OB3qCBhENMNVBfFfc9WJYzl3y4UP8DGl
+JyNhI5tL7ISOreILEEzr+QHsv0v2bHosq3ACQi00tIkQ7QZoxMQTshqZR7q/oQpBB12iHXqMWLL
00JH6XUGwWwoVYBnleHMpKx7sdJXlx9nmYeOymz0+KFRJ1eT9VxyDdfMof74ap4xzGsGT5T8NB65
qLq+JnK294sZAQg8eu5ej9eRM+Epk7Y+D0Rrmq+IWsgJVmHGbz0LJBJqFPRx+y+axNsLuZNk4H7N
Ll4e0ef518lokCsWuHMCWwJfSFK9aQ6JYWdXNRcA7ZaLD6v3Y2B32mkcx0BEKi8dg3KRGFEwiKZm
2BPlHKVTh8ZiAeXQebMvSN/Fn5iTVxH4UncKmZ5aYyBjh7E4nxFMXU+GjAdC1CSgY66naHm+X8wp
AuYWeicmDWNJSsS9U6LjGIGQ/PCjCPTsAblTZbWxGyfnGlaDXf6jpS74VP+DH5KlMHBTEdzV041c
iXXjCuF8b33nayud543FkeTT/d8PE3LjwIwoq3HbDjINh6bd5XHmuMeX1hqfq3RrGF7SSV7Woqei
EAEX0DKG4LGBJzA9uiOJov4xGpSv+1ZGzb29JO7jnv/83AjSjIx1l9YualmlD1NDJPj0lVHR8iIc
0tV8N5X+v5Q+SjbE+f9gTlsY7w0ZMACPIP9if4gCAVQICfqLQ9s6JaEipBNUzzuNVy9vya7snbX7
rLGvfiV6RydkqA1velyZRG5ex2o570UZCZntiOrNluMQXZ9uJ+5WctfOH1VL0rvGKKNv+n38hzbZ
45G5fCdYD+82gpR+AswsmxMl4q53hUVg6jrhBxo9meKupw0TtZaJFQTrCjbhM5qNQssL+DZ5hzuT
Lcz53ANkTjuiAb/lBoCnOs2T8hGvWyOI7rI/JlCyTFenICxMX1ZLMemjzBzSWGhtsMmesXqH2/PF
/LJn35KwtSsxCxE/8iUF24B/hcP7ux534KPDhSW4YpMi7/VU0pMGy4CyFXOseK87O2jfCLPjyHRQ
n4MvzW8x6cp9UIbPmughJhVXO6BO/6yOJBqQ7O3AAX8JarrZz0RHX1q2nIoKX+pKvz9jw72oH2fT
o8g5sx0dzpg6T2uXiWq/9PJSwi+LCiU3jJ9pYmWtv3a0eEZt5F2V9+UTfUOBxAo8JBiC5YeCi0JV
UPfHrLqNJYZEALPoNr0zhw5PBxxloHwf/E6piN/pwBfY+tdwK+ftdz9FoSY7FdsBxB1kRX1YP8+x
BklSWk/yN2PaxRThOGCJ3dXzo6vY2gvRBj68qrKGOLF6ZqKSQkWDkF4onkobr3OAF8lC1kJA8XTE
7/UWKsnjzrueXpfHHqwoOr/Jcdv5svHuHUIUaucpSppDoKTwC0LRfByuFou1iJOzK8xyheBimADl
StHvhkaOuRRZaY7ibmoO2VY7F2+8Kku0Ht4JOOuXbM6KE24oqJNsXuXTvRUBHQUCWW6fhHcD3St7
Xou2SOJkm8yINXw29WGcc74RjgEnAfRf/MaYMoU0ZyCsdXC7va5fQDaQ707b2D+qI+ys9fYGjdNO
yCk4SLf2/CwDIbOSCWkmwjMfPSmOYZJrfzvIm5bI6WniZMPwuggOlR3yYGRyY4YdXt9OMSOpK7lE
smXe1KXu3NzgI2Lyd4ClfRpYVVXy3HxJc3hS0dXGs37xUWkZ/hscfR8Zc3j9JSKMqJNo7zjOVNoO
wfMR+BMxDKOjCP42f7YEGJBOJCmXbS8EbQcyUZ6W31cqN8oFaWiJM0WA7yaH/IMMZNIA8hV3QwUd
rPUNKJJdT31yy2meDUOYYfFxhxEIKssdNUXAdjpYSL/VlDmUebcGRwMfVYwHaiNHlhe+59thAPeY
KTzKd8E8PIluOyo1u9QbAmb8V21u/p7wlChAC9gGD6emWJ+vh3Kq1ySsHwJHif4apdmAwvoV22YH
7Vc/ShDLEmEkh5tiOjFuNix95b7yAOASEwCYH09Dm9l0fE/g8cTEOxp04SeAU9qLsEARBsaaIxim
9DwRhxruLaCqGLLLMT1ORkxp1fRrzCi0k3AIZBPO4402YktqIIxpt1up+IF923jSKourWsx+xqz9
UJ+T3nHZjJHvfCQshLhtBZWm7/UN3iuqyGk7O1eob28c7xmpoPCTJg2aXIcd1+c8Cq1TlKB7Om0b
j5W3UMzqEtM7K6od2ZcUPYkQXc74cGv1+Fq9TLjymsd8k2TT2k3y8keRzyRk7IIN9LDzSP/SWyLN
crHTHfeNX17xb40UWB4VnbTDnRX5e+ww4YjGPWfYSIqqHqiGl7n4cAKYYB5Xct+Jb65ujrg8GpDk
o8m6rVjGDffiX+C9sUbXBA59lJJqSyrYVZ+mdTNwqfcTuwI/HaHqO8yIvWQLgferJPQnjU4Ov2yJ
wZ3SdrstQ/gzqR7cz/cenVT857qi8l2xA1RgfLtf6Dtd3J19L3LRbuYASPyrOGqC9ZciCxR01gsW
PhpuR6i0R+ifuGamcNrnHH91TRi6fivLbRIlOS3NpfTwRGN5R7b/06J7OGck6fa+0mWheDf+MpmS
fcw8dTSkrasf6a/YtYkPwPvq202QvpAqb/OiyZ623ricFnY0S8YY8kiUozkc5cuad3A+cWWfrmn9
hASiFMAwcrG0gwaHv1XzKVWwXS5UtoDngoDVv0stvtHKQYdNw8vojnZfH8wyTIjsAZbwGVGDfdRZ
N17wOTrtFpK+CA/swqe5izKQ169rPhqdUFpzXI4nETGxmZmOV9gL7Bfi6Rf+aaY/BH8ye9vtijmx
SY7iLXG/d2DtqUoNVRFzkFK5sc/dmINb08XWk89aUduZsxLpUJOWHLvVZWqv/sj5y2rxviNHrhhr
V9l6WXueEtJnm+/LgpMEoTz9ufjGQaF7VkvH9ktZKHMCI8Ttuzm7EsHN2w8zyQpBCnY9whgpnxY4
FOWwHT+9fvbfKG9wlE3xU7Zpf9XMma/ZmwUvv2NiZ5pjkt+cDblh5oudePzG9eUdih33L4dcxBNn
DO+QFViMfT0cS5k/Ap3zbmctR2uPwe9/GJ+kZBdDtNbKaJgpmS766K3dOnF1aRJRfqQlELwzqRUp
hsyMR0Xl+u/NJqba18yBYgCb4gRo/28lor4tCGcrfnfQITD9ck7AVxpS8/qh6NCciUrNMM2APa/N
sBFqgms3mZe294BONiyzM9L6H+KiWpRbEXykYtS41Y2UIBMXlRPNQsV1I8eSRFDrFZ1W46XOGVox
8IdebJ9L9TnuUmgNSZ6CTSI2H0vkraEyn8uqyUTKweS7SK0qVLLbLVZh24NXDlmEsYF3WXAHZ1cW
UUV7EOFivEywdjKptmfkbdkTs81iJEgYxxSUP4yvmU3ZWwvl4ENdBnzASZ9OZ0GCmDnqmVs8Jc+D
19K97+aOecbF4kjGxoVqncrLbOrpEgFd9TDEp5gEh67qtr0qSPGuvERWu7hkc7GkArOvrlTYo7nu
Ff/eH56qUYEsT1VT1vi35oudVTS3SsgMRDXJ8ELzUlSzev4F+eJQTU7EhyjYPk3To0yFuZ2R0Z09
k8KkeSjteAsYzgoippKYaJ91aukH1TnJ6DrvvUimfxkogj1yrsSx/QhOV04iPhtXI80lxmARxwzo
J80duFhBgjD0Ns3gk/d6jegow4UQgTkbi9IE+3OYOfRqtT3A542AXPfeA1rKmSAq5GUpJkl3VrcQ
XWbu69v/LW+oF3WojO7Vr+dKwvFAiQQp+sVwVfk+7poFke+Q7/SjY/gqd9gobBX6T1EoaDcociCC
VGRYLT4/x324yCf/n49bYiu0AUqXHrBXEPqnCVs8kQnpBL+XphCrQQ2LcA/H8pwb9Ux0uGRQNsVi
wxqzECYAoAIz4SuygHul6/6pArMHjrOv52CTSLAGc3+jkYPuBNpx+vivhfquIU98PMOvyrREfo5l
qTej6FdKY4/M7sbHBpaLOd1nUmI8sSD90w39hf+euCxOdeKn5sdAyNTgyDnz4IgqkQJi/RIMVryU
2J7iCq6RPnfcmSAgfadR1zNx5VnJBtYW+tgopu72Hy/rIEszZO+jfwWBLfCYILQPQB2lsJ14Ooj+
NUAc9m/S0cUhDbGEb2XD7uIORnpwv0vFyDOsqU0+vNSD8JfuEB2zzXzOSeCHVcDU7woUzFmv9Lzq
+obsOzLZUs/GfxkuuyPOk6BNb1o/PTZWbNXSZ4GkHdkYuO5BeNR/cmGTu1RAU7wLuciMW9N8+V9r
BbTDiceBqX4lt7I4Mt4w3MtMUf9u7dfwvY/ablTupD4YjrfiQ5/QiJcrZjcEGP2frETnnsFyfpkm
tBM7pq2RjbGDo7l3Spio7SQN6LhBU1PYdh5DYwuJb7Jv3eeOy0PUnLXEj5FMIiSg7Gkp0jJvaWuE
3Dz8qN+JZWPec9anZw2oc4APyWdqJmnQ3Ulf8YamteSzW/2wK9wl1czcBY7yuXruJ8PJ145MWn5g
ll5+jlapl5CdbwIR3zzpHVR0qOnc4+zPmyUtWLg91yP7RR7mP2ZF1kVgUS1OdcTGcPRhDA5bQMry
n/xcT05m27Oq2H1qMUhWbfhT2SGu6sngRXe5uCLgC+hkALRmsrJ/7cRiH5Kcq8X0lq6gH4WJOSaK
UCp3pIe2DpkjC+HPecOx1Fx52Lkhh/cEv//3gLWZ+9B6xfqD+vFrX59ZESV/QVNMxsl/E77WoDhW
iQ4yQLvNHz7TMCjXJ9gyKa0NZQNz6RBq8JhN61z+qhoqSq+rt1Y+K+vPpxjZnJrYg8DRkWYpHL72
T5646pfI0Wu9KPQdXEqFj7zmwtsT3LDtPrwyb15SfIYXBDmcYvET3iJOvsp4jl9hL/XEAJV2WPlM
o23nCdul8YsYZixj+6/tJzynj85Cg6hfMo4fVsO5Zhihm+VWOGtw+W1dVB7yntjmq/Yvf1PhCXQk
9Y6hadwXzswJ2sQJCxtyoaTlXFlSSNgaxmRGYgxPXBUT2Zz+HShcvsw8uUORDzRNetCCy8eC1lZF
U0uxmeCRretbaroQpaiVTWFQcKb8F3i9tI5n+OGLlQyz8YaeX3ZDYXGaegpGPdnEYtCE3SoHGCJk
MQsRnVF105mVXHm+h/xfRrQEopltr2YYdKTRSZF3rSkq4B8VyXKx25kp13pAcdwJKoV5ensqCpEN
4vH/XB9LUe1udUgYN5MPs/sMs+zj4aZnCohrzi2mOwFBxR7WfwEjNcGdAJERrWXNyb3TkjNvhs3a
vExUmJpnXJsjzLxT9vh29h1KM0VBCVEbyX2F1HCtCW0uYvEeMF82pBEVdTPyoBJ0tX2awI9sCYyK
3jCGr3PGA/ycTmtddXTgwx4D4c2n6ae0hwzSE71G3fI5Vi9Y1zoTppA78OEREsIZlpYXLVZxeYKG
kQSplIljHEO+sigx67tEwN/i1TE+qY/PXnJ7G4BsNluSyVWrfBcwLcTSFCCbydJ8pUe7FKNzelHs
Nwaux7WV5CPwnEyFcjp86pGBzKfMufLUNcL5gHdVA9rzdyZJLeclxla1AxteMqWh1WWB9wzYOxOo
QCe2HTAL0H/6/XI8ovawR2l2q1tdoFnrkJPlQshtsc+fOknuhSIkO7AuBnSt9s1dvQDmEAi8yoeF
NGtPT2JwfJSTzu+D16nrp9ssrIIgoygrMSkr+7C9QPsEXBJG5MF/exp7D4ynzSvePlWaotSKQL5G
AqQtN0/LLeD/SMAZcOPAN1Uqog8lU6c0909l/LY1C1wWkSsyNgtjqRT5BdkkzTlTw5KBQeBV7Ntv
FgX1SVB2g3r68z2R5Xl7XbM8TIQ1iH+I29YEHCnBOmR4HLTrlrqKnifmPvR980G2FIBG33E1qK4g
TkF6r80WEXOam452vDb9861Urgp3TsYoXXu+rIAGG9SWwzA7m8/dxbrdow/DKzpJ8UzFhGBYNJlL
qyA3EMKTLbe49ccEOYaivxAAldzRzndOdHfnzykLnOX4+M4kAriKpmUueoc8V8dD1IolG65222d5
zo9+hxHUe5Fj7uJRsbf+fzAOptK8AMzYjPVn3NVP+SMXGd6sS5ZZ+LhZVk3uWlx5chJ7y4n71skM
oFIC8hq8t2m58ZC69Utd9FDDIMajKw/h1zdZQvuTJKNz4s44S42Zs/JsxvjoEfhLOHjTl/pK7lQ4
k+0QoFslHQk9JEsNz969PtoUrk3Fjy6t/1mPtMxPKKzAi2sx63TdK3eNwGF53ezzvc9yym+goO04
2/H8I2HCjCyVWrhH1z0MQKsEqZev6jrWzOpUhsXsBs4pnUrUqMIDxNo+gKFZRrb6qNeVJh99NRh/
0NJElchoM3XwlrUlVkxPJdr7Pq5pFOQf37nGNzUtZUfkMERrj6EhIfOCztMJjHXA65nTLoiNMp+n
m6qwzJD2IWTemUzSBadhhBZl+TaBOkj9I2wvKMXRVJrUe1QCxbr3rUcg5bKeRUoQ5lZbbhtqsL51
1zlgfoq3aLLaIrZ7ehTDcqkEolGb0dTiIrKoSdcbNZJJpUsAxckLIzQJ2sU6pITF12wyozcHjduG
kDMOLkYRhIwu6dVLWDs+yoD6KR20ZcTs9cqggb8TFpz9I38ulGFFYSVBeHgxuhKAOmj6WrrXqOf0
XNfTSspWimlTFmh0cDtoz7YZ7BbGScN3PXPDNhaMFkd7j366vceMiDz+/b1PDE5diSFjH6rUM4h5
qwhKwuPcSx5uG/bc8Uq5kBkEQZN4Ftivp20tDgWvf9k3+Q6mOAVlWrzKE3TjUvdQltNjD1KgCck7
VRNWLYg1B3b/YYQMDwbN3kJvqm3N9JjteGl2EgFxqFaeJZVhI53pvBCQmYtFHd2k3BoZlw0H/WJQ
4w5stK2vQYVMpFR+LiEL5ESGVCQaKnDhkXbnOY36lDSMN4/NtJ+k7+lL5I3A853RRE/hnupvxwkZ
A9hby/e3zrPKjBkYT4J40nM2VwSHzpHAaYYQsGjMK3hgkMJf7N6yDPa7Sv8Z60sE1xc09cwIkbUp
Pd8vzKAArIsPlgzBiF2AN8BNus7PCyssnlXfv7UJbDLFzxHCuSKrE51uAib+A4ae1YwzpC1kcpM8
KfJ9rQtE+QNnDXAbuMf6PzCnyGSzUctSGTFsreuD1rmh0Z+5vqJpz/ymBa8ABvHNfkmxeDEmpKgq
IWtGcPESstMiEcftbgsRGGmSkd0nK4zkEjeZv039XHtxAfr/8EhQRrjUwF2nc1Td38PCPbh2n/+z
mbW4NkKaXZtYKOWBmTtQWMERmVQE8wR9Wfy1zXKIzWXhl2QAonBeom289J08KioOtUoqxkvDPdN7
4e+Ec3g8rNlCiDFtPiiiMlW7w6uVprx4AdsrLoV9/n3fS4DEMxF4mcDT2RwXD3wbIiS26vzklMc6
ZreB6S+fD7xEKjKiu13hzs0VH4dv+2m5GXXHUgrmP/SpuaDWD9uWBNWuytHX0we6SuaPhs03XEjV
UToi5hBfUzFc2FrdjZVGmlzrgJSjymm9NbhMQqwA1TTo46CAeSDzXCUJHeFpLnL5JbeOk8JZBixz
PI3Dv9XftbVfkm+o4CicmSo7X3Yo1n1ToFDyCgqsoEoeXeCvGZHQn+GZcRHodEDH4YxtA6TCbHeU
jpGzPkjIveir1LgDu4l3NMAaniN084O7E9gO/uLKBCu8NroTELEqw5nBdB55qAeMc1z/pRH5DN8+
bXRjTluqhQeihYl8mXdoKzn8jR3yZQMkCAOXjtCg5v6upv3eiB/oRhmPlQPix1XdP1YzUMzZXUnz
Po1hMloGO+BTo83CUA7FjBwK2JWQlsSwRn04K7KENJBM0FOIgJyhBBuR0+zaOuRouGaV2QXwLiUE
mzMKL2f18QF8eQ0+pSq41hc670zopFX1z9RvqgYESzs0wvq9mqaTrlRIWQj3vu5sdQmweUkELjxh
KLjXSyV9b52UJPhRKjWxGLRdc5Y4YsFMA7X6oKCn5IEDrbZYwwN6lACrNerzeo3AVMQQ192jtFYd
6iu/etjILbSxt+mJ0k688AW0FDFFp4xmejLfE486WNKM2knrBT2TKAlxtrZWfCCXi50SeJRtWx8B
I7I4f4Wx8S/+GJL21i2YJFd13g4P+zC1JOh6sR4/L83FDhU8uWaBWwSus6QfNUBmhwVVcID+btE9
+jTHEtX221oDNnEDslS+KNfCiCQRr+xCYDEBImg9HdZEybOPElD1TInjAZJD5ZCBA+AfO2rgNdNI
oA7Gby0edqRt2Tfl8RL/XFlOnPNqSmUjS7XSHhiCQfnem0aEYgttEXqGa5g2ZIrHeGYSPGywyGWF
W8EWBYWycmK1ZqTI7DIamixN5ZpqzIetfE+rUISBKVMscQgKRYiBCQ02oNsUEuglP8pAgOl80lz0
f14hyNJDygMPSgsMbmhRujy66gMBW8464xfZa2NhGMHaoMN6y41V1YQCuQGJZrJghSuBvEfDY36M
PYXAg19ba+2l3PFwUYvgfTa6sPbhEULDuDROSbI08nZ75kXj8RvzMhpSQZN/Q9SN3M24tSvF+oZD
1+3qfLGLLirRmgzNjY5xyqfYEMtm+FYkKp5mKqqbYB0nW+RJTEiW2t2+eTyaYq0Gy2UT4PjaNJCw
Q73GymXSW2prLGuumlAfhz1Fsl7SLx4IQk6AdKJ3ai5r+evRbmQBkzYmamTRUvQNwmajczQeG0nL
bm/S6fAf9i5GL/2cYIC9jBc7MaE4e0a8atmfWfMxHaUoEHzpprKGJXfVH63kbRyCbGQBFg3xmgai
QG5U5QT5Cwfm0dfnsS7Q1aqE3yib0zi2NhgbUhvOG8Vd7fhrLVON3Ryxf1v8J3wByUbcRoEGWgk2
kwBrdDtrYmbhM6fMTmFYxYDK6diOhYAK8wQNnk45FuPa+zvuZJ7tNZlzBtb69EsDddqQKHHRlH7B
Bv4ngRk1C3VnVFTWuHX7oQ4VVI4fpM/xYckOtE+Snr6ClaVW5dWWyEm53+yhUe1qfqMO3jsVzEQd
AlZCBqmvZ2/0+i5zu+/GN7hV/6pOQFSJNYPZ3rehU1YDe0a2z6a5XPEeifACgQgrFFm/tzfEcafd
ZfBrFqqty6lizasoCXx7E6BQaw4f2TMeWNblQ9yBRlDwhVab7AnbtS1qwqZK3MxpQoql8o6pzS5/
dS6CmWqArKbhgM13/PWASefko6k5f2v8watcxHGAS5nYuE2/XppqBPvLt3yJsJDMD75IAbPbUh2V
6Wsc2Ya6exNLzxVqiDyYzJwqLXWgLRCihSGixQzeNGiJcY8OwK5vh/ay2yeyQhx59WgmkF1Quv6V
MpSY+hxa6FIlRqnUKgnmPWFA39OCp3919Y6/7vy5FvFU8aOgyuF/ye9O7UwEESRuwVCdNenseSpV
vESrmjlqh/ukvmWsd5JsWhqf/TwJTQTQfM3FfTRtEeFn0F4Q9e6L2wiY22FrvVGwsF1RVc64zt39
g+80fUHWa+bEgvizaYngkOfbmZV/E4CaWBMFcxzCky7jydvHW0d4R6lIyJKB7EhDUgGlTfTrmkmV
jIlT5X9aeez8SyZ/APtYZgtgEXU/K3vNY30KNh6USqy8poK4PR3ywEmBEjG1aqQB8qG+t4qetAkN
mCK7+mRlucTKDNBVVSO71YPhBNYoVvGzajInmgRRVbK0CAuEHCeA2wrBkZ2nIz8fd6qxJLy8lZkD
j5a/ngADA8fdjiGLZvkE56v4IK8AFOoc94rTPsjCSxcsIz2mMOj4id4DbWkfJ5SsvaYqDni53Qe7
ckXMhM3HUWFQtMgFuLrK5y6McFcxfyfo5SaCpvzcALy52UKtoAKjPHBjR9ElWaTq1wYFaU2cEQUF
/b8I+eaqB7/YS0Dexn3LZj+4j3fL7QN7YY2ObOkz4f8cWdtztyutH5aqhLTJFS6U84cwDsX40Tjd
X7BXQlfSZnQx7k3C0dQaO7G0Q2u0YWIY5e3IanI8ksf6chHDkWmxbxULnUV6A6pxE2zJXOrkV3+W
AZMHtXFPP1kw3Tc1F5weSQJjzoLc9mhtLqJOyeQXCUdlLtsd3wEUqHEzYmM7m+tXNwHoSTmbZ1vi
/WkRrJvW08ANxw+Vr4VsLLr3EEFR7ESXH/AqIaeDH6tC9b5nS9lka1o+mLVC6DIXVHzg/JzlAm/7
E2sgfH9sXabMzMLghb4EOpfKmYJCqHBP/VBRaKbpcHvJlCuxGzx9r0jjMO8KETiiT7bxzRvjBjbE
6mZwKjX0hPbNGUx4CU5ClHZgva44Lc4BiQlugOsxk+/PPMxywS5oAot01a7hD7DF2/oIrEew0fe/
PQc7OhgM0AnSY7oTKLQIyVH9FXyThqFM47cZuLjbSFKZqGQR4A9iN25oKth0XBOdNS0h8RVvy8d+
94ONBdiEIDfJ8oioLse4hdlPIbTILN17a/t17kmgdKqqXJQhp1GvXFC0FU1izg2LdcKm/gRs7i97
yoTPC1FZD4Og36kIkEymLXG/IYcMt4aTdlu2hNu8nePuR2j6NtHI8kpNtAEi1cB55Hn7ZtwvrMtX
z7LhVa8Aj24R9mt/qVDRQcN3li7E/whV0pLCSYcqehJJHzAGVTtMKGLZzHKfkJl1uNiAndLjhS7k
3J/Hv7cDfrdjL+LdPBWzw2lmsjRViQlV6vm/l+iivxb/EAVadeKCUGZsFIWWyz1H3ViJ/3L8mg77
MiAT+rsTngv1rE9DayvLXryrsQ5NanQEcRXRJ46VukHx1EM8xiUTPGK+Rbjd6ZEh3stcaUUzFxr2
5dTlejiauMHv6HaTcSLrqGsB6JIQNruXa4h75uGHBBZgMUTF3KJD1ke9+V9roq/cBTGTPdtF6DV4
T/03tnuXqKslE6JmeH5rP/4Sz6Giwr8VRbewmZWParU/wqzxu7IdFQzRijv15HiX4l/AsC1Zgrpb
nTnme1LxG1dGFpvHapC+Vy3dF2EYCA6mWggA/3xe2c5FIeEtgHzqCxKA920jIPt8zVwnVhMtRaI4
RzipyRbJeOtqGTHFnQDjrP2OEsQ75hxCvVHMUrUItDqSfpGqz/kW6BXOk3UfkfxpVPFDaOVvP2Uq
V4fsIR99swzXYcUPDHK2muDIr0yc/JzaBFXaWCFyHM5SvtbcwwtL31jsZwlM98TtYpG6aa2WlzwC
LQf2NTB/D2lecsP4SRIZqBPdNj7PL32Y3LQEZAPUdDs7Ts1G67531OwrVcNzNuv702XOEdsdonql
YWBxvQtzWwLKD1lILXRg+NyNxFxJ97MfXWjDWl49FIVpDnZkx6AT6Wdik4vcLxfHvrdnKLmy+5Ua
TZ16depn/ddDZRJzzoB6yvHpotQKa3BsYzBzPWnsDZGqwvilCQSb/X9fbDEuUIU7Dy/i66755ltv
0AwgAzv0/R+A5v9w3T0T5jkxpQljFYTqLDhS8br2LudDAJrwiQU2/BeexmkVrcPzSP3Zro+Y2xsJ
XharkG/yeqt3SjW4T1EsKyoxam6+pnwWr88bET/LKCNyhzeb4D9cieMUFmA4XiF6DBoPcCYFD/94
hQMIC9YtROjWRdY+FfXXupKMKA8VtTeFhNCMtzUmI2wuhi0lI1sdi3IGPgW1THM2jG+qzcRB/wDL
5oDxdVed9GnBFOX9EfYQxfm+0zSF3vt0G346Bc6g2TBvbYbK8kYNpirvVcGXjfZczxD3D8yfogo4
f83hl+0cwRXHE8cMW9yYh3UyVkDlExw1GM78BI2zdfTwWMadzx1XzMQMbURPrXdQKAcpZdg3ONuJ
4wfIv5CztPpx4WHzueREa6npEo9EF4z7z4SAcih5r5nCUNcQnTzlJYgI3ProrcgCniV+iJvJ1ZlY
2fxnQk0V9/fMn1xNG2LE3FUchkLoh8r74MwkRdBSwm62kijt6MvcCUQA9sK9B3pRqtMVAUSm7fjN
aWU6TsYfB4hd91WXwwqJODBn29RCccuZrHYFXW+MwqvjAaBSAXFElPiHAqC0Ws6GO5Ob2Ka4WRuJ
YDxh+mhLHvG1ahxqSi3AkfoaqvIRrkvl1iYw48BGR94+72dWqiHkLg7EbHfcS9ChYC3H+W/tIu04
L7YcWagIishoDgk2l8//6R4RwZcLk6QT26ZnXrzW++fSP2HdPAIJsB5sFHgHh5VX9GE2ABOfieSf
Kh+XiWPJaC9REWaGT0HZGD6DIaRT3TFP/4uYKOYiABVokbNCgOZQJBSHZIx4LHLGe4G8AYznVaAm
0FI3s2kzawHSMjzsnM2ixrJtMgytxsNvvmJLv16R4QUEC9XSOQFSqardI0EMxQL+nAzeAE72VGmk
yjagVpjus7MZJyoI30KfI5NjWBt8tpIEggWTJ5xbRVqllyjdFQTX0GlKgOSQDL0Kp3tBaRZC2Dnc
VDkL3f/R7Bh/x4K2trFc3Keb75gw7fOO46O77HHu8JIiPiJSpm9VtP91df97HjZ0Bypul0f62FYo
xv5fTkhDF9qy4P0G1kmunUtkZJFYp/+l+ajsbZlhL8wCxMzEzhLao8dYGYL1QY1T+Cawtq6AHNO1
kfJxzrO95m8VKTOlbUnWYUq3bn0365uJHBwhpAPRTktCuLklZxb1CfVorUk//yC0Ari4kQosRgay
/lEWb5HdGfFGzyddQiNgjivW7yt9Fwhj1V/ZeepJ5rkXiprzliSagVt8zWr4xU6Enc01X/QWQcAE
FTiyOxD4vmVS612qbiu1RdvVCbjXEKvEiiFMIS1twTe/YUEo/SJ4tjPfImf39H+toDXcYrUctzcW
4rGb6iHwzPDkDcT41FSHz/N82cDPI5nn9RhI2GrF41+ObNHjQf34QXNmHsutafVBasAzPpLJXDmM
Lj+7HTqTZDZbK8IxRvWICO2+2uld70eCD0H7oZaOgF1V1aZFvQgsQZ1H2NtoZrIY/1L1620ccNll
Bz0FaUjADV8aSlCSlDOwxVOHXplcG9YVZNgEdNFbhaueBIJdH8BQ7WRmKla3C9/98OQDp9tBFmkq
rzTXoiQRWIV7yMSk0fi8UWBLCtgoCZTXi1e/zwJHAbbD6V6JKo/1FKNQqTP0oG+RKCDMi8RQ+6qm
wvgthmUiHQ87SV/RogS+oFGqx8DJUtbApIdjZ2M6C/ZBUvSxxYH84IbX5RbeKp9HfC+TQNa2BEeT
7qdhZ7CqxhIcPsJLn0r6fnVkqt1xjUpwAXT7VOzr7LkSZyoMTmV6AcwaT4NoOjZ96pJlhxpwEx7K
u2FK6aNc6envsAt+3ihRRObJmKjxHwywykfytmsJ8RU+6B5FggD/N7zrOOpFgZsGv+QiWv2He5Ae
r9B0qoj54KQdx8maHH0s3e6/ke6Ig3oLBIALKuLDSttO/ccnmizNo6TRTIDjEJupsf4n+Ym9av1D
39fD+z6aT7pFllalmV2Pf4U2vAxSu7SGOVWAvYwrhQ1ZMRMZrR/CJDgYaFs9zxeIz/esRMq93kJN
p4wu+1xgVCkZ84dy1Ga9QWruDRCd+noFw98I67xEg6pYti2geS2FhVBcy+7v+Ut9RaPYZA4PeUVN
Hqm7XULY1h42+TZhYADVfCSZ29mCtEzOMKIu/tivdcVmAioNiNbQfTzEcasDtGzSr+xmuHLpFRCY
XxTnVmvmOOe4/NRg3eWiXQpgdgwTnUFbFAOt1ydae6IYc8JVzacw6fZW0XQYjk5lcS71KkYLTvD4
mtEp1mmJxzfI7H64ZQp1dP2FlyQx2u9Pydi+PQp2dmoO1BbD1vjSSlV8bUx1XtOvLwDiIZxLrG6t
AnrFDLcYDAN3CTVZXGwugflPMn7sTTpRMs8QJBXpJdZC1y2HujaATRKN0teUt6ojGDxtExWmbtqW
bQ0Am/ON2Cz9oo5vPW9sug56WEEUC1aXGZCgQig0/NSQu9827uwEsnRcFvifU/9+RdCdniAV1k7S
L54gnFRycem4t/pWnw/j3ByAYrR0pPWJtz0zIOMamREliWIY86HjLEgPee1A9EqtMUn+a38M5Ahu
JdnckCHCDYxXpj5ZqTr3GsfjgTyGtxiAXkHtxZ1RWypZGfj6T7YUIe2FxWbBcXy+1u1GWpREDoYC
rQuDdSqPf6l+/3JbY9YN2LpiJ/OHp5qbvWW/GjVX0H1ombGAP6utSCpK/4P5jOomHT1O+UF+4GMh
Ap21gJg+uOwdc/nxHx8LFH+65s9pCQV+AIF4RHySubkooSGiI6DDLtMvB3vAv6wAbt+apSCFNigK
IFlhMtEWyq8oiQ7P5LgFVg1+8wxQ486VFWcWZ7Xgyhq5EnmI9aiSfm84cq4ZwgIuymVmqViUItXs
tKXKPsOFTOK/n2KEFFSQ3F0fNE5IYzGZoJvgYFS9VM0VglgjEzQhzTADZT+rcALHdgxEGYqhdYLP
gvwk7S6N0bEmQ82vTUdfF+Lt4YOBSdZs3jpPv/xYiLJKSGEHNBWOedIhqiMoFiGWjm5RXSFhiH/h
Yq2+QqT/eB5clj3wIk+HMnw+kmLGc1pPCqLYfrxl3sLHUTNL4IbG9Sm+m6DNGzXMyiSuV3eOV9XX
AyXg1BfbAoPpLIUZPi7QISTrRpCVqXmP0aCSDDs1eJoi0K/E/Bshcn3ObQo6LEG2v+ku/0YkC7HS
Fo0qq7g0TaMTaAaB2gILHJDEmwLLhtsS4RUp3L3p/d9JspTHLVgmGPMLm9KNRV22iFa7Qpp3oYZx
B5OTnYdd88iy0625gI5MPChMnr+dKyHI8GBv7i4/uQJddMn2Jgj+xkBb0M3EZ85yKcZId7sQ0SSd
yS2+tL1xKbMVpaVbcYhPynmtyfMMsZJH1RQoAQU8sXowEpscFVsyBS07G9hCGJuJXd7QIKy9kaLY
PXLzBFM2Xc2xnBJPqg3ZEAfekIw1qtJEbrZaWUu88ji7Ca/BomZMaeAxHkVksFSGP2MSE0muCQlK
ze3EhcxyjErxfy9mI5roYvQj6llBusbMge+zDuxsKGiqQ9meWd8neUMaUlmxUmLpTqEp3rHjLz8u
6zQUWhPh+V3PjwgFKD6rDVDKzlqo3N048NNyHyXQ+hcZFXG6DD15uaeKf0jPLaXBLtL+vLF5DZJU
/+i5BC8osq2z+E0CgwkF8g6jt31MQ+Tspd3+o34Z0z+DkXVxo2x7Mo7DxTSgbL/ZPTSbBKpv45dI
vsl/r7sV+/gLtM/fm0NKJqwOMA3kFcY0XQDWoudeijiiQh7jvuzYzPD1yewZgiCj8I4QFjAKgWBC
I3ruBdlgfo9sTpJ7q69eU2fpkE/jXOl7mlnjhdj0TYSJhGLlYu2CsF6+gTWj1xXM2xYTbRb+kA5J
hcnY66Z2o0cFJp/QaMsBphcEWviwQbbkRsQqKVzPR7gN5Scgjm27cG7OHFpeuvwmlTNgkJYDPrhD
gEYyxgnPNRvi+mHx8Nl7A1/8620JOYYkH7uBtqxtmNfIa2ere0lyeF99e4Iwgy37mHmZhSE62mF9
svBhAHY1E5k31Lg9syzlr4qsApYTo8b9SMr7fR9SXhI2ui8ChHfN0Ae6RtzGgskJfywy4CGHjPJy
ZNaj0IqtMTZSLiNZant8N6I57YvV/VDM/MpTSIvgTsJp3Lsh+VmZsHx6w+cyhGZAAw4BEPmKDQGw
3PKZgJ5aSm8cmDW41BgxG8ZE2X05EQLW3XWw15o7mErm+BB1e6Gupvtt0HC3mIvk8bTMEzksdbw0
kb+rZwMlGlLLqS2fZ4VjKfbZcdXGhDivQ7MBKHYHNTvbR8mmkcsBoSz9gQvw9njNeTTEB3SqugNJ
c8+6kACS/ZcH1lthyd4UO7B/KKXdMVmKMLy7Cs1Nk1RZQdQqRJLhaAle/++ATbb0TEZ1JLdhD3TD
2jtOGRbExni+w/Jkk3ZoEns2OzYD/8HSfKDjahm5LjkA24CshdtGKnDKpwOh9tHYWZe3sjCahB93
vuVzBKQAmPiVtuO49A2Yva2UP1v9+rIkj3lAZwQDiKKdfNfqmSZ60mw2mMgKTvcL3papQBY+fN0y
uGU0gf9AxyixwTRGhAAws/B67QGJoLng/+Rd5TAexLSNmiiRugDmKyXhVVBPpeH0SOuutkZRpZP6
YOi05TXEkrNKj8oAV9OMuWavDeldrQUcXjZCaG5HN/9fKLbRtgHdj1R7943NMeQMl4fHcUZwPhYR
3p0KvYU/WbHaT1ZNbwhhe5r6bhL+HR+z//O1v60DD80qBt9D7GlTz5fkudXHmbvY3ecsfFhMtC6u
9S76EN6fiI6Yjddlh4wDPz/N8tFlNcCyFgEuHurmsuoA+wZtPzwxh0WttmGCzg3NGmLoERGOrqiF
SPSJOzxho2OastkkqBR9AdMxBStj1Y8/m1+vaY1YZW/ufqNchEPoYG8LEPB+Rlbmg+47cjqyStMy
8UAczY3nm8/OlJpDwT2mTHKOsP2fI+NCKF6pz1RBhQIp1/Nyus8M7alLzyjgTfdoYQ9jqgCHajO+
bg5dUPZF6FmrsioxsqNmHObLS7RDMcQ8cTSt3YaDwexn0PsY0+VZjF/RUMfqk4iEojOCF3coNq8V
Tvwcc3C3sd9l3UOEfzLiu3rig3qxFfr8Uo5yygVvKfJIzSTwTIZAhTDm1bzosB+te7rZqkNBybFp
FUad1kzEcMIuLapMLzJYh5Fe//mx8ExBrP7SMLbShjdQfU+5t3QCNl12G5r8dFDz1CQn+4SnBVl3
rjEwsPpm7ALKwmtqWbR7/6fYD1I0NrUVFWugS35MMKQfiSmyhTSTZ/f+cdPXpDLj8NMPxWClaoB8
qhM/Tk3VXHo2zIO7/2banySigkfnS8aM+BcMHixO7nLDOobp/qcHMwY+sVO/wftaLWAMqxFKK/cy
Q0l9TyC/ZLmnxq/l2nNDVHcLKDChKIyeqFQRx0Q60F7dhV+jd+1+QDe5enuwYe+0KUp66AclxMuC
ybnVXZw9kdLx02ZCsFxKVJg3PkNcgBIDyv10lwyy43zT7mcFj8XHEY+u323qLaIxE2BS4hrzPKWN
2vPyZ5tRfdPOACTydRVlDztAKkBE2UI8ceejEbkRex4fChjosjZOv1d758vROlPNKF/XqI9ttEEB
oZtNcMFsuXZ3msBRruXMbDUs/LN7aTa78eKlxNnA/5fx33n7h3zyh6QnAZl7JyWRf8eppDkjHNRb
ynWdxIlcWLvQEctfnTECJndojgB68rFPMNp8C9+n0SfKxemMZ8SJBgXPSaimgafkxMudOy7yGe4N
SeaEo91Hx9ie+xXBrqP/h4ZmYYXHwQcqdq8wsvf+TijvLvDPHHDyQhKO/xqHc/uvzvV/YVbIgnS+
6Yj9vbdYSG/NbU7K9OjKH2R0g+CUYTZZFKKU2AJu8jISt64ugVsIhTuPbzqp26Xzwd5Lv7N+VU48
/y1S5/EjuLCoNbWSRM6Lfbo3k45ehMZWRLxjSfE7iAkfWZKhl8TKF+MjXhdj+NV/1bdUB9xMu8Ac
vt71eNR0IZMx8NviE1Tsh65h5MHixNtHoUl71bJlB3i9Qv3P2oVmjm1CgrQKfwFSnBRZQOTq/mDl
oYBHaOEMDUcrsNHhT/yPLqd+T8KTGiMmE/u4XB8Ztpfn+BX02Vi/zJO9Gm2VyhR45EEpyFAdChmp
COvF8vXN8uT1beaGula65UQxIYd6gqUIdrk8WT2Jkc1ocEmsiDqIwFiG+eeJt4DbSp9ruw8ltPhP
G23Y3nAYSwcYA/CkqrNzYHPBGz+s+i5/828WQDKNqHxSCZy42N9ejP2pC23CnpSPvXVngBnpQjB/
Lf8Kl01GAnQ+viZS6IReAYMy9dvaTrM5dOBOmXv9Ao4iQimimRxAQynt1/+rVTFp86cvzWjZjwgM
yWUKSwO8YFxjYyW1Wqel7dDqqZUNQwsyk0xs3IC5S9u4q6qpDM3LVpLvsM7Tv+g00z2705U/uh5F
ar3JEIQgDP9S5Pqn8kiV2utkNYbT2Vm7qEtk/qJLDvs/FtSiIvg9DMSFlxCltog80Eq1UEelzK6w
GxvmoA9LtPiANEGkgPJUBgUdPIYGdijN7SUu4jAZfl9AkKTS77AlThEEFF7g+fMsDehcBbkg3C3K
2+ksyNssqIDEVXVysuGI2hhLKuGZ1Eq/kWXB6Dx60aEINQW605ESjjPpr05h+2nAt9TJms6tNvQg
invt3RW20617oualt2rCh9q6mFXcD7oYCvDFubcVXrDWuy/V2qCkcx131jauZMFi1h6zqTl88lA7
8p4KpaVDV/RdHGyWne3JC+JX9agRsH8umqX0WeSmDgiLkqR5Y7xjJ9jwn0sogMwe9tvilCmJ7umF
rO6F9+eeHIwadN7EM7I3RDL76T+3kYMIxzekf0qO/Mz88GJ0liQkorFCM25kKUVCNOTqemY0jG1o
maNElXmpTtBe5eQrIwRbqr6UPhoLk2/1DiC6L0rRz2Q5XkvQT2CzmysDRFslNTxY2SUq7+DD0wIl
WsvrKm6jiZbXXp2wdu/DNtL5fmkR1sGaIIGEyQbAKMP+tKQKuqq3A6NRUbTVwedPgZuJ6uHimcUB
Vv3sk1pAGhkRW49IqJihbtooNxx5XVkZ90/KvCCEEjC+kq0PRKizhzwQQQMYvQhlvHVAhMy+Tu7d
OhdcbdyyNI2/IeMETrB4QpZ+A+LTTdYTX7EREqZ5WBo0eLsnA9uxp/DGWqISIe6fwPTua9OqA55R
PZYgBHfO4saUG2TDvOJHAP+6HOnyI8Vg8cqzw0NiF45izqwcEGHLIK3BIoTQ5dutp1gcbXx1mtRI
UPnAizeuHomc8XAgQ7FenJ7vUZSAeVaQ4q1yzT3BONozVWf6dou8MrOAzJRpDcCRshF5cDCm4uQa
5Z5Jb3pF7DDI5hdmj/zQ3IQ+n6JXGXCucwA2rQRGq5OlL/ZcnGq6Z5NXZ9nQcACC4AwpufJiGxZw
VBHSmon3g08daUYALp+xOV692McKMkcp33YwWpVsoenRn8wyEB2ZXWeNtcM43HUxlvUuJKd3BqzX
CFfHWUOTslsmny9sWwew2xRb1X0/JQp3Ps3e2WBIWUxDnJUXGftdmcDZa6Xu87Z/oN2NvyEOeWK1
azZQjMF+84gU7IKCXs1TdzkLoG+ewN4xLNpQA9B8ZvoJgX8qt3qJ8MzmfxE5BIxvpow/UyhKZ7Xo
0ZSH9mNTn6dx8GxQk6Ae6WsVN3BholrwqCYuaE+7qfPlAI5uUXge2+pEdnlLB+bT087tJ6brrp3b
R2ESNaEwCewhkVR1FxEELUsO84w/CEUoUV5NH0UYtNt8TXlW1hJXsKCYDutHp8rx69PejaCAGete
AWtw8VQve1Ee2y/pTctamNWAlPw7iyGKpHHFevXDLWytOwxEPo8WZW1I71rgGupu3HfsVD57Gt7N
ivmlX+9tYW5/HOaZccYbzUix/XE4g0OjNKtyOPtyez3s6y5ZJw6J8Kg5zjvdoyzoyrCALW0UHpLT
UNuubTT7R0YdiYjgRnpXzVuPaKyjjziydBV8Cbaf93IGtTgdUMooqYumHgf3TAWPOmJbUs7ntULV
VCFSZZmOvS2lFrgFSlSdvEYoM5Sh+uEjgQfcz3m2xFvCKgBvQ++U4HL1+9/WbXh0caMW+jcqlj50
9p4Qt5PvbJE1HqYy/WtFOAH0UYIQiXkW4D5oUVcXgpDz71e/PLPdavtiHrZXVDXboqX5AQTVm4ZI
MlSjhUdbE/jSxcMb3WDOYEKAg7JOx04rW6PX6lp/XTqDoajvKx/mvvXzmHKrd3YeB7+8DAcXJGI+
4TV8q8cd9yIL95dV7Lj8pSI0O5Gzy/2bKG11l0V8TLZ6AH3e2DJVALXDl/eAg4WWTIDR8fDOLo+g
rlWosa91sz93zaxGmeMWxC8MNIPKWwFUuJ0YjykCxon/WgrJ+PwOTD7wQJVgVu2wGTaZJDJQtMC5
j/EiPrA+QPnMRUSGhEPdeNShPduxq7HoSUoTXNcM5Lk+V8yySSkhD+pTI6WSb/nD5YHdYafhneEL
RryQnQfDSR//rX8nmnzgcTiL7dOEeAgwXP84ZmvJbq4AYzGVKvK05QQUY4gYpCh886RFmYok3ZWb
LG7LcRQIjdF4PggIHmzJ+kc4hQzIcxmqZQUZFaH8nmPqGfLJoLsB8RCIDESvwIN+HmHLwXWtoYKP
s2o+qFe24zYFpye6LzNEH3RLH43zzAbJsXK+d8/SrgD511rFQnAm6z2owew0brYslgHgf92EH7Kk
92v17k0re7ekTxpZX65d9SnYQveoKFfYb7tf15ToLwKc5mMTmPO3P01zoZKmaglTeDvYP9NLdkOW
7N6hi4dvUfCTaaFro65KSiKkJWPRCZ8S8kcF/nmNo8f5hPq9Y9D6HwUvSx2buFgjcoGmJDyqzHZA
+Wvn0YfMm+Ug7CRAzKaCh2iwURlNomBLqtRrLfMR7APRhIMTLb7iCuQb6NtKtggFNgUVOjvCtvlU
XYNf93SY4wJ2xz8wWLw4NuHrrYnE2dWgNGpSeF7sJsxq4UcOZpupu5PUddZxx71NGBNBCeybIKJT
nhrsVAIqAHkZjb3lEWyF72VDej9vJWDjuXGqbKA9B1zKwD+xDgaSi3i2XSPDa+6CD/Uk0MXoSAXe
36LGGaQm7DWKu6qGuAZUVoJhR2TA8f4FeL6KHFSAI8tIspyLmCv2VjhqlLK5KIsHraXq6rBGC4fp
ntXkR1GDAlwW+Z2570BhA4CcA8cUfd+PelXRF4PkqjiSBKyyeygu7gnwjT/clxGJKeJBMt3EyKPL
eL91aK7bMgZ489Igv6yD+2oOWaPJejPAf/G+xhn1sAj+pvmwt1rAim+rBM9lCF4I8VluZbh3jVr1
1sdtRyQnJsefTHFcT80mNw5i/3wPh5PrAkhl7Mp5RJqRs2mzZnjS7Viz/O50IAFZye0l3+nQkwC9
AACKYw6PEldcuaBahj9x0r4YzScp6bwbqmZe37KhWsddyPuKoG2b8rNoFgagkeeH6YZuQoYV0FyS
0r0fBxcKgKEyjVtsg9CmHaWTBmJwzJw3I4EhWzO8VoESrZINFhWODE9nS3sRvaDMItbz5hqO1jeG
0o+4KO1Hnld6RQiGLZyVq++UnWZ2rWQLyeaBObiSRvTFgFrICAdMxKEbHgjXYv1i1ADDAA0eG3XI
AfWgj7MDlLnxz8qWxi/lapr6KuISDsiU3Z0RppG94TOjjxexmvcwGmn73uEuxITDvqMeRfMSqSzN
7Awa2GaFs3I8otBjpRp6G/rO3FLBbFuf1rqVKeWNxIjOKMeQIM4mGM4xzP6S/1iW+I3u7ob9Unm1
0Ol4VHFX0UAV5ip4Kfin+n3Wc4KTsqDHikikNESFoaV80H00ihfRm8REsRDn58HYH0PbHDa0wvBX
bZFkLTwS+utYkGjELk0V+0o54K4qTntPhe7vxOV8PqPvuqnVhXhKlh0uN2QihwrzUEk9fJUkfPzX
tqpBQEFC0riz74AzZcCliYfhQuhB6p961MLMGGDE6W7x/3dZ0cYB/QdfZeco7thxuIW3SYaJs4h0
FQZKLGQ7wlaMnh1S26kM5gusrrWNAb3g51TpHMDLRm8K1o84qheKsJqkK7mngnmFdbvsqe+p+xcB
NALUi0dXmIOLuQuugUGITH6hRNvPmfr+ouK7BGfb1Vk0Y5VGoXzcOqnVNMJCPAawApXo2icBHI1a
AhYrSLXYM5+mnw9aAWtstrhipuvmKxdjBy+kSm7OUjyRrtZ6uDgF+nuhmlclzLCloMQtaOu5ZFa+
Uotty2p0z6niSLlv1N2KC3kcrHo+UvzacUXlxZn96aPL3XeK2OdpPREn/dxImTUU29E8N514dJzh
DdCjbRaoeLI2TZLJI5nu98/2BXlhOVSVAeMHoRWm4zkqXW+oY+DFP9LgOlVVguzMX8OPM432lSZa
4C7c6491E4Rrzd9qSrIwdfbeW9Ov7sY/NeyQiwIVvk/8AM6/owDm/XVYylhkmF3RN2HRnMfdaHIX
TT+ear6pcRJAaP9NrfuTKozteTcq1+TIwMqnRuUE28vPsxmq0lTUtYC3h5gNtY4EzIJTd2Xer2fD
Dg/vDBEHt41Apa/k1qeBk+HcvAwGoj/gvg4aGnbw99d3OCWlVoXwloTsQbqDKT1oicmCCF3xkL1U
c1x0dDJUzlGlnUqWxsdpplqVFp+/SuzPdY4dc1kGHiEbBqeOSDYfXiHhEVRYJEzo5XrDgVfNnhcf
La/Af1Nk9PN5b1w+gvtpcTMJgTjAzn7s3YeaVW5uCEaIp2Q1JBR397xT6ImPREgX1YeMBAeadF/L
mt2Ql7VMx+0No7NNwCVvaomAaYToHtUmDcfDn8fN0HQu63sCO7J7hjg04HPIY8+xxlxkAlkbgqhJ
RO1IisHro8aFrdNQ1SX45UYx47CUPTdDGFWUuEGiYnBJVerK1/CmLVTlViV4wUo1e0cjS3wsbgdY
eqSGT4wewggFS3L3FmRsnjsZvoyOjz1wrxrgwg2r+DncV6Ax9kxRMWUSEWEQGqUF7A08ub1x7gLk
4slhtDN4tMjvow2OqJ9As+jXDm8CceFkAn9rT5WiUwUaKDepeZ9ErbBhJidBUnRCuSW0miLiOY63
UuVy0yqH4kSJ+LBcZ5yfRhuMqJFiW0uG0F1k0hGx3WEEGWggQeJJfHEvpihiMlUe7xQjc5SIWaSQ
bxY/f1wWHoaQ276c0N2H7QBqWH5sH0ycECoEExJQ/J85Ht00ZOaH0CeQCSogdtUubkzG7nGFhj9O
g+cCFg9nXG5x38ERBOL7L3i1k/zcMWM4SrDrpeY53sjDfJuNicLH8pXWBODxd1xlwS9vZjkDRvAw
tKcT1oN4Co/YFtDUIjUHUcMpt+WIgrgEv95m7BVEszch0jVZkgvLDfitodworWoGXsD1+EQQY/iQ
z2I3N8LDcUSCTSf/GanotLfhLiKWHntVLg370jnv40pRXqrnr9gD+6BXgU+GpTC/yrs+4DTj38PN
fqLSX/p+5ER8ZNeTzoGSbFoyC7CzBe/hBwmfUIAJKwMVtxdBVrtbmA2LQt5iPqpa+S2p3wp/NtNX
kt/P3F5K5JfJN/2Tj5Lz11bYLMFvZl7oWeigoXmPW3DVVyB2IfqJvS9sEy4ZGyF82rSj3pUDAy6L
5tojrQV021NbSRd0iURID0KcwwzHO6+3PNUPDE6Z5xJcMO2vUeFl/N0Xj1Rry7aQ/wA/hI7+G0bo
djn1RdX9K96gTfx7e8M6uC6hDYYQ9+ShMhlQRs8FWOZJUG4BD5pdoN++TxE8ykXoj0irGVCzv4Fl
cV+trlEsUnwR3D+TI+l9oeulwCXZtPHFIqtgqRWf7btY6olSHzuE+DN/tha9T4lexQGQAaeDltsB
s9lUIBiPeuRdE4qNJp8QiIU+Q0uoXOMq8gHOc9RHM3w51520geVPQ1h/KpwZ14BAmPGy99r+kN8k
3XyLCUDi0ONhDZ0oElx4irsY8YLtdmQBAiThYg8WqlKkEuJZXYTyV7KYGyquBL0kwUmtr59GVBJd
6gm7jHhmQDrIFSK8xdtt4apieGRsCxfQDreiu0hFqiEVM5wLqSGRLEw6ECKzt8gXcM/m48PN+nmD
dE3ERYAV1zdJOrkqCLliXCJse5vkABThmvsU131rpmT7pZhfpDEaxMaknXTzL8u2nUENPUeoBVNv
b0ldmKtOAX9HFoe148n2ip1GzLOaPHHzvkPOBX1IyU8AUBRb7B3sCftK7A8mDt9ElUQxaR+JrTN+
ZoMlgl2hSEQARX1NI7uZ6pcXw4FSkhU47Y6jpETI4fBWMko9bbiaCMJNj/7TtCygNQnMuSQWayOS
kXZyCJ6l8RekEWqUTs/YqTHRjxyktpftTKNbIABdofmWfS9wfW92HBqpN9K8Xz7BnkCfR/R7Gpwc
/XjGZiK5vXWn49XhORXIwVUy7Tpvfby+9XWjaqImhJVtizM7kVvmvG2aiS3e7KBT6xHJb/7E7XeQ
rp4qkvD9iuubO8y84m8KSR/6FrK5MKs6nSFNgjbrd8qarryLhL/fVTZlWrs7hpt9kmlNM8Bw7j4L
83ZrJpWLWSwLY7N/P7eFdIdVYRn3nrbSIrVTLgevbOY9k28DkyvFrg4H97EPtLfZKutFXKLUdhJx
PqP/XGX0pklCdWG4z2KU+5PIA43pKjqGJDg+IoQTA5LjGfe78lMDNjuEyrYRS6CrgposyYnSi8Rw
4G0O8VjIXafDUeyNslW5sBhVFlBFDUSwwvlbPE1D1dMX5QN9vacxKAECOYHs5d/lCmDq5XwmWs5H
U4MB2ixEX9bK/P7wq6OW5TuD2blMaKufpBLaXY1wK/35nrnqbLhGZj4HP2WqazxiLa5FyBNINT8u
9TxcuDV6VsMyjk7KRnXnkrfaBp/JSBKuBwZJUtVBqFkjyqX9qZ0hSyFxGpqLl+H8G5NibLjFVRYw
sAha0pCWtEnE8rWz2306C/Qx6kdaiFEKN7rJN5JByO1T82AecVPSM0zjoKQ54GOkCifqhfa8u6O9
vzydEtxbHRWEInG6jvE9r66poE66T30h70Odsa9AP7OB+6OKaTgv7EpYT99UKXvOxF6S5estmNkL
1hQMwkDCWF4mtWEry+r7knEnQVsNzGnPfgPSUOAntI2z0QCAbnKqmM1t7tbc1s5hxUbo1m1AW9kA
3Pa0HL7MCJmVKkYMT/9gI6Da7RoUEhCKhHvvVPNtzpY4xbrKkygZJGRZZ0Ca0ShChEmJkjj30TOX
nasjFkTyddaPMjvD7+2TF1BTAXfnWQqttU25SD2aX+9d1hjJbOwMYF/Dfkh/V7eMbWVOcy57tUyL
BScY5/Ye2vIgWDwr1hWD2MJ7BfOiYZ1NQOwrI/HB8wG72CDo5Xcpf3Tuvo68gL3RzgmA6Lpp1lHT
zWGYQ33L2fN+D7iIDUb5nK64psrQlOtLQ6Bg602IP+wCJzx3H46scn23Ij4/ya23pR7s8AS9fW8H
4mL4SWcx31eASbk/NLeASDbXsv4i8W1bftbBc1iWOOR4nWzMDnklyp3Ue+VrdsmHQa0FWIN8FKAb
2f6gERHhirlTL27IzMg9Sg66UhPscpGRsRujtR5Z9cnc2F2RrXgu6cWgMEAL2FTqXx8J9CPWUbcx
5WtXhYWzlRXO4K8uWPXlbSrkeaT8JcBGLxg99VPLoJ1YmcoDUYinwRM86fvRk58pGmiQp5a26vqs
3dZpWia8ebO7L9Tr6NM4uti4hJ4q9VLjv7vLyVCvFZG3EdG21iZ10OtbG7375/yA4M63N7/8GhMF
tvHGLMSIyVZQf97IczzU5VrOsGlgoL91eht+ru8g92+QEYlrj8LC5tNuz2UVVCoDDZ5EY/Zx4gdB
qvDbygYF57vjm+8RXbcIrPgYP+3wZBQ7PoBDXaIa0PVVxgiPke7RcFzEcqJU+E9av3yvcpBzN/s/
aYac1mj8+ySrkOpDx0EvJeRK1LM2DI8ho3WjhT/5Icn9kJVMfkL9IlIeMXmerGGPtOsRfeQJxkFi
3NR3zIA53toXLQrOgchYFzWzUsZwhUrIcpbM+7ja1AmFIivWokcQ2aY+Q7cdebOIDbmTM4hlBLao
ffc1g3SdlcMSg7u+JiMWlu6YU2/ZZkl0JTOtEMv1wKGTspXdhgS/avWc3aFY3V9qbhyYIdp9U8kB
1f+05OsP/Tu29jPjo/RG7aSztV+0WkxqkJbhC5bTFiPFQXSlMvRu1THx5Jqr8I2ffgyM+OjCoRGR
i3i0UX4VomvsShtkE6B2jBLh4faHHdc/Tr7IFye/yyi1jw1qwa8b9338ar9+XTwbAB5nflhCIr/+
y+/hOkXqvOCcWaQFhQsxRyUrVxuAa6vlxqFyj3LgQU73x1YSiDiIBdqRrv2y/lsJMiNbILbjt0UY
/w4A94aauD2SyczZEZg5TYusHRMtdbhrScFWaRLj8j2E02HEXJbZiYxcedbGRmgRjhyP/tPEi8LJ
r0rDA+nfJVf0wUW7kTYiu3AQlIUVgG1LmE1PQxfZ6tUqh5WFIz2Na06tQ7LKttBkF4OElepj1Rm9
6qjRpLFR09r1NYK7j9+Vmbt4yyIE6lIyJvecyHbCsrJzKqyUMpztbk+aZQpCksrEmaaKqdLWBhBB
nop2R0T8w4ioOFuNn3xI4Amd/LOHBZcrG52BFASFqRa2n2tV1wgyxzVTGd9ZrE71mreP62r0hM76
cdG7ZjEBMHfyUSS0Hq3bKW4c36a2vNgjRnDW600IpE3DRkKS8K9aKozvTCzXUKSOcYH4GCWFRPc8
5NxIgtB7tyrGGYxC6FYUs0BiBrM/yHf+A4w80PTfC3SQr3fioflBz9zL1K7ymNtf7RFiOHE7DRNY
+hqJZMxzHNBw+KiwxnKs2vTyO8iZPCJZWIz4UwTvdNqST/weyupoWDQpDAkGfgQ3RYig6kjld1/e
7dTnabLLx1bReherz4zRPZQj0VCFc2JvSgTa5u73CXV0ncILHiLk/PKPxEBB8QNcsd8EA/RXyM40
W/0czyw6BFJTk5V1jo5axz6OCLuldgNv0HaLS+iFMrwBaFQpw4HgYmMgK9i6z30ki8QTTVQfLQSK
hVzr0VI8WbMCMPy1SkxLvEWvze+GDS/hLHnOuLGCabZeTe6g7cpF/Z+ME+JXZUlz1mMI0II58Juf
exrEnWb4L/3FqOIrCpAM2UfdTG+/DSYb7QE3Y1DGlHN55hdfMIVC1Mb3YwCbfQ7jiie/RqGxkYoL
lf8/A8lHF/rqswz+KdRAsYQamaS2aj9TyM0TVE5IG9FmQXiTxUQgeYiy0gZeOvNn9NZSshNw5DGT
JG9OD+UzHWCaJO0HB2rCInJAQF54dwqpczJxpjVVbEXCwVdZqrpGSeU8gi+4kko5QfU5INWtPm8W
JOnTgWaq0J9Fgd4Wc/7rO1yItHXQXoyXersQjVCUEAfQH5m+Pld20VcKQedeI4izdqFHVLJjZUZe
YjeGPyqP3asuDo5A+Yj8lIvxpnAIamELiHm8ijdnWCw3ou/GcG1UK+QSbdq1oJYU6QSRe9kQxs7B
gTEhFksWFLsYWnKtTVwJiuoW92AytwTcbQdIRLswI+ZAdjYZsimhuyoOrSH2w9Urr48swxZDqLv0
RQdzCvm9bOfB5KPshpQZ6jYkIO7tDdIuBs9KBZLG+Wg+6XuGiE3wC1JLlVy9sQMKpeA59nZ04EwD
zCEjoW1z83J3Uta+A/t76T7MZyORyVOz2ovWTqRouu2jp4QdV2OEWrYWN6e8H4Mln6rAZvMOjzsA
xgM2AHDoBgga4MTSY2TOX8UoR51yu1qkjZX6lHAHJHi9Zkkf4+723HO78yiKW6yNL6/NnPQ3GBs5
SdC99ubTUKS/q2tc9Pyz2p66HVUlQFQAzLO9Q+LniutFpaP9592PHk3Vcyzml6YAtnIUf07+hgrb
ohqjnAMzgkkXb+mHTAenP8agYnbZ0xqTwpG0SO6gk9aRXu/a0UerBxHZCJPugyA/Zavm4xm8T+yU
wXJFkJADtJLoH8Dk8C+bS66M6EOk98E8V1IqcII/rJWcPxaoeb0ZVRVXEX5QS1sf9P23D7VJ1Ki7
vTpweKRx0HPyaoKNRIt0Dx6qE/H0PV9KVsFadHcOYbGYNaun2Y/L8QxC50o3vWy986uzNrqRaLht
o1AgiHpIoSLhuIVA8DjIiM9ziWgz9Flf8pDAwFzIbXKcwQVCES5rGxLmv52CxIL7n0aFiJSgeUdP
o2+PSuivWCHVZUS3gUBHGC29w18x+jNq5HWxytaJMrCUJcE87Kw1m6cVSVY//Klfk+phgmWEnocz
NxDdVFV2jZiMjdvqCYTBi3DWxyy21D10cE2lH7X3fgBujmrEfEXGITJ/JqR4fhkdPe8b2oZak817
kFX2+B6oo7V4kC0+qXiwbZYjYpDek1moxnhkVI7QuoNYReNGCmW3tNc8HNXA4yt+bXax5ieByU6p
Vz8e/d0aavqdhOyfhK/tX39JS80IJeaDeUoo3wkRWTt7ke5mZfE4Pj0YyoqsHgIoAPUqIop9dIZ4
AviUioN4mwm1lh+2VyncvlM6BRKyzMF6GcZFrLmdM9eN1HLLwfK85u4yH5nHBOesbNxYNVEya2qd
/5Ajz390M6yeCqirZMw8uSnrK3MkkB6AYBq9LDVBD+xkw62qSgL3rdUAmOxOHSIXyiE1erTDEOzw
P9WkYj/5fEjJmu3M1rRErWrIlSq2kLnkd0jiplU8Zje8K0y71yJe3CCt/fVbd6bT6jYJRDCM+1An
P9mqflER6AbOtTv7MRID1XSxgQXsAtVjmYLxgKc/aSuS9qsy+OkHxu9QJUHHOZt2yp+HXY7/wdht
i3hExG9a9XVagcrA/PiB44Oixa92qxCVw6DvSGWnkpO3exGgEVlq0rODybunk9QgqE8CkT3jntdh
d1+BzqMpMZuw9gouyKMlHlDw+QdxltrTqO7KldWMfWF2dInOTH2JJCXAUOwYkh6eFnUAAspAo1hd
uwjqC+ULH9/ecwDpCeOS6PTQAdklqYG6fhkK0Ni+7Zf8yhexvvPG1BmRUoNcvoTz5rbSJOs4u/mF
UMFYebVgjPEhyik2t1nfzzphedbTRC7AmlkIw+JA0YNnsBfCDg3G5EfqEzfdcsM0l41X4zE9eqys
djLGkDdCFBQI8rF8h3t7RuHg5t+sDAw6jhGEy+q5dsIaFdYZeNrJOQsviLLLO6kprqFrwQjWmmKc
BjSEbsXwcLHQd6E/ZBhZXSnl0b2HLej44HHnAGmxBCqO+RvAPevmzUo0P8xgL6eOJKdSi2eSZW3m
Ects8rmX0gNQQP8hjeYvXKVHaXCGseq9jaf2YLotkguDmHgorByZDGGb0KEgUZA9SsYBtQRltd5o
RDxJPSfyw0VNENaW8S0ZI7QW8ap/GAK9vAc8pzzQXZRciXGKNRsviRiXnxbhexCCBfeWfFNzfnWv
m5MNbtpaUNko7WteiT6ozf8QbsWY/U7WSrpI0nVcskLObpKivYuliNv4ExqoTxPkbDQ/MO97uUel
QjSNCf5TilrwSBC+0pTM9yDFOzfQbSLS5EVZGjSSPWnawxS36yuwwhGyb7l2Vl9ei2kRBoUJX8Gp
yffFMEWyKZUWLPSyHYC4rYXcEVLiGQcSfxx0PU0B9l4INfir6f/6DRg9bGreYjLyRBxHSNM1fm5b
/66Mg/gqN+s/dR+pHTGo/pSymFT6SOcdNpoA3FgMciL6lSqt7jxSzi4L1jWxDRMtJJilR7HKlRpq
srBT2MPCtLZHCBrA0qSdo+3dt3fX9dJD9yjNYt+IYNGo+KpDfKUY/ZOuyoYht7b2AwPZnQac2RrL
z4ekvUxgkMOcuDnThaDPq0/+dXrz1hjyhVcHI360gvSgGmdJv2j1a/9k5MB+Gur/y2oPAphu3FJs
t3NPTvmOBMAsvfwR4kwMp96DA7xIXDjYxuwtsbghEa2SSCEarxCr9huUpr0tdga/AQ1P4Q0JDlPZ
i6Wy/J0SzNXa/tFWl6TVwxxCw4IHop0hWo1xDTiwPSd5YUsrvu9ZjPlCffiynwJuus1E0wTvpA+Y
vPHNoZYWd0fU9ErYZof5VESHmWPaa22pXIN6DIsg3AwVCvJ8cUdtDkEISA76eCGTQAc+5eUa6FkJ
HpZRtllecIdpetM6qY66krjCbPSfRvZgfVU8ML1eMF58dXC8FfMMznyhuH4BWesO/P1sUx4GGJDd
i3dHf1KfMiF2ZK0meR1/L20yJbgBhqO6ENf4b3kgPyGyRSTK5Eh12B+0eZBaC3aXBuik9CPkytjY
bscGmeTKm+t65OATZY/OlWQAlG/f8wpO+1V8NfJUpwK1WE1R2uXmC24nwL/OM2RwJxaErkGKkpuB
rAbXycg2jvZzvNI4rHXiKMdff5IHkKwhp4MXGKpjmnABR6YMfPt6D//W6c3ObAPStd/fs4kRXEqX
Tf5onqXkgIHmiNPucI6WBTQ2OVzrPy92A/Tvpoz5hBkvTooE5fOrBWtYOGdNvPvaMx+O9UPZMuLt
MF1sJxG5uUjOyNtOJVPYn7LfpFF4FaoD8MUFHVFVFyuqd/Ple2L9sWrfXq9uDY85PoEBdv1gm/l7
7YvRZhQasGjN10ePSuWlo9RbvObwypk8F4wbjx5dwvZ/n9xx0TOEVgvJIK+OOOJrUKI1q27kzimO
TkR+Ct3VvV8P9utyRBM7QPVQg+Oi3r3c2PnH5JXO9f0PqUVvaNIYhdl8+1HJO9Kk3LUz9QgDqWt6
p7AB93Lu/8vxcE9cr0QA6DejohYOKodK9DA/PfiasgP60hHvppGxgB9FXJTDsWmzEKhC2Cn63cgQ
8PPDawv0ifoPbzfB2mOtalfXFITWo2Ox+3GNVGf4QmwfwyrdyOvFPk2skxmxaLhpaNSln5svDpfZ
EnBzlq98Q510F9mniVkR6TPdQhZvZHjzvX1li7s1fbNxRwGmCp58C5KbHo1xX87Wt3Q7iHbV1pL3
N9aMgvrk0lmfsGYSk7dfFv5Z0S9cKqVHQ4NWNSWzPahsz1AlEZeEicsE0mLiFStJ2lmBDE/mAY2a
NNRl7kcHFjFqhGU1zw/2OYI5wa2drTIAVJJ2j7M+fpZZNi4eH1ZZh/236hHpkWVwzBns5V8Qd/83
GZEoW4qtPpdHltuqumATrDncfcMmPG256AKTPHYrZ/EbB5cn+cS4hInOJ6CLpm0vjmLoTX4TZUAz
9iXTZnrpaxXbNvfAgZ5TrESAR4/tI5W4DbQ7jEDbjSp07EWQfBjmKKPp1TXHSqs8EwP99UTs4Sis
V4Bk3d/7SWzUa9fZvNWKcaEGi4IIBdsl604Gntqdgk1Edv2wl3HfYCsrIrgwOgmKiK1RACEOYs4w
s8MZMc05cdc3kr4MOIw04wKVlcs5RIM4hmphDh/23esuGigVD3+Y/evI1BVk5Rj+vFPASx7EmKHD
aKpaZp7w+OgUABav7tYJG90Naj7CBLHU8vwGrlpTbyssCgYqRGrv1p37WR0deQvBPcOi5B3MiqiC
aywQLFG4lnf7IPE5UXmfiUhnAwUPlpRhCUDn/3t8kRQFkadE+bCBH4RJ4bELGLPhmJjvw7j2EqJS
QYa21DQ9R6507v9TLArqYUeJyYMCXqVhXpQxra58RYuRcXiSyVrfYWpgp+VQcAohgu4kYp6o/RBG
GulQcgSUTEc36rcYK+yCCm/nxDUNTo+3T5bKhU3qN1KeYEUWrTRcEL6cqquWDUzzBXFMvJM6w+Cc
3WqHC250D2k/2cAiXftNKbOpxUKyFFAy+So9MhkicUv6qoGCzxA14v84RxXD9SY8fTqSsI8IprEg
NjS5ewSLVdhFmHIk5X1QDzvgHjJOOXr5TOAtM7bA26w2YjhGEOXMxOCgTP3IIKvzQZHLQCzR0Rdo
HF0qmSNlkXVJ5cQEYEcgPioD6xaBCzuJlpaVMkOgPvYP0uUdc99vneg4qt5/BJY0FHROGV6/Rh5T
ym/9cI7DXPfleZKIUybcdrxRkQ7Uv86RXwHCeFSxUh1jUcx0XHLy4NKUzdWKyjhLjhVMry/hnApt
LyD4/knr815YynDVmmnU2kZTuBgjnkaNTlKe9zOu0JJ6q4XM1cyESVpE1KHAXBylUjxIOD6b2zh6
Tl0fCbNMxGuSFqJPvoCYYuNjaqcrWv+wcf0xcP4itnLyGVG1QcZ8NgtAsewtChEKzkwkusttwkBf
/CyWIyZghbg7jXLLe3tTBTKfeIakgFky3qcrJKeX5Nc15ZIN7WYTARV8ajYvEScDvvsUtnpYo0O6
KNpWH8dTq1GozGXfcHDhRN7K++fbxJiBoZzcCrCp/y02v3VX1+1hIcA8HM7dZz6jEtM3v4l1sU8X
7x8RlWNpaeWF+IlwhzM1+fC8v4XzgPlFnaADUyDMUHSz7+jKbHtk55FQ06ILZvPP73PQEw+PIE0X
EuFVVLi1IgNDkUDcU9VbcYrCmMP6AnPZdybYKWhHwktcMr+JIGuStcU86YKbgqzq63oAbCB4Pdky
OHEmjTKjoxx//4qBoZKZRe0Eigs1XGX/mTDBsg/hfNZ/lvL9nyiexbNXxIdKQqLPV4ZbNo0CuO0o
mEDaH/qfFNuNM3HKTqKgCnS4x6s+trZaeY5wrdJaIFWSFMXdjmSnrViwfxxvhGPm9KJgIKxYgEvn
/ULYAfRRKD65SyOgA+uXR2dXoodNXKagNmWwuzAF8j/zVvg09iKoj+nXpmDj2zTK/utq819mGoQh
iTjCLdwZl0ujijHDPiQfboSVfjYsxK2L6/PrgCa3SSeCZb19DXp8BNdSoRK+E+AiIhucjrnPJdXh
6nDbmlAoPAAka0sj2u3IGAVqCS7eoC5xOxMbA7X4C4wzJK9gZHH1l8RQSfaWha5f7dTaEzHWExYy
3gMISTpNZcksopAoSYgiLvHuqaXoQr6vamfOqwsuyJVogZvm/0Y3rygSBob90LHvyHMDeSVM0wbz
uxb+0/4rYSqFxpfdg6X+paENgM0Zny9njvTAyY00QcuVD6PsjsNyWYAsKp3X4hf/VoQmnOrSdRn3
90apE0i2bm/9lyQUvkidmnOSQj6DCCA9U8jBcXI1AShivlLhXnYHCzKcC0AfufdAx4ufc/g/RUtV
UCXSHrMB4cD7sVFGENJhB4PYaPECLtULkqhT4D7zmhpL9VrEvblsPi0+U5Ykd7yGCGb+1IM63KXt
D+gY15095MaxkY2mOR/awW0ZW94cRRghLQMNg/sgjCssEJ2LZK0hZGVbDirmBdsXyCCPovxaz2rz
P23tqvx7M9c1l8K6v5/ynCjpqGUFY30Qo3c95yFe1GIbucoh1gY9L14G4xxlLhovhTfOEgssnvvl
ixLOMz2Q7FaQOs3GPjPL0bahdj1BbaQdFAPzpJgVHob27SFgmMihg6WbnTN0cbyJHgczypE0uulO
BIsnPkY58uHtWK8krvU/hM4NmKaYRnVmmWN3QSi3yJfp/E5v8LrwMl+FmbjifvCXozT8TY6sq9kY
LaaTgTp9T+gKnJz0qdZQ/lhv25Mf6wjKCodEF/3ZF1aphKIeSz6Vu9Lp6U0cg53YO1Adtajm4TGp
/o0Dzr3gDubk7I4pFY/lZqGGfYa1271wGpEpQYTTzReE9VplUhuMvIL7xj1DCEUZPebqc9PKFZ11
02B/jAEqaUQGERjjEAGLVkNqaYM35MJxK3aCbue+KzHhp+rfF8bp9nriEzJuhfDHrkNyFFwEm381
ujLChfztoa1jrb00jPkqRBOqMeo4SJlnnrHgy47E9+PMTRR+QPgHba7SOJ+sky7qrD656ykJ8DUe
nWAE/6wLftS+Lq+uOAhEfha6LPBS9CHDGCpyUVno3ukiaczJ1VYElgHJ+VLWFGxMD0SCVWoQneAn
Pkfj64Rw8uf1+5ewo1nYEu597wavivgqVQgmdT5Zsy8pLaSVAEpsyJFZaTe2gPBfHNg0QxjwwmTj
aIZncS7V+lPQGqzW0+Lb5I3T3GvGg2ba2e3aMi+ffzrT/YES90TI6abpIsSZthltd5nPmp4IsTcL
EVhAHiLPw6ZjIRpAuQ9wPpvce/ots5snRw29DdA8x0dlPv+NePKRXYFu63ZluMopJUlPsW3uIzER
vS5e1eLrJ6DoIPWa+LS9vv/yTBEhVjrK7naxtk9AGzad+20Q2hFBzdxLUAUQDcFW1bJ79Zgo/5yP
CYghH3qlg4zj4pxt45c/IwhT4G2c5RO0kjOOpLl6JvRSthp0jJnE47EjYz9e0DO9qA1k8BPJaFFg
RvT5HV2irK1/eTihgEn3S4jW870oF7yyscz5m0tM2J4Ds2eZyF/4AKI0t9tDmf6pgAYvhBDRCDAF
LXgRWpEETB+P83O+gBHeI7UnAZy/m+3sWOHKGhQ8Nwiwe154uGfr6I5axHUbwktq1ToDePq5eMB/
GYLq2INx2ZRUtq2Yp293EkfEp24it+j4sJxh99FrVnBpLkGEdpB7h9jVzNU0va2NMUc9PWc42puL
w9uCbsOcYTn3PaxPDrKSYoX7+0bfURRduX8BHI3PbXtPZOcPMIEgDm7mpB4jsnRNqGBvr0SfSNKy
LB0DDcuVjAsA5hdGx0Bha4i/n2dz5ysOICceU5SZG6gAayqo82hfbKVYgMEgtQNc/EvcqEk5fEAd
tdvtgmkdyYJDkwr3WW+wNXCVQijKJTmbFVhM1G+URJkk/wpDp6kzx15lpnX7nDI1mfgHNl2f4cZq
Jix+E+8ssL1hFGyD772ynI0B5HC92f3QAtWkYEX0PP+FKn3fU0vqXVuz8aW5fpkHH4RX+fMhfTeY
4xZ9KJNWM3LkQ9HtPC6E8KoYOCCv0PgD9NSElHrhvSkBIw/RiZjhs9uhUJLur+IN7re3MpT1JPtJ
lfHdRs+1mKfEb3Mrpyz8Z6rXPXmOTi83UROX3T4Ti+KKZ4wpVajGFV0JG9y4+DtAHurTx/TZnJRM
NdFQlhaP0JLBQ12l10pqFaY8xdMwF8OAYGU77xezCfuKCKWCil1qVvI4yg14uuPO/2BNyMKKJXx/
m67RFi/qQ/Tq5T9ARyi9gkWIfl3ApOibJLOQRsir3EGoZ8vEvIsZ8pyHXjoTLfGd18B8c6fNxeiD
U4iaXeVqztN2jm8pMdntp7Bw827HynY8MYyCwo9LsbBAH+wte+STz1C4HUUi+V9PxU7BcwREbQAg
Q+rCfObNh0xqFOghqF9O4lxiQonwj6mKFYImXlEY+RyhAIynkKelOGSZ+LshHGHkvCRETdrSaC07
d7cbFqXqzMF3uoZeInFtxAAcLby4aIRmxc8TbHqFpYxEPxX7W42tAXlUt5cBJle6DuZ2h1zPWtRW
EW3G7QXMYDcbWBIKKR1QJJwHpqNuPVk14dLtj21EfxjUGG5KX7mMcynkJZf+m7TKEUkstpcwE1Qq
k3tfnMFAd9cXRqx+wJO7gsI9/ssaRn3jzBa4bRmVHpUPXkJHsvAC4Uc/Jvkw/of7juQYRiFu0bQX
g8rjkAlUyDJCeramBVWdI6U5ZpBVRQy6VUvk/8AErVWWyl3F0dp6zt1CL2/JFNYCBQmbe/smY9gB
3tjiQF8qlIOeH6tzZHl3oUWb+g7Nsl+vrx5n4VmTwt8dIQMwhXb4erHUSTB166O8eRJ0CsZctfj6
3MbPNQwj6zlIhxfndvf5SC0x1R6lI4GHnhJEwlUT7MOvI8GECaXJxkY8qmStNJglW46+MzKHBDpA
PawHpsGTTApiaE0hts5Pb6yBTn6wlWhCD1zr76TxjRcCe/1nJHJjnV/bC4GQbZIE9dGVfHm/sDHl
EgVV5+paGuHz7nR6+HurmQeJ9L4XmLyQMcOb10a5gKx6HE3aCviHtWcEFdMjgOHWTjw9cMyxVlYu
4yFQrQeWhtdGqrWXkHY2hXFtj1uN+DePmb/pp7MazsPT9hjFUKN8Eq/0JNuwV+pyrX3ZfefSM3l9
3O3QGshYoyJD6wl+SnxBHsSSBmWQEWMHRn/E+XuwnR+hrZrsU0XZ73bSeljZpgtZeCQL5mqIz9Ul
PCJv0G6RWaBsAxO7xo/LhGhRODOwoeHt15gZnJRVhWOaxtTa9WBxZzHKrdMbbqcinyR4eZWgvlVA
34c7y82BSqsVHZTPEKpKq+cCOufPdrAZEPGrZVwQHEjipI9D4KbSYYxBcVCBMKQIScS3NlYSzD9Q
nKdOK1Kkgqgxuq/oqt4OzwuH8OUPcuuTJJvVSf3e2X2tp/PhZb9LK3DJkNOrWops4OQVy3Je5GL4
TJGUo+QaJy5LnpwfpZ2D5jw5IcnOjPlJ/0K4cNavsRj2BIFQ9FU/sINiTJ61A9hgS1S86bRH8GAC
Mq7l+emW4UcE/bvGvUGhRBkJD9sUJHoChGQLO4EbBF00/Bf5jPEtPp3EBY4CCYH82hpx1En/pjUs
4yNkiJbHtm0cMdzDCXraPM0w/5kplmFotSJsZg55QiTMOE5lfxT0Vo/tLUxSkFFXIHAOLEJXrskM
QwtD4/9lOURU/iVg3eR1e7C9ApS4S/xUQyHhhTOyBznw1ux/sna8dE+69X3GJWwhUbHZIA3sTPhM
cmZIL8q70+iSXgJZVKE5X8krjK5vmbO7cKKwAdL4EDeh5CxvqMnaGnKJmrrIgRZls3bMxKVs0Jlj
I8uZ5Mr5NGIUJYVOe5om6+5JxssMhFgNWJ0HtTpLHc3QpS44awiOusLBVEhOgzMi8AvYQ+WCsv+U
jAURTFM2zR2ZMwP2JeLNrYHujhbmZ3R8UgVH1kj8BaApGfrXizIsD4Ad79c2ooeVfI9ygQYFPBrC
GpMsCh01JaieZkcCFGKaA/IyyRfrzKeEuSoTfyOetiPTnM4pBMg+s0V+fYT/x0oTTETHnW3Bza/i
eAde2XYhMYJ/vIUyjToKR1jWk3QvBmBpdiBvq+SEm+eARCh577cXauBf24ukPJt8wxJIgzEmtrzx
sgT8b1YrOxXasWuGLs29W1UuIOZxQmcz63t85hopbphpprpZagZPgXhRcUwcV8c4zll7kYDxnALD
g7CahspVpG9ohCuhuhbXM+ZKGMlu6e8QfcjtwMNiXi8cxrT6bxBaSLqSR/vx7D2LfhydLIdhDdrK
HQSMp9gM1C6gOK4bF+pxSEZjD1k0ONO55LCtZdQo9Rx51AB8AVUAb5Y9eDThi2blLr/yu9Uer4Vu
H4HhBs7tNsJEBqn2N0B7xt3LhvmET2bMxv4X9WUI0RzZJteTIwQOA2j72DWJ0pvj0I+YD1Cn8rC0
ISmFoWAfjdWeZQfPpbJfMZmou1NNaZ2dQEVH14m6EW8v+WTLS2hcrlsiKoPp5f6upPiTSPFdbFoh
fCX3pL6p7wun7U/OJQXATSv3YXsJoTwsk/dcxT1YqlY+M9opcI+tiW0a9Kzy0qmOwr6huxO9GdAu
cyeMMkgia4jV0Z3bygD70mSQzGtH+x6fg53dj9ubBZ3TopfTb4rxSncBtxJvgYPoTbc9IkLRCEP6
DtNuMvbVUJcXtMRzKIGX7iGAs9deXNMo69U0uCbRklPE9KtXub1jgP935AQAcFyATjvB7Ax/dY7O
NeXCkotnE/errkhuykxTwQ7DOLp5wF9no25mGhToexzokwNjrj7ErQZWLWJL4NbH7m7e/9hT9V3H
C+jULp3CD7wgUml+j4J+0a9j27jJyPHvxcINO7Wo7ijOPPuCUURyjMN3yBGatzXMT0RejcSfLvEW
bpbsCDKlPIRpZdU5Ngl/PKMWhGprkGzth5k8FxHBdmLyykYCMKwYAWRQRCQ+RS8jEaQWUozq4rAY
aNfCglnApnIOpgvcG7TAupGFt0Ztuw/mbBlMbWrplrnlTPohSLsxb36NznnsjT7/+1hGHWQ1L9wL
h600joXKrGfn3DHqoC/I82qT6eT2hMbHHO/fwqNETqdv4pt+EbPw3aqMQF8pw/FQGEvWrCFS+Pdp
XbK3BvOPKgl8BlhhNd7Jt916O48Cksj9JBOVi40JbhsNdGWZpxSPq/J+dpeI0gtG/JAUXUBry8Pt
wvp7iD3uMeO6NKuOGQLk0XkbEsVZ2JbGIcffmqrOsbO7is9AtEjtsOqUnSi+Bx+5jQCy/TmKzFiZ
dTfEi/M7wYtiV9pBN/laZgwJsztNR8ApdN+8031cTt6cHPSQjJuObRWKmivRRXHv64SjOYeM2Mf5
G/GW//oObwIZGIJjHimJ/l+tNMiyR2EiBQc2UJ7/NPQRzBRona/gYlrXxTXty8ruRCixzjuYpnDQ
kTsU4BZwrZ0dGwrY+3OcXnA1v3eqqYAqS3OMTomZwtzj9s1UM7EfTDloHx3zubfVGHvQxS1XoqWg
0xLe+p0iAyOaqBMbHWivDNGxFLxrOdFw33bKjhi59colTpNhvcFFb5dLHcsvQTT7Zk5dR16JROma
navxmPIbumTbz1BUl/t/7jeYBOlMZmxZNIaVEUwvdCqjQyP1QbsXvwpX2Mw9g6G/A/00LuPAlldX
FLds5XeMZ2VPito0F6IB8MT8QNY6lQyOziyh9Mv+GqN33QjeZP+CychuQwDdZBH2xKavrjlO6ENf
bYKU3SlR/b01WZ4ts0ciSmAzxT5NVd1kcJFYPm4ww1qHetLxu2xhMU9G3k9py5hXNiQ0DWUv0hGw
Q0z20jt5a5iIgMOsNOyVfv3a/ENfnO8br2x60xI0odxo0UbLTNwuGTvTSp2kYdWryMrScFNhWuI8
pOvdkTrkIGBfVt6cEmw54rCtSQM6K2+/qLNuthweeRY66UwzKO5e66K52uYyO/MXO211cczfx33W
swElijgJb/yJehCq+cZY/HxxqlvO3tCacK7hngs2XjkOUduafTzDSVeIk9FssPo62FmYspMEUgp3
JwE5F9sogVeAY6eartEc0/51vvlJUakbVGT4c5aAuwCOJkY0ff4xf8HI/cVFuLxfNmCQ/pqu/d6U
/ijtaQjX4hbAxnEuE/ZVwIy5bHfT6h6S3y00DCFQGFl/WdnE3MoXYDnnvXgmklJEM69+7Te/YdTt
DjyLWLOA8r5qYdD124sI9fFwlDEVa+Qmvc3vZh43rMYPNl35ZoWLEM0ZGTHIDrX4dbTrNZoJUfi7
+oilO430JLmfJMA7Pq6nAvJLTANeDNRgnH7TSY/bxlxNqYzIqEw/e//Ilnik33NDZPJf15ftZU+n
jGsju0VvlANp3iayJA7tXMWnbWFiJt+l9HbRgwjb8CMOdGXLzuvdzRhrf+GK04lyqxz5dvVIOo0w
ZgyHQ9Y5OtWeFGW2wm9j7UuHcOtJn0eeHfHZWRTSmR/psbAkKRZ8InYNuPkHOzh26UV9XxHYDytG
lzLJ/LHxnttlluCE+wZMzhfRToCAJtSHPqHxLz74H5X99NYB1GVex/RTKrKNNnS7gOymgelJV7yN
eaisMLGbJ1ukD4u8Rh4pLF6lWo0k5CAP26RZHFv683yTkMkygVKZRHvtqiaDik8iRGtMiIU1Mm7a
eJk9lHyzG1j8bb5NCctg5Rm/W9WyaBtf/nFAPstTF8PgH5EZW0KCVdvv7GzF/5y35r2ZjK/VAWbh
h/BjFyPzrgyn6ZbblaJu6AaA9IDs9mcN8CoIPEAEzMgi+Nsd+7jbfscqFcd96EIfNAXHmxYU3OBv
DQ3vsxzWuf5GBTN8mmKqvmDOJ+TzkLrbaIKQPz2V/AnZFNlpsamLovqOKOJLzZBRX+aVwt+WFZU8
KGvKDFm23A1pmhfvylE/okHn0ClHTpvYzjHQGUP9kFbfRLDfFybykJMvhVhI3jYE81jn9+BIJynF
lg6ml2auqhAzgptNmmvsO53nUWrYeleFsg9eZTNFfdpIHxBGBYfAlL2z+CD0tm4ebtjY+zvKLfnz
ZsjDRYSzJqmvL7Qoroar4FMMbVSVXtBSyPbMLECF1vBZdtI4CWUIuKZNy7DRM4KSeV61zlrndUOa
lkANaHwKQo4HU5HdFnZHoctp9iGQ7Z366sRXm5RpZ51tqRlgQXwTrd9AARcxPOVtTjnBQH4bpVPT
vSPgfn++/RrZbxjUQH+Bp5wGoDLyXp9YT/VE9+FZ9bf+DYlkAIL/6+PshpXhdypSr2Zcx0EPcs3W
jGwlXmyeJVoUCH7cSO+17//LHsP12sbaKBDxOQ8V/oPuqtcW8EzS6s+44772I9CDTlIMab4WjwuH
CX7RdhN4fLgRIilFnqBSnN1VJ0pFEBohMsutuCoj8UPh8GVsv0pCzvn1SBoAXC9HK5EgILx0uqGk
cXoBTC6gr3R8vGwzSMaAEsomNxhp9ZxxUBC04RXKtci5LWvd6E73YivF+gJ5lBmKmDJax21is3YW
FHF5E3+Q70uj/05SM6aMT0ZxF72U/2Yl//lMZU3Vo3NNlb45o0bH1Sp91RgDcn855jNLs0XJpko8
2i+9SjGAI1bGGw81KePbY1scdvVEvvK7l/myxDsO7GSoo+/MdSuFe4q1xxFOq1bcQwEaOQcndW0S
Cc9Rzg8hu2rZYdglwnv+Fib45v9y3Oj9BfdDO7A1U09DIV0ljJBew/We5TGLe5uFIo2Vd9LRJG8w
ywa86awBwh0DE+Ok1UDknVspcjcE3eP1OulT/ujTNJYY+lZUZjDc5oMeuhCV86bhYCJgFu7R2uE6
sm4HG0U1zgGSEWEpaTm1Ckm0w3DgmdtOmaKn75PKMt1L/UPLt2O5K1a7aL/6j5eoaH9qv2ke4ZTj
SdLz1I2JmNrVEoPAh/CIrEXV3c13w5JZicTnPN++BugycsbhFqmIdbtPlS+BaRfqYc8H0fBnTXEq
wf4ygSU2PRrBJVSdhAK8wEsIC4V3HXOMKSCwvvEFVb1M6K2gaRMGgh283yL+/vZWPX+uIzIPIcag
Lgry20jHE40X4Zqar6GZtF/+bzHX4Aiis/QF7B8cB0eP+ZjAv/iQDbUR4OmFiIMyGORGOl/yHjzk
ygJ/dd4bI0qOs4YdKlcQH4b9oqKIK4qiMtqr9y3XV7IX+a9JYMH/4hT7LUErTjKF6K+0VbOoVFjH
oMFMItEefh/rNZ7Xh8TceIaYfD22OJrZ6tW8sn7H0zZJQQi1VYpBUWI7H7cIxO1Tg5FajWTvJDoi
MW/Y/syFpo2DTD480iC9J9U6UfSe5MM55uFvZ09QDqTp7wzOdumXWsuZ3zi0X9CuhH8vKLN2ZG9c
8B4JqV1qLyk63lOjQSrdJo/IG0SGBGVwmP5FRBRmCZsK5TkNZik9Ybe/7DpvXaA96ixCBhxnWBiq
tlRr691Z96Jzn+Ci/GInS1DuEkQblHR2x+Cv2Ed45U5VlzYIqbWlnm14do2G+jCOQgrm6Q0Oq/CE
bYFn1LnAw+2P8xixWmow8KitTtUgy62nkEug/NrmAcdrJ5Y/xGLtbsLodpcyDe0hWWmdGKpFpkGF
PzXo98T0W8IXvHVkni+Awd/QV12xDtuj1+9kAhKKcA6KcI0X1n3MPdd/rzOQVTiNU8dZw62UlaYU
IwefLgtQjCXg5f2otGSIj/g27iZuK39ITbrOslX/ujIutH4zzCpt22OfN6WHRiqO6hZrwIzqzOL1
AonTLE1QsMUkR/+zZp0eM/rvxkbOzG1uDCF+7dbpGJJOyhyEckCD8XzeJSmEKKwzzKAswKixrSFf
O/Yb5Vlw7GYSqt/geX9i1CVliazSWLv6Q0bf7K5JjytF+Gy4zTGwuQmK8rUnnceqLVm4DbedeMLZ
GH95fB/wia+VjciAbkRgPZklgCPze2koV9qgyY2PPjBYlBkl0dZNdVB2xcvValS+gmYdBamlOnzv
aUgzqrc+Ov8Hqdb7NajN4X/9OwCAS1x6VvbMUY4aFTAc7PQsAaYjEKFN0Crsem6ed7Bb+6Gd1KlW
BlhXwqxMi94bcNpTiG5UKteUQcSKpt9CKgPDNseiwDRH+IdR13mwpblPEhLoKNyaSMVxfCbimgiM
jiBI7KmalMAK3LB3CfimpkCba/WW+d+K2OnRsda1C53a2Gm0abPlqYgZ9Hqek8FwP7rQ7Kktno/v
sbH2xfb/341MOW1kK7D/NpBaeAsfqXxgWehmwY25Cr+ej1imeM6NY3fxG7/SawC78lnPuW7OK8JX
0UXCU/OtsJggD/AMU18CeOhlRxhcTiwDbCKnq3/nQ8FJankEKADfvgcusZ8bkigWK2cCGWSLvcN2
1VWJBH2Z6bpK/1bbyWOMNrIgyIh0EG54ejiDiYfFqq4HcRAdr6htFgVGEoSQEAAGWD0tjvwtLhdx
3L9bEfhIU7rcgs5TMRJa4DCVWW/NGpwbZ7o6iCy3QZU0VTDqP6/b0s2eJLSq96yhvgDsHbv+ISn2
7dzhuL8Uy7N7cJlq9X7AmW42IS9UKL/3iMRdnEFc5gex/u5bAS+ktQ4+wEDKOmaB34r8os1PmOKN
IxdKFLDe8e6mJ9JIvYJf1C/4Sp/7kMnSXsXI7wVWvIBBC1XTcuOvwYDDrvhs9olfuzm+QGixbjmF
Fhj16nNwj61M3anGMTPhhs9q6sEgD9UUbCHCkDlH0AXbDon3A6xiEP8E97gyixwZOYyrl7XaOwqZ
H3wP7Ufw72JUpCr39nHWI8EM1l8/l3BUIv0qQzbEwm4gYBdplGmDq5JUTV/2z48+OyV3pHvirI1S
LQ1LtH7cxSnLouGGmVU/KowDCOFFYfRAeCrLqiwASFNYOiKT2vF/fnvEO1cjy2HN/fBkuD5UyQGd
HTNgpBt1UAx9e7j6DewsrfUQhmjP2s9l2M3d9GpKyi+cJR1el7xLCO58WHDfkm0StRb+ZfCrVdPM
8dEg0h4lvLkTFFadGOtpQJB3I1woNn8+tPf/2rcOMINRZBawDHZjO+kWTKGyV+LEkVV0NdMW/aHj
UoKMGqj2phqKb+MnpLuNsq5CfTartOXz3LcmNdgMPo8mZT07W12BpA/EGfsK45DaM4cSzMS96xDU
gyyooX77bAtDTUFhsjdkxzwJnoOYnfDLL+Bxt0jgyq17M0f/Zmm+PAQu1L6VuK5ykAYjg4negkcX
0Pf0j81KEISBe1qydgF6oJnWR6B2CMmeMPxGg226PVn6S2r4dgfcqHQt9EC46Zp3pkAqn/xbxE9P
EtZ74gCh1hCYd1W9o1e9yqG/KculFO4B0KNm8sLNUqt3bc77TjvaAs2CwgHll1OFPDGTbt2nBDgZ
WxjMA/LEgGZXbQgjStr6LF/KuwVMH1R9kay5LbvJ8/b2scGVfXTi7Zf66rhKiGFQNlAaBjBIzuf9
JR1S26WIGQq6l1rP4JP9ORlQj0Y6DEreKT8tp2wc/vVM+E7OfZEZxjbVdCDvou9hrInYBC95xsm1
jy5RYdUB+6L7hD4lkMXvX7ctU4RKQAL2fkPng3MdT5YQchiFQTyFw03jIEwD7llVstLW+OWY1rEx
1eW27kEWtssUSLaYjbEqsoL7hgxDDEqTJaQ9496eVKFihtScB+pA9IDsa5Vp+9tsgI+QYvvtx/B+
vT0f5Sy4V/hKbdl5eH5l9OeddmgcErb5KcamStaYo2Hmo76tFZbsBTpSesAYmB4XiIER+PvcUhB+
leaI2GjxfFIGYS1z56wO32ndTdvXJE5xhGfrhPNKR1Zbk0ClqKcVHVnQboORz4bQd3gmTBLse5sh
gA5DrtOnjONtKlIZ6oN8mfKl8RKuFD6JFjqvcowT4BMKqQ7pT1m/Grs0/vUJ/KKzcv98sryrs5P7
W3fIKqXtLwNJ+mom2/1Nv5np+GrAkJqMj+19eQJfw28nlon+3o57UalPt47AAQHPkAc286d4+Obh
I9Knw0VPjuFnXg69hvoUcfpvz3Pm3kgVAbwXgZn6RTXHTIeIHFQ9i67iSLxAHlAQ8vcGqaFbomv/
DhI30+5pkaYcvCNw/bEuYVeQHQZ1BYE0rpMqz3bKdDTLYJDHdgjTeI6D2XIoRfVMNNOtZKVKw4Xj
AauZ/oxn4pkgnUAu/HHy/s5VjztXrl6gD4xTusHYS45xNxPGe4/rM0d0gvqNkHBHq2eJRwqRsVF7
lh8v0LHsGHG8F81sAQBUAlwr2BLNrgUjGdpgDKIT3iQUg9iy4naEXzAMqFeiLY50aJRyWpzFC7rn
zzXQSig4ocFud0NgM5uCl/nUSt4GIJvg0elesl3YknvMjW3S2p2wcq6F0quKk0f6RVy14DYVzQDk
R7X2kB+8+D3gRSJwtqC8MNBtLTCbpLx1yG4DOKS650huDD44dlOIxxIBq5/AdjiQJltTqCZZwwLl
nae5qRThHF13hSsLe3Gs48VsHnK8Gtj/37CmmuXFIOj09tnOXfJaQOFhLZApmwLybHEYD8I4XJTy
jpdJfjWtNdTU4G/XURxsIqV3ZGoRvyj7A71gCa/x6mdPPd9poVXe2m+GeLwCxlgDlbf99bTjQ4gO
fqJSmJvy53Yg5gmQngN6znafV9wvG7o5a0nCDFioUKgo6FDazEshpKHpsFpXpyIFQiZJhnBarlSd
j5qrvpuco9m6iyV/O//FuTOQHg4k8gwQNnztLWRpcdbcOztrRnzQ03qSrz7lWvxLn/Uxxm6O0mVY
NPf9103nfcisihMDyOF1LA2NQRHMWOb+i/DZmEp98uHJqcxePUM24i2Hf3JVBAv25+5ib8L5QEe6
aw/0mVWQcEKo/potqBY9og0SlZxfVUJGuzrZSLvzBvolEy9Hk7+Ka1CG0k2Ls/hnozuckLQZNoog
P6el2388018CZAGwNByZg+kH3oxyxm55VEoztB4PkYbR2TJ60Ye+lmfPAHgNbjIRMBCYGvE0DLuM
RUv7XtNF++p++5MfP8T+rwESAzBVeGi9WK63zJ9E5wm7gz913s/LhULgYg7sFLB2Hwq01WLDnIsg
ZFwz7kiqiFw+5ECWp7HeWhAnbRuvWfCyfE5P2b0KctBU9QrvcIYMwTLgzEOVu26zm2xYw919oHWz
1XyuwREa1jvQSpG37nTyBeCPZRgF06hlPsLxa8y9Xawd37R53iz2a6h5YnLmzdGb2za3UhU2fHjo
E1DsHgf874HybxmUcTIwHCO0a6aro/OrdsVSruJQNpzHv0R/K+BcUfmrou8h/98N8UUxNASC/ctM
ob1gjib4jaAxLF0tHeGS31NBqrFPnEk/0Gyp9cYeGkKyx0T4pRnQVfdcnShSgGWqATYYjFJSucrA
aDEaTS+zpYBOSo5vsMpavLQLgiJPWQ0QUWoajdLjjfne+XMg8RowEoVzkE6atbBxaSsPCDC0iWAs
5qW9na/fgQUIc+QvzDadZEN02P3VVGJBgRfxLCXxrWwMhKnUEON8V71Cg7kTn1yNwkYCqdZivrZm
wOAevBEOb3kaA5j+XITgPsRNpXWdAvbuDZaTJb060eIqNo1fRdlfg5EiT8FfRuaFKXlcVpQZoJ/F
06EUoh0+5hpiNV+QNmfBe+7bzDn31jXwLOKqtAe1ZECpd/145pNd4OX9To4VaidtdHe6IylLTnfV
LC1vO6KnbZH5GUOt+1bZf2klipFLsSBp6moQq7YNk7N062IG6TyXq+zPYxd7tXXQtWufM9x9fgjs
jNPisGNKmXv4xgI3lzWoC0EM6mzuIBom7D0YR8ienWVArbpA6tlFlPzwGqzZ5DipJ+EEHPWsd5Bb
laf9xHV0PKjN7g1WmFMQsDEWpm70jzOGa5Vftu7IvENDyG7b+hUhuUlFMhYWBvE6VAY+q/x+kN2v
wFlkQamf0zE3DW8g7AjPNNk4BeDidjx/a2sR77eiofimaACBoX8d2rdYlli+Kcyer7khm+7pCT2C
5mVcWWfKwoDphkFRl8ZUUuXG4iET6OYlIRYXzm0UVUMwUasEvMLQPBOyp+u4WNPzsTcQWe567dq6
FiObDwflp1ENRbf0OKScfNmgcolDJaBUNnyxdQqmPO0MhWQ1oY1fFkCJpKejsFrqYlUtsoDC7CXg
5Qqc2SZbTJsKlHi+X5dNXQFsb7vcYfXhkHGAe4YS6pNmlZvlzgt2LPaOiOeOqFk0kZDPL7KZEhTf
qOr8HyLoZl1lZMttx6AnEHArKp7xW2jVy5CyBmxGQXMJEzuxQ6EGvHn5UmXJgmbFZVjrAHa7fUMD
/OqhQj97wPAj2kNnSGL5z8/xIykStgcxSwJ6EzROxAboyCKO7NlXKZ9LLm3bDKQG/oPvXOP7p40P
Mkj1YilxordYl6hbf8ZhJe4fdcuMysb6KQFHpmXDDIiJhvPASsRMg1Yr1AP3X0xzQ2AkNHg75HZz
3LPH8UgxcibakBeW0XwmE6CED272H1iE4BMFr2mCx04VDSCVvVErmgPDTONi3MU6WREgub4K5x1/
KRvnCDZiO8Uv6ynXEebAelflWgWImUPt8JOCMib9KeYcd7PCAtz1mxppoVdEanWp/5uEkDHU5oLL
KVASIHqPiVcx/qfbneEZWL8W5Dzm4hQfntN88zpE5YyeOFcXcbWbDor8lqJZDdUFsK0pBho/hWYd
pXfc8zKFiI4DMMV2xTh/qxkKtQq+KJOEjtkMFgWsZF5SzIN8PIzwF3//+Hrk3VgPZdSpm/VxUkv2
SfY0gH07JjvTNaU+pnT0S5HI36MphgtVclE9Lis/G0q2Mp77/ew+y837nWpKSbrghZRm6aIac0wK
yLoXBTiMhmKBlu6Svy3+3rlRhNxw8z4X9fwIVLodTr3RtoZoCa2qYYi7WXAHOwfLPDkOUUXDKXb6
awQu8uzpuE0oon5Ka8zo2hoClBfMFnj4IXnXWgmMfN93xiALkY8mYDWEUmoNeB20LUAGQiS2pRoc
M2ymKASsVe0J3pGVipNsbBe2RBbEMyORfRZ3K1qdj7niKk3I05nmM3sRRj2DgDaIT39q4OKqKFUF
qVgD6O7xKEvoNsvFU8ceb+lympj1MprI8Ox5tZvlMLNvtVn5l+Ot70dVVUWyXkeaW8f1Xem74hwG
/pyGRyr4+RTGbQwC7EpMLaXkLZ1Xrx+zdVv4BQBvrW7HFqZaIHSVwfXxjl3A56dZdp5u2uCk4ER0
3tkn28hJAy4W4MfvEUZGi8aGVPNfLJptwVUL+IhHBJBtvyzSeMCQqm6SbluSHCWkZ797El9g+lfT
aTiW9iAzxe9nLpp77B067P9kLWRWusjyBkh/xDDfqPTaGdqT4p1LktSenLZZQYNjJ/GJ3hL4VsE4
l7JNg+mQPefhve7jHqZiSDPEixssd8saIMNyrK6Ejt7lrec+k7cWnxjYqwwDNFFVQd/863oSIIIy
sfqwK3bgcJQUiG3jB2CaDGjzknoHjf4r+gl0PrLPWiTsrvr8KOaclB9AbmU3PgOzUrUZ/svI0WTL
rcoMhIl442d8nTxRkScw8m27mr3lRu/n7a4rx+Enr2zi2HRiMo4ZCOCzUL6fXjOcLRcXBql50SL5
ZfCrwE16Ervn3NeA8CPxpnNkDAfo6KH4dlkNcmYZMBT0bRaor33/aM7OTq/BRr7oK7W39T7+Dp7H
SlFeznoe7Na0j0mRaAoeuwSQY02d0trcHIpG0rjo9eArjMsnQdPn1npriCxGiR8kh56BNlpq6Dq4
QZvF2cCfxj3kgODcYfuH13Iq4eoQ7H2myz9jD8r9x4XlGMvNVCVxP2btpHrRjXfRjqktoCAbRxG3
3HTRE4k1f84qZopUcz8UBtaktBenziHyNTxKr0AubhfVjYp7skEjwlW6m1CSr5o8fRK3fM4E5rJ8
x2nk4ENSaPMfx/rPm9WAzCGc2i9iMzUhPu596yJKFBIQMEMB02OTOOdkuuU8VZTmi0ESW7GXTmcO
eVRAkmhyA6L3oEFVNqG/GEuhOb1GpBFS1mqywvInMQssdZbr3/oe6yJkNC24SkWfrEzMgUkPLIE6
nSBtj/7CtQWzWsudp0LczDBT9rDOdBcOmIcGC1ZXiQBPaLQRIvpSU+/1mEwsw9EaowL8lS+Q7xYP
w9ptbOUNAbELoTcgkqK9ZCU+cYM+eBXvLOhSi5wggTjNcsek5GsVCl2As0aMwOnPcr60NfVk0uHP
fPbVX3GAJRPyFVmvJqM2IVAj9qze8seBVplzYj1FahmfFEYFbleVkz+3vKqdwEaoxQOxGTs3zXTH
G+SOlqV820LPtKbg6GX78DTc8qc91xhNjWvfRxktQDPUC/uUumfsJfPwBZ/U2Xv3o4Re9XtOB3T0
ZFndNcPQTM2gb1IPG4zCHHh90GASAPFuB67T+MWmg5Vl9YgteywS2iX65muVClmUDAJQ4vMeIa+3
1AkBYBUEfJHOEetUPUPrPXdX1al9zA25t6sqAsBZpZxB7m2LzgaT7VV3/bik9N3jf/gvlbHIuOor
dkmmyGx0zy4dGMwwK8ByvtYTnVe+5G5g3vahVQs4K4aJnNwM/eHkEcIr6ny9N4hKOip65h22UaPf
CCVIgBc4LqKQZfonU2NcMkFUTl9TPa9A5wX9VJq3OzJePsqf3XVKvAtVpEhXhAKZIaZSgp2uslg3
fdDLRZwkWiaLQRphmvBSLaruntLa/eDDqN8io7Fd5lu/WiC8WOcdSjzfhfnf/yKY6jMBRMhk2ue5
H0GfS6vf13yI3uyyiNmMroHm/GUTrQjaM8SpUlS3FBBg19q5BnOElqZbw4cizsHFdCLKAo3IpT3L
Q+SIux5lOQV8Wpawt+66wLcSAaDqKI5l4h3YVx20KrV1IdcKXg8o4neQj46fHcGxakZeMLPhkEdT
i9HJSiOPQ9OjVcANI0nJJsWfRLpf82jYFwndQ4YSS8oyxUGtSKLzzxUZRIw3LyWclH96ekGvsQhq
BkxPiRHZn0lHwI33JnjNmkd9Cd/kYGIm7sd3HPKKOtPwNTiViT2VPMs0DO3LfhT3/gL9n4iGbG7C
/05Zho74qDmxKzbnDcJvhxbgbQITjnGuXSkZQnrLtyCaLTxR93ubwDt8nDk5Vlc7DSNclbozodhh
qouRLhBQq7bWZy4Pgkb9MEvYSEDv76ZdrEnJM20VW2RbeD9yUD3KJz0Y6lwk5WdcP5S4ecf4ypdX
iodAllVsdKH+Ljnnk4DZyWsB7MG3A39uz0U1bAFQSMUT0MgszTGKH5S4Jl2DjyEoLFgFHaod0A/O
+1vxDpHQMu1vCwiPtUMx8fx7/+CkZxCr0hBnrkcClRjDp8NHpjRk7l0YjKIaU8utKX75BPaGgirV
eIYhlzw3t6IKl09PzefPt460mF/tay1gJJT6i3U3OUGZBZTr2HwnK5C5310hHrDNT/lWCMm3+Cnl
ChDjcQmG6GsI/TzphMgSx4AHD5+BQOQ6U21n9I5riWp2+TxH2Hw5B7e5WvvTqtZBdWUy8ytVeuQm
81J1x6MrM3ZrBQXZMa/hf5/U2vwHSfACT+NqZpZ8Hkgi+PXKriXDW9QijZ1sC8fqDQMJTEmHd4id
IDHjZ9DcNJmiBLCiU4ZqxeGZJlpcVSDgRo4o2Mehx6nzEI5ZiWyYQ9mx+ksffwcTOPRGv5HvWVqF
acZd+ZB4KujrXqNk09e0uJNkO1RW0+ubcWKxcQ2ypqUI6LcKjW0aDL0nDHfFDmEO/QSGVehfOHTb
/PQO9Xv4vcTiJR4QpSjTEXBTDs+qZcffWKp/Za47dmFjhSm11XxI6vqzetWxcmkZIB6CEJep5GAe
KinkoY0A5AL6vVymDtvQM5HMYW2PhpQt1zUHzgOXHwzYaavl5ODqcAVd1emKMKFtCe1spG4Edx+5
8ZqAObKfldo9Pn049eQk2+82HTsoA1MEc4hK0yonm7auXKFyqF8/GSuMTSrhozdV/hHKgdxR53Sq
e81wNNt+dyhnTsnFeRIKDMqS9rMwqh98S0nc2t5xuaIIy8RiNGUpQdK+OoaFb5XXEYYcAx5eetig
3AGBiWWF3l5/W4FQPQ58fF0eWouDY0WtRYZOX/G6BptJh2WK6v7Eg/FqRb2K47G4SUPxKLGRK2Jm
3IxY4V2xnbnL4Gi1vh2TGsueADoXUM9SE8DLqYH1QaxcC2iUYbrMP6m5KZNv4YrcRzdn/LZ8HT+m
jCWaxsAz2oNNqVytZWTwoxUhnafBopq0zetUU/TirXzssga7t6+GNwS/fB0zEhPDILnoKEnnIg75
7sonoZF/UAWTVmDA/S8hFiK84OycKdhFEByn0WAf9qI5MGinJqoprDo+knv3DAvazq9bTxNTdkij
zzKwJT/n4Qkurjbw3/sxmCYm3tHINsSKzS8Xekch79XZKCHvDYiZQOjxw7CE6XRCnACqkJy1MZSf
EqnOMqrGGOBUxfoQeI5vBzpu/1TTNuGERlowTsnSncX6RmhmhVbbpWyfJhRY2HsZFTYf4XbkGraL
sngyqZC1V1Rbbn518LNG05MUbb3vbauhkMnsWrJfT7PJcTwjS41RU3wJePVviASDbpxmWp6aamBB
yCLr0Jwkm33dQcSrERJHURVAS/Y3Thh4MX5DQ0OKMnF5YyvLrlA48WhqXFht3aq8ykI+rBlKljdj
JsxqNU1MS7ciUVfvM+3apVIpUockPlf+FpQt4E+OppJobn504r/zAPS2YIMZzuJjkhZ3qNGA/IZF
82bC2dcC+B8y4u6Aszs4as1dQClMyRGAStNJNoa8+vMVf64FdbYMsg3Ip9fd4q5x0wjDk2KXnWGP
Trnb+u2haQ8v5CfR34ng/DeVPJb7SjTYOxh7F8GtpTr5vlQg/J1wOEvoJevPqP71BSuIbfhzhQNp
pWR1aE/CqJznyjZuzu0Z4ZuNX5ZhyoZ+PYKpEFKihlVWjHxlRIoBpYR9B35sIiKHn+XcRka/+Qdh
L058Odrs0xqBRAqFKk/RYV2a7p6k/tor7yfHBCJymPqvf+38p5Q/8fGmpbrIE5x/0GI2ZaPD1AqV
7kPEhVql83tVJSwjuNBAG3Kvcrl3uPkMQL540XDXWTpVeeQ5SDTdkF5RE4/cZ4ZzcbAEinAmw8ZK
qw2pFiZipGThjI2l7Sop1wf/pYlEJ5AFpz3r8iKBBuLhte2o0uhpXmbqJckBJsU9dWkYUpM4FQVZ
7h+4JKMwkCkVOLudykJ5VJju9HgX9FFDfJpTcfXfMB8KCQmW4us+esm/0lChrSD+iblRQaWrlyFY
48vir+9CoqL7s1TpYn5bf6zfgH/5btI71oc3UcuADB+Yla5aXBDFQcaeCsYr5dclprLWC9BGYhg5
x0HXMdDDNS0w/ip9heMSWbnmudUn8xre8k/4QHdRJv+dxEFSvypjhIKHpegX3KiadiP7aMhSDcHu
6SNO1f2PqereML/8jj59e96kOq+fxotr10XM45NeqW8bPJOtlQWRFygDfy+ucSxWCcr6TVbGkl6N
DI7+uBx0ONRjLZDKuBc3rK+nLvefuRjLnf2W1bhJi0q8CC7oDG24cop56EUa365G/qCUq47/D/k7
QzCSJxgMVKgARRFOpKuqQqQy+iFxohE6VQzO3fFQpyPU+Wphilmy6/2efhEkaptX3FJuKssg1MmR
09mQrLA73Bo6edrh0mHxe8zGSebHa+HP8Wf+yc6zuDlXKDtrbxr2BB2axxc+RKVZA/mOajNHZFOP
WurEK4ODXfQKErR1AnPmlSAcvMFKfjVOIUUYYyCl/Pzn5aobQ55z/O/zcLl2oLeT8LSZcI2dvipX
LLnRJ46hwEEPYj2UEY6IGInMs0i9c3GN8BDitZrNkkJwSuxfWiBum1Ab1TcsGjc6l38DFE04EJxU
nE7UvI25R2K6W+h3PjOxcCCfEgDLNud+vaZEMge5K41l6Vf3h7EK6pAqMNiRxl+LK8wWkoJGn4l+
bp+Qc3+ZODtDI/jU3F5PJp95FHq4DkjV4Dozq2pMdH34KrrQyqqMbt7pUnaIBK+LGplhTC9zu1/l
Fd3Tr9y+vRwrCPwueFm3f+0FOSWik9D8XAGFOzLbo5L5bVSk7z6MhQXK6IgE4MXHykj4itw+0aaD
v7zhVov++NVSKPHHMD6hH8h8t/XpujmvLd+nlAfKenC8IZzPdElawYMmIYeNHgo2HLacv7kAPRaL
ssoli8yLRxQU71bhI3kM9eM9Q10Z6vdEfXdxbAceu5DBeudmZq3Q3+FO7ZoHAw6PRUsR4c9xvTTj
6iaMIgrh8Lc05stJLjNj+v7J3FN28VvRLB/olXeo98kv+Qkl3mfd4ydVOLZoZWaQmWEz3zKyR1ES
nEgathJvRHci09PkDnxZH3oVJIdwNjHDA3vn6cz1Jtp7McO5C96uYmygA0z73RtmJVS1bwcKkX2c
a3wdg3r37soxnMmADogqW7KHVBI8qavZcObz0ztSEau22RaS6gVbbsRqNlFSJ7KsTfli8N+DsGSw
PRbk2X0rc/KVFzrPt0NBFiF8z4kOQMyTgXnAFicUY+AzEiJ+6+EBxVRLF1Eo/HPRRXLFfcy22DIQ
D7yNDBHyKhSTZ0JVvbGqz7Ns/+CT99auJK9+/7cxvwGwyp/i60MXV6Rvg3JC4cNjFIfXpbB6/GI9
8ZUJ4FqGpyjep4HY3EUBPYZPvIgZN1M3XPOeuD30zvYDDW5LLu9dyb1eA9lo1LSTWtZEdIFVZ7BV
6fLQmEvHpOg8GtktthRHLL+SOhXv8QOAQBNr6/71hrzPyYJOqC7XX0vR++sh6bOa/RGNbx6niE05
AWmIoUq7b5cocndUyAszsd1viSAXVYWV3Ltvudqagpd78wGqThbKnE/Payku6VpGhP11RSyNO/vO
QeBW7FDTVPfh5KFOf+HRWZOFp+zYgM19H0Ds0rB+jr6XLdfUi5mz0+sqBTRyHZbwj4gQmZuLXXp9
a2bRLn6tu4vY1PRe+7QSpa4V7nKGEUcWNnk4IZ3HXWB1fS2Ni9uQyA7ssI953DCMEHuMBf8FqDlw
z0IM4iNnbLiZzhkgpFEfOGDAWkWHOsRIcp5A9FEuNe9JXpa3TCJvoC/xD/LH4wHjvr7d73F3bCLM
0qPFyfAbqVVXlov80a9tv6SXy+6+N79qMDFOP5Vf9opmwHA9xDYEEkUz8+Q2zKtn/WeJ+KKSjQqZ
mfzXGJ1MnbyXTAKRXyo+hIMiF5lw9qqCRISEz/cUqGPwArUixq2UGw5+cQKZVDz28hS2vzm+stuB
GHyM2j4SG5nj2g8QJRQX72Lwr5p3BTffV9DpS3iQmLwH9IlmDO3c9RlqC0bE79YKhNk1XoWCoj0z
GBhvBF/almpYodAjTPcR9ogFqPz1Uos4OQA82zplSo7LZGZxuwHhjSrhwcgbzUWDr1nvXR9AzqTQ
M94FNTg6ElnEWrhDevVfagxvvlHGK7LI5UZnDAApnV0/btphey7gvJWZ99TJ7qIiM5kjTAP2fsPj
zS1IV8KLSrkPgx2a5VIINe69pWu8X70Kna0ufK+2iE+OjQ4AMzrryoXfoYEcndM1inmlpKtdmQx7
IZKYwF5IjG5mC1eJynXpSs/e0QxFoIHN52vNASTSvBq0Wbi6bboe7zf/ijP1xBZxELrULQsOfMxO
Oous4Ec+mBnmxNZDVKFcTSB8Cj/rPFaLvhvUWD+Mh9OqZB6nlNN76x2GbZxQyzy9z/QKV/g2alBX
xwZLuJytxdsD3x/Cq8MyjiNLQfxgZqz3geGl/3rXp1h0xIz7mN02Jh3ab+DtW/ayU3YsLqfbiQEC
rqz5INMmksXfQFujffYoOejvJQS8qL2voeDEA5Nqe1EGskXV7vsVpfhvAEi2STzsM+cAmaEd2nAM
qTIT7yBZxaaJ7Ht7rFCREn6fjsR963sVWCA9GJTLKCB+gGN0ztjd1Wx+9aetF/SVYLRdgl8POZ0u
vQnthyYMgNyP8CSyBqPT81Pf7rAXmQ0CJsV/y0jOFZl9D4lSfxFVCqX+kZ6S0y/EwTYJLhO2EY3p
HmXIjbE6B67vxP5ZUeCVWyTdRzKgKv26IC8cq5b/wBEkXT0wfnk+d7QEmsLtqqQOOeMS8fU/z5cq
B1L78w0Fc61jmWEJ8SssDFOxddLTRvvyCOHfvA35JN+NH7+Idb0pEoumRwkC3d0id9MjPZKr0PLr
OK5pScmj+sq9APGWLZy4Fx0nBCTN0Km3Ana91iYVnK8wTyU3ZWgNJDr6C703BKjZzyAyK/4AFnmp
cildcsVkQraUobMuS1W7js0BB2MrrR9kbamUxX6yZ10Dqz/0jeZ8PiMgkToyqfyFQ8tQpUC9xFOW
sH0LhAuwqLQaB3Bta2Amr0AkNlZcQD5oUQG/56xp5bB2erqmoJAUwduNlbr/eCcZvvnwbKQup+o8
47rGQqir9ytzKnjbuDm6gcz0v8DaK1oE177BmuL51kiBjRVDFQmQt7OpkgtPWpDxVO7aw+psSXgP
1HWd9kRI6IywsR77BagEZ7gXDw5cfMGeq6zF44U719lVK59Zmef+Lt//Tl4bf3llFd+ZLt9xPy9T
n2XzlNJL+gWJ7g7Cqn+9/+RNlZltk0UH32bnd4XqXPp3TrSGvmC7qaZec0jiVdtbAJ8Azzq5puOp
2VCicMNCyklyst3H5oCtxOZLjDNiDvsEFN7/00xQFeE1iVGxCYEu+gjPsb9Vwef/pzRQtoBFi3AG
qYEi7awGXcE40VCnMXkQs/kJDKp74Ckx8H/wwpYN1TS4Mi79UrxnwHlgcqAL5isCvPudAJSws8xt
XIgugiaztA+2UjJXmKBMKl7tuSjCL26NRlXNLN4IeLA+IAnErfO42nGxC+HMjItWaLQNhjCxgZWH
+dVnsUY0vXgiULhjBdL5cB44sOINy3Wi4lidVfP/4hY/zSBX82a9RCvNM+GjCuvH6JQDVmKcFS/f
fksGrAeqvlI17TUIdvA2dPegMaNGm4oUYaxfr8WJ7hsYtv6YuoOQwr7uT+edM/Jwp+Q8VNyh9FFO
9OhOUcUyWHkfuELQiMGVDNVxiIU7tdBpR3xlg2GpgTRdO0uf/xP2J+qsrWh3oCrAAZqPddRRIhxQ
SFCAAIsU2raElIVh6sGfLq3E+BiX8vsI0cfAhqFNdbWpBVdXKdz9PxIctfHjmureUtZLZHSGlrc+
aThO1F0moqbYzEDvCOmgMPkbvuva9uf7s+7ysVGknlA76NiDnjWANiQhWI81NffZTGYQIxhsHpp0
GxDBzbZl8pEbwM1/3LwM9Sdj1gcGptJ9SJuorkahjafu/kafd+vJUfhmwNuHMWFv7Fg3sTlSgxyR
B48XHnjxqhLTI6DTCrwQpIV9u11E3ymyUfSigrl3mjSYRFZHLtB5+nPgqMHQXRjs4Rf/JQUuCkhA
0goJD3mYXG6vk2ifbjLdYMc83WOhjeQo42qCCMdIhwIP/suBL5nqYYNO0kQEhPN9NsDavbTd9S+o
2iMbwKJl8auzR/Fxb0nwTVuucE0mk2m7JaX4HCca3rDwECNnfcOZ0NdnhrQqK0xLb5jNUR7k1n8r
C++IEWEzdo6PtxHdWS8zbhRi3XEqiD1znufrqbg8avMoTpM1puJMfbil/xXsnQZfPz602qrwXjyE
zuhW2TzZ7YCLcqqwJo+1GDLfBjXCmkCv15oAASV2wV5POUAlCUIAjw2qI6+Sf894rsFoyJEfPvIi
38RweLhC4uwfNiiBlVd1ZBcag1cHoFs015iptlKoku6d3jK3vnycwmqU8SxCa8mwElGpwdTMGVoB
6fv9dARJcpKrsRhDeAVNp6ce4iLHCPVGTYsBoQZXZ7xxwJIbYi4FnBw8Q6lIvEY/b/G90BYq5S75
cTuIS+AWgLzl4Ek3RQrUSuhvIVOWAsvz/KVpx08QXOW811KQmsz2Ip+lZiES6OqyWI10BL8RY7D3
qjgFlzPApac4NggNYKheEQzAAyrvzoXzxfrdziycSub7yhzWxmhbAdUfCL/7pmwP5SRgFZsMlKJx
MyA7jWc+QTQMp9dWOizqWq01tL8dJZhxtDoQ6lIf8TmPdgAw/mAnHTzbOl2EEFL2aAkPT+/EpEA1
KyBxbPrte8Nb2+l88lczjmnfM42Rqa0dARWwkWyI2Lbo2JmmRerNhzFnKlboTq6NfoAmDrDXMvKF
kVK8F9DwyC34OpXn+yk2ghJu6aUwco25uo08Onrcl9jXWHm6ZA0ZrlaGL9ye6P9SP9SNO0v99DVd
1KvBRg2CtRM1/IE8iEqACf1yRQ5BpsMyRMYkPT/r7T4Od4hhvLpmcFnKValD2Kytns6LLzBe68kZ
sKkZqy77XXzg+J3ehWSlSDWdds22XXDs07m9VBnIWNC2MZI5gDsArjxsh+vop3SfFLafGKqpaAT5
asAKNiD3WRBDURuiXpb73y/E4dqOE8mHzlzYWIQpG/6rLtpP3/kSdn+RWrAwcI8AvZ528XNX0OSK
pMyZnjIyKuZ64P64+ZHnJQnI7xN3uDGx5THuN6wtSEmcpAHUMY12NLYdHQvywMHHuCOIgtIURQOZ
S8CD10gDRkfsyxv3PH4XUt5S96H7sigK3orFcAnLUXA+BSGc4grUpScL06geQK2+B7wSgutuj26D
ldQlZQFYEf9h6pxy/M2KPnJBNj2EpIYTamfuAp9j3D3mJSzjtWWTfHXVwmifg3zfX8l1+sg40Gxd
KFiBwNOcXm2QLR3YwAdX7l4Qx9Uu6vhh/QiQrxuL46XQGNeR3f1rXvxLdD9Qq1mvR1meGYWT5kjF
IaBoOuMB46VjqcMdvpHgQJnqiR6HW5hqPfSXT2n78GWoc49c8BGEkou+dx0Bz8ac/Pc5dlrjji1E
UvSOsbPWiB1irup+kBdTouqor5HmsGDpaIVM1W7Hm6J4YzvaJTlpFirIngVNg7dgMFLC2M4NlJXW
vjap7ODsNm6HBNgzf3GTyHbp7bd6/1Nd5DO8te6BYmSrs4ohi4XACPywGdkAUAvF6iPrPfDAqEQ2
d6mx6EMJAMuSL4/Goz0R6U7GWxKyXGZJGs+R8b6va3EtCOR8SRCmevsm9nqqrG4BSNOdGnhyUkuC
LhkREVRSPIIEtg+mocb91Fjr6IyHSv0HJoNZHhLgqmJ0FBlByqNMlAujscxUDQvQEyD+oPBTgAuS
Sy8rzvBpbuw9Yng9aWrx1QIIhGrfOmlgR9VSza10MRToTOc2UXMOvLA73oZzgo36MgzhencD1x1r
XA5Zw/ORla2iLCVSiK4Pc+/HA1aPDFtgTQb2s+zBXQDWnFtdYMXwGvjjV2y57DFmknjQWTEPP1LV
f6ZMfKG9YEask+6BH4fCOiNF3dq6FInstZUPsjujvq3+2u6Hrd+J1mg5FeV8POPNv65PKRtGWXYr
ORTNXHC4gtdqyu8vY0o/LePR1jY7VkyiGp7Hz+DuV3wVAbbi6Q2cHXD86DmeKqUrCNOVV2kk+2SF
Rc9GctzN6S2rT9z1QcKIxxZ8mPg3G4GPPgfIn58JnO+TISdiD+yOGIDmp212x/yVir0Qk3s49hlg
egxnpBrzHDpcb+Ph0bGWLUHrAkx+AacDZ36m23q2mi1/Kwn0DFxjdIflagObhoGuDehQEjtgnES6
zCr9Tew/aNYp4NIlbBLTn1224K7+DdTffImNCtRcf0d4XkaBjL6aH04Eo9aWdSDOE6iNMptJcVbS
BG4p7rY5BSTqzvCSGJ1yBWvA6RyirRCDWTJ6PN7lngiEvgqeWdQVV53jrIq1LEcKq1h4HoyY/YhN
CLhmGDhZ/6CAg4EuUJDPTCtfAyU96ZHRUkVQYWi2TLOe2WKu7YjdebAxbaXOMJlcEzvLALMZNVzI
UfONnvFdBnMyO2MRy1ommHav752IVkKAqvm5KEIAFnyXHuN1UcdChS2WDee02QqOOJoruIFV/3iw
/mBejeiwE3EKtHZ8oD5irgyiMXoFI2CmKyqyq3gUriMNLeihcm6WX+0zdZuvhvOBiPgGEYRC/x63
tJ6PnagmiuNKD5wN3JaLFjHTWnrkX4HKmxl1oGodOMfChRl2tfLAeLnYT7Lnbl+Yaz8TgGtzJzcK
qS7U52zd3AbZ6VnXtbOsXB7Ku7c2T/WO22lmxSv3V+bX8t+yLTNP8eTA3HgHK3Z0L3Tw8ZNh4ilG
KhlQaBXS+YuO+SN6zhsHoubTQsViV9db+jlno2HwT6SuydhwqD19MB8zps2JkGihqidEW0eyuUiP
R1PRKj91QaQomKSyH3HVRDRTZR+htCF/Ay+JZAcGpxH9ULq3RH+3w6q2K10mAYIlFUvnkAHF9aS/
+TU8lK9neG2hv7JieLcSQYSoMCtcFvREjfjnWubbCEWz1imWbB7xJgrQI960W/u+BPjz5iuwrGHg
e4QwtUnyvrSFvsKoA42TdvoDzEK6BcN28r7DPXyvXOL99IijkgDe+DYiv9hhOX99Mo5ih0PoBfo6
90yMkZmBORBet7e+5hfS2L2ULdVoFyF4vlFbVyiS4XpA0RubRe6HlftV41yVcw+PdCKZNPk44dJZ
bCBEviXiXexs1cvUht25ptEFElfDbAXOrABjIRdfa684T+iNNE3smnzE4pfh/Iq9O3fMlB+iec1L
8upYqJFvvCqMn2pPQNiw5bVZm8NOqRW2Sv+SD1gndAxp+feeV4201KL9iikfc1MK55vJR6h231B8
TtHwKxwEzf23Z+ujKbsiDupLJjfIKpd4VC+Lt2hi3NUCZVn7LWLq8Sg+qGJtOFnD5F7THd4fmfSp
pVjK4sA85TfA3OdwNZwI21QtEm8mgfoHFHcg6R8e/LmvRMxFsK+eOfAOcAW1ZXDkVjZT5qC9GX7E
EpJ7nkB3Fsi0JprZfuMdPHKD0VDpn1EtoNDSjvWmZ8Fi5jxiMpS5sJMfOY8DtqZcUaCjA2a/K1ij
5oqFrWPqeR7Q/Pc60ccnoIlSrGIIZKhTvwMZNrKDgojcSp9zLp6wuL4uc1rRBoBGxOzMOWXXafxe
eK6J70Z/U4srTxoyuCC+QrmLURjrWNP8wf73QiPgDXCf3ZhzEgtC7X3wqyfVBnSE/x+LH2NzFL5C
D5sO1FrJDGkhx9pAL1GGW1uBpcZDjvvw2o7jHMUGbXYUg9xvRx4JuXfTNVzmuUt5AEPjjE4mh4o2
zHIghzfq9i2xTMTmxl0tIx4mg3GnZOxzW4T0tsw0lo+WfAvgPVyPwIi1zv9+xG5EAqRmChoNwQiU
WMRa2NCFUmxPMLC4sc9mTGs+TCGFwoCmqhW4Ex7/2zyJHcGNzDUt8UEyDpyrDaT+k3+rfzUsyW9l
HOEHUHvI+0ddKCBBUpI0AzUl7ssUtH7Ij8Fbd7bU/GHuw5wMiGwB7rJUlJbcORGcCctzImtr0V0B
bq+A4O9uef7ViOuDx2cYKdwv1VEP9FdzB5sXmFAvVyQzdSX9oKi5xalxaoyTR68j8Ek/x1GTSe6t
wDZBTkpmzpuZtCl3a2uZdEAo5AWHnQ9sLHWrFL/i2u1zvL4i3SyELnX2RWg12B5uO/8nrciaOQFi
PUAJdW/GSXOsNRgfgFfqjydRdlIh8aBhqXWu9VYiDr+QumzxrmyctsaGUJve3IQZ0Mu7riY2eSNK
dbfo56Ae+VWSNaY6wo5pkR16LUFxEUROsFHYSpPv6QDT4wLRbH9GXZ/DMWkUc1cHqUFHeW89jWDe
XYl+UZ/QpdRiJXD4Wg5tEnNQCJiHQUJJeonav2rhrHxA8fWfRp4RnCCs1OjyOuamOkzfJMPhQ2Hz
HtKct8Yl+H1nhxd7+OcHou6rHbNlY53dOAtATh6JuBhhBFN9KGuNQBiPqswRFE/TIJMfMZ7ajlrI
ip6NO69wvdleGOpDWMoYx0h4fedBVZh3uGfVI+B6RfyMYxxRVdws2tTDhaxZ5+s2f9kMtJOLmPWS
aX3LpVYJLnrFKmHvXf5EUxdSHspJ+cicR4x6cn81H03duS6y1EztKg+yJxv0zHgR1UTp/3jvbLu7
Zlodm310U33uDQTa5llVUv4Wd3zTUtuK/VD3awPMVnBlCXSS5S1ltjcygVSwC2qrii0xZg0XVXJW
znvwwKXNSJHpyXyDs37ld+Q1bsoXMcLKx2OOvHXhz4DlCR1S3h635rIS3hpsrKZ63qDjtqJpVtp2
HXB6o2TRQShB5r8L9Q8Mp+Osig0MzBNp0fcb3Z+5xmhnJ/vLJwb3nyNdIlerYbQ/F+v0d+qsRayy
khRrCpHN7bC51kBaEamf/dMiB7HRSSu5L33HGJJPLOWVyJ7pXFALrU8yxnvJ2I/qYpsY976BNOby
8kwDNKL4xsmKtXQC/gtuSaxJsJuUzXJuRoGCAB+jtrC8NRwq4y2mSO7l4xdp8buSJ5lAc3ojnn8G
P4bjxd8MaAhLa+9jB+rK6ouV2+qEyIUkRiIpxKAiO45gl8YT6xnwZFqOSst1QFtHys9Z/0iFdt42
iwZBh5amhDrBItadV4WMW5zTWXi2MkI/bFLjZmslaF2KHMVUZi50OnYR7JRc/P1UsnoO4sr12HOV
hXCXaC680Iyhm1SBOAMnXUYiLI81jyBmdT1asuc+kUm15zx6ihcjqt9kzBapTIwhzHq2LLCSTrNQ
9J2m5VWth7ZT4HflUdpufVJx+rBxWY5L/zeuWk6Jj+G6uooEoOZQh0l7fL/iFomr+9Ev0nZVSbmc
uijLTW1w0uPiZukL2pcmMb6Ehu0REO4a0oEySd52zVxuhiN1ulIV3YnvsEshsIL2fCr54Or/Q8A2
GZkKVpJm05VLmKSwF3Bpktm9cicaJnQ/EfEpRH2atmXSrm+EiBRDYToDYHSia8+PuOGJJ3e7taUt
uyoYeMpIDSECoexKcCBl8QUVOk1kE1CPCn/zGaYLEQyQ+XhyMGTsrlxJQTnMmvpuaFhO3EoirWkR
MKBOwzpzVVtauu/q2jyaxQYFw6a5Po4anHL967KEPJLIVS2YkcAWObPueflQFw/LjhSWLRhpALrZ
6b0k+Bt+Qm0gyVNgd2qdyHDYhNNQXMJkCHnSIx0NniQ+US7Ov+LYZtbddDxo2J9PIZCZoQlRwpNH
07OIV6EHicpOodyzKeSvb/kkzF3h+sWa2oZPQAvP852jx+QUfkPkM0TChEF8gF7u8BMfcAuiPLEH
zKCCTQ/e4axdF46IObUAZKeXO4QWM3wDZILknxaXd7PdAQWPBhhIzj8IN249+GLMuLVuwixHlDYT
Vw7i21qNT2qIMy6pFOIGeCCGYgkyXOlTRlEJ4GbSk83GQ0E92vju1XCbZH/D8hO7ZIGCHP6ee2fm
OdId5Kpe+HzYH7ufUFPmmQuoENo6G/58IVG99AXMz7vT17yhX9zqoDJgHLjVvroVUdkTCPe/br9d
ucvdPEUNe+aN21c3oSYD/0/gdjX47lqA7ZM8xl+JuMAI3ELja2XUps0PLLS4Ine6UwXV0xzMQdWR
Y2iz8P1IVh1a6P9uTTMnroCTZrBMMDUpm/oEfwHPigGf1imM2/esvwUgWW6oTHMgVdMsLEa1Ng6P
1oh0l2e8WqmpaZGyLBh7y663iQZtKY2aXzqwa9kYDY83Hj1r3a2NJIEL1/2vvR7DCc7JbmSaBydW
SB31Dn0CB+3E99LN6twXVG4Ki6Wr0tuM2dX4+KlouPgo8+rt5JtEZpK8rbHUYShsejhRcTSB512w
5aOVIx+q+l7AacLWmBkW72xMujNlpm2bZibabTU7zCwzG6H5tT4S8rQ3yqjFxe62ckZO46oCuuXU
Nm++yf3FEg94JrGb90TzKfx2LsX6lFmvqUXctjighcgU5xjNVyUbZKKb310/1kL8/87gNvYdamch
GzIitbxNThEQu6OIazcXst0eTuADfEiW0r5dB5mOTvMQa6edVcjcKY0+hJq9CdtlMB6HhwTZTN9s
ovBhOjkj2T7zPyKiMb66yskudCQ+dx4KWqClxHyNZmT/YI+rJd+RbTVzzwWF2dvVc21nWOzrySy2
82kEl5UO7obQJSJhzgpnwJ+5YOlBi4XSTII+8m1bSv0cHNm86tAdYECAbjgvhKMHTcF513gOOW+m
UJNeE3g/fO9J/BuWI0OZ8QlCazdQJV9qoRu6LOZyk8ixlNSczAN3DNM8OZ27OlDvm2Zlw6uWmmz7
z+5vzO4PMKkBukEyXcUjVlEDDZjCnUEyi/fcZE5tbxqXCBxHsYdYoSdCoIWAFrex8soU4ZdeDBRu
Tg1Dh8zxABi4ono7B//F/rz6J+z58wk40MieANLxQgwJSjMPWkIdg2kAq8zzRSeSv/eeLuW2vJLV
SLkuO+s4c47Sxi1PUKK432hpI3q3rhYqpcZZPvnRbVckx1sdTmpaI3xBtaX+bRlP5sS1vM/NVjwi
CE0GdkWtSHdgRMUf1MtChhP3VS5rhZF3IIQ+r7brrTIF1FPOuqc2FdrPLAWBhmldtbyrP/WjYWAm
+UuLMXRdjWrI4YdE0oX3Hvg+hkyrTBpo1qM+ZUp3Dyvvw3lxm8/r4i5Ojri7oqFvH4+UV3EvbBQY
Ronf+Qs5GxVqQ8n2e0N/1J3l58FSeTTblbBlNL/99SnPYpvez4BAiV5bvBAKFvQGrhwqM4Jwjbje
E0fBzX8OMnpJc8txoDb3Y4DqpS++frkkpSLvpKuqglzaKeesnZCKR4vqEfFg2ldeOHBTjVaaG2zE
HDnY93LKgOjRUU5IzLr+si6iynQnXpWIOwJWODmdPL4R/5Pf/xrOYGsTQosTPZO+sN4aoA4k7Icy
K4/XnuEIiD/lTnnNrOrzUS8plulkGTbFmR5c/qctKzavD83Nxu2BLYhUEnvzxP9QD8YtvpbbX2vf
Drqx+jKt7H9QRL8DIQxC3spoJvidOLcYmO63TLjpREHkJ4jlcRJlO1S3rftdH1t615NDcn4iTF4v
3k2VLQW/ffsWm581e3MG/egT1JCQNBGE5juEVlSn0OwrCtk/TrBNDuud3uDbv8i2VjVk9y2+6PlD
uSLdADHzPEnnof8i+4IDzYoQ2AQ62eFkYvVCdVGDOG383fv/NSLSowQm6d8xbxezmbfqEsnXKuWJ
ShC+73h4fu2Q9d+AcpOaX3888Tizbv9/z70oAn8ULuNqCEu3TBsymqSbzoRc+DB43BPu65JQs/c2
VrFqJqrPpnQ3Rq0Np6QbIhIT82XBgTyozQSe1fsgi1/7VJqLPxBWza9B8YKOa/wSWfdgatu3sITq
Nqj307wQ6Mx/GdqhKS8RrXi9/Niqfmm1tCmsIMJF7EFmgeOASXvA14/573KHQm340/JO9dMZEgz4
aij0Tftf2kfuXg34ByA0AWBNEbU6YDuEG+LGVCJ+Jq/n+5oPZJAcHq8mmwYHvIAoB/mJM615mXkh
HRr6z/PMrb/9gHheAT5gE+8rTg/idOfj5oI4hEfANwPBFIYWEpruQ6qaFL6a4bw8+8YC/RbR2bcU
roW3hcs4+Gxnffu2pG+4I3f0AkrW5+/YmgijqlhBfjtghNWF+0n4fiaPo9dy+5ly4CGF2k3Jz2K8
wIvq2uN8kqFH4dqRuzHhH9cVNcQyE4tkh70wpxbA6JjYtKY5I3JJ39AVnAKpzR1d3jB6pasYsPEd
AZ7XjjmGNiXHC9+E6bENc+OvyI4SYlE+WpwSEIrqPK/7wq3+EjpzKaAkewEGTFJAASe4/9thzotF
g0q8GhX1IprOZi2b62Z/oS4MGDdilkcORHPCMA013O/W30HVu1plhGdMjiX8YpwI9cyTGVV46+R0
bfC++lslw8QHR9GkjXWSQ8ZrrII9DFk+PKFl8ZXfqtd/BcUbnmv63ekb2AzG/W8niELBGV/NmfAN
C/6UXlgaplUDuaa4tP0hqWR2DU1zKB7uoTMxHl8K9nWCtFRBZ2yOm8f0vIuyVxl4TETq/4kAKKN+
QEoiM0DaA/5oGcQINd+c7jhLhaLJalAx1LtwjBA05s/Ns+hH9FLwzPVoeMoan01IkfoATbHFoeTr
xY9EnX91UUSXrHXlR1XiHb/KWrF3F7b3ouxcOT/AzvHopHbFxKWroX9oUWaEFzFAm5Dm2rKHuuPG
zKo2izCf3KNfxtaRHFhMkx/SrqNOlBtuwJInUZylrlsxLYYiU/I43tHUk5h180GqFfi8jhJ0q/MU
O6Hk2rkc+eX/LmBB/SZCK/jDBAc8yGMo8VF+Anggh4DPQFJUtxO8ZxAgO6EjPd7iupdpQ7VkKtSf
NKIFvoZXw3xE2DTcIUH98vLHph2l/fAu0cHM698ccJ3oFqnSDzsnfutDSSKflRng0kyq12oP2xQc
i0sl3SlWgn9n3gKQE/jTQcJUoDh6JQcbD1nHL+i734QBGKoSGDhTgPtXnVQBB06h241NxSGqcFE6
emJjWr72i1zGGTAzjCioAb8ohqhnm7Oq7gMnuHM+aAYNbUNw4YfqHsj91r9pC4DaNMyYoGy3UQFF
mTvkTJiextSILpYBg1TusD+Xm7u3v7nYjD9QlmKwNwyBejajDWHbouHne+0GazfYpwlAvPrHRRKh
tcI7DBTOrKaVricgMeGZwtr+dzDcWDuqdBOSAQ5XLnxEYeIrvttobXfg+vrY4V07vBBk54/IRcLo
jGJ+FmNGK9oJlKwNkICOf2d9mznR4gZSBc7QluPQHWGkht5Ggrhb7HeiR5l3WKDdoMvLHLadHjwJ
NoZZ+z9KfgHyI/6b9H/J71TWzT4YvtsyU7u73SiXzNI5/vqwv+KlqHyY4FOxQXEJkISHz3YPNzd4
oYpOfL4Hnk6FNJ04fPjxdXrOC9uvfa7ZqySNSwPQ7WHtANthVgvj2x5rZWl+VwdrQf/qJCL2mkB+
b0RtTnAJC6RKyKVCBj4JWPmW4euJTiFoCIZd3cabRLiHmwI0x7gWEYm5uPNVZ3RkLcTU/UqonVl/
jJDGbyfdbZ/F+gm62tSTwm2VGZnwouWT6aQnHfl6JvIATx2Tj9bcCWolA3ugvadDfYmdWeogQt0m
DehNWL0TF+yvaz1PpUWpbYBxKJyAW+u3FOhLh9YWyBbesPs2K9ZGvNczK/dE4NbRdVJyhjGak0SJ
h23xjAs86m97fT+Cjo0EOHAar0DCwlx4OClej8+KyZ1SPvmdw1Y40NkorUEdur8q1uGiGchhGGA+
bFcHZQ7d4yFtiDtqoQPW6/Az6QLGA+yFjXO1YvTXfll72WJN3YmIBD0kMVPhBMkz17wKx+HDcahe
ZUIrn+wW+JefieA1AV1jHUKHZaDc8U7c8BkIQEBax3ahugcP8ZFER25txcxEPTSafjagRPyb0qee
kcuQ1wK8ZMEBm8XwCJaTmp949zqhZhMhmKykZP0B2oRus6qwdXa8WlxtgWH0L9SGBFj6TZO4NHlZ
FdU5awxh2aRCea6grqdQuHxTMp9oRItdWAFm/EdT9L7tUB/2QPgNcCSEuaK42nGUjgV5jYLYshyA
BX5g+4+ahY22N58Id1qCm1C/E/uNttM7zEhq1c9Qbg4PSh4qkc09ppVTnkexU4su9reTdj9kY/5N
lxU3J8Xqg1c2JiMJJm0PUWjr8ETi+yA7MUQucd0KJQh9XFRpQjV52sk+TrVxoK2QZOJwDH1ZP21e
fRIgPNeGDEuIZKCx2Zj2I5YXJk/QdTuZArk3xTfzITaHNxJx0zCjBqh03YXMZ+tJf1fpSjWARu8e
t4PiuHouBkekuHKy4058Q12RNWOjysSC/O7hBGDY9Pjlm0nySP7WUx9U0kK+xSC0nHPfoTq/arE0
JnIJG8Ws4PfHOCuzmR8f35Po050jiPM/7EQG/ZqQRV0SDe/bBFzVGDn/IHgYsAQx5foVG65S4JtX
f0knI0qgkRUSyxFApf6M/tfAzBXKkrwQipQ4ETH4pmJ5Ob+Gq0ea+R84nupU4F++xNptQ56VBtSE
wOqAGEsqbZotqbwo9oFusvBKfv+9X5BAFyl2VKnPTsb1hp4s0Yy3gqcRIzi7TuZ+WnuBAYNXWmyV
Bu6XXwJX+lQ7HHWhxddEAW3xhzfe6KcAZJT6BXm+aASTS1EOVY3DcDdNm3V6eDeRKbTotF2+Tuuz
Ft9fu3vyIsd3h9IfE/QApklnx67sAR3jIKCjC8I60NKX5C8QXHNgd/QeZxoySuF0G1W2tcUHAmHk
r5CqR0q+JyQfeoeClZgh72d/EDaoUBDUVSQI+NnHK5qmlYlRQ9sK4PHFn+Cmu2K5Dn0NdV53LIfD
yPLt8cc3aUNb/c0Oyhm8RdPR/dc1DlYmQEh2riXuWniC7bzeDlPLqwVzp3tJLcuVIJqaoTWg5oJV
Qq8vJl2h+aIXYCwV3S3HiTTAicGmLXeDD0yeSqFVDEahLaOXtKihbFvvhCoGUHA7jl7b66W7t4qv
I1/+sHmP6q+Uu6kX36DUrzxxDyHmNwwcfpf4MImELDz9/SJLvVrYOXbL1uKBcccM/RmlRU+KBr47
Zlgu9fqSzIR2XLgHsPDlQTt6hQPmH3JzyW6nELQsraPqc/LWnwHOAI9ZRlCJ1EWItCjW3+Z8zp1w
BEpEesunKc3bup+kEuzNBrG+o46SQkAxTEiZ/binyGubwZjJ/XR3UWLf97rOWAU0obsD0iC0NQbp
b2KmGvIus5S1gOY7dn2a3lr8hfNqC+rk+YhfUIjvZKZpi79Z88M1JwJv1zli17UIwI0Z/UU1H6S+
DrKhVo56DK8KaN3wZ6lTMbRr2IaiMmBz3tRNRqz3f6nV6qLPV4bndBJGjf3QSkCVX1P/t3W+W/k6
V6PaTwMBZngAiUtpEsNkFmdphUO7uU+qLOZ8jLp8dpPLf6i96sQz3hf6wNPl5ws+FDAoT5qOYkvB
fLEYR3lj13mY+Jl0x6aB96caBkknBto7VcJ8lNg/98vRGvUwU/WsRdCyBXUjTbSI0kMbryN0rzaN
p1z4NgvjotgWgc3lj/zHAM9swx/tHVrT3bcojolZBsxAf2dL7apMiXXzXLms10AiMtX2fr5Sicyu
TOmGfihhEc0b9dnow1UC8aWhKfOCBGQp7VMJtBAuft3vzhkDKkz2cJ2KhZFdjyYAVVvK1rLcPEeQ
qO3EsYCDmjNR3ajifkJMjMBMHXZzec0UNH+SL+ju9xiIzU9PbAfNJJGW2JSoNPszPv/M6NWQsWYR
dqyjWOZxdqSrO5HhZtH6buiXWXHhuzMmBJrh9JGF3baABr14qCqZ7yW4jU5MKeejAEE5tPcwFHzF
tYCuOkKN5jVrFIkFjIoFWAjxJ3nTJhXWH4EeS9h6F0B8ib5hgrHoFyhloGgSZcRP5ZPbL/7MqtJ/
/imP4WvFYAA6ghv7PQo/XccmI/v6XqMx/TyK6Jmcil6jsNXZKP2tZtLoLCpNYKXMD93T75z3oB9U
nXLKJtjxqgmFxcJ/umCfXR0wmuHlba7capcZ/SxM0hiMFTDPNt2z6qAMQj5u0Wra6EbpolYiTTdp
pdDKRoIT86Cd8n6gNuPz0jOgT8LvEGhOaECpxhBg32VlZZg8+gzPMBU9CxVbBRLTg3FoDEKNpfAG
G4qYXOE939/fgLY05tl2vPO5wrmoq/l61TgWynWqXgQWhyx4cTlcd1UBHRzKnJztCHurM7+abYTm
xJCQhqd17nQIQsVoQjJoxNtT9QDF9fYCBSimX1QGCWKhc59BJxHJx0AQuKL5IZeuS6x9eEVb8N4a
QV4UgEMT02dcDjkuex2UnxrKhi05C/ZVO1wFKp28lzu/d+vT/X01NaHHjEdQLgMLJLNuxaQB7RVo
I2TqHkCCKStuoISKKywd5DHDRT5SiOzJ91xzTaItHRowgam8pFy4MjPsX/tgTCFKHwuSIjkRhqbM
BCMBtexYsyZmo3mmMNz5lYkRIy5ICZ8rBa1AAgK4uaFcTisr4doqLamEqUbSfWXYNFD4cOWa+h21
Gv4oRk6vl1EJ49EHTQwXwLd3dj/Ccbqnq6qA5B1vXS2gEdzvR1jEpuFTJFNynTsc93Ala6dRoCAh
AmamnwpgSbk8/GigXmurXlYc87v1tGCjQ0RCSVAiHzOos9W8Ntt2B0gqd8vyQPKxCAzuMIizlo8m
7otYgZJxYbWbtS29pR7Hyrgi0nRiuy3oMKmcfWyaVsXdkN4LS6IxgxV3Fab6DHFSs7vOkSbVyyyG
QXRCdCbc8S9l6EH4HjkUfNG8HBIkxv5Qap8xlcfri/u0MD1KhdM6SeSbCgbnDSbKbEH7uDA0ucsZ
r8toaH3GNsDl7qysUlDMeiBBJgsf/4NS1ZJlsSwYq4SGHDrvdgB332NlVUUhbowfn29Iu0Tg6y2H
lmUEBlpuymgIojuhvSHQbuOA6nDwIPMG/gjQc+q5NkSMJUnhhDEDaRwBqcLS0/TrId3INESD+BQc
PIL9soIsiy9AdpuGUrFFsCsoCywNs67QwjAEVSFCKX8gMWLwPWFpgcjCWCVqI6SzUdLEVw0SqDoy
IG4ufTAVWgAoa4mLdyXQzx7HMbF673vpSI/dlJMXz0OQDe0kmauwINXTJ7V4iF+hEpEx4VzLgWOm
nl399PkkVcJuXII7J7BNziUUFCSMRGmNewNpjtC2JcMdQAL7BgVONIusGW0VnktjMOQnELIvWKvo
FgP5LDI16pcv1zSshyxLkit1jmAYsh3/96XyGa7+Is+hEJuiQXgASwPpGSpL7r0YqMmIZY40DDNS
mSJJBEHnVtdRrxY91Jywae9jXIqKyF5QEx6yzw2GIQG4u5twfxrD2VdqfkScuwpARYBdkXFbOwda
BEc7YH6V4atZg/uSlSfUiCpGVVRG3MTez20lDExYWaeAQhehe+o/j73hBr1wil3tdrCM9B/oViUF
scYs67GdEZsa0Xf0gkIhAryhzTrPHO+6McRBXaBdq72O5XXVWO+4V0ER0WHceTmaloLdxkbQ01aV
ms5yil7h7z+rApxQr8nT5vaa4M5yAIujBRpnfxBYc+J8A72BgD4cwVThIOynJouj2w/tTzmbh8nx
+nnWPh5Gf02CQuAlhRqbUxDF9vjEtyledIgLpiUjWFc17LKAPYI1ZpNcBj8Oyz7CJuv6rb8l+Nbu
hLB9I/Ufmb18KZokp+9AK1e6J/eCM0vek662K0zxaAI4YhEESKJH0asNHB0DlLm8fUOwgnk1s2Dy
DkQUwIwWyWx9bUiMxp22H0Atxtsb4nyWi5HTMj08JgEcqQ+H1+Vf4DMQRMXwzWsWUi8tSOKguWAp
dp0pe+Bgltnela1qLSIfTGD34f+vgup7/3qjb0aeejYbOiNyKSp8LEZxECiPqolL2LPubPiAcFFp
iFm8Lt/d/lZ2FwCuuxTYPqeWmvCp3PMfJXRELDtppmCI0TJ0liXH79USei5Kg/S62vPoL9r4/FP5
naMgMBY8UFOUtPD1ZlyGZHwVcZ0aZRqkHPsxOfXwcsuepWr/s/WLP8BDxrcw6XTymF+iwPzwy9R+
GAhIj9OVTjCkWoRXC8PerNLc7rv6FvlFjzPt9wq1/Cv+ljHdHJi53SdPhc4ZyqQ2xEGcIQIfjVfR
Jrd5nA1/xypWFgOGVRpZIPTvVc2NFSSXNO1HZx70+dedNQQEI3/M37Q3a1OFX5CtBs1NkEYedmcA
dUMStVrURt+J9HX9pxrGLbY+qWk9srKVBntKHsTwO9/l6/wxzmrY8Y0Dbr0KsRXRTa1JXe2x4iy8
mvmmuSdlh6I7zeq8eHxc16DhcGrpOHTsw3q3UE1CDxwWsGVdaIVifVgK/hWviKDSehle1CKIocxw
DQGzMsKSBIBRLVTGkUP6o0c1idDOu872Re6mG1ZaPjsypHw/xymkC+d1x+Ozp5hyDeOneBdEbifD
RSzD7/bTdhPSZYYlHVTRA5BW8Y1pjc+tOf7F0bUIoZUzduWpxMBgin63a7OBxPJZXrjXl6SBiFI2
qxx1qYGrlJgUWgJZwtOQvyYLueXTPjWEWnk6lvUUzhij54bKgsqLPLb0QHVQ0sf0PJxzrccvqL2s
sGihcU8HYUfwXmIVYax1/yo0NnPAPE7Il7VgCY7IXswQypsXNfufdebr+oBWGVceMSgsFDI+OiNV
RWZQOrZ2Mk1RFz3srMn8am8BNg/0suZNKrnfzNgfM6C56oW12T43zBV2y6+666QomLL+NNAT6/Qw
8KAnkdgzoXxn7k8tnAEX4W0qlQEf3IhLE0ZsFKKB7cWirYWoI67/elkRwnV/1QIYRT6ixCyl+CDg
mSgt4yUcjJ60HVBTCJ0d5YXghVmIsM3twLyaPFLiQfGXQVrZglCrRhBoRxsCcolrsStKG8T6VOGz
yUTDLLWvaV2byQKESOaADlztf9kfjuv0DpXyAEFD/KR4uNRopOXMqE9V29YoeoU5IMAf+RK7JWaa
iA2Ui+D/QhdyahWBIQLort+i9wczEOd4GTNoxqJQjGcSXKq1aBIlStt+iC1YIeUAL58oX0o5U0Tk
uoQyZZwv9/nKkeP3hbZEWBTW3fnSFr5UGolhoPoVEVdhZFkXV48NAExbtRkHvKrHwZ1lgN5qqxdp
lBIP857QGuXCpVwFm5wxzvga5qGpPfzZ/j0VWDP7HBBsDzCeoVwLQY+gAWnORz3phcr2DfIcH9is
5h9L04vd/V0+NnJwmvOyGeKVPWbOWd7fQKzy96KhHvVsPjBwlMa26ZxBKcVpsSZcLc7vZrFH8eak
dbQ5gg8L2pu7S3kJljYMYPeuha9bqUJopp8zyeSYXEIZq1oeTzDEwNdoCflHsv8TOCiQVFhmbT8j
CprEhGN/lMWqw1BKZwPVw8HMrjdlarYFyi80Cj8IchBY5S8moMxXAplacLPXre5oBhbk/hoRgt2F
4yEkk7Jr6yLfpaX/VQWfkfTttQ25u5Qm/oju317b/ho7vENI1UdenbsQiajr9lDowtEs5j0+dJLt
UV4hkaxVnRIO4AVv2G+isFPUTmwfapWIPRsAx6SM1Wq/81vNhwO0vr9j0+GSuilmkojsAAh6AkLV
o07EUa8oFPWAe1QfUCMIT0tx/3TSpylYvEbN5vQ3uE7qM2I9bZAsc1xajOjQwx225A6kywHsgeCu
l5HPA77ZoeQKrU65gMuUqTXipj2lCrrn04hVAOEaTLIWSeGoyNaCypYYsE99T7cxcyzKhoE2zTH7
io+ZcFbowHxNUlDHU6BYwTynQ2MO8s3MzERsP87bYSEVelLB3RUaaJ2HqhbQ5ah4iXyRUexp3EeB
3yKEsbjSz0YEXEKrgcy//OJbxJYgrirhD4CX23j0pBioriUzF3vAck4d13/OvpQKNWboQP+cvbKX
/90eTtQleJwO547LyawX//5k8/855iqzbAQ8H7lamx5KcXKyPqbw82JXH0r+JlVuJy0KtyzJq1Ka
NRnxuQNfTYCpQkat4PD/8ViHd9FxP6kR/hrYlOmXWUiLCetJbEZ/76klxMoUCu37UAwx3BsnS9kU
ij60xcNdVbXsJeYzHLAFJoXk2cENrtZUHMFEk361vi2C5hx1WtJgLzuY0RnmPSLV+VSouJko64o4
jqx8UX6ZYOVgsGxkt642duTtYZqW3Mk31QK/sEJJLeSB8tL/Bn34UevVzBar6vdJjmbrr6ZF+B2q
ypF/0xB7ETW5J38JB/P6LVFrV5KMAk705+CVGbrowEh5lQczwo0WijE0NF2RdNSSoXoMrP+YcNme
A7mIK130bBq5eajsCpa1c2cdV0X1VbyVk17ix3X3zVEp2/9PNe/TLZfYQ4sz634YQwI+iH28kiJe
NS9bAWXeV/e+oY7aNO5rq/CnYXduY/sOyYDNZ3eenuw1GhWd+meeeAN6PcFU1rkkKyBlER7meERu
GoiFlnZuYXvRZcBXigtTdycUUc8XCz1wY4uPdTJIDWd9hPLefb1wXwQ+g8zDjzUxHE41fTWDiU1L
6Ov55qhEJJCrpvaC1Ng1YPUwBrghSQh6/aycKi2jCyV6zfBQyUxTqQM0E7VbofuDhZh48J/7fQ93
Pr4swx7+GWvVmGU+8Oj6hnVUhfXZG2ceP0u+CoCI+PgqmMN+rv/9cr/phskWOeSxtmk6eAju1Fbj
SjQ8r2Z5juJckHz2iovu8VZmjZ86Y9rG6Kk3KZRhPVizTOjrs/VNabbSdxokY4uN/WbSwqWHlRuQ
8Gsd6E0fNZEUJi0I3vlgoC+XG5Qcd8w7lbb3tQFu0kAkdMIbuhuqbA1Wk63BPDvKcw2dj0r9Noa8
yNSvLdzN02C1X/Eg0whDlZ0DqmEE4CX9TN/KwNdi1mRtqTkjTJG27QX5IbQtJVKNyvh7XsH6Rytu
DI2A+Qb4e7eIUFVkwm3jl6DzfLweDrKnVTGABdXJb46IqwiB74UoGrJ+vM9Q4DW/FLnZKH2FQObn
ygkm79yRP1KGlP0ceSmDiWWasdm7yqzyTf6snKiXNQxEtS19WyhIpB64g9itx2kL6O53qFzrDpD+
D6Jn8kl29JV1ilBt/+LTFuSEKwa4EpcwI64AHh0xmcehiOwfZror9gYyixBpAfaTKqgx2CcZesB+
16wSMvqteO/zaInjDB36x8SAd+jsAHeTRrmjXP0K17mWmOP2WKl0O97uBYxA5F8n9c3FbFcJ+n88
FEDJjtXCht/fUu7a2wMQqdNRXTkBMx5q60EgoVaSoTpz13Foo6u34/nJIVpXVQOuAfYs1R7ZQnh1
3FksB9/dayE+aLZ8H5hwCuALEEwMfuMLEOGnqfVvaTs8mmqYqhtb0ji50x73BJJbIvkHlt4NjGFd
Fe9WOibe+rYGUvowMFFULPn4JcxX7b1TxlSl6fDvK5ZRqsW4tYnIgdukDIG7UdisIXl75GL6UZm+
WwN94BcJX0vpZwRiK99cPn136mR5rZZCIvV/4DLVvDAcc6X4vKp7cO9la8pUZ6lBOlh8Webxk8BF
gank1E0V4Z5wK5hPfR+wUinjvdo74RcPqV35tysZX9GkgDxUJew/qRrcESYrOl+dsqO5VxC37G0F
bbFJdm5icK8bqlLIQP7ZFwbSAxp91K6sT3SG/nGAw3KGIqwKn8EoDCWZIWLkVY9LU3SQSpz0t+L1
Tn8+e20U5ELSDKoThY4CYRU5vkCxHjyvWSc3FmqdTOCqe3wxHVtxM7+6jwX4MgnCd3eNIX6m9PHT
AoYPwj7F6JQbZPotu60hA3ZWu/Snj5KHZ8gKCZ22tos8/tPC5XCr6rHckNgBPNzLaWuakvcY7wu1
JPARSBlKYhPqU8FaJfqkrve2cnchnLKYPDTV/RzmONNzWCa9Hcg5Vw8TgEl3aQJ1Gn2fJ9c+Ka1J
Xrc3SU3+b8rHCrFKC4BFhdIJxfTi9ntgjsbcQLFwVEf5w/3lHUDVuqNbMU9mfY9tez4B7nydPPu6
+GaJnBvvseE2414oGW1CsFPUb+Js1Tx1VCd89V5LhBnJnfeks9YJxnYLBiMget4S6xTJADPJanhH
RD2W+nRDZpy5CnmvX4Wq8I2liMofjt9HJlHCelVhhwYZprRlmFw7xruLPcqIfrZFE8MthWzaijIf
h7bEGQE+vTrWgMAApMGv2eD5UWkic3uep5PolGx8b/Yo9xSACecPTX7Id8aZLFLeG+TYHOpugnyP
tpbqupCG1WEVJSOrv1xFu22yph1SdqgrDRLfmKPCnP3LroyjZR6shnDwn0pz3wRBBLL2pG1dvYFE
o/E1S85XAj3v9OI1ieCX1pUYKPxBkoslwmo5uedBSz5uMDd7ew5pYtWTNWNUYi8IcyfHwlspjfpT
7HK01Lq4O3OmXcLGgjM4M0eHMi+zWpdgiIMjfacxv2qfEj9vjW+PtiqmT4k5ZNs6zgRBr1ULNmTz
0ACn+v0Al2LvRAEgiuPNWLxzwz0jqrVUE3s3kz6fgn9eFogLUgZ3CzxkVEDdiNPSJCig9kwaPBzS
qze/R4hjW4nGfFiHDhYVPSCC3EVGMF3/SLBqWP7afL1h32AXepruQP18MQzoHNqEBAcWZ/TOx4sg
HatinjLSbdxGEHKWgkEl4uuDMmyIwbyhD4mnj/1qfIUycjxsI7DNl+ZX4Tj97HQ3W1OySVsnIXn+
Z7ELYVKIdvQdUN6d8/z6oOR/lM9kftFeH/1vvssolP5JT9YE8f5Lf9nTCw/ltYrr3RTfiuKQLsFq
CvcKST9Z/Uv8pWKSLJfgVNC3s26v05KCZYGWLyY/bo5IVFfNK0CweM31ZG6g40zmTJ1UTZKm7pp8
2PxTIGFqzVqqcJBuun14njp3tbLhGoeEm4TLWFQ5uCLvOUtNTUhK8z1T6bwSuqM8Ai6YiVMmgdwG
CWnSwYF6Scjrthz7WY+e2k+e8DP2OaWR06OwAoj0jlC0nDb/nVTXiMFV030xMPUQnOv0Y6i1gmYO
NCC+y8qlO8fDrgQbFTNXIBGdcJC6TS1+Mq+Y5GB211lhkQw7uNHsKRw0pckZdZeHjFUthAJz/glj
hM7GOaviS2LVEkVJaMKil/3ci3u+Nhoo2fu+Sj1n94YAY3uHdoIS+LFCwn/BTh6x60Wl4cbkU62B
KrGTCQ6sjnxkk7MazH4CTbrWWOjeY79CoVqru/7PDsBRoq05JjBUCrh/XtPjUTSLl2ob5Cpxqrcg
/vUI6/rHh/6phYnyhgwFnwdYV9qsXijaF1UKoFPGKSqbOoCvRcVfsd2+TmjOtK2YZ1GAqeqEfol1
cYpIqtR1ZmvJGS/9teGCS5kLkDLrxAPwOT2XKddaIsRhzBJ0tiDxOoQ5ojH9tj7c8iuIqdO1XSib
J1PXcX+nq7tFTWuFMCUlWgmpq8Z3a7oHw4PLMNqooFYAw5VEedXCUyV9I60yfHzN88B9Oi8sZgg+
sKJefEbm+pvWsQN+Rad5udtcam5dZvXF/+5coNDDN7LAj7jXzb7L83y6bLyBRmag+i3BFBVM9o5B
ZHN+QTvJxnZw5GikEBq6OQHcJqoKkGQtmiwIT8hp2THzUwZO5DZVHikxH0THKAqrRBerNXnhIXXQ
iwf9/dLm8JYm+T+7c33TknVKb7vjpMQ4IqkotJy+0jqXRDnpTmHd3hTwp+dXJI1vP58bJXfYBQPE
wrlpf7brlOwl2zWFxe/4RFrGtth3n2v/t7ipxvpmHYJSHwXHqFsgsGbylCXmeDx5bz/Vkqavm1/+
Db+dITDB/RheqcB4Z9kyS2eYA2HDEaOAdHW7t2yyUw4bbReUiEck5HDjAJ4uAxvJI99FSxHAgZDy
Q0T6hpAAufGU0bY7mmSSGqedQxjjrpI40f+7WvwA3DmZ0LYCVIdAcnyf8M0tYSWOXqM4VJy8/ufM
oTUOe1JO9VfK3Fe5TrrrPhjXMVw4mG8Mlp0aufhzZ/eZ/9lCJrX48xKqQS1zOcx7aKHPKTubO2N5
yJZhwug3/KjbhOwf5Na8DaExFXqxocBFXq8EepkLUvHS6Jp2XC6kPKK8sQGAIi0XferlfubBLnER
D0ULc+KLE9wVEXiJtkN8zfPUunZFyqAu2BDoflIxpMVmJu+Z9DutCaXbzLnLHIxWHQv1cVOwsXSF
fVCYc7vGyTuVXjBrtoYc7llN6tm85JFOXstrCBfP8eKq0+NYLXwea/e0r+BSt/+UKAMbO1AqqtGN
eRfd7l0ON4g+zrfEESChacf575metsVrexDnMB9j7RiqW5wW8OCDQChqP0bH2+Vq0fNw1AMSD3dF
lKpcYaMz+a7KACoobUw4saPbX7GzZOQLdgDAcINVTYvUi2v2RJ9D70UYfM1s7KMMqL/g37auSVke
bWFN187qsUdsgSwnfkyTnG5V9fue6mLGrhCd6XHnNkb0eet1BQN/c6ZcC2aebyhXoXCMSWi4EmV1
9Z+xSKv0HdFCJd12PJwXxHtH63/NKb0BZ44GLlmumNck5XIvgEzmKsNwdpIyP7yNUbUKhoJTZViU
dEWxXyS+XGDajuYWqqhoyHGVO+08Dtzsze8pXCzgsjSB7Qqf9uHesDUxkYpVjZji9tRNLiyeSG7q
ZckSgkFAPxC6xtTi049bmb3eSSVLSVAvBJsVIHVYoY8+NQskLPjYOUfx8OE8hMjI8Kvc0YM++Wyd
iPtRr+jJVTXNCQPUM8a4nKaCfOl6JTCAHEkmOtvqUYd+7EtO1dRo9Qt4kUl9icCSj8GgBUGWEW15
QZU/lvebjEYcYbshMpUEWqL0PY0vv1lHM8o1Dpv6lzRN5lBfGCkEmAnMo2ruSeoINr6OWq6Uhol2
w+quChFtiCqZo7rbCxnOEk5n4ARqmsr0PVzbYaLOho0nv+V43U5IhbPZjrzvuYnnUEQLB2mRi0T0
T8IR6zHyN/Vqw8FDygoJ3a2XwUmA2eYdbqU0m4HFNH35CyjigNfa3Wnmur9J2kVd2WDk1H2Shcuy
0SVijL4CbIFZV6HsPeBHau4fMYSRh1lCRfjtJu8UCkky9sik3WXIwFbUGEf5vMHEXNxehSii+o3o
oxVheJt/MnGU6a1K+XV6UXLMVuLPeZwmfMNRTUmYgzyXlztrhl96a1+aixqT14VrfjVqgtKHVyWn
QgUDQOPKqLSfsnseByel5+jg/OOXO8IsY7eVVH5DcFxS8Ve9683nM5m0R2JVlLSq0m76+luYXxbK
A3qDTMz+yf3F9nrglibCIgzaYdg7FLhJSBTvHWcd3air8WrzhsGKVy96zdKZYheuSDKxlohK+Td0
9DvNpgr68yJdbXAca+RkQza94zPrmnyDFlGzXqCUkoUALmmuNL3ZKyWiwwS8kjeYueRKeGzLyg4c
d7oshTh9d62Xd+D8dNE2pt1S/RZNMpku6qVPUO6kdEe7rBddyDcNN39JfBPcoKbzsRvy79Kr9zYt
RfqRNQlA9oR0xgC3KVx/j4ppqV0bF+XNQ2rHLmxOTNkJSuH1eyrEWXD9+oJghpZmf21WTkxH7UE7
KUaYix25/hOugU9SY3nEPZ9hN4S9wqLZ/92KS9+Gk8HUukji+D4cteK18Pnm5DdLCXXBSLWGdxlV
2oKNTliStHz+IlvTjbnS15uieMgDBnCNAeZqxi3Och0bpzF4FxXCpw4ha0FVm+YdNYZsv1g6xsPN
sJp6vQBVvUjwTj2uxZDZEHVpMsgdHTG2B4LCXhZcsnkVNOyzVE/dJ5yczaAwWkU8SpkZbf0NuNuR
wNvQCn5QAEBPDOFwzYndzfg9I3nV1Jk5iEIpHtQQ6zy9X8IvE7msoBU5fRZOnm6HBupF2c6h0nu9
apwBdrIsX2kbraxaC2ZaZnaLXiKmbCiXYyWJn0BzhhhtKqiYWCWUaeNDt3Wery3xQJ8cGxcSnQzL
GtGK3lQ5NLWlZJ8Djqd7rleH88DwBavBPgVq8HwH4zUDPxmHdsw3gH6Fh4du7PzO4sEdWLnLMUUv
oXGTCx931EY+sCDGcswTobl/iiEifKqL9hJQNBWYHCog1o+lDFxoSArAAHmPBO1bB8u/m09jv7qS
+mCfcwxrVzm0frBnRgNTSq/tQhNr/w8EusbV94J6E2QYFlM4cspQz8fmqHQqY4TrOt906gKabbWe
YFj3UaqWlLWR4ifjHsYRoKyen+ODojirLWJ+EmNExE2Xr+Hb01J/cCPHRRx0nzniUlSM9z1WLy4+
34qHGmwrXmAb7HePgm8NOsVRTuroIt9x6HLJKdg5oPO7DxFG3ROtDg9/yl0ZISSHLM/eRkEa8xFV
qQzcawej9+sDHmzFVJxjxshRsfYRoU5ttacDH0Z1wCpiQk+n7A2jSs29Dco0QBfPCTQAC9l1pqZY
nz/VaPk/ncgzTwDEXO2ITD35P+WHwl2WdGdXjFeOSTaHTsGqEA2ZuWrT4LMSMLqvUB0ajTwXj221
Ez1dOOG2PfY6yJ2ihnxCHoPN8LBoBKbfhi6bEOT05olBPdc9lWr/1wGx/UY005po6G6V3b5tTkcE
1g+swNt/IG/7+vT5Tneo5jGf1UsWqqKMmHTKSmm9IPWmnkta5zpZc91wCoDSDn/Z0pnfS57IrvDs
zcyzihvBcXEVhx2oJXTzmk+HEDOMi8BiwH+ciGrK8C8C9U21yOJhUhjJ8pM46Fj4Fvq1wkW3xg/G
Yiyr5vgkBdaNCnzoVGFUZ0Z+MOZwnzrd4y/RRez7dvxDEiCgtv0zYhHjB9ECjwVIDUV2fV0Jx27Y
sdfBIOiiuNNM9mLgMy4+496fwoD+hsGfiZzR29yUlc3SuRaA0bs6WRDQPCTHv/rA54YBHBmaM0H0
DdVx7ymxi3ujOrD+RZU0ZbFhTWEfrg30byESKLg2uu/um/QCRb1hIHa498BMAr5FtDt8gIYiHohl
d69HTMbQpAxl8yM4sJ9FB7qqI440vfJxoTZcaLGKW50LtTY40Bnp5ThAyFco7tx7+qN/jAAhF9XF
SYNZh2SMF496g5pyoi77t9gL4+fJWTyJlunMd6Vru0JdO4wG9qnya/1Y3O+GD1s2Ovb7E97xTPZO
CiKgrdDuknE1CJGecDHYTO3PI80XptpFiNKHTWu1fSqMdioV9ruDVcTQHH+4IBGOXLy7JfPq3mdo
l9fTIUww6twITnDu3Dr4hg3xHxXBIB3pgu5o6BrVlp5xP4s0oJFmdMET2K7Hzdyujs3dArJ35Ok4
QuOH4ZBwUtkbvUyMvHqT2IKkXsu2pXtRJGIARf9gQlFRdTeYTH9YhhwxrMYzPNnvZBG4krfuYLtp
z6rl4xy5ozKZU5xiJ0T9Ik9yzcbKKbt7dTGModgX//Xl5s2y9bsmQX/h6Cqecg9ipbTWfEXC2823
zbPI0HBS3+oQZ5h6UdEH8ce6zty+rdppV9S7/tqEfOwLwmzhiehtZjMGaisG10mWUU1f4x4ps+mC
1tdGLDwqgHnje2mv59+O6vV+ZFR7eN4AEkqgYGVCrNnmFZVwuNepM1e8wQCF4OMRXkzUIwRy3KjB
oKFvPgk4Br4kvPSndIyQ/8ed4HfarOmCgtmKlc7NmnWaXlh1YPqp58TyIMg3nuGZ2bZS7WBH42nX
iNtyfSqn2ETgf7HqSx4PNLh3pD3PHG2pzOejZw93TMMMSaewcKW9sqDEOrL9dkE9OVLmp+SeLRSV
uU++U4fAUxyMsk6edbcLFxj4GjcC0vmYrDGuUixUvExdEpZ5rQPe3wkFh+Tn5T6WIovhIxHRBr77
rkuRwK9l4P1wANOAgNopl7t0gICV0+yPrCduVGcSmk+8054Jznmw9HTUP8XXShXuLlfgjlNc6BXU
U4VXM9DwVySzlWNPAJPpkxu53+0FcEhDnS0go6T8P1a7NhP5rGVLxHFaDkctNnKt95f98oAEPG/V
7U00VcoF/0QwMnqSDpL1M5VBEIAnxLJTmQlR/PZAhV5LF/Cxr3v/yATe3du5SuDdEjITuUzZUEaW
enz5Fp9PKEi7ho5vrFjD7PfRgx3qwMttLkCnAhdYeeUb6FUXWnIa7v8JCWw/Hn8avXj/j/eDBelk
vb2epVOxiT6oK6cd4t1yQnGwANAfdE0h8SuwA8UPGVx3PPNUYVwwaTvM8PDogBKYEyVOA24YquIj
oKrVxtvDVCbAHdHG35KmahWob1V0iJNzgPV4aBLqOuEeyFccSvASGscddrbpFKnimxKrkEzMydjE
3K36aaKnt2Al3oqX173owOG/8+Al6LPSH/kOjWNfClXeuR8eYvWUFRvBOFdMAeKXsUZkyUFdbJNj
j4Ax4CxkL5iHqFPZPOKTA1P3axEndQVGyglmg3jQA8UrPY+HE0LtCFmI5+YG/Sd0LaBcLtoteJrb
P58Hssejc0z7wazSY9bm+OmpB0OdpC0d6QX5meVlpEXtfq3f5iMB0mimXdkdlPq+Pc4l/pmgVjOF
xry55dwnLmSB4kXgpkPDbvb7US53R99WfJOVxktd7PPc4YevtksuyKqug7w0I/wttyHgkNDE+nKM
6P9lx0eu63AIsPjMmWnO+a+Ech9BtDCvqcw9DSDsNav5KoFXWVi8vorOtk7WlzCdduwTy9BWEyl6
N7J60O+34t+P23qc/Lkv+76DrSYTYBsGZgqXP7+qRWrl7K4KkVk17wsx5L7BObTOTWLTa4N1zvC2
FP6JKxf0+fiTkJj0r7h45Ti65omdB09mYZaxqqJoDGmlAP94bxjuCZmSG5bIVxRJlz1mZLGzJpUz
y39ShfUs8NifzBowIT49XKnUajWC7X9mLlszDyE4XAklsHFfcUhYKhqAHrUHXHSRMKhkY53QcHKb
6CTsawVxuMSfiE++0S/c/hOwN+v5Mn/SoXoMISgPyKq03S0Y8yEr/FHbWXj7hmuCnai6KjHFBO69
g+E4U/11Y6LzVHj7rynnuxv9XlRGi0k6TtDvbQ9IwREmuDr1aO0LxV/hI4zSlxVGY2G7zzwaq3IX
wVlD7BN7TVNNk2LP5bcPP3bu62ceDzJpR+sehkcgorEjzoIsQ8IJz7/yr9eZcRXtL324BqEGnzV/
7gaOyqeNm2O4ZDWHk6z5CBDZBQQmKTHSbUch4pKdTYJ878qyLlsIhjRJr5NdnFFn8aVY2MwX9Ino
a/wZknPvrfFARDFXvy1AbCpPofRbNPTLfYEWqXOaP8iOUJEpjUai6C+2eAmrHJPzm6fvoeE66OMY
Vw68olQJdRILZ+pJ21BkNBN5H5sYbyR/Dqzgf4GacvzXjtUlrfxKX8jK0gSPolD1kECwRXRFNTfO
zGSmTqCltirVHacpZ2OI8xi9/fpahv0A8VndAxfZ4RIcM0CaIn6M6e+TssFgY7T7y2Vb0JFcdTMb
8EBGiErQAKnjiuIz/TVkpgVrESBBLQYf8NY+7DK9zf7T6M5zo+fgGNVMmoaGamrwexK6uA+mii/B
e08gWUwuH2iNSNDsJ9XzajDKr4k6opIh+l7kE7s3uv6M6ULE8ztbDETAXmvo9EkrVjbhz4Q1q7Yg
RU8uwXDfTXwh/HO9oo6INilV5aABCNVL0d3kwocMG8hvtjADxjzIJNwzESLB5MMzU6Ey/ZOMXmnZ
zjGAlhZjp041Pq6htZPsjBPmtHIAdriY1DQQeMhwh1R38R00j27wiJ6K4WqFsFFtaMmippOWkLmx
A2XChI1PY82R4gmra2GiP4U/p5kDGcKeoICyweGZZz5WqNo6Q5s0DSmEcqxfxo4xZbC17hmNYELz
27zbW1WnlYsLpDzJnPfI/tgP+iaz2Hk3CyxClXgBPywWjQrmh1ceYEF3Sb4KqZsfNVXo47zS3PJ4
Ftxq/sgihaGcUd4trCf2D8dQThnuVzVLSHHYV0jJ97+BO5S9x/442kujC95mWXGw6YParBYyxKDN
OALRqYijIg+O+sYAKSsJ2TDI5zfEMrTkfKi8NxKK6zWbkgxz1k4gi8JdGTEh3RrUcLt8ZzrvY7pu
ubC3VB3Ln6orvqXDGmI2FpNv/h9mKVF5XXAvXJJFOoWRXIMn8xik5BkVm0VV+jbKExc1HFTqdbAC
zt/IfP12w60KvabwAyYzZyqgOEgBn3DV+OLewzXC6Mv5R+ZJA+9jgxFjS7FpNivGqRaeieJPUUxr
DaEg7HzBYHgQPmv6Drx5JdYUDk+FuFvRsc8mUK3A0l3yQdch5CYkZnI/uSSHplAkKdrfBlKbURYS
J5yu0IOE2/G6b6ajpGuztpc+KUdgUCUQA9V5/76OBbQFRD+DEO5w8DOYztxGloVhn85HM9Uwv3ih
GuS98dwqGbfqCt82pZCIe3//wm7NoYpdj7JvTm/caMeGPYiFOSDObb6fLer9yDGMnlYnJ15LEQO+
pclKk5fhgjUXqPaWr3U5cZCdmGzJCYYLJAq0g2knDeCoi53YjiWV3tvIMA8Nm9grYp6D5mKcgqG3
AWpnInBSIGiuaFPiP/dPPrA9Qn6Gp/GCXfoNcKMMwvrrxY9cR8oCJW6R8QePk8qbfysner+dnr2s
H2AdnknGPq2z+liucAN2EEgfolkLUGfcC8ylh0qPL50EWcdo6kdOC/KcEc3JcoQR+7skuiGW8RzO
pE1PW9v+9i/OL3vZNF8I1sVA+HeAPIepxj+FhhgGTsGIhy18NqYOqDj0M9lzYU05VNRNmLDvtVWd
wOpX1kxpiy4H4DQnu4HWVqdiuM2iCiE+9VS2yCrWGH+MfKr6M0TT8W2zJ9E4GjxxyyS+nMbvTFxG
IAfs4egOpytPDeWAjpGON3ABKZ5oyuVu5uxpBZCq2NIitSzjOFUmQdIaruY7qT5zWgZK5FKhpxlx
2XG784EPaHGLbl1rSsWa4YUxwED5wDnaOUFYH3JGyeycYU87bRdFbaBscNyWBhJr2/Tt/iiJJUDA
HN1yNw6Q72prymMn54jAxaOsF/iHfQ0oGdWg/RqMJBGdiUXGXO/9/YR/oTwZArEOkhF4bfea3V1Y
wC4zE+ksnC1pYaQnuHglu9bZTVeUseZ3yscKaW3/8oXUZDpVwTpjPNld2RSwOs+lv8XK7vi6r9g0
YahVfqgpj87SzLeL64jNfJHkupyC8V8rl1CqfryUoUt6hwM+mpGczwy+0r07jSdutTUriKoUYIIx
bJ7ulBtW64LHbuxElwDs/BldDT2UxZW3hfYC5kn0niCGvJWlk9kD/W4TuAlLuecq1KcB88Um/aab
oFp+zI2qF8ashZmGj1eTdvE2se2lfTx6yqpxxSpfEgQ39vddE9MoW5YoM0Z020ROwV0QeDcrDzf+
1IaOB+ZRRvyelStnGt/5fSKuuFwkSqS91C9UiHd/VCERldc8DJ8oqnQTfe5oRAnToe3fV3lT4X7Q
OhkHIxI9ntG9lJcLVBZlkoCbmttziuya2OZtZqXgmEyKPxIdZ0YHE1TFjT9tH4yob9V/0//1sBuW
UTY8djRpwwkahYxlZt6183H/0aMXm8efsnedOJwmN7YrzSJ9bKlXY989gk9wtIaB+xHVHzsA3SOu
xNBa+L0/3ACbFxzzp0G5I/sFXeuEkxH8PLEDMz5wtrdiSp6aUS+D0w5/3b4dT3P3/t40XhlgdwQ4
ZKUUObew7vi3oEVlxQ6q8WYniLCla63RAvdrbaB+yBejZrIaXj6TiYuktRvyd6yVWCxBB7BanaxF
WFuWkE5YzEKDrCHcD1doGJMPQdnQ1mqxRgel7REawCjE4HqH76chDRMeUaMfT0XCMiiIGc9JV6S6
fivKH5IwzUb/zTWBxxw0iKx6zM+hoqAYsHt+35QQ77kIaJUYF2//NpHNihBYIXbzEUdQz3PDNay7
js+XsqJ4X4u17fPoDgzvYR7EQEgdL0635Dk/w85vMMf6xJRWZv4mvQp1qu3z2VXbOkCBN5PH3OfY
fNXziPvJm1sMIzdX8LREJ7Lsh/shSTWcJoej2YMaD2X9G7Zw3eAi5M4ND/A94fSHtJ/Y9VPpZ4fz
kQBl1G+ou0OEEK2/pnp0+NJEXzes1ubENe55dtsHN92+Utxmv80Qj5vaCB/hUALBmIldRRxvpwGq
R583Fb3mYLYWwo4OqnJW4rt6xviiEtowqxqm22pfvR+rPvL+7cA1weeKrQEev5xiHyhpUhEixViL
YbtuhE8RuJXl3wduLOvCf7pEz4ffY4uFcWdTSiAHfSDEfVEAfWaTVn7U6rswwLCvO5HyAMc1uPGJ
2odtnq8on4WyGeXi+9YxTTCxt9/r0pgkLdNNdUUjBYssj+n2tiPDuq1XunSECM4+AKKqP2sSvQ3R
/c9Dgk0faGOPS8uwepCqKZXhN3anMGeATV78SA0LEMrRPrJdfd+5k+rbBooNjLEtcGcSR7tDULnZ
VE5xBzohJ3WtWi4Mi49O20Bss7zKmD3FYkWuVuetdZ7MhrdsiPhxX+R9Ok69ntOP8/LWu19P/g+n
FjlENYrEj9rmkL8pVDMS/QKhnQzms0v5/aPK9UpobrGx1/ULAsz9davoSYYozu7q3fzgzWaYMuDo
fgCU3IiULT8rDBfVzV0bqfOY7uPRb1/Ufyb2OS8AkEBsOTnsQpJzqRoNyb7cLwJpkaxEv5kUo4w1
Qgs/snUZIei99jVX9G5bil0hmFwu/hMpC9DhjKQaQ6vgpe/QQ3RA8nbkxqeOdaSCqZOL02uFmIb3
1oYwlCkY+p6oSkFd/iNrbMjOEUJ3gsWBKPOrYhsO5znGo4D4spn6mw8YRl6RDgyjxb1uQmY/QPZ8
kXXBFyLHWoInW0Vs/seCRCBnAXgd4R4p0YjQv4wUzUp/oevNW/mZc0cERSGNrGJlTLlP39hJb92g
1UwsuZVrQfxbvUcj51Spo2aYlUT4oUAxt86F5JDfrsFDqCx5Gd00zZgPJ8Dj6LMgn+EHIlYJ/mci
pOWC22Vmw2FzxFYpE3vlOJ/7w8iiUpnrLV+1kQP2NfvKV4v+cAB+oakHJBmotjpHfwNNZcdffAfN
WVbsx8JG5IhuoZ6cR14UXAauz6NVYMenzN6HXwuZTcxUfYQlav6VlhfZjIw67rgS9wWtEUF81qz3
NV/tMwTk6YRQ+FKyOrsdEUuxtQFTca4AsT91GR8HYWjJPhVgFRyuji0Q2o4/3Mtx3TSNqmzQNeC6
Na0HgEtYOKoXndm2/EhMqWKRI1d882mEC6MtL+lT16suWZAwQFpU5xrxxA5s0b/DJjXe/oMX9GTS
WuFvuEGqmTwJFQQnjHQWfqD89TONgfDoTnGTTm7fIOs37HGH33Ve77MA4l7s83K4vUGO5b+frihR
u8MNcoy4DH/yWPdgyBbaUpKbYC57N4ffl+v0qy/cYUnKMX88XLLGg3IpFB1FWe1K+isw7Oup9B7H
NaXoaz7D4xI8zPH62jY6d3MQKcvDD22R6+MZvDYUj3t04SbJQp/uMOhmeJb39DwuBWM4gYlEXoeC
tv94S8Y148OhyaaORJN+QTCd4uU6fe3geXu+/DTe+xDKWbOt67VUbzxZHTfoVY/eQvLmbYMMuVye
XoDVdov1E1DsjyWYsjo79qSK4sCc5ss/UFS5LYx1rpQRfeRS8Y30Yi2TXFU9rAPhzNs5CY8FHe4L
M4wg7owO93oCbzYUsTSe4Gw7Do9Vj3cXquw0CPct8m7X4tOSIFIbuz4NEcHkIU36maEqg9ogTZEB
N8ia/dDGOa6RELaQ5mDvGGV7ajBzSuHCK1VddX3LhpcFyBHoaPl2pcn97KwmF7pK+yQPawBlvIlG
2DGZkC/1eHfOb2miuzuMaO+1fLGC5wbarBuv4RXiZOhlEAb7iJbWUW6cYF4X/EE9vogWUS9PjGw4
fcdiQub59Ul/jiOM2SuV7GvmBqnEXMDkaBuzh7kjQE+8R5MGV5uhtB9OS1r065l4lKl7hSArRYsz
kBvi6mhjZcUOE05y8WAgqTkxMqW2W/rVfZASTlTPMM/rNRpBP7VNwpBwzAwrMXM8Kpnti5G2e54I
fbFX89F2aHZDUsMtcy4MEfE5r2Thsk5j1CWvAlfLPr+yvMJ8FcP5YtCd9ER3bzmawFf7YWiSjxOS
5jaDlvLiiQ4rw/D0lwtLNaPRtZj0OwF4QP9mZUMnwycoTS2N1NySoKr0D8qYZIJmITtfWt27/iUX
W8xOPCKY8W3Vkb21+BKPTmMjtdTJk8LI7wuZ/G64ikJta8Syct1ScXTO7MmXUAxwRA7luP4/9Gsh
uf1jrtqNRcn8h6AFvlo4n9esepcvLB+RbxLziCwYyRbzor3tY+SeZhAH/UjGDFbdAWToevVvbkFj
qtTuqWZxOFRHyvoQDyc72hlkGdTQebOvVcGXdHMlpXz7jzPLpuH6Qf/519U/imKFdlf3r5f3oDkI
2nZ2rFuzwV/UY1c7ikHBkoUS7uPzaE40leoDfDGB8F9qziBDKa3j/wbQCclG5HNIAIaqFngJ6GsH
4u+ImqTf9ZOKKyr8sJdHQqEGC2e47r1u1TvHasuhjKBnCfNbg7fSb8bBLZzCjpcGwOpD9W9G9xHV
49F5CRTueyIx/uk6OnsxkRtPuawQruNXofaVKvRvcpUy38J4/43Do4Ocp4tAsQIHJl9cQ5fnkZUp
WjMJWOSD6nSxC5gbOmQ1SwA1O6dOGxFFRAsjIqbkNDieHwKW1LMu/jJYIwOfXMdUNQPhmND0wVBf
fUR3PDxVJR0HrWcCEdkEbTl6O5E4ATSHZMMUzMO9xaJ5VWhRd49AqkrxtJIu406hWE670ebtert8
KkkZccKUTAHQumGr7jTnHKmKwKzVrYF36jwR9NQMCqKSRKRf33//c4ndYx5zuGtYfn6VeYUW6MWW
9bGGFduuFDOUhAcb/UuSB0Lzhsy02QZYeZUd2QSvQkrIXSgwYkqZpwBScYH1SlF9vLbQJxc7B9Bn
WS3MzWs4cDCfO5GnfSHqpXn0VdW0XYn38yeX4QllEEJNjQRrmFYxOIMkTcycwQrsqc9pzBTnmtGn
tow8D05IGsGibpYxzxTOkEdsejgm1phMngaLJ864OPpclRT5HAdo9SOxTjruG9xQF1wC9T59TPuj
czaTZmCQqC0t/06aIlV/0M5kZUaZnKG6xm4Sw99rQJVQqXQ4nS04oNU3MkPZZgxE+qj3fQQpJG/N
Oy8p5W2K4m8Q4iQR3M6/zkBybE0+h/514BPtFm2hx63i4tQU0rS8ITDpdAVjxMkcw21eddNc9Wma
FTFZe93WI4sj3tGlBZ9Ir3YqY6/94rohRVqhBC653rMyqHCKwBac1yKWM35ZzagCTwVUaVUssvUd
+Qs2RWvugTjrKCeNjKIByeeV6Q4+KsqGJR9erfmE1GsJgQBY41k3Lf6tXPgEU07dpuvEaUI3u/9b
OgtyUoP918FU7RFsXKeq7InUQUJNjFEDPl4M4Z+6y9SOVXKAa/mPdrAURkzakMzgR69seXNGcoM4
5eKZtv+uRmnGJKdlkpd560AoC3ytAu8xaLo/Ai1Ehu2eAScou/kFA9fzrNsPaX04NI6hvlKkDl8G
TYNqADkdjIC1s4c72zYm2RXnyWJA6yup/Lm8OzUxrpxQ0P6cjsZZcTTRA8NK054eSlbVWMCnlU4a
mUwrRGvfpKabmOcJJd1Rm115wXOV9MrC2f9k1szv6m5SxyNssGgA4IJxmKjScq6n+qG2wfkPsPL2
1plvkVmXySrXjJpbS7F3yL6nhuvG8HjD9BaG+hLjKCEwyB61p7EFIUD0DCCVFAo7sa/Iu8cItIu9
Jgd/jZDxreY6LrYTHFQ8bm2rLGGqG9GymPANlfKKeZ5OyTb3jNfQwA3i3oTV90GLORDQshE1xHOw
4TgsM2+gPCfKvWuCSt71QZMGQD5xtAZHSYGqoh8eTfhKx/3ut+sFeurJIxfTuD7bH4tbZxaewAwR
iSX8bbXBIMaOwt7OWI6w+/k1CQWQQEUScexm7G43u0sYIUBtFTbK0Il3LCnw97YmxwKL5LQKaV/p
e/qx+jKn7R7SubbID7fg/IfiVWtoMmJsm3NZ0ItvBx8qwlyMInKJwQ9khzSa0ypQEsNZQ7nxGaQ3
lIB0gH+5t3X4mq3Jfiv8w3fh27UMsb49tFuIKENELb+NSO/A8xLZaKO8s3NGW8fzPJc80W9uJdN2
ozObLMV9zZo5RWMaKPmuhtQsYSVpSKwzmLoBuxAY4rlHjWjVddS1NffbN7exnMeF0V04DzZ0NrlV
wRKhVOE9Ua/44nVrLz/LiSCzy0ydfOLR4jzTojvHkeD8kTh/PxJJ3vFqduUW7aAuziGAVRSTXGQD
jGceSMHlv/be6Ri8astWuWP9c4+ieVePyrBGrOrHrqNufqRMa8bmwWG3eeDDznknA+S3h+8QPI1e
PwHNeNzyy4RFRdjBFF2rtX4qEbxw+ONXxBNs5tfxMr2MkizER4UHVVAx/2P4wdGnRCjyjYeYmKYg
6ym9eLgt+GOUvyTrHk3prc52QQVi5vinwca/99Vm5Dp86LQ2GZs0CCeJYw87LzN1Sv8pp61ypC76
GySzKMtIdOP1VyeJAnOBUnlY7mo055XGaBV0RRgjSfjzoGjrXJPqh/FmfKYC7tGcByA+yb1hDAWN
yH2OaifaJdGYbsVnmH887a0KSIEqZVaDROd1lTmi0OjfLaqND4Rf+rYTdh+R7kL5pqnp9/5PEXVg
8MuOVGY3hq8PYOodUwGSbdTf+yDW2ylGPgS0RZxGE0i0kkNPJPKTypbvuVMxHIQ9cgtTnZXaplYn
099K+ucn0c604V5062ytj2dnRsZ9YVT8lq8q8yZ/Cx8OyYuLq5S+2bsQz4Q7n5MlNE17rGwPwGtH
IOM+ZRNuvRx/rMkZZwMUW0zIHyddk14Pw3ZyWPyrFv4YcR6WNxOGezokNpoJgv6Wse0DcBCRoyrP
LlUWZb1Sm9BbQRD4KoMKJGmv4mwAhsrvnB/tL+ILtjlvozHTXXZdDdlbyBA+NPgBUaAioRnirVHS
fPocPklaBme1E+nDTm4wDbLpxIpfn8nZ75RZCWhwpl7sVOlIrKv76XuzWBDK55PZDHvVg2jPK5W6
DmTXVyyTX7rndx0oVHcT48aKwe7NVDHvcZG0OK7uo84HujqvOCuOswxhhzh7+u5vGLHCBtaQu3PU
JWLoBLWdRaVxF5sBEQ3Etu56l/Nk3qAWYZ9aNfUw3PSOzpP47+qFUIuv2IhlcQzCx8DdnxJWmybX
1JiADY3k6LwnVYr/0u802R+9nUimoSeYyf3iYSqP5EnIcWfk1snhH5i1tz2rPYO5lPj0JXNF4ctp
4QCf20hd42ZUPBNu0MmZqnEhXNHZDAz2hurN3fpW92dL9WQnATi5JEZIQlQywTlbPp8n27j8k8RZ
x6BV2W5Is6PyRW3z8eKNLKITFXqd7wb1yjj1/q95I32j3NTSVJbE4gSDT2dBY0azFVPqTHaBnUo1
zXe8h+MB9RVU7TTKzqpppj6A91V/+d54rwUOhgH+1zTZlYh53sKZDSzbgfflZoJE/9mTnBV+4S/Z
U1HSngTpKAvRoogRdH1Vtn4hyFNvV/COE4lddOJJMOmCoqLuJ87v1UdiJ1z9FYBLI4BCFkl8BgFp
uQuWWiC8PjMrd5+MiEPjndMH959vtgLyv9ArqLu9P/hAU6o3ATFyoW+CxrEceWbiZSQCOHYCRAuN
mcv8h/5DM0KoPyv4kwyBS7ML+byn5Lqmp/1satLoEwDhBXygFZ2NQehVUuKrg16MeM18xjfMDYJE
e0siWBFPwBNvFpOXnJGnzLR3v3vo7cQlB+ZnPkQZ6okwhUbD9r1V0MmQFz9r0A4Mkir2LyTg+dur
RRh3hYPZQHwAe2nm2LaELh6jgPsQRwfosZAulKkg7gSSITT4XdWlWq70PpkR6nd+XgVx37IMG5fV
hKkpJ696eWeSlvQgU+tnT0LiDBB4iLY8A5oAfPmviR8xEGHBi457eYL9mgrOGtVnDkhtRZdM5yRc
WPfVhmdxFZNOmGyzrmRxkLoAgESsrqvnbweAD0WvS5LWT0td7h/21ani5fWZpdmasoWLjZGjlFi2
fJTkQfM1RpO1X/HoqZZ8+7yOW9bddrp6Yx+Z87gRXvPZkej+wlXP/2kUY7dT4NaWbzizuhFLyWvJ
ZzJANpUjG5dJgD2yz8nKWLLQaNWlOsuljEEpz2LDA8hGiWPUyPUwgkUcuh4YBkq4rskO50/y/H6G
ahI09PqVqspGl80Xjaop59Mtvdm6o8TO0mOIA6Udaof5lVUbbJHDxHN21+1dxBqpX1l/8I+/e9iT
GoA/7xratFhTjRvY3ddqJGGKSNCkXklopt6+rqjgdqeE+8dFOBUodkD1CKhgI4hUq3A5jnGA9CiS
MriHXzRbqU4taaXeWyZC+M2S4BLAdBv6XmWMVYsg49PntB3zfgy8pVyxJq90MLVGts/CITP47J2V
RjsdT66xyEQwYj9gjPX4/a3UjD2Og8evoinJQObr5X+/Bq2ObLjq5AFGDngtNHzFVDmkAjbfB/1G
4FKsbP/vRNAlCQiOOsnEHwe+NIdKaBflecWIM15cvnB9o4C1Q1OdwA5fjpzLP6Sv1/WVIup3QC2/
pEpNTejNWm0f4junls2W2TGHm7bqiETt4GuxKpzXedvrvKaP2KlxlhYGo52Z8vTtkMvk44+pWglt
QqLw6aBIcLvLEm/G9Q5IgfiVfS7Xd3eTUbCXZWkJ6LK21pNY/nTsNvUcy9KG7J69TbKaEstEY24g
OvqameFmUIcEmw0S8lVtCxvHxv5WxekVdklBZ1E5M6jWh2aEgX3EZiBiRFF7AJyx/YwM1AcM0cZf
pD5+07rNvCibXpDUELbn644qEAYGQ5g5X8bwm4JuAb1HxBQjYK9bQWOgFLIo6dqhqUllk7ch8FrB
BRvwjGP90+tFJcshIJ0XhtYs//GG0Bn1l/xlMfx2EzHMNfQ7XKF1Os2cC39djf2/TTnqt4yavIKp
ekvuMPb9uq66N5MjoZAWFzom0BkbkFbUIwhmRMTBYo094mXbS1a3GqzWq8iwZ87/jczUcXOir6T5
0MEMwL895dKxQBg4OM4JtOcY5E3B18GgQ1ubfUAqNVCD+E4vH26UZhTSwu3VCpA8j04qVvTdim30
gbynm3pehm+Dirx935trGcr7p1obLpdxRRD+4CEWMtEmAVA+6O09O502ijpgs2TtLGMn1I/+l5Kj
8iuEzKoIw6d77REAkrm01h/zX60QqgcztjytpVAnJpFQMQ56UXVZLgNDhU1jnX21XYogUMu+kV8n
qxSHLngRJ+V2fMmspd1T9cHC0gvAyERXIv6/43CD8ayKCvxyDkIbLVFcefJniuccpsbZ3uf7fFzR
E8MUU6r0U/E1FeKbprjuPc4WbXLRvm0yG0XobUQmZMiN+1X7bJOGlHpthCTkSFnEEvooqnybWXym
zHceLqe2bYplPsF1/FoQn2dBHAjREYfY+uaPxBghV5Z7A2N91ypGcu6BGpVPGKOtU5n1VtuqcqNj
bwN+SnrkdLHGg1Ea4ORCCspOkSW5MEq4SChTISl8W684vLKRKYZqsJGyEZMzkgi3T3Zu5OHWGsTQ
K7FKXEQNHxfQzI3/AWAA9F84AAULzAofKSzraazswp/Kkk7F1Fyrgcz/UO2gaEJaCEpp11fC77dk
ty8y2LSCK5xIPZ5uzXXFEOlpGVAIc7PZ7w5hiuskavcZXfpst941nlGhbLlkqmRum4i8uf9E6Wxh
Mp62tpAJh92trt2MWvqqIMeA7f+WDwXguv+VPlwt73Ko1Dbrlnj2JYa/uDxP4rUH13xF8lw1nbhH
+5NqAQV0DgjziKcQAslI/uQAVd4P9HN/gYQd4fv5L3vP8ngaaBN76BM4Qcf1tthuLX9hNQNYhWq0
I0QmjT6ynmDxbpC+uc0y4kFnhc89gtPgADrP89kcJCaqaLzv8lcx+z8NsgQNw+K6ROFMBclK/Gmv
hPyq5AE0HRzxTJ/iImitHFCJYQgrb7hDjUhfqC+aIXMlHj6kA8QnByolNQl36UIxqyLB9qXRYMts
pbohehhctSYSopq33XrNFQU1lzMls7yxINV4C9j/1HGdMN1iXZN+tTyA1xXeEtiMlPrJJM1GOFWI
2EBxdeOxKIah3fj7Gp9DlCtd+JiTN8hafX35Dql77XR10opBRx6qO47cw0cx3/6QZPgNckfeL/dJ
smaFvqlp3MfDXdRwAs4U/7CN546hwjp1ys8DwoVHRbHIDJ0D8bENWvmKdO6XTYA0x6ZQGkpfGUJE
/q8ooSjEWoTmVYWPDR7gGB2eWIf3EKctpj/COS5+m55FkpAtY+STklg0FK9LWL+x56IDqxIJFXTl
u1X1/HhcRCNI43dgTkhY7TQF382zQE4Bj00mXhmUAPYWOh2pgU8HQyCRd2qDBZih9ijX1BY4zF0m
K4gnCqWzGVA/f68oeGmQwoe2a+EsfRk+XmWbgoiuGBX0kS3n5J+8xMRH7Ken7TqKJWHqiuewEcOX
HbOICewKc5JTC1BaCYNNsghs4/MoXm7qwsrZtjj0sjQbYbEPGknEt4OKW3Y3RJ7zUHyAmtTDgX6w
NgeVdHC4yGDKRw9si3mchH+mc42B8Gw7q2l4wacpAY5O0nn3DVMGlSjpthevwAaQ5aBpH27YVkCF
ZyEzV3bhlKIOncu6/CR1NQt++HIjRmw2g6laj4NGk2FL1DPebuOpXbvjuDZyLakTaWseuioQnDY1
MJ57RSNhfgu7ap264xhkAAhzuzmdOQFKPTuGFtV1+vUJ8/g7vgP1OyZxh8MXUQfhPB6EZgvT2muF
mE/Uy/0eJXDuME5TkdQqiDCBKh/5hr2a9QTdCR2b8U8zJbU0BOfYOAn4+GRoD28A/zLn/umzOxEx
Jr6RFn7wOTSAvZtRRp+PSHO4cpVXFbSZXCGLGYde2DTHaO8v0m72drKq4FHC8qKfEXNq8VuaVfOL
7GEdu7cGfCgj7Q29zsPh60eXzp0mSnNt9NJgCCeYLkwsKgpjDzVaE+A1xYraK3d4UsAjqA7dvQyH
RCVqLpoTK2lKTCpZDCVlFm1QN7pJ5rIYQojXWeoFcUdfW6RuMsscSttDjWPLnQtyD6sAD+/Api9N
pU1FrEI/w/0TUf7XYOLeWQthRnKv+ByfNBX9PeLxGMWgHorglQ4gGuT5/wohbBu5/ZdKcO/3YQLr
uqlTkP6BY9jfJcTHRhXL5hJ3z3ZvUWF+lNYGVye15WdQz+r9Pjt7SFz6aM/SuUhsQ5qbZPxuVZ84
e8kPWfsGptHy1sHzh2yTO4F+8+m/sO9UHKEBW0Sw7p7vO+ceJY2CliaXcQnQ2sntNbCzguCkq0Fd
DICQkx1Yab6pBDWcYVj+x1ciquyzQp9rOBStQV+9QGJG95icSqEcqiOegXgJIbbvwTUZcAMBYMna
KxWy8mWffiOgTb9JXgZUbb/GbIgNFz8gspA2wuFrr2byvcxEcJN+QLO5gGvOcsC/4DQkoOvNKhR2
w5KX1LTeCwX99xsdt9aMBf3Xtdd13S2DQkZQWndiBpdZYzaNO6xlv+O3S+2939fYc3H57+2QDCev
GWDxyXR8Cd2TzCUSMgDgnyrBlTrFZvsLXDu1lYHABU0BxZBiZiJPV2T5CzvvOsV7K+gmgXiwLYPy
b/ZSjht3aDnIf3p2zHHeQg9H2UDH0QN3x9YrPHy3yZYlgLfZSDSnSqPAMHsz3QPnOnLiA3dlqaP4
lHfRcbD+gfM482zg9SEMij1au6VC7R93J7c3SM0QiuIEfceyJYRCZQBR8mRltSvyaa7fyO/OPEB3
TqUXq5II+tGQRPEAmLet8Ig/ubGDoKjJYLlad13vHK1WC3qv2zcShvnLsc9S/NyGjin999gd3o9x
Dbl/+NEwTYzavxozV01RoAqLtgONf8j3QF6zHdvTlD6AUwjtMaqFZtVtvX1WnS5Z60ITZpfobA9g
cfz9grN7eax6ibCa7kUmmx9a8t8m12FahJXLLEsEoKL7K5MsXwK7XKAiYUkQ/onaeCBHZUBfOwpy
rRlM5GFYW986UUIQ+SpnKHI3VmhDgJGlOd0bRljP3jgwVPHmj6iL5nbEpbCcQm6ao6LDGDzpwkN6
zLuDCMzt9k4lQrmuwrvPeIuCwxe5+n2pLSGcPdz2Fgyttz6UGH5xc+3pnexkcu1uYSMWQNaTA2ZI
qL7GgjT5xzP+yn28uATOYRmy8Pw/dyLzBMtp2lZUZNsYwF5bbxb6zhayHo6QcMxBcOZ5FadVHW0/
r+b9TxsRLCpb1Wl1WwzjttXF0UvweOse4aRLJUKCBC9MJezxJORHsk8R9PeawP1V2h66yxdRYtqV
kNY8q8CWqIaNT19/dWVKwMrBHVFIRhXyPaaQ9+tzGrEHC44OWF3yKHePpiJMzPXfi0uphjgmI6tX
vvMLO2RNHBTZqgz2lxOMLdPph3eyXVLErDOtk0iuBTG4T1G32xxY/xKu/DEa+ov7SvDbinc4ziVV
FqF2AcBOmOKqeQDgV3TEZ6I8gRz0zV73xgnw7AGUyidqd4iF+LRcL95k2E4e2ZxMN0eQ1/ELv/EB
Odbftlv8Efeu8HZ+OYyeTY1pPbNe8V1n5lvyfH/ncRh8WvUWu4qKPHnCwh69wlqRo8cncxHkntsC
pNLPiXfsxsqw8ay/9Lg07EAbHx3lw07vQ1VfFw0m202Lhqp5F3PM1d956MINcWlpWoo5dcQoSj+a
7A5062Y1aLFFFO8dBXj2XaHnkUt5UBBEYGohnMJmmpM+QkZa+T3CeDXFEqqyoe9daXOuGcw+8sJk
ZNZgNr3kNHhmioVMKRo8+9dI7ASH7HNwqvNRDnEy/FuhnnRMRwlCrLmc+TGiDKHdpB5mKpsYCAkw
ztM8V4q8a6Bl2KsxO/Jb8peLxrYOEw9r37D4iBjYctvvpRrY/RJue/FVCQxF8W0R+8xCoVH4B4yO
3ToL289nppaE66klNFDvKK4umaJ+N8LTQCaS97bjYQw7/rZzCkdz0elZ4BPVZQbr/QGWcHucutM7
mTr8roYIA+8sHaxu0FrzPHqTExBNM0vks9FtE3onV6+hTwOIIlVUwbtnhHljFSPyLGETDfZK7ujQ
craXqV09KIuKv+pP49SppAqP7+MZTtQ4zKOrwssyTxD+jw5OKiO7SycbONr5dkH7QaMf9+CyWLUw
fkuGaPYFaHH2txR0gXnwV4waHddg+c329yUbC+QkKUqpegdPw18j1Ka3WMDJ6CRnkanARbyd1u6q
xYh4tcmncaUEZ7LVGaF+ZlTUC5qd2z3mVChuCtCIQias+b2GAjFSW/6Ye0dKuhv0E/55aYZEPSaM
4lG/YOmRgrwFbXRRD0Wm/569ljUrAqhLLwONI6QyOjhi7XrmgRrWHIUFrh5ecTbxJK86bJ6bvoTS
NY797kxkCEUQcryqla4MMtmLqiHhhQODJN8Wsm1xxvYoXqVWvRN3GVXfEhJhGTrOrXm9I7ECFwwk
iz3gaGjpvgTvP6wrWDZUY/sLYCvZJJIfcSivGushpuTSKxO2XcX6H3uLtx6IUulPSMYRTPeiDqCE
cWh4wrUi2SFikdnpd/blSWGvvoUmYBx5coxepmOuGzrUfM8Krx9FsfGtmj+DWEua4XoMTTHv8KZc
NWrN3dgY9Yg8ws5agJLiPMkFF9x7xU+WiqhqPobbMoi5bUTZKXmq/u4EShrCLRI7aa6AWKiVMDGr
cN7Z/SisYobpuXg6GT02YyGeR0heR0b+v9o2MXfVFw2ixWga4FNvLk1U5lCdIaL9tWlmw+xWJFgh
EjotKYH2zyPXDh06zf5mAP/S0Z/fK04p1g5ILxW3v4OJ3VKPv5jlmGdjdHt7QvHJR7tJAycCK10W
ubjHKlYlvckfDE1qKKqlvuqmbglM/MnXr0e4hvWPOiJQhP0XkAiRQttknnzE4m0Ux3kxJzy+JAVb
C8oXwDW7oK9jVbXxdtP+Bo9og/bD/0Y7f8wFjfzB8LZzBk5Krs5QXUrB7JAQRFqhywVar36M0++P
clZ6m1EHPosPeef6C4srUhUUk44C01kFuqKWqiJ5WA7n2GkfiWgsbz9VXh3WtakMgPm/OJ/vRty5
djT1dMdscPHsUm+rNmvc2dUe6UBe55cDfF3lRsmxXvdjBeTS6VMclPsbFkC2TV45YXtlhmDckQef
mrgwDCxn93AJYAuYJLdZY0CByMU19Jg+VrhZGYnJWSCjgrBNb/hRiyHOUTkWYGC/pVuOl0B9vnOk
DalwWHc5yC5Ej/Zqjwe0z3G+MCZ2cJb2gWPaPpRQiDAKpUbLWJaG1QnGtV1Ft9XSvWFRGPiBRrKC
lR+ctg3meWLL9ts+yMznkQoob5P3SHZHda8rJ1ZerTPt1mHXCQ+HTQQK8+RUFeJRCm8W+FuY/foQ
283wQjRjr0ilaTO12u5VIMGReVmK2EN4PIyalIiJqkDnTYHVIV6vin7cQq6oL0WYKu1I0F0AT31u
CnVguhcLGiV7Q6gRgZBBsdM8BOubjCocyn5CXHmcGa5jLUDI6B2Oc/TLeVaOXypUstA/kyK+Vwxs
e0jrHXuLi3XLpiSK0kzb9zdXBckYlxP1mu3aeV2sHmU/faJ2OUv6ZywvIHv4pG/iIGXKXKdH9kR+
7G0KWT0V00T/G8MmvXMdK4QfIwzeTACiLX3o2cOBs5h5DaE/c3J8FNRdI9KAxQwKX8/d2RrADGOU
Ke+6mJrr/Tp4+plpXmL0lfsIM6TrIXduHzX47iXSKSCc/DQtCIUSuhEkYhzltV74AzigqD6jb3Vq
eUZfwdSEtJUsD1FHuIXe9u+/xfe5RKF2NHp23rFHs+r/0cSbMjF/8oBQWkBXkaM+K1qEjdjNtMkj
m4qIToS3QDIkUby3V4sxK9N8FN9cEvN9nHH3dkqQ36XogLGr2nEQxseJjLYNMLkREXjD/VfJCbNj
JzFvKdfVs9bUJSQRj1V0xxY+kqjrMgqOaQI5vTitLVzGWUonPws87xS2V6YXnA1zU0xrVFMAebI4
qcKVKLfP6ZNWSJO7wRvNS3/dnMeWlJnQkpV/uL6OhdXr+egm2+39jOZ+dvZAycRsDgCbkB7LRQGF
FQ7WPKp2FWxXWD+J5n/2qVboRx69vFLXXFWrjoT1zexwY/YBe+NIS5mTkG0EoKdX+xxvENi7keuh
w+c1mpuURN7382ObUmcehAtTFBM1SFrJBXO+QbxBJ7K+xkTbKEa9ujt4MlXM1Yf14ysFjEd+e66l
gnlZqTyS/GKCwNhUl9k9oTMC2/IhA1Ax4z2+NhieEAquhfZi2xd3nYsIEdpZm2FadGyA6jacF6Pg
HNBjieM6Kjh+imxuVvHbY3wzxH5GAyhBnqETTOFHUExqKs8Z5V/sXElZuWLcxpEz0WRBWVTEWBQp
mueSAUzHvV4cYYgbuMIwyHB1Awg9pXAxnzvbNMLHA9ORkhfNtMq5uPu8QvSEmHyoqDFI/kInhB3Q
42YT0LfqC0VeZG3eYCa5Vw5gdahdc6g6wRo+wUJE88l9ZaI5Eaueb/2phyrS9ZjBIX4kh/NXVMpk
OmPevb944iv5anVZQPRYv3gnQC57FCjrYglVwzbKLCjJMRZ8f182GYv8fsZ8xdVNb7TA2hm6r9Qd
OCmRAzpA3Ni/gAAsa+g4V9X7DPax/YSS+U9Ev/d8dJOwnXeotQI5TY3YkgAkkOouKYJ2rwpaHR8e
FRnpn1AMzDZOp0d1EhmI0R5Q7xAk4Qts48TKO9ngL1dLf6/6DbdcPW4pNhDxAvt0V8EZudEP8bJq
DEMGUagsE21AZiCNnXqpWKyh8UF+t5INaGPOzzef6Y1gEUO7PVvYu3JX/0juNWOtT27dfUsiT0Fn
f2mnFv/IwylrCoJ5JSjg8Fmh4T6XZFN8mRN83kyJsFEp1987MRknf50+q0WEFtTG5Rz6jYA/OUqW
iN4b/CnQLjLQzzhk6G7eJ98/QmWYiL3LI2EsZYYveEjPlvMVnjbphTxMHTgl49/HrEHe4Rcqy6ak
Pr477sYNV1dUEYdiVtjkN+a3Lky/WRHwMJ1aky4LwRcJDqWrCX8cqLFj0+nzRdBOeXR03F1BcQsD
uHiJAQhzEESIDbcXFYNbFpVoZr4QKJHLAd/ACxHT9uYnq5yCM9a/EYeHwa06pZTFGMSWHra2+TnN
FX5TZKl2wsgsvzLp1TS0G1Nj4Va3JFHsujxaXAXQX/jv5r2hNI/dmLcIK7kH+2uU1TXFgT9jgxVZ
aUY51YRkFlfI3STIhLt9E82CLu0lKgjLsdraD9kVp67sq6pIdqUYrYxYYKm7w4Bc6hsxpn4aJPqT
npsm8BxPZGF8PxrvGxwmEK9YWbv/nJDcBPK4CyPCTVNWqSG0yhbAkxiJdAk+rikiFULUfNTWbKMM
WQwf4pzGwBTDjGH5hBdgU7Qg3NHC5lplyW2VE6bWPw7nCCjDLLSgC6BEmz/RV/SW6SN+hTpbnLrG
RNgp/t8gHnE3WtzSe59pXOFmvZUojqKWQi5PV9n+zMXSGEil+Kyoibj5ji99FmdGjebhOwa/oNjv
lF99jRjGEBNiWnSNE/fRr9OZxpJTncNikd4gd13HFiiL3CtTJ486V/0Mc//dHvCLRZt+rGpBwkjb
5E2fj3Y4m5DB+chovV1t7kxa+cR9t6ZlOA2ceI7hx27KQ+UAWQEF7/Lu784q8gK6XRv9uiFxGaX6
gaZ0lhWuRQu2elKtOyw/x/8eyDSWqq2QzxpABc1kKB7lEz61TkAWSKYIgmAzUUWU5OVvusswCJ6I
7X8C1MQ5+Z/BmnDBtun9b33pz8HCO2TwciD4KGs8aQgAA7bf919nbl1wC0hT1aNIDrs6rXbbJNRN
t05qnRiakN6yhhA/uvCnjkMVUSYNRc9DLbRoRH0O2jCIeagq+x9Zf67bJtm2ZyUKqitFBFWwJWNG
im2CJKMg6QYvZuhqdpBqQ4m39qzSI4FU9bYeCf8TforQvSCTeMFvbRIV2NNTwyjXKgZHrcgOaZop
ck0A7ajUewcABVJzuHm/DxTGVU+2VTe36+zqZe/8Y9rcO69A+ltGBh1Gq5aIP+ub5lzy8UDa8ZjE
uniO+OTtC2rIDNvHaxNOX0YwYvM9/Pf+tj+1+jMLz3wr1fG7wOV6uzui7JsAz5jPF/rz5xIw4++Z
Y7hayt3WTBHIo4dWTAD1S6Zj3L7APbCi+ETSJGqMduNvI4rR6QC7X8WF6+6VRlAtxBFSrpD1ngV1
diaczuyqm+oRUS+/sNGnK4cksNF0y3ZGDVqlseY8UlOqlnHl3dT1X5HAF00rMYtolppwxWSEFzEr
22nV7uQZ8KkW18C09ps08Dtu/j0QjLV0tHRNSjuv8eLwfk8ffmvzvFCMqgdCGo1nUgmR3/1moCvy
TldP5QGnI/JoPDbvRxH4F0+yTMpfhnW21QaVnaiR74O/VZ0kNqMYb6x0T/AH22xagQTvH+1+U1DD
oEoktNVrOxcTN98NRQbEKj6n4ZjQPkDKFcWbmBS2bd6DnhrT2jM4tw5M6evfDLUEJflwfHwtm3bs
upNWXPF2+TtjetLu3p6e4HUpdEodfNVr+zSc4LHQFvCsyYTCm+ZKmbe1HH9Zy53dC7mfcqxfxt/0
LgSNLhaK0d5lRSmNhzhiojlzafBOoqasNbd0HPYXkRTrVizVuGihOccyYmWQOxWkFbi7kt5w/dhx
fr4y7oLrLIh3cCiWZzI5xmOXo9c7gPKDNKkSuvNcmd3z7GzxRJERHFRliTvPP6fNBZMTH5uTJBk6
RCjM/cT4mwe6Ce1B1cHF9rJXNWmPITbp1ol9fxf0nTpVGDJW1HomzQ+2UmDKZqo/NdomKX3Y6DxR
wQleGBlrgf8m5pLXUzEgNG8++xuH9/wvcQStYVz43jJ9uf46tBV2oP7Nag6ILJVGiTPaC+c6Cf8C
qGhdPDufI9/7BvsTcyNNIX/k3vBt9OCFbGXq3eGJGhhQqUmHSheDxZ/J42A8iKBH/wm8RqrTkCSQ
g7Z0VyFQSFlwKnybIvAlXgyZjtc0D8aYVNJcC4xp32zJZdUSQGQ8NkLX8tT6MrDPS5uKih0KAJJU
tMMLUyspRD0wpoGqPvJ9bMEQv44hWbyPTpwq8Ep60IbxoncD+42/PgTFBFSzfjZBHvRKmdx1sIjZ
6NeJr85iTQufEmqNeElLFtHVNfSxSwEI7d6XdGzJWHzIzCHoVetXU9oC5/pmyEVqr4d/13LnxzsL
7aCLhJvzeukxRu0zdCRmKxnYbVUyxP3MZKS7fJ27g208ri2IvqvFuscVtN57Bs77MtNfLcuR6w65
Hp/24891xDptqJzhlJuIUNgol22aoq2XXPho0T+pqoTpuL3aPOkmiiBa5RX/NpEE+k3M4Yxkmvg0
BCYwK9IssQsv1PLwsBRtOToT/zqz/IYNflpwVjS9RyrF4ld/2h1THFzzonpvGjIWegVgz3zc1htO
0jRNEVUqzllO/pPyYS1D+kxssmdSshRggAyRZF/iut7uAYQPbOrW88aJQKXiz97hm4r37YgsfcUb
IF29YzB4ric8fV1j8h0xm24pE8w2l8RmrflhquxxurH48cEhndr/qbWHtdZGv8UcdZfCS4ES7Vs6
bHBQp/u+dpejqSNuRnlf0J0JVGotU4MMUlNW8tQh6dFT/SiU/GNeyD+ODtB5vWNd5+5hD3222iMs
/rVG6Ff+eR6RU8qP8sBEVDbrYiBLVO7qkoMTiM8TjdlZNnwD5v43hgDz+/fLYfonlWSV+aUB48Qk
QT1D+RItPPC5SJdOi0/28IkIuG//sthloz73H1+xdQRKLB8bVWjJK1PusR5bCwfm8PwGkVYZuUPQ
VsLtFJFbrdUie1xNXlla6JJbuZHnoZwjYzy11GwyV4Z0GdHq0uvJakxlRobWXOII7Y2IJo2NEUPJ
eMpSZv7NWiCY6jnNU9LQ+7S5QWxHio+tKEBT/lAx45dA++4kQlx1FonEVi7+1m8sQRy48HTeLaX7
J8zmur2dfOdAeEyaT/RqduZCaKr8Tzhl9wm5ooYififfxqcu2uJAHShVi2x85IYcpoz/yjjBH5oW
7kdTBfYTnUhsFi+//cFmTsEShOFq95/TDQmNX+xlqA9EMoEM5+JEYWtwDF/LsgdcgxjyQ11tTFNB
7UnYmgoHYIjgjTZqoFtPNX3GveDHfRjPdih1q5CGZe41tzQ9NLwfGxwoiO7teZI/BoQ3/I1312QY
13NLDp8NSnzAcz+EPP+NtcqDm3w7c78kTmI6bIKzQzDEiNcEIFO7AmT/2voK39bfy9FEwBrO1Sv+
OFgsaua5O17hTBmHSD6m/wkLfH9yn5UNDj2n2mhf4BvRfZXHzoJ/wqUMJV9RY2gdbQrRj/h5a9Yj
u23S7eFPzN0UCyC2VxyVl5nERIGVPpJZTQ3DkjVqJzk803opNfkwKKfEqR9h6fyfLk0i5EEvbav0
wiMp/Q+WhWd2SiYvXkgk9mkc0Li0RJstOR/xSdyxgfIOXakLpJm868wCruDFxXkDd3eEAl5rx0N4
BhMCF8oh2CL63Cuvf6pqCMvqSyCMLn/PWEtxn1msp6gR0GSYIVIpAVb3ZMYtZtsDoX4TQ3k9uFNf
agfWXfqiag0DDELZNI/v/M+hAwoAW6Mu2Nq35RQBKWpjUHU5TRHKrKxBZnlF79qheV/dje1zfjWN
eNZnam6iXj2KJeOvLpvU5iUNLPxFNAvXT+cK1en3T3QjQ6wcarOj/AmJtarkQuI0zO6sCEA81YAp
enL4iw2at01NS72jhLVhmojT6GSRaujxoLGIfj8y3TkEbUQbBx8bnHopNOWdED5ZkB9v6/KXMsA0
qph4W9s5ilGg/0Rj2kl5as9E7wbAUTFOMdSZsQ8zMHUAC+nIXxasNWWOMityDjUmyjwJmDpsQGJE
Nl0i9GUhWqshZ9QGeRMpOFuaVHOj0qGCQbsLKz79SBfFQX+PrxAMsi7LI1CtKHcEyutz2aUMYOXu
UGScVTDqYJNM9RMdsZEQTMLtS5KW5pnKGwIbeBfZeCczSK+rY9mGn+1XnMOWGBm0sVpp0K55XAzs
VHFFW6RHXMZmBuKOA2nfZEwMHDdWXzjglExrNB3rIY+E81mu1Vom1qbIE5yJgr1/5PQrs+FIgWCo
FIBZncWTKNC57FKGBDjnN3VO16QkAJG11vGVA23EMI0z4KhJhVfKfTB3m5aYi5ljz2GlaL6JH5AQ
xHehJAtYmBBkPihL1ZhAGkkGEN8iAujDXdQj0zRTNaMgSsZOS1fs3qbQCds0Ajjc3FwujY7bEcDa
xeo5dwQrhvxNaUkctLx/by9UQkdZOZcfu7gMeIy+QH5PxgjTM3fRZbCKrxwcjaNXoqA4zaE41KY0
rBfPYPOySZlHtvfGSfCl2awdivWKb/4EjMipBiKxN97xROtOwZIyqqjxY0MSaqCWX0yGmyFzGyCR
b6nK0KqywfZvf2WDzejIKY6GhYT5G+vb3MjrthSTTrfK/kRgCML89UtjOSFuBV2uzIkNS6WMJmiv
LMQp3YQXLzZmUjJ1dj1O+Ags9e5bCmM2jXn2xZr78APQ2PNCFQwbAQcpEzoPWZIJe5OE5L1beyal
ndyNkx/dIRXEITDLQlGt/mUiH9Kvtc/zZYh6C6V0y6eWDRC9ENwQbs88Kl/N/YHEEAdfNnNjZkqV
zEiYFCicOvisrn+iwDs3QHKVbqHHgRw3fa5Bo/pnHkJZN9IzWeyHblJ1BL4XgOsVApzqfE+oFV/Q
Wbd/VHjWmLbfLiKZYbAJoO0eFtyN2aLg6M1zKO/+7mixT09o7JXT+74xV2n7rUOrtdddt13CkFI7
Qau8k8xc/N3HTR2N8rP8hhUaCH5oD1UTd3/SWUwhw3zrSjXTaNxB92HRVt6HQhIbPQLGRd6Bq3jL
ATdi/RlcFBcnulSMmYh45Kf34YgKglbWft5pTb0KMMu1rcSIig5npHWOBuMLKFwGnrGYTj/0u3cs
+SPXnkQFnuxVCUOI/BgO4pX5VwA3CNbLlUiW59F2CtyFKuJI3dJjD8cfu+k1nBZneh5Z/esrS1PK
Z5ZASpHYdlftHE3HvsNxiuBRyNCLa+7wU/Hf34ILHw52PfYXI4iMbNNbwi6KYmqe/8sHodRI3ua4
4DXbn5h1n+0lKRIk1GpN80D1VY0FKQGcRUBxOOLaRIrY4KZolFaSV7ZXNQBRtvo+O6XYF2nSsvsn
jwAxIuCV12X0a7Fzxllg3dSyVQqcq5mjDSVQLxPfLyZNN5ub0pbYAlAh/M+yWuLFhqsvggKzt/PK
QcQ2bPjyVbiqXzApXl/IZVnjgkkdL7OQqypF5h4knGE0ZT8TwP2vJu/aToPXvQr+vLSM2Qj1cv4q
uWpX4SW1yMyK6qIvpIS2wwVhWSDudW3qYKXoH0zNpPNgT2NlppSIzMjJx6tDziaLVVlAaTuD0y5R
RFGIfsB8GqTvsulAFFTh418mjSdKnmS1JHu/hrVLLOFAlxUfr38wr5IN/7yQzjYHT8mgMbOV+svF
s0KiSCEu7BbPJVKMd6NOMce0XwMu09F6of2gtb5nLdRiw5/31TdlDQsqP61mELbYlJEk5QwiPIO5
66azofXzqYrWQAuQTSvMc//b3wai35M/B9wXwrdu0sKfDOSdociV7nKxK1sQwetJ99q0+xDFt1xu
VQxdM9nCydpkLYzhHukC73vIShIIvpTYOYObsBDl58QQ8U3pHIYprQES6A6WXaICSM0SfKNJAaW2
IxfEsXWVbljn2BHSbivTDnpEIDTE3tLA0tcleEhmIMLlumUwu7+9UtTOuSpZc7v8GD7MiaPDUAl9
SUKm3gK2PS6qDpXOeLXFDKMOAwssFNTU5TeqJfswIEYMDBkisyKp2e3jVybAQ+dTzQM2svKScw7f
EUUyG7wRmgr2lGub/tIbx0buGU/Ov8V/HJeT05N5qm3AUzzUOMu+UxhZ2pQRTg2o7WUux4AKMJ3y
Cqr7g6qaRcDA3oYjSfzMNmrI52Vx7tFttKDfMXx+cGSebI/CFnbE3RI4abXoQpFIdbsrPMj/VhVx
7w1nWGCRwXkZBjDAg6H2i39Bm37FPkcSg29Ok84/NFkLWfFD2LDMZiLDY08xMjBbvR11sHLNyBXH
ZHwChshRv3Y3yrdv5TPqgnk5BJWWDaRJa5swoyRzWIN1nksNlfu3dBUoTLueTDjrQ1hdSZJBPfql
38HCr55lSISqCrVKi1vI+i84Srks6Cu6JQ7C7lGiR2341VNayvgbkSRukjAPah0uGtK8L+3QQYXf
6Va8LiB6VJK5jhR/4dE1f/94TARHnlTpEyjtpyxJMT50svQC7zXZIavZRmrRxEIMl8zNTzZsupk9
oyp8ajbTd6xANkVjdrNI3NWC9XynVGONM+KEO0AW3hRvaEFw5DhqUvqWRyAUHNIZdMyyjIa9i++g
y6fErHIUC+tGM53pg9eW4VChEFfF/r6jqJSwVe2n0nfyhODbBWWuoQ/YrWWDvu/I6O/L1xevtvyi
sLJbtbIaE3OzurJoyS6Popj4PKhcfq4AMEWCvgUlFbArALjrNYOHH/s286iKUMOxM++yY4Lg2kNH
oSUuRfkyA0Js++5qmUOqtvdw0dI7eaqPrPt8YxDTsFQgr4ret4IfczaW7HCaw3bGtXocvu1ohUWj
d3YTruBRncXCmttB02mGYVx7ZL5zZ+IzyhKAzd0tfQs23nSUe1NlibDPXsJarAxuqkjzbT2rQOVb
lSzxrcUQvtkN2JU2espeVfWWj4Mj7DUXUz+69VHgpIoZOCTNZZ1SmDMX9KbX2DYHvKcEh5fc5dZY
BZYWMNpq5jLqur6mksQNputstHgcXiG88+3hcckMsEp8TvMBEBkzfQ1yL+cwPE7ISL4LUpVgqo2x
ir2fdaKiqq3LvMWb0rWD6lVN/nX8xFPkrIFE79twfEPCRLbgIZOOGIK34G7CP0EZCE5cUj2ECNAK
zDnYq3o39GPJ+SeP5YgahL7yW5AlR19PcDZ7rn96sjPUvuqa9IBUXQ2crtYByVlIYaXSVWpmwHGU
swgqJncC6RZssX9cKCWOUCcC2QSjM0vMK/oR3fn2lXlva9n8Wi6C+bPD3YITzWSHqPMcwdY0Jf6B
mJcgWeObcfjtatBQe/1/6pxWrtfoq68EEYu859ZJHVrYgwPLRXqET9yt+dCy8EiDuXj9tqmiVOTM
8KVlM1IvwneS/3H2+yftYMcUvRFP+51rBKtw6ipy/zkZnlY9I79qwLfbrlJ+Iihz4KAifeZZjzC4
UKGLLb1P1pS2g9TVZqYyAFvZ7v+3Ifgs3z880RpJ1m0q+2lYoUaQTJ4Q3tqCjgcy4Pm+DdDjUMkI
wmnzibIylZeZemzkxyq0hbpFbFtNez6xaiL+BxFXifqRRY3eIwk3W/tBjNXx6hR+8K8Fdv6alw3z
7WDyeCuXCVw1ZwzNqilc78Pl9YPoVxoOZcL/ctoCkrzivh+2MfLdcdZsMC9ePVYWal5tQEKputl2
RS88MdSDQHy5Fh9Mb8laclOrz0mp1KZP26/mGpUxBE3s2GyUhQ7CmWm8GORtOJTuUJpVcwWFg/9C
W6nsBUBPUDjN77HlFnJqiIgicD3e+YExk3wz7o4cIOjHeBsAUu4/A7CDZSzolPOjtbh+Jhg/HyDn
zQtao4OheN71zW3P4f4uITizxDLktLa/GQgWpMzyu8nz//UAhwbQHynanv9Xni5wD8Rf6mbMFA1+
0FEsK531qsWpDwuckyVLC4z5GCBY9PMNS9jsgb1AN4FxxfSO4I4dH+dqPHLERRgPToxez8G0noCA
Uv5b0DZ+fJaDjFz0m4jzzfHVACLXzO2zORtJoTVu20MCRRdAlZNv40jymzSENJIyWoWLNKO/osMX
bZCXRVAKZTubIhlEwn1fvRVNiU6CvjYP7glxPZf8OBV7PUfvPHXsze/BmDey/sLjg8wuGsYvQZXS
ceTL6MX25hThyjHaB5Gr3I5tIIHy9GGrkuJkKesZdxBgg5l95z2xZlDX8DOYWIBG/Q+1zYi1m+oZ
8USSEM1PkSBY7mqaqlBQv7sfKM2OaNIqqhNiVv0gKsFpQqhniWu4fNzaVRUFo/zjABAFQm1DwTRK
X8ZzFaHA1+jKWvmH7B4jU5HA4Jo2IQwtj3navKt68CC3N2wEI/Khk3BQvt/156vcKTxr0iqGdK9c
gNqAKaqJKa4Aj1JMrWGS2JFe5WTxdVU/eboTnp8gZEOecJFnL6sGnyLHtwvj2A796DwiKUPjlg65
hrwNhCS7cNcQA9nYNvDd3g3prh96yk5TPP98LkTz9SYaVCSAFg6QdVx09eMHsco8lUbcHN9sjZjS
kAhAZ95UGzXPxmvZQtkO+QKbvEUW3ZssBfoVViyvo+rBJP93ey19cA3LhhcQQYctrJNhbHOPPOlF
dap3xRKjqnL12seboYeOkDRH5RgHgzL9PLxD3Lx6R/g5RS4ab/URBMdmG2wEzL+s2QXGXwjGgG5n
qz4QK9Uq/jRsaA7kYkFNeKrj59p21A8KKSZXud+JOZ1AlcNLK5Rn8q4oCCCCaWmKwVQqXH3zRKv8
GMB/L7CEpMWMdEZUF5u6ualeb2g5e5yVCdMLww/5bPisunY/7Sbspw3L77jg5+FN+KD5iiOdc0sV
puuppVOx7vCHhYHpi1C30OyaBakwb68Z/MysgTULAD35AFNatlioo2+eAtnIelrhkO46jbjMZsu0
blFJoZ95tj/E4lExwmprxKqNY8IVXYyS5IiedI1oROlPuNP2rK/uKh44Dm/7mgLJG3kwgh6ypDhP
6zodL4wNRXGAHSzNavrGHBNKw5No4Xm5AbIp7Q+UWK8mgPKFxsyrKVbn/bfNJvFlwqxdFDdEn7ps
961BjC/IJbC2rojYucHhvvrWRGOJSABZwklX8Q/MmzgU3zabz+wH2ygQ5KXbeRgH9xNFduog5p9w
h1Cry1qDixqWM57d1i+3hwRyoMwtz9NWbcR6kzRKudiNyv2+kvIyl0+NWnbkou4vBRNecziMm22S
GdnO9nmCw6TZYYbD17c/WdpsZiYRcJgKOiOKjp7KBe9YEC7L8Y+WTiYLLMlel5uxTasXQrjFnB70
W8rQKz7IFLkcIFSPyBOyiKr+8bKHl9TCg5WEoN5OUxRi3igOQVvhybxNTrp6KEVKjSqKe+TMBZll
hyOTeZLFQ8ZPH8zETWhZ+v8bVt8xr+nTClgZFPjR0IsZP6jeNWkcZWgBbxhAeH7vlaKp0kdaq/Nk
U+H4j+1DRgHumCdC2YsVHASaNLUJzzI6Hk2ZEIVIgF/ZUxX60i5B9hhli6qbzZlK3V5k1tnz5H3X
oEqO9fwsULYw0Uu5aKPePZeJe9vtivt6QdDZl5EYX8kGTecjw7lGKM5/uEzghMdGkaAoiNTe4RND
W5jZglyPcZwZgFtqNuZvCRSDBI76RL32U737EIdHnp7EUG/wFBIDeh6FnUxoC8pKcedXIx2Qs3Z0
d32y8dpilzS7Qyuhi5G3IMbPiW8UatZbI41PJgNcoX13CE8dcSh5E8oPN/B82irbPUj2nheO+Pgw
9TY1kdPE6rcRlAlC3+6biXl0RHDwUrgmMZWzZyWFrVqGxmlahR/F7CJ9//87gf2idyz4/iozOHDq
Zd9fTqXL8d5aUcyJuXJRdPgFVQCOAfg5zt4ZCJEiBAWqGB+imJmrLQMseMyjZcll1yLR/jWIXstC
qt5Nc6zkpsjopHiB3JKK/RcGEEk7xNdKoxt+0+VUc9Qya30+5sbWHh+pTDe3dYxU2iq4OeZNZXg1
q1zZzFi7mvbsiAP9C9TyWKbUXLNdHNnPQ9EKi5AZIPmXfGbdJfb1n64N8BavnyBDhx7ABzeXfrNX
im6d9B3wQOkMEisMmaEqqExvlr1z9HywYSj4UOeJEuud8Nd0CT5SEe4xnghZ+rxORkbLsm9eEwCw
19TMNLGDu9gllW1rIuEaziQu3zAeTx1KEM4xVDTUjCsczww6LcqMgA3qBIxrCYXX24U9VWqKYSBl
m/CJp9D1IC5CZPqjJZ0Vojuj2Ppg4Tn3+wxuSxN27D57ZW9tUheZWASD2gFasm9Nmh40hFVQp6Rg
ZDIvilWq2xik+1PQyh4w01vXgkuZtlzHjEw3Ohr8KuO6VsOQC3aWd+ohpuKmHU/iT/zGlq66nQAo
m+BGj3PnI1GsCmIMDlJ+uJwnWTatxFeP6dA7nMmJ3AI/Q/2mK22wVcLK8X6evrThxEruBLO6FFvx
KANVe5UuSjbiukQMsg1CzpDPxn3vjaz41yD8L4uU2DOUg2mprJQazPVuNl8St1+TDCKewyclYBS7
ZYsMvWM4eWvBrRr1tc2u5lBst9vU+0E1ss0zUmJB0UuS2k83XY7m1wt1UClRvWA/plk3Shm4DjAm
5yH1aoS3m+AccYv65eALJ+Urfglcy1DWUhL5hSwkOdhxD1Cw/r+3xrQBKRs+Rv3jy2Td+U7Q+tRp
uvYi5AE5XfuJbJcDquQFbXsRgcsYkNwROKlmOhA8j4YY/O+RCsRGzM9csXc5i9dnAh4G+SzVMG+B
PrHA118slJbkpixer3yWSBbdXY13myymM09VChV6+AfStgcDZwqpfVpFp2iIJztE8b3F2X82ToZg
9UZXd6AqthVOiC8mjD/gfbNp+UfAAWYWC4YxBXkCUt9GigrXlGrJXdpwk9qzbyYXMgbdxxXCRc+U
nLy3Ms1IneGmN415tk4RgUl9EzgEyeM83JHcpyjpG2ss2nKJ3tmmENEXBZ2K8jpQO0VgZFu1qL+n
YNdeOSxk67WE6qal8ZeOdnCmLbO89mf9DWCbiagIHiWvMfButFhqT343FHsG0zmV/brY16sfL7iO
XFEa627Rhzsxq1eEeC3MEFqKm8iv7X3OVqVEcazEut7TwT87Y5n1WICUAGWwUnhbJ118OqcniMwN
Z+e2cCcCGTdCGjFWOdXN+ffOQA3h5mVJ3l8vQjBKAy/Zs5sY7lLRk/iOiZRnXAUPk+EPByeEcy3C
65e+iEc4hcnl7R0XAxT0aiTJlbQgKXyd6zRo1wclm4ZGueXSVUXfKFFgEQ7wwb4e5JdPY/C79ef6
haYezXEZeDyWwBOSjpxvbkugtrQx5+sSdTl494frlod8Q+IOmwfNIgYyp2UzWQ1V6COxmMFj6Hpq
kABWzFotvKdYFDUmjC7OdYAKx0D/J4pXpqpxMBhzUu9B6QcuY8bnvQKpHlEvQswxgCBZwyupoFry
MdPV+uQZYakPTX2jsaTBjxqVFineb+dUsXRmhJ5hmVlC7OdRe/6a9HQwigYElHv/jggOgPmBN7j+
9thTEyLnD6PmWWEKphC5LVqXFkjJCsUTaVXLLv0BmiR5agKCfFADehQdRSm52rvIZxDJnJ7ix/S2
mtkbWZj+3UGKBcgnc/drwtIZg+VeQntPPbtJOnN0kj3VxJeas2zgkFUtbkUsJycJUhR/3xpaAIa3
nMXTd6YFCoDlhVVPO3Lszi8m3bY1vzIS3K75HjMZl4lhEkXhY+lhxhcIkdsiZGc8S58hx4QiGR7y
Mq0rAaHypyF6SzwLtCkK2aU5WT4o8EHgWPt/M2uCYOtuH6S9EUsrfhZAjxdYheAswuJcgKC71PHU
vRsHM+FCWF2nhHbtQ0QtfAOUt6x0EPpDD8SBRaizRRwxEDVGd7jeTU84Ifa0dnivJrdJ0YQUd47X
fpcZT7qcIMqfNEuiPmgYutxvcYd8IqOTjUM5G8fhj1XUbJA7/uyVj80DRtLyTwXPvLjpai+7zNnN
MI7dGUlzzNrB5/jHu/+Wr3QGSFxv9nVF3QVr4parCvDR5vtgH/3GphbYGlP2OxdYAsDCDgBvfRtK
Js9Xh+D3b9/tdh+GxyaO7To9mDrx5lPXetCWu0YJ6sVQIzyPsy5Q+sXbzwcBWLOaiRcapNXJHYIF
AKJReFNicstzX1NiGnH6qKZ44VBoNJ471X02YSUpVlYkBA9W/eu6OsnzZIcWgGKeRt90zP9+5l2H
FC1E/hmHr34wZ7WcnsHyEuW2aDzO+mDlyROrCXmQjRWjtzA1RJqnQ4LkO4qOfPbEFZR6IkH412fQ
IWphBUTfD/eydN8q5mQD3gTtuPudXmJMTHRmi5/zjIrHp1aXhTpqyhmpMi5QhptUrRxsTxMKq9Z6
sr7tE9SYYUj7bKR05Z+6Ii4YFs+asbL4KYwglT8zphxwJE3ij6oWoV+cqyuUyvPjVXrXiox2JUc9
4aQETrkwLxrXLyzwJReEoxu/kIWqrO8jug5IYglrgY/EYzIDvD3wQcO/orjoXRVf8G2XUmR8Xgrg
bJDHi+DQiORw+cHDEUUirCIIKS/xxuwFZMKH6VfquvoEfPisQDZS9oph3J0Ry8fJn29h6i+a/JZt
sAz+Evt7rU0LkchVKpqaRPE/1qZJwWIcUXxWD1oWaD9Wrkrz1fVdcmZw7DcLkOzolfjen/nWC2Pa
KR+DDUWdkfTZVW/cZ3KanZMk2SxbXIhZr7b0/j8dRmWiVUKhIRZkEByjs4kEEmAn9SJ1XZX0boDT
52qq9CfGPqIxl5F8Hrac5uq4+iUZHeAEzgHJdhTqAwgDmCk5rPK42hisBVlILPJvmH7CYUutUWGq
uxbOkA7PQ1r/8YQX8WEoToMo+EOjAifz6RcJrPURlhe3N7lljt7lqUVUyCVAGwnkZrExtcSfdvPw
6FOKLJNxDjMMpxjO/n7eKeQkr0gEKrBNeKAta7AMzi7B+6OK0VfdeVoOCGjCmEbhxynkU+LVT2vs
MXvcY951rUFOzTlh9G7tbyf6LWCsd9YKg2cU7i6N0Hsp5TCp+fCX//M2kDoep2KkN02IxQjlbaR6
DzmfQKyPyYgTqHPQlZjWmhYwA3aFWQrhbA42aXEVG1oPtDwEZFLGwzh3dPs+Ef3ySYwIIGYDESv4
2X/h5VtFuVvE7Jd+nAfMqzCpMz7sBz21yujM41kVh7oDqk/O5OZxpzFrdC4IB5lBrTujqfnb+NBr
jw81dnhRz3VLghcryu27Sv0FdQDWviLF4KBnPlZqRM4OnXRCuab2KGUb/PXrYtBHne6kCio6cqlI
/hIrqZLI3mGRm9dLEiYfU0lteTPDpI4GYTK92/NeGln5rMlHVSbeD9J0JPHflom/C0vry1Wzvr0m
tRMT82D6cgYsiaaX13yya0/S01a4vJwACiizfp6cQazpxQyrebIBf7cw32Il2dC3VuKSMfkjmJ8B
gHnYV5bg58NXMiyDJADNr+x4pk283C1mFPBQslf+4/7TqhteVB3umsOQCK9M/cp7+TB28ub6vCOE
IjSHxLvhosiGe+U3Zxnccph2cp0YV/MlLc3kENYzB7h+DWKIv/EHW970+S8NMrFIsulPG3e2Rv4G
P940pSL1lSaoFMp4bNG/Qzi/4GBe6z6e/k1OYb9RICX1Q7bqxhlV+F6TIiLN8h3Bw2ZOWuQTpvTi
atnHyA1Um8MSyZXU6sRsygjEnpECTRtBFKivPciA8bDiwoqR/KnzAj/xVmPgB32kJvrqhmUbKBmZ
6UXNFFXoOak+HA4gyBFMs70GR4q607yU3cJKl/e3VzCa+xZSto1VQNvnpLTpVFKtvLlLSK0+coiP
sMKIIK/ZBrAwHNB19hZGXjgpstrvmHfVR20/P2GCMeGf4SEx20yy518y/fMpUZLYjnU0n66r5UZK
wVvPmyj8QPjqhPdlZCIBbRz2amsmYbRdjgwAlxVizx0ZTzcf7I3kPpx6uVNYrQePHScjZ/rTZgkL
gFJ4fWSOcAyF9P/ZK+NyGo3NSCzWp11rFDddEotL3DJoQFc5huEIBmg9NBDoqF3A9PHtDK0+SQ72
XJYrVmettuQXYaQFYSQwj6fib1s96NZBLJnjgush8wqRI6hm4821jQf/rj8bXXwZGH48fres+g/m
f41s3RGKU1dgsgFtxisteMKjrkUPHvzsp/K0KYd45HqUyiUGWRIQUSTphCuPFhBEekvpX0IarvXK
i1LsS9GD61iaEXB1nHEzg5qIkHJAlg2KLSQtVGGKeOZ4CgEi2oEWCSxzWeqBnJYYn5MJEDvo8sdK
zanG1y+pMwhAQIuGnrCy83bs4MQPhUKI95lPqjz9/RTLNA9uLW5Yg3mM5C2nqBr+EoC6GvVzy9e3
ddFa8VIMb9xSRl6oftbDo0HJaOVJanihLt8Nepaf2sxwC2KbBvYvT5X8TuCkCiJgPDVXvRyvUmPG
nJReyzJYQMlcAUzEqR90oizFFpqVMcd1Ezbqsvmec5GC7sQ6gMqfVZt29MlGDAqJblIjLAARGKL5
jXnoam6+6aJAud1+jPrTePx4x+PwR7hBeAyNp3JyUxAok/Xs93GbjCxaQQYGZce6RQOdvbauqHHD
4GwKaaz7EOUOa7iPmZ3alshs9A5Q9q2WFlCKDphqawBd4rmuGR9aaWaAnIno360rlkM3tKTRJVYz
YXEjgdoeZBJjZFvDFdsUg3fKrC9Bvih8hYRh5fBPErjn+li8j4fHYundM9Ivhc1P90IWsbLXjbg2
w5AtdI5h8NB7dx+4ys9yOeJs1qxXe11hBjQA39N9DOu1SfDeD9v63qEU4rdmjNN78L5ZloYPWCqR
stey4S728H+PXFu7erIxZcRkFG4y1YAnWpJethDaV7zpVjVB0+UYZM5+/M98FM7R+xJBn2ODRuub
zJv5nWTTRMavLnUB/rMuK5GjR5yVoMvlfpVH8XmKjMUR12CbXFWPb0ADt2+shlNLKH7Tda/FRobQ
sMcYYhQYz9nhTSraAwkmCDlqBtdyI12oQa4YS1MrFeMI7BAqWON2cpjs/IK4bwKR9C0kJjX66Yq8
w6Cwv6SWEOyzAositFBNlhSKeR0XoQw2RQFVOscinbwEMoJ9AeWCMp7C9jNh+gGxqAGs8ZS2ao/S
K7eEZRm510BiJ63cc3GPupwQDYJk/2LSw6EwotHyHeS5WvV4euPD5sO2dW4QpNEwcMAe6U3xgCN/
Zha4Gqa+j3svItcNbCX/szCAOvWmK5s2TJ5T4pr+lF4lPExCCLsyYTF2TI5ZSrdp6NDA4ybZxRs+
lEH8gRzzePMEXrRXQHB7TeBS3ZS66JcAKA9GVbXW5nSVLm+nSz6IZkcVANNE5FKi8fkQQgMAMWC5
Rt4iSTn4DWMfSoZ4iCYIkKGrXnCEXpAtgnlSMIJg1f+7bYF+I2+ubJC2NYkRjnYT8+BmSv+Rx6ZA
bciqO1Iicq/+WLkqJXmp2RgDSVKpc+RYh1H3Kj/TQDy296XBi5JpSUyzSipKIBlzdHVCiRoq2F98
2ENQsf27mIQPFNa8DWlSAqDFsXPJxCi2h+jRUawvpI2SoNcXT69aSP+Vm79hK3qYrCPb5XAj81Z+
WdwGJwtaji+fGJEJPHRi1hIhooYqqvEIHaauepKIuMg7MkblgjFy0fzMyZatsB6V1dz4It9/DvLH
yLRTp/BnCCMfs3DHuhOxV1nImp6G2SMzw6s0sf2ARdHYtYmZYpEBZeRt6iI4u5RsD5Bo98lvLZPE
9hj63e/UxnMnPLyGOrV1iHrKDd5MPvxz3YgVbzAQK35GxcV9gWWYwSfpiS1MkL9+3JXPCoAsSO6x
JRKgYrvfEQuFl+P0YgSnF+ewpXaDDPEg4g0gx6Hh87GJo7BV1J1nmIv4G/l1WzpnjIq9hfc4gurA
Mf6xKbq1kb5TCe/jcmE/baLta/EGfFC/ozXe8HBJW0PQ1dMkUFYcN8q5XWVkaRFlTkqEQTTclEMb
R/j0W3xWAHb9pR+v4pA/C3yVocjRZ4EhiJCS/vWCsmYk5+A/AZhdV035dLRt3KhkvK0OiAONAVHm
4MG6XYp9V/yl/rVws/9+DFptQpDELvVlgtxEx0jATg4tFrOs8cAdcIkMXWkUIK5yIy+a4Ko6bMEe
3YT32+f0YgF1/Tjzar1ZOu/C/616twWqS79WACfHABIAmtrx3spxULVH1yZc5GUmNSdZ1L4HPcGg
1s0XumoZMu1ZT2g2BVmxNJE0/1V6vwdm522zifr0JfScyMs18FvyUH+SbdJA1ftjpm71765CZbLh
KS+AL88+8ooFFENnPFAUFPXXATLZyh+bjx+bsKUGFaXRSunqSJVKIbHCTUSqop9uuE7+tQHVCLdx
pnSt1PeTaanRgX6mSY8YSR7HDhF07BIeeZo1IWcA5wYQ4DNwb/4iunlDcaErq2IcE6U3i6EdNZyI
NEFTOJql3QtmhQ5dUO1a3RDZh99t/ktXNHCb8YIubGI7X7WfOympcSC/3lR7+S0Qrqaf3ujSbOA5
vu/Ge1Lg8M/mLj41hxhrzGIUcUtmTLI/Xc9SbBjy9zD6hJYWDtL8103k576tSO2TxYSLn+YMufmF
ubt4IO59fcL2pUcms6XoTxh5BTCYH6p1R2Rh9OHYuX3XY+dEplaJ/YiFGlbtCZ+M2siAbuJZx5MM
3/xf+YUZKxHVmYRgn+embRBNkhB2/JN0uIOY8NCz3kB4vwuEY9p9aLi3Qt0auB/ZGBWjJEFoOSKG
O1UwX7AZDxInLicRRYPYwxoeJWhCuvPjQvnUwCTb1KSGxQfykSda3zLVzjVD1BHECn4uB98b47hN
zC8jMmBrUnTvLgzmWzbKKc8jd4I5ALGaD2QeC+wIOANPHOyaUSSUIorXUSicCgGnR/DdPL5jH+qE
rgFIqdNU2mj97nteVKbtfQhUTxDG7CwtZcafN9MIdYHtEVtrtMT3LqLflNezIVi7wRJsLU3aYnqS
u7sKDcpLGmjnJwdvXMjxM0z0X4NyVAuFPFFg+C8L1573Ko1j9bu6nOBanQQ1zyi0Q+xdDpLms/tg
2JWGky2WrvvaANO0Lq2SlSG+wTc9DPdq07r0ar3mVRRErxJgMyGF+wdBTN5I9cwjRj+xGl8TjJZc
h4yCw3OU9nXKsDGBbWUkc+EoHq7A6gCTxO53AzmXRowai1jFhCn0XN3dkGEM4JmTdCk0Skg7e69b
VxeufuiThjBRtURv+m/OkC7dhlXLjyDOyqTiCkg1EBMno88hzJdOCIiPhG0LmmwgFKuZBE9EAlMX
tGHCNgQJNA+tP+Q+/9v3PFxO5Gb0SwsqyS+897Cbs6/UOTEWiQEqOtLaWn0U1DIrqI4y6WDeW93d
XQHZ+woMWI9MGMNrOIGgubVqo3XlHNFXSYpM5ZcHJOKsKqnYpi+1Budxd7hUxFk5vSnxhI2zswA0
iCjifhNb5xd2u9sq+LqMAWXWuu0gAyapRkqNZcEYOeehbW2GDOZAbUkuupb9KPEqMOnlAuOjSwQH
765hDDZPazbmf1ZQL4753/PpXHLJv4y2G4cGAvC2lS8Gmn03gmgovn9ja5dtntygHHjBk16kRchh
lGLBops4teiE5z6bouT39L7LBgUKujiAc72wy+ZYfjQFQ9uzQLT3SHVcTpcSzGW8ttIX+HFr8AQM
33f/kln8/VJTrJhxxPE7OxQomUhOKVX4jMX/Yf+0fT6obC043DfQKcMkBWmRX/R2iR2bcADLzusA
zKkioV2+ni6nZwTodF8qOZyR9YYtjrRr6Ca9JCqdfFvbItvdrJxYp1WaknW2TJc97pSk5UvISkyC
r4lSKkw3AXHNE0uSaNkpiODDIwOKCOtujUULWaIF12ZI56SWW1cN9S0a3sPdz47lCKDa1VJe5XRR
weubu4s6CUBBIUK9zm7aHqbT7bjYS56tBFYcDLf6wr3i5BPg4Nr2D9Wp14WVC9OgBpAjp/3Tft1i
P3uYkCw49rVNxmB2fg1dMX0h4LNIXVhgnxAo+5hqu73mv5GOD6zFTwAu9FgYG/1N98aa4i4pVBnt
mHqA1tCEd/uhxTYLrlJ9HkAslJbaAdqcVhm68w8z0np4eYdtiWZGaBGAweBjSkQlCyUbt1kTHzKZ
SmUkdmDxkZzAMy5ZdYPv8MxT3nSlEVMmtJ8OMMYA/7VgUCRC4GHwfwFlbhgXrgzLsEIQWmrLOkYr
uaJ0oo/e/YNvkhajLWZGqUw/MoGFy2+/Xnb5X1/GuRkAWEQT+UBzyvw400YqFkKXqo6YSPM5cqtn
7cultP2KSleOMppiGRSh7Rnynq6OmNwwrl2QF93YLtZW7ulIR55hhg+bnt3uzkiw9+g3Tm8CJOpU
2BCgxWq1QjMm1ymylbVmFUMc3bOPabfqdYV/S4h58QTx+Tujv7Rg1hS7M5eKn03MdznRJnXVPogP
Pey0DqNxUJ4Ff0xsMK0ZmH0TE39Unzlm/EQarVV2L70vN4DvNCJHrEKlNX2OTHVe0gpFj658SSRP
+JRlhLhOZMoMguF0OTZzU7F3qvUOykdPbyRV/LitdZFEyJlVShljP5GnkbpC9MmRtXAYs1kkotq6
Va0f8OY7UAhXGJrLeYbgTE097SrcyzjtlvAhUCYZ51CfMKp/TMFXmaTe9Il4cqsxNWexZKBJ/ruz
6svzniEugvv2Cep1ygVE6HqeSF/FXumHnDIz3LasWdpFLGijDZJjtY3VEyssWE6QIgplx0r1uYc9
ZTVpP1p6iKwXmXoq1FXKiicQtOkVFpVax45N6jUrpXaJyvcIkDtIFOHutwHfJGefz6SAwzcgXx/h
U2Xi3plnQVW1hqRPpmmpg3e4bq03o2KheQOJQLrYMhv63mi5lU0xtHidflII003qcEuhSv6+197M
cP+fOtK//efEM6YS8/JJuzn3u/TPYgrAopXGftSvFtkwBSoeEf/m0wqNA9HDAxOKKWThSoL9SyqD
oPEjfeRh8y/UyDr0zLYA9C3klh7+G99Pq7Pg2xsHSNJULrqfdc7/v9wI0YhemQxeXvH5ASd8fQfd
PvnGRLWMxygFepgdxMGELjFiIAz3yGC/mtmXQqH8cUWt9Fo2YXdeioMsxcKrNcumGAivInjZqfB8
gnrRd5k09gpYAxnJsVmQ36tuEHAU4+fDq7AU6POOzsshAC6IOht9HngINPWsvXek2n2+lufmsGFs
eLl58mmLa+mrqH45JdGX9Y3I8KVoHjdanwPT+iBfpqC9xkFmndRmYpzlMY+EYa8jFVSDBhwuNyED
Jf6Uoyc6Rla3ROnvsdb9hOcYck20eL4LFUlMfQVdTi8hf8MyKcI35Y8+YMJ8UYCBChjkenBUUQ6q
DXtj44Whw4E9y7AHeVPCBmjhe0QUZEJvpYrHo+TxyrnRLEeLiHGEpOfE3Sn5iPyt5ZIm3YJOaQki
9Y+T8WiOA7Anx9l5yTknCFdIcVgimoXK2bDLbHj8dqmnZmf5Qz8Nzy75DURadvLLD2918DzLPXVp
a8MiLgxNITOiu8Id26qlY8ci+7QLnl8JH/inEG1m7N1b+bqGYxYpckuhybZu0qRIv8P+CUGEoe80
p1E1YykytzmLK6tEOFvjPuyd04UDCyRcIpYpdSe6+IgcuqmV8Nbj0C/iCMbc7w91y2WO7wCLtKpk
8cvEQ0bRWHFr5J9SP+N3RbyJ7+8/RGyTOGQRPj9jToznM5e2HAHt6Mt8/CntRttTNMFGkHbzVouu
Ooo7pJUyv7A5ff4hF6JH998omqDhIWRBcZeq4z6T2iSt7e7cL45VkyBcul4H+duPI8URuPlI4mPs
YQhvELa4n4d2sfdHtoR18xqiNHi0yqJDTMt6ccnGxmqh1deAmjps2xR2n2iYl+zF8EpPPnQJ9wzq
0tWGgqy/Hpp51h57ekq3QwpOqRa2dH0UOAJo6Rrv7IyRj2aR4aQP9IkDxhyQK0PqRKJI47sfGMDE
6tC1s/e0nY+4da8UJPDW08WUk9UQA0GH/EVUhpX/eHc4l7c8y/yhiSGZ4IwvwFCLVOs4EK76a+ln
tdF+sodJJ5/7PSQWFknfJd/39JvOAJGO/6W2e3ROt8SZ8qlEHxVXmKCM368BYFBzMNTFLupj46MY
dsKBjyOG2Ios492t6OXAtoHqZ0Luk6baln/Yl6P6nbQofyR2RCeYT0tAlv+zWJz1AeFrw9tjU6I9
KhOgiTnKdI5tz3R29F3lkMUYJMx4Uwv69kqo4+6M67c3dMbc5PfnY3Lw4kcDw8rEPsEdCP35JAuY
R7ZBx10IHYICt599O1YqMU1ebOVqZbeSjmSyFKEgDzyWFn1vY3hthICt3JdTToE0WcMKDXASuesW
D367NyC3TIX0btuSIof0HhSToV9dE1iTSWVun32VTDLS5fzep8t8Dyo6DxLvVm1IJkcd7eojMMNH
zDZk/wqUDQZZ6NJfTvXZcldClAq0gQjp+Nn1icOTcL5briNDn4qLzFocLp/LAEPa+ngNAuivlHZy
2EbcxIBEKWGC3WkRQg2fryW01JhHjPj93aPXlW+X0tsX4CvOYsLMNsEISob8iAgeBXK4Y+7FqG0A
qU0TAzGy5gdtbyiVXLN9gqc0CHdYGBe2Ei5bkeJohZbd2Rrd/laf742mTghGAXJFmYYpoqMFWVXg
AV7SCfH8LzUHo1lZMTpWbf2TqQ44AeVpiGxLP+xrFSTnUtBFnqOLWO3QfYtpUzmkdXaT4Klr1i+s
xxV657gc9cXeU+Q193movb9lgaJ1Qf6O1Sy3JIWLjEI5C6Ukmk5Yzmz7U9CojGzwhqjY+kPbycVq
g+Rogiq0gCQIHxZgvTF3n/fFVWylpAwYM5p55MZ2QH7ZIKaHKwouWKiw0P3sihT6KJo8JWLsG1L+
Dhm75Hv2MiXTsQehlPnJeQOPaVFB4EE5Moj67Ev56C6UhriTpM3hRB2LVk41km28tcWbQZwTM4ON
0J9bZgdgCf3K1vfea4OTrUlYjkfxTrys8OnZxROnwXvZnvKsj1jwCfrh+QmIt2h3HVs4TU90XyEG
9DbdItjBZPFzINeCg9HXALHtm2TSG9vRRkXy5P64xLhzqAl3kGVd93K7QJ5+uAUb8UnAQrhh1DoD
cAo8k0kgb7oPfEiCgg2YgC3QpWyAUXOi5uQb/cORqSk14L5NUMki6SksX/6etoAzZ2xQg/sEbLce
s60K2m735orSHCZe0hE+OTnElL0R2x8bXHXL7py8kF1tUmOszahfLxucuOYVYybJsW90329ZbES9
WSisuz3rutl6EFrjamzmGnESsLE5hL5TcI+B8rQbvsHcctsNb87b78uLKkiGUHCEQLugrLVBa6sy
MXfa5Cd6OobSLg/xdbXX2qzqTN+rEj5hZU5YG6CKJP/awrcnPZVjwivEwlGi10oSby8Y6oXmBYIt
lizBF/0Y8QvPM0RPfRdovXRhNsazsBUCTu2jpjI9bTYSqSCOoUvuKUvd/yEtpK0+kMq3XP+8E2ZJ
aGQ/Utval2Fv6bm+iQ4xLmOKQimBCPosacb7N2S5bb9E+Q5WcZ7nj2XHKQ9LWJ+j5IcSWW+4P2eZ
AeF6NQNcezfMOKGlhSVeZGOYQ9a1k1An6cn63PWLmhcM1vTlRj0973mpBNsSX00Hoo5S4Ic4ef+S
bJXeyTVW4mu12w/dG8/P4LjTpxCyl8KVqVD87P+p9XhfcIIeE42/PkOBq72TsDYeaa4QINHhihYM
qtmXmfKrRIC+lL2li2W4CAlg+UsVk2mfMDV1NDPSRSXJ8ye50ZbvxBSkgGg/5LrIMZI8KtktNxoC
PIrQ+DYZSzngnDFK3TszCWGV55MpupsDQAqiUV+JUrY6p7Kc2Eq/MdSCYjdFrT1roHG01NidOd7P
gNIM8t5GXV136D/lbD2ypcgXnVoaPMNTbUYhpoZ7wVfIlMFuTpZDMww8UFNVtiKwRrOFiKbrgeJ8
gaGCMzl87OozuhN3e9B91PCu+WWak8W1lGxwX0pAzf5nUIymipvLykcwBM1pI6S9THoXb6JMhbRR
mjTRsCbVFaqWAlLqpdBKllqKDdEnaxIIqj4VOO7DF4Dm7Nx7pMPF71IcjCrhVH5qlpJA5mCWDqLh
B7M7MrspC3hoa+ioZ6DcI8vmCbHVcHK9Y09zk0oGILsaBYTkRyp3IIfr8nBB1pEiZg6IodeDk1Hf
/cxTfF+66qwgK6SvX7h35lTjoDcH7Nen1Cdp/fqwxpNWNGJR3E3vIeH++lgMEEKB4SyoaGSyM29h
uKRQWtMpjk3+B7h7mYXy77/j/IyZOXCs1ryJnsQgTkogK1wgdl5SmNYu2wIWnDicyADWlRAPJRtY
gv5FeeeJMA79UjgOq6UUPB9+CqLI+T//ACdtT/8DX5CAw40EZOvZUyY+t9RFdtNj2gn0VTL2GSzb
IcjQ+PMPJw7b59r8n+ZfDCAJSzHfVPlf+mwnuLfDP8ziNo2RrJn7hqTB4Kt9kvOKCtF5/YSEjJaJ
kOuSGtnfOYlQDMyx4XOAlpJIYiigJC+pXB3Yz4yvBzKiW3Sqwtn5Drgy//1A846hkK6qhvLp3JZX
/g6hgKxkCKQ3kmrH1fsifC60i+5CTtGU179uhRsnvGlM7Em+Gzkx1BvDm57kByEKxy8mUN1bVB0u
eet5BiUo+f+xEuaKLkwiHxbEOygxbaisdE3x8WnkIi95CFcd2fPyfH4w861JNSG6sgJve9bfi3IR
Icv64BVFmmUQ30Gh8527iUtutgaDHj7PZM8+45YEQC7GNVtrvBoHKcH7x03JNL2WUeDcpzjVgX+Z
Uc7RHZikDwgRpYoOdTmP6q2aPHoNTMNrDouqow9Jfv4gB1TbnKe/cMjKOyBHwgJOiPy/DHLKj0gp
5ln992X8ueibUP27/YUJWUz7XHzwZ6eRdUPL9JTIK96b4S86hAUXi+uk6SNwq5enRcjzqY/HCV40
/7L9jeVZVg4p79RhmQk0JFYHB+TZ7v4bR+ddfeTR69RaMBWLY+A2xCYzaNZjZaIqBXJPvbhK7SLr
brPOEGFTaLU/tSVexWGV+L/5GnXEV4sSfyvBmHmLfy62epiMceSdEv1yrxuOyCFf529wMx5vJqtI
iFdsJvGPc4SqTNnIiQ48a993SfYOHh6VO+RyryU97at6ixonpVAujx0Q/HNWAdgS6yOpS+ZNpjj7
/ra5tT8U2sBoN/fjwjRbRq6Ijg8LGblTKuc2ZIJQcEYUIuUoBMpdRG2SCzHldwLQrEhWWHlQ4Mef
71diwTErthN333rD0WCqLRs+kPaR5IXg2ziWW9hdgPL/WSAlLBeWpp3m58ib82twF4Z4zBcjW+tD
THfVaKGAec1f4kH5mcQ1N9+WTznkLwVVP5/LxJwhSS9Fzg7ppJ97gPuo/geacwRoVLGmPqmkKXXP
YmK+Ctlw7V/AYzwelZE6emvwHULpzXvOpVTgpW8WK3S6QvnPirkzYepDMbS4AaCUuNAhHPMCcqAl
+WHrRP5KQBhRTfYAs5AefRz/azT4q6z4KNluOIcRWjdJ8EEtZ8FNxotjm6z9RSf7CciLZliYX3i0
l2OIqxa+P0OkmrcJwRVkEOGLJlP9zVL/JwYhujMorHzR4u+5o3m0avTGF5BTQ6YkC02OliLtgla0
3n2gyjvnzexee46tXpw81/FVg7JrPAtSWu1cc/7nhHp6K+h8IYC7Tet5vJai4b+CBIVRMMRk2Cp5
8wGsZGjfIwnRkd1tf8X0lL2RS8iCIW855w1Ntxn57mPTdo4ykkj4g1wtgaszaygb61PogdbXitoM
Womje2L5UFuxRrSetm13rVYL6yijs2SZI98VqRni0vjG+Arl3TYJZ1Qq5m4fnaNVpOG2dASU3gRB
DtFxu5v7QqIWsXw5Sh2JCQBZRekMvBUNdU6QuE0rvfkXMObvEQ7ylEiT7+QzG9RGupkCj8oMWXfu
zZwvdLiqYNM8gS9yNuiqW2ZaCd4jjEDc/LVD2MvrqMpX6Mry5FDeGwchNsVOrYJOV1DpDBeWd3aI
NgY1dUFcEBUwtryTkkmfRDUR/39M7sEn+wQgmbu8bSftspZa5e9u4Wzmo38MRWRwgie/klw7mbS1
H/0lSO3NOfCG50Nvvpa8cI26varCSkH+eIRYwVkUoEnj8IgD2yJguGiQrPk/1AHCxwp6PozC4W0j
SuuKqDFYsOh2Y7UVaYep06aWnb4OuoSuTOsE6H2MKF0jUBQ5It4eC3N+WhyD6Vkj7bGOY7u7scpe
/U+aXFY6wTBuvFyZ9IBjOnnoPxjy5uSlXSPzJrfzsef4r8NP/LSBwUUQeAujft5gAt4e8/7/WR/H
gawJiGCUXKZl6Ybv9gz4rnPbwFBliYIkfRatG+ulYrVwNu7SthxYm4adQMv56TASiTJFoXsHQYxE
NhawDEeeLfWPoUT64vxqz2NdyVdF4iXYconci9tPJBaxrZMKHe29/OCRy3mb6hyNHw9RjfK6Xj6y
kMxET5uP+bA5GnwlOvdQ8JMC0JQX41c7Oy6g2pSzR0djUqu8UeY3XU+m3P3PZod27cieOKjmmdrP
ZFjwCQ7fqjw4wZR3fFlJnzZjoNIyl+YKFCiCWfMgW53VmAZeRPrn8iVm/Wg84SQwU3D1kvMtfB5L
8ioreEsNxicf8oFPvA4RkveiyQb811YWUbPTBBgVetHH2CgLMtSN37TMnpsW5cSHiRd+0X3mBM64
c/MQeMWe23DUfatVFI6Z3rdh6u0BEAyMn8U/9JVLpoe9hFMiyaFvx0PE6EKYJDwMo4kER76l9/2y
eNaAP1ZYzAyof1ueffp5A/AQUIvvkPmWGKNdVSD2xAUL0amtoUU1jmaqMn+CwtjB9iHdBQmW34Q3
iE0EXEMHD0mOjqL/Xily1iKNkJacoXNtIGDneiXVIIy5Cjz8vjOwu00P6G3Skq4ud+BKeHzr1GdR
b/QOk9XFC4OYJ4/njzDWH6I9PuiUYJmADN8EBGzjjKN9YTTNS6FpVkipikUBOjj4FYvX1+BXqW8K
g1uaFwVApygNMlNeeQEeUavHjgoj49ZTyWR89QaDPusU9kW4h1L040nONp9qLenrc9+3qIRgBK0Y
VGijFZS0h2xC8f4RuOtH+M9Qn2boTYAKsABnmfdzyXzcwD6hEuxe6y8/+UE7uNd1AzsrIyYbPVDm
CZAAGXAR+PvsVjGc20QT1LZIJxmF43syv1iCMJhM/QHl0xJh+u/ovb0kpPM9eXPfVPouXH9eRb47
/JuKUbCfX+0SCQhlvfk2fx6tCIWkr1yFqzv0IuR+wzsmzmZuj3RU6G7NAwqDEcmVTOhJecUvfv4o
qSVyqPaIkwrE8AcoepzkYPP05vtKTSQ8fpEHtoZZJttcqWmh+kxMZtxT2MSpoI2SU0fJf0kFCUkl
CXdzmRngTRu7394Kw+MqfarlLgGfE4opf3vblJkLJGpJL770ojsXiXPup9b+UcwLEARv/agR02VE
K1nG8nLQ/YGglKD/ElM4sMv2v56vd0lpCOmVpNRsKYt5+Z5gTHeRGDjjfsDAkVJTNTOVoXqXE0jF
SDob2m/w+LNREM7xlImwJtjSwHGJ1FFMcIpRjdlmF6OFgJUcK0MNY1E4BHEM5wPKC+4/CldpCfoM
VEWx7ltu7uRXv/A3+M92LU6MAgLj1EFu51oygXmoXAqr7uL9vuISuPLjz6zmFhPjjbnTW9khrZb+
M5KBl9YZqxwAELP3lxjNNMIsbKIGITvPZexMfIxBkxqpsDiOmidr23ILfulO0KwyGt1hXkciVEkF
VbJyKjGoAl9nfBZk01aJXIEJyVh03MJ4O6rBEd1uJCHe9qfV8CU+4RSQj1QRMHPg9gh/25ZwQTE1
ov1w/Fo99h5GPvy9pR6JI178SHms8ipTsbFLNlbsV8cHSz/6yG3HzSOZsA3BBOL3ZfG8niVvgC+0
wxGHywHyB+yjMnilgAO105hapEv2PjNyEbncCQ/EFESccCpsKVjm+x5RvsH2ZCTLbIIX66YotHKo
rcyJKdIZTjQYHyw1TapOHWcLvgBhSFbLWMy4vTnDaC3b7CRt42+8aV2Jldb33TwxRR+yLsSUczZd
p4vLnG8EmD9z+VAlQvSwaOeMAxNviZY85FkBJslSfWLLXmQK+6Yz3zk+zoPZfq5tRkzJJS9v/xnY
0a/zgPANqRLd3fpEAS5ov/m6eqYebfAC/5dNNHHtIgcJsSCz/N29XhdM6/xaMt9J3xaSiZTxO2e6
LUY6pJYswpSRsICqW0+Ox22b0jNZ0DIm56IInH1mRyjwlYUz0ioNDDrea1w8Ofdt8UPZ/H9wGgpX
4wux4D3xw/8gPQJOTA4IT+HIrfyPBR3HFIwxOcTUycIq36m5Z0Ap2tSuB0Qf9xUMvTC7flprKLEJ
6V+WEzFXxkd3Wa4R98CAAbO3MBgJbGWZM+pRyVP3phm1i/Kd7Q1hvKPfibeFHVPvIIF9Q+AkOt6x
MKd8Tsja4OblQaIOrrGWwtQs6D0ZzyksGMdPZTXtW4nMPvUbhfvxi0SbdEHcC8MV+C82SF417zWp
GkFjjvpwmMLDHssR4FzHRN6xBUiC63G6nX7WNmQh+SbOVtZCvaO/3pXH2iYNJLjVrKfkrtomCshy
evpJRBHNnM+ceBQJLL4lCXGAjDZIx8i0BUJHWwLgkxmKB/OTbr/PAi6i2hOuhGPZic6bIusDJD11
m3ro2Sw9oCGSTwju1KT+YmShVKaIE6zu22sZCAQgEHVIBdmisGjpdKNDfJbp33uw/l+Oj+GvIKWc
9fizRAxK4jga0n5SlbZDCz5nsvJcR5Z1XBKpOIL0ddbdTKI28z2jYsaYAXaMvIR6ksjqNhHWOf5b
Y0tpG73E1zlX048FI23jPvFLfupcSNX9qd3Ieks13DXNd/gZHgwazic3F1hRNdMmjg18BRPJ8+GP
R2KtMe8Awds9uWdDi8kDPpVhhJtDSvBQ8LWclfddRHJR8DA0n6d2n7tP10CqI6R/KpfxhMF7yUkV
k6cQOq1FHfdjli0soko6Vj/1XxSH551uI0H5MoJxn9zspUoThVeu4jLh6JjgoNh6/erRXP7/UUOV
VRB2B5kIAyMbd7MOeE5yTkG2pLFO0MGl5dXRtvNma15HfuEQYGjrG4ynLYPlrIVVEUsbBiDv8BUr
QoOyJM5EYLT44cN3OVvhBrGB2/rPHLyA6veWrmvGlkWLEWeHElXAp5cnuFtKu8oOHazR7MaNEkzB
2mB1dOO+IQ9PGH9tAhpIePbNU9kbDtIh2WhyufyOXYwN1inEpQxPJ0ODFAxpKNsE4l8O0+vdfClz
OcAuG4A6vmGv1xXm+UCj67JA+auYoCKQo5OsJJxR+iVrLHOyYQ3vqq00X6aIYyNZvN1/vN72HfaV
sLYt7nC3m6QMKw6LkIgQxyrZw0ysU8eBvPk4fyLHNz082uRg8gO38Ua2zSjTt7KoHORSoCCJG1Q6
UDIhJ+AdRrk5vE+Inu6cEtRh87QwYvZ1MksDDjsYdaP0p0vukwemuPAvMwyr7IMMhRxjKu/x94Qh
kj6OkwpARJcD+66A78umHPyQnlqAhR3zqIFXg3xgEbySUSGj40X0frOSBchOvWBngLrrKx86qd0m
0qcwBXuyVT9ir9qFJEy5SgdtmaFD+XuaRIOLoBZXrkhJ1Mli3ukuqK3RH2V4Hg7I5L1SzsmNbjqN
79NxgCWwb6j0UuCgb2xpEmcChfquw+rPLtJxJl4sS9OBvlDswN09rquV28H4qjj5oWSkSrfKoCm/
iI9PPyLe6KDpt80cQpn5QKXF4Z6nzvrtFVAhWglT4pumP+lZ4LLTZBVRQvGygK3UwsWwpzDqRyap
T/lyrkpqLOobXD43efHJmF7k84Kwx1CRGVmoXzOunu39pfFwGa4ya7Hosji/009fYVFBkZI6Oe7g
0vx40ql9RC/Ivq+hOOSrZZ5s7NS6+8DmuN/l9VfKWja0Hk7HsblpanI2ElAFFVDNhmP4nfzfKdnN
ijl2x43mJe8bUDcrrXxF9LNOkHlnezZkeR5eI5u32mzLsyTbHOcALTJwgICds3gjJ2agtR6cF41K
KgYZz9lhd9DMbMD5luC9RyZq1o9v/NWO3tL64CDujQGAU5+knSGtSVsg3rB0AcRkrCBbE9jY22C7
9hcdtEJ0qJ/r0aCYZ6TWxLi08dgg9g5ntYrL0BQPARf11Snb9nN/c0+DP6Ox3MW6HAzPMmhWbVZF
fPNZhfCwmAfMPa4e4aF/sUKknlFHrf46MO2jnuZ/I4nXkMrhsRGsgliNH+vtNSaBbX0sfn6B57bb
T8bKNPP41Gr9glWKZBadFt1aJuEgOMy7efef8zo4RHjcD+HRS5lOcvRE+/6SR+ZJ79fQpaoX4aO8
5x/TRbEZJ4sfYQ9ANSsXg3dPFlwk/Wncv40CHKSm2bZAsskZO9JhuscAHRwkmuegzKLPt499OQlG
UQacUc2rr+OG1jtRD+B/WZ80BzpIAaXftmwvDgkFTQPFuN+DA5eTfnpkrWC3LA3q4SkImFb6B25O
qCqSYWnmBknziEYGxvtJtK7SDs2HrK7YxTGBLsIpnyyzeCLQpRd3mLaSr6EPjxFy7wUasjMaug+L
u3avZa62IMeHFksT5TMNibWM7WcBDt2QQqY+WSZf7Oa5ueWLp5yZ0g7SE9RxJ2hb66nZ++BZ0F+9
QCjD8kekwNQj6hhGIEzs+SMzRstVUnpe5HEKtGwG7WRsPEhsGidboIDIXmsRjiCs6ZFOaT3D+ch+
5xfFt6uCsOLxdF+Tho00rb7TvufjCT2XIauAxzHJz1Ey0H3lYaJrLqoxlQ/sxJ05RzsgupL7+r0g
kgRA38sIB4M8I3V+5ADG5/3HHq72bs1ASbQ+8aE0Trz5obhOGAlpLjHCESTe19Ymw5E6F2vatgHX
tloGUmCBB156Uqmid7ZYMJCXU2YC7wnEXGrAc/6UrS42dq5CFc0YYZD68XZjiCQERGTi7gfkYViQ
MNzlNkqLWT1IJ4Elq6JyfrAz+z0n8Ldc3MrouTPDa6z2mLLr31EpYPuBrXBmDNhTlckdUfI3ck2H
pAowt45DDjoAcqNKNbq/Ay29HAsXJOIP5iOIliM9YQsi9ZPwJ9WPFAgKGN/yoNXq6oLxmnBWM6Sq
zWbwOhVu2zaeVjA/KyCB2yM8PYK9Glixf+tsndM8L0dsCSU2D2XqqFBJUJMw687vYtVMxC0JPWA6
hplpgG4ZPCEh5xczBJ/h6UiyxvI2GrPtIIWGEfjicScVwwHgvLqnU/etNMbhC8xa+cI3/MvVmT63
u9l9QIxeWn1wbQUCLRc9SDieLh48MaHSGglvgLdZ9x+stONgyCRxR9uaW9Fu58nByqlFnH6rFQvj
8sH4uhC/NLyOZ6Br+mIq4yvRpyfwBhg9AB8lcZAudEmB4j/iHMYSG4aZhx3u7OBTEB/0dJTb4afB
8hU9NCFH/38GP2PxB1Uw+rXLAUTzKpdStEQuUIU5OiwJDwnLPPY9yJQq/yuAZ6Emo0R93IjdWOao
QFqLLC4JH0rpwwSXdrXz0ICUlI0xd74ZR/cygBtL8jOPbkNKIdTvfMcbb/hwzHTASYcl/BO7DUF9
PPuSDxQ6fT4qzCdeYTwP7BuZRccd6hzKbyubbycCmxP8IUWbGgWKtPKSetxb0rDklAbF352e8BAu
l9t2aLrAPdXObQwarvIj3n9oftiVONb6M6ohuAJA5B7Odig16oqAl5zCS5DrzFK0RZotz649ze8S
G//1fosu6ZwTH3DF3BnsF7m+5miYYWQFnCD721KZde6gwZzOQUIFLKL7VDThpUennnGPi+PHrHQd
qnNacT/hIW1zc6ndnEzjkD3jN5I8RPOUGF120TODygWtZDSYBChQamoYa52yw5789rTgxznp18Pe
eT+ANC6lCiQQVrOPH2KFVF5hglhZFmI5PripZu35vJWtEbmj+W/sllWgJG4YyxDaGIZRN5UWecrc
snKOnr3JiS+wT9r8ZAsvyICFj7glXUCFmhSjFKFLDuoIpOhtWiy0ElgeGkPSREhZNOo32hMN2vFH
n44SJ05PJIOobwCzbjqJ8VALSdnTLKAFaK4fgJ20VyluIQDkILfjCNrejkcH0UssgUkWt56Hkg1G
y4ycwvoy7N7JIh6ifyBANLKR5/nd3BO10MWf6EWgQn5LaH2q4PHnvfTsZnVALwwLRAqqNJ0Eh3fS
J52Gd9Gv2sPkroG/867u9xbJxYO01ljhHCyQ2fdg5BYsRET+jGSm4RuziKrEYHxtNsWcg4mF0rGZ
ukv2xtsm2FSFMyXoFIDpeIpvd4qzOriqHwPE4fHa29Lm7WSh1EAHEktO+iAYV06Q1TtOqXBfp/5T
6j0AAbLXxmqE2cluWcptyIWUcjlUbaKPWJEHIGdJkTkDNUI8xd6mg5HFmOZZjMYZyy+SqwG6dQvV
t1KtEQx+hW1QnVTv6CdsRQw+ZSbwoIFQdG6K7lAvIuaHtEf5RDTn2TNvmmaAWTZuuL2R3FZX7sNu
FX9xfCulzwufcforw8zJoSp4YhF4vAjaBBtLGh+EaytOhyAm0QRmToRcmwsDm225q2TfAUB7E034
/YWvG+Q7e9yjAeCdmKEonFYi+6jWP+1j60DowUSzFeEUyJ4REVcoAbKmMfFfgGtjmOdNPj28qK1x
Lan+CW3ND1RAe4qlZx9NxNb56ksMwf+1cC3YEZLDI0ggmGENb8BQHT1xG2KzsWzthUObRC6ySpEV
6Fr3ZUL5JysqSJRga57LHeV2YZWvs0Kfn2xAHVbFEDYd2nYtBmF1F9/JsP41EJWMMqdJqeW39pz6
glZrX5cQUOa5PhuPb3ikksTzxjbWUga7RD7XLE+Liy/+2vaeLOz5Dvd9keROo24VFF9h/DCX5l8R
ug29jGR84YICE+0PUu2T76LQS5P4qDtuXpWbV8Oo4kS9MPI60e4LCo8eJAQmPPmmD7EI41QqCOMk
fFSmLSZ/x5Ua9Qm+ovpV/CBoBS5JIO6CXBws+XiOOonYFTZ6kLvn+8YGRyIPYZziPtp9EoZgCwc+
B0/Jsz4y3I19pykMfzqQ8aVEySR1FUXST7fg/Mfre8f0M2Gwh+2ro2H8OoM/Iw1c9dW1jU4khYNz
ZDw1FgzdBdaw9e5xDem19S/wUQteOKWl15qI/9ZHJojthAPNOnOcuWcB5Ib2oFcJs4esrbG1HHgJ
HRUDvuNHZ2Td+Zg0fChfgle5xRQ14PqgKiXhRh7er0Dldt2gPtHHTkIPBnN9SSKSFwZiKhHYzdE4
w7E6HdoWbgpjQQKZcxOaMJAD9Hcr3QZoe0kPDzt3t2CAWLOyB1waSkbRekSY/7fkr/M4e86Fwagy
V6ZC5Hw9MsFBnIBws9XM7al4RGOrGWrYLuVU3XK9A9/9qrY6dDfZ2mfaWPc2YI4KdgHu49B00hLh
9dMMRG2VIrkpWM15hPWQsIfPbobZfpoMjarT6YSb9s6LTvZPNtG9DW3zzqoMPuT4p5qppkxF2FkE
pi6NKb9dv0vXznLileIyWChJrOUyM8NlAJSsvP0cvVLdlFuKujtJvozcrwfivlWXtKelDCuHurHk
bwFKWfe1oLL/80A10SQ4Ad4gGX+1oJDHR+sm/qhm4Ve8nvQ1aSy7FexowpBA5zZMRAgTw0M9+nqb
EujkdUb3Vl31LUPwrNS3I3QufxR7nTELrRXlRjcs5QQQ849CMhBquWqCLI/OGA4EWfqiNVKwvx1u
LXFNXFAzE0+wgwDrUrhK934DTU601j+hiCbLpcqgebGdsNVFwaVGiBeM4EGBGVbR78sd1z8Yv11X
EZ19IRPCfQ0zt3O9MS+Dfusvm4pQ084fIaXE+DDMaMk9px6fqHlmD4oVmf6i4p8t9cu69YzewBdl
rIKAjtHH9NjK7CvJ7SUi4fRvF2JoQ1tbtby6nhPLNwyfw2G39ir+t3G3MKao4mqn03ll6taEUfQd
iOf8Cau9GDksKHVVbGTzxWltjmFc330tdOEGbqVTFWN77rwalSZFEvZkFEXAM2pK861kX3zCV3YY
r76qZz9VGe1IeB/4YLZEvtI1GqJEYOhPWk9PAYxa/B6MTsf7Zw3MiU4rkywINiNWzikbUO3xTzoA
moKSxWqkaZv3KBn6tdQJIiNE1Vrej3X2z0VAzGZlx0hN6baBSG8keEv4fnyZWDkHwodlJVw3wQ01
Mk5Ob7UgIRux/nlAeLAgMjaRomzNgds7WK93kM8QfjnT7Jql1Ok/ja0gra8NlT9ruZfJk/Pfy7YA
+AhqaNhzCIcFsXieo1xAodkpB7af3eZegXt1oRMTsLA9KUhA6tV9xW6etd3dJnH50OcpsL4Hiej1
SpPtVSaKRcxSG+oMCHvRU3K2oq7TESkmzmYj2hvRmJlCscjH5D9b2AHu6p02XnfhvaxeBlXwO0v9
mlMlDlNKzBpcZm+T8p4PhG4JNdlwPPQKfJ75ojHZU+ViWGYSmNIxMitmlRyTmf9cxqerySI9+OxB
+lWthPfxLbFal9v5wWgZL1C1uJz518r9Ln/XwrjdQMvRnztMm2OAzgiO7z2Bwl1M45t5ei2csHsF
WukDMF4idFz8AnqV03D2dKi1UlB4cPiu/l1VXPKwSZOl0+5ZfXkhnHsG4/1MW0NbTC721URQuB0T
Nw221TtF7/Nc31LmGPzqw8DBNSbWRRe8HRhMT+UGjCbXHynD+yMrUBUERpM2WJNzZ3AcJ9R0Z1cM
hEODBjl/iKfJRXpYJ2kiiNPWCeYhLha4fhgAFKwqtb9a7Zb3URru8cXvRA74kkAhOs16Z+WTPkOe
/9xvrEdh1iyBhZVAsQ3oSZ9jFQRIvPKEC5rpGSptOiD7Wm3PITWl3EnIhdMlFvQ7Ox/1Pc2lHK9B
OHvEFEbR/KGE36BakilALcBtybwrJqtDASaNgLh7JY4D6SmvoapYN5C9yNm2xtCty2gkOuygk7Gw
9uXb7rhWt/tVzdJ9EVfmyxtUZ5/KIAif2ACVA6b52Fs7NQ08dJoo9c7P3jhl4jYp2cQwQ7nEyK4l
GuzyatNRuqQNwB5mRTWprn/sAxsJUSh3hjn9YtXkrrL3FT1goH1KEdXrQQ3WGwZBJFQMdJbeZFF+
yL9r9qgqftG2MunEmA8epg2taTbgYZFU0diE30MDT3HqCbivIUtUiaqgwJW2Cg6MCmZspmPTgYtl
re9Ji1vo+tDjScePrueQJzftnkg0j8yNqSbTzuGmFo5hGcW3TbV5pjJRDavPDJKS71EP1cai3Ia1
wovU9PAwCYUYAsR/EBoJ4bxElUidOvT2JDEb65Ddrsl2+QU9j9mQoo/N+XxR9XqnLSoY5R9evFYt
s4UmQ+i09nSZ3rq+od/GG4apnM79mHpY9HdKVhpUO0BLwQ8C2cBbEo4/kWA4SRrdDBFxaH4np9UD
5j1uH5XKdyQsuFeiYeCbCC40elDCHTzGVCnuVr6RaVIZrTZZryQInL7XUsmm5YV3vLPtsSt5raOB
hS5lSvqR5tkjqfP3NO8bQTay5k4hVMiEDytjcao/U1eBUKIi/5IfNfrU2z/gM180F1lIFr02LJFY
mkGDcO/FKzteQ/7TfHNbagdWe1HBSfeKJrBLD3oxroc3PyIuQHkKFxaqhq0jtZzp9+uYzUuxGZqT
L4LM+Wio9MN2dWXIVylG/kMEHklYR/dqVm7E3OSx7wbiVnNX/SOsw9Tu01os/ff+1ueJxrDc4clm
rguUCjtFsNrjdGnicJs2WFWxd4rnvPjCuInsLmjRih27wie69q7HfUA5SoTh8ct6Dw+g7R1Drj2k
9Hgxy6lMh87gcFU4FJcQJQZmCR+JrJCr38VKCJSc7DxQD/hD6ENwGlD64H4FkLcGH8GX2ocnO9rd
VgM4PB1iwOAxVPMxUn2sPcCR9U9TSdK++Xou512H5Tw25V2FHv5LurrGcdqNWk5cWJWG5lwJbjmE
ApqLcgrIZqoV0zO15/IMYgU5qdr3EtRTH8uUtFLqKmKrytTH+YHzBPJvt7JmcTZ1Ad9MQWKEDiFL
9QTjcxTt2PiT3nZN0qRbOhEiI0QDQ/K0pykq/Uo4zcuY5qTDeKyTDWlZ5JpbbMFenPjGmegAfpKc
AaCn8XFSphXlU39yZ2Gl/a1GNVbyVZNtm8edFBtv1jRouBcnzgAGhSlZvyfdmHlx1SmxrCA0riH3
2InJ3lhjQxEhjFKlWmW69XbLzYjRS0bNUFNqJzpEYkSFzvfi2+F1sy9bZt7fcEKgalouQDf0GjCB
FopBpKXabW+92DjXPDkd482tT1Id18BFfT/fc4O6OoX0fmFqgHSI9/6R0pk+deFBEkrDIkefRwi1
+6l7uQTvhu4N6nGJsahrX2WJmpO0vTZcMejFapndmrOrJ7WyU6akW69KDuIQ2OaZW9xh/qYre66i
3xaNWo0hc2t4aAyFjvCIZpfHnw0jYl3WdwgYu7T+Yae/OT4Cxwo5DyW0TNOIxRwHbWnVEQdbV3S7
Xb27HMt1RiGUKe5jRIGLeL5rRF5Rz0Gkdd27DUEFmvLHtp1KJQY3JUxzFXlMH+yTC4Xq4REZ2QKA
dA0KuA46UmRbeS8gvu2IgwRNwSIwSeKOAURYtBX/NQZDJlLgFartpPu3rJvJinu53Cjvd1/PrCpX
3bCAhobfIMtYfCDTXFFVfbsKnnYyVP3iv0sbbQJv9oOywMLf+3wdOkkARLdM1kMW1Un/ot9crK46
7aBHmHGgqFSrA1Hbk97nArlaGNcHxNw65XLineu5VwjpYZJg4/8kd32aEMgRwJs6Iv/+cm354Q3H
ALJIeQKOKXU1Z+Qqbozs3lzRptS0BD0jf68U6cF/irD0UTIKDW3sYdRmZjviZfcuZx5vWFRg+ubY
GMGPwdFG1vlmy+NQfxs6BR1KoubKpxwuyIeri9NOTe0nY4raqfcIUnfwyWvKnLrR1S7sXtNm013T
tQQREYOnrXUUxNbGIuBwMMVQpn28ccoerbO2iaSwS2VrdvawG3/6kqFiSuOuYaOlsTk9GITuahVy
j3axShl6dhjv86XEUygLt7kAdotoEKf9HrCMXTmyE5iZZiktgxSAkv2aejpX7vrTRgmtW22zLyRK
gX1dBFgr9pn4hOXtcGIN3p03gl27cpoYZVNSuFVkZ0vV8pnhsI90oBo25EfpSeMeze6bLwfaX504
jhQ5TQXlFAJ0903OWjP4XS7GSY+nexT7eHoK6Y1g+iod8z/Cc+hQi8JK3Q3uDlVUMdks/xHb6Sgd
EyRkzN1VWyHg3alGnjmav5Ikzc4F3rivLP/RS6amcBvZsCN7nDvw1g2nFYcjveuYqvzwdtUqsgYS
Ioy8/I2ihPYjxVTQEtwJRXWMY6Oso44mjNKUyUNx0NbhoXwrndadi1oxMJ+v5RVEgsqZ6Y+0YSca
oL/beVJ6N56sII9Se72frTisANLHbvV6fwxevhtK6YCPTvoTRoNOeor1WwyhjyVGgknTZrVcbl01
o4GGqW5Y/TxJc3/nmA2nLzSjr1YPfZis5FwTikw7SVNUe10TCGMNgkNVdXDx8M/jzzXPJC9R782X
5XkJR/yuBVysGYeIDIxuZT9mQCcrERh0vpN13uJOjreTcGGjzeMldlTHTyK+u1+jBDg8/mbuN4CI
+pgJ20VvYl774G0XqqAoYTC5qmwktm2ME3OTZgWIvUz4zCyAVNPC0tbRHgbXIz8PX8SelvuydMR/
EtLRWsCoo30LV8PR/OAcbMbOSu+zdRRkn4Uyfd0ajBWDvIRBtTm+5U1SIRNL2jhHUsKc+UA3CWIZ
2sr3W6AoNJYzEE0mXnoD59+LEszW2kqMJopQfWg26URLkJlMDJelx0Y4SXRf5+wMbS8gL1aM0ziM
rpUPIxFk498uxyFuFMV8x/y1rO4V5ZriDuRuzU6+bjCc3OMhqNQHi8b+VEicSPyOw2w1pmIuYTGc
Vz6E4h5avQcHs/yQtxQ0D3azQeht2h3IsFAa/3BHe6mLLvLLsVwoiCbtewRkksO3K6XV9j0wD+Q2
znV2TAVZ32TINKiDYrgLWQfu+6Zj9hqkHBUq8RQQEWpyR8MuGU/7s2MIe3dI6In4SQfnnz8B6fRb
cHHxz2lN09Iz/hPpKDbuxXzNYSmDFOMVpVTCZW3ext9PGAESwxHLYIm7RDe6JKWu05h0d+lybs2M
dFwpWenrA+SsmPZk32fV1zfxA0/8DNPXFvuhy5TPNWjbfcN20xxA5fNCmhfOsAigGUTEB4OvdnVy
WcAuX3cP7U4ixUiOFVQGyB1xL1m1FCsuhpl5LXuM4Xd5yowI0yiH7YG9eDha93lxl2cXst0mKfHt
cbw3D9HcFS17ZdS3dsZaClKh978sqXqaHFmXYBeYpaKeujvF2J7EoOsdexFMyexLHUa08O7EiSwM
qq7nVGkyV6YNMVed1v75A9UUUViIcoim5QIvisHV8XP9UXfBJFiczXeDkx72BMvRs8UlNa7zt+5v
nhd7rKsyg7TRPWFX3nXP58sawS8NQKPA/AtXTZijleJFp7tHKEarQNC8bE+Q9y36L2qXcUsPpFro
+JqMarn8kgtEPIZglvsUr1/nXf3bRlJinsNwi3EPnJsAEbk/I1vEBCUjF3zhvEoSn0t08cUkUZX+
p/3YMchN4pLSYNDaysHiSRjPV3x1tCERQ6n9oHSeBSVrPz8iNI5cy0oKFaYtDVO0b8WDh5/uFB4b
wJW+06JqFFuDFYiaj3zQ2AF+esPn7cVw0MbhGsX+EL2xtsOdkeLSuHbZ9yarIDqtLlywqn9Ps662
O9OYZfY22pbratjINUXgVJoVPdA1nK2yxVR9kghovtf/c9lOsBMtNbjR6GlC//GBrAW/f9MUIwWt
FT+urTD9u3+YfOVL+Jrf8aGJa89KbH+MnPokORiAm33cBs7wcDqkvvZQ8k+OAAi6CvHp+hjzHwiq
LUK9H8yt4wox1ntEEddHgHmiS+OKhUiteTH5357BU2lTkF2b0d8svoO4KAavV8aINpnc1w6dH2EX
m3J8s3DnAYI5CZraf6wxbfqVKYDZpZtW7lKnWD73zapw7oQXFRJS1WO8W2lzJDI+YTiZvF1f7r7u
hw8WChT7CrDncjIPu0ZRmjwB8MjwSVeJqzNVhon5MtAs8FKgQxpRhaFy3TMB+sdb78vSLytxina9
ROrBNqyVIKGwMJKiaQGj2sKKfB5OCX2uHpB4i3XO+Txhhxbcd+6fmvenI49I5W6j9BbCV3+8yAWG
s8xdWF5KzsBLyxbMlf7AgBGhG7Hh7+ZQASVYqSDv1KfOn7v9SPxrHL+B5muYlA6Lwa6qsqD6776W
n/h7ipLXq3kDAKmy1o2SvoyDVSYOIEnhJSQjLhCUvEDls92CACkjfWU+id7TForUW78foqrEvO9j
6PzApilMXhAjs2GaXj/mFfeZmjQQhq3PJakuDvqxSuC/Bml3RqyqiaX/PoZiWHdGqaDqxRob45o9
7Vo04Zm5FhRZ5ZMc3ZWjldTMZ/11sgd/8uH858ZtP/0MpRYnXzPZ16+v7Mqk3UOwJiaffFvkUKl8
20vn1IPz930hen/UOCRvP7Q78n3JeVoiBdAo7sQ0vyjAKAY6oNsp5S4EB1wE4kgfe5u8ZPNFr1jg
f+zuIluV4zVIPZFat8yECSEPFdvZqZGBl1nb1zXat6D8cGARupCZPwCcL7wcotkFYpZnLZk7WKIW
NyiEu2P6lvQqDTYvUNMS0Ttadckhr7lPbPdBxs1trvezlqnkcnHEN/yqkJ/RRdPDmQ4ryg/WM1kv
YEgeyb6p5af13wfsnIf3+bYb7Yy78YmRpwI3ytPxO7xDhKWU0r4s99gtWtFfvlYiUBCqndrJYESw
Qxd36OOZAOmdpAnzUlv6Pq39sMSXkiKEIlWMlYik19CVHqJWFwhb+bsnt8ZGl0uWS2jJQZEqiBTx
2qSaOJplUdIrlWpqDbylOINMZKS7m6SjFnZgE6kr9XiBd8RtIYxCwb6TA6JiVxcS8TKoyOiA8E1U
HbJC1OYdW04QrB3RamsWakhkzmb9o9DBlFXIzQdMf5R0g83rZ58wi4oU8VxsMvtjoAFxTW49QrQq
aZ/rxyc5UKhkG8bq3XBSkrSe+eeisfvAkJPMVC1Y8NVP//yO+qgDX9gazZ0E0QtxQBpdB1/OcelY
rbrygYbdzDxgn8OcuBY7csjptIH9OZbJGsik0G/ygnNUzo1ehKHGWElh1P94jcuKFAIq5iA7fHaA
LDt7YFWhdMtChP2asZ2jlNQ00osSNIRZBzH7Ab+23WC/2tz+k+ZByVmdlPirXsX9drISYP7c9LWn
yMz3YmqrI4RETAn2ZxjkVvOAtn+2OcRMFqSuhe7kbUDgkFokA+fJMmDlJxuZ8OFVuSRI86HJjPwy
wIh++bHfMtuhvEhk3IW2XEVJf5SNXwxn+OiE9YRdEAVHW1l7PCOmlYuGkB9aS7jw+H5+2oCUkFDB
UZB6pMz8kfKWq/dLxtwS2YzREt9y5WXj1BgGXCvoBderX7O8388xSxA3/arARKM/EvlL2MTjv3iC
JLMwoo1frn3R8cs7bLKY2Djjf9ePjo3c4PcVTjIx9BjbmR1pH6etdLq/T3DMVMTRGXhbQh5HHRvc
1jqZ53aD8loLAvJHW+YG5TBQi6RUUegl0EkZJPLvjK27M/mPywE+Gxt/h12ek8bJ3hb+EgSXoY03
eOlCQxJcJMptcKkaMHoHWTvq9JRClzzL86YdWLlGPEUl8kMo/K4qe6FfXhDUTDmwLWMPcx6m2Oa7
tbEkAuV3Xr6I92Ku8MeI1yd4AVVqfmdec5mWJt7pkRNpPGT7gkcv5KwhPOjaJdEDraV6oyOrlJyT
TBA6hcbaxXodVxNYCxsDl9CMAAZTjhHwlYNBiuUPpFHTxVgLDhOzjNpKv5dXeZiazvloGS2pSxr+
HEzzaCi8f93yEMP2a4r4MeVswYeKLE7yvLNpbdRggcW36hQRbg4DEe3bo/g3X+NDOP0VD+svcc9Z
XLf9VQBPlnZQSgxg3aVo7sixbrDUPZ81RfY51Fe4BF0a+dHvfhsWFtz0SM9uGIyPlW39ClVKSHlX
B421aejGmMRjNc67ecBGhkLEFbjKOsFS8UBv58QHH5MOiZoIVTixj3QFUXYUAkIfd2INj7LcDRcE
aeijwPpuj6MgRm+s6aAjgyZLtZSIdHl33hYcpbnTJA0C3B21IYZ1LxU74ygBFSrvHPuPwGvzOizC
cGJFIj9V/q+7CQ9MaJiq7upRRVec5suqob75GmgbzeGgW+vx/kzoT+EbzhCszXXI1spdiGNkZYNg
wVBfDTYMCXHFjM000SvKMNp8tZzqZqzrSRbX0tRvx/K6EdCBSxOVZyUK9IiPo+B7z5/tJmGRbTkk
dzQT7+ftDFpkqGkISZcsAX+s3gZR7/gVhaZRwE/MZgl5SMx9/D3Xrx1nE36P+yJEUp5Q8HAV2PJg
ofTYDjxxckXCugc/5b6r6v/GMdnqHC+QPttHYB7JGF0XPDXvvGDCWFmgWrbZtj6dLYDZU6vGqetn
xexz2FWib3NqlnJOsYHVWde37OMDMMJp1QZVUAQusVDGAxtjszOQ0308rzhIytVJQOz5U5OpsghW
SKf3msBFtSqzCv37+iZqm/e2zVDMgLrifNd9uHi4kCYxGz7Q51MWwNIN9tcOFNQY/rVERcHRqZXU
507P8dRDm/BFlbFDXLD93Pq/j8xyyd21gDFt6DZxqjsXAkdqqg/qhBTU4TN4i69U1vd4pgzS0cXD
C0BFRipfztXBISfDAycDxS+GsSZavXze5zcIPu87Znj/7PR43gVvuxBXRW7tmhhO8xNKdBm+PAzz
92fLxQEbQlYCN7k8HOaHwvrV+CgS1VYXJ/VE07xdMkfCKlc3qhxiDgfZDbBZyr4oHLlHXK9P9mQ0
nXV1wrxl0fJM9A33nxQGbl+Su7zDQDdAzTOPF8mLvR+Obw66H9x0stP2dD3q3V7fJTnkfpY7NOYk
KSoqnS0j9GAL9p1syj4durHsahp/vWcPdPw/+A7i22etX/G3OcWIqeemtrU0s0l7DJzPo/wxZxT6
mlQXYH0VUHgZl8MXK4wTbMMY/UfWuiUoD8rVsVuCR9vkhqhLxTmz425CAbfopf7G90Cq6cC+53I/
8nbXkgYVMyLCaiW4G8MOmDGi2fGyMZ8TJEqjrMVPjtm3qDyezcYlyfuY0IkM5PQq6XgqwceqUzX2
j190Vu8/LH6An1D+4sxh94IqBowRahqPJsJSXIRZKtGAk06T1bEhr/TDK6kkrswYkvVYqy44i7kR
hVbH3hpSv2nP2tyUJOtG+G//K+XDGn0B4+IUBoxoa3prk/pGR3Vx6tXJoLOqc6WMJM5IV5GB9ySy
9Mi1xrir1xwqVrl9zi4OEl0JrCmKB1/Fn+8RMkmBt9CGZliqutwRfPmfJpDlgvf67PvXoi9YUc6q
Lu5JNbbhfQaT1EM6PYxfZB+MHCVdYa/XraUqwYZkfgohuu2PJ0cXZGy+eDRGYbF0jB957buOucZT
pFexG6upe14EmZMb/vW2rYijnu4E6dJwriH/6Jl8ns2uMq+ticVBi18U6La1tlogxS26VyyCNgtM
wTMsyzexkBEJSs+mQTTUxLSKtyeCh7lst/DeVwz/xclRmSvIAnjqXR+DO4j8f2MMevDNCbLRbErR
UUl9SjwZkOLRBVo56m5dW6owiGXjIIbWEVtvBnWxG1kFtyzzLEYMVVwV+B99RxtEiWTA7qW1NN7Y
RJiQ6aaqXRLexxk7knUCDqUpMxtDc5QKM5ah/PqET0mK4Czxbp052qgd5sd1Ir4h7M4jeIDbYG5Z
28/5KPvTxrPw8IA+9dmiiDPzyykD4Ptg8+of0X0mCu8WE/ncGEWCuSMKGbPK3oc7EQQLPvIDJD4A
zODiqO+APueYcuMxrbmVeoF8SMjGJoAu10oMlH6qcz8CJNUJfJab3/ZGh4rpogHgwGGVIct2p8Ve
4vOUQup9OyeUnW5UojK3g8Y7aREiK4wTXdFFGdkkn8H7lNJpsQR1XR/TnNvLVC45SEX8QQQFouaQ
QRJxrZnj40Y2beA6kEMIowUHT3isvdMq4UHjCMHxqhmKIiGFoMf82p/tABE4p/nQ2bHNzhjhkey8
2xyYIU0h9ezkYxF9vFl3F82iBPB8oNe7RRpXQAojN8YwpaSw0QFALAnjg+GDF1LsGTrM4OHW3FMr
ypzVxHjizJOjDC25YjE/a3BrLa8wTfFzssANcfziAlf59yLP1rAFxC6S0D6OgaWD1u8l9oRE05Va
6GGxgDO4+PXC4OMAJy4+Qswbaegzwj8VCUcfnYLQCEWUMxNZGnXzQR9p52xmSxib0e1RK3AD7fvb
rzpIspiJDmau+J2g4AUxbYQlCw3gcHD1TyV6+x8S75eT+RZlEGgYYs9t8q5itHSX9Sp+ajYFgBBN
kDI7rQtSn9w1utYB98t/mAFIHW2rxH7OBEg1DqhEKRg4oF367IMg990yMac97+BJX+8nWM+gpcvy
CPepqLRzZm4fxRbidoUpLbdrWh3n6v4ggInG5rCVDSuXxaWOUuRil8XhOM4Kx+kknB9uUnF2IGoT
7MghS1Vs6KRTvZazsyg8gCRriNqgkGKspj9mJ/zLivpohx5RUWgL9CZoMxjKoCeQjS7zXDiqkcjf
7uID9Uq2Vp683id+VvtxAhJqGESCNker2qe+w5q7A8TRh+/P1ic7F9la/8Pz5Po44tteD1nj5wG0
IGYESbNR1124EAxB/mBqXV/jEsWPWlgEVNwhJ09ITfFLL+1VLUJPlNjAwT4tmsDTne+rsRy8D5fQ
D7fj2eNlfAKK0Ur47tUzvxvMcKXjKMyofM3d+iObr9a1uEGsaqOkWW9QtD05EsK0BSM3LH7KNvMa
BRy8tAuyuGuLmsTp/i9AM+5DH6zwLnlEZPG5GlPEsHZ3BnSTvDVtIiscOSiWKAaH3RdOY5ZjnXFg
6rvpJnsBD2FCAN/H8ChW7F/cJOH0kT27EdtM0rw/x1zCarGebiiUzxs6AYIY0sw6rGxtWZiFGNgt
hP+YC1sAOb5VBkggnJmHnImcn8IO1zEzKDO7JvbxflSn7Qv//4B0HhbAecHhatDr9ovJctCKe9sH
c9GPOVVZpM7SPU9WuInSTI7S+DL9UqexnHL8zBUAH44TfT8MXn72ZIH+3J/QLk1TnEz4WDdqzLVf
BR5OxGg2Hsl+h6zHUacV641gMyK1+ZflwTv2+6/EIz608FfHKdIp6Dcp8TgMr1O9zq+5UO32k/WY
AcgMlPlrv3jcq+o+0+UFUmdOrC6NW2UknwGMC0lRT1KLd30bL+9St8mNkUSwvWdu5E6SfTlLcuPu
UgHLSqx/OVMPSANLpoWFa0oN3gPVnwXPMgB06T32E+PiBktupOxWKTWjFflBrGl1uGdJO4TMQ26x
I/xDEHFOCEbSTMCfXIH97DaqqdhILQmrS0sLyR0QhsmWM5x75GCLXPIye5GE3b1hjEPY3rWimw5J
3wft7KhV49N8xEyynW6fTdonDTbCi3b3YJnKrXs0nYuAaEjhRpwHwLiTGX+Pn9D2iep592HLrCsj
hjvBqfxucNcWlzpO4vBMphweIhSjZSWzHQwtY/G/ZVpY8yGD54fAO3sGK8t1ULY+7Ho+83zWm9MQ
0s0o1rYemFyqGT9Taz4IAzeodtcKQ4zWPK+14t2TQrNHpnBY1Pa2W+URFlrkF/fYYcTiI6SwGI5T
pxs8IFaWUSBDKzOAA/uhJJvF0HRHnjAWxQLYjMaf9j9PLXF9DgIMor/+8WPPU/neGBLZieQ20N+Y
DI+WkNHyzvKXfK5gWEcrPDxuavWcBJXSkkt5lE0RJPekcTCyX5OT/XnKsieG7b5tuGJC/+vrIFRN
roMPStK0eJy0E2yKGSGU/mg3HzqoOc4OVz6GUQwlEbQUH+/xo4NDw/24cJR4kRz9fTC2rjWtmCGT
2piIlEPuhw+wyCnzgbP/HWbT6BmCS+AD29ZJasTejxMr+l41DwAowS2gSt5oveVLC40vackKv/3u
+diFHsmE78SJdhzG0IQGwKgpM+1qxN/zMamqhYx9ZTODGJk6UqY1msIhFB2kciLTljEsO2Y6gNxo
t/W4WLtxbwgFbfNvAu53vEkWkm5Nba15xPDt//r82hO1oWDlaKZ3lCBD/zB8j3DJT95KHRV7Shlg
Ux63+jn90r712PlhwfH3JDhxnFFvFr7xY37PG4TZCkWw+BASQSfdjTs1na9TQ15oA68xn6WmzYOI
8zgT4sGKqLWUp3QVAo4wZumr3xHarP33bdy9P5Ypt+jQrFK286XlS5IZP+hJB1o4vMjn1VCridB2
+XnZ80TQg8MxFQgP/le5huV8Hk9JwApZ9ZWWJSCKQrpp8jw3Txvo3aVPl4EB3OnUNwd782vlUxO9
Y9rqwJ8ZHgx7OxQ5JgGeCj6NY79cA5fWXuz7w9y9VJgqHD/QgI3PKicIRsOVyGI356b7bwqIJg9B
Uoztp9Z6Vm7Df6r4UXS1EHPvczv1j67rCi8zcehSrD2XKXLqJCrg86AbOX/tto0Q4CUjYjAW7iUG
STuxRywhnjXl3AM9Rqi7Tx0CEXw6brUJ6JMjpb6qUMQKBu21Nq4/ZVlTLM57s6lTeU0ZYXnfeCbc
wiioYD7t2iFDxs+jHVNWLKkesUnJGiy8wX3bz+9mY3htN056j8JM/aGtnw9YadeTe0zdtJZXQ3SG
hf3I6TJNp3Cj71jQqHpWdqVuZXTC4KBtnnuSo5nGwLBDDs7dS3jgBxCpDqKoDv4gLZaju+/G+KfU
ZnNnA4Hy2Oh4HHVdtOEoaOUH0LNqxK6545aSPx2iYLpVMCg9HIC3QXxPHLi1lmZ3/PcK3AeTC/MF
NCgEsd0nhqiuYXQ5FQuwOMQO5RuyuZEUSUHD2OHWtSN0Ugl1KUB8d0+YkW8R65zQIFI7qDjNhShC
ACU56O0YKKGGn1p3Xg7Og16KxwdA4s1uW3RvNQjNKjFmDFcDxBsJ1XRNttXFD71Sul0cpZnuwbPk
mJ8+LPVec48uZQVxs6ODJdmlBPJqCw1ci1G/IU4k4mhftuv4mgX14lSOjOskXpURCFDdVkPt+kSi
fGUvJT0+gyE8FNOlPkbmdZyhj0nGLkJf1W5gJf1wi6TFiXycr5u2q3Qrb4bIQtEVY2Q28t9Q8gTY
NhSdLQiXkQNkA9mLblRKRxfdBhsFrNvdEpUjwLo/i4HNVaQaUsGY8AVNM6LEBMkVVUCpjVU/OKPy
tKcWlr5j5JAx8N19Wmx2MYLJv52HE8NMtDy0JVMkvVaEDD7K1h64Q/THULUirBcmxNjMkZ2RB6iM
ulbdUj4s2X3gWsEP13vfHqARuN5bASC47wbuZuKEjm3ikTtBlDm0tWy19Sp8aVWZ4bUtCGPCLEF/
Ce9FLWiBQGykZVYUFZ54Pvs88PEOzbJsTs8D5z38+iWgpfCOdTm3jlHlgm0GTElbsjpzdxCBsQTr
9zTIPwD2QJFhcRSofUDiXktRugFkmK8G+PyrzbkpDkIdHLjdVTgQYv4A1AwSrbQ3HSUZR67UPhyo
wDLzXfllgtnVyL3ujh9yLzli7RnDTk5P/+JXjG4j3jTF4m3AY3b6VvzopMWP4Df5DXjYxmyFwjG3
oi3y5+A+ZxgsjzuKUUSilt5caWamDdE26Inf+Ao3ISO0+OS3crLzHXXf8T0ItwcK5bSy2qR2uWjn
uBfINLdPvrcEt3YrzWNO2RBEWN/qSclcoMfKoasCjGyp4GoILMN1HgHYi9VSBbCmDUL8300ronAj
QBitXV75+D1X/bUq9Q2SssetoFnePptj4+wXRc5bOQVArAbeO4jWcuDnF/XKQe3BGbnLyBkXvn9K
to6p5P+K1vLnq62/n5br+mbak9ckVgWN1cAyhxC0ADxVXT25ja/OcjuYbHI4SurSjrtln5+NlByo
+iQH6fUmlnv/ZqROt2uk/F6BcSbn7yNjNCxjQ7mB1y7RBPpdO685UyWqAzeHH0/6SBt8JgRqm54Q
mwhZXBSaEGzFrFmaf0nUm6dfvmtYzp6kj2PI4TKElbensFjJ17gvRorSyNYqjw9za1Ca2TQKQYZu
F6guGjnXz0CHOmUk2cBkt1VahAJ6PuYFmPAQrMV+B/A3YhtZRkDJ1epaXzyJuJn7AIYDHCh+BBSc
vVxruiJy6USKpoNFeIcck9x140YUQU2DEJId0pealNN0MOoV1Hlcr4sDFfDULH0ijJxZMXJ6KfL2
CzUDEXSvDRzvm4kq3VrqtCgMQdNxYgeEY3xPIUr+sLMrECxqDxObL86/TlsPCYRB002ifKWl7oWn
3UGztAjwMsLDk4xPTuUZZW16MvVMSfGCjk2AH8iGUzGQ4QkMaHvQCLHn1WnywvCjPMM3T97yzOlw
hpMiSQVgW0V8fmB5blpaJbUNk1dZHHvzeYI/b5UzsoQjzy7FEklzaRo9p/uuufiMABlLpLM+O+u7
NOBkfAaVUWwQx3qT2DNOrMT71Y7VlC9yuhaBJxJ1zSSliaGzGTbp3uBSX43h+3u/jshXudu9BYOm
qKzOYxsZf+2JkHmf2rjfWNwlO7xxlvpXm4HHLolVYwFekGFPz6vrwokA+V76N7h92eWpHTRK4tTH
UNu2h/5W3v/wM7HtPqg2DpLlP9H5jvdwde1x2lSm9NNuMWMrqIFVzNmIZB3iu8V23yOM/V2iH8BG
vmDnS6dRPOzsPmKsz+q3V469bPGZueI05Lx5OGcgqYIrizAzhyg7GB3rIb95DQugruyuUp+q4ILT
9HUvbgckB/LbkOjBf/nOvE4hsN2tpE8e8G9axzT4RWADVa1E5XLZ7VEjxFj4AFfC+y0hI1BdczOz
GEGHMPqIpVsWQFapkIFJXy8DrHLxieaFNj+iC9GSnsC1GhIWJ4yALOMmhzAALEckdFM/j8JUMeV2
OouFg99ltiqR4baBUJfTx3rtvA262jPeWSA6iQVO1cdLjWYdAEpGoNUotFPcfuOlSQoPuSZcuJJd
etxEPJwjh8yxewPScmmyJyEFiTDHp7Wc2x6XDSH2NJD2t28d7ntnMzjQDHLwn7K+Dza9GHxGSeDE
V4xvyYUYMiLGts6Lvc+oxaFoQIWD2YusclzBYTlVWYe3O8F5LD1+e/eQq50XL0wkSxtybsbFT1RH
yPpdW3qTWAJnnhyrl8FtmYEe+UoV15ZWHJCPFJzlEWP/h/5V7+UiqHQ6ZGmZqrYHwgno36aSjDtn
bejfcLZ3YKQvw92g6jRGHZbXxO+2ZPAgFLlBSybSZz6RohEMdCoePvJhbiOCrfJ+c/oLwYOxoGjP
X4g/OJeD5k+hClFT4mxuZg2VyzfVX2HvNcBF3JA99JupW8tVk22yaZYHKzDAJx3Nx4OH2Q3tFQZf
xGZkpZWV4UdG2H0n9i4OUlh6F8lKz5+tUlIMNSCOyPLMgzuxkF72oSIy0ftxTL+wzt7rLZm4W+2J
rld/1H+VSaBvpdK2BEfxT6XhEOpnicNvQKgRg9vlQIJbkNPHUN5vG97Wd4Rq2eKneLavBewOZSHA
PFxVKQnD0jxGDRadmxuYyXFZs2B57d4sdR48d+vEeyHC8koaA0LD39Hh3K/CN+xOWsliJ7Ed4Km/
reynHZHobpIt8VzouhjN7HGSpwZpXYLOXrqNpVxeF3Detuns712HOtGqF9WoS/FcoZ4wX+9nTxV/
qZF7fw16sB10NZDSkPRUvHENzdnSDDNKObWqj811uq9hec2HgJ/VFMWkTkOif7viT7Qb6pporg+t
4b6dq8C1598MZvsDs5lS0iMBz/9OrgJMXFDfronjSZZ81Hu2xbUfDkLZ0iamUb+G9bg2PnmqU+yv
ovnwIrA13F1eIvYGjTfHUqBM4ltx1LrGpz3/25zKw/dzmqDWQbOi1cYLhdFyiMdnsdnXimlpQTIC
tP5FZKePn/weXnuKm77qRjLNYEnrjKVvW3GrMzwm0+jlNKV/pm+1T6i82a+595dqmHNYxMG/qy7M
lzZ84AwPW3PCqbe+vnXzu2+rxijBI8RsFMdvgmu+migMfwti7Qu4OB4RcNRK9pIvQPqtTEUVZXHb
WEzhElSMGEs2Ns97AA93w0B+WvxckQzNUb+3T8KSXUWNFYXmzRs/y+kJebINpdwd38YbU9WH9KUm
sICCxrhjORRktMJwvorD2WZ6HmMovZxSi3jaBwfxDdl4HMuvkimbwKQrA+lFulTZIpRDCzHEP42+
oemNePeGRJa+tVW8mQfMLvd72/r6UScEa9ewOVW4mvADINgTR/7uUHbXWItADgpkPM4IBqYQ4Z9i
hHVU8KeKuaJdSVY7NEtA2omMEZBR+cdD88nKzZJmJrkDVyhSJz2D7i9O7YClCCsJ8OupjZlSNCVG
vNSDjzsVZTWgbI67hnGxtuSa2XmuOlqqx8tAYwK7omNvK1sWniCkr7XNlGr5wjLwC4rmfjJ3IFtc
R8/VMzbc1XdI+OguUIgJ5HNtFDK38oZnpoFRVJx0DMtASRxN4AgN5tWkX6ClWBiTtWInbfVOgYTk
7E0YmlRp06Bl9UhfathCoVXTZITinlg81EpUMcwHP5CVg1rC2DqKZ1dMgIzO1IgAGnZTNhcLVCST
zanOHLDCHFHipjZ52ELXIUAJlMrzok5JtFBLFhTQJtnxsY91w5mtod+p56dEdfa6bdHQHTXnuOQM
Th2ShvPPZkNnI7zoSq8/VifJOUu8BgUCPP+2JVOWD8E3ALyhKBNZvYQ8xNimrRM7J6VLO0ge1qu1
tjOy1qYuYsRrwbyZ0xURGVT9EvH0DGKiBF9AaPiKpR3ZX1WaSLXpDhqeXkdroGEtwQWXglfy3db7
3tZqj3t1H1R3C5hBSzjLWXNHES/j6tKmlonoS4xHuoOem4pexx1r/jcrtsvuFIExq+A5cacEkWh6
yrKd4KpgFHdvnzWdMx/7PX4HjuuAZL0fEU79ctThnASDaar5jx7qCF3SVuoNd4gelTWWtRCW3CsE
HYT6zmelKfp5/dsmviPwUVXt9a53yLRfKAVOoZAW9DB2ZjR18FQ7a4rEBMQ4aCaYOv+p4jCHhpXz
M8uPu+SHtiPHbMwwAhxGAAnXBi8kHQtfvOdZ8TmcNqfAuREF8GADlxCWKayELY7e+uB1j8DT29AN
gzCkHhXBxtG+oXZRw+Knn2tAQq9FFk/2aOtnKlzWHRrqhSXUOnir7P+5AiW0vUqzvWo87rgTbSDy
q1Bj7775WFThdq2GNpZm9CNCusJbaMUjKJZurWc6VlUqlmsJ2YGmLJe0nsTdAmWqrIx+ce1Yx7yM
4NbIOKx973RgxrHP2+/o6Bv7VAmkzRvmw5rQ1hM+P/QnfUkaqot72WngtQFPuReevD98cPqRVmun
StUlLpXqBI1YPKM5FkA/KvJgCqjAW+aSmMlM+5X4dM4GwldRQIKKsZNNWa/GJdtb2td41MPWpwsO
CrnYpqUz0uIRWDzmlSZ/8unQh91sP+ivQlE5SDcusj+JUCqA5fH8QOGzhubG9IfY6R/uEB0i8Bim
pYIwsEK6BaBhPsa+AwCKKnQ+xQrfPbcGnRvrMPlClJIAfh2fFfSkqjA5kN8LjRJjFcfA8TJ0yPEL
p7eN+Mfdl2yWrMzKNuDL2EkYBZ/bAlWWQtvw53LYGnHET4eyY5hiZmVvjBHs9aP+Udo9iV/NH8cY
N5LKIONun8WeDSuGRoCKeaFPckdBX1kW63TyvrcDYLRZBdPHrAcKM3BzpqPpqidzjazhXhyjTlhd
zQct79SwfcYM6rZ9JMfsKtAIiWr0oyPhfWrAaOLzl779YNT2gv8C34M12CoisQ6KLMZv47uBb7SW
hXAVUqFzf4V1TgmntfgKcrKzY3ohaAgx8xSTaqbzPkx23b0dCvDE/JUFQD+ce4JWbLVq/5ihEQSh
xh0e7hsMJJHy+390ylMOoI7yXkFJj9TdAgm5C6fgvSgq9RQ5Foq88Wvwln2vQ6OV/bKinrfzYurZ
Vb8ezA4N/c5+LLn7whcDB9c7JO4AyqS6uRX9rQd3ztDrPyD0lgo+gsfKuMMFQjFjGfI7expoPihD
FzSLqNydICZH/Nf+FrbrZ86rTuX2UoSUgCQgqlD3o5ZYZVPw6RGC+B7rnWcyskXbb+3vbPyQ8k41
FjmUAPTHfoz+fC2GM5YWMcdErGwHjd5vhKLo8W88XpFHmiqda8wT1GDliCoB8POpmB18awTwiFtG
vo/pdDf2LJYB56uO7SS8vBIMYPU5yA81W2SxoHZQFm3a8km51hlfKCMI3yAiUUiJREQyzC5cXeqW
jArbyyQoZ4qKIRdjy4MxGtRfWnEFtZknwBFNHJhBqoNKBpDEo6TCaZdkBiKJREW1l1zpcjqqsD99
JsNIhECHlhqbHEviojxT67GVNJ2vzUxyn4gCnJgtlSKB6FcC1q7vwj6sKFtlKmNSI2bmCVOYZDsX
9V09JPuGKMSRosCmHAi1iiwOWPHIwDGgd2fS9xTQXNJvlpijMgi52Bna13dVM8fER59Q0xadtBlF
SktXbfbcXHQ42nzw0DnQvGr+PcFef6C79FPfef3TtBYckC+Zik6PrQl9nGFEyGsTN+Pgc/ZWdqr8
le6/Svvpb/rHA7AnDMOgNmjBwujKC5IgNXK15QPdq4lXCt5eoB08VfzLnk/uTui3cdMpDc3fGFCz
X9K7YnInFgw6xUzojSBBzu4iL2fWPzXf1H+iQV3TmdNcKwfaexWS6Ltll/nnKQW9Ko275IP/f18u
2QlkADLCp+16PypHqtOA80HsRI3Bw32imbs7PrgZ4fcBJmYapR7aoEecxyNPcbZ/QECpZh7UHTsG
b6jMkvyhR27lObyn+icB1p/BnvINEF8B692JPftbbGNeCVCM1Yo7TEOj0SvJfIClCOY74dojWOvR
yECWILEnlcaaHkQ9JL+W0NcMRPVIEwSw593tjG4AoZSjtMNaRd6gD5to5HwUuAyON1EwPY5+oIBA
jHQw+CoPbWwmAV/AZ+NLkffZGXZHqsLxVgYa3tIi4xiHnNxhPdkzEWcNW0T18g5mv0SeTGe97RxE
NtJ7BLugmtN2SbRGw+9l2/4rSas8Lmwkbf0x1yqTi8vi95umgJo+8A6HUux36viTE9QqoKPS7aEv
I2IQQHoEgItvnHqUeHUWymShzT8yYOdg80gYYsIn5qtHqhe2cRhBzdLFgM3OycZqW0p0/1BLQuxN
4fyysYobeQHsOltP0GnlqX85I1zDExx5U4bsSwVocJqUgwozG9dYWkfd7nqDVFNBTJ+V+W3n2KBO
XXTDX5dHf0r3uBUDSDWSuxCvWqcLmI+Nbg8W15gUByjGDw46P5fu4/E7opxY9n/cmGv8QCO7WIfL
ndPFuvc9OwWxgkxs8U7dWUZKBc4+jw+KZ+WycuryG0XYUIpfh9UicxbogVpwXEt4atgYHDWW7GAz
i+VrFmwVZvZpmlp9U+qtzNjeBB5iPP/T2FnUaJrjT1n/0P2rlaU6PvmIjoKZ00wS4+L3enMSvrbs
w6qdfbNmR1WAUv52Gtx++3F9/9eb2zydQbDfKHNwGOpBVaBrl4aRdz5iS0CfNa2tSJ/WVWNw8qe1
FROnSYKl4ZcE3PcHYLaobkEytDg0wZjwenCsWbKaxejFOWKuOk9M9egQRFLw6S3tW0t9V7kiBTS3
zwcEU5ZJwd0pC3+sbtyzw7gyOYcLmTIpPTabq/FNRZ0HnOQx7qOLTUifuKXw7p9hK3zFt3GGJMRD
9kdLE03HD5iEiuuAPw7+9e3oFC7BqmsxdFffn6iTSHz9beAN41YPZ4waqs5Y2tuqqh7aG0MwzCto
aJjBK4K+5xSXg/olqqpbRZco1Ue5Zt3D2s8tuAP2oRF+M2MAlyj/MZJG4IbgW7pKR52KQ4we4V/M
hwS2LHpqMx7kv+eUqFLgjPskNky+RRjkTR2y9auZSQq9rcVnetYJmrlGkdBS5A28UfSWNQ3GhxLk
rokbH6GWLSqjrxxiLK8L86QNxgjDKzPlktwrJVHvjHn5kCoa6yfjrLoVn1PKyIz3WsnLuBcCsL8t
W2KjSR9q/FhcMPCiyLeNhuG8wchvA6jx4YqbAoENOGUsrYqNxRjCklRQBsQvC3AzavyD3QaafT4k
xpaaGi474ITHbfkUmkgyI7/kK3cRccc1W+N2Ehauy9OMR2cjmHU4mfj6gBBRi2+wKJx8VX0zSHv4
4osBBC/VeMiN42VZJFfSK6g+Ul6YzaxfJmjyDtmMhvMZ7kPOtBLaJ9SLF3zG3jCRLx9H+U7Ga8Wa
uAZ2XD+5hTO7Akt8zvse0yunknp8RjLeG+d/3cKyCueeYipgPOEfVYZVtGIEVUecUIzlnGsiBhwi
ka0+iwJrPY0gr4rAloysbUxivA53w6ASeUgrvgWbMqQ0msTqEBNTwQeJnWnW6Ay8JQlfvi0peK7n
0ryhRKwNxG0dCFBonPdr1gqw931KT9UrSSw7nF7I3rofk3GJXp4elFHyfXzT2zWeIXgASH5+vqLE
jBB15mB9bqAV3oqLnUPSzln3OyFgjEjAISWydeWecUx+YultnQng2A3uXH8M2VO+phIpXtv2YqNi
hkw1pwkgeUiKiaXJKNwd4SrjjrjtJSVJIZtutzNSvM9W0OaoN3i9C8vtOJic6AkQnEIVuUSQDRzF
ZVzXpFsqZEPMWuot5ABL5FGJhJ5QfA/jIwyujph/j/s6mrubuhRJ2gZA8h8ipKDRSL80BPnQZOdz
V8gYs3rvOk+NyRVGomDw7xY1vW5Dtlb/U9lnIgxJyr70yn3nlYNfF51BcK/SgV5n8DLTOCMVhwM7
MtDyCMEafvJagcZplmoRb5ZX1OyBiewTi6BOfRyeqbSaTk9IJI5Fw5XnLyxSeztKmlq59RcKDems
CiNUovglqNEEmVGgZXG9K5/kfoRFvaGDleUIFM6MVLvUfrLaDzt84zGfcL2PBeOWupJKQT3Mk63U
+6p1zhZxWbXEjjnlGlYZYfuPOxxt7JHuUgNdi7KQQlopZDl8wZzySqv8Mh3pmkr1StTo8E8OoKpd
4IVHpOnzeWUNdFHH9FjC3R27rEJtjeQ53E1kkhHZ8zZ9ZO4HGj3Gon7Yj5gEZ54qwllfd8nELqvU
n/tfVqjZyXIorSsrXiE+sJGNKqJjKToGOeJHTi6lorzOv0obVBJ0FMr7sFIJF5wrz8G65+JhONX/
Nbu3KSPQ6ejXfE67BkMUgsprh4VBymF4ic7XhrcuWQ+m6JhFxGCpw/4IgoKfvxTMiWCM1p7oTAoG
apJNKKcH6LQv5Lc+0gjmVco527bOAUKZmte/LFClMsnaIZaM2GZjAaTprkUW0/Rn8SmgbM/7oChJ
pw3vc+LWm0Z7w9TgOgDD0s983K/xLOoz5qobPBMLK9iPhWbS/CIFr+VO9kxAhacJizaCbIwWHzZ1
NuVsR2mqtXLHlcPLGRjQFPJtGfSU7/m9cvN3zx+ix/1iJizAA8f9wLTu3U2Fw5TW03aomknW5C3z
mdfm9mUg9ngTUnqPyE8942/QcmVTJmv1zxBpEagQrnzau2uX3BoNZJCl2Rh/SAFyoA+Djpb7gQ9D
4psLpRdanOw2dAvy5hsTc6heJeCnXJDEaKKuu34hrOkfrbT7kk6YEGF6z/wKKrzFm5zlhw4jw0lA
6uKC0juikolqH8EgIMYPXM8GAQY7XLeNBP+ihnr9gbpqb/Xu7ungaD6YHcxzBRd2sqg/SIWusmfM
H1eZ0elNVICcZCnuuoC2yMTIsa2DmPOuQ4t1jDLAS1fSpzxBn7gLPrb4WiMj4c4u7eGda4kzwAHz
B2/FiGfzktb7Yu7J3Z4BW9NE8OWJOxD72gQ2EUnzy1nIPwBdAmwjEl7/WLuaM6qUaleM1qR1O7sg
Ew5OYM3MyUw0cfPQMshM6jMgFENhK22fH9c+0whDpjo0R4gg/z0O5C4sgkTZGA35KBTgV9vpa0Tp
VExpj8ebMGv40s6S2j/mAgyMrUlxXt7bJEwFuDXan01rxjIYzQMoZ8Kr7FAPn04YNtLhbk4aN5M2
h4KKh3cuEF4De2Bhmo/Zola8Up28UqiwWb2MLH7Y03d6fNAqaJnkco0O/2JX8fEeRP61lL7NIm5r
YFEuMzVEau19JT02P6ug2uquzaykp+gQUx62Fi9ju9L5u5oC3U6R4dSiQxMAOOJ8F938Uj0YFGtv
hKz2K3Vz8Oo+OtsxceVSJiKuXuFtTg8/BUEQtO2y79I0BaaP7hWrL+hdQqseR9b1PZFrzgJNu0R7
SU3jdE6/YVpMlziGIYJ/d/I/Rdu98v6Di0bATYYPUR4l9AqYAZO5XlIgU+3x/GjNRjdxTLHiyVFf
RwnZ4Q+a1OQiowyvMro4FwUYK4kZOF/eEuPwj9azsyBPfIIeeKdKKCdzNQotxZfrzfY9KJ6MaGbW
tSmsOy1KHDknRbwDTy/GO8WeuGYvGgWz+Xv3BNwD9aAO4D9lPKIjyV2GUBllXu+5kvCJJAJdFNXP
ixGtlkoQZO7igXTFZbDnwXp74QFtGAJsGwJFzKQLFZVa9DBzuiwHzVsK7m74OqsiDpqRZmt5yPnb
x6ZTjkup1aXO+Vg2D1SbNvknvM8D/THbL731/Fvo/X/LGZIUzcYupR1Roa2yGZMeReWpNCL8MA1s
QfmF49AvgjWxIWFuN86zIJkMXlxwL30UnsDNeRiftGKIgHmYLPzMj7vlnALZatkpR7/QOLu/2TXa
Do6n4YXKSPQ2sh3I3aObYjPyGFxtTKx4XD0Qk3Adoqvkac8jWoSlyFHcHc0qUa2+Xq++HosTgFXb
zpWGwn6YOv4HKiQ0Tn6fK+6ryY4nav73Ng24irCyZeRhUDmwL7YFuaPxBWW3204t80v2uITMjxGF
eNaU1lujcJHd69hMtjBppHKD2kC8FC8X/1U4BkcWW9G64js/0fmhuSqlynePHm38jwTu/g06uskR
2M1CiEwNKp1rl8xwcNrx931sCWQ0IQQLRWaKpQXPmK6arfgtF+WVeo/om5n5ZZThRUwD/ydlmOv1
vGOVhz0Z5HRDgrqmUcPwR49qFK4WFJZwTVUEtGx56U8eY7989dlvgs+KVuHYBYMAFxZd/EWoDFcj
Kx7NYaqzEPTR8cdMJgqC3AGPNnZUtSv7VH6ZHDnls5uTJVRsy5AKrC4YkJ2rGHC1PvTIJoYFBpTR
Uz7StkZVhSjBw7GbMj/RuSjU/zFpPIi60Zix10msImhA2lFGJD3K8s30f7wds7Sz2ka7Wdvo7KlW
dtzvA5/SvcCvGzK2CWnSwSolY/bhGC3nmOeS5EGzNz3/j89U+PE0MrVFdLzJidbLUNe5ZvIc4xLt
sLbHs11K2AUKqB2AT7gO9AonjewzBJgzXhMJBAS82tt3ol9dgQ0CDBuT2V/oQpXT4qGgIuTmJYOx
cBc2td/8Figo7KudBBlOVyaT4S9NWjBNQuPN88o8D/Woz4wRSFqqWW2WB/cPw2+/ooKla9nzLJr2
gcng459ZezCkApSUuk6icyHprItnQN0v2xLP1jhjp6TgECkQIzEpiGT/xU8KjZaMP0axAMNH/d/o
6IMnGCFC0MOwiaTRYlRtcuNQED6QP58W/fmsuKTnp+QMqBu8doXwyL4PtcvIyPDJ/zk7awtvsWHR
tlly47SFA6ShMIHQy6WMGNY+Z4NlWQk9jFus6HBzh9noL3FfThORu7vRmwOvrQJNzF7mB2hGnzUa
RPKV9to1EwXCqtQ0CieWvWLwFo2da8INVGe1b2Ymk5QklfOCPAd/cLGIlR4R3WigtP/3JsNMmcyD
s7Yu3B0S2amIvVzPBDs+uOg0i9suuVn9uNlP1Ae0cOssI5TunzFc3bG/7R+Y4Lzuk6XNCVhdlVM+
RG0FAZUjRKrnbEqBhf7w3XSUNxEnCPVDqisGvMSOeBSffwbDvcdI1mF2toOeo0a1i3ssE35uie1l
o8+xNLu2OssYzYxbcl3cXxreuaDQ23xiGHP2e/7pp7Rm4uo/d6lG1BTXZ3BxRbIJzAM6Lrb7/45s
Mf2OYy4/Yf96evrM+WXQUvJttYg/0z6Qi1dnexzKyoPPFNskEci8GQ2zB5Ow+EoKWu0R/85RxtIq
AQsX8yGELZQfqBtcmbBN9T4H043MKOt+d9ZQ72IDv6LCDnfiarjNsi2z6X6y8ftQ3Sjdp0PWiCTX
UTL6B3vSJPUihM0n+dNpdAxk281XKZe71kDBCJkUel4VXB+wzBpUC7mZsy8a5qLBWdaeItgTYCiU
zIUwJGOglHz+ajq5GywTRFXZko7v7JFc5jS0frPLWDNYPnt6WoaEJ/4P5KiHcO2fhl9/tQxiRmw7
xwNwNpvaCOSyC55f5GAeEM0oJ3PgIZ8WyNPDPtkg6Tzosa+GYAwP0mN573hq8bLraPB1v5ZhL3u3
6VwE0+v+zW+GVXaD4aTpV7hICyQ7MZCByWbH3xa/GI45c9udjRp6exj0lFLIWpSQKUTUSI/y+aTz
OCNkclYt/PdT6F9ZjBsRH1d3INPnhkk1ltsFdyvcbjrwBa+Z1tOkE4mEyuqSZo7sl9FhvvtEJywO
QUg/C9c2jd1G++YBSaiJqzzBBUiZBuuzTqzpnejKTQIHy6Np1aTb30j+DqrZIQ1qk3GdRcH5BbNb
+xUvzxl6GPTP47ZgOCOfJgBkSHY0KONlPBxI6ZpB6A7hx/w6TOhVJ/B+YeVMQ1Oc0uX0Zg9br+1j
Lb6e4BQm9eQ9bK4IwGfj0ODS2Mh3BQaLsxyLikfco5Rwf8GJECZXxl80f9CqQe3FK9StDqw30nAE
IcTceG2IX86P9yyZGCZIuum7mnp227Ioc/FmFJ2Tj95kFemAWSXqzR6G0Ir0VUwTH1B4rnlF9Jcn
MWszKzPQ72SmYNJGTvvP2dsK1r/bN/8UcyysW6NmT1u+2mMu12rwCoq99iaCscfCRxUJlhx1IV0W
dWXHY1OQbIvFdpjkvPJxyeHKevxaRFv0SOpYaRyzKfg8tr/BHM3ZEVp82jYO+GVlPOhITOgUoMKa
q7WTzwdCYoEmP7f+zUlrCHuj2Wn2Kc081G8HJ1QbfhZpRHre+7KINPRRXxDHAAwmP/ArcFDwFmBW
TSpkliw5iPHamMQFxko9I2V3AOaWxhIrrlbTog1OQF3EZGjnWQzVaDrtvcAWzzb+fnYYCuKsctHe
0+4QoJgAXVrrku43VYczG8EjgVyf+zgWR9RGjOAwFHXgy2XnRChCJahpra2MrzbvQdApeAd7lW5P
e3IsumogNO+6HrS8LztqD2pin9HLiCyHR9nKIWlL58+dvXbUgpnMuXaWNzT9w8r+WSxZEjHemHX1
I8zJKTQX57hY0CJtzeOPGDB459pv+zgpoEJuUxF/xetdsy3XkWdV6bDiTsUJjsR0CagfCdMtCSvX
iZjSerzhzAA1rcVk2Bf0cx2NkVLkGgTuA/bwVOVPT3fBlZBvzgTyAdfZmdLXLk4QMYRWfZ0g5TTH
7Eb/V/ZF6VSoYH7qEHXj0n1/9wZzg3Ln0B6EjmRv3fnclt/i8N3DNpzw6S1DcqQLU/SAyEeYxnEk
NgN8uNjOraWaMksT/+GvhXzc2PBAIXG0i/qiLeZq8SvGdqHfuDvkwDbhtUgX62/TUX2WExKpYksw
8JmojZtaZSvtUkCkqmJDxhjQ7AdKe0dm+aTjkhlkeSwU4amES8FeTqgbmsBC3v/dJC4GhwN63m6W
neJhNxHRhQIqGKZJxzV0v1tsmiX1x/QYItBmHwKHSh3OdjwBcXyX1FivEIuGYGmUVR/GeSurdzEE
w7uWkmz2BceFY4y/LtF/BKqL3qwx7NAWWYrfXSztTnDr6+Xb4PbscW1eAL1MbtaLfZsCzdhol7IG
1dkWLh7Q/UphMjml3/blUp+dWmjxfNX4v8q08vk8UhZIK/+v20g7a4EeQvSHE4uF8skcDYwh4c32
0lfnrAiLCnEaiF4i662t77XcnfJV9LPrkVHLjuD3gXnYrpdgJRXInxWOl/Nk1iSi1zhGQPztWc0I
wTHtHllNsv2Xz3LmofDmugIdYn11cDBXpeNpBBFlyJmW3aCHZxOUZH4qDPTXbWMx+wWf0m6tiUg1
KBNDKFo8e0eFt0zWdkat4k7Oe62gwY9V9t8pcFJ6YBKbqVGmr+RdJ4YRwJg5DuyPlTeMEwy9rDEG
udrkqSeKakjiPsoZKqUKIgjKUzigpDJDaynfE+sfK/e+ddoUrQpPfdcabYRgQhbiy9ZMo1+/P5Oe
+11RgJxO7rfMN7ECzmEzQbpG7x2O7+T9O6hlXcu5SvL5144gkYvlbKjiHi6HiJazSI9Wu40PLW7A
Ztc0a9tx7LPyCcjiiuj5hJNKIndkaFuG24L/QeBDXFYD+m+MrtrXc2WwINclj3oh4oDjd52peRp8
dDXUJBuSxR4sNlHMIqP+BZWwEaBKAJRpdK6OhbUuesNXt+Hm4GLK3g4gFN5Egy1VFtnVhnRpS+A/
IkURsf+18gjsdd2Qv3HkRzc9pAeJammlXT8kEwRgnKOIVnCcgK27DPhy7fdFN/rPg2W+Qj/SjidV
6bSnkdlVfhLsVWSfet29ABTMOMN4r4LP7DI9pVo0XRflz78HrDfN7Op44Sc1ZKp9xNGDEGn3/rY8
++BsASuPpzR3pqC+VT55wmoQnq9b5KX7zPbr+nVy84Bwj40XQr0WiD/T8e5nFI+I+eqZ68ltmccJ
efYtiQwp6RlLLN5smWlSJc1sevdN52GspryP3lkQgT5M1cB7ojM+so3kfEJa5Adc2g5pPzjYwPts
F9OyKUSONRO+wuyfn0610UsZRdaBqt+9uKIt+juWwndbSHaWvXHyabQf62rWU8BBJshmV1ao8egA
qkUXYuhFSsclwv8i1dDPIzddU6I4LPkOzLaAjJLXHit8hXs7C5auKRRRYRih/+ZY++PMxekcrnpd
eJnQWqjcvXZaiTP8/Jb67Db/8xuZnwv41KiAGqdcoRN4RiJdsCYFBH2JHrrTwIJENcL+XL3M4Wq9
tjhQNroCHsRz91LN7zf1+qN3hGBh7OpLoTfOmo3F4T2uxTo6ARfj8w0NBQQujeF1a1FMX4l/jtwk
BgG+vzZ1i2PWehgd52Jqm50AU5GGMsctEPtrrajSTzUhZUH74xuIgSF4PG0a3VMcqdFHE/MLMsQU
sJkg66PdvWq8D+KErdFucq48upTk6HZPe26+1w6oT+XEB4KgGEkMdZAwghbVFbz2FOfiZ+mjM3VG
ypzgp43W15BqGfoiJk/PXKCIDqxbVOMSXO+CSJgF1zZfitnLQ1f3iBL6jtLD99IyzGykBEFpGVDL
5ihJdLZhU+t0TWoFz08L12aCj0MXQDcZuAQbFKPA7Rpibwn8+gLnYdo56Nr/O+tbLysFBgIfEVZS
WAzRAhGP6v6DTKHP0c2gdFJB/IAPGpe3q/FE4eYVxhSMw1dlQBC4N8o1s6K8ZNVYNak6HwG5nxI7
Chku2d5gDSxXcskCeAaqEB+sHECoYiuCJPsLkPDr0JBlt8PKYmYHENwTEFRD7cGfiLrKKH/qr85Z
dw==
`pragma protect end_protected
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
