       /****************************************************************/
       /*                                                              */
       /*            Platform: ic_shell (Cygwin 32bit)                 */
       /*            Compilation Time: 5:58 PM, 4-Sep-14               */
       /*            Version: 2014.0903.eng                            */
       /*                                                              */
       /*                        CME, Inc.                             */
       /*          Copyright (c), 2014. All Rights Reserved.           */
       /*                                                              */
       /* This program  contains  the  proprietary  and   confidential */
       /* information of CME, Inc.  Any disclosure                     */
       /* or reproduction of this program, without the  prior  consent */
       /* of CME, Inc. is  strictly  prohibited.                       */
       /*                                                              */
       /*             Invocation Time: 10:25 PM, 23-Apr-15             */
       /*                                                              */
       /****************************************************************/
WARNING: The license key for ic_shell will expire after 7 days.
INFO:    The "INCENTIA" environment variable rather than "DESIGNCRAFT" is
         set. Using INCENTIA instead ...
INFO:    Processing command script file '../scripts/syn.tcl'...
INFO:    Create a new user variable 'is_gui_platform' = true. (CMD_INFO_005)
INFO:    Create a new user variable 'reportprogress' = reportProgress.exe.
         (CMD_INFO_005)
INFO:    Create a new user variable 'win_platform' = true. (CMD_INFO_005)
INFO:    Create a new user variable 'syn_dir' =
         /cygdrive/f/capital_micro/primace7.3/ast_frontend/. (CMD_INFO_005)
INFO:    Create a new user variable 'output_dir' = .. (CMD_INFO_005)
INFO:    Create a new user variable 'design_name' = demo_sd_to_lcd.
         (CMD_INFO_005)
INFO:    Create a new user variable 'outfile' = ./demo_sd_to_lcd.asv.
         (CMD_INFO_005)
INFO:    Create a new user variable 'bbox_lib' = syn_black_box_m7s.v.
         (CMD_INFO_005)
INFO:    Create a new user variable 'syn_vlog_src_in' = ../src/ahb_master.v
         ../src/colorbar_gen.v ../src/demo_sd_to_lcd.v ../src/emb_v1.v
         ../src/lvds_tx_v1.v ../src/mcu_armcm3.v ../src/pll_v1.v
         ../src/sdram_to_RGB.v ../src/por_v1_1.v ../src/gbuf_v1_1.v.
         (CMD_INFO_005)
CMD:     set search_path { . ../src }
0
INFO:    Create a new user variable 'extract_latch' = true. (CMD_INFO_005)
INFO:    Create a new user variable 'fca_en' = true. (CMD_INFO_005)
INFO:    Create a new user variable 'resource_expand_bits' = 6. (CMD_INFO_005)
INFO:    Create a new user variable 'fcc_en' = true. (CMD_INFO_005)
INFO:    Create a new user variable 'extract_ram' = false. (CMD_INFO_005)
INFO:    Create a new user variable 'extract_mem_size' = 3. (CMD_INFO_005)
INFO:    Create a new user variable 'keep_hierarchy_en' = 0. (CMD_INFO_005)
CMD:     source "$env(AST_FRONTEND)/agate/syn_base.tcl"
INFO:    Sourcing file
         /cygdrive/f/capital_micro/primace7.3/ast_frontend//agate/syn_base.tcl.
         (CMD_INFO_004)

CMD:     set_env _older_extract_ram_behavior
0
CMD:     set exit_on_error false
0
CMD:     set report_message_summary true
0
CMD:     set_message_level -level error RTLW_MDM_001 
0
INFO:    Create a new user variable 'enable_low' = 0. (CMD_INFO_005)
INFO:    Create a new user variable 'syn_db' =
         cswitch_ast_frontend_griffin_2.0_cygwin.db. (CMD_INFO_005)
INFO:    Create a new user variable 'dontuseprims' =
         /cygdrive/f/capital_micro/primace7.3/ast_frontend//agate/dontuse_latch.tcl.
         (CMD_INFO_005)
CMD:     set report_message_summary true
0
CMD:     set optimize_for_agate mapped
CMD:     set hdl_resource_sharing        area
0
CMD:     set hdl_resource_sharing_effort high
0
0
CMD:     set_env _skip_copy_design
0
INFO:    Create a new user variable 'fcm_en' = true. (CMD_INFO_005)
INFO:    Create a new user variable 'push_register_en' = false. (CMD_INFO_005)
INFO:    Create a new user variable 'expand_en' = 0. (CMD_INFO_005)
INFO:    Create a new user variable 'bbox_en' = 1. (CMD_INFO_005)
INFO:    Create a new user variable 'gate_netlist_en' = 1. (CMD_INFO_005)
INFO:    Create a new user variable 'bbox_param' = bbox. (CMD_INFO_005)
INFO:    Create a new user variable 'gate_netlist_param' = gate_netlist.
         (CMD_INFO_005)
INFO:    Create a new user variable 'mux_opt_en' = false. (CMD_INFO_005)
INFO:    Create a new user variable 'ipc_set_en' = true. (CMD_INFO_005)
CMD:     set_agate_option -keep_mux "$mux_opt_en $bbox_param
         $gate_netlist_param"
0
CMD:     set_agate_option -flatten_const_adder $fca_en
0
CMD:     set_agate_option -flatten_const_cmp $fcc_en
0
CMD:     set_agate_option -flatten_const_mult $fcm_en
0
CMD:     set_agate_option -carry_chain true
0
CMD:     set_agate_option -sweep_boundary true
0
CMD:     set_agate_option -push_register $push_register_en
0
CMD:     set_agate_option -keep_ipc_set "$ipc_set_en $bbox_param
         $gate_netlist_param"
0
CMD:     set link_design_black_box_as_error true
0
CMD:     set_delete_floating_output -remove_floating_design 
0
CMD:     set resource_expand_bit_width $resource_expand_bits
0
CMD:     set hdl_register_naming_format "%s__reg"
0
CMD:     read_lib $syn_dir/agate/$syn_db 
INFO:    Reading file
         '/cygdrive/f/capital_micro/primace7.3/ast_frontend//agate/cswitch_ast_frontend_griffin_2.0_cygwin.db'.
0
INFO:    Create a new user variable 'failed' = 0. (CMD_INFO_005)
INFO:    Create a new user variable 'optmode' = 0. (CMD_INFO_005)
CMD:     read_design -package_first -format v2001 $syn_vlog_src_in 
INFO:    Reading file
         '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/demo_sd_to_lcd_in_M7_blue_EVB100MHz
         (1)/demo_sd_to_lcd_in_M7_blue_EVB100MHz/outputs/../src/ahb_master.v'.
INFO:    Depositing template 'ahb_master'.
INFO:    Reading file
         '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/demo_sd_to_lcd_in_M7_blue_EVB100MHz
         (1)/demo_sd_to_lcd_in_M7_blue_EVB100MHz/outputs/../src/colorbar_gen.v'.
INFO:    Depositing template 'colorbar_gen'.
INFO:    Reading file
         '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/demo_sd_to_lcd_in_M7_blue_EVB100MHz
         (1)/demo_sd_to_lcd_in_M7_blue_EVB100MHz/outputs/../src/demo_sd_to_lcd.v'.
INFO:    Reading file
         '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/demo_sd_to_lcd_in_M7_blue_EVB100MHz
         (1)/demo_sd_to_lcd_in_M7_blue_EVB100MHz/outputs/../src/emb_v1.v'.
INFO:    Reading file
         '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/demo_sd_to_lcd_in_M7_blue_EVB100MHz
         (1)/demo_sd_to_lcd_in_M7_blue_EVB100MHz/outputs/../src/lvds_tx_v1.v'.
INFO:    Reading file
         '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/demo_sd_to_lcd_in_M7_blue_EVB100MHz
         (1)/demo_sd_to_lcd_in_M7_blue_EVB100MHz/outputs/../src/mcu_armcm3.v'.
INFO:    Reading file
         '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/demo_sd_to_lcd_in_M7_blue_EVB100MHz
         (1)/demo_sd_to_lcd_in_M7_blue_EVB100MHz/outputs/../src/pll_v1.v'.
INFO:    Reading file
         '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/demo_sd_to_lcd_in_M7_blue_EVB100MHz
         (1)/demo_sd_to_lcd_in_M7_blue_EVB100MHz/outputs/../src/sdram_to_RGB.v'.
INFO:    Reading file
         '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/demo_sd_to_lcd_in_M7_blue_EVB100MHz
         (1)/demo_sd_to_lcd_in_M7_blue_EVB100MHz/outputs/../src/por_v1_1.v'.
INFO:    Reading file
         '/cygdrive/f/capital_micro/primace7.3/bin/dachuang/demo_sd_to_lcd_in_M7_blue_EVB100MHz
         (1)/demo_sd_to_lcd_in_M7_blue_EVB100MHz/outputs/../src/gbuf_v1_1.v'.
INFO:    Done design import.
Roots (top modules): pll_v1 mcu_armcm3 colorbar_gen ahb_master emb_v1
sdram_to_RGB lvds_tx_v1 demo_sd_to_lcd por_v1_1 gbuf_v1_1
Sequential/Tristate device inference:
module/UDP/ent: colorbar_gen
Line(s):1-62 File:
/cygdrive/f/capital_micro/primace7.3/bin/dachuang/demo_sd_to_lcd_in_M7_blue_EVB100MHz
(1)/demo_sd_to_lcd_in_M7_blue_EVB100MHz/outputs/../src/colorbar_gen.v
==============================================================================
Hardware Name     Inst. Name         Type      Width    Bus Clk MB AS AR SS SR
------------------------------------------------------------------------------
h_cnt             h_cnt__reg          FF      [10:0]     Y   Y  -  N  Y  N  N 
h_valid           h_valid__reg        FF        [-]      N   Y  -  N  Y  N  N 
v_cnt             v_cnt__reg          FF       [9:0]     Y   Y  -  N  Y  N  N 
v_valid           v_valid__reg        FF        [-]      N   Y  -  N  Y  N  N 
==============================================================================

Sequential/Tristate device inference:
module/UDP/ent: ahb_master
Line(s):1-528 File:
/cygdrive/f/capital_micro/primace7.3/bin/dachuang/demo_sd_to_lcd_in_M7_blue_EVB100MHz
(1)/demo_sd_to_lcd_in_M7_blue_EVB100MHz/outputs/../src/ahb_master.v
==============================================================================
Hardware Name     Inst. Name         Type      Width    Bus Clk MB AS AR SS SR
------------------------------------------------------------------------------
addr_count        addr_count__reg     FF       [7:0]     Y   Y  -  N  Y  N  N 
ahb_cs            ahb_cs__reg         FF       [2:0]     Y   Y  -  N  Y  N  N 
ahb_ns            I94                Wire      [2:0]     Y   N  -  -  -  -  - 
ahm_error         ahm_error__reg      FF        [-]      N   Y  -  N  Y  N  N 
ahm_rdata_push    ahm_rdata_push__    FF        [-]      N   Y  -  N  Y  N  N 
                  reg                                                         
ahm_rdata_r       ahm_rdata_r__reg    FF      [31:0]     Y   Y  -  N  Y  N  N 
ahm_xfer_done     ahm_xfer_done__r    FF        [-]      N   Y  -  N  Y  Y  Y 
                  eg                                                          
burst_size        I97                Wire      [7:0]     Y   N  -  -  -  -  - 
dma_cs            dma_cs__reg         FF       [1:0]     Y   Y  -  N  Y  N  N 
dma_eof_get       dma_eof_get__reg    FF        [-]      N   Y  -  N  Y  Y  Y 
dma_ns            I105               Wire      [1:0]     Y   N  -  -  -  -  - 
haddr_hi          haddr_hi__reg       FF      [21:0]     Y   Y  -  N  Y  N  N 
haddr_lo          haddr_lo__reg       FF       [7:0]     Y   Y  -  N  Y  N  N 
hburst_o          hburst_o__reg       FF       [2:0]     Y   Y  -  N  Y  Y  Y 
htrans_o          htrans_o__reg       FF       [1:0]     Y   Y  -  N  Y  N  Y 
hwdata_o          hwdata_o__reg       FF      [31:0]     Y   Y  -  N  Y  N  N 
hwrite_o          hwrite_o__reg       FF        [-]      N   Y  -  N  Y  N  N 
mx_addr           mx_addr__reg        FF      [31:2]     Y   Y  -  N  Y  N  N 
mx_done_r         mx_done_r__reg      FF        [-]      N   Y  -  N  Y  N  N 
prefetch_wdata_po prefetch_wdata_p    FF        [-]      N   Y  -  N  Y  Y  Y 
p                 op__reg                                                     
wdata_in_r        wdata_in_r__reg     FF      [31:0]     Y   Y  -  N  Y  N  N 
wdata_pop         wdata_pop__reg      FF        [-]      N   Y  -  N  Y  Y  N 
wdata_sel         wdata_sel__reg      FF        [-]      N   Y  -  N  Y  Y  Y 
xfer_count        xfer_count__reg     FF       [7:0]     Y   Y  -  N  Y  N  Y 
==============================================================================

Conditional statements statistics:
module/arch: ahb_master
Line:1-528 File:
/cygdrive/f/capital_micro/primace7.3/bin/dachuang/demo_sd_to_lcd_in_M7_blue_EVB100MHz
(1)/demo_sd_to_lcd_in_M7_blue_EVB100MHz/outputs/../src/ahb_master.v
========================================================================
:           Line Type     With default    Complete   /  Exclusive  IMX :
------------------------------------------------------------------------
:            224 casez         Y            auto     /    auto     -   :
:            272 casez         Y            auto     /    auto     -   :
:            441 casez         Y            auto     /    auto     -   :
========================================================================

Sequential/Tristate device inference:
module/UDP/ent: sdram_to_RGB
Line(s):1-342 File:
/cygdrive/f/capital_micro/primace7.3/bin/dachuang/demo_sd_to_lcd_in_M7_blue_EVB100MHz
(1)/demo_sd_to_lcd_in_M7_blue_EVB100MHz/outputs/../src/sdram_to_RGB.v
==============================================================================
Hardware Name     Inst. Name         Type      Width    Bus Clk MB AS AR SS SR
------------------------------------------------------------------------------
addr_cnt          addr_cnt__reg       FF      [10:0]     Y   Y  -  N  Y  N  Y 
ahm_rdata_push_wr ahm_rdata_push_w    FF        [-]      N   Y  -  N  Y  N  N 
0                 r0__reg                                                     
ahm_rdata_push_wr ahm_rdata_push_w    FF        [-]      N   Y  -  N  Y  N  N 
1                 r1__reg                                                     
ahm_rdata_r       ahm_rdata_r__reg    FF      [31:0]     Y   Y  -  N  Y  N  N 
bmp_fig_chg       bmp_fig_chg__reg    FF       [1:0]     Y   Y  -  N  Y  N  N 
bmp_fig_cnt       bmp_fig_cnt__reg    FF       [3:0]     Y   Y  -  N  Y  N  Y 
buffer_rd_sel     buffer_rd_sel__r    FF        [-]      N   Y  -  N  Y  N  N 
                  eg                                                          
buffer_rd_sel_r   buffer_rd_sel_r_    FF       [1:0]     Y   Y  -  N  Y  N  N 
                  _reg                                                        
buffer_wr_sel     buffer_wr_sel__r    FF        [-]      N   Y  -  N  Y  N  N 
                  eg                                                          
de_i_r            de_i_r__reg         FF       [1:0]     Y   Y  -  N  Y  N  N 
de_i_r_sclk       de_i_r_sclk__reg    FF       [3:0]     Y   Y  -  N  Y  N  N 
de_i_start_pulse  de_i_start_pulse    FF        [-]      N   Y  -  N  Y  N  N 
                  __reg                                                       
de_o              de_o__reg           FF        [-]      N   Y  -  N  Y  N  N 
display_before_bm display_before_b    FF        [-]      N   Y  -  Y  N  N  N 
p                 mp__reg                                                     
display_period_al display_period_a    FF        [-]      N   Y  -  N  Y  Y  N 
ign               lign__reg                                                   
dma_addr          dma_addr__reg       FF      [31:0]     Y   Y  -  N  Y  N  N 
dma_start_xfer    dma_start_xfer__    FF        [-]      N   Y  -  N  Y  N  N 
                  reg                                                         
dma_start_xfer_pr dma_start_xfer_p    FF        [-]      N   Y  -  N  Y  N  N 
ev                rev__reg                                                    
emb_addr_rd       emb_addr_rd__reg    FF       [9:0]     Y   Y  -  N  Y  N  N 
emb_addr_wr       emb_addr_wr__reg    FF       [8:0]     Y   Y  -  N  Y  N  N 
emb_addr_wr_r     emb_addr_wr_r__r    FF       [8:0]     Y   Y  -  N  Y  N  N 
                  eg                                                          
emb_rdata_0_r     emb_rdata_0_r__r    FF      [15:0]     Y   Y  -  N  Y  N  N 
                  eg                                                          
emb_rdata_1_r     emb_rdata_1_r__r    FF      [15:0]     Y   Y  -  N  Y  N  N 
                  eg                                                          
emb_rdata_r       emb_rdata_r__reg    FF      [15:0]     Y   Y  -  N  Y  N  N 
other_1_beat_star other_1_beat_sta    FF        [-]      N   Y  -  N  Y  N  N 
t_pulse           rt_pulse__reg                                               
other_1_beat_vali other_1_beat_val    FF        [-]      N   Y  -  N  Y  Y  Y 
d                 id__reg                                                     
v_valid_r         v_valid_r__reg      FF       [1:0]     Y   Y  -  N  Y  N  N 
==============================================================================

Sequential/Tristate device inference:
module/UDP/ent: demo_sd_to_lcd
Line(s):1-155 File:
/cygdrive/f/capital_micro/primace7.3/bin/dachuang/demo_sd_to_lcd_in_M7_blue_EVB100MHz
(1)/demo_sd_to_lcd_in_M7_blue_EVB100MHz/outputs/../src/demo_sd_to_lcd.v
==============================================================================
Hardware Name     Inst. Name         Type      Width    Bus Clk MB AS AR SS SR
------------------------------------------------------------------------------
rstn_final        rstn_final__reg     FF        [-]      N   Y  -  N  Y  Y  N 
==============================================================================

INFO:    Creating DB... (CMD_INFO_002)
INFO:    Done DB conversion. (CMD_INFO_003)
INFO:    Current design is 'ahb_master'!
0
CMD:     read_design -format v2001 $syn_dir/../data/lib/$bbox_lib 
INFO:    Reading file
         '/cygdrive/f/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v'.
INFO:    Done design import.
Roots (top modules): DELAY_BUF CALIO CFG_DYN_SWITCH CFG_DYN_SWITCH_S3 M7S_DLL
M7S_PLL CRYSTAL M7S_DGPIO DGPIO M7A_DM M7S_EMB5K M7A_JTAG M7A_MAC M7A_SPRAM
M7A_UART OSC M7S_EMB18K M7S_IO_CAL M7S_IO_DDR M7S_IO_DQS M7S_IO_LVDS
M7S_IO_PCISG M7S_IO_VREF GBUF RBUF GBUF_GATE RBUF_GATE M7S_SOC M7S_POR DDR_IO
IBUF OBUF TBUF BIBUF CLKBUF IBUFDS OBUFDS TBUFDS BIBUFDS CLKBUFDS
INFO:    Creating DB... (CMD_INFO_002)
INFO:    Done DB conversion. (CMD_INFO_003)
INFO:    Current design is 'DELAY_BUF'!
0
INFO:    Create a new user variable 'opt_cmd' = optimize. (CMD_INFO_005)
CMD:     set current_design $design_name
INFO:    Current design is 'demo_sd_to_lcd'!
0

CMD:     source $dontuseprims
INFO:    Sourcing file
         /cygdrive/f/capital_micro/primace7.3/ast_frontend//agate/dontuse_latch.tcl.
         (CMD_INFO_004)
CMD:     get_lib_cells cswitch_typical/CS_DPRAM_FIFO_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_DPRAM_FIFO_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_DPRAM_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_DPRAM_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_DPRAM_PRIM_DO_A_REG0_DO_B_REG0
0
CMD:     set_dont_use [get_lib_cells
         cswitch_typical/CS_DPRAM_PRIM_DO_A_REG0_DO_B_REG0]
0
CMD:     get_lib_cells cswitch_typical/CS_DPRAM_PRIM_DO_A_REG0_DO_B_REG1
0
CMD:     set_dont_use [get_lib_cells
         cswitch_typical/CS_DPRAM_PRIM_DO_A_REG0_DO_B_REG1]
0
CMD:     get_lib_cells cswitch_typical/CS_DPRAM_PRIM_DO_A_REG1_DO_B_REG0
0
CMD:     set_dont_use [get_lib_cells
         cswitch_typical/CS_DPRAM_PRIM_DO_A_REG1_DO_B_REG0]
0
CMD:     get_lib_cells cswitch_typical/CS_DPRAM_PRIM_DO_A_REG1_DO_B_REG1
0
CMD:     set_dont_use [get_lib_cells
         cswitch_typical/CS_DPRAM_PRIM_DO_A_REG1_DO_B_REG1]
0
CMD:     get_lib_cells cswitch_typical/CS_LUT4_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_LUT4_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_MUXL5_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_MUXL5_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_MUXCO_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_MUXCO_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_XORCI_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_XORCI_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_LAT_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_LAT_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_IBUF_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_IBUF_PRIM]
0
CMD:     get_lib_cells cswitch_typical/IBUF
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/IBUF]
0
CMD:     get_lib_cells cswitch_typical/TBUF
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/TBUF]
0
CMD:     get_lib_cells cswitch_typical/DCC_BEG
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/DCC_BEG]
0
CMD:     get_lib_cells cswitch_typical/DCC_END
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/DCC_END]
0
CMD:     get_lib_cells cswitch_typical/DCC_POSTSHUFFLE
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/DCC_POSTSHUFFLE]
0
CMD:     get_lib_cells cswitch_typical/DCC_PRESHUFFLE
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/DCC_PRESHUFFLE]
0
CMD:     get_lib_cells cswitch_typical/CS_OBUF_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_OBUF_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_IOBUF_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_IOBUF_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_DIFFIBUF_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_DIFFIBUF_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_DIFFIOBUF_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_DIFFIOBUF_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_DIFFOBUF_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_DIFFOBUF_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_DIFFOBUFT_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_DIFFOBUFT_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_OBUFT_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_OBUFT_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_LRAM64_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_LRAM64_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_PG_LOGIC_PRIM
WARNING: No library_cell matches search pattern
         "cswitch_typical/CS_PG_LOGIC_PRIM" (GET_WARN_3)
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_PG_LOGIC_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_FC_LOGIC_PRIM
WARNING: No library_cell matches search pattern
         "cswitch_typical/CS_FC_LOGIC_PRIM" (GET_WARN_3)
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_FC_LOGIC_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_REG_CLK_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_REG_CLK_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_LATA_CLK_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_LATA_CLK_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_LATA_E_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_LATA_E_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_LATA_S_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_LATA_S_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_LATA_R_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_LATA_R_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_LATA_SE_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_LATA_SE_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_LATA_RE_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_LATA_RE_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_LATA_RS_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_LATA_RS_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_LUT4_PRIM_CFA0
WARNING: No library_cell matches search pattern
         "cswitch_typical/CS_LUT4_PRIM_CFA0" (GET_WARN_3)
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_LUT4_PRIM_CFA0]
0
CMD:     get_lib_cells cswitch_typical/CS_LUT4_PRIM_F0CA
WARNING: No library_cell matches search pattern
         "cswitch_typical/CS_LUT4_PRIM_F0CA" (GET_WARN_3)
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_LUT4_PRIM_F0CA]
0
CMD:     get_lib_cells cswitch_typical/LUT_XOR
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/LUT_XOR]
0
CMD:     get_lib_cells cswitch_typical/LUT_XNOR
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/LUT_XNOR]
0
CMD:     get_lib_cells cswitch_typical/LUT_MUX
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/LUT_MUX]
0
CMD:     get_lib_cells cswitch_typical/CS_ADDSUB2
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_ADDSUB2]
0
CMD:     get_lib_cells cswitch_typical/CS_ADDSUB4
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_ADDSUB4]
0
CMD:     get_lib_cells cswitch_typical/CS_MAC
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_MAC]
0
CMD:     get_lib_cells cswitch_typical/CS_MULTIPLIER
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_MULTIPLIER]
0
CMD:     get_lib_cells cswitch_typical/CS_DCC_BEG_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_DCC_BEG_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_DCC_END_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_DCC_END_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_DCC_LATENCY_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_DCC_LATENCY_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_ECC_DECODE_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_ECC_DECODE_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_ECC_ENCODE_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_ECC_ENCODE_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_RXD_DLL_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_RXD_DLL_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_TXC_DLL_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_TXC_DLL_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_MPQ_10GE
WARNING: No library_cell matches search pattern "cswitch_typical/CS_MPQ_10GE"
         (GET_WARN_3)
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_MPQ_10GE]
0
CMD:     get_lib_cells cswitch_typical/CS_MPQ_FC
WARNING: No library_cell matches search pattern "cswitch_typical/CS_MPQ_FC"
         (GET_WARN_3)
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_MPQ_FC]
0
CMD:     get_lib_cells cswitch_typical/CS_MPQ_TE
WARNING: No library_cell matches search pattern "cswitch_typical/CS_MPQ_TE"
         (GET_WARN_3)
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_MPQ_TE]
0
CMD:     get_lib_cells cswitch_typical/CS_MPQ_BP
WARNING: No library_cell matches search pattern "cswitch_typical/CS_MPQ_BP"
         (GET_WARN_3)
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_MPQ_BP]
0
CMD:     get_lib_cells cswitch_typical/mpq2ser
WARNING: No library_cell matches search pattern "cswitch_typical/mpq2ser"
         (GET_WARN_3)
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/mpq2ser]
0
CMD:     get_lib_cells cswitch_typical/CS_RAU_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_RAU_PRIM]
0
CMD:     get_lib_cells cswitch_typical/mem_ctl
WARNING: No library_cell matches search pattern "cswitch_typical/mem_ctl"
         (GET_WARN_3)
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/mem_ctl]
0
CMD:     get_lib_cells cswitch_typical/CS_CLKTREE_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_CLKTREE_PRIM]
0
CMD:     get_lib_cells
         cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPELAT_TXE_REG_TYPENONE
WARNING: No library_cell matches search pattern
         "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPELAT_TXE_REG_TYPENONE"
         (GET_WARN_3)
0
CMD:     set_dont_use [get_lib_cells
         cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPELAT_TXE_REG_TYPENONE]
0
CMD:     get_lib_cells
         cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPEREG
WARNING: No library_cell matches search pattern
         "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPEREG"
         (GET_WARN_3)
0
CMD:     set_dont_use [get_lib_cells
         cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPEREG]
0
CMD:     get_lib_cells
         cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPEREGA
WARNING: No library_cell matches search pattern
         "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPEREGA"
         (GET_WARN_3)
0
CMD:     set_dont_use [get_lib_cells
         cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPEREGA]
0
CMD:     get_lib_cells
         cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPENONE
WARNING: No library_cell matches search pattern
         "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPENONE"
         (GET_WARN_3)
0
CMD:     set_dont_use [get_lib_cells
         cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPENONE]
0
CMD:     get_lib_cells
         cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPELAT
WARNING: No library_cell matches search pattern
         "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPELAT"
         (GET_WARN_3)
0
CMD:     set_dont_use [get_lib_cells
         cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPELAT]
0
CMD:     get_lib_cells
         cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPEREGA
WARNING: No library_cell matches search pattern
         "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPEREGA"
         (GET_WARN_3)
0
CMD:     set_dont_use [get_lib_cells
         cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPEREGA]
0
CMD:     get_lib_cells
         cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPEREG
WARNING: No library_cell matches search pattern
         "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPEREG"
         (GET_WARN_3)
0
CMD:     set_dont_use [get_lib_cells
         cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPEREG]
0
CMD:     get_lib_cells
         cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPENONE
WARNING: No library_cell matches search pattern
         "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPENONE"
         (GET_WARN_3)
0
CMD:     set_dont_use [get_lib_cells
         cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPENONE]
0
CMD:     get_lib_cells
         cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPELAT
WARNING: No library_cell matches search pattern
         "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPELAT"
         (GET_WARN_3)
0
CMD:     set_dont_use [get_lib_cells
         cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPELAT]
0
CMD:     get_lib_cells
         cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPEREG
WARNING: No library_cell matches search pattern
         "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPEREG"
         (GET_WARN_3)
0
CMD:     set_dont_use [get_lib_cells
         cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPEREG]
0
CMD:     get_lib_cells
         cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPEREGA
WARNING: No library_cell matches search pattern
         "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPEREGA"
         (GET_WARN_3)
0
CMD:     set_dont_use [get_lib_cells
         cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPEREGA]
0
CMD:     get_lib_cells
         cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPENONE
WARNING: No library_cell matches search pattern
         "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPENONE"
         (GET_WARN_3)
0
CMD:     set_dont_use [get_lib_cells
         cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPENONE]
0
CMD:     get_lib_cells cswitch_typical/CS_CBUF_DIV_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_CBUF_DIV_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_CBUF_LOCAL_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_CBUF_LOCAL_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_CBUF_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_CBUF_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_CBUF_RST_SYNC_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_CBUF_RST_SYNC_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_DCC_POSTSHUFFLE_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_DCC_POSTSHUFFLE_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_DCC_PRESHUFFLE_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_DCC_PRESHUFFLE_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_GBUF_GLOBAL_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_GBUF_GLOBAL_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_GBUF_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_GBUF_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_GBUF_SIMPLE_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_GBUF_SIMPLE_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_MPQ_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_MPQ_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_PLL_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_PLL_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_PP_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_PP_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_RCAM_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_RCAM_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_SPRAM_1X_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_SPRAM_1X_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_SPRAM_2X_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_SPRAM_2X_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_SPRAM_5X_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_SPRAM_5X_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_SPRAM_FIFO_1X_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_SPRAM_FIFO_1X_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_SPRAM_FIFO_2X_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_SPRAM_FIFO_2X_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_SPRAM_FIFO_4X_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_SPRAM_FIFO_4X_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_SPRAM_FIFO_5X_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_SPRAM_FIFO_5X_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_SPRAM_FIFO_PRIM
WARNING: No library_cell matches search pattern
         "cswitch_typical/CS_SPRAM_FIFO_PRIM" (GET_WARN_3)
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_SPRAM_FIFO_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_SPRAM_HD_1X_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_SPRAM_HD_1X_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_SPRAM_HD_2X_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_SPRAM_HD_2X_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_SPRAM_HD_5X_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_SPRAM_HD_5X_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_SPRAM_HD_FIFO_1X_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_SPRAM_HD_FIFO_1X_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_SPRAM_HD_FIFO_2X_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_SPRAM_HD_FIFO_2X_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_SPRAM_HD_FIFO_4X_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_SPRAM_HD_FIFO_4X_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_SPRAM_HD_FIFO_5X_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_SPRAM_HD_FIFO_5X_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_SPRAM_PRIM
WARNING: No library_cell matches search pattern
         "cswitch_typical/CS_SPRAM_PRIM" (GET_WARN_3)
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_SPRAM_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_MEMC_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_MEMC_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_MEMC_RX_PUSH_BUF_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_MEMC_RX_PUSH_BUF_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_MEMC_TX_POP_BUF_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_MEMC_TX_POP_BUF_PRIM]
0
0

CMD:     list_design
      Design Name
-------------------------
    pll_v1
    mcu_armcm3
    colorbar_gen
    ahb_master
    emb_v1
    sdram_to_RGB
    lvds_tx_v1
--->demo_sd_to_lcd
    por_v1_1
    gbuf_v1_1
    DELAY_BUF
    CALIO
    CFG_DYN_SWITCH
    CFG_DYN_SWITCH_S3
    M7S_DLL
    M7S_PLL
    CRYSTAL
    M7S_DGPIO
    DGPIO
    M7A_DM
    M7S_EMB5K
    M7A_JTAG
    M7A_MAC
    M7A_SPRAM
    M7A_UART
    OSC
    M7S_EMB18K
    M7S_IO_CAL
    M7S_IO_DDR
    M7S_IO_DQS
    M7S_IO_LVDS
    M7S_IO_PCISG
    M7S_IO_VREF
    GBUF
    RBUF
    GBUF_GATE
    RBUF_GATE
    M7S_SOC
    M7S_POR
    DDR_IO
    IBUF
    OBUF
    TBUF
    BIBUF
    CLKBUF
    IBUFDS
    OBUFDS
    TBUFDS
    BIBUFDS
    CLKBUFDS
0
CMD:     link_design
WARNING: Open output port 'gpio_0_oe_o [31]'. (NTL_WARN_039)
WARNING: Open output port 'gpio_0_oe_o [30]'. (NTL_WARN_039)
WARNING: Open output port 'gpio_0_oe_o [29]'. (NTL_WARN_039)
WARNING: Open output port 'gpio_0_oe_o [28]'. (NTL_WARN_039)
WARNING: Open output port 'gpio_0_oe_o [27]'. (NTL_WARN_039)
WARNING: Open output port 'gpio_0_oe_o [26]'. (NTL_WARN_039)
WARNING: Open output port 'gpio_0_oe_o [25]'. (NTL_WARN_039)
WARNING: Open output port 'gpio_0_oe_o [24]'. (NTL_WARN_039)
WARNING: Open output port 'gpio_0_oe_o [23]'. (NTL_WARN_039)
WARNING: Open output port 'gpio_0_oe_o [22]'. (NTL_WARN_039)
WARNING: Open output port 'gpio_0_oe_o [21]'. (NTL_WARN_039)
WARNING: Open output port 'gpio_0_oe_o [20]'. (NTL_WARN_039)
WARNING: Open output port 'gpio_0_oe_o [19]'. (NTL_WARN_039)
WARNING: Open output port 'gpio_0_oe_o [18]'. (NTL_WARN_039)
WARNING: Open output port 'gpio_0_oe_o [17]'. (NTL_WARN_039)
WARNING: Open output port 'gpio_0_oe_o [16]'. (NTL_WARN_039)
WARNING: Open output port 'gpio_0_oe_o [15]'. (NTL_WARN_039)
WARNING: Open output port 'gpio_0_oe_o [14]'. (NTL_WARN_039)
WARNING: Open output port 'gpio_0_oe_o [13]'. (NTL_WARN_039)
WARNING: Open output port 'gpio_0_oe_o [12]'. (NTL_WARN_039)
WARNING: Open output port 'gpio_0_oe_o [11]'. (NTL_WARN_039)
WARNING: Open output port 'gpio_0_oe_o [10]'. (NTL_WARN_039)
WARNING: Open output port 'gpio_0_oe_o [9]'. (NTL_WARN_039)
WARNING: Open output port 'gpio_0_oe_o [8]'. (NTL_WARN_039)
WARNING: Open output port 'gpio_0_oe_o [7]'. (NTL_WARN_039)
WARNING: Open output port 'gpio_0_oe_o [6]'. (NTL_WARN_039)
WARNING: Open output port 'gpio_0_oe_o [5]'. (NTL_WARN_039)
WARNING: Open output port 'gpio_0_oe_o [4]'. (NTL_WARN_039)
WARNING: Open output port 'gpio_0_oe_o [3]'. (NTL_WARN_039)
WARNING: Open output port 'gpio_0_oe_o [2]'. (NTL_WARN_039)
WARNING: Open output port 'gpio_0_oe_o [1]'. (NTL_WARN_039)
WARNING: Open output port 'gpio_0_oe_o [0]'. (NTL_WARN_039)
WARNING: Open input port 'gpio_0_in_i [31]'. (NTL_WARN_039)
WARNING: Open input port 'gpio_0_in_i [30]'. (NTL_WARN_039)
WARNING: Open input port 'gpio_0_in_i [29]'. (NTL_WARN_039)
WARNING: Open input port 'gpio_0_in_i [28]'. (NTL_WARN_039)
WARNING: Open input port 'gpio_0_in_i [27]'. (NTL_WARN_039)
WARNING: Open input port 'gpio_0_in_i [26]'. (NTL_WARN_039)
WARNING: Open input port 'gpio_0_in_i [25]'. (NTL_WARN_039)
WARNING: Open input port 'gpio_0_in_i [24]'. (NTL_WARN_039)
WARNING: Open input port 'gpio_0_in_i [23]'. (NTL_WARN_039)
WARNING: Open input port 'gpio_0_in_i [22]'. (NTL_WARN_039)
WARNING: Open input port 'gpio_0_in_i [21]'. (NTL_WARN_039)
WARNING: Open input port 'gpio_0_in_i [20]'. (NTL_WARN_039)
WARNING: Open input port 'gpio_0_in_i [19]'. (NTL_WARN_039)
WARNING: Open input port 'gpio_0_in_i [18]'. (NTL_WARN_039)
WARNING: Open input port 'gpio_0_in_i [17]'. (NTL_WARN_039)
WARNING: Open input port 'gpio_0_in_i [16]'. (NTL_WARN_039)
WARNING: Open input port 'gpio_0_in_i [15]'. (NTL_WARN_039)
WARNING: Open input port 'gpio_0_in_i [14]'. (NTL_WARN_039)
WARNING: Open input port 'gpio_0_in_i [13]'. (NTL_WARN_039)
WARNING: Open input port 'gpio_0_in_i [12]'. (NTL_WARN_039)
WARNING: Open input port 'gpio_0_in_i [11]'. (NTL_WARN_039)
WARNING: Open input port 'gpio_0_in_i [10]'. (NTL_WARN_039)
WARNING: Open input port 'gpio_0_in_i [9]'. (NTL_WARN_039)
WARNING: Open input port 'gpio_0_in_i [8]'. (NTL_WARN_039)
WARNING: Open input port 'gpio_0_in_i [7]'. (NTL_WARN_039)
WARNING: Open input port 'gpio_0_in_i [6]'. (NTL_WARN_039)
WARNING: Open input port 'gpio_0_in_i [5]'. (NTL_WARN_039)
WARNING: Open input port 'gpio_0_in_i [4]'. (NTL_WARN_039)
WARNING: Open input port 'gpio_0_in_i [3]'. (NTL_WARN_039)
WARNING: Open input port 'gpio_0_in_i [2]'. (NTL_WARN_039)
WARNING: Open input port 'gpio_0_in_i [1]'. (NTL_WARN_039)
WARNING: Open input port 'gpio_0_in_i [0]'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_mastlock'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_prot [3]'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_prot [2]'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_prot [1]'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_prot [0]'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_size [2]'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_size [1]'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_size [0]'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_sel'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_addr [31]'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_addr [30]'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_addr [29]'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_addr [28]'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_addr [27]'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_addr [26]'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_addr [25]'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_addr [24]'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_addr [23]'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_addr [22]'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_addr [21]'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_addr [20]'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_addr [19]'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_addr [18]'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_addr [17]'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_addr [16]'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_addr [15]'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_addr [14]'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_addr [13]'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_addr [12]'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_addr [11]'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_addr [10]'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_addr [9]'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_addr [8]'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_addr [7]'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_addr [6]'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_addr [5]'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_addr [4]'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_addr [3]'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_addr [2]'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_addr [1]'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_addr [0]'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_write'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_burst [2]'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_burst [1]'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_burst [0]'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_trans [1]'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_trans [0]'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_wdata [31]'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_wdata [30]'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_wdata [29]'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_wdata [28]'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_wdata [27]'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_wdata [26]'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_wdata [25]'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_wdata [24]'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_wdata [23]'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_wdata [22]'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_wdata [21]'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_wdata [20]'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_wdata [19]'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_wdata [18]'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_wdata [17]'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_wdata [16]'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_wdata [15]'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_wdata [14]'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_wdata [13]'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_wdata [12]'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_wdata [11]'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_wdata [10]'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_wdata [9]'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_wdata [8]'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_wdata [7]'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_wdata [6]'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_wdata [5]'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_wdata [4]'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_wdata [3]'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_wdata [2]'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_wdata [1]'. (NTL_WARN_039)
WARNING: Open output port 'fp0_s_ahb_wdata [0]'. (NTL_WARN_039)
WARNING: Open input port 'fp0_s_ahb_readyout'. (NTL_WARN_039)
WARNING: Open input port 'fp0_s_ahb_resp'. (NTL_WARN_039)
WARNING: Open input port 'fp0_s_ahb_rdata [31]'. (NTL_WARN_039)
WARNING: Open input port 'fp0_s_ahb_rdata [30]'. (NTL_WARN_039)
WARNING: Open input port 'fp0_s_ahb_rdata [29]'. (NTL_WARN_039)
WARNING: Open input port 'fp0_s_ahb_rdata [28]'. (NTL_WARN_039)
WARNING: Open input port 'fp0_s_ahb_rdata [27]'. (NTL_WARN_039)
WARNING: Open input port 'fp0_s_ahb_rdata [26]'. (NTL_WARN_039)
WARNING: Open input port 'fp0_s_ahb_rdata [25]'. (NTL_WARN_039)
WARNING: Open input port 'fp0_s_ahb_rdata [24]'. (NTL_WARN_039)
WARNING: Open input port 'fp0_s_ahb_rdata [23]'. (NTL_WARN_039)
WARNING: Open input port 'fp0_s_ahb_rdata [22]'. (NTL_WARN_039)
WARNING: Open input port 'fp0_s_ahb_rdata [21]'. (NTL_WARN_039)
WARNING: Open input port 'fp0_s_ahb_rdata [20]'. (NTL_WARN_039)
WARNING: Open input port 'fp0_s_ahb_rdata [19]'. (NTL_WARN_039)
WARNING: Open input port 'fp0_s_ahb_rdata [18]'. (NTL_WARN_039)
WARNING: Open input port 'fp0_s_ahb_rdata [17]'. (NTL_WARN_039)
WARNING: Open input port 'fp0_s_ahb_rdata [16]'. (NTL_WARN_039)
WARNING: Open input port 'fp0_s_ahb_rdata [15]'. (NTL_WARN_039)
WARNING: Open input port 'fp0_s_ahb_rdata [14]'. (NTL_WARN_039)
WARNING: Open input port 'fp0_s_ahb_rdata [13]'. (NTL_WARN_039)
WARNING: Open input port 'fp0_s_ahb_rdata [12]'. (NTL_WARN_039)
WARNING: Open input port 'fp0_s_ahb_rdata [11]'. (NTL_WARN_039)
WARNING: Open input port 'fp0_s_ahb_rdata [10]'. (NTL_WARN_039)
WARNING: Open input port 'fp0_s_ahb_rdata [9]'. (NTL_WARN_039)
WARNING: Open input port 'fp0_s_ahb_rdata [8]'. (NTL_WARN_039)
WARNING: Open input port 'fp0_s_ahb_rdata [7]'. (NTL_WARN_039)
WARNING: Open input port 'fp0_s_ahb_rdata [6]'. (NTL_WARN_039)
WARNING: Open input port 'fp0_s_ahb_rdata [5]'. (NTL_WARN_039)
WARNING: Open input port 'fp0_s_ahb_rdata [4]'. (NTL_WARN_039)
WARNING: Open input port 'fp0_s_ahb_rdata [3]'. (NTL_WARN_039)
WARNING: Open input port 'fp0_s_ahb_rdata [2]'. (NTL_WARN_039)
WARNING: Open input port 'fp0_s_ahb_rdata [1]'. (NTL_WARN_039)
WARNING: Open input port 'fp0_s_ahb_rdata [0]'. (NTL_WARN_039)
WARNING: u_arm (cell: mcu_armcm3) in design 'demo_sd_to_lcd' has 177 open
         port(s). (NTL_WARN_038)
WARNING: /cygdrive/f/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v
         line 119 : Instantiating black box module 'M7S_PLL'. (NTL_WARN_043)
WARNING: u_lvds_tx_clk port 'id_q_0' width in design 'demo_sd_to_lcd' is
         unmatched with the cell 'M7S_IO_LVDS' port width. (NTL_WARN_037)
WARNING: u_lvds_tx_clk port 'id_q_1' width in design 'demo_sd_to_lcd' is
         unmatched with the cell 'M7S_IO_LVDS' port width. (NTL_WARN_037)
WARNING: u_lvds_tx_clk port 'od_d_1' width in design 'demo_sd_to_lcd' is
         unmatched with the cell 'M7S_IO_LVDS' port width. (NTL_WARN_037)
WARNING: u_lvds_tx_clk port 'od_d_0' width in design 'demo_sd_to_lcd' is
         unmatched with the cell 'M7S_IO_LVDS' port width. (NTL_WARN_037)
WARNING: Open output port 'id_q_1 [3]'. (NTL_WARN_039)
WARNING: Open output port 'id_q_1 [2]'. (NTL_WARN_039)
WARNING: Open output port 'id_q_1 [1]'. (NTL_WARN_039)
WARNING: Open output port 'id_q_0 [3]'. (NTL_WARN_039)
WARNING: Open output port 'id_q_0 [2]'. (NTL_WARN_039)
WARNING: Open output port 'id_q_0 [1]'. (NTL_WARN_039)
WARNING: Open output port 'io_reg_clk'. (NTL_WARN_039)
WARNING: Open input port 'geclk270'. (NTL_WARN_039)
WARNING: Open input port 'geclk180'. (NTL_WARN_039)
WARNING: Open input port 'od_d_1 [3]'. (NTL_WARN_039)
WARNING: Open input port 'od_d_1 [2]'. (NTL_WARN_039)
WARNING: Open input port 'od_d_1 [1]'. (NTL_WARN_039)
WARNING: Open input port 'od_d_0 [3]'. (NTL_WARN_039)
WARNING: Open input port 'od_d_0 [2]'. (NTL_WARN_039)
WARNING: Open input port 'od_d_0 [1]'. (NTL_WARN_039)
WARNING: u_lvds_tx_clk (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 15 open
         port(s). (NTL_WARN_038)
WARNING: /cygdrive/f/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v
         line 178 : Instantiating black box module 'M7S_IO_LVDS'.
         (NTL_WARN_043)
WARNING: u_lvds_tx_0 port 'id_q_0' width in design 'demo_sd_to_lcd' is
         unmatched with the cell 'M7S_IO_LVDS' port width. (NTL_WARN_037)
WARNING: u_lvds_tx_0 port 'id_q_1' width in design 'demo_sd_to_lcd' is
         unmatched with the cell 'M7S_IO_LVDS' port width. (NTL_WARN_037)
WARNING: Open output port 'id_q_1 [3]'. (NTL_WARN_039)
WARNING: Open output port 'id_q_1 [2]'. (NTL_WARN_039)
WARNING: Open output port 'id_q_1 [1]'. (NTL_WARN_039)
WARNING: Open output port 'id_q_0 [3]'. (NTL_WARN_039)
WARNING: Open output port 'id_q_0 [2]'. (NTL_WARN_039)
WARNING: Open output port 'id_q_0 [1]'. (NTL_WARN_039)
WARNING: Open output port 'io_reg_clk'. (NTL_WARN_039)
WARNING: Open input port 'geclk270'. (NTL_WARN_039)
WARNING: Open input port 'geclk180'. (NTL_WARN_039)
WARNING: u_lvds_tx_0 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open
         port(s). (NTL_WARN_038)
WARNING: /cygdrive/f/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v
         line 229 : Instantiating black box module 'M7S_IO_LVDS'.
         (NTL_WARN_043)
WARNING: u_lvds_tx_1 port 'id_q_0' width in design 'demo_sd_to_lcd' is
         unmatched with the cell 'M7S_IO_LVDS' port width. (NTL_WARN_037)
WARNING: u_lvds_tx_1 port 'id_q_1' width in design 'demo_sd_to_lcd' is
         unmatched with the cell 'M7S_IO_LVDS' port width. (NTL_WARN_037)
WARNING: Open output port 'id_q_1 [3]'. (NTL_WARN_039)
WARNING: Open output port 'id_q_1 [2]'. (NTL_WARN_039)
WARNING: Open output port 'id_q_1 [1]'. (NTL_WARN_039)
WARNING: Open output port 'id_q_0 [3]'. (NTL_WARN_039)
WARNING: Open output port 'id_q_0 [2]'. (NTL_WARN_039)
WARNING: Open output port 'id_q_0 [1]'. (NTL_WARN_039)
WARNING: Open output port 'io_reg_clk'. (NTL_WARN_039)
WARNING: Open input port 'geclk270'. (NTL_WARN_039)
WARNING: Open input port 'geclk180'. (NTL_WARN_039)
WARNING: u_lvds_tx_1 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open
         port(s). (NTL_WARN_038)
WARNING: /cygdrive/f/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v
         line 280 : Instantiating black box module 'M7S_IO_LVDS'.
         (NTL_WARN_043)
WARNING: u_lvds_tx_2 port 'id_q_0' width in design 'demo_sd_to_lcd' is
         unmatched with the cell 'M7S_IO_LVDS' port width. (NTL_WARN_037)
WARNING: u_lvds_tx_2 port 'id_q_1' width in design 'demo_sd_to_lcd' is
         unmatched with the cell 'M7S_IO_LVDS' port width. (NTL_WARN_037)
WARNING: Open output port 'id_q_1 [3]'. (NTL_WARN_039)
WARNING: Open output port 'id_q_1 [2]'. (NTL_WARN_039)
WARNING: Open output port 'id_q_1 [1]'. (NTL_WARN_039)
WARNING: Open output port 'id_q_0 [3]'. (NTL_WARN_039)
WARNING: Open output port 'id_q_0 [2]'. (NTL_WARN_039)
WARNING: Open output port 'id_q_0 [1]'. (NTL_WARN_039)
WARNING: Open output port 'io_reg_clk'. (NTL_WARN_039)
WARNING: Open input port 'geclk270'. (NTL_WARN_039)
WARNING: Open input port 'geclk180'. (NTL_WARN_039)
WARNING: u_lvds_tx_2 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open
         port(s). (NTL_WARN_038)
WARNING: /cygdrive/f/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v
         line 331 : Instantiating black box module 'M7S_IO_LVDS'.
         (NTL_WARN_043)
WARNING: u_lvds_tx_3 port 'id_q_0' width in design 'demo_sd_to_lcd' is
         unmatched with the cell 'M7S_IO_LVDS' port width. (NTL_WARN_037)
WARNING: u_lvds_tx_3 port 'id_q_1' width in design 'demo_sd_to_lcd' is
         unmatched with the cell 'M7S_IO_LVDS' port width. (NTL_WARN_037)
WARNING: Open output port 'id_q_1 [3]'. (NTL_WARN_039)
WARNING: Open output port 'id_q_1 [2]'. (NTL_WARN_039)
WARNING: Open output port 'id_q_1 [1]'. (NTL_WARN_039)
WARNING: Open output port 'id_q_0 [3]'. (NTL_WARN_039)
WARNING: Open output port 'id_q_0 [2]'. (NTL_WARN_039)
WARNING: Open output port 'id_q_0 [1]'. (NTL_WARN_039)
WARNING: Open output port 'io_reg_clk'. (NTL_WARN_039)
WARNING: Open input port 'geclk270'. (NTL_WARN_039)
WARNING: Open input port 'geclk180'. (NTL_WARN_039)
WARNING: u_lvds_tx_3 (cell: M7S_IO_LVDS) in design 'lvds_tx_v1' has 9 open
         port(s). (NTL_WARN_038)
WARNING: /cygdrive/f/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v
         line 382 : Instantiating black box module 'M7S_IO_LVDS'.
         (NTL_WARN_043)
WARNING: u_ahb_master port 'dma_wdata' width in design 'demo_sd_to_lcd' is
         unmatched with the cell 'ahb_master' port width. (NTL_WARN_037)
WARNING: Open input port 'dma_wdata [31]'. (NTL_WARN_039)
WARNING: Open input port 'dma_wdata [30]'. (NTL_WARN_039)
WARNING: Open input port 'dma_wdata [29]'. (NTL_WARN_039)
WARNING: Open input port 'dma_wdata [28]'. (NTL_WARN_039)
WARNING: Open input port 'dma_wdata [27]'. (NTL_WARN_039)
WARNING: Open input port 'dma_wdata [26]'. (NTL_WARN_039)
WARNING: Open input port 'dma_wdata [25]'. (NTL_WARN_039)
WARNING: Open input port 'dma_wdata [24]'. (NTL_WARN_039)
WARNING: Open input port 'dma_wdata [23]'. (NTL_WARN_039)
WARNING: Open input port 'dma_wdata [22]'. (NTL_WARN_039)
WARNING: Open input port 'dma_wdata [21]'. (NTL_WARN_039)
WARNING: Open input port 'dma_wdata [20]'. (NTL_WARN_039)
WARNING: Open input port 'dma_wdata [19]'. (NTL_WARN_039)
WARNING: Open input port 'dma_wdata [18]'. (NTL_WARN_039)
WARNING: Open input port 'dma_wdata [17]'. (NTL_WARN_039)
WARNING: Open input port 'dma_wdata [16]'. (NTL_WARN_039)
WARNING: Open input port 'dma_wdata [15]'. (NTL_WARN_039)
WARNING: Open input port 'dma_wdata [14]'. (NTL_WARN_039)
WARNING: Open input port 'dma_wdata [13]'. (NTL_WARN_039)
WARNING: Open input port 'dma_wdata [12]'. (NTL_WARN_039)
WARNING: Open input port 'dma_wdata [11]'. (NTL_WARN_039)
WARNING: Open input port 'dma_wdata [10]'. (NTL_WARN_039)
WARNING: Open input port 'dma_wdata [9]'. (NTL_WARN_039)
WARNING: Open input port 'dma_wdata [8]'. (NTL_WARN_039)
WARNING: Open input port 'dma_wdata [7]'. (NTL_WARN_039)
WARNING: Open input port 'dma_wdata [6]'. (NTL_WARN_039)
WARNING: Open input port 'dma_wdata [5]'. (NTL_WARN_039)
WARNING: Open input port 'dma_wdata [4]'. (NTL_WARN_039)
WARNING: Open input port 'dma_wdata [3]'. (NTL_WARN_039)
WARNING: Open input port 'dma_wdata [2]'. (NTL_WARN_039)
WARNING: Open input port 'dma_wdata [1]'. (NTL_WARN_039)
WARNING: u_ahb_master (cell: ahb_master) in design 'sdram_to_RGB' has 31 open
         port(s). (NTL_WARN_038)
WARNING: u_emb5k_0 port 'da' width in design 'demo_sd_to_lcd' is unmatched
         with the cell 'M7S_EMB5K' port width. (NTL_WARN_037)
WARNING: Open input port 'da [17]'. (NTL_WARN_039)
WARNING: Open input port 'da [16]'. (NTL_WARN_039)
WARNING: Open input port 'da [15]'. (NTL_WARN_039)
WARNING: Open input port 'da [14]'. (NTL_WARN_039)
WARNING: Open input port 'da [13]'. (NTL_WARN_039)
WARNING: Open input port 'da [12]'. (NTL_WARN_039)
WARNING: Open input port 'da [11]'. (NTL_WARN_039)
WARNING: Open input port 'da [10]'. (NTL_WARN_039)
WARNING: Open input port 'da [9]'. (NTL_WARN_039)
WARNING: Open input port 'da [8]'. (NTL_WARN_039)
WARNING: Open input port 'da [7]'. (NTL_WARN_039)
WARNING: Open input port 'da [6]'. (NTL_WARN_039)
WARNING: Open input port 'da [5]'. (NTL_WARN_039)
WARNING: Open input port 'da [4]'. (NTL_WARN_039)
WARNING: Open input port 'da [3]'. (NTL_WARN_039)
WARNING: Open input port 'da [2]'. (NTL_WARN_039)
WARNING: Open input port 'da [1]'. (NTL_WARN_039)
WARNING: u_emb5k_0 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s).
         (NTL_WARN_038)
WARNING: u_emb5k_0 port 'da' width in design 'demo_sd_to_lcd' is unmatched
         with the cell 'M7S_EMB5K' port width. (NTL_WARN_037)
WARNING: Open input port 'da [17]'. (NTL_WARN_039)
WARNING: Open input port 'da [16]'. (NTL_WARN_039)
WARNING: Open input port 'da [15]'. (NTL_WARN_039)
WARNING: Open input port 'da [14]'. (NTL_WARN_039)
WARNING: Open input port 'da [13]'. (NTL_WARN_039)
WARNING: Open input port 'da [12]'. (NTL_WARN_039)
WARNING: Open input port 'da [11]'. (NTL_WARN_039)
WARNING: Open input port 'da [10]'. (NTL_WARN_039)
WARNING: Open input port 'da [9]'. (NTL_WARN_039)
WARNING: Open input port 'da [8]'. (NTL_WARN_039)
WARNING: Open input port 'da [7]'. (NTL_WARN_039)
WARNING: Open input port 'da [6]'. (NTL_WARN_039)
WARNING: Open input port 'da [5]'. (NTL_WARN_039)
WARNING: Open input port 'da [4]'. (NTL_WARN_039)
WARNING: Open input port 'da [3]'. (NTL_WARN_039)
WARNING: Open input port 'da [2]'. (NTL_WARN_039)
WARNING: Open input port 'da [1]'. (NTL_WARN_039)
WARNING: u_emb5k_0 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s).
         (NTL_WARN_038)
WARNING: /cygdrive/f/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v
         line 71 : Instantiating black box module 'M7S_EMB5K'. (NTL_WARN_043)
WARNING: u_emb5k_1 port 'da' width in design 'demo_sd_to_lcd' is unmatched
         with the cell 'M7S_EMB5K' port width. (NTL_WARN_037)
WARNING: Open input port 'da [17]'. (NTL_WARN_039)
WARNING: Open input port 'da [16]'. (NTL_WARN_039)
WARNING: Open input port 'da [15]'. (NTL_WARN_039)
WARNING: Open input port 'da [14]'. (NTL_WARN_039)
WARNING: Open input port 'da [13]'. (NTL_WARN_039)
WARNING: Open input port 'da [12]'. (NTL_WARN_039)
WARNING: Open input port 'da [11]'. (NTL_WARN_039)
WARNING: Open input port 'da [10]'. (NTL_WARN_039)
WARNING: Open input port 'da [9]'. (NTL_WARN_039)
WARNING: Open input port 'da [8]'. (NTL_WARN_039)
WARNING: Open input port 'da [7]'. (NTL_WARN_039)
WARNING: Open input port 'da [6]'. (NTL_WARN_039)
WARNING: Open input port 'da [5]'. (NTL_WARN_039)
WARNING: Open input port 'da [4]'. (NTL_WARN_039)
WARNING: Open input port 'da [3]'. (NTL_WARN_039)
WARNING: Open input port 'da [2]'. (NTL_WARN_039)
WARNING: Open input port 'da [1]'. (NTL_WARN_039)
WARNING: u_emb5k_1 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s).
         (NTL_WARN_038)
WARNING: u_emb5k_1 port 'da' width in design 'demo_sd_to_lcd' is unmatched
         with the cell 'M7S_EMB5K' port width. (NTL_WARN_037)
WARNING: Open input port 'da [17]'. (NTL_WARN_039)
WARNING: Open input port 'da [16]'. (NTL_WARN_039)
WARNING: Open input port 'da [15]'. (NTL_WARN_039)
WARNING: Open input port 'da [14]'. (NTL_WARN_039)
WARNING: Open input port 'da [13]'. (NTL_WARN_039)
WARNING: Open input port 'da [12]'. (NTL_WARN_039)
WARNING: Open input port 'da [11]'. (NTL_WARN_039)
WARNING: Open input port 'da [10]'. (NTL_WARN_039)
WARNING: Open input port 'da [9]'. (NTL_WARN_039)
WARNING: Open input port 'da [8]'. (NTL_WARN_039)
WARNING: Open input port 'da [7]'. (NTL_WARN_039)
WARNING: Open input port 'da [6]'. (NTL_WARN_039)
WARNING: Open input port 'da [5]'. (NTL_WARN_039)
WARNING: Open input port 'da [4]'. (NTL_WARN_039)
WARNING: Open input port 'da [3]'. (NTL_WARN_039)
WARNING: Open input port 'da [2]'. (NTL_WARN_039)
WARNING: Open input port 'da [1]'. (NTL_WARN_039)
WARNING: u_emb5k_1 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s).
         (NTL_WARN_038)
WARNING: /cygdrive/f/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v
         line 103 : Instantiating black box module 'M7S_EMB5K'. (NTL_WARN_043)
WARNING: u_emb5k_2 port 'da' width in design 'demo_sd_to_lcd' is unmatched
         with the cell 'M7S_EMB5K' port width. (NTL_WARN_037)
WARNING: Open input port 'da [17]'. (NTL_WARN_039)
WARNING: Open input port 'da [16]'. (NTL_WARN_039)
WARNING: Open input port 'da [15]'. (NTL_WARN_039)
WARNING: Open input port 'da [14]'. (NTL_WARN_039)
WARNING: Open input port 'da [13]'. (NTL_WARN_039)
WARNING: Open input port 'da [12]'. (NTL_WARN_039)
WARNING: Open input port 'da [11]'. (NTL_WARN_039)
WARNING: Open input port 'da [10]'. (NTL_WARN_039)
WARNING: Open input port 'da [9]'. (NTL_WARN_039)
WARNING: Open input port 'da [8]'. (NTL_WARN_039)
WARNING: Open input port 'da [7]'. (NTL_WARN_039)
WARNING: Open input port 'da [6]'. (NTL_WARN_039)
WARNING: Open input port 'da [5]'. (NTL_WARN_039)
WARNING: Open input port 'da [4]'. (NTL_WARN_039)
WARNING: Open input port 'da [3]'. (NTL_WARN_039)
WARNING: Open input port 'da [2]'. (NTL_WARN_039)
WARNING: Open input port 'da [1]'. (NTL_WARN_039)
WARNING: u_emb5k_2 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s).
         (NTL_WARN_038)
WARNING: u_emb5k_2 port 'da' width in design 'demo_sd_to_lcd' is unmatched
         with the cell 'M7S_EMB5K' port width. (NTL_WARN_037)
WARNING: Open input port 'da [17]'. (NTL_WARN_039)
WARNING: Open input port 'da [16]'. (NTL_WARN_039)
WARNING: Open input port 'da [15]'. (NTL_WARN_039)
WARNING: Open input port 'da [14]'. (NTL_WARN_039)
WARNING: Open input port 'da [13]'. (NTL_WARN_039)
WARNING: Open input port 'da [12]'. (NTL_WARN_039)
WARNING: Open input port 'da [11]'. (NTL_WARN_039)
WARNING: Open input port 'da [10]'. (NTL_WARN_039)
WARNING: Open input port 'da [9]'. (NTL_WARN_039)
WARNING: Open input port 'da [8]'. (NTL_WARN_039)
WARNING: Open input port 'da [7]'. (NTL_WARN_039)
WARNING: Open input port 'da [6]'. (NTL_WARN_039)
WARNING: Open input port 'da [5]'. (NTL_WARN_039)
WARNING: Open input port 'da [4]'. (NTL_WARN_039)
WARNING: Open input port 'da [3]'. (NTL_WARN_039)
WARNING: Open input port 'da [2]'. (NTL_WARN_039)
WARNING: Open input port 'da [1]'. (NTL_WARN_039)
WARNING: u_emb5k_2 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s).
         (NTL_WARN_038)
WARNING: /cygdrive/f/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v
         line 135 : Instantiating black box module 'M7S_EMB5K'. (NTL_WARN_043)
WARNING: u_emb5k_3 port 'da' width in design 'demo_sd_to_lcd' is unmatched
         with the cell 'M7S_EMB5K' port width. (NTL_WARN_037)
WARNING: Open input port 'da [17]'. (NTL_WARN_039)
WARNING: Open input port 'da [16]'. (NTL_WARN_039)
WARNING: Open input port 'da [15]'. (NTL_WARN_039)
WARNING: Open input port 'da [14]'. (NTL_WARN_039)
WARNING: Open input port 'da [13]'. (NTL_WARN_039)
WARNING: Open input port 'da [12]'. (NTL_WARN_039)
WARNING: Open input port 'da [11]'. (NTL_WARN_039)
WARNING: Open input port 'da [10]'. (NTL_WARN_039)
WARNING: Open input port 'da [9]'. (NTL_WARN_039)
WARNING: Open input port 'da [8]'. (NTL_WARN_039)
WARNING: Open input port 'da [7]'. (NTL_WARN_039)
WARNING: Open input port 'da [6]'. (NTL_WARN_039)
WARNING: Open input port 'da [5]'. (NTL_WARN_039)
WARNING: Open input port 'da [4]'. (NTL_WARN_039)
WARNING: Open input port 'da [3]'. (NTL_WARN_039)
WARNING: Open input port 'da [2]'. (NTL_WARN_039)
WARNING: Open input port 'da [1]'. (NTL_WARN_039)
WARNING: u_emb5k_3 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s).
         (NTL_WARN_038)
WARNING: u_emb5k_3 port 'da' width in design 'demo_sd_to_lcd' is unmatched
         with the cell 'M7S_EMB5K' port width. (NTL_WARN_037)
WARNING: Open input port 'da [17]'. (NTL_WARN_039)
WARNING: Open input port 'da [16]'. (NTL_WARN_039)
WARNING: Open input port 'da [15]'. (NTL_WARN_039)
WARNING: Open input port 'da [14]'. (NTL_WARN_039)
WARNING: Open input port 'da [13]'. (NTL_WARN_039)
WARNING: Open input port 'da [12]'. (NTL_WARN_039)
WARNING: Open input port 'da [11]'. (NTL_WARN_039)
WARNING: Open input port 'da [10]'. (NTL_WARN_039)
WARNING: Open input port 'da [9]'. (NTL_WARN_039)
WARNING: Open input port 'da [8]'. (NTL_WARN_039)
WARNING: Open input port 'da [7]'. (NTL_WARN_039)
WARNING: Open input port 'da [6]'. (NTL_WARN_039)
WARNING: Open input port 'da [5]'. (NTL_WARN_039)
WARNING: Open input port 'da [4]'. (NTL_WARN_039)
WARNING: Open input port 'da [3]'. (NTL_WARN_039)
WARNING: Open input port 'da [2]'. (NTL_WARN_039)
WARNING: Open input port 'da [1]'. (NTL_WARN_039)
WARNING: u_emb5k_3 (cell: M7S_EMB5K) in design 'emb_v1' has 17 open port(s).
         (NTL_WARN_038)
WARNING: /cygdrive/f/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v
         line 167 : Instantiating black box module 'M7S_EMB5K'. (NTL_WARN_043)
WARNING: dll_u0 port 'dll_msel0_user' width in design 'demo_sd_to_lcd' is
         unmatched with the cell 'M7S_DLL' port width. (NTL_WARN_037)
WARNING: Open input port 'dllrst'. (NTL_WARN_039)
WARNING: Open input port 'dll_msel0_user [3]'. (NTL_WARN_039)
WARNING: Open input port 'dll_msel0_user [2]'. (NTL_WARN_039)
WARNING: Open input port 'dll_msel0_user [1]'. (NTL_WARN_039)
WARNING: dll_u0 (cell: M7S_DLL) in design 'mcu_armcm3' has 4 open port(s).
         (NTL_WARN_038)
WARNING: /cygdrive/f/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v
         line 134 : Instantiating black box module 'M7S_DLL'. (NTL_WARN_043)
WARNING: u_soc port 'fp1_m_ahb_prot' width in design 'demo_sd_to_lcd' is
         unmatched with the cell 'M7S_SOC' port width. (NTL_WARN_037)
WARNING: u_soc port 'fp1_m_ahb_size' width in design 'demo_sd_to_lcd' is
         unmatched with the cell 'M7S_SOC' port width. (NTL_WARN_037)
WARNING: u_soc port 'fp1_m_ahb_addr' width in design 'demo_sd_to_lcd' is
         unmatched with the cell 'M7S_SOC' port width. (NTL_WARN_037)
WARNING: u_soc port 'fp1_m_ahb_burst' width in design 'demo_sd_to_lcd' is
         unmatched with the cell 'M7S_SOC' port width. (NTL_WARN_037)
WARNING: u_soc port 'fp1_m_ahb_trans' width in design 'demo_sd_to_lcd' is
         unmatched with the cell 'M7S_SOC' port width. (NTL_WARN_037)
WARNING: u_soc port 'fp1_m_ahb_wdata' width in design 'demo_sd_to_lcd' is
         unmatched with the cell 'M7S_SOC' port width. (NTL_WARN_037)
WARNING: u_soc port 'fp1_m_ahb_rdata' width in design 'demo_sd_to_lcd' is
         unmatched with the cell 'M7S_SOC' port width. (NTL_WARN_037)
WARNING: u_soc port 'fp1_s_ahb_prot' width in design 'demo_sd_to_lcd' is
         unmatched with the cell 'M7S_SOC' port width. (NTL_WARN_037)
WARNING: u_soc port 'fp1_s_ahb_size' width in design 'demo_sd_to_lcd' is
         unmatched with the cell 'M7S_SOC' port width. (NTL_WARN_037)
WARNING: u_soc port 'fp1_s_ahb_addr' width in design 'demo_sd_to_lcd' is
         unmatched with the cell 'M7S_SOC' port width. (NTL_WARN_037)
WARNING: u_soc port 'fp1_s_ahb_burst' width in design 'demo_sd_to_lcd' is
         unmatched with the cell 'M7S_SOC' port width. (NTL_WARN_037)
WARNING: u_soc port 'fp1_s_ahb_trans' width in design 'demo_sd_to_lcd' is
         unmatched with the cell 'M7S_SOC' port width. (NTL_WARN_037)
WARNING: u_soc port 'fp1_s_ahb_wdata' width in design 'demo_sd_to_lcd' is
         unmatched with the cell 'M7S_SOC' port width. (NTL_WARN_037)
WARNING: u_soc port 'fp1_s_ahb_rdata' width in design 'demo_sd_to_lcd' is
         unmatched with the cell 'M7S_SOC' port width. (NTL_WARN_037)
WARNING: u_soc port 'fp_INTNMI' width in design 'demo_sd_to_lcd' is unmatched
         with the cell 'M7S_SOC' port width. (NTL_WARN_037)
WARNING: Open input port 'fp0_s_ahb_resp'. (NTL_WARN_039)
WARNING: Open input port 'fp1_m_ahb_prot [3]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_m_ahb_prot [2]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_m_ahb_prot [1]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_m_ahb_size [2]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_m_ahb_size [1]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_m_ahb_addr [31]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_m_ahb_addr [30]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_m_ahb_addr [29]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_m_ahb_addr [28]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_m_ahb_addr [27]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_m_ahb_addr [26]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_m_ahb_addr [25]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_m_ahb_addr [24]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_m_ahb_addr [23]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_m_ahb_addr [22]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_m_ahb_addr [21]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_m_ahb_addr [20]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_m_ahb_addr [19]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_m_ahb_addr [18]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_m_ahb_addr [17]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_m_ahb_addr [16]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_m_ahb_addr [15]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_m_ahb_addr [14]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_m_ahb_addr [13]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_m_ahb_addr [12]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_m_ahb_addr [11]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_m_ahb_addr [10]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_m_ahb_addr [9]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_m_ahb_addr [8]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_m_ahb_addr [7]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_m_ahb_addr [6]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_m_ahb_addr [5]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_m_ahb_addr [4]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_m_ahb_addr [3]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_m_ahb_addr [2]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_m_ahb_addr [1]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_m_ahb_burst [2]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_m_ahb_burst [1]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_m_ahb_trans [1]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_m_ahb_wdata [31]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_m_ahb_wdata [30]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_m_ahb_wdata [29]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_m_ahb_wdata [28]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_m_ahb_wdata [27]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_m_ahb_wdata [26]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_m_ahb_wdata [25]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_m_ahb_wdata [24]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_m_ahb_wdata [23]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_m_ahb_wdata [22]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_m_ahb_wdata [21]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_m_ahb_wdata [20]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_m_ahb_wdata [19]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_m_ahb_wdata [18]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_m_ahb_wdata [17]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_m_ahb_wdata [16]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_m_ahb_wdata [15]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_m_ahb_wdata [14]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_m_ahb_wdata [13]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_m_ahb_wdata [12]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_m_ahb_wdata [11]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_m_ahb_wdata [10]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_m_ahb_wdata [9]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_m_ahb_wdata [8]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_m_ahb_wdata [7]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_m_ahb_wdata [6]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_m_ahb_wdata [5]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_m_ahb_wdata [4]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_m_ahb_wdata [3]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_m_ahb_wdata [2]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_m_ahb_wdata [1]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_m_ahb_rdata [31]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_m_ahb_rdata [30]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_m_ahb_rdata [29]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_m_ahb_rdata [28]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_m_ahb_rdata [27]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_m_ahb_rdata [26]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_m_ahb_rdata [25]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_m_ahb_rdata [24]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_m_ahb_rdata [23]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_m_ahb_rdata [22]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_m_ahb_rdata [21]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_m_ahb_rdata [20]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_m_ahb_rdata [19]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_m_ahb_rdata [18]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_m_ahb_rdata [17]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_m_ahb_rdata [16]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_m_ahb_rdata [15]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_m_ahb_rdata [14]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_m_ahb_rdata [13]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_m_ahb_rdata [12]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_m_ahb_rdata [11]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_m_ahb_rdata [10]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_m_ahb_rdata [9]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_m_ahb_rdata [8]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_m_ahb_rdata [7]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_m_ahb_rdata [6]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_m_ahb_rdata [5]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_m_ahb_rdata [4]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_m_ahb_rdata [3]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_m_ahb_rdata [2]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_m_ahb_rdata [1]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_s_ahb_prot [3]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_s_ahb_prot [2]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_s_ahb_prot [1]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_s_ahb_size [2]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_s_ahb_size [1]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_s_ahb_addr [31]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_s_ahb_addr [30]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_s_ahb_addr [29]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_s_ahb_addr [28]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_s_ahb_addr [27]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_s_ahb_addr [26]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_s_ahb_addr [25]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_s_ahb_addr [24]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_s_ahb_addr [23]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_s_ahb_addr [22]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_s_ahb_addr [21]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_s_ahb_addr [20]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_s_ahb_addr [19]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_s_ahb_addr [18]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_s_ahb_addr [17]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_s_ahb_addr [16]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_s_ahb_addr [15]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_s_ahb_addr [14]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_s_ahb_addr [13]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_s_ahb_addr [12]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_s_ahb_addr [11]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_s_ahb_addr [10]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_s_ahb_addr [9]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_s_ahb_addr [8]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_s_ahb_addr [7]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_s_ahb_addr [6]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_s_ahb_addr [5]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_s_ahb_addr [4]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_s_ahb_addr [3]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_s_ahb_addr [2]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_s_ahb_addr [1]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_s_ahb_burst [2]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_s_ahb_burst [1]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_s_ahb_trans [1]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_s_ahb_wdata [31]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_s_ahb_wdata [30]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_s_ahb_wdata [29]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_s_ahb_wdata [28]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_s_ahb_wdata [27]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_s_ahb_wdata [26]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_s_ahb_wdata [25]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_s_ahb_wdata [24]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_s_ahb_wdata [23]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_s_ahb_wdata [22]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_s_ahb_wdata [21]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_s_ahb_wdata [20]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_s_ahb_wdata [19]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_s_ahb_wdata [18]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_s_ahb_wdata [17]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_s_ahb_wdata [16]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_s_ahb_wdata [15]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_s_ahb_wdata [14]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_s_ahb_wdata [13]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_s_ahb_wdata [12]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_s_ahb_wdata [11]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_s_ahb_wdata [10]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_s_ahb_wdata [9]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_s_ahb_wdata [8]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_s_ahb_wdata [7]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_s_ahb_wdata [6]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_s_ahb_wdata [5]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_s_ahb_wdata [4]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_s_ahb_wdata [3]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_s_ahb_wdata [2]'. (NTL_WARN_039)
WARNING: Open output port 'fp1_s_ahb_wdata [1]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_s_ahb_resp'. (NTL_WARN_039)
WARNING: Open input port 'fp1_s_ahb_rdata [31]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_s_ahb_rdata [30]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_s_ahb_rdata [29]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_s_ahb_rdata [28]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_s_ahb_rdata [27]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_s_ahb_rdata [26]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_s_ahb_rdata [25]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_s_ahb_rdata [24]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_s_ahb_rdata [23]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_s_ahb_rdata [22]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_s_ahb_rdata [21]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_s_ahb_rdata [20]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_s_ahb_rdata [19]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_s_ahb_rdata [18]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_s_ahb_rdata [17]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_s_ahb_rdata [16]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_s_ahb_rdata [15]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_s_ahb_rdata [14]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_s_ahb_rdata [13]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_s_ahb_rdata [12]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_s_ahb_rdata [11]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_s_ahb_rdata [10]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_s_ahb_rdata [9]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_s_ahb_rdata [8]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_s_ahb_rdata [7]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_s_ahb_rdata [6]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_s_ahb_rdata [5]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_s_ahb_rdata [4]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_s_ahb_rdata [3]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_s_ahb_rdata [2]'. (NTL_WARN_039)
WARNING: Open input port 'fp1_s_ahb_rdata [1]'. (NTL_WARN_039)
WARNING: Open input port 'fp_INTNMI [15]'. (NTL_WARN_039)
WARNING: Open input port 'fp_INTNMI [14]'. (NTL_WARN_039)
WARNING: Open input port 'fp_INTNMI [13]'. (NTL_WARN_039)
WARNING: Open input port 'fp_INTNMI [12]'. (NTL_WARN_039)
WARNING: Open input port 'fp_INTNMI [11]'. (NTL_WARN_039)
WARNING: Open input port 'fp_INTNMI [10]'. (NTL_WARN_039)
WARNING: Open input port 'fp_INTNMI [9]'. (NTL_WARN_039)
WARNING: Open input port 'fp_INTNMI [8]'. (NTL_WARN_039)
WARNING: Open input port 'fp_INTNMI [7]'. (NTL_WARN_039)
WARNING: Open input port 'fp_INTNMI [6]'. (NTL_WARN_039)
WARNING: Open input port 'fp_INTNMI [5]'. (NTL_WARN_039)
WARNING: Open input port 'fp_INTNMI [4]'. (NTL_WARN_039)
WARNING: Open input port 'fp_INTNMI [3]'. (NTL_WARN_039)
WARNING: Open input port 'fp_INTNMI [2]'. (NTL_WARN_039)
WARNING: Open input port 'fp_INTNMI [1]'. (NTL_WARN_039)
WARNING: u_soc (cell: M7S_SOC) in design 'mcu_armcm3' has 219 open port(s).
         (NTL_WARN_038)
WARNING: /cygdrive/f/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v
         line 246 : Instantiating black box module 'M7S_SOC'. (NTL_WARN_043)
WARNING: Open input port 'pllrst'. (NTL_WARN_039)
WARNING: pll_u0 (cell: M7S_PLL) in design 'pll_v1' has 1 open port(s).
         (NTL_WARN_038)
WARNING: /cygdrive/f/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v
         line 98 : Instantiating black box module 'M7S_PLL'. (NTL_WARN_043)
0
CMD:     make_unique
         Instance 'u_1kx16_0' in design 'sdram_to_RGB' is made unique. The
         newly created design is 'emb_v1_1'.
         Instance 'u_1kx16_1' in design 'sdram_to_RGB' is made unique. The
         newly created design is 'emb_v1_2'.
0

CMD:     write_design -no_leaf -decrypt -hierarchy -format verilog -output
         ${design_name}_simp_hier.v
0

CMD:     expand -hierarchy
INFO:    Instance 'pll_u0' of empty design 'M7S_PLL' cannot be expanded!
         (NTL_INFO_014)
INFO:    Instance 'u_lvds_tx_clk' of empty design 'M7S_IO_LVDS' cannot be
         expanded! (NTL_INFO_014)
INFO:    Instance 'u_lvds_tx_0' of empty design 'M7S_IO_LVDS' cannot be
         expanded! (NTL_INFO_014)
INFO:    Instance 'u_lvds_tx_1' of empty design 'M7S_IO_LVDS' cannot be
         expanded! (NTL_INFO_014)
INFO:    Instance 'u_lvds_tx_2' of empty design 'M7S_IO_LVDS' cannot be
         expanded! (NTL_INFO_014)
INFO:    Instance 'u_lvds_tx_3' of empty design 'M7S_IO_LVDS' cannot be
         expanded! (NTL_INFO_014)
INFO:    Instance 'u_emb5k_0' of empty design 'M7S_EMB5K' cannot be expanded!
         (NTL_INFO_014)
INFO:    Instance 'u_emb5k_1' of empty design 'M7S_EMB5K' cannot be expanded!
         (NTL_INFO_014)
INFO:    Instance 'u_emb5k_2' of empty design 'M7S_EMB5K' cannot be expanded!
         (NTL_INFO_014)
INFO:    Instance 'u_emb5k_3' of empty design 'M7S_EMB5K' cannot be expanded!
         (NTL_INFO_014)
INFO:    Instance 'u_emb5k_0' of empty design 'M7S_EMB5K' cannot be expanded!
         (NTL_INFO_014)
INFO:    Instance 'u_emb5k_1' of empty design 'M7S_EMB5K' cannot be expanded!
         (NTL_INFO_014)
INFO:    Instance 'u_emb5k_2' of empty design 'M7S_EMB5K' cannot be expanded!
         (NTL_INFO_014)
INFO:    Instance 'u_emb5k_3' of empty design 'M7S_EMB5K' cannot be expanded!
         (NTL_INFO_014)
INFO:    Instance 'dll_u0' of empty design 'M7S_DLL' cannot be expanded!
         (NTL_INFO_014)
INFO:    Instance 'u_soc' of empty design 'M7S_SOC' cannot be expanded!
         (NTL_INFO_014)
INFO:    Instance 'pll_u0' of empty design 'M7S_PLL' cannot be expanded!
         (NTL_INFO_014)
WARNING: Template 'ahb_master' is removed. (NTL_WARN_041)
WARNING: Template 'colorbar_gen' is removed. (NTL_WARN_041)
0
CMD:     $opt_cmd -mode timing
INFO:    Linking priority: *designs* cswitch_typical
         (cswitch_ast_frontend_griffin_2.0_cygwin.db:cswitch_typical)

Beginning Hierarchical Optimization
===================================

WARNING: Instance 'u_sdram_to_RGB/u_ahb_master/u64' of design
         'ahb_master_ipc_sub_block_8_1' in 'demo_sd_to_lcd' is removed due to
         non-observable output. (OPT_W_018)
WARNING: Register 'u_sdram_to_RGB/dma_addr__reg[1]' in 'demo_sd_to_lcd' is
         removed due to non-observable output. (OPT_W_005)
WARNING: Register 'u_sdram_to_RGB/u_ahb_master/ahm_error__reg' in
         'demo_sd_to_lcd' is removed due to non-observable output. (OPT_W_005)

  Optimizing Design demo_sd_to_lcd (1 9)

WARNING: Register 'u_sdram_to_RGB/u_ahb_master/prefetch_wdata_pop__reg' in
         'demo_sd_to_lcd' is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[0]' in
         'demo_sd_to_lcd' is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[1]' in
         'demo_sd_to_lcd' is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[2]' in
         'demo_sd_to_lcd' is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[3]' in
         'demo_sd_to_lcd' is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[4]' in
         'demo_sd_to_lcd' is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[5]' in
         'demo_sd_to_lcd' is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[6]' in
         'demo_sd_to_lcd' is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[7]' in
         'demo_sd_to_lcd' is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[8]' in
         'demo_sd_to_lcd' is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[9]' in
         'demo_sd_to_lcd' is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[10]' in
         'demo_sd_to_lcd' is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[11]' in
         'demo_sd_to_lcd' is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[12]' in
         'demo_sd_to_lcd' is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[13]' in
         'demo_sd_to_lcd' is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[14]' in
         'demo_sd_to_lcd' is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[15]' in
         'demo_sd_to_lcd' is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[16]' in
         'demo_sd_to_lcd' is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[17]' in
         'demo_sd_to_lcd' is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[18]' in
         'demo_sd_to_lcd' is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[19]' in
         'demo_sd_to_lcd' is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[20]' in
         'demo_sd_to_lcd' is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[21]' in
         'demo_sd_to_lcd' is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[22]' in
         'demo_sd_to_lcd' is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[23]' in
         'demo_sd_to_lcd' is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[24]' in
         'demo_sd_to_lcd' is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[25]' in
         'demo_sd_to_lcd' is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[26]' in
         'demo_sd_to_lcd' is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[27]' in
         'demo_sd_to_lcd' is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[28]' in
         'demo_sd_to_lcd' is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[29]' in
         'demo_sd_to_lcd' is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[30]' in
         'demo_sd_to_lcd' is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'u_sdram_to_RGB/u_ahb_master/wdata_in_r__reg[31]' in
         'demo_sd_to_lcd' is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'u_sdram_to_RGB/u_ahb_master/wdata_pop__reg' in
         'demo_sd_to_lcd' is removed due to non-observable output. (OPT_W_005)
WARNING: Register 'u_sdram_to_RGB/u_ahb_master/wdata_sel__reg' in
         'demo_sd_to_lcd' is removed due to non-observable output. (OPT_W_005)
      Performing Arithmetic Reduction and Transformation
WARNING: Design instance 'u_sdram_to_RGB/u_ahb_master/u63' in
         'demo_sd_to_lcd' is removed due to non-observable output. (OPT_W_003)
      Performing Logic Optimization

  Optimizing Design ahb_master_ipc_add_block_8_0 (2 9)

INFO:    Port 'CO' in design 'ahb_master_ipc_add_block_8_0' is detected
         floating without fanouts. (OPT_I_007)
0

CMD:     set_name_rule rule1  -restricted "/" -replacement_char "."
0
CMD:     apply_name_rule -rule rule1 -hierarchy
0
CMD:     write_design -decrypt -hierarchy -format verilog -output $outfile
0
CMD:     report_for_agate -all


*******************************************************************************
* Report  : Report for agate                                                  *
* Command : report_for_agate -all                                             *
* Design  : demo_sd_to_lcd                                                    *
* Version : 2014.0903.eng                                                     *
* Date    : 10:25 PM, 23-Apr-15                                               *
*******************************************************************************
0

CMD:     mem_usage
Memory Usage: peak is 52.091M, current is 61.263M   
0

Warning/Error message (message ID)                                     Number
-----------------------------------------------------------------------------
WARNING:                                              (GET_WARN_3)         24
No  matches search pattern ""

WARNING:                                            (NTL_WARN_043)         13
Instantiating black box module ''.

WARNING:                                            (NTL_WARN_041)          2
Template '' is removed.

WARNING:                                            (NTL_WARN_037)         37
 port '' width in design '' is unmatched with the cell '' port width.

WARNING:                                            (NTL_WARN_038)         18
 (cell: ) in design '' has  open port(s).

WARNING:                                            (NTL_WARN_039)        619
Open  port ''.

WARNING:                                               (OPT_W_003)          1
Design instance '' in '' is removed due to non-observable output.

WARNING:                                               (OPT_W_005)         37
Register '' in '' is removed due to non-observable output.

WARNING:                                               (OPT_W_018)          1
Instance '' of design '' in '' is removed due to non-observable output.
-----------------------------------------------------------------------------
Errors: 0, Warnings: 752

CPU time: 4.46 sec
Quit ic_shell.  Thank you!
