Info: Generated by version: 21.3 build 170
Info: Starting: Create simulation model
Info: qsys-generate E:\work\Z61GC\FPGA\Z6-1GC_mainfpga_20220321\src\issp\issp.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=E:\work\Z61GC\FPGA\Z6-1GC_mainfpga_20220321\src\issp\issp --family="Arria 10" --part=10AX032H4F34E3SG
Info: issp: "Transforming system: issp"
Info: issp: "Naming system components in system: issp"
Info: issp: "Processing generation queue"
Info: issp: "Generating: issp"
Info: issp: "Generating: altsource_probe"
Info: issp: Done "issp" with 2 modules, 2 files
Info: Generating the following file(s) for MODELSIM simulator in E:/work/Z61GC/FPGA/Z6-1GC_mainfpga_20220321/src/issp/issp/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: Generating the following file(s) for RIVIERA simulator in E:/work/Z61GC/FPGA/Z6-1GC_mainfpga_20220321/src/issp/issp/sim/ directory:
Info: 	common/riviera_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under E:/work/Z61GC/FPGA/Z6-1GC_mainfpga_20220321/src/issp/issp/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create simulation script
Info: sim-script-gen --system-file=E:\work\Z61GC\FPGA\Z6-1GC_mainfpga_20220321\src\issp\issp.ip --output-directory=E:/work/Z61GC/FPGA/Z6-1GC_mainfpga_20220321/src/issp/issp/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in E:/work/Z61GC/FPGA/Z6-1GC_mainfpga_20220321/src/issp/issp/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for RIVIERA simulator in E:/work/Z61GC/FPGA/Z6-1GC_mainfpga_20220321/src/issp/issp/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under E:/work/Z61GC/FPGA/Z6-1GC_mainfpga_20220321/src/issp/issp/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation script
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate E:\work\Z61GC\FPGA\Z6-1GC_mainfpga_20220321\src\issp\issp.ip --block-symbol-file --output-directory=E:\work\Z61GC\FPGA\Z6-1GC_mainfpga_20220321\src\issp\issp --family="Arria 10" --part=10AX032H4F34E3SG
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate E:\work\Z61GC\FPGA\Z6-1GC_mainfpga_20220321\src\issp\issp.ip --synthesis=VERILOG --output-directory=E:\work\Z61GC\FPGA\Z6-1GC_mainfpga_20220321\src\issp\issp --family="Arria 10" --part=10AX032H4F34E3SG
Info: issp: "Transforming system: issp"
Info: issp: "Naming system components in system: issp"
Info: issp: "Processing generation queue"
Info: issp: "Generating: issp"
Info: issp: "Generating: altsource_probe_top"
Info: issp: Done "issp" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
