Item(by='yaantc', descendants=None, kids=None, score=None, time=1609407475, title=None, item_type='comment', url=None, parent=25590655, text='SAT is a key technology in electronic design automation (EDA), the industry making the tools allowing designing chips. From [1]:<p>&quot;Within EDA, SAT solvers are used for such disparate tasks as test pattern generation, circuit delay computation, logic optimization, combinational equivalence checking, bounded model checking and functional test vector generation.&quot;<p>Improvement in SAT solving allows designing more and more complex chips.<p>In software it&#x27;s used for formal checking, through SMT (Satisfiability Modulo Theory [2]). SMT is an extension of SAT. For an example application, Microsoft is using their z3 SMT solver [3], now open source, for the automated Windows driver verification process.<p>[1] <a href="https:&#x2F;&#x2F;semiengineering.com&#x2F;knowledge_centers&#x2F;eda-design&#x2F;verification&#x2F;sat-solver&#x2F;" rel="nofollow">https:&#x2F;&#x2F;semiengineering.com&#x2F;knowledge_centers&#x2F;eda-design&#x2F;ver...</a>\n[2] <a href="https:&#x2F;&#x2F;en.wikipedia.org&#x2F;wiki&#x2F;Satisfiability_modulo_theories" rel="nofollow">https:&#x2F;&#x2F;en.wikipedia.org&#x2F;wiki&#x2F;Satisfiability_modulo_theories</a>\n[3] <a href="https:&#x2F;&#x2F;en.wikipedia.org&#x2F;wiki&#x2F;Z3_Theorem_Prover" rel="nofollow">https:&#x2F;&#x2F;en.wikipedia.org&#x2F;wiki&#x2F;Z3_Theorem_Prover</a>')