{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1655045164604 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655045164614 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 12 22:46:04 2022 " "Processing started: Sun Jun 12 22:46:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655045164614 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655045164614 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project -c project " "Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655045164614 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1655045164995 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1655045164995 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "project.v(45) " "Verilog HDL information at project.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1655045173860 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "project.v(57) " "Verilog HDL information at project.v(57): always construct contains both blocking and non-blocking assignments" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 57 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1655045173861 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "project.v(69) " "Verilog HDL information at project.v(69): always construct contains both blocking and non-blocking assignments" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 69 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1655045173861 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "project.v(243) " "Verilog HDL information at project.v(243): always construct contains both blocking and non-blocking assignments" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 243 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1655045173861 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "project.v(379) " "Verilog HDL information at project.v(379): always construct contains both blocking and non-blocking assignments" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 379 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1655045173862 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "project.v(393) " "Verilog HDL information at project.v(393): always construct contains both blocking and non-blocking assignments" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 393 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1655045173863 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "project.v(407) " "Verilog HDL information at project.v(407): always construct contains both blocking and non-blocking assignments" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 407 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1655045173863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project.v 6 6 " "Found 6 design units, including 6 entities, in source file project.v" { { "Info" "ISGN_ENTITY_NAME" "1 project " "Found entity 1: project" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655045173867 ""} { "Info" "ISGN_ENTITY_NAME" "2 game1 " "Found entity 2: game1" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655045173867 ""} { "Info" "ISGN_ENTITY_NAME" "3 game2 " "Found entity 3: game2" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655045173867 ""} { "Info" "ISGN_ENTITY_NAME" "4 number " "Found entity 4: number" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655045173867 ""} { "Info" "ISGN_ENTITY_NAME" "5 get " "Found entity 5: get" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 469 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655045173867 ""} { "Info" "ISGN_ENTITY_NAME" "6 bcd " "Found entity 6: bcd" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 507 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655045173867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655045173867 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "project.v(28) " "Verilog HDL Instantiation warning at project.v(28): instance has no name" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1655045173871 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "project.v(29) " "Verilog HDL Instantiation warning at project.v(29): instance has no name" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1655045173873 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "project " "Elaborating entity \"project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1655045174005 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "p1h project.v(11) " "Verilog HDL Always Construct warning at project.v(11): variable \"p1h\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1655045174007 "|project"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "p1t project.v(12) " "Verilog HDL Always Construct warning at project.v(12): variable \"p1t\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1655045174007 "|project"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "p1o project.v(13) " "Verilog HDL Always Construct warning at project.v(13): variable \"p1o\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1655045174007 "|project"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "p2h project.v(14) " "Verilog HDL Always Construct warning at project.v(14): variable \"p2h\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1655045174007 "|project"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "p2t project.v(15) " "Verilog HDL Always Construct warning at project.v(15): variable \"p2t\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1655045174007 "|project"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "p2o project.v(16) " "Verilog HDL Always Construct warning at project.v(16): variable \"p2o\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1655045174008 "|project"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "h1p project.v(19) " "Verilog HDL Always Construct warning at project.v(19): variable \"h1p\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1655045174008 "|project"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "t1p project.v(20) " "Verilog HDL Always Construct warning at project.v(20): variable \"t1p\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1655045174008 "|project"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "o1p project.v(21) " "Verilog HDL Always Construct warning at project.v(21): variable \"o1p\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1655045174008 "|project"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "h2p project.v(22) " "Verilog HDL Always Construct warning at project.v(22): variable \"h2p\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1655045174008 "|project"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "t2p project.v(23) " "Verilog HDL Always Construct warning at project.v(23): variable \"t2p\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1655045174008 "|project"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "o2p project.v(24) " "Verilog HDL Always Construct warning at project.v(24): variable \"o2p\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1655045174008 "|project"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "p1_h project.v(9) " "Verilog HDL Always Construct warning at project.v(9): inferring latch(es) for variable \"p1_h\", which holds its previous value in one or more paths through the always construct" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655045174009 "|project"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "p1_t project.v(9) " "Verilog HDL Always Construct warning at project.v(9): inferring latch(es) for variable \"p1_t\", which holds its previous value in one or more paths through the always construct" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655045174009 "|project"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "p1_o project.v(9) " "Verilog HDL Always Construct warning at project.v(9): inferring latch(es) for variable \"p1_o\", which holds its previous value in one or more paths through the always construct" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655045174010 "|project"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "p2_h project.v(9) " "Verilog HDL Always Construct warning at project.v(9): inferring latch(es) for variable \"p2_h\", which holds its previous value in one or more paths through the always construct" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655045174010 "|project"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "p2_t project.v(9) " "Verilog HDL Always Construct warning at project.v(9): inferring latch(es) for variable \"p2_t\", which holds its previous value in one or more paths through the always construct" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655045174010 "|project"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "p2_o project.v(9) " "Verilog HDL Always Construct warning at project.v(9): inferring latch(es) for variable \"p2_o\", which holds its previous value in one or more paths through the always construct" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655045174010 "|project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2_o\[0\] project.v(18) " "Inferred latch for \"p2_o\[0\]\" at project.v(18)" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655045174013 "|project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2_o\[1\] project.v(18) " "Inferred latch for \"p2_o\[1\]\" at project.v(18)" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655045174013 "|project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2_o\[2\] project.v(18) " "Inferred latch for \"p2_o\[2\]\" at project.v(18)" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655045174013 "|project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2_o\[3\] project.v(18) " "Inferred latch for \"p2_o\[3\]\" at project.v(18)" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655045174013 "|project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2_o\[4\] project.v(18) " "Inferred latch for \"p2_o\[4\]\" at project.v(18)" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655045174014 "|project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2_o\[5\] project.v(18) " "Inferred latch for \"p2_o\[5\]\" at project.v(18)" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655045174014 "|project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2_o\[6\] project.v(18) " "Inferred latch for \"p2_o\[6\]\" at project.v(18)" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655045174014 "|project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2_t\[0\] project.v(18) " "Inferred latch for \"p2_t\[0\]\" at project.v(18)" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655045174014 "|project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2_t\[1\] project.v(18) " "Inferred latch for \"p2_t\[1\]\" at project.v(18)" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655045174014 "|project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2_t\[2\] project.v(18) " "Inferred latch for \"p2_t\[2\]\" at project.v(18)" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655045174014 "|project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2_t\[3\] project.v(18) " "Inferred latch for \"p2_t\[3\]\" at project.v(18)" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655045174015 "|project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2_t\[4\] project.v(18) " "Inferred latch for \"p2_t\[4\]\" at project.v(18)" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655045174015 "|project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2_t\[5\] project.v(18) " "Inferred latch for \"p2_t\[5\]\" at project.v(18)" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655045174015 "|project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2_t\[6\] project.v(18) " "Inferred latch for \"p2_t\[6\]\" at project.v(18)" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655045174015 "|project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2_h\[0\] project.v(18) " "Inferred latch for \"p2_h\[0\]\" at project.v(18)" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655045174015 "|project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2_h\[1\] project.v(18) " "Inferred latch for \"p2_h\[1\]\" at project.v(18)" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655045174015 "|project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2_h\[2\] project.v(18) " "Inferred latch for \"p2_h\[2\]\" at project.v(18)" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655045174016 "|project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2_h\[3\] project.v(18) " "Inferred latch for \"p2_h\[3\]\" at project.v(18)" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655045174016 "|project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2_h\[4\] project.v(18) " "Inferred latch for \"p2_h\[4\]\" at project.v(18)" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655045174016 "|project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2_h\[5\] project.v(18) " "Inferred latch for \"p2_h\[5\]\" at project.v(18)" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655045174016 "|project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2_h\[6\] project.v(18) " "Inferred latch for \"p2_h\[6\]\" at project.v(18)" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655045174016 "|project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1_o\[0\] project.v(18) " "Inferred latch for \"p1_o\[0\]\" at project.v(18)" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655045174016 "|project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1_o\[1\] project.v(18) " "Inferred latch for \"p1_o\[1\]\" at project.v(18)" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655045174017 "|project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1_o\[2\] project.v(18) " "Inferred latch for \"p1_o\[2\]\" at project.v(18)" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655045174017 "|project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1_o\[3\] project.v(18) " "Inferred latch for \"p1_o\[3\]\" at project.v(18)" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655045174017 "|project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1_o\[4\] project.v(18) " "Inferred latch for \"p1_o\[4\]\" at project.v(18)" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655045174017 "|project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1_o\[5\] project.v(18) " "Inferred latch for \"p1_o\[5\]\" at project.v(18)" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655045174017 "|project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1_o\[6\] project.v(18) " "Inferred latch for \"p1_o\[6\]\" at project.v(18)" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655045174017 "|project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1_t\[0\] project.v(18) " "Inferred latch for \"p1_t\[0\]\" at project.v(18)" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655045174018 "|project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1_t\[1\] project.v(18) " "Inferred latch for \"p1_t\[1\]\" at project.v(18)" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655045174018 "|project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1_t\[2\] project.v(18) " "Inferred latch for \"p1_t\[2\]\" at project.v(18)" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655045174018 "|project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1_t\[3\] project.v(18) " "Inferred latch for \"p1_t\[3\]\" at project.v(18)" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655045174018 "|project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1_t\[4\] project.v(18) " "Inferred latch for \"p1_t\[4\]\" at project.v(18)" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655045174018 "|project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1_t\[5\] project.v(18) " "Inferred latch for \"p1_t\[5\]\" at project.v(18)" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655045174018 "|project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1_t\[6\] project.v(18) " "Inferred latch for \"p1_t\[6\]\" at project.v(18)" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655045174018 "|project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1_h\[0\] project.v(18) " "Inferred latch for \"p1_h\[0\]\" at project.v(18)" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655045174019 "|project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1_h\[1\] project.v(18) " "Inferred latch for \"p1_h\[1\]\" at project.v(18)" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655045174019 "|project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1_h\[2\] project.v(18) " "Inferred latch for \"p1_h\[2\]\" at project.v(18)" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655045174019 "|project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1_h\[3\] project.v(18) " "Inferred latch for \"p1_h\[3\]\" at project.v(18)" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655045174019 "|project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1_h\[4\] project.v(18) " "Inferred latch for \"p1_h\[4\]\" at project.v(18)" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655045174020 "|project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1_h\[5\] project.v(18) " "Inferred latch for \"p1_h\[5\]\" at project.v(18)" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655045174020 "|project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1_h\[6\] project.v(18) " "Inferred latch for \"p1_h\[6\]\" at project.v(18)" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655045174020 "|project"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game1 game1:comb_173 " "Elaborating entity \"game1\" for hierarchy \"game1:comb_173\"" {  } { { "project.v" "comb_173" { Text "C:/Users/tracy/Desktop/project/project.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655045174041 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk4 project.v(40) " "Verilog HDL or VHDL warning at project.v(40): object \"clk4\" assigned a value but never read" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655045174042 "|project|game1:comb_173"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 project.v(55) " "Verilog HDL assignment warning at project.v(55): truncated value with size 32 to match size of target (23)" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655045174043 "|project|game1:comb_173"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 project.v(67) " "Verilog HDL assignment warning at project.v(67): truncated value with size 32 to match size of target (23)" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655045174044 "|project|game1:comb_173"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 project.v(79) " "Verilog HDL assignment warning at project.v(79): truncated value with size 32 to match size of target (23)" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655045174045 "|project|game1:comb_173"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 project.v(89) " "Verilog HDL assignment warning at project.v(89): truncated value with size 32 to match size of target (5)" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655045174046 "|project|game1:comb_173"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 project.v(96) " "Verilog HDL assignment warning at project.v(96): truncated value with size 32 to match size of target (5)" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655045174047 "|project|game1:comb_173"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 project.v(106) " "Verilog HDL assignment warning at project.v(106): truncated value with size 32 to match size of target (5)" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655045174047 "|project|game1:comb_173"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 project.v(107) " "Verilog HDL assignment warning at project.v(107): truncated value with size 32 to match size of target (5)" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655045174048 "|project|game1:comb_173"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 project.v(124) " "Verilog HDL assignment warning at project.v(124): truncated value with size 32 to match size of target (5)" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655045174049 "|project|game1:comb_173"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 project.v(131) " "Verilog HDL assignment warning at project.v(131): truncated value with size 32 to match size of target (5)" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655045174049 "|project|game1:comb_173"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 project.v(141) " "Verilog HDL assignment warning at project.v(141): truncated value with size 32 to match size of target (5)" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655045174050 "|project|game1:comb_173"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 project.v(142) " "Verilog HDL assignment warning at project.v(142): truncated value with size 32 to match size of target (5)" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655045174050 "|project|game1:comb_173"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 project.v(159) " "Verilog HDL assignment warning at project.v(159): truncated value with size 32 to match size of target (5)" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655045174052 "|project|game1:comb_173"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 project.v(166) " "Verilog HDL assignment warning at project.v(166): truncated value with size 32 to match size of target (5)" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655045174052 "|project|game1:comb_173"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 project.v(176) " "Verilog HDL assignment warning at project.v(176): truncated value with size 32 to match size of target (5)" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655045174053 "|project|game1:comb_173"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 project.v(177) " "Verilog HDL assignment warning at project.v(177): truncated value with size 32 to match size of target (5)" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655045174053 "|project|game1:comb_173"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd game1:comb_173\|bcd:U1 " "Elaborating entity \"bcd\" for hierarchy \"game1:comb_173\|bcd:U1\"" {  } { { "project.v" "U1" { Text "C:/Users/tracy/Desktop/project/project.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655045174100 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 project.v(530) " "Verilog HDL assignment warning at project.v(530): truncated value with size 32 to match size of target (4)" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 530 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655045174102 "|project|game1:comb_173|bcd:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 project.v(528) " "Verilog HDL assignment warning at project.v(528): truncated value with size 32 to match size of target (4)" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655045174103 "|project|game1:comb_173|bcd:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 project.v(526) " "Verilog HDL assignment warning at project.v(526): truncated value with size 32 to match size of target (4)" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 526 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655045174105 "|project|game1:comb_173|bcd:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game2 game2:comb_174 " "Elaborating entity \"game2\" for hierarchy \"game2:comb_174\"" {  } { { "project.v" "comb_174" { Text "C:/Users/tracy/Desktop/project/project.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655045174132 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 project.v(253) " "Verilog HDL assignment warning at project.v(253): truncated value with size 32 to match size of target (23)" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655045174134 "|project|game2:comb_174"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 project.v(262) " "Verilog HDL assignment warning at project.v(262): truncated value with size 32 to match size of target (4)" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655045174135 "|project|game2:comb_174"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 project.v(273) " "Verilog HDL assignment warning at project.v(273): truncated value with size 32 to match size of target (4)" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655045174136 "|project|game2:comb_174"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 project.v(356) " "Verilog HDL assignment warning at project.v(356): truncated value with size 32 to match size of target (12)" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655045174141 "|project|game2:comb_174"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 project.v(357) " "Verilog HDL assignment warning at project.v(357): truncated value with size 32 to match size of target (12)" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655045174141 "|project|game2:comb_174"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "number game2:comb_174\|number:U7 " "Elaborating entity \"number\" for hierarchy \"game2:comb_174\|number:U7\"" {  } { { "project.v" "U7" { Text "C:/Users/tracy/Desktop/project/project.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655045174170 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 project.v(389) " "Verilog HDL assignment warning at project.v(389): truncated value with size 32 to match size of target (23)" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655045174172 "|project|game2:comb_174|number:U7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 project.v(403) " "Verilog HDL assignment warning at project.v(403): truncated value with size 32 to match size of target (23)" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655045174174 "|project|game2:comb_174|number:U7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 project.v(417) " "Verilog HDL assignment warning at project.v(417): truncated value with size 32 to match size of target (23)" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655045174174 "|project|game2:comb_174|number:U7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 project.v(427) " "Verilog HDL assignment warning at project.v(427): truncated value with size 32 to match size of target (3)" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655045174176 "|project|game2:comb_174|number:U7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "get game2:comb_174\|number:U7\|get:U4 " "Elaborating entity \"get\" for hierarchy \"game2:comb_174\|number:U7\|get:U4\"" {  } { { "project.v" "U4" { Text "C:/Users/tracy/Desktop/project/project.v" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655045174198 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 project.v(499) " "Verilog HDL assignment warning at project.v(499): truncated value with size 32 to match size of target (4)" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655045174201 "|project|game2:comb_174|number:U7|get:U4"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "game2:comb_174\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game2:comb_174\|Mult0\"" {  } { { "project.v" "Mult0" { Text "C:/Users/tracy/Desktop/project/project.v" 356 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655045175551 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game2:comb_174\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game2:comb_174\|Mult1\"" {  } { { "project.v" "Mult1" { Text "C:/Users/tracy/Desktop/project/project.v" 357 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655045175551 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1655045175551 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "game2:comb_174\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"game2:comb_174\|lpm_mult:Mult0\"" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 356 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655045175667 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "game2:comb_174\|lpm_mult:Mult0 " "Instantiated megafunction \"game2:comb_174\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655045175667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655045175667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655045175667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655045175667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655045175667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655045175667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655045175667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655045175667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655045175667 ""}  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 356 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655045175667 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "game2:comb_174\|lpm_mult:Mult0\|multcore:mult_core game2:comb_174\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"game2:comb_174\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"game2:comb_174\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 356 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655045175748 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "game2:comb_174\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder game2:comb_174\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"game2:comb_174\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"game2:comb_174\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 356 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655045175782 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "game2:comb_174\|lpm_mult:Mult0\|altshift:external_latency_ffs game2:comb_174\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"game2:comb_174\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"game2:comb_174\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 356 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655045175822 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "12 " "12 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1655045176244 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1655045176976 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/tracy/Desktop/project/output_files/project.map.smsg " "Generated suppressed messages file C:/Users/tracy/Desktop/project/output_files/project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655045178549 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1655045178820 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655045178820 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "671 " "Implemented 671 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1655045179039 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1655045179039 ""} { "Info" "ICUT_CUT_TM_LCELLS" "619 " "Implemented 619 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1655045179039 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1655045179039 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655045179081 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 12 22:46:19 2022 " "Processing ended: Sun Jun 12 22:46:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655045179081 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655045179081 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655045179081 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1655045179081 ""}
