Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Dec 21 14:46:27 2018
| Host         : Aurora-St-Plus running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    15 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            1 |
|      6 |            1 |
|      8 |            5 |
|     12 |            1 |
|     14 |            1 |
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             126 |           22 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              52 |            8 |
| Yes          | No                    | No                     |              20 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              40 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------+--------------------------------------+-----------------------------------+------------------+----------------+
|                     Clock Signal                     |             Enable Signal            |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+------------------------------------------------------+--------------------------------------+-----------------------------------+------------------+----------------+
|  DEB_Array[0].DEBOUNCER_Inst/FSM_onehot_State_reg[0] |                                      |                                   |                1 |              2 |
|  CLK100MHZ_IBUF_BUFG                                 |                                      |                                   |                1 |              4 |
|  FSM_Inst/BUF_Pointer_reg[2]_i_1_n_0                 |                                      |                                   |                1 |              6 |
|  DEB_Array[1].DEBOUNCER_Inst/LED17_OBUF[0]           | FSM_Inst/BUF_Passcode[11]_i_2_n_0    | FSM_Inst/BUF_Passcode[11]_i_1_n_0 |                1 |              8 |
|  DEB_Array[1].DEBOUNCER_Inst/LED17_OBUF[0]           | FSM_Inst/BUF_Passcode[15]_i_2_n_0    | FSM_Inst/BUF_Passcode[15]_i_1_n_0 |                1 |              8 |
|  DEB_Array[1].DEBOUNCER_Inst/LED17_OBUF[0]           | FSM_Inst/BUF_Passcode[7]_i_1_n_0     | FSM_Inst/BUF_Passcode[11]_i_1_n_0 |                1 |              8 |
|  DEB_Array[1].DEBOUNCER_Inst/LED17_OBUF[0]           | FSM_Inst/BUF_Passcode[19]_i_2_n_0    | FSM_Inst/BUF_Passcode[19]_i_1_n_0 |                1 |              8 |
|  DEB_Array[1].DEBOUNCER_Inst/LED17_OBUF[0]           | FSM_Inst/BUF_Pointer[2]              | FSM_Inst/BUF_Passcode[3]_i_1_n_0  |                1 |              8 |
|  LED16_R_OBUF_BUFG                                   |                                      |                                   |                3 |             12 |
|  CLOCK_GEN_Inst/User_Counter_reg[0]_0                |                                      |                                   |                2 |             14 |
| ~LED16_R_OBUF_BUFG                                   |                                      | BTNS_IBUF[4]                      |                3 |             18 |
|  LED16_R_OBUF_BUFG                                   | FSM_Inst/FSM_onehot_State[9]_i_1_n_0 |                                   |                3 |             20 |
|  CLOCK_GEN_Inst/clk                                  |                                      |                                   |                4 |             32 |
|  LED16_R_OBUF_BUFG                                   |                                      | FSM_Inst/FSM_GFX_DATA[19]_i_1_n_0 |                5 |             34 |
|  FSM_Inst/E[0]                                       |                                      |                                   |               10 |             56 |
+------------------------------------------------------+--------------------------------------+-----------------------------------+------------------+----------------+


