// Seed: 3448626581
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  inout id_2;
  output id_1;
  always @* begin
    id_2 <= 1;
  end
  logic id_3;
  type_5(
      1, id_1, 1
  );
endmodule
