0.6
2019.2
Nov  6 2019
21:57:16
E:/Dev/dev-git/digital-system-design-verilog/design_practice/5week/week-5-lab/week-5-lab.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/5week/week-5-lab/week-5-lab.srcs/sim_1/new/tb_decoder_3to8.v,1743953092,verilog,,,,tb_decoder_3to8,,,,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/5week/week-5-lab/week-5-lab.srcs/sources_1/new/decoder_3to8.v,1743952852,verilog,,E:/Dev/dev-git/digital-system-design-verilog/design_practice/5week/week-5-lab/week-5-lab.srcs/sim_1/new/tb_decoder_3to8.v,,decoder_3to8,,,,,,,,
