

================================================================
== Vivado HLS Report for 'fc_layer2'
================================================================
* Date:           Mon Jun 18 15:49:26 2018

* Version:        2017.4.1 (Build 2117188 on Tue Jan 30 15:53:01 MST 2018)
* Project:        nnet_stream
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  13.00|     10.69|        1.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  10490|  10490|  10490|  10490|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                      |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- fc_layer2_label13   |  10320|  10320|        86|          -|          -|   120|    no    |
        | + fc_layer2_label41  |     84|     84|         4|          -|          -|    21|    no    |
        |- fc_layer2_label11   |    168|    168|         2|          -|          -|    84|    no    |
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
	7  / (exitcond2)
3 --> 
	4  / (!exitcond1)
	2  / (exitcond1)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	3  / true
7 --> 
	8  / (!exitcond)
8 --> 
	7  / true

* FSM state operations: 

 <State 1> : 3.25ns
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i16* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str174, i32 0, i32 0, [1 x i8]* @p_str175, [1 x i8]* @p_str176, [1 x i8]* @p_str177, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str178, [1 x i8]* @p_str179)"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty_503 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str167, i32 0, i32 0, [1 x i8]* @p_str168, [1 x i8]* @p_str169, [1 x i8]* @p_str170, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str171, [1 x i8]* @p_str172)"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%output_V = alloca [84 x i16], align 2" [nnet_stream/solution1/nnet.cpp:271]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%output_V_addr = getelementptr [84 x i16]* %output_V, i64 0, i64 0" [nnet_stream/solution1/nnet.cpp:271]
ST_1 : Operation 13 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_V_addr, align 16" [nnet_stream/solution1/nnet.cpp:271]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_1 : Operation 14 [1/1] (1.76ns)   --->   "br label %.preheader64" [nnet_stream/solution1/nnet.cpp:272]

 <State 2> : 3.63ns
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%j = phi i7 [ %j_2, %3 ], [ 0, %.preheader64.preheader ]"
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%phi_mul = phi i14 [ %next_mul, %3 ], [ 0, %.preheader64.preheader ]"
ST_2 : Operation 17 [1/1] (2.03ns)   --->   "%next_mul = add i14 %phi_mul, 84"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (1.48ns)   --->   "%exitcond2 = icmp eq i7 %j, -8" [nnet_stream/solution1/nnet.cpp:272]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty_504 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"
ST_2 : Operation 20 [1/1] (1.87ns)   --->   "%j_2 = add i7 %j, 1" [nnet_stream/solution1/nnet.cpp:272]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader.preheader, label %0" [nnet_stream/solution1/nnet.cpp:272]
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str48) nounwind" [nnet_stream/solution1/nnet.cpp:273]
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str48)" [nnet_stream/solution1/nnet.cpp:273]
ST_2 : Operation 24 [1/1] (3.63ns)   --->   "%tmp_V_713 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)" [nnet_stream/solution1/nnet.cpp:274]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_11_cast = sext i16 %tmp_V_713 to i27" [nnet_stream/solution1/nnet.cpp:275]
ST_2 : Operation 26 [1/1] (1.76ns)   --->   "br label %1" [nnet_stream/solution1/nnet.cpp:275]
ST_2 : Operation 27 [1/1] (1.76ns)   --->   "br label %.preheader" [nnet_stream/solution1/nnet.cpp:280]

 <State 3> : 5.29ns
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%i4 = phi i7 [ 0, %0 ], [ %i_6_3, %2 ]" [nnet_stream/solution1/nnet.cpp:275]
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%empty_505 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 21, i64 21, i64 21)"
ST_3 : Operation 30 [1/1] (1.48ns)   --->   "%exitcond1 = icmp eq i7 %i4, -44" [nnet_stream/solution1/nnet.cpp:275]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %3, label %2" [nnet_stream/solution1/nnet.cpp:275]
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_8 = zext i7 %i4 to i64" [nnet_stream/solution1/nnet.cpp:277]
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_8_cast = zext i7 %i4 to i14" [nnet_stream/solution1/nnet.cpp:277]
ST_3 : Operation 34 [1/1] (2.03ns)   --->   "%tmp_16 = add i14 %tmp_8_cast, %phi_mul" [nnet_stream/solution1/nnet.cpp:277]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_18_cast = zext i14 %tmp_16 to i64" [nnet_stream/solution1/nnet.cpp:277]
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%fc_layer2_weights_V_s = getelementptr [10080 x i11]* @fc_layer2_weights_V, i64 0, i64 %tmp_18_cast" [nnet_stream/solution1/nnet.cpp:277]
ST_3 : Operation 37 [2/2] (3.25ns)   --->   "%fc_layer2_weights_V_1 = load i11* %fc_layer2_weights_V_s, align 8" [nnet_stream/solution1/nnet.cpp:277]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10080> <ROM>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%output_V_addr_6 = getelementptr [84 x i16]* %output_V, i64 0, i64 %tmp_8" [nnet_stream/solution1/nnet.cpp:277]
ST_3 : Operation 39 [2/2] (3.25ns)   --->   "%output_V_load = load i16* %output_V_addr_6, align 2" [nnet_stream/solution1/nnet.cpp:277]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%i_6_s = or i7 %i4, 1" [nnet_stream/solution1/nnet.cpp:275]
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_37_1 = zext i7 %i_6_s to i64" [nnet_stream/solution1/nnet.cpp:277]
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_37_1_cast = zext i7 %i_6_s to i14" [nnet_stream/solution1/nnet.cpp:277]
ST_3 : Operation 43 [1/1] (2.03ns)   --->   "%tmp_17 = add i14 %tmp_37_1_cast, %phi_mul" [nnet_stream/solution1/nnet.cpp:277]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_19_cast = zext i14 %tmp_17 to i64" [nnet_stream/solution1/nnet.cpp:277]
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%fc_layer2_weights_V_2 = getelementptr [10080 x i11]* @fc_layer2_weights_V, i64 0, i64 %tmp_19_cast" [nnet_stream/solution1/nnet.cpp:277]
ST_3 : Operation 46 [2/2] (3.25ns)   --->   "%fc_layer2_weights_V_3 = load i11* %fc_layer2_weights_V_2, align 2" [nnet_stream/solution1/nnet.cpp:277]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10080> <ROM>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%output_V_addr_7 = getelementptr [84 x i16]* %output_V, i64 0, i64 %tmp_37_1" [nnet_stream/solution1/nnet.cpp:277]
ST_3 : Operation 48 [2/2] (3.25ns)   --->   "%output_V_load_4 = load i16* %output_V_addr_7, align 2" [nnet_stream/solution1/nnet.cpp:277]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%empty_506 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str48, i32 %tmp_2)" [nnet_stream/solution1/nnet.cpp:279]
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "br label %.preheader64" [nnet_stream/solution1/nnet.cpp:272]

 <State 4> : 9.63ns
ST_4 : Operation 51 [1/2] (3.25ns)   --->   "%fc_layer2_weights_V_1 = load i11* %fc_layer2_weights_V_s, align 8" [nnet_stream/solution1/nnet.cpp:277]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10080> <ROM>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_12_cast = sext i11 %fc_layer2_weights_V_1 to i27" [nnet_stream/solution1/nnet.cpp:277]
ST_4 : Operation 53 [1/2] (3.25ns)   --->   "%output_V_load = load i16* %output_V_addr_6, align 2" [nnet_stream/solution1/nnet.cpp:277]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_9 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %output_V_load, i12 0)" [nnet_stream/solution1/nnet.cpp:277]
ST_4 : Operation 55 [1/1] (3.36ns)   --->   "%tmp_403_cast = mul i27 %tmp_11_cast, %tmp_12_cast" [nnet_stream/solution1/nnet.cpp:277]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_403_cast_cast = sext i27 %tmp_403_cast to i28" [nnet_stream/solution1/nnet.cpp:277]
ST_4 : Operation 57 [1/1] (3.02ns)   --->   "%p_Val2_s = add i28 %tmp_403_cast_cast, %tmp_9" [nnet_stream/solution1/nnet.cpp:277]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_13 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_s, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:277]
ST_4 : Operation 59 [1/2] (3.25ns)   --->   "%fc_layer2_weights_V_3 = load i11* %fc_layer2_weights_V_2, align 2" [nnet_stream/solution1/nnet.cpp:277]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10080> <ROM>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_14_cast = sext i11 %fc_layer2_weights_V_3 to i27" [nnet_stream/solution1/nnet.cpp:277]
ST_4 : Operation 61 [1/2] (3.25ns)   --->   "%output_V_load_4 = load i16* %output_V_addr_7, align 2" [nnet_stream/solution1/nnet.cpp:277]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_39_1 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %output_V_load_4, i12 0)" [nnet_stream/solution1/nnet.cpp:277]
ST_4 : Operation 63 [1/1] (3.36ns)   --->   "%tmp_403_1_cast = mul i27 %tmp_11_cast, %tmp_14_cast" [nnet_stream/solution1/nnet.cpp:277]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_403_1_cast_cast = sext i27 %tmp_403_1_cast to i28" [nnet_stream/solution1/nnet.cpp:277]
ST_4 : Operation 65 [1/1] (3.02ns)   --->   "%p_Val2_10_1 = add i28 %tmp_403_1_cast_cast, %tmp_39_1" [nnet_stream/solution1/nnet.cpp:277]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_42_1 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_10_1, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:277]
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%i_6_1 = or i7 %i4, 2" [nnet_stream/solution1/nnet.cpp:275]
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_37_2 = zext i7 %i_6_1 to i64" [nnet_stream/solution1/nnet.cpp:277]
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_37_2_cast = zext i7 %i_6_1 to i14" [nnet_stream/solution1/nnet.cpp:277]
ST_4 : Operation 70 [1/1] (2.03ns)   --->   "%tmp_18 = add i14 %tmp_37_2_cast, %phi_mul" [nnet_stream/solution1/nnet.cpp:277]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_20_cast = zext i14 %tmp_18 to i64" [nnet_stream/solution1/nnet.cpp:277]
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%fc_layer2_weights_V_4 = getelementptr [10080 x i11]* @fc_layer2_weights_V, i64 0, i64 %tmp_20_cast" [nnet_stream/solution1/nnet.cpp:277]
ST_4 : Operation 73 [2/2] (3.25ns)   --->   "%fc_layer2_weights_V_5 = load i11* %fc_layer2_weights_V_4, align 4" [nnet_stream/solution1/nnet.cpp:277]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10080> <ROM>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%output_V_addr_8 = getelementptr [84 x i16]* %output_V, i64 0, i64 %tmp_37_2" [nnet_stream/solution1/nnet.cpp:277]
ST_4 : Operation 75 [2/2] (3.25ns)   --->   "%output_V_load_5 = load i16* %output_V_addr_8, align 2" [nnet_stream/solution1/nnet.cpp:277]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%i_6_2 = or i7 %i4, 3" [nnet_stream/solution1/nnet.cpp:275]
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_37_3 = zext i7 %i_6_2 to i64" [nnet_stream/solution1/nnet.cpp:277]
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_37_3_cast = zext i7 %i_6_2 to i14" [nnet_stream/solution1/nnet.cpp:277]
ST_4 : Operation 79 [1/1] (2.03ns)   --->   "%tmp_19 = add i14 %tmp_37_3_cast, %phi_mul" [nnet_stream/solution1/nnet.cpp:277]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_21_cast = zext i14 %tmp_19 to i64" [nnet_stream/solution1/nnet.cpp:277]
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%fc_layer2_weights_V_6 = getelementptr [10080 x i11]* @fc_layer2_weights_V, i64 0, i64 %tmp_21_cast" [nnet_stream/solution1/nnet.cpp:277]
ST_4 : Operation 82 [2/2] (3.25ns)   --->   "%fc_layer2_weights_V_7 = load i11* %fc_layer2_weights_V_6, align 2" [nnet_stream/solution1/nnet.cpp:277]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10080> <ROM>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%output_V_addr_9 = getelementptr [84 x i16]* %output_V, i64 0, i64 %tmp_37_3" [nnet_stream/solution1/nnet.cpp:277]
ST_4 : Operation 84 [2/2] (3.25ns)   --->   "%output_V_load_6 = load i16* %output_V_addr_9, align 2" [nnet_stream/solution1/nnet.cpp:277]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_4 : Operation 85 [1/1] (1.87ns)   --->   "%i_6_3 = add i7 %i4, 4" [nnet_stream/solution1/nnet.cpp:275]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 5> : 9.63ns
ST_5 : Operation 86 [1/1] (3.25ns)   --->   "store i16 %tmp_13, i16* %output_V_addr_6, align 2" [nnet_stream/solution1/nnet.cpp:277]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_5 : Operation 87 [1/1] (3.25ns)   --->   "store i16 %tmp_42_1, i16* %output_V_addr_7, align 2" [nnet_stream/solution1/nnet.cpp:277]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_5 : Operation 88 [1/2] (3.25ns)   --->   "%fc_layer2_weights_V_5 = load i11* %fc_layer2_weights_V_4, align 4" [nnet_stream/solution1/nnet.cpp:277]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10080> <ROM>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_15_cast = sext i11 %fc_layer2_weights_V_5 to i27" [nnet_stream/solution1/nnet.cpp:277]
ST_5 : Operation 90 [1/2] (3.25ns)   --->   "%output_V_load_5 = load i16* %output_V_addr_8, align 2" [nnet_stream/solution1/nnet.cpp:277]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_39_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %output_V_load_5, i12 0)" [nnet_stream/solution1/nnet.cpp:277]
ST_5 : Operation 92 [1/1] (3.36ns)   --->   "%tmp_403_2_cast = mul i27 %tmp_11_cast, %tmp_15_cast" [nnet_stream/solution1/nnet.cpp:277]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_403_2_cast_cast = sext i27 %tmp_403_2_cast to i28" [nnet_stream/solution1/nnet.cpp:277]
ST_5 : Operation 94 [1/1] (3.02ns)   --->   "%p_Val2_10_2 = add i28 %tmp_403_2_cast_cast, %tmp_39_2" [nnet_stream/solution1/nnet.cpp:277]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_42_2 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_10_2, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:277]
ST_5 : Operation 96 [1/2] (3.25ns)   --->   "%fc_layer2_weights_V_7 = load i11* %fc_layer2_weights_V_6, align 2" [nnet_stream/solution1/nnet.cpp:277]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10080> <ROM>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_16_cast = sext i11 %fc_layer2_weights_V_7 to i27" [nnet_stream/solution1/nnet.cpp:277]
ST_5 : Operation 98 [1/2] (3.25ns)   --->   "%output_V_load_6 = load i16* %output_V_addr_9, align 2" [nnet_stream/solution1/nnet.cpp:277]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_39_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %output_V_load_6, i12 0)" [nnet_stream/solution1/nnet.cpp:277]
ST_5 : Operation 100 [1/1] (3.36ns)   --->   "%tmp_403_3_cast = mul i27 %tmp_11_cast, %tmp_16_cast" [nnet_stream/solution1/nnet.cpp:277]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_403_3_cast_cast = sext i27 %tmp_403_3_cast to i28" [nnet_stream/solution1/nnet.cpp:277]
ST_5 : Operation 102 [1/1] (3.02ns)   --->   "%p_Val2_10_3 = add i28 %tmp_403_3_cast_cast, %tmp_39_3" [nnet_stream/solution1/nnet.cpp:277]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_42_3 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_10_3, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:277]

 <State 6> : 3.25ns
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str49) nounwind" [nnet_stream/solution1/nnet.cpp:276]
ST_6 : Operation 105 [1/1] (3.25ns)   --->   "store i16 %tmp_42_2, i16* %output_V_addr_8, align 2" [nnet_stream/solution1/nnet.cpp:277]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_6 : Operation 106 [1/1] (3.25ns)   --->   "store i16 %tmp_42_3, i16* %output_V_addr_9, align 2" [nnet_stream/solution1/nnet.cpp:277]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "br label %1" [nnet_stream/solution1/nnet.cpp:275]

 <State 7> : 3.25ns
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%i1 = phi i7 [ %i, %4 ], [ 0, %.preheader.preheader ]"
ST_7 : Operation 109 [1/1] (1.48ns)   --->   "%exitcond = icmp eq i7 %i1, -44" [nnet_stream/solution1/nnet.cpp:280]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%empty_507 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 84, i64 84, i64 84)"
ST_7 : Operation 111 [1/1] (1.87ns)   --->   "%i = add i7 %i1, 1" [nnet_stream/solution1/nnet.cpp:280]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %5, label %4" [nnet_stream/solution1/nnet.cpp:280]
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_s = zext i7 %i1 to i64" [nnet_stream/solution1/nnet.cpp:281]
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%output_V_addr_3 = getelementptr [84 x i16]* %output_V, i64 0, i64 %tmp_s" [nnet_stream/solution1/nnet.cpp:281]
ST_7 : Operation 115 [2/2] (3.25ns)   --->   "%p_Val2_s_508 = load i16* %output_V_addr_3, align 2" [nnet_stream/solution1/nnet.cpp:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "ret void" [nnet_stream/solution1/nnet.cpp:283]

 <State 8> : 10.69ns
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str50) nounwind" [nnet_stream/solution1/nnet.cpp:281]
ST_8 : Operation 118 [1/2] (3.25ns)   --->   "%p_Val2_s_508 = load i16* %output_V_addr_3, align 2" [nnet_stream/solution1/nnet.cpp:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%tmp = trunc i16 %p_Val2_s_508 to i15" [nnet_stream/solution1/nnet.cpp:281]
ST_8 : Operation 120 [1/1] (2.42ns)   --->   "%tmp_i = icmp sgt i16 %p_Val2_s_508, 0" [/home/sergiu/git/lic/hls/workspace/nnet_stream/headers/activations.h:20->nnet_stream/solution1/nnet.cpp:281]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 121 [1/1] (1.37ns)   --->   "%tmp_V = select i1 %tmp_i, i15 %tmp, i15 0" [/home/sergiu/git/lic/hls/workspace/nnet_stream/headers/activations.h:20->nnet_stream/solution1/nnet.cpp:281]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_V_2 = zext i15 %tmp_V to i16" [/home/sergiu/git/lic/hls/workspace/nnet_stream/headers/activations.h:20->nnet_stream/solution1/nnet.cpp:281]
ST_8 : Operation 123 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_2)" [nnet_stream/solution1/nnet.cpp:281]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "br label %.preheader" [nnet_stream/solution1/nnet.cpp:280]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 13ns, clock uncertainty: 1.62ns.

 <State 1>: 3.25ns
The critical path consists of the following:
	'alloca' operation ('output.V', nnet_stream/solution1/nnet.cpp:271) [6]  (0 ns)
	'getelementptr' operation ('output_V_addr', nnet_stream/solution1/nnet.cpp:271) [7]  (0 ns)
	'store' operation (nnet_stream/solution1/nnet.cpp:271) of constant 0 on array 'output.V', nnet_stream/solution1/nnet.cpp:271 [8]  (3.25 ns)

 <State 2>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:274) [21]  (3.63 ns)

 <State 3>: 5.29ns
The critical path consists of the following:
	'phi' operation ('i4', nnet_stream/solution1/nnet.cpp:275) with incoming values : ('i_6_3', nnet_stream/solution1/nnet.cpp:275) [25]  (0 ns)
	'or' operation ('i_6_s', nnet_stream/solution1/nnet.cpp:275) [46]  (0 ns)
	'add' operation ('tmp_17', nnet_stream/solution1/nnet.cpp:277) [49]  (2.04 ns)
	'getelementptr' operation ('fc_layer2_weights_V_2', nnet_stream/solution1/nnet.cpp:277) [51]  (0 ns)
	'load' operation ('fc_layer2_weights_V_3', nnet_stream/solution1/nnet.cpp:277) on array 'fc_layer2_weights_V' [52]  (3.25 ns)

 <State 4>: 9.63ns
The critical path consists of the following:
	'load' operation ('fc_layer2_weights_V_1', nnet_stream/solution1/nnet.cpp:277) on array 'fc_layer2_weights_V' [36]  (3.25 ns)
	'mul' operation ('tmp_403_cast', nnet_stream/solution1/nnet.cpp:277) [41]  (3.36 ns)
	'add' operation ('p_Val2_s', nnet_stream/solution1/nnet.cpp:277) [43]  (3.02 ns)

 <State 5>: 9.63ns
The critical path consists of the following:
	'load' operation ('fc_layer2_weights_V_5', nnet_stream/solution1/nnet.cpp:277) on array 'fc_layer2_weights_V' [68]  (3.25 ns)
	'mul' operation ('tmp_403_2_cast', nnet_stream/solution1/nnet.cpp:277) [73]  (3.36 ns)
	'add' operation ('p_Val2_10_2', nnet_stream/solution1/nnet.cpp:277) [75]  (3.02 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'store' operation (nnet_stream/solution1/nnet.cpp:277) of variable 'tmp_42_2', nnet_stream/solution1/nnet.cpp:277 on array 'output.V', nnet_stream/solution1/nnet.cpp:271 [77]  (3.25 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', nnet_stream/solution1/nnet.cpp:280) [102]  (0 ns)
	'getelementptr' operation ('output_V_addr_3', nnet_stream/solution1/nnet.cpp:281) [110]  (0 ns)
	'load' operation ('__Val2__', nnet_stream/solution1/nnet.cpp:281) on array 'output.V', nnet_stream/solution1/nnet.cpp:271 [111]  (3.25 ns)

 <State 8>: 10.7ns
The critical path consists of the following:
	'load' operation ('__Val2__', nnet_stream/solution1/nnet.cpp:281) on array 'output.V', nnet_stream/solution1/nnet.cpp:271 [111]  (3.25 ns)
	'icmp' operation ('tmp_i', /home/sergiu/git/lic/hls/workspace/nnet_stream/headers/activations.h:20->nnet_stream/solution1/nnet.cpp:281) [113]  (2.43 ns)
	'select' operation ('tmp.V', /home/sergiu/git/lic/hls/workspace/nnet_stream/headers/activations.h:20->nnet_stream/solution1/nnet.cpp:281) [114]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:281) [116]  (3.63 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
