// Seed: 2942895040
module module_0 (
    input tri id_0,
    output supply0 id_1,
    output uwire id_2,
    input supply1 id_3
);
  assign id_2 = id_3;
  wire id_5;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    input logic id_0,
    input uwire id_1,
    input supply0 id_2,
    input tri id_3,
    input tri id_4,
    input wor id_5,
    output uwire id_6,
    output wor id_7,
    input wand id_8,
    input supply0 id_9,
    input supply0 id_10,
    input supply1 id_11,
    input supply0 id_12,
    input tri0 id_13,
    input tri id_14,
    input supply0 id_15,
    input tri0 id_16,
    input uwire id_17,
    output logic id_18,
    output uwire id_19,
    output logic id_20,
    input tri id_21,
    input supply1 id_22,
    output tri id_23
);
  module_0(
      id_2, id_6, id_7, id_13
  );
  assign id_23 = 1'b0;
  always @(posedge id_8)
    if (1'h0 && 1) id_18 <= #1 1'b0;
    else begin
      id_20 <= id_0;
    end
endmodule
