{
  "design": {
    "design_info": {
      "boundary_crc": "0xE6C3FE66E64D1ACF",
      "device": "xc7a100tcsg324-1",
      "gen_directory": "../../../../fifotest.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.2",
      "validated": "true"
    },
    "design_tree": {
      "button": "",
      "seven_seg_0": "",
      "main_fifo": "",
      "proc_sys_reset_0": "",
      "reader_0": "",
      "controller_0": ""
    },
    "ports": {
      "CLK100MHZ": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "CPU_RESETN",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "design_1_CLK100MHZ",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "BTNU": {
        "direction": "I"
      },
      "LED": {
        "direction": "O",
        "left": "15",
        "right": "0"
      },
      "CPU_RESETN": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "SEG": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "AN": {
        "direction": "O",
        "left": "7",
        "right": "0"
      }
    },
    "components": {
      "button": {
        "vlnv": "xilinx.com:module_ref:button:1.0",
        "xci_name": "design_1_button_0_0",
        "xci_path": "ip\\design_1_button_0_0\\design_1_button_0_0.xci",
        "inst_hier_path": "button",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "button",
          "boundary_crc": "0x0"
        },
        "ports": {
          "CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "design_1_CLK100MHZ",
                "value_src": "default_prop"
              }
            }
          },
          "PIN": {
            "direction": "I"
          },
          "Q": {
            "direction": "O"
          }
        }
      },
      "seven_seg_0": {
        "vlnv": "xilinx.com:module_ref:seven_seg:1.0",
        "xci_name": "design_1_seven_seg_0_0",
        "xci_path": "ip\\design_1_seven_seg_0_0\\design_1_seven_seg_0_0.xci",
        "inst_hier_path": "seven_seg_0",
        "parameters": {
          "C_STYLE": {
            "value": "0"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "seven_seg",
          "boundary_crc": "0x0"
        },
        "ports": {
          "CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "design_1_CLK100MHZ",
                "value_src": "default_prop"
              }
            }
          },
          "VALUE": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "CATHODE": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "ANODE": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "main_fifo": {
        "vlnv": "xilinx.com:ip:fifo_generator:13.2",
        "xci_name": "design_1_fifo_generator_0_0",
        "xci_path": "ip\\design_1_fifo_generator_0_0\\design_1_fifo_generator_0_0.xci",
        "inst_hier_path": "main_fifo",
        "parameters": {
          "Fifo_Implementation": {
            "value": "Common_Clock_Distributed_RAM"
          },
          "Input_Data_Width": {
            "value": "16"
          },
          "Performance_Options": {
            "value": "First_Word_Fall_Through"
          }
        }
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_proc_sys_reset_0_0",
        "xci_path": "ip\\design_1_proc_sys_reset_0_0\\design_1_proc_sys_reset_0_0.xci",
        "inst_hier_path": "proc_sys_reset_0",
        "parameters": {
          "C_NUM_BUS_RST": {
            "value": "4"
          },
          "C_NUM_INTERCONNECT_ARESETN": {
            "value": "4"
          },
          "C_NUM_PERP_ARESETN": {
            "value": "4"
          },
          "C_NUM_PERP_RST": {
            "value": "4"
          }
        }
      },
      "reader_0": {
        "vlnv": "xilinx.com:module_ref:reader:1.0",
        "xci_name": "design_1_reader_0_0",
        "xci_path": "ip\\design_1_reader_0_0\\design_1_reader_0_0.xci",
        "inst_hier_path": "reader_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "reader",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "FIFO_READ": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:fifo_read:1.0",
            "vlnv": "xilinx.com:interface:fifo_read_rtl:1.0",
            "port_maps": {
              "RD_DATA": {
                "physical_name": "FIFO_IN",
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "RD_EN": {
                "physical_name": "FIFO_RD_EN",
                "direction": "O"
              },
              "EMPTY": {
                "physical_name": "FIFO_EMPTY",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "design_1_CLK100MHZ",
                "value_src": "default_prop"
              }
            }
          },
          "FEEDBACK": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "controller_0": {
        "vlnv": "xilinx.com:module_ref:controller:1.0",
        "xci_name": "design_1_controller_0_0",
        "xci_path": "ip\\design_1_controller_0_0\\design_1_controller_0_0.xci",
        "inst_hier_path": "controller_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "controller",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "FIFO_WRITE": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:fifo_write:1.0",
            "vlnv": "xilinx.com:interface:fifo_write_rtl:1.0",
            "port_maps": {
              "WR_DATA": {
                "physical_name": "FIFO_OUT",
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "WR_EN": {
                "physical_name": "FIFO_WR_EN",
                "direction": "O"
              },
              "FULL": {
                "physical_name": "FIFO_FULL",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "RESETN",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "design_1_CLK100MHZ",
                "value_src": "default_prop"
              }
            }
          },
          "RESETN": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "BUTTON": {
            "direction": "I"
          },
          "FEEDBACK_IN": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "LED": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "SEVEN_SEG": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      }
    },
    "interface_nets": {
      "controller_0_FIFO_WRITE": {
        "interface_ports": [
          "main_fifo/FIFO_WRITE",
          "controller_0/FIFO_WRITE"
        ]
      },
      "reader_0_FIFO_READ": {
        "interface_ports": [
          "reader_0/FIFO_READ",
          "main_fifo/FIFO_READ"
        ]
      }
    },
    "nets": {
      "CLK100MHZ_1": {
        "ports": [
          "CLK100MHZ",
          "seven_seg_0/CLK",
          "reader_0/CLK",
          "proc_sys_reset_0/slowest_sync_clk",
          "controller_0/CLK",
          "main_fifo/clk",
          "button/CLK"
        ]
      },
      "PIN_0_1": {
        "ports": [
          "BTNU",
          "button/PIN"
        ]
      },
      "RESETN_0_1": {
        "ports": [
          "CPU_RESETN",
          "proc_sys_reset_0/ext_reset_in"
        ]
      },
      "button_0_Q": {
        "ports": [
          "button/Q",
          "controller_0/BUTTON"
        ]
      },
      "controller_0_LED": {
        "ports": [
          "controller_0/LED",
          "LED"
        ]
      },
      "controller_0_SEVEN_SEG": {
        "ports": [
          "controller_0/SEVEN_SEG",
          "seven_seg_0/VALUE"
        ]
      },
      "proc_sys_reset_0_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_0/peripheral_aresetn",
          "controller_0/RESETN"
        ]
      },
      "proc_sys_reset_0_peripheral_reset": {
        "ports": [
          "proc_sys_reset_0/peripheral_reset",
          "main_fifo/srst"
        ]
      },
      "reader_0_FEEDBACK": {
        "ports": [
          "reader_0/FEEDBACK",
          "controller_0/FEEDBACK_IN"
        ]
      },
      "seven_seg_0_ANODE": {
        "ports": [
          "seven_seg_0/ANODE",
          "AN"
        ]
      },
      "seven_seg_0_CATHODE": {
        "ports": [
          "seven_seg_0/CATHODE",
          "SEG"
        ]
      }
    }
  }
}