read_verilog -sv {{verilog_file}}
{%- if use_constraint %}
read_xdc -mode out_of_context constraint.xdc
{%- endif %}
synth_design -mode "out_of_context" -flatten_hierarchy "rebuilt" -top {{name}} -part "xck26-sfvc784-2LV-c"
opt_design
place_design -directive Default
route_design -directive Default
report_timing -file {{timing_file}}
report_timing_summary -file {{timingsum_file}}
report_utilization -file {{util_file}}
