<html><body><samp><pre>
<!@TC:1511322666>
#Build: Synplify Pro L-2016.09L-1, Build 147R, Mar  7 2017
#install: C:\lscc\diamond\3.9_x64\synpbase
#OS: Windows 8 6.2
#Hostname: ELIOTH

# Tue Nov 21 21:51:06 2017

#Implementation: lcd00

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp2016q3p1, Build 284R, built Mar 10 2017</a>
@N: : <!@TM:1511322666> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport2></a>Synopsys VHDL Compiler, version comp2016q3p1, Build 284R, built Mar 10 2017</a>
@N: : <!@TM:1511322666> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\lscc\diamond\3.9_x64\synpbase\lib\vhd\std.vhd:123:18:123:22:@N:CD720:@XP_MSG">std.vhd(123)</a><!@TM:1511322666> | Setting time resolution to ps
@N: : <a href="C:\Users\ELITH\Documents\GitHub\arqui3CM3\lcd00\toplcd00.vhdl:8:7:8:15:@N::@XP_MSG">toplcd00.vhdl(8)</a><!@TM:1511322666> | Top entity is set to toplcd00.
File C:\lscc\diamond\3.9_x64\synpbase\lib\cpld\lattice.vhd changed - recompiling
File C:\Users\ELITH\Documents\GitHub\arqui3CM3\lcd00\lcd00\source\osc00.vhdl changed - recompiling
File C:\Users\ELITH\Documents\GitHub\arqui3CM3\lcd00\lcd00\source\packagediv00.vhdl changed - recompiling
File C:\Users\ELITH\Documents\GitHub\arqui3CM3\lcd00\lcdcontconfig00.vhdl changed - recompiling
File C:\Users\ELITH\Documents\GitHub\arqui3CM3\lcd00\lcdconfig00.vhdl changed - recompiling
File C:\Users\ELITH\Documents\GitHub\arqui3CM3\lcd00\lcdcontdata00.vhdl changed - recompiling
File C:\Users\ELITH\Documents\GitHub\arqui3CM3\lcd00\lcddata00.vhdl changed - recompiling
File C:\Users\ELITH\Documents\GitHub\arqui3CM3\lcd00\lcdmux00.vhdl changed - recompiling
File C:\Users\ELITH\Documents\GitHub\arqui3CM3\lcd00\packagelcd00.vhdl changed - recompiling
File C:\Users\ELITH\Documents\GitHub\arqui3CM3\lcd00\lcd00\source\toposcdiv00.vhdl changed - recompiling
File C:\Users\ELITH\Documents\GitHub\arqui3CM3\lcd00\toplcd00.vhdl changed - recompiling
VHDL syntax check successful!
File C:\Users\ELITH\Documents\GitHub\arqui3CM3\lcd00\lcdcontdata00.vhdl changed - recompiling
File C:\Users\ELITH\Documents\GitHub\arqui3CM3\lcd00\lcddata00.vhdl changed - recompiling
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ELITH\Documents\GitHub\arqui3CM3\lcd00\toplcd00.vhdl:8:7:8:15:@N:CD630:@XP_MSG">toplcd00.vhdl(8)</a><!@TM:1511322666> | Synthesizing work.toplcd00.arch.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ELITH\Documents\GitHub\arqui3CM3\lcd00\toplcd00.vhdl:50:7:50:11:@W:CD638:@XP_MSG">toplcd00.vhdl(50)</a><!@TM:1511322666> | Signal srwc is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ELITH\Documents\GitHub\arqui3CM3\lcd00\lcdmux00.vhdl:7:7:7:15:@N:CD630:@XP_MSG">lcdmux00.vhdl(7)</a><!@TM:1511322666> | Synthesizing work.lcdmux00.arch.
Post processing for work.lcdmux00.arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ELITH\Documents\GitHub\arqui3CM3\lcd00\lcddata00.vhdl:7:7:7:16:@N:CD630:@XP_MSG">lcddata00.vhdl(7)</a><!@TM:1511322666> | Synthesizing work.lcddata00.arch.
Post processing for work.lcddata00.arch
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ELITH\Documents\GitHub\arqui3CM3\lcd00\lcddata00.vhdl:47:2:47:4:@N:CL189:@XP_MSG">lcddata00.vhdl(47)</a><!@TM:1511322666> | Register bit outFlagdd is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ELITH\Documents\GitHub\arqui3CM3\lcd00\lcddata00.vhdl:47:2:47:4:@N:CL189:@XP_MSG">lcddata00.vhdl(47)</a><!@TM:1511322666> | Register bit outworddd(7) is always 0.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\ELITH\Documents\GitHub\arqui3CM3\lcd00\lcddata00.vhdl:47:2:47:4:@W:CL260:@XP_MSG">lcddata00.vhdl(47)</a><!@TM:1511322666> | Pruning register bit 7 of outworddd(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ELITH\Documents\GitHub\arqui3CM3\lcd00\lcdcontdata00.vhdl:7:7:7:20:@N:CD630:@XP_MSG">lcdcontdata00.vhdl(7)</a><!@TM:1511322666> | Synthesizing work.lcdcontdata00.arch.
Post processing for work.lcdcontdata00.arch
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ELITH\Documents\GitHub\arqui3CM3\lcd00\lcdcontdata00.vhdl:24:2:24:4:@N:CL189:@XP_MSG">lcdcontdata00.vhdl(24)</a><!@TM:1511322666> | Register bit RScd is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ELITH\Documents\GitHub\arqui3CM3\lcd00\lcdcontdata00.vhdl:24:2:24:4:@N:CL189:@XP_MSG">lcdcontdata00.vhdl(24)</a><!@TM:1511322666> | Register bit RWcd is always 0.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ELITH\Documents\GitHub\arqui3CM3\lcd00\lcdconfig00.vhdl:7:7:7:18:@N:CD630:@XP_MSG">lcdconfig00.vhdl(7)</a><!@TM:1511322666> | Synthesizing work.lcdconfig00.arch.
Post processing for work.lcdconfig00.arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ELITH\Documents\GitHub\arqui3CM3\lcd00\lcdcontconfig00.vhdl:7:7:7:22:@N:CD630:@XP_MSG">lcdcontconfig00.vhdl(7)</a><!@TM:1511322666> | Synthesizing work.lcdcontconfig00.arch.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\ELITH\Documents\GitHub\arqui3CM3\lcd00\lcdcontconfig00.vhdl:31:7:31:16:@N:CD364:@XP_MSG">lcdcontconfig00.vhdl(31)</a><!@TM:1511322666> | Removing redundant assignment.
Post processing for work.lcdcontconfig00.arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ELITH\Documents\GitHub\arqui3CM3\lcd00\lcd00\source\toposcdiv00.vhdl:8:7:8:18:@N:CD630:@XP_MSG">toposcdiv00.vhdl(8)</a><!@TM:1511322666> | Synthesizing work.toposcdiv00.toposcdiv0.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ELITH\Documents\GitHub\arqui3CM3\lcd00\lcd00\source\div00.vhdl:7:7:7:12:@N:CD630:@XP_MSG">div00.vhdl(7)</a><!@TM:1511322666> | Synthesizing work.div00.div0.
Post processing for work.div00.div0
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ELITH\Documents\GitHub\arqui3CM3\lcd00\lcd00\source\osc00.vhdl:8:7:8:12:@N:CD630:@XP_MSG">osc00.vhdl(8)</a><!@TM:1511322666> | Synthesizing work.osc00.osc0.
<font color=#A52A2A>@W:<a href="@W:CD276:@XP_HELP">CD276</a> : <a href="C:\lscc\diamond\3.9_x64\cae_library\synthesis\vhdl\machxo2.vhd:2297:8:2297:16:@W:CD276:@XP_MSG">machxo2.vhd(2297)</a><!@TM:1511322666> | Map for port sedstdby of component osch not found</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\lscc\diamond\3.9_x64\cae_library\synthesis\vhdl\machxo2.vhd:2291:10:2291:14:@N:CD630:@XP_MSG">machxo2.vhd(2291)</a><!@TM:1511322666> | Synthesizing work.osch.syn_black_box.
Post processing for work.osch.syn_black_box
Post processing for work.osc00.osc0
Post processing for work.toposcdiv00.toposcdiv0
Post processing for work.toplcd00.arch
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\ELITH\Documents\GitHub\arqui3CM3\lcd00\toplcd00.vhdl:50:7:50:11:@W:CL240:@XP_MSG">toplcd00.vhdl(50)</a><!@TM:1511322666> | Signal sRWc is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL167:@XP_HELP">CL167</a> : <a href="C:\Users\ELITH\Documents\GitHub\arqui3CM3\lcd00\toplcd00.vhdl:97:1:97:4:@W:CL167:@XP_MSG">toplcd00.vhdl(97)</a><!@TM:1511322666> | Input rwc of instance L05 is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL138:@XP_HELP">CL138</a> : <a href="C:\Users\ELITH\Documents\GitHub\arqui3CM3\lcd00\lcdconfig00.vhdl:24:2:24:4:@W:CL138:@XP_MSG">lcdconfig00.vhdl(24)</a><!@TM:1511322666> | Removing register 'RSc' because it is only assigned 0 or its original value.</font>
<font color=#A52A2A>@W:<a href="@W:CL138:@XP_HELP">CL138</a> : <a href="C:\Users\ELITH\Documents\GitHub\arqui3CM3\lcd00\lcdconfig00.vhdl:24:2:24:4:@W:CL138:@XP_MSG">lcdconfig00.vhdl(24)</a><!@TM:1511322666> | Removing register 'RWc' because it is only assigned 0 or its original value.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ELITH\Documents\GitHub\arqui3CM3\lcd00\lcdconfig00.vhdl:24:2:24:4:@N:CL189:@XP_MSG">lcdconfig00.vhdl(24)</a><!@TM:1511322666> | Register bit comandoc(6) is always 0.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\ELITH\Documents\GitHub\arqui3CM3\lcd00\lcdconfig00.vhdl:24:2:24:4:@W:CL260:@XP_MSG">lcdconfig00.vhdl(24)</a><!@TM:1511322666> | Pruning register bit 6 of comandoc(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\ELITH\Documents\GitHub\arqui3CM3\lcd00\lcdmux00.vhdl:12:2:12:11:@N:CL159:@XP_MSG">lcdmux00.vhdl(12)</a><!@TM:1511322666> | Input inflagdlm is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 21 21:51:06 2017

###########################################################]
<a name=compilerReport3></a>Synopsys Netlist Linker, version comp2016q3p1, Build 279R, built Mar  8 2017</a>
@N: : <!@TM:1511322666> | Running in 64-bit mode 
File C:\Users\ELITH\Documents\GitHub\arqui3CM3\lcd00\lcd00\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 21 21:51:06 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 21 21:51:06 2017

###########################################################]
<a name=compilerReport4></a>Synopsys Netlist Linker, version comp2016q3p1, Build 279R, built Mar  8 2017</a>
@N: : <!@TM:1511322668> | Running in 64-bit mode 
File C:\Users\ELITH\Documents\GitHub\arqui3CM3\lcd00\lcd00\synwork\lcd00_lcd00_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 21 21:51:08 2017

###########################################################]
Pre-mapping Report

# Tue Nov 21 21:51:08 2017

<a name=mapperReport5></a>Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1682R, Built Mar 10 2017 10:47:08</a>
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1511322669> | No constraint file specified. 
Linked File: <a href="C:\Users\ELITH\Documents\GitHub\arqui3CM3\lcd00\lcd00\lcd00_lcd00_scck.rpt:@XP_FILE">lcd00_lcd00_scck.rpt</a>
Printing clock  summary report in "C:\Users\ELITH\Documents\GitHub\arqui3CM3\lcd00\lcd00\lcd00_lcd00_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1511322669> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1511322669> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 114MB)

<font color=#A52A2A>@W:<a href="@W:FX474:@XP_HELP">FX474</a> : <!@TM:1511322669> | User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </font> 
Fixing fake multiple drivers on net sRSc.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=26  set on top level netlist toplcd00

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)



<a name=mapperReport6></a>Clock Summary</a>
*****************

Start                            Requested     Requested     Clock                                           Clock                   Clock
Clock                            Frequency     Period        Type                                            Group                   Load 
------------------------------------------------------------------------------------------------------------------------------------------
div00|outdiv_derived_clock       2.1 MHz       480.769       derived (from osc00|osc_int_inferred_clock)     Inferred_clkgroup_0     40   
osc00|osc_int_inferred_clock     2.1 MHz       480.769       inferred                                        Inferred_clkgroup_0     23   
==========================================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="c:\users\elith\documents\github\arqui3cm3\lcd00\lcd00\source\div00.vhdl:20:2:20:4:@W:MT529:@XP_MSG">div00.vhdl(20)</a><!@TM:1511322669> | Found inferred clock osc00|osc_int_inferred_clock which controls 23 sequential elements including L00.DO1.sdiv[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 141MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 21 21:51:09 2017

###########################################################]
Map & Optimize Report

# Tue Nov 21 21:51:09 2017

<a name=mapperReport7></a>Synopsys Lattice Technology Mapper, Version maplat, Build 1682R, Built Mar 10 2017 10:47:08</a>
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1511322671> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1511322671> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 111MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Available hyper_sources - for debug and ip models
	None Found

<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="c:\users\elith\documents\github\arqui3cm3\lcd00\lcddata00.vhdl:61:19:61:27:@W:FA239:@XP_MSG">lcddata00.vhdl(61)</a><!@TM:1511322671> | ROM outworddd_2[6:0] (in view: work.lcddata00(arch)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="c:\users\elith\documents\github\arqui3cm3\lcd00\lcddata00.vhdl:61:19:61:27:@W:FA239:@XP_MSG">lcddata00.vhdl(61)</a><!@TM:1511322671> | ROM outworddd_2[6:0] (in view: work.lcddata00(arch)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="c:\users\elith\documents\github\arqui3cm3\lcd00\lcddata00.vhdl:61:19:61:27:@N:MO106:@XP_MSG">lcddata00.vhdl(61)</a><!@TM:1511322671> | Found ROM .delname. (in view: work.lcddata00(arch)) with 32 words by 7 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		   471.70ns		  86 /        63

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1511322671> | The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.   
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\elith\documents\github\arqui3cm3\lcd00\lcdcontconfig00.vhdl:20:2:20:4:@A:BN291:@XP_MSG">lcdcontconfig00.vhdl(20)</a><!@TM:1511322671> | Boundary register L01.outcontcc_4_.fb (in view: work.toplcd00(arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\elith\documents\github\arqui3cm3\lcd00\lcdcontconfig00.vhdl:20:2:20:4:@A:BN291:@XP_MSG">lcdcontconfig00.vhdl(20)</a><!@TM:1511322671> | Boundary register L01.outcontcc_3_.fb (in view: work.toplcd00(arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\elith\documents\github\arqui3cm3\lcd00\lcdcontconfig00.vhdl:20:2:20:4:@A:BN291:@XP_MSG">lcdcontconfig00.vhdl(20)</a><!@TM:1511322671> | Boundary register L01.outcontcc_2_.fb (in view: work.toplcd00(arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\elith\documents\github\arqui3cm3\lcd00\lcdcontconfig00.vhdl:20:2:20:4:@A:BN291:@XP_MSG">lcdcontconfig00.vhdl(20)</a><!@TM:1511322671> | Boundary register L01.outcontcc_1_.fb (in view: work.toplcd00(arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\elith\documents\github\arqui3cm3\lcd00\lcdcontconfig00.vhdl:20:2:20:4:@A:BN291:@XP_MSG">lcdcontconfig00.vhdl(20)</a><!@TM:1511322671> | Boundary register L01.outcontcc_0_.fb (in view: work.toplcd00(arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\elith\documents\github\arqui3cm3\lcd00\lcdmux00.vhdl:31:2:31:4:@A:BN291:@XP_MSG">lcdmux00.vhdl(31)</a><!@TM:1511322671> | Boundary register L05.ENlm.fb (in view: work.toplcd00(arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\elith\documents\github\arqui3cm3\lcd00\lcdmux00.vhdl:31:2:31:4:@A:BN291:@XP_MSG">lcdmux00.vhdl(31)</a><!@TM:1511322671> | Boundary register L05.RSlm.fb (in view: work.toplcd00(arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\elith\documents\github\arqui3cm3\lcd00\lcdmux00.vhdl:31:2:31:4:@A:BN291:@XP_MSG">lcdmux00.vhdl(31)</a><!@TM:1511322671> | Boundary register L05.outwordlm_7_.fb (in view: work.toplcd00(arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\elith\documents\github\arqui3cm3\lcd00\lcdmux00.vhdl:31:2:31:4:@A:BN291:@XP_MSG">lcdmux00.vhdl(31)</a><!@TM:1511322671> | Boundary register L05.outwordlm_6_.fb (in view: work.toplcd00(arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\elith\documents\github\arqui3cm3\lcd00\lcdmux00.vhdl:31:2:31:4:@A:BN291:@XP_MSG">lcdmux00.vhdl(31)</a><!@TM:1511322671> | Boundary register L05.outwordlm_5_.fb (in view: work.toplcd00(arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\elith\documents\github\arqui3cm3\lcd00\lcdmux00.vhdl:31:2:31:4:@A:BN291:@XP_MSG">lcdmux00.vhdl(31)</a><!@TM:1511322671> | Boundary register L05.outwordlm_4_.fb (in view: work.toplcd00(arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\elith\documents\github\arqui3cm3\lcd00\lcdmux00.vhdl:31:2:31:4:@A:BN291:@XP_MSG">lcdmux00.vhdl(31)</a><!@TM:1511322671> | Boundary register L05.outwordlm_3_.fb (in view: work.toplcd00(arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\elith\documents\github\arqui3cm3\lcd00\lcdmux00.vhdl:31:2:31:4:@A:BN291:@XP_MSG">lcdmux00.vhdl(31)</a><!@TM:1511322671> | Boundary register L05.outwordlm_2_.fb (in view: work.toplcd00(arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\elith\documents\github\arqui3cm3\lcd00\lcdmux00.vhdl:31:2:31:4:@A:BN291:@XP_MSG">lcdmux00.vhdl(31)</a><!@TM:1511322671> | Boundary register L05.outwordlm_1_.fb (in view: work.toplcd00(arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\elith\documents\github\arqui3cm3\lcd00\lcdmux00.vhdl:31:2:31:4:@A:BN291:@XP_MSG">lcdmux00.vhdl(31)</a><!@TM:1511322671> | Boundary register L05.outwordlm_0_.fb (in view: work.toplcd00(arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\elith\documents\github\arqui3cm3\lcd00\lcdcontdata00.vhdl:24:2:24:4:@A:BN291:@XP_MSG">lcdcontdata00.vhdl(24)</a><!@TM:1511322671> | Boundary register L03.outcd_0_.fb (in view: work.toplcd00(arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\elith\documents\github\arqui3cm3\lcd00\lcdcontdata00.vhdl:24:2:24:4:@A:BN291:@XP_MSG">lcdcontdata00.vhdl(24)</a><!@TM:1511322671> | Boundary register L03.outcd_1_.fb (in view: work.toplcd00(arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\elith\documents\github\arqui3cm3\lcd00\lcdcontdata00.vhdl:24:2:24:4:@A:BN291:@XP_MSG">lcdcontdata00.vhdl(24)</a><!@TM:1511322671> | Boundary register L03.outcd_2_.fb (in view: work.toplcd00(arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\elith\documents\github\arqui3cm3\lcd00\lcdcontdata00.vhdl:24:2:24:4:@A:BN291:@XP_MSG">lcdcontdata00.vhdl(24)</a><!@TM:1511322671> | Boundary register L03.outcd_3_.fb (in view: work.toplcd00(arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\elith\documents\github\arqui3cm3\lcd00\lcdcontdata00.vhdl:24:2:24:4:@A:BN291:@XP_MSG">lcdcontdata00.vhdl(24)</a><!@TM:1511322671> | Boundary register L03.outcd_4_.fb (in view: work.toplcd00(arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\elith\documents\github\arqui3cm3\lcd00\lcdconfig00.vhdl:24:2:24:4:@A:BN291:@XP_MSG">lcdconfig00.vhdl(24)</a><!@TM:1511322671> | Boundary register L02.outFlagc.fb (in view: work.toplcd00(arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

@N:<a href="@N:MT611:@XP_HELP">MT611</a> : <!@TM:1511322671> | Automatically generated clock div00|outdiv_derived_clock is not used and is being removed 


@S |Clock Optimization Summary


<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 63 clock pin(s) of sequential element(s)
0 instances converted, 63 sequential instances remain driven by gated/generated clocks

================================================================================================= Gated/Generated Clocks ==================================================================================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:L00.D00.OSCInst0@|E:L05_ENlmio@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       L00.D00.OSCInst0     OSCH                   63         L05_ENlmio          Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
===========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 143MB)

Writing Analyst data base C:\Users\ELITH\Documents\GitHub\arqui3CM3\lcd00\lcd00\synwork\lcd00_lcd00_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 143MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:FX1056:@XP_HELP">FX1056</a> : <!@TM:1511322671> | Writing EDF file: C:\Users\ELITH\Documents\GitHub\arqui3CM3\lcd00\lcd00\lcd00_lcd00.edi 
L-2016.09L-1
@N:<a href="@N:BW106:@XP_HELP">BW106</a> : <!@TM:1511322671> | Synplicity Constraint File capacitance units using default value of 1pF  

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 146MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 146MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1511322671> | Found inferred clock osc00|osc_int_inferred_clock with period 480.77ns. Please declare a user-defined clock on object "n:L00.D00.osc_int"</font> 


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Tue Nov 21 21:51:10 2017
#


Top view:               toplcd00
Requested Frequency:    2.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1511322671> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1511322671> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: 469.852

                                 Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type         Group              
-------------------------------------------------------------------------------------------------------------------------------------
osc00|osc_int_inferred_clock     2.1 MHz       91.6 MHz      480.769       10.917        469.852     inferred     Inferred_clkgroup_0
=====================================================================================================================================





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                                                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------
osc00|osc_int_inferred_clock  osc00|osc_int_inferred_clock  |  480.769     469.852  |  No paths    -      |  No paths    -      |  No paths    -    
====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: osc00|osc_int_inferred_clock</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                     Starting                                                          Arrival            
Instance             Reference                        Type        Pin     Net          Time        Slack  
                     Clock                                                                                
----------------------------------------------------------------------------------------------------------
L00.DO1.sdiv[21]     osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[21]     1.180       469.852
L00.DO1.sdiv[19]     osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[19]     1.108       469.924
L00.DO1.sdiv[20]     osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[20]     1.108       469.924
L00.DO1.sdiv[18]     osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[18]     1.044       469.988
L00.DO1.sdiv[17]     osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[17]     1.148       471.037
L00.DO1.sdiv[16]     osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[16]     1.044       471.141
L00.DO1.sdiv[15]     osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[15]     1.148       472.190
L00.DO1.sdiv[14]     osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[14]     1.044       472.294
L00.DO1.sdiv[0]      osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[0]      0.972       475.170
L00.DO1.sdiv[1]      osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[1]      0.972       475.313
==========================================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                     Starting                                                              Required            
Instance             Reference                        Type        Pin     Net              Time         Slack  
                     Clock                                                                                     
---------------------------------------------------------------------------------------------------------------
L00.DO1.sdiv[21]     osc00|osc_int_inferred_clock     FD1S3IX     D       un2_sdiv[21]     480.664      469.852
L00.DO1.sdiv[19]     osc00|osc_int_inferred_clock     FD1S3IX     D       un2_sdiv[19]     480.664      469.995
L00.DO1.sdiv[20]     osc00|osc_int_inferred_clock     FD1S3IX     D       un2_sdiv[20]     480.664      469.995
L00.DO1.sdiv[17]     osc00|osc_int_inferred_clock     FD1S3IX     D       un2_sdiv[17]     480.664      470.138
L00.DO1.sdiv[18]     osc00|osc_int_inferred_clock     FD1S3IX     D       un2_sdiv[18]     480.664      470.138
L00.DO1.sdiv[15]     osc00|osc_int_inferred_clock     FD1S3IX     D       un2_sdiv[15]     480.664      470.281
L00.DO1.sdiv[16]     osc00|osc_int_inferred_clock     FD1S3IX     D       un2_sdiv[16]     480.664      470.281
L00.DO1.sdiv[13]     osc00|osc_int_inferred_clock     FD1S3IX     D       un2_sdiv[13]     480.664      470.423
L00.DO1.sdiv[14]     osc00|osc_int_inferred_clock     FD1S3IX     D       un2_sdiv[14]     480.664      470.423
L00.DO1.sdiv[11]     osc00|osc_int_inferred_clock     FD1S3IX     D       un2_sdiv[11]     480.664      470.566
===============================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="C:\Users\ELITH\Documents\GitHub\arqui3CM3\lcd00\lcd00\lcd00_lcd00.srr:srsfC:\Users\ELITH\Documents\GitHub\arqui3CM3\lcd00\lcd00\lcd00_lcd00.srs:fp:32340:38040:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      480.769
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         480.664

    - Propagation time:                      10.811
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     469.852

    Number of logic level(s):                18
    Starting point:                          L00.DO1.sdiv[21] / Q
    Ending point:                            L00.DO1.sdiv[21] / D
    The start point is clocked by            osc00|osc_int_inferred_clock [rising] on pin CK
    The end   point is clocked by            osc00|osc_int_inferred_clock [rising] on pin CK

Instance / Net                                  Pin      Pin                Arrival     No. of    
Name                               Type         Name     Dir     Delay      Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
L00.DO1.sdiv[21]                   FD1S3IX      Q        Out     1.180      1.180       -         
sdiv[21]                           Net          -        -       -          -           5         
L00.DO1.sdiv_RNI0QQP1[18]          ORCALUT4     D        In      0.000      1.180       -         
L00.DO1.sdiv_RNI0QQP1[18]          ORCALUT4     Z        Out     1.153      2.333       -         
N_18                               Net          -        -       -          -           3         
L00.DO1.sdiv_RNI39NM2[16]          ORCALUT4     C        In      0.000      2.333       -         
L00.DO1.sdiv_RNI39NM2[16]          ORCALUT4     Z        Out     1.153      3.485       -         
N_20                               Net          -        -       -          -           3         
L00.DO1.sdiv_RNI2KJJ3[14]          ORCALUT4     C        In      0.000      3.485       -         
L00.DO1.sdiv_RNI2KJJ3[14]          ORCALUT4     Z        Out     1.089      4.574       -         
N_9                                Net          -        -       -          -           2         
L00.DO1.un2_sdiv_cry_0_0_RNO_5     ORCALUT4     B        In      0.000      4.574       -         
L00.DO1.un2_sdiv_cry_0_0_RNO_5     ORCALUT4     Z        Out     1.017      5.591       -         
un2_sdiv_cry_0_0_RNO_5             Net          -        -       -          -           1         
L00.DO1.un2_sdiv_cry_0_0_RNO_1     PFUMX        BLUT     In      0.000      5.591       -         
L00.DO1.un2_sdiv_cry_0_0_RNO_1     PFUMX        Z        Out     -0.033     5.558       -         
N_14                               Net          -        -       -          -           1         
L00.DO1.un2_sdiv_cry_0_0_RNO       L6MUX21      D0       In      0.000      5.558       -         
L00.DO1.un2_sdiv_cry_0_0_RNO       L6MUX21      Z        Out     0.732      6.290       -         
un1_outdiv_0_sqmuxa_1[0]           Net          -        -       -          -           1         
L00.DO1.un2_sdiv_cry_0_0           CCU2D        B0       In      0.000      6.290       -         
L00.DO1.un2_sdiv_cry_0_0           CCU2D        COUT     Out     1.545      7.834       -         
un2_sdiv_cry_0                     Net          -        -       -          -           1         
L00.DO1.un2_sdiv_cry_1_0           CCU2D        CIN      In      0.000      7.834       -         
L00.DO1.un2_sdiv_cry_1_0           CCU2D        COUT     Out     0.143      7.977       -         
un2_sdiv_cry_2                     Net          -        -       -          -           1         
L00.DO1.un2_sdiv_cry_3_0           CCU2D        CIN      In      0.000      7.977       -         
L00.DO1.un2_sdiv_cry_3_0           CCU2D        COUT     Out     0.143      8.120       -         
un2_sdiv_cry_4                     Net          -        -       -          -           1         
L00.DO1.un2_sdiv_cry_5_0           CCU2D        CIN      In      0.000      8.120       -         
L00.DO1.un2_sdiv_cry_5_0           CCU2D        COUT     Out     0.143      8.263       -         
un2_sdiv_cry_6                     Net          -        -       -          -           1         
L00.DO1.un2_sdiv_cry_7_0           CCU2D        CIN      In      0.000      8.263       -         
L00.DO1.un2_sdiv_cry_7_0           CCU2D        COUT     Out     0.143      8.406       -         
un2_sdiv_cry_8                     Net          -        -       -          -           1         
L00.DO1.un2_sdiv_cry_9_0           CCU2D        CIN      In      0.000      8.406       -         
L00.DO1.un2_sdiv_cry_9_0           CCU2D        COUT     Out     0.143      8.548       -         
un2_sdiv_cry_10                    Net          -        -       -          -           1         
L00.DO1.un2_sdiv_cry_11_0          CCU2D        CIN      In      0.000      8.548       -         
L00.DO1.un2_sdiv_cry_11_0          CCU2D        COUT     Out     0.143      8.691       -         
un2_sdiv_cry_12                    Net          -        -       -          -           1         
L00.DO1.un2_sdiv_cry_13_0          CCU2D        CIN      In      0.000      8.691       -         
L00.DO1.un2_sdiv_cry_13_0          CCU2D        COUT     Out     0.143      8.834       -         
un2_sdiv_cry_14                    Net          -        -       -          -           1         
L00.DO1.un2_sdiv_cry_15_0          CCU2D        CIN      In      0.000      8.834       -         
L00.DO1.un2_sdiv_cry_15_0          CCU2D        COUT     Out     0.143      8.977       -         
un2_sdiv_cry_16                    Net          -        -       -          -           1         
L00.DO1.un2_sdiv_cry_17_0          CCU2D        CIN      In      0.000      8.977       -         
L00.DO1.un2_sdiv_cry_17_0          CCU2D        COUT     Out     0.143      9.120       -         
un2_sdiv_cry_18                    Net          -        -       -          -           1         
L00.DO1.un2_sdiv_cry_19_0          CCU2D        CIN      In      0.000      9.120       -         
L00.DO1.un2_sdiv_cry_19_0          CCU2D        COUT     Out     0.143      9.262       -         
un2_sdiv_cry_20                    Net          -        -       -          -           1         
L00.DO1.un2_sdiv_s_21_0            CCU2D        CIN      In      0.000      9.262       -         
L00.DO1.un2_sdiv_s_21_0            CCU2D        S0       Out     1.549      10.811      -         
un2_sdiv[21]                       Net          -        -       -          -           1         
L00.DO1.sdiv[21]                   FD1S3IX      D        In      0.000      10.811      -         
==================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 146MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 146MB)

---------------------------------------
<a name=resourceUsage17></a>Resource Usage Report</a>
Part: lcmxo2_7000he-4

Register bits: 63 of 6864 (1%)
PIC Latch:       0
I/O cells:       39


Details:
CCU2D:          12
FD1P3AX:        11
FD1P3IX:        25
FD1P3JX:        2
FD1S3AX:        1
FD1S3IX:        22
GSR:            1
IB:             5
L6MUX21:        1
OB:             34
OFS1P3IX:       2
ORCALUT4:       84
OSCH:           1
PFUMX:          6
PUR:            1
VHI:            7
VLO:            8
false:          1
true:           2
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 31MB peak: 146MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 21 21:51:11 2017

###########################################################]

</pre></samp></body></html>
