 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 20
Design : fpu
Version: L-2016.03-SP5-1
Date   : Wed Apr 24 09:31:21 2019
****************************************

 * Some/all delay information is back-annotated.

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c

  Startpoint: global_shift_enable
              (input port clocked by ideal_clock1)
  Endpoint: fpu_div/fpu_div_ctl/i_d1stg_dblopa/q_reg[2]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 f
  global_shift_enable (in)                                0.00       2.40 f
  U2/Y (NBUFFX4_RVT)                                    -12.44 *   -10.04 f
  U53/Y (NBUFFX2_RVT)                                     0.31 *    -9.73 f
  test_stub/global_shift_enable (test_stub_scan)          0.00      -9.73 f
  test_stub/U2/Y (INVX0_RVT)                              0.07 *    -9.65 r
  test_stub/U13/Y (AND2X2_RVT)                            0.20 *    -9.45 r
  test_stub/sehold (test_stub_scan)                       0.00      -9.45 r
  U69/Y (NBUFFX2_RVT)                                     0.15 *    -9.30 r
  U70/Y (INVX8_RVT)                                       0.07 *    -9.23 f
  fpu_in/sehold (fpu_in)                                  0.00      -9.23 f
  fpu_in/fpu_in_ctl/sehold (fpu_in_ctl)                   0.00      -9.23 f
  fpu_in/fpu_in_ctl/U83/Y (NAND3X4_RVT)                   0.23 *    -9.00 r
  fpu_in/fpu_in_ctl/inq_fwrd (fpu_in_ctl)                 0.00      -9.00 r
  fpu_in/fpu_in_dp/inq_fwrd (fpu_in_dp)                   0.00      -9.00 r
  fpu_in/fpu_in_dp/U21/Y (NBUFFX2_RVT)                    0.10 *    -8.89 r
  fpu_in/fpu_in_dp/U22/Y (INVX4_RVT)                      0.06 *    -8.83 f
  fpu_in/fpu_in_dp/U146/Y (AO222X1_RVT)                   0.08 *    -8.75 f
  fpu_in/fpu_in_dp/inq_op[1] (fpu_in_dp)                  0.00      -8.75 f
  fpu_in/inq_op[1] (fpu_in)                               0.00      -8.75 f
  U74/Y (NBUFFX4_RVT)                                   -15.34 *   -24.09 f
  fpu_div/inq_op[1] (fpu_div)                             0.00     -24.09 f
  fpu_div/fpu_div_ctl/inq_op[1] (fpu_div_ctl)             0.00     -24.09 f
  fpu_div/fpu_div_ctl/i_d1stg_dblopa/din[4] (dffe_s_SIZE5_2)
                                                          0.00     -24.09 f
  fpu_div/fpu_div_ctl/i_d1stg_dblopa/U6/Y (AO222X1_RVT)
                                                          0.14 *   -23.94 f
  fpu_div/fpu_div_ctl/i_d1stg_dblopa/q_reg[2]/D (DFFX1_RVT)
                                                          0.00 *   -23.94 f
  data arrival time                                                -23.94

  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  clock uncertainty                                       0.05       0.45
  fpu_div/fpu_div_ctl/i_d1stg_dblopa/q_reg[2]/CLK (DFFX1_RVT)
                                                          0.00       0.45 r
  library hold time                                       0.01       0.46
  data required time                                                 0.46
  --------------------------------------------------------------------------
  data required time                                                 0.46
  data arrival time                                                 23.94
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -24.40


  Startpoint: global_shift_enable
              (input port clocked by ideal_clock1)
  Endpoint: fpu_div/fpu_div_ctl/i_d1stg_dblopa/q_reg[1]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 f
  global_shift_enable (in)                                0.00       2.40 f
  U2/Y (NBUFFX4_RVT)                                    -12.44 *   -10.04 f
  U53/Y (NBUFFX2_RVT)                                     0.31 *    -9.73 f
  test_stub/global_shift_enable (test_stub_scan)          0.00      -9.73 f
  test_stub/U2/Y (INVX0_RVT)                              0.07 *    -9.65 r
  test_stub/U13/Y (AND2X2_RVT)                            0.20 *    -9.45 r
  test_stub/sehold (test_stub_scan)                       0.00      -9.45 r
  U69/Y (NBUFFX2_RVT)                                     0.15 *    -9.30 r
  U70/Y (INVX8_RVT)                                       0.07 *    -9.23 f
  fpu_in/sehold (fpu_in)                                  0.00      -9.23 f
  fpu_in/fpu_in_ctl/sehold (fpu_in_ctl)                   0.00      -9.23 f
  fpu_in/fpu_in_ctl/U83/Y (NAND3X4_RVT)                   0.23 *    -9.00 r
  fpu_in/fpu_in_ctl/inq_fwrd (fpu_in_ctl)                 0.00      -9.00 r
  fpu_in/fpu_in_dp/inq_fwrd (fpu_in_dp)                   0.00      -9.00 r
  fpu_in/fpu_in_dp/U21/Y (NBUFFX2_RVT)                    0.10 *    -8.89 r
  fpu_in/fpu_in_dp/U22/Y (INVX4_RVT)                      0.06 *    -8.83 f
  fpu_in/fpu_in_dp/U146/Y (AO222X1_RVT)                   0.08 *    -8.75 f
  fpu_in/fpu_in_dp/inq_op[1] (fpu_in_dp)                  0.00      -8.75 f
  fpu_in/inq_op[1] (fpu_in)                               0.00      -8.75 f
  U74/Y (NBUFFX4_RVT)                                   -15.34 *   -24.09 f
  fpu_div/inq_op[1] (fpu_div)                             0.00     -24.09 f
  fpu_div/fpu_div_ctl/inq_op[1] (fpu_div_ctl)             0.00     -24.09 f
  fpu_div/fpu_div_ctl/i_d1stg_dblopa/din[4] (dffe_s_SIZE5_2)
                                                          0.00     -24.09 f
  fpu_div/fpu_div_ctl/i_d1stg_dblopa/U7/Y (AO222X1_RVT)
                                                          0.14 *   -23.94 f
  fpu_div/fpu_div_ctl/i_d1stg_dblopa/q_reg[1]/D (DFFX1_RVT)
                                                          0.00 *   -23.94 f
  data arrival time                                                -23.94

  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  clock uncertainty                                       0.05       0.45
  fpu_div/fpu_div_ctl/i_d1stg_dblopa/q_reg[1]/CLK (DFFX1_RVT)
                                                          0.00       0.45 r
  library hold time                                       0.01       0.46
  data required time                                                 0.46
  --------------------------------------------------------------------------
  data required time                                                 0.46
  data arrival time                                                 23.94
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -24.40


  Startpoint: global_shift_enable
              (input port clocked by ideal_clock1)
  Endpoint: fpu_div/fpu_div_ctl/i_d1stg_dblopa/q_reg[4]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 f
  global_shift_enable (in)                                0.00       2.40 f
  U2/Y (NBUFFX4_RVT)                                    -12.44 *   -10.04 f
  U53/Y (NBUFFX2_RVT)                                     0.31 *    -9.73 f
  test_stub/global_shift_enable (test_stub_scan)          0.00      -9.73 f
  test_stub/U2/Y (INVX0_RVT)                              0.07 *    -9.65 r
  test_stub/U13/Y (AND2X2_RVT)                            0.20 *    -9.45 r
  test_stub/sehold (test_stub_scan)                       0.00      -9.45 r
  U69/Y (NBUFFX2_RVT)                                     0.15 *    -9.30 r
  U70/Y (INVX8_RVT)                                       0.07 *    -9.23 f
  fpu_in/sehold (fpu_in)                                  0.00      -9.23 f
  fpu_in/fpu_in_ctl/sehold (fpu_in_ctl)                   0.00      -9.23 f
  fpu_in/fpu_in_ctl/U83/Y (NAND3X4_RVT)                   0.23 *    -9.00 r
  fpu_in/fpu_in_ctl/inq_fwrd (fpu_in_ctl)                 0.00      -9.00 r
  fpu_in/fpu_in_dp/inq_fwrd (fpu_in_dp)                   0.00      -9.00 r
  fpu_in/fpu_in_dp/U21/Y (NBUFFX2_RVT)                    0.10 *    -8.89 r
  fpu_in/fpu_in_dp/U22/Y (INVX4_RVT)                      0.06 *    -8.83 f
  fpu_in/fpu_in_dp/U146/Y (AO222X1_RVT)                   0.08 *    -8.75 f
  fpu_in/fpu_in_dp/inq_op[1] (fpu_in_dp)                  0.00      -8.75 f
  fpu_in/inq_op[1] (fpu_in)                               0.00      -8.75 f
  U74/Y (NBUFFX4_RVT)                                   -15.34 *   -24.09 f
  fpu_div/inq_op[1] (fpu_div)                             0.00     -24.09 f
  fpu_div/fpu_div_ctl/inq_op[1] (fpu_div_ctl)             0.00     -24.09 f
  fpu_div/fpu_div_ctl/i_d1stg_dblopa/din[4] (dffe_s_SIZE5_2)
                                                          0.00     -24.09 f
  fpu_div/fpu_div_ctl/i_d1stg_dblopa/U4/Y (AO222X1_RVT)
                                                          0.15 *   -23.94 f
  fpu_div/fpu_div_ctl/i_d1stg_dblopa/q_reg[4]/D (DFFX1_RVT)
                                                          0.00 *   -23.94 f
  data arrival time                                                -23.94

  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  clock uncertainty                                       0.05       0.45
  fpu_div/fpu_div_ctl/i_d1stg_dblopa/q_reg[4]/CLK (DFFX1_RVT)
                                                          0.00       0.45 r
  library hold time                                       0.01       0.46
  data required time                                                 0.46
  --------------------------------------------------------------------------
  data required time                                                 0.46
  data arrival time                                                 23.94
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -24.40


  Startpoint: global_shift_enable
              (input port clocked by ideal_clock1)
  Endpoint: fpu_div/fpu_div_ctl/i_d1stg_dblopa/q_reg[3]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 f
  global_shift_enable (in)                                0.00       2.40 f
  U2/Y (NBUFFX4_RVT)                                    -12.44 *   -10.04 f
  U53/Y (NBUFFX2_RVT)                                     0.31 *    -9.73 f
  test_stub/global_shift_enable (test_stub_scan)          0.00      -9.73 f
  test_stub/U2/Y (INVX0_RVT)                              0.07 *    -9.65 r
  test_stub/U13/Y (AND2X2_RVT)                            0.20 *    -9.45 r
  test_stub/sehold (test_stub_scan)                       0.00      -9.45 r
  U69/Y (NBUFFX2_RVT)                                     0.15 *    -9.30 r
  U70/Y (INVX8_RVT)                                       0.07 *    -9.23 f
  fpu_in/sehold (fpu_in)                                  0.00      -9.23 f
  fpu_in/fpu_in_ctl/sehold (fpu_in_ctl)                   0.00      -9.23 f
  fpu_in/fpu_in_ctl/U83/Y (NAND3X4_RVT)                   0.23 *    -9.00 r
  fpu_in/fpu_in_ctl/inq_fwrd (fpu_in_ctl)                 0.00      -9.00 r
  fpu_in/fpu_in_dp/inq_fwrd (fpu_in_dp)                   0.00      -9.00 r
  fpu_in/fpu_in_dp/U21/Y (NBUFFX2_RVT)                    0.10 *    -8.89 r
  fpu_in/fpu_in_dp/U22/Y (INVX4_RVT)                      0.06 *    -8.83 f
  fpu_in/fpu_in_dp/U146/Y (AO222X1_RVT)                   0.08 *    -8.75 f
  fpu_in/fpu_in_dp/inq_op[1] (fpu_in_dp)                  0.00      -8.75 f
  fpu_in/inq_op[1] (fpu_in)                               0.00      -8.75 f
  U74/Y (NBUFFX4_RVT)                                   -15.34 *   -24.09 f
  fpu_div/inq_op[1] (fpu_div)                             0.00     -24.09 f
  fpu_div/fpu_div_ctl/inq_op[1] (fpu_div_ctl)             0.00     -24.09 f
  fpu_div/fpu_div_ctl/i_d1stg_dblopa/din[4] (dffe_s_SIZE5_2)
                                                          0.00     -24.09 f
  fpu_div/fpu_div_ctl/i_d1stg_dblopa/U5/Y (AO222X1_RVT)
                                                          0.15 *   -23.94 f
  fpu_div/fpu_div_ctl/i_d1stg_dblopa/q_reg[3]/D (DFFX1_RVT)
                                                          0.00 *   -23.94 f
  data arrival time                                                -23.94

  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  clock uncertainty                                       0.05       0.45
  fpu_div/fpu_div_ctl/i_d1stg_dblopa/q_reg[3]/CLK (DFFX1_RVT)
                                                          0.00       0.45 r
  library hold time                                       0.01       0.46
  data required time                                                 0.46
  --------------------------------------------------------------------------
  data required time                                                 0.46
  data arrival time                                                 23.94
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -24.40


  Startpoint: global_shift_enable
              (input port clocked by ideal_clock1)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m1stg_dblopa/q_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 f
  global_shift_enable (in)                                0.00       2.40 f
  U2/Y (NBUFFX4_RVT)                                    -12.44 *   -10.04 f
  U53/Y (NBUFFX2_RVT)                                     0.31 *    -9.73 f
  test_stub/global_shift_enable (test_stub_scan)          0.00      -9.73 f
  test_stub/U2/Y (INVX0_RVT)                              0.07 *    -9.65 r
  test_stub/U13/Y (AND2X2_RVT)                            0.20 *    -9.45 r
  test_stub/sehold (test_stub_scan)                       0.00      -9.45 r
  U69/Y (NBUFFX2_RVT)                                     0.15 *    -9.30 r
  U70/Y (INVX8_RVT)                                       0.07 *    -9.23 f
  fpu_in/sehold (fpu_in)                                  0.00      -9.23 f
  fpu_in/fpu_in_ctl/sehold (fpu_in_ctl)                   0.00      -9.23 f
  fpu_in/fpu_in_ctl/U83/Y (NAND3X4_RVT)                   0.23 *    -9.00 r
  fpu_in/fpu_in_ctl/inq_fwrd (fpu_in_ctl)                 0.00      -9.00 r
  fpu_in/fpu_in_dp/inq_fwrd (fpu_in_dp)                   0.00      -9.00 r
  fpu_in/fpu_in_dp/U21/Y (NBUFFX2_RVT)                    0.10 *    -8.89 r
  fpu_in/fpu_in_dp/U22/Y (INVX4_RVT)                      0.06 *    -8.83 f
  fpu_in/fpu_in_dp/U146/Y (AO222X1_RVT)                   0.08 *    -8.75 f
  fpu_in/fpu_in_dp/inq_op[1] (fpu_in_dp)                  0.00      -8.75 f
  fpu_in/inq_op[1] (fpu_in)                               0.00      -8.75 f
  U74/Y (NBUFFX4_RVT)                                   -15.34 *   -24.09 f
  fpu_mul/inq_op[1] (fpu_mul)                             0.00     -24.09 f
  fpu_mul/fpu_mul_ctl/inq_op[1] (fpu_mul_ctl)             0.00     -24.09 f
  fpu_mul/fpu_mul_ctl/i_m1stg_dblopa/din[3] (dffe_s_SIZE4_1)
                                                          0.00     -24.09 f
  fpu_mul/fpu_mul_ctl/i_m1stg_dblopa/U6/Y (AO222X1_RVT)
                                                          0.15 *   -23.94 f
  fpu_mul/fpu_mul_ctl/i_m1stg_dblopa/q_reg[0]/D (DFFX1_RVT)
                                                          0.00 *   -23.94 f
  data arrival time                                                -23.94

  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  clock uncertainty                                       0.05       0.45
  fpu_mul/fpu_mul_ctl/i_m1stg_dblopa/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.45 r
  library hold time                                       0.01       0.46
  data required time                                                 0.46
  --------------------------------------------------------------------------
  data required time                                                 0.46
  data arrival time                                                 23.94
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -24.40


  Startpoint: global_shift_enable
              (input port clocked by ideal_clock1)
  Endpoint: fpu_div/fpu_div_ctl/i_d1stg_dblopa/q_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 f
  global_shift_enable (in)                                0.00       2.40 f
  U2/Y (NBUFFX4_RVT)                                    -12.44 *   -10.04 f
  U53/Y (NBUFFX2_RVT)                                     0.31 *    -9.73 f
  test_stub/global_shift_enable (test_stub_scan)          0.00      -9.73 f
  test_stub/U2/Y (INVX0_RVT)                              0.07 *    -9.65 r
  test_stub/U13/Y (AND2X2_RVT)                            0.20 *    -9.45 r
  test_stub/sehold (test_stub_scan)                       0.00      -9.45 r
  U69/Y (NBUFFX2_RVT)                                     0.15 *    -9.30 r
  U70/Y (INVX8_RVT)                                       0.07 *    -9.23 f
  fpu_in/sehold (fpu_in)                                  0.00      -9.23 f
  fpu_in/fpu_in_ctl/sehold (fpu_in_ctl)                   0.00      -9.23 f
  fpu_in/fpu_in_ctl/U83/Y (NAND3X4_RVT)                   0.23 *    -9.00 r
  fpu_in/fpu_in_ctl/inq_fwrd (fpu_in_ctl)                 0.00      -9.00 r
  fpu_in/fpu_in_dp/inq_fwrd (fpu_in_dp)                   0.00      -9.00 r
  fpu_in/fpu_in_dp/U21/Y (NBUFFX2_RVT)                    0.10 *    -8.89 r
  fpu_in/fpu_in_dp/U22/Y (INVX4_RVT)                      0.06 *    -8.83 f
  fpu_in/fpu_in_dp/U146/Y (AO222X1_RVT)                   0.08 *    -8.75 f
  fpu_in/fpu_in_dp/inq_op[1] (fpu_in_dp)                  0.00      -8.75 f
  fpu_in/inq_op[1] (fpu_in)                               0.00      -8.75 f
  U74/Y (NBUFFX4_RVT)                                   -15.34 *   -24.09 f
  fpu_div/inq_op[1] (fpu_div)                             0.00     -24.09 f
  fpu_div/fpu_div_ctl/inq_op[1] (fpu_div_ctl)             0.00     -24.09 f
  fpu_div/fpu_div_ctl/i_d1stg_dblopa/din[4] (dffe_s_SIZE5_2)
                                                          0.00     -24.09 f
  fpu_div/fpu_div_ctl/i_d1stg_dblopa/U8/Y (AO222X1_RVT)
                                                          0.15 *   -23.94 f
  fpu_div/fpu_div_ctl/i_d1stg_dblopa/q_reg[0]/D (DFFX1_RVT)
                                                          0.00 *   -23.94 f
  data arrival time                                                -23.94

  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  clock uncertainty                                       0.05       0.45
  fpu_div/fpu_div_ctl/i_d1stg_dblopa/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.45 r
  library hold time                                       0.01       0.46
  data required time                                                 0.46
  --------------------------------------------------------------------------
  data required time                                                 0.46
  data arrival time                                                 23.94
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -24.40


  Startpoint: global_shift_enable
              (input port clocked by ideal_clock1)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m1stg_dblopa/q_reg[2]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 f
  global_shift_enable (in)                                0.00       2.40 f
  U2/Y (NBUFFX4_RVT)                                    -12.44 *   -10.04 f
  U53/Y (NBUFFX2_RVT)                                     0.31 *    -9.73 f
  test_stub/global_shift_enable (test_stub_scan)          0.00      -9.73 f
  test_stub/U2/Y (INVX0_RVT)                              0.07 *    -9.65 r
  test_stub/U13/Y (AND2X2_RVT)                            0.20 *    -9.45 r
  test_stub/sehold (test_stub_scan)                       0.00      -9.45 r
  U69/Y (NBUFFX2_RVT)                                     0.15 *    -9.30 r
  U70/Y (INVX8_RVT)                                       0.07 *    -9.23 f
  fpu_in/sehold (fpu_in)                                  0.00      -9.23 f
  fpu_in/fpu_in_ctl/sehold (fpu_in_ctl)                   0.00      -9.23 f
  fpu_in/fpu_in_ctl/U83/Y (NAND3X4_RVT)                   0.23 *    -9.00 r
  fpu_in/fpu_in_ctl/inq_fwrd (fpu_in_ctl)                 0.00      -9.00 r
  fpu_in/fpu_in_dp/inq_fwrd (fpu_in_dp)                   0.00      -9.00 r
  fpu_in/fpu_in_dp/U21/Y (NBUFFX2_RVT)                    0.10 *    -8.89 r
  fpu_in/fpu_in_dp/U22/Y (INVX4_RVT)                      0.06 *    -8.83 f
  fpu_in/fpu_in_dp/U146/Y (AO222X1_RVT)                   0.08 *    -8.75 f
  fpu_in/fpu_in_dp/inq_op[1] (fpu_in_dp)                  0.00      -8.75 f
  fpu_in/inq_op[1] (fpu_in)                               0.00      -8.75 f
  U74/Y (NBUFFX4_RVT)                                   -15.34 *   -24.09 f
  fpu_mul/inq_op[1] (fpu_mul)                             0.00     -24.09 f
  fpu_mul/fpu_mul_ctl/inq_op[1] (fpu_mul_ctl)             0.00     -24.09 f
  fpu_mul/fpu_mul_ctl/i_m1stg_dblopa/din[3] (dffe_s_SIZE4_1)
                                                          0.00     -24.09 f
  fpu_mul/fpu_mul_ctl/i_m1stg_dblopa/U8/Y (AO222X1_RVT)
                                                          0.15 *   -23.94 f
  fpu_mul/fpu_mul_ctl/i_m1stg_dblopa/q_reg[2]/D (DFFX1_RVT)
                                                          0.00 *   -23.94 f
  data arrival time                                                -23.94

  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  clock uncertainty                                       0.05       0.45
  fpu_mul/fpu_mul_ctl/i_m1stg_dblopa/q_reg[2]/CLK (DFFX1_RVT)
                                                          0.00       0.45 r
  library hold time                                       0.01       0.46
  data required time                                                 0.46
  --------------------------------------------------------------------------
  data required time                                                 0.46
  data arrival time                                                 23.94
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -24.40


  Startpoint: global_shift_enable
              (input port clocked by ideal_clock1)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m1stg_dblopa/q_reg[3]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 f
  global_shift_enable (in)                                0.00       2.40 f
  U2/Y (NBUFFX4_RVT)                                    -12.44 *   -10.04 f
  U53/Y (NBUFFX2_RVT)                                     0.31 *    -9.73 f
  test_stub/global_shift_enable (test_stub_scan)          0.00      -9.73 f
  test_stub/U2/Y (INVX0_RVT)                              0.07 *    -9.65 r
  test_stub/U13/Y (AND2X2_RVT)                            0.20 *    -9.45 r
  test_stub/sehold (test_stub_scan)                       0.00      -9.45 r
  U69/Y (NBUFFX2_RVT)                                     0.15 *    -9.30 r
  U70/Y (INVX8_RVT)                                       0.07 *    -9.23 f
  fpu_in/sehold (fpu_in)                                  0.00      -9.23 f
  fpu_in/fpu_in_ctl/sehold (fpu_in_ctl)                   0.00      -9.23 f
  fpu_in/fpu_in_ctl/U83/Y (NAND3X4_RVT)                   0.23 *    -9.00 r
  fpu_in/fpu_in_ctl/inq_fwrd (fpu_in_ctl)                 0.00      -9.00 r
  fpu_in/fpu_in_dp/inq_fwrd (fpu_in_dp)                   0.00      -9.00 r
  fpu_in/fpu_in_dp/U21/Y (NBUFFX2_RVT)                    0.10 *    -8.89 r
  fpu_in/fpu_in_dp/U22/Y (INVX4_RVT)                      0.06 *    -8.83 f
  fpu_in/fpu_in_dp/U146/Y (AO222X1_RVT)                   0.08 *    -8.75 f
  fpu_in/fpu_in_dp/inq_op[1] (fpu_in_dp)                  0.00      -8.75 f
  fpu_in/inq_op[1] (fpu_in)                               0.00      -8.75 f
  U74/Y (NBUFFX4_RVT)                                   -15.34 *   -24.09 f
  fpu_mul/inq_op[1] (fpu_mul)                             0.00     -24.09 f
  fpu_mul/fpu_mul_ctl/inq_op[1] (fpu_mul_ctl)             0.00     -24.09 f
  fpu_mul/fpu_mul_ctl/i_m1stg_dblopa/din[3] (dffe_s_SIZE4_1)
                                                          0.00     -24.09 f
  fpu_mul/fpu_mul_ctl/i_m1stg_dblopa/U9/Y (AO222X1_RVT)
                                                          0.15 *   -23.94 f
  fpu_mul/fpu_mul_ctl/i_m1stg_dblopa/q_reg[3]/D (DFFX1_RVT)
                                                          0.00 *   -23.94 f
  data arrival time                                                -23.94

  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  clock uncertainty                                       0.05       0.45
  fpu_mul/fpu_mul_ctl/i_m1stg_dblopa/q_reg[3]/CLK (DFFX1_RVT)
                                                          0.00       0.45 r
  library hold time                                       0.01       0.46
  data required time                                                 0.46
  --------------------------------------------------------------------------
  data required time                                                 0.46
  data arrival time                                                 23.94
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -24.39


  Startpoint: global_shift_enable
              (input port clocked by ideal_clock1)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m1stg_dblopa/q_reg[1]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 f
  global_shift_enable (in)                                0.00       2.40 f
  U2/Y (NBUFFX4_RVT)                                    -12.44 *   -10.04 f
  U53/Y (NBUFFX2_RVT)                                     0.31 *    -9.73 f
  test_stub/global_shift_enable (test_stub_scan)          0.00      -9.73 f
  test_stub/U2/Y (INVX0_RVT)                              0.07 *    -9.65 r
  test_stub/U13/Y (AND2X2_RVT)                            0.20 *    -9.45 r
  test_stub/sehold (test_stub_scan)                       0.00      -9.45 r
  U69/Y (NBUFFX2_RVT)                                     0.15 *    -9.30 r
  U70/Y (INVX8_RVT)                                       0.07 *    -9.23 f
  fpu_in/sehold (fpu_in)                                  0.00      -9.23 f
  fpu_in/fpu_in_ctl/sehold (fpu_in_ctl)                   0.00      -9.23 f
  fpu_in/fpu_in_ctl/U83/Y (NAND3X4_RVT)                   0.23 *    -9.00 r
  fpu_in/fpu_in_ctl/inq_fwrd (fpu_in_ctl)                 0.00      -9.00 r
  fpu_in/fpu_in_dp/inq_fwrd (fpu_in_dp)                   0.00      -9.00 r
  fpu_in/fpu_in_dp/U21/Y (NBUFFX2_RVT)                    0.10 *    -8.89 r
  fpu_in/fpu_in_dp/U22/Y (INVX4_RVT)                      0.06 *    -8.83 f
  fpu_in/fpu_in_dp/U146/Y (AO222X1_RVT)                   0.08 *    -8.75 f
  fpu_in/fpu_in_dp/inq_op[1] (fpu_in_dp)                  0.00      -8.75 f
  fpu_in/inq_op[1] (fpu_in)                               0.00      -8.75 f
  U74/Y (NBUFFX4_RVT)                                   -15.34 *   -24.09 f
  fpu_mul/inq_op[1] (fpu_mul)                             0.00     -24.09 f
  fpu_mul/fpu_mul_ctl/inq_op[1] (fpu_mul_ctl)             0.00     -24.09 f
  fpu_mul/fpu_mul_ctl/i_m1stg_dblopa/din[3] (dffe_s_SIZE4_1)
                                                          0.00     -24.09 f
  fpu_mul/fpu_mul_ctl/i_m1stg_dblopa/U7/Y (AO222X1_RVT)
                                                          0.16 *   -23.93 f
  fpu_mul/fpu_mul_ctl/i_m1stg_dblopa/q_reg[1]/D (DFFX1_RVT)
                                                          0.00 *   -23.93 f
  data arrival time                                                -23.93

  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  clock uncertainty                                       0.05       0.45
  fpu_mul/fpu_mul_ctl/i_m1stg_dblopa/q_reg[1]/CLK (DFFX1_RVT)
                                                          0.00       0.45 r
  library hold time                                       0.01       0.46
  data required time                                                 0.46
  --------------------------------------------------------------------------
  data required time                                                 0.46
  data arrival time                                                 23.93
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -24.39


  Startpoint: global_shift_enable
              (input port clocked by ideal_clock1)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 f
  global_shift_enable (in)                                0.00       2.40 f
  U2/Y (NBUFFX4_RVT)                                    -12.44 *   -10.04 f
  U53/Y (NBUFFX2_RVT)                                     0.31 *    -9.73 f
  test_stub/global_shift_enable (test_stub_scan)          0.00      -9.73 f
  test_stub/U2/Y (INVX0_RVT)                              0.07 *    -9.65 r
  test_stub/U13/Y (AND2X2_RVT)                            0.20 *    -9.45 r
  test_stub/sehold (test_stub_scan)                       0.00      -9.45 r
  U69/Y (NBUFFX2_RVT)                                     0.15 *    -9.30 r
  U70/Y (INVX8_RVT)                                       0.07 *    -9.23 f
  fpu_in/sehold (fpu_in)                                  0.00      -9.23 f
  fpu_in/fpu_in_ctl/sehold (fpu_in_ctl)                   0.00      -9.23 f
  fpu_in/fpu_in_ctl/U83/Y (NAND3X4_RVT)                   0.23 *    -9.00 r
  fpu_in/fpu_in_ctl/inq_fwrd (fpu_in_ctl)                 0.00      -9.00 r
  fpu_in/fpu_in_dp/inq_fwrd (fpu_in_dp)                   0.00      -9.00 r
  fpu_in/fpu_in_dp/U21/Y (NBUFFX2_RVT)                    0.10 *    -8.89 r
  fpu_in/fpu_in_dp/U22/Y (INVX4_RVT)                      0.06 *    -8.83 f
  fpu_in/fpu_in_dp/U146/Y (AO222X1_RVT)                   0.08 *    -8.75 f
  fpu_in/fpu_in_dp/inq_op[1] (fpu_in_dp)                  0.00      -8.75 f
  fpu_in/inq_op[1] (fpu_in)                               0.00      -8.75 f
  U74/Y (NBUFFX4_RVT)                                   -15.34 *   -24.09 f
  fpu_mul/inq_op[1] (fpu_mul)                             0.00     -24.09 f
  fpu_mul/fpu_mul_ctl/inq_op[1] (fpu_mul_ctl)             0.00     -24.09 f
  fpu_mul/fpu_mul_ctl/i_m1stg_dblop/din[0] (dffe_s_SIZE1_61)
                                                          0.00     -24.09 f
  fpu_mul/fpu_mul_ctl/i_m1stg_dblop/U4/Y (AO22X1_RVT)     0.11 *   -23.98 f
  fpu_mul/fpu_mul_ctl/i_m1stg_dblop/U2/Y (AO22X1_RVT)     0.06 *   -23.92 f
  fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]/D (DFFX1_RVT)
                                                          0.00 *   -23.92 f
  data arrival time                                                -23.92

  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  clock uncertainty                                       0.05       0.45
  fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.45 r
  library hold time                                       0.01       0.46
  data required time                                                 0.46
  --------------------------------------------------------------------------
  data required time                                                 0.46
  data arrival time                                                 23.92
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -24.38


  Startpoint: global_shift_enable
              (input port clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_ctl/i_a1stg_dblopa/q_reg[1]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 f
  global_shift_enable (in)                                0.00       2.40 f
  U2/Y (NBUFFX4_RVT)                                    -12.44 *   -10.04 f
  U53/Y (NBUFFX2_RVT)                                     0.31 *    -9.73 f
  test_stub/global_shift_enable (test_stub_scan)          0.00      -9.73 f
  test_stub/U2/Y (INVX0_RVT)                              0.07 *    -9.65 r
  test_stub/U13/Y (AND2X2_RVT)                            0.20 *    -9.45 r
  test_stub/sehold (test_stub_scan)                       0.00      -9.45 r
  U69/Y (NBUFFX2_RVT)                                     0.15 *    -9.30 r
  U70/Y (INVX8_RVT)                                       0.07 *    -9.23 f
  fpu_in/sehold (fpu_in)                                  0.00      -9.23 f
  fpu_in/fpu_in_ctl/sehold (fpu_in_ctl)                   0.00      -9.23 f
  fpu_in/fpu_in_ctl/U83/Y (NAND3X4_RVT)                   0.23 *    -9.00 r
  fpu_in/fpu_in_ctl/inq_fwrd (fpu_in_ctl)                 0.00      -9.00 r
  fpu_in/fpu_in_dp/inq_fwrd (fpu_in_dp)                   0.00      -9.00 r
  fpu_in/fpu_in_dp/U21/Y (NBUFFX2_RVT)                    0.10 *    -8.89 r
  fpu_in/fpu_in_dp/U22/Y (INVX4_RVT)                      0.06 *    -8.83 f
  fpu_in/fpu_in_dp/U146/Y (AO222X1_RVT)                   0.08 *    -8.75 f
  fpu_in/fpu_in_dp/inq_op[1] (fpu_in_dp)                  0.00      -8.75 f
  fpu_in/inq_op[1] (fpu_in)                               0.00      -8.75 f
  U74/Y (NBUFFX4_RVT)                                   -15.34 *   -24.09 f
  fpu_add/inq_op[1] (fpu_add)                             0.00     -24.09 f
  fpu_add/fpu_add_ctl/inq_op[1] (fpu_add_ctl)             0.00     -24.09 f
  fpu_add/fpu_add_ctl/i_a1stg_dblopa/din[3] (dffe_s_SIZE4_4)
                                                          0.00     -24.09 f
  fpu_add/fpu_add_ctl/i_a1stg_dblopa/U7/Y (AO222X1_RVT)
                                                          0.16 *   -23.92 f
  fpu_add/fpu_add_ctl/i_a1stg_dblopa/q_reg[1]/D (DFFX1_RVT)
                                                          0.00 *   -23.92 f
  data arrival time                                                -23.92

  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  clock uncertainty                                       0.05       0.45
  fpu_add/fpu_add_ctl/i_a1stg_dblopa/q_reg[1]/CLK (DFFX1_RVT)
                                                          0.00       0.45 r
  library hold time                                       0.01       0.46
  data required time                                                 0.46
  --------------------------------------------------------------------------
  data required time                                                 0.46
  data arrival time                                                 23.92
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -24.38


  Startpoint: global_shift_enable
              (input port clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_ctl/i_a1stg_dblopa/q_reg[2]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 f
  global_shift_enable (in)                                0.00       2.40 f
  U2/Y (NBUFFX4_RVT)                                    -12.44 *   -10.04 f
  U53/Y (NBUFFX2_RVT)                                     0.31 *    -9.73 f
  test_stub/global_shift_enable (test_stub_scan)          0.00      -9.73 f
  test_stub/U2/Y (INVX0_RVT)                              0.07 *    -9.65 r
  test_stub/U13/Y (AND2X2_RVT)                            0.20 *    -9.45 r
  test_stub/sehold (test_stub_scan)                       0.00      -9.45 r
  U69/Y (NBUFFX2_RVT)                                     0.15 *    -9.30 r
  U70/Y (INVX8_RVT)                                       0.07 *    -9.23 f
  fpu_in/sehold (fpu_in)                                  0.00      -9.23 f
  fpu_in/fpu_in_ctl/sehold (fpu_in_ctl)                   0.00      -9.23 f
  fpu_in/fpu_in_ctl/U83/Y (NAND3X4_RVT)                   0.23 *    -9.00 r
  fpu_in/fpu_in_ctl/inq_fwrd (fpu_in_ctl)                 0.00      -9.00 r
  fpu_in/fpu_in_dp/inq_fwrd (fpu_in_dp)                   0.00      -9.00 r
  fpu_in/fpu_in_dp/U21/Y (NBUFFX2_RVT)                    0.10 *    -8.89 r
  fpu_in/fpu_in_dp/U22/Y (INVX4_RVT)                      0.06 *    -8.83 f
  fpu_in/fpu_in_dp/U146/Y (AO222X1_RVT)                   0.08 *    -8.75 f
  fpu_in/fpu_in_dp/inq_op[1] (fpu_in_dp)                  0.00      -8.75 f
  fpu_in/inq_op[1] (fpu_in)                               0.00      -8.75 f
  U74/Y (NBUFFX4_RVT)                                   -15.34 *   -24.09 f
  fpu_add/inq_op[1] (fpu_add)                             0.00     -24.09 f
  fpu_add/fpu_add_ctl/inq_op[1] (fpu_add_ctl)             0.00     -24.09 f
  fpu_add/fpu_add_ctl/i_a1stg_dblopa/din[3] (dffe_s_SIZE4_4)
                                                          0.00     -24.09 f
  fpu_add/fpu_add_ctl/i_a1stg_dblopa/U8/Y (AO222X1_RVT)
                                                          0.16 *   -23.92 f
  fpu_add/fpu_add_ctl/i_a1stg_dblopa/q_reg[2]/D (DFFX1_RVT)
                                                          0.00 *   -23.92 f
  data arrival time                                                -23.92

  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  clock uncertainty                                       0.05       0.45
  fpu_add/fpu_add_ctl/i_a1stg_dblopa/q_reg[2]/CLK (DFFX1_RVT)
                                                          0.00       0.45 r
  library hold time                                       0.01       0.46
  data required time                                                 0.46
  --------------------------------------------------------------------------
  data required time                                                 0.46
  data arrival time                                                 23.92
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -24.38


  Startpoint: global_shift_enable
              (input port clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_ctl/i_a1stg_dblopa/q_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 f
  global_shift_enable (in)                                0.00       2.40 f
  U2/Y (NBUFFX4_RVT)                                    -12.44 *   -10.04 f
  U53/Y (NBUFFX2_RVT)                                     0.31 *    -9.73 f
  test_stub/global_shift_enable (test_stub_scan)          0.00      -9.73 f
  test_stub/U2/Y (INVX0_RVT)                              0.07 *    -9.65 r
  test_stub/U13/Y (AND2X2_RVT)                            0.20 *    -9.45 r
  test_stub/sehold (test_stub_scan)                       0.00      -9.45 r
  U69/Y (NBUFFX2_RVT)                                     0.15 *    -9.30 r
  U70/Y (INVX8_RVT)                                       0.07 *    -9.23 f
  fpu_in/sehold (fpu_in)                                  0.00      -9.23 f
  fpu_in/fpu_in_ctl/sehold (fpu_in_ctl)                   0.00      -9.23 f
  fpu_in/fpu_in_ctl/U83/Y (NAND3X4_RVT)                   0.23 *    -9.00 r
  fpu_in/fpu_in_ctl/inq_fwrd (fpu_in_ctl)                 0.00      -9.00 r
  fpu_in/fpu_in_dp/inq_fwrd (fpu_in_dp)                   0.00      -9.00 r
  fpu_in/fpu_in_dp/U21/Y (NBUFFX2_RVT)                    0.10 *    -8.89 r
  fpu_in/fpu_in_dp/U22/Y (INVX4_RVT)                      0.06 *    -8.83 f
  fpu_in/fpu_in_dp/U146/Y (AO222X1_RVT)                   0.08 *    -8.75 f
  fpu_in/fpu_in_dp/inq_op[1] (fpu_in_dp)                  0.00      -8.75 f
  fpu_in/inq_op[1] (fpu_in)                               0.00      -8.75 f
  U74/Y (NBUFFX4_RVT)                                   -15.34 *   -24.09 f
  fpu_add/inq_op[1] (fpu_add)                             0.00     -24.09 f
  fpu_add/fpu_add_ctl/inq_op[1] (fpu_add_ctl)             0.00     -24.09 f
  fpu_add/fpu_add_ctl/i_a1stg_dblopa/din[3] (dffe_s_SIZE4_4)
                                                          0.00     -24.09 f
  fpu_add/fpu_add_ctl/i_a1stg_dblopa/U6/Y (AO222X1_RVT)
                                                          0.17 *   -23.92 f
  fpu_add/fpu_add_ctl/i_a1stg_dblopa/q_reg[0]/D (DFFX1_RVT)
                                                          0.00 *   -23.92 f
  data arrival time                                                -23.92

  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  clock uncertainty                                       0.05       0.45
  fpu_add/fpu_add_ctl/i_a1stg_dblopa/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.45 r
  library hold time                                       0.01       0.46
  data required time                                                 0.46
  --------------------------------------------------------------------------
  data required time                                                 0.46
  data arrival time                                                 23.92
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -24.38


  Startpoint: global_shift_enable
              (input port clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_ctl/i_a1stg_dblopa/q_reg[3]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 f
  global_shift_enable (in)                                0.00       2.40 f
  U2/Y (NBUFFX4_RVT)                                    -12.44 *   -10.04 f
  U53/Y (NBUFFX2_RVT)                                     0.31 *    -9.73 f
  test_stub/global_shift_enable (test_stub_scan)          0.00      -9.73 f
  test_stub/U2/Y (INVX0_RVT)                              0.07 *    -9.65 r
  test_stub/U13/Y (AND2X2_RVT)                            0.20 *    -9.45 r
  test_stub/sehold (test_stub_scan)                       0.00      -9.45 r
  U69/Y (NBUFFX2_RVT)                                     0.15 *    -9.30 r
  U70/Y (INVX8_RVT)                                       0.07 *    -9.23 f
  fpu_in/sehold (fpu_in)                                  0.00      -9.23 f
  fpu_in/fpu_in_ctl/sehold (fpu_in_ctl)                   0.00      -9.23 f
  fpu_in/fpu_in_ctl/U83/Y (NAND3X4_RVT)                   0.23 *    -9.00 r
  fpu_in/fpu_in_ctl/inq_fwrd (fpu_in_ctl)                 0.00      -9.00 r
  fpu_in/fpu_in_dp/inq_fwrd (fpu_in_dp)                   0.00      -9.00 r
  fpu_in/fpu_in_dp/U21/Y (NBUFFX2_RVT)                    0.10 *    -8.89 r
  fpu_in/fpu_in_dp/U22/Y (INVX4_RVT)                      0.06 *    -8.83 f
  fpu_in/fpu_in_dp/U146/Y (AO222X1_RVT)                   0.08 *    -8.75 f
  fpu_in/fpu_in_dp/inq_op[1] (fpu_in_dp)                  0.00      -8.75 f
  fpu_in/inq_op[1] (fpu_in)                               0.00      -8.75 f
  U74/Y (NBUFFX4_RVT)                                   -15.34 *   -24.09 f
  fpu_add/inq_op[1] (fpu_add)                             0.00     -24.09 f
  fpu_add/fpu_add_ctl/inq_op[1] (fpu_add_ctl)             0.00     -24.09 f
  fpu_add/fpu_add_ctl/i_a1stg_dblopa/din[3] (dffe_s_SIZE4_4)
                                                          0.00     -24.09 f
  fpu_add/fpu_add_ctl/i_a1stg_dblopa/U9/Y (AO222X1_RVT)
                                                          0.17 *   -23.92 f
  fpu_add/fpu_add_ctl/i_a1stg_dblopa/q_reg[3]/D (DFFX1_RVT)
                                                          0.00 *   -23.92 f
  data arrival time                                                -23.92

  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  clock uncertainty                                       0.05       0.45
  fpu_add/fpu_add_ctl/i_a1stg_dblopa/q_reg[3]/CLK (DFFX1_RVT)
                                                          0.00       0.45 r
  library hold time                                       0.01       0.46
  data required time                                                 0.46
  --------------------------------------------------------------------------
  data required time                                                 0.46
  data arrival time                                                 23.92
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -24.38


  Startpoint: global_shift_enable
              (input port clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[12]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 f
  global_shift_enable (in)                                0.00       2.40 f
  U2/Y (NBUFFX4_RVT)                                    -12.44 *   -10.04 f
  U53/Y (NBUFFX2_RVT)                                     0.31 *    -9.73 f
  test_stub/global_shift_enable (test_stub_scan)          0.00      -9.73 f
  test_stub/U2/Y (INVX0_RVT)                              0.07 *    -9.65 r
  test_stub/U13/Y (AND2X2_RVT)                            0.20 *    -9.45 r
  test_stub/sehold (test_stub_scan)                       0.00      -9.45 r
  U69/Y (NBUFFX2_RVT)                                     0.15 *    -9.30 r
  U70/Y (INVX8_RVT)                                       0.07 *    -9.23 f
  fpu_in/sehold (fpu_in)                                  0.00      -9.23 f
  fpu_in/fpu_in_ctl/sehold (fpu_in_ctl)                   0.00      -9.23 f
  fpu_in/fpu_in_ctl/U83/Y (NAND3X4_RVT)                   0.23 *    -9.00 r
  fpu_in/fpu_in_ctl/inq_fwrd (fpu_in_ctl)                 0.00      -9.00 r
  fpu_in/fpu_in_dp/inq_fwrd (fpu_in_dp)                   0.00      -9.00 r
  fpu_in/fpu_in_dp/U21/Y (NBUFFX2_RVT)                    0.10 *    -8.89 r
  fpu_in/fpu_in_dp/U22/Y (INVX4_RVT)                      0.06 *    -8.83 f
  fpu_in/fpu_in_dp/U146/Y (AO222X1_RVT)                   0.08 *    -8.75 f
  fpu_in/fpu_in_dp/inq_op[1] (fpu_in_dp)                  0.00      -8.75 f
  fpu_in/inq_op[1] (fpu_in)                               0.00      -8.75 f
  U74/Y (NBUFFX4_RVT)                                   -15.34 *   -24.09 f
  fpu_add/inq_op[1] (fpu_add)                             0.00     -24.09 f
  fpu_add/fpu_add_exp_dp/inq_op[1] (fpu_add_exp_dp)       0.00     -24.09 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/din[3] (dffe_s_SIZE13_14)
                                                          0.00     -24.09 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U11/Y (AO222X1_RVT)
                                                          0.17 *   -23.92 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[12]/D (DFFX1_RVT)
                                                          0.00 *   -23.92 f
  data arrival time                                                -23.92

  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  clock uncertainty                                       0.05       0.45
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[12]/CLK (DFFX1_RVT)
                                                          0.00       0.45 r
  library hold time                                       0.01       0.46
  data required time                                                 0.46
  --------------------------------------------------------------------------
  data required time                                                 0.46
  data arrival time                                                 23.92
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -24.38


  Startpoint: global_shift_enable
              (input port clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[6]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 f
  global_shift_enable (in)                                0.00       2.40 f
  U2/Y (NBUFFX4_RVT)                                    -12.44 *   -10.04 f
  U53/Y (NBUFFX2_RVT)                                     0.31 *    -9.73 f
  test_stub/global_shift_enable (test_stub_scan)          0.00      -9.73 f
  test_stub/U2/Y (INVX0_RVT)                              0.07 *    -9.65 r
  test_stub/U13/Y (AND2X2_RVT)                            0.20 *    -9.45 r
  test_stub/sehold (test_stub_scan)                       0.00      -9.45 r
  U69/Y (NBUFFX2_RVT)                                     0.15 *    -9.30 r
  U70/Y (INVX8_RVT)                                       0.07 *    -9.23 f
  fpu_in/sehold (fpu_in)                                  0.00      -9.23 f
  fpu_in/fpu_in_ctl/sehold (fpu_in_ctl)                   0.00      -9.23 f
  fpu_in/fpu_in_ctl/U83/Y (NAND3X4_RVT)                   0.23 *    -9.00 r
  fpu_in/fpu_in_ctl/inq_fwrd (fpu_in_ctl)                 0.00      -9.00 r
  fpu_in/fpu_in_dp/inq_fwrd (fpu_in_dp)                   0.00      -9.00 r
  fpu_in/fpu_in_dp/U21/Y (NBUFFX2_RVT)                    0.10 *    -8.89 r
  fpu_in/fpu_in_dp/U22/Y (INVX4_RVT)                      0.06 *    -8.83 f
  fpu_in/fpu_in_dp/U146/Y (AO222X1_RVT)                   0.08 *    -8.75 f
  fpu_in/fpu_in_dp/inq_op[1] (fpu_in_dp)                  0.00      -8.75 f
  fpu_in/inq_op[1] (fpu_in)                               0.00      -8.75 f
  U74/Y (NBUFFX4_RVT)                                   -15.34 *   -24.09 f
  fpu_add/inq_op[1] (fpu_add)                             0.00     -24.09 f
  fpu_add/fpu_add_exp_dp/inq_op[1] (fpu_add_exp_dp)       0.00     -24.09 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/din[7] (dffe_s_SIZE13_13)
                                                          0.00     -24.09 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/U19/Y (AO222X1_RVT)
                                                          0.17 *   -23.92 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[6]/D (DFFX1_RVT)
                                                          0.00 *   -23.92 f
  data arrival time                                                -23.92

  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  clock uncertainty                                       0.05       0.45
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[6]/CLK (DFFX1_RVT)
                                                          0.00       0.45 r
  library hold time                                       0.01       0.46
  data required time                                                 0.46
  --------------------------------------------------------------------------
  data required time                                                 0.46
  data arrival time                                                 23.92
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -24.38


  Startpoint: global_shift_enable
              (input port clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[5]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 f
  global_shift_enable (in)                                0.00       2.40 f
  U2/Y (NBUFFX4_RVT)                                    -12.44 *   -10.04 f
  U53/Y (NBUFFX2_RVT)                                     0.31 *    -9.73 f
  test_stub/global_shift_enable (test_stub_scan)          0.00      -9.73 f
  test_stub/U2/Y (INVX0_RVT)                              0.07 *    -9.65 r
  test_stub/U13/Y (AND2X2_RVT)                            0.20 *    -9.45 r
  test_stub/sehold (test_stub_scan)                       0.00      -9.45 r
  U69/Y (NBUFFX2_RVT)                                     0.15 *    -9.30 r
  U70/Y (INVX8_RVT)                                       0.07 *    -9.23 f
  fpu_in/sehold (fpu_in)                                  0.00      -9.23 f
  fpu_in/fpu_in_ctl/sehold (fpu_in_ctl)                   0.00      -9.23 f
  fpu_in/fpu_in_ctl/U83/Y (NAND3X4_RVT)                   0.23 *    -9.00 r
  fpu_in/fpu_in_ctl/inq_fwrd (fpu_in_ctl)                 0.00      -9.00 r
  fpu_in/fpu_in_dp/inq_fwrd (fpu_in_dp)                   0.00      -9.00 r
  fpu_in/fpu_in_dp/U21/Y (NBUFFX2_RVT)                    0.10 *    -8.89 r
  fpu_in/fpu_in_dp/U22/Y (INVX4_RVT)                      0.06 *    -8.83 f
  fpu_in/fpu_in_dp/U146/Y (AO222X1_RVT)                   0.08 *    -8.75 f
  fpu_in/fpu_in_dp/inq_op[1] (fpu_in_dp)                  0.00      -8.75 f
  fpu_in/inq_op[1] (fpu_in)                               0.00      -8.75 f
  U74/Y (NBUFFX4_RVT)                                   -15.34 *   -24.09 f
  fpu_add/inq_op[1] (fpu_add)                             0.00     -24.09 f
  fpu_add/fpu_add_exp_dp/inq_op[1] (fpu_add_exp_dp)       0.00     -24.09 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/din[7] (dffe_s_SIZE13_13)
                                                          0.00     -24.09 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/U18/Y (AO222X1_RVT)
                                                          0.17 *   -23.92 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[5]/D (DFFX1_RVT)
                                                          0.00 *   -23.92 f
  data arrival time                                                -23.92

  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  clock uncertainty                                       0.05       0.45
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[5]/CLK (DFFX1_RVT)
                                                          0.00       0.45 r
  library hold time                                       0.01       0.46
  data required time                                                 0.46
  --------------------------------------------------------------------------
  data required time                                                 0.46
  data arrival time                                                 23.92
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -24.38


  Startpoint: global_shift_enable
              (input port clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[9]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 f
  global_shift_enable (in)                                0.00       2.40 f
  U2/Y (NBUFFX4_RVT)                                    -12.44 *   -10.04 f
  U53/Y (NBUFFX2_RVT)                                     0.31 *    -9.73 f
  test_stub/global_shift_enable (test_stub_scan)          0.00      -9.73 f
  test_stub/U2/Y (INVX0_RVT)                              0.07 *    -9.65 r
  test_stub/U13/Y (AND2X2_RVT)                            0.20 *    -9.45 r
  test_stub/sehold (test_stub_scan)                       0.00      -9.45 r
  U69/Y (NBUFFX2_RVT)                                     0.15 *    -9.30 r
  U70/Y (INVX8_RVT)                                       0.07 *    -9.23 f
  fpu_in/sehold (fpu_in)                                  0.00      -9.23 f
  fpu_in/fpu_in_ctl/sehold (fpu_in_ctl)                   0.00      -9.23 f
  fpu_in/fpu_in_ctl/U83/Y (NAND3X4_RVT)                   0.23 *    -9.00 r
  fpu_in/fpu_in_ctl/inq_fwrd (fpu_in_ctl)                 0.00      -9.00 r
  fpu_in/fpu_in_dp/inq_fwrd (fpu_in_dp)                   0.00      -9.00 r
  fpu_in/fpu_in_dp/U21/Y (NBUFFX2_RVT)                    0.10 *    -8.89 r
  fpu_in/fpu_in_dp/U22/Y (INVX4_RVT)                      0.06 *    -8.83 f
  fpu_in/fpu_in_dp/U146/Y (AO222X1_RVT)                   0.08 *    -8.75 f
  fpu_in/fpu_in_dp/inq_op[1] (fpu_in_dp)                  0.00      -8.75 f
  fpu_in/inq_op[1] (fpu_in)                               0.00      -8.75 f
  U74/Y (NBUFFX4_RVT)                                   -15.34 *   -24.09 f
  fpu_add/inq_op[1] (fpu_add)                             0.00     -24.09 f
  fpu_add/fpu_add_exp_dp/inq_op[1] (fpu_add_exp_dp)       0.00     -24.09 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/din[3] (dffe_s_SIZE13_14)
                                                          0.00     -24.09 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U8/Y (AO222X1_RVT)
                                                          0.17 *   -23.92 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[9]/D (DFFX1_RVT)
                                                          0.00 *   -23.92 f
  data arrival time                                                -23.92

  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  clock uncertainty                                       0.05       0.45
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[9]/CLK (DFFX1_RVT)
                                                          0.00       0.45 r
  library hold time                                       0.01       0.46
  data required time                                                 0.46
  --------------------------------------------------------------------------
  data required time                                                 0.46
  data arrival time                                                 23.92
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -24.38


  Startpoint: global_shift_enable
              (input port clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[11]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 f
  global_shift_enable (in)                                0.00       2.40 f
  U2/Y (NBUFFX4_RVT)                                    -12.44 *   -10.04 f
  U53/Y (NBUFFX2_RVT)                                     0.31 *    -9.73 f
  test_stub/global_shift_enable (test_stub_scan)          0.00      -9.73 f
  test_stub/U2/Y (INVX0_RVT)                              0.07 *    -9.65 r
  test_stub/U13/Y (AND2X2_RVT)                            0.20 *    -9.45 r
  test_stub/sehold (test_stub_scan)                       0.00      -9.45 r
  U69/Y (NBUFFX2_RVT)                                     0.15 *    -9.30 r
  U70/Y (INVX8_RVT)                                       0.07 *    -9.23 f
  fpu_in/sehold (fpu_in)                                  0.00      -9.23 f
  fpu_in/fpu_in_ctl/sehold (fpu_in_ctl)                   0.00      -9.23 f
  fpu_in/fpu_in_ctl/U83/Y (NAND3X4_RVT)                   0.23 *    -9.00 r
  fpu_in/fpu_in_ctl/inq_fwrd (fpu_in_ctl)                 0.00      -9.00 r
  fpu_in/fpu_in_dp/inq_fwrd (fpu_in_dp)                   0.00      -9.00 r
  fpu_in/fpu_in_dp/U21/Y (NBUFFX2_RVT)                    0.10 *    -8.89 r
  fpu_in/fpu_in_dp/U22/Y (INVX4_RVT)                      0.06 *    -8.83 f
  fpu_in/fpu_in_dp/U146/Y (AO222X1_RVT)                   0.08 *    -8.75 f
  fpu_in/fpu_in_dp/inq_op[1] (fpu_in_dp)                  0.00      -8.75 f
  fpu_in/inq_op[1] (fpu_in)                               0.00      -8.75 f
  U74/Y (NBUFFX4_RVT)                                   -15.34 *   -24.09 f
  fpu_add/inq_op[1] (fpu_add)                             0.00     -24.09 f
  fpu_add/fpu_add_exp_dp/inq_op[1] (fpu_add_exp_dp)       0.00     -24.09 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/din[3] (dffe_s_SIZE13_14)
                                                          0.00     -24.09 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U10/Y (AO222X1_RVT)
                                                          0.17 *   -23.92 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[11]/D (DFFX1_RVT)
                                                          0.00 *   -23.92 f
  data arrival time                                                -23.92

  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  clock uncertainty                                       0.05       0.45
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[11]/CLK (DFFX1_RVT)
                                                          0.00       0.45 r
  library hold time                                       0.01       0.46
  data required time                                                 0.46
  --------------------------------------------------------------------------
  data required time                                                 0.46
  data arrival time                                                 23.92
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -24.38


  Startpoint: global_shift_enable
              (input port clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[8]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 f
  global_shift_enable (in)                                0.00       2.40 f
  U2/Y (NBUFFX4_RVT)                                    -12.44 *   -10.04 f
  U53/Y (NBUFFX2_RVT)                                     0.31 *    -9.73 f
  test_stub/global_shift_enable (test_stub_scan)          0.00      -9.73 f
  test_stub/U2/Y (INVX0_RVT)                              0.07 *    -9.65 r
  test_stub/U13/Y (AND2X2_RVT)                            0.20 *    -9.45 r
  test_stub/sehold (test_stub_scan)                       0.00      -9.45 r
  U69/Y (NBUFFX2_RVT)                                     0.15 *    -9.30 r
  U70/Y (INVX8_RVT)                                       0.07 *    -9.23 f
  fpu_in/sehold (fpu_in)                                  0.00      -9.23 f
  fpu_in/fpu_in_ctl/sehold (fpu_in_ctl)                   0.00      -9.23 f
  fpu_in/fpu_in_ctl/U83/Y (NAND3X4_RVT)                   0.23 *    -9.00 r
  fpu_in/fpu_in_ctl/inq_fwrd (fpu_in_ctl)                 0.00      -9.00 r
  fpu_in/fpu_in_dp/inq_fwrd (fpu_in_dp)                   0.00      -9.00 r
  fpu_in/fpu_in_dp/U21/Y (NBUFFX2_RVT)                    0.10 *    -8.89 r
  fpu_in/fpu_in_dp/U22/Y (INVX4_RVT)                      0.06 *    -8.83 f
  fpu_in/fpu_in_dp/U146/Y (AO222X1_RVT)                   0.08 *    -8.75 f
  fpu_in/fpu_in_dp/inq_op[1] (fpu_in_dp)                  0.00      -8.75 f
  fpu_in/inq_op[1] (fpu_in)                               0.00      -8.75 f
  U74/Y (NBUFFX4_RVT)                                   -15.34 *   -24.09 f
  fpu_add/inq_op[1] (fpu_add)                             0.00     -24.09 f
  fpu_add/fpu_add_exp_dp/inq_op[1] (fpu_add_exp_dp)       0.00     -24.09 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/din[3] (dffe_s_SIZE13_14)
                                                          0.00     -24.09 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U7/Y (AO222X1_RVT)
                                                          0.17 *   -23.92 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[8]/D (DFFX1_RVT)
                                                          0.00 *   -23.92 f
  data arrival time                                                -23.92

  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  clock uncertainty                                       0.05       0.45
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[8]/CLK (DFFX1_RVT)
                                                          0.00       0.45 r
  library hold time                                       0.01       0.46
  data required time                                                 0.46
  --------------------------------------------------------------------------
  data required time                                                 0.46
  data arrival time                                                 23.92
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -24.38


1
