---
article: 
    publishedTime: "2025-07-01T02:07:41Z"
    modifiedTime: "2025-07-01T02:07:41Z"
    authors: ["Violet Monserate"]
    section: Class Projects
    tags: ["verilog"]
layout: '@components/MarkdownProjectLayout.astro'
title: FPGA Snake
description: "Wrote System Verilog HDL to play a custom version of snake on a DE1-SoC dev board"
seoDescription: "For CSE 344, wrote Verilog Hardware Description Language (System Verilog VHDL) to play a custom version of snake on a DE1-SoC dev board, displayed on 16x16 LED matrix"
image:
    src: "@assets/snake.jpg"
    alt: Snake running on a LED matrix attached to an FPGA controlled with buttons on the bottom.
startDate: 2024-05
finishDate: 2024-06
icons: ["verilog"]
---

![Snake running on a LED matrix attached to an FPGA controlled with buttons on the bottom.](@assets/snake.jpg) 

---