<profile>

<section name = "Vitis HLS Report for 'pqcrystals_dilithium2_ref_pack_sig_1'" level="0">
<item name = "Date">Fri Mar 10 17:23:35 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">crypto_sign</item>
<item name = "Solution">solution2 (Vivado IP Flow Target)</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a200t-fbg676-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">50.00 ns, 7.655 ns, 13.50 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">4448, 4448, 0.222 ms, 0.222 ms, 4448, 4448, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1_fu_22">pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1, 2307, 2307, 0.115 ms, 0.115 ms, 2307, 2307, no</column>
<column name="grp_pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_172_3_fu_30">pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_172_3, 86, 86, 4.300 us, 4.300 us, 86, 86, no</column>
<column name="grp_pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5_fu_36">pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5, 2050, 2050, 0.102 ms, 0.102 ms, 2050, 2050, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, -, -, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 236, 1168, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 97, -</column>
<column name="Register">-, -, 9, -, -</column>
<specialColumn name="Available">730, 740, 269200, 134600, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1_fu_22">pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1, 0, 0, 153, 773, 0</column>
<column name="grp_pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_172_3_fu_30">pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_172_3, 0, 0, 9, 70, 0</column>
<column name="grp_pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5_fu_36">pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5, 0, 0, 74, 325, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">29, 7, 1, 7</column>
<column name="sm_address0">17, 4, 13, 52</column>
<column name="sm_ce0">17, 4, 1, 4</column>
<column name="sm_d0">17, 4, 8, 32</column>
<column name="sm_we0">17, 4, 1, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="grp_pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1_fu_22_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_172_3_fu_30_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5_fu_36_ap_start_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, pqcrystals_dilithium2_ref_pack_sig.1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, pqcrystals_dilithium2_ref_pack_sig.1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, pqcrystals_dilithium2_ref_pack_sig.1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, pqcrystals_dilithium2_ref_pack_sig.1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, pqcrystals_dilithium2_ref_pack_sig.1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, pqcrystals_dilithium2_ref_pack_sig.1, return value</column>
<column name="sm_address0">out, 13, ap_memory, sm, array</column>
<column name="sm_ce0">out, 1, ap_memory, sm, array</column>
<column name="sm_we0">out, 1, ap_memory, sm, array</column>
<column name="sm_d0">out, 8, ap_memory, sm, array</column>
<column name="z_address0">out, 10, ap_memory, z, array</column>
<column name="z_ce0">out, 1, ap_memory, z, array</column>
<column name="z_q0">in, 32, ap_memory, z, array</column>
<column name="z_address1">out, 10, ap_memory, z, array</column>
<column name="z_ce1">out, 1, ap_memory, z, array</column>
<column name="z_q1">in, 32, ap_memory, z, array</column>
<column name="h_address0">out, 10, ap_memory, h, array</column>
<column name="h_ce0">out, 1, ap_memory, h, array</column>
<column name="h_q0">in, 32, ap_memory, h, array</column>
</table>
</item>
</section>
</profile>
