 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 100
Design : SYS_TOP_DFT
Version: K-2015.06
Date   : Sun Oct 27 03:01:31 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: U0_ALU_16B/ALU_OUT_reg[7]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU_16B/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU_16B/ALU_OUT_reg[7]/CK (SDFFRQX2M)                0.00       0.00 r
  U0_ALU_16B/ALU_OUT_reg[7]/Q (SDFFRQX2M)                 0.34       0.34 r
  U0_ALU_16B/ALU_OUT_reg[8]/SI (SDFFRQX2M)                0.00       0.34 r
  data arrival time                                                  0.34

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU_16B/ALU_OUT_reg[8]/CK (SDFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U0_ALU_16B/ALU_OUT_reg[6]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU_16B/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU_16B/ALU_OUT_reg[6]/CK (SDFFRQX2M)                0.00       0.00 r
  U0_ALU_16B/ALU_OUT_reg[6]/Q (SDFFRQX2M)                 0.34       0.34 r
  U0_ALU_16B/ALU_OUT_reg[7]/SI (SDFFRQX2M)                0.00       0.34 r
  data arrival time                                                  0.34

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU_16B/ALU_OUT_reg[7]/CK (SDFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U0_ALU_16B/ALU_OUT_reg[5]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU_16B/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU_16B/ALU_OUT_reg[5]/CK (SDFFRQX2M)                0.00       0.00 r
  U0_ALU_16B/ALU_OUT_reg[5]/Q (SDFFRQX2M)                 0.34       0.34 r
  U0_ALU_16B/ALU_OUT_reg[6]/SI (SDFFRQX2M)                0.00       0.34 r
  data arrival time                                                  0.34

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU_16B/ALU_OUT_reg[6]/CK (SDFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U0_ALU_16B/ALU_OUT_reg[4]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU_16B/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU_16B/ALU_OUT_reg[4]/CK (SDFFRQX2M)                0.00       0.00 r
  U0_ALU_16B/ALU_OUT_reg[4]/Q (SDFFRQX2M)                 0.34       0.34 r
  U0_ALU_16B/ALU_OUT_reg[5]/SI (SDFFRQX2M)                0.00       0.34 r
  data arrival time                                                  0.34

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU_16B/ALU_OUT_reg[5]/CK (SDFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U0_ALU_16B/ALU_OUT_reg[3]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU_16B/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU_16B/ALU_OUT_reg[3]/CK (SDFFRQX2M)                0.00       0.00 r
  U0_ALU_16B/ALU_OUT_reg[3]/Q (SDFFRQX2M)                 0.34       0.34 r
  U0_ALU_16B/ALU_OUT_reg[4]/SI (SDFFRQX2M)                0.00       0.34 r
  data arrival time                                                  0.34

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU_16B/ALU_OUT_reg[4]/CK (SDFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U0_ALU_16B/ALU_OUT_reg[2]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU_16B/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU_16B/ALU_OUT_reg[2]/CK (SDFFRQX2M)                0.00       0.00 r
  U0_ALU_16B/ALU_OUT_reg[2]/Q (SDFFRQX2M)                 0.34       0.34 r
  U0_ALU_16B/ALU_OUT_reg[3]/SI (SDFFRQX2M)                0.00       0.34 r
  data arrival time                                                  0.34

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU_16B/ALU_OUT_reg[3]/CK (SDFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U0_ALU_16B/ALU_OUT_reg[1]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU_16B/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU_16B/ALU_OUT_reg[1]/CK (SDFFRQX2M)                0.00       0.00 r
  U0_ALU_16B/ALU_OUT_reg[1]/Q (SDFFRQX2M)                 0.34       0.34 r
  U0_ALU_16B/ALU_OUT_reg[2]/SI (SDFFRQX2M)                0.00       0.34 r
  data arrival time                                                  0.34

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU_16B/ALU_OUT_reg[2]/CK (SDFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U0_ALU_16B/ALU_OUT_reg[0]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU_16B/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU_16B/ALU_OUT_reg[0]/CK (SDFFRQX2M)                0.00       0.00 r
  U0_ALU_16B/ALU_OUT_reg[0]/Q (SDFFRQX2M)                 0.34       0.34 r
  U0_ALU_16B/ALU_OUT_reg[1]/SI (SDFFRQX2M)                0.00       0.34 r
  data arrival time                                                  0.34

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU_16B/ALU_OUT_reg[1]/CK (SDFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U0_ALU_16B/ALU_OUT_reg[14]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU_16B/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU_16B/ALU_OUT_reg[14]/CK (SDFFRQX2M)               0.00       0.00 r
  U0_ALU_16B/ALU_OUT_reg[14]/Q (SDFFRQX2M)                0.35       0.35 r
  U0_ALU_16B/ALU_OUT_reg[15]/SI (SDFFRQX2M)               0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU_16B/ALU_OUT_reg[15]/CK (SDFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_ALU_16B/ALU_OUT_reg[13]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU_16B/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU_16B/ALU_OUT_reg[13]/CK (SDFFRQX2M)               0.00       0.00 r
  U0_ALU_16B/ALU_OUT_reg[13]/Q (SDFFRQX2M)                0.35       0.35 r
  U0_ALU_16B/ALU_OUT_reg[14]/SI (SDFFRQX2M)               0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU_16B/ALU_OUT_reg[14]/CK (SDFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_ALU_16B/ALU_OUT_reg[12]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU_16B/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU_16B/ALU_OUT_reg[12]/CK (SDFFRQX2M)               0.00       0.00 r
  U0_ALU_16B/ALU_OUT_reg[12]/Q (SDFFRQX2M)                0.35       0.35 r
  U0_ALU_16B/ALU_OUT_reg[13]/SI (SDFFRQX2M)               0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU_16B/ALU_OUT_reg[13]/CK (SDFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_ALU_16B/ALU_OUT_reg[11]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU_16B/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU_16B/ALU_OUT_reg[11]/CK (SDFFRQX2M)               0.00       0.00 r
  U0_ALU_16B/ALU_OUT_reg[11]/Q (SDFFRQX2M)                0.35       0.35 r
  U0_ALU_16B/ALU_OUT_reg[12]/SI (SDFFRQX2M)               0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU_16B/ALU_OUT_reg[12]/CK (SDFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_ALU_16B/ALU_OUT_reg[10]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU_16B/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU_16B/ALU_OUT_reg[10]/CK (SDFFRQX2M)               0.00       0.00 r
  U0_ALU_16B/ALU_OUT_reg[10]/Q (SDFFRQX2M)                0.35       0.35 r
  U0_ALU_16B/ALU_OUT_reg[11]/SI (SDFFRQX2M)               0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU_16B/ALU_OUT_reg[11]/CK (SDFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_ALU_16B/ALU_OUT_reg[9]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU_16B/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU_16B/ALU_OUT_reg[9]/CK (SDFFRQX2M)                0.00       0.00 r
  U0_ALU_16B/ALU_OUT_reg[9]/Q (SDFFRQX2M)                 0.35       0.35 r
  U0_ALU_16B/ALU_OUT_reg[10]/SI (SDFFRQX2M)               0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU_16B/ALU_OUT_reg[10]/CK (SDFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_ALU_16B/ALU_OUT_reg[8]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU_16B/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU_16B/ALU_OUT_reg[8]/CK (SDFFRQX2M)                0.00       0.00 r
  U0_ALU_16B/ALU_OUT_reg[8]/Q (SDFFRQX2M)                 0.35       0.35 r
  U0_ALU_16B/ALU_OUT_reg[9]/SI (SDFFRQX2M)                0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU_16B/ALU_OUT_reg[9]/CK (SDFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_ALU_16B/ALU_OUT_reg[15]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU_16B/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU_16B/ALU_OUT_reg[15]/CK (SDFFRQX2M)               0.00       0.00 r
  U0_ALU_16B/ALU_OUT_reg[15]/Q (SDFFRQX2M)                0.35       0.35 r
  U0_ALU_16B/OUT_VALID_reg/SI (SDFFRQX2M)                 0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU_16B/OUT_VALID_reg/CK (SDFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]/QN (SDFFRX1M)
                                                          0.29       0.29 r
  U0_UART/U0_UART_RX/U0_deserializer/test_so (UART_RX_deserializer_test_1)
                                                          0.00       0.29 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/test_si (UART_RX_edge_bit_counter_test_1)
                                                          0.00       0.29 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[0]/SI (SDFFRQX2M)
                                                          0.00       0.29 r
  data arrival time                                                  0.29

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_UART/U0_UART_RX/U0_data_sampling/sampled_data_reg[2]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_data_sampling/sampled_data_reg[2]/CK (SDFFQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_data_sampling/sampled_data_reg[2]/Q (SDFFQX2M)
                                                          0.31       0.31 r
  U0_UART/U0_UART_RX/U0_data_sampling/test_so (UART_RX_data_sampling_test_1)
                                                          0.00       0.31 r
  U0_UART/U0_UART_RX/U0_deserializer/test_si (UART_RX_deserializer_test_1)
                                                          0.00       0.31 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]/SI (SDFFRQX2M)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: U0_Register_File/RdData_reg[3]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_Register_File/RdData_reg[4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/RdData_reg[3]/CK (SDFFRQX2M)           0.00       0.00 r
  U0_Register_File/RdData_reg[3]/Q (SDFFRQX2M)            0.36       0.36 r
  U0_Register_File/RdData_reg[4]/SI (SDFFRHQX8M)          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Register_File/RdData_reg[4]/CK (SDFFRHQX8M)          0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: U0_Register_File/Memory_reg[5][2]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_Register_File/Memory_reg[5][3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/Memory_reg[5][2]/CK (SDFFRQX2M)        0.00       0.00 r
  U0_Register_File/Memory_reg[5][2]/Q (SDFFRQX2M)         0.36       0.36 r
  U0_Register_File/Memory_reg[5][3]/SI (SDFFRHQX8M)       0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Register_File/Memory_reg[5][3]/CK (SDFFRHQX8M)       0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: U0_Async_fifo/u_w2r_sync/sync_reg_reg[3][0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_Async_fifo/u_w2r_sync/sync_reg_reg[3][1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_w2r_sync/sync_reg_reg[3][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_Async_fifo/u_w2r_sync/sync_reg_reg[3][0]/Q (SDFFRQX2M)
                                                          0.34       0.34 r
  U0_Async_fifo/u_w2r_sync/sync_reg_reg[3][1]/D (SDFFRQX2M)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Async_fifo/u_w2r_sync/sync_reg_reg[3][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U0_Async_fifo/u_w2r_sync/sync_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_Async_fifo/u_w2r_sync/sync_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_w2r_sync/sync_reg_reg[2][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_Async_fifo/u_w2r_sync/sync_reg_reg[2][0]/Q (SDFFRQX2M)
                                                          0.34       0.34 r
  U0_Async_fifo/u_w2r_sync/sync_reg_reg[2][1]/D (SDFFRQX2M)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Async_fifo/u_w2r_sync/sync_reg_reg[2][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U0_Async_fifo/u_w2r_sync/sync_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_Async_fifo/u_w2r_sync/sync_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_w2r_sync/sync_reg_reg[1][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_Async_fifo/u_w2r_sync/sync_reg_reg[1][0]/Q (SDFFRQX2M)
                                                          0.34       0.34 r
  U0_Async_fifo/u_w2r_sync/sync_reg_reg[1][1]/D (SDFFRQX2M)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Async_fifo/u_w2r_sync/sync_reg_reg[1][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U0_Async_fifo/u_w2r_sync/sync_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_Async_fifo/u_w2r_sync/sync_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_w2r_sync/sync_reg_reg[0][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_Async_fifo/u_w2r_sync/sync_reg_reg[0][0]/Q (SDFFRQX2M)
                                                          0.34       0.34 r
  U0_Async_fifo/u_w2r_sync/sync_reg_reg[0][1]/D (SDFFRQX2M)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Async_fifo/u_w2r_sync/sync_reg_reg[0][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U0_Async_fifo/u_r2w_sync/sync_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_Async_fifo/u_r2w_sync/sync_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_r2w_sync/sync_reg_reg[1][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_Async_fifo/u_r2w_sync/sync_reg_reg[1][0]/Q (SDFFRQX2M)
                                                          0.34       0.34 r
  U0_Async_fifo/u_r2w_sync/sync_reg_reg[1][1]/D (SDFFRQX2M)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Async_fifo/u_r2w_sync/sync_reg_reg[1][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U0_Async_fifo/u_r2w_sync/sync_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_Async_fifo/u_r2w_sync/sync_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_r2w_sync/sync_reg_reg[0][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_Async_fifo/u_r2w_sync/sync_reg_reg[0][0]/Q (SDFFRQX2M)
                                                          0.34       0.34 r
  U0_Async_fifo/u_r2w_sync/sync_reg_reg[0][1]/D (SDFFRQX2M)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Async_fifo/u_r2w_sync/sync_reg_reg[0][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U0_Async_fifo/u_r2w_sync/sync_reg_reg[3][0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_Async_fifo/u_r2w_sync/sync_reg_reg[3][1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_r2w_sync/sync_reg_reg[3][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_Async_fifo/u_r2w_sync/sync_reg_reg[3][0]/Q (SDFFRQX2M)
                                                          0.34       0.34 r
  U0_Async_fifo/u_r2w_sync/sync_reg_reg[3][1]/D (SDFFRQX2M)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Async_fifo/u_r2w_sync/sync_reg_reg[3][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U0_Async_fifo/u_r2w_sync/sync_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_Async_fifo/u_r2w_sync/sync_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_r2w_sync/sync_reg_reg[2][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_Async_fifo/u_r2w_sync/sync_reg_reg[2][0]/Q (SDFFRQX2M)
                                                          0.34       0.34 r
  U0_Async_fifo/u_r2w_sync/sync_reg_reg[2][1]/D (SDFFRQX2M)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Async_fifo/u_r2w_sync/sync_reg_reg[2][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U0_DATA_SYNC/sync_reg_reg[0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_DATA_SYNC/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_DATA_SYNC/sync_reg_reg[0]/CK (SDFFRQX2M)             0.00       0.00 r
  U0_DATA_SYNC/sync_reg_reg[0]/Q (SDFFRQX2M)              0.34       0.34 r
  U0_DATA_SYNC/sync_reg_reg[1]/D (SDFFRQX2M)              0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_DATA_SYNC/sync_reg_reg[1]/CK (SDFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U0_Async_fifo/u_w2r_sync/sync_reg_reg[3][0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_Async_fifo/u_w2r_sync/sync_reg_reg[3][1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_w2r_sync/sync_reg_reg[3][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_Async_fifo/u_w2r_sync/sync_reg_reg[3][0]/Q (SDFFRQX2M)
                                                          0.34       0.34 r
  U0_Async_fifo/u_w2r_sync/sync_reg_reg[3][1]/SI (SDFFRQX2M)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Async_fifo/u_w2r_sync/sync_reg_reg[3][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U0_Async_fifo/u_w2r_sync/sync_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_Async_fifo/u_w2r_sync/sync_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_w2r_sync/sync_reg_reg[2][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_Async_fifo/u_w2r_sync/sync_reg_reg[2][0]/Q (SDFFRQX2M)
                                                          0.34       0.34 r
  U0_Async_fifo/u_w2r_sync/sync_reg_reg[2][1]/SI (SDFFRQX2M)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Async_fifo/u_w2r_sync/sync_reg_reg[2][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U0_Async_fifo/u_w2r_sync/sync_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_Async_fifo/u_w2r_sync/sync_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_w2r_sync/sync_reg_reg[1][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_Async_fifo/u_w2r_sync/sync_reg_reg[1][0]/Q (SDFFRQX2M)
                                                          0.34       0.34 r
  U0_Async_fifo/u_w2r_sync/sync_reg_reg[1][1]/SI (SDFFRQX2M)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Async_fifo/u_w2r_sync/sync_reg_reg[1][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U0_Async_fifo/u_w2r_sync/sync_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_Async_fifo/u_w2r_sync/sync_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_w2r_sync/sync_reg_reg[0][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_Async_fifo/u_w2r_sync/sync_reg_reg[0][0]/Q (SDFFRQX2M)
                                                          0.34       0.34 r
  U0_Async_fifo/u_w2r_sync/sync_reg_reg[0][1]/SI (SDFFRQX2M)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Async_fifo/u_w2r_sync/sync_reg_reg[0][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U0_Async_fifo/u_r2w_sync/sync_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_Async_fifo/u_r2w_sync/sync_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_r2w_sync/sync_reg_reg[1][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_Async_fifo/u_r2w_sync/sync_reg_reg[1][0]/Q (SDFFRQX2M)
                                                          0.34       0.34 r
  U0_Async_fifo/u_r2w_sync/sync_reg_reg[1][1]/SI (SDFFRQX2M)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Async_fifo/u_r2w_sync/sync_reg_reg[1][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U0_Async_fifo/u_r2w_sync/sync_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_Async_fifo/u_r2w_sync/sync_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_r2w_sync/sync_reg_reg[0][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_Async_fifo/u_r2w_sync/sync_reg_reg[0][0]/Q (SDFFRQX2M)
                                                          0.34       0.34 r
  U0_Async_fifo/u_r2w_sync/sync_reg_reg[0][1]/SI (SDFFRQX2M)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Async_fifo/u_r2w_sync/sync_reg_reg[0][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U0_Async_fifo/u_r2w_sync/sync_reg_reg[3][0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_Async_fifo/u_r2w_sync/sync_reg_reg[3][1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_r2w_sync/sync_reg_reg[3][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_Async_fifo/u_r2w_sync/sync_reg_reg[3][0]/Q (SDFFRQX2M)
                                                          0.34       0.34 r
  U0_Async_fifo/u_r2w_sync/sync_reg_reg[3][1]/SI (SDFFRQX2M)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Async_fifo/u_r2w_sync/sync_reg_reg[3][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U0_Async_fifo/u_r2w_sync/sync_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_Async_fifo/u_r2w_sync/sync_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_r2w_sync/sync_reg_reg[2][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_Async_fifo/u_r2w_sync/sync_reg_reg[2][0]/Q (SDFFRQX2M)
                                                          0.34       0.34 r
  U0_Async_fifo/u_r2w_sync/sync_reg_reg[2][1]/SI (SDFFRQX2M)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Async_fifo/u_r2w_sync/sync_reg_reg[2][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U0_DATA_SYNC/sync_reg_reg[0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_DATA_SYNC/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_DATA_SYNC/sync_reg_reg[0]/CK (SDFFRQX2M)             0.00       0.00 r
  U0_DATA_SYNC/sync_reg_reg[0]/Q (SDFFRQX2M)              0.34       0.34 r
  U0_DATA_SYNC/sync_reg_reg[1]/SI (SDFFRQX2M)             0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_DATA_SYNC/sync_reg_reg[1]/CK (SDFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U0_PULSE_GEN/rcv_flop_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_PULSE_GEN/pls_flop_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_PULSE_GEN/rcv_flop_reg/CK (SDFFRQX2M)                0.00       0.00 r
  U0_PULSE_GEN/rcv_flop_reg/Q (SDFFRQX2M)                 0.35       0.35 r
  U0_PULSE_GEN/pls_flop_reg/D (SDFFRQX2M)                 0.00       0.35 r
  data arrival time                                                  0.35

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_PULSE_GEN/pls_flop_reg/CK (SDFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U0_RST_SYNC_REF/sync_reg_reg[0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RST_SYNC_REF/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RST_SYNC_REF/sync_reg_reg[0]/CK (SDFFRQX2M)          0.00       0.00 r
  U0_RST_SYNC_REF/sync_reg_reg[0]/Q (SDFFRQX2M)           0.34       0.34 r
  U0_RST_SYNC_REF/sync_reg_reg[1]/D (SDFFRQX1M)           0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RST_SYNC_REF/sync_reg_reg[1]/CK (SDFFRQX1M)          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U1_RST_SYNC_UART/sync_reg_reg[0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U1_RST_SYNC_UART/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_RST_SYNC_UART/sync_reg_reg[0]/CK (SDFFRQX2M)         0.00       0.00 r
  U1_RST_SYNC_UART/sync_reg_reg[0]/Q (SDFFRQX2M)          0.34       0.34 r
  U1_RST_SYNC_UART/sync_reg_reg[1]/D (SDFFRQX1M)          0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_RST_SYNC_UART/sync_reg_reg[1]/CK (SDFFRQX1M)         0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U0_Async_fifo/u_fifo_wr/gray_w_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_Async_fifo/u_w2r_sync/sync_reg_reg[3][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_fifo_wr/gray_w_ptr_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_Async_fifo/u_fifo_wr/gray_w_ptr_reg[3]/Q (SDFFRQX2M)
                                                          0.36       0.36 r
  U0_Async_fifo/u_fifo_wr/gray_w_ptr[3] (fifo_wr_P_SIZE4_test_1)
                                                          0.00       0.36 r
  U0_Async_fifo/u_w2r_sync/ASYNC[3] (BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_test_1)
                                                          0.00       0.36 r
  U0_Async_fifo/u_w2r_sync/sync_reg_reg[3][0]/D (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Async_fifo/u_w2r_sync/sync_reg_reg[3][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_Async_fifo/u_fifo_wr/gray_w_ptr_reg[2]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_Async_fifo/u_w2r_sync/sync_reg_reg[2][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_fifo_wr/gray_w_ptr_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_Async_fifo/u_fifo_wr/gray_w_ptr_reg[2]/Q (SDFFRQX2M)
                                                          0.36       0.36 r
  U0_Async_fifo/u_fifo_wr/gray_w_ptr[2] (fifo_wr_P_SIZE4_test_1)
                                                          0.00       0.36 r
  U0_Async_fifo/u_w2r_sync/ASYNC[2] (BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_test_1)
                                                          0.00       0.36 r
  U0_Async_fifo/u_w2r_sync/sync_reg_reg[2][0]/D (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Async_fifo/u_w2r_sync/sync_reg_reg[2][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_DATA_SYNC/enable_flop_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_DATA_SYNC/enable_pulse_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_DATA_SYNC/enable_flop_reg/CK (SDFFRQX2M)             0.00       0.00 r
  U0_DATA_SYNC/enable_flop_reg/Q (SDFFRQX2M)              0.35       0.35 r
  U0_DATA_SYNC/enable_pulse_reg/SI (SDFFRQX2M)            0.00       0.35 r
  data arrival time                                                  0.35

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_DATA_SYNC/enable_pulse_reg/CK (SDFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_UART/U0_UART_TX/U0_parity_Calc/parallel_data_reg[7]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_serializer/S_DATA_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_parity_Calc/parallel_data_reg[7]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_parity_Calc/parallel_data_reg[7]/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U0_UART/U0_UART_TX/U0_parity_Calc/test_so (UART_TX_parity_Calc_test_1)
                                                          0.00       0.37 r
  U0_UART/U0_UART_TX/U0_serializer/test_si (UART_TX_serializer_test_1)
                                                          0.00       0.37 r
  U0_UART/U0_UART_TX/U0_serializer/S_DATA_reg/SI (SDFFSQX1M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_serializer/S_DATA_reg/CK (SDFFSQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_DATA_SYNC/sync_reg_reg[1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_DATA_SYNC/enable_flop_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_DATA_SYNC/sync_reg_reg[1]/CK (SDFFRQX2M)             0.00       0.00 r
  U0_DATA_SYNC/sync_reg_reg[1]/Q (SDFFRQX2M)              0.36       0.36 r
  U0_DATA_SYNC/enable_flop_reg/D (SDFFRQX2M)              0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_DATA_SYNC/enable_flop_reg/CK (SDFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_Async_fifo/u_fifo_wr/gray_w_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_Async_fifo/u_w2r_sync/sync_reg_reg[0][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_fifo_wr/gray_w_ptr_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_Async_fifo/u_fifo_wr/gray_w_ptr_reg[0]/Q (SDFFRQX2M)
                                                          0.36       0.36 r
  U0_Async_fifo/u_fifo_wr/gray_w_ptr[0] (fifo_wr_P_SIZE4_test_1)
                                                          0.00       0.36 r
  U0_Async_fifo/u_w2r_sync/ASYNC[0] (BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_test_1)
                                                          0.00       0.36 r
  U0_Async_fifo/u_w2r_sync/sync_reg_reg[0][0]/D (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Async_fifo/u_w2r_sync/sync_reg_reg[0][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_Async_fifo/u_fifo_rd/gray_rd_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_Async_fifo/u_r2w_sync/sync_reg_reg[3][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_fifo_rd/gray_rd_ptr_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_Async_fifo/u_fifo_rd/gray_rd_ptr_reg[3]/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U0_Async_fifo/u_fifo_rd/gray_rd_ptr[3] (fifo_rd_P_SIZE4_test_1)
                                                          0.00       0.37 r
  U0_Async_fifo/u_r2w_sync/ASYNC[3] (BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_test_0)
                                                          0.00       0.37 r
  U0_Async_fifo/u_r2w_sync/sync_reg_reg[3][0]/D (SDFFRQX2M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Async_fifo/u_r2w_sync/sync_reg_reg[3][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_Async_fifo/u_fifo_rd/gray_rd_ptr_reg[2]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_Async_fifo/u_r2w_sync/sync_reg_reg[2][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_fifo_rd/gray_rd_ptr_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_Async_fifo/u_fifo_rd/gray_rd_ptr_reg[2]/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U0_Async_fifo/u_fifo_rd/gray_rd_ptr[2] (fifo_rd_P_SIZE4_test_1)
                                                          0.00       0.37 r
  U0_Async_fifo/u_r2w_sync/ASYNC[2] (BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_test_0)
                                                          0.00       0.37 r
  U0_Async_fifo/u_r2w_sync/sync_reg_reg[2][0]/D (SDFFRQX2M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Async_fifo/u_r2w_sync/sync_reg_reg[2][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_Async_fifo/u_fifo_rd/gray_rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_Async_fifo/u_r2w_sync/sync_reg_reg[1][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_fifo_rd/gray_rd_ptr_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_Async_fifo/u_fifo_rd/gray_rd_ptr_reg[1]/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U0_Async_fifo/u_fifo_rd/gray_rd_ptr[1] (fifo_rd_P_SIZE4_test_1)
                                                          0.00       0.37 r
  U0_Async_fifo/u_r2w_sync/ASYNC[1] (BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_test_0)
                                                          0.00       0.37 r
  U0_Async_fifo/u_r2w_sync/sync_reg_reg[1][0]/D (SDFFRQX2M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Async_fifo/u_r2w_sync/sync_reg_reg[1][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_Async_fifo/u_fifo_rd/gray_rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_Async_fifo/u_r2w_sync/sync_reg_reg[0][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_fifo_rd/gray_rd_ptr_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_Async_fifo/u_fifo_rd/gray_rd_ptr_reg[0]/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U0_Async_fifo/u_fifo_rd/gray_rd_ptr[0] (fifo_rd_P_SIZE4_test_1)
                                                          0.00       0.37 r
  U0_Async_fifo/u_r2w_sync/ASYNC[0] (BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_test_0)
                                                          0.00       0.37 r
  U0_Async_fifo/u_r2w_sync/sync_reg_reg[0][0]/D (SDFFRQX2M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Async_fifo/u_r2w_sync/sync_reg_reg[0][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_PULSE_GEN/rcv_flop_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RST_SYNC_REF/sync_reg_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_PULSE_GEN/rcv_flop_reg/CK (SDFFRQX2M)                0.00       0.00 r
  U0_PULSE_GEN/rcv_flop_reg/Q (SDFFRQX2M)                 0.35       0.35 r
  U0_PULSE_GEN/test_so (PULSE_GEN_test_1)                 0.00       0.35 r
  U0_RST_SYNC_REF/test_si (RST_SYNC_NUM_STAGES2_test_0)
                                                          0.00       0.35 r
  U0_RST_SYNC_REF/sync_reg_reg[0]/SI (SDFFRQX2M)          0.00       0.35 r
  data arrival time                                                  0.35

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RST_SYNC_REF/sync_reg_reg[0]/CK (SDFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_UART/U0_UART_RX/U0_data_sampling/sampled_data_reg[0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_data_sampling/sampled_data_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_data_sampling/sampled_data_reg[0]/CK (SDFFQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_data_sampling/sampled_data_reg[0]/Q (SDFFQX2M)
                                                          0.33       0.33 r
  U0_UART/U0_UART_RX/U0_data_sampling/sampled_data_reg[1]/SI (SDFFQX1M)
                                                          0.00       0.33 r
  data arrival time                                                  0.33

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_data_sampling/sampled_data_reg[1]/CK (SDFFQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_RST_SYNC_REF/sync_reg_reg[0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RST_SYNC_REF/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RST_SYNC_REF/sync_reg_reg[0]/CK (SDFFRQX2M)          0.00       0.00 r
  U0_RST_SYNC_REF/sync_reg_reg[0]/Q (SDFFRQX2M)           0.34       0.34 r
  U0_RST_SYNC_REF/sync_reg_reg[1]/SI (SDFFRQX1M)          0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RST_SYNC_REF/sync_reg_reg[1]/CK (SDFFRQX1M)          0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U1_RST_SYNC_UART/sync_reg_reg[0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U1_RST_SYNC_UART/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_RST_SYNC_UART/sync_reg_reg[0]/CK (SDFFRQX2M)         0.00       0.00 r
  U1_RST_SYNC_UART/sync_reg_reg[0]/Q (SDFFRQX2M)          0.34       0.34 r
  U1_RST_SYNC_UART/sync_reg_reg[1]/SI (SDFFRQX1M)         0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_RST_SYNC_UART/sync_reg_reg[1]/CK (SDFFRQX1M)         0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_Register_File/RdData_Valid_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_Register_File/RdData_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/RdData_Valid_reg/CK (SDFFRQX2M)        0.00       0.00 r
  U0_Register_File/RdData_Valid_reg/Q (SDFFRQX2M)         0.36       0.36 r
  U0_Register_File/RdData_reg[0]/SI (SDFFRQX2M)           0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Register_File/RdData_reg[0]/CK (SDFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_Async_fifo/u_w2r_sync/sync_reg_reg[2][1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_Async_fifo/u_w2r_sync/sync_reg_reg[3][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_w2r_sync/sync_reg_reg[2][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_Async_fifo/u_w2r_sync/sync_reg_reg[2][1]/Q (SDFFRQX2M)
                                                          0.36       0.36 r
  U0_Async_fifo/u_w2r_sync/sync_reg_reg[3][0]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Async_fifo/u_w2r_sync/sync_reg_reg[3][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_Async_fifo/u_w2r_sync/sync_reg_reg[1][1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_Async_fifo/u_w2r_sync/sync_reg_reg[2][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_w2r_sync/sync_reg_reg[1][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_Async_fifo/u_w2r_sync/sync_reg_reg[1][1]/Q (SDFFRQX2M)
                                                          0.36       0.36 r
  U0_Async_fifo/u_w2r_sync/sync_reg_reg[2][0]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Async_fifo/u_w2r_sync/sync_reg_reg[2][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_Async_fifo/u_w2r_sync/sync_reg_reg[0][1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_Async_fifo/u_w2r_sync/sync_reg_reg[1][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_w2r_sync/sync_reg_reg[0][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_Async_fifo/u_w2r_sync/sync_reg_reg[0][1]/Q (SDFFRQX2M)
                                                          0.36       0.36 r
  U0_Async_fifo/u_w2r_sync/sync_reg_reg[1][0]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Async_fifo/u_w2r_sync/sync_reg_reg[1][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_Async_fifo/u_r2w_sync/sync_reg_reg[1][1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_Async_fifo/u_r2w_sync/sync_reg_reg[2][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_r2w_sync/sync_reg_reg[1][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_Async_fifo/u_r2w_sync/sync_reg_reg[1][1]/Q (SDFFRQX2M)
                                                          0.36       0.36 r
  U0_Async_fifo/u_r2w_sync/sync_reg_reg[2][0]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Async_fifo/u_r2w_sync/sync_reg_reg[2][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_Async_fifo/u_r2w_sync/sync_reg_reg[0][1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_Async_fifo/u_r2w_sync/sync_reg_reg[1][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_r2w_sync/sync_reg_reg[0][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_Async_fifo/u_r2w_sync/sync_reg_reg[0][1]/Q (SDFFRQX2M)
                                                          0.36       0.36 r
  U0_Async_fifo/u_r2w_sync/sync_reg_reg[1][0]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Async_fifo/u_r2w_sync/sync_reg_reg[1][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_Async_fifo/u_w2r_sync/sync_reg_reg[3][1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_DATA_SYNC/enable_flop_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_w2r_sync/sync_reg_reg[3][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_Async_fifo/u_w2r_sync/sync_reg_reg[3][1]/Q (SDFFRQX2M)
                                                          0.36       0.36 r
  U0_Async_fifo/u_w2r_sync/SYNC[3] (BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_test_1)
                                                          0.00       0.36 r
  U0_Async_fifo/test_so2 (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4_test_1)
                                                          0.00       0.36 r
  U0_DATA_SYNC/test_si (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8_test_1)
                                                          0.00       0.36 r
  U0_DATA_SYNC/enable_flop_reg/SI (SDFFRQX2M)             0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_DATA_SYNC/enable_flop_reg/CK (SDFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_PULSE_GEN/pls_flop_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_PULSE_GEN/rcv_flop_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_PULSE_GEN/pls_flop_reg/CK (SDFFRQX2M)                0.00       0.00 r
  U0_PULSE_GEN/pls_flop_reg/Q (SDFFRQX2M)                 0.36       0.36 r
  U0_PULSE_GEN/rcv_flop_reg/SI (SDFFRQX2M)                0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_PULSE_GEN/rcv_flop_reg/CK (SDFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_Async_fifo/u_fifo_wr/gray_w_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_Async_fifo/u_fifo_wr/w_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_fifo_wr/gray_w_ptr_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_Async_fifo/u_fifo_wr/gray_w_ptr_reg[3]/Q (SDFFRQX2M)
                                                          0.36       0.36 r
  U0_Async_fifo/u_fifo_wr/w_ptr_reg[0]/SI (SDFFRQX2M)     0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Async_fifo/u_fifo_wr/w_ptr_reg[0]/CK (SDFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_Async_fifo/u_fifo_wr/gray_w_ptr_reg[2]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_Async_fifo/u_fifo_wr/gray_w_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_fifo_wr/gray_w_ptr_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_Async_fifo/u_fifo_wr/gray_w_ptr_reg[2]/Q (SDFFRQX2M)
                                                          0.36       0.36 r
  U0_Async_fifo/u_fifo_wr/gray_w_ptr_reg[3]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Async_fifo/u_fifo_wr/gray_w_ptr_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_SYS_CTRL/ALU_OUT_REG_reg[14]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL/ALU_OUT_REG_reg[15]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/ALU_OUT_REG_reg[14]/CK (SDFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/ALU_OUT_REG_reg[14]/Q (SDFFRQX2M)           0.36       0.36 r
  U0_SYS_CTRL/ALU_OUT_REG_reg[15]/SI (SDFFRQX2M)          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/ALU_OUT_REG_reg[15]/CK (SDFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_SYS_CTRL/ALU_OUT_REG_reg[13]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL/ALU_OUT_REG_reg[14]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/ALU_OUT_REG_reg[13]/CK (SDFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/ALU_OUT_REG_reg[13]/Q (SDFFRQX2M)           0.36       0.36 r
  U0_SYS_CTRL/ALU_OUT_REG_reg[14]/SI (SDFFRQX2M)          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/ALU_OUT_REG_reg[14]/CK (SDFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_SYS_CTRL/ALU_OUT_REG_reg[12]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL/ALU_OUT_REG_reg[13]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/ALU_OUT_REG_reg[12]/CK (SDFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/ALU_OUT_REG_reg[12]/Q (SDFFRQX2M)           0.36       0.36 r
  U0_SYS_CTRL/ALU_OUT_REG_reg[13]/SI (SDFFRQX2M)          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/ALU_OUT_REG_reg[13]/CK (SDFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_SYS_CTRL/ALU_OUT_REG_reg[11]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL/ALU_OUT_REG_reg[12]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/ALU_OUT_REG_reg[11]/CK (SDFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/ALU_OUT_REG_reg[11]/Q (SDFFRQX2M)           0.36       0.36 r
  U0_SYS_CTRL/ALU_OUT_REG_reg[12]/SI (SDFFRQX2M)          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/ALU_OUT_REG_reg[12]/CK (SDFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_SYS_CTRL/ALU_OUT_REG_reg[10]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL/ALU_OUT_REG_reg[11]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/ALU_OUT_REG_reg[10]/CK (SDFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/ALU_OUT_REG_reg[10]/Q (SDFFRQX2M)           0.36       0.36 r
  U0_SYS_CTRL/ALU_OUT_REG_reg[11]/SI (SDFFRQX2M)          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/ALU_OUT_REG_reg[11]/CK (SDFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_SYS_CTRL/ALU_OUT_REG_reg[9]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL/ALU_OUT_REG_reg[10]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/ALU_OUT_REG_reg[9]/CK (SDFFRQX2M)           0.00       0.00 r
  U0_SYS_CTRL/ALU_OUT_REG_reg[9]/Q (SDFFRQX2M)            0.36       0.36 r
  U0_SYS_CTRL/ALU_OUT_REG_reg[10]/SI (SDFFRQX2M)          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/ALU_OUT_REG_reg[10]/CK (SDFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_SYS_CTRL/ALU_OUT_REG_reg[8]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL/ALU_OUT_REG_reg[9]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/ALU_OUT_REG_reg[8]/CK (SDFFRQX2M)           0.00       0.00 r
  U0_SYS_CTRL/ALU_OUT_REG_reg[8]/Q (SDFFRQX2M)            0.36       0.36 r
  U0_SYS_CTRL/ALU_OUT_REG_reg[9]/SI (SDFFRQX2M)           0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/ALU_OUT_REG_reg[9]/CK (SDFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_SYS_CTRL/ALU_OUT_REG_reg[15]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/ALU_OUT_REG_reg[15]/CK (SDFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/ALU_OUT_REG_reg[15]/Q (SDFFRQX2M)           0.36       0.36 r
  U0_SYS_CTRL/current_state_reg[0]/SI (SDFFRQX2M)         0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/current_state_reg[0]/CK (SDFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_UART/U0_UART_TX/U0_parity_Calc/parallel_data_reg[6]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_Calc/parallel_data_reg[7]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_parity_Calc/parallel_data_reg[6]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_parity_Calc/parallel_data_reg[6]/Q (SDFFRQX2M)
                                                          0.36       0.36 r
  U0_UART/U0_UART_TX/U0_parity_Calc/parallel_data_reg[7]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_parity_Calc/parallel_data_reg[7]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_UART/U0_UART_TX/U0_parity_Calc/parallel_data_reg[2]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_Calc/parallel_data_reg[3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_parity_Calc/parallel_data_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_parity_Calc/parallel_data_reg[2]/Q (SDFFRQX2M)
                                                          0.36       0.36 r
  U0_UART/U0_UART_TX/U0_parity_Calc/parallel_data_reg[3]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_parity_Calc/parallel_data_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_UART/U0_UART_TX/U0_parity_Calc/parallel_data_reg[5]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_Calc/parallel_data_reg[6]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_parity_Calc/parallel_data_reg[5]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_parity_Calc/parallel_data_reg[5]/Q (SDFFRQX2M)
                                                          0.36       0.36 r
  U0_UART/U0_UART_TX/U0_parity_Calc/parallel_data_reg[6]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_parity_Calc/parallel_data_reg[6]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_UART/U0_UART_TX/U0_parity_Calc/parallel_data_reg[1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_Calc/parallel_data_reg[2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_parity_Calc/parallel_data_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_parity_Calc/parallel_data_reg[1]/Q (SDFFRQX2M)
                                                          0.36       0.36 r
  U0_UART/U0_UART_TX/U0_parity_Calc/parallel_data_reg[2]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_parity_Calc/parallel_data_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_Register_File/RdData_reg[6]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_Register_File/RdData_reg[7]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/RdData_reg[6]/CK (SDFFRQX2M)           0.00       0.00 r
  U0_Register_File/RdData_reg[6]/Q (SDFFRQX2M)            0.36       0.36 r
  U0_Register_File/RdData_reg[7]/SI (SDFFRQX2M)           0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Register_File/RdData_reg[7]/CK (SDFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_Register_File/RdData_reg[5]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_Register_File/RdData_reg[6]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/RdData_reg[5]/CK (SDFFRQX2M)           0.00       0.00 r
  U0_Register_File/RdData_reg[5]/Q (SDFFRQX2M)            0.36       0.36 r
  U0_Register_File/RdData_reg[6]/SI (SDFFRQX2M)           0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Register_File/RdData_reg[6]/CK (SDFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_Register_File/RdData_reg[2]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_Register_File/RdData_reg[3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/RdData_reg[2]/CK (SDFFRQX2M)           0.00       0.00 r
  U0_Register_File/RdData_reg[2]/Q (SDFFRQX2M)            0.36       0.36 r
  U0_Register_File/RdData_reg[3]/SI (SDFFRQX2M)           0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Register_File/RdData_reg[3]/CK (SDFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_Register_File/RdData_reg[1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_Register_File/RdData_reg[2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/RdData_reg[1]/CK (SDFFRQX2M)           0.00       0.00 r
  U0_Register_File/RdData_reg[1]/Q (SDFFRQX2M)            0.36       0.36 r
  U0_Register_File/RdData_reg[2]/SI (SDFFRQX2M)           0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Register_File/RdData_reg[2]/CK (SDFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_Register_File/RdData_reg[0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_Register_File/RdData_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/RdData_reg[0]/CK (SDFFRQX2M)           0.00       0.00 r
  U0_Register_File/RdData_reg[0]/Q (SDFFRQX2M)            0.36       0.36 r
  U0_Register_File/RdData_reg[1]/SI (SDFFRQX2M)           0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Register_File/RdData_reg[1]/CK (SDFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[7]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_serializer/ser_done_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[7]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[7]/Q (SDFFRQX2M)
                                                          0.36       0.36 r
  U0_UART/U0_UART_TX/U0_serializer/ser_done_reg/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_serializer/ser_done_reg/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_Async_fifo/u_r2w_sync/sync_reg_reg[3][1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_Async_fifo/u_w2r_sync/sync_reg_reg[0][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_r2w_sync/sync_reg_reg[3][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_Async_fifo/u_r2w_sync/sync_reg_reg[3][1]/Q (SDFFRQX2M)
                                                          0.36       0.36 r
  U0_Async_fifo/u_r2w_sync/SYNC[3] (BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_test_0)
                                                          0.00       0.36 r
  U0_Async_fifo/u_w2r_sync/test_si (BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_test_1)
                                                          0.00       0.36 r
  U0_Async_fifo/u_w2r_sync/sync_reg_reg[0][0]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Async_fifo/u_w2r_sync/sync_reg_reg[0][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_Async_fifo/u_r2w_sync/sync_reg_reg[2][1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_Async_fifo/u_r2w_sync/sync_reg_reg[3][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_r2w_sync/sync_reg_reg[2][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_Async_fifo/u_r2w_sync/sync_reg_reg[2][1]/Q (SDFFRQX2M)
                                                          0.36       0.36 r
  U0_Async_fifo/u_r2w_sync/sync_reg_reg[3][0]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Async_fifo/u_r2w_sync/sync_reg_reg[3][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_RST_SYNC_REF/sync_reg_reg[1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_Register_File/Memory_reg[0][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RST_SYNC_REF/sync_reg_reg[1]/CK (SDFFRQX1M)          0.00       0.00 r
  U0_RST_SYNC_REF/sync_reg_reg[1]/Q (SDFFRQX1M)           0.36       0.36 r
  U0_RST_SYNC_REF/SYNC_RST (RST_SYNC_NUM_STAGES2_test_0)
                                                          0.00       0.36 r
  U0_Register_File/test_si1 (Register_File_test_1)        0.00       0.36 r
  U0_Register_File/Memory_reg[0][0]/SI (SDFFRQX2M)        0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Register_File/Memory_reg[0][0]/CK (SDFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_UART/U0_UART_TX/U0_parity_Calc/parallel_data_reg[4]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_Calc/parallel_data_reg[5]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_parity_Calc/parallel_data_reg[4]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_parity_Calc/parallel_data_reg[4]/Q (SDFFRQX2M)
                                                          0.36       0.36 r
  U0_UART/U0_UART_TX/U0_parity_Calc/parallel_data_reg[5]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_parity_Calc/parallel_data_reg[5]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_UART/U0_UART_TX/U0_parity_Calc/parallel_data_reg[0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_Calc/parallel_data_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_parity_Calc/parallel_data_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_parity_Calc/parallel_data_reg[0]/Q (SDFFRQX2M)
                                                          0.36       0.36 r
  U0_UART/U0_UART_TX/U0_parity_Calc/parallel_data_reg[1]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_parity_Calc/parallel_data_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[5]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[6]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[5]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[5]/Q (SDFFRQX2M)
                                                          0.36       0.36 r
  U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[6]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[6]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[4]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[5]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[4]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[4]/Q (SDFFRQX2M)
                                                          0.36       0.36 r
  U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[5]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[5]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[3]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[3]/Q (SDFFRQX2M)
                                                          0.36       0.36 r
  U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[4]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[4]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[2]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[2]/Q (SDFFRQX2M)
                                                          0.36       0.36 r
  U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[3]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[1]/Q (SDFFRQX2M)
                                                          0.36       0.36 r
  U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[2]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[6]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[7]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[6]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[6]/Q (SDFFRQX2M)
                                                          0.36       0.36 r
  U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[7]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_serializer/parallel_data_reg[7]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[6][7]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[7][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[6][7]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[6][7]/Q (SDFFRQX2M)
                                                          0.36       0.36 r
  U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[7][0]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[7][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[2][7]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[3][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[2][7]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[2][7]/Q (SDFFRQX2M)
                                                          0.36       0.36 r
  U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[3][0]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[3][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[6][6]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[6][7]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[6][6]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[6][6]/Q (SDFFRQX2M)
                                                          0.36       0.36 r
  U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[6][7]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[6][7]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[6][5]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[6][6]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[6][5]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[6][5]/Q (SDFFRQX2M)
                                                          0.36       0.36 r
  U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[6][6]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[6][6]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[6][4]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[6][5]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[6][4]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[6][4]/Q (SDFFRQX2M)
                                                          0.36       0.36 r
  U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[6][5]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[6][5]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[6][3]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[6][4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[6][3]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[6][3]/Q (SDFFRQX2M)
                                                          0.36       0.36 r
  U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[6][4]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[6][4]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[6][2]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[6][3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[6][2]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[6][2]/Q (SDFFRQX2M)
                                                          0.36       0.36 r
  U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[6][3]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[6][3]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[6][1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[6][2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[6][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[6][1]/Q (SDFFRQX2M)
                                                          0.36       0.36 r
  U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[6][2]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[6][2]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[6][0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[6][1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[6][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[6][0]/Q (SDFFRQX2M)
                                                          0.36       0.36 r
  U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[6][1]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[6][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[2][6]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[2][7]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[2][6]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[2][6]/Q (SDFFRQX2M)
                                                          0.36       0.36 r
  U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[2][7]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[2][7]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[2][5]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[2][6]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[2][5]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[2][5]/Q (SDFFRQX2M)
                                                          0.36       0.36 r
  U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[2][6]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[2][6]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[2][4]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[2][5]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[2][4]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[2][4]/Q (SDFFRQX2M)
                                                          0.36       0.36 r
  U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[2][5]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[2][5]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[2][3]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[2][4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[2][3]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[2][3]/Q (SDFFRQX2M)
                                                          0.36       0.36 r
  U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[2][4]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[2][4]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[2][2]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[2][3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[2][2]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[2][2]/Q (SDFFRQX2M)
                                                          0.36       0.36 r
  U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[2][3]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[2][3]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[2][1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[2][2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[2][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[2][1]/Q (SDFFRQX2M)
                                                          0.36       0.36 r
  U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[2][2]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[2][2]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[2][0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[2][1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[2][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[2][0]/Q (SDFFRQX2M)
                                                          0.36       0.36 r
  U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[2][1]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Async_fifo/u_fifo_mem/FIFO_MEM_reg[2][1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_Register_File/Memory_reg[6][5]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_Register_File/Memory_reg[6][6]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/Memory_reg[6][5]/CK (SDFFRQX2M)        0.00       0.00 r
  U0_Register_File/Memory_reg[6][5]/Q (SDFFRQX2M)         0.36       0.36 r
  U0_Register_File/Memory_reg[6][6]/SI (SDFFRQX2M)        0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Register_File/Memory_reg[6][6]/CK (SDFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_Register_File/Memory_reg[6][4]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_Register_File/Memory_reg[6][5]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/Memory_reg[6][4]/CK (SDFFRQX2M)        0.00       0.00 r
  U0_Register_File/Memory_reg[6][4]/Q (SDFFRQX2M)         0.36       0.36 r
  U0_Register_File/Memory_reg[6][5]/SI (SDFFRQX2M)        0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Register_File/Memory_reg[6][5]/CK (SDFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_Register_File/Memory_reg[6][3]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_Register_File/Memory_reg[6][4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/Memory_reg[6][3]/CK (SDFFRQX2M)        0.00       0.00 r
  U0_Register_File/Memory_reg[6][3]/Q (SDFFRQX2M)         0.36       0.36 r
  U0_Register_File/Memory_reg[6][4]/SI (SDFFRQX2M)        0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Register_File/Memory_reg[6][4]/CK (SDFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_Register_File/Memory_reg[6][2]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_Register_File/Memory_reg[6][3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/Memory_reg[6][2]/CK (SDFFRQX2M)        0.00       0.00 r
  U0_Register_File/Memory_reg[6][2]/Q (SDFFRQX2M)         0.36       0.36 r
  U0_Register_File/Memory_reg[6][3]/SI (SDFFRQX2M)        0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Register_File/Memory_reg[6][3]/CK (SDFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_Register_File/Memory_reg[6][1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_Register_File/Memory_reg[6][2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/Memory_reg[6][1]/CK (SDFFRQX2M)        0.00       0.00 r
  U0_Register_File/Memory_reg[6][1]/Q (SDFFRQX2M)         0.36       0.36 r
  U0_Register_File/Memory_reg[6][2]/SI (SDFFRQX2M)        0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Register_File/Memory_reg[6][2]/CK (SDFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_Register_File/Memory_reg[6][0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_Register_File/Memory_reg[6][1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/Memory_reg[6][0]/CK (SDFFRQX2M)        0.00       0.00 r
  U0_Register_File/Memory_reg[6][0]/Q (SDFFRQX2M)         0.36       0.36 r
  U0_Register_File/Memory_reg[6][1]/SI (SDFFRQX2M)        0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Register_File/Memory_reg[6][1]/CK (SDFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


1
