/**
  ******************************************************************************
  * @file    pt32f0xx.h
  * @author  Application Team
  * @version V1.1.0
  * @date    15-September-2020
  * @brief   
  *          
  *          
  *          
  *          
  *          
  *          
  *          
  *          
  *          
  *          
  *          
  *          
  *          
  *          
  *          
  *          
  *
  ******************************************************************************
  * @attention
  *
  *
  *
  *
  *
  *
  *
  *
  *
  *
  *
  *
  *
  *
  *
  ******************************************************************************
  */

/** @addtogroup CMSIS
  * @{
  */

/** @addtogroup PT32F0xx
  * @{
  */
    
#ifndef __PT32F0XX_H
#define __PT32F0XX_H

#ifdef __cplusplus
 extern "C" {
#endif

#if defined (__CC_ARM)
#pragma anon_unions
#endif	

/** @addtogroup Library_configuration_section
  * @{
  */
  
/* Uncomment the line below according to the target PT32F0 device used in your 
   application 
  */

#if !defined  USE_STDPERIPH_DRIVER
/**
 * @brief Comment the line below if you will not use the peripherals drivers.
   In this case, these drivers will not be included and the application code will 
   be based on direct access to peripherals registers 
   */
  /*#define USE_STDPERIPH_DRIVER*/
#endif /* USE_STDPERIPH_DRIVER */

/**
  * @}
  */
  
/** @addtogroup Configuration_section_for_CMSIS
  * @{
  */

/**
 * @brief PT32F0xx Interrupt Number Definition, according to the selected device 
 *        in @ref Library_configuration_section 
 */
#define __CM0_REV                 0 /*!< Core Revision r0p0                            */
#define __MPU_PRESENT             0 /*!< PT32F0xx do not provide MPU                   */
#define __NVIC_PRIO_BITS          2 /*!< PT32F0xx uses 2 Bits for the Priority Levels  */
#define __Vendor_SysTickConfig    0 /*!< Set to 1 if different SysTick Config is used  */

/*!< Interrupt Number Definition */	
typedef enum IRQn
{
/******  Cortex-M0 Processor Exceptions Numbers ***************************************************/
  NonMaskableInt_IRQn     = -14,       /*!< 2 Non Maskable Interrupt                              */
  HardFault_IRQn          = -13,      /*!< 3 Cortex-M0 Hard Fault Interrupt                       */
  SVCall_IRQn             = -5,       /*!< 11 Cortex-M0 SV Call Interrupt                         */
  PendSV_IRQn             = -2,       /*!< 14 Cortex-M0 Pend SV Interrupt                         */
  SysTick_IRQn            = -1,       /*!< 15 Cortex-M0 System Tick Interrupt                     */

#if defined (PT32F031)
/******   PT32F031 Specific Interrupt Numbers *******************************************************/
	SWDG_IRQn                =  0 ,     /* WDG        Interrupt  */
	CLK_FAIL_IRQn           =  1 ,      /* CLK_FAIL    Interrupt 	*/
	FLASH_IRQn              =  3 ,      /* FLASH       Interrupt 	*/
	PA_IRQn                 =  5 ,      /* PA          Interrupt 	*/
	PB_IRQn                 =  6 ,      /* PB          Interrupt 	*/
	PF_IRQn                 =  7 ,      /* PC          Interrupt 	*/
	
	Comparator0_IRQn        =  9 ,      /* Comparator0 Interrupt 	*/
	Comparator1_IRQn        =  10,      /* Comparator1 Interrupt 	*/
	ADC_IRQn                =  12,      /* ADC         Interrupt 	*/
	TIMER1_IRQn             =  13,      /* TIMER1      Interrupt 	*/ 
	TIMER0_IRQn             =  14,      /* TIMER0      Interrupt 	*/
	TIMER4_IRQn             =  15,      /* TIMER4      Interrupt 	*/
	TIMER3_IRQn             =  16,      /* TIMER3      Interrupt 	*/
	TIMER2_IRQn             =  17,      /* TIMER2      Interrupt 	*/
	LED_IRQn                =  18,      /* LED         Interrupt 	*/
	PVD_IRQn                =  20,      /* PVD         Interrupt 	*/
	LVD_IRQn                =  21,      /* LVD         Interrupt 	*/
	I2C0_IRQn               =  23,      /* I2C0        Interrupt 	*/
	I2C1_IRQn               =  24,      /* I2C1        Interrupt 	*/
	SPI0_IRQn               =  25,      /* SPI0        Interrupt 	*/
	SPI1_IRQn               =  26,      /* SPI1        Interrupt 	*/
	UART0_IRQn              =  27,      /* UART0       Interrupt 	*/
	UART1_IRQn              =  28,      /* UART1       Interrupt 	*/
#endif /* PT32F031 */
} IRQn_Type;

/**
  * @}
  */


#include "core_cm0.h"
#include "system_pt32f0xx.h"
#include <stdint.h>

/** @addtogroup Exported_types
  * @{
  */  

typedef enum {RESET = 0, SET = !RESET} FlagStatus, ITStatus, RemapStatus, ProtectStatus;

typedef enum {DISABLE = 0, ENABLE = !DISABLE} FunctionalState;
#define IS_FUNCTIONAL_STATE(STATE) (((STATE) == DISABLE) || ((STATE) == ENABLE))


#define wb(addr, value)     (*((uint8_t  volatile *) (addr)) = value)
#define rb(addr)            (*((uint8_t  volatile *) (addr)))
#define whw(addr, value)    (*((uint16_t volatile *) (addr)) = value)
#define rhw(addr)           (*((uint16_t volatile *) (addr)))
#define ww(addr, value)     (*((uint32_t volatile *) (addr)) = value)
#define rw(addr)            (*((uint32_t volatile *) (addr)))

#define ResetBit_BB(Addr, BitNumber) (rw(Addr) &= ~(1UL << BitNumber))
#define SetBit_BB(Addr, BitNumber)   (rw(Addr) |= (1UL << BitNumber))
#define GetBit_BB(Addr, BitNumber)   ((rw(Addr) >> BitNumber) & 1UL)

typedef enum {ERROR = 0, SUCCESS = !ERROR} ErrorStatus;

typedef enum {FALSE = 0, TRUE = !FALSE} bool;

/** @addtogroup Peripheral_registers_structures
  * @{
  */   

/** 
  * @brief System Control  
  */


/**
  * @}
  */

/** @addtogroup Peripheral_memory_map
  * @{
  */
typedef struct
{
  __IO uint32_t  REMAP;                /*!< Offset: 0x000 Remap Control Register (R/W) */
  __IO uint32_t  RESERVED0;            /*!< Offset: 0x004 PMU Control Register (R/W), this register assigned 1*/
  __IO uint32_t  RESERVED1;            /*!< Offset: 0x008 Reset Option Register  (R/W) */
  __IO uint32_t  SYSCLK;	             /*!< Offset: 0x00C System Clock Selection Register  (R/W) */ 
  __IO uint32_t  RSTINFO;              /*!< Offset: 0x010 Reset Information Register (R/W) */
  __IO uint32_t  RETRIMING;            /*!< Offset: 0x014 Reset Information Register (R/W) */
  __IO uint32_t  RSTENCTRL;            /*!< Offset: 0x018 RSTEN Ccontrol Register (R/W) */
       uint32_t  RESERVED2;
  __IO uint32_t  CUSTOMER_ID_INFO;     /*!< Offset: 0x020 Customer ID information Register (R/W) */
  __IO uint32_t  FLASH_PROTECT;        /*!< Offset: 0x024 FLash Protect Status Register (R/W) */
       uint32_t  RESERVED3;
  __IO uint32_t  AGENT_ID_INFO;        /*!< Offset: 0x02C UID information Register (R/W) */
  __IO uint32_t  UID_INFO1;            /*!< Offset: 0x030 UID information Register (R/W) */
  __IO uint32_t  UID_INFO2;            /*!< Offset: 0x034 UID information Register (R/W) */
  __IO uint32_t  UID_INFO3;            /*!< Offset: 0x038 UID information Register (R/W) */
  __IO uint32_t  CID_INFO;             /*!< Offset: 0x03C CID information Register (R/W) */
       uint32_t  RESERVED4[996];
  __IO uint32_t  PID0;                 /*!< Offset: 0xFD0 PID0 Register (R/W) */
  __IO uint32_t  PID1;                 /*!< Offset: 0xFD4 PID1 Register (R/W) */
  __IO uint32_t  PID2;                 /*!< Offset: 0xFD8 PID2 Register (R/W) */
  __IO uint32_t  PID3;                 /*!< Offset: 0xFDC PID3 Register (R/W) */
  __IO uint32_t  PID4;                 /*!< Offset: 0xFE0 PID4 Register (R/W) */
  __IO uint32_t  PID5;                 /*!< Offset: 0xFE4 PID5 Register (R/W) */
  __IO uint32_t  PID6;                 /*!< Offset: 0xFE8 PID6 Register (R/W) */
  __IO uint32_t  PID7;                 /*!< Offset: 0xFEC PID7 Register (R/W) */
  __IO uint32_t  CID0;                 /*!< Offset: 0xFF0 CID0 Register (R/W) */
  __IO uint32_t  CID1;                 /*!< Offset: 0xFF4 CID1 Register (R/W) */
  __IO uint32_t  CID2;                 /*!< Offset: 0xFF8 CID2 Register (R/W) */
  __IO uint32_t  CID3;                 /*!< Offset: 0xFFC CID3 Register (R/W) */
} CMSDK_SYSCON_TypeDef;

/** 
  * @brief Analog MIX Function  
  */

typedef struct 
{
  __IO uint32_t VDD_LVD_CON;        	 /*!< Offset: 0x000 VDD Low Voltage Detect Control Register (R/W) */
  __IO uint32_t LDO_LVD_CON;           /*!< Offset: 0x004 LDO Low Voltage Detect Control Register (R/W) */
  __IO uint32_t EOSC_CON1;        	   /*!< Offset: 0x008 Crystal Control Register1 (R/W) */
  __IO uint32_t EOSC_CON2;         	   /*!< Offset: 0x00C Crystal Control Register2 (R/W) */
  __IO uint32_t IOSC_24M_CON;      	   /*!< Offset: 0x010 24MHZ IOSC Control Register (R/W) */
  __IO uint32_t IOSC_32K_CON;       	 /*!< Offset: 0x014 32KHZ IOSC Control Register (R/W) */
  __IO uint32_t FD_CON;       	       /*!< Offset: 0x018 Frequency Doubling Control Register (R/W) */
  __IO uint32_t DEGLITCH_CON;       	 /*!< Offset: 0x01C Deglitch Control Register (R/W) */
  __IO uint32_t HSINK_CON;       	     /*!< Offset: 0x020 GPIO HighSink Control Register (R/W) */
  __IO uint32_t MCO_DIV_CON;       	   /*!< Offset: 0x024 MCO Frequency Division Control Register (R/W) */
}  CMSDK_ANAMIX_TypeDef;

/** 
  * @brief General Purpose IO  
  */

typedef struct
{
  __IO uint32_t  DATA;            	   /*!< Offset: 0x000 DATA Register (R/W) */
  __IO uint32_t  DATAOUT;         	   /*!< Offset: 0x004 Data Output Latch Register (R/W) */
  __IO uint32_t  OUTENABLESET;    	   /*!< Offset: 0x008 Output Enable Set Register  (R/W) */
  __IO uint32_t  OUTENABLECLR;    	   /*!< Offset: 0x00C Output Enable Clear Register  (R/W) */
  __IO uint32_t  ALTFUNCSET;      	   /*!< Offset: 0x010 Alternate Function Set Register0  (R/W) */
  __IO uint32_t  ALTFUNCCLR;      	   /*!< Offset: 0x014 Alternate Function Clear Register0  (R/W) */
  __IO uint32_t  INTENSET;        	   /*!< Offset: 0x018 Interrupt Enable Set Register  (R/W) */
  __IO uint32_t  INTENCLR;        	   /*!< Offset: 0x01C Interrupt Enable Clear Register  (R/W) */
  __IO uint32_t  INTTYPESET;      	   /*!< Offset: 0x020 Interrupt Type Set Register0  (R/W) */
  __IO uint32_t  INTTYPECLR;      	   /*!< Offset: 0x024 Interrupt Type Clear Register0  (R/W) */
  __IO uint32_t  INTTYPESET1;          /*!< Offset: 0x028 Interrupt Type Set Register1  (R/W) */
  __IO uint32_t  INTTYPECLR1;          /*!< Offset: 0x02C Interrupt Type Clear Register1  (R/W) */
  __IO uint32_t  INTPOLSET;       	   /*!< Offset: 0x030 Interrupt Polarity Set Register  (R/W) */
  __IO uint32_t  INTPOLCLR;       	   /*!< Offset: 0x034 Interrupt Polarity Clear Register  (R/W) */
  union
  {
      __I uint32_t  INTSTATUS;   	     /*!< Offset: 0x038 Interrupt Status Register (R/ ) */
      __O uint32_t  INTCLEAR;    	     /*!< Offset: 0x038 Interrupt Clear Register ( /W) */
  };
__IO uint32_t  PULLUPSET;		           /*!< Offset: 0x03C Pull Up Set Register  (R/W) */
__IO uint32_t  PULLUPCLR;		           /*!< Offset: 0x040 Pull Up Clear Register  (R/W) */
__IO uint32_t  PULLDOWNSET;	           /*!< Offset: 0x044 Pull Down Set Register  (R/W) */
__IO uint32_t  PULLDOWNCLR; 	         /*!< Offset: 0x048 Pull Down Clear Register  (R/W) */
__IO uint32_t  ODRSET;		             /*!< Offset: 0x04C Open Drain Set Register  (R/W) */
__IO uint32_t  ODRCLR;		             /*!< Offset: 0x050 Open Drain Clear Register  (R/W) */
__IO uint32_t  ANASET;		             /*!< Offset: 0x054 Analog function Set Register  (R/W) */
__IO uint32_t  ANACLR;		             /*!< Offset: 0x058 Analog function Clear Register  (R/W) */
__IO uint32_t  ALTFUNCSET1;      	     /*!< Offset: 0x05C Alternate Function Set Register0  (R/W) */
__IO uint32_t  ALTFUNCCLR1;      	     /*!< Offset: 0x060 Alternate Function Clear  (R/W) */
__IO uint32_t  RESERVED1[231];
__IO uint32_t  LB_MASKED[256];    	   /*!< Offset: 0x400 - 0x7FC Lower byte Masked Access Register (R/W) */
__IO uint32_t  UB_MASKED[256];    	   /*!< Offset: 0x800 - 0xBFC Upper byte Masked Access Register (R/W) */
} CMSDK_GPIO_TypeDef;

/** 
  * @brief UART 
  */
typedef struct
{
  __IO uint32_t BR;                    /*!< Offset: 0x000 Buffer Register 		(R/W) */
  __IO uint32_t CR;                    /*!< Offset: 0x004 Control Register		(R/W) */
  __IO uint32_t BRR;                   /*!< Offset: 0x008 Baud Rate Register		(R/W) */
  __IO uint32_t IER;                   /*!< Offset: 0x00C Interrupt Enable Register	(R/W) */
  __IO uint32_t SR;                    /*!< Offset: 0x010 Status Register		(R/W) */
  __IO uint32_t GTR;                   /*!< Offset: 0x014 Guard Time Register  		(R/W) */
  __IO uint32_t TOR;                   /*!< Offset: 0x018 Time Out Register  		(R/W) */
  __IO uint32_t TRR;                   /*!< Offset: 0x01C TX Buffer Reset Register  	(WO)  */
  __IO uint32_t RRR;                   /*!< Offset: 0x020 RX Buffer Reset Register  	(WO)  */
  __IO uint8_t  ISO7816_CR;            /*! < Offset: 0x024 ISO7816_CR Register 		(R/W) */
  __IO uint32_t IR_CR;                 /*!< Offset: 0x028 Infra-red Control Register  	(R/W) */
  __IO uint32_t IRTX_PWMC;             /*!< Offset: 0x02C IR TX PWM Control Register  	(R/W) */
} CMSDK_UART_TypeDef;

/** 
  * @brief FLASH  
  */
typedef struct
{
  __IO uint32_t ACR;                   /*!< Offset: 0x000 Flash Command Register (R/W) */
  __IO uint32_t ISR;         	         /*!< Offset: 0x004 Flash Interrupt status Register (R/W) */
  __IO uint32_t IER;    	             /*!< Offset: 0x008 Flash Interrupt Enable Register  (R/W) */
  __IO uint32_t AR;    	               /*!< Offset: 0x00C Flash Address Register (R/W) */
  __IO uint32_t DR;                    /*!< Offset: 0x010 Flash Programming Data Register0  (R/W) */
  __IO uint32_t DIV;        	         /*!< Offset: 0x014 Flash Erase Clock Division Register  (R/W) */
                                      
} CMSDK_FLASH_TypeDef;	


/** 
  * @brief  Analog to Digital Converter  	  
  */
typedef struct
{
  __IO uint32_t CR;                    /*!< Offset: 0x000 ADC Control register */
  __IO uint32_t TRSTN;         	       /*!< Offset: 0x004 ADC Reset release timer Register (R/W) */
  __IO uint32_t SR;    	               /*!< Offset: 0x008 ADC Status Register  (R/W) */
  __IO uint32_t DR;    	               /*!< Offset: 0x00C ADC data register (R/W) */
                                      
} CMSDK_ADC_TypeDef;	

/** 
  * @brief Inter-integrated Circuit Interface
  */

typedef struct
{
  __IO uint32_t CSR;       /*!< I2C Control Set register ,         Address offset: 0x00 */
  __I  uint32_t SR;        /*!< I2C status register,               Address offset: 0x04 */
  __IO uint32_t DR;        /*!< I2C data register,                 Address offset: 0x08 */	
  __IO uint32_t OAR;       /*!< I2C Own address register,          Address offset: 0x0C */
	__IO uint32_t RESERVED[2];
  __IO uint32_t CCR;       /*!< I2C Control Reset register 2,      Address offset: 0x18 */	
	
} CMSDK_I2C_TypeDef;

/** 
  * @brief Serial Peripheral Interface
  */
  
typedef struct
{
  __IO uint32_t CR0;       /*!< SPI Control register 1                               Address offset: 0x00 */
  __IO uint32_t CR1;       /*!< SPI Control register 2,                              Address offset: 0x04 */
  __IO uint32_t DR;        /*!< SPI data register,                                   Address offset: 0x08 */
  __IO uint32_t SR;        /*!< SPI Status register,                                 Address offset: 0x0C */	
  __IO uint32_t CPSR;      /*!< SPI Clock prescaler register                         Address offset: 0x10 */
  __IO uint32_t IE;        /*!< SPI Interrupt ENABLE register                        Address offset: 0x14 */	
  __IO uint32_t RIS;       /*!< SPI Interrupt Raw Int Status register                Address offset: 0x18 */	
  __IO uint32_t EIS;       /*!< SPI Interrupt Int Status register                    Address offset: 0x1C */		
  __IO uint32_t ICR;       /*!< SPI Interrupt Clear Register register                Address offset: 0x20 */		
  __IO uint32_t RESERVED0; /*!< Reserved,                                            Address offset: 0x24 */
  __IO uint32_t CSCR;      /*!< SPI Chip-Select Control register                     Address offset: 0x18 */	
	
} CMSDK_SPI_TypeDef;


/** 
  * @brief 7SEG LED Display Interface
  */
  
typedef struct
{
  __IO uint32_t CR;        /*!< LED Control register 1                               Address offset: 0x00 */
  __IO uint32_t CPSR;      /*!< LED Clock prescaler register                         Address offset: 0x04 */
  __IO uint32_t TR;        /*!< LED Display Timer Configuration  register            Address offset: 0x08 */	
  __IO uint32_t DR0;       /*!< LED data0 register                                   Address offset: 0x0C */
  __IO uint32_t DR1;       /*!< LED data1 register                                   Address offset: 0x10 */	
  __IO uint32_t DR2;       /*!< LED data2 register                                   Address offset: 0x14 */
  __IO uint32_t DR3;       /*!< LED data3 register                                   Address offset: 0x18 */	
  __IO uint32_t EIS;       /*!< LED Interrupt Int Status register                    Address offset: 0x1C */		
	
} CMSDK_LED_TypeDef;

/** 
  * @brief Comparator /Op Amp
  */
  
typedef struct
{
  __IO uint32_t CR1;       /*!< Comparator Control register1                         Address offset: 0x00 */
  __IO uint32_t CR2;       /*!< Comparator Control register2                         Address offset: 0x04 */
  __IO uint32_t DAC;       /*!< 5Bit DAC data register                               Address offset: 0x08 */
  __IO uint32_t IE;        /*!< Interrupt ENABLE register                            Address offset: 0x0C */	
  __IO uint32_t EIS;       /*!< Interrupt Int Status register                        Address offset: 0x10 */
  __IO uint32_t INITDELAY; /*!< Comparator initialization delay configuration        Address offset: 0x14 */	
	
} CMSDK_CMPOPA_TypeDef;


/** 
  * @brief PWM
  */
typedef struct
{
  __IO uint32_t ISR;            			 /*!< offset: 0x000 Interrupt status Register   (R/W)         */
  __IO uint32_t TCR;            			 /*!< offset: 0x004 Control Register            (R/W)         */
  __IO uint32_t INT_RPT;            	 /*!< offset: 0x008 Interrupt Repeat Timers     (R/W)         */
  __IO uint32_t INT_RPTC;            	 /*!< offset: 0x00C Interrupt Repeat Timers CNT (R/W)         */
  __IO uint32_t PR;            		  	 /*!< offset: 0x010 Prescale Register           (R/W)         */
  __IO uint32_t PC;             			 /*!< offset: 0x014 Prescale Counter Register   (R/W)         */
  __IO uint32_t TC;             			 /*!< offset: 0x018 Timer Counter Register      (R/W)         */
  __IO uint32_t MCR;            			 /*!< offset: 0x01C Match Control Register      (R/W)         */
  __IO uint32_t MR0;            			 /*!< offset: 0x020 Match Value Register0       (R/W)         */
  __IO uint32_t MR1;            			 /*!< offset: 0x024 Match Value Register1       (R/W)         */	
  __IO uint32_t MR2;            			 /*!< offset: 0x028 Match Value Register2       (R/W)         */
  __IO uint32_t MR3;            		   /*!< offset: 0x02C Match Value Register3       (R/W)         */
  __IO uint32_t MR4;             			 /*!< offset: 0x030 Match Value Register4       (R/W)         */
  __IO uint32_t CCR;             			 /*!< offset: 0x034 Capture Control Register    (R/W)         */
  __IO uint32_t CR1;            			 /*!< offset: 0x038 Capture Value Register1     (R/W)         */
  __IO uint32_t CR2;            			 /*!< offset: 0x03C Capture Value Register2     (R/W)         */
  __IO uint32_t CR3;            			 /*!< offset: 0x040 Capture Value Register3     (R/W)         */
  __IO uint32_t CR4;            			 /*!< offset: 0x044 Capture Value Register4     (R/W)         */	
  __IO uint32_t CMR;            			 /*!< offset: 0x048 Compare Output Register     (R/W)         */
  __IO uint32_t DT;             		   /*!< offset: 0x04C Death Time Register         (R/W)         */	
} CMSDK_PWM_TypeDef;

/** 
  * @brief TIM
  */
typedef struct
{
  __IO uint32_t ISR;            			 /*!< offset: 0x000 Interrupt status Register   (R/W)         */
  __IO uint32_t TCR;            			 /*!< offset: 0x004 Control Register            (R/W)         */
  __IO uint32_t PR;            		  	 /*!< offset: 0x008 Prescale Register           (R/W)         */
  __IO uint32_t PC;             			 /*!< offset: 0x00C Prescale Counter Register   (R/W)         */
  __IO uint32_t TC;             			 /*!< offset: 0x010 Timer Counter Register      (R/W)         */
  __IO uint32_t MCR;            			 /*!< offset: 0x014 Match Control Register      (R/W)         */
  __IO uint32_t MR0;            			 /*!< offset: 0x018 Match Value Register0       (R/W)         */
} CMSDK_TIM_TypeDef;


/**
 * @brief Cyclic Redundancy Check
 */
typedef struct
{                                                                              
  __IO uint32_t CR;               /*!< 0x000 CRC Control Register                                           */
  __IO uint32_t SDR;              /*!< 0x004 CRC Seed Register                                              */	
  __IO uint32_t POLY;             /*!< 0x008 CRC polynomial Register                                        */
  __IO uint32_t DIN;              /*!< 0x00C CRC Data INPUT Register                                        */
  __IO uint32_t DOUT;             /*!< 0x010 CRC Data INPUT Register                                        */
	
} CMSDK_CRC_TypeDef;


/** 
  * @brief Independent WATCHDOG
  */
typedef struct
{
  __IO uint32_t RLR;   /*!< IWDG Reload register,    Address offset: 0x00 */
  __I  uint32_t COUNT; /*!< IWDG COUNT register,     Address offset: 0x04 */
  __IO uint32_t CR;    /*!< IWDG Control register,   Address offset: 0x08 */
  __IO uint32_t FWDG;  /*!< IWDG Status register,    Address offset: 0x0C */
  __IO uint32_t RIS;   /*!< IWDG Window register,    Address offset: 0x10 */
  __IO uint32_t EIS;   /*!< IWDG Window register,    Address offset: 0x14 */
	__IO uint32_t RESERVED0[250];        
  __IO uint32_t KR;    /*!< IWDG Window register,    Address offset: 0x400 */		
		
} CMSDK_WDG_TypeDef;

/** 
  * @brief SYSTEM WATCHDOG
  */
typedef struct
{
  __IO uint32_t CR;    /*!< BEEP Control register,   Address offset: 0x00 */
		
} CMSDK_BEEP_TypeDef;


/*Peripheral and SRAM base address */
#define CMSDK_SRAM_BASE             (0x20000000)     /*!< (SRAM      ) Base Address */
#define CMSDK_FLASH_BASE            (0x00000000) 

#define CMSDK_APB_BASE              (0x40000000)
#define CMSDK_AHB_BASE              (0x48000000)


/* AHB peripherals */
#define CMSDK_PA_BASE               (CMSDK_AHB_BASE + 0x00000000)
#define CMSDK_PB_BASE               (CMSDK_AHB_BASE + 0x00001000)
#define CMSDK_PF_BASE               (CMSDK_AHB_BASE + 0x00002000)

/* APB peripherals */
#define CMSDK_FLASH0_CTRL_BASE      (CMSDK_APB_BASE + 0x00000000)
#define CMSDK_COMPARATOR0_BASE      (CMSDK_APB_BASE + 0x00000800)
#define CMSDK_COMPARATOR1_BASE      (CMSDK_APB_BASE + 0x00000C00)
#define CMSDK_TIMER2_BASE           (CMSDK_APB_BASE + 0x00001000)
#define CMSDK_TIMER3_BASE           (CMSDK_APB_BASE + 0x00001400)
#define CMSDK_ANA_MIX_BASE          (CMSDK_APB_BASE + 0x00001800)
#define CMSDK_TIMER4_BASE           (CMSDK_APB_BASE + 0x00001C00)
#define CMSDK_SWATCHDOG_BASE        (CMSDK_APB_BASE + 0x00002000)
#define CMSDK_BEEP_BASE             (CMSDK_APB_BASE + 0x00002800)
#define CMSDK_LED_BASE              (CMSDK_APB_BASE + 0x00002C00)
#define CMSDK_IWATCHDOG_BASE        (CMSDK_APB_BASE + 0x00003000)
#define CMSDK_SPI1_BASE             (CMSDK_APB_BASE + 0x00003800)
#define CMSDK_CRC_BASE              (CMSDK_APB_BASE + 0x00003C00)
#define CMSDK_UART0_BASE            (CMSDK_APB_BASE + 0x00004400)
#define CMSDK_I2C0_BASE             (CMSDK_APB_BASE + 0x00005400)
#define CMSDK_I2C1_BASE             (CMSDK_APB_BASE + 0x00005800)
#define CMSDK_ADC_BASE              (CMSDK_APB_BASE + 0x00012400)
#define CMSDK_TIMER0_BASE           (CMSDK_APB_BASE + 0x00012800)
#define CMSDK_TIMER1_BASE           (CMSDK_APB_BASE + 0x00012C00)
#define CMSDK_SPI0_BASE             (CMSDK_APB_BASE + 0x00013000)
#define CMSDK_UART1_BASE            (CMSDK_APB_BASE + 0x00013800)
#define CMSDK_SYSCTRL_BASE          (CMSDK_APB_BASE + 0x0001F000)


/**
  * @}
  */

/** @addtogroup Peripheral_declaration
  * @{
  */  
	
#define CMSDK_SYSCON            ((CMSDK_SYSCON_TypeDef   *) CMSDK_SYSCTRL_BASE )
#define CMSDK_ANAMIX            ((CMSDK_ANAMIX_TypeDef   *) CMSDK_ANA_MIX_BASE )
#define CMSDK_PA                ((CMSDK_GPIO_TypeDef     *) CMSDK_PA_BASE )
#define CMSDK_PB                ((CMSDK_GPIO_TypeDef     *) CMSDK_PB_BASE )
#define CMSDK_PF                ((CMSDK_GPIO_TypeDef     *) CMSDK_PF_BASE )
#define UART0                   ((CMSDK_UART_TypeDef     *) CMSDK_UART0_BASE )
#define UART1                   ((CMSDK_UART_TypeDef     *) CMSDK_UART1_BASE )
#define CMSDK_FLASH             ((CMSDK_FLASH_TypeDef    *) CMSDK_FLASH0_CTRL_BASE )
#define ADC                     ((CMSDK_ADC_TypeDef      *) CMSDK_ADC_BASE )
#define I2C0                    ((CMSDK_I2C_TypeDef      *) CMSDK_I2C0_BASE )
#define I2C1                    ((CMSDK_I2C_TypeDef      *) CMSDK_I2C1_BASE )
#define SPI0                    ((CMSDK_SPI_TypeDef      *) CMSDK_SPI0_BASE )
#define SPI1                    ((CMSDK_SPI_TypeDef      *) CMSDK_SPI1_BASE )
#define LED                     ((CMSDK_LED_TypeDef      *) CMSDK_LED_BASE )
#define CMPOPA0                 ((CMSDK_CMPOPA_TypeDef   *) CMSDK_COMPARATOR0_BASE )
#define CMPOPA1                 ((CMSDK_CMPOPA_TypeDef   *) CMSDK_COMPARATOR1_BASE )
#define PWM0                    ((CMSDK_PWM_TypeDef      *) CMSDK_TIMER0_BASE )
#define PWM1                    ((CMSDK_PWM_TypeDef      *) CMSDK_TIMER1_BASE )
#define TIM2                    ((CMSDK_TIM_TypeDef      *) CMSDK_TIMER2_BASE )
#define TIM3                    ((CMSDK_TIM_TypeDef      *) CMSDK_TIMER3_BASE )
#define TIM4                    ((CMSDK_TIM_TypeDef      *) CMSDK_TIMER4_BASE )
#define CRC                     ((CMSDK_CRC_TypeDef      *) CMSDK_CRC_BASE )
#define IWDG                    ((CMSDK_WDG_TypeDef      *) CMSDK_IWATCHDOG_BASE )
#define SWDG                    ((CMSDK_WDG_TypeDef      *) CMSDK_SWATCHDOG_BASE )
#define BEEP                    ((CMSDK_BEEP_TypeDef     *) CMSDK_BEEP_BASE )

/**
  * @}
  */

/** @addtogroup Exported_constants
  * @{
  */
  
  /** @addtogroup Peripheral_Registers_Bits_Definition
  * @{
  */
    
/******************************************************************************/
/*                         Peripheral Registers Bits Definition               */
/******************************************************************************/
/******************************************************************************/
/*                                                                            */
/*                      System Control (SYSCON)                     */
/*                                                                            */
/******************************************************************************/
/********************  Bits definition for SYSCON_REMAP register  ******************/
#define SYSCON_REMAP_BOOT                        ((uint32_t)0x00000001)        /*!<  */

/********************  Bits definition for SYSCON_RESETOP register  ******************/
#define SYSCON_RESETOP_LOCKUPRST                 ((uint32_t)0x00000001)        /*!<  */

/********************  Bits definition for SYSCON_SYSCLK register  ******************/
#define SYSCON_SYSCLK_SYSCLKSEL                  ((uint32_t)0x00000003)        /*!<  */
#define SYSCON_SYSCLK_SYSCLKSEL_24MIOSC          ((uint32_t)0x00000000)        /*!<  */
#define SYSCON_SYSCLK_SYSCLKSEL_EXTCLK           ((uint32_t)0x00000001)        /*!<  */
#define SYSCON_SYSCLK_SYSCLKSEL_DCLK             ((uint32_t)0x00000002)        /*!<  */
#define SYSCON_SYSCLK_SYSCLKSEL_32KIOSC          ((uint32_t)0x00000003)        /*!<  */
#define SYSCON_SYSCLK_FDCLKSEL                   ((uint32_t)0x0000000C)        /*!<  */
#define SYSCON_SYSCLK_FDCLKSEL_24MIOSC           ((uint32_t)0x00000000)        /*!<  */
#define SYSCON_SYSCLK_FDCLKSEL_EXTCLK            ((uint32_t)0x00000004)        /*!<  */
#define SYSCON_SYSCLK_FDCLKSEL_32KIOSC           ((uint32_t)0x00000008)        /*!<  */
#define SYSCON_SYSCLK_HCLKDIV                    ((uint32_t)0x00000070)        /*!<  */
#define SYSCON_SYSCLK_HCLKDIV_1DIV               ((uint32_t)0x00000000)        /*!<  */
#define SYSCON_SYSCLK_HCLKDIV_2DIV               ((uint32_t)0x00000010)        /*!<  */
#define SYSCON_SYSCLK_HCLKDIV_4DIV               ((uint32_t)0x00000020)        /*!<  */
#define SYSCON_SYSCLK_HCLKDIV_8DIV               ((uint32_t)0x00000030)        /*!<  */
#define SYSCON_SYSCLK_HCLKDIV_16DIV              ((uint32_t)0x00000040)        /*!<  */
#define SYSCON_SYSCLK_HCLKDIV_32DIV              ((uint32_t)0x00000050)        /*!<  */
#define SYSCON_SYSCLK_PCLKDIV                    ((uint32_t)0x00000700)        /*!<  */
#define SYSCON_SYSCLK_PCLKDIV_1DIV               ((uint32_t)0x00000000)        /*!<  */
#define SYSCON_SYSCLK_PCLKDIV_2DIV               ((uint32_t)0x00000100)        /*!<  */
#define SYSCON_SYSCLK_PCLKDIV_4DIV               ((uint32_t)0x00000200)        /*!<  */
#define SYSCON_SYSCLK_PCLKDIV_8DIV               ((uint32_t)0x00000300)        /*!<  */
#define SYSCON_SYSCLK_PCLKDIV_16DIV              ((uint32_t)0x00000400)        /*!<  */
#define SYSCON_SYSCLK_PCLKDIV_32DIV              ((uint32_t)0x00000500)        /*!<  */
#define SYSCON_SYSCLK_EOSFAIL_DETECTEN           ((uint32_t)0x00001000)        /*!<  */
#define SYSCON_SYSCLK_EOSFAIL_STATUS             ((uint32_t)0x00002000)        /*!<  */
#define SYSCON_SYSCLK_FDFAIL_DETECTEN            ((uint32_t)0x00004000)        /*!<  */
#define SYSCON_SYSCLK_FDFAIL_STATUS              ((uint32_t)0x00008000)        /*!<  */
#define SYSCON_SYSCLK_WAKE_DELAY                 ((uint32_t)0x00030000)        /*!<  */
#define SYSCON_SYSCLK_RECOVER_SEL                ((uint32_t)0x00100000)        /*!<  */

/********************  Bits definition for SYSCON_RSTINFO register  ******************/
#define SYSCON_RSTINFO_SYSSOFTRST                ((uint32_t)0x00000001)        /*!<  */
#define SYSCON_RSTINFO_IWDGRST                   ((uint32_t)0x00000002)        /*!<  */
#define SYSCON_RSTINFO_LOCKUPRST                 ((uint32_t)0x00000004)        /*!<  */
#define SYSCON_RSTINFO_WWDGRST                   ((uint32_t)0x00000010)        /*!<  */
#define SYSCON_RSTINFO_EOSFAILRST                ((uint32_t)0x00000020)        /*!<  */
#define SYSCON_RSTINFO_FDFAILRST                 ((uint32_t)0x00000040)        /*!<  */
#define SYSCON_RSTINFO_PORST                     ((uint32_t)0x00000080)        /*!<  */
#define SYSCON_RSTINFO_EXRST                     ((uint32_t)0x00000100)        /*!<  */
#define SYSCON_RSTINFO_LVD5VRST                  ((uint32_t)0x00000200)        /*!<  */
#define SYSCON_RSTINFO_LVD1V5RST                 ((uint32_t)0x00000400)        /*!<  */

/********************  Bits definition for SYSCON_RETRIMING register  ******************/
#define SYSCON_RETRIMING_CTRL                    ((uint32_t)0x0000FFFF)        /*!<  */
#define SYSCON_RETRIMING_KEY                     ((uint32_t)0x0000AB56)        /*!<  */

/********************  Bits definition for SYSCON_RSTENCTRL register  ******************/
#define SYSCON_RSTENCTRL_EOSFAILRSTEN            ((uint32_t)0x00000010)        /*!<  */
#define SYSCON_RSTENCTRL_FDFAILRSTEN             ((uint32_t)0x00000020)        /*!<  */
#define SYSCON_RSTENCTRL_BGRSTEN                 ((uint32_t)0x00000040)        /*!<  */
#define SYSCON_RSTENCTRL_VDDLVDRSTEN             ((uint32_t)0x00000100)        /*!<  */
#define SYSCON_RSTENCTRL_LDOLVDRSTEN             ((uint32_t)0x00000200)        /*!<  */
#define SYSCON_RSTENCTRL_RETRIMINGEN             ((uint32_t)0x00000400)        /*!<  */

/********************  Bits definition for SYSCON_CUSTOMERID register  ******************/
#define SYSCON_CUSTOMERID_INFO                   ((uint32_t)0xFFFFFFFF)        /*!<  */

/********************  Bits definition for SYSCON_FLASHPROTECT register  ******************/
#define SYSCON_FLASHPROTECT_STATUS               ((uint32_t)0x00000001)        /*!<  */

/********************  Bits definition for SYSCON_AGENTID register  ******************/
#define SYSCON_AGENTID_INFO                      ((uint32_t)0xFFFFFFFF)        /*!<  */

/********************  Bits definition for SYSCON_UID register  ******************/
#define SYSCON_UID_INFO1                         ((uint32_t)0xFFFFFFFF)        /*!<  */

/********************  Bits definition for SYSCON_UID register  ******************/
#define SYSCON_UID_INFO2                         ((uint32_t)0xFFFFFFFF)        /*!<  */

/********************  Bits definition for SYSCON_UID register  ******************/
#define SYSCON_UID_INFO3                         ((uint32_t)0xFFFFFFFF)        /*!<  */

/********************  Bits definition for SYSCON_CID register  ******************/
#define SYSCON_CID_FLASHSIZE                     ((uint32_t)0x0000000F)        /*!<  */
#define SYSCON_CID_SRAMSIZE                      ((uint32_t)0x000000F0)        /*!<  */
#define SYSCON_CID_PACK                          ((uint32_t)0x00000100)        /*!<  */
#define SYSCON_CID_INFO                          ((uint32_t)0x0000FE00)        /*!<  */

/********************  Bits definition for SYSCON_PID0 register  ******************/
#define SYSCON_PID0_JEP106CODE                   ((uint32_t)0x0000000F)        /*!<  */
#define SYSCON_PID0_BLOCKCOUNT                   ((uint32_t)0x000000F0)        /*!<  */

/********************  Bits definition for SYSCON_PID1 register  ******************/
#define SYSCON_PID1_INFO                         ((uint32_t)0xFFFFFFFF)        /*!<  */

/********************  Bits definition for SYSCON_PID2 register  ******************/
#define SYSCON_PID2_INFO                         ((uint32_t)0xFFFFFFFF)        /*!<  */

/********************  Bits definition for SYSCON_PID3 register  ******************/
#define SYSCON_PID3_INFO                         ((uint32_t)0xFFFFFFFF)        /*!<  */

/********************  Bits definition for SYSCON_PID4 register  ******************/
#define SYSCON_PID4_INFO                         ((uint32_t)0xFFFFFFFF)        /*!<  */

/********************  Bits definition for SYSCON_PID5 register  ******************/
#define SYSCON_PID5_INFO                         ((uint32_t)0xFFFFFFFF)        /*!<  */

/********************  Bits definition for SYSCON_PID6 register  ******************/
#define SYSCON_PID6_INFO                         ((uint32_t)0xFFFFFFFF)        /*!<  */

/********************  Bits definition for SYSCON_PID7 register  ******************/
#define SYSCON_PID7_INFO                         ((uint32_t)0xFFFFFFFF)        /*!<  */

/******************************************************************************/
/*                                                                            */
/*                      Analog MIX Function (ANAMIX)                     */
/*                                                                            */
/******************************************************************************/
/********************  Bits definition for ANAMIX_VDDLVDCTRL register  ******************/
#define ANAMIX_VDDLVDCTRL_EN                     ((uint32_t)0x00000001)        /*!<  */
#define ANAMIX_VDDLVDCTRL_TRIP                   ((uint32_t)0x0000000E)        /*!<  */
#define ANAMIX_VDDLVDCTRL_2V0                    ((uint32_t)0x00000000)        /*!<  */
#define ANAMIX_VDDLVDCTRL_1V7                    ((uint32_t)0x00000002)        /*!<  */
#define ANAMIX_VDDLVDCTRL_2V2                    ((uint32_t)0x00000004)        /*!<  */
#define ANAMIX_VDDLVDCTRL_2V5                    ((uint32_t)0x00000006)        /*!<  */
#define ANAMIX_VDDLVDCTRL_2V75                   ((uint32_t)0x00000008)        /*!<  */
#define ANAMIX_VDDLVDCTRL_3V0                    ((uint32_t)0x0000000A)        /*!<  */
#define ANAMIX_VDDLVDCTRL_3V5                    ((uint32_t)0x0000000C)        /*!<  */
#define ANAMIX_VDDLVDCTRL_4V0                    ((uint32_t)0x0000000E)        /*!<  */

/******************************************************************************/
/********************  Bits definition for ANAMIX_VDDLVDCTRL register  ******************/
#define ANAMIX_LDOLVDCTRL_TRIP                   ((uint32_t)0x00000007)        /*!<  */
#define ANAMIX_LDOLVDCTRL_1V35                   ((uint32_t)0x00000001)        /*!<  */
#define ANAMIX_LDOLVDCTRL_1V4                    ((uint32_t)0x00000002)        /*!<  */
#define ANAMIX_LDOLVDCTRL_1V45                   ((uint32_t)0x00000004)        /*!<  */

/******************************************************************************/
/********************  Bits definition for ANAMIX_EOSCCON1 register  ******************/
#define ANAMIX_EOSCCON1_EOSCEN                    ((uint32_t)0x00000001)        /*!<  */
#define ANAMIX_EOSCCON1_AUTOAMP                   ((uint32_t)0x00000002)        /*!<  */
#define ANAMIX_EOSCCON1_EXCLKEN                   ((uint32_t)0x00000004)        /*!<  */
#define ANAMIX_EOSCCON1_EOSCRANG                  ((uint32_t)0x00000010)        /*!<  */
#define ANAMIX_EOSCCON1_EOSCDEGLITCH              ((uint32_t)0x00000300)        /*!<  */
#define ANAMIX_EOSCCON1_EOSCDEGLITCH_4NS          ((uint32_t)0x00000000)        /*!<  */
#define ANAMIX_EOSCCON1_EOSCDEGLITCH_6NS          ((uint32_t)0x00000100)        /*!<  */
#define ANAMIX_EOSCCON1_EOSCDEGLITCH_8NS          ((uint32_t)0x00000200)        /*!<  */
#define ANAMIX_EOSCCON1_EOSCDEGLITCH_10NS         ((uint32_t)0x00000300)        /*!<  */
#define ANAMIX_EOSCCON1_EOSCDEGLITCH_BYPASSEN     ((uint32_t)0x00000400)        /*!<  */
#define ANAMIX_EOSCCON1_EOSCWORK_READY            ((uint32_t)0x80000000)        /*!<  */

/******************************************************************************/
/********************  Bits definition for ANAMIX_EOSCCON2 register  ******************/
#define ANAMIX_EOSCCON2_EOSCDRIVE                 ((uint32_t)0x00000007)        /*!<  */
#define ANAMIX_EOSCCON2_EOSCDRIVEX1               ((uint32_t)0x00000000)        /*!<  */
#define ANAMIX_EOSCCON2_EOSCDRIVEX1P5             ((uint32_t)0x00000001)        /*!<  */
#define ANAMIX_EOSCCON2_EOSCDRIVEX2               ((uint32_t)0x00000002)        /*!<  */
#define ANAMIX_EOSCCON2_EOSCDRIVEX2P5             ((uint32_t)0x00000003)        /*!<  */
#define ANAMIX_EOSCCON2_EOSCDRIVEX3               ((uint32_t)0x00000004)        /*!<  */
#define ANAMIX_EOSCCON2_EOSCDRIVEX3P5             ((uint32_t)0x00000005)        /*!<  */
#define ANAMIX_EOSCCON2_EOSCDRIVEX4               ((uint32_t)0x00000006)        /*!<  */
#define ANAMIX_EOSCCON2_EOSCDRIVEX4P5             ((uint32_t)0x00000007)        /*!<  */
#define ANAMIX_EOSCCON2_EOSCLOADCAP               ((uint32_t)0x00000070)        /*!<  */
#define ANAMIX_EOSCCON2_EOSCLOADCAP_9PF           ((uint32_t)0x00000000)        /*!<  */
#define ANAMIX_EOSCCON2_EOSCLOADCAP_12PF          ((uint32_t)0x00000010)        /*!<  */
#define ANAMIX_EOSCCON2_EOSCLOADCAP_15PF          ((uint32_t)0x00000020)        /*!<  */
#define ANAMIX_EOSCCON2_EOSCLOADCAP_18PF          ((uint32_t)0x00000030)        /*!<  */
#define ANAMIX_EOSCCON2_EOSCLOADCAP_21PF          ((uint32_t)0x00000040)        /*!<  */
#define ANAMIX_EOSCCON2_EOSCLOADCAP_24PF          ((uint32_t)0x00000050)        /*!<  */
#define ANAMIX_EOSCCON2_EOSCLOADCAP_27PF          ((uint32_t)0x00000060)        /*!<  */
#define ANAMIX_EOSCCON2_EOSCLOADCAP_30PF          ((uint32_t)0x00000070)        /*!<  */
#define ANAMIX_EOSCCON2_EOSCFBRES                 ((uint32_t)0x00000300)        /*!<  */
#define ANAMIX_EOSCCON2_EOSCFBRES_1100K           ((uint32_t)0x00000000)        /*!<  */
#define ANAMIX_EOSCCON2_EOSCFBRES_800K            ((uint32_t)0x00000100)        /*!<  */
#define ANAMIX_EOSCCON2_EOSCFBRES_500K            ((uint32_t)0x00000200)        /*!<  */
#define ANAMIX_EOSCCON2_EOSCFBRES_220K            ((uint32_t)0x00000300)        /*!<  */

/******************************************************************************/
/********************  Bits definition for ANAMIX_IOSC24MCON register  ******************/
#define ANAMIX_IOSC24MCON_IOSCEN                 ((uint32_t)0x00000001)        /*!<  */

/******************************************************************************/

/********************  Bits definition for ANAMIX_IOSC32KCON register  ******************/
#define ANAMIX_IOSC32KCON_IOSCEN                 ((uint32_t)0x00000001)        /*!<  */

/******************************************************************************/

/********************  Bits definition for ANAMIX_FDCON register  ******************/
#define ANAMIX_FDCON_FDEN                        ((uint32_t)0x00000001)        /*!<  */

/******************************************************************************/
/********************  Bits definition for ANAMIX_DEGLITCHCON register  ******************/
#define ANAMIX_DEGLITCHCON_COMP0                 ((uint32_t)0x00000003)        /*!<  */
#define ANAMIX_DEGLITCHCON_COMP0_1US             ((uint32_t)0x00000000)        /*!<  */
#define ANAMIX_DEGLITCHCON_COMP0_2US             ((uint32_t)0x00000001)        /*!<  */
#define ANAMIX_DEGLITCHCON_COMP0_3US             ((uint32_t)0x00000002)        /*!<  */
#define ANAMIX_DEGLITCHCON_COMP0_4US             ((uint32_t)0x00000003)        /*!<  */
#define ANAMIX_DEGLITCHCON_COMP1                 ((uint32_t)0x0000000C)        /*!<  */
#define ANAMIX_DEGLITCHCON_COMP1_1US             ((uint32_t)0x00000000)        /*!<  */
#define ANAMIX_DEGLITCHCON_COMP1_2US             ((uint32_t)0x00000004)        /*!<  */
#define ANAMIX_DEGLITCHCON_COMP1_3US             ((uint32_t)0x00000008)        /*!<  */
#define ANAMIX_DEGLITCHCON_COMP1_4US             ((uint32_t)0x0000000C)        /*!<  */
#define ANAMIX_DEGLITCHCON_PA                    ((uint32_t)0x00000030)        /*!<  */
#define ANAMIX_DEGLITCHCON_PA_1US                ((uint32_t)0x00000000)        /*!<  */
#define ANAMIX_DEGLITCHCON_PA_2US                ((uint32_t)0x00000010)        /*!<  */
#define ANAMIX_DEGLITCHCON_PA_3US                ((uint32_t)0x00000020)        /*!<  */
#define ANAMIX_DEGLITCHCON_PA_4US                ((uint32_t)0x00000030)        /*!<  */
#define ANAMIX_DEGLITCHCON_PB                    ((uint32_t)0x000000C0)        /*!<  */
#define ANAMIX_DEGLITCHCON_PB_1US                ((uint32_t)0x00000000)        /*!<  */
#define ANAMIX_DEGLITCHCON_PB_2US                ((uint32_t)0x00000040)        /*!<  */
#define ANAMIX_DEGLITCHCON_PB_3US                ((uint32_t)0x00000080)        /*!<  */
#define ANAMIX_DEGLITCHCON_PB_4US                ((uint32_t)0x000000C0)        /*!<  */
#define ANAMIX_DEGLITCHCON_PF                    ((uint32_t)0x00000300)        /*!<  */
#define ANAMIX_DEGLITCHCON_PF_1US                ((uint32_t)0x00000000)        /*!<  */
#define ANAMIX_DEGLITCHCON_PF_2US                ((uint32_t)0x00000100)        /*!<  */
#define ANAMIX_DEGLITCHCON_PF_3US                ((uint32_t)0x00000200)        /*!<  */
#define ANAMIX_DEGLITCHCON_PF_4US                ((uint32_t)0x00000300)        /*!<  */

/******************************************************************************/
/********************  Bits definition for ANAMIX_HSINKCON register  ******************/
#define ANAMIX_HSINKCON_COM0                     ((uint32_t)0x00000001)        /*!<  */
#define ANAMIX_HSINKCON_COM1                     ((uint32_t)0x00000002)        /*!<  */
#define ANAMIX_HSINKCON_COM2                     ((uint32_t)0x00000004)        /*!<  */
#define ANAMIX_HSINKCON_COM3                     ((uint32_t)0x00000008)        /*!<  */

/********************  Bits definition for ANAMIX_MCODIVCON register  ******************/
#define ANAMIX_MCODIVCON                         ((uint32_t)0x00000007)        /*!<  */
#define ANAMIX_MCODIVCON_1DIV                    ((uint32_t)0x00000000)        /*!<  */
#define ANAMIX_MCODIVCON_2DIV                    ((uint32_t)0x00000001)        /*!<  */
#define ANAMIX_MCODIVCON_4DIV                    ((uint32_t)0x00000002)        /*!<  */
#define ANAMIX_MCODIVCON_8DIV                    ((uint32_t)0x00000003)        /*!<  */
#define ANAMIX_MCODIVCON_16DIV                   ((uint32_t)0x00000004)        /*!<  */

/******************************************************************************/
/*                                                                            */
/*                       General Purpose IOs (GPIO)                           */
/*                                                                            */
/******************************************************************************/
/******************************************************************************/
/*!<******************  Bit definition for GPIO_DATA register  *******************/
#define GPIO_DATA_DATA0                        ((uint16_t)0x0001)               /*!< Port input data, bit 0 */
#define GPIO_DATA_DATA1                        ((uint16_t)0x0002)               /*!< Port input data, bit 1 */
#define GPIO_DATA_DATA2                        ((uint16_t)0x0004)               /*!< Port input data, bit 2 */
#define GPIO_DATA_DATA3                        ((uint16_t)0x0008)               /*!< Port input data, bit 3 */
#define GPIO_DATA_DATA4                        ((uint16_t)0x0010)               /*!< Port input data, bit 4 */
#define GPIO_DATA_DATA5                        ((uint16_t)0x0020)               /*!< Port input data, bit 5 */
#define GPIO_DATA_DATA6                        ((uint16_t)0x0040)               /*!< Port input data, bit 6 */
#define GPIO_DATA_DATA7                        ((uint16_t)0x0080)               /*!< Port input data, bit 7 */
#define GPIO_DATA_DATA8                        ((uint16_t)0x0100)               /*!< Port input data, bit 8 */
#define GPIO_DATA_DATA9                        ((uint16_t)0x0200)               /*!< Port input data, bit 9 */
#define GPIO_DATA_DATA10                       ((uint16_t)0x0400)               /*!< Port input data, bit 10 */
#define GPIO_DATA_DATA11                       ((uint16_t)0x0800)               /*!< Port input data, bit 11 */
#define GPIO_DATA_DATA12                       ((uint16_t)0x1000)               /*!< Port input data, bit 12 */
#define GPIO_DATA_DATA13                       ((uint16_t)0x2000)               /*!< Port input data, bit 13 */
#define GPIO_DATA_DATA14                       ((uint16_t)0x4000)               /*!< Port input data, bit 14 */
#define GPIO_DATA_DATA15                       ((uint16_t)0x8000)               /*!< Port input data, bit 15 */

/*******************  Bit definition for GPIO_DATAOUT register  *******************/
#define GPIO_DATAOUT_DATAOUT0                        ((uint16_t)0x0001)         /*!< Port output data, bit 0 */
#define GPIO_DATAOUT_DATAOUT1                        ((uint16_t)0x0002)         /*!< Port output data, bit 1 */
#define GPIO_DATAOUT_DATAOUT2                        ((uint16_t)0x0004)         /*!< Port output data, bit 2 */
#define GPIO_DATAOUT_DATAOUT3                        ((uint16_t)0x0008)         /*!< Port output data, bit 3 */
#define GPIO_DATAOUT_DATAOUT4                        ((uint16_t)0x0010)         /*!< Port output data, bit 4 */
#define GPIO_DATAOUT_DATAOUT5                        ((uint16_t)0x0020)         /*!< Port output data, bit 5 */
#define GPIO_DATAOUT_DATAOUT6                        ((uint16_t)0x0040)         /*!< Port output data, bit 6 */
#define GPIO_DATAOUT_DATAOUT7                        ((uint16_t)0x0080)         /*!< Port output data, bit 7 */
#define GPIO_DATAOUT_DATAOUT8                        ((uint16_t)0x0100)         /*!< Port output data, bit 8 */
#define GPIO_DATAOUT_DATAOUT9                        ((uint16_t)0x0200)         /*!< Port output data, bit 9 */
#define GPIO_DATAOUT_DATAOUT10                       ((uint16_t)0x0400)         /*!< Port output data, bit 10 */
#define GPIO_DATAOUT_DATAOUT11                       ((uint16_t)0x0800)         /*!< Port output data, bit 11 */
#define GPIO_DATAOUT_DATAOUT12                       ((uint16_t)0x1000)         /*!< Port output data, bit 12 */
#define GPIO_DATAOUT_DATAOUT13                       ((uint16_t)0x2000)         /*!< Port output data, bit 13 */
#define GPIO_DATAOUT_DATAOUT14                       ((uint16_t)0x4000)         /*!< Port output data, bit 14 */
#define GPIO_DATAOUT_DATAOUT15                       ((uint16_t)0x8000)         /*!< Port output data, bit 15 */

/*******************  Bit definition for GPIO_OES register  *******************/
#define GPIO_OES_OES0                        ((uint16_t)0x0001)                 /*!< Port output enable bit set, bit 0 */
#define GPIO_OES_OES1                        ((uint16_t)0x0002)                 /*!< Port output enable bit set, bit 1 */
#define GPIO_OES_OES2                        ((uint16_t)0x0004)                 /*!< Port output enable bit set, bit 2 */
#define GPIO_OES_OES3                        ((uint16_t)0x0008)                 /*!< Port output enable bit set, bit 3 */
#define GPIO_OES_OES4                        ((uint16_t)0x0010)                 /*!< Port output enable bit set, bit 4 */
#define GPIO_OES_OES5                        ((uint16_t)0x0020)                 /*!< Port output enable bit set, bit 5 */
#define GPIO_OES_OES6                        ((uint16_t)0x0040)                 /*!< Port output enable bit set, bit 6 */
#define GPIO_OES_OES7                        ((uint16_t)0x0080)                 /*!< Port output enable bit set, bit 7 */
#define GPIO_OES_OES8                        ((uint16_t)0x0100)                 /*!< Port output enable bit set, bit 8 */
#define GPIO_OES_OES9                        ((uint16_t)0x0200)                 /*!< Port output enable bit set, bit 9 */
#define GPIO_OES_OES10                       ((uint16_t)0x0400)                 /*!< Port output enable bit set, bit 10 */
#define GPIO_OES_OES11                       ((uint16_t)0x0800)                 /*!< Port output enable bit set, bit 11 */
#define GPIO_OES_OES12                       ((uint16_t)0x1000)                 /*!< Port output enable bit set, bit 12 */
#define GPIO_OES_OES13                       ((uint16_t)0x2000)                 /*!< Port output enable bit set, bit 13 */
#define GPIO_OES_OES14                       ((uint16_t)0x4000)                 /*!< Port output enable bit set, bit 14 */
#define GPIO_OES_OES15                       ((uint16_t)0x8000)                 /*!< Port output enable bit set, bit 15 */

/*******************  Bit definition for GPIO_OES register  *******************/
#define GPIO_OEC_OEC0                        ((uint16_t)0x0001)                 /*!< Port output enable bit reset, bit 0 */
#define GPIO_OEC_OEC1                        ((uint16_t)0x0002)                 /*!< Port output enable bit reset, bit 1 */
#define GPIO_OEC_OEC2                        ((uint16_t)0x0004)                 /*!< Port output enable bit reset, bit 2 */
#define GPIO_OEC_OEC3                        ((uint16_t)0x0008)                 /*!< Port output enable bit reset, bit 3 */
#define GPIO_OEC_OEC4                        ((uint16_t)0x0010)                 /*!< Port output enable bit reset, bit 4 */
#define GPIO_OEC_OEC5                        ((uint16_t)0x0020)                 /*!< Port output enable bit reset, bit 5 */
#define GPIO_OEC_OEC6                        ((uint16_t)0x0040)                 /*!< Port output enable bit reset, bit 6 */
#define GPIO_OEC_OEC7                        ((uint16_t)0x0080)                 /*!< Port output enable bit reset, bit 7 */
#define GPIO_OEC_OEC8                        ((uint16_t)0x0100)                 /*!< Port output enable bit reset, bit 8 */
#define GPIO_OEC_OEC9                        ((uint16_t)0x0200)                 /*!< Port output enable bit reset, bit 9 */
#define GPIO_OEC_OEC10                       ((uint16_t)0x0400)                 /*!< Port output enable bit reset, bit 10 */
#define GPIO_OEC_OEC11                       ((uint16_t)0x0800)                 /*!< Port output enable bit reset, bit 11 */
#define GPIO_OEC_OEC12                       ((uint16_t)0x1000)                 /*!< Port output enable bit reset, bit 12 */
#define GPIO_OEC_OEC13                       ((uint16_t)0x2000)                 /*!< Port output enable bit reset, bit 13 */
#define GPIO_OEC_OEC14                       ((uint16_t)0x4000)                 /*!< Port output enable bit reset, bit 14 */
#define GPIO_OEC_OEC15                       ((uint16_t)0x8000)                 /*!< Port output enable bit reset, bit 15 */

/****************** Bit definition for GPIO_AFS1 register  ********************/
#define GPIO_AFS1_AFS0            ((uint32_t)0x0000000F)
#define GPIO_AFS1_AFS1            ((uint32_t)0x000000F0)
#define GPIO_AFS1_AFS2            ((uint32_t)0x00000F00)
#define GPIO_AFS1_AFS3            ((uint32_t)0x0000F000)
#define GPIO_AFS1_AFS4            ((uint32_t)0x000F0000)
#define GPIO_AFS1_AFS5            ((uint32_t)0x00F00000)
#define GPIO_AFS1_AFS6            ((uint32_t)0x0F000000)
#define GPIO_AFS1_AFS7            ((uint32_t)0xF0000000)

/****************** Bit definition for GPIO_AFS2 register  ********************/
#define GPIO_AFS2_AFS0            ((uint32_t)0x0000000F)
#define GPIO_AFS2_AFS1            ((uint32_t)0x000000F0)
#define GPIO_AFS2_AFS2            ((uint32_t)0x00000F00)
#define GPIO_AFS2_AFS3            ((uint32_t)0x0000F000)
#define GPIO_AFS2_AFS4            ((uint32_t)0x000F0000)
#define GPIO_AFS2_AFS5            ((uint32_t)0x00F00000)
#define GPIO_AFS2_AFS6            ((uint32_t)0x0F000000)
#define GPIO_AFS2_AFS7            ((uint32_t)0xF0000000)



/*******************  Bit definition for GPIO_AFC register  *******************/
#define GPIO_AFC_AFC0                        ((uint16_t)0x0001)                 /*!< Port alternate function bit reset, bit 0 */
#define GPIO_AFC_AFC1                        ((uint16_t)0x0002)                 /*!< Port alternate function bit reset, bit 1 */
#define GPIO_AFC_AFC2                        ((uint16_t)0x0004)                 /*!< Port alternate function bit reset, bit 2 */
#define GPIO_AFC_AFC3                        ((uint16_t)0x0008)                 /*!< Port alternate function bit reset, bit 3 */
#define GPIO_AFC_AFC4                        ((uint16_t)0x0010)                 /*!< Port alternate function bit reset, bit 4 */
#define GPIO_AFC_AFC5                        ((uint16_t)0x0020)                 /*!< Port alternate function bit reset, bit 5 */
#define GPIO_AFC_AFC6                        ((uint16_t)0x0040)                 /*!< Port alternate function bit reset, bit 6 */
#define GPIO_AFC_AFC7                        ((uint16_t)0x0080)                 /*!< Port alternate function bit reset, bit 7 */
#define GPIO_AFC_AFC8                        ((uint16_t)0x0100)                 /*!< Port alternate function bit reset, bit 8 */
#define GPIO_AFC_AFC9                        ((uint16_t)0x0200)                 /*!< Port alternate function bit reset, bit 9 */
#define GPIO_AFC_AFC10                       ((uint16_t)0x0400)                 /*!< Port alternate function bit reset, bit 10 */
#define GPIO_AFC_AFC11                       ((uint16_t)0x0800)                 /*!< Port alternate function bit reset, bit 11 */
#define GPIO_AFC_AFC12                       ((uint16_t)0x1000)                 /*!< Port alternate function bit reset, bit 12 */
#define GPIO_AFC_AFC13                       ((uint16_t)0x2000)                 /*!< Port alternate function bit reset, bit 13 */
#define GPIO_AFC_AFC14                       ((uint16_t)0x4000)                 /*!< Port alternate function bit reset, bit 14 */
#define GPIO_AFC_AFC15                       ((uint16_t)0x8000)                 /*!< Port alternate function bit reset, bit 15 */


/*******************  Bit definition for GPIO_IES register  *******************/                                       
#define GPIO_IES_IES0                        ((uint16_t)0x0001)                 /*!< Port interrupt enable bit set, bit 0 */   
#define GPIO_IES_IES1                        ((uint16_t)0x0002)                 /*!< Port interrupt enable bit set, bit 1 */   
#define GPIO_IES_IES2                        ((uint16_t)0x0004)                 /*!< Port interrupt enable bit set, bit 2 */   
#define GPIO_IES_IES3                        ((uint16_t)0x0008)                 /*!< Port interrupt enable bit set, bit 3 */   
#define GPIO_IES_IES4                        ((uint16_t)0x0010)                 /*!< Port interrupt enable bit set, bit 4 */   
#define GPIO_IES_IES5                        ((uint16_t)0x0020)                 /*!< Port interrupt enable bit set, bit 5 */   
#define GPIO_IES_IES6                        ((uint16_t)0x0040)                 /*!< Port interrupt enable bit set, bit 6 */   
#define GPIO_IES_IES7                        ((uint16_t)0x0080)                 /*!< Port interrupt enable bit set, bit 7 */   
#define GPIO_IES_IES8                        ((uint16_t)0x0100)                 /*!< Port interrupt enable bit set, bit 8 */   
#define GPIO_IES_IES9                        ((uint16_t)0x0200)                 /*!< Port interrupt enable bit set, bit 9 */   
#define GPIO_IES_IES10                       ((uint16_t)0x0400)                 /*!< Port interrupt enable bit set, bit 10 */  
#define GPIO_IES_IES11                       ((uint16_t)0x0800)                 /*!< Port interrupt enable bit set, bit 11 */  
#define GPIO_IES_IES12                       ((uint16_t)0x1000)                 /*!< Port interrupt enable bit set, bit 12 */  
#define GPIO_IES_IES13                       ((uint16_t)0x2000)                 /*!< Port interrupt enable bit set, bit 13 */  
#define GPIO_IES_IES14                       ((uint16_t)0x4000)                 /*!< Port interrupt enable bit set, bit 14 */  
#define GPIO_IES_IES15                       ((uint16_t)0x8000)                 /*!< Port interrupt enable bit set, bit 15 */  
                                                                                                                            
/*******************  Bit definition for GPIO_IES register  *******************/                                       
#define GPIO_IEC_IEC0                        ((uint16_t)0x0001)                 /*!< Port interrupt enable bit reset, bit 0 */ 
#define GPIO_IEC_IEC1                        ((uint16_t)0x0002)                 /*!< Port interrupt enable bit reset, bit 1 */ 
#define GPIO_IEC_IEC2                        ((uint16_t)0x0004)                 /*!< Port interrupt enable bit reset, bit 2 */ 
#define GPIO_IEC_IEC3                        ((uint16_t)0x0008)                 /*!< Port interrupt enable bit reset, bit 3 */ 
#define GPIO_IEC_IEC4                        ((uint16_t)0x0010)                 /*!< Port interrupt enable bit reset, bit 4 */ 
#define GPIO_IEC_IEC5                        ((uint16_t)0x0020)                 /*!< Port interrupt enable bit reset, bit 5 */ 
#define GPIO_IEC_IEC6                        ((uint16_t)0x0040)                 /*!< Port interrupt enable bit reset, bit 6 */ 
#define GPIO_IEC_IEC7                        ((uint16_t)0x0080)                 /*!< Port interrupt enable bit reset, bit 7 */ 
#define GPIO_IEC_IEC8                        ((uint16_t)0x0100)                 /*!< Port interrupt enable bit reset, bit 8 */ 
#define GPIO_IEC_IEC9                        ((uint16_t)0x0200)                 /*!< Port interrupt enable bit reset, bit 9 */ 
#define GPIO_IEC_IEC10                       ((uint16_t)0x0400)                 /*!< Port interrupt enable bit reset, bit 10 */
#define GPIO_IEC_IEC11                       ((uint16_t)0x0800)                 /*!< Port interrupt enable bit reset, bit 11 */
#define GPIO_IEC_IEC12                       ((uint16_t)0x1000)                 /*!< Port interrupt enable bit reset, bit 12 */
#define GPIO_IEC_IEC13                       ((uint16_t)0x2000)                 /*!< Port interrupt enable bit reset, bit 13 */
#define GPIO_IEC_IEC14                       ((uint16_t)0x4000)                 /*!< Port interrupt enable bit reset, bit 14 */
#define GPIO_IEC_IEC15                       ((uint16_t)0x8000)                 /*!< Port interrupt enable bit reset, bit 15 */

/*******************  Bit definition for GPIO_ITS0 register  *******************/                                           
#define GPIO_ITS0_ITS0                        ((uint16_t)0x0001)                /*!< Port interrupt type0 bit set, bit 0 */    
#define GPIO_ITS0_ITS1                        ((uint16_t)0x0002)                /*!< Port interrupt type0 bit set, bit 1 */    
#define GPIO_ITS0_ITS2                        ((uint16_t)0x0004)                /*!< Port interrupt type0 bit set, bit 2 */    
#define GPIO_ITS0_ITS3                        ((uint16_t)0x0008)                /*!< Port interrupt type0 bit set, bit 3 */    
#define GPIO_ITS0_ITS4                        ((uint16_t)0x0010)                /*!< Port interrupt type0 bit set, bit 4 */    
#define GPIO_ITS0_ITS5                        ((uint16_t)0x0020)                /*!< Port interrupt type0 bit set, bit 5 */    
#define GPIO_ITS0_ITS6                        ((uint16_t)0x0040)                /*!< Port interrupt type0 bit set, bit 6 */    
#define GPIO_ITS0_ITS7                        ((uint16_t)0x0080)                /*!< Port interrupt type0 bit set, bit 7 */    
#define GPIO_ITS0_ITS8                        ((uint16_t)0x0100)                /*!< Port interrupt type0 bit set, bit 8 */    
#define GPIO_ITS0_ITS9                        ((uint16_t)0x0200)                /*!< Port interrupt type0 bit set, bit 9 */    
#define GPIO_ITS0_ITS10                       ((uint16_t)0x0400)                /*!< Port interrupt type0 bit set, bit 10 */   
#define GPIO_ITS0_ITS11                       ((uint16_t)0x0800)                /*!< Port interrupt type0 bit set, bit 11 */   
#define GPIO_ITS0_ITS12                       ((uint16_t)0x1000)                /*!< Port interrupt type0 bit set, bit 12 */   
#define GPIO_ITS0_ITS13                       ((uint16_t)0x2000)                /*!< Port interrupt type0 bit set, bit 13 */   
#define GPIO_ITS0_ITS14                       ((uint16_t)0x4000)                /*!< Port interrupt type0 bit set, bit 14 */   
#define GPIO_ITS0_ITS15                       ((uint16_t)0x8000)                /*!< Port interrupt type0 bit set, bit 15 */   
                                                                                                                           
/*******************  Bit definition for GPIO_ITC0 register  *******************/                                           
#define GPIO_ITC0_ITC0                        ((uint16_t)0x0001)                /*!< Port interrupt type0 bit reset, bit 0 */  
#define GPIO_ITC0_ITC1                        ((uint16_t)0x0002)                /*!< Port interrupt type0 bit reset, bit 1 */  
#define GPIO_ITC0_ITC2                        ((uint16_t)0x0004)                /*!< Port interrupt type0 bit reset, bit 2 */  
#define GPIO_ITC0_ITC3                        ((uint16_t)0x0008)                /*!< Port interrupt type0 bit reset, bit 3 */  
#define GPIO_ITC0_ITC4                        ((uint16_t)0x0010)                /*!< Port interrupt type0 bit reset, bit 4 */  
#define GPIO_ITC0_ITC5                        ((uint16_t)0x0020)                /*!< Port interrupt type0 bit reset, bit 5 */  
#define GPIO_ITC0_ITC6                        ((uint16_t)0x0040)                /*!< Port interrupt type0 bit reset, bit 6 */  
#define GPIO_ITC0_ITC7                        ((uint16_t)0x0080)                /*!< Port interrupt type0 bit reset, bit 7 */  
#define GPIO_ITC0_ITC8                        ((uint16_t)0x0100)                /*!< Port interrupt type0 bit reset, bit 8 */  
#define GPIO_ITC0_ITC9                        ((uint16_t)0x0200)                /*!< Port interrupt type0 bit reset, bit 9 */  
#define GPIO_ITC0_ITC10                       ((uint16_t)0x0400)                /*!< Port interrupt type0 bit reset, bit 10 */ 
#define GPIO_ITC0_ITC11                       ((uint16_t)0x0800)                /*!< Port interrupt type0 bit reset, bit 11 */ 
#define GPIO_ITC0_ITC12                       ((uint16_t)0x1000)                /*!< Port interrupt type0 bit reset, bit 12 */ 
#define GPIO_ITC0_ITC13                       ((uint16_t)0x2000)                /*!< Port interrupt type0 bit reset, bit 13 */ 
#define GPIO_ITC0_ITC14                       ((uint16_t)0x4000)                /*!< Port interrupt type0 bit reset, bit 14 */ 
#define GPIO_ITC0_ITC15                       ((uint16_t)0x8000)                /*!< Port interrupt type0 bit reset, bit 15 */ 

/*******************  Bit definition for GPIO_ITS1 register  *******************/                                         
#define GPIO_ITS1_ITS0                        ((uint16_t)0x0001)                /*!< Port interrupt type1 bit set, bit 0 */    
#define GPIO_ITS1_ITS1                        ((uint16_t)0x0002)                /*!< Port interrupt type1 bit set, bit 1 */    
#define GPIO_ITS1_ITS2                        ((uint16_t)0x0004)                /*!< Port interrupt type1 bit set, bit 2 */    
#define GPIO_ITS1_ITS3                        ((uint16_t)0x0008)                /*!< Port interrupt type1 bit set, bit 3 */    
#define GPIO_ITS1_ITS4                        ((uint16_t)0x0010)                /*!< Port interrupt type1 bit set, bit 4 */    
#define GPIO_ITS1_ITS5                        ((uint16_t)0x0020)                /*!< Port interrupt type1 bit set, bit 5 */    
#define GPIO_ITS1_ITS6                        ((uint16_t)0x0040)                /*!< Port interrupt type1 bit set, bit 6 */    
#define GPIO_ITS1_ITS7                        ((uint16_t)0x0080)                /*!< Port interrupt type1 bit set, bit 7 */    
#define GPIO_ITS1_ITS8                        ((uint16_t)0x0100)                /*!< Port interrupt type1 bit set, bit 8 */    
#define GPIO_ITS1_ITS9                        ((uint16_t)0x0200)                /*!< Port interrupt type1 bit set, bit 9 */    
#define GPIO_ITS1_ITS10                       ((uint16_t)0x0400)                /*!< Port interrupt type1 bit set, bit 10 */   
#define GPIO_ITS1_ITS11                       ((uint16_t)0x0800)                /*!< Port interrupt type1 bit set, bit 11 */   
#define GPIO_ITS1_ITS12                       ((uint16_t)0x1000)                /*!< Port interrupt type1 bit set, bit 12 */   
#define GPIO_ITS1_ITS13                       ((uint16_t)0x2000)                /*!< Port interrupt type1 bit set, bit 13 */   
#define GPIO_ITS1_ITS14                       ((uint16_t)0x4000)                /*!< Port interrupt type1 bit set, bit 14 */   
#define GPIO_ITS1_ITS15                       ((uint16_t)0x8000)                /*!< Port interrupt type1 bit set, bit 15 */   
                                                                                                                          
/*******************  Bit definition for GPIO_ITC1 register  *******************/                                         
#define GPIO_ITC1_ITC0                        ((uint16_t)0x0001)                /*!< Port interrupt type1 bit reset, bit 0 */  
#define GPIO_ITC1_ITC1                        ((uint16_t)0x0002)                /*!< Port interrupt type1 bit reset, bit 1 */  
#define GPIO_ITC1_ITC2                        ((uint16_t)0x0004)                /*!< Port interrupt type1 bit reset, bit 2 */  
#define GPIO_ITC1_ITC3                        ((uint16_t)0x0008)                /*!< Port interrupt type1 bit reset, bit 3 */  
#define GPIO_ITC1_ITC4                        ((uint16_t)0x0010)                /*!< Port interrupt type1 bit reset, bit 4 */  
#define GPIO_ITC1_ITC5                        ((uint16_t)0x0020)                /*!< Port interrupt type1 bit reset, bit 5 */  
#define GPIO_ITC1_ITC6                        ((uint16_t)0x0040)                /*!< Port interrupt type1 bit reset, bit 6 */  
#define GPIO_ITC1_ITC7                        ((uint16_t)0x0080)                /*!< Port interrupt type1 bit reset, bit 7 */  
#define GPIO_ITC1_ITC8                        ((uint16_t)0x0100)                /*!< Port interrupt type1 bit reset, bit 8 */  
#define GPIO_ITC1_ITC9                        ((uint16_t)0x0200)                /*!< Port interrupt type1 bit reset, bit 9 */  
#define GPIO_ITC1_ITC10                       ((uint16_t)0x0400)                /*!< Port interrupt type1 bit reset, bit 10 */ 
#define GPIO_ITC1_ITC11                       ((uint16_t)0x0800)                /*!< Port interrupt type1 bit reset, bit 11 */ 
#define GPIO_ITC1_ITC12                       ((uint16_t)0x1000)                /*!< Port interrupt type1 bit reset, bit 12 */ 
#define GPIO_ITC1_ITC13                       ((uint16_t)0x2000)                /*!< Port interrupt type1 bit reset, bit 13 */ 
#define GPIO_ITC1_ITC14                       ((uint16_t)0x4000)                /*!< Port interrupt type1 bit reset, bit 14 */ 
#define GPIO_ITC1_ITC15                       ((uint16_t)0x8000)                /*!< Port interrupt type1 bit reset, bit 15 */ 

/*******************  Bit definition for GPIO_PLS register  *******************/                                         
#define GPIO_PLS_PLS0                        ((uint16_t)0x0001)                 /*!< Port interrupt polarity bit set, bit 0 */    
#define GPIO_PLS_PLS1                        ((uint16_t)0x0002)                 /*!< Port interrupt polarity bit set, bit 1 */    
#define GPIO_PLS_PLS2                        ((uint16_t)0x0004)                 /*!< Port interrupt polarity bit set, bit 2 */    
#define GPIO_PLS_PLS3                        ((uint16_t)0x0008)                 /*!< Port interrupt polarity bit set, bit 3 */    
#define GPIO_PLS_PLS4                        ((uint16_t)0x0010)                 /*!< Port interrupt polarity bit set, bit 4 */    
#define GPIO_PLS_PLS5                        ((uint16_t)0x0020)                 /*!< Port interrupt polarity bit set, bit 5 */    
#define GPIO_PLS_PLS6                        ((uint16_t)0x0040)                 /*!< Port interrupt polarity bit set, bit 6 */    
#define GPIO_PLS_PLS7                        ((uint16_t)0x0080)                 /*!< Port interrupt polarity bit set, bit 7 */    
#define GPIO_PLS_PLS8                        ((uint16_t)0x0100)                 /*!< Port interrupt polarity bit set, bit 8 */    
#define GPIO_PLS_PLS9                        ((uint16_t)0x0200)                 /*!< Port interrupt polarity bit set, bit 9 */    
#define GPIO_PLS_PLS10                       ((uint16_t)0x0400)                 /*!< Port interrupt polarity bit set, bit 10 */   
#define GPIO_PLS_PLS11                       ((uint16_t)0x0800)                 /*!< Port interrupt polarity bit set, bit 11 */   
#define GPIO_PLS_PLS12                       ((uint16_t)0x1000)                 /*!< Port interrupt polarity bit set, bit 12 */   
#define GPIO_PLS_PLS13                       ((uint16_t)0x2000)                 /*!< Port interrupt polarity bit set, bit 13 */   
#define GPIO_PLS_PLS14                       ((uint16_t)0x4000)                 /*!< Port interrupt polarity bit set, bit 14 */   
#define GPIO_PLS_PLS15                       ((uint16_t)0x8000)                 /*!< Port interrupt polarity bit set, bit 15 */   
                                                                                                                       
/*******************  Bit definition for GPIO_PLC register  *******************/                                         
#define GPIO_PLC_PLC0                        ((uint16_t)0x0001)                 /*!< Port interrupt polarity bit reset, bit 0 */  
#define GPIO_PLC_PLC1                        ((uint16_t)0x0002)                 /*!< Port interrupt polarity bit reset, bit 1 */  
#define GPIO_PLC_PLC2                        ((uint16_t)0x0004)                 /*!< Port interrupt polarity bit reset, bit 2 */  
#define GPIO_PLC_PLC3                        ((uint16_t)0x0008)                 /*!< Port interrupt polarity bit reset, bit 3 */  
#define GPIO_PLC_PLC4                        ((uint16_t)0x0010)                 /*!< Port interrupt polarity bit reset, bit 4 */  
#define GPIO_PLC_PLC5                        ((uint16_t)0x0020)                 /*!< Port interrupt polarity bit reset, bit 5 */  
#define GPIO_PLC_PLC6                        ((uint16_t)0x0040)                 /*!< Port interrupt polarity bit reset, bit 6 */  
#define GPIO_PLC_PLC7                        ((uint16_t)0x0080)                 /*!< Port interrupt polarity bit reset, bit 7 */  
#define GPIO_PLC_PLC8                        ((uint16_t)0x0100)                 /*!< Port interrupt polarity bit reset, bit 8 */  
#define GPIO_PLC_PLC9                        ((uint16_t)0x0200)                 /*!< Port interrupt polarity bit reset, bit 9 */  
#define GPIO_PLC_PLC10                       ((uint16_t)0x0400)                 /*!< Port interrupt polarity bit reset, bit 10 */ 
#define GPIO_PLC_PLC11                       ((uint16_t)0x0800)                 /*!< Port interrupt polarity bit reset, bit 11 */ 
#define GPIO_PLC_PLC12                       ((uint16_t)0x1000)                 /*!< Port interrupt polarity bit reset, bit 12 */ 
#define GPIO_PLC_PLC13                       ((uint16_t)0x2000)                 /*!< Port interrupt polarity bit reset, bit 13 */ 
#define GPIO_PLC_PLC14                       ((uint16_t)0x4000)                 /*!< Port interrupt polarity bit reset, bit 14 */ 
#define GPIO_PLC_PLC15                       ((uint16_t)0x8000)                 /*!< Port interrupt polarity bit reset, bit 15 */ 

/*******************  Bit definition for GPIO_PR register  *******************/                                         
#define GPIO_PR_PR0                        ((uint16_t)0x0001)                   /*!< Port interrupt pending bit set, bit 0 */    
#define GPIO_PR_PR1                        ((uint16_t)0x0002)                   /*!< Port interrupt pending bit set, bit 1 */    
#define GPIO_PR_PR2                        ((uint16_t)0x0004)                   /*!< Port interrupt pending bit set, bit 2 */    
#define GPIO_PR_PR3                        ((uint16_t)0x0008)                   /*!< Port interrupt pending bit set, bit 3 */    
#define GPIO_PR_PR4                        ((uint16_t)0x0010)                   /*!< Port interrupt pending bit set, bit 4 */    
#define GPIO_PR_PR5                        ((uint16_t)0x0020)                   /*!< Port interrupt pending bit set, bit 5 */    
#define GPIO_PR_PR6                        ((uint16_t)0x0040)                   /*!< Port interrupt pending bit set, bit 6 */    
#define GPIO_PR_PR7                        ((uint16_t)0x0080)                   /*!< Port interrupt pending bit set, bit 7 */    
#define GPIO_PR_PR8                        ((uint16_t)0x0100)                   /*!< Port interrupt pending bit set, bit 8 */    
#define GPIO_PR_PR9                        ((uint16_t)0x0200)                   /*!< Port interrupt pending bit set, bit 9 */    
#define GPIO_PR_PR10                       ((uint16_t)0x0400)                   /*!< Port interrupt pending bit set, bit 10 */   
#define GPIO_PR_PR11                       ((uint16_t)0x0800)                   /*!< Port interrupt pending bit set, bit 11 */   
#define GPIO_PR_PR12                       ((uint16_t)0x1000)                   /*!< Port interrupt pending bit set, bit 12 */   
#define GPIO_PR_PR13                       ((uint16_t)0x2000)                   /*!< Port interrupt pending bit set, bit 13 */   
#define GPIO_PR_PR14                       ((uint16_t)0x4000)                   /*!< Port interrupt pending bit set, bit 14 */   
#define GPIO_PR_PR15                       ((uint16_t)0x8000)                   /*!< Port interrupt pending bit set, bit 15 */  

/*******************  Bit definition for GPIO_PUS register  *******************/                                         
#define GPIO_PUS_PUS0                        ((uint16_t)0x0001)                 /*!< Port internal pull-up bit set, bit 0 */    
#define GPIO_PUS_PUS1                        ((uint16_t)0x0002)                 /*!< Port internal pull-up bit set, bit 1 */    
#define GPIO_PUS_PUS2                        ((uint16_t)0x0004)                 /*!< Port internal pull-up bit set, bit 2 */    
#define GPIO_PUS_PUS3                        ((uint16_t)0x0008)                 /*!< Port internal pull-up bit set, bit 3 */    
#define GPIO_PUS_PUS4                        ((uint16_t)0x0010)                 /*!< Port internal pull-up bit set, bit 4 */    
#define GPIO_PUS_PUS5                        ((uint16_t)0x0020)                 /*!< Port internal pull-up bit set, bit 5 */    
#define GPIO_PUS_PUS6                        ((uint16_t)0x0040)                 /*!< Port internal pull-up bit set, bit 6 */    
#define GPIO_PUS_PUS7                        ((uint16_t)0x0080)                 /*!< Port internal pull-up bit set, bit 7 */    
#define GPIO_PUS_PUS8                        ((uint16_t)0x0100)                 /*!< Port internal pull-up bit set, bit 8 */    
#define GPIO_PUS_PUS9                        ((uint16_t)0x0200)                 /*!< Port internal pull-up bit set, bit 9 */    
#define GPIO_PUS_PUS10                       ((uint16_t)0x0400)                 /*!< Port internal pull-up bit set, bit 10 */   
#define GPIO_PUS_PUS11                       ((uint16_t)0x0800)                 /*!< Port internal pull-up bit set, bit 11 */   
#define GPIO_PUS_PUS12                       ((uint16_t)0x1000)                 /*!< Port internal pull-up bit set, bit 12 */   
#define GPIO_PUS_PUS13                       ((uint16_t)0x2000)                 /*!< Port internal pull-up bit set, bit 13 */   
#define GPIO_PUS_PUS14                       ((uint16_t)0x4000)                 /*!< Port internal pull-up bit set, bit 14 */   
#define GPIO_PUS_PUS15                       ((uint16_t)0x8000)                 /*!< Port internal pull-up bit set, bit 15 */   
                                                                                                                       
/*******************  Bit definition for GPIO_PUC register  *******************/                                         
#define GPIO_PUC_PUC0                        ((uint16_t)0x0001)                 /*!< Port internal pull-up bit reset, bit 0 */  
#define GPIO_PUC_PUC1                        ((uint16_t)0x0002)                 /*!< Port internal pull-up bit reset, bit 1 */  
#define GPIO_PUC_PUC2                        ((uint16_t)0x0004)                 /*!< Port internal pull-up bit reset, bit 2 */  
#define GPIO_PUC_PUC3                        ((uint16_t)0x0008)                 /*!< Port internal pull-up bit reset, bit 3 */  
#define GPIO_PUC_PUC4                        ((uint16_t)0x0010)                 /*!< Port internal pull-up bit reset, bit 4 */  
#define GPIO_PUC_PUC5                        ((uint16_t)0x0020)                 /*!< Port internal pull-up bit reset, bit 5 */  
#define GPIO_PUC_PUC6                        ((uint16_t)0x0040)                 /*!< Port internal pull-up bit reset, bit 6 */  
#define GPIO_PUC_PUC7                        ((uint16_t)0x0080)                 /*!< Port internal pull-up bit reset, bit 7 */  
#define GPIO_PUC_PUC8                        ((uint16_t)0x0100)                 /*!< Port internal pull-up bit reset, bit 8 */  
#define GPIO_PUC_PUC9                        ((uint16_t)0x0200)                 /*!< Port internal pull-up bit reset, bit 9 */  
#define GPIO_PUC_PUC10                       ((uint16_t)0x0400)                 /*!< Port internal pull-up bit reset, bit 10 */ 
#define GPIO_PUC_PUC11                       ((uint16_t)0x0800)                 /*!< Port internal pull-up bit reset, bit 11 */ 
#define GPIO_PUC_PUC12                       ((uint16_t)0x1000)                 /*!< Port internal pull-up bit reset, bit 12 */ 
#define GPIO_PUC_PUC13                       ((uint16_t)0x2000)                 /*!< Port internal pull-up bit reset, bit 13 */ 
#define GPIO_PUC_PUC14                       ((uint16_t)0x4000)                 /*!< Port internal pull-up bit reset, bit 14 */ 
#define GPIO_PUC_PUC15                       ((uint16_t)0x8000)                 /*!< Port internal pull-up bit reset, bit 15 */ 

/*******************  Bit definition for GPIO_PDS register  *******************/                                           
#define GPIO_PDS_PDS0                        ((uint16_t)0x0001)                 /*!< Port internal pull-down bit set, bit 0 */    
#define GPIO_PDS_PDS1                        ((uint16_t)0x0002)                 /*!< Port internal pull-down bit set, bit 1 */    
#define GPIO_PDS_PDS2                        ((uint16_t)0x0004)                 /*!< Port internal pull-down bit set, bit 2 */    
#define GPIO_PDS_PDS3                        ((uint16_t)0x0008)                 /*!< Port internal pull-down bit set, bit 3 */    
#define GPIO_PDS_PDS4                        ((uint16_t)0x0010)                 /*!< Port internal pull-down bit set, bit 4 */    
#define GPIO_PDS_PDS5                        ((uint16_t)0x0020)                 /*!< Port internal pull-down bit set, bit 5 */    
#define GPIO_PDS_PDS6                        ((uint16_t)0x0040)                 /*!< Port internal pull-down bit set, bit 6 */    
#define GPIO_PDS_PDS7                        ((uint16_t)0x0080)                 /*!< Port internal pull-down bit set, bit 7 */    
#define GPIO_PDS_PDS8                        ((uint16_t)0x0100)                 /*!< Port internal pull-down bit set, bit 8 */    
#define GPIO_PDS_PDS9                        ((uint16_t)0x0200)                 /*!< Port internal pull-down bit set, bit 9 */    
#define GPIO_PDS_PDS10                       ((uint16_t)0x0400)                 /*!< Port internal pull-down bit set, bit 10 */   
#define GPIO_PDS_PDS11                       ((uint16_t)0x0800)                 /*!< Port internal pull-down bit set, bit 11 */   
#define GPIO_PDS_PDS12                       ((uint16_t)0x1000)                 /*!< Port internal pull-down bit set, bit 12 */   
#define GPIO_PDS_PDS13                       ((uint16_t)0x2000)                 /*!< Port internal pull-down bit set, bit 13 */   
#define GPIO_PDS_PDS14                       ((uint16_t)0x4000)                 /*!< Port internal pull-down bit set, bit 14 */   
#define GPIO_PDS_PDS15                       ((uint16_t)0x8000)                 /*!< Port internal pull-down bit set, bit 15 */   
                                                                                                                           
/*******************  Bit definition for GPIO_PDC register  *******************/                                           
#define GPIO_PDC_PDC0                        ((uint16_t)0x0001)                 /*!< Port internal pull-down bit reset, bit 0 */  
#define GPIO_PDC_PDC1                        ((uint16_t)0x0002)                 /*!< Port internal pull-down bit reset, bit 1 */  
#define GPIO_PDC_PDC2                        ((uint16_t)0x0004)                 /*!< Port internal pull-down bit reset, bit 2 */  
#define GPIO_PDC_PDC3                        ((uint16_t)0x0008)                 /*!< Port internal pull-down bit reset, bit 3 */  
#define GPIO_PDC_PDC4                        ((uint16_t)0x0010)                 /*!< Port internal pull-down bit reset, bit 4 */  
#define GPIO_PDC_PDC5                        ((uint16_t)0x0020)                 /*!< Port internal pull-down bit reset, bit 5 */  
#define GPIO_PDC_PDC6                        ((uint16_t)0x0040)                 /*!< Port internal pull-down bit reset, bit 6 */  
#define GPIO_PDC_PDC7                        ((uint16_t)0x0080)                 /*!< Port internal pull-down bit reset, bit 7 */  
#define GPIO_PDC_PDC8                        ((uint16_t)0x0100)                 /*!< Port internal pull-down bit reset, bit 8 */  
#define GPIO_PDC_PDC9                        ((uint16_t)0x0200)                 /*!< Port internal pull-down bit reset, bit 9 */  
#define GPIO_PDC_PDC10                       ((uint16_t)0x0400)                 /*!< Port internal pull-down bit reset, bit 10 */ 
#define GPIO_PDC_PDC11                       ((uint16_t)0x0800)                 /*!< Port internal pull-down bit reset, bit 11 */ 
#define GPIO_PDC_PDC12                       ((uint16_t)0x1000)                 /*!< Port internal pull-down bit reset, bit 12 */ 
#define GPIO_PDC_PDC13                       ((uint16_t)0x2000)                 /*!< Port internal pull-down bit reset, bit 13 */ 
#define GPIO_PDC_PDC14                       ((uint16_t)0x4000)                 /*!< Port internal pull-down bit reset, bit 14 */ 
#define GPIO_PDC_PDC15                       ((uint16_t)0x8000)                 /*!< Port internal pull-down bit reset, bit 15 */

/*******************  Bit definition for GPIO_ODS register  *******************/                                              
#define GPIO_ODS_ODS0                        ((uint16_t)0x0001)                 /*!< Port open-drain bit set, bit 0 */    
#define GPIO_ODS_ODS1                        ((uint16_t)0x0002)                 /*!< Port open-drain bit set, bit 1 */    
#define GPIO_ODS_ODS2                        ((uint16_t)0x0004)                 /*!< Port open-drain bit set, bit 2 */    
#define GPIO_ODS_ODS3                        ((uint16_t)0x0008)                 /*!< Port open-drain bit set, bit 3 */    
#define GPIO_ODS_ODS4                        ((uint16_t)0x0010)                 /*!< Port open-drain bit set, bit 4 */    
#define GPIO_ODS_ODS5                        ((uint16_t)0x0020)                 /*!< Port open-drain bit set, bit 5 */    
#define GPIO_ODS_ODS6                        ((uint16_t)0x0040)                 /*!< Port open-drain bit set, bit 6 */    
#define GPIO_ODS_ODS7                        ((uint16_t)0x0080)                 /*!< Port open-drain bit set, bit 7 */    
#define GPIO_ODS_ODS8                        ((uint16_t)0x0100)                 /*!< Port open-drain bit set, bit 8 */    
#define GPIO_ODS_ODS9                        ((uint16_t)0x0200)                 /*!< Port open-drain bit set, bit 9 */    
#define GPIO_ODS_ODS10                       ((uint16_t)0x0400)                 /*!< Port open-drain bit set, bit 10 */   
#define GPIO_ODS_ODS11                       ((uint16_t)0x0800)                 /*!< Port open-drain bit set, bit 11 */   
#define GPIO_ODS_ODS12                       ((uint16_t)0x1000)                 /*!< Port open-drain bit set, bit 12 */   
#define GPIO_ODS_ODS13                       ((uint16_t)0x2000)                 /*!< Port open-drain bit set, bit 13 */   
#define GPIO_ODS_ODS14                       ((uint16_t)0x4000)                 /*!< Port open-drain bit set, bit 14 */   
#define GPIO_ODS_ODS15                       ((uint16_t)0x8000)                 /*!< Port open-drain bit set, bit 15 */   
                                                                                                                             
/*******************  Bit definition for GPIO_ODC register  *******************/                                             
#define GPIO_ODC_ODC0                        ((uint16_t)0x0001)                 /*!< Port open-drain bit reset, bit 0 */  
#define GPIO_ODC_ODC1                        ((uint16_t)0x0002)                 /*!< Port open-drain bit reset, bit 1 */  
#define GPIO_ODC_ODC2                        ((uint16_t)0x0004)                 /*!< Port open-drain bit reset, bit 2 */  
#define GPIO_ODC_ODC3                        ((uint16_t)0x0008)                 /*!< Port open-drain bit reset, bit 3 */  
#define GPIO_ODC_ODC4                        ((uint16_t)0x0010)                 /*!< Port open-drain bit reset, bit 4 */  
#define GPIO_ODC_ODC5                        ((uint16_t)0x0020)                 /*!< Port open-drain bit reset, bit 5 */  
#define GPIO_ODC_ODC6                        ((uint16_t)0x0040)                 /*!< Port open-drain bit reset, bit 6 */  
#define GPIO_ODC_ODC7                        ((uint16_t)0x0080)                 /*!< Port open-drain bit reset, bit 7 */  
#define GPIO_ODC_ODC8                        ((uint16_t)0x0100)                 /*!< Port open-drain bit reset, bit 8 */  
#define GPIO_ODC_ODC9                        ((uint16_t)0x0200)                 /*!< Port open-drain bit reset, bit 9 */  
#define GPIO_ODC_ODC10                       ((uint16_t)0x0400)                 /*!< Port open-drain bit reset, bit 10 */ 
#define GPIO_ODC_ODC11                       ((uint16_t)0x0800)                 /*!< Port open-drain bit reset, bit 11 */ 
#define GPIO_ODC_ODC12                       ((uint16_t)0x1000)                 /*!< Port open-drain bit reset, bit 12 */ 
#define GPIO_ODC_ODC13                       ((uint16_t)0x2000)                 /*!< Port open-drain bit reset, bit 13 */ 
#define GPIO_ODC_ODC14                       ((uint16_t)0x4000)                 /*!< Port open-drain bit reset, bit 14 */ 
#define GPIO_ODC_ODC15                       ((uint16_t)0x8000)                 /*!< Port open-drain bit reset, bit 15 */ 

/*******************  Bit definition for GPIO_ANAS register  *******************/                                             
#define GPIO_ANAS_ANAS0                        ((uint16_t)0x0001)               /*!< Port analog function bit set, bit 0 */   
#define GPIO_ANAS_ANAS1                        ((uint16_t)0x0002)               /*!< Port analog function bit set, bit 1 */   
#define GPIO_ANAS_ANAS2                        ((uint16_t)0x0004)               /*!< Port analog function bit set, bit 2 */   
#define GPIO_ANAS_ANAS3                        ((uint16_t)0x0008)               /*!< Port analog function bit set, bit 3 */   
#define GPIO_ANAS_ANAS4                        ((uint16_t)0x0010)               /*!< Port analog function bit set, bit 4 */   
#define GPIO_ANAS_ANAS5                        ((uint16_t)0x0020)               /*!< Port analog function bit set, bit 5 */   
#define GPIO_ANAS_ANAS6                        ((uint16_t)0x0040)               /*!< Port analog function bit set, bit 6 */   
#define GPIO_ANAS_ANAS7                        ((uint16_t)0x0080)               /*!< Port analog function bit set, bit 7 */   
#define GPIO_ANAS_ANAS8                        ((uint16_t)0x0100)               /*!< Port analog function bit set, bit 8 */   
#define GPIO_ANAS_ANAS9                        ((uint16_t)0x0200)               /*!< Port analog function bit set, bit 9 */   
#define GPIO_ANAS_ANAS10                       ((uint16_t)0x0400)               /*!< Port analog function bit set, bit 10 */  
#define GPIO_ANAS_ANAS11                       ((uint16_t)0x0800)               /*!< Port analog function bit set, bit 11 */  
#define GPIO_ANAS_ANAS12                       ((uint16_t)0x1000)               /*!< Port analog function bit set, bit 12 */  
#define GPIO_ANAS_ANAS13                       ((uint16_t)0x2000)               /*!< Port analog function bit set, bit 13 */  
#define GPIO_ANAS_ANAS14                       ((uint16_t)0x4000)               /*!< Port analog function bit set, bit 14 */  
#define GPIO_ANAS_ANAS15                       ((uint16_t)0x8000)               /*!< Port analog function bit set, bit 15 */  
                                                                                                                             
/*******************  Bit definition for GPIO_ANAC register  *******************/                                             
#define GPIO_ANAC_ANAC0                        ((uint16_t)0x0001)               /*!< Port analog function bit reset, bit 0 */ 
#define GPIO_ANAC_ANAC1                        ((uint16_t)0x0002)               /*!< Port analog function bit reset, bit 1 */ 
#define GPIO_ANAC_ANAC2                        ((uint16_t)0x0004)               /*!< Port analog function bit reset, bit 2 */ 
#define GPIO_ANAC_ANAC3                        ((uint16_t)0x0008)               /*!< Port analog function bit reset, bit 3 */ 
#define GPIO_ANAC_ANAC4                        ((uint16_t)0x0010)               /*!< Port analog function bit reset, bit 4 */ 
#define GPIO_ANAC_ANAC5                        ((uint16_t)0x0020)               /*!< Port analog function bit reset, bit 5 */ 
#define GPIO_ANAC_ANAC6                        ((uint16_t)0x0040)               /*!< Port analog function bit reset, bit 6 */ 
#define GPIO_ANAC_ANAC7                        ((uint16_t)0x0080)               /*!< Port analog function bit reset, bit 7 */ 
#define GPIO_ANAC_ANAC8                        ((uint16_t)0x0100)               /*!< Port analog function bit reset, bit 8 */ 
#define GPIO_ANAC_ANAC9                        ((uint16_t)0x0200)               /*!< Port analog function bit reset, bit 9 */ 
#define GPIO_ANAC_ANAC10                       ((uint16_t)0x0400)               /*!< Port analog function bit reset, bit 10 */
#define GPIO_ANAC_ANAC11                       ((uint16_t)0x0800)               /*!< Port analog function bit reset, bit 11 */
#define GPIO_ANAC_ANAC12                       ((uint16_t)0x1000)               /*!< Port analog function bit reset, bit 12 */
#define GPIO_ANAC_ANAC13                       ((uint16_t)0x2000)               /*!< Port analog function bit reset, bit 13 */
#define GPIO_ANAC_ANAC14                       ((uint16_t)0x4000)               /*!< Port analog function bit reset, bit 14 */
#define GPIO_ANAC_ANAC15                       ((uint16_t)0x8000)               /*!< Port analog function bit reset, bit 15 */

/*******************  Bit definition for GPIO_DRS register  *******************/                                          
#define GPIO_DRS_DRS0                        ((uint16_t)0x0001)                 /*!< Port driver halved bit set, bit 0 */   
#define GPIO_DRS_DRS1                        ((uint16_t)0x0002)                 /*!< Port driver halved bit set, bit 1 */   
#define GPIO_DRS_DRS2                        ((uint16_t)0x0004)                 /*!< Port driver halved bit set, bit 2 */   
#define GPIO_DRS_DRS3                        ((uint16_t)0x0008)                 /*!< Port driver halved bit set, bit 3 */   
#define GPIO_DRS_DRS4                        ((uint16_t)0x0010)                 /*!< Port driver halved bit set, bit 4 */   
#define GPIO_DRS_DRS5                        ((uint16_t)0x0020)                 /*!< Port driver halved bit set, bit 5 */   
#define GPIO_DRS_DRS6                        ((uint16_t)0x0040)                 /*!< Port driver halved bit set, bit 6 */   
#define GPIO_DRS_DRS7                        ((uint16_t)0x0080)                 /*!< Port driver halved bit set, bit 7 */   
#define GPIO_DRS_DRS8                        ((uint16_t)0x0100)                 /*!< Port driver halved bit set, bit 8 */   
#define GPIO_DRS_DRS9                        ((uint16_t)0x0200)                 /*!< Port driver halved bit set, bit 9 */   
#define GPIO_DRS_DRS10                       ((uint16_t)0x0400)                 /*!< Port driver halved bit set, bit 10 */  
#define GPIO_DRS_DRS11                       ((uint16_t)0x0800)                 /*!< Port driver halved bit set, bit 11 */  
#define GPIO_DRS_DRS12                       ((uint16_t)0x1000)                 /*!< Port driver halved bit set, bit 12 */  
#define GPIO_DRS_DRS13                       ((uint16_t)0x2000)                 /*!< Port driver halved bit set, bit 13 */  
#define GPIO_DRS_DRS14                       ((uint16_t)0x4000)                 /*!< Port driver halved bit set, bit 14 */  
#define GPIO_DRS_DRS15                       ((uint16_t)0x8000)                 /*!< Port driver halved bit set, bit 15 */  
                                                                                                                           
/*******************  Bit definition for GPIO_DRC register  *******************/                                          
#define GPIO_DRC_DRC0                        ((uint16_t)0x0001)                 /*!< Port driver halved bit reset, bit 0 */ 
#define GPIO_DRC_DRC1                        ((uint16_t)0x0002)                 /*!< Port driver halved bit reset, bit 1 */ 
#define GPIO_DRC_DRC2                        ((uint16_t)0x0004)                 /*!< Port driver halved bit reset, bit 2 */ 
#define GPIO_DRC_DRC3                        ((uint16_t)0x0008)                 /*!< Port driver halved bit reset, bit 3 */ 
#define GPIO_DRC_DRC4                        ((uint16_t)0x0010)                 /*!< Port driver halved bit reset, bit 4 */ 
#define GPIO_DRC_DRC5                        ((uint16_t)0x0020)                 /*!< Port driver halved bit reset, bit 5 */ 
#define GPIO_DRC_DRC6                        ((uint16_t)0x0040)                 /*!< Port driver halved bit reset, bit 6 */ 
#define GPIO_DRC_DRC7                        ((uint16_t)0x0080)                 /*!< Port driver halved bit reset, bit 7 */ 
#define GPIO_DRC_DRC8                        ((uint16_t)0x0100)                 /*!< Port driver halved bit reset, bit 8 */ 
#define GPIO_DRC_DRC9                        ((uint16_t)0x0200)                 /*!< Port driver halved bit reset, bit 9 */ 
#define GPIO_DRC_DRC10                       ((uint16_t)0x0400)                 /*!< Port driver halved bit reset, bit 10 */
#define GPIO_DRC_DRC11                       ((uint16_t)0x0800)                 /*!< Port driver halved bit reset, bit 11 */
#define GPIO_DRC_DRC12                       ((uint16_t)0x1000)                 /*!< Port driver halved bit reset, bit 12 */
#define GPIO_DRC_DRC13                       ((uint16_t)0x2000)                 /*!< Port driver halved bit reset, bit 13 */
#define GPIO_DRC_DRC14                       ((uint16_t)0x4000)                 /*!< Port driver halved bit reset, bit 14 */
#define GPIO_DRC_DRC15                       ((uint16_t)0x8000)                 /*!< Port driver halved bit reset, bit 15 */


/******************************************************************************/
/*                                                                            */
/*                      FLASH Registers                      */
/*                                                                            */
/******************************************************************************/

/*******************  Bit definition for FLASH_ACR register  ******************/
#define  FLASH_ACR_START                     ((uint32_t)0x00000001)        /*!< ����FLASH���� */
#define  FLASH_ACR_CMD                       ((uint32_t)0x0000000E)        /*!< ����FLASH���� */
#define  FLASH_ACR_PERA                      ((uint32_t)0x00000002)        /*!< FLASH��������ҳ���� */
#define  FLASH_ACR_LATENCY                   ((uint32_t)0x000000E0)        /*!< FLASH����Ǳ���� */
#define  FLASH_ACR_MODE                      ((uint32_t)0x00000100)        /*!< FLASH��д���ʷ�ʽ */
#define  FLASH_ACR_DPSTB                     ((uint32_t)0x00000800)        /*!< FLASH�������ʹ�� */
#define  FLASH_ACR_AINC                      ((uint32_t)0x00002000)        /*!< FLASH��ַ�Զ����� */
#define  FLASH_FKEY1                         ((uint32_t)0xADEB0000)        /*!< FLASH����������д����*/
#define  FLASH_FKEY2                         ((uint32_t)0xC5AE0000)        /*!< FLASH�û���Ϣ����д����*/

/*******************  Bit definition for FLASH_ISR register  ******************/
																																								
#define  FLASH_ISR_WREND                     ((uint32_t)0x00000001)        /*!< д������� */
#define  FLASH_ISR_EREND                     ((uint32_t)0x00000002)        /*!< ������������ */
#define  FLASH_ISR_PREREND                   ((uint32_t)0x00000004)        /*!< FLASH�Ᵽ��ʱ�������������(KEY=0xAD) */
#define  FLASH_ISR_BSY                       ((uint32_t)0x00000008)        /*!< FLASHæ��־ */
#define  FLASH_ISR_CMDER                     ((uint32_t)0x00000010)        /*!< FLASH������������־ */
#define  FLASH_ISR_KEYER                     ((uint32_t)0x00000020)        /*!< FLASH��������־ */
#define  FLASH_ISR_ADER                      ((uint32_t)0x00000040)        /*!< FLASH��ַ�����־ */

/*******************  Bit definition for FLASH_IER register  ******************/
																																								
#define  FLASH_IER_WRENDIE                   ((uint32_t)0x00000001)        /*!< д��������ж�ʹ�� */
#define  FLASH_IER_ERENDIE                   ((uint32_t)0x00000002)        /*!< �������������ж�ʹ��  */
#define  FLASH_IER_PRERENDIE                 ((uint32_t)0x00000004)        /*!< FLASH�Ᵽ��ʱ��������������ж�ʹ�� (KEY=0xAD) */
#define  FLASH_IER_CMDERIE                   ((uint32_t)0x00000010)        /*!< FLASH������������ж�ʹ�� */
#define  FLASH_IER_KEYERIE                   ((uint32_t)0x00000020)        /*!< FLASH��������ж�ʹ�� */
#define  FLASH_IER_ADERIE                    ((uint32_t)0x00000040)        /*!< FLASH��ַ�����ж�ʹ�� */

/*******************  Bit definition for FLASH_AR register  ******************/

/*******************  Bit definition for FLASH_AR register  *******************/
#define  FLASH_AR_FAR                        ((uint32_t)0x00007FFC)        /*!< Flash Address */

/*******************  Bit definition for FLASH_DR register  *******************/
#define  FLASH_DR_FDR                        ((uint32_t)0xFFFFFFFF)        /*!< Flash Address */

/*******************  Bit definition for FLASH_DIV register  *******************/
#define  FLASH_DIV_FDIV                      ((uint32_t)0x0000000F)        /*!< Flash Address */

/******************************************************************************/
/*                                                                            */
/*      Universal Asynchronous Receiver Transmitter (UART)       */
/*                                                                            */
/******************************************************************************/
/******************  Bit definition for UART_BR register  *******************/
#define  UART_BR_BR                        ((uint16_t)0x01FF)               /*!< BR[8:0] bits (Receiver Transmitter Buffer value) */

/******************  Bit definition for UART_CR register  *******************/
#define  UART_CR_MODE                      ((uint32_t)0x00000007)           /*!< MODE[2:0] bits (����ģʽѡ��) */
#define  UART_CR_STOP                      ((uint32_t)0x00000018)           /*!< STOP[1:0] bits (ֹͣλ����ѡ��) */
#define  UART_CR_PBR                       ((uint32_t)0x00000020)           /*!< ��żУ�鷽ʽ */
#define  UART_CR_LPB                       ((uint32_t)0x00000040)           /*!< ����ģʽ���� */
#define  UART_CR_BRUN                      ((uint32_t)0x00000080)           /*!< �����ʷ�����ʹ�� */
#define  UART_CR_RXEN                      ((uint32_t)0x00000100)           /*!< ���ݽ���ʹ�� */
#define  UART_CR_RXPOL                     ((uint32_t)0x00010000)           /*!< ���ݽ��ռ��Կ��� */
#define  UART_CR_TXPOL                     ((uint32_t)0x00020000)           /*!< ���ݷ��ͼ��Կ��� */
#define  UART_CR_OWE                       ((uint32_t)0x00200000)           /*!< OneWireģʽʹ�� */
#define  UART_CR_OWD                       ((uint32_t)0x00400000)           /*!< OneWireģʽ�շ�������� */

/******************  Bit definition for UART_BRR register  *******************/
#define  UART_BRR_BRR                      ((uint32_t)0x0000FFFF)               /*!< BRR[15:0] bits (����������) */
#define  UART_BRR_SR                       ((uint32_t)0x00030000)               /*!< ���������� */
#define  UART_BRR_SRX16                    ((uint32_t)0x00000000)               /*!< ���������� */
#define  UART_BRR_SRX8                     ((uint32_t)0x00020000)               /*!< ���������� */
#define  UART_BRR_SRX4                     ((uint32_t)0x00010000)               /*!< ���������� */

/******************  Bit definition for UART_IER register  *******************/
#define  UART_IER_RXNEIE                   ((uint32_t)0x00000001)        /*!< ���ջ�����зǿ��ж��������λ */
#define  UART_IER_RXHFIE                   ((uint32_t)0x00000002)        /*!< ���ջ�����а����ж��������λ */
#define  UART_IER_RXFIE                    ((uint32_t)0x00000004)        /*!< ���ջ������ȫ���ж��������λ */
#define  UART_IER_TONEIE                   ((uint32_t)0x00000008)        /*!< ���ջ��������ճ�ʱ�ж��������λ */
#define  UART_IER_TOIDLEIE                 ((uint32_t)0x00000010)        /*!< ���г�ʱ�ж��������λ */
#define  UART_IER_PERRIE                   ((uint32_t)0x00000020)        /*!< ��żУ������ж��������λ */      
#define  UART_IER_FERRIE                   ((uint32_t)0x00000040)        /*!< ֡�����ж��������λ */
#define  UART_IER_OVERRIE                  ((uint32_t)0x00000080)        /*!< ���ջ����������ж��������λ */    
#define  UART_IER_TXEIE                    ((uint32_t)0x00000100)        /*!< ���ͻ������ȫ���ж��������λ */         
#define  UART_IER_TXHEIE                   ((uint32_t)0x00000200)        /*!< ���ͻ�����а���ж��������λ */       
#define  UART_IER_TXFIE                    ((uint32_t)0x00000400)        /*!< ���ͻ������ȫ���ж��������λ */   
#define  UART_IER_TXENDIE                  ((uint32_t)0x00000800)        /*!< ����ȫ������ж��������λ */  

/******************  Bit definition for UART_IER register  *******************/
#define  UART_IER_RXNEIE                   ((uint32_t)0x00000001)        /*!< ���ջ�����зǿ��жϱ�ʶλ */
#define  UART_IER_RXHFIE                   ((uint32_t)0x00000002)        /*!< ���ջ�����а����жϱ�ʶλ */
#define  UART_IER_RXFIE                    ((uint32_t)0x00000004)        /*!< ���ջ������ȫ���жϱ�ʶλ */
#define  UART_IER_TONEIE                   ((uint32_t)0x00000008)        /*!< ���ջ��������ճ�ʱ�жϱ�ʶλ */
#define  UART_IER_TOIDLEIE                 ((uint32_t)0x00000010)        /*!< ���г�ʱ�жϱ�ʶλ */
#define  UART_IER_PERRIE                   ((uint32_t)0x00000020)        /*!< ��żУ������жϱ�ʶλ */      
#define  UART_IER_FERRIE                   ((uint32_t)0x00000040)        /*!< ֡�����жϱ�ʶλ */
#define  UART_IER_OVERRIE                  ((uint32_t)0x00000080)        /*!< ���ջ����������жϱ�ʶλ */    
#define  UART_IER_TXEIE                    ((uint32_t)0x00000100)        /*!< ���ͻ������ȫ���жϱ�ʶλ */         
#define  UART_IER_TXHEIE                   ((uint32_t)0x00000200)        /*!< ���ͻ�����а���жϱ�ʶλ */       
#define  UART_IER_TXFIE                    ((uint32_t)0x00000400)        /*!< ���ͻ������ȫ���жϱ�ʶλ */   
#define  UART_IER_TXENDIE                  ((uint32_t)0x00000800)        /*!< ����ȫ������жϱ�ʶλ */  

/******************  Bit definition for UART_ISR register  *******************/
#define  UART_ISR_RXNE                     ((uint32_t)0x00000001)        /*!< ���ջ�����зǿ��жϱ�ʶλ */
#define  UART_ISR_RXHF                     ((uint32_t)0x00000002)        /*!< ���ջ�����а����жϱ�ʶλ */
#define  UART_ISR_RXF                      ((uint32_t)0x00000004)        /*!< ���ջ������ȫ���жϱ�ʶλ */
#define  UART_ISR_TONE                     ((uint32_t)0x00000008)        /*!< ���ջ��������ճ�ʱ�жϱ�ʶλ */
#define  UART_ISR_TOIDLE                   ((uint32_t)0x00000010)        /*!< ���г�ʱ�жϱ�ʶλ */
#define  UART_ISR_PERR                     ((uint32_t)0x00000020)        /*!< ��żУ������жϱ�ʶλ */      
#define  UART_ISR_FERR                     ((uint32_t)0x00000040)        /*!< ֡�����жϱ�ʶλ */
#define  UART_ISR_OVERR                    ((uint32_t)0x00000080)        /*!< ���ջ����������жϱ�ʶλ */    
#define  UART_ISR_TXE                      ((uint32_t)0x00000100)        /*!< ���ͻ������ȫ���жϱ�ʶλ */         
#define  UART_ISR_TXHE                     ((uint32_t)0x00000200)        /*!< ���ͻ�����а���жϱ�ʶλ */       
#define  UART_ISR_TXF                      ((uint32_t)0x00000400)        /*!< ���ͻ������ȫ���жϱ�ʶλ */   
#define  UART_ISR_TXEND                    ((uint32_t)0x00000800)        /*!< ����ȫ������жϱ�ʶλ */  

/******************  Bit definition for UART_GTR register  *******************/
#define  UART_GTR_GTR                      ((uint8_t)0xFF)               /*!< GTR[8:0] bits (����������������֡�ļ��ʱ�䣬��λΪ������) */

/******************  Bit definition for UART_TO register  *******************/
#define  UART_TO_TO                        ((uint8_t)0xFF)               /*!< TO[8:0] bits (���ճ�ʱ��ʱ�Ĵ�������λΪ������) */

/******************  Bit definition for UART_TXFR register  *******************/
#define  UART_TXFR_TXFR                    ((uint32_t)0xFFFFFFFF)        /*!< TXFR[31:0] bits (���Ͷ��и�λ) */

/******************  Bit definition for UART_RXFR register  *******************/
#define  UART_RXFR_RXFR                    ((uint32_t)0xFFFFFFFF)        /*!< RXFR[31:0] bits (���ն��и�λ) */ 

/******************  Bit definition for UART_ISO7816CR register  *******************/
#define  UART_ISO7816CR_EN                 ((uint32_t)0x00000001)        /*!< ISO7816����ʹ�� */
#define  UART_ISO7816CR_DIR                ((uint32_t)0x00000002)        /*!< ISO7816���ݴ��䷽����� */
#define  UART_ISO7816CR_CLKDIV             ((uint32_t)0x00000070)        /*!< ISO7816ʱ��Ƶ��ѡ�� */

/******************  Bit definition for UART_IRR register  *******************/
#define  UART_IRR_EN                       ((uint32_t)0x00000001)        /*!<���⹦��ʹ�ܿ��� */
#define  UART_IRR_TXPOL                    ((uint32_t)0x00000002)        /*!<���ⷢ�ͼ��Կ��� */
#define  UART_IRR_SPD                      ((uint32_t)0x00000030)        /*!<SPD[1:0]��������ѡ����� */
#define  UART_IRR_RST                      ((uint32_t)0x00000800)        /*!<���������λ */
#define  UART_IRR_SSBWITH                  ((uint32_t)0x00000020)        /*!<SSBWITH[3:0] ��������ʼλ������� */  


/******************  Bit definition for UART_IRPWMC register  *******************/
#define  UART_IRPWMC_IRPWMC                ((uint32_t)0x00000FFF)        /*!< PWMC[11:0] bits (�������ռ�ձȿ���) */

/******************************************************************************/
/*                         Peripheral Registers Bits Definition               */
/******************************************************************************/
/******************************************************************************/
/*                                                                            */
/*                      Analog to Digital Converter (ADC)                     */
/*                                                                            */
/******************************************************************************/
/********************  Bits definition for ADC_CR register  ******************/
#define ADC_CR_ADEN                          ((uint32_t)0x00000001)       /*!< ADC enable control */
#define ADC_CR_CONT                          ((uint32_t)0x00000002)       /*!< Continuous Conversion */
#define ADC_CR_SOCSEL                        ((uint32_t)0x0000000C)       /*!< SOCSEL[3:2] bits(ADC trigger source selection) */
#define ADC_CR_SOCSEL_0                      ((uint32_t)0x00000004)       /*!< Bit 0 */
#define ADC_CR_SOCSEL_1                      ((uint32_t)0x00000008)       /*!< Bit 1 */
#define ADC_CR_SOCSEL_SW                     ((uint32_t)0x00000000)
#define ADC_CR_SOCSEL_TMR                    ((uint32_t)0x00000004)
#define ADC_CR_SOCSEL_EXTRISE                ((uint32_t)0x00000008)
#define ADC_CR_TMRSEL                        ((uint32_t)0x00000030)       /*!< TMRSEL[5:4] bits( ) */
#define ADC_CR_TMRSEL_0                      ((uint32_t)0x00000010)       /*!< Bit 0 */
#define ADC_CR_TMRSEL_1                      ((uint32_t)0x00000020)       /*!< Bit 1 */
#define ADC_CR_TMRSEL_T0                     ((uint32_t)0x00000000)
#define ADC_CR_TMRSEL_T1                     ((uint32_t)0x00000010)
#define ADC_CR_TMRSEL_T2                     ((uint32_t)0x00000020)
#define ADC_CR_TMRSEL_T3                     ((uint32_t)0x00000030)
#define ADC_CR_ADCAL                         ((uint32_t)0x00000040)        /*!< ADC calibration */
#define ADC_CR_HSSMP                         ((uint32_t)0x00000080)        /*!< ADC  */
#define ADC_CR_CLKDIV                        ((uint32_t)0x00000300)       /*!< CLKDIV[9:8] bits( ) */
#define ADC_CR_EOCIE                         ((uint32_t)0x00000400)       /*!< End of Conversion interrupt enable */
#define ADC_CR_ALIGN                         ((uint32_t)0x00000800)       /*!< Data Alignment */
#define ADC_CR_ADSTART                       ((uint32_t)0x00001000)       /*!< ADC start of conversion */

#define ADC_CR_CHSEL                         ((uint32_t)0x000F0000)        /*!< Channel 11 selection */
#define ADC_CR_CHSEL_11                      ((uint32_t)0x000B0000)        /*!< Channel 11 selection */
#define ADC_CR_CHSEL_10                      ((uint32_t)0x000A0000)        /*!< Channel 10 selection */
#define ADC_CR_CHSEL_9                       ((uint32_t)0x00090000)        /*!< Channel 9 selection */
#define ADC_CR_CHSEL_8                       ((uint32_t)0x00080000)        /*!< Channel 8 selection */
#define ADC_CR_CHSEL_7                       ((uint32_t)0x00070000)        /*!< Channel 7 selection */
#define ADC_CR_CHSEL_6                       ((uint32_t)0x00060000)        /*!< Channel 6 selection */
#define ADC_CR_CHSEL_5                       ((uint32_t)0x00050000)        /*!< Channel 5 selection */
#define ADC_CR_CHSEL_4                       ((uint32_t)0x00040000)        /*!< Channel 4 selection */
#define ADC_CR_CHSEL_3                       ((uint32_t)0x00030000)        /*!< Channel 3 selection */
#define ADC_CR_CHSEL_2                       ((uint32_t)0x00020000)        /*!< Channel 2 selection */
#define ADC_CR_CHSEL_1                       ((uint32_t)0x00010000)        /*!< Channel 1 selection */
#define ADC_CR_CHSEL_0                       ((uint32_t)0x00000000)        /*!< Channel 0 selection */

/********************  Bits definition for ADC_TRSTN register  ******************/
#define ADC_TRSTN_TRSTN                      ((uint32_t)0x0000003F)       /*!<  */

/********************  Bits definition for ADC_SR register  ******************/
#define ADC_SR_ADRDY                         ((uint32_t)0x00000001)       /*!< ADC Ready */
#define ADC_SR_EOC                           ((uint32_t)0x00000002)       /*!< ADC End of Conversion */

/********************  Bit definition for ADC_DR register  ********************/
#define  ADC_DR_DATA                         ((uint32_t)0x0000FFFF)        /*!< Regular data */

/******************************************************************************/
/*                                                                            */
/*                   Inter-integrated Circuit Interface (I2C)                 */
/*                                                                            */
/******************************************************************************/

/*******************  Bit definition for I2C_CSR register  *******************/
#define  I2C_CSR_CR0                         ((uint32_t)0x00000001)        /*!< System clock division factor bit0  */
#define  I2C_CSR_CR1                         ((uint32_t)0x00000002)        /*!< System clock division factor bit1  */
#define  I2C_CSR_CR2                         ((uint32_t)0x00000080)        /*!< System clock division factor bit2  */
#define  I2C_CSR_ACK                         ((uint32_t)0x00000004)        /*!< ACK generation (slave mode) */
#define  I2C_CSR_IS                          ((uint32_t)0x00000008)        /*!< Interrupt status */
#define  I2C_CSR_STOP                        ((uint32_t)0x00000010)        /*!< STOP generation (master mode) */
#define  I2C_CSR_START                       ((uint32_t)0x00000020)        /*!< START generation */
#define  I2C_CSR_EN                          ((uint32_t)0x00000040)        /*!< Peripheral enable */

/*******************  Bit definition for I2C_DR register  *******************/

#define  I2C_DR_DATA                         ((uint32_t)0x000000F8)        /*!< Enable Broadcast addressing  */    

/*******************  Bit definition for I2C_OAR register  *******************/
#define  I2C_OAR_BCSTEN                      ((uint32_t)0x00000001)        /*!< Enable Broadcast addressing  */    
#define  I2C_OAR_ADDR                        ((uint32_t)0x000000FE)        /*!< Enable Broadcast addressing  */ 

/*******************  Bit definition for I2C_CCR register  *******************/
#define  I2C_CCR_MASK                        ((uint32_t)0x000000FF)        /*!<  */
#define  I2C_CCR_CR0                         ((uint32_t)0x00000001)        /*!< System clock division factor bit0  */
#define  I2C_CCR_CR1                         ((uint32_t)0x00000002)        /*!< System clock division factor bit1  */
#define  I2C_CCR_CR2                         ((uint32_t)0x00000080)        /*!< System clock division factor bit2  */
#define  I2C_CCR_CR                          ((uint32_t)0x00000083)        /*!< System clock division factor bit2  */
#define  I2C_CCR_ACK                         ((uint32_t)0x00000004)        /*!< ACK generation (slave mode) */
#define  I2C_CCR_IS                          ((uint32_t)0x00000008)        /*!< Interrupt status */
#define  I2C_CCR_STOP                        ((uint32_t)0x00000010)        /*!< STOP generation (master mode) */
#define  I2C_CCR_START                       ((uint32_t)0x00000020)        /*!< START generation */
#define  I2C_CCR_EN                          ((uint32_t)0x00000040)        /*!< Peripheral enable */


/******************************************************************************/
/*                                                                            */
/*                        Serial Peripheral Interface (SPI)                   */
/*                                                                            */
/******************************************************************************/
/*******************  Bit definition for SPI_CR0 register  ********************/
#define  SPI_CR0_DSS                         ((uint32_t)0x0000000F)         /*!< SPI_data_size */
#define  SPI_CR0_DSS_4B                      ((uint32_t)0x00000003)         /*!< Data frame length is 4 bits  */
#define  SPI_CR0_DSS_5B                      ((uint32_t)0x00000004)         /*!< Data frame length is 5 bits  */
#define  SPI_CR0_DSS_6B                      ((uint32_t)0x00000005)         /*!< Data frame length is 6 bits  */
#define  SPI_CR0_DSS_7B                      ((uint32_t)0x00000006)         /*!< Data frame length is 7 bits  */
#define  SPI_CR0_DSS_8B                      ((uint32_t)0x00000007)         /*!< Data frame length is 8 bits  */
#define  SPI_CR0_DSS_9B                      ((uint32_t)0x00000008)         /*!< Data frame length is 9 bits  */
#define  SPI_CR0_DSS_10B                     ((uint32_t)0x00000009)         /*!< Data frame length is 10 bits  */
#define  SPI_CR0_DSS_11B                     ((uint32_t)0x0000000A)         /*!< Data frame length is 11 bits  */
#define  SPI_CR0_DSS_12B                     ((uint32_t)0x0000000B)         /*!< Data frame length is 12 bits  */
#define  SPI_CR0_DSS_13B                     ((uint32_t)0x0000000C)         /*!< Data frame length is 13 bits  */
#define  SPI_CR0_DSS_14B                     ((uint32_t)0x0000000D)         /*!< Data frame length is 14 bits  */
#define  SPI_CR0_DSS_15B                     ((uint32_t)0x0000000E)         /*!< Data frame length is 15 bits  */
#define  SPI_CR0_DSS_16B                     ((uint32_t)0x0000000F)         /*!< Data frame length is 16 bits  */
#define  SPI_CR0_FRF                         ((uint32_t)0x00000030)         /*!< SPI_data frame format */
#define  SPI_CR0_FRF_SPI                     ((uint32_t)0x00000000)         /*!< SPI_data SPI Motorola frame format */
#define  SPI_CR0_FRF_TI                      ((uint32_t)0x00000010)         /*!< SPI_data_TI frame format */
#define  SPI_CR0_FRF_MICROWIRE               ((uint32_t)0x00000020)         /*!< SPI_data Microwire frame format */
#define  SPI_CR0_CPOL                        ((uint32_t)0x00000040)         /*!< Clock Polarity */
#define  SPI_CR0_CPHA                        ((uint32_t)0x00000080)         /*!< Clock Phase */
#define  SPI_CR0_SCR                         ((uint32_t)0x0000FF00)         /*!< Post-division factor */
/*******************  Bit definition for SPI_CR1 register  ********************/
#define  SPI_CR1_LOOPBACK                    ((uint32_t)0x00000001)         /*!< Loopback Mode */
#define  SPI_CR1_SPIEN                       ((uint32_t)0x00000002)         /*!< Loopback Mode */
#define  SPI_CR1_MSTR                        ((uint32_t)0x00000004)         /*!< Master-slave selection */
#define  SPI_CR1_SOD                         ((uint32_t)0x00000004)         /*!< Slave output disable */

/********************  Bit definition for SPI_DR register  ********************/
#define  SPI_DR_DR                           ((uint16_t)0xFFFF)            /*!< Data Register */

/********************  Bit definition for SPI_SR register  ********************/
#define  SPI_SR_TFE                          ((uint32_t)0x00000001)         /*!< Transmission FIFO is empty */
#define  SPI_SR_TFNF                         ((uint32_t)0x00000002)         /*!< Transmission FIFO is not empty */
#define  SPI_SR_RFNE                         ((uint32_t)0x00000004)         /*!< Receiver FIFO is not empty */
#define  SPI_SR_RFF                          ((uint32_t)0x00000008)         /*!< Receiver FIFO is Full */
#define  SPI_SR_BUSY                         ((uint32_t)0x00000010)         /*!< Transmission module is busy */

/********************  Bit definition for SPI_CPSR register  ********************/
#define  SPI_CPSR_CPSR                       ((uint32_t)0x000000FF)         /*!< Prescaler factor */

/********************  Bit definition for SPI_IE register  ********************/
#define  SPI_IE_RFOF                        ((uint32_t)0x00000001)         /*!< Receiver FIFO overflow */
#define  SPI_IE_RFNEOT                      ((uint32_t)0x00000002)         /*!< Receiver FIFO Non-empty timeout */
#define  SPI_IE_RFHF                        ((uint32_t)0x00000004)         /*!< Receiver FIFO Half-full */
#define  SPI_IE_TFHF                        ((uint32_t)0x00000008)         /*!< Transmission FIFO Half-full */

/********************  Bit definition for SPI_RIS register  ********************/
#define  SPI_RIS_RFOVF                       ((uint32_t)0x00000001)         /*!< Receiver FIFO overflow */
#define  SPI_RIS_RFNETO                      ((uint32_t)0x00000002)         /*!< Receiver FIFO Non-empty timeout */
#define  SPI_RIS_RFHF                        ((uint32_t)0x00000004)         /*!< Receiver FIFO Half-full */
#define  SPI_RIS_TFHF                        ((uint32_t)0x00000008)         /*!< Transmission FIFO Half-full */

/********************  Bit definition for SPI_EIS register  ********************/
#define  SPI_EIS_RFOVF                       ((uint32_t)0x00000001)         /*!< Receiver FIFO overflow */
#define  SPI_EIS_RFNETO                      ((uint32_t)0x00000002)         /*!< Receiver FIFO Non-empty timeout */
#define  SPI_EIS_RFHF                        ((uint32_t)0x00000004)         /*!< Receiver FIFO Half-full */
#define  SPI_EIS_TFHF                        ((uint32_t)0x00000008)         /*!< Transmission FIFO Half-full */

/********************  Bit definition for SPI_ICR register  ********************/
#define  SPI_ICR_RFOVF                       ((uint32_t)0x00000001)         /*!< Receiver FIFO overflow */
#define  SPI_ICR_RFNETO                      ((uint32_t)0x00000002)         /*!< Receiver FIFO Non-empty timeout */

/********************  Bit definition for SPI_CSCR register  ********************/
#define  SPI_ICR_SWSEL                       ((uint32_t)0x00000004)         /*!< CS is controlled by software  */
#define  SPI_ICR_SWCS                        ((uint32_t)0x00000008)         /*!< CS Set Bit by software  */

/******************************************************************************/
/*                                                                            */
/*                        7SEG LED Display Interface (LED)                   */
/*                                                                            */
/******************************************************************************/
/*******************  Bit definition for LED_CR register  ********************/
#define LED_CR_EN                            ((uint32_t)0x00000001)          /*!< Peripheral enable */
#define LED_CR_COMSEL                        ((uint32_t)0x00000006)          /*!< Select Number of LED displayed in turn  */
#define LED_CR_COMSEL_1                      ((uint32_t)0x00000000)          /*!< Select Number of LED displayed in turn  */
#define LED_CR_COMSEL_2                      ((uint32_t)0x00000002)          /*!< Select Number of LED displayed in turn  */
#define LED_CR_COMSEL_3                      ((uint32_t)0x00000004)          /*!< Select Number of LED displayed in turn  */
#define LED_CR_COMSEL_4                      ((uint32_t)0x00000006)          /*!< Select Number of LED displayed in turn  */
#define LED_CR_IE                            ((uint32_t)0x00000001)          /*!< Display completion interrupt */

/*******************  Bit definition for LED_CSPR register  ********************/
#define LED_CSPR_PR                          ((uint32_t)0x000000FF)          /*!< CLOCK Prescaler factor */

/*******************  Bit definition for LED_DR0 register  ********************/
#define LED_CSPR_DR0                         ((uint32_t)0x000000FF)          /*!< Data0 Register */

/*******************  Bit definition for LED_DR1 register  ********************/
#define LED_CSPR_DR1                         ((uint32_t)0x000000FF)          /*!< Data1 Register */

/*******************  Bit definition for LED_DR2 register  ********************/
#define LED_CSPR_DR2                         ((uint32_t)0x000000FF)          /*!< Data2 Register */

/*******************  Bit definition for LED_DR3 register  ********************/
#define LED_CSPR_DR3                         ((uint32_t)0x000000FF)          /*!< Data3 Register */

/*******************  Bit definition for LED_TR register  ********************/
#define LED_TR_DISPLAYT                      ((uint32_t)0x000000FF)          /*!< LED Display Time */
#define LED_TR_TURNT                         ((uint32_t)0x0000FF00)          /*!< LED Turn Time */

/*******************  Bit definition for LED_EIS register  ********************/
#define LED_EIS_DISPLAYEND                   ((uint32_t)0x00000001)          /*!< LED Display Flnish */


/******************************************************************************/
/*                                                                            */
/*                        7SEG LED Display Interface (LED)                   */
/*                                                                            */
/******************************************************************************/
/*******************  Bit definition for CMPOPA_CR register  ********************/
#define CMPOPA_CR1_EN                        ((uint32_t)0x00000001)          /*!< Comparator /Op Amp Enable */
#define CMPOPA_CR1_OUTPUTPOS                 ((uint32_t)0x00000002)          /*!< Comparator Output when Positive input is greater than negative input */
#define CMPOPA_CR1_REFSEL                    ((uint32_t)0x0000000C)          /*!< Comparator Positive input source Select */
#define CMPOPA_CR1_REFSEL_PIN                ((uint32_t)0x00000000)          /*!< Comparator Positive input From PIN */
#define CMPOPA_CR1_REFSEL_DAC                ((uint32_t)0x00000004)          /*!< Comparator Positive input From DAC */
#define CMPOPA_CR1_REFSEL_BG                 ((uint32_t)0x00000008)          /*!< Comparator Positive input From BandGap Voltage */
#define CMPOPA_CR1_FS                        ((uint32_t)0x00000070)          /*!< Comparator Digital filter sampling rate Set */
#define CMPOPA_CR1_FS_NONE                   ((uint32_t)0x00000000)          /*!< Comparator Turn off the digital filter */
#define CMPOPA_CR1_FS_X2                     ((uint32_t)0x00000010)          /*!< Comparator Digital filter 2 times sampling */
#define CMPOPA_CR1_FS_X4                     ((uint32_t)0x00000020)          /*!< Comparator Digital filter 4 times sampling*/
#define CMPOPA_CR1_FS_X8                     ((uint32_t)0x00000030)          /*!< Comparator Digital filter 8 times sampling */
#define CMPOPA_CR1_FS_X16                    ((uint32_t)0x00000040)          /*!< Comparator Digital filter 16 times sampling */
#define CMPOPA_CR1_FS_X32                    ((uint32_t)0x00000050)          /*!< Comparator Digital filter 32 times sampling */
#define CMPOPA_CR1_FS_X64                    ((uint32_t)0x00000060)          /*!< Comparator Digital filter 64 times sampling */
#define CMPOPA_CR1_HSMODE                    ((uint32_t)0x00000080)          /*!< Comparator High speed mode */
#define CMPOPA_CR1_OUTPUTPOL                 ((uint32_t)0x00000100)          /*!< Comparator Output polarity selection */

/*******************  Bit definition for CMPOPA_CR register  ********************/
#define CMPOPA_CR2_OPAEN                     ((uint32_t)0x00000001)          /*!< Enable Operational amplifier mode */

/*******************  Bit definition for CMPOPA_DAC register  ********************/
#define CMPOPA_DAC_DATA                      ((uint32_t)0x0000001F)          /*!< Comparator DAC input data register*/

/********************  Bit definition for CMPOPA_IE register  ********************/
#define CMPOPA_IE_FALL                       ((uint32_t)0x00000001)          /*!< Comparator output falling edge trigger interrupt enable */
#define CMPOPA_IE_RISE                       ((uint32_t)0x00000002)          /*!< Comparator output rising edge trigger interrupt enable */
#define CMPOPA_IE_FALL_WEAK                  ((uint32_t)0x00000004)          /*!< Comparator output falling edge trigger interrupt enable */
#define CMPOPA_IE_RISE_WEAK                  ((uint32_t)0x00000008)          /*!< Comparator output rising edge trigger interrupt enable */

/********************  Bit definition for CMPOPA_EIS register  ********************/
#define CMPOPA_EIS_FALL                      ((uint32_t)0x00000001)          /*!< Comparator output falling edge trigger interrupt enable */
#define CMPOPA_EIS_RISE                      ((uint32_t)0x00000002)          /*!< Comparator output rising edge trigger interrupt enable */
#define CMPOPA_EIS_FALL_WEAK                 ((uint32_t)0x00000004)          /*!< Comparator output falling edge trigger interrupt enable */
#define CMPOPA_EIS_RISE_WEAK                 ((uint32_t)0x00000008)          /*!< Comparator output rising edge trigger interrupt enable */

/********************  Bit definition for CMPOPA_INITDELAY register  ********************/
#define CMPOPA_INITDELAY                     ((uint32_t)0x000003FF) 

/******************************************************************************/
/*                                                                            */
/*                      TIM Registers                                     */
/*                                                                            */
/******************************************************************************/

/*******************  Bit definition for TIM_ISR register  *******************/  
#define TIM_ISR_OV                        ((uint32_t)0x00000001)        /*!<��ʱ����MR0ֵƥ���жϱ�־λ       */

/*******************  Bit definition for TIM_TCR register  *******************/  
#define TIM_TCR_EN                        ((uint32_t)0x00000001)        /*!<��ʱ��ʹ�ܿ���λ        */
#define TIM_TCR_UPDATE                    ((uint32_t)0x00000002)        /*!<��ʱ��ƥ��ֵ����        */

/*******************  Bit definition for TIM_PR register  *******************/  
#define TIM_PR                            ((uint8_t)0xFF)               /*!<PR[7:0]��ʱ��Ԥ��Ƶϵ��   */

/*******************  Bit definition for TIM_PC register  *******************/  
#define TIM_PC                            ((uint8_t)0xFF)               /*!<PC[15:0]��ʱ��Ԥ��Ƶ������ǰֵ   */

/*******************  Bit definition for TIM_TC register  *******************/  
#define TIM_TC                            ((uint16_t)0xFFFF)            /*!<PC[15:0]��ʱ����ǰ����ֵ   */

/*******************  Bit definition for TIM_MCR register  *******************/  
#define TIM_MCR_MR0I                      ((uint32_t)0x00000001)        /*!<TIM_TC��MR0ֵƥ��ʱ�����жϿ���λ          */
#define TIM_MCR_MR0R                      ((uint32_t)0x00000002)        /*!<TIM_TC��MR0ֵƥ��ʱ������λ����λ          */
#define TIM_MCR_MR0S                      ((uint32_t)0x00000004)        /*!<TIM_TC��MR0ֵƥ��ʱ������ֹͣ����λ        */
#define TIM_MCR_DIR                       ((uint32_t)0x00000008)        /*!<TIM_TC�����������λ                       */


/*******************  Bit definition for PWM_MR0 register  *******************/  
#define TIM_MR0                           ((uint16_t)0xFFFF)            /*!<MR0[15:0]��ʱ��MR0ƥ��ֵ   */



/******************************************************************************/
/*                                                                            */
/*                      PWM Registers                                     */
/*                                                                            */
/******************************************************************************/

/*******************  Bit definition for PWM_ISR register  *******************/  
#define PWM_ISR_MR0                       ((uint32_t)0x00000001)       /*!<��ʱ��ƥ��0��־λ       */
#define PWM_ISR_MR1                       ((uint32_t)0x00000002)       /*!<��ʱ��ƥ��1��־λ       */
#define PWM_ISR_MR2                       ((uint32_t)0x00000004)       /*!<��ʱ��ƥ��2��־λ       */
#define PWM_ISR_MR3                       ((uint32_t)0x00000006)       /*!<��ʱ��ƥ��3��־λ       */
#define PWM_ISR_MR4                       ((uint32_t)0x00000010)       /*!<��ʱ��ƥ��4��־λ       */
#define PWM_ISR_CR1_R                     ((uint32_t)0x00000020)       /*!<��ʱ������1�����ر�־λ */
#define PWM_ISR_CR1_F                     ((uint32_t)0x00000040)       /*!<��ʱ��ƥ��1�½��ر�־λ */
#define PWM_ISR_CR2_R                     ((uint32_t)0x00000080)       /*!<��ʱ��ƥ��2�����ر�־λ */
#define PWM_ISR_CR2_F                     ((uint32_t)0x00000100)       /*!<��ʱ��ƥ��2�½��ر�־λ */
#define PWM_ISR_CR3_R                     ((uint32_t)0x00000200)       /*!<��ʱ��ƥ��3�����ر�־λ */
#define PWM_ISR_CR3_F                     ((uint32_t)0x00000400)       /*!<��ʱ��ƥ��3�½��ر�־λ */
#define PWM_ISR_CR4_R                     ((uint32_t)0x00000800)       /*!<��ʱ��ƥ��4�����ر�־λ */
#define PWM_ISR_CR4_F                     ((uint32_t)0x00001000)       /*!<��ʱ��ƥ��4�½��ر�־λ */
#define PWM_ISR_BKI                       ((uint32_t)0x00002000)       /*!<��ʱ��ɲ�������־λ    */

/*******************  Bit definition for PWM_TCR register  *******************/  
#define PWM_TCR_EN                        ((uint32_t)0x00000001)       /*!<��ʱ��ʹ�ܿ���λ        */
#define PWM_TCR_UPDATE                    ((uint32_t)0x00000002)       /*!<��ʱ��ƥ��ֵ����        */
#define PWM_TCR_CLKSEL                    ((uint32_t)0x00000004)       /*!<��ʱ��ʱ��ѡ�����      */

/*******************  Bit definition for PWM_INT_RPT register  *******************/  
#define PWM_INT_RPT                       ((uint8_t)0xF)               /*!<INT_RPT[3:0]��ʱ���ж��ۼƴ�������λ   */

/*******************  Bit definition for PWM_INT_RPTC register  *******************/  
#define PWM_INT_RPTC                      ((uint8_t)0xF)               /*!<INT_RPTC[3:0]��ʱ���ж��ۼƴ�����ǰ����ֵ   */

/*******************  Bit definition for PWM_PR register  *******************/  
#define PWM_PR                            ((uint8_t)0xFF)               /*!<PR[7:0]��ʱ��Ԥ��Ƶϵ��   */

/*******************  Bit definition for PWM_PC register  *******************/  
#define PWM_PC                            ((uint8_t)0xFF)               /*!<PC[15:0]��ʱ��Ԥ��Ƶ������ǰֵ   */

/*******************  Bit definition for PWM_TC register  *******************/  
#define PWM_TC                            ((uint16_t)0xFFFF)            /*!<PC[15:0]��ʱ����ǰ����ֵ   */

/*******************  Bit definition for PWM_MCR register  *******************/  
#define PWM_MCR_MR0I                      ((uint32_t)0x00000001)       /*!<PMW_TC��PWM_MR0ƥ��ʱ�����жϿ���λ        */
#define PWM_MCR_MR1I                      ((uint32_t)0x00000002)       /*!<PMW_TC��PWM_MR1ƥ��ʱ�����жϿ���λ        */
#define PWM_MCR_MR2I                      ((uint32_t)0x00000004)       /*!<PMW_TC��PWM_MR2ƥ��ʱ�����жϿ���λ        */
#define PWM_MCR_MR3I                      ((uint32_t)0x00000008)       /*!<PMW_TC��PWM_MR3ƥ��ʱ�����жϿ���λ        */
#define PWM_MCR_MR4I                      ((uint32_t)0x00000010)       /*!<PMW_TC��PWM_MR4ƥ��ʱ�����жϿ���λ        */
#define PWM_MCR_MR0S                      ((uint32_t)0x00000020)       /*!<PMW_TC��PWM_MR0ƥ��ʱ��ʱ��ֹͣ����λ      */
#define PWM_MCR_DIR                       ((uint32_t)0x00000040)       /*!<PWM_TC�����������λ                       */
#define PWM_MCR_DIR_RV                    ((uint32_t)0x00000080)       /*!<PWM_TC�������������λ                   */

/*******************  Bit definition for PWM_MR0 register  *******************/  
#define PWM_MR0                           ((uint16_t)0xFFFF)            /*!<MR0[15:0]��ʱ��MR0ƥ��ֵ   */

/*******************  Bit definition for PWM_MR1 register  *******************/  
#define PWM_MR1                           ((uint16_t)0xFFFF)            /*!<MR1[15:0]��ʱ��MR1ƥ��ֵ   */

/*******************  Bit definition for PWM_MR2 register  *******************/  
#define PWM_MR2                           ((uint16_t)0xFFFF)            /*!<MR2[15:0]��ʱ��MR2ƥ��ֵ   */

/*******************  Bit definition for PWM_MR3 register  *******************/  
#define PWM_MR3                           ((uint16_t)0xFFFF)            /*!<MR3[15:0]��ʱ��MR3ƥ��ֵ   */

/*******************  Bit definition for PWM_MR4 register  *******************/  
#define PWM_MR4                           ((uint16_t)0xFFFF)            /*!<MR4[15:0]��ʱ��MR4ƥ��ֵ   */

/*******************  Bit definition for PWM_CCR register  *******************/  
#define PWM_CCR_CAP1RE                    ((uint32_t)0x00000001)       /*!<ͨ��1���������ز�׽ʹ�ܿ���          */
#define PWM_CCR_CAP1FE                    ((uint32_t)0x00000002)       /*!<ͨ��1�����½��ز�׽ʹ�ܿ���          */
#define PWM_CCR_CAP1RST                   ((uint32_t)0x00000004)       /*!<ͨ��1�����ز�׽��������λʹ�ܿ���    */
#define PWM_CCR_CAP1IE                    ((uint32_t)0x00000008)       /*!<ͨ��1�����ز�׽�ж�ʹ�ܿ���          */
#define PWM_CCR_CAP2RE                    ((uint32_t)0x00000010)       /*!<ͨ��2���������ز�׽ʹ�ܿ���          */
#define PWM_CCR_CAP2FE                    ((uint32_t)0x00000020)       /*!<ͨ��2�����½��ز�׽ʹ�ܿ���          */
#define PWM_CCR_CAP2RST                   ((uint32_t)0x00000040)       /*!<ͨ��2�����ز�׽��������λʹ�ܿ���    */
#define PWM_CCR_CAP2IE                    ((uint32_t)0x00000080)       /*!<ͨ��2�����ز�׽�ж�ʹ�ܿ���          */
#define PWM_CCR_CAP3RE                    ((uint32_t)0x00000100)       /*!<ͨ��3���������ز�׽ʹ�ܿ���          */
#define PWM_CCR_CAP3FE                    ((uint32_t)0x00000200)       /*!<ͨ��3�����½��ز�׽ʹ�ܿ���          */
#define PWM_CCR_CAP3RST                   ((uint32_t)0x00000400)       /*!<ͨ��3�����ز�׽��������λʹ�ܿ���    */
#define PWM_CCR_CAP3IE                    ((uint32_t)0x00000800)       /*!<ͨ��3�����ز�׽�ж�ʹ�ܿ���          */
#define PWM_CCR_CAP4RE                    ((uint32_t)0x00001000)       /*!<ͨ��4���������ز�׽ʹ�ܿ���          */
#define PWM_CCR_CAP4FE                    ((uint32_t)0x00002000)       /*!<ͨ��4�����½��ز�׽ʹ�ܿ���          */
#define PWM_CCR_CAP4RST                   ((uint32_t)0x00004000)       /*!<ͨ��4�����ز�׽��������λʹ�ܿ���    */
#define PWM_CCR_CAP4IE                    ((uint32_t)0x00008000)       /*!<ͨ��4�����ز�׽�ж�ʹ�ܿ���          */

/*******************  Bit definition for PWM_CR1 register  *******************/  
#define PWM_CR1_CAP                       ((uint32_t)0x0000FFFF)       /*!<CAP[15:0]��׽ͨ��1�ر仯����ֵ   */
#define PWM_CR1_CAPEDGE                   ((uint32_t)0x00010000)       /*!<�����ر�־λ            */

/*******************  Bit definition for PWM_CR2 register  *******************/ 
#define PWM_CR2_CAP                       ((uint32_t)0x0000FFFF)       /*!<CAP[15:0]��׽ͨ��2�ر仯����ֵ   */
#define PWM_CR2_CAPEDGE                   ((uint32_t)0x00010000)       /*!<�����ر�־λ            */

/*******************  Bit definition for PWM_CR3 register  *******************/  
#define PWM_CR3_CAP                       ((uint32_t)0x0000FFFF)       /*!<CAP[15:0]��׽ͨ��3�ر仯����ֵ   */
#define PWM_CR3_CAPEDGE                   ((uint32_t)0x00010000)       /*!<�����ر�־λ            */

/*******************  Bit definition for PWM_CR4 register  *******************/  
#define PWM_CR4_CAP                       ((uint32_t)0x0000FFFF)       /*!<CAP[15:0]��׽ͨ��4�ر仯����ֵ   */
#define PWM_CR4_CAPEDGE                   ((uint32_t)0x00010000)       /*!<�����ر�־λ            */

/*******************  Bit definition for PWM_CMR register  *******************/  
#define PWM_CMR_MC1                       ((uint32_t)0x00000007)       /*!<MC1[2:0]  ���ͨ��1�Ƚ����ģʽѡ��    */
#define PWM_CMR_MC2                       ((uint32_t)0x00000070)       /*!<MC2[6:4]  ���ͨ��2�Ƚ����ģʽѡ��    */
#define PWM_CMR_MC3                       ((uint32_t)0x00000700)       /*!<MC3[10:8] ���ͨ��3�Ƚ����ģʽѡ��    */
#define PWM_CMR_MC4                       ((uint32_t)0x00007000)       /*!<MC4[14:12]���ͨ��4�Ƚ����ģʽѡ��    */
#define PWM_CMR_PWM1_IDLE                 ((uint32_t)0x00010000)       /*!<���ͨ��1��ʼֵ                        */
#define PWM_CMR_PWM2_IDLE                 ((uint32_t)0x00020000)       /*!<���ͨ��2��ʼֵ                        */
#define PWM_CMR_PWM3_IDLE                 ((uint32_t)0x00040000)       /*!<���ͨ��3��ʼֵ                        */
#define PWM_CMR_PWM4_IDLE                 ((uint32_t)0x00080000)       /*!<���ͨ��4��ʼֵ                        */
#define PWM_CMR_PWM1n_EN                  ((uint32_t)0x00100000)       /*!<���ͨ��1�������ʹ��                  */
#define PWM_CMR_PWM2n_EN                  ((uint32_t)0x00200000)       /*!<���ͨ��2�������ʹ��                  */
#define PWM_CMR_PWM3n_EN                  ((uint32_t)0x00400000)       /*!<���ͨ��3�������ʹ��                  */
#define PWM_CMR_PWM4n_EN                  ((uint32_t)0x00800000)       /*!<���ͨ��4�������ʹ��                  */
#define PWM_CMR_BKE                       ((uint32_t)0x01000000)       /*!<ɲ������ʹ�ܿ���                       */
#define PWM_CMR_BKP                       ((uint32_t)0x02000000)       /*!<ɲ��������Ч��ƽ����                   */
#define PWM_CMR_BKI                       ((uint32_t)0x04000000)       /*!<ɲ�������ж�ʹ�ܿ���                   */

/*******************  Bit definition for PWM_DT register  *******************/  
#define PWM_DT                            ((uint8_t)0xFF)              /*!<DT[7:0]����ʱ�����   */

/******************************************************************************/
/*                                                                            */
/*                      CRC Registers                                     */
/*                                                                            */
/******************************************************************************/

/*******************  Bit definition for CRC_CR register  *******************/  
#define CRC_CR_EN                          ((uint32_t)0x00000001)          /*!< CRC Enable */
#define CRC_CR_INIT                        ((uint32_t)0x00000002)          /*!< CRC Initial */
#define CRC_CR_DINWIDTH                    ((uint32_t)0x00000004)          /*!< CRC DataIn Width */
#define CRC_CR_INPUT_BITREV                ((uint32_t)0x00000008)          /*!< CRC DataIn Width */
#define CRC_CR_INPUT_BYTEREV               ((uint32_t)0x00000010)          /*!< CRC DataIn Width */
#define CRC_CR_OUTPUT_BITREV               ((uint32_t)0x00000020)          /*!< CRC DataIn Width */

/*******************  Bit definition for CRC_SEED register  *******************/  
#define CRC_SEED_MASK                       ((uint32_t)0x0000FFFF)          /*!< CRC SEED */

/*******************  Bit definition for CRC_POLY register  *******************/  
#define CRC_POLY_MASK                       ((uint32_t)0x0000FFFF)          /*!< CRC SEED */

/*******************  Bit definition for CRC_POLY register  *******************/  
#define CRC_DIN_MASK                        ((uint32_t)0x0000FFFF)          /*!< CRC DATA INPUT */

/*******************  Bit definition for CRC_POLY register  *******************/  
#define CRC_DOUT_MASK                       ((uint32_t)0x0000FFFF)          /*!< CRC DATA OUT */

/******************************************************************************/
/*                                                                            */
/*                      CRC Registers                                     */
/*                                                                            */
/******************************************************************************/

/*******************  Bit definition for CRC_CR register  *******************/  


/******************************************************************************/
/*                                                                            */
/*                        Independent WATCHDOG (WDG)                         */
/*                                                                            */
/******************************************************************************/
/*******************  Bit definition for WDG_RLR register  *******************/
#define  WDG_RLR_RL                          ((uint32_t)0xFFFFFFFF)            /*!< Watchdog counter reload value */

/*******************  Bit definition for WDG_CR register  *******************/  
#define  WDG_CR_INTE                         ((uint32_t)0x00000001)       /*!< Enable IWDG        */
#define  WDG_CR_RSTE                         ((uint32_t)0x00000002)       /*!< RESET IWDG         */
#define  WDG_CR_DBGE                         ((uint32_t)0x00000004)       /*!< RESET IWDG         */

/*******************  Bit definition for WDG_RLR register  *******************/
#define  WDG_RLR_RL                          ((uint32_t)0xFFFFFFFF)            /*!< Watchdog counter reload value */

/*******************  Bit definition for WDG_RIS register  *******************/  
#define  WDG_RIS_RVU                         ((uint32_t)0x00000001)               /*!< Watchdog counter reload value update */

/*******************  Bit definition for WDG_KR register  ********************/
#define  WDG_KR_KEY                          ((uint32_t)0xFFFFFFFF)            /*!< Key value (write only, read 0000h) */
#define  WDG_KR_LOCK                         ((uint32_t)0x00000001)            /*!< IWDG LOCK        */

/*******************  Bit definition for WDG_RIS register  *******************/  
#define  WDG_EIS_RVU                         ((uint32_t)0x00000001)               /*!< Watchdog counter reload value update */

/******************************************************************************/
/*                                                                            */
/*                        Independent BEEP (BEEP)                         */
/*                                                                            */
/******************************************************************************/
#define  BEEP_CR_EN                          ((uint32_t)0x00000001)       /*!< Enable BEEP        */
#define  BEEP_CR_CPSR                        ((uint32_t)0x0000003E)       /*!<         */
#define  BEEP_CR_SUBDIV                      ((uint32_t)0x000000C0)       /*!<         */


/**
  * @}
  */
	

#ifdef USE_STDPERIPH_DRIVER
  #include "pt32f0xx_conf.h"
#endif

/** @addtogroup Exported_macro
  * @{
  */
/**
  * @}
  */
  
#ifdef __cplusplus
}
#endif

#endif /* __PT32F0XX_H */

/**
  * @}
  */

  /**
  * @}
  */
  /**
  * @}
  */

/************************(C) COPYRIGHT PENGPAI Microelectronics*****END OF FILE****/
