{
  "module_name": "mme5_rtr_regs.h",
  "hash_id": "11076ae497fa35bfcbee57caf6dc8fb9bbe8a7e3b6d85694b4b0822c3ac47676",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/goya/asic_reg/mme5_rtr_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_MME5_RTR_REGS_H_\n#define ASIC_REG_MME5_RTR_REGS_H_\n\n \n\n#define mmMME5_RTR_HBW_RD_RQ_E_ARB                                   0x140100\n\n#define mmMME5_RTR_HBW_RD_RQ_W_ARB                                   0x140104\n\n#define mmMME5_RTR_HBW_RD_RQ_N_ARB                                   0x140108\n\n#define mmMME5_RTR_HBW_RD_RQ_S_ARB                                   0x14010C\n\n#define mmMME5_RTR_HBW_RD_RQ_L_ARB                                   0x140110\n\n#define mmMME5_RTR_HBW_E_ARB_MAX                                     0x140120\n\n#define mmMME5_RTR_HBW_W_ARB_MAX                                     0x140124\n\n#define mmMME5_RTR_HBW_N_ARB_MAX                                     0x140128\n\n#define mmMME5_RTR_HBW_S_ARB_MAX                                     0x14012C\n\n#define mmMME5_RTR_HBW_L_ARB_MAX                                     0x140130\n\n#define mmMME5_RTR_HBW_RD_RS_MAX_CREDIT                              0x140140\n\n#define mmMME5_RTR_HBW_WR_RQ_MAX_CREDIT                              0x140144\n\n#define mmMME5_RTR_HBW_RD_RQ_MAX_CREDIT                              0x140148\n\n#define mmMME5_RTR_HBW_RD_RS_E_ARB                                   0x140150\n\n#define mmMME5_RTR_HBW_RD_RS_W_ARB                                   0x140154\n\n#define mmMME5_RTR_HBW_RD_RS_N_ARB                                   0x140158\n\n#define mmMME5_RTR_HBW_RD_RS_S_ARB                                   0x14015C\n\n#define mmMME5_RTR_HBW_RD_RS_L_ARB                                   0x140160\n\n#define mmMME5_RTR_HBW_WR_RQ_E_ARB                                   0x140170\n\n#define mmMME5_RTR_HBW_WR_RQ_W_ARB                                   0x140174\n\n#define mmMME5_RTR_HBW_WR_RQ_N_ARB                                   0x140178\n\n#define mmMME5_RTR_HBW_WR_RQ_S_ARB                                   0x14017C\n\n#define mmMME5_RTR_HBW_WR_RQ_L_ARB                                   0x140180\n\n#define mmMME5_RTR_HBW_WR_RS_E_ARB                                   0x140190\n\n#define mmMME5_RTR_HBW_WR_RS_W_ARB                                   0x140194\n\n#define mmMME5_RTR_HBW_WR_RS_N_ARB                                   0x140198\n\n#define mmMME5_RTR_HBW_WR_RS_S_ARB                                   0x14019C\n\n#define mmMME5_RTR_HBW_WR_RS_L_ARB                                   0x1401A0\n\n#define mmMME5_RTR_LBW_RD_RQ_E_ARB                                   0x140200\n\n#define mmMME5_RTR_LBW_RD_RQ_W_ARB                                   0x140204\n\n#define mmMME5_RTR_LBW_RD_RQ_N_ARB                                   0x140208\n\n#define mmMME5_RTR_LBW_RD_RQ_S_ARB                                   0x14020C\n\n#define mmMME5_RTR_LBW_RD_RQ_L_ARB                                   0x140210\n\n#define mmMME5_RTR_LBW_E_ARB_MAX                                     0x140220\n\n#define mmMME5_RTR_LBW_W_ARB_MAX                                     0x140224\n\n#define mmMME5_RTR_LBW_N_ARB_MAX                                     0x140228\n\n#define mmMME5_RTR_LBW_S_ARB_MAX                                     0x14022C\n\n#define mmMME5_RTR_LBW_L_ARB_MAX                                     0x140230\n\n#define mmMME5_RTR_LBW_SRAM_MAX_CREDIT                               0x140240\n\n#define mmMME5_RTR_LBW_RD_RS_E_ARB                                   0x140250\n\n#define mmMME5_RTR_LBW_RD_RS_W_ARB                                   0x140254\n\n#define mmMME5_RTR_LBW_RD_RS_N_ARB                                   0x140258\n\n#define mmMME5_RTR_LBW_RD_RS_S_ARB                                   0x14025C\n\n#define mmMME5_RTR_LBW_RD_RS_L_ARB                                   0x140260\n\n#define mmMME5_RTR_LBW_WR_RQ_E_ARB                                   0x140270\n\n#define mmMME5_RTR_LBW_WR_RQ_W_ARB                                   0x140274\n\n#define mmMME5_RTR_LBW_WR_RQ_N_ARB                                   0x140278\n\n#define mmMME5_RTR_LBW_WR_RQ_S_ARB                                   0x14027C\n\n#define mmMME5_RTR_LBW_WR_RQ_L_ARB                                   0x140280\n\n#define mmMME5_RTR_LBW_WR_RS_E_ARB                                   0x140290\n\n#define mmMME5_RTR_LBW_WR_RS_W_ARB                                   0x140294\n\n#define mmMME5_RTR_LBW_WR_RS_N_ARB                                   0x140298\n\n#define mmMME5_RTR_LBW_WR_RS_S_ARB                                   0x14029C\n\n#define mmMME5_RTR_LBW_WR_RS_L_ARB                                   0x1402A0\n\n#define mmMME5_RTR_DBG_E_ARB                                         0x140300\n\n#define mmMME5_RTR_DBG_W_ARB                                         0x140304\n\n#define mmMME5_RTR_DBG_N_ARB                                         0x140308\n\n#define mmMME5_RTR_DBG_S_ARB                                         0x14030C\n\n#define mmMME5_RTR_DBG_L_ARB                                         0x140310\n\n#define mmMME5_RTR_DBG_E_ARB_MAX                                     0x140320\n\n#define mmMME5_RTR_DBG_W_ARB_MAX                                     0x140324\n\n#define mmMME5_RTR_DBG_N_ARB_MAX                                     0x140328\n\n#define mmMME5_RTR_DBG_S_ARB_MAX                                     0x14032C\n\n#define mmMME5_RTR_DBG_L_ARB_MAX                                     0x140330\n\n#define mmMME5_RTR_SPLIT_COEF_0                                      0x140400\n\n#define mmMME5_RTR_SPLIT_COEF_1                                      0x140404\n\n#define mmMME5_RTR_SPLIT_COEF_2                                      0x140408\n\n#define mmMME5_RTR_SPLIT_COEF_3                                      0x14040C\n\n#define mmMME5_RTR_SPLIT_COEF_4                                      0x140410\n\n#define mmMME5_RTR_SPLIT_COEF_5                                      0x140414\n\n#define mmMME5_RTR_SPLIT_COEF_6                                      0x140418\n\n#define mmMME5_RTR_SPLIT_COEF_7                                      0x14041C\n\n#define mmMME5_RTR_SPLIT_COEF_8                                      0x140420\n\n#define mmMME5_RTR_SPLIT_COEF_9                                      0x140424\n\n#define mmMME5_RTR_SPLIT_CFG                                         0x140440\n\n#define mmMME5_RTR_SPLIT_RD_SAT                                      0x140444\n\n#define mmMME5_RTR_SPLIT_RD_RST_TOKEN                                0x140448\n\n#define mmMME5_RTR_SPLIT_RD_TIMEOUT_0                                0x14044C\n\n#define mmMME5_RTR_SPLIT_RD_TIMEOUT_1                                0x140450\n\n#define mmMME5_RTR_SPLIT_WR_SAT                                      0x140454\n\n#define mmMME5_RTR_WPLIT_WR_TST_TOLEN                                0x140458\n\n#define mmMME5_RTR_SPLIT_WR_TIMEOUT_0                                0x14045C\n\n#define mmMME5_RTR_SPLIT_WR_TIMEOUT_1                                0x140460\n\n#define mmMME5_RTR_HBW_RANGE_HIT                                     0x140470\n\n#define mmMME5_RTR_HBW_RANGE_MASK_L_0                                0x140480\n\n#define mmMME5_RTR_HBW_RANGE_MASK_L_1                                0x140484\n\n#define mmMME5_RTR_HBW_RANGE_MASK_L_2                                0x140488\n\n#define mmMME5_RTR_HBW_RANGE_MASK_L_3                                0x14048C\n\n#define mmMME5_RTR_HBW_RANGE_MASK_L_4                                0x140490\n\n#define mmMME5_RTR_HBW_RANGE_MASK_L_5                                0x140494\n\n#define mmMME5_RTR_HBW_RANGE_MASK_L_6                                0x140498\n\n#define mmMME5_RTR_HBW_RANGE_MASK_L_7                                0x14049C\n\n#define mmMME5_RTR_HBW_RANGE_MASK_H_0                                0x1404A0\n\n#define mmMME5_RTR_HBW_RANGE_MASK_H_1                                0x1404A4\n\n#define mmMME5_RTR_HBW_RANGE_MASK_H_2                                0x1404A8\n\n#define mmMME5_RTR_HBW_RANGE_MASK_H_3                                0x1404AC\n\n#define mmMME5_RTR_HBW_RANGE_MASK_H_4                                0x1404B0\n\n#define mmMME5_RTR_HBW_RANGE_MASK_H_5                                0x1404B4\n\n#define mmMME5_RTR_HBW_RANGE_MASK_H_6                                0x1404B8\n\n#define mmMME5_RTR_HBW_RANGE_MASK_H_7                                0x1404BC\n\n#define mmMME5_RTR_HBW_RANGE_BASE_L_0                                0x1404C0\n\n#define mmMME5_RTR_HBW_RANGE_BASE_L_1                                0x1404C4\n\n#define mmMME5_RTR_HBW_RANGE_BASE_L_2                                0x1404C8\n\n#define mmMME5_RTR_HBW_RANGE_BASE_L_3                                0x1404CC\n\n#define mmMME5_RTR_HBW_RANGE_BASE_L_4                                0x1404D0\n\n#define mmMME5_RTR_HBW_RANGE_BASE_L_5                                0x1404D4\n\n#define mmMME5_RTR_HBW_RANGE_BASE_L_6                                0x1404D8\n\n#define mmMME5_RTR_HBW_RANGE_BASE_L_7                                0x1404DC\n\n#define mmMME5_RTR_HBW_RANGE_BASE_H_0                                0x1404E0\n\n#define mmMME5_RTR_HBW_RANGE_BASE_H_1                                0x1404E4\n\n#define mmMME5_RTR_HBW_RANGE_BASE_H_2                                0x1404E8\n\n#define mmMME5_RTR_HBW_RANGE_BASE_H_3                                0x1404EC\n\n#define mmMME5_RTR_HBW_RANGE_BASE_H_4                                0x1404F0\n\n#define mmMME5_RTR_HBW_RANGE_BASE_H_5                                0x1404F4\n\n#define mmMME5_RTR_HBW_RANGE_BASE_H_6                                0x1404F8\n\n#define mmMME5_RTR_HBW_RANGE_BASE_H_7                                0x1404FC\n\n#define mmMME5_RTR_LBW_RANGE_HIT                                     0x140500\n\n#define mmMME5_RTR_LBW_RANGE_MASK_0                                  0x140510\n\n#define mmMME5_RTR_LBW_RANGE_MASK_1                                  0x140514\n\n#define mmMME5_RTR_LBW_RANGE_MASK_2                                  0x140518\n\n#define mmMME5_RTR_LBW_RANGE_MASK_3                                  0x14051C\n\n#define mmMME5_RTR_LBW_RANGE_MASK_4                                  0x140520\n\n#define mmMME5_RTR_LBW_RANGE_MASK_5                                  0x140524\n\n#define mmMME5_RTR_LBW_RANGE_MASK_6                                  0x140528\n\n#define mmMME5_RTR_LBW_RANGE_MASK_7                                  0x14052C\n\n#define mmMME5_RTR_LBW_RANGE_MASK_8                                  0x140530\n\n#define mmMME5_RTR_LBW_RANGE_MASK_9                                  0x140534\n\n#define mmMME5_RTR_LBW_RANGE_MASK_10                                 0x140538\n\n#define mmMME5_RTR_LBW_RANGE_MASK_11                                 0x14053C\n\n#define mmMME5_RTR_LBW_RANGE_MASK_12                                 0x140540\n\n#define mmMME5_RTR_LBW_RANGE_MASK_13                                 0x140544\n\n#define mmMME5_RTR_LBW_RANGE_MASK_14                                 0x140548\n\n#define mmMME5_RTR_LBW_RANGE_MASK_15                                 0x14054C\n\n#define mmMME5_RTR_LBW_RANGE_BASE_0                                  0x140550\n\n#define mmMME5_RTR_LBW_RANGE_BASE_1                                  0x140554\n\n#define mmMME5_RTR_LBW_RANGE_BASE_2                                  0x140558\n\n#define mmMME5_RTR_LBW_RANGE_BASE_3                                  0x14055C\n\n#define mmMME5_RTR_LBW_RANGE_BASE_4                                  0x140560\n\n#define mmMME5_RTR_LBW_RANGE_BASE_5                                  0x140564\n\n#define mmMME5_RTR_LBW_RANGE_BASE_6                                  0x140568\n\n#define mmMME5_RTR_LBW_RANGE_BASE_7                                  0x14056C\n\n#define mmMME5_RTR_LBW_RANGE_BASE_8                                  0x140570\n\n#define mmMME5_RTR_LBW_RANGE_BASE_9                                  0x140574\n\n#define mmMME5_RTR_LBW_RANGE_BASE_10                                 0x140578\n\n#define mmMME5_RTR_LBW_RANGE_BASE_11                                 0x14057C\n\n#define mmMME5_RTR_LBW_RANGE_BASE_12                                 0x140580\n\n#define mmMME5_RTR_LBW_RANGE_BASE_13                                 0x140584\n\n#define mmMME5_RTR_LBW_RANGE_BASE_14                                 0x140588\n\n#define mmMME5_RTR_LBW_RANGE_BASE_15                                 0x14058C\n\n#define mmMME5_RTR_RGLTR                                             0x140590\n\n#define mmMME5_RTR_RGLTR_WR_RESULT                                   0x140594\n\n#define mmMME5_RTR_RGLTR_RD_RESULT                                   0x140598\n\n#define mmMME5_RTR_SCRAMB_EN                                         0x140600\n\n#define mmMME5_RTR_NON_LIN_SCRAMB                                    0x140604\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}