# Example constraints spec for SDC generator
design: top
clocks:
  - name: core_clk
    port: clk
    period: 2.631   # ~380 MHz
    waveform: [0.0, 1.315]
io_delays:
  inputs:
    - port: reset_n
      max: 0.5
      min: 0.1
  outputs:
    - port: data_out*
      max: 0.8
exceptions:
  false_paths:
    - from: [get_ports reset_n]
      to: [get_clocks core_clk]
  multicycle:
    - setup: 2
      hold: 1
      from: [get_cells u_slow_block/*]
      to: [get_cells u_slow_block/*]
