<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Optimizer Toolkit Core: spr.hh Source File</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="../../icon_smaller.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Optimizer Toolkit Core
   </div>
   <div id="projectbrief">Performance Ecosystem for Performance Pioneers</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="../../dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="../../dir_aebb8dcc11953d78e620bbef0b9e2183.html">core</a></li><li class="navelem"><a class="el" href="../../dir_7c280a12b67dadfa54933f05072061a6.html">events</a></li><li class="navelem"><a class="el" href="../../dir_99470ca5a260450ccff98c118f8595ec.html">intel</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">spr.hh</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="preprocessor">#include &lt;intel_priv.hh&gt;</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="keyword">namespace </span>optkit::intel::spr{</div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;    <span class="keyword">enum</span> spr : uint64_t {</div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;        UNHALTED_CORE_CYCLES = 0x3c, <span class="comment">// Count core clock cycles whenever the clock signal on the specific core is running (not halted)</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;        UNHALTED_REFERENCE_CYCLES = 0x0300, <span class="comment">// Unhalted reference cycles</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;        INSTRUCTION_RETIRED = 0xc0, <span class="comment">// Number of instructions at retirement</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;        INSTRUCTIONS_RETIRED = 0xc0, <span class="comment">// Number of instructions at retirement</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;        AMX_OPS_RETIRED = 0x00ce, <span class="comment">// Advance Matrix Extension (AMX) operations retired</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;        AMX_OPS_RETIRED__MASK__SPR_AMX_OPS_RETIRED__BF16 = 0x0200ull, <span class="comment">// AMX retired arithmetic BF16 operations.</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;        AMX_OPS_RETIRED__MASK__SPR_AMX_OPS_RETIRED__INT8 = 0x0100ull, <span class="comment">// AMX retired arithmetic integer 8-bit operations.</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;        INT_VEC_RETIRED = 0x00e7, <span class="comment">// integer ADD</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;        INT_VEC_RETIRED__MASK__INTEL_SPR_INT_VEC_RETIRED__128BIT = 0x1300ull, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;        INT_VEC_RETIRED__MASK__INTEL_SPR_INT_VEC_RETIRED__256BIT = 0xac00ull, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;        INT_VEC_RETIRED__MASK__INTEL_SPR_INT_VEC_RETIRED__ADD_128 = 0x0300ull, <span class="comment">// integer ADD</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;        INT_VEC_RETIRED__MASK__INTEL_SPR_INT_VEC_RETIRED__ADD_256 = 0x0c00ull, <span class="comment">// integer ADD</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;        INT_VEC_RETIRED__MASK__INTEL_SPR_INT_VEC_RETIRED__MUL_256 = 0x8000ull, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;        INT_VEC_RETIRED__MASK__INTEL_SPR_INT_VEC_RETIRED__SHUFFLES = 0x4000ull, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;        INT_VEC_RETIRED__MASK__INTEL_SPR_INT_VEC_RETIRED__VNNI_128 = 0x1000ull, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;        INT_VEC_RETIRED__MASK__INTEL_SPR_INT_VEC_RETIRED__VNNI_256 = 0x2000ull, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;        MEM_UOP_RETIRED = 0x00e5, <span class="comment">// Retired memory uops for any access</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;        MEM_UOP_RETIRED__MASK__INTEL_SPR_MEM_UOP_RETIRED__ANY = 0x0300ull, <span class="comment">// Retired memory uops for any access</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;        MISC2_RETIRED = 0x00e0, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;        MISC2_RETIRED__MASK__INTEL_SPR_MISC2_RETIRED__LFENCE = 0x2000ull, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;        MEM_LOAD_MISC_RETIRED = 0x00d4, <span class="comment">// Retired instructions with at least 1 uncacheable load or lock.</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;        MEM_LOAD_MISC_RETIRED__MASK__INTEL_SPR_MEM_LOAD_MISC_RETIRED__UC = 0x0400ull, <span class="comment">// Retired instructions with at least 1 uncacheable load or lock.</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;        MEM_LOAD_L3_MISS_RETIRED = 0x00d3, <span class="comment">// Retired load instructions which data sources missed L3 but serviced from local dram</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;        MEM_LOAD_L3_MISS_RETIRED__MASK__INTEL_SPR_MEM_LOAD_L3_MISS_RETIRED__LOCAL_DRAM = 0x0100ull, <span class="comment">// Retired load instructions which data sources missed L3 but serviced from local dram</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;        MEM_LOAD_L3_MISS_RETIRED__MASK__INTEL_SPR_MEM_LOAD_L3_MISS_RETIRED__REMOTE_DRAM = 0x0200ull, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;        MEM_LOAD_L3_MISS_RETIRED__MASK__INTEL_SPR_MEM_LOAD_L3_MISS_RETIRED__REMOTE_FWD = 0x0800ull, <span class="comment">// Retired load instructions whose data sources was forwarded from a remote cache</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;        MEM_LOAD_L3_MISS_RETIRED__MASK__INTEL_SPR_MEM_LOAD_L3_MISS_RETIRED__REMOTE_HITM = 0x0400ull, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;        MEM_LOAD_L3_MISS_RETIRED__MASK__INTEL_SPR_MEM_LOAD_L3_MISS_RETIRED__REMOTE_PMM = 0x1000ull, <span class="comment">// Retired load instructions with remote Intel Optane DC persistent memory as the data source where the data request missed all caches.</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;        MEM_LOAD_L3_HIT_RETIRED = 0x00d2, <span class="comment">// Retired load instructions whose data sources were L3 hit and cross-core snoop missed in on-pkg core cache.</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;        MEM_LOAD_L3_HIT_RETIRED__MASK__INTEL_SPR_MEM_LOAD_L3_HIT_RETIRED__XSNP_FWD = 0x0400ull, <span class="comment">// Retired load instructions whose data sources were HitM responses from shared L3</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;        MEM_LOAD_L3_HIT_RETIRED__MASK__INTEL_SPR_MEM_LOAD_L3_HIT_RETIRED__XSNP_MISS = 0x0100ull, <span class="comment">// Retired load instructions whose data sources were L3 hit and cross-core snoop missed in on-pkg core cache.</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;        MEM_LOAD_L3_HIT_RETIRED__MASK__INTEL_SPR_MEM_LOAD_L3_HIT_RETIRED__XSNP_NONE = 0x0800ull, <span class="comment">// Retired load instructions whose data sources were hits in L3 without snoops required</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;        MEM_LOAD_L3_HIT_RETIRED__MASK__INTEL_SPR_MEM_LOAD_L3_HIT_RETIRED__XSNP_NO_FWD = 0x0200ull, <span class="comment">// Retired load instructions whose data sources were L3 and cross-core snoop hits in on-pkg core cache</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;        MEM_LOAD_RETIRED = 0x00d1, <span class="comment">// Retired load instructions with L1 cache hits as data sources</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;        MEM_LOAD_RETIRED__MASK__INTEL_SPR_MEM_LOAD_RETIRED__FB_HIT = 0x4000ull, <span class="comment">// Number of completed demand load requests that missed the L1</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;        MEM_LOAD_RETIRED__MASK__INTEL_SPR_MEM_LOAD_RETIRED__L1_HIT = 0x0100ull, <span class="comment">// Retired load instructions with L1 cache hits as data sources</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;        MEM_LOAD_RETIRED__MASK__INTEL_SPR_MEM_LOAD_RETIRED__L1_MISS = 0x0800ull, <span class="comment">// Retired load instructions missed L1 cache as data sources</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;        MEM_LOAD_RETIRED__MASK__INTEL_SPR_MEM_LOAD_RETIRED__L2_HIT = 0x0200ull, <span class="comment">// Retired load instructions with L2 cache hits as data sources</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;        MEM_LOAD_RETIRED__MASK__INTEL_SPR_MEM_LOAD_RETIRED__L2_MISS = 0x1000ull, <span class="comment">// Retired load instructions missed L2 cache as data sources</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;        MEM_LOAD_RETIRED__MASK__INTEL_SPR_MEM_LOAD_RETIRED__L3_HIT = 0x0400ull, <span class="comment">// Retired load instructions with L3 cache hits as data sources</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;        MEM_LOAD_RETIRED__MASK__INTEL_SPR_MEM_LOAD_RETIRED__L3_MISS = 0x2000ull, <span class="comment">// Retired load instructions missed L3 cache as data sources</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;        MEM_LOAD_RETIRED__MASK__INTEL_SPR_MEM_LOAD_RETIRED__LOCAL_PMM = 0x8000ull, <span class="comment">// Retired load instructions with local Intel Optane DC persistent memory as the data source where the data request missed all caches.</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;        MEM_INST_RETIRED = 0x00d0, <span class="comment">// Retired load instructions that miss the STLB.</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;        MEM_INST_RETIRED__MASK__INTEL_SPR_MEM_INST_RETIRED__ALL_LOADS = 0x8100ull, <span class="comment">// All retired load instructions.</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;        MEM_INST_RETIRED__MASK__INTEL_SPR_MEM_INST_RETIRED__ALL_STORES = 0x8200ull, <span class="comment">// All retired store instructions.</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;        MEM_INST_RETIRED__MASK__INTEL_SPR_MEM_INST_RETIRED__ANY = 0x8300ull, <span class="comment">// All retired memory instructions.</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;        MEM_INST_RETIRED__MASK__INTEL_SPR_MEM_INST_RETIRED__LOCK_LOADS = 0x2100ull, <span class="comment">// Retired load instructions with locked access.</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;        MEM_INST_RETIRED__MASK__INTEL_SPR_MEM_INST_RETIRED__SPLIT_LOADS = 0x4100ull, <span class="comment">// Retired load instructions that split across a cacheline boundary.</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;        MEM_INST_RETIRED__MASK__INTEL_SPR_MEM_INST_RETIRED__SPLIT_STORES = 0x4200ull, <span class="comment">// Retired store instructions that split across a cacheline boundary.</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;        MEM_INST_RETIRED__MASK__INTEL_SPR_MEM_INST_RETIRED__STLB_MISS_LOADS = 0x1100ull, <span class="comment">// Retired load instructions that miss the STLB.</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;        MEM_INST_RETIRED__MASK__INTEL_SPR_MEM_INST_RETIRED__STLB_MISS_STORES = 0x1200ull, <span class="comment">// Retired store instructions that miss the STLB.</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;        FP_ARITH_INST_RETIRED2 = 0x00cf, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;        FP_ARITH_INST_RETIRED2__MASK__INTEL_SPR_FP_ARITH_INST_RETIRED2__128B_PACKED_HALF = 0x0400ull, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;        FP_ARITH_INST_RETIRED2__MASK__INTEL_SPR_FP_ARITH_INST_RETIRED2__256B_PACKED_HALF = 0x0800ull, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;        FP_ARITH_INST_RETIRED2__MASK__INTEL_SPR_FP_ARITH_INST_RETIRED2__512B_PACKED_HALF = 0x1000ull, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;        FP_ARITH_INST_RETIRED2__MASK__INTEL_SPR_FP_ARITH_INST_RETIRED2__COMPLEX_SCALAR_HALF = 0x0200ull, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;        FP_ARITH_INST_RETIRED2__MASK__INTEL_SPR_FP_ARITH_INST_RETIRED2__SCALAR = 0x0300ull, <span class="comment">// Number of all Scalar Half-Precision FP arithmetic instructions(1) retired - regular and complex.</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;        FP_ARITH_INST_RETIRED2__MASK__INTEL_SPR_FP_ARITH_INST_RETIRED2__SCALAR_HALF = 0x0100ull, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;        FP_ARITH_INST_RETIRED2__MASK__INTEL_SPR_FP_ARITH_INST_RETIRED2__VECTOR = 0x1c00ull, <span class="comment">// Number of all Vector (also called packed) Half-Precision FP arithmetic instructions(1) retired.</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;        MEM_TRANS_RETIRED = 0x01cd, <span class="comment">// Counts randomly selected loads when the latency from first dispatch to completion is greater than 128 cycles.</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;        MEM_TRANS_RETIRED__MASK__INTEL_SPR_MEM_TRANS_RETIRED__LOAD_LATENCY = 0x100, <span class="comment">// Memory load instructions retired above programmed clocks</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;        MEM_TRANS_RETIRED__MASK__INTEL_SPR_MEM_TRANS_RETIRED__STORE_SAMPLE = 0x0200ull, <span class="comment">// Retired instructions with at least 1 store uop. This PEBS event is the trigger for stores sampled by the PEBS Store Facility.</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;        MISC_RETIRED = 0x00cc, <span class="comment">// Increments whenever there is an update to the LBR array.</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;        MISC_RETIRED__MASK__INTEL_SPR_MISC_RETIRED__LBR_INSERTS = 0x2000ull, <span class="comment">// Increments whenever there is an update to the LBR array.</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;        RTM_RETIRED = 0x00c9, <span class="comment">// Number of times an RTM execution started.</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;        RTM_RETIRED__MASK__INTEL_SPR_RTM_RETIRED__ABORTED = 0x0400ull, <span class="comment">// Number of times an RTM execution aborted.</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;        RTM_RETIRED__MASK__INTEL_SPR_RTM_RETIRED__ABORTED_EVENTS = 0x8000ull, <span class="comment">// Number of times an RTM execution aborted due to none of the previous 4 categories (e.g. interrupt)</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;        RTM_RETIRED__MASK__INTEL_SPR_RTM_RETIRED__ABORTED_MEM = 0x0800ull, <span class="comment">// Number of times an RTM execution aborted due to various memory events (e.g. read/write capacity and conflicts)</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;        RTM_RETIRED__MASK__INTEL_SPR_RTM_RETIRED__ABORTED_MEMTYPE = 0x4000ull, <span class="comment">// Number of times an RTM execution aborted due to incompatible memory type</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;        RTM_RETIRED__MASK__INTEL_SPR_RTM_RETIRED__ABORTED_UNFRIENDLY = 0x2000ull, <span class="comment">// Number of times an RTM execution aborted due to HLE-unfriendly instructions</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;        RTM_RETIRED__MASK__INTEL_SPR_RTM_RETIRED__COMMIT = 0x0200ull, <span class="comment">// Number of times an RTM execution successfully committed</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;        RTM_RETIRED__MASK__INTEL_SPR_RTM_RETIRED__START = 0x0100ull, <span class="comment">// Number of times an RTM execution started.</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;        SQ_MISC = 0x002c, <span class="comment">// Counts bus locks</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;        SQ_MISC__MASK__SPR_SQ_MISC__BUS_LOCK = 0x1000ull, <span class="comment">// Counts bus locks</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;        FP_ARITH_INST_RETIRED = 0x00c7, <span class="comment">// Counts number of SSE/AVX computational scalar double precision floating-point instructions retired; some instructions will count twice as noted below.  Each count represents 1 computational operation. Applies to SSE* and AVX* scalar double precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT FM(N)ADD/SUB.  FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;        FP_ARITH_INST_RETIRED__MASK__INTEL_SPR_FP_ARITH_INST_RETIRED__128B_PACKED_DOUBLE = 0x0400ull, <span class="comment">// Counts number of SSE/AVX computational 128-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below.  Each count represents 2 computation operations</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;        FP_ARITH_INST_RETIRED__MASK__INTEL_SPR_FP_ARITH_INST_RETIRED__128B_PACKED_SINGLE = 0x0800ull, <span class="comment">// Number of SSE/AVX computational 128-bit packed single precision floating-point instructions retired; some instructions will count twice as noted below.  Each count represents 4 computation operations</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;        FP_ARITH_INST_RETIRED__MASK__INTEL_SPR_FP_ARITH_INST_RETIRED__256B_PACKED_DOUBLE = 0x1000ull, <span class="comment">// Counts number of SSE/AVX computational 256-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below.  Each count represents 4 computation operations</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;        FP_ARITH_INST_RETIRED__MASK__INTEL_SPR_FP_ARITH_INST_RETIRED__256B_PACKED_SINGLE = 0x2000ull, <span class="comment">// Counts number of SSE/AVX computational 256-bit packed single precision floating-point instructions retired; some instructions will count twice as noted below.  Each count represents 8 computation operations</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;        FP_ARITH_INST_RETIRED__MASK__INTEL_SPR_FP_ARITH_INST_RETIRED__4_FLOPS = 0x1800ull, <span class="comment">// Number of SSE/AVX computational 128-bit packed single and 256-bit packed double precision FP instructions retired; some instructions will count twice as noted below.  Each count represents 2 or/and 4 computation operations</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;        FP_ARITH_INST_RETIRED__MASK__INTEL_SPR_FP_ARITH_INST_RETIRED__512B_PACKED_DOUBLE = 0x4000ull, <span class="comment">// Counts number of SSE/AVX computational 512-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below.  Each count represents 8 computation operations</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;        FP_ARITH_INST_RETIRED__MASK__INTEL_SPR_FP_ARITH_INST_RETIRED__512B_PACKED_SINGLE = 0x8000ull, <span class="comment">// Counts number of SSE/AVX computational 512-bit packed single precision floating-point instructions retired; some instructions will count twice as noted below.  Each count represents 16 computation operations</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;        FP_ARITH_INST_RETIRED__MASK__INTEL_SPR_FP_ARITH_INST_RETIRED__8_FLOPS = 0x6000ull, <span class="comment">// Number of SSE/AVX computational 256-bit packed single precision and 512-bit packed double precision  FP instructions retired; some instructions will count twice as noted below.  Each count represents 8 computation operations</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;        FP_ARITH_INST_RETIRED__MASK__INTEL_SPR_FP_ARITH_INST_RETIRED__SCALAR = 0x0300ull, <span class="comment">// Number of SSE/AVX computational scalar floating-point instructions retired; some instructions will count twice as noted below.  Applies to SSE* and AVX* scalar</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;        FP_ARITH_INST_RETIRED__MASK__INTEL_SPR_FP_ARITH_INST_RETIRED__SCALAR_DOUBLE = 0x0100ull, <span class="comment">// Counts number of SSE/AVX computational scalar double precision floating-point instructions retired; some instructions will count twice as noted below.  Each count represents 1 computational operation. Applies to SSE* and AVX* scalar double precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT FM(N)ADD/SUB.  FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;        FP_ARITH_INST_RETIRED__MASK__INTEL_SPR_FP_ARITH_INST_RETIRED__SCALAR_SINGLE = 0x0200ull, <span class="comment">// Counts number of SSE/AVX computational scalar single precision floating-point instructions retired; some instructions will count twice as noted below.  Each count represents 1 computational operation. Applies to SSE* and AVX* scalar single precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT RSQRT RCP FM(N)ADD/SUB.  FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;        FP_ARITH_INST_RETIRED__MASK__INTEL_SPR_FP_ARITH_INST_RETIRED__VECTOR = 0xfc00ull, <span class="comment">// Number of any Vector retired FP arithmetic instructions</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;        FRONTEND_RETIRED = 0x01c6, <span class="comment">// Retired Instructions who experienced a critical DSB miss.</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        FRONTEND_RETIRED__MASK__INTEL_SPR_FRONTEND_RETIRED__ANY_DSB_MISS = 0x0100ull, <span class="comment">// Retired Instructions who experienced DSB miss.</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        FRONTEND_RETIRED__MASK__INTEL_SPR_FRONTEND_RETIRED__DSB_MISS = 0x1100ull, <span class="comment">// Retired Instructions who experienced a critical DSB miss.</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;        FRONTEND_RETIRED__MASK__INTEL_SPR_FRONTEND_RETIRED__ITLB_MISS = 0x1400ull, <span class="comment">// Retired Instructions who experienced iTLB true miss.</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;        FRONTEND_RETIRED__MASK__INTEL_SPR_FRONTEND_RETIRED__L1I_MISS = 0x1200ull, <span class="comment">// Retired Instructions who experienced Instruction L1 Cache true miss.</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;        FRONTEND_RETIRED__MASK__INTEL_SPR_FRONTEND_RETIRED__L2_MISS = 0x1300ull, <span class="comment">// Retired Instructions who experienced Instruction L2 Cache true miss.</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;        FRONTEND_RETIRED__MASK__INTEL_SPR_FRONTEND_RETIRED__LATENCY_GE_1 = 0x60010600ull, <span class="comment">// Retired instructions after front-end starvation of at least 1 cycle</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;        FRONTEND_RETIRED__MASK__INTEL_SPR_FRONTEND_RETIRED__LATENCY_GE_128 = 0x60800600ull, <span class="comment">// Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 128 cycles which was not interrupted by a back-end stall.</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;        FRONTEND_RETIRED__MASK__INTEL_SPR_FRONTEND_RETIRED__LATENCY_GE_16 = 0x60100600ull, <span class="comment">// Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 16 cycles which was not interrupted by a back-end stall.</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;        FRONTEND_RETIRED__MASK__INTEL_SPR_FRONTEND_RETIRED__LATENCY_GE_2 = 0x60020600ull, <span class="comment">// Retired instructions after front-end starvation of at least 2 cycles</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;        FRONTEND_RETIRED__MASK__INTEL_SPR_FRONTEND_RETIRED__LATENCY_GE_256 = 0x61000600ull, <span class="comment">// Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 256 cycles which was not interrupted by a back-end stall.</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;        FRONTEND_RETIRED__MASK__INTEL_SPR_FRONTEND_RETIRED__LATENCY_GE_2_BUBBLES_GE_1 = 0x10020600ull, <span class="comment">// Retired instructions that are fetched after an interval where the front-end had at least 1 bubble-slot for a period of 2 cycles which was not interrupted by a back-end stall.</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;        FRONTEND_RETIRED__MASK__INTEL_SPR_FRONTEND_RETIRED__LATENCY_GE_32 = 0x60200600ull, <span class="comment">// Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 32 cycles which was not interrupted by a back-end stall.</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;        FRONTEND_RETIRED__MASK__INTEL_SPR_FRONTEND_RETIRED__LATENCY_GE_4 = 0x60040600ull, <span class="comment">// Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 4 cycles which was not interrupted by a back-end stall.</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;        FRONTEND_RETIRED__MASK__INTEL_SPR_FRONTEND_RETIRED__LATENCY_GE_512 = 0x62000600ull, <span class="comment">// Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 512 cycles which was not interrupted by a back-end stall.</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;        FRONTEND_RETIRED__MASK__INTEL_SPR_FRONTEND_RETIRED__LATENCY_GE_64 = 0x60400600ull, <span class="comment">// Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 64 cycles which was not interrupted by a back-end stall.</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;        FRONTEND_RETIRED__MASK__INTEL_SPR_FRONTEND_RETIRED__LATENCY_GE_8 = 0x60080600ull, <span class="comment">// Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 8 cycles which was not interrupted by a back-end stall.</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;        FRONTEND_RETIRED__MASK__INTEL_SPR_FRONTEND_RETIRED__MS_FLOWS = 0x0800ull, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;        FRONTEND_RETIRED__MASK__INTEL_SPR_FRONTEND_RETIRED__STLB_MISS = 0x1500ull, <span class="comment">// Retired Instructions who experienced STLB (2nd level TLB) true miss.</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        FRONTEND_RETIRED__MASK__INTEL_SPR_FRONTEND_RETIRED__UNKNOWN_BRANCH = 0x1700ull, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;        BR_MISP_RETIRED = 0x00c5, <span class="comment">// Mispredicted branch instructions retired.</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;        BR_MISP_RETIRED__MASK__INTEL_SPR_BR_MISP_RETIRED__ALL_BRANCHES = 0x0000ull, <span class="comment">// All mispredicted branch instructions retired.</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;        BR_MISP_RETIRED__MASK__INTEL_SPR_BR_MISP_RETIRED__COND = 0x1100ull, <span class="comment">// Mispredicted conditional branch instructions retired.</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;        BR_MISP_RETIRED__MASK__INTEL_SPR_BR_MISP_RETIRED__COND_NTAKEN = 0x1000ull, <span class="comment">// Mispredicted non-taken conditional branch instructions retired.</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;        BR_MISP_RETIRED__MASK__INTEL_SPR_BR_MISP_RETIRED__COND_TAKEN = 0x0100ull, <span class="comment">// Number of branch instructions retired that were mispredicted and taken.</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;        BR_MISP_RETIRED__MASK__INTEL_SPR_BR_MISP_RETIRED__INDIRECT = 0x8000ull, <span class="comment">// Miss-predicted near indirect branch instructions retired (excluding returns)</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;        BR_MISP_RETIRED__MASK__INTEL_SPR_BR_MISP_RETIRED__INDIRECT_CALL = 0x0200ull, <span class="comment">// Mispredicted indirect CALL retired.</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;        BR_MISP_RETIRED__MASK__INTEL_SPR_BR_MISP_RETIRED__NEAR_TAKEN = 0x2000ull, <span class="comment">// Number of near branch instructions retired that were mispredicted and taken.</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;        BR_MISP_RETIRED__MASK__INTEL_SPR_BR_MISP_RETIRED__RET = 0x0800ull, <span class="comment">// This event counts the number of mispredicted ret instructions retired. Non PEBS</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        BR_INST_RETIRED = 0x00c4, <span class="comment">// Branch instructions retired.</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;        BR_INST_RETIRED__MASK__INTEL_SPR_BR_INST_RETIRED__ALL_BRANCHES = 0x0000ull, <span class="comment">// All branch instructions retired.</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;        BR_INST_RETIRED__MASK__INTEL_SPR_BR_INST_RETIRED__COND = 0x1100ull, <span class="comment">// Conditional branch instructions retired.</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;        BR_INST_RETIRED__MASK__INTEL_SPR_BR_INST_RETIRED__COND_NTAKEN = 0x1000ull, <span class="comment">// Not taken branch instructions retired.</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;        BR_INST_RETIRED__MASK__INTEL_SPR_BR_INST_RETIRED__COND_TAKEN = 0x0100ull, <span class="comment">// Taken conditional branch instructions retired.</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;        BR_INST_RETIRED__MASK__INTEL_SPR_BR_INST_RETIRED__FAR_BRANCH = 0x4000ull, <span class="comment">// Far branch instructions retired.</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;        BR_INST_RETIRED__MASK__INTEL_SPR_BR_INST_RETIRED__INDIRECT = 0x8000ull, <span class="comment">// Indirect near branch instructions retired (excluding returns)</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;        BR_INST_RETIRED__MASK__INTEL_SPR_BR_INST_RETIRED__NEAR_CALL = 0x0200ull, <span class="comment">// Direct and indirect near call instructions retired.</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;        BR_INST_RETIRED__MASK__INTEL_SPR_BR_INST_RETIRED__NEAR_RETURN = 0x0800ull, <span class="comment">// Return instructions retired.</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;        BR_INST_RETIRED__MASK__INTEL_SPR_BR_INST_RETIRED__NEAR_TAKEN = 0x2000ull, <span class="comment">// Taken branch instructions retired.</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;        MACHINE_CLEARS = 0x00c3, <span class="comment">// Number of machine clears (nukes) of any type.</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;        MACHINE_CLEARS__MASK__INTEL_SPR_MACHINE_CLEARS__COUNT = 0x0100ull | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT) | (0x1 &lt;&lt; INTEL_X86_EDGE_BIT), <span class="comment">// Number of machine clears (nukes) of any type.</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;        MACHINE_CLEARS__MASK__INTEL_SPR_MACHINE_CLEARS__MEMORY_ORDERING = 0x0200ull, <span class="comment">// Number of machine clears due to memory ordering conflicts.</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;        MACHINE_CLEARS__MASK__INTEL_SPR_MACHINE_CLEARS__SMC = 0x0400ull, <span class="comment">// Self-modifying code (SMC) detected.</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;        UOPS_RETIRED = 0x00c2, <span class="comment">// Retired uops.</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;        UOPS_RETIRED__MASK__INTEL_SPR_UOPS_RETIRED__CYCLES = 0x0200ull | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles with retired uop(s).</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;        UOPS_RETIRED__MASK__INTEL_SPR_UOPS_RETIRED__HEAVY = 0x0100ull, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;        UOPS_RETIRED__MASK__INTEL_SPR_UOPS_RETIRED__MS = 0x0800ull, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;        UOPS_RETIRED__MASK__INTEL_SPR_UOPS_RETIRED__SLOTS = 0x0200ull, <span class="comment">// Retirement slots used.</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;        UOPS_RETIRED__MASK__INTEL_SPR_UOPS_RETIRED__STALLS = 0x0200ull | (0x1 &lt;&lt; INTEL_X86_INV_BIT) | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles without actually retired uops.</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;        UOPS_RETIRED__MASK__INTEL_SPR_UOPS_RETIRED__STALL_CYCLES = 0x0200ull | (0x1 &lt;&lt; INTEL_X86_INV_BIT) | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles without actually retired uops.</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;        ASSISTS = 0x00c1, <span class="comment">// Counts all microcode FP assists.</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;        ASSISTS__MASK__INTEL_SPR_ASSISTS__ANY = 0x1b00ull, <span class="comment">// Number of occurrences where a microcode assist is invoked by hardware.</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;        ASSISTS__MASK__INTEL_SPR_ASSISTS__FP = 0x0200ull, <span class="comment">// Counts all microcode FP assists.</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;        ASSISTS__MASK__INTEL_SPR_ASSISTS__PAGE_FAULT = 0x0800ull, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;        ASSISTS__MASK__INTEL_SPR_ASSISTS__SSE_AVX_MIX = 0x1000ull, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;        EXE = 0x02b7, <span class="comment">// Excution cycles.</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;        EXE__MASK__INTEL_SPR_EXE__AMX_BUSY = 0x0200ull, <span class="comment">// Counts the cycles where the AMX (Advance Matrix Extension) unit is busy performing an operation.</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;        FP_ARITH_DISPATCHED = 0x00b3, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;        FP_ARITH_DISPATCHED__MASK__INTEL_SPR_FP_ARITH_DISPATCHED__PORT_0 = 0x0100ull, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;        FP_ARITH_DISPATCHED__MASK__INTEL_SPR_FP_ARITH_DISPATCHED__PORT_1 = 0x0200ull, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;        FP_ARITH_DISPATCHED__MASK__INTEL_SPR_FP_ARITH_DISPATCHED__PORT_5 = 0x0400ull, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;        UOPS_DISPATCHED = 0x00b2, <span class="comment">// Uops dispatched.</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;        UOPS_DISPATCHED__MASK__INTEL_SPR_UOPS_DISPATCHED__PORT_0 = 0x0100ull, <span class="comment">// Uops executed on port 0</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;        UOPS_DISPATCHED__MASK__INTEL_SPR_UOPS_DISPATCHED__PORT_1 = 0x0200ull, <span class="comment">// Uops executed on port 1</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;        UOPS_DISPATCHED__MASK__INTEL_SPR_UOPS_DISPATCHED__PORT_2_3_10 = 0x0400ull, <span class="comment">// Uops executed on ports 2</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;        UOPS_DISPATCHED__MASK__INTEL_SPR_UOPS_DISPATCHED__PORT_4_9 = 0x1000ull, <span class="comment">// Uops executed on ports 4 and 9</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;        UOPS_DISPATCHED__MASK__INTEL_SPR_UOPS_DISPATCHED__PORT_5_11 = 0x2000ull, <span class="comment">// Uops executed on ports 5 and 11</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;        UOPS_DISPATCHED__MASK__INTEL_SPR_UOPS_DISPATCHED__PORT_6 = 0x4000ull, <span class="comment">// Uops executed on port 6</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;        UOPS_DISPATCHED__MASK__INTEL_SPR_UOPS_DISPATCHED__PORT_7_8 = 0x8000ull, <span class="comment">// Uops executed on ports 7 and 8</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;        UOPS_EXECUTED = 0x00b1, <span class="comment">// Uops executed.</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;        UOPS_EXECUTED__MASK__INTEL_SPR_UOPS_EXECUTED__CORE = 0x0200ull, <span class="comment">// Number of uops executed on the core.</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;        UOPS_EXECUTED__MASK__INTEL_SPR_UOPS_EXECUTED__CORE_CYCLES_GE_1 = 0x0200ull | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles at least 1 micro-op is executed from any thread on physical core.</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;        UOPS_EXECUTED__MASK__INTEL_SPR_UOPS_EXECUTED__CORE_CYCLES_GE_2 = 0x0200ull | (0x2 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles at least 2 micro-op is executed from any thread on physical core.</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;        UOPS_EXECUTED__MASK__INTEL_SPR_UOPS_EXECUTED__CORE_CYCLES_GE_3 = 0x0200ull | (0x3 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles at least 3 micro-op is executed from any thread on physical core.</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;        UOPS_EXECUTED__MASK__INTEL_SPR_UOPS_EXECUTED__CORE_CYCLES_GE_4 = 0x0200ull | (0x4 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles at least 4 micro-op is executed from any thread on physical core.</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;        UOPS_EXECUTED__MASK__INTEL_SPR_UOPS_EXECUTED__CYCLES_GE_1 = 0x0100ull | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles where at least 1 uop was executed per-thread</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;        UOPS_EXECUTED__MASK__INTEL_SPR_UOPS_EXECUTED__CYCLES_GE_2 = 0x0100ull | (0x2 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles where at least 2 uops were executed per-thread</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;        UOPS_EXECUTED__MASK__INTEL_SPR_UOPS_EXECUTED__CYCLES_GE_3 = 0x0100ull | (0x3 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles where at least 3 uops were executed per-thread</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;        UOPS_EXECUTED__MASK__INTEL_SPR_UOPS_EXECUTED__CYCLES_GE_4 = 0x0100ull | (0x4 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles where at least 4 uops were executed per-thread</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;        UOPS_EXECUTED__MASK__INTEL_SPR_UOPS_EXECUTED__STALLS = 0x0100ull | (0x1 &lt;&lt; INTEL_X86_INV_BIT) | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Counts number of cycles no uops were dispatched to be executed on this thread.</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;        UOPS_EXECUTED__MASK__INTEL_SPR_UOPS_EXECUTED__STALL_CYCLES = 0x0100ull | (0x1 &lt;&lt; INTEL_X86_INV_BIT) | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Counts number of cycles no uops were dispatched to be executed on this thread.</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;        UOPS_EXECUTED__MASK__INTEL_SPR_UOPS_EXECUTED__THREAD = 0x0100ull, <span class="comment">// Counts the number of uops to be executed per-thread each cycle.</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;        UOPS_EXECUTED__MASK__INTEL_SPR_UOPS_EXECUTED__X87 = 0x1000ull, <span class="comment">// Counts the number of x87 uops dispatched.</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;        ARITH = 0x00b0, <span class="comment">// Arithmetic operations.</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;        ARITH__MASK__INTEL_SPR_ARITH__DIVIDER_ACTIVE = 0x0900ull | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles when divide unit is busy executing divide or square root operations.</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;        ARITH__MASK__INTEL_SPR_ARITH__DIV_ACTIVE = 0x0900ull | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles when divide unit is busy executing divide or square root operations.</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;        ARITH__MASK__INTEL_SPR_ARITH__FPDIV_ACTIVE = 0x0100ull | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// TBD</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;        ARITH__MASK__INTEL_SPR_ARITH__FP_DIVIDER_ACTIVE = 0x0100ull | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// TBD</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;        ARITH__MASK__INTEL_SPR_ARITH__IDIV_ACTIVE = 0x0800ull, <span class="comment">// This event counts the cycles the integer divider is busy.</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;        ARITH__MASK__INTEL_SPR_ARITH__INT_DIVIDER_ACTIVE = 0x0800ull, <span class="comment">// This event counts the cycles the integer divider is busy.</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;        UOPS_ISSUED = 0x00ae, <span class="comment">// Uops issued.</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;        UOPS_ISSUED__MASK__INTEL_SPR_UOPS_ISSUED__ANY = 0x0100ull, <span class="comment">// Uops that RAT issues to RS</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;        INT_MISC = 0x00ad, <span class="comment">// Miscellaneous interruptions.</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;        INT_MISC__MASK__INTEL_SPR_INT_MISC__CLEARS_COUNT = 0x0100ull | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT) | (0x1 &lt;&lt; INTEL_X86_EDGE_BIT), <span class="comment">// Clears speculative count</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;        INT_MISC__MASK__INTEL_SPR_INT_MISC__CLEAR_RESTEER_CYCLES = 0x8000ull, <span class="comment">// Counts cycles after recovery from a branch misprediction or machine clear till the first uop is issued from the resteered path.</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;        INT_MISC__MASK__INTEL_SPR_INT_MISC__MBA_STALLS = 0x2000ull, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;        INT_MISC__MASK__INTEL_SPR_INT_MISC__RECOVERY_CYCLES = 0x0100ull, <span class="comment">// Core cycles the allocator was stalled due to recovery from earlier clear event for this thread</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;        INT_MISC__MASK__INTEL_SPR_INT_MISC__UNKNOWN_BRANCH_CYCLES = 0x0700ull, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;        INT_MISC__MASK__INTEL_SPR_INT_MISC__UOP_DROPPING = 0x1000ull, <span class="comment">// TMA slots where uops got dropped</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;        LSD = 0x00a8, <span class="comment">// LSD (Loop Stream Detector) operations.</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;        LSD__MASK__INTEL_SPR_LSD__CYCLES_ACTIVE = 0x0100ull | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles Uops delivered by the LSD</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;        LSD__MASK__INTEL_SPR_LSD__CYCLES_OK = 0x0100ull | (0x6 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles optimal number of Uops delivered by the LSD</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;        LSD__MASK__INTEL_SPR_LSD__UOPS = 0x0100ull, <span class="comment">// Number of Uops delivered by the LSD.</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;        EXE_ACTIVITY = 0x00a6, <span class="comment">// Execution activity.</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;        EXE_ACTIVITY__MASK__INTEL_SPR_EXE_ACTIVITY__1_PORTS_UTIL = 0x0200ull, <span class="comment">// Cycles total of 1 uop is executed on all ports and Reservation Station was not empty.</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;        EXE_ACTIVITY__MASK__INTEL_SPR_EXE_ACTIVITY__2_PORTS_UTIL = 0x0400ull, <span class="comment">// Cycles total of 2 uops are executed on all ports and Reservation Station was not empty.</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;        EXE_ACTIVITY__MASK__INTEL_SPR_EXE_ACTIVITY__3_PORTS_UTIL = 0x0800ull, <span class="comment">// Cycles total of 3 uops are executed on all ports and Reservation Station was not empty.</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;        EXE_ACTIVITY__MASK__INTEL_SPR_EXE_ACTIVITY__4_PORTS_UTIL = 0x1000ull, <span class="comment">// Cycles total of 4 uops are executed on all ports and Reservation Station was not empty.</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;        EXE_ACTIVITY__MASK__INTEL_SPR_EXE_ACTIVITY__BOUND_ON_LOADS = 0x2100ull | (0x5 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Execution stalls while memory subsystem has an outstanding load.</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;        EXE_ACTIVITY__MASK__INTEL_SPR_EXE_ACTIVITY__BOUND_ON_STORES = 0x4000ull | (0x2 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles where the Store Buffer was full and no loads caused an execution stall.</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;        RS = 0x00a5, <span class="comment">// Reservation Station (RS) activity.</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;        RS__MASK__INTEL_SPR_RS__EMPTY = 0x0700ull, <span class="comment">// Cycles when Reservation Station (RS) is empty for the thread.</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;        RS__MASK__INTEL_SPR_RS__EMPTY_COUNT = 0x0700ull | (0x1 &lt;&lt; INTEL_X86_INV_BIT) | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT) | (0x1 &lt;&lt; INTEL_X86_EDGE_BIT), <span class="comment">// Counts end of periods where the Reservation Station (RS) was empty.</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;        CYCLE_ACTIVITY = 0x00a3, <span class="comment">// Stalled cycles.</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;        CYCLE_ACTIVITY__MASK__INTEL_SPR_CYCLE_ACTIVITY__CYCLES_L1D_MISS = 0x0800ull | (0x8 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles while L1 cache miss demand load is outstanding.</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;        CYCLE_ACTIVITY__MASK__INTEL_SPR_CYCLE_ACTIVITY__CYCLES_L2_MISS = 0x0100ull | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles while L2 cache miss demand load is outstanding.</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;        CYCLE_ACTIVITY__MASK__INTEL_SPR_CYCLE_ACTIVITY__CYCLES_MEM_ANY = 0x1000ull | (0x10 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles while memory subsystem has an outstanding load.</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;        CYCLE_ACTIVITY__MASK__INTEL_SPR_CYCLE_ACTIVITY__STALLS_L1D_MISS = 0x0c00ull | (0xc &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Execution stalls while L1 cache miss demand load is outstanding.</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;        CYCLE_ACTIVITY__MASK__INTEL_SPR_CYCLE_ACTIVITY__STALLS_L2_MISS = 0x0500ull | (0x5 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Execution stalls while L2 cache miss demand load is outstanding.</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;        CYCLE_ACTIVITY__MASK__INTEL_SPR_CYCLE_ACTIVITY__STALLS_L3_MISS = 0x0600ull | (0x6 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Execution stalls while L3 cache miss demand load is outstanding.</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;        CYCLE_ACTIVITY__MASK__INTEL_SPR_CYCLE_ACTIVITY__STALLS_TOTAL = 0x0400ull | (0x4 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Total execution stalls.</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;        RESOURCE_STALLS = 0x00a2, <span class="comment">// Cycles where Allocation is stalled due to Resource Related reasons.</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;        RESOURCE_STALLS__MASK__INTEL_SPR_RESOURCE_STALLS__SB = 0x0800ull, <span class="comment">// Cycles stalled due to no store buffers available. (not including draining form sync).</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;        RESOURCE_STALLS__MASK__INTEL_SPR_RESOURCE_STALLS__SCOREBOARD = 0x0200ull, <span class="comment">// Counts cycles where the pipeline is stalled due to serializing operations.</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;        IDQ_UOPS_NOT_DELIVERED = 0x009c, <span class="comment">// Uops not delivered.</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;        IDQ_UOPS_NOT_DELIVERED__MASK__INTEL_SPR_IDQ_UOPS_NOT_DELIVERED__CORE = 0x0100ull, <span class="comment">// Uops not delivered by IDQ when backend of the machine is not stalled</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;        IDQ_UOPS_NOT_DELIVERED__MASK__INTEL_SPR_IDQ_UOPS_NOT_DELIVERED__CYCLES_0_UOPS_DELIV_CORE = 0x0100ull | (0x6 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles when no uops are not delivered by the IDQ when backend of the machine is not stalled</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;        IDQ_UOPS_NOT_DELIVERED__MASK__INTEL_SPR_IDQ_UOPS_NOT_DELIVERED__CYCLES_FE_WAS_OK = 0x0100ull | (0x1 &lt;&lt; INTEL_X86_INV_BIT) | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles when optimal number of uops was delivered to the back-end when the back-end is not stalled</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;        DECODE = 0x0087, <span class="comment">// Decoder activity.</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;        DECODE__MASK__INTEL_SPR_DECODE__LCP = 0x0100ull, <span class="comment">// Stalls caused by changing prefix length of the instruction.</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;        DECODE__MASK__INTEL_SPR_DECODE__MS_BUSY = 0x0200ull, <span class="comment">// Cycles the Microcode Sequencer is busy.</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;        ICACHE_TAG = 0x0083, <span class="comment">// Instruction cache tagging.</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;        ICACHE_TAG__MASK__INTEL_SPR_ICACHE_TAG__STALLS = 0x0400ull, <span class="comment">// Cycles where a code fetch is stalled due to L1 instruction cache tag miss.</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;        ICACHE_DATA = 0x0080, <span class="comment">// Instruction cache.</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;        ICACHE_DATA__MASK__INTEL_SPR_ICACHE_DATA__STALLS = 0x0400ull, <span class="comment">// Cycles where a code fetch is stalled due to L1 instruction cache miss.</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;        IDQ = 0x0079, <span class="comment">// IDQ (Instruction Decoded Queue) operations.</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;        IDQ__MASK__INTEL_SPR_IDQ__DSB_CYCLES_ANY = 0x0800ull | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles Decode Stream Buffer (DSB) is delivering any Uop</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;        IDQ__MASK__INTEL_SPR_IDQ__DSB_CYCLES_OK = 0x0800ull | (0x6 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles DSB is delivering optimal number of Uops</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;        IDQ__MASK__INTEL_SPR_IDQ__DSB_UOPS = 0x0800ull, <span class="comment">// Uops delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;        IDQ__MASK__INTEL_SPR_IDQ__MITE_CYCLES_ANY = 0x0400ull | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles MITE is delivering any Uop</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;        IDQ__MASK__INTEL_SPR_IDQ__MITE_CYCLES_OK = 0x0400ull | (0x6 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles MITE is delivering optimal number of Uops</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;        IDQ__MASK__INTEL_SPR_IDQ__MITE_UOPS = 0x0400ull, <span class="comment">// Uops delivered to Instruction Decode Queue (IDQ) from MITE path</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;        IDQ__MASK__INTEL_SPR_IDQ__MS_CYCLES_ANY = 0x2000ull | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles when uops are being delivered to IDQ while MS is busy</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;        IDQ__MASK__INTEL_SPR_IDQ__MS_SWITCHES = 0x2000ull | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT) | (0x1 &lt;&lt; INTEL_X86_EDGE_BIT), <span class="comment">// Number of switches from DSB or MITE to the MS</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;        IDQ__MASK__INTEL_SPR_IDQ__MS_UOPS = 0x2000ull, <span class="comment">// Uops delivered to IDQ while MS is busy</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;        UOPS_DECODED = 0x0076, <span class="comment">// Uops decoded.</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;        UOPS_DECODED__MASK__INTEL_SPR_UOPS_DECODED__DEC0_UOPS = 0x0100ull, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;        INST_DECODED = 0x0075, <span class="comment">// Instruction decoded.</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;        INST_DECODED__MASK__INTEL_SPR_INST_DECODED__DECODERS = 0x0100ull, <span class="comment">// Instruction decoders utilized in a cycle</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;        DSB2MITE_SWITCHES = 0x0061, <span class="comment">// DSB to MITE switches.</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;        DSB2MITE_SWITCHES__MASK__INTEL_SPR_DSB2MITE_SWITCHES__PENALTY_CYCLES = 0x0200ull, <span class="comment">// DSB-to-MITE switch true penalty cycles.</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;        TX_MEM = 0x0054, <span class="comment">// Transactional memory.</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;        TX_MEM__MASK__INTEL_SPR_TX_MEM__ABORT_CAPACITY_READ = 0x8000ull, <span class="comment">// Speculatively counts the number of TSX aborts due to a data capacity limitation for transactional reads</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;        TX_MEM__MASK__INTEL_SPR_TX_MEM__ABORT_CAPACITY_WRITE = 0x0200ull, <span class="comment">// Speculatively counts the number of TSX aborts due to a data capacity limitation for transactional writes.</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;        TX_MEM__MASK__INTEL_SPR_TX_MEM__ABORT_CONFLICT = 0x0100ull, <span class="comment">// Number of times a transactional abort was signaled due to a data conflict on a transactionally accessed address</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;        L1D = 0x0051, <span class="comment">// L1D cache.</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;        L1D__MASK__INTEL_SPR_L1D__REPLACEMENT = 0x0100ull, <span class="comment">// Counts the number of cache lines replaced in L1 data cache.</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;        LOAD_HIT_PREFETCH = 0x004c, <span class="comment">// Load dispatches.</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;        LOAD_HIT_PREFETCH__MASK__INTEL_SPR_LOAD_HIT_PREFETCH__SWPF = 0x0100ull, <span class="comment">// Counts the number of demand load dispatches that hit L1D fill buffer (FB) allocated for software prefetch.</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;        L1D_PEND_MISS = 0x0048, <span class="comment">// L1D pending misses.</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;        L1D_PEND_MISS__MASK__INTEL_SPR_L1D_PEND_MISS__FB_FULL = 0x0200ull, <span class="comment">// Number of cycles a demand request has waited due to L1D Fill Buffer (FB) unavailability.</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;        L1D_PEND_MISS__MASK__INTEL_SPR_L1D_PEND_MISS__FB_FULL_PERIODS = 0x0200ull | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT) | (0x1 &lt;&lt; INTEL_X86_EDGE_BIT), <span class="comment">// Number of phases a demand request has waited due to L1D Fill Buffer (FB) unavailability.</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;        L1D_PEND_MISS__MASK__INTEL_SPR_L1D_PEND_MISS__L2_STALL = 0x0400ull, <span class="comment">// Number of cycles a demand request has waited due to L1D due to lack of L2 resources.</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;        L1D_PEND_MISS__MASK__INTEL_SPR_L1D_PEND_MISS__L2_STALLS = 0x0400ull, <span class="comment">// Number of cycles a demand request has waited due to L1D due to lack of L2 resources.</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;        L1D_PEND_MISS__MASK__INTEL_SPR_L1D_PEND_MISS__PENDING = 0x0100ull, <span class="comment">// Number of L1D misses that are outstanding</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;        L1D_PEND_MISS__MASK__INTEL_SPR_L1D_PEND_MISS__PENDING_CYCLES = 0x0100ull | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles with L1D load Misses outstanding.</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;        MEMORY_ACTIVITY = 0x0047, <span class="comment">// Memory activity.</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;        MEMORY_ACTIVITY__MASK__INTEL_SPR_MEMORY_ACTIVITY__CYCLES_L1D_MISS = 0x0200ull | (0x2 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles while L1 cache miss demand load is outstanding.</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;        MEMORY_ACTIVITY__MASK__INTEL_SPR_MEMORY_ACTIVITY__STALLS_L1D_MISS = 0x0300ull | (0x3 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Execution stalls while L1 cache miss demand load is outstanding.</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;        MEMORY_ACTIVITY__MASK__INTEL_SPR_MEMORY_ACTIVITY__STALLS_L2_MISS = 0x0500ull | (0x5 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// TBD</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;        MEMORY_ACTIVITY__MASK__INTEL_SPR_MEMORY_ACTIVITY__STALLS_L3_MISS = 0x0900ull | (0x9 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// TBD</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;        MEM_STORE_RETIRED = 0x0044, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;        MEM_STORE_RETIRED__MASK__INTEL_SPR_MEM_STORE_RETIRED__L2_HIT = 0x0100ull, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;        MEM_LOAD_COMPLETED = 0x0043, <span class="comment">// Completed demand load.</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;        MEM_LOAD_COMPLETED__MASK__INTEL_SPR_MEM_LOAD_COMPLETED__L1_MISS_ANY = 0xfd00ull, <span class="comment">// Completed demand load uops that miss the L1 d-cache.</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;        SW_PREFETCH_ACCESS = 0x0040, <span class="comment">// Software prefetches.</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;        SW_PREFETCH_ACCESS__MASK__INTEL_SPR_SW_PREFETCH_ACCESS__NTA = 0x0100ull, <span class="comment">// Number of PREFETCHNTA instructions executed.</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;        SW_PREFETCH_ACCESS__MASK__INTEL_SPR_SW_PREFETCH_ACCESS__PREFETCHW = 0x0800ull, <span class="comment">// Number of PREFETCHW instructions executed.</span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;        SW_PREFETCH_ACCESS__MASK__INTEL_SPR_SW_PREFETCH_ACCESS__T0 = 0x0200ull, <span class="comment">// Number of PREFETCHT0 instructions executed.</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;        SW_PREFETCH_ACCESS__MASK__INTEL_SPR_SW_PREFETCH_ACCESS__T1_T2 = 0x0400ull, <span class="comment">// Number of PREFETCHT1 or PREFETCHT2 instructions executed.</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;        LONGEST_LAT_CACHE = 0x002e, <span class="comment">// L3 cache.</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;        LONGEST_LAT_CACHE__MASK__INTEL_SPR_LONGEST_LAT_CACHE__MISS = 0x4100ull, <span class="comment">// Core-originated cacheable requests that missed L3  (Except hardware prefetches to the L3)</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;        LONGEST_LAT_CACHE__MASK__INTEL_SPR_LONGEST_LAT_CACHE__REFERENCE = 0x4f00ull, <span class="comment">// Core-originated cacheable requests that refer to L3 (Except hardware prefetches to the L3)</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;        XQ = 0x002d, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;        XQ__MASK__INTEL_SPR_XQ__FULL_CYCLES = 0x0100ull | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// TBD</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;        L2_LINES_OUT = 0x0026, <span class="comment">// L2 lines evicted.</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;        L2_LINES_OUT__MASK__INTEL_SPR_L2_LINES_OUT__NON_SILENT = 0x0200ull, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;        L2_LINES_OUT__MASK__INTEL_SPR_L2_LINES_OUT__SILENT = 0x0100ull, <span class="comment">// Non-modified cache lines that are silently dropped by L2 cache when triggered by an L2 cache fill.</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;        L2_LINES_OUT__MASK__INTEL_SPR_L2_LINES_OUT__USELESS_HWPF = 0x0400ull, <span class="comment">// Cache lines that have been L2 hardware prefetched but not used by demand accesses</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;        L2_LINES_IN = 0x0025, <span class="comment">// L2 lines allocated.</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;        L2_LINES_IN__MASK__INTEL_SPR_L2_LINES_IN__ALL = 0x1f00ull, <span class="comment">// L2 cache lines filling L2</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;        L2_RQSTS = 0x0024, <span class="comment">// L2 requests.</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;        L2_RQSTS__MASK__INTEL_SPR_L2_RQSTS__ALL_CODE_RD = 0xe400ull, <span class="comment">// L2 code requests</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;        L2_RQSTS__MASK__INTEL_SPR_L2_RQSTS__ALL_DEMAND_DATA_RD = 0xe100ull, <span class="comment">// Demand Data Read requests</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;        L2_RQSTS__MASK__INTEL_SPR_L2_RQSTS__ALL_DEMAND_MISS = 0x2700ull, <span class="comment">// Demand requests that miss L2 cache</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;        L2_RQSTS__MASK__INTEL_SPR_L2_RQSTS__ALL_DEMAND_REFERENCES = 0xe700ull, <span class="comment">// Demand requests to L2 cache</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;        L2_RQSTS__MASK__INTEL_SPR_L2_RQSTS__ALL_RFO = 0xe200ull, <span class="comment">// RFO requests to L2 cache</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;        L2_RQSTS__MASK__INTEL_SPR_L2_RQSTS__CODE_RD_HIT = 0xc400ull, <span class="comment">// L2 cache hits when fetching instructions</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;        L2_RQSTS__MASK__INTEL_SPR_L2_RQSTS__CODE_RD_MISS = 0x2400ull, <span class="comment">// L2 cache misses when fetching instructions</span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;        L2_RQSTS__MASK__INTEL_SPR_L2_RQSTS__DEMAND_DATA_RD_HIT = 0xc100ull, <span class="comment">// Demand Data Read requests that hit L2 cache</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;        L2_RQSTS__MASK__INTEL_SPR_L2_RQSTS__DEMAND_DATA_RD_MISS = 0x2100ull, <span class="comment">// Demand Data Read miss L2</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;        L2_RQSTS__MASK__INTEL_SPR_L2_RQSTS__RFO_HIT = 0xc200ull, <span class="comment">// RFO requests that hit L2 cache</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;        L2_RQSTS__MASK__INTEL_SPR_L2_RQSTS__RFO_MISS = 0x2200ull, <span class="comment">// RFO requests that miss L2 cache</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;        L2_RQSTS__MASK__INTEL_SPR_L2_RQSTS__SWPF_HIT = 0xc800ull, <span class="comment">// SW prefetch requests that hit L2 cache.</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;        L2_RQSTS__MASK__INTEL_SPR_L2_RQSTS__SWPF_MISS = 0x2800ull, <span class="comment">// SW prefetch requests that miss L2 cache.</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;        OFFCORE_REQUESTS = 0x0021, <span class="comment">// Offcore requests.</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;        OFFCORE_REQUESTS__MASK__INTEL_SPR_OFFCORE_REQUESTS__ALL_REQUESTS = 0x8000ull, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;        OFFCORE_REQUESTS__MASK__INTEL_SPR_OFFCORE_REQUESTS__DATA_RD = 0x0800ull, <span class="comment">// Demand and prefetch data reads</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;        OFFCORE_REQUESTS__MASK__INTEL_SPR_OFFCORE_REQUESTS__DEMAND_DATA_RD = 0x0100ull, <span class="comment">// Demand Data Read requests sent to uncore</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;        OFFCORE_REQUESTS_OUTSTANDING = 0x0020, <span class="comment">// Outstanding offcore requests.</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;        OFFCORE_REQUESTS_OUTSTANDING__MASK__INTEL_SPR_OFFCORE_REQUESTS_OUTSTANDING__ALL_DATA_RD = 0x0800ull, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;        OFFCORE_REQUESTS_OUTSTANDING__MASK__INTEL_SPR_OFFCORE_REQUESTS_OUTSTANDING__CYCLES_WITH_DATA_RD = 0x0800ull | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// TBD</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;        OFFCORE_REQUESTS_OUTSTANDING__MASK__INTEL_SPR_OFFCORE_REQUESTS_OUTSTANDING__CYCLES_WITH_DEMAND_RFO = 0x0400ull | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// TBD</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;        OFFCORE_REQUESTS_OUTSTANDING__MASK__INTEL_SPR_OFFCORE_REQUESTS_OUTSTANDING__DATA_RD = 0x0800ull, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;        DTLB_STORE_MISSES = 0x0013, <span class="comment">// Data TLB store misses.</span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;        DTLB_STORE_MISSES__MASK__INTEL_SPR_DTLB_STORE_MISSES__STLB_HIT = 0x2000ull, <span class="comment">// Stores that miss the DTLB and hit the STLB.</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;        DTLB_STORE_MISSES__MASK__INTEL_SPR_DTLB_STORE_MISSES__WALK_ACTIVE = 0x1000ull | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles when at least one PMH is busy with a page walk for a store.</span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;        DTLB_STORE_MISSES__MASK__INTEL_SPR_DTLB_STORE_MISSES__WALK_COMPLETED = 0x0e00ull, <span class="comment">// Store misses in all TLB levels causes a page walk that completes. (All page sizes)</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;        DTLB_STORE_MISSES__MASK__INTEL_SPR_DTLB_STORE_MISSES__WALK_COMPLETED_1G = 0x0800ull, <span class="comment">// Page walks completed due to a demand data store to a 1G page.</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;        DTLB_STORE_MISSES__MASK__INTEL_SPR_DTLB_STORE_MISSES__WALK_COMPLETED_2M_4M = 0x0400ull, <span class="comment">// Page walks completed due to a demand data store to a 2M/4M page.</span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;        DTLB_STORE_MISSES__MASK__INTEL_SPR_DTLB_STORE_MISSES__WALK_COMPLETED_4K = 0x0200ull, <span class="comment">// Page walks completed due to a demand data store to a 4K page.</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;        DTLB_STORE_MISSES__MASK__INTEL_SPR_DTLB_STORE_MISSES__WALK_PENDING = 0x1000ull, <span class="comment">// Number of page walks outstanding for a store in the PMH each cycle.</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;        DTLB_LOAD_MISSES = 0x0012, <span class="comment">// Data TLB load misses.</span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;        DTLB_LOAD_MISSES__MASK__INTEL_SPR_DTLB_LOAD_MISSES__STLB_HIT = 0x2000ull, <span class="comment">// Loads that miss the DTLB and hit the STLB.</span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;        DTLB_LOAD_MISSES__MASK__INTEL_SPR_DTLB_LOAD_MISSES__WALK_ACTIVE = 0x1000ull | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles when at least one PMH is busy with a page walk for a demand load.</span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;        DTLB_LOAD_MISSES__MASK__INTEL_SPR_DTLB_LOAD_MISSES__WALK_COMPLETED = 0x0e00ull, <span class="comment">// Load miss in all TLB levels causes a page walk that completes. (All page sizes)</span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;        DTLB_LOAD_MISSES__MASK__INTEL_SPR_DTLB_LOAD_MISSES__WALK_COMPLETED_1G = 0x0800ull, <span class="comment">// Page walks completed due to a demand data load to a 1G page.</span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;        DTLB_LOAD_MISSES__MASK__INTEL_SPR_DTLB_LOAD_MISSES__WALK_COMPLETED_2M_4M = 0x0400ull, <span class="comment">// Page walks completed due to a demand data load to a 2M/4M page.</span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;        DTLB_LOAD_MISSES__MASK__INTEL_SPR_DTLB_LOAD_MISSES__WALK_COMPLETED_4K = 0x0200ull, <span class="comment">// Page walks completed due to a demand data load to a 4K page.</span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;        DTLB_LOAD_MISSES__MASK__INTEL_SPR_DTLB_LOAD_MISSES__WALK_PENDING = 0x1000ull, <span class="comment">// Number of page walks outstanding for a demand load in the PMH each cycle.</span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;        ITLB_MISSES = 0x0011, <span class="comment">// Instruction TLB misses.</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;        ITLB_MISSES__MASK__INTEL_SPR_ITLB_MISSES__STLB_HIT = 0x2000ull, <span class="comment">// Instruction fetch requests that miss the ITLB and hit the STLB.</span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;        ITLB_MISSES__MASK__INTEL_SPR_ITLB_MISSES__WALK_ACTIVE = 0x1000ull | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles when at least one PMH is busy with a page walk for code (instruction fetch) request.</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;        ITLB_MISSES__MASK__INTEL_SPR_ITLB_MISSES__WALK_COMPLETED = 0x0e00ull, <span class="comment">// Code miss in all TLB levels causes a page walk that completes. (All page sizes)</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;        ITLB_MISSES__MASK__INTEL_SPR_ITLB_MISSES__WALK_COMPLETED_2M_4M = 0x0400ull, <span class="comment">// Code miss in all TLB levels causes a page walk that completes. (2M/4M)</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;        ITLB_MISSES__MASK__INTEL_SPR_ITLB_MISSES__WALK_COMPLETED_4K = 0x0200ull, <span class="comment">// Code miss in all TLB levels causes a page walk that completes. (4K)</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;        ITLB_MISSES__MASK__INTEL_SPR_ITLB_MISSES__WALK_PENDING = 0x1000ull, <span class="comment">// Number of page walks outstanding for an outstanding code request in the PMH each cycle.</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;        LD_BLOCKS = 0x0003, <span class="comment">// Blocking loads.</span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;        LD_BLOCKS__MASK__INTEL_SPR_LD_BLOCKS__ADDRESS_ALIAS = 0x0400ull, <span class="comment">// False dependencies in MOB due to partial compare on address.</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;        LD_BLOCKS__MASK__INTEL_SPR_LD_BLOCKS__NO_SR = 0x8800ull, <span class="comment">// The number of times that split load operations are temporarily blocked because all resources for handling the split accesses are in use.</span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;        LD_BLOCKS__MASK__INTEL_SPR_LD_BLOCKS__STORE_FORWARD = 0x8200ull, <span class="comment">// Loads blocked due to overlapping with a preceding store that cannot be forwarded.</span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;        TOPDOWN = , <span class="comment">// Topdown events.</span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;        TOPDOWN__MASK__INTEL_SPR_TOPDOWN__BACKEND_BOUND_SLOTS = 0x0200ull, <span class="comment">// TMA slots where no uops were being issued due to lack of back-end resources.</span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;        TOPDOWN__MASK__INTEL_SPR_TOPDOWN__BAD_SPEC_SLOTS = 0x0400ull, <span class="comment">// TMA slots wasted due to incorrect speculations.</span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;        TOPDOWN__MASK__INTEL_SPR_TOPDOWN__BR_MISPREDICT_SLOTS = 0x0800ull, <span class="comment">// TMA slots wasted due to incorrect speculation by branch mispredictions</span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;        TOPDOWN__MASK__INTEL_SPR_TOPDOWN__MEMORY_BOUND_SLOTS = 0x1000ull, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;        TOPDOWN__MASK__INTEL_SPR_TOPDOWN__SLOTS = 0x0400ull, <span class="comment">// TMA slots available for an unhalted logical processor. Fixed counter - architectural event</span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;        TOPDOWN__MASK__INTEL_SPR_TOPDOWN__SLOTS_P = 0x01a4ull, <span class="comment">// TMA slots available for an unhalted logical processor. General counter - architectural event</span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;        CPU_CLK_UNHALTED = 0x003c, <span class="comment">// Cycles in unhalted state.</span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;        CPU_CLK_UNHALTED__MASK__INTEL_SPR_CPU_CLK_UNHALTED__C01 = 0x10ecull, <span class="comment">// Core clocks when the thread is in the C0.1 light-weight slower wakeup time but more power saving optimized state.</span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;        CPU_CLK_UNHALTED__MASK__INTEL_SPR_CPU_CLK_UNHALTED__C02 = 0x20ecull, <span class="comment">// Core clocks when the thread is in the C0.2 light-weight faster wakeup time but less power saving optimized state.</span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;        CPU_CLK_UNHALTED__MASK__INTEL_SPR_CPU_CLK_UNHALTED__C0_WAIT = 0x70ecull, <span class="comment">// Core clocks when the thread is in the C0.1 or C0.2 or running a PAUSE in C0 ACPI state.</span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;        CPU_CLK_UNHALTED__MASK__INTEL_SPR_CPU_CLK_UNHALTED__DISTRIBUTED = 0x02ecull, <span class="comment">// Cycle counts are evenly distributed between active threads in the Core.</span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;        CPU_CLK_UNHALTED__MASK__INTEL_SPR_CPU_CLK_UNHALTED__ONE_THREAD_ACTIVE = 0x0200ull, <span class="comment">// Core crystal clock cycles when this thread is unhalted and the other thread is halted.</span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;        CPU_CLK_UNHALTED__MASK__INTEL_SPR_CPU_CLK_UNHALTED__PAUSE = 0x40ecull, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;        CPU_CLK_UNHALTED__MASK__INTEL_SPR_CPU_CLK_UNHALTED__PAUSE_INST = 0x40ecull | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT) | (0x1 &lt;&lt; INTEL_X86_EDGE_BIT), <span class="comment">// TBD</span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;        CPU_CLK_UNHALTED__MASK__INTEL_SPR_CPU_CLK_UNHALTED__REF_DISTRIBUTED = 0x0800ull, <span class="comment">// Core crystal clock cycles. Cycle counts are evenly distributed between active threads in the Core.</span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;        CPU_CLK_UNHALTED__MASK__INTEL_SPR_CPU_CLK_UNHALTED__REF_TSC = 0x0300ull, <span class="comment">// Reference cycles when the core is not in halt state (Fixed Counter 2).</span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;        CPU_CLK_UNHALTED__MASK__INTEL_SPR_CPU_CLK_UNHALTED__REF_TSC_P = 0x0100ull, <span class="comment">// Reference cycles when the core is not in halt state (Programmable Counter).</span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;        CPU_CLK_UNHALTED__MASK__INTEL_SPR_CPU_CLK_UNHALTED__THREAD = 0x0200ull, <span class="comment">// Core cycles when the thread is not in halt state</span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;        CPU_CLK_UNHALTED__MASK__INTEL_SPR_CPU_CLK_UNHALTED__THREAD_P = 0x0000ull, <span class="comment">// Thread cycles when thread is not in halt state</span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;        INST_RETIRED = 0x00c0, <span class="comment">// Number of instructions retired.</span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;        INST_RETIRED__MASK__INTEL_SPR_INST_RETIRED__ANY = 0x0100ull, <span class="comment">// Number of instructions retired. Fixed Counter - architectural event (c</span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;        INST_RETIRED__MASK__INTEL_SPR_INST_RETIRED__STALL_CYCLES = 0x0100ull | (0x1 &lt;&lt; INTEL_X86_INV_BIT) | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles without actually retired instructions.</span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;        INST_RETIRED__MASK__INTEL_SPR_INST_RETIRED__ANY_P = 0x0000ull, <span class="comment">// Number of instructions retired. General Counter - architectural event</span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;        INST_RETIRED__MASK__INTEL_SPR_INST_RETIRED__MACRO_FUSED = 0x1000ull, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;        INST_RETIRED__MASK__INTEL_SPR_INST_RETIRED__NOP = 0x0200ull, <span class="comment">// Number of all retired NOP instructions.</span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;        INST_RETIRED__MASK__INTEL_SPR_INST_RETIRED__PREC_DIST = 0x0100ull, <span class="comment">// Precise instruction retired with PEBS precise-distribution</span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;        INST_RETIRED__MASK__INTEL_SPR_INST_RETIRED__REP_ITERATION = 0x0800ull, <span class="comment">// Iterations of Repeat string retired instructions.</span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;        OCR = 0x012a, <span class="comment">// Counts demand data reads that have any type of response.</span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;        OCR__MASK__INTEL_SPR_OCR__DEMAND_CODE_RD_ANY_RESPONSE = 0x1000400ull, <span class="comment">// Counts demand instruction fetches and L1 instruction cache prefetches that have any type of response.</span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;        OCR__MASK__INTEL_SPR_OCR__DEMAND_CODE_RD_DRAM = 0x73c00000400ull, <span class="comment">// Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by DRAM.</span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;        OCR__MASK__INTEL_SPR_OCR__DEMAND_CODE_RD_L3_HIT = 0x3f803c000400ull, <span class="comment">// Counts demand instruction fetches and L1 instruction cache prefetches that hit in the L3 or were snooped from another core&#39;s caches on the same socket.</span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;        OCR__MASK__INTEL_SPR_OCR__DEMAND_CODE_RD_L3_HIT_SNOOP_HITM = 0x10003c000400ull, <span class="comment">// Counts demand instruction fetches and L1 instruction cache prefetches that resulted in a snoop hit a modified line in another core&#39;s caches which forwarded the data.</span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;        OCR__MASK__INTEL_SPR_OCR__DEMAND_CODE_RD_L3_MISS = 0x3fbfc0000400ull, <span class="comment">// Counts demand instruction fetches and L1 instruction cache prefetches that were not supplied by the local socket&#39;s L1</span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;        OCR__MASK__INTEL_SPR_OCR__DEMAND_CODE_RD_LOCAL_DRAM = 0x10400000400ull, <span class="comment">// Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by DRAM attached to this socket</span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;        OCR__MASK__INTEL_SPR_OCR__DEMAND_CODE_RD_SNC_CACHE_HITM = 0x100800000400ull, <span class="comment">// Counts demand instruction fetches and L1 instruction cache prefetches that hit a modified line in a distant L3 Cache or were snooped from a distant core&#39;s L1/L2 caches on this socket when the system is in SNC (sub-NUMA cluster) mode.</span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;        OCR__MASK__INTEL_SPR_OCR__DEMAND_CODE_RD_SNC_CACHE_HIT_WITH_FWD = 0x80800000400ull, <span class="comment">// Counts demand instruction fetches and L1 instruction cache prefetches that either hit a non-modified line in a distant L3 Cache or were snooped from a distant core&#39;s L1/L2 caches on this socket when the system is in SNC (sub-NUMA cluster) mode.</span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;        OCR__MASK__INTEL_SPR_OCR__DEMAND_CODE_RD_SNC_DRAM = 0x70800000400ull, <span class="comment">// Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by DRAM on a distant memory controller of this socket when the system is in SNC (sub-NUMA cluster) mode.</span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;        OCR__MASK__INTEL_SPR_OCR__DEMAND_DATA_RD_ANY_RESPONSE = 0x1000100ull, <span class="comment">// Counts demand data reads that have any type of response.</span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;        OCR__MASK__INTEL_SPR_OCR__DEMAND_DATA_RD_DRAM = 0x73c00000100ull, <span class="comment">// Counts demand data reads that were supplied by DRAM.</span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;        OCR__MASK__INTEL_SPR_OCR__DEMAND_DATA_RD_L3_HIT = 0x3f803c000100ull, <span class="comment">// Counts demand data reads that hit in the L3 or were snooped from another core&#39;s caches on the same socket.</span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;        OCR__MASK__INTEL_SPR_OCR__DEMAND_DATA_RD_L3_HIT_SNOOP_HITM = 0x10003c000100ull, <span class="comment">// Counts demand data reads that resulted in a snoop hit a modified line in another core&#39;s caches which forwarded the data.</span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;        OCR__MASK__INTEL_SPR_OCR__DEMAND_DATA_RD_L3_HIT_SNOOP_HIT_NO_FWD = 0x4003c000100ull, <span class="comment">// Counts demand data reads that resulted in a snoop that hit in another core</span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;        OCR__MASK__INTEL_SPR_OCR__DEMAND_DATA_RD_L3_HIT_SNOOP_HIT_WITH_FWD = 0x8003c000100ull, <span class="comment">// Counts demand data reads that resulted in a snoop hit in another core&#39;s caches which forwarded the unmodified data to the requesting core.</span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;        OCR__MASK__INTEL_SPR_OCR__DEMAND_DATA_RD_L3_MISS = 0x3fbfc0000100ull, <span class="comment">// Counts demand data reads that were not supplied by the local socket&#39;s L1</span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;        OCR__MASK__INTEL_SPR_OCR__DEMAND_DATA_RD_LOCAL_DRAM = 0x10400000100ull, <span class="comment">// Counts demand data reads that were supplied by DRAM attached to this socket</span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;        OCR__MASK__INTEL_SPR_OCR__DEMAND_DATA_RD_REMOTE_CACHE_SNOOP_HITM = 0x103000000100ull, <span class="comment">// Counts demand data reads that were supplied by a cache on a remote socket where a snoop hit a modified line in another core&#39;s caches which forwarded the data.</span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;        OCR__MASK__INTEL_SPR_OCR__DEMAND_DATA_RD_REMOTE_CACHE_SNOOP_HIT_WITH_FWD = 0x83000000100ull, <span class="comment">// Counts demand data reads that were supplied by a cache on a remote socket where a snoop hit in another core&#39;s caches which forwarded the unmodified data to the requesting core.</span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;        OCR__MASK__INTEL_SPR_OCR__DEMAND_DATA_RD_REMOTE_DRAM = 0x73000000100ull, <span class="comment">// Counts demand data reads that were supplied by DRAM attached to another socket.</span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;        OCR__MASK__INTEL_SPR_OCR__DEMAND_DATA_RD_REMOTE_PMM = 0x70300000100ull, <span class="comment">// Counts demand data reads that were supplied by PMM attached to another socket.</span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;        OCR__MASK__INTEL_SPR_OCR__DEMAND_DATA_RD_SNC_CACHE_HITM = 0x100800000100ull, <span class="comment">// Counts demand data reads that hit a modified line in a distant L3 Cache or were snooped from a distant core&#39;s L1/L2 caches on this socket when the system is in SNC (sub-NUMA cluster) mode.</span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;        OCR__MASK__INTEL_SPR_OCR__DEMAND_DATA_RD_SNC_CACHE_HIT_WITH_FWD = 0x80800000100ull, <span class="comment">// Counts demand data reads that either hit a non-modified line in a distant L3 Cache or were snooped from a distant core&#39;s L1/L2 caches on this socket when the system is in SNC (sub-NUMA cluster) mode.</span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;        OCR__MASK__INTEL_SPR_OCR__DEMAND_DATA_RD_SNC_DRAM = 0x70800000100ull, <span class="comment">// Counts demand data reads that were supplied by DRAM on a distant memory controller of this socket when the system is in SNC (sub-NUMA cluster) mode.</span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;        OCR__MASK__INTEL_SPR_OCR__DEMAND_RFO_ANY_RESPONSE = 0x3f3ffc000200ull, <span class="comment">// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that have any type of response.</span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;        OCR__MASK__INTEL_SPR_OCR__DEMAND_RFO_DRAM = 0x73c00000200ull, <span class="comment">// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that were supplied by DRAM.</span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;        OCR__MASK__INTEL_SPR_OCR__DEMAND_RFO_L3_HIT = 0x3f803c000200ull, <span class="comment">// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that hit in the L3 or were snooped from another core&#39;s caches on the same socket.</span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;        OCR__MASK__INTEL_SPR_OCR__DEMAND_RFO_L3_HIT_SNOOP_HITM = 0x10003c000200ull, <span class="comment">// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that resulted in a snoop hit a modified line in another core&#39;s caches which forwarded the data.</span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;        OCR__MASK__INTEL_SPR_OCR__DEMAND_RFO_L3_MISS = 0x3f3fc0000200ull, <span class="comment">// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that were not supplied by the local socket&#39;s L1</span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;        OCR__MASK__INTEL_SPR_OCR__DEMAND_RFO_LOCAL_DRAM = 0x10400000200ull, <span class="comment">// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that were supplied by DRAM attached to this socket</span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;        OCR__MASK__INTEL_SPR_OCR__DEMAND_RFO_SNC_CACHE_HITM = 0x100800000200ull, <span class="comment">// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that hit a modified line in a distant L3 Cache or were snooped from a distant core&#39;s L1/L2 caches on this socket when the system is in SNC (sub-NUMA cluster) mode.</span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;        OCR__MASK__INTEL_SPR_OCR__DEMAND_RFO_SNC_CACHE_HIT_WITH_FWD = 0x80800000200ull, <span class="comment">// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that either hit a non-modified line in a distant L3 Cache or were snooped from a distant core&#39;s L1/L2 caches on this socket when the system is in SNC (sub-NUMA cluster) mode.</span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;        OCR__MASK__INTEL_SPR_OCR__DEMAND_RFO_SNC_DRAM = 0x70800000200ull, <span class="comment">// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that were supplied by DRAM on a distant memory controller of this socket when the system is in SNC (sub-NUMA cluster) mode.</span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;        OCR__MASK__INTEL_SPR_OCR__HWPF_L1D_ANY_RESPONSE = 0x1040000ull, <span class="comment">// Counts data load hardware prefetch requests to the L1 data cache that have any type of response.</span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;        OCR__MASK__INTEL_SPR_OCR__HWPF_L2_ANY_RESPONSE = 0x1007000ull, <span class="comment">// Counts hardware prefetches (which bring data to L2) that have any type of response.</span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;        OCR__MASK__INTEL_SPR_OCR__HWPF_L3_ANY_RESPONSE = 0x1238000ull, <span class="comment">// Counts hardware prefetches to the L3 only that have any type of response.</span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;        OCR__MASK__INTEL_SPR_OCR__HWPF_L3_L3_HIT = 0x8008238000ull, <span class="comment">// Counts hardware prefetches to the L3 only that hit in the L3 or were snooped from another core&#39;s caches on the same socket.</span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;        OCR__MASK__INTEL_SPR_OCR__HWPF_L3_L3_MISS = 0x9400238000ull, <span class="comment">// Counts hardware prefetches to the L3 only that missed the local socket&#39;s L1</span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;        OCR__MASK__INTEL_SPR_OCR__HWPF_L3_L3_MISS_LOCAL = 0x8400238000ull, <span class="comment">// Counts hardware prefetches to the L3 only that were not supplied by the local socket&#39;s L1</span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;        OCR__MASK__INTEL_SPR_OCR__HWPF_L3_REMOTE = 0x9000238000ull, <span class="comment">// Counts hardware prefetches to the L3 only that were not supplied by the local socket&#39;s L1</span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;        OCR__MASK__INTEL_SPR_OCR__MODIFIED_WRITE_ANY_RESPONSE = 0x1080800ull, <span class="comment">// Counts writebacks of modified cachelines and streaming stores that have any type of response.</span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;        OCR__MASK__INTEL_SPR_OCR__READS_TO_CORE_ANY_RESPONSE = 0x3f3ffc447700ull, <span class="comment">// Counts all (cacheable) data read</span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;        OCR__MASK__INTEL_SPR_OCR__READS_TO_CORE_DRAM = 0x73c00447700ull, <span class="comment">// Counts all (cacheable) data read</span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;        OCR__MASK__INTEL_SPR_OCR__READS_TO_CORE_L3_HIT = 0x3f003c447700ull, <span class="comment">// Counts all (cacheable) data read</span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;        OCR__MASK__INTEL_SPR_OCR__READS_TO_CORE_L3_HIT_SNOOP_HITM = 0x10003c447700ull, <span class="comment">// Counts all (cacheable) data read</span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;        OCR__MASK__INTEL_SPR_OCR__READS_TO_CORE_L3_HIT_SNOOP_HIT_NO_FWD = 0x4003c447700ull, <span class="comment">// Counts all (cacheable) data read</span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;        OCR__MASK__INTEL_SPR_OCR__READS_TO_CORE_L3_HIT_SNOOP_HIT_WITH_FWD = 0x8003c447700ull, <span class="comment">// Counts all (cacheable) data read</span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;        OCR__MASK__INTEL_SPR_OCR__READS_TO_CORE_L3_MISS = 0x3f3fc0447700ull, <span class="comment">// Counts all (cacheable) data read</span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;        OCR__MASK__INTEL_SPR_OCR__READS_TO_CORE_L3_MISS_LOCAL = 0x3f04c0447700ull, <span class="comment">// Counts all (cacheable) data read</span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;        OCR__MASK__INTEL_SPR_OCR__READS_TO_CORE_L3_MISS_LOCAL_SOCKET = 0x70cc0447700ull, <span class="comment">// Counts all (cacheable) data read</span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;        OCR__MASK__INTEL_SPR_OCR__READS_TO_CORE_LOCAL_DRAM = 0x10400447700ull, <span class="comment">// Counts all (cacheable) data read</span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;        OCR__MASK__INTEL_SPR_OCR__READS_TO_CORE_LOCAL_SOCKET_DRAM = 0x70c00447700ull, <span class="comment">// Counts all (cacheable) data read</span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;        OCR__MASK__INTEL_SPR_OCR__READS_TO_CORE_LOCAL_SOCKET_PMM = 0x700c0447700ull, <span class="comment">// Counts all (cacheable) data read</span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;        OCR__MASK__INTEL_SPR_OCR__READS_TO_CORE_REMOTE = 0x3f3300447700ull, <span class="comment">// Counts all (cacheable) data read</span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;        OCR__MASK__INTEL_SPR_OCR__READS_TO_CORE_REMOTE_CACHE_SNOOP_FWD = 0x183000447700ull, <span class="comment">// Counts all (cacheable) data read</span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;        OCR__MASK__INTEL_SPR_OCR__READS_TO_CORE_REMOTE_CACHE_SNOOP_HITM = 0x103000447700ull, <span class="comment">// Counts all (cacheable) data read</span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;        OCR__MASK__INTEL_SPR_OCR__READS_TO_CORE_REMOTE_CACHE_SNOOP_HIT_WITH_FWD = 0x83000447700ull, <span class="comment">// Counts all (cacheable) data read</span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;        OCR__MASK__INTEL_SPR_OCR__READS_TO_CORE_REMOTE_DRAM = 0x73000447700ull, <span class="comment">// Counts all (cacheable) data read</span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;        OCR__MASK__INTEL_SPR_OCR__READS_TO_CORE_REMOTE_MEMORY = 0x73300447700ull, <span class="comment">// Counts all (cacheable) data read</span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;        OCR__MASK__INTEL_SPR_OCR__READS_TO_CORE_REMOTE_PMM = 0x70300447700ull, <span class="comment">// Counts all (cacheable) data read</span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;        OCR__MASK__INTEL_SPR_OCR__READS_TO_CORE_SNC_CACHE_HITM = 0x100800447700ull, <span class="comment">// Counts all (cacheable) data read</span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;        OCR__MASK__INTEL_SPR_OCR__READS_TO_CORE_SNC_CACHE_HIT_WITH_FWD = 0x80800447700ull, <span class="comment">// Counts all (cacheable) data read</span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;        OCR__MASK__INTEL_SPR_OCR__READS_TO_CORE_SNC_DRAM = 0x70800447700ull, <span class="comment">// Counts all (cacheable) data read</span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;        OCR__MASK__INTEL_SPR_OCR__RFO_TO_CORE_L3_HIT_M = 0x1f8004002200ull, <span class="comment">// Counts demand reads for ownership (RFO)</span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;        OCR__MASK__INTEL_SPR_OCR__STREAMING_WR_ANY_RESPONSE = 0x1080000ull, <span class="comment">// Counts streaming stores that have any type of response.</span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;        OCR__MASK__INTEL_SPR_OCR__STREAMING_WR_L3_HIT = 0x8008080000ull, <span class="comment">// Counts streaming stores that hit in the L3 or were snooped from another core&#39;s caches on the same socket.</span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;        OCR__MASK__INTEL_SPR_OCR__STREAMING_WR_L3_MISS = 0x9400080000ull, <span class="comment">// Counts streaming stores that missed the local socket&#39;s L1</span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;        OCR__MASK__INTEL_SPR_OCR__STREAMING_WR_L3_MISS_LOCAL = 0x8400080000ull, <span class="comment">// Counts streaming stores that were not supplied by the local socket&#39;s L1</span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;        OCR__MASK__INTEL_SPR_OCR__WRITE_ESTIMATE_MEMORY = 0xfbff8082200ull, <span class="comment">// Counts Demand RFOs</span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;        OFFCORE_RESPONSE_0 = 0x012a, <span class="comment">// Offcore response event</span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;        OFFCORE_RESPONSE_0__MASK__INTEL_SPR_OCR__DEMAND_CODE_RD_ANY_RESPONSE = 0x1000400ull, <span class="comment">// Counts demand instruction fetches and L1 instruction cache prefetches that have any type of response.</span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;        OFFCORE_RESPONSE_0__MASK__INTEL_SPR_OCR__DEMAND_CODE_RD_DRAM = 0x73c00000400ull, <span class="comment">// Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by DRAM.</span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;        OFFCORE_RESPONSE_0__MASK__INTEL_SPR_OCR__DEMAND_CODE_RD_L3_HIT = 0x3f803c000400ull, <span class="comment">// Counts demand instruction fetches and L1 instruction cache prefetches that hit in the L3 or were snooped from another core&#39;s caches on the same socket.</span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;        OFFCORE_RESPONSE_0__MASK__INTEL_SPR_OCR__DEMAND_CODE_RD_L3_HIT_SNOOP_HITM = 0x10003c000400ull, <span class="comment">// Counts demand instruction fetches and L1 instruction cache prefetches that resulted in a snoop hit a modified line in another core&#39;s caches which forwarded the data.</span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;        OFFCORE_RESPONSE_0__MASK__INTEL_SPR_OCR__DEMAND_CODE_RD_L3_MISS = 0x3fbfc0000400ull, <span class="comment">// Counts demand instruction fetches and L1 instruction cache prefetches that were not supplied by the local socket&#39;s L1</span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;        OFFCORE_RESPONSE_0__MASK__INTEL_SPR_OCR__DEMAND_CODE_RD_LOCAL_DRAM = 0x10400000400ull, <span class="comment">// Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by DRAM attached to this socket</span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;        OFFCORE_RESPONSE_0__MASK__INTEL_SPR_OCR__DEMAND_CODE_RD_SNC_CACHE_HITM = 0x100800000400ull, <span class="comment">// Counts demand instruction fetches and L1 instruction cache prefetches that hit a modified line in a distant L3 Cache or were snooped from a distant core&#39;s L1/L2 caches on this socket when the system is in SNC (sub-NUMA cluster) mode.</span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;        OFFCORE_RESPONSE_0__MASK__INTEL_SPR_OCR__DEMAND_CODE_RD_SNC_CACHE_HIT_WITH_FWD = 0x80800000400ull, <span class="comment">// Counts demand instruction fetches and L1 instruction cache prefetches that either hit a non-modified line in a distant L3 Cache or were snooped from a distant core&#39;s L1/L2 caches on this socket when the system is in SNC (sub-NUMA cluster) mode.</span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;        OFFCORE_RESPONSE_0__MASK__INTEL_SPR_OCR__DEMAND_CODE_RD_SNC_DRAM = 0x70800000400ull, <span class="comment">// Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by DRAM on a distant memory controller of this socket when the system is in SNC (sub-NUMA cluster) mode.</span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;        OFFCORE_RESPONSE_0__MASK__INTEL_SPR_OCR__DEMAND_DATA_RD_ANY_RESPONSE = 0x1000100ull, <span class="comment">// Counts demand data reads that have any type of response.</span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;        OFFCORE_RESPONSE_0__MASK__INTEL_SPR_OCR__DEMAND_DATA_RD_DRAM = 0x73c00000100ull, <span class="comment">// Counts demand data reads that were supplied by DRAM.</span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;        OFFCORE_RESPONSE_0__MASK__INTEL_SPR_OCR__DEMAND_DATA_RD_L3_HIT = 0x3f803c000100ull, <span class="comment">// Counts demand data reads that hit in the L3 or were snooped from another core&#39;s caches on the same socket.</span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;        OFFCORE_RESPONSE_0__MASK__INTEL_SPR_OCR__DEMAND_DATA_RD_L3_HIT_SNOOP_HITM = 0x10003c000100ull, <span class="comment">// Counts demand data reads that resulted in a snoop hit a modified line in another core&#39;s caches which forwarded the data.</span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;        OFFCORE_RESPONSE_0__MASK__INTEL_SPR_OCR__DEMAND_DATA_RD_L3_HIT_SNOOP_HIT_NO_FWD = 0x4003c000100ull, <span class="comment">// Counts demand data reads that resulted in a snoop that hit in another core</span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;        OFFCORE_RESPONSE_0__MASK__INTEL_SPR_OCR__DEMAND_DATA_RD_L3_HIT_SNOOP_HIT_WITH_FWD = 0x8003c000100ull, <span class="comment">// Counts demand data reads that resulted in a snoop hit in another core&#39;s caches which forwarded the unmodified data to the requesting core.</span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;        OFFCORE_RESPONSE_0__MASK__INTEL_SPR_OCR__DEMAND_DATA_RD_L3_MISS = 0x3fbfc0000100ull, <span class="comment">// Counts demand data reads that were not supplied by the local socket&#39;s L1</span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;        OFFCORE_RESPONSE_0__MASK__INTEL_SPR_OCR__DEMAND_DATA_RD_LOCAL_DRAM = 0x10400000100ull, <span class="comment">// Counts demand data reads that were supplied by DRAM attached to this socket</span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;        OFFCORE_RESPONSE_0__MASK__INTEL_SPR_OCR__DEMAND_DATA_RD_REMOTE_CACHE_SNOOP_HITM = 0x103000000100ull, <span class="comment">// Counts demand data reads that were supplied by a cache on a remote socket where a snoop hit a modified line in another core&#39;s caches which forwarded the data.</span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;        OFFCORE_RESPONSE_0__MASK__INTEL_SPR_OCR__DEMAND_DATA_RD_REMOTE_CACHE_SNOOP_HIT_WITH_FWD = 0x83000000100ull, <span class="comment">// Counts demand data reads that were supplied by a cache on a remote socket where a snoop hit in another core&#39;s caches which forwarded the unmodified data to the requesting core.</span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;        OFFCORE_RESPONSE_0__MASK__INTEL_SPR_OCR__DEMAND_DATA_RD_REMOTE_DRAM = 0x73000000100ull, <span class="comment">// Counts demand data reads that were supplied by DRAM attached to another socket.</span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;        OFFCORE_RESPONSE_0__MASK__INTEL_SPR_OCR__DEMAND_DATA_RD_REMOTE_PMM = 0x70300000100ull, <span class="comment">// Counts demand data reads that were supplied by PMM attached to another socket.</span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;        OFFCORE_RESPONSE_0__MASK__INTEL_SPR_OCR__DEMAND_DATA_RD_SNC_CACHE_HITM = 0x100800000100ull, <span class="comment">// Counts demand data reads that hit a modified line in a distant L3 Cache or were snooped from a distant core&#39;s L1/L2 caches on this socket when the system is in SNC (sub-NUMA cluster) mode.</span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;        OFFCORE_RESPONSE_0__MASK__INTEL_SPR_OCR__DEMAND_DATA_RD_SNC_CACHE_HIT_WITH_FWD = 0x80800000100ull, <span class="comment">// Counts demand data reads that either hit a non-modified line in a distant L3 Cache or were snooped from a distant core&#39;s L1/L2 caches on this socket when the system is in SNC (sub-NUMA cluster) mode.</span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;        OFFCORE_RESPONSE_0__MASK__INTEL_SPR_OCR__DEMAND_DATA_RD_SNC_DRAM = 0x70800000100ull, <span class="comment">// Counts demand data reads that were supplied by DRAM on a distant memory controller of this socket when the system is in SNC (sub-NUMA cluster) mode.</span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;        OFFCORE_RESPONSE_0__MASK__INTEL_SPR_OCR__DEMAND_RFO_ANY_RESPONSE = 0x3f3ffc000200ull, <span class="comment">// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that have any type of response.</span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;        OFFCORE_RESPONSE_0__MASK__INTEL_SPR_OCR__DEMAND_RFO_DRAM = 0x73c00000200ull, <span class="comment">// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that were supplied by DRAM.</span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;        OFFCORE_RESPONSE_0__MASK__INTEL_SPR_OCR__DEMAND_RFO_L3_HIT = 0x3f803c000200ull, <span class="comment">// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that hit in the L3 or were snooped from another core&#39;s caches on the same socket.</span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;        OFFCORE_RESPONSE_0__MASK__INTEL_SPR_OCR__DEMAND_RFO_L3_HIT_SNOOP_HITM = 0x10003c000200ull, <span class="comment">// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that resulted in a snoop hit a modified line in another core&#39;s caches which forwarded the data.</span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;        OFFCORE_RESPONSE_0__MASK__INTEL_SPR_OCR__DEMAND_RFO_L3_MISS = 0x3f3fc0000200ull, <span class="comment">// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that were not supplied by the local socket&#39;s L1</span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;        OFFCORE_RESPONSE_0__MASK__INTEL_SPR_OCR__DEMAND_RFO_LOCAL_DRAM = 0x10400000200ull, <span class="comment">// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that were supplied by DRAM attached to this socket</span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;        OFFCORE_RESPONSE_0__MASK__INTEL_SPR_OCR__DEMAND_RFO_SNC_CACHE_HITM = 0x100800000200ull, <span class="comment">// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that hit a modified line in a distant L3 Cache or were snooped from a distant core&#39;s L1/L2 caches on this socket when the system is in SNC (sub-NUMA cluster) mode.</span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;        OFFCORE_RESPONSE_0__MASK__INTEL_SPR_OCR__DEMAND_RFO_SNC_CACHE_HIT_WITH_FWD = 0x80800000200ull, <span class="comment">// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that either hit a non-modified line in a distant L3 Cache or were snooped from a distant core&#39;s L1/L2 caches on this socket when the system is in SNC (sub-NUMA cluster) mode.</span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;        OFFCORE_RESPONSE_0__MASK__INTEL_SPR_OCR__DEMAND_RFO_SNC_DRAM = 0x70800000200ull, <span class="comment">// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that were supplied by DRAM on a distant memory controller of this socket when the system is in SNC (sub-NUMA cluster) mode.</span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;        OFFCORE_RESPONSE_0__MASK__INTEL_SPR_OCR__HWPF_L1D_ANY_RESPONSE = 0x1040000ull, <span class="comment">// Counts data load hardware prefetch requests to the L1 data cache that have any type of response.</span></div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;        OFFCORE_RESPONSE_0__MASK__INTEL_SPR_OCR__HWPF_L2_ANY_RESPONSE = 0x1007000ull, <span class="comment">// Counts hardware prefetches (which bring data to L2) that have any type of response.</span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;        OFFCORE_RESPONSE_0__MASK__INTEL_SPR_OCR__HWPF_L3_ANY_RESPONSE = 0x1238000ull, <span class="comment">// Counts hardware prefetches to the L3 only that have any type of response.</span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;        OFFCORE_RESPONSE_0__MASK__INTEL_SPR_OCR__HWPF_L3_L3_HIT = 0x8008238000ull, <span class="comment">// Counts hardware prefetches to the L3 only that hit in the L3 or were snooped from another core&#39;s caches on the same socket.</span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;        OFFCORE_RESPONSE_0__MASK__INTEL_SPR_OCR__HWPF_L3_L3_MISS = 0x9400238000ull, <span class="comment">// Counts hardware prefetches to the L3 only that missed the local socket&#39;s L1</span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;        OFFCORE_RESPONSE_0__MASK__INTEL_SPR_OCR__HWPF_L3_L3_MISS_LOCAL = 0x8400238000ull, <span class="comment">// Counts hardware prefetches to the L3 only that were not supplied by the local socket&#39;s L1</span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;        OFFCORE_RESPONSE_0__MASK__INTEL_SPR_OCR__HWPF_L3_REMOTE = 0x9000238000ull, <span class="comment">// Counts hardware prefetches to the L3 only that were not supplied by the local socket&#39;s L1</span></div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;        OFFCORE_RESPONSE_0__MASK__INTEL_SPR_OCR__MODIFIED_WRITE_ANY_RESPONSE = 0x1080800ull, <span class="comment">// Counts writebacks of modified cachelines and streaming stores that have any type of response.</span></div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;        OFFCORE_RESPONSE_0__MASK__INTEL_SPR_OCR__READS_TO_CORE_ANY_RESPONSE = 0x3f3ffc447700ull, <span class="comment">// Counts all (cacheable) data read</span></div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;        OFFCORE_RESPONSE_0__MASK__INTEL_SPR_OCR__READS_TO_CORE_DRAM = 0x73c00447700ull, <span class="comment">// Counts all (cacheable) data read</span></div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;        OFFCORE_RESPONSE_0__MASK__INTEL_SPR_OCR__READS_TO_CORE_L3_HIT = 0x3f003c447700ull, <span class="comment">// Counts all (cacheable) data read</span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;        OFFCORE_RESPONSE_0__MASK__INTEL_SPR_OCR__READS_TO_CORE_L3_HIT_SNOOP_HITM = 0x10003c447700ull, <span class="comment">// Counts all (cacheable) data read</span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;        OFFCORE_RESPONSE_0__MASK__INTEL_SPR_OCR__READS_TO_CORE_L3_HIT_SNOOP_HIT_NO_FWD = 0x4003c447700ull, <span class="comment">// Counts all (cacheable) data read</span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;        OFFCORE_RESPONSE_0__MASK__INTEL_SPR_OCR__READS_TO_CORE_L3_HIT_SNOOP_HIT_WITH_FWD = 0x8003c447700ull, <span class="comment">// Counts all (cacheable) data read</span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;        OFFCORE_RESPONSE_0__MASK__INTEL_SPR_OCR__READS_TO_CORE_L3_MISS = 0x3f3fc0447700ull, <span class="comment">// Counts all (cacheable) data read</span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;        OFFCORE_RESPONSE_0__MASK__INTEL_SPR_OCR__READS_TO_CORE_L3_MISS_LOCAL = 0x3f04c0447700ull, <span class="comment">// Counts all (cacheable) data read</span></div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;        OFFCORE_RESPONSE_0__MASK__INTEL_SPR_OCR__READS_TO_CORE_L3_MISS_LOCAL_SOCKET = 0x70cc0447700ull, <span class="comment">// Counts all (cacheable) data read</span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;        OFFCORE_RESPONSE_0__MASK__INTEL_SPR_OCR__READS_TO_CORE_LOCAL_DRAM = 0x10400447700ull, <span class="comment">// Counts all (cacheable) data read</span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;        OFFCORE_RESPONSE_0__MASK__INTEL_SPR_OCR__READS_TO_CORE_LOCAL_SOCKET_DRAM = 0x70c00447700ull, <span class="comment">// Counts all (cacheable) data read</span></div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;        OFFCORE_RESPONSE_0__MASK__INTEL_SPR_OCR__READS_TO_CORE_LOCAL_SOCKET_PMM = 0x700c0447700ull, <span class="comment">// Counts all (cacheable) data read</span></div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;        OFFCORE_RESPONSE_0__MASK__INTEL_SPR_OCR__READS_TO_CORE_REMOTE = 0x3f3300447700ull, <span class="comment">// Counts all (cacheable) data read</span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;        OFFCORE_RESPONSE_0__MASK__INTEL_SPR_OCR__READS_TO_CORE_REMOTE_CACHE_SNOOP_FWD = 0x183000447700ull, <span class="comment">// Counts all (cacheable) data read</span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;        OFFCORE_RESPONSE_0__MASK__INTEL_SPR_OCR__READS_TO_CORE_REMOTE_CACHE_SNOOP_HITM = 0x103000447700ull, <span class="comment">// Counts all (cacheable) data read</span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;        OFFCORE_RESPONSE_0__MASK__INTEL_SPR_OCR__READS_TO_CORE_REMOTE_CACHE_SNOOP_HIT_WITH_FWD = 0x83000447700ull, <span class="comment">// Counts all (cacheable) data read</span></div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;        OFFCORE_RESPONSE_0__MASK__INTEL_SPR_OCR__READS_TO_CORE_REMOTE_DRAM = 0x73000447700ull, <span class="comment">// Counts all (cacheable) data read</span></div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;        OFFCORE_RESPONSE_0__MASK__INTEL_SPR_OCR__READS_TO_CORE_REMOTE_MEMORY = 0x73300447700ull, <span class="comment">// Counts all (cacheable) data read</span></div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;        OFFCORE_RESPONSE_0__MASK__INTEL_SPR_OCR__READS_TO_CORE_REMOTE_PMM = 0x70300447700ull, <span class="comment">// Counts all (cacheable) data read</span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;        OFFCORE_RESPONSE_0__MASK__INTEL_SPR_OCR__READS_TO_CORE_SNC_CACHE_HITM = 0x100800447700ull, <span class="comment">// Counts all (cacheable) data read</span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;        OFFCORE_RESPONSE_0__MASK__INTEL_SPR_OCR__READS_TO_CORE_SNC_CACHE_HIT_WITH_FWD = 0x80800447700ull, <span class="comment">// Counts all (cacheable) data read</span></div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;        OFFCORE_RESPONSE_0__MASK__INTEL_SPR_OCR__READS_TO_CORE_SNC_DRAM = 0x70800447700ull, <span class="comment">// Counts all (cacheable) data read</span></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;        OFFCORE_RESPONSE_0__MASK__INTEL_SPR_OCR__RFO_TO_CORE_L3_HIT_M = 0x1f8004002200ull, <span class="comment">// Counts demand reads for ownership (RFO)</span></div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;        OFFCORE_RESPONSE_0__MASK__INTEL_SPR_OCR__STREAMING_WR_ANY_RESPONSE = 0x1080000ull, <span class="comment">// Counts streaming stores that have any type of response.</span></div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;        OFFCORE_RESPONSE_0__MASK__INTEL_SPR_OCR__STREAMING_WR_L3_HIT = 0x8008080000ull, <span class="comment">// Counts streaming stores that hit in the L3 or were snooped from another core&#39;s caches on the same socket.</span></div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;        OFFCORE_RESPONSE_0__MASK__INTEL_SPR_OCR__STREAMING_WR_L3_MISS = 0x9400080000ull, <span class="comment">// Counts streaming stores that missed the local socket&#39;s L1</span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;        OFFCORE_RESPONSE_0__MASK__INTEL_SPR_OCR__STREAMING_WR_L3_MISS_LOCAL = 0x8400080000ull, <span class="comment">// Counts streaming stores that were not supplied by the local socket&#39;s L1</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;        OFFCORE_RESPONSE_0__MASK__INTEL_SPR_OCR__WRITE_ESTIMATE_MEMORY = 0xfbff8082200ull, <span class="comment">// Counts Demand RFOs</span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;        OFFCORE_RESPONSE_1 = 0x012b, <span class="comment">// Offcore response event</span></div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;        OFFCORE_RESPONSE_1__MASK__INTEL_SPR_OCR__DEMAND_CODE_RD_ANY_RESPONSE = 0x1000400ull, <span class="comment">// Counts demand instruction fetches and L1 instruction cache prefetches that have any type of response.</span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;        OFFCORE_RESPONSE_1__MASK__INTEL_SPR_OCR__DEMAND_CODE_RD_DRAM = 0x73c00000400ull, <span class="comment">// Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by DRAM.</span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;        OFFCORE_RESPONSE_1__MASK__INTEL_SPR_OCR__DEMAND_CODE_RD_L3_HIT = 0x3f803c000400ull, <span class="comment">// Counts demand instruction fetches and L1 instruction cache prefetches that hit in the L3 or were snooped from another core&#39;s caches on the same socket.</span></div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;        OFFCORE_RESPONSE_1__MASK__INTEL_SPR_OCR__DEMAND_CODE_RD_L3_HIT_SNOOP_HITM = 0x10003c000400ull, <span class="comment">// Counts demand instruction fetches and L1 instruction cache prefetches that resulted in a snoop hit a modified line in another core&#39;s caches which forwarded the data.</span></div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;        OFFCORE_RESPONSE_1__MASK__INTEL_SPR_OCR__DEMAND_CODE_RD_L3_MISS = 0x3fbfc0000400ull, <span class="comment">// Counts demand instruction fetches and L1 instruction cache prefetches that were not supplied by the local socket&#39;s L1</span></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;        OFFCORE_RESPONSE_1__MASK__INTEL_SPR_OCR__DEMAND_CODE_RD_LOCAL_DRAM = 0x10400000400ull, <span class="comment">// Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by DRAM attached to this socket</span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;        OFFCORE_RESPONSE_1__MASK__INTEL_SPR_OCR__DEMAND_CODE_RD_SNC_CACHE_HITM = 0x100800000400ull, <span class="comment">// Counts demand instruction fetches and L1 instruction cache prefetches that hit a modified line in a distant L3 Cache or were snooped from a distant core&#39;s L1/L2 caches on this socket when the system is in SNC (sub-NUMA cluster) mode.</span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;        OFFCORE_RESPONSE_1__MASK__INTEL_SPR_OCR__DEMAND_CODE_RD_SNC_CACHE_HIT_WITH_FWD = 0x80800000400ull, <span class="comment">// Counts demand instruction fetches and L1 instruction cache prefetches that either hit a non-modified line in a distant L3 Cache or were snooped from a distant core&#39;s L1/L2 caches on this socket when the system is in SNC (sub-NUMA cluster) mode.</span></div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;        OFFCORE_RESPONSE_1__MASK__INTEL_SPR_OCR__DEMAND_CODE_RD_SNC_DRAM = 0x70800000400ull, <span class="comment">// Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by DRAM on a distant memory controller of this socket when the system is in SNC (sub-NUMA cluster) mode.</span></div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;        OFFCORE_RESPONSE_1__MASK__INTEL_SPR_OCR__DEMAND_DATA_RD_ANY_RESPONSE = 0x1000100ull, <span class="comment">// Counts demand data reads that have any type of response.</span></div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;        OFFCORE_RESPONSE_1__MASK__INTEL_SPR_OCR__DEMAND_DATA_RD_DRAM = 0x73c00000100ull, <span class="comment">// Counts demand data reads that were supplied by DRAM.</span></div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;        OFFCORE_RESPONSE_1__MASK__INTEL_SPR_OCR__DEMAND_DATA_RD_L3_HIT = 0x3f803c000100ull, <span class="comment">// Counts demand data reads that hit in the L3 or were snooped from another core&#39;s caches on the same socket.</span></div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;        OFFCORE_RESPONSE_1__MASK__INTEL_SPR_OCR__DEMAND_DATA_RD_L3_HIT_SNOOP_HITM = 0x10003c000100ull, <span class="comment">// Counts demand data reads that resulted in a snoop hit a modified line in another core&#39;s caches which forwarded the data.</span></div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;        OFFCORE_RESPONSE_1__MASK__INTEL_SPR_OCR__DEMAND_DATA_RD_L3_HIT_SNOOP_HIT_NO_FWD = 0x4003c000100ull, <span class="comment">// Counts demand data reads that resulted in a snoop that hit in another core</span></div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;        OFFCORE_RESPONSE_1__MASK__INTEL_SPR_OCR__DEMAND_DATA_RD_L3_HIT_SNOOP_HIT_WITH_FWD = 0x8003c000100ull, <span class="comment">// Counts demand data reads that resulted in a snoop hit in another core&#39;s caches which forwarded the unmodified data to the requesting core.</span></div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;        OFFCORE_RESPONSE_1__MASK__INTEL_SPR_OCR__DEMAND_DATA_RD_L3_MISS = 0x3fbfc0000100ull, <span class="comment">// Counts demand data reads that were not supplied by the local socket&#39;s L1</span></div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;        OFFCORE_RESPONSE_1__MASK__INTEL_SPR_OCR__DEMAND_DATA_RD_LOCAL_DRAM = 0x10400000100ull, <span class="comment">// Counts demand data reads that were supplied by DRAM attached to this socket</span></div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;        OFFCORE_RESPONSE_1__MASK__INTEL_SPR_OCR__DEMAND_DATA_RD_REMOTE_CACHE_SNOOP_HITM = 0x103000000100ull, <span class="comment">// Counts demand data reads that were supplied by a cache on a remote socket where a snoop hit a modified line in another core&#39;s caches which forwarded the data.</span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;        OFFCORE_RESPONSE_1__MASK__INTEL_SPR_OCR__DEMAND_DATA_RD_REMOTE_CACHE_SNOOP_HIT_WITH_FWD = 0x83000000100ull, <span class="comment">// Counts demand data reads that were supplied by a cache on a remote socket where a snoop hit in another core&#39;s caches which forwarded the unmodified data to the requesting core.</span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;        OFFCORE_RESPONSE_1__MASK__INTEL_SPR_OCR__DEMAND_DATA_RD_REMOTE_DRAM = 0x73000000100ull, <span class="comment">// Counts demand data reads that were supplied by DRAM attached to another socket.</span></div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;        OFFCORE_RESPONSE_1__MASK__INTEL_SPR_OCR__DEMAND_DATA_RD_REMOTE_PMM = 0x70300000100ull, <span class="comment">// Counts demand data reads that were supplied by PMM attached to another socket.</span></div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;        OFFCORE_RESPONSE_1__MASK__INTEL_SPR_OCR__DEMAND_DATA_RD_SNC_CACHE_HITM = 0x100800000100ull, <span class="comment">// Counts demand data reads that hit a modified line in a distant L3 Cache or were snooped from a distant core&#39;s L1/L2 caches on this socket when the system is in SNC (sub-NUMA cluster) mode.</span></div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;        OFFCORE_RESPONSE_1__MASK__INTEL_SPR_OCR__DEMAND_DATA_RD_SNC_CACHE_HIT_WITH_FWD = 0x80800000100ull, <span class="comment">// Counts demand data reads that either hit a non-modified line in a distant L3 Cache or were snooped from a distant core&#39;s L1/L2 caches on this socket when the system is in SNC (sub-NUMA cluster) mode.</span></div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;        OFFCORE_RESPONSE_1__MASK__INTEL_SPR_OCR__DEMAND_DATA_RD_SNC_DRAM = 0x70800000100ull, <span class="comment">// Counts demand data reads that were supplied by DRAM on a distant memory controller of this socket when the system is in SNC (sub-NUMA cluster) mode.</span></div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;        OFFCORE_RESPONSE_1__MASK__INTEL_SPR_OCR__DEMAND_RFO_ANY_RESPONSE = 0x3f3ffc000200ull, <span class="comment">// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that have any type of response.</span></div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;        OFFCORE_RESPONSE_1__MASK__INTEL_SPR_OCR__DEMAND_RFO_DRAM = 0x73c00000200ull, <span class="comment">// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that were supplied by DRAM.</span></div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;        OFFCORE_RESPONSE_1__MASK__INTEL_SPR_OCR__DEMAND_RFO_L3_HIT = 0x3f803c000200ull, <span class="comment">// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that hit in the L3 or were snooped from another core&#39;s caches on the same socket.</span></div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;        OFFCORE_RESPONSE_1__MASK__INTEL_SPR_OCR__DEMAND_RFO_L3_HIT_SNOOP_HITM = 0x10003c000200ull, <span class="comment">// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that resulted in a snoop hit a modified line in another core&#39;s caches which forwarded the data.</span></div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;        OFFCORE_RESPONSE_1__MASK__INTEL_SPR_OCR__DEMAND_RFO_L3_MISS = 0x3f3fc0000200ull, <span class="comment">// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that were not supplied by the local socket&#39;s L1</span></div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;        OFFCORE_RESPONSE_1__MASK__INTEL_SPR_OCR__DEMAND_RFO_LOCAL_DRAM = 0x10400000200ull, <span class="comment">// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that were supplied by DRAM attached to this socket</span></div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;        OFFCORE_RESPONSE_1__MASK__INTEL_SPR_OCR__DEMAND_RFO_SNC_CACHE_HITM = 0x100800000200ull, <span class="comment">// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that hit a modified line in a distant L3 Cache or were snooped from a distant core&#39;s L1/L2 caches on this socket when the system is in SNC (sub-NUMA cluster) mode.</span></div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;        OFFCORE_RESPONSE_1__MASK__INTEL_SPR_OCR__DEMAND_RFO_SNC_CACHE_HIT_WITH_FWD = 0x80800000200ull, <span class="comment">// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that either hit a non-modified line in a distant L3 Cache or were snooped from a distant core&#39;s L1/L2 caches on this socket when the system is in SNC (sub-NUMA cluster) mode.</span></div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;        OFFCORE_RESPONSE_1__MASK__INTEL_SPR_OCR__DEMAND_RFO_SNC_DRAM = 0x70800000200ull, <span class="comment">// Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that were supplied by DRAM on a distant memory controller of this socket when the system is in SNC (sub-NUMA cluster) mode.</span></div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;        OFFCORE_RESPONSE_1__MASK__INTEL_SPR_OCR__HWPF_L1D_ANY_RESPONSE = 0x1040000ull, <span class="comment">// Counts data load hardware prefetch requests to the L1 data cache that have any type of response.</span></div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;        OFFCORE_RESPONSE_1__MASK__INTEL_SPR_OCR__HWPF_L2_ANY_RESPONSE = 0x1007000ull, <span class="comment">// Counts hardware prefetches (which bring data to L2) that have any type of response.</span></div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;        OFFCORE_RESPONSE_1__MASK__INTEL_SPR_OCR__HWPF_L3_ANY_RESPONSE = 0x1238000ull, <span class="comment">// Counts hardware prefetches to the L3 only that have any type of response.</span></div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;        OFFCORE_RESPONSE_1__MASK__INTEL_SPR_OCR__HWPF_L3_L3_HIT = 0x8008238000ull, <span class="comment">// Counts hardware prefetches to the L3 only that hit in the L3 or were snooped from another core&#39;s caches on the same socket.</span></div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;        OFFCORE_RESPONSE_1__MASK__INTEL_SPR_OCR__HWPF_L3_L3_MISS = 0x9400238000ull, <span class="comment">// Counts hardware prefetches to the L3 only that missed the local socket&#39;s L1</span></div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;        OFFCORE_RESPONSE_1__MASK__INTEL_SPR_OCR__HWPF_L3_L3_MISS_LOCAL = 0x8400238000ull, <span class="comment">// Counts hardware prefetches to the L3 only that were not supplied by the local socket&#39;s L1</span></div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;        OFFCORE_RESPONSE_1__MASK__INTEL_SPR_OCR__HWPF_L3_REMOTE = 0x9000238000ull, <span class="comment">// Counts hardware prefetches to the L3 only that were not supplied by the local socket&#39;s L1</span></div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;        OFFCORE_RESPONSE_1__MASK__INTEL_SPR_OCR__MODIFIED_WRITE_ANY_RESPONSE = 0x1080800ull, <span class="comment">// Counts writebacks of modified cachelines and streaming stores that have any type of response.</span></div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;        OFFCORE_RESPONSE_1__MASK__INTEL_SPR_OCR__READS_TO_CORE_ANY_RESPONSE = 0x3f3ffc447700ull, <span class="comment">// Counts all (cacheable) data read</span></div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;        OFFCORE_RESPONSE_1__MASK__INTEL_SPR_OCR__READS_TO_CORE_DRAM = 0x73c00447700ull, <span class="comment">// Counts all (cacheable) data read</span></div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;        OFFCORE_RESPONSE_1__MASK__INTEL_SPR_OCR__READS_TO_CORE_L3_HIT = 0x3f003c447700ull, <span class="comment">// Counts all (cacheable) data read</span></div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;        OFFCORE_RESPONSE_1__MASK__INTEL_SPR_OCR__READS_TO_CORE_L3_HIT_SNOOP_HITM = 0x10003c447700ull, <span class="comment">// Counts all (cacheable) data read</span></div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;        OFFCORE_RESPONSE_1__MASK__INTEL_SPR_OCR__READS_TO_CORE_L3_HIT_SNOOP_HIT_NO_FWD = 0x4003c447700ull, <span class="comment">// Counts all (cacheable) data read</span></div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;        OFFCORE_RESPONSE_1__MASK__INTEL_SPR_OCR__READS_TO_CORE_L3_HIT_SNOOP_HIT_WITH_FWD = 0x8003c447700ull, <span class="comment">// Counts all (cacheable) data read</span></div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;        OFFCORE_RESPONSE_1__MASK__INTEL_SPR_OCR__READS_TO_CORE_L3_MISS = 0x3f3fc0447700ull, <span class="comment">// Counts all (cacheable) data read</span></div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;        OFFCORE_RESPONSE_1__MASK__INTEL_SPR_OCR__READS_TO_CORE_L3_MISS_LOCAL = 0x3f04c0447700ull, <span class="comment">// Counts all (cacheable) data read</span></div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;        OFFCORE_RESPONSE_1__MASK__INTEL_SPR_OCR__READS_TO_CORE_L3_MISS_LOCAL_SOCKET = 0x70cc0447700ull, <span class="comment">// Counts all (cacheable) data read</span></div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;        OFFCORE_RESPONSE_1__MASK__INTEL_SPR_OCR__READS_TO_CORE_LOCAL_DRAM = 0x10400447700ull, <span class="comment">// Counts all (cacheable) data read</span></div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;        OFFCORE_RESPONSE_1__MASK__INTEL_SPR_OCR__READS_TO_CORE_LOCAL_SOCKET_DRAM = 0x70c00447700ull, <span class="comment">// Counts all (cacheable) data read</span></div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;        OFFCORE_RESPONSE_1__MASK__INTEL_SPR_OCR__READS_TO_CORE_LOCAL_SOCKET_PMM = 0x700c0447700ull, <span class="comment">// Counts all (cacheable) data read</span></div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;        OFFCORE_RESPONSE_1__MASK__INTEL_SPR_OCR__READS_TO_CORE_REMOTE = 0x3f3300447700ull, <span class="comment">// Counts all (cacheable) data read</span></div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;        OFFCORE_RESPONSE_1__MASK__INTEL_SPR_OCR__READS_TO_CORE_REMOTE_CACHE_SNOOP_FWD = 0x183000447700ull, <span class="comment">// Counts all (cacheable) data read</span></div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;        OFFCORE_RESPONSE_1__MASK__INTEL_SPR_OCR__READS_TO_CORE_REMOTE_CACHE_SNOOP_HITM = 0x103000447700ull, <span class="comment">// Counts all (cacheable) data read</span></div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;        OFFCORE_RESPONSE_1__MASK__INTEL_SPR_OCR__READS_TO_CORE_REMOTE_CACHE_SNOOP_HIT_WITH_FWD = 0x83000447700ull, <span class="comment">// Counts all (cacheable) data read</span></div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;        OFFCORE_RESPONSE_1__MASK__INTEL_SPR_OCR__READS_TO_CORE_REMOTE_DRAM = 0x73000447700ull, <span class="comment">// Counts all (cacheable) data read</span></div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;        OFFCORE_RESPONSE_1__MASK__INTEL_SPR_OCR__READS_TO_CORE_REMOTE_MEMORY = 0x73300447700ull, <span class="comment">// Counts all (cacheable) data read</span></div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;        OFFCORE_RESPONSE_1__MASK__INTEL_SPR_OCR__READS_TO_CORE_REMOTE_PMM = 0x70300447700ull, <span class="comment">// Counts all (cacheable) data read</span></div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;        OFFCORE_RESPONSE_1__MASK__INTEL_SPR_OCR__READS_TO_CORE_SNC_CACHE_HITM = 0x100800447700ull, <span class="comment">// Counts all (cacheable) data read</span></div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;        OFFCORE_RESPONSE_1__MASK__INTEL_SPR_OCR__READS_TO_CORE_SNC_CACHE_HIT_WITH_FWD = 0x80800447700ull, <span class="comment">// Counts all (cacheable) data read</span></div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;        OFFCORE_RESPONSE_1__MASK__INTEL_SPR_OCR__READS_TO_CORE_SNC_DRAM = 0x70800447700ull, <span class="comment">// Counts all (cacheable) data read</span></div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;        OFFCORE_RESPONSE_1__MASK__INTEL_SPR_OCR__RFO_TO_CORE_L3_HIT_M = 0x1f8004002200ull, <span class="comment">// Counts demand reads for ownership (RFO)</span></div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;        OFFCORE_RESPONSE_1__MASK__INTEL_SPR_OCR__STREAMING_WR_ANY_RESPONSE = 0x1080000ull, <span class="comment">// Counts streaming stores that have any type of response.</span></div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;        OFFCORE_RESPONSE_1__MASK__INTEL_SPR_OCR__STREAMING_WR_L3_HIT = 0x8008080000ull, <span class="comment">// Counts streaming stores that hit in the L3 or were snooped from another core&#39;s caches on the same socket.</span></div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;        OFFCORE_RESPONSE_1__MASK__INTEL_SPR_OCR__STREAMING_WR_L3_MISS = 0x9400080000ull, <span class="comment">// Counts streaming stores that missed the local socket&#39;s L1</span></div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;        OFFCORE_RESPONSE_1__MASK__INTEL_SPR_OCR__STREAMING_WR_L3_MISS_LOCAL = 0x8400080000ull, <span class="comment">// Counts streaming stores that were not supplied by the local socket&#39;s L1</span></div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;        OFFCORE_RESPONSE_1__MASK__INTEL_SPR_OCR__WRITE_ESTIMATE_MEMORY = 0xfbff8082200ull, <span class="comment">// Counts Demand RFOs</span></div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;        </div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;    };</div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;};</div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160; </div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="keyword">namespace </span>spr = optkit::intel::spr;</div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
