\doxysection{TIM\+\_\+\+Handle\+Type\+Def Struct Reference}
\label{struct_t_i_m___handle_type_def}\index{TIM\_HandleTypeDef@{TIM\_HandleTypeDef}}


TIM Time Base Handle Structure definition.  




{\ttfamily \#include $<$stm32g4xx\+\_\+hal\+\_\+tim.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\textbf{ TIM\+\_\+\+Type\+Def} $\ast$ \textbf{ Instance}
\item 
\textbf{ TIM\+\_\+\+Base\+\_\+\+Init\+Type\+Def} \textbf{ Init}
\item 
\textbf{ HAL\+\_\+\+TIM\+\_\+\+Active\+Channel} \textbf{ Channel}
\item 
\textbf{ DMA\+\_\+\+Handle\+Type\+Def} $\ast$ \textbf{ hdma} [7]
\item 
\textbf{ HAL\+\_\+\+Lock\+Type\+Def} \textbf{ Lock}
\item 
\textbf{ \+\_\+\+\_\+\+IO} \textbf{ HAL\+\_\+\+TIM\+\_\+\+State\+Type\+Def} \textbf{ State}
\item 
\textbf{ \+\_\+\+\_\+\+IO} \textbf{ HAL\+\_\+\+TIM\+\_\+\+Channel\+State\+Type\+Def} \textbf{ Channel\+State} [6]
\item 
\textbf{ \+\_\+\+\_\+\+IO} \textbf{ HAL\+\_\+\+TIM\+\_\+\+Channel\+State\+Type\+Def} \textbf{ Channel\+NState} [4]
\item 
\textbf{ \+\_\+\+\_\+\+IO} \textbf{ HAL\+\_\+\+TIM\+\_\+\+DMABurst\+State\+Type\+Def} \textbf{ DMABurst\+State}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
TIM Time Base Handle Structure definition. 

Definition at line \textbf{ 363} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+tim.\+h}.



\doxysubsection{Field Documentation}
\mbox{\label{struct_t_i_m___handle_type_def_a57eac61d1d06cad73bdd26dabe961753}} 
\index{TIM\_HandleTypeDef@{TIM\_HandleTypeDef}!Channel@{Channel}}
\index{Channel@{Channel}!TIM\_HandleTypeDef@{TIM\_HandleTypeDef}}
\doxysubsubsection{Channel}
{\footnotesize\ttfamily \textbf{ HAL\+\_\+\+TIM\+\_\+\+Active\+Channel} Channel}

Active channel ~\newline
 

Definition at line \textbf{ 368} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+tim.\+h}.

\mbox{\label{struct_t_i_m___handle_type_def_a2d1fe96f7ffe53fe7a958dbccc125beb}} 
\index{TIM\_HandleTypeDef@{TIM\_HandleTypeDef}!ChannelNState@{ChannelNState}}
\index{ChannelNState@{ChannelNState}!TIM\_HandleTypeDef@{TIM\_HandleTypeDef}}
\doxysubsubsection{ChannelNState}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} \textbf{ HAL\+\_\+\+TIM\+\_\+\+Channel\+State\+Type\+Def} Channel\+NState[4]}

TIM complementary channel operation state ~\newline
 

Definition at line \textbf{ 374} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+tim.\+h}.

\mbox{\label{struct_t_i_m___handle_type_def_a69604c9883d863bc756d419905248d17}} 
\index{TIM\_HandleTypeDef@{TIM\_HandleTypeDef}!ChannelState@{ChannelState}}
\index{ChannelState@{ChannelState}!TIM\_HandleTypeDef@{TIM\_HandleTypeDef}}
\doxysubsubsection{ChannelState}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} \textbf{ HAL\+\_\+\+TIM\+\_\+\+Channel\+State\+Type\+Def} Channel\+State[6]}

TIM channel operation state ~\newline
 

Definition at line \textbf{ 373} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+tim.\+h}.

\mbox{\label{struct_t_i_m___handle_type_def_af9f37bc98fa1295cc65af8fbd2aab848}} 
\index{TIM\_HandleTypeDef@{TIM\_HandleTypeDef}!DMABurstState@{DMABurstState}}
\index{DMABurstState@{DMABurstState}!TIM\_HandleTypeDef@{TIM\_HandleTypeDef}}
\doxysubsubsection{DMABurstState}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} \textbf{ HAL\+\_\+\+TIM\+\_\+\+DMABurst\+State\+Type\+Def} DMABurst\+State}

DMA burst operation state ~\newline
 

Definition at line \textbf{ 375} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+tim.\+h}.

\mbox{\label{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}} 
\index{TIM\_HandleTypeDef@{TIM\_HandleTypeDef}!hdma@{hdma}}
\index{hdma@{hdma}!TIM\_HandleTypeDef@{TIM\_HandleTypeDef}}
\doxysubsubsection{hdma}
{\footnotesize\ttfamily \textbf{ DMA\+\_\+\+Handle\+Type\+Def}$\ast$ hdma[7]}

DMA Handlers array This array is accessed by a \doxyref{TIM DMA Handle Index}{p.}{group___d_m_a___handle__index} 

Definition at line \textbf{ 369} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+tim.\+h}.

\mbox{\label{struct_t_i_m___handle_type_def_a21046dd4833b51c8e3f5c82ea134d03c}} 
\index{TIM\_HandleTypeDef@{TIM\_HandleTypeDef}!Init@{Init}}
\index{Init@{Init}!TIM\_HandleTypeDef@{TIM\_HandleTypeDef}}
\doxysubsubsection{Init}
{\footnotesize\ttfamily \textbf{ TIM\+\_\+\+Base\+\_\+\+Init\+Type\+Def} Init}

TIM Time Base required parameters ~\newline
 

Definition at line \textbf{ 367} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+tim.\+h}.

\mbox{\label{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}} 
\index{TIM\_HandleTypeDef@{TIM\_HandleTypeDef}!Instance@{Instance}}
\index{Instance@{Instance}!TIM\_HandleTypeDef@{TIM\_HandleTypeDef}}
\doxysubsubsection{Instance}
{\footnotesize\ttfamily \textbf{ TIM\+\_\+\+Type\+Def}$\ast$ Instance}

Register base address ~\newline
 

Definition at line \textbf{ 366} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+tim.\+h}.

\mbox{\label{struct_t_i_m___handle_type_def_ad4cf225029dbefe8d3fe660c33b8bb6b}} 
\index{TIM\_HandleTypeDef@{TIM\_HandleTypeDef}!Lock@{Lock}}
\index{Lock@{Lock}!TIM\_HandleTypeDef@{TIM\_HandleTypeDef}}
\doxysubsubsection{Lock}
{\footnotesize\ttfamily \textbf{ HAL\+\_\+\+Lock\+Type\+Def} Lock}

Locking object ~\newline
 

Definition at line \textbf{ 371} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+tim.\+h}.

\mbox{\label{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}} 
\index{TIM\_HandleTypeDef@{TIM\_HandleTypeDef}!State@{State}}
\index{State@{State}!TIM\_HandleTypeDef@{TIM\_HandleTypeDef}}
\doxysubsubsection{State}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} \textbf{ HAL\+\_\+\+TIM\+\_\+\+State\+Type\+Def} State}

TIM operation state ~\newline
 

Definition at line \textbf{ 372} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+tim.\+h}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/yule/\+Documents/\+ENSEA/\+Ensea\+\_\+2022-\/2023/\+Actionneur\+\_\+et\+\_\+automatique/\+TP\+\_\+actionneur/\+TP\+\_\+actionneur/\+Drivers/\+STM32\+G4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\textbf{ stm32g4xx\+\_\+hal\+\_\+tim.\+h}\end{DoxyCompactItemize}
