Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Oct 28 22:08:45 2025
| Host         : DESKTOP-NG70LRJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ad4134fw_wrapper_timing_summary_routed.rpt -pb ad4134fw_wrapper_timing_summary_routed.pb -rpx ad4134fw_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ad4134fw_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-6   Critical Warning  No common primary clock between related clocks      1           
TIMING-7   Critical Warning  No common node between related clocks               1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         8           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-18  Warning           Missing input or output delay                       16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (0)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: ad4134fw_i/ad4134_data_0/U0/slow_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.873        0.000                      0                 1756        0.030        0.000                      0                 1756        7.000        0.000                       0                   823  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                   ------------       ----------      --------------
ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1  {0.000 10.000}     20.000          50.000          
  clk_out1_ad4134fw_clk_wiz_0_0                         {0.000 10.000}     20.000          50.000          
  clkfbout_ad4134fw_clk_wiz_0_0                         {0.000 10.000}     20.000          50.000          
clk_fpga_0                                              {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_ad4134fw_clk_wiz_0_0                              13.873        0.000                      0                 1632        0.030        0.000                      0                 1632        9.020        0.000                       0                   784  
  clkfbout_ad4134fw_clk_wiz_0_0                                                                                                                                                                          17.845        0.000                       0                     3  
clk_fpga_0                                                   17.133        0.000                      0                   46        0.131        0.000                      0                   46        9.020        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                     clk_out1_ad4134fw_clk_wiz_0_0       14.538        0.000                      0                   10        0.278        0.000                      0                   10  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_fpga_0                     clk_out1_ad4134fw_clk_wiz_0_0       13.885        0.000                      0                   77        0.919        0.000                      0                   77  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                                                        clk_fpga_0                     
(none)                         clk_fpga_0                     clk_out1_ad4134fw_clk_wiz_0_0  
(none)                         clk_out1_ad4134fw_clk_wiz_0_0  clk_out1_ad4134fw_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                                                                                       
(none)                         clk_fpga_0                                                    
(none)                         clk_out1_ad4134fw_clk_wiz_0_0                                 
(none)                         clkfbout_ad4134fw_clk_wiz_0_0                                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
  To Clock:  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ad4134fw_clk_wiz_0_0
  To Clock:  clk_out1_ad4134fw_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       13.873ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.873ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.585ns  (logic 1.491ns (26.695%)  route 4.094ns (73.305%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 21.502 - 20.000 ) 
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         1.677     1.677    <hidden>
    SLICE_X14Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.419     2.096 f  <hidden>
                         net (fo=5, routed)           1.007     3.103    <hidden>
    SLICE_X13Y49         LUT6 (Prop_lut6_I0_O)        0.299     3.402 r  <hidden>
                         net (fo=5, routed)           0.831     4.233    <hidden>
    SLICE_X11Y49         LUT4 (Prop_lut4_I1_O)        0.124     4.357 r  <hidden>
                         net (fo=1, routed)           0.000     4.357    <hidden>
    SLICE_X11Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.758 r  <hidden>
                         net (fo=1, routed)           0.750     5.509    <hidden>
    SLICE_X11Y47         LUT6 (Prop_lut6_I2_O)        0.124     5.633 r  <hidden>
                         net (fo=3, routed)           0.448     6.080    <hidden>
    SLICE_X10Y47         LUT4 (Prop_lut4_I3_O)        0.124     6.204 r  <hidden>
                         net (fo=9, routed)           1.058     7.262    <hidden>
    SLICE_X14Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         1.502    21.502    <hidden>
    SLICE_X14Y49         FDRE                                         r  <hidden>
                         clock pessimism              0.165    21.667    
                         clock uncertainty           -0.102    21.565    
    SLICE_X14Y49         FDRE (Setup_fdre_C_R)       -0.429    21.136    <hidden>
  -------------------------------------------------------------------
                         required time                         21.136    
                         arrival time                          -7.262    
  -------------------------------------------------------------------
                         slack                                 13.873    

Slack (MET) :             13.873ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.585ns  (logic 1.491ns (26.695%)  route 4.094ns (73.305%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 21.502 - 20.000 ) 
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         1.677     1.677    <hidden>
    SLICE_X14Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.419     2.096 f  <hidden>
                         net (fo=5, routed)           1.007     3.103    <hidden>
    SLICE_X13Y49         LUT6 (Prop_lut6_I0_O)        0.299     3.402 r  <hidden>
                         net (fo=5, routed)           0.831     4.233    <hidden>
    SLICE_X11Y49         LUT4 (Prop_lut4_I1_O)        0.124     4.357 r  <hidden>
                         net (fo=1, routed)           0.000     4.357    <hidden>
    SLICE_X11Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.758 r  <hidden>
                         net (fo=1, routed)           0.750     5.509    <hidden>
    SLICE_X11Y47         LUT6 (Prop_lut6_I2_O)        0.124     5.633 r  <hidden>
                         net (fo=3, routed)           0.448     6.080    <hidden>
    SLICE_X10Y47         LUT4 (Prop_lut4_I3_O)        0.124     6.204 r  <hidden>
                         net (fo=9, routed)           1.058     7.262    <hidden>
    SLICE_X14Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         1.502    21.502    <hidden>
    SLICE_X14Y49         FDRE                                         r  <hidden>
                         clock pessimism              0.165    21.667    
                         clock uncertainty           -0.102    21.565    
    SLICE_X14Y49         FDRE (Setup_fdre_C_R)       -0.429    21.136    <hidden>
  -------------------------------------------------------------------
                         required time                         21.136    
                         arrival time                          -7.262    
  -------------------------------------------------------------------
                         slack                                 13.873    

Slack (MET) :             13.873ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.585ns  (logic 1.491ns (26.695%)  route 4.094ns (73.305%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 21.502 - 20.000 ) 
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         1.677     1.677    <hidden>
    SLICE_X14Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.419     2.096 f  <hidden>
                         net (fo=5, routed)           1.007     3.103    <hidden>
    SLICE_X13Y49         LUT6 (Prop_lut6_I0_O)        0.299     3.402 r  <hidden>
                         net (fo=5, routed)           0.831     4.233    <hidden>
    SLICE_X11Y49         LUT4 (Prop_lut4_I1_O)        0.124     4.357 r  <hidden>
                         net (fo=1, routed)           0.000     4.357    <hidden>
    SLICE_X11Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.758 r  <hidden>
                         net (fo=1, routed)           0.750     5.509    <hidden>
    SLICE_X11Y47         LUT6 (Prop_lut6_I2_O)        0.124     5.633 r  <hidden>
                         net (fo=3, routed)           0.448     6.080    <hidden>
    SLICE_X10Y47         LUT4 (Prop_lut4_I3_O)        0.124     6.204 r  <hidden>
                         net (fo=9, routed)           1.058     7.262    <hidden>
    SLICE_X14Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         1.502    21.502    <hidden>
    SLICE_X14Y49         FDRE                                         r  <hidden>
                         clock pessimism              0.165    21.667    
                         clock uncertainty           -0.102    21.565    
    SLICE_X14Y49         FDRE (Setup_fdre_C_R)       -0.429    21.136    <hidden>
  -------------------------------------------------------------------
                         required time                         21.136    
                         arrival time                          -7.262    
  -------------------------------------------------------------------
                         slack                                 13.873    

Slack (MET) :             14.139ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.399ns  (logic 1.798ns (33.300%)  route 3.601ns (66.700%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 21.506 - 20.000 ) 
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         1.765     1.765    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[1])
                                                      1.426     3.191 f  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[1]
                         net (fo=3, routed)           1.004     4.195    <hidden>
    SLICE_X1Y48          LUT4 (Prop_lut4_I1_O)        0.124     4.319 f  <hidden>
                         net (fo=5, routed)           1.220     5.538    <hidden>
    SLICE_X7Y46          LUT5 (Prop_lut5_I0_O)        0.124     5.662 f  <hidden>
                         net (fo=2, routed)           0.682     6.344    <hidden>
    SLICE_X7Y46          LUT6 (Prop_lut6_I4_O)        0.124     6.468 r  <hidden>
                         net (fo=9, routed)           0.697     7.164    <hidden>
    SLICE_X7Y44          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         1.506    21.506    <hidden>
    SLICE_X7Y44          FDRE                                         r  <hidden>
                         clock pessimism              0.105    21.611    
                         clock uncertainty           -0.102    21.509    
    SLICE_X7Y44          FDRE (Setup_fdre_C_CE)      -0.205    21.304    <hidden>
  -------------------------------------------------------------------
                         required time                         21.304    
                         arrival time                          -7.164    
  -------------------------------------------------------------------
                         slack                                 14.139    

Slack (MET) :             14.139ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.399ns  (logic 1.798ns (33.300%)  route 3.601ns (66.700%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 21.506 - 20.000 ) 
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         1.765     1.765    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[1])
                                                      1.426     3.191 f  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[1]
                         net (fo=3, routed)           1.004     4.195    <hidden>
    SLICE_X1Y48          LUT4 (Prop_lut4_I1_O)        0.124     4.319 f  <hidden>
                         net (fo=5, routed)           1.220     5.538    <hidden>
    SLICE_X7Y46          LUT5 (Prop_lut5_I0_O)        0.124     5.662 f  <hidden>
                         net (fo=2, routed)           0.682     6.344    <hidden>
    SLICE_X7Y46          LUT6 (Prop_lut6_I4_O)        0.124     6.468 r  <hidden>
                         net (fo=9, routed)           0.697     7.164    <hidden>
    SLICE_X7Y44          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         1.506    21.506    <hidden>
    SLICE_X7Y44          FDRE                                         r  <hidden>
                         clock pessimism              0.105    21.611    
                         clock uncertainty           -0.102    21.509    
    SLICE_X7Y44          FDRE (Setup_fdre_C_CE)      -0.205    21.304    <hidden>
  -------------------------------------------------------------------
                         required time                         21.304    
                         arrival time                          -7.164    
  -------------------------------------------------------------------
                         slack                                 14.139    

Slack (MET) :             14.139ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.399ns  (logic 1.798ns (33.300%)  route 3.601ns (66.700%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 21.506 - 20.000 ) 
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         1.765     1.765    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[1])
                                                      1.426     3.191 f  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[1]
                         net (fo=3, routed)           1.004     4.195    <hidden>
    SLICE_X1Y48          LUT4 (Prop_lut4_I1_O)        0.124     4.319 f  <hidden>
                         net (fo=5, routed)           1.220     5.538    <hidden>
    SLICE_X7Y46          LUT5 (Prop_lut5_I0_O)        0.124     5.662 f  <hidden>
                         net (fo=2, routed)           0.682     6.344    <hidden>
    SLICE_X7Y46          LUT6 (Prop_lut6_I4_O)        0.124     6.468 r  <hidden>
                         net (fo=9, routed)           0.697     7.164    <hidden>
    SLICE_X7Y44          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         1.506    21.506    <hidden>
    SLICE_X7Y44          FDRE                                         r  <hidden>
                         clock pessimism              0.105    21.611    
                         clock uncertainty           -0.102    21.509    
    SLICE_X7Y44          FDRE (Setup_fdre_C_CE)      -0.205    21.304    <hidden>
  -------------------------------------------------------------------
                         required time                         21.304    
                         arrival time                          -7.164    
  -------------------------------------------------------------------
                         slack                                 14.139    

Slack (MET) :             14.139ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.399ns  (logic 1.798ns (33.300%)  route 3.601ns (66.700%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 21.506 - 20.000 ) 
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         1.765     1.765    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[1])
                                                      1.426     3.191 f  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[1]
                         net (fo=3, routed)           1.004     4.195    <hidden>
    SLICE_X1Y48          LUT4 (Prop_lut4_I1_O)        0.124     4.319 f  <hidden>
                         net (fo=5, routed)           1.220     5.538    <hidden>
    SLICE_X7Y46          LUT5 (Prop_lut5_I0_O)        0.124     5.662 f  <hidden>
                         net (fo=2, routed)           0.682     6.344    <hidden>
    SLICE_X7Y46          LUT6 (Prop_lut6_I4_O)        0.124     6.468 r  <hidden>
                         net (fo=9, routed)           0.697     7.164    <hidden>
    SLICE_X7Y44          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         1.506    21.506    <hidden>
    SLICE_X7Y44          FDRE                                         r  <hidden>
                         clock pessimism              0.105    21.611    
                         clock uncertainty           -0.102    21.509    
    SLICE_X7Y44          FDRE (Setup_fdre_C_CE)      -0.205    21.304    <hidden>
  -------------------------------------------------------------------
                         required time                         21.304    
                         arrival time                          -7.164    
  -------------------------------------------------------------------
                         slack                                 14.139    

Slack (MET) :             14.222ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 1.798ns (33.582%)  route 3.556ns (66.418%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 21.507 - 20.000 ) 
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         1.765     1.765    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[1])
                                                      1.426     3.191 f  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[1]
                         net (fo=3, routed)           1.004     4.195    <hidden>
    SLICE_X1Y48          LUT4 (Prop_lut4_I1_O)        0.124     4.319 f  <hidden>
                         net (fo=5, routed)           1.220     5.538    <hidden>
    SLICE_X7Y46          LUT5 (Prop_lut5_I0_O)        0.124     5.662 f  <hidden>
                         net (fo=2, routed)           0.682     6.344    <hidden>
    SLICE_X7Y46          LUT6 (Prop_lut6_I4_O)        0.124     6.468 r  <hidden>
                         net (fo=9, routed)           0.651     7.119    <hidden>
    SLICE_X8Y44          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         1.507    21.507    <hidden>
    SLICE_X8Y44          FDRE                                         r  <hidden>
                         clock pessimism              0.105    21.612    
                         clock uncertainty           -0.102    21.510    
    SLICE_X8Y44          FDRE (Setup_fdre_C_CE)      -0.169    21.341    <hidden>
  -------------------------------------------------------------------
                         required time                         21.341    
                         arrival time                          -7.119    
  -------------------------------------------------------------------
                         slack                                 14.222    

Slack (MET) :             14.255ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.302ns  (logic 1.333ns (25.141%)  route 3.969ns (74.859%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 21.508 - 20.000 ) 
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         1.729     1.729    <hidden>
    SLICE_X4Y49          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.518     2.247 r  <hidden>
                         net (fo=14, routed)          1.068     3.315    <hidden>
    SLICE_X3Y48          LUT2 (Prop_lut2_I0_O)        0.124     3.439 r  <hidden>
                         net (fo=3, routed)           0.667     4.106    <hidden>
    SLICE_X6Y48          LUT2 (Prop_lut2_I0_O)        0.117     4.223 r  <hidden>
                         net (fo=3, routed)           0.869     5.092    <hidden>
    SLICE_X7Y47          LUT4 (Prop_lut4_I0_O)        0.331     5.423 f  <hidden>
                         net (fo=2, routed)           0.415     5.838    <hidden>
    SLICE_X7Y47          LUT6 (Prop_lut6_I0_O)        0.124     5.962 r  <hidden>
                         net (fo=3, routed)           0.467     6.429    <hidden>
    SLICE_X7Y47          LUT3 (Prop_lut3_I1_O)        0.119     6.548 r  <hidden>
                         net (fo=1, routed)           0.483     7.031    <hidden>
    SLICE_X8Y47          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         1.508    21.508    <hidden>
    SLICE_X8Y47          FDRE                                         r  <hidden>
                         clock pessimism              0.105    21.613    
                         clock uncertainty           -0.102    21.511    
    SLICE_X8Y47          FDRE (Setup_fdre_C_D)       -0.224    21.287    <hidden>
  -------------------------------------------------------------------
                         required time                         21.287    
                         arrival time                          -7.031    
  -------------------------------------------------------------------
                         slack                                 14.255    

Slack (MET) :             14.285ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.025ns  (logic 1.491ns (29.672%)  route 3.534ns (70.328%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 21.508 - 20.000 ) 
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         1.677     1.677    <hidden>
    SLICE_X14Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.419     2.096 f  <hidden>
                         net (fo=5, routed)           1.007     3.103    <hidden>
    SLICE_X13Y49         LUT6 (Prop_lut6_I0_O)        0.299     3.402 r  <hidden>
                         net (fo=5, routed)           0.831     4.233    <hidden>
    SLICE_X11Y49         LUT4 (Prop_lut4_I1_O)        0.124     4.357 r  <hidden>
                         net (fo=1, routed)           0.000     4.357    <hidden>
    SLICE_X11Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.758 r  <hidden>
                         net (fo=1, routed)           0.750     5.509    <hidden>
    SLICE_X11Y47         LUT6 (Prop_lut6_I2_O)        0.124     5.633 r  <hidden>
                         net (fo=3, routed)           0.448     6.080    <hidden>
    SLICE_X10Y47         LUT4 (Prop_lut4_I3_O)        0.124     6.204 r  <hidden>
                         net (fo=9, routed)           0.498     6.702    <hidden>
    SLICE_X10Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         1.508    21.508    <hidden>
    SLICE_X10Y49         FDRE                                         r  <hidden>
                         clock pessimism              0.105    21.613    
                         clock uncertainty           -0.102    21.511    
    SLICE_X10Y49         FDRE (Setup_fdre_C_R)       -0.524    20.987    <hidden>
  -------------------------------------------------------------------
                         required time                         20.987    
                         arrival time                          -6.702    
  -------------------------------------------------------------------
                         slack                                 14.285    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[17].reg1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/leds_RnM/axi_gpio_0/U0/ip2bus_data_i_D1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.381%)  route 0.233ns (55.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         0.566     0.566    ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y44          FDRE                                         r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[17].reg1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.141     0.707 r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[17].reg1_reg[17]/Q
                         net (fo=1, routed)           0.233     0.940    ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[17].reg1_reg
    SLICE_X8Y51          LUT6 (Prop_lut6_I1_O)        0.045     0.985 r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/ip2bus_data_i_D1[17]_i_1/O
                         net (fo=1, routed)           0.000     0.985    ad4134fw_i/leds_RnM/axi_gpio_0/U0/ip2bus_data[17]
    SLICE_X8Y51          FDRE                                         r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/ip2bus_data_i_D1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         0.834     0.834    ad4134fw_i/leds_RnM/axi_gpio_0/U0/s_axi_aclk
    SLICE_X8Y51          FDRE                                         r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/ip2bus_data_i_D1_reg[17]/C
                         clock pessimism              0.000     0.834    
    SLICE_X8Y51          FDRE (Hold_fdre_C_D)         0.121     0.955    ad4134fw_i/leds_RnM/axi_gpio_0/U0/ip2bus_data_i_D1_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.955    
                         arrival time                           0.985    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.528%)  route 0.235ns (62.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         0.565     0.565    ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X9Y51          FDRE                                         r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]/Q
                         net (fo=1, routed)           0.235     0.940    <hidden>
    SLICE_X8Y45          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         0.834     0.834    <hidden>
    SLICE_X8Y45          FDRE                                         r  <hidden>
                         clock pessimism              0.000     0.834    
    SLICE_X8Y45          FDRE (Hold_fdre_C_D)         0.064     0.898    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.898    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.825%)  route 0.238ns (59.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         0.565     0.565    ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X10Y51         FDRE                                         r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/Q
                         net (fo=1, routed)           0.238     0.966    <hidden>
    SLICE_X10Y45         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         0.834     0.834    <hidden>
    SLICE_X10Y45         FDRE                                         r  <hidden>
                         clock pessimism              0.000     0.834    
    SLICE_X10Y45         FDRE (Hold_fdre_C_D)         0.059     0.893    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.057%)  route 0.286ns (66.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         0.565     0.565    ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X9Y51          FDRE                                         r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]/Q
                         net (fo=1, routed)           0.286     0.991    <hidden>
    SLICE_X8Y45          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         0.834     0.834    <hidden>
    SLICE_X8Y45          FDRE                                         r  <hidden>
                         clock pessimism              0.000     0.834    
    SLICE_X8Y45          FDRE (Hold_fdre_C_D)         0.076     0.910    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[14].reg1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/leds_RnM/axi_gpio_0/U0/ip2bus_data_i_D1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.209ns (42.411%)  route 0.284ns (57.589%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         0.566     0.566    ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y45          FDRE                                         r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[14].reg1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.164     0.730 r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[14].reg1_reg[14]/Q
                         net (fo=1, routed)           0.284     1.013    ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[14].reg1_reg
    SLICE_X8Y51          LUT6 (Prop_lut6_I1_O)        0.045     1.058 r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/ip2bus_data_i_D1[14]_i_1/O
                         net (fo=1, routed)           0.000     1.058    ad4134fw_i/leds_RnM/axi_gpio_0/U0/ip2bus_data[14]
    SLICE_X8Y51          FDRE                                         r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/ip2bus_data_i_D1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         0.834     0.834    ad4134fw_i/leds_RnM/axi_gpio_0/U0/s_axi_aclk
    SLICE_X8Y51          FDRE                                         r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/ip2bus_data_i_D1_reg[14]/C
                         clock pessimism              0.000     0.834    
    SLICE_X8Y51          FDRE (Hold_fdre_C_D)         0.120     0.954    ad4134fw_i/leds_RnM/axi_gpio_0/U0/ip2bus_data_i_D1_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.954    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         0.566     0.566    ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X9Y45          FDRE                                         r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.141     0.707 r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]/Q
                         net (fo=1, routed)           0.054     0.761    <hidden>
    SLICE_X8Y45          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         0.834     0.834    <hidden>
    SLICE_X8Y45          FDRE                                         r  <hidden>
                         clock pessimism             -0.255     0.579    
    SLICE_X8Y45          FDRE (Hold_fdre_C_D)         0.076     0.655    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.655    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.164ns (36.254%)  route 0.288ns (63.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         0.565     0.565    ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X10Y51         FDRE                                         r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]/Q
                         net (fo=1, routed)           0.288     1.017    <hidden>
    SLICE_X10Y45         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         0.834     0.834    <hidden>
    SLICE_X10Y45         FDRE                                         r  <hidden>
                         clock pessimism              0.000     0.834    
    SLICE_X10Y45         FDRE (Hold_fdre_C_D)         0.063     0.897    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           1.017    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         0.565     0.565    <hidden>
    SLICE_X11Y42         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDCE (Prop_fdce_C_Q)         0.141     0.706 r  <hidden>
                         net (fo=1, routed)           0.056     0.761    <hidden>
    SLICE_X11Y42         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         0.833     0.833    <hidden>
    SLICE_X11Y42         FDCE                                         r  <hidden>
                         clock pessimism             -0.268     0.565    
    SLICE_X11Y42         FDCE (Hold_fdce_C_D)         0.075     0.640    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.640    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         0.564     0.564    <hidden>
    SLICE_X9Y38          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDCE (Prop_fdce_C_Q)         0.141     0.705 r  <hidden>
                         net (fo=1, routed)           0.056     0.760    <hidden>
    SLICE_X9Y38          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         0.832     0.832    <hidden>
    SLICE_X9Y38          FDCE                                         r  <hidden>
                         clock pessimism             -0.268     0.564    
    SLICE_X9Y38          FDCE (Hold_fdce_C_D)         0.075     0.639    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         0.565     0.565    <hidden>
    SLICE_X13Y40         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDCE (Prop_fdce_C_Q)         0.141     0.706 r  <hidden>
                         net (fo=1, routed)           0.056     0.761    <hidden>
    SLICE_X13Y40         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         0.833     0.833    <hidden>
    SLICE_X13Y40         FDCE                                         r  <hidden>
                         clock pessimism             -0.268     0.565    
    SLICE_X13Y40         FDCE (Hold_fdce_C_D)         0.075     0.640    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.640    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_ad4134fw_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X15Y39     ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X15Y41     ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_asr_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X15Y40     ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X14Y41     ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X14Y41     ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X14Y41     ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X14Y41     ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X15Y38     ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/Core_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y40     ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y40     ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X15Y39     ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X15Y39     ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X15Y41     ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_asr_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X15Y41     ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_asr_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X15Y40     ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X15Y40     ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y41     ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y41     ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y40     ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y40     ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X15Y39     ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X15Y39     ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X15Y41     ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_asr_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X15Y41     ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_asr_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X15Y40     ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X15Y40     ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y41     ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y41     ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ad4134fw_clk_wiz_0_0
  To Clock:  clkfbout_ad4134fw_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ad4134fw_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       17.133ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.133ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/pr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/pr_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.281ns  (logic 0.606ns (26.562%)  route 1.675ns (73.438%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.663     2.971    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X19Y56         FDSE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/pr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y56         FDSE (Prop_fdse_C_Q)         0.456     3.427 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/pr_reg/Q
                         net (fo=2, routed)           1.104     4.531    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/Pr_out
    SLICE_X18Y56         LUT2 (Prop_lut2_I0_O)        0.150     4.681 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/pr_i_1/O
                         net (fo=1, routed)           0.572     5.252    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/pr_i_1_n_0
    SLICE_X19Y56         FDSE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/pr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.490    22.682    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X19Y56         FDSE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/pr_reg/C
                         clock pessimism              0.289    22.971    
                         clock uncertainty           -0.302    22.669    
    SLICE_X19Y56         FDSE (Setup_fdse_C_D)       -0.283    22.386    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/pr_reg
  -------------------------------------------------------------------
                         required time                         22.386    
                         arrival time                          -5.252    
  -------------------------------------------------------------------
                         slack                                 17.133    

Slack (MET) :             17.397ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.716ns  (logic 0.580ns (33.793%)  route 1.136ns (66.207%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 22.680 - 20.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.663     2.971    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X19Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y56         FDRE (Prop_fdre_C_Q)         0.456     3.427 f  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.648     4.075    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.124     4.199 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.488     4.687    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X20Y57         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.488    22.680    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X20Y57         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                         clock pessimism              0.230    22.910    
                         clock uncertainty           -0.302    22.608    
    SLICE_X20Y57         FDRE (Setup_fdre_C_R)       -0.524    22.084    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]
  -------------------------------------------------------------------
                         required time                         22.084    
                         arrival time                          -4.687    
  -------------------------------------------------------------------
                         slack                                 17.397    

Slack (MET) :             17.397ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.716ns  (logic 0.580ns (33.793%)  route 1.136ns (66.207%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 22.680 - 20.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.663     2.971    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X19Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y56         FDRE (Prop_fdre_C_Q)         0.456     3.427 f  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.648     4.075    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.124     4.199 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.488     4.687    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X20Y57         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.488    22.680    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X20Y57         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                         clock pessimism              0.230    22.910    
                         clock uncertainty           -0.302    22.608    
    SLICE_X20Y57         FDRE (Setup_fdre_C_R)       -0.524    22.084    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]
  -------------------------------------------------------------------
                         required time                         22.084    
                         arrival time                          -4.687    
  -------------------------------------------------------------------
                         slack                                 17.397    

Slack (MET) :             17.397ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.716ns  (logic 0.580ns (33.793%)  route 1.136ns (66.207%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 22.680 - 20.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.663     2.971    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X19Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y56         FDRE (Prop_fdre_C_Q)         0.456     3.427 f  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.648     4.075    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.124     4.199 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.488     4.687    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X20Y57         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.488    22.680    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X20Y57         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                         clock pessimism              0.230    22.910    
                         clock uncertainty           -0.302    22.608    
    SLICE_X20Y57         FDRE (Setup_fdre_C_R)       -0.524    22.084    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                         22.084    
                         arrival time                          -4.687    
  -------------------------------------------------------------------
                         slack                                 17.397    

Slack (MET) :             17.397ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.716ns  (logic 0.580ns (33.793%)  route 1.136ns (66.207%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 22.680 - 20.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.663     2.971    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X19Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y56         FDRE (Prop_fdre_C_Q)         0.456     3.427 f  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.648     4.075    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.124     4.199 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.488     4.687    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X20Y57         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.488    22.680    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X20Y57         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                         clock pessimism              0.230    22.910    
                         clock uncertainty           -0.302    22.608    
    SLICE_X20Y57         FDRE (Setup_fdre_C_R)       -0.524    22.084    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]
  -------------------------------------------------------------------
                         required time                         22.084    
                         arrival time                          -4.687    
  -------------------------------------------------------------------
                         slack                                 17.397    

Slack (MET) :             17.397ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.716ns  (logic 0.580ns (33.793%)  route 1.136ns (66.207%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 22.680 - 20.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.663     2.971    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X19Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y56         FDRE (Prop_fdre_C_Q)         0.456     3.427 f  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.648     4.075    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.124     4.199 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.488     4.687    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X20Y57         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.488    22.680    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X20Y57         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                         clock pessimism              0.230    22.910    
                         clock uncertainty           -0.302    22.608    
    SLICE_X20Y57         FDRE (Setup_fdre_C_R)       -0.524    22.084    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]
  -------------------------------------------------------------------
                         required time                         22.084    
                         arrival time                          -4.687    
  -------------------------------------------------------------------
                         slack                                 17.397    

Slack (MET) :             17.397ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.716ns  (logic 0.580ns (33.793%)  route 1.136ns (66.207%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 22.680 - 20.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.663     2.971    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X19Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y56         FDRE (Prop_fdre_C_Q)         0.456     3.427 f  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.648     4.075    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.124     4.199 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.488     4.687    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X20Y57         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.488    22.680    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X20Y57         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism              0.230    22.910    
                         clock uncertainty           -0.302    22.608    
    SLICE_X20Y57         FDRE (Setup_fdre_C_R)       -0.524    22.084    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                         22.084    
                         arrival time                          -4.687    
  -------------------------------------------------------------------
                         slack                                 17.397    

Slack (MET) :             17.421ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.354ns  (logic 0.642ns (27.277%)  route 1.712ns (72.723%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 22.680 - 20.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.661     2.969    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X20Y57         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y57         FDRE (Prop_fdre_C_Q)         0.518     3.487 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/Q
                         net (fo=6, routed)           1.712     5.199    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/Q[1]
    SLICE_X20Y57         LUT2 (Prop_lut2_I1_O)        0.124     5.323 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[1]_i_1/O
                         net (fo=1, routed)           0.000     5.323    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int0[1]
    SLICE_X20Y57         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.488    22.680    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X20Y57         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                         clock pessimism              0.289    22.969    
                         clock uncertainty           -0.302    22.667    
    SLICE_X20Y57         FDRE (Setup_fdre_C_D)        0.077    22.744    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]
  -------------------------------------------------------------------
                         required time                         22.744    
                         arrival time                          -5.323    
  -------------------------------------------------------------------
                         slack                                 17.421    

Slack (MET) :             17.427ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.352ns  (logic 0.642ns (27.300%)  route 1.710ns (72.700%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 22.680 - 20.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.661     2.969    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X20Y57         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y57         FDRE (Prop_fdre_C_Q)         0.518     3.487 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/Q
                         net (fo=6, routed)           1.710     5.197    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/Q[1]
    SLICE_X20Y57         LUT4 (Prop_lut4_I0_O)        0.124     5.321 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[3]_i_1/O
                         net (fo=1, routed)           0.000     5.321    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int0[3]
    SLICE_X20Y57         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.488    22.680    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X20Y57         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                         clock pessimism              0.289    22.969    
                         clock uncertainty           -0.302    22.667    
    SLICE_X20Y57         FDRE (Setup_fdre_C_D)        0.081    22.748    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]
  -------------------------------------------------------------------
                         required time                         22.748    
                         arrival time                          -5.321    
  -------------------------------------------------------------------
                         slack                                 17.427    

Slack (MET) :             17.438ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.378ns  (logic 0.666ns (28.011%)  route 1.712ns (71.989%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 22.680 - 20.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.661     2.969    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X20Y57         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y57         FDRE (Prop_fdre_C_Q)         0.518     3.487 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/Q
                         net (fo=6, routed)           1.712     5.199    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/Q[1]
    SLICE_X20Y57         LUT3 (Prop_lut3_I1_O)        0.148     5.347 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[2]_i_1/O
                         net (fo=1, routed)           0.000     5.347    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int0[2]
    SLICE_X20Y57         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.488    22.680    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X20Y57         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                         clock pessimism              0.289    22.969    
                         clock uncertainty           -0.302    22.667    
    SLICE_X20Y57         FDRE (Setup_fdre_C_D)        0.118    22.785    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                         22.785    
                         arrival time                          -5.347    
  -------------------------------------------------------------------
                         slack                                 17.438    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.561     0.902    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X18Y55         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y55         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065     1.108    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/Q
    SLICE_X18Y55         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.830     1.200    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X18Y55         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.298     0.902    
    SLICE_X18Y55         FDRE (Hold_fdre_C_D)         0.075     0.977    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.561     0.902    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X18Y53         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y53         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065     1.108    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/Q
    SLICE_X18Y53         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.830     1.200    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X18Y53         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.298     0.902    
    SLICE_X18Y53         FDRE (Hold_fdre_C_D)         0.075     0.977    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.186ns (72.506%)  route 0.071ns (27.494%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.561     0.902    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X19Y53         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y53         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.071     1.113    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/p_1_in4_in
    SLICE_X18Y53         LUT5 (Prop_lut5_I1_O)        0.045     1.158 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000     1.158    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X18Y53         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.830     1.200    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X18Y53         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism             -0.285     0.915    
    SLICE_X18Y53         FDRE (Hold_fdre_C_D)         0.092     1.007    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.131%)  route 0.129ns (47.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.561     0.902    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X18Y53         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y53         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.129     1.172    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/p_3_in6_in
    SLICE_X19Y53         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.830     1.200    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X19Y53         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                         clock pessimism             -0.285     0.915    
    SLICE_X19Y53         FDRE (Hold_fdre_C_D)         0.070     0.985    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.985    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.561     0.902    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X19Y54         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y54         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.109     1.152    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_2_in
    SLICE_X18Y54         LUT5 (Prop_lut5_I2_O)        0.045     1.197 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000     1.197    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X18Y54         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.830     1.200    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X18Y54         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -0.285     0.915    
    SLICE_X18Y54         FDRE (Hold_fdre_C_D)         0.091     1.006    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -1.006    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.209ns (62.666%)  route 0.125ns (37.334%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.557     0.898    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X20Y57         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y57         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/Q
                         net (fo=6, routed)           0.125     1.186    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/Q[1]
    SLICE_X20Y57         LUT6 (Prop_lut6_I1_O)        0.045     1.231 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[5]_i_2/O
                         net (fo=1, routed)           0.000     1.231    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int0[5]
    SLICE_X20Y57         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.828     1.198    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X20Y57         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism             -0.300     0.898    
    SLICE_X20Y57         FDRE (Hold_fdre_C_D)         0.121     1.019    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.019    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/Core_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.560     0.901    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X19Y57         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y57         FDRE (Prop_fdre_C_Q)         0.141     1.042 f  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]/Q
                         net (fo=1, routed)           0.136     1.178    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/p_0_in
    SLICE_X19Y56         LUT2 (Prop_lut2_I1_O)        0.045     1.223 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/Core_i_1/O
                         net (fo=1, routed)           0.000     1.223    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/Core_i_1_n_0
    SLICE_X19Y56         FDSE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/Core_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.830     1.200    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X19Y56         FDSE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/Core_reg/C
                         clock pessimism             -0.282     0.918    
    SLICE_X19Y56         FDSE (Hold_fdse_C_D)         0.091     1.009    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                         -1.009    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.561     0.902    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X18Y55         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y55         FDRE (Prop_fdre_C_Q)         0.128     1.030 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, routed)           0.119     1.149    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2
    SLICE_X18Y55         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.830     1.200    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X18Y55         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                         clock pessimism             -0.298     0.902    
    SLICE_X18Y55         FDRE (Hold_fdre_C_D)         0.017     0.919    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.561     0.902    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X18Y53         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y53         FDRE (Prop_fdre_C_Q)         0.128     1.030 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, routed)           0.119     1.149    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2
    SLICE_X18Y53         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.830     1.200    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X18Y53         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                         clock pessimism             -0.298     0.902    
    SLICE_X18Y53         FDRE (Hold_fdre_C_D)         0.017     0.919    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.770%)  route 0.181ns (56.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.561     0.902    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X18Y55         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y55         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.181     1.224    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/p_3_in1_in
    SLICE_X19Y54         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.830     1.200    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X19Y54         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                         clock pessimism             -0.282     0.918    
    SLICE_X19Y54         FDRE (Hold_fdre_C_D)         0.070     0.988    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.236    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X18Y56   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X19Y54   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X18Y54   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X18Y54   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X19Y53   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X19Y53   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X19Y53   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X18Y54   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X18Y53   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X16Y54   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X16Y54   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X18Y56   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X18Y56   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X19Y54   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X19Y54   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X18Y54   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X18Y54   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X18Y54   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X18Y54   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X16Y54   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X16Y54   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X18Y56   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X18Y56   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X19Y54   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X19Y54   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X18Y54   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X18Y54   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X18Y54   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X18Y54   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_ad4134fw_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       14.538ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.278ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.538ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.086ns  (logic 0.580ns (18.797%)  route 2.506ns (81.203%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 21.505 - 20.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.663     2.971    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y56         FDRE (Prop_fdre_C_Q)         0.456     3.427 f  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.867     5.294    ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X10Y41         LUT3 (Prop_lut3_I2_O)        0.124     5.418 r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1/O
                         net (fo=4, routed)           0.639     6.057    ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X9Y40          FDRE                                         r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         1.505    21.505    ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X9Y40          FDRE                                         r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
                         clock pessimism              0.000    21.505    
                         clock uncertainty           -0.482    21.023    
    SLICE_X9Y40          FDRE (Setup_fdre_C_R)       -0.429    20.594    ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                         20.594    
                         arrival time                          -6.057    
  -------------------------------------------------------------------
                         slack                                 14.538    

Slack (MET) :             14.538ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.086ns  (logic 0.580ns (18.797%)  route 2.506ns (81.203%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 21.505 - 20.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.663     2.971    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y56         FDRE (Prop_fdre_C_Q)         0.456     3.427 f  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.867     5.294    ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X10Y41         LUT3 (Prop_lut3_I2_O)        0.124     5.418 r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1/O
                         net (fo=4, routed)           0.639     6.057    ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X9Y40          FDRE                                         r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         1.505    21.505    ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X9Y40          FDRE                                         r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
                         clock pessimism              0.000    21.505    
                         clock uncertainty           -0.482    21.023    
    SLICE_X9Y40          FDRE (Setup_fdre_C_R)       -0.429    20.594    ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]
  -------------------------------------------------------------------
                         required time                         20.594    
                         arrival time                          -6.057    
  -------------------------------------------------------------------
                         slack                                 14.538    

Slack (MET) :             14.538ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.086ns  (logic 0.580ns (18.797%)  route 2.506ns (81.203%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 21.505 - 20.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.663     2.971    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y56         FDRE (Prop_fdre_C_Q)         0.456     3.427 f  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.867     5.294    ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X10Y41         LUT3 (Prop_lut3_I2_O)        0.124     5.418 r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1/O
                         net (fo=4, routed)           0.639     6.057    ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X9Y40          FDRE                                         r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         1.505    21.505    ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X9Y40          FDRE                                         r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/C
                         clock pessimism              0.000    21.505    
                         clock uncertainty           -0.482    21.023    
    SLICE_X9Y40          FDRE (Setup_fdre_C_R)       -0.429    20.594    ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]
  -------------------------------------------------------------------
                         required time                         20.594    
                         arrival time                          -6.057    
  -------------------------------------------------------------------
                         slack                                 14.538    

Slack (MET) :             14.538ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.086ns  (logic 0.580ns (18.797%)  route 2.506ns (81.203%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 21.505 - 20.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.663     2.971    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y56         FDRE (Prop_fdre_C_Q)         0.456     3.427 f  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.867     5.294    ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X10Y41         LUT3 (Prop_lut3_I2_O)        0.124     5.418 r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1/O
                         net (fo=4, routed)           0.639     6.057    ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X9Y40          FDRE                                         r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         1.505    21.505    ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X9Y40          FDRE                                         r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/C
                         clock pessimism              0.000    21.505    
                         clock uncertainty           -0.482    21.023    
    SLICE_X9Y40          FDRE (Setup_fdre_C_R)       -0.429    20.594    ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]
  -------------------------------------------------------------------
                         required time                         20.594    
                         arrival time                          -6.057    
  -------------------------------------------------------------------
                         slack                                 14.538    

Slack (MET) :             14.634ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/spi_controller_0/U0/FSM_sequential_spi_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 0.704ns (19.820%)  route 2.848ns (80.180%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.558ns = ( 21.558 - 20.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.663     2.971    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y56         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          2.220     5.647    ad4134fw_i/SPI_Control/spi_controller_0/U0/rstn
    SLICE_X42Y68         LUT6 (Prop_lut6_I3_O)        0.124     5.771 r  ad4134fw_i/SPI_Control/spi_controller_0/U0/FSM_sequential_spi_state[2]_i_2/O
                         net (fo=3, routed)           0.628     6.399    ad4134fw_i/SPI_Control/spi_controller_0/U0/FSM_sequential_spi_state[2]_i_2_n_0
    SLICE_X42Y67         LUT4 (Prop_lut4_I2_O)        0.124     6.523 r  ad4134fw_i/SPI_Control/spi_controller_0/U0/FSM_sequential_spi_state[1]_i_1/O
                         net (fo=1, routed)           0.000     6.523    ad4134fw_i/SPI_Control/spi_controller_0/U0/FSM_sequential_spi_state[1]_i_1_n_0
    SLICE_X42Y67         FDRE                                         r  ad4134fw_i/SPI_Control/spi_controller_0/U0/FSM_sequential_spi_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         1.558    21.558    ad4134fw_i/SPI_Control/spi_controller_0/U0/clk
    SLICE_X42Y67         FDRE                                         r  ad4134fw_i/SPI_Control/spi_controller_0/U0/FSM_sequential_spi_state_reg[1]/C
                         clock pessimism              0.000    21.558    
                         clock uncertainty           -0.482    21.076    
    SLICE_X42Y67         FDRE (Setup_fdre_C_D)        0.081    21.157    ad4134fw_i/SPI_Control/spi_controller_0/U0/FSM_sequential_spi_state_reg[1]
  -------------------------------------------------------------------
                         required time                         21.157    
                         arrival time                          -6.523    
  -------------------------------------------------------------------
                         slack                                 14.634    

Slack (MET) :             14.641ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/spi_controller_0/U0/FSM_sequential_spi_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.541ns  (logic 0.704ns (19.881%)  route 2.837ns (80.119%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.558ns = ( 21.558 - 20.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.663     2.971    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y56         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          2.220     5.647    ad4134fw_i/SPI_Control/spi_controller_0/U0/rstn
    SLICE_X42Y68         LUT6 (Prop_lut6_I3_O)        0.124     5.771 r  ad4134fw_i/SPI_Control/spi_controller_0/U0/FSM_sequential_spi_state[2]_i_2/O
                         net (fo=3, routed)           0.617     6.388    ad4134fw_i/SPI_Control/spi_controller_0/U0/FSM_sequential_spi_state[2]_i_2_n_0
    SLICE_X42Y67         LUT6 (Prop_lut6_I4_O)        0.124     6.512 r  ad4134fw_i/SPI_Control/spi_controller_0/U0/FSM_sequential_spi_state[0]_i_1/O
                         net (fo=1, routed)           0.000     6.512    ad4134fw_i/SPI_Control/spi_controller_0/U0/FSM_sequential_spi_state[0]_i_1_n_0
    SLICE_X42Y67         FDRE                                         r  ad4134fw_i/SPI_Control/spi_controller_0/U0/FSM_sequential_spi_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         1.558    21.558    ad4134fw_i/SPI_Control/spi_controller_0/U0/clk
    SLICE_X42Y67         FDRE                                         r  ad4134fw_i/SPI_Control/spi_controller_0/U0/FSM_sequential_spi_state_reg[0]/C
                         clock pessimism              0.000    21.558    
                         clock uncertainty           -0.482    21.076    
    SLICE_X42Y67         FDRE (Setup_fdre_C_D)        0.077    21.153    ad4134fw_i/SPI_Control/spi_controller_0/U0/FSM_sequential_spi_state_reg[0]
  -------------------------------------------------------------------
                         required time                         21.153    
                         arrival time                          -6.512    
  -------------------------------------------------------------------
                         slack                                 14.641    

Slack (MET) :             14.678ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/spi_controller_0/U0/FSM_sequential_spi_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.545ns  (logic 0.697ns (19.661%)  route 2.848ns (80.339%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.558ns = ( 21.558 - 20.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.663     2.971    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y56         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          2.220     5.647    ad4134fw_i/SPI_Control/spi_controller_0/U0/rstn
    SLICE_X42Y68         LUT6 (Prop_lut6_I3_O)        0.124     5.771 r  ad4134fw_i/SPI_Control/spi_controller_0/U0/FSM_sequential_spi_state[2]_i_2/O
                         net (fo=3, routed)           0.628     6.399    ad4134fw_i/SPI_Control/spi_controller_0/U0/FSM_sequential_spi_state[2]_i_2_n_0
    SLICE_X42Y67         LUT4 (Prop_lut4_I2_O)        0.117     6.516 r  ad4134fw_i/SPI_Control/spi_controller_0/U0/FSM_sequential_spi_state[2]_i_1/O
                         net (fo=1, routed)           0.000     6.516    ad4134fw_i/SPI_Control/spi_controller_0/U0/FSM_sequential_spi_state[2]_i_1_n_0
    SLICE_X42Y67         FDRE                                         r  ad4134fw_i/SPI_Control/spi_controller_0/U0/FSM_sequential_spi_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         1.558    21.558    ad4134fw_i/SPI_Control/spi_controller_0/U0/clk
    SLICE_X42Y67         FDRE                                         r  ad4134fw_i/SPI_Control/spi_controller_0/U0/FSM_sequential_spi_state_reg[2]/C
                         clock pessimism              0.000    21.558    
                         clock uncertainty           -0.482    21.076    
    SLICE_X42Y67         FDRE (Setup_fdre_C_D)        0.118    21.194    ad4134fw_i/SPI_Control/spi_controller_0/U0/FSM_sequential_spi_state_reg[2]
  -------------------------------------------------------------------
                         required time                         21.194    
                         arrival time                          -6.516    
  -------------------------------------------------------------------
                         slack                                 14.678    

Slack (MET) :             15.300ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/spi_controller_0/U0/mosi_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.883ns  (logic 0.580ns (20.115%)  route 2.303ns (79.885%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.558ns = ( 21.558 - 20.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.663     2.971    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y56         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          2.303     5.730    ad4134fw_i/SPI_Control/spi_controller_0/U0/rstn
    SLICE_X42Y67         LUT6 (Prop_lut6_I1_O)        0.124     5.854 r  ad4134fw_i/SPI_Control/spi_controller_0/U0/mosi_i_1/O
                         net (fo=1, routed)           0.000     5.854    ad4134fw_i/SPI_Control/spi_controller_0/U0/mosi_i_1_n_0
    SLICE_X42Y67         FDRE                                         r  ad4134fw_i/SPI_Control/spi_controller_0/U0/mosi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         1.558    21.558    ad4134fw_i/SPI_Control/spi_controller_0/U0/clk
    SLICE_X42Y67         FDRE                                         r  ad4134fw_i/SPI_Control/spi_controller_0/U0/mosi_reg/C
                         clock pessimism              0.000    21.558    
                         clock uncertainty           -0.482    21.076    
    SLICE_X42Y67         FDRE (Setup_fdre_C_D)        0.079    21.155    ad4134fw_i/SPI_Control/spi_controller_0/U0/mosi_reg
  -------------------------------------------------------------------
                         required time                         21.155    
                         arrival time                          -5.854    
  -------------------------------------------------------------------
                         slack                                 15.300    

Slack (MET) :             15.586ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 0.580ns (22.795%)  route 1.964ns (77.205%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 21.506 - 20.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.663     2.971    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y56         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.964     5.391    ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X12Y41         LUT5 (Prop_lut5_I2_O)        0.124     5.515 r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i[0]_i_1/O
                         net (fo=1, routed)           0.000     5.515    ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0
    SLICE_X12Y41         FDRE                                         r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         1.506    21.506    ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X12Y41         FDRE                                         r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
                         clock pessimism              0.000    21.506    
                         clock uncertainty           -0.482    21.024    
    SLICE_X12Y41         FDRE (Setup_fdre_C_D)        0.077    21.101    ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                         21.101    
                         arrival time                          -5.515    
  -------------------------------------------------------------------
                         slack                                 15.586    

Slack (MET) :             15.908ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.177ns  (logic 0.580ns (26.647%)  route 1.597ns (73.353%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 21.508 - 20.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.663     2.971    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y56         FDRE (Prop_fdre_C_Q)         0.456     3.427 f  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.597     5.024    ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aresetn
    SLICE_X13Y49         LUT1 (Prop_lut1_I0_O)        0.124     5.148 r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_i_1/O
                         net (fo=1, routed)           0.000     5.148    ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_0_in
    SLICE_X13Y49         FDRE                                         r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         1.508    21.508    ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X13Y49         FDRE                                         r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                         clock pessimism              0.000    21.508    
                         clock uncertainty           -0.482    21.026    
    SLICE_X13Y49         FDRE (Setup_fdre_C_D)        0.029    21.055    ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg
  -------------------------------------------------------------------
                         required time                         21.055    
                         arrival time                          -5.148    
  -------------------------------------------------------------------
                         slack                                 15.908    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.186ns (23.705%)  route 0.599ns (76.295%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.561     0.902    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y56         FDRE (Prop_fdre_C_Q)         0.141     1.043 f  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.599     1.641    ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aresetn
    SLICE_X13Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.686 r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_i_1/O
                         net (fo=1, routed)           0.000     1.686    ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_0_in
    SLICE_X13Y49         FDRE                                         r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         0.835     0.835    ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X13Y49         FDRE                                         r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                         clock pessimism              0.000     0.835    
                         clock uncertainty            0.482     1.317    
    SLICE_X13Y49         FDRE (Hold_fdre_C_D)         0.091     1.408    ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.186ns (19.673%)  route 0.759ns (80.327%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.561     0.902    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y56         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.759     1.802    ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X12Y41         LUT5 (Prop_lut5_I2_O)        0.045     1.847 r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i[0]_i_1/O
                         net (fo=1, routed)           0.000     1.847    ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0
    SLICE_X12Y41         FDRE                                         r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         0.833     0.833    ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X12Y41         FDRE                                         r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.482     1.315    
    SLICE_X12Y41         FDRE (Hold_fdre_C_D)         0.120     1.435    ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/spi_controller_0/U0/mosi_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.191ns  (logic 0.186ns (15.611%)  route 1.005ns (84.389%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.561     0.902    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y56         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.005     2.048    ad4134fw_i/SPI_Control/spi_controller_0/U0/rstn
    SLICE_X42Y67         LUT6 (Prop_lut6_I1_O)        0.045     2.093 r  ad4134fw_i/SPI_Control/spi_controller_0/U0/mosi_i_1/O
                         net (fo=1, routed)           0.000     2.093    ad4134fw_i/SPI_Control/spi_controller_0/U0/mosi_i_1_n_0
    SLICE_X42Y67         FDRE                                         r  ad4134fw_i/SPI_Control/spi_controller_0/U0/mosi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         0.852     0.852    ad4134fw_i/SPI_Control/spi_controller_0/U0/clk
    SLICE_X42Y67         FDRE                                         r  ad4134fw_i/SPI_Control/spi_controller_0/U0/mosi_reg/C
                         clock pessimism              0.000     0.852    
                         clock uncertainty            0.482     1.334    
    SLICE_X42Y67         FDRE (Hold_fdre_C_D)         0.121     1.455    ad4134fw_i/SPI_Control/spi_controller_0/U0/mosi_reg
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.186ns (16.495%)  route 0.942ns (83.505%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.561     0.902    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y56         FDRE (Prop_fdre_C_Q)         0.141     1.043 f  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.712     1.754    ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X10Y41         LUT3 (Prop_lut3_I2_O)        0.045     1.799 r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1/O
                         net (fo=4, routed)           0.230     2.029    ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X9Y40          FDRE                                         r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         0.833     0.833    ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X9Y40          FDRE                                         r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.482     1.315    
    SLICE_X9Y40          FDRE (Hold_fdre_C_R)        -0.018     1.297    ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.186ns (16.495%)  route 0.942ns (83.505%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.561     0.902    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y56         FDRE (Prop_fdre_C_Q)         0.141     1.043 f  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.712     1.754    ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X10Y41         LUT3 (Prop_lut3_I2_O)        0.045     1.799 r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1/O
                         net (fo=4, routed)           0.230     2.029    ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X9Y40          FDRE                                         r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         0.833     0.833    ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X9Y40          FDRE                                         r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.482     1.315    
    SLICE_X9Y40          FDRE (Hold_fdre_C_R)        -0.018     1.297    ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.186ns (16.495%)  route 0.942ns (83.505%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.561     0.902    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y56         FDRE (Prop_fdre_C_Q)         0.141     1.043 f  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.712     1.754    ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X10Y41         LUT3 (Prop_lut3_I2_O)        0.045     1.799 r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1/O
                         net (fo=4, routed)           0.230     2.029    ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X9Y40          FDRE                                         r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         0.833     0.833    ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X9Y40          FDRE                                         r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.482     1.315    
    SLICE_X9Y40          FDRE (Hold_fdre_C_R)        -0.018     1.297    ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.186ns (16.495%)  route 0.942ns (83.505%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.561     0.902    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y56         FDRE (Prop_fdre_C_Q)         0.141     1.043 f  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.712     1.754    ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X10Y41         LUT3 (Prop_lut3_I2_O)        0.045     1.799 r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1/O
                         net (fo=4, routed)           0.230     2.029    ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X9Y40          FDRE                                         r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         0.833     0.833    ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X9Y40          FDRE                                         r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.482     1.315    
    SLICE_X9Y40          FDRE (Hold_fdre_C_R)        -0.018     1.297    ad4134fw_i/leds_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.870ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/spi_controller_0/U0/FSM_sequential_spi_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.433ns  (logic 0.234ns (16.329%)  route 1.199ns (83.671%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.561     0.902    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y56         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.982     2.025    ad4134fw_i/SPI_Control/spi_controller_0/U0/rstn
    SLICE_X42Y68         LUT6 (Prop_lut6_I3_O)        0.045     2.070 r  ad4134fw_i/SPI_Control/spi_controller_0/U0/FSM_sequential_spi_state[2]_i_2/O
                         net (fo=3, routed)           0.217     2.287    ad4134fw_i/SPI_Control/spi_controller_0/U0/FSM_sequential_spi_state[2]_i_2_n_0
    SLICE_X42Y67         LUT4 (Prop_lut4_I2_O)        0.048     2.335 r  ad4134fw_i/SPI_Control/spi_controller_0/U0/FSM_sequential_spi_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.335    ad4134fw_i/SPI_Control/spi_controller_0/U0/FSM_sequential_spi_state[2]_i_1_n_0
    SLICE_X42Y67         FDRE                                         r  ad4134fw_i/SPI_Control/spi_controller_0/U0/FSM_sequential_spi_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         0.852     0.852    ad4134fw_i/SPI_Control/spi_controller_0/U0/clk
    SLICE_X42Y67         FDRE                                         r  ad4134fw_i/SPI_Control/spi_controller_0/U0/FSM_sequential_spi_state_reg[2]/C
                         clock pessimism              0.000     0.852    
                         clock uncertainty            0.482     1.334    
    SLICE_X42Y67         FDRE (Hold_fdre_C_D)         0.131     1.465    ad4134fw_i/SPI_Control/spi_controller_0/U0/FSM_sequential_spi_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           2.335    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.874ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/spi_controller_0/U0/FSM_sequential_spi_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.426ns  (logic 0.231ns (16.199%)  route 1.195ns (83.801%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.561     0.902    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y56         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.982     2.025    ad4134fw_i/SPI_Control/spi_controller_0/U0/rstn
    SLICE_X42Y68         LUT6 (Prop_lut6_I3_O)        0.045     2.070 r  ad4134fw_i/SPI_Control/spi_controller_0/U0/FSM_sequential_spi_state[2]_i_2/O
                         net (fo=3, routed)           0.213     2.283    ad4134fw_i/SPI_Control/spi_controller_0/U0/FSM_sequential_spi_state[2]_i_2_n_0
    SLICE_X42Y67         LUT6 (Prop_lut6_I4_O)        0.045     2.328 r  ad4134fw_i/SPI_Control/spi_controller_0/U0/FSM_sequential_spi_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.328    ad4134fw_i/SPI_Control/spi_controller_0/U0/FSM_sequential_spi_state[0]_i_1_n_0
    SLICE_X42Y67         FDRE                                         r  ad4134fw_i/SPI_Control/spi_controller_0/U0/FSM_sequential_spi_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         0.852     0.852    ad4134fw_i/SPI_Control/spi_controller_0/U0/clk
    SLICE_X42Y67         FDRE                                         r  ad4134fw_i/SPI_Control/spi_controller_0/U0/FSM_sequential_spi_state_reg[0]/C
                         clock pessimism              0.000     0.852    
                         clock uncertainty            0.482     1.334    
    SLICE_X42Y67         FDRE (Hold_fdre_C_D)         0.120     1.454    ad4134fw_i/SPI_Control/spi_controller_0/U0/FSM_sequential_spi_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.877ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/spi_controller_0/U0/FSM_sequential_spi_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.430ns  (logic 0.231ns (16.153%)  route 1.199ns (83.847%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.561     0.902    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y56         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.982     2.025    ad4134fw_i/SPI_Control/spi_controller_0/U0/rstn
    SLICE_X42Y68         LUT6 (Prop_lut6_I3_O)        0.045     2.070 r  ad4134fw_i/SPI_Control/spi_controller_0/U0/FSM_sequential_spi_state[2]_i_2/O
                         net (fo=3, routed)           0.217     2.287    ad4134fw_i/SPI_Control/spi_controller_0/U0/FSM_sequential_spi_state[2]_i_2_n_0
    SLICE_X42Y67         LUT4 (Prop_lut4_I2_O)        0.045     2.332 r  ad4134fw_i/SPI_Control/spi_controller_0/U0/FSM_sequential_spi_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.332    ad4134fw_i/SPI_Control/spi_controller_0/U0/FSM_sequential_spi_state[1]_i_1_n_0
    SLICE_X42Y67         FDRE                                         r  ad4134fw_i/SPI_Control/spi_controller_0/U0/FSM_sequential_spi_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         0.852     0.852    ad4134fw_i/SPI_Control/spi_controller_0/U0/clk
    SLICE_X42Y67         FDRE                                         r  ad4134fw_i/SPI_Control/spi_controller_0/U0/FSM_sequential_spi_state_reg[1]/C
                         clock pessimism              0.000     0.852    
                         clock uncertainty            0.482     1.334    
    SLICE_X42Y67         FDRE (Hold_fdre_C_D)         0.121     1.455    ad4134fw_i/SPI_Control/spi_controller_0/U0/FSM_sequential_spi_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.877    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_out1_ad4134fw_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       13.885ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.919ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.885ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/spi_controller_0/U0/spibitcount_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.605ns  (logic 0.608ns (16.865%)  route 2.997ns (83.135%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.556ns = ( 21.556 - 20.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.663     2.971    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y56         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          2.306     5.733    ad4134fw_i/SPI_Control/spi_controller_0/U0/rstn
    SLICE_X41Y68         LUT1 (Prop_lut1_I0_O)        0.152     5.885 f  ad4134fw_i/SPI_Control/spi_controller_0/U0/dataout_i[7]_i_2/O
                         net (fo=10, routed)          0.691     6.576    ad4134fw_i/SPI_Control/spi_controller_0/U0/p_0_in
    SLICE_X43Y68         FDCE                                         f  ad4134fw_i/SPI_Control/spi_controller_0/U0/spibitcount_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         1.556    21.556    ad4134fw_i/SPI_Control/spi_controller_0/U0/clk
    SLICE_X43Y68         FDCE                                         r  ad4134fw_i/SPI_Control/spi_controller_0/U0/spibitcount_reg[0]/C
                         clock pessimism              0.000    21.556    
                         clock uncertainty           -0.482    21.074    
    SLICE_X43Y68         FDCE (Recov_fdce_C_CLR)     -0.613    20.461    ad4134fw_i/SPI_Control/spi_controller_0/U0/spibitcount_reg[0]
  -------------------------------------------------------------------
                         required time                         20.461    
                         arrival time                          -6.576    
  -------------------------------------------------------------------
                         slack                                 13.885    

Slack (MET) :             13.885ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/spi_controller_0/U0/spibitcount_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.605ns  (logic 0.608ns (16.865%)  route 2.997ns (83.135%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.556ns = ( 21.556 - 20.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.663     2.971    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y56         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          2.306     5.733    ad4134fw_i/SPI_Control/spi_controller_0/U0/rstn
    SLICE_X41Y68         LUT1 (Prop_lut1_I0_O)        0.152     5.885 f  ad4134fw_i/SPI_Control/spi_controller_0/U0/dataout_i[7]_i_2/O
                         net (fo=10, routed)          0.691     6.576    ad4134fw_i/SPI_Control/spi_controller_0/U0/p_0_in
    SLICE_X43Y68         FDCE                                         f  ad4134fw_i/SPI_Control/spi_controller_0/U0/spibitcount_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         1.556    21.556    ad4134fw_i/SPI_Control/spi_controller_0/U0/clk
    SLICE_X43Y68         FDCE                                         r  ad4134fw_i/SPI_Control/spi_controller_0/U0/spibitcount_reg[1]/C
                         clock pessimism              0.000    21.556    
                         clock uncertainty           -0.482    21.074    
    SLICE_X43Y68         FDCE (Recov_fdce_C_CLR)     -0.613    20.461    ad4134fw_i/SPI_Control/spi_controller_0/U0/spibitcount_reg[1]
  -------------------------------------------------------------------
                         required time                         20.461    
                         arrival time                          -6.576    
  -------------------------------------------------------------------
                         slack                                 13.885    

Slack (MET) :             13.885ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/spi_controller_0/U0/spibitcount_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.605ns  (logic 0.608ns (16.865%)  route 2.997ns (83.135%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.556ns = ( 21.556 - 20.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.663     2.971    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y56         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          2.306     5.733    ad4134fw_i/SPI_Control/spi_controller_0/U0/rstn
    SLICE_X41Y68         LUT1 (Prop_lut1_I0_O)        0.152     5.885 f  ad4134fw_i/SPI_Control/spi_controller_0/U0/dataout_i[7]_i_2/O
                         net (fo=10, routed)          0.691     6.576    ad4134fw_i/SPI_Control/spi_controller_0/U0/p_0_in
    SLICE_X43Y68         FDCE                                         f  ad4134fw_i/SPI_Control/spi_controller_0/U0/spibitcount_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         1.556    21.556    ad4134fw_i/SPI_Control/spi_controller_0/U0/clk
    SLICE_X43Y68         FDCE                                         r  ad4134fw_i/SPI_Control/spi_controller_0/U0/spibitcount_reg[2]/C
                         clock pessimism              0.000    21.556    
                         clock uncertainty           -0.482    21.074    
    SLICE_X43Y68         FDCE (Recov_fdce_C_CLR)     -0.613    20.461    ad4134fw_i/SPI_Control/spi_controller_0/U0/spibitcount_reg[2]
  -------------------------------------------------------------------
                         required time                         20.461    
                         arrival time                          -6.576    
  -------------------------------------------------------------------
                         slack                                 13.885    

Slack (MET) :             13.885ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/spi_controller_0/U0/spibitcount_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.605ns  (logic 0.608ns (16.865%)  route 2.997ns (83.135%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.556ns = ( 21.556 - 20.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.663     2.971    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y56         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          2.306     5.733    ad4134fw_i/SPI_Control/spi_controller_0/U0/rstn
    SLICE_X41Y68         LUT1 (Prop_lut1_I0_O)        0.152     5.885 f  ad4134fw_i/SPI_Control/spi_controller_0/U0/dataout_i[7]_i_2/O
                         net (fo=10, routed)          0.691     6.576    ad4134fw_i/SPI_Control/spi_controller_0/U0/p_0_in
    SLICE_X43Y68         FDCE                                         f  ad4134fw_i/SPI_Control/spi_controller_0/U0/spibitcount_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         1.556    21.556    ad4134fw_i/SPI_Control/spi_controller_0/U0/clk
    SLICE_X43Y68         FDCE                                         r  ad4134fw_i/SPI_Control/spi_controller_0/U0/spibitcount_reg[3]/C
                         clock pessimism              0.000    21.556    
                         clock uncertainty           -0.482    21.074    
    SLICE_X43Y68         FDCE (Recov_fdce_C_CLR)     -0.613    20.461    ad4134fw_i/SPI_Control/spi_controller_0/U0/spibitcount_reg[3]
  -------------------------------------------------------------------
                         required time                         20.461    
                         arrival time                          -6.576    
  -------------------------------------------------------------------
                         slack                                 13.885    

Slack (MET) :             13.929ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/spi_controller_0/U0/cs_n_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.605ns  (logic 0.608ns (16.865%)  route 2.997ns (83.135%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.556ns = ( 21.556 - 20.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.663     2.971    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y56         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          2.306     5.733    ad4134fw_i/SPI_Control/spi_controller_0/U0/rstn
    SLICE_X41Y68         LUT1 (Prop_lut1_I0_O)        0.152     5.885 f  ad4134fw_i/SPI_Control/spi_controller_0/U0/dataout_i[7]_i_2/O
                         net (fo=10, routed)          0.691     6.576    ad4134fw_i/SPI_Control/spi_controller_0/U0/p_0_in
    SLICE_X42Y68         FDPE                                         f  ad4134fw_i/SPI_Control/spi_controller_0/U0/cs_n_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         1.556    21.556    ad4134fw_i/SPI_Control/spi_controller_0/U0/clk
    SLICE_X42Y68         FDPE                                         r  ad4134fw_i/SPI_Control/spi_controller_0/U0/cs_n_i_reg/C
                         clock pessimism              0.000    21.556    
                         clock uncertainty           -0.482    21.074    
    SLICE_X42Y68         FDPE (Recov_fdpe_C_PRE)     -0.569    20.505    ad4134fw_i/SPI_Control/spi_controller_0/U0/cs_n_i_reg
  -------------------------------------------------------------------
                         required time                         20.505    
                         arrival time                          -6.576    
  -------------------------------------------------------------------
                         slack                                 13.929    

Slack (MET) :             14.010ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/ad4134_clock_generator/U0/spi_clk_i_reg/CLR
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.687ns  (logic 0.580ns (15.732%)  route 3.107ns (84.268%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 21.555 - 20.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.663     2.971    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y56         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          2.306     5.733    ad4134fw_i/SPI_Control/ad4134_clock_generator/U0/rstn
    SLICE_X41Y68         LUT1 (Prop_lut1_I0_O)        0.124     5.857 f  ad4134fw_i/SPI_Control/ad4134_clock_generator/U0/spi_clk_i_i_2/O
                         net (fo=8, routed)           0.800     6.658    ad4134fw_i/SPI_Control/ad4134_clock_generator/U0/spi_clk_i_i_2_n_0
    SLICE_X43Y70         FDCE                                         f  ad4134fw_i/SPI_Control/ad4134_clock_generator/U0/spi_clk_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         1.555    21.555    ad4134fw_i/SPI_Control/ad4134_clock_generator/U0/clk
    SLICE_X43Y70         FDCE                                         r  ad4134fw_i/SPI_Control/ad4134_clock_generator/U0/spi_clk_i_reg/C
                         clock pessimism              0.000    21.555    
                         clock uncertainty           -0.482    21.073    
    SLICE_X43Y70         FDCE (Recov_fdce_C_CLR)     -0.405    20.668    ad4134fw_i/SPI_Control/ad4134_clock_generator/U0/spi_clk_i_reg
  -------------------------------------------------------------------
                         required time                         20.668    
                         arrival time                          -6.658    
  -------------------------------------------------------------------
                         slack                                 14.010    

Slack (MET) :             14.010ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/ad4134_clock_generator/U0/spi_divide_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.687ns  (logic 0.580ns (15.732%)  route 3.107ns (84.268%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 21.555 - 20.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.663     2.971    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y56         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          2.306     5.733    ad4134fw_i/SPI_Control/ad4134_clock_generator/U0/rstn
    SLICE_X41Y68         LUT1 (Prop_lut1_I0_O)        0.124     5.857 f  ad4134fw_i/SPI_Control/ad4134_clock_generator/U0/spi_clk_i_i_2/O
                         net (fo=8, routed)           0.800     6.658    ad4134fw_i/SPI_Control/ad4134_clock_generator/U0/spi_clk_i_i_2_n_0
    SLICE_X43Y70         FDCE                                         f  ad4134fw_i/SPI_Control/ad4134_clock_generator/U0/spi_divide_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         1.555    21.555    ad4134fw_i/SPI_Control/ad4134_clock_generator/U0/clk
    SLICE_X43Y70         FDCE                                         r  ad4134fw_i/SPI_Control/ad4134_clock_generator/U0/spi_divide_reg[4]/C
                         clock pessimism              0.000    21.555    
                         clock uncertainty           -0.482    21.073    
    SLICE_X43Y70         FDCE (Recov_fdce_C_CLR)     -0.405    20.668    ad4134fw_i/SPI_Control/ad4134_clock_generator/U0/spi_divide_reg[4]
  -------------------------------------------------------------------
                         required time                         20.668    
                         arrival time                          -6.658    
  -------------------------------------------------------------------
                         slack                                 14.010    

Slack (MET) :             14.032ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/ad4134_control_0/U0/reset_count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.670ns  (logic 0.580ns (15.804%)  route 3.090ns (84.196%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 21.560 - 20.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.663     2.971    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y56         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.967     5.394    ad4134fw_i/SPI_Control/ad4134_control_0/U0/rstn
    SLICE_X39Y69         LUT1 (Prop_lut1_I0_O)        0.124     5.518 f  ad4134fw_i/SPI_Control/ad4134_control_0/U0/write_i_i_2/O
                         net (fo=52, routed)          1.123     6.641    ad4134fw_i/SPI_Control/ad4134_control_0/U0/write_i_i_2_n_0
    SLICE_X36Y64         FDCE                                         f  ad4134fw_i/SPI_Control/ad4134_control_0/U0/reset_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         1.560    21.560    ad4134fw_i/SPI_Control/ad4134_control_0/U0/clk
    SLICE_X36Y64         FDCE                                         r  ad4134fw_i/SPI_Control/ad4134_control_0/U0/reset_count_reg[0]/C
                         clock pessimism              0.000    21.560    
                         clock uncertainty           -0.482    21.078    
    SLICE_X36Y64         FDCE (Recov_fdce_C_CLR)     -0.405    20.673    ad4134fw_i/SPI_Control/ad4134_control_0/U0/reset_count_reg[0]
  -------------------------------------------------------------------
                         required time                         20.673    
                         arrival time                          -6.641    
  -------------------------------------------------------------------
                         slack                                 14.032    

Slack (MET) :             14.032ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/ad4134_control_0/U0/reset_count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.670ns  (logic 0.580ns (15.804%)  route 3.090ns (84.196%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 21.560 - 20.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.663     2.971    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y56         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.967     5.394    ad4134fw_i/SPI_Control/ad4134_control_0/U0/rstn
    SLICE_X39Y69         LUT1 (Prop_lut1_I0_O)        0.124     5.518 f  ad4134fw_i/SPI_Control/ad4134_control_0/U0/write_i_i_2/O
                         net (fo=52, routed)          1.123     6.641    ad4134fw_i/SPI_Control/ad4134_control_0/U0/write_i_i_2_n_0
    SLICE_X36Y64         FDCE                                         f  ad4134fw_i/SPI_Control/ad4134_control_0/U0/reset_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         1.560    21.560    ad4134fw_i/SPI_Control/ad4134_control_0/U0/clk
    SLICE_X36Y64         FDCE                                         r  ad4134fw_i/SPI_Control/ad4134_control_0/U0/reset_count_reg[1]/C
                         clock pessimism              0.000    21.560    
                         clock uncertainty           -0.482    21.078    
    SLICE_X36Y64         FDCE (Recov_fdce_C_CLR)     -0.405    20.673    ad4134fw_i/SPI_Control/ad4134_control_0/U0/reset_count_reg[1]
  -------------------------------------------------------------------
                         required time                         20.673    
                         arrival time                          -6.641    
  -------------------------------------------------------------------
                         slack                                 14.032    

Slack (MET) :             14.032ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/ad4134_control_0/U0/reset_count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.670ns  (logic 0.580ns (15.804%)  route 3.090ns (84.196%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 21.560 - 20.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.663     2.971    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y56         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.967     5.394    ad4134fw_i/SPI_Control/ad4134_control_0/U0/rstn
    SLICE_X39Y69         LUT1 (Prop_lut1_I0_O)        0.124     5.518 f  ad4134fw_i/SPI_Control/ad4134_control_0/U0/write_i_i_2/O
                         net (fo=52, routed)          1.123     6.641    ad4134fw_i/SPI_Control/ad4134_control_0/U0/write_i_i_2_n_0
    SLICE_X36Y64         FDCE                                         f  ad4134fw_i/SPI_Control/ad4134_control_0/U0/reset_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         1.560    21.560    ad4134fw_i/SPI_Control/ad4134_control_0/U0/clk
    SLICE_X36Y64         FDCE                                         r  ad4134fw_i/SPI_Control/ad4134_control_0/U0/reset_count_reg[2]/C
                         clock pessimism              0.000    21.560    
                         clock uncertainty           -0.482    21.078    
    SLICE_X36Y64         FDCE (Recov_fdce_C_CLR)     -0.405    20.673    ad4134fw_i/SPI_Control/ad4134_control_0/U0/reset_count_reg[2]
  -------------------------------------------------------------------
                         required time                         20.673    
                         arrival time                          -6.641    
  -------------------------------------------------------------------
                         slack                                 14.032    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.919ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/ad4134_control_0/U0/FSM_onehot_setup_state_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.186ns (14.531%)  route 1.094ns (85.469%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.561     0.902    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y56         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.879     1.922    ad4134fw_i/SPI_Control/ad4134_control_0/U0/rstn
    SLICE_X39Y69         LUT1 (Prop_lut1_I0_O)        0.045     1.967 f  ad4134fw_i/SPI_Control/ad4134_control_0/U0/write_i_i_2/O
                         net (fo=52, routed)          0.215     2.182    ad4134fw_i/SPI_Control/ad4134_control_0/U0/write_i_i_2_n_0
    SLICE_X38Y69         FDCE                                         f  ad4134fw_i/SPI_Control/ad4134_control_0/U0/FSM_onehot_setup_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         0.848     0.848    ad4134fw_i/SPI_Control/ad4134_control_0/U0/clk
    SLICE_X38Y69         FDCE                                         r  ad4134fw_i/SPI_Control/ad4134_control_0/U0/FSM_onehot_setup_state_reg[4]/C
                         clock pessimism              0.000     0.848    
                         clock uncertainty            0.482     1.330    
    SLICE_X38Y69         FDCE (Remov_fdce_C_CLR)     -0.067     1.263    ad4134fw_i/SPI_Control/ad4134_control_0/U0/FSM_onehot_setup_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             0.919ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/ad4134_control_0/U0/FSM_onehot_setup_state_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.186ns (14.531%)  route 1.094ns (85.469%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.561     0.902    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y56         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.879     1.922    ad4134fw_i/SPI_Control/ad4134_control_0/U0/rstn
    SLICE_X39Y69         LUT1 (Prop_lut1_I0_O)        0.045     1.967 f  ad4134fw_i/SPI_Control/ad4134_control_0/U0/write_i_i_2/O
                         net (fo=52, routed)          0.215     2.182    ad4134fw_i/SPI_Control/ad4134_control_0/U0/write_i_i_2_n_0
    SLICE_X38Y69         FDCE                                         f  ad4134fw_i/SPI_Control/ad4134_control_0/U0/FSM_onehot_setup_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         0.848     0.848    ad4134fw_i/SPI_Control/ad4134_control_0/U0/clk
    SLICE_X38Y69         FDCE                                         r  ad4134fw_i/SPI_Control/ad4134_control_0/U0/FSM_onehot_setup_state_reg[5]/C
                         clock pessimism              0.000     0.848    
                         clock uncertainty            0.482     1.330    
    SLICE_X38Y69         FDCE (Remov_fdce_C_CLR)     -0.067     1.263    ad4134fw_i/SPI_Control/ad4134_control_0/U0/FSM_onehot_setup_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             0.919ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/ad4134_control_0/U0/FSM_onehot_setup_state_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.186ns (14.531%)  route 1.094ns (85.469%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.561     0.902    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y56         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.879     1.922    ad4134fw_i/SPI_Control/ad4134_control_0/U0/rstn
    SLICE_X39Y69         LUT1 (Prop_lut1_I0_O)        0.045     1.967 f  ad4134fw_i/SPI_Control/ad4134_control_0/U0/write_i_i_2/O
                         net (fo=52, routed)          0.215     2.182    ad4134fw_i/SPI_Control/ad4134_control_0/U0/write_i_i_2_n_0
    SLICE_X38Y69         FDCE                                         f  ad4134fw_i/SPI_Control/ad4134_control_0/U0/FSM_onehot_setup_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         0.848     0.848    ad4134fw_i/SPI_Control/ad4134_control_0/U0/clk
    SLICE_X38Y69         FDCE                                         r  ad4134fw_i/SPI_Control/ad4134_control_0/U0/FSM_onehot_setup_state_reg[6]/C
                         clock pessimism              0.000     0.848    
                         clock uncertainty            0.482     1.330    
    SLICE_X38Y69         FDCE (Remov_fdce_C_CLR)     -0.067     1.263    ad4134fw_i/SPI_Control/ad4134_control_0/U0/FSM_onehot_setup_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             0.919ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/ad4134_control_0/U0/FSM_onehot_setup_state_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.186ns (14.531%)  route 1.094ns (85.469%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.561     0.902    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y56         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.879     1.922    ad4134fw_i/SPI_Control/ad4134_control_0/U0/rstn
    SLICE_X39Y69         LUT1 (Prop_lut1_I0_O)        0.045     1.967 f  ad4134fw_i/SPI_Control/ad4134_control_0/U0/write_i_i_2/O
                         net (fo=52, routed)          0.215     2.182    ad4134fw_i/SPI_Control/ad4134_control_0/U0/write_i_i_2_n_0
    SLICE_X38Y69         FDCE                                         f  ad4134fw_i/SPI_Control/ad4134_control_0/U0/FSM_onehot_setup_state_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         0.848     0.848    ad4134fw_i/SPI_Control/ad4134_control_0/U0/clk
    SLICE_X38Y69         FDCE                                         r  ad4134fw_i/SPI_Control/ad4134_control_0/U0/FSM_onehot_setup_state_reg[8]/C
                         clock pessimism              0.000     0.848    
                         clock uncertainty            0.482     1.330    
    SLICE_X38Y69         FDCE (Remov_fdce_C_CLR)     -0.067     1.263    ad4134fw_i/SPI_Control/ad4134_control_0/U0/FSM_onehot_setup_state_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             0.925ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/ad4134_control_0/U0/datain_i_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.287ns  (logic 0.186ns (14.448%)  route 1.101ns (85.552%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.561     0.902    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y56         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.879     1.922    ad4134fw_i/SPI_Control/ad4134_control_0/U0/rstn
    SLICE_X39Y69         LUT1 (Prop_lut1_I0_O)        0.045     1.967 f  ad4134fw_i/SPI_Control/ad4134_control_0/U0/write_i_i_2/O
                         net (fo=52, routed)          0.222     2.189    ad4134fw_i/SPI_Control/ad4134_control_0/U0/write_i_i_2_n_0
    SLICE_X38Y68         FDCE                                         f  ad4134fw_i/SPI_Control/ad4134_control_0/U0/datain_i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         0.849     0.849    ad4134fw_i/SPI_Control/ad4134_control_0/U0/clk
    SLICE_X38Y68         FDCE                                         r  ad4134fw_i/SPI_Control/ad4134_control_0/U0/datain_i_reg[1]/C
                         clock pessimism              0.000     0.849    
                         clock uncertainty            0.482     1.331    
    SLICE_X38Y68         FDCE (Remov_fdce_C_CLR)     -0.067     1.264    ad4134fw_i/SPI_Control/ad4134_control_0/U0/datain_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             0.925ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/ad4134_control_0/U0/spiaddr_i_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.287ns  (logic 0.186ns (14.448%)  route 1.101ns (85.552%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.561     0.902    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y56         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.879     1.922    ad4134fw_i/SPI_Control/ad4134_control_0/U0/rstn
    SLICE_X39Y69         LUT1 (Prop_lut1_I0_O)        0.045     1.967 f  ad4134fw_i/SPI_Control/ad4134_control_0/U0/write_i_i_2/O
                         net (fo=52, routed)          0.222     2.189    ad4134fw_i/SPI_Control/ad4134_control_0/U0/write_i_i_2_n_0
    SLICE_X38Y68         FDCE                                         f  ad4134fw_i/SPI_Control/ad4134_control_0/U0/spiaddr_i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         0.849     0.849    ad4134fw_i/SPI_Control/ad4134_control_0/U0/clk
    SLICE_X38Y68         FDCE                                         r  ad4134fw_i/SPI_Control/ad4134_control_0/U0/spiaddr_i_reg[1]/C
                         clock pessimism              0.000     0.849    
                         clock uncertainty            0.482     1.331    
    SLICE_X38Y68         FDCE (Remov_fdce_C_CLR)     -0.067     1.264    ad4134fw_i/SPI_Control/ad4134_control_0/U0/spiaddr_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             0.925ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/ad4134_control_0/U0/spiaddr_i_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.287ns  (logic 0.186ns (14.448%)  route 1.101ns (85.552%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.561     0.902    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y56         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.879     1.922    ad4134fw_i/SPI_Control/ad4134_control_0/U0/rstn
    SLICE_X39Y69         LUT1 (Prop_lut1_I0_O)        0.045     1.967 f  ad4134fw_i/SPI_Control/ad4134_control_0/U0/write_i_i_2/O
                         net (fo=52, routed)          0.222     2.189    ad4134fw_i/SPI_Control/ad4134_control_0/U0/write_i_i_2_n_0
    SLICE_X38Y68         FDCE                                         f  ad4134fw_i/SPI_Control/ad4134_control_0/U0/spiaddr_i_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         0.849     0.849    ad4134fw_i/SPI_Control/ad4134_control_0/U0/clk
    SLICE_X38Y68         FDCE                                         r  ad4134fw_i/SPI_Control/ad4134_control_0/U0/spiaddr_i_reg[4]/C
                         clock pessimism              0.000     0.849    
                         clock uncertainty            0.482     1.331    
    SLICE_X38Y68         FDCE (Remov_fdce_C_CLR)     -0.067     1.264    ad4134fw_i/SPI_Control/ad4134_control_0/U0/spiaddr_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             0.933ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/ad4134_control_0/U0/debug_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.297ns  (logic 0.186ns (14.343%)  route 1.111ns (85.657%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.561     0.902    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y56         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.879     1.922    ad4134fw_i/SPI_Control/ad4134_control_0/U0/rstn
    SLICE_X39Y69         LUT1 (Prop_lut1_I0_O)        0.045     1.967 f  ad4134fw_i/SPI_Control/ad4134_control_0/U0/write_i_i_2/O
                         net (fo=52, routed)          0.231     2.198    ad4134fw_i/SPI_Control/ad4134_control_0/U0/write_i_i_2_n_0
    SLICE_X38Y67         FDCE                                         f  ad4134fw_i/SPI_Control/ad4134_control_0/U0/debug_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         0.850     0.850    ad4134fw_i/SPI_Control/ad4134_control_0/U0/clk
    SLICE_X38Y67         FDCE                                         r  ad4134fw_i/SPI_Control/ad4134_control_0/U0/debug_reg[1]/C
                         clock pessimism              0.000     0.850    
                         clock uncertainty            0.482     1.332    
    SLICE_X38Y67         FDCE (Remov_fdce_C_CLR)     -0.067     1.265    ad4134fw_i/SPI_Control/ad4134_control_0/U0/debug_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.933ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/ad4134_control_0/U0/debug_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.297ns  (logic 0.186ns (14.343%)  route 1.111ns (85.657%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.561     0.902    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y56         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.879     1.922    ad4134fw_i/SPI_Control/ad4134_control_0/U0/rstn
    SLICE_X39Y69         LUT1 (Prop_lut1_I0_O)        0.045     1.967 f  ad4134fw_i/SPI_Control/ad4134_control_0/U0/write_i_i_2/O
                         net (fo=52, routed)          0.231     2.198    ad4134fw_i/SPI_Control/ad4134_control_0/U0/write_i_i_2_n_0
    SLICE_X38Y67         FDCE                                         f  ad4134fw_i/SPI_Control/ad4134_control_0/U0/debug_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         0.850     0.850    ad4134fw_i/SPI_Control/ad4134_control_0/U0/clk
    SLICE_X38Y67         FDCE                                         r  ad4134fw_i/SPI_Control/ad4134_control_0/U0/debug_reg[2]/C
                         clock pessimism              0.000     0.850    
                         clock uncertainty            0.482     1.332    
    SLICE_X38Y67         FDCE (Remov_fdce_C_CLR)     -0.067     1.265    ad4134fw_i/SPI_Control/ad4134_control_0/U0/debug_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.933ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/ad4134_control_0/U0/debug_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.297ns  (logic 0.186ns (14.343%)  route 1.111ns (85.657%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.561     0.902    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y56         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.879     1.922    ad4134fw_i/SPI_Control/ad4134_control_0/U0/rstn
    SLICE_X39Y69         LUT1 (Prop_lut1_I0_O)        0.045     1.967 f  ad4134fw_i/SPI_Control/ad4134_control_0/U0/write_i_i_2/O
                         net (fo=52, routed)          0.231     2.198    ad4134fw_i/SPI_Control/ad4134_control_0/U0/write_i_i_2_n_0
    SLICE_X38Y67         FDCE                                         f  ad4134fw_i/SPI_Control/ad4134_control_0/U0/debug_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         0.850     0.850    ad4134fw_i/SPI_Control/ad4134_control_0/U0/clk
    SLICE_X38Y67         FDCE                                         r  ad4134fw_i/SPI_Control/ad4134_control_0/U0/debug_reg[3]/C
                         clock pessimism              0.000     0.850    
                         clock uncertainty            0.482     1.332    
    SLICE_X38Y67         FDCE (Remov_fdce_C_CLR)     -0.067     1.265    ad4134fw_i/SPI_Control/ad4134_control_0/U0/debug_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.933    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.817ns  (logic 0.124ns (4.401%)  route 2.693ns (95.599%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.109     2.109    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X18Y50         LUT1 (Prop_lut1_I0_O)        0.124     2.233 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.585     2.817    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X18Y53         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.490     2.682    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X18Y53         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.172ns  (logic 0.045ns (3.838%)  route 1.127ns (96.162%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.902     0.902    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X18Y50         LUT1 (Prop_lut1_I0_O)        0.045     0.947 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.226     1.172    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X18Y53         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.830     1.200    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X18Y53         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_out1_ad4134fw_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.009ns  (logic 0.608ns (20.205%)  route 2.401ns (79.795%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.663     2.971    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y56         FDRE (Prop_fdre_C_Q)         0.456     3.427 f  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.597     5.024    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X13Y49         LUT1 (Prop_lut1_I0_O)        0.152     5.176 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.804     5.980    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X14Y41         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487     1.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         1.500     1.500    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X14Y41         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.159ns  (logic 0.185ns (15.960%)  route 0.974ns (84.040%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.561     0.902    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y56         FDRE (Prop_fdre_C_Q)         0.141     1.043 f  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.599     1.641    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X13Y49         LUT1 (Prop_lut1_I0_O)        0.044     1.685 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.375     2.061    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X14Y41         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         0.830     0.830    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X14Y41         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_ad4134fw_clk_wiz_0_0
  To Clock:  clk_out1_ad4134fw_clk_wiz_0_0

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.524ns  (logic 0.609ns (24.129%)  route 1.915ns (75.871%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         1.674     1.674    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X15Y39         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDRE (Prop_fdre_C_Q)         0.456     2.130 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.383     3.513    <hidden>
    SLICE_X9Y38          LUT1 (Prop_lut1_I0_O)        0.153     3.666 f  <hidden>
                         net (fo=3, routed)           0.532     4.198    <hidden>
    SLICE_X9Y38          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487     1.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         1.504     1.504    <hidden>
    SLICE_X9Y38          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.524ns  (logic 0.609ns (24.129%)  route 1.915ns (75.871%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         1.674     1.674    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X15Y39         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDRE (Prop_fdre_C_Q)         0.456     2.130 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.383     3.513    <hidden>
    SLICE_X9Y38          LUT1 (Prop_lut1_I0_O)        0.153     3.666 f  <hidden>
                         net (fo=3, routed)           0.532     4.198    <hidden>
    SLICE_X9Y38          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487     1.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         1.504     1.504    <hidden>
    SLICE_X9Y38          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.524ns  (logic 0.609ns (24.129%)  route 1.915ns (75.871%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         1.674     1.674    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X15Y39         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDRE (Prop_fdre_C_Q)         0.456     2.130 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.383     3.513    <hidden>
    SLICE_X9Y38          LUT1 (Prop_lut1_I0_O)        0.153     3.666 f  <hidden>
                         net (fo=3, routed)           0.532     4.198    <hidden>
    SLICE_X9Y38          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487     1.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         1.504     1.504    <hidden>
    SLICE_X9Y38          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.460ns  (logic 0.580ns (23.574%)  route 1.880ns (76.426%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         1.674     1.674    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X15Y39         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDRE (Prop_fdre_C_Q)         0.456     2.130 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.383     3.513    <hidden>
    SLICE_X9Y38          LUT1 (Prop_lut1_I0_O)        0.124     3.637 f  <hidden>
                         net (fo=3, routed)           0.497     4.134    <hidden>
    SLICE_X7Y37          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487     1.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         1.502     1.502    <hidden>
    SLICE_X7Y37          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.460ns  (logic 0.580ns (23.574%)  route 1.880ns (76.426%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         1.674     1.674    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X15Y39         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDRE (Prop_fdre_C_Q)         0.456     2.130 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.383     3.513    <hidden>
    SLICE_X9Y38          LUT1 (Prop_lut1_I0_O)        0.124     3.637 f  <hidden>
                         net (fo=3, routed)           0.497     4.134    <hidden>
    SLICE_X7Y37          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487     1.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         1.502     1.502    <hidden>
    SLICE_X7Y37          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.460ns  (logic 0.580ns (23.574%)  route 1.880ns (76.426%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         1.674     1.674    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X15Y39         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDRE (Prop_fdre_C_Q)         0.456     2.130 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.383     3.513    <hidden>
    SLICE_X9Y38          LUT1 (Prop_lut1_I0_O)        0.124     3.637 f  <hidden>
                         net (fo=3, routed)           0.497     4.134    <hidden>
    SLICE_X7Y37          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487     1.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         1.502     1.502    <hidden>
    SLICE_X7Y37          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.372ns  (logic 0.580ns (24.448%)  route 1.792ns (75.552%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         1.674     1.674    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X15Y39         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDRE (Prop_fdre_C_Q)         0.456     2.130 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.169     3.299    <hidden>
    SLICE_X11Y42         LUT1 (Prop_lut1_I0_O)        0.124     3.423 f  <hidden>
                         net (fo=3, routed)           0.624     4.046    <hidden>
    SLICE_X12Y40         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487     1.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         1.505     1.505    <hidden>
    SLICE_X12Y40         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.372ns  (logic 0.580ns (24.448%)  route 1.792ns (75.552%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         1.674     1.674    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X15Y39         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDRE (Prop_fdre_C_Q)         0.456     2.130 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.169     3.299    <hidden>
    SLICE_X11Y42         LUT1 (Prop_lut1_I0_O)        0.124     3.423 f  <hidden>
                         net (fo=3, routed)           0.624     4.046    <hidden>
    SLICE_X12Y40         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487     1.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         1.505     1.505    <hidden>
    SLICE_X12Y40         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.372ns  (logic 0.580ns (24.448%)  route 1.792ns (75.552%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         1.674     1.674    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X15Y39         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDRE (Prop_fdre_C_Q)         0.456     2.130 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.169     3.299    <hidden>
    SLICE_X11Y42         LUT1 (Prop_lut1_I0_O)        0.124     3.423 f  <hidden>
                         net (fo=3, routed)           0.624     4.046    <hidden>
    SLICE_X12Y40         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487     1.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         1.505     1.505    <hidden>
    SLICE_X12Y40         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.350ns  (logic 0.609ns (25.910%)  route 1.741ns (74.090%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         1.674     1.674    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X15Y39         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDRE (Prop_fdre_C_Q)         0.456     2.130 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.169     3.299    <hidden>
    SLICE_X11Y42         LUT1 (Prop_lut1_I0_O)        0.153     3.452 f  <hidden>
                         net (fo=3, routed)           0.573     4.024    <hidden>
    SLICE_X11Y42         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487     1.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         1.506     1.506    <hidden>
    SLICE_X11Y42         FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.612ns  (logic 0.186ns (30.381%)  route 0.426ns (69.619%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         0.561     0.561    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X15Y39         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.307     1.009    <hidden>
    SLICE_X15Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.054 f  <hidden>
                         net (fo=3, routed)           0.119     1.173    <hidden>
    SLICE_X15Y43         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         0.831     0.831    <hidden>
    SLICE_X15Y43         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.612ns  (logic 0.186ns (30.381%)  route 0.426ns (69.619%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         0.561     0.561    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X15Y39         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.307     1.009    <hidden>
    SLICE_X15Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.054 f  <hidden>
                         net (fo=3, routed)           0.119     1.173    <hidden>
    SLICE_X15Y43         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         0.831     0.831    <hidden>
    SLICE_X15Y43         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.612ns  (logic 0.186ns (30.381%)  route 0.426ns (69.619%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         0.561     0.561    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X15Y39         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.307     1.009    <hidden>
    SLICE_X15Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.054 f  <hidden>
                         net (fo=3, routed)           0.119     1.173    <hidden>
    SLICE_X15Y43         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         0.831     0.831    <hidden>
    SLICE_X15Y43         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.722ns  (logic 0.186ns (25.744%)  route 0.536ns (74.256%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         0.561     0.561    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X15Y39         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.303     1.004    <hidden>
    SLICE_X14Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.049 f  <hidden>
                         net (fo=3, routed)           0.234     1.283    <hidden>
    SLICE_X14Y45         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         0.831     0.831    <hidden>
    SLICE_X14Y45         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.722ns  (logic 0.186ns (25.744%)  route 0.536ns (74.256%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         0.561     0.561    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X15Y39         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.303     1.004    <hidden>
    SLICE_X14Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.049 f  <hidden>
                         net (fo=3, routed)           0.234     1.283    <hidden>
    SLICE_X14Y45         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         0.831     0.831    <hidden>
    SLICE_X14Y45         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.722ns  (logic 0.186ns (25.744%)  route 0.536ns (74.256%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         0.561     0.561    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X15Y39         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.303     1.004    <hidden>
    SLICE_X14Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.049 f  <hidden>
                         net (fo=3, routed)           0.234     1.283    <hidden>
    SLICE_X14Y45         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         0.831     0.831    <hidden>
    SLICE_X14Y45         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.785ns  (logic 0.185ns (23.574%)  route 0.600ns (76.426%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         0.561     0.561    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X15Y39         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.305     1.007    <hidden>
    SLICE_X14Y41         LUT1 (Prop_lut1_I0_O)        0.044     1.051 f  <hidden>
                         net (fo=3, routed)           0.294     1.345    <hidden>
    SLICE_X13Y41         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         0.833     0.833    <hidden>
    SLICE_X13Y41         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.785ns  (logic 0.185ns (23.574%)  route 0.600ns (76.426%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         0.561     0.561    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X15Y39         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.305     1.007    <hidden>
    SLICE_X14Y41         LUT1 (Prop_lut1_I0_O)        0.044     1.051 f  <hidden>
                         net (fo=3, routed)           0.294     1.345    <hidden>
    SLICE_X13Y41         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         0.833     0.833    <hidden>
    SLICE_X13Y41         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.785ns  (logic 0.185ns (23.574%)  route 0.600ns (76.426%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         0.561     0.561    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X15Y39         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.305     1.007    <hidden>
    SLICE_X14Y41         LUT1 (Prop_lut1_I0_O)        0.044     1.051 f  <hidden>
                         net (fo=3, routed)           0.294     1.345    <hidden>
    SLICE_X13Y41         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         0.833     0.833    <hidden>
    SLICE_X13Y41         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.844ns  (logic 0.185ns (21.924%)  route 0.659ns (78.076%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         0.561     0.561    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X15Y39         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.303     1.004    <hidden>
    SLICE_X14Y41         LUT1 (Prop_lut1_I0_O)        0.044     1.048 f  <hidden>
                         net (fo=3, routed)           0.356     1.404    <hidden>
    SLICE_X12Y39         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         0.832     0.832    <hidden>
    SLICE_X12Y39         FDCE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ad4134fw_i/ad4134_data_0/U0/dclk_active_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            dclk_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.569ns  (logic 4.101ns (62.428%)  route 2.468ns (37.572%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDCE                         0.000     0.000 r  ad4134fw_i/ad4134_data_0/U0/dclk_active_reg/C
    SLICE_X41Y58         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ad4134fw_i/ad4134_data_0/U0/dclk_active_reg/Q
                         net (fo=1, routed)           0.586     1.042    ad4134fw_i/ad4134_data_0/U0/dclk_active__0
    SLICE_X42Y58         LUT2 (Prop_lut2_I0_O)        0.124     1.166 r  ad4134fw_i/ad4134_data_0/U0/dclk_out_INST_0/O
                         net (fo=1, routed)           1.882     3.048    dclk_out_OBUF
    J16                  OBUF (Prop_obuf_I_O)         3.521     6.569 r  dclk_out_OBUF_inst/O
                         net (fo=0)                   0.000     6.569    dclk_out
    J16                                                               r  dclk_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/ad4134_data_0/U0/odr_int_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            odr_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.292ns  (logic 4.005ns (63.657%)  route 2.287ns (36.343%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDCE                         0.000     0.000 r  ad4134fw_i/ad4134_data_0/U0/odr_int_reg/C
    SLICE_X41Y58         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ad4134fw_i/ad4134_data_0/U0/odr_int_reg/Q
                         net (fo=1, routed)           2.287     2.743    odr_out_OBUF
    L17                  OBUF (Prop_obuf_I_O)         3.549     6.292 r  odr_out_OBUF_inst/O
                         net (fo=0)                   0.000     6.292    odr_out
    L17                                                               r  odr_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.510ns  (logic 0.580ns (38.402%)  route 0.930ns (61.598%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDCE                         0.000     0.000 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[1]/C
    SLICE_X40Y58         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[1]/Q
                         net (fo=7, routed)           0.930     1.386    ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[1]
    SLICE_X40Y58         LUT5 (Prop_lut5_I3_O)        0.124     1.510 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker[3]_i_1/O
                         net (fo=1, routed)           0.000     1.510    ad4134fw_i/ad4134_data_0/U0/p_0_in__0[3]
    SLICE_X40Y58         FDCE                                         r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.509ns  (logic 0.580ns (38.435%)  route 0.929ns (61.565%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDCE                         0.000     0.000 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[1]/C
    SLICE_X40Y58         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[1]/Q
                         net (fo=7, routed)           0.929     1.385    ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[1]
    SLICE_X40Y58         LUT6 (Prop_lut6_I4_O)        0.124     1.509 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker[2]_i_1/O
                         net (fo=1, routed)           0.000     1.509    ad4134fw_i/ad4134_data_0/U0/p_0_in__0[2]
    SLICE_X40Y58         FDCE                                         r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ad4134fw_i/ad4134_data_0/U0/dclk_active_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.503ns  (logic 0.580ns (38.577%)  route 0.923ns (61.423%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDCE                         0.000     0.000 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[5]/C
    SLICE_X41Y58         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[5]/Q
                         net (fo=8, routed)           0.923     1.379    ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[5]
    SLICE_X41Y58         LUT4 (Prop_lut4_I3_O)        0.124     1.503 r  ad4134fw_i/ad4134_data_0/U0/dclk_active/O
                         net (fo=1, routed)           0.000     1.503    ad4134fw_i/ad4134_data_0/U0/dclk_active_n_0
    SLICE_X41Y58         FDCE                                         r  ad4134fw_i/ad4134_data_0/U0/dclk_active_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_int_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.502ns  (logic 0.580ns (38.603%)  route 0.922ns (61.397%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDCE                         0.000     0.000 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[5]/C
    SLICE_X41Y58         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[5]/Q
                         net (fo=8, routed)           0.922     1.378    ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[5]
    SLICE_X41Y58         LUT6 (Prop_lut6_I1_O)        0.124     1.502 r  ad4134fw_i/ad4134_data_0/U0/odr_int/O
                         net (fo=1, routed)           0.000     1.502    ad4134fw_i/ad4134_data_0/U0/odr_int_n_0
    SLICE_X41Y58         FDCE                                         r  ad4134fw_i/ad4134_data_0/U0/odr_int_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.459ns  (logic 0.580ns (39.744%)  route 0.879ns (60.256%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDCE                         0.000     0.000 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[3]/C
    SLICE_X40Y58         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[3]/Q
                         net (fo=8, routed)           0.879     1.335    ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[3]
    SLICE_X40Y58         LUT6 (Prop_lut6_I5_O)        0.124     1.459 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker[1]_i_1/O
                         net (fo=1, routed)           0.000     1.459    ad4134fw_i/ad4134_data_0/U0/p_0_in__0[1]
    SLICE_X40Y58         FDCE                                         r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.457ns  (logic 0.580ns (39.817%)  route 0.877ns (60.183%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDCE                         0.000     0.000 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[3]/C
    SLICE_X40Y58         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[3]/Q
                         net (fo=8, routed)           0.877     1.333    ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[3]
    SLICE_X40Y58         LUT6 (Prop_lut6_I4_O)        0.124     1.457 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker[0]_i_1/O
                         net (fo=1, routed)           0.000     1.457    ad4134fw_i/ad4134_data_0/U0/odr_tracker[0]_i_1_n_0
    SLICE_X40Y58         FDCE                                         r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.311ns  (logic 0.580ns (44.233%)  route 0.731ns (55.767%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDCE                         0.000     0.000 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[0]/C
    SLICE_X40Y58         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[0]/Q
                         net (fo=7, routed)           0.731     1.187    ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[0]
    SLICE_X41Y58         LUT6 (Prop_lut6_I0_O)        0.124     1.311 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker[5]_i_1/O
                         net (fo=1, routed)           0.000     1.311    ad4134fw_i/ad4134_data_0/U0/p_0_in__0[5]
    SLICE_X41Y58         FDCE                                         r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.306ns  (logic 0.580ns (44.403%)  route 0.726ns (55.597%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDCE                         0.000     0.000 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[0]/C
    SLICE_X40Y58         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[0]/Q
                         net (fo=7, routed)           0.726     1.182    ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[0]
    SLICE_X41Y58         LUT6 (Prop_lut6_I0_O)        0.124     1.306 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker[4]_i_1/O
                         net (fo=1, routed)           0.000     1.306    ad4134fw_i/ad4134_data_0/U0/p_0_in__0[4]
    SLICE_X41Y58         FDCE                                         r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.186ns (71.834%)  route 0.073ns (28.166%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDCE                         0.000     0.000 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[1]/C
    SLICE_X40Y58         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[1]/Q
                         net (fo=7, routed)           0.073     0.214    ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[1]
    SLICE_X41Y58         LUT6 (Prop_lut6_I4_O)        0.045     0.259 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker[4]_i_1/O
                         net (fo=1, routed)           0.000     0.259    ad4134fw_i/ad4134_data_0/U0/p_0_in__0[4]
    SLICE_X41Y58         FDCE                                         r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.186ns (71.011%)  route 0.076ns (28.989%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDCE                         0.000     0.000 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[1]/C
    SLICE_X40Y58         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[1]/Q
                         net (fo=7, routed)           0.076     0.217    ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[1]
    SLICE_X41Y58         LUT6 (Prop_lut6_I4_O)        0.045     0.262 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker[5]_i_1/O
                         net (fo=1, routed)           0.000     0.262    ad4134fw_i/ad4134_data_0/U0/p_0_in__0[5]
    SLICE_X41Y58         FDCE                                         r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_int_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.686%)  route 0.097ns (34.314%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDCE                         0.000     0.000 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[2]/C
    SLICE_X40Y58         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[2]/Q
                         net (fo=8, routed)           0.097     0.238    ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[2]
    SLICE_X41Y58         LUT6 (Prop_lut6_I4_O)        0.045     0.283 r  ad4134fw_i/ad4134_data_0/U0/odr_int/O
                         net (fo=1, routed)           0.000     0.283    ad4134fw_i/ad4134_data_0/U0/odr_int_n_0
    SLICE_X41Y58         FDCE                                         r  ad4134fw_i/ad4134_data_0/U0/odr_int_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ad4134fw_i/ad4134_data_0/U0/dclk_active_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.455%)  route 0.098ns (34.545%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDCE                         0.000     0.000 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[2]/C
    SLICE_X40Y58         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[2]/Q
                         net (fo=8, routed)           0.098     0.239    ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[2]
    SLICE_X41Y58         LUT4 (Prop_lut4_I0_O)        0.045     0.284 r  ad4134fw_i/ad4134_data_0/U0/dclk_active/O
                         net (fo=1, routed)           0.000     0.284    ad4134fw_i/ad4134_data_0/U0/dclk_active_n_0
    SLICE_X41Y58         FDCE                                         r  ad4134fw_i/ad4134_data_0/U0/dclk_active_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.186ns (62.249%)  route 0.113ns (37.751%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDCE                         0.000     0.000 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[4]/C
    SLICE_X41Y58         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[4]/Q
                         net (fo=7, routed)           0.113     0.254    ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[4]
    SLICE_X40Y58         LUT6 (Prop_lut6_I2_O)        0.045     0.299 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker[1]_i_1/O
                         net (fo=1, routed)           0.000     0.299    ad4134fw_i/ad4134_data_0/U0/p_0_in__0[1]
    SLICE_X40Y58         FDCE                                         r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.186ns (62.042%)  route 0.114ns (37.958%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDCE                         0.000     0.000 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[4]/C
    SLICE_X41Y58         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[4]/Q
                         net (fo=7, routed)           0.114     0.255    ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[4]
    SLICE_X40Y58         LUT6 (Prop_lut6_I1_O)        0.045     0.300 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker[0]_i_1/O
                         net (fo=1, routed)           0.000     0.300    ad4134fw_i/ad4134_data_0/U0/odr_tracker[0]_i_1_n_0
    SLICE_X40Y58         FDCE                                         r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.186ns (53.534%)  route 0.161ns (46.466%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDCE                         0.000     0.000 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[5]/C
    SLICE_X41Y58         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[5]/Q
                         net (fo=8, routed)           0.161     0.302    ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[5]
    SLICE_X40Y58         LUT5 (Prop_lut5_I1_O)        0.045     0.347 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker[3]_i_1/O
                         net (fo=1, routed)           0.000     0.347    ad4134fw_i/ad4134_data_0/U0/p_0_in__0[3]
    SLICE_X40Y58         FDCE                                         r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.186ns (52.972%)  route 0.165ns (47.028%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDCE                         0.000     0.000 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[5]/C
    SLICE_X41Y58         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[5]/Q
                         net (fo=8, routed)           0.165     0.306    ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[5]
    SLICE_X40Y58         LUT6 (Prop_lut6_I1_O)        0.045     0.351 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker[2]_i_1/O
                         net (fo=1, routed)           0.000     0.351    ad4134fw_i/ad4134_data_0/U0/p_0_in__0[2]
    SLICE_X40Y58         FDCE                                         r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/ad4134_data_0/U0/odr_int_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            odr_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.992ns  (logic 1.391ns (69.807%)  route 0.602ns (30.193%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDCE                         0.000     0.000 r  ad4134fw_i/ad4134_data_0/U0/odr_int_reg/C
    SLICE_X41Y58         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ad4134fw_i/ad4134_data_0/U0/odr_int_reg/Q
                         net (fo=1, routed)           0.602     0.743    odr_out_OBUF
    L17                  OBUF (Prop_obuf_I_O)         1.250     1.992 r  odr_out_OBUF_inst/O
                         net (fo=0)                   0.000     1.992    odr_out
    L17                                                               r  odr_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/ad4134_data_0/U0/dclk_active_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            dclk_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.008ns  (logic 1.408ns (70.113%)  route 0.600ns (29.887%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDCE                         0.000     0.000 r  ad4134fw_i/ad4134_data_0/U0/dclk_active_reg/C
    SLICE_X41Y58         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ad4134fw_i/ad4134_data_0/U0/dclk_active_reg/Q
                         net (fo=1, routed)           0.186     0.327    ad4134fw_i/ad4134_data_0/U0/dclk_active__0
    SLICE_X42Y58         LUT2 (Prop_lut2_I0_O)        0.045     0.372 r  ad4134fw_i/ad4134_data_0/U0/dclk_out_INST_0/O
                         net (fo=1, routed)           0.414     0.786    dclk_out_OBUF
    J16                  OBUF (Prop_obuf_I_O)         1.222     2.008 r  dclk_out_OBUF_inst/O
                         net (fo=0)                   0.000     2.008    dclk_out
    J16                                                               r  dclk_out (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.486ns  (logic 0.606ns (17.382%)  route 2.880ns (82.618%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.663     2.971    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y56         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.967     5.394    ad4134fw_i/ad4134_data_0/U0/rst_n
    SLICE_X39Y69         LUT1 (Prop_lut1_I0_O)        0.150     5.544 f  ad4134fw_i/ad4134_data_0/U0/odr_int_i_1/O
                         net (fo=15, routed)          0.913     6.457    ad4134fw_i/ad4134_data_0/U0/odr_int_i_1_n_0
    SLICE_X40Y58         FDCE                                         f  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.486ns  (logic 0.606ns (17.382%)  route 2.880ns (82.618%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.663     2.971    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y56         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.967     5.394    ad4134fw_i/ad4134_data_0/U0/rst_n
    SLICE_X39Y69         LUT1 (Prop_lut1_I0_O)        0.150     5.544 f  ad4134fw_i/ad4134_data_0/U0/odr_int_i_1/O
                         net (fo=15, routed)          0.913     6.457    ad4134fw_i/ad4134_data_0/U0/odr_int_i_1_n_0
    SLICE_X40Y58         FDCE                                         f  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.486ns  (logic 0.606ns (17.382%)  route 2.880ns (82.618%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.663     2.971    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y56         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.967     5.394    ad4134fw_i/ad4134_data_0/U0/rst_n
    SLICE_X39Y69         LUT1 (Prop_lut1_I0_O)        0.150     5.544 f  ad4134fw_i/ad4134_data_0/U0/odr_int_i_1/O
                         net (fo=15, routed)          0.913     6.457    ad4134fw_i/ad4134_data_0/U0/odr_int_i_1_n_0
    SLICE_X40Y58         FDCE                                         f  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.486ns  (logic 0.606ns (17.382%)  route 2.880ns (82.618%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.663     2.971    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y56         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.967     5.394    ad4134fw_i/ad4134_data_0/U0/rst_n
    SLICE_X39Y69         LUT1 (Prop_lut1_I0_O)        0.150     5.544 f  ad4134fw_i/ad4134_data_0/U0/odr_int_i_1/O
                         net (fo=15, routed)          0.913     6.457    ad4134fw_i/ad4134_data_0/U0/odr_int_i_1_n_0
    SLICE_X40Y58         FDCE                                         f  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ad4134_data_0/U0/dclk_active_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.482ns  (logic 0.606ns (17.404%)  route 2.876ns (82.596%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.663     2.971    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y56         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.967     5.394    ad4134fw_i/ad4134_data_0/U0/rst_n
    SLICE_X39Y69         LUT1 (Prop_lut1_I0_O)        0.150     5.544 f  ad4134fw_i/ad4134_data_0/U0/odr_int_i_1/O
                         net (fo=15, routed)          0.909     6.453    ad4134fw_i/ad4134_data_0/U0/odr_int_i_1_n_0
    SLICE_X41Y58         FDCE                                         f  ad4134fw_i/ad4134_data_0/U0/dclk_active_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_int_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.482ns  (logic 0.606ns (17.404%)  route 2.876ns (82.596%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.663     2.971    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y56         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.967     5.394    ad4134fw_i/ad4134_data_0/U0/rst_n
    SLICE_X39Y69         LUT1 (Prop_lut1_I0_O)        0.150     5.544 f  ad4134fw_i/ad4134_data_0/U0/odr_int_i_1/O
                         net (fo=15, routed)          0.909     6.453    ad4134fw_i/ad4134_data_0/U0/odr_int_i_1_n_0
    SLICE_X41Y58         FDCE                                         f  ad4134fw_i/ad4134_data_0/U0/odr_int_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.482ns  (logic 0.606ns (17.404%)  route 2.876ns (82.596%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.663     2.971    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y56         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.967     5.394    ad4134fw_i/ad4134_data_0/U0/rst_n
    SLICE_X39Y69         LUT1 (Prop_lut1_I0_O)        0.150     5.544 f  ad4134fw_i/ad4134_data_0/U0/odr_int_i_1/O
                         net (fo=15, routed)          0.909     6.453    ad4134fw_i/ad4134_data_0/U0/odr_int_i_1_n_0
    SLICE_X41Y58         FDCE                                         f  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.482ns  (logic 0.606ns (17.404%)  route 2.876ns (82.596%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.663     2.971    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y56         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.967     5.394    ad4134fw_i/ad4134_data_0/U0/rst_n
    SLICE_X39Y69         LUT1 (Prop_lut1_I0_O)        0.150     5.544 f  ad4134fw_i/ad4134_data_0/U0/odr_int_i_1/O
                         net (fo=15, routed)          0.909     6.453    ad4134fw_i/ad4134_data_0/U0/odr_int_i_1_n_0
    SLICE_X41Y58         FDCE                                         f  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[5]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ad4134_data_0/U0/dclk_active_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.417ns  (logic 0.183ns (12.915%)  route 1.234ns (87.085%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.561     0.902    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y56         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.879     1.922    ad4134fw_i/ad4134_data_0/U0/rst_n
    SLICE_X39Y69         LUT1 (Prop_lut1_I0_O)        0.042     1.964 f  ad4134fw_i/ad4134_data_0/U0/odr_int_i_1/O
                         net (fo=15, routed)          0.355     2.319    ad4134fw_i/ad4134_data_0/U0/odr_int_i_1_n_0
    SLICE_X41Y58         FDCE                                         f  ad4134fw_i/ad4134_data_0/U0/dclk_active_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_int_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.417ns  (logic 0.183ns (12.915%)  route 1.234ns (87.085%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.561     0.902    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y56         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.879     1.922    ad4134fw_i/ad4134_data_0/U0/rst_n
    SLICE_X39Y69         LUT1 (Prop_lut1_I0_O)        0.042     1.964 f  ad4134fw_i/ad4134_data_0/U0/odr_int_i_1/O
                         net (fo=15, routed)          0.355     2.319    ad4134fw_i/ad4134_data_0/U0/odr_int_i_1_n_0
    SLICE_X41Y58         FDCE                                         f  ad4134fw_i/ad4134_data_0/U0/odr_int_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.417ns  (logic 0.183ns (12.915%)  route 1.234ns (87.085%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.561     0.902    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y56         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.879     1.922    ad4134fw_i/ad4134_data_0/U0/rst_n
    SLICE_X39Y69         LUT1 (Prop_lut1_I0_O)        0.042     1.964 f  ad4134fw_i/ad4134_data_0/U0/odr_int_i_1/O
                         net (fo=15, routed)          0.355     2.319    ad4134fw_i/ad4134_data_0/U0/odr_int_i_1_n_0
    SLICE_X41Y58         FDCE                                         f  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.417ns  (logic 0.183ns (12.915%)  route 1.234ns (87.085%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.561     0.902    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y56         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.879     1.922    ad4134fw_i/ad4134_data_0/U0/rst_n
    SLICE_X39Y69         LUT1 (Prop_lut1_I0_O)        0.042     1.964 f  ad4134fw_i/ad4134_data_0/U0/odr_int_i_1/O
                         net (fo=15, routed)          0.355     2.319    ad4134fw_i/ad4134_data_0/U0/odr_int_i_1_n_0
    SLICE_X41Y58         FDCE                                         f  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.421ns  (logic 0.183ns (12.875%)  route 1.238ns (87.125%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.561     0.902    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y56         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.879     1.922    ad4134fw_i/ad4134_data_0/U0/rst_n
    SLICE_X39Y69         LUT1 (Prop_lut1_I0_O)        0.042     1.964 f  ad4134fw_i/ad4134_data_0/U0/odr_int_i_1/O
                         net (fo=15, routed)          0.359     2.323    ad4134fw_i/ad4134_data_0/U0/odr_int_i_1_n_0
    SLICE_X40Y58         FDCE                                         f  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.421ns  (logic 0.183ns (12.875%)  route 1.238ns (87.125%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.561     0.902    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y56         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.879     1.922    ad4134fw_i/ad4134_data_0/U0/rst_n
    SLICE_X39Y69         LUT1 (Prop_lut1_I0_O)        0.042     1.964 f  ad4134fw_i/ad4134_data_0/U0/odr_int_i_1/O
                         net (fo=15, routed)          0.359     2.323    ad4134fw_i/ad4134_data_0/U0/odr_int_i_1_n_0
    SLICE_X40Y58         FDCE                                         f  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.421ns  (logic 0.183ns (12.875%)  route 1.238ns (87.125%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.561     0.902    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y56         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.879     1.922    ad4134fw_i/ad4134_data_0/U0/rst_n
    SLICE_X39Y69         LUT1 (Prop_lut1_I0_O)        0.042     1.964 f  ad4134fw_i/ad4134_data_0/U0/odr_int_i_1/O
                         net (fo=15, routed)          0.359     2.323    ad4134fw_i/ad4134_data_0/U0/odr_int_i_1_n_0
    SLICE_X40Y58         FDCE                                         f  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.421ns  (logic 0.183ns (12.875%)  route 1.238ns (87.125%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.561     0.902    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y56         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.879     1.922    ad4134fw_i/ad4134_data_0/U0/rst_n
    SLICE_X39Y69         LUT1 (Prop_lut1_I0_O)        0.042     1.964 f  ad4134fw_i/ad4134_data_0/U0/odr_int_i_1/O
                         net (fo=15, routed)          0.359     2.323    ad4134fw_i/ad4134_data_0/U0/odr_int_i_1_n_0
    SLICE_X40Y58         FDCE                                         f  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[3]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_ad4134fw_clk_wiz_0_0
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[26]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LEDS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.532ns  (logic 3.941ns (46.196%)  route 4.591ns (53.804%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         1.680     1.680    ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y41          FDRE                                         r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[26]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.456     2.136 r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[26]_lopt_replica/Q
                         net (fo=1, routed)           4.591     6.727    lopt_5
    G14                  OBUF (Prop_obuf_I_O)         3.485    10.212 r  LEDS_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.212    LEDS[5]
    G14                                                               r  LEDS[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LEDS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.310ns  (logic 3.967ns (47.742%)  route 4.343ns (52.258%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         1.680     1.680    ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y41          FDRE                                         r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.456     2.136 r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]_lopt_replica/Q
                         net (fo=1, routed)           4.343     6.479    lopt_1
    F17                  OBUF (Prop_obuf_I_O)         3.511     9.990 r  LEDS_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.990    LEDS[1]
    F17                                                               r  LEDS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LEDS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.225ns  (logic 4.108ns (49.947%)  route 4.117ns (50.053%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         1.680     1.680    ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y42          FDRE                                         r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.419     2.099 r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]_lopt_replica/Q
                         net (fo=1, routed)           4.117     6.216    lopt
    F16                  OBUF (Prop_obuf_I_O)         3.689     9.905 r  LEDS_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.905    LEDS[0]
    F16                                                               r  LEDS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/ad4134_data_0/U0/slow_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dclk_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.798ns  (logic 4.101ns (52.593%)  route 3.697ns (47.407%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         1.724     1.724    ad4134fw_i/ad4134_data_0/U0/clk
    SLICE_X39Y72         FDCE                                         r  ad4134fw_i/ad4134_data_0/U0/slow_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDCE (Prop_fdce_C_Q)         0.456     2.180 r  ad4134fw_i/ad4134_data_0/U0/slow_clk_reg/Q
                         net (fo=10, routed)          1.815     3.995    ad4134fw_i/ad4134_data_0/U0/slow_clk
    SLICE_X42Y58         LUT2 (Prop_lut2_I1_O)        0.124     4.119 r  ad4134fw_i/ad4134_data_0/U0/dclk_out_INST_0/O
                         net (fo=1, routed)           1.882     6.001    dclk_out_OBUF
    J16                  OBUF (Prop_obuf_I_O)         3.521     9.522 r  dclk_out_OBUF_inst/O
                         net (fo=0)                   0.000     9.522    dclk_out
    J16                                                               r  dclk_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LEDS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.476ns  (logic 4.017ns (53.732%)  route 3.459ns (46.268%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         1.680     1.680    ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y42          FDRE                                         r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.456     2.136 r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]_lopt_replica/Q
                         net (fo=1, routed)           3.459     5.595    lopt_4
    K14                  OBUF (Prop_obuf_I_O)         3.561     9.156 r  LEDS_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.156    LEDS[4]
    K14                                                               r  LEDS[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LEDS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.201ns  (logic 3.969ns (55.116%)  route 3.232ns (44.884%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         1.680     1.680    ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y42          FDRE                                         r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.456     2.136 r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]_lopt_replica/Q
                         net (fo=1, routed)           3.232     5.368    lopt_6
    J15                  OBUF (Prop_obuf_I_O)         3.513     8.881 r  LEDS_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.881    LEDS[6]
    J15                                                               r  LEDS[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LEDS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.146ns  (logic 3.972ns (55.575%)  route 3.175ns (44.425%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         1.671     1.671    ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y50          FDRE                                         r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.456     2.127 r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]_lopt_replica/Q
                         net (fo=1, routed)           3.175     5.302    lopt_3
    H15                  OBUF (Prop_obuf_I_O)         3.516     8.817 r  LEDS_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.817    LEDS[3]
    H15                                                               r  LEDS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LEDS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.081ns  (logic 3.963ns (55.967%)  route 3.118ns (44.033%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         1.680     1.680    ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y42          FDRE                                         r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.456     2.136 r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]_lopt_replica/Q
                         net (fo=1, routed)           3.118     5.254    lopt_2
    G15                  OBUF (Prop_obuf_I_O)         3.507     8.761 r  LEDS_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.761    LEDS[2]
    G15                                                               r  LEDS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/SPI_Control/ad4134_control_0/U0/debug_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.305ns  (logic 4.049ns (64.224%)  route 2.256ns (35.776%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         1.732     1.732    ad4134fw_i/SPI_Control/ad4134_control_0/U0/clk
    SLICE_X38Y67         FDCE                                         r  ad4134fw_i/SPI_Control/ad4134_control_0/U0/debug_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDCE (Prop_fdce_C_Q)         0.518     2.250 r  ad4134fw_i/SPI_Control/ad4134_control_0/U0/debug_reg[3]/Q
                         net (fo=1, routed)           2.256     4.506    debug_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         3.531     8.037 r  debug_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.037    debug[3]
    M14                                                               r  debug[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/SPI_Control/ad4134_control_0/U0/debug_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.175ns  (logic 4.064ns (65.817%)  route 2.111ns (34.183%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         1.732     1.732    ad4134fw_i/SPI_Control/ad4134_control_0/U0/clk
    SLICE_X38Y67         FDCE                                         r  ad4134fw_i/SPI_Control/ad4134_control_0/U0/debug_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDCE (Prop_fdce_C_Q)         0.518     2.250 r  ad4134fw_i/SPI_Control/ad4134_control_0/U0/debug_reg[1]/Q
                         net (fo=1, routed)           2.111     4.361    debug_OBUF[1]
    L16                  OBUF (Prop_obuf_I_O)         3.546     7.907 r  debug_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.907    debug[1]
    L16                                                               r  debug[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hb_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.693ns  (logic 1.400ns (82.714%)  route 0.293ns (17.286%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         0.589     0.589    <hidden>
    SLICE_X43Y59         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.141     0.730 r  <hidden>
                         net (fo=2, routed)           0.293     1.022    hb_led_OBUF[0]
    J14                  OBUF (Prop_obuf_I_O)         1.259     2.282 r  hb_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.282    hb_led[0]
    J14                                                               r  hb_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/SPI_Control/spi_controller_0/U0/mosi_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.726ns  (logic 1.391ns (80.576%)  route 0.335ns (19.424%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         0.584     0.584    ad4134fw_i/SPI_Control/spi_controller_0/U0/clk
    SLICE_X42Y67         FDRE                                         r  ad4134fw_i/SPI_Control/spi_controller_0/U0/mosi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.164     0.748 r  ad4134fw_i/SPI_Control/spi_controller_0/U0/mosi_reg/Q
                         net (fo=2, routed)           0.335     1.083    mosi_OBUF
    G17                  OBUF (Prop_obuf_I_O)         1.227     2.310 r  mosi_OBUF_inst/O
                         net (fo=0)                   0.000     2.310    mosi
    G17                                                               r  mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/SPI_Control/ad4134_clock_generator/U0/spi_clk_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.778ns  (logic 1.375ns (77.362%)  route 0.402ns (22.638%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         0.581     0.581    ad4134fw_i/SPI_Control/ad4134_clock_generator/U0/clk
    SLICE_X43Y70         FDCE                                         r  ad4134fw_i/SPI_Control/ad4134_clock_generator/U0/spi_clk_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDCE (Prop_fdce_C_Q)         0.141     0.722 r  ad4134fw_i/SPI_Control/ad4134_clock_generator/U0/spi_clk_i_reg/Q
                         net (fo=2, routed)           0.402     1.124    spi_clk_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.234     2.359 r  spi_clk_OBUF_inst/O
                         net (fo=0)                   0.000     2.359    spi_clk
    J18                                                               r  spi_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/SPI_Control/spi_controller_0/U0/cs_n_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_cs_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.876ns  (logic 1.411ns (75.223%)  route 0.465ns (24.777%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         0.583     0.583    ad4134fw_i/SPI_Control/spi_controller_0/U0/clk
    SLICE_X42Y68         FDPE                                         r  ad4134fw_i/SPI_Control/spi_controller_0/U0/cs_n_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDPE (Prop_fdpe_C_Q)         0.164     0.747 r  ad4134fw_i/SPI_Control/spi_controller_0/U0/cs_n_i_reg/Q
                         net (fo=2, routed)           0.465     1.212    spi_cs_n_OBUF
    K17                  OBUF (Prop_obuf_I_O)         1.247     2.459 r  spi_cs_n_OBUF_inst/O
                         net (fo=0)                   0.000     2.459    spi_cs_n
    K17                                                               r  spi_cs_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/SPI_Control/ad4134_control_0/U0/debug_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.894ns  (logic 1.388ns (73.289%)  route 0.506ns (26.711%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         0.581     0.581    ad4134fw_i/SPI_Control/ad4134_control_0/U0/clk
    SLICE_X39Y68         FDCE                                         r  ad4134fw_i/SPI_Control/ad4134_control_0/U0/debug_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDCE (Prop_fdce_C_Q)         0.141     0.722 r  ad4134fw_i/SPI_Control/ad4134_control_0/U0/debug_reg[0]/Q
                         net (fo=1, routed)           0.506     1.228    debug_OBUF[0]
    L14                  OBUF (Prop_obuf_I_O)         1.247     2.475 r  debug_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.475    debug[0]
    L14                                                               r  debug[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/SPI_Control/ad4134_control_0/U0/debug_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.900ns  (logic 1.378ns (72.518%)  route 0.522ns (27.482%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         0.582     0.582    ad4134fw_i/SPI_Control/ad4134_control_0/U0/clk
    SLICE_X38Y67         FDCE                                         r  ad4134fw_i/SPI_Control/ad4134_control_0/U0/debug_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDCE (Prop_fdce_C_Q)         0.164     0.746 r  ad4134fw_i/SPI_Control/ad4134_control_0/U0/debug_reg[2]/Q
                         net (fo=1, routed)           0.522     1.268    debug_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.214     2.482 r  debug_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.482    debug[2]
    K16                                                               r  debug[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/SPI_Control/ad4134_control_0/U0/debug_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.949ns  (logic 1.411ns (72.403%)  route 0.538ns (27.597%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         0.582     0.582    ad4134fw_i/SPI_Control/ad4134_control_0/U0/clk
    SLICE_X38Y67         FDCE                                         r  ad4134fw_i/SPI_Control/ad4134_control_0/U0/debug_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDCE (Prop_fdce_C_Q)         0.164     0.746 r  ad4134fw_i/SPI_Control/ad4134_control_0/U0/debug_reg[1]/Q
                         net (fo=1, routed)           0.538     1.283    debug_OBUF[1]
    L16                  OBUF (Prop_obuf_I_O)         1.247     2.530 r  debug_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.530    debug[1]
    L16                                                               r  debug[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/SPI_Control/ad4134_control_0/U0/debug_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.974ns  (logic 1.396ns (70.733%)  route 0.578ns (29.267%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         0.582     0.582    ad4134fw_i/SPI_Control/ad4134_control_0/U0/clk
    SLICE_X38Y67         FDCE                                         r  ad4134fw_i/SPI_Control/ad4134_control_0/U0/debug_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDCE (Prop_fdce_C_Q)         0.164     0.746 r  ad4134fw_i/SPI_Control/ad4134_control_0/U0/debug_reg[3]/Q
                         net (fo=1, routed)           0.578     1.323    debug_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         1.232     2.555 r  debug_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.555    debug[3]
    M14                                                               r  debug[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LEDS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.384ns  (logic 1.349ns (56.587%)  route 1.035ns (43.413%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         0.565     0.565    ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y42          FDRE                                         r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]_lopt_replica/Q
                         net (fo=1, routed)           1.035     1.741    lopt_2
    G15                  OBUF (Prop_obuf_I_O)         1.208     2.949 r  LEDS_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.949    LEDS[2]
    G15                                                               r  LEDS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LEDS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.424ns  (logic 1.358ns (56.000%)  route 1.067ns (44.000%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=783, routed)         0.565     0.565    ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y50          FDRE                                         r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]_lopt_replica/Q
                         net (fo=1, routed)           1.067     1.772    lopt_3
    H15                  OBUF (Prop_obuf_I_O)         1.217     2.989 r  LEDS_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.989    LEDS[3]
    H15                                                               r  LEDS[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_ad4134fw_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_ad4134fw_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_ad4134fw_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 f  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677    11.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538     8.139 f  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760     9.899    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkfbout_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    10.000 f  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.677    11.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkfbout_buf_ad4134fw_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_ad4134fw_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkfbout_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkfbout_buf_ad4134fw_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





