// Seed: 1189298381
module module_0;
  wire id_1;
endmodule
module module_1 (
    output logic   id_0,
    input  logic   id_1,
    output supply1 id_2
);
  always @(posedge id_1) id_0 <= id_1;
  module_0();
endmodule
module module_0 (
    output tri0 id_0,
    input tri1 module_2,
    input tri0 id_2,
    output tri id_3,
    input tri id_4,
    output uwire id_5,
    input uwire id_6,
    input wire id_7,
    input tri0 id_8,
    input supply1 id_9,
    output supply0 id_10,
    input supply1 id_11,
    output tri0 id_12
);
  assign id_3 = 1'd0;
  module_0();
endmodule
