byte[3] in_RT = {0, 0, 0};
byte RT_count = 0;
state {idle(0), rel(1), res(2), error_st(3)} Bandwidth.state = 0;
byte Bandwidth.i = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7), wait_ok(8)} Node_0.state = 0;
byte Node_0.rt = 0;
byte Node_0.granted = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7), wait_ok(8)} Node_1.state = 0;
byte Node_1.rt = 0;
byte Node_1.granted = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7), wait_ok(8)} Node_2.state = 0;
byte Node_2.rt = 0;
byte Node_2.granted = 0;
state {start(0), RT_phase(1), RT_wait(2), NRT_phase(3), NRT_wait(4), cycle_end(5)} Token.state = 0;
byte Token.i = 0;
byte Token.NRT_count = 5;
byte Token.next = 0;
state {q1(0), q2(1), q3(2)} LTL_property.state = 1;
transient bool t_0 = false;
transient byte t_1 = 0;
transient bool t_2 = false;
transient bool t_3 = false;
transient bool t_4 = false;
transient bool t_5 = false;
transient bool t_6 = false;
transient bool t_7 = false;
transient bool t_8 = false;
transient bool t_9 = false;
transient bool t_10 = false;
transient bool t_11 = false;
transient bool t_12 = false;
transient bool t_13 = false;
transient bool t_14 = false;
transient bool t_15 = false;
transient bool t_16 = false;
transient bool t_17 = false;
transient bool t_18 = false;
transient bool t_19 = false;
transient bool t_20 = false;
transient bool t_21 = false;
transient bool t_22 = false;
transient bool t_23 = false;
transient bool t_24 = false;
transient bool t_25 = false;
transient bool t_26 = false;
transient bool t_27 = false;
transient bool t_28 = false;
transient bool t_29 = false;
transient bool t_30 = false;
transient bool t_31 = false;
transient bool t_32 = false;
transient bool t_33 = false;
transient bool t_34 = false;
transient bool t_35 = false;
transient bool t_36 = false;
transient bool t_37 = false;
transient bool t_38 = false;
transient bool t_39 = false;
transient bool t_40 = false;
transient bool t_41 = false;
transient bool t_42 = false;
transient byte t_43 = 0;
transient bool t_44 = false;
transient bool t_45 = false;
transient bool t_46 = false;
transient int t_47 = 0;
transient bool t_48 = false;
transient bool t_49 = false;
transient bool t_50 = false;
transient bool t_51 = false;
transient bool t_52 = false;
transient bool t_53 = false;
transient bool t_54 = false;
transient int t_55 = 0;
transient bool t_56 = false;
transient bool t_57 = false;
transient bool t_58 = false;
transient bool t_59 = false;
transient bool t_60 = false;
transient bool t_61 = false;
transient bool t_62 = false;
transient bool t_63 = false;
transient bool t_64 = false;
transient bool t_65 = false;
transient bool t_66 = false;
transient bool t_67 = false;
transient bool t_68 = false;
transient bool t_69 = false;
transient bool t_70 = false;
transient bool t_71 = false;
transient bool t_72 = false;
transient bool t_73 = false;
transient bool t_74 = false;
transient bool t_75 = false;
transient bool t_76 = false;
transient bool t_77 = false;
transient bool t_78 = false;
transient bool t_79 = false;
transient bool t_80 = false;
transient bool t_81 = false;
transient bool t_82 = false;
transient bool t_83 = false;
transient bool t_84 = false;
transient bool t_85 = false;
transient bool t_86 = false;
transient bool t_87 = false;
transient bool t_88 = false;
transient bool t_89 = false;
transient bool t_90 = false;
transient bool t_91 = false;
transient bool t_92 = false;
transient byte t_93 = 0;
transient bool t_94 = false;
transient bool t_95 = false;
transient bool t_96 = false;
transient bool t_97 = false;
transient bool t_98 = false;
transient bool t_99 = false;
transient bool t_100 = false;
transient bool t_101 = false;
transient bool t_102 = false;
transient bool t_103 = false;
transient bool t_104 = false;
transient bool t_105 = false;
transient bool t_106 = false;
transient bool t_107 = false;
transient byte t_108 = 0;
transient bool t_109 = false;
transient bool t_110 = false;
transient bool t_111 = false;
transient bool t_112 = false;
transient bool t_113 = false;
transient bool t_114 = false;
transient bool t_115 = false;
transient bool t_116 = false;
transient bool t_117 = false;
transient bool t_118 = false;
transient bool t_119 = false;
transient bool t_120 = false;
transient bool t_121 = false;
transient byte t_122 = 0;
transient bool t_123 = false;
transient bool t_124 = false;
transient bool t_125 = false;
transient bool t_126 = false;
transient int t_127 = 0;
transient bool t_128 = false;
transient byte t_129 = 0;
transient bool t_130 = false;
transient bool t_131 = false;
transient bool t_132 = false;
transient bool t_133 = false;
transient int t_134 = 0;
transient bool t_135 = false;
transient byte t_136 = 0;
transient bool t_137 = false;
transient bool t_138 = false;
transient bool t_139 = false;
transient bool t_140 = false;
transient int t_141 = 0;
transient bool t_142 = false;
transient bool t_143 = false;
transient bool t_144 = false;
transient int t_145 = 0;
transient bool t_146 = false;
transient bool t_147 = false;
transient bool t_148 = false;
transient int t_149 = 0;
transient int t_150 = 0;
transient int t_151 = 0;
transient bool t_152 = false;
transient bool t_153 = false;
transient bool t_154 = false;
transient int t_155 = 0;
transient bool t_156 = false;
transient bool t_157 = false;
transient bool t_158 = false;
transient int t_159 = 0;
transient int t_160 = 0;
transient int t_161 = 0;
transient bool t_162 = false;
transient bool t_163 = false;
transient bool t_164 = false;
transient int t_165 = 0;
transient bool t_166 = false;
transient bool t_167 = false;
transient bool t_168 = false;
transient int t_169 = 0;
transient int t_170 = 0;
transient int t_171 = 0;
transient bool t_172 = false;
transient bool t_173 = false;
transient bool t_174 = false;
transient bool t_175 = false;
transient bool t_176 = false;
transient bool t_177 = false;
transient bool t_178 = false;
transient bool t_179 = false;
transient bool t_180 = false;
transient bool t_181 = false;
transient bool t_182 = false;
transient byte t_183 = 0;
transient bool t_184 = false;
transient bool t_185 = false;
transient bool t_186 = false;
transient bool t_187 = false;
transient bool t_188 = false;
transient bool t_189 = false;
transient bool t_190 = false;
transient bool t_191 = false;
transient bool t_192 = false;
transient bool t_193 = false;
transient bool t_194 = false;
transient bool t_195 = false;
transient bool t_196 = false;
transient bool t_197 = false;
transient bool t_198 = false;
transient bool t_199 = false;
transient bool t_200 = false;
transient bool t_201 = false;
transient bool t_202 = false;
transient bool t_203 = false;
transient bool t_204 = false;
transient bool t_205 = false;
transient bool t_206 = false;
transient bool t_207 = false;
transient bool t_208 = false;
transient bool t_209 = false;
transient bool t_210 = false;
transient bool t_211 = false;
transient bool t_212 = false;
transient bool t_213 = false;
transient bool t_214 = false;
transient bool t_215 = false;
transient int t_216 = 0;
transient bool t_217 = false;
transient bool t_218 = false;
transient bool t_219 = false;
transient bool t_220 = false;
transient bool t_221 = false;
transient int t_222 = 0;
transient bool t_223 = false;
transient bool t_224 = false;
transient bool t_225 = false;
transient bool t_226 = false;
transient bool t_227 = false;
transient int t_228 = 0;
	process Bandwidth 
		guardBlock
			t_0 = Bandwidth.state == 1,
			t_1 = in_RT[Bandwidth.i],
			t_2 = t_1 == 0,
			t_3 = t_0 and t_2;

		guardCondition t_3;
		effect
			Bandwidth.state = 3;

	process Node_0 
		guardBlock
			t_4 = Node_0.state == 1,
			t_5 = Node_0.rt == 1,
			t_6 = t_4 and t_5;

		guardCondition t_6;
		effect
			Node_0.state = 2;

	process Node_0 
		guardBlock
			t_7 = Node_0.state == 1,
			t_8 = Node_0.rt == 0,
			t_9 = t_7 and t_8;

		guardCondition t_9;
		effect
			Node_0.state = 3;

	process Node_0 
		guardBlock
			t_10 = Node_0.state == 2,
			t_11 = Node_0.granted == 0,
			t_12 = t_10 and t_11;

		guardCondition t_12;
		effect
			Node_0.state = 7;

	process Node_0 
		guardBlock
			t_13 = Node_0.state == 2;

		guardCondition t_13;
		effect
			Node_0.state = 6;

	process Node_0 
		guardBlock
			t_14 = Node_0.state == 3;

		guardCondition t_14;
		effect
			Node_0.state = 6;

	process Node_0 
		guardBlock
			t_15 = Node_0.state == 5;

		guardCondition t_15;
		effect
			Node_0.state = 6,
			Node_0.granted = 1;

	process Node_1 
		guardBlock
			t_16 = Node_1.state == 1,
			t_17 = Node_1.rt == 1,
			t_18 = t_16 and t_17;

		guardCondition t_18;
		effect
			Node_1.state = 2;

	process Node_1 
		guardBlock
			t_19 = Node_1.state == 1,
			t_20 = Node_1.rt == 0,
			t_21 = t_19 and t_20;

		guardCondition t_21;
		effect
			Node_1.state = 3;

	process Node_1 
		guardBlock
			t_22 = Node_1.state == 2,
			t_23 = Node_1.granted == 0,
			t_24 = t_22 and t_23;

		guardCondition t_24;
		effect
			Node_1.state = 7;

	process Node_1 
		guardBlock
			t_25 = Node_1.state == 2;

		guardCondition t_25;
		effect
			Node_1.state = 6;

	process Node_1 
		guardBlock
			t_26 = Node_1.state == 3;

		guardCondition t_26;
		effect
			Node_1.state = 6;

	process Node_1 
		guardBlock
			t_27 = Node_1.state == 5;

		guardCondition t_27;
		effect
			Node_1.state = 6,
			Node_1.granted = 1;

	process Node_2 
		guardBlock
			t_28 = Node_2.state == 1,
			t_29 = Node_2.rt == 1,
			t_30 = t_28 and t_29;

		guardCondition t_30;
		effect
			Node_2.state = 2;

	process Node_2 
		guardBlock
			t_31 = Node_2.state == 1,
			t_32 = Node_2.rt == 0,
			t_33 = t_31 and t_32;

		guardCondition t_33;
		effect
			Node_2.state = 3;

	process Node_2 
		guardBlock
			t_34 = Node_2.state == 2,
			t_35 = Node_2.granted == 0,
			t_36 = t_34 and t_35;

		guardCondition t_36;
		effect
			Node_2.state = 7;

	process Node_2 
		guardBlock
			t_37 = Node_2.state == 2;

		guardCondition t_37;
		effect
			Node_2.state = 6;

	process Node_2 
		guardBlock
			t_38 = Node_2.state == 3;

		guardCondition t_38;
		effect
			Node_2.state = 6;

	process Node_2 
		guardBlock
			t_39 = Node_2.state == 5;

		guardCondition t_39;
		effect
			Node_2.state = 6,
			Node_2.granted = 1;

	process Token 
		guardBlock
			t_40 = Token.state == 0;

		guardCondition t_40;
		effect
			Token.state = 1,
			Token.i = 0;

	process Token 
		guardBlock
			t_41 = Token.state == 1,
			t_42 = Token.i < 3,
			t_43 = in_RT[Token.i],
			t_44 = t_43 == 0,
			t_45 = t_42 and t_44,
			t_46 = t_41 and t_45;

		guardCondition t_46;
		effect
			Token.state = 1,
			t_47 = Token.i + 1,
			Token.i = t_47;

	process Token 
		guardBlock
			t_48 = Token.state == 1,
			t_49 = Token.i == 3,
			t_50 = t_48 and t_49;

		guardCondition t_50;
		effect
			Token.state = 3;

	process Token 
		guardBlock
			t_51 = Token.state == 3,
			t_52 = Token.NRT_count == 0,
			t_53 = t_51 and t_52;

		guardCondition t_53;
		effect
			Token.state = 5;

	process Token 
		guardBlock
			t_54 = Token.state == 5;

		guardCondition t_54;
		effect
			Token.state = 0,
			t_55 = 5 - RT_count,
			Token.NRT_count = t_55;

	process LTL_property 
		guardBlock
			t_56 = LTL_property.state == 0;

		guardCondition t_56;
		effect
			LTL_property.state = 0;

	process LTL_property 
		guardBlock
			t_57 = LTL_property.state == 1;

		guardCondition t_57;
		effect
			LTL_property.state = 1;

	process LTL_property 
		guardBlock
			t_58 = LTL_property.state == 1,
			t_59 = Node_0.state == 5,
			t_60 = Node_0.state == 2,
			t_61 = not t_60,
			t_62 = t_59 and t_61,
			t_63 = t_58 and t_62;

		guardCondition t_63;
		effect
			LTL_property.state = 2;

	process LTL_property 
		guardBlock
			t_64 = LTL_property.state == 1,
			t_65 = Node_0.state == 5,
			t_66 = Token.state == 5,
			t_67 = t_65 and t_66,
			t_68 = t_64 and t_67;

		guardCondition t_68;
		effect
			LTL_property.state = 0;

	process LTL_property 
		guardBlock
			t_69 = LTL_property.state == 2,
			t_70 = Node_0.state == 2,
			t_71 = not t_70,
			t_72 = t_69 and t_71;

		guardCondition t_72;
		effect
			LTL_property.state = 2;

	process LTL_property 
		guardBlock
			t_73 = LTL_property.state == 2,
			t_74 = Token.state == 5,
			t_75 = t_73 and t_74;

		guardCondition t_75;
		effect
			LTL_property.state = 0;

	process Bandwidth_Node_0 
		guardBlock
			t_76 = Bandwidth.state == 2,
			t_77 = RT_count >= 2,
			t_78 = t_76 and t_77,
			t_79 = Node_0.state == 4,
			t_80 = t_78 and t_79;

		guardCondition t_80;
		effect
			Bandwidth.state = 0,
			Node_0.state = 6;

	process Bandwidth_Node_1 
		guardBlock
			t_81 = Bandwidth.state == 2,
			t_82 = RT_count >= 2,
			t_83 = t_81 and t_82,
			t_84 = Node_1.state == 4,
			t_85 = t_83 and t_84;

		guardCondition t_85;
		effect
			Bandwidth.state = 0,
			Node_1.state = 6;

	process Bandwidth_Node_2 
		guardBlock
			t_86 = Bandwidth.state == 2,
			t_87 = RT_count >= 2,
			t_88 = t_86 and t_87,
			t_89 = Node_2.state == 4,
			t_90 = t_88 and t_89;

		guardCondition t_90;
		effect
			Bandwidth.state = 0,
			Node_2.state = 6;

	process Token_Node_2 
		guardBlock
			t_91 = Token.state == 1,
			t_92 = Token.i == 2,
			t_93 = in_RT[Token.i],
			t_94 = t_93 == 1,
			t_95 = t_92 and t_94,
			t_96 = t_91 and t_95,
			t_97 = Node_2.state == 0,
			t_98 = t_96 and t_97;

		guardCondition t_98;
		effect
			Token.state = 2,
			Node_2.rt = 1,
			Node_2.state = 1;

	process Token_Node_2 
		guardBlock
			t_99 = Token.state == 3,
			t_100 = Token.NRT_count > 0,
			t_101 = Token.next == 2,
			t_102 = t_100 and t_101,
			t_103 = t_99 and t_102,
			t_104 = Node_2.state == 0,
			t_105 = t_103 and t_104;

		guardCondition t_105;
		effect
			Token.state = 4,
			Node_2.rt = 0,
			Node_2.state = 1;

	process Token_Node_0 
		guardBlock
			t_106 = Token.state == 1,
			t_107 = Token.i == 0,
			t_108 = in_RT[Token.i],
			t_109 = t_108 == 1,
			t_110 = t_107 and t_109,
			t_111 = t_106 and t_110,
			t_112 = Node_0.state == 0,
			t_113 = t_111 and t_112;

		guardCondition t_113;
		effect
			Token.state = 2,
			Node_0.rt = 1,
			Node_0.state = 1;

	process Token_Node_0 
		guardBlock
			t_114 = Token.state == 3,
			t_115 = Token.NRT_count > 0,
			t_116 = Token.next == 0,
			t_117 = t_115 and t_116,
			t_118 = t_114 and t_117,
			t_119 = Node_0.state == 0,
			t_120 = t_118 and t_119;

		guardCondition t_120;
		effect
			Token.state = 4,
			Node_0.rt = 0,
			Node_0.state = 1;

	process Bandwidth_Node_0 
		guardBlock
			t_121 = Bandwidth.state == 1,
			t_122 = in_RT[Bandwidth.i],
			t_123 = t_122 == 1,
			t_124 = t_121 and t_123,
			t_125 = Node_0.state == 8,
			t_126 = t_124 and t_125;

		guardCondition t_126;
		effect
			Bandwidth.state = 0,
			in_RT[Bandwidth.i] = 0,
			t_127 = RT_count - 1,
			RT_count = t_127,
			Node_0.state = 6;

	process Bandwidth_Node_1 
		guardBlock
			t_128 = Bandwidth.state == 1,
			t_129 = in_RT[Bandwidth.i],
			t_130 = t_129 == 1,
			t_131 = t_128 and t_130,
			t_132 = Node_1.state == 8,
			t_133 = t_131 and t_132;

		guardCondition t_133;
		effect
			Bandwidth.state = 0,
			in_RT[Bandwidth.i] = 0,
			t_134 = RT_count - 1,
			RT_count = t_134,
			Node_1.state = 6;

	process Bandwidth_Node_2 
		guardBlock
			t_135 = Bandwidth.state == 1,
			t_136 = in_RT[Bandwidth.i],
			t_137 = t_136 == 1,
			t_138 = t_135 and t_137,
			t_139 = Node_2.state == 8,
			t_140 = t_138 and t_139;

		guardCondition t_140;
		effect
			Bandwidth.state = 0,
			in_RT[Bandwidth.i] = 0,
			t_141 = RT_count - 1,
			RT_count = t_141,
			Node_2.state = 6;

	process Node_0_Token 
		guardBlock
			t_142 = Node_0.state == 6,
			t_143 = Token.state == 2,
			t_144 = t_142 and t_143;

		guardCondition t_144;
		effect
			Node_0.state = 0,
			Token.state = 1,
			t_145 = Token.i + 1,
			Token.i = t_145;

	process Node_0_Token 
		guardBlock
			t_146 = Node_0.state == 6,
			t_147 = Token.state == 4,
			t_148 = t_146 and t_147;

		guardCondition t_148;
		effect
			Node_0.state = 0,
			Token.state = 3,
			t_149 = Token.next + 1,
			t_150 = t_149 % 3,
			Token.next = t_150,
			t_151 = Token.NRT_count - 1,
			Token.NRT_count = t_151;

	process Node_1_Token 
		guardBlock
			t_152 = Node_1.state == 6,
			t_153 = Token.state == 2,
			t_154 = t_152 and t_153;

		guardCondition t_154;
		effect
			Node_1.state = 0,
			Token.state = 1,
			t_155 = Token.i + 1,
			Token.i = t_155;

	process Node_1_Token 
		guardBlock
			t_156 = Node_1.state == 6,
			t_157 = Token.state == 4,
			t_158 = t_156 and t_157;

		guardCondition t_158;
		effect
			Node_1.state = 0,
			Token.state = 3,
			t_159 = Token.next + 1,
			t_160 = t_159 % 3,
			Token.next = t_160,
			t_161 = Token.NRT_count - 1,
			Token.NRT_count = t_161;

	process Node_2_Token 
		guardBlock
			t_162 = Node_2.state == 6,
			t_163 = Token.state == 2,
			t_164 = t_162 and t_163;

		guardCondition t_164;
		effect
			Node_2.state = 0,
			Token.state = 1,
			t_165 = Token.i + 1,
			Token.i = t_165;

	process Node_2_Token 
		guardBlock
			t_166 = Node_2.state == 6,
			t_167 = Token.state == 4,
			t_168 = t_166 and t_167;

		guardCondition t_168;
		effect
			Node_2.state = 0,
			Token.state = 3,
			t_169 = Token.next + 1,
			t_170 = t_169 % 3,
			Token.next = t_170,
			t_171 = Token.NRT_count - 1,
			Token.NRT_count = t_171;

	process Node_0_Bandwidth 
		guardBlock
			t_172 = Node_0.state == 2,
			t_173 = Bandwidth.state == 0,
			t_174 = t_172 and t_173;

		guardCondition t_174;
		effect
			Node_0.state = 8,
			Node_0.granted = 0,
			Bandwidth.i = 0,
			Bandwidth.state = 1;

	process Node_1_Bandwidth 
		guardBlock
			t_175 = Node_1.state == 2,
			t_176 = Bandwidth.state == 0,
			t_177 = t_175 and t_176;

		guardCondition t_177;
		effect
			Node_1.state = 8,
			Node_1.granted = 0,
			Bandwidth.i = 1,
			Bandwidth.state = 1;

	process Node_2_Bandwidth 
		guardBlock
			t_178 = Node_2.state == 2,
			t_179 = Bandwidth.state == 0,
			t_180 = t_178 and t_179;

		guardCondition t_180;
		effect
			Node_2.state = 8,
			Node_2.granted = 0,
			Bandwidth.i = 2,
			Bandwidth.state = 1;

	process Token_Node_1 
		guardBlock
			t_181 = Token.state == 1,
			t_182 = Token.i == 1,
			t_183 = in_RT[Token.i],
			t_184 = t_183 == 1,
			t_185 = t_182 and t_184,
			t_186 = t_181 and t_185,
			t_187 = Node_1.state == 0,
			t_188 = t_186 and t_187;

		guardCondition t_188;
		effect
			Token.state = 2,
			Node_1.rt = 1,
			Node_1.state = 1;

	process Token_Node_1 
		guardBlock
			t_189 = Token.state == 3,
			t_190 = Token.NRT_count > 0,
			t_191 = Token.next == 1,
			t_192 = t_190 and t_191,
			t_193 = t_189 and t_192,
			t_194 = Node_1.state == 0,
			t_195 = t_193 and t_194;

		guardCondition t_195;
		effect
			Token.state = 4,
			Node_1.rt = 0,
			Node_1.state = 1;

	process Node_0_Bandwidth 
		guardBlock
			t_196 = Node_0.state == 3,
			t_197 = Node_0.granted == 0,
			t_198 = t_196 and t_197,
			t_199 = Bandwidth.state == 0,
			t_200 = t_198 and t_199;

		guardCondition t_200;
		effect
			Node_0.state = 4,
			Bandwidth.i = 0,
			Bandwidth.state = 2;

	process Node_1_Bandwidth 
		guardBlock
			t_201 = Node_1.state == 3,
			t_202 = Node_1.granted == 0,
			t_203 = t_201 and t_202,
			t_204 = Bandwidth.state == 0,
			t_205 = t_203 and t_204;

		guardCondition t_205;
		effect
			Node_1.state = 4,
			Bandwidth.i = 1,
			Bandwidth.state = 2;

	process Node_2_Bandwidth 
		guardBlock
			t_206 = Node_2.state == 3,
			t_207 = Node_2.granted == 0,
			t_208 = t_206 and t_207,
			t_209 = Bandwidth.state == 0,
			t_210 = t_208 and t_209;

		guardCondition t_210;
		effect
			Node_2.state = 4,
			Bandwidth.i = 2,
			Bandwidth.state = 2;

	process Bandwidth_Node_0 
		guardBlock
			t_211 = Bandwidth.state == 2,
			t_212 = RT_count < 2,
			t_213 = t_211 and t_212,
			t_214 = Node_0.state == 4,
			t_215 = t_213 and t_214;

		guardCondition t_215;
		effect
			Bandwidth.state = 0,
			t_216 = RT_count + 1,
			RT_count = t_216,
			in_RT[Bandwidth.i] = 1,
			Node_0.state = 5;

	process Bandwidth_Node_1 
		guardBlock
			t_217 = Bandwidth.state == 2,
			t_218 = RT_count < 2,
			t_219 = t_217 and t_218,
			t_220 = Node_1.state == 4,
			t_221 = t_219 and t_220;

		guardCondition t_221;
		effect
			Bandwidth.state = 0,
			t_222 = RT_count + 1,
			RT_count = t_222,
			in_RT[Bandwidth.i] = 1,
			Node_1.state = 5;

	process Bandwidth_Node_2 
		guardBlock
			t_223 = Bandwidth.state == 2,
			t_224 = RT_count < 2,
			t_225 = t_223 and t_224,
			t_226 = Node_2.state == 4,
			t_227 = t_225 and t_226;

		guardCondition t_227;
		effect
			Bandwidth.state = 0,
			t_228 = RT_count + 1,
			RT_count = t_228,
			in_RT[Bandwidth.i] = 1,
			Node_2.state = 5;

accepting conditions
	LTL_property.state == 0

system async property LTL_property;
