Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Mar 29 14:53:17 2024
| Host         : DESKTOP-4SNUS8S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  102         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (102)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (172)
5. checking no_input_delay (6)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (102)
--------------------------
 There are 102 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (172)
--------------------------------------------------
 There are 172 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  185          inf        0.000                      0                  185           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           185 Endpoints
Min Delay           185 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 master_reset
                            (input port)
  Destination:            p12/FSM_sequential_stare_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.093ns  (logic 1.825ns (25.727%)  route 5.268ns (74.273%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  master_reset (IN)
                         net (fo=0)                   0.000     0.000    master_reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  master_reset_IBUF_inst/O
                         net (fo=13, routed)          3.658     5.111    p12/master_reset_IBUF
    SLICE_X60Y19         LUT6 (Prop_lut6_I2_O)        0.124     5.235 r  p12/FSM_sequential_stare[3]_i_5/O
                         net (fo=1, routed)           0.768     6.003    p12/FSM_sequential_stare[3]_i_5_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.127 r  p12/FSM_sequential_stare[3]_i_3/O
                         net (fo=4, routed)           0.842     6.969    p12/FSM_sequential_stare[3]_i_3_n_0
    SLICE_X62Y19         LUT3 (Prop_lut3_I1_O)        0.124     7.093 r  p12/FSM_sequential_stare[1]_i_1/O
                         net (fo=1, routed)           0.000     7.093    p12/FSM_sequential_stare[1]_i_1_n_0
    SLICE_X62Y19         FDRE                                         r  p12/FSM_sequential_stare_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p1/aux_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anod[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.057ns  (logic 4.141ns (58.684%)  route 2.916ns (41.316%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE                         0.000     0.000 r  p1/aux_reg[14]/C
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  p1/aux_reg[14]/Q
                         net (fo=14, routed)          1.032     1.550    p1/output_aux[1]
    SLICE_X63Y22         LUT2 (Prop_lut2_I1_O)        0.124     1.674 r  p1/anod_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.883     3.558    anod_OBUF[2]
    U4                   OBUF (Prop_obuf_I_O)         3.499     7.057 r  anod_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.057    anod[2]
    U4                                                                r  anod[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p1/aux_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anod[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.015ns  (logic 4.165ns (59.376%)  route 2.850ns (40.624%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE                         0.000     0.000 r  p1/aux_reg[13]/C
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  p1/aux_reg[13]/Q
                         net (fo=21, routed)          0.948     1.466    p1/output_aux[0]
    SLICE_X62Y22         LUT2 (Prop_lut2_I1_O)        0.124     1.590 r  p1/anod_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.901     3.492    anod_OBUF[1]
    V4                   OBUF (Prop_obuf_I_O)         3.523     7.015 r  anod_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.015    anod[1]
    V4                                                                r  anod[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master_reset
                            (input port)
  Destination:            p12/FSM_sequential_stare_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.998ns  (logic 1.825ns (26.078%)  route 5.173ns (73.922%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  master_reset (IN)
                         net (fo=0)                   0.000     0.000    master_reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  master_reset_IBUF_inst/O
                         net (fo=13, routed)          3.658     5.111    p12/master_reset_IBUF
    SLICE_X60Y19         LUT6 (Prop_lut6_I2_O)        0.124     5.235 r  p12/FSM_sequential_stare[3]_i_5/O
                         net (fo=1, routed)           0.768     6.003    p12/FSM_sequential_stare[3]_i_5_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.127 r  p12/FSM_sequential_stare[3]_i_3/O
                         net (fo=4, routed)           0.747     6.874    p12/FSM_sequential_stare[3]_i_3_n_0
    SLICE_X60Y20         LUT5 (Prop_lut5_I3_O)        0.124     6.998 r  p12/FSM_sequential_stare[2]_i_1/O
                         net (fo=1, routed)           0.000     6.998    p12/FSM_sequential_stare[2]_i_1_n_0
    SLICE_X60Y20         FDRE                                         r  p12/FSM_sequential_stare_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p1/aux_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anod[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.987ns  (logic 4.382ns (62.720%)  route 2.605ns (37.280%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE                         0.000     0.000 r  p1/aux_reg[14]/C
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  p1/aux_reg[14]/Q
                         net (fo=14, routed)          0.860     1.378    p1/output_aux[1]
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.152     1.530 r  p1/anod_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.745     3.275    anod_OBUF[0]
    W4                   OBUF (Prop_obuf_I_O)         3.712     6.987 r  anod_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.987    anod[0]
    W4                                                                r  anod[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master_reset
                            (input port)
  Destination:            p12/FSM_sequential_stare_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.938ns  (logic 1.825ns (26.304%)  route 5.113ns (73.696%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  master_reset (IN)
                         net (fo=0)                   0.000     0.000    master_reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  master_reset_IBUF_inst/O
                         net (fo=13, routed)          3.658     5.111    p12/master_reset_IBUF
    SLICE_X60Y19         LUT6 (Prop_lut6_I2_O)        0.124     5.235 r  p12/FSM_sequential_stare[3]_i_5/O
                         net (fo=1, routed)           0.768     6.003    p12/FSM_sequential_stare[3]_i_5_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.127 r  p12/FSM_sequential_stare[3]_i_3/O
                         net (fo=4, routed)           0.687     6.814    p12/FSM_sequential_stare[3]_i_3_n_0
    SLICE_X60Y20         LUT4 (Prop_lut4_I2_O)        0.124     6.938 r  p12/FSM_sequential_stare[0]_i_1/O
                         net (fo=1, routed)           0.000     6.938    p12/FSM_sequential_stare[0]_i_1_n_0
    SLICE_X60Y20         FDRE                                         r  p12/FSM_sequential_stare_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p1/aux_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anod[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.893ns  (logic 4.145ns (60.131%)  route 2.748ns (39.869%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE                         0.000     0.000 r  p1/aux_reg[14]/C
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  p1/aux_reg[14]/Q
                         net (fo=14, routed)          0.781     1.299    p1/output_aux[1]
    SLICE_X63Y22         LUT2 (Prop_lut2_I0_O)        0.124     1.423 r  p1/anod_OBUF[3]_inst_i_1/O
                         net (fo=5, routed)           1.967     3.390    anod_OBUF[3]
    U2                   OBUF (Prop_obuf_I_O)         3.503     6.893 r  anod_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.893    anod[3]
    U2                                                                r  anod[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p12/liber_ocupat_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            liber_ocupat_led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.874ns  (logic 4.048ns (58.886%)  route 2.826ns (41.114%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE                         0.000     0.000 r  p12/liber_ocupat_reg_lopt_replica/C
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  p12/liber_ocupat_reg_lopt_replica/Q
                         net (fo=1, routed)           2.826     3.344    lopt_1
    E19                  OBUF (Prop_obuf_I_O)         3.530     6.874 r  liber_ocupat_led_OBUF_inst/O
                         net (fo=0)                   0.000     6.874    liber_ocupat_led
    E19                                                               r  liber_ocupat_led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master_reset
                            (input port)
  Destination:            p12/FSM_sequential_stare_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.859ns  (logic 1.825ns (26.604%)  route 5.034ns (73.396%))
  Logic Levels:           4  (IBUF=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  master_reset (IN)
                         net (fo=0)                   0.000     0.000    master_reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  master_reset_IBUF_inst/O
                         net (fo=13, routed)          3.658     5.111    p12/master_reset_IBUF
    SLICE_X60Y19         LUT6 (Prop_lut6_I2_O)        0.124     5.235 r  p12/FSM_sequential_stare[3]_i_5/O
                         net (fo=1, routed)           0.768     6.003    p12/FSM_sequential_stare[3]_i_5_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.127 r  p12/FSM_sequential_stare[3]_i_3/O
                         net (fo=4, routed)           0.609     6.735    p12/FSM_sequential_stare[3]_i_3_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I4_O)        0.124     6.859 r  p12/FSM_sequential_stare[3]_i_1/O
                         net (fo=1, routed)           0.000     6.859    p12/FSM_sequential_stare[3]_i_1_n_0
    SLICE_X62Y19         FDRE                                         r  p12/FSM_sequential_stare_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p12/intr_cif_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            intr_cif_led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.427ns  (logic 4.019ns (62.533%)  route 2.408ns (37.467%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE                         0.000     0.000 r  p12/intr_cif_reg_lopt_replica/C
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  p12/intr_cif_reg_lopt_replica/Q
                         net (fo=1, routed)           2.408     2.926    lopt
    U19                  OBUF (Prop_obuf_I_O)         3.501     6.427 r  intr_cif_led_OBUF_inst/O
                         net (fo=0)                   0.000     6.427    intr_cif_led
    U19                                                               r  intr_cif_led (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 p12/mem_cif3_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            p8/init_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE                         0.000     0.000 r  p12/mem_cif3_reg/C
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  p12/mem_cif3_reg/Q
                         net (fo=6, routed)           0.119     0.247    p8/E[0]
    SLICE_X61Y20         FDRE                                         r  p8/init_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p9/aux_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            p9/q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE                         0.000     0.000 r  p9/aux_reg[1]/C
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  p9/aux_reg[1]/Q
                         net (fo=1, routed)           0.112     0.253    p9/aux_reg_n_0_[1]
    SLICE_X63Y21         FDRE                                         r  p9/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p6/aux_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            p6/q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE                         0.000     0.000 r  p6/aux_reg[0]/C
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  p6/aux_reg[0]/Q
                         net (fo=1, routed)           0.112     0.253    p6/aux_reg_n_0_[0]
    SLICE_X63Y21         FDRE                                         r  p6/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p9/aux_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            p9/q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.109%)  route 0.115ns (44.891%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE                         0.000     0.000 r  p9/aux_reg[2]/C
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  p9/aux_reg[2]/Q
                         net (fo=1, routed)           0.115     0.256    p9/aux_reg_n_0_[2]
    SLICE_X62Y22         FDRE                                         r  p9/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p8/aux_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            p8/q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.141ns (54.706%)  route 0.117ns (45.294%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE                         0.000     0.000 r  p8/aux_reg[1]/C
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  p8/aux_reg[1]/Q
                         net (fo=1, routed)           0.117     0.258    p8/aux_reg_n_0_[1]
    SLICE_X62Y20         FDRE                                         r  p8/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p9/aux_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            p9/q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.488%)  route 0.118ns (45.512%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE                         0.000     0.000 r  p9/aux_reg[3]/C
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  p9/aux_reg[3]/Q
                         net (fo=1, routed)           0.118     0.259    p9/aux_reg_n_0_[3]
    SLICE_X62Y22         FDRE                                         r  p9/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p12/mem_cif1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            p6/aux_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE                         0.000     0.000 r  p12/mem_cif1_reg/C
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  p12/mem_cif1_reg/Q
                         net (fo=6, routed)           0.124     0.265    p6/E[0]
    SLICE_X63Y20         FDRE                                         r  p6/aux_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p12/mem_cif1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            p6/aux_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE                         0.000     0.000 r  p12/mem_cif1_reg/C
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  p12/mem_cif1_reg/Q
                         net (fo=6, routed)           0.124     0.265    p6/E[0]
    SLICE_X63Y20         FDRE                                         r  p6/aux_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p12/mem_cif1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            p6/aux_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE                         0.000     0.000 r  p12/mem_cif1_reg/C
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  p12/mem_cif1_reg/Q
                         net (fo=6, routed)           0.124     0.265    p6/E[0]
    SLICE_X63Y20         FDRE                                         r  p6/aux_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p12/mem_cif1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            p6/aux_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE                         0.000     0.000 r  p12/mem_cif1_reg/C
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  p12/mem_cif1_reg/Q
                         net (fo=6, routed)           0.124     0.265    p6/E[0]
    SLICE_X63Y20         FDRE                                         r  p6/aux_reg[3]/CE
  -------------------------------------------------------------------    -------------------





