{
	"cts__timing__setup__tns__pre_repair": -33875.3,
	"cts__timing__setup__ws__pre_repair": -97.3367,
	"cts__clock__skew__setup__pre_repair": 50.8108,
	"cts__clock__skew__hold__pre_repair": 50.8108,
	"cts__timing__drv__max_slew_limit__pre_repair": 0.0220014,
	"cts__timing__drv__max_slew__pre_repair": 0,
	"cts__timing__drv__max_cap_limit__pre_repair": 0.0454118,
	"cts__timing__drv__max_cap__pre_repair": 0,
	"cts__timing__drv__max_fanout_limit__pre_repair": 0,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 738,
	"cts__timing__drv__hold_violation_count__pre_repair": 0,
	"cts__power__internal__total__pre_repair": 0.00960421,
	"cts__power__switching__total__pre_repair": 0.00201733,
	"cts__power__leakage__total__pre_repair": 0.000516973,
	"cts__power__total__pre_repair": 0.0121385,
	"cts__design__io__pre_repair": 135,
	"cts__design__die__area__pre_repair": 7200,
	"cts__design__core__area__pre_repair": 5569.92,
	"cts__design__instance__count__pre_repair": 12728,
	"cts__design__instance__area__pre_repair": 2734.18,
	"cts__design__instance__count__stdcell__pre_repair": 12724,
	"cts__design__instance__area__stdcell__pre_repair": 1329.7,
	"cts__design__instance__count__macros__pre_repair": 4,
	"cts__design__instance__area__macros__pre_repair": 1404.48,
	"cts__design__instance__utilization__pre_repair": 0.490882,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.319221,
	"cts__timing__setup__tns__post_repair": -33875.3,
	"cts__timing__setup__ws__post_repair": -97.3367,
	"cts__clock__skew__setup__post_repair": 50.8108,
	"cts__clock__skew__hold__post_repair": 50.8108,
	"cts__timing__drv__max_slew_limit__post_repair": 0.0220014,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": 0.0454118,
	"cts__timing__drv__max_cap__post_repair": 0,
	"cts__timing__drv__max_fanout_limit__post_repair": 0,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 738,
	"cts__timing__drv__hold_violation_count__post_repair": 0,
	"cts__power__internal__total__post_repair": 0.00960421,
	"cts__power__switching__total__post_repair": 0.00201733,
	"cts__power__leakage__total__post_repair": 0.000516973,
	"cts__power__total__post_repair": 0.0121385,
	"cts__design__io__post_repair": 135,
	"cts__design__die__area__post_repair": 7200,
	"cts__design__core__area__post_repair": 5569.92,
	"cts__design__instance__count__post_repair": 12728,
	"cts__design__instance__area__post_repair": 2734.18,
	"cts__design__instance__count__stdcell__post_repair": 12724,
	"cts__design__instance__area__stdcell__post_repair": 1329.7,
	"cts__design__instance__count__macros__post_repair": 4,
	"cts__design__instance__area__macros__post_repair": 1404.48,
	"cts__design__instance__utilization__post_repair": 0.490882,
	"cts__design__instance__utilization__stdcell__post_repair": 0.319221,
	"cts__design__instance__displacement__total": 404.975,
	"cts__design__instance__displacement__mean": 0.031,
	"cts__design__instance__displacement__max": 4.05,
	"cts__route__wirelength__estimated": 53263.9,
	"cts__design__instance__count__setup_buffer": 0,
	"cts__design__instance__count__hold_buffer": 0,
	"cts__design__instance__displacement__total": 1.035,
	"cts__design__instance__displacement__mean": 0,
	"cts__design__instance__displacement__max": 0.893,
	"cts__route__wirelength__estimated": 53537.3,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": -0.019762,
	"cts__timing__setup__ws": 54.8611,
	"cts__clock__skew__setup": 51.3073,
	"cts__clock__skew__hold": 51.3073,
	"cts__timing__drv__max_slew_limit": 0.0217533,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": 0.045109,
	"cts__timing__drv__max_cap": 0,
	"cts__timing__drv__max_fanout_limit": 0,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 0,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 0.00959764,
	"cts__power__switching__total": 0.0020346,
	"cts__power__leakage__total": 0.000516973,
	"cts__power__total": 0.0121492,
	"cts__design__io": 135,
	"cts__design__die__area": 7200,
	"cts__design__core__area": 5569.92,
	"cts__design__instance__count": 12730,
	"cts__design__instance__area": 2734.57,
	"cts__design__instance__count__stdcell": 12726,
	"cts__design__instance__area__stdcell": 1330.09,
	"cts__design__instance__count__macros": 4,
	"cts__design__instance__area__macros": 1404.48,
	"cts__design__instance__utilization": 0.490953,
	"cts__design__instance__utilization__stdcell": 0.319315
}