---
title: "Processor Simulation"
duration: "Jan 24-March 24"
type: ["project"]
date: "2024-03-24"
professor: "Kolin Paul"
description: "Developed a functional simulation of the RISC-V Instruction Set Architecture (ISA) using Logisim. Designed and implemented core components of the RISC-V processor, including the ALU, registers, and control unit"
url: "https://github.com/33Arsenic75/RISC_V-Single-Cycle-Processor"
---
