5 a 1 * 0
8 /data/cf/uvlogic1/uvg/trevorw/projects/covered/diags/verilog -t main -vcd endian1.vcd -o endian1.cdd -v endian1.v
3 0 $root $root NA 0 0 1
3 0 main main endian1.v 1 36 1
2 1 9 8000c 2 3d 12100a 0 0 1 2 1102 $u0
1 a 3 93000b 1 0 0 31 32 1 7aa 6aa 5aa 4aa 3aa 2aa 1aa aa
1 b 4 83000b 1 0 0 0 1 1 2
1 c 5 83000b 1 0 31 0 32 1 7aa 6aa 5aa 4aa 3aa 2aa 1aa aa
1 d 6 93000b 1 0 0 3 4 1 1aa
1 e 6 93000e 1 0 0 3 4 1 6aa
1 f 7 93000b 1 0 0 31 32 1 aa aa aa aa aa aa caa baa
4 1 0 0
3 1 main.$u0 main.$u0 endian1.v 0 25 1
2 2 10 50009 1 0 20004 0 0 32 12 0 0 0 0 0 0 0 0
2 3 10 10001 0 1 400 0 0 a
2 4 10 10009 1 37 11006 2 3
2 5 11 50008 1 0 20004 0 0 1 4 0
2 6 11 10001 0 1 400 0 0 b
2 7 11 10008 1 37 6 5 6
2 8 12 50009 1 0 20004 0 0 32 12 0 0 0 0 0 0 0 0
2 9 12 10001 0 1 400 0 0 c
2 10 12 10009 1 37 6 8 9
2 11 13 c000f 1 0 20004 0 0 4 12 0
2 12 13 80008 0 1 400 0 0 d
2 13 13 8000f 1 37 6 11 12
2 14 14 50008 1 0 20004 0 0 4 12 0
2 15 14 10001 0 1 400 0 0 e
2 16 14 10008 1 37 6 14 15
2 17 15 50009 1 0 20004 0 0 32 12 0 0 0 0 0 0 0 0
2 18 15 10001 0 1 400 0 0 f
2 19 15 10009 1 37 6 17 18
2 20 16 20002 1 0 20008 0 0 32 64 11 0 0 0 0 0 0 0
2 21 16 10002 2 2c 22000a 20 0 32 2 aa aa aa aa aa aa aa aa
2 22 17 50010 1 0 20008 0 0 32 12 15 14 11 10 5 4 1 0
2 23 17 10001 0 1 400 0 0 a
2 24 17 10010 1 37 a 22 23
2 25 18 50005 1 1 8 0 0 a
2 26 18 10001 0 1 400 0 0 c
2 27 18 10005 1 37 a 25 26
2 28 19 70007 1 0 20004 0 0 32 64 0 0 0 0 0 0 0 0
2 29 19 50008 1 23 4 0 28 a
2 30 19 10001 0 1 400 0 0 b
2 31 19 10008 1 37 6 29 30
2 32 20 100010 1 0 20008 0 0 32 64 15 0 0 0 0 0 0 0
2 33 20 e000e 1 0 20008 0 0 32 64 10 0 0 0 0 0 0 0
2 34 20 c0011 1 24 208 32 33 a
2 35 20 80008 0 1 400 0 0 d
2 36 20 80011 1 37 a 34 35
2 37 21 90009 1 0 20008 0 0 32 64 10 0 0 0 0 0 0 0
2 38 21 70007 1 0 20008 0 0 32 64 15 0 0 0 0 0 0 0
2 39 21 5000a 1 24 208 37 38 c
2 40 21 10001 0 1 400 0 0 e
2 41 21 1000a 1 37 a 39 40
2 42 22 c000c 1 0 20004 0 0 32 64 0 0 0 0 0 0 0 0
2 43 22 a000d 1 23 8 0 42 c
2 44 22 30003 0 0 20400 0 0 32 64 0 0 0 0 0 0 0 0
2 45 22 10004 0 23 400 0 44 f
2 46 22 1000d 1 37 a 43 45
2 47 23 e000e 1 0 20008 0 0 32 64 1 0 0 0 0 0 0 0
2 48 23 c000c 1 0 20008 0 0 32 64 5 0 0 0 0 0 0 0
2 49 23 a000f 1 24 208 47 48 c
2 50 23 50005 0 0 20408 0 0 32 64 5 0 0 0 0 0 0 0
2 51 23 30003 0 0 20408 0 0 32 64 1 0 0 0 0 0 0 0
2 52 23 10006 0 24 400 50 51 f
2 53 23 1000f 1 37 a 49 52
2 54 24 150015 1 0 20008 0 0 32 64 10 0 0 0 0 0 0 0
2 55 24 130013 1 0 20008 0 0 32 64 15 0 0 0 0 0 0 0
2 56 24 110016 1 24 208 54 55 c
2 57 24 b000b 0 0 20408 0 0 32 64 14 0 0 0 0 0 0 0
2 58 24 90009 0 0 20408 0 0 32 64 10 0 0 0 0 0 0 0
2 59 24 7000c 0 24 400 57 58 f
2 60 24 40004 0 0 20400 0 0 32 64 15 0 0 0 0 0 0 0
2 61 24 20005 0 23 400 0 60 f
2 62 24 2000c 0 31 20400 59 61 4 2 aa
2 63 24 1000d 0 26 20400 62 0 4 2 aa
2 64 24 10016 1 37 a 56 63
4 64 0 0
4 53 64 64
4 46 53 53
4 41 46 46
4 36 41 41
4 31 36 36
4 27 31 31
4 24 27 27
4 21 24 0
4 19 21 21
4 16 19 19
4 13 16 16
4 10 13 13
4 7 10 10
4 4 7 7
3 1 main.$u1 main.$u1 endian1.v 0 34 1
