<HTML>
<HEAD><TITLE>Lattice Map TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Map TRACE Report</big></U></B>

Loading design for application trce from file practica_3_v3_impl_prac_3_map.ncd.
Design name: registro0
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.9/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Map_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond Version 3.9.1.119</big></U></B>
Wed Oct 04 10:08:53 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o practica_3_v3_impl_prac_3.tw1 -gui practica_3_v3_impl_prac_3_map.ncd practica_3_v3_impl_prac_3.prf 
Design file:     practica_3_v3_impl_prac_3_map.ncd
Preference file: practica_3_v3_impl_prac_3.prf
Device,speed:    LCMXO2-7000HE,4
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

<A name="mtw1_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<FONT COLOR=red><LI><A href='#map_twr_pref_0_0' Target='right'><FONT COLOR=red>FREQUENCY NET "clk_c" 399.840000 MHz (18 errors)</FONT></A></LI>
</FONT>            18 items scored, 18 timing errors detected.
Warning: 245.278MHz is the maximum frequency for this preference.

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="map_twr_pref_0_0"></A>Preference: FREQUENCY NET "clk_c" 399.840000 MHz ;
            18 items scored, 18 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 1.576ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Q_i2  (from clk_c +)
   Destination:    FF         Data in        Q_i1  (to clk_c +)

   Delay:               3.911ns  (36.9% logic, 63.1% route), 3 logic levels.

 Constraint Details:

      3.911ns physical path delay SLICE_0 to SLICE_0 exceeds
      2.501ns delay constraint less
      0.166ns DIN_SET requirement (totaling 2.335ns) by 1.576ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    SLICE_0.CLK to     SLICE_0.Q1 SLICE_0 (from clk_c)
ROUTE         3   e 1.234     SLICE_0.Q1 to     SLICE_5.B0 Q_c_1
CTOF_DEL    ---     0.495     SLICE_5.B0 to     SLICE_5.F0 SLICE_5
ROUTE         1   e 1.234     SLICE_5.F0 to     SLICE_0.B0 n2
CTOF_DEL    ---     0.495     SLICE_0.B0 to     SLICE_0.F0 SLICE_0
ROUTE         1   e 0.001     SLICE_0.F0 to    SLICE_0.DI0 Q_9__N_10 (to clk_c)
                  --------
                    3.911   (36.9% logic, 63.1% route), 3 logic levels.

Warning: 245.278MHz is the maximum frequency for this preference.

<A name="mtw1_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_c" 399.840000 MHz ;  |  399.840 MHz|  245.278 MHz|   3 *
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
Q_9__N_3                                |       1|       2|     11.11%
                                        |        |        |
Q_9__N_4                                |       1|       2|     11.11%
                                        |        |        |
n2_adj_6                                |       1|       2|     11.11%
                                        |        |        |
Q_9__N_5                                |       1|       2|     11.11%
                                        |        |        |
n2_adj_5                                |       1|       2|     11.11%
                                        |        |        |
Q_9__N_2                                |       1|       2|     11.11%
                                        |        |        |
n2_adj_8                                |       1|       2|     11.11%
                                        |        |        |
Q_9__N_6                                |       1|       2|     11.11%
                                        |        |        |
n2_adj_4                                |       1|       2|     11.11%
                                        |        |        |
Q_9__N_7                                |       1|       2|     11.11%
                                        |        |        |
n2_adj_3                                |       1|       2|     11.11%
                                        |        |        |
Q_9__N_8                                |       1|       2|     11.11%
                                        |        |        |
n2_adj_2                                |       1|       2|     11.11%
                                        |        |        |
n2_adj_1                                |       1|       2|     11.11%
                                        |        |        |
Q_c_2                                   |       3|       2|     11.11%
                                        |        |        |
Q_c_3                                   |       3|       2|     11.11%
                                        |        |        |
Q_c_4                                   |       3|       2|     11.11%
                                        |        |        |
Q_c_5                                   |       3|       2|     11.11%
                                        |        |        |
Q_c_7                                   |       3|       2|     11.11%
                                        |        |        |
n2_adj_7                                |       1|       2|     11.11%
                                        |        |        |
Q_c_8                                   |       3|       2|     11.11%
                                        |        |        |
Q_c_6                                   |       3|       2|     11.11%
                                        |        |        |
Q_9__N_9                                |       1|       2|     11.11%
                                        |        |        |
Q_c_1                                   |       3|       2|     11.11%
                                        |        |        |
----------------------------------------------------------------------------


<A name="mtw1_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: clk_c   Source: clk.PAD   Loads: 5
   Covered under: FREQUENCY NET "clk_c" 399.840000 MHz ;


<A name="mtw1_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 18  Score: 28368
Cumulative negative slack: 28368

Constraints cover 18 paths, 1 nets, and 44 connections (47.31% coverage)

--------------------------------------------------------------------------------
<A name="Map_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond Version 3.9.1.119</big></U></B>
Wed Oct 04 10:08:53 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o practica_3_v3_impl_prac_3.tw1 -gui practica_3_v3_impl_prac_3_map.ncd practica_3_v3_impl_prac_3.prf 
Design file:     practica_3_v3_impl_prac_3_map.ncd
Preference file: practica_3_v3_impl_prac_3.prf
Device,speed:    LCMXO2-7000HE,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

<A name="mtw1_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#map_twr_pref_1_0' Target='right'>FREQUENCY NET "clk_c" 399.840000 MHz (0 errors)</A></LI>            18 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="map_twr_pref_1_0"></A>Preference: FREQUENCY NET "clk_c" 399.840000 MHz ;
            18 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 1.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Q_i2  (from clk_c +)
   Destination:    FF         Data in        Q_i1  (to clk_c +)

   Delay:               1.366ns  (24.5% logic, 75.5% route), 3 logic levels.

 Constraint Details:

      1.366ns physical path delay SLICE_0 to SLICE_0 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint requirement (totaling -0.013ns) by 1.379ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    SLICE_0.CLK to     SLICE_0.Q1 SLICE_0 (from clk_c)
ROUTE         3   e 0.515     SLICE_0.Q1 to     SLICE_5.B0 Q_c_1
CTOF_DEL    ---     0.101     SLICE_5.B0 to     SLICE_5.F0 SLICE_5
ROUTE         1   e 0.515     SLICE_5.F0 to     SLICE_0.B0 n2
CTOF_DEL    ---     0.101     SLICE_0.B0 to     SLICE_0.F0 SLICE_0
ROUTE         1   e 0.001     SLICE_0.F0 to    SLICE_0.DI0 Q_9__N_10 (to clk_c)
                  --------
                    1.366   (24.5% logic, 75.5% route), 3 logic levels.

<A name="mtw1_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_c" 399.840000 MHz ;  |     0.000 ns|     1.379 ns|   3  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="mtw1_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: clk_c   Source: clk.PAD   Loads: 5
   Covered under: FREQUENCY NET "clk_c" 399.840000 MHz ;


<A name="mtw1_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 18 paths, 1 nets, and 44 connections (47.31% coverage)



<A name="mtw1_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 18 (setup), 0 (hold)
Score: 28368 (setup), 0 (hold)
Cumulative negative slack: 28368 (28368+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
