Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue May  9 20:31:27 2023
| Host         : PPD-130859 running 64-bit major release  (build 9200)
| Command      : report_clocks -file ./output/clocks.rpt
| Design       : DAPHNE2
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Clock Report


Attributes
  P: Propagated
  G: Generated
  A: Auto-derived
  R: Renamed
  V: Virtual
  I: Inverted
  S: Pin phase-shifted with Latency mode

Clock                                                                                                                                     Period(ns)  Waveform(ns)    Attributes  Sources
adn2814_clk                                                                                                                               16.000      {0.000 8.000}   P           {adn2814_data_p}
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/RXOUTCLKFABRIC  8.317       {0.000 4.159}   P           {core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/RXOUTCLKFABRIC}
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK        4.159       {0.000 2.079}   P           {core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK}
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLKFABRIC  8.317       {0.000 4.159}   P           {core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLKFABRIC}
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/RXOUTCLKFABRIC  8.317       {0.000 4.159}   P           {core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/RXOUTCLKFABRIC}
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK        4.159       {0.000 2.079}   P           {core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK}
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLKFABRIC  8.317       {0.000 4.159}   P           {core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLKFABRIC}
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/RXOUTCLKFABRIC  8.317       {0.000 4.159}   P           {core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/RXOUTCLKFABRIC}
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK        4.159       {0.000 2.079}   P           {core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK}
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLKFABRIC  8.317       {0.000 4.159}   P           {core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLKFABRIC}
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/RXOUTCLKFABRIC  8.317       {0.000 4.159}   P           {core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/RXOUTCLKFABRIC}
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK        4.159       {0.000 2.079}   P           {core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK}
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLKFABRIC  8.317       {0.000 4.159}   P           {core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLKFABRIC}
daq_refclk                                                                                                                                8.317       {0.000 4.159}   P           {daq_refclk_p}
gbe_refclk                                                                                                                                8.000       {0.000 4.000}   P           {gbe_refclk_p}
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK                                  16.000      {0.000 8.000}   P           {phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK}
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK                                  16.000      {0.000 8.000}   P           {phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK}
sysclk                                                                                                                                    10.000      {0.000 5.000}   P           {sysclk_p}
bclk                                                                                                                                      32.000      {0.000 16.000}  P,G,A       {endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O}
clku2x                                                                                                                                    8.000       {0.000 4.000}   P,G,A       {endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT2}
daq_clkfbout                                                                                                                              4.159       {0.000 2.079}   P,G,A,R     {core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBOUT}
daqclk0                                                                                                                                   8.318       {0.000 4.159}   P,G,A,R     {core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0}
daqclk1                                                                                                                                   4.159       {0.000 2.079}   P,G,A,R     {core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1}
ep_clk2x                                                                                                                                  4.000       {0.000 2.000}   P,G,A,R     {endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT1}
ep_clk62p5                                                                                                                                16.000      {0.000 8.000}   P,G,A,R     {endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT0}
ep_clkfbout                                                                                                                               32.000      {0.000 16.000}  P,G,A,R     {endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKFBOUT}
fclk0                                                                                                                                     2.286       {0.000 1.143}   P,G,A,R     {endpoint_inst/mmcm1_inst/CLKOUT0}
fclk1                                                                                                                                     2.286       {0.000 1.143}   P,G,A,R     {endpoint_inst/mmcm1_inst/CLKOUT0}
local_clk62p5                                                                                                                             16.000      {0.000 8.000}   P,G,A,R     {endpoint_inst/mmcm0_inst/CLKOUT0}
mclk0                                                                                                                                     16.000      {0.000 8.000}   P,G,A,R     {endpoint_inst/mmcm1_inst/CLKOUT1}
mclk1                                                                                                                                     16.000      {0.000 8.000}   P,G,A,R     {endpoint_inst/mmcm1_inst/CLKOUT1}
mmcm0_clkfbout                                                                                                                            10.000      {0.000 5.000}   P,G,A,R     {endpoint_inst/mmcm0_inst/CLKFBOUT}
mmcm1_clkfbout0                                                                                                                           16.000      {0.000 8.000}   P,G,A,R     {endpoint_inst/mmcm1_inst/CLKFBOUT}
mmcm1_clkfbout1                                                                                                                           16.000      {0.000 8.000}   P,G,A,R     {endpoint_inst/mmcm1_inst/CLKFBOUT}
oei_clkfbout                                                                                                                              16.000      {0.000 8.000}   P,G,A,R     {phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKFBOUT}
oeiclk                                                                                                                                    8.000       {0.000 4.000}   P,G,A,R     {phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0}
oeihclk                                                                                                                                   16.000      {0.000 8.000}   P,G,A,R     {phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1}
sclk100                                                                                                                                   10.000      {0.000 5.000}   P,G,A,R     {endpoint_inst/mmcm0_inst/CLKOUT2}
sclk200                                                                                                                                   5.000       {0.000 2.500}   P,G,A,R     {endpoint_inst/mmcm0_inst/CLKOUT1}


====================================================
Generated Clocks
====================================================

Generated Clock     : bclk
Master Source       : endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/I
Master Clock        : adn2814_clk
Divide By           : 2
Generated Sources   : {endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O}

Generated Clock     : clku2x
Master Source       : endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKIN1
Master Clock        : bclk
Multiply By         : 4
Generated Sources   : {endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT2}

Generated Clock     : daq_clkfbout
Master Source       : core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
Master Clock        : core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
Multiply By         : 1
Generated Sources   : {core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBOUT}

Generated Clock     : daqclk0
Master Source       : core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
Master Clock        : core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
Edges               : {1 2 3}
Edge Shifts(ns)     : {0.000 2.079 4.159}
Generated Sources   : {core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0}

Generated Clock     : daqclk1
Master Source       : core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
Master Clock        : core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
Multiply By         : 1
Generated Sources   : {core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1}

Generated Clock     : ep_clk2x
Master Source       : endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKIN1
Master Clock        : bclk
Multiply By         : 8
Generated Sources   : {endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT1}

Generated Clock     : ep_clk62p5
Master Source       : endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKIN1
Master Clock        : bclk
Multiply By         : 2
Generated Sources   : {endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT0}

Generated Clock     : ep_clkfbout
Master Source       : endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKIN1
Master Clock        : bclk
Multiply By         : 1
Generated Sources   : {endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKFBOUT}

Generated Clock     : fclk0
Master Source       : endpoint_inst/mmcm1_inst/CLKIN1
Master Clock        : ep_clk62p5
Multiply By         : 7
Generated Sources   : {endpoint_inst/mmcm1_inst/CLKOUT0}

Generated Clock     : fclk1
Master Source       : endpoint_inst/mmcm1_inst/CLKIN2
Master Clock        : local_clk62p5
Multiply By         : 7
Generated Sources   : {endpoint_inst/mmcm1_inst/CLKOUT0}

Generated Clock     : local_clk62p5
Master Source       : endpoint_inst/mmcm0_inst/CLKIN1
Master Clock        : sysclk
Edges               : {1 2 3}
Edge Shifts(ns)     : {0.000 3.000 6.000}
Generated Sources   : {endpoint_inst/mmcm0_inst/CLKOUT0}

Generated Clock     : mclk0
Master Source       : endpoint_inst/mmcm1_inst/CLKIN1
Master Clock        : ep_clk62p5
Multiply By         : 1
Generated Sources   : {endpoint_inst/mmcm1_inst/CLKOUT1}

Generated Clock     : mclk1
Master Source       : endpoint_inst/mmcm1_inst/CLKIN2
Master Clock        : local_clk62p5
Multiply By         : 1
Generated Sources   : {endpoint_inst/mmcm1_inst/CLKOUT1}

Generated Clock     : mmcm0_clkfbout
Master Source       : endpoint_inst/mmcm0_inst/CLKIN1
Master Clock        : sysclk
Multiply By         : 1
Generated Sources   : {endpoint_inst/mmcm0_inst/CLKFBOUT}

Generated Clock     : mmcm1_clkfbout0
Master Source       : endpoint_inst/mmcm1_inst/CLKIN1
Master Clock        : ep_clk62p5
Multiply By         : 1
Generated Sources   : {endpoint_inst/mmcm1_inst/CLKFBOUT}

Generated Clock     : mmcm1_clkfbout1
Master Source       : endpoint_inst/mmcm1_inst/CLKIN2
Master Clock        : local_clk62p5
Multiply By         : 1
Generated Sources   : {endpoint_inst/mmcm1_inst/CLKFBOUT}

Generated Clock     : oei_clkfbout
Master Source       : phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKIN1
Master Clock        : phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
Multiply By         : 1
Generated Sources   : {phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKFBOUT}

Generated Clock     : oeiclk
Master Source       : phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKIN1
Master Clock        : phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
Multiply By         : 2
Generated Sources   : {phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0}

Generated Clock     : oeihclk
Master Source       : phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKIN1
Master Clock        : phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
Multiply By         : 1
Generated Sources   : {phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1}

Generated Clock     : sclk100
Master Source       : endpoint_inst/mmcm0_inst/CLKIN1
Master Clock        : sysclk
Multiply By         : 1
Generated Sources   : {endpoint_inst/mmcm0_inst/CLKOUT2}

Generated Clock     : sclk200
Master Source       : endpoint_inst/mmcm0_inst/CLKIN1
Master Clock        : sysclk
Multiply By         : 2
Generated Sources   : {endpoint_inst/mmcm0_inst/CLKOUT1}



====================================================
User Uncertainty
====================================================



====================================================
User Jitter
====================================================


