Weeks 1-6:
- Set up development environment
- Refamiliarized myself with verilog
- Worked with team (Louai and Aaquil) on weekly assignments
- Primarily spent my own time working on the ALU while meeting up with team to discuss other assignments
- Began work on data memory test bench and tasked with working on control module
