/* Generated by Amaranth Yosys 0.25 (PyPI ver 0.25.0.0.post75, git sha1 e02b7f64b) */

module amaranth_core(audio_adc, audio_clk, audio_dac, audio_sync, clk, cont1_joy, cont1_key, cont1_trig, cont2_joy, cont2_key, cont2_trig, cont3_joy, cont3_key, cont3_trig, cont4_joy, cont4_key, cont4_trig, dbg_rx, dbg_tx, init_done, render_state
, rotate1_counter, rotate2_counter, rst, user1, user2, video_de, video_hs, video_rgb, video_rgb_clk, video_rgb_clk90, video_skip, video_vs, animation_counter);
  reg \$auto$verilog_backend.cc:2083:dump_module$1  = 0;
  wire \$11 ;
  wire \$13 ;
  wire \$15 ;
  wire \$17 ;
  wire \$19 ;
  wire [10:0] \$21 ;
  wire [10:0] \$22 ;
  wire \$24 ;
  wire \$26 ;
  wire [10:0] \$28 ;
  wire [10:0] \$29 ;
  wire \$3 ;
  wire \$31 ;
  wire \$33 ;
  wire \$35 ;
  wire \$37 ;
  wire \$39 ;
  wire \$41 ;
  wire \$43 ;
  wire \$45 ;
  wire \$47 ;
  wire \$49 ;
  wire \$5 ;
  wire \$51 ;
  wire \$53 ;
  wire \$55 ;
  wire \$57 ;
  wire \$7 ;
  wire \$9 ;
  input [5:0] animation_counter;
  wire [5:0] animation_counter;
  input audio_adc;
  wire audio_adc;
  input audio_clk;
  wire audio_clk;
  input audio_dac;
  wire audio_dac;
  input audio_sync;
  wire audio_sync;
  wire boot_clk;
  input clk;
  wire clk;
  wire \clk$1 ;
  input [31:0] cont1_joy;
  wire [31:0] cont1_joy;
  input [31:0] cont1_key;
  wire [31:0] cont1_key;
  input [15:0] cont1_trig;
  wire [15:0] cont1_trig;
  input [31:0] cont2_joy;
  wire [31:0] cont2_joy;
  input [31:0] cont2_key;
  wire [31:0] cont2_key;
  input [15:0] cont2_trig;
  wire [15:0] cont2_trig;
  input [31:0] cont3_joy;
  wire [31:0] cont3_joy;
  input [31:0] cont3_key;
  wire [31:0] cont3_key;
  input [15:0] cont3_trig;
  wire [15:0] cont3_trig;
  input [31:0] cont4_joy;
  wire [31:0] cont4_joy;
  input [31:0] cont4_key;
  wire [31:0] cont4_key;
  input [15:0] cont4_trig;
  wire [15:0] cont4_trig;
  input dbg_rx;
  wire dbg_rx;
  input dbg_tx;
  wire dbg_tx;
  output init_done;
  reg init_done = 1'h0;
  wire \init_done$next ;
  output [2:0] render_state;
  reg [2:0] render_state;
  input [1:0] rotate1_counter;
  wire [1:0] rotate1_counter;
  input [1:0] rotate2_counter;
  wire [1:0] rotate2_counter;
  input rst;
  wire rst;
  wire \rst$2 ;
  input user1;
  wire user1;
  input user2;
  wire user2;
  wire video_clk_div_clk;
  wire video_clk_div_clk90;
  wire video_clk_div_stb;
  output video_de;
  reg video_de = 1'h0;
  reg \video_de$next ;
  output video_hs;
  reg video_hs = 1'h0;
  reg \video_hs$next ;
  output [23:0] video_rgb;
  reg [23:0] video_rgb = 24'h000000;
  reg [23:0] \video_rgb$next ;
  output video_rgb_clk;
  wire video_rgb_clk;
  output video_rgb_clk90;
  wire video_rgb_clk90;
  input video_skip;
  wire video_skip;
  output video_vs;
  reg video_vs = 1'h0;
  reg \video_vs$next ;
  reg [9:0] x_count = 10'h000;
  reg [9:0] \x_count$next ;
  reg [9:0] y_count = 10'h000;
  reg [9:0] \y_count$next ;
  assign \$9  = x_count == 9'h193;
  assign \$11  = x_count[0] ^ y_count[0];
  assign \$13  = ! x_count;
  assign \$15  = ! y_count;
  assign \$17  = \$13  & \$15 ;
  assign \$19  = x_count == 2'h3;
  assign \$22  = x_count + 1'h1;
  assign \$24  = x_count == 9'h197;
  assign \$26  = x_count == 9'h197;
  assign \$29  = y_count + 1'h1;
  assign \$31  = y_count == 9'h17a;
  assign \$33  = x_count >= 3'h4;
  assign \$35  = x_count < 9'h194;
  assign \$37  = \$33  & \$35 ;
  assign \$3  = y_count == 5'h1d;
  assign \$39  = y_count >= 5'h1d;
  assign \$41  = y_count < 9'h15d;
  assign \$43  = \$39  & \$41 ;
  assign \$45  = x_count >= 3'h4;
  assign \$47  = x_count < 9'h194;
  assign \$49  = \$45  & \$47 ;
  assign \$51  = y_count >= 5'h1d;
  assign \$53  = y_count < 9'h15d;
  assign \$55  = \$51  & \$53 ;
  assign \$57  = x_count[0] ^ y_count[0];
  always @(posedge boot_clk)
    init_done <= 1'h1;
  assign \$5  = y_count == 9'h15c;
  always @(posedge \clk$1 , posedge \rst$2 )
    if (\rst$2 ) video_vs <= 1'h0;
    else video_vs <= \video_vs$next ;
  always @(posedge \clk$1 , posedge \rst$2 )
    if (\rst$2 ) video_hs <= 1'h0;
    else video_hs <= \video_hs$next ;
  always @(posedge \clk$1 , posedge \rst$2 )
    if (\rst$2 ) x_count <= 10'h000;
    else x_count <= \x_count$next ;
  always @(posedge \clk$1 , posedge \rst$2 )
    if (\rst$2 ) y_count <= 10'h000;
    else y_count <= \y_count$next ;
  always @(posedge \clk$1 , posedge \rst$2 )
    if (\rst$2 ) video_de <= 1'h0;
    else video_de <= \video_de$next ;
  always @(posedge \clk$1 , posedge \rst$2 )
    if (\rst$2 ) video_rgb <= 24'h000000;
    else video_rgb <= \video_rgb$next ;
  assign \$7  = x_count == 3'h4;
  \amaranth_core.video_clk_div  video_clk_div (
    .clk(\clk$1 ),
    .\clk$1 (video_clk_div_clk),
    .clk90(video_clk_div_clk90),
    .rst(\rst$2 ),
    .stb(video_clk_div_stb)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$1 ) begin end
    \y_count$next  = y_count;
    casez (video_clk_div_stb)
      1'h1:
          casez (\$26 )
            1'h1:
              begin
                \y_count$next  = \$29 [9:0];
                casez (\$31 )
                  1'h1:
                      \y_count$next  = 10'h000;
                endcase
              end
          endcase
    endcase
    casez (\rst$2 )
      1'h1:
          \y_count$next  = 10'h000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$1 ) begin end
    \video_de$next  = video_de;
    casez (video_clk_div_stb)
      1'h1:
        begin
          \video_de$next  = 1'h0;
          casez (\$37 )
            1'h1:
                casez (\$43 )
                  1'h1:
                      \video_de$next  = 1'h1;
                endcase
          endcase
        end
    endcase
    casez (\rst$2 )
      1'h1:
          \video_de$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$1 ) begin end
    \video_rgb$next  = video_rgb;
    casez (video_clk_div_stb)
      1'h1:
        begin
          \video_rgb$next  = 24'h000000;
          casez (\$49 )
            1'h1:
                casez (\$55 )
                  1'h1:
                      casez (render_state)
                        3'h0:
                          begin
                            \video_rgb$next [23:16] = 8'h00;
                            \video_rgb$next [15:8] = 8'h00;
                            \video_rgb$next [7:0] = 8'hff;
                          end
                        3'h2:
                            (* full_case = 32'd1 *)
                            casez (\$57 )
                              1'h1:
                                begin
                                  \video_rgb$next [23:16] = 8'h00;
                                  \video_rgb$next [15:8] = 8'h00;
                                  \video_rgb$next [7:0] = 8'h00;
                                end
                              default:
                                begin
                                  \video_rgb$next [23:16] = 8'ha0;
                                  \video_rgb$next [15:8] = 8'h00;
                                  \video_rgb$next [7:0] = 8'h80;
                                end
                            endcase
                        3'h1:
                          begin
                            \video_rgb$next [23:16] = 8'h00;
                            \video_rgb$next [15:8] = 8'hff;
                            \video_rgb$next [7:0] = 8'h00;
                          end
                      endcase
                endcase
          endcase
        end
    endcase
    casez (\rst$2 )
      1'h1:
          \video_rgb$next  = 24'h000000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$1 ) begin end
    render_state = 3'h0;
    casez ({ \$11 , \$9 , \$7 , \$5 , \$3  })
      5'b????1:
          render_state = 3'h0;
      5'b???1?:
          render_state = 3'h2;
      5'b??1??:
          render_state = 3'h1;
      5'b?1???:
          render_state = 3'h3;
      5'h1?:
          render_state = 3'h4;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$1 ) begin end
    \video_vs$next  = video_vs;
    casez (video_clk_div_stb)
      1'h1:
          \video_vs$next  = \$17 ;
    endcase
    casez (\rst$2 )
      1'h1:
          \video_vs$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$1 ) begin end
    \video_hs$next  = video_hs;
    casez (video_clk_div_stb)
      1'h1:
          \video_hs$next  = \$19 ;
    endcase
    casez (\rst$2 )
      1'h1:
          \video_hs$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$1 ) begin end
    \x_count$next  = x_count;
    casez (video_clk_div_stb)
      1'h1:
        begin
          \x_count$next  = \$22 [9:0];
          casez (\$24 )
            1'h1:
                \x_count$next  = 10'h000;
          endcase
        end
    endcase
    casez (\rst$2 )
      1'h1:
          \x_count$next  = 10'h000;
    endcase
  end
  assign \$21  = \$22 ;
  assign \$28  = \$29 ;
  assign video_rgb_clk90 = video_clk_div_clk90;
  assign video_rgb_clk = video_clk_div_clk;
  assign \init_done$next  = 1'h1;
  assign \rst$2  = rst;
  assign \clk$1  = clk;
  assign boot_clk = clk;
endmodule

module \amaranth_core.video_clk_div (rst, \clk$1 , clk90, stb, clk);
  reg \$auto$verilog_backend.cc:2083:dump_module$2  = 0;
  input clk;
  wire clk;
  output \clk$1 ;
  wire \clk$1 ;
  output clk90;
  wire clk90;
  reg [7:0] clk_reg = 8'hf0;
  reg [7:0] \clk_reg$next ;
  input rst;
  wire rst;
  output stb;
  wire stb;
  reg [7:0] stb_reg = 8'h01;
  reg [7:0] \stb_reg$next ;
  always @(posedge clk, posedge rst)
    if (rst) clk_reg <= 8'hf0;
    else clk_reg <= \clk_reg$next ;
  always @(posedge clk, posedge rst)
    if (rst) stb_reg <= 8'h01;
    else stb_reg <= \stb_reg$next ;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    \clk_reg$next  = { clk_reg[6:0], clk_reg[7] };
    casez (rst)
      1'h1:
          \clk_reg$next  = 8'hf0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    \stb_reg$next  = { stb_reg[6:0], stb_reg[7] };
    casez (rst)
      1'h1:
          \stb_reg$next  = 8'h01;
    endcase
  end
  assign stb = stb_reg[0];
  assign clk90 = clk_reg[1];
  assign \clk$1  = clk_reg[7];
endmodule
