# uP-VerilogDesign
This is a MIPS architecture design done in Verilog.
