module shift (
  input [7:0] in,
  input clk,
  output [7:0] out
);
  always @(*) begin
    out = {in[6:0], in[7]};
  end
endmodule
