// Seed: 28472870
module module_0 ();
  assign id_1 = 1;
  supply0 id_3;
  assign id_2 = 1;
  assign id_3 = 1'b0;
  wire id_4;
  assign id_1 = id_3 > ~1;
  wire id_5;
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  module_0 modCall_1 ();
  id_2(
      .id_0(1),
      .id_1(id_3),
      .id_2(id_3),
      .id_3(id_1),
      .id_4(1),
      .id_5(1),
      .id_6(id_1),
      .id_7(1'd0),
      .id_8(id_3),
      .id_9(1),
      .id_10(id_3),
      .id_11(1'b0),
      .id_12(id_1),
      .id_13(id_3),
      .id_14((1)),
      .id_15(1),
      .id_16(id_4)
  );
endmodule
