

================================================================
== Vivado HLS Report for 'dut_max_pool'
================================================================
* Date:           Tue Oct 25 16:03:08 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        bnn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.10|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  11234|  52866|  11234|  52866|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+------+-------+------------+-----------+-----------+---------+----------+
        |                         |    Latency   |  Iteration |  Initiation Interval  |   Trip  |          |
        |        Loop Name        |  min |  max  |   Latency  |  achieved |   target  |  Count  | Pipelined|
        +-------------------------+------+-------+------------+-----------+-----------+---------+----------+
        |- Loop 1                 |  5184|   5184|           1|          -|          -|     5184|    no    |
        |- Loop 2                 |  6048|  47680| 378 ~ 1490 |          -|          -| 16 ~ 32 |    no    |
        | + Loop 2.1              |   376|   1488|  94 ~ 186  |          -|          -|  4 ~ 8  |    no    |
        |  ++ Loop 2.1.1          |    92|    184|          23|          -|          -|  4 ~ 8  |    no    |
        |   +++ Loop 2.1.1.1      |    20|     20|          10|          -|          -|        2|    no    |
        |    ++++ Loop 2.1.1.1.1  |     8|      8|           4|          -|          -|        2|    no    |
        +-------------------------+------+-------+------------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      3|       0|     86|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     62|
|Register         |        -|      -|     168|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      3|     168|    148|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |tmp7_fu_326_p2       |     *    |      1|  0|   0|           8|           4|
    |tmp9_fu_395_p2       |     *    |      1|  0|   0|           6|           9|
    |tmp_2_fu_272_p2      |     *    |      1|  0|   4|           4|           6|
    |c_2_fu_355_p2        |     +    |      0|  0|   2|           2|           1|
    |i_2_fu_231_p2        |     +    |      0|  0|  13|          13|           1|
    |i_index_fu_404_p2    |     +    |      0|  0|   1|          13|          13|
    |m_2_fu_266_p2        |     +    |      0|  0|   6|           6|           1|
    |next_mul_fu_248_p2   |     +    |      0|  0|   9|           9|           9|
    |o_index_fu_331_p2    |     +    |      0|  0|  11|          11|          11|
    |r_1_fu_375_p2        |     +    |      0|  0|   2|           2|           1|
    |tmp1_fu_381_p2       |     +    |      0|  0|   1|           9|           9|
    |tmp2_fu_400_p2       |     +    |      0|  0|   1|          13|          13|
    |tmp8_fu_387_p2       |     +    |      0|  0|   1|           9|           9|
    |tmp_fu_317_p2        |     +    |      0|  0|   8|           8|           8|
    |x_3_fu_286_p2        |     +    |      0|  0|   4|           4|           1|
    |y_3_fu_311_p2        |     +    |      0|  0|   4|           4|           1|
    |exitcond1_fu_349_p2  |   icmp   |      0|  0|   2|           2|           3|
    |exitcond2_fu_306_p2  |   icmp   |      0|  0|   2|           4|           4|
    |exitcond3_fu_225_p2  |   icmp   |      0|  0|   5|          13|          13|
    |exitcond4_fu_281_p2  |   icmp   |      0|  0|   2|           4|           4|
    |exitcond_fu_369_p2   |   icmp   |      0|  0|   2|           2|           3|
    |tmp_9_fu_261_p2      |   icmp   |      0|  0|   3|           7|           7|
    |p_max_1_fu_414_p2    |    or    |      0|  0|   1|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      3|  0|  86|         154|         132|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |   6|         12|    1|         12|
    |c_reg_173          |   2|          2|    2|          4|
    |i_reg_103          |  13|          2|   13|         26|
    |m_reg_114          |   6|          2|    6|         12|
    |max_1_reg_184      |   1|          2|    1|          2|
    |max_reg_160        |   1|          2|    1|          2|
    |output_r_address0  |  13|          3|   13|         39|
    |output_r_d0        |   1|          3|    1|          3|
    |phi_mul_reg_125    |   9|          2|    9|         18|
    |r_reg_196          |   2|          2|    2|          4|
    |x_reg_137          |   4|          2|    4|          8|
    |y_reg_148          |   4|          2|    4|          8|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  62|         36|   57|        138|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |I_cast2_reg_455         |   6|   0|    9|          3|
    |I_cast_reg_460          |   6|   0|   13|          7|
    |O_cast10_cast1_reg_437  |   4|   0|   11|          7|
    |O_cast10_cast_reg_442   |   4|   0|    8|          4|
    |O_reg_431               |   4|   0|    4|          0|
    |ap_CS_fsm               |  11|   0|   11|          0|
    |c_2_reg_532             |   2|   0|    2|          0|
    |c_cast4_reg_524         |   2|   0|   13|         11|
    |c_reg_173               |   2|   0|    2|          0|
    |i_reg_103               |  13|   0|   13|          0|
    |m_2_reg_473             |   6|   0|    6|          0|
    |m_reg_114               |   6|   0|    6|          0|
    |max_1_reg_184           |   1|   0|    1|          0|
    |max_reg_160             |   1|   0|    1|          0|
    |next_mul_reg_465        |   9|   0|    9|          0|
    |o_index_reg_514         |  11|   0|   11|          0|
    |phi_mul_reg_125         |   9|   0|    9|          0|
    |r_1_reg_540             |   2|   0|    2|          0|
    |r_reg_196               |   2|   0|    2|          0|
    |tmp7_reg_509            |  11|   0|   11|          0|
    |tmp8_reg_545            |   9|   0|    9|          0|
    |tmp9_reg_550            |  13|   0|   13|          0|
    |tmp_2_reg_478           |   8|   0|    8|          0|
    |tmp_5_cast_reg_496      |   3|   0|   13|         10|
    |tmp_6_cast_reg_519      |   3|   0|    9|          6|
    |x_3_reg_491             |   4|   0|    4|          0|
    |x_cast6_reg_483         |   4|   0|   11|          7|
    |x_reg_137               |   4|   0|    4|          0|
    |y_3_reg_504             |   4|   0|    4|          0|
    |y_reg_148               |   4|   0|    4|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 168|   0|  223|         55|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | dut_max_pool | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | dut_max_pool | return value |
|ap_start           |  in |    1| ap_ctrl_hs | dut_max_pool | return value |
|ap_done            | out |    1| ap_ctrl_hs | dut_max_pool | return value |
|ap_idle            | out |    1| ap_ctrl_hs | dut_max_pool | return value |
|ap_ready           | out |    1| ap_ctrl_hs | dut_max_pool | return value |
|input_r_address0   | out |   13|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |    1|  ap_memory |    input_r   |     array    |
|output_r_address0  | out |   13|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |    1|  ap_memory |   output_r   |     array    |
|M                  |  in |    7|   ap_none  |       M      |    scalar    |
|I                  |  in |    6|   ap_none  |       I      |    scalar    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 11
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!exitcond3)
	3  / (exitcond3)
3 --> 
	4  / (tmp_9)
4 --> 
	3  / (exitcond4)
	5  / (!exitcond4)
5 --> 
	4  / (exitcond2)
	6  / (!exitcond2)
6 --> 
	7  / true
7 --> 
	8  / (!exitcond1)
	5  / (exitcond1)
8 --> 
	7  / (exitcond)
	9  / (!exitcond)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	8  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: I_read [1/1] 1.04ns
:0  %I_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %I)

ST_1: M_read [1/1] 1.04ns
:1  %M_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %M)

ST_1: O [1/1] 0.00ns
:2  %O = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %I_read, i32 1, i32 4)

ST_1: O_cast10_cast1 [1/1] 0.00ns
:3  %O_cast10_cast1 = zext i4 %O to i11

ST_1: O_cast10_cast [1/1] 0.00ns
:4  %O_cast10_cast = zext i4 %O to i8

ST_1: stg_17 [1/1] 1.57ns
:5  br label %1


 <State 2>: 2.71ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i13 [ 0, %0 ], [ %i_2, %2 ]

ST_2: exitcond3 [1/1] 2.18ns
:1  %exitcond3 = icmp eq i13 %i, -3008

ST_2: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5184, i64 5184, i64 5184)

ST_2: i_2 [1/1] 1.96ns
:3  %i_2 = add i13 %i, 1

ST_2: stg_22 [1/1] 0.00ns
:4  br i1 %exitcond3, label %.preheader6.preheader, label %2

ST_2: tmp_s [1/1] 0.00ns
:0  %tmp_s = zext i13 %i to i64

ST_2: output_addr [1/1] 0.00ns
:1  %output_addr = getelementptr [5184 x i1]* %output_r, i64 0, i64 %tmp_s

ST_2: stg_25 [1/1] 2.71ns
:2  store i1 false, i1* %output_addr, align 1

ST_2: stg_26 [1/1] 0.00ns
:3  br label %1

ST_2: I_cast2 [1/1] 0.00ns
.preheader6.preheader:0  %I_cast2 = zext i6 %I_read to i9

ST_2: I_cast [1/1] 0.00ns
.preheader6.preheader:1  %I_cast = zext i6 %I_read to i13

ST_2: stg_29 [1/1] 1.57ns
.preheader6.preheader:2  br label %.preheader6


 <State 3>: 6.38ns
ST_3: m [1/1] 0.00ns
.preheader6:0  %m = phi i6 [ 0, %.preheader6.preheader ], [ %m_2, %.preheader5 ]

ST_3: phi_mul [1/1] 0.00ns
.preheader6:1  %phi_mul = phi i9 [ 0, %.preheader6.preheader ], [ %next_mul, %.preheader5 ]

ST_3: next_mul [1/1] 1.84ns
.preheader6:2  %next_mul = add i9 %phi_mul, %I_cast2

ST_3: m_cast7_cast [1/1] 0.00ns
.preheader6:3  %m_cast7_cast = zext i6 %m to i8

ST_3: m_cast [1/1] 0.00ns
.preheader6:4  %m_cast = zext i6 %m to i7

ST_3: tmp_9 [1/1] 1.97ns
.preheader6:5  %tmp_9 = icmp slt i7 %m_cast, %M_read

ST_3: empty_13 [1/1] 0.00ns
.preheader6:6  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 32, i64 0)

ST_3: m_2 [1/1] 1.72ns
.preheader6:7  %m_2 = add i6 %m, 1

ST_3: stg_38 [1/1] 0.00ns
.preheader6:8  br i1 %tmp_9, label %.preheader5.preheader, label %6

ST_3: tmp_2 [1/1] 6.38ns
.preheader5.preheader:0  %tmp_2 = mul i8 %O_cast10_cast, %m_cast7_cast

ST_3: stg_40 [1/1] 1.57ns
.preheader5.preheader:1  br label %.preheader5

ST_3: stg_41 [1/1] 0.00ns
:0  ret void


 <State 4>: 1.88ns
ST_4: x [1/1] 0.00ns
.preheader5:0  %x = phi i4 [ 0, %.preheader5.preheader ], [ %x_3, %.preheader4 ]

ST_4: x_cast6 [1/1] 0.00ns
.preheader5:1  %x_cast6 = zext i4 %x to i11

ST_4: empty_14 [1/1] 0.00ns
.preheader5:2  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 8, i64 0)

ST_4: exitcond4 [1/1] 1.88ns
.preheader5:3  %exitcond4 = icmp eq i4 %x, %O

ST_4: x_3 [1/1] 0.80ns
.preheader5:4  %x_3 = add i4 %x, 1

ST_4: stg_47 [1/1] 0.00ns
.preheader5:5  br i1 %exitcond4, label %.preheader6, label %.preheader4.preheader

ST_4: tmp_8 [1/1] 0.00ns
.preheader4.preheader:0  %tmp_8 = shl i4 %x, 1

ST_4: tmp_5_cast [1/1] 0.00ns
.preheader4.preheader:1  %tmp_5_cast = zext i4 %tmp_8 to i13

ST_4: stg_50 [1/1] 1.57ns
.preheader4.preheader:2  br label %.preheader4


 <State 5>: 8.10ns
ST_5: y [1/1] 0.00ns
.preheader4:0  %y = phi i4 [ %y_3, %5 ], [ 0, %.preheader4.preheader ]

ST_5: y_cast5 [1/1] 0.00ns
.preheader4:1  %y_cast5 = zext i4 %y to i8

ST_5: exitcond2 [1/1] 1.88ns
.preheader4:2  %exitcond2 = icmp eq i4 %y, %O

ST_5: empty_15 [1/1] 0.00ns
.preheader4:3  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 8, i64 0)

ST_5: y_3 [1/1] 0.80ns
.preheader4:4  %y_3 = add i4 %y, 1

ST_5: stg_56 [1/1] 0.00ns
.preheader4:5  br i1 %exitcond2, label %.preheader5, label %3

ST_5: tmp [1/1] 1.72ns
:0  %tmp = add i8 %y_cast5, %tmp_2

ST_5: tmp_cast_cast [1/1] 0.00ns
:1  %tmp_cast_cast = zext i8 %tmp to i11

ST_5: tmp7 [1/1] 6.38ns
:2  %tmp7 = mul i11 %tmp_cast_cast, %O_cast10_cast1


 <State 6>: 1.84ns
ST_6: o_index [1/1] 1.84ns
:3  %o_index = add i11 %tmp7, %x_cast6

ST_6: tmp_10 [1/1] 0.00ns
:4  %tmp_10 = shl i4 %y, 1

ST_6: tmp_6_cast [1/1] 0.00ns
:5  %tmp_6_cast = zext i4 %tmp_10 to i9

ST_6: stg_63 [1/1] 1.57ns
:6  br label %.loopexit


 <State 7>: 2.93ns
ST_7: max [1/1] 0.00ns
.loopexit:0  %max = phi i1 [ false, %3 ], [ %max_1, %.preheader ]

ST_7: c [1/1] 0.00ns
.loopexit:1  %c = phi i2 [ 0, %3 ], [ %c_2, %.preheader ]

ST_7: c_cast4 [1/1] 0.00ns
.loopexit:2  %c_cast4 = zext i2 %c to i13

ST_7: exitcond1 [1/1] 1.36ns
.loopexit:3  %exitcond1 = icmp eq i2 %c, -2

ST_7: empty_16 [1/1] 0.00ns
.loopexit:4  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

ST_7: c_2 [1/1] 0.80ns
.loopexit:5  %c_2 = add i2 %c, 1

ST_7: stg_70 [1/1] 1.57ns
.loopexit:6  br i1 %exitcond1, label %5, label %.preheader

ST_7: tmp_7 [1/1] 0.00ns
:0  %tmp_7 = zext i11 %o_index to i64

ST_7: output_addr_2 [1/1] 0.00ns
:1  %output_addr_2 = getelementptr [5184 x i1]* %output_r, i64 0, i64 %tmp_7

ST_7: stg_73 [1/1] 2.71ns
:2  store i1 %max, i1* %output_addr_2, align 1

ST_7: stg_74 [1/1] 0.00ns
:3  br label %.preheader4


 <State 8>: 2.74ns
ST_8: max_1 [1/1] 0.00ns
.preheader:0  %max_1 = phi i1 [ %p_max_1, %4 ], [ %max, %.loopexit ]

ST_8: r [1/1] 0.00ns
.preheader:1  %r = phi i2 [ %r_1, %4 ], [ 0, %.loopexit ]

ST_8: r_cast3 [1/1] 0.00ns
.preheader:2  %r_cast3 = zext i2 %r to i9

ST_8: exitcond [1/1] 1.36ns
.preheader:3  %exitcond = icmp eq i2 %r, -2

ST_8: empty_17 [1/1] 0.00ns
.preheader:4  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

ST_8: r_1 [1/1] 0.80ns
.preheader:5  %r_1 = add i2 %r, 1

ST_8: stg_81 [1/1] 0.00ns
.preheader:6  br i1 %exitcond, label %.loopexit, label %4

ST_8: tmp1 [1/1] 1.37ns
:0  %tmp1 = add i9 %r_cast3, %phi_mul

ST_8: tmp8 [1/1] 1.37ns
:1  %tmp8 = add i9 %tmp_6_cast, %tmp1


 <State 9>: 6.38ns
ST_9: tmp8_cast [1/1] 0.00ns
:2  %tmp8_cast = zext i9 %tmp8 to i13

ST_9: tmp9 [1/1] 6.38ns
:3  %tmp9 = mul i13 %I_cast, %tmp8_cast


 <State 10>: 6.17ns
ST_10: tmp2 [1/1] 1.73ns
:4  %tmp2 = add i13 %tmp9, %tmp_5_cast

ST_10: i_index [1/1] 1.73ns
:5  %i_index = add i13 %c_cast4, %tmp2

ST_10: tmp_1 [1/1] 0.00ns
:6  %tmp_1 = zext i13 %i_index to i64

ST_10: input_addr [1/1] 0.00ns
:7  %input_addr = getelementptr [5184 x i1]* %input_r, i64 0, i64 %tmp_1

ST_10: input_load [2/2] 2.71ns
:8  %input_load = load i1* %input_addr, align 1


 <State 11>: 4.08ns
ST_11: input_load [1/2] 2.71ns
:8  %input_load = load i1* %input_addr, align 1

ST_11: p_max_1 [1/1] 1.37ns
:9  %p_max_1 = or i1 %input_load, %max_1

ST_11: stg_93 [1/1] 0.00ns
:10  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ M]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ I]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
I_read         (read             ) [ 001000000000]
M_read         (read             ) [ 001111111111]
O              (partselect       ) [ 001111111111]
O_cast10_cast1 (zext             ) [ 001111111111]
O_cast10_cast  (zext             ) [ 001111111111]
stg_17         (br               ) [ 011000000000]
i              (phi              ) [ 001000000000]
exitcond3      (icmp             ) [ 001000000000]
empty          (speclooptripcount) [ 000000000000]
i_2            (add              ) [ 011000000000]
stg_22         (br               ) [ 000000000000]
tmp_s          (zext             ) [ 000000000000]
output_addr    (getelementptr    ) [ 000000000000]
stg_25         (store            ) [ 000000000000]
stg_26         (br               ) [ 011000000000]
I_cast2        (zext             ) [ 000111111111]
I_cast         (zext             ) [ 000111111111]
stg_29         (br               ) [ 001111111111]
m              (phi              ) [ 000100000000]
phi_mul        (phi              ) [ 000101111111]
next_mul       (add              ) [ 001111111111]
m_cast7_cast   (zext             ) [ 000000000000]
m_cast         (zext             ) [ 000000000000]
tmp_9          (icmp             ) [ 000111111111]
empty_13       (speclooptripcount) [ 000000000000]
m_2            (add              ) [ 001111111111]
stg_38         (br               ) [ 000000000000]
tmp_2          (mul              ) [ 000011111111]
stg_40         (br               ) [ 000111111111]
stg_41         (ret              ) [ 000000000000]
x              (phi              ) [ 000010000000]
x_cast6        (zext             ) [ 000001111111]
empty_14       (speclooptripcount) [ 000000000000]
exitcond4      (icmp             ) [ 000111111111]
x_3            (add              ) [ 000111111111]
stg_47         (br               ) [ 001111111111]
tmp_8          (shl              ) [ 000000000000]
tmp_5_cast     (zext             ) [ 000001111111]
stg_50         (br               ) [ 000111111111]
y              (phi              ) [ 000001100000]
y_cast5        (zext             ) [ 000000000000]
exitcond2      (icmp             ) [ 000111111111]
empty_15       (speclooptripcount) [ 000000000000]
y_3            (add              ) [ 000111111111]
stg_56         (br               ) [ 000111111111]
tmp            (add              ) [ 000000000000]
tmp_cast_cast  (zext             ) [ 000000000000]
tmp7           (mul              ) [ 000000100000]
o_index        (add              ) [ 000000011111]
tmp_10         (shl              ) [ 000000000000]
tmp_6_cast     (zext             ) [ 000000011111]
stg_63         (br               ) [ 000111111111]
max            (phi              ) [ 000000011111]
c              (phi              ) [ 000000010000]
c_cast4        (zext             ) [ 000000001111]
exitcond1      (icmp             ) [ 000111111111]
empty_16       (speclooptripcount) [ 000000000000]
c_2            (add              ) [ 000111111111]
stg_70         (br               ) [ 000111111111]
tmp_7          (zext             ) [ 000000000000]
output_addr_2  (getelementptr    ) [ 000000000000]
stg_73         (store            ) [ 000000000000]
stg_74         (br               ) [ 000111111111]
max_1          (phi              ) [ 000111111111]
r              (phi              ) [ 000000001000]
r_cast3        (zext             ) [ 000000000000]
exitcond       (icmp             ) [ 000111111111]
empty_17       (speclooptripcount) [ 000000000000]
r_1            (add              ) [ 000111111111]
stg_81         (br               ) [ 000111111111]
tmp1           (add              ) [ 000000000000]
tmp8           (add              ) [ 000000000100]
tmp8_cast      (zext             ) [ 000000000000]
tmp9           (mul              ) [ 000000000010]
tmp2           (add              ) [ 000000000000]
i_index        (add              ) [ 000000000000]
tmp_1          (zext             ) [ 000000000000]
input_addr     (getelementptr    ) [ 000000000001]
input_load     (load             ) [ 000000000000]
p_max_1        (or               ) [ 000111111111]
stg_93         (br               ) [ 000111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="M">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="I">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="I"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="I_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="6" slack="0"/>
<pin id="60" dir="0" index="1" bw="6" slack="0"/>
<pin id="61" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="I_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="M_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="7" slack="0"/>
<pin id="66" dir="0" index="1" bw="7" slack="0"/>
<pin id="67" dir="1" index="2" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="M_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="output_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="13" slack="0"/>
<pin id="74" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="13" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_25/2 stg_73/7 "/>
</bind>
</comp>

<comp id="83" class="1004" name="output_addr_2_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="11" slack="0"/>
<pin id="87" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_2/7 "/>
</bind>
</comp>

<comp id="91" class="1004" name="input_addr_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="1" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="13" slack="0"/>
<pin id="95" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/10 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_access_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="13" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="101" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/10 "/>
</bind>
</comp>

<comp id="103" class="1005" name="i_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="13" slack="1"/>
<pin id="105" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="107" class="1004" name="i_phi_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="1"/>
<pin id="109" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="13" slack="0"/>
<pin id="111" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="114" class="1005" name="m_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="6" slack="1"/>
<pin id="116" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="m (phireg) "/>
</bind>
</comp>

<comp id="118" class="1004" name="m_phi_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="1"/>
<pin id="120" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="6" slack="0"/>
<pin id="122" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m/3 "/>
</bind>
</comp>

<comp id="125" class="1005" name="phi_mul_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="9" slack="1"/>
<pin id="127" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="129" class="1004" name="phi_mul_phi_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="1"/>
<pin id="131" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="9" slack="0"/>
<pin id="133" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/3 "/>
</bind>
</comp>

<comp id="137" class="1005" name="x_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="4" slack="1"/>
<pin id="139" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="x_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="1"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="4" slack="0"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/4 "/>
</bind>
</comp>

<comp id="148" class="1005" name="y_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="4" slack="1"/>
<pin id="150" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="y (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="y_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="4" slack="0"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="1" slack="1"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y/5 "/>
</bind>
</comp>

<comp id="160" class="1005" name="max_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="1"/>
<pin id="162" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="max (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="max_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="1" slack="1"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max/7 "/>
</bind>
</comp>

<comp id="173" class="1005" name="c_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="2" slack="1"/>
<pin id="175" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="177" class="1004" name="c_phi_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="1"/>
<pin id="179" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="2" slack="0"/>
<pin id="181" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/7 "/>
</bind>
</comp>

<comp id="184" class="1005" name="max_1_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="1"/>
<pin id="186" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="max_1 (phireg) "/>
</bind>
</comp>

<comp id="188" class="1004" name="max_1_phi_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="1"/>
<pin id="190" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="1" slack="1"/>
<pin id="192" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_1/8 "/>
</bind>
</comp>

<comp id="196" class="1005" name="r_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="2" slack="1"/>
<pin id="198" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="r (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="r_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="2" slack="0"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="1" slack="1"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r/8 "/>
</bind>
</comp>

<comp id="207" class="1004" name="O_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="4" slack="0"/>
<pin id="209" dir="0" index="1" bw="6" slack="0"/>
<pin id="210" dir="0" index="2" bw="1" slack="0"/>
<pin id="211" dir="0" index="3" bw="4" slack="0"/>
<pin id="212" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="O/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="O_cast10_cast1_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="4" slack="0"/>
<pin id="219" dir="1" index="1" bw="11" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="O_cast10_cast1/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="O_cast10_cast_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="4" slack="0"/>
<pin id="223" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="O_cast10_cast/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="exitcond3_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="13" slack="0"/>
<pin id="227" dir="0" index="1" bw="13" slack="0"/>
<pin id="228" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="i_2_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="13" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_s_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="13" slack="0"/>
<pin id="239" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="I_cast2_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="6" slack="1"/>
<pin id="244" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="I_cast2/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="I_cast_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="6" slack="1"/>
<pin id="247" dir="1" index="1" bw="13" slack="7"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="I_cast/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="next_mul_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="9" slack="0"/>
<pin id="250" dir="0" index="1" bw="6" slack="1"/>
<pin id="251" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="m_cast7_cast_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="6" slack="0"/>
<pin id="255" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_cast7_cast/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="m_cast_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="6" slack="0"/>
<pin id="259" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_cast/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_9_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="7" slack="0"/>
<pin id="263" dir="0" index="1" bw="7" slack="2"/>
<pin id="264" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="m_2_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="6" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_2/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_2_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="4" slack="2"/>
<pin id="274" dir="0" index="1" bw="6" slack="0"/>
<pin id="275" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="x_cast6_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="4" slack="0"/>
<pin id="279" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_cast6/4 "/>
</bind>
</comp>

<comp id="281" class="1004" name="exitcond4_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="4" slack="0"/>
<pin id="283" dir="0" index="1" bw="4" slack="3"/>
<pin id="284" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/4 "/>
</bind>
</comp>

<comp id="286" class="1004" name="x_3_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="4" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_3/4 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_8_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="4" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_5_cast_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="4" slack="0"/>
<pin id="300" dir="1" index="1" bw="13" slack="6"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_cast/4 "/>
</bind>
</comp>

<comp id="302" class="1004" name="y_cast5_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="4" slack="0"/>
<pin id="304" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="y_cast5/5 "/>
</bind>
</comp>

<comp id="306" class="1004" name="exitcond2_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="4" slack="0"/>
<pin id="308" dir="0" index="1" bw="4" slack="4"/>
<pin id="309" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/5 "/>
</bind>
</comp>

<comp id="311" class="1004" name="y_3_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="4" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_3/5 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="4" slack="0"/>
<pin id="319" dir="0" index="1" bw="8" slack="2"/>
<pin id="320" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_cast_cast_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="8" slack="0"/>
<pin id="324" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_cast/5 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp7_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="8" slack="0"/>
<pin id="328" dir="0" index="1" bw="4" slack="4"/>
<pin id="329" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp7/5 "/>
</bind>
</comp>

<comp id="331" class="1004" name="o_index_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="11" slack="1"/>
<pin id="333" dir="0" index="1" bw="4" slack="2"/>
<pin id="334" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_index/6 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_10_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="4" slack="1"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_10/6 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_6_cast_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="4" slack="0"/>
<pin id="343" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_cast/6 "/>
</bind>
</comp>

<comp id="345" class="1004" name="c_cast4_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="2" slack="0"/>
<pin id="347" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_cast4/7 "/>
</bind>
</comp>

<comp id="349" class="1004" name="exitcond1_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="2" slack="0"/>
<pin id="351" dir="0" index="1" bw="2" slack="0"/>
<pin id="352" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/7 "/>
</bind>
</comp>

<comp id="355" class="1004" name="c_2_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="2" slack="0"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_2/7 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_7_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="11" slack="1"/>
<pin id="363" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7/7 "/>
</bind>
</comp>

<comp id="365" class="1004" name="r_cast3_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="2" slack="0"/>
<pin id="367" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_cast3/8 "/>
</bind>
</comp>

<comp id="369" class="1004" name="exitcond_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="2" slack="0"/>
<pin id="371" dir="0" index="1" bw="2" slack="0"/>
<pin id="372" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/8 "/>
</bind>
</comp>

<comp id="375" class="1004" name="r_1_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="2" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_1/8 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp1_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="2" slack="0"/>
<pin id="383" dir="0" index="1" bw="9" slack="5"/>
<pin id="384" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/8 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp8_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="4" slack="2"/>
<pin id="389" dir="0" index="1" bw="9" slack="0"/>
<pin id="390" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp8/8 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp8_cast_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="9" slack="1"/>
<pin id="394" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp8_cast/9 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp9_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="6" slack="7"/>
<pin id="397" dir="0" index="1" bw="9" slack="0"/>
<pin id="398" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp9/9 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp2_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="13" slack="1"/>
<pin id="402" dir="0" index="1" bw="4" slack="6"/>
<pin id="403" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/10 "/>
</bind>
</comp>

<comp id="404" class="1004" name="i_index_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="2" slack="3"/>
<pin id="406" dir="0" index="1" bw="13" slack="0"/>
<pin id="407" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_index/10 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_1_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="13" slack="0"/>
<pin id="411" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/10 "/>
</bind>
</comp>

<comp id="414" class="1004" name="p_max_1_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="3"/>
<pin id="417" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_max_1/11 "/>
</bind>
</comp>

<comp id="420" class="1005" name="I_read_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="6" slack="1"/>
<pin id="422" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="I_read "/>
</bind>
</comp>

<comp id="426" class="1005" name="M_read_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="7" slack="2"/>
<pin id="428" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="M_read "/>
</bind>
</comp>

<comp id="431" class="1005" name="O_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="4" slack="3"/>
<pin id="433" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="O "/>
</bind>
</comp>

<comp id="437" class="1005" name="O_cast10_cast1_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="11" slack="4"/>
<pin id="439" dir="1" index="1" bw="11" slack="4"/>
</pin_list>
<bind>
<opset="O_cast10_cast1 "/>
</bind>
</comp>

<comp id="442" class="1005" name="O_cast10_cast_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="8" slack="2"/>
<pin id="444" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="O_cast10_cast "/>
</bind>
</comp>

<comp id="450" class="1005" name="i_2_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="13" slack="0"/>
<pin id="452" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="455" class="1005" name="I_cast2_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="9" slack="1"/>
<pin id="457" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="I_cast2 "/>
</bind>
</comp>

<comp id="460" class="1005" name="I_cast_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="13" slack="7"/>
<pin id="462" dir="1" index="1" bw="13" slack="7"/>
</pin_list>
<bind>
<opset="I_cast "/>
</bind>
</comp>

<comp id="465" class="1005" name="next_mul_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="9" slack="0"/>
<pin id="467" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="473" class="1005" name="m_2_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="6" slack="0"/>
<pin id="475" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="m_2 "/>
</bind>
</comp>

<comp id="478" class="1005" name="tmp_2_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="8" slack="2"/>
<pin id="480" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="483" class="1005" name="x_cast6_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="11" slack="2"/>
<pin id="485" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="x_cast6 "/>
</bind>
</comp>

<comp id="491" class="1005" name="x_3_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="4" slack="0"/>
<pin id="493" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="x_3 "/>
</bind>
</comp>

<comp id="496" class="1005" name="tmp_5_cast_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="13" slack="6"/>
<pin id="498" dir="1" index="1" bw="13" slack="6"/>
</pin_list>
<bind>
<opset="tmp_5_cast "/>
</bind>
</comp>

<comp id="504" class="1005" name="y_3_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="4" slack="0"/>
<pin id="506" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="y_3 "/>
</bind>
</comp>

<comp id="509" class="1005" name="tmp7_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="11" slack="1"/>
<pin id="511" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp7 "/>
</bind>
</comp>

<comp id="514" class="1005" name="o_index_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="11" slack="1"/>
<pin id="516" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="o_index "/>
</bind>
</comp>

<comp id="519" class="1005" name="tmp_6_cast_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="9" slack="2"/>
<pin id="521" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="tmp_6_cast "/>
</bind>
</comp>

<comp id="524" class="1005" name="c_cast4_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="13" slack="3"/>
<pin id="526" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opset="c_cast4 "/>
</bind>
</comp>

<comp id="532" class="1005" name="c_2_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="2" slack="0"/>
<pin id="534" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="c_2 "/>
</bind>
</comp>

<comp id="540" class="1005" name="r_1_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="2" slack="0"/>
<pin id="542" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="r_1 "/>
</bind>
</comp>

<comp id="545" class="1005" name="tmp8_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="9" slack="1"/>
<pin id="547" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp8 "/>
</bind>
</comp>

<comp id="550" class="1005" name="tmp9_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="13" slack="1"/>
<pin id="552" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp9 "/>
</bind>
</comp>

<comp id="555" class="1005" name="input_addr_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="13" slack="1"/>
<pin id="557" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="560" class="1005" name="p_max_1_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="1"/>
<pin id="562" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_max_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="10" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="28" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="30" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="82"><net_src comp="70" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="88"><net_src comp="2" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="28" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="90"><net_src comp="83" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="96"><net_src comp="0" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="28" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="102"><net_src comp="91" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="18" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="103" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="32" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="114" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="34" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="125" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="136"><net_src comp="129" pin="4"/><net_sink comp="125" pin=0"/></net>

<net id="140"><net_src comp="42" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="137" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="42" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="148" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="159"><net_src comp="152" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="163"><net_src comp="30" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="164" pin="4"/><net_sink comp="77" pin=1"/></net>

<net id="172"><net_src comp="164" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="176"><net_src comp="50" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="173" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="184" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="194"><net_src comp="160" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="195"><net_src comp="188" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="199"><net_src comp="50" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="196" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="213"><net_src comp="12" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="58" pin="2"/><net_sink comp="207" pin=1"/></net>

<net id="215"><net_src comp="14" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="216"><net_src comp="16" pin="0"/><net_sink comp="207" pin=3"/></net>

<net id="220"><net_src comp="207" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="207" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="229"><net_src comp="107" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="20" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="107" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="26" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="240"><net_src comp="107" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="252"><net_src comp="129" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="256"><net_src comp="118" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="118" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="265"><net_src comp="257" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="118" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="40" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="253" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="280"><net_src comp="141" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="285"><net_src comp="141" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="290"><net_src comp="141" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="48" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="141" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="48" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="301"><net_src comp="292" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="152" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="310"><net_src comp="152" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="315"><net_src comp="152" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="48" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="302" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="325"><net_src comp="317" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="330"><net_src comp="322" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="339"><net_src comp="148" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="48" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="344"><net_src comp="335" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="177" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="353"><net_src comp="177" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="52" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="177" pin="4"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="56" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="364"><net_src comp="361" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="368"><net_src comp="200" pin="4"/><net_sink comp="365" pin=0"/></net>

<net id="373"><net_src comp="200" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="52" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="200" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="56" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="365" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="125" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="381" pin="2"/><net_sink comp="387" pin=1"/></net>

<net id="399"><net_src comp="392" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="408"><net_src comp="400" pin="2"/><net_sink comp="404" pin=1"/></net>

<net id="412"><net_src comp="404" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="418"><net_src comp="98" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="184" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="423"><net_src comp="58" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="425"><net_src comp="420" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="429"><net_src comp="64" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="434"><net_src comp="207" pin="4"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="436"><net_src comp="431" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="440"><net_src comp="217" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="445"><net_src comp="221" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="453"><net_src comp="231" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="458"><net_src comp="242" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="463"><net_src comp="245" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="468"><net_src comp="248" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="476"><net_src comp="266" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="481"><net_src comp="272" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="486"><net_src comp="277" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="494"><net_src comp="286" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="499"><net_src comp="298" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="507"><net_src comp="311" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="512"><net_src comp="326" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="517"><net_src comp="331" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="522"><net_src comp="341" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="527"><net_src comp="345" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="535"><net_src comp="355" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="543"><net_src comp="375" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="548"><net_src comp="387" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="553"><net_src comp="395" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="558"><net_src comp="91" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="563"><net_src comp="414" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="188" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {2 7 }
 - Input state : 
	Port: dut_max_pool : input_r | {10 11 }
	Port: dut_max_pool : M | {1 }
	Port: dut_max_pool : I | {1 }
  - Chain level:
	State 1
		O_cast10_cast1 : 1
		O_cast10_cast : 1
	State 2
		exitcond3 : 1
		i_2 : 1
		stg_22 : 2
		tmp_s : 1
		output_addr : 2
		stg_25 : 3
	State 3
		next_mul : 1
		m_cast7_cast : 1
		m_cast : 1
		tmp_9 : 2
		m_2 : 1
		stg_38 : 3
		tmp_2 : 2
	State 4
		x_cast6 : 1
		exitcond4 : 1
		x_3 : 1
		stg_47 : 2
		tmp_8 : 1
		tmp_5_cast : 1
	State 5
		y_cast5 : 1
		exitcond2 : 1
		y_3 : 1
		stg_56 : 2
		tmp : 2
		tmp_cast_cast : 3
		tmp7 : 4
	State 6
	State 7
		c_cast4 : 1
		exitcond1 : 1
		c_2 : 1
		stg_70 : 2
		output_addr_2 : 1
		stg_73 : 2
	State 8
		r_cast3 : 1
		exitcond : 1
		r_1 : 1
		stg_81 : 2
		tmp1 : 2
		tmp8 : 3
	State 9
		tmp9 : 1
	State 10
		i_index : 1
		tmp_1 : 2
		input_addr : 3
		input_load : 4
	State 11
		p_max_1 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |       i_2_fu_231      |    0    |    0    |    13   |
|          |    next_mul_fu_248    |    0    |    0    |    9    |
|          |       m_2_fu_266      |    0    |    0    |    6    |
|          |       x_3_fu_286      |    0    |    0    |    4    |
|          |       y_3_fu_311      |    0    |    0    |    4    |
|          |       tmp_fu_317      |    0    |    0    |    8    |
|    add   |     o_index_fu_331    |    0    |    0    |    11   |
|          |       c_2_fu_355      |    0    |    0    |    2    |
|          |       r_1_fu_375      |    0    |    0    |    2    |
|          |      tmp1_fu_381      |    0    |    0    |   1.5   |
|          |      tmp8_fu_387      |    0    |    0    |   1.5   |
|          |      tmp2_fu_400      |    0    |    0    |   1.5   |
|          |     i_index_fu_404    |    0    |    0    |   1.5   |
|----------|-----------------------|---------|---------|---------|
|          |    exitcond3_fu_225   |    0    |    0    |    5    |
|          |      tmp_9_fu_261     |    0    |    0    |    3    |
|   icmp   |    exitcond4_fu_281   |    0    |    0    |    2    |
|          |    exitcond2_fu_306   |    0    |    0    |    2    |
|          |    exitcond1_fu_349   |    0    |    0    |    1    |
|          |    exitcond_fu_369    |    0    |    0    |    1    |
|----------|-----------------------|---------|---------|---------|
|          |      tmp_2_fu_272     |    1    |    0    |    4    |
|    mul   |      tmp7_fu_326      |    1    |    0    |    0    |
|          |      tmp9_fu_395      |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|    or    |     p_max_1_fu_414    |    0    |    0    |    1    |
|----------|-----------------------|---------|---------|---------|
|   read   |   I_read_read_fu_58   |    0    |    0    |    0    |
|          |   M_read_read_fu_64   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|partselect|        O_fu_207       |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          | O_cast10_cast1_fu_217 |    0    |    0    |    0    |
|          |  O_cast10_cast_fu_221 |    0    |    0    |    0    |
|          |      tmp_s_fu_237     |    0    |    0    |    0    |
|          |     I_cast2_fu_242    |    0    |    0    |    0    |
|          |     I_cast_fu_245     |    0    |    0    |    0    |
|          |  m_cast7_cast_fu_253  |    0    |    0    |    0    |
|          |     m_cast_fu_257     |    0    |    0    |    0    |
|          |     x_cast6_fu_277    |    0    |    0    |    0    |
|   zext   |   tmp_5_cast_fu_298   |    0    |    0    |    0    |
|          |     y_cast5_fu_302    |    0    |    0    |    0    |
|          |  tmp_cast_cast_fu_322 |    0    |    0    |    0    |
|          |   tmp_6_cast_fu_341   |    0    |    0    |    0    |
|          |     c_cast4_fu_345    |    0    |    0    |    0    |
|          |      tmp_7_fu_361     |    0    |    0    |    0    |
|          |     r_cast3_fu_365    |    0    |    0    |    0    |
|          |    tmp8_cast_fu_392   |    0    |    0    |    0    |
|          |      tmp_1_fu_409     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|    shl   |      tmp_8_fu_292     |    0    |    0    |    0    |
|          |     tmp_10_fu_335     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    3    |    0    |    84   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|    I_cast2_reg_455   |    9   |
|    I_cast_reg_460    |   13   |
|    I_read_reg_420    |    6   |
|    M_read_reg_426    |    7   |
|O_cast10_cast1_reg_437|   11   |
| O_cast10_cast_reg_442|    8   |
|       O_reg_431      |    4   |
|      c_2_reg_532     |    2   |
|    c_cast4_reg_524   |   13   |
|       c_reg_173      |    2   |
|      i_2_reg_450     |   13   |
|       i_reg_103      |   13   |
|  input_addr_reg_555  |   13   |
|      m_2_reg_473     |    6   |
|       m_reg_114      |    6   |
|     max_1_reg_184    |    1   |
|      max_reg_160     |    1   |
|   next_mul_reg_465   |    9   |
|    o_index_reg_514   |   11   |
|    p_max_1_reg_560   |    1   |
|    phi_mul_reg_125   |    9   |
|      r_1_reg_540     |    2   |
|       r_reg_196      |    2   |
|     tmp7_reg_509     |   11   |
|     tmp8_reg_545     |    9   |
|     tmp9_reg_550     |   13   |
|     tmp_2_reg_478    |    8   |
|  tmp_5_cast_reg_496  |   13   |
|  tmp_6_cast_reg_519  |    9   |
|      x_3_reg_491     |    4   |
|    x_cast6_reg_483   |   11   |
|       x_reg_137      |    4   |
|      y_3_reg_504     |    4   |
|       y_reg_148      |    4   |
+----------------------+--------+
|         Total        |   252  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_77 |  p0  |   2  |  13  |   26   ||    13   |
| grp_access_fu_77 |  p1  |   2  |   1  |    2   ||    1    |
| grp_access_fu_98 |  p0  |   2  |  13  |   26   ||    13   |
|  phi_mul_reg_125 |  p0  |   2  |   9  |   18   ||    9    |
|     y_reg_148    |  p0  |   2  |   4  |    8   ||    4    |
|    max_reg_160   |  p0  |   2  |   1  |    2   ||    1    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   82   ||  9.426  ||    41   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   84   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   41   |
|  Register |    -   |    -   |   252  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    9   |   252  |   125  |
+-----------+--------+--------+--------+--------+
