Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Sep  3 16:48:25 2022
| Host         : DESKTOP-POC374B running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   220 |
|    Minimum number of control sets                        |   220 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   225 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   220 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |    29 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     2 |
| >= 16              |   172 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            4682 |          879 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             194 |           76 |
| Yes          | No                    | No                     |             406 |           98 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            5173 |         2323 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                          Enable Signal                                                                         |                                                                    Set/Reset Signal                                                                   | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/enb                                                                                                               |                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/PIVOT_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                       | design_1_i/PIVOT_0/U0/PIVOT_v1_0_S00_AXI_inst/p_0_in                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/PIVOT_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                       | design_1_i/PIVOT_0/U0/PIVOT_v1_0_S00_AXI_inst/p_0_in                                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/PIVOT_v1_0_S00_AXI_inst/p_1_in[0]                                                                                                        | design_1_i/PIVOT_0/U0/PIVOT_v1_0_S00_AXI_inst/p_0_in                                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/PIVOT_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                       | design_1_i/PIVOT_0/U0/PIVOT_v1_0_S00_AXI_inst/p_0_in                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_TO_BRAM_0/U0/AXI_TO_BRAM_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                 | design_1_i/AXI_TO_BRAM_0/U0/AXI_TO_BRAM_v1_0_S00_AXI_inst/slv_reg0[12]_i_1_n_0                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_TO_BRAM_0/U0/AXI_TO_BRAM_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                 | design_1_i/AXI_TO_BRAM_0/U0/AXI_TO_BRAM_v1_0_S00_AXI_inst/slv_reg0[12]_i_1_n_0                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_TO_BRAM_0/U0/AXI_TO_BRAM_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                 | design_1_i/AXI_TO_BRAM_0/U0/AXI_TO_BRAM_v1_0_S00_AXI_inst/slv_reg0[12]_i_1_n_0                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_TO_BRAM_0/U0/AXI_TO_BRAM_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                 | design_1_i/AXI_TO_BRAM_0/U0/AXI_TO_BRAM_v1_0_S00_AXI_inst/slv_reg0[12]_i_1_n_0                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_TO_BRAM_0/U0/AXI_TO_BRAM_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                 | design_1_i/AXI_TO_BRAM_0/U0/AXI_TO_BRAM_v1_0_S00_AXI_inst/slv_reg0[12]_i_1_n_0                                                                        |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_TO_BRAM_0/U0/AXI_TO_BRAM_v1_0_S00_AXI_inst/slv_reg4[0]_i_1_n_0                                                                                  | design_1_i/AXI_TO_BRAM_0/U0/AXI_TO_BRAM_v1_0_S00_AXI_inst/slv_reg0[12]_i_1_n_0                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_TO_BRAM_0/U0/AXI_TO_BRAM_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                 | design_1_i/AXI_TO_BRAM_0/U0/AXI_TO_BRAM_v1_0_S00_AXI_inst/slv_reg0[12]_i_1_n_0                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_TO_BRAM_0/U0/AXI_TO_BRAM_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                 | design_1_i/AXI_TO_BRAM_0/U0/AXI_TO_BRAM_v1_0_S00_AXI_inst/slv_reg0[12]_i_1_n_0                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_TO_BRAM_0/U0/AXI_TO_BRAM_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                  | design_1_i/AXI_TO_BRAM_0/U0/AXI_TO_BRAM_v1_0_S00_AXI_inst/slv_reg0[12]_i_1_n_0                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_TO_BRAM_0/U0/AXI_TO_BRAM_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                 | design_1_i/AXI_TO_BRAM_0/U0/AXI_TO_BRAM_v1_0_S00_AXI_inst/slv_reg0[12]_i_1_n_0                                                                        |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_TO_BRAM_0/U0/AXI_TO_BRAM_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                 | design_1_i/AXI_TO_BRAM_0/U0/AXI_TO_BRAM_v1_0_S00_AXI_inst/slv_reg0[12]_i_1_n_0                                                                        |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_TO_BRAM_0/U0/AXI_TO_BRAM_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                  | design_1_i/AXI_TO_BRAM_0/U0/AXI_TO_BRAM_v1_0_S00_AXI_inst/slv_reg0[12]_i_1_n_0                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_TO_BRAM_0/U0/AXI_TO_BRAM_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                 | design_1_i/AXI_TO_BRAM_0/U0/AXI_TO_BRAM_v1_0_S00_AXI_inst/slv_reg0[12]_i_1_n_0                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_TO_BRAM_0/U0/AXI_TO_BRAM_v1_0_S00_AXI_inst/slv_reg3[0]_i_1_n_0                                                                                  | design_1_i/AXI_TO_BRAM_0/U0/AXI_TO_BRAM_v1_0_S00_AXI_inst/slv_reg0[12]_i_1_n_0                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_TO_BRAM_0/U0/AXI_TO_BRAM_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                 | design_1_i/AXI_TO_BRAM_0/U0/AXI_TO_BRAM_v1_0_S00_AXI_inst/slv_reg0[12]_i_1_n_0                                                                        |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_TO_BRAM_0/U0/AXI_TO_BRAM_v1_0_S00_AXI_inst/p_1_in[7]                                                                                            | design_1_i/AXI_TO_BRAM_0/U0/AXI_TO_BRAM_v1_0_S00_AXI_inst/slv_reg0[12]_i_1_n_0                                                                        |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_TO_BRAM_0/U0/AXI_TO_BRAM_v1_0_S00_AXI_inst/p_1_in[31]                                                                                           | design_1_i/AXI_TO_BRAM_0/U0/AXI_TO_BRAM_v1_0_S00_AXI_inst/slv_reg0[12]_i_1_n_0                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_TO_BRAM_0/U0/AXI_TO_BRAM_v1_0_S00_AXI_inst/p_1_in[12]                                                                                           | design_1_i/AXI_TO_BRAM_0/U0/AXI_TO_BRAM_v1_0_S00_AXI_inst/slv_reg0[12]_i_1_n_0                                                                        |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_TO_BRAM_0/U0/AXI_TO_BRAM_v1_0_S00_AXI_inst/p_1_in[23]                                                                                           | design_1_i/AXI_TO_BRAM_0/U0/AXI_TO_BRAM_v1_0_S00_AXI_inst/slv_reg0[12]_i_1_n_0                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_TO_BRAM_0/U0/AXI_TO_BRAM_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                 | design_1_i/AXI_TO_BRAM_0/U0/AXI_TO_BRAM_v1_0_S00_AXI_inst/slv_reg0[12]_i_1_n_0                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/i_next                                                                                                            | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |                6 |             10 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/PIVOT_0/U0/PIVOT_v1_0_S00_AXI_inst/p_0_in                                                                                                  |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                5 |             10 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotCol_next                                                                                                     | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |                2 |             11 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/AXI_TO_BRAM_0/U0/AXI_TO_BRAM_v1_0_S00_AXI_inst/slv_reg0[12]_i_1_n_0                                                                        |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                       |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                       |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                       |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                        |                                                                                                                                                       |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        |                                                                                                                                                       |                6 |             17 |         2.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                8 |             19 |         2.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          |                                                                                                                                                       |                8 |             20 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/j_next                                                                                                            | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |                7 |             21 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[24]_263                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               12 |             31 |         2.58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[35]_203                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               13 |             31 |         2.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[14]_266                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               10 |             31 |         3.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[10]_268                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |                6 |             31 |         5.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[12]_267                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               10 |             31 |         3.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[17]_154                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               13 |             31 |         2.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[19]_167                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               12 |             31 |         2.58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[1]_189                                                                                                | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               13 |             31 |         2.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[13]_195                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               11 |             31 |         2.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[0]_186                                                                                                | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               11 |             31 |         2.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[18]_264                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               14 |             31 |         2.21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[20]_163                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               13 |             31 |         2.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[22]_172                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               14 |             31 |         2.21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[23]_197                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               12 |             31 |         2.58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[100]_232                                                                                              | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               24 |             31 |         1.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[11]_194                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[26]_169                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               11 |             31 |         2.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[27]_199                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               14 |             31 |         2.21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[29]_200                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               15 |             31 |         2.07 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[2]_272                                                                                                | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |                7 |             31 |         4.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[67]_218                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |                9 |             31 |         3.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[69]_219                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |                9 |             31 |         3.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[72]_243                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |                5 |             31 |         6.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[63]_216                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               26 |             31 |         1.19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[64]_247                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |                9 |             31 |         3.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[71]_220                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[74]_242                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               12 |             31 |         2.58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[75]_222                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               12 |             31 |         2.58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[80]_239                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               13 |             31 |         2.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[48]_252                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               10 |             31 |         3.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[81]_166                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               14 |             31 |         2.21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[84]_237                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               14 |             31 |         2.21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[88]_236                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               12 |             31 |         2.58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[89]_226                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               11 |             31 |         2.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[94]_178                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               19 |             31 |         1.63 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[44]_254                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               20 |             31 |         1.55 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[8]_269                                                                                                | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               15 |             31 |         2.07 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[42]_255                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               16 |             31 |         1.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[57]_213                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               13 |             31 |         2.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[58]_176                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[53]_211                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               12 |             31 |         2.58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[68]_245                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |                7 |             31 |         4.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[4]_271                                                                                                | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               11 |             31 |         2.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[76]_241                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               11 |             31 |         2.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[45]_208                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               17 |             31 |         1.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[59]_214                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               13 |             31 |         2.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[56]_249                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |                9 |             31 |         3.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[6]_270                                                                                                | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               11 |             31 |         2.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[66]_246                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |                9 |             31 |         3.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[78]_240                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               14 |             31 |         2.21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[49]_160                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[65]_217                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |                9 |             31 |         3.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[50]_251                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               16 |             31 |         1.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[79]_224                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               19 |             31 |         1.63 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[7]_192                                                                                                | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               15 |             31 |         2.07 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[38]_257                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               14 |             31 |         2.21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[83]_184                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[86]_180                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[41]_206                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               20 |             31 |         1.55 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[70]_244                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               14 |             31 |         2.21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[87]_225                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               11 |             31 |         2.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[90]_182                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               13 |             31 |         2.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[91]_227                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               14 |             31 |         2.21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[82]_238                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               11 |             31 |         2.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[46]_253                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               23 |             31 |         1.35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[73]_221                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               12 |             31 |         2.58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[85]_152                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               12 |             31 |         2.58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[92]_235                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               12 |             31 |         2.58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[93]_228                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               14 |             31 |         2.21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[77]_223                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               11 |             31 |         2.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[37]_204                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               14 |             31 |         2.21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[51]_210                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               17 |             31 |         1.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[47]_209                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               24 |             31 |         1.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[43]_207                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               14 |             31 |         2.21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[54]_174                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               12 |             31 |         2.58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[52]_250                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               13 |             31 |         2.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[39]_205                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               11 |             31 |         2.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[40]_256                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               17 |             31 |         1.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[5]_191                                                                                                | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |                6 |             31 |         5.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[61]_215                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               12 |             31 |         2.58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[62]_179                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               14 |             31 |         2.21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[3]_190                                                                                                | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |                7 |             31 |         4.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[55]_212                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |                9 |             31 |         3.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[60]_248                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               19 |             31 |         1.63 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[99]_231                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               10 |             31 |         3.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[98]_233                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[97]_230                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               10 |             31 |         3.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[95]_229                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               20 |             31 |         1.55 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[96]_234                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |                7 |             31 |         4.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[9]_193                                                                                                | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               17 |             31 |         1.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[36]_258                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               14 |             31 |         2.21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[15]_196                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |                7 |             31 |         4.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[16]_265                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               15 |             31 |         2.07 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[21]_157                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[25]_198                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               13 |             31 |         2.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[28]_262                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               14 |             31 |         2.21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[30]_261                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               16 |             31 |         1.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[31]_201                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               16 |             31 |         1.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[32]_260                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               19 |             31 |         1.63 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[33]_202                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               15 |             31 |         2.07 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[34]_259                                                                                               | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               14 |             31 |         2.21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[19]_168                                                                                          | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[33]_295                                                                                          | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[35]_299                                                                                          | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[30]_350                                                                                          | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               22 |             32 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[45]_342                                                                                          | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               20 |             32 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[1]_283                                                                                           | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[41]_336                                                                                          | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               20 |             32 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[27]_356                                                                                          | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[28]_311                                                                                          | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[13]_321                                                                                          | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[43]_353                                                                                          | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[6]_305                                                                                           | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[37]_301                                                                                          | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[50]_338                                                                                          | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               22 |             32 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[48]_340                                                                                          | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[16]_276                                                                                          | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[25]_274                                                                                          | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[3]_287                                                                                           | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[5]_289                                                                                           | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[7]_291                                                                                           | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               21 |             32 |         1.52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[34]_293                                                                                          | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               20 |             32 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[40]_333                                                                                          | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[23]_357                                                                                          | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               21 |             32 |         1.52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[22]_173                                                                                          | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[21]_158                                                                                          | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[4]_285                                                                                           | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[32]_281                                                                                          | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[18]_319                                                                                          | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[31]_355                                                                                          | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               23 |             32 |         1.39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[24]_309                                                                                          | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[49]_161                                                                                          | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[36]_303                                                                                          | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[9]_325                                                                                           | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               21 |             32 |         1.52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[39]_354                                                                                          | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               20 |             32 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[46]_351                                                                                          | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               21 |             32 |         1.52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[20]_164                                                                                          | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[12]_313                                                                                          | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[44]_329                                                                                          | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               20 |             32 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[47]_352                                                                                          | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               26 |             32 |         1.23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[38]_297                                                                                          | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               20 |             32 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[29]_344                                                                                          | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[42]_331                                                                                          | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/Q[0]                                                                                                              | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_TO_BRAM_0/U0/AXI_TO_BRAM_v1_0_S00_AXI_inst/slv_reg_rden                                                                                         | design_1_i/AXI_TO_BRAM_0/U0/AXI_TO_BRAM_v1_0_S00_AXI_inst/slv_reg0[12]_i_1_n_0                                                                        |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/PIVOT_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                     | design_1_i/PIVOT_0/U0/PIVOT_v1_0_S00_AXI_inst/p_0_in                                                                                                  |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[0]_187                                                                                           | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[10]_317                                                                                          | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               21 |             32 |         1.52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[11]_323                                                                                          | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivot_next                                                                                                        | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[2]_307                                                                                           | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[8]_278                                                                                           | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[15]_358                                                                                          | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[17]_155                                                                                          | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[14]_315                                                                                          | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[26]_170                                                                                          | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                       |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                       |                8 |             35 |         4.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                       |               10 |             44 |         4.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                       |               10 |             44 |         4.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                       |                9 |             44 |         4.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                       |               11 |             44 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                       |                8 |             47 |         5.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                       |               12 |             47 |         3.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/FSM_sequential_state_reg_reg[1]                                                                     |               14 |             64 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                    |               41 |             75 |         1.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                |                                                                                                                                                       |              880 |           4691 |         5.33 |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


