Warning: Derate summary report may not match the output of report_timing without timing derates applied. (UITE-447)
****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type max
	-input_pins
	-nets
	-nworst 5
	-slack_lesser_than 10.0000
	-max_paths 10000
	-unique_pins
	-transition_time
	-capacitance
	-crosstalk_delta
	-derate
	-sort_by slack
	-include_hierarchical_pins
Design : user_project_wrapper
Version: T-2022.03-SP3
Date   : Sun Dec 11 11:32:24 2022
****************************************


  Startpoint: mprj/o_FF[161]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[24] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[161]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5370   1.0500   0.0000   1.6225 &   7.3081 r
  mprj/o_FF[161]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.5156   1.0500            2.1589 &   9.4670 r
  mprj/o_q[161] (net)                                    2   0.0145 
  mprj/o_dly[161]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.5156   1.0500   0.0000   0.0002 &   9.4672 r
  mprj/o_dly[161]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.8995   1.0500            2.2127 &  11.6799 r
  mprj/o_q_dly[161] (net)                                2   0.0277 
  mprj/o_BUF[161]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.8995   1.0500   0.0000   0.0007 &  11.6806 r
  mprj/o_BUF[161]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          16.3810   1.0500            9.7222 &  21.4028 r
  mprj/io_oeb[24] (net)                                  1   0.5707 
  mprj/io_oeb[24] (user_proj_example)                                          0.0000   1.0500            0.0000 &  21.4028 r
  io_oeb[24] (net) 
  io_oeb[24] (out)                                                   21.0678  16.3913   1.0500  10.5740  11.3767 &  32.7795 r
  data arrival time                                                                                                 32.7795

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -32.7795
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -24.8795

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.5609 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.5609 

  slack (with derating applied) (VIOLATED)                                                              -24.8795 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -23.3186 



  Startpoint: mprj/o_FF[53]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[21]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[53]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5200   1.0500   0.0000   1.2849 &   6.9705 r
  mprj/o_FF[53]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3404   1.0500            2.0449 &   9.0154 r
  mprj/o_q[53] (net)                                     1   0.0077 
  mprj/o_dly[53]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.3404   1.0500   0.0000   0.0001 &   9.0155 r
  mprj/o_dly[53]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.9303   1.0500            2.2062 &  11.2218 r
  mprj/o_q_dly[53] (net)                                 2   0.0288 
  mprj/o_BUF[53]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1502   0.9303   1.0500   0.0602   0.0639 &  11.2857 r
  mprj/o_BUF[53]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           13.5772   1.0500            8.1583 &  19.4440 r
  mprj/la_data_out[21] (net)                             1   0.4737 
  mprj/la_data_out[21] (user_proj_example)                                     0.0000   1.0500            0.0000 &  19.4440 r
  la_data_out[21] (net) 
  la_data_out[21] (out)                                              17.4587  13.5833   1.0500   9.5975  10.2562 &  29.7002 r
  data arrival time                                                                                                 29.7002

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -29.7002
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -21.8002

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.4143 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.4143 

  slack (with derating applied) (VIOLATED)                                                              -21.8002 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -20.3859 



  Startpoint: mprj/o_FF[139]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[2] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[139]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.3432   1.0500   0.0000   0.5357 &   6.2213 r
  mprj/o_FF[139]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2623   1.0500            1.9880 &   8.2093 r
  mprj/o_q[139] (net)                                    1   0.0046 
  mprj/o_dly[139]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2623   1.0500   0.0000   0.0000 &   8.2094 r
  mprj/o_dly[139]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.0741   1.0500            2.2833 &  10.4926 r
  mprj/o_q_dly[139] (net)                                2   0.0342 
  mprj/o_BUF[139]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1429   1.0741   1.0500   0.0571   0.0611 &  10.5537 r
  mprj/o_BUF[139]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          17.4116   1.0500           10.2752 &  20.8289 r
  mprj/io_oeb[2] (net)                                   1   0.6051 
  mprj/io_oeb[2] (user_proj_example)                                           0.0000   1.0500            0.0000 &  20.8289 r
  io_oeb[2] (net) 
  io_oeb[2] (out)                                                    17.1616  17.4310   1.0500   7.1418   7.9020 &  28.7309 r
  data arrival time                                                                                                 28.7309

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -28.7309
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -20.8309

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.3681 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.3681 

  slack (with derating applied) (VIOLATED)                                                              -20.8309 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -19.4628 



  Startpoint: mprj/o_FF[134]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[35] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[134]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5413   1.0500   0.0000   1.6677 &   7.3533 r
  mprj/o_FF[134]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.6057   1.0500            2.2168 &   9.5701 r
  mprj/o_q[134] (net)                                    2   0.0179 
  mprj/o_dly[134]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.1178   0.6057   1.0500   0.0458   0.0484 &   9.6185 r
  mprj/o_dly[134]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.6849   1.0500            2.6852 &  12.3037 r
  mprj/o_q_dly[134] (net)                                2   0.0558 
  mprj/o_BUF[134]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.7470   1.6841   1.0500   0.2974   0.3168 &  12.6205 r
  mprj/o_BUF[134]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          16.4548   1.0500            9.7304 &  22.3509 r
  mprj/io_out[35] (net)                                  1   0.5709 
  mprj/io_out[35] (user_proj_example)                                          0.0000   1.0500            0.0000 &  22.3509 r
  io_out[35] (net) 
  io_out[35] (out)                                                   10.4868  16.4736   1.0500   4.2748   4.8909 &  27.2418 r
  data arrival time                                                                                                 27.2418

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -27.2418
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -19.3418

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.2972 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.2972 

  slack (with derating applied) (VIOLATED)                                                              -19.3418 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -18.0446 



  Startpoint: mprj/o_FF[160]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[23] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[160]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5412   1.0500   0.0000   1.6095 &   7.2951 r
  mprj/o_FF[160]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.5393   1.0500            2.1742 &   9.4693 r
  mprj/o_q[160] (net)                                    2   0.0154 
  mprj/o_dly[160]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.1244   0.5393   1.0500   0.0507   0.0535 &   9.5228 r
  mprj/o_dly[160]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.8872   1.0500            2.2086 &  11.7313 r
  mprj/o_q_dly[160] (net)                                2   0.0272 
  mprj/o_BUF[160]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0949   0.8872   1.0500   0.0374   0.0399 &  11.7712 r
  mprj/o_BUF[160]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          13.6323   1.0500            8.1524 &  19.9236 r
  mprj/io_oeb[23] (net)                                  1   0.4744 
  mprj/io_oeb[23] (user_proj_example)                                          0.0000   1.0500            0.0000 &  19.9236 r
  io_oeb[23] (net) 
  io_oeb[23] (out)                                                   13.4531  13.6411   1.0500   5.6607   6.1767 &  26.1003 r
  data arrival time                                                                                                 26.1003

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -26.1003
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -18.2003

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.2429 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.2429 

  slack (with derating applied) (VIOLATED)                                                              -18.2003 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -16.9574 



  Startpoint: mprj/o_FF[169]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[32] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[169]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5323   1.0500   0.0000   1.7126 &   7.3982 r
  mprj/o_FF[169]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4392   1.0500            2.1098 &   9.5079 r
  mprj/o_q[169] (net)                                    2   0.0115 
  mprj/o_dly[169]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0572   0.4392   1.0500   0.0228   0.0241 &   9.5320 r
  mprj/o_dly[169]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.7976   1.0500            2.1391 &  11.6710 r
  mprj/o_q_dly[169] (net)                                2   0.0238 
  mprj/o_BUF[169]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0648   0.7976   1.0500   0.0250   0.0268 &  11.6978 r
  mprj/o_BUF[169]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          14.8260   1.0500            8.7821 &  20.4799 r
  mprj/io_oeb[32] (net)                                  1   0.5145 
  mprj/io_oeb[32] (user_proj_example)                                          0.0000   1.0500            0.0000 &  20.4799 r
  io_oeb[32] (net) 
  io_oeb[32] (out)                                                   11.8102  14.8403   1.0500   4.6699   5.2252 &  25.7051 r
  data arrival time                                                                                                 25.7051

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -25.7051
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -17.8051

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.2241 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.2241 

  slack (with derating applied) (VIOLATED)                                                              -17.8051 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -16.5810 



  Startpoint: mprj/o_FF[9]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[9]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[9]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.2817   1.0500   0.0000   0.3751 &   6.0607 r
  mprj/o_FF[9]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.6544   1.0500            2.2436 &   8.3043 r
  mprj/o_q[9] (net)                                      2   0.0198 
  mprj/o_dly[9]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0000   0.6544   1.0500   0.0000   0.0003 &   8.3046 r
  mprj/o_dly[9]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.9138   1.0500            2.2332 &  10.5378 r
  mprj/o_q_dly[9] (net)                                  2   0.0282 
  mprj/o_BUF[9]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0273   0.9138   1.0500   0.0112   0.0122 &  10.5500 r
  mprj/o_BUF[9]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            13.9183   1.0500            8.3049 &  18.8550 r
  mprj/wbs_dat_o[9] (net)                                1   0.4839 
  mprj/wbs_dat_o[9] (user_proj_example)                                        0.0000   1.0500            0.0000 &  18.8550 r
  wbs_dat_o[9] (net) 
  wbs_dat_o[9] (out)                                                 13.9421  13.9294   1.0500   6.0124   6.5670 &  25.4220 r
  data arrival time                                                                                                 25.4220

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -25.4220
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -17.5220

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.2106 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.2106 

  slack (with derating applied) (VIOLATED)                                                              -17.5220 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -16.3114 



  Startpoint: mprj/o_FF[133]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[34] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[133]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5412   1.0500   0.0000   1.6818 &   7.3674 r
  mprj/o_FF[133]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.5099   1.0500            2.1553 &   9.5227 r
  mprj/o_q[133] (net)                                    2   0.0142 
  mprj/o_dly[133]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0557   0.5099   1.0500   0.0225   0.0239 &   9.5465 r
  mprj/o_dly[133]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.3874   1.0500            2.5015 &  12.0481 r
  mprj/o_q_dly[133] (net)                                2   0.0452 
  mprj/o_BUF[133]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1978   1.3867   1.0500   0.0769   0.0856 &  12.1337 r
  mprj/o_BUF[133]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          15.2437   1.0500            9.0394 &  21.1731 r
  mprj/io_out[34] (net)                                  1   0.5288 
  mprj/io_out[34] (user_proj_example)                                          0.0000   1.0500            0.0000 &  21.1731 r
  io_out[34] (net) 
  io_out[34] (out)                                                    8.0976  15.2622   1.0500   3.3091   3.8478 &  25.0209 r
  data arrival time                                                                                                 25.0209

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -25.0209
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -17.1209

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1915 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1915 

  slack (with derating applied) (VIOLATED)                                                              -17.1209 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -15.9294 



  Startpoint: mprj/o_FF[168]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[31] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[168]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5421   1.0500   0.0000   1.6709 &   7.3565 r
  mprj/o_FF[168]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4259   1.0500            2.1013 &   9.4578 r
  mprj/o_q[168] (net)                                    2   0.0110 
  mprj/o_dly[168]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.4259   1.0500   0.0000   0.0001 &   9.4579 r
  mprj/o_dly[168]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.8090   1.0500            2.1441 &  11.6021 r
  mprj/o_q_dly[168] (net)                                2   0.0243 
  mprj/o_BUF[168]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.8090   1.0500   0.0000   0.0005 &  11.6025 r
  mprj/o_BUF[168]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          14.2378   1.0500            8.4578 &  20.0603 r
  mprj/io_oeb[31] (net)                                  1   0.4943 
  mprj/io_oeb[31] (user_proj_example)                                          0.0000   1.0500            0.0000 &  20.0603 r
  io_oeb[31] (net) 
  io_oeb[31] (out)                                                    9.7219  14.2508   1.0500   3.8760   4.3668 &  24.4271 r
  data arrival time                                                                                                 24.4271

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -24.4271
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -16.5271

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1632 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1632 

  slack (with derating applied) (VIOLATED)                                                              -16.5271 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -15.3639 



  Startpoint: mprj/o_FF[123]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[24] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[123]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5370   1.0500   0.0000   1.6224 &   7.3080 r
  mprj/o_FF[123]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4884   1.0500            2.1414 &   9.4494 r
  mprj/o_q[123] (net)                                    2   0.0134 
  mprj/o_dly[123]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0358   0.4884   1.0500   0.0144   0.0153 &   9.4647 r
  mprj/o_dly[123]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.1393   1.0500            2.3560 &  11.8208 r
  mprj/o_q_dly[123] (net)                                2   0.0366 
  mprj/o_BUF[123]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.3264   1.1393   1.0500   0.1301   0.1375 &  11.9582 r
  mprj/o_BUF[123]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          12.6083   1.0500            7.5797 &  19.5379 r
  mprj/io_out[24] (net)                                  1   0.4384 
  mprj/io_out[24] (user_proj_example)                                          0.0000   1.0500            0.0000 &  19.5379 r
  io_out[24] (net) 
  io_out[24] (out)                                                   10.6481  12.6179   1.0500   4.3739   4.8193 &  24.3572 r
  data arrival time                                                                                                 24.3572

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -24.3572
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -16.4572

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1599 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1599 

  slack (with derating applied) (VIOLATED)                                                              -16.4572 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -15.2973 



  Startpoint: mprj/o_FF[37]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[5]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[37]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4799   1.0500   0.0000   1.1526 &   6.8382 r
  mprj/o_FF[37]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5413   1.0500            2.1744 &   9.0126 r
  mprj/o_q[37] (net)                                     2   0.0154 
  mprj/o_dly[37]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1394   0.5413   1.0500   0.0569   0.0600 &   9.0726 r
  mprj/o_dly[37]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.7611   1.0500            2.1314 &  11.2040 r
  mprj/o_q_dly[37] (net)                                 2   0.0225 
  mprj/o_BUF[37]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0371   0.7612   1.0500   0.0150   0.0161 &  11.2201 r
  mprj/o_BUF[37]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           11.4467   1.0500            6.9035 &  18.1236 r
  mprj/la_data_out[5] (net)                              1   0.3981 
  mprj/la_data_out[5] (user_proj_example)                                      0.0000   1.0500            0.0000 &  18.1236 r
  la_data_out[5] (net) 
  la_data_out[5] (out)                                               12.5052  11.4530   1.0500   5.4531   5.8960 &  24.0196 r
  data arrival time                                                                                                 24.0196

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -24.0196
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -16.1196

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1438 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1438 

  slack (with derating applied) (VIOLATED)                                                              -16.1196 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -14.9758 



  Startpoint: mprj/o_FF[136]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[37] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[136]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5323   1.0500   0.0000   1.7125 &   7.3981 r
  mprj/o_FF[136]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.6238   1.0500            2.2283 &   9.6264 r
  mprj/o_q[136] (net)                                    2   0.0186 
  mprj/o_dly[136]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0839   0.6238   1.0500   0.0336   0.0356 &   9.6620 r
  mprj/o_dly[136]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.6606   1.0500            2.6729 &  12.3349 r
  mprj/o_q_dly[136] (net)                                2   0.0550 
  mprj/o_BUF[136]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.6186   1.6606   1.0500   0.2517   0.2684 &  12.6033 r
  mprj/o_BUF[136]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          14.8973   1.0500            8.7968 &  21.4001 r
  mprj/io_out[37] (net)                                  1   0.5147 
  mprj/io_out[37] (user_proj_example)                                          0.0000   1.0500            0.0000 &  21.4001 r
  io_out[37] (net) 
  io_out[37] (out)                                                    4.6099  14.9233   1.0500   1.8667   2.3936 &  23.7937 r
  data arrival time                                                                                                 23.7937

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -23.7937
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -15.8937

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1330 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1330 

  slack (with derating applied) (VIOLATED)                                                              -15.8937 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -14.7607 



  Startpoint: mprj/o_FF[59]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[27]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[59]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5413   1.0500   0.0000   1.6036 &   7.2892 r
  mprj/o_FF[59]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.8463   1.0500            2.3604 &   9.6496 r
  mprj/o_q[59] (net)                                     2   0.0267 
  mprj/o_dly[59]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.5247   0.8463   1.0500   0.2118   0.2230 &   9.8727 r
  mprj/o_dly[59]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4562   1.0500            1.9499 &  11.8226 r
  mprj/o_q_dly[59] (net)                                 2   0.0107 
  mprj/o_BUF[59]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4562   1.0500   0.0000   0.0001 &  11.8227 r
  mprj/o_BUF[59]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           10.6832   1.0500            6.4354 &  18.2581 r
  mprj/la_data_out[27] (net)                             1   0.3714 
  mprj/la_data_out[27] (user_proj_example)                                     0.0000   1.0500            0.0000 &  18.2581 r
  la_data_out[27] (net) 
  la_data_out[27] (out)                                              11.2147  10.6886   1.0500   4.9149   5.3136 &  23.5718 r
  data arrival time                                                                                                 23.5718

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -23.5718
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -15.6718

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1225 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1225 

  slack (with derating applied) (VIOLATED)                                                              -15.6718 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -14.5493 



  Startpoint: mprj/o_FF[49]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[17]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[49]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.3992   1.0500   0.0000   0.7094 &   6.3950 r
  mprj/o_FF[49]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5518   1.0500            2.1798 &   8.5748 r
  mprj/o_q[49] (net)                                     2   0.0159 
  mprj/o_dly[49]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1074   0.5518   1.0500   0.0436   0.0460 &   8.6208 r
  mprj/o_dly[49]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3750   1.0500            1.8765 &  10.4973 r
  mprj/o_q_dly[49] (net)                                 1   0.0076 
  mprj/o_BUF[49]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3750   1.0500   0.0000   0.0001 &  10.4974 r
  mprj/o_BUF[49]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           10.9877   1.0500            6.5948 &  17.0923 r
  mprj/la_data_out[17] (net)                             1   0.3821 
  mprj/la_data_out[17] (user_proj_example)                                     0.0000   1.0500            0.0000 &  17.0923 r
  la_data_out[17] (net) 
  la_data_out[17] (out)                                              13.0260  10.9936   1.0500   5.9606   6.4179 &  23.5102 r
  data arrival time                                                                                                 23.5102

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -23.5102
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -15.6102

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1195 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1195 

  slack (with derating applied) (VIOLATED)                                                              -15.6102 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -14.4907 



  Startpoint: mprj/o_FF[101]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[2] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[101]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.3432   1.0500   0.0000   0.5360 &   6.2216 r
  mprj/o_FF[101]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2508   1.0500            1.9801 &   8.2017 r
  mprj/o_q[101] (net)                                    1   0.0041 
  mprj/o_dly[101]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2508   1.0500   0.0000   0.0000 &   8.2018 r
  mprj/o_dly[101]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.0652   1.0500            2.2761 &  10.4779 r
  mprj/o_q_dly[101] (net)                                2   0.0338 
  mprj/o_BUF[101]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1074   1.0652   1.0500   0.0428   0.0459 &  10.5238 r
  mprj/o_BUF[101]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          14.7090   1.0500            8.7487 &  19.2726 r
  mprj/io_out[2] (net)                                   1   0.5110 
  mprj/io_out[2] (user_proj_example)                                           0.0000   1.0500            0.0000 &  19.2726 r
  io_out[2] (net) 
  io_out[2] (out)                                                     9.0210  14.7247   1.0500   3.6571   4.1813 &  23.4538 r
  data arrival time                                                                                                 23.4538

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -23.4538
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -15.5538

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1168 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1168 

  slack (with derating applied) (VIOLATED)                                                              -15.5538 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -14.4370 



  Startpoint: mprj/o_FF[105]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[6] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[105]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.3431   1.0500   0.0000   0.5405 &   6.2260 r
  mprj/o_FF[105]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.5710   1.0500            2.1912 &   8.4172 r
  mprj/o_q[105] (net)                                    2   0.0166 
  mprj/o_dly[105]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.1064   0.5710   1.0500   0.0431   0.0455 &   8.4627 r
  mprj/o_dly[105]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.8044   1.0500            2.1613 &  10.6240 r
  mprj/o_q_dly[105] (net)                                2   0.0241 
  mprj/o_BUF[105]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0866   0.8044   1.0500   0.0346   0.0369 &  10.6609 r
  mprj/o_BUF[105]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          13.5335   1.0500            8.0882 &  18.7491 r
  mprj/io_out[6] (net)                                   1   0.4709 
  mprj/io_out[6] (user_proj_example)                                           0.0000   1.0500            0.0000 &  18.7491 r
  io_out[6] (net) 
  io_out[6] (out)                                                    10.0111  13.5421   1.0500   4.1038   4.5489 &  23.2980 r
  data arrival time                                                                                                 23.2980

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -23.2980
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -15.3980

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1094 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1094 

  slack (with derating applied) (VIOLATED)                                                              -15.3980 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -14.2886 



  Startpoint: mprj/o_FF[96]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: user_irq[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[96]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5732   1.0500   0.0000   1.7496 &   7.4352 r
  mprj/o_FF[96]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.6535   1.0500            2.2481 &   9.6833 r
  mprj/o_q[96] (net)                                     2   0.0198 
  mprj/o_dly[96]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.2382   0.6535   1.0500   0.0950   0.1001 &   9.7834 r
  mprj/o_dly[96]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5470   1.0500            2.0000 &  11.7834 r
  mprj/o_q_dly[96] (net)                                 2   0.0143 
  mprj/o_BUF[96]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.5470   1.0500   0.0000   0.0002 &  11.7836 r
  mprj/o_BUF[96]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           11.8688   1.0500            7.0926 &  18.8762 r
  mprj/irq[0] (net)                                      1   0.4116 
  mprj/irq[0] (user_proj_example)                                              0.0000   1.0500            0.0000 &  18.8762 r
  user_irq[0] (net) 
  user_irq[0] (out)                                                   9.4777  11.8776   1.0500   3.8911   4.3034 &  23.1796 r
  data arrival time                                                                                                 23.1796

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -23.1796
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -15.2796

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1038 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1038 

  slack (with derating applied) (VIOLATED)                                                              -15.2796 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -14.1758 



  Startpoint: mprj/o_FF[170]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[33] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[170]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5412   1.0500   0.0000   1.6681 &   7.3537 r
  mprj/o_FF[170]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4306   1.0500            2.1044 &   9.4580 r
  mprj/o_q[170] (net)                                    2   0.0112 
  mprj/o_dly[170]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0511   0.4306   1.0500   0.0202   0.0214 &   9.4794 r
  mprj/o_dly[170]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.0628   1.0500            2.3007 &  11.7801 r
  mprj/o_q_dly[170] (net)                                2   0.0338 
  mprj/o_BUF[170]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1061   1.0628   1.0500   0.0414   0.0444 &  11.8245 r
  mprj/o_BUF[170]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          13.8621   1.0500            8.2775 &  20.1020 r
  mprj/io_oeb[33] (net)                                  1   0.4817 
  mprj/io_oeb[33] (user_proj_example)                                          0.0000   1.0500            0.0000 &  20.1020 r
  io_oeb[33] (net) 
  io_oeb[33] (out)                                                    5.7073  13.8755   1.0500   2.3106   2.7332 &  22.8352 r
  data arrival time                                                                                                 22.8352

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -22.8352
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -14.9352

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0874 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0874 

  slack (with derating applied) (VIOLATED)                                                              -14.9352 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -13.8478 



  Startpoint: mprj/o_FF[138]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[1] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[138]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.3273   1.0500   0.0000   0.4898 &   6.1754 r
  mprj/o_FF[138]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2667   1.0500            1.9908 &   8.1663 r
  mprj/o_q[138] (net)                                    1   0.0047 
  mprj/o_dly[138]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2667   1.0500   0.0000   0.0001 &   8.1663 r
  mprj/o_dly[138]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.8914   1.0500            2.1718 &  10.3381 r
  mprj/o_q_dly[138] (net)                                2   0.0273 
  mprj/o_BUF[138]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.8914   1.0500   0.0000   0.0007 &  10.3388 r
  mprj/o_BUF[138]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          14.8376   1.0500            8.7945 &  19.1333 r
  mprj/io_oeb[1] (net)                                   1   0.5149 
  mprj/io_oeb[1] (user_proj_example)                                           0.0000   1.0500            0.0000 &  19.1333 r
  io_oeb[1] (net) 
  io_oeb[1] (out)                                                     7.7113  14.8540   1.0500   3.1523   3.6607 &  22.7941 r
  data arrival time                                                                                                 22.7941

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -22.7941
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -14.8941

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0854 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0854 

  slack (with derating applied) (VIOLATED)                                                              -14.8941 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -13.8086 



  Startpoint: mprj/o_FF[93]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[61]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[93]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5732   1.0500   0.0000   1.7551 &   7.4406 r
  mprj/o_FF[93]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.7869   1.0500            2.3263 &   9.7670 r
  mprj/o_q[93] (net)                                     2   0.0246 
  mprj/o_dly[93]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0715   0.7869   1.0500   0.0270   0.0289 &   9.7958 r
  mprj/o_dly[93]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5354   1.0500            1.9997 &  11.7955 r
  mprj/o_q_dly[93] (net)                                 2   0.0138 
  mprj/o_BUF[93]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1058   0.5354   1.0500   0.0429   0.0452 &  11.8407 r
  mprj/o_BUF[93]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           11.8860   1.0500            7.1237 &  18.9644 r
  mprj/la_data_out[61] (net)                             1   0.4131 
  mprj/la_data_out[61] (user_proj_example)                                     0.0000   1.0500            0.0000 &  18.9644 r
  la_data_out[61] (net) 
  la_data_out[61] (out)                                               8.2407  11.8930   1.0500   3.3369   3.7015 &  22.6660 r
  data arrival time                                                                                                 22.6660

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -22.6660
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -14.7660

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0793 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0793 

  slack (with derating applied) (VIOLATED)                                                              -14.7660 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -13.6866 



  Startpoint: mprj/o_FF[42]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[10]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[42]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5206   1.0500   0.0000   1.2920 &   6.9775 r
  mprj/o_FF[42]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3366   1.0500            2.0423 &   9.0198 r
  mprj/o_q[42] (net)                                     1   0.0075 
  mprj/o_dly[42]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0939   0.3366   1.0500   0.0365   0.0384 &   9.0582 r
  mprj/o_dly[42]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.7547   1.0500            2.0979 &  11.1561 r
  mprj/o_q_dly[42] (net)                                 2   0.0222 
  mprj/o_BUF[42]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2346   0.7547   1.0500   0.0937   0.0988 &  11.2549 r
  mprj/o_BUF[42]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           10.8229   1.0500            6.5473 &  17.8022 r
  mprj/la_data_out[10] (net)                             1   0.3763 
  mprj/la_data_out[10] (user_proj_example)                                     0.0000   1.0500            0.0000 &  17.8022 r
  la_data_out[10] (net) 
  la_data_out[10] (out)                                              10.3274  10.8286   1.0500   4.3757   4.7518 &  22.5539 r
  data arrival time                                                                                                 22.5539

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -22.5539
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -14.6539

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0740 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0740 

  slack (with derating applied) (VIOLATED)                                                              -14.6539 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -13.5799 



  Startpoint: mprj/o_FF[66]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[34]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[66]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5407   1.0500   0.0000   1.6158 &   7.3014 r
  mprj/o_FF[66]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.8400   1.0500            2.3567 &   9.6581 r
  mprj/o_q[66] (net)                                     2   0.0265 
  mprj/o_dly[66]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.2214   0.8400   1.0500   0.0839   0.0888 &   9.7470 r
  mprj/o_dly[66]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4009   1.0500            1.9125 &  11.6594 r
  mprj/o_q_dly[66] (net)                                 1   0.0086 
  mprj/o_BUF[66]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4009   1.0500   0.0000   0.0001 &  11.6595 r
  mprj/o_BUF[66]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           10.5602   1.0500            6.3560 &  18.0155 r
  mprj/la_data_out[34] (net)                             1   0.3671 
  mprj/la_data_out[34] (user_proj_example)                                     0.0000   1.0500            0.0000 &  18.0155 r
  la_data_out[34] (net) 
  la_data_out[34] (out)                                               9.7079  10.5658   1.0500   4.0663   4.4245 &  22.4400 r
  data arrival time                                                                                                 22.4400

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -22.4400
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -14.5400

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0686 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0686 

  slack (with derating applied) (VIOLATED)                                                              -14.5400 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -13.4714 



  Startpoint: mprj/o_FF[65]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[33]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[65]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5414   1.0500   0.0000   1.6035 &   7.2891 r
  mprj/o_FF[65]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.9213   1.0500            2.4042 &   9.6933 r
  mprj/o_q[65] (net)                                     2   0.0294 
  mprj/o_dly[65]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.9213   1.0500   0.0000   0.0008 &   9.6940 r
  mprj/o_dly[65]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3283   1.0500            1.8623 &  11.5564 r
  mprj/o_q_dly[65] (net)                                 1   0.0058 
  mprj/o_BUF[65]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3283   1.0500   0.0000   0.0001 &  11.5564 r
  mprj/o_BUF[65]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           10.5805   1.0500            6.3580 &  17.9145 r
  mprj/la_data_out[33] (net)                             1   0.3680 
  mprj/la_data_out[33] (user_proj_example)                                     0.0000   1.0500            0.0000 &  17.9145 r
  la_data_out[33] (net) 
  la_data_out[33] (out)                                               9.7780  10.5861   1.0500   4.1021   4.4624 &  22.3769 r
  data arrival time                                                                                                 22.3769

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -22.3769
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -14.4769

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0656 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0656 

  slack (with derating applied) (VIOLATED)                                                              -14.4769 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -13.4113 



  Startpoint: mprj/o_FF[152]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[15] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[152]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5185   1.0500   0.0000   1.2939 &   6.9795 r
  mprj/o_FF[152]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3503   1.0500            2.0517 &   9.0312 r
  mprj/o_q[152] (net)                                    1   0.0081 
  mprj/o_dly[152]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.3503   1.0500   0.0000   0.0001 &   9.0313 r
  mprj/o_dly[152]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.7929   1.0500            2.1233 &  11.1546 r
  mprj/o_q_dly[152] (net)                                2   0.0236 
  mprj/o_BUF[152]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.7929   1.0500   0.0000   0.0005 &  11.1551 r
  mprj/o_BUF[152]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          10.7266   1.0500            6.4682 &  17.6233 r
  mprj/io_oeb[15] (net)                                  1   0.3719 
  mprj/io_oeb[15] (user_proj_example)                                          0.0000   1.0500            0.0000 &  17.6233 r
  io_oeb[15] (net) 
  io_oeb[15] (out)                                                   10.3072  10.7351   1.0500   4.3325   4.7285 &  22.3518 r
  data arrival time                                                                                                 22.3518

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -22.3518
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -14.4518

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0644 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0644 

  slack (with derating applied) (VIOLATED)                                                              -14.4518 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -13.3874 



  Startpoint: mprj/o_FF[173]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[36] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[173]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5378   1.0500   0.0000   1.6942 &   7.3798 r
  mprj/o_FF[173]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4847   1.0500            2.1390 &   9.5189 r
  mprj/o_q[173] (net)                                    2   0.0133 
  mprj/o_dly[173]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.4847   1.0500   0.0000   0.0002 &   9.5191 r
  mprj/o_dly[173]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.2616   1.0500            2.4284 &  11.9474 r
  mprj/o_q_dly[173] (net)                                2   0.0411 
  mprj/o_BUF[173]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0972   1.2616   1.0500   0.0368   0.0401 &  11.9875 r
  mprj/o_BUF[173]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          13.8047   1.0500            8.1796 &  20.1671 r
  mprj/io_oeb[36] (net)                                  1   0.4771 
  mprj/io_oeb[36] (user_proj_example)                                          0.0000   1.0500            0.0000 &  20.1671 r
  io_oeb[36] (net) 
  io_oeb[36] (out)                                                    4.0834  13.8288   1.0500   1.6563   2.1345 &  22.3016 r
  data arrival time                                                                                                 22.3016

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -22.3016
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -14.4016

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0620 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0620 

  slack (with derating applied) (VIOLATED)                                                              -14.4016 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -13.3396 



  Startpoint: mprj/o_FF[58]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[26]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[58]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5505   1.0500   0.0000   1.5154 &   7.2010 r
  mprj/o_FF[58]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.8164   1.0500            2.3431 &   9.5441 r
  mprj/o_q[58] (net)                                     2   0.0257 
  mprj/o_dly[58]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1882   0.8164   1.0500   0.0768   0.0813 &   9.6255 r
  mprj/o_dly[58]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3380   1.0500            1.8639 &  11.4894 r
  mprj/o_q_dly[58] (net)                                 1   0.0062 
  mprj/o_BUF[58]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3380   1.0500   0.0000   0.0001 &  11.4894 r
  mprj/o_BUF[58]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           10.5974   1.0500            6.3637 &  17.8531 r
  mprj/la_data_out[26] (net)                             1   0.3684 
  mprj/la_data_out[26] (user_proj_example)                                     0.0000   1.0500            0.0000 &  17.8531 r
  la_data_out[26] (net) 
  la_data_out[26] (out)                                               9.6680  10.6035   1.0500   4.0404   4.4007 &  22.2538 r
  data arrival time                                                                                                 22.2538

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -22.2538
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -14.3539

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0597 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0597 

  slack (with derating applied) (VIOLATED)                                                              -14.3538 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -13.2941 



  Startpoint: mprj/o_FF[64]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[32]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[64]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5487   1.0500   0.0000   1.5416 &   7.2272 r
  mprj/o_FF[64]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.7617   1.0500            2.3112 &   9.5383 r
  mprj/o_q[64] (net)                                     2   0.0237 
  mprj/o_dly[64]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.4024   0.7617   1.0500   0.1620   0.1706 &   9.7090 r
  mprj/o_dly[64]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4757   1.0500            1.9583 &  11.6673 r
  mprj/o_q_dly[64] (net)                                 1   0.0115 
  mprj/o_BUF[64]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0772   0.4757   1.0500   0.0312   0.0329 &  11.7002 r
  mprj/o_BUF[64]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           10.2379   1.0500            6.1809 &  17.8811 r
  mprj/la_data_out[32] (net)                             1   0.3557 
  mprj/la_data_out[32] (user_proj_example)                                     0.0000   1.0500            0.0000 &  17.8811 r
  la_data_out[32] (net) 
  la_data_out[32] (out)                                               9.2078  10.2432   1.0500   3.8316   4.1730 &  22.0541 r
  data arrival time                                                                                                 22.0541

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -22.0541
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -14.1541

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0502 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0502 

  slack (with derating applied) (VIOLATED)                                                              -14.1541 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -13.1039 



  Startpoint: mprj/o_FF[44]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[12]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[44]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5201   1.0500   0.0000   1.2856 &   6.9712 r
  mprj/o_FF[44]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3144   1.0500            2.0270 &   8.9981 r
  mprj/o_q[44] (net)                                     1   0.0066 
  mprj/o_dly[44]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.3144   1.0500   0.0000   0.0001 &   8.9982 r
  mprj/o_dly[44]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.6387   1.0500            2.0203 &  11.0185 r
  mprj/o_q_dly[44] (net)                                 2   0.0178 
  mprj/o_BUF[44]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0395   0.6387   1.0500   0.0159   0.0170 &  11.0355 r
  mprj/o_BUF[44]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           10.5212   1.0500            6.3644 &  17.3998 r
  mprj/la_data_out[12] (net)                             1   0.3656 
  mprj/la_data_out[12] (user_proj_example)                                     0.0000   1.0500            0.0000 &  17.3998 r
  la_data_out[12] (net) 
  la_data_out[12] (out)                                              10.0657  10.5265   1.0500   4.2691   4.6320 &  22.0319 r
  data arrival time                                                                                                 22.0319

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -22.0319
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -14.1319

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0491 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0491 

  slack (with derating applied) (VIOLATED)                                                              -14.1319 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -13.0827 



  Startpoint: mprj/o_FF[63]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[31]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[63]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5492   1.0500   0.0000   1.5356 &   7.2212 r
  mprj/o_FF[63]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.7282   1.0500            2.2916 &   9.5128 r
  mprj/o_q[63] (net)                                     2   0.0225 
  mprj/o_dly[63]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.4354   0.7282   1.0500   0.1732   0.1824 &   9.6952 r
  mprj/o_dly[63]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5922   1.0500            2.0343 &  11.7295 r
  mprj/o_q_dly[63] (net)                                 2   0.0160 
  mprj/o_BUF[63]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.5922   1.0500   0.0000   0.0002 &  11.7298 r
  mprj/o_BUF[63]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           10.5078   1.0500            6.3369 &  18.0666 r
  mprj/la_data_out[31] (net)                             1   0.3646 
  mprj/la_data_out[31] (user_proj_example)                                     0.0000   1.0500            0.0000 &  18.0666 r
  la_data_out[31] (net) 
  la_data_out[31] (out)                                               8.7625  10.5145   1.0500   3.5989   3.9420 &  22.0086 r
  data arrival time                                                                                                 22.0086

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -22.0086
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -14.1086

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0480 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0480 

  slack (with derating applied) (VIOLATED)                                                              -14.1086 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -13.0606 



  Startpoint: mprj/o_FF[61]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[29]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[61]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5506   1.0500   0.0000   1.4566 &   7.1422 r
  mprj/o_FF[61]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.8436   1.0500            2.3590 &   9.5012 r
  mprj/o_q[61] (net)                                     2   0.0266 
  mprj/o_dly[61]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1518   0.8436   1.0500   0.0586   0.0623 &   9.5634 r
  mprj/o_dly[61]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4121   1.0500            1.9203 &  11.4837 r
  mprj/o_q_dly[61] (net)                                 1   0.0090 
  mprj/o_BUF[61]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4121   1.0500   0.0000   0.0001 &  11.4839 r
  mprj/o_BUF[61]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           10.4088   1.0500            6.2608 &  17.7447 r
  mprj/la_data_out[29] (net)                             1   0.3614 
  mprj/la_data_out[29] (user_proj_example)                                     0.0000   1.0500            0.0000 &  17.7447 r
  la_data_out[29] (net) 
  la_data_out[29] (out)                                               9.3541  10.4152   1.0500   3.8914   4.2445 &  21.9892 r
  data arrival time                                                                                                 21.9892

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.9892
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -14.0892

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0471 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0471 

  slack (with derating applied) (VIOLATED)                                                              -14.0892 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -13.0421 



  Startpoint: mprj/o_FF[104]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[5] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[104]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.3740   1.0500   0.0000   0.6212 &   6.3068 r
  mprj/o_FF[104]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2753   1.0500            1.9976 &   8.3043 r
  mprj/o_q[104] (net)                                    1   0.0051 
  mprj/o_dly[104]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0587   0.2753   1.0500   0.0239   0.0251 &   8.3294 r
  mprj/o_dly[104]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.9319   1.0500            2.1978 &  10.5273 r
  mprj/o_q_dly[104] (net)                                2   0.0288 
  mprj/o_BUF[104]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.2468   0.9319   1.0500   0.1007   0.1063 &  10.6336 r
  mprj/o_BUF[104]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          13.1146   1.0500            7.8621 &  18.4957 r
  mprj/io_out[5] (net)                                   1   0.4563 
  mprj/io_out[5] (user_proj_example)                                           0.0000   1.0500            0.0000 &  18.4957 r
  io_out[5] (net) 
  io_out[5] (out)                                                     7.2321  13.1240   1.0500   2.9538   3.3483 &  21.8439 r
  data arrival time                                                                                                 21.8439

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.8439
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.9439

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0402 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0402 

  slack (with derating applied) (VIOLATED)                                                              -13.9439 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.9038 



  Startpoint: mprj/o_FF[167]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[30] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[167]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5415   1.0500   0.0000   1.6672 &   7.3528 r
  mprj/o_FF[167]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4915   1.0500            2.1435 &   9.4963 r
  mprj/o_q[167] (net)                                    2   0.0135 
  mprj/o_dly[167]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.4915   1.0500   0.0000   0.0001 &   9.4964 r
  mprj/o_dly[167]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.8757   1.0500            2.1946 &  11.6910 r
  mprj/o_q_dly[167] (net)                                2   0.0268 
  mprj/o_BUF[167]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.8757   1.0500   0.0000   0.0007 &  11.6917 r
  mprj/o_BUF[167]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          11.8969   1.0500            7.1545 &  18.8462 r
  mprj/io_oeb[30] (net)                                  1   0.4133 
  mprj/io_oeb[30] (user_proj_example)                                          0.0000   1.0500            0.0000 &  18.8462 r
  io_oeb[30] (net) 
  io_oeb[30] (out)                                                    6.2157  11.9059   1.0500   2.5146   2.8675 &  21.7137 r
  data arrival time                                                                                                 21.7137

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.7137
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.8137

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0340 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0340 

  slack (with derating applied) (VIOLATED)                                                              -13.8137 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.7797 



  Startpoint: mprj/o_FF[141]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[4] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[141]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.3992   1.0500   0.0000   0.7045 &   6.3900 r
  mprj/o_FF[141]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3696   1.0500            2.0629 &   8.4529 r
  mprj/o_q[141] (net)                                    1   0.0088 
  mprj/o_dly[141]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.3696   1.0500   0.0000   0.0001 &   8.4530 r
  mprj/o_dly[141]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.0230   1.0500            2.2674 &  10.7204 r
  mprj/o_q_dly[141] (net)                                2   0.0323 
  mprj/o_BUF[141]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   1.0230   1.0500   0.0000   0.0008 &  10.7213 r
  mprj/o_BUF[141]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          13.1658   1.0500            7.8877 &  18.6090 r
  mprj/io_oeb[4] (net)                                   1   0.4577 
  mprj/io_oeb[4] (user_proj_example)                                           0.0000   1.0500            0.0000 &  18.6090 r
  io_oeb[4] (net) 
  io_oeb[4] (out)                                                     6.5732  13.1770   1.0500   2.6883   3.0933 &  21.7023 r
  data arrival time                                                                                                 21.7023

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.7023
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.8023

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0334 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0334 

  slack (with derating applied) (VIOLATED)                                                              -13.8023 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.7688 



  Startpoint: mprj/o_FF[172]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[35] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[172]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5414   1.0500   0.0000   1.6676 &   7.3532 r
  mprj/o_FF[172]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4793   1.0500            2.1356 &   9.4889 r
  mprj/o_q[172] (net)                                    2   0.0131 
  mprj/o_dly[172]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.4793   1.0500   0.0000   0.0002 &   9.4890 r
  mprj/o_dly[172]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.5925   1.0500            2.6171 &  12.1061 r
  mprj/o_q_dly[172] (net)                                2   0.0525 
  mprj/o_BUF[172]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1799   1.5917   1.0500   0.0728   0.0805 &  12.1866 r
  mprj/o_BUF[172]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          12.9741   1.0500            7.7270 &  19.9136 r
  mprj/io_oeb[35] (net)                                  1   0.4484 
  mprj/io_oeb[35] (user_proj_example)                                          0.0000   1.0500            0.0000 &  19.9136 r
  io_oeb[35] (net) 
  io_oeb[35] (out)                                                    3.3376  12.9949   1.0500   1.3614   1.7827 &  21.6963 r
  data arrival time                                                                                                 21.6963

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.6963
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.7963

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0332 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0332 

  slack (with derating applied) (VIOLATED)                                                              -13.7963 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.7631 



  Startpoint: mprj/o_FF[89]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[57]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[89]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5731   1.0500   0.0000   1.7398 &   7.4254 r
  mprj/o_FF[89]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.9926   1.0500            2.4463 &   9.8717 r
  mprj/o_q[89] (net)                                     2   0.0320 
  mprj/o_dly[89]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.9948   0.9926   1.0500   0.4258   0.4477 &  10.3194 r
  mprj/o_dly[89]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.9988   1.0500            2.3042 &  12.6236 r
  mprj/o_q_dly[89] (net)                                 2   0.0313 
  mprj/o_BUF[89]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.3290   0.9988   1.0500   0.1331   0.1403 &  12.7639 r
  mprj/o_BUF[89]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           10.3332   1.0500            6.2999 &  19.0638 r
  mprj/la_data_out[57] (net)                             1   0.3596 
  mprj/la_data_out[57] (user_proj_example)                                     0.0000   1.0500            0.0000 &  19.0638 r
  la_data_out[57] (net) 
  la_data_out[57] (out)                                               5.7405  10.3388   1.0500   2.3443   2.6237 &  21.6875 r
  data arrival time                                                                                                 21.6875

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.6875
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.7875

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0327 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0327 

  slack (with derating applied) (VIOLATED)                                                              -13.7875 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.7547 



  Startpoint: mprj/o_FF[51]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[19]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[51]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.3992   1.0500   0.0000   0.7092 &   6.3948 r
  mprj/o_FF[51]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.6311   1.0500            2.2307 &   8.6255 r
  mprj/o_q[51] (net)                                     2   0.0189 
  mprj/o_dly[51]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1334   0.6311   1.0500   0.0543   0.0573 &   8.6828 r
  mprj/o_dly[51]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.8269   1.0500            2.1785 &  10.8613 r
  mprj/o_q_dly[51] (net)                                 2   0.0249 
  mprj/o_BUF[51]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.3241   0.8269   1.0500   0.1322   0.1393 &  11.0006 r
  mprj/o_BUF[51]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           10.2664   1.0500            6.2385 &  17.2390 r
  mprj/la_data_out[19] (net)                             1   0.3569 
  mprj/la_data_out[19] (user_proj_example)                                     0.0000   1.0500            0.0000 &  17.2390 r
  la_data_out[19] (net) 
  la_data_out[19] (out)                                               9.5679  10.2718   1.0500   4.0239   4.3706 &  21.6097 r
  data arrival time                                                                                                 21.6097

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.6097
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.7097

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0290 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0290 

  slack (with derating applied) (VIOLATED)                                                              -13.7097 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.6806 



  Startpoint: mprj/o_FF[143]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[6] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[143]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.3993   1.0500   0.0000   0.7017 &   6.3873 r
  mprj/o_FF[143]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3461   1.0500            2.0468 &   8.4341 r
  mprj/o_q[143] (net)                                    1   0.0079 
  mprj/o_dly[143]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.3461   1.0500   0.0000   0.0001 &   8.4342 r
  mprj/o_dly[143]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.9488   1.0500            2.2184 &  10.6526 r
  mprj/o_q_dly[143] (net)                                2   0.0295 
  mprj/o_BUF[143]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.4677   0.9488   1.0500   0.1913   0.2015 &  10.8542 r
  mprj/o_BUF[143]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          12.3636   1.0500            7.4528 &  18.3069 r
  mprj/io_oeb[6] (net)                                   1   0.4307 
  mprj/io_oeb[6] (user_proj_example)                                           0.0000   1.0500            0.0000 &  18.3069 r
  io_oeb[6] (net) 
  io_oeb[6] (out)                                                     7.2740  12.3703   1.0500   2.9463   3.2969 &  21.6038 r
  data arrival time                                                                                                 21.6038

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.6038
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.7038

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0288 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0288 

  slack (with derating applied) (VIOLATED)                                                              -13.7038 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.6751 



  Startpoint: mprj/o_FF[132]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[33] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[132]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5358   1.0500   0.0000   1.7014 &   7.3869 r
  mprj/o_FF[132]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4089   1.0500            2.0903 &   9.4773 r
  mprj/o_q[132] (net)                                    2   0.0103 
  mprj/o_dly[132]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0503   0.4089   1.0500   0.0204   0.0215 &   9.4988 r
  mprj/o_dly[132]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.1780   1.0500            2.3681 &  11.8669 r
  mprj/o_q_dly[132] (net)                                2   0.0381 
  mprj/o_BUF[132]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.2086   1.1780   1.0500   0.0833   0.0887 &  11.9556 r
  mprj/o_BUF[132]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          12.6396   1.0500            7.5536 &  19.5092 r
  mprj/io_out[33] (net)                                  1   0.4378 
  mprj/io_out[33] (user_proj_example)                                          0.0000   1.0500            0.0000 &  19.5092 r
  io_out[33] (net) 
  io_out[33] (out)                                                    4.0465  12.6558   1.0500   1.6366   2.0266 &  21.5358 r
  data arrival time                                                                                                 21.5358

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.5358
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.6358

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0255 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0255 

  slack (with derating applied) (VIOLATED)                                                              -13.6358 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.6103 



  Startpoint: mprj/o_FF[48]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[16]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[48]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4622   1.0500   0.0000   1.0931 &   6.7787 r
  mprj/o_FF[48]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.6191   1.0500            2.2241 &   9.0028 r
  mprj/o_q[48] (net)                                     2   0.0185 
  mprj/o_dly[48]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1232   0.6191   1.0500   0.0479   0.0507 &   9.0535 r
  mprj/o_dly[48]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3296   1.0500            1.8468 &  10.9003 r
  mprj/o_q_dly[48] (net)                                 1   0.0058 
  mprj/o_BUF[48]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0495   0.3296   1.0500   0.0199   0.0209 &  10.9212 r
  mprj/o_BUF[48]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           10.4039   1.0500            6.2505 &  17.1717 r
  mprj/la_data_out[16] (net)                             1   0.3615 
  mprj/la_data_out[16] (user_proj_example)                                     0.0000   1.0500            0.0000 &  17.1717 r
  la_data_out[16] (net) 
  la_data_out[16] (out)                                               9.5387  10.4100   1.0500   3.9922   4.3463 &  21.5180 r
  data arrival time                                                                                                 21.5180

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.5180
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.6180

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0247 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0247 

  slack (with derating applied) (VIOLATED)                                                              -13.6180 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.5933 



  Startpoint: mprj/o_FF[122]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[23] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[122]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5413   1.0500   0.0000   1.6036 &   7.2892 r
  mprj/o_FF[122]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.5231   1.0500            2.1638 &   9.4530 r
  mprj/o_q[122] (net)                                    2   0.0148 
  mprj/o_dly[122]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.1097   0.5231   1.0500   0.0446   0.0470 &   9.5000 r
  mprj/o_dly[122]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.9020   1.0500            2.2153 &  11.7153 r
  mprj/o_q_dly[122] (net)                                2   0.0277 
  mprj/o_BUF[122]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0958   0.9020   1.0500   0.0378   0.0403 &  11.7556 r
  mprj/o_BUF[122]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          10.8557   1.0500            6.5756 &  18.3313 r
  mprj/io_out[23] (net)                                  1   0.3774 
  mprj/io_out[23] (user_proj_example)                                          0.0000   1.0500            0.0000 &  18.3313 r
  io_out[23] (net) 
  io_out[23] (out)                                                    7.2881  10.8626   1.0500   2.8532   3.1764 &  21.5077 r
  data arrival time                                                                                                 21.5077

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.5077
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.6077

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0242 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0242 

  slack (with derating applied) (VIOLATED)                                                              -13.6077 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.5835 



  Startpoint: mprj/o_FF[102]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[3] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[102]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.3588   1.0500   0.0000   0.5772 &   6.2628 r
  mprj/o_FF[102]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2663   1.0500            1.9911 &   8.2539 r
  mprj/o_q[102] (net)                                    1   0.0047 
  mprj/o_dly[102]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2663   1.0500   0.0000   0.0000 &   8.2540 r
  mprj/o_dly[102]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.0197   1.0500            2.2505 &  10.5044 r
  mprj/o_q_dly[102] (net)                                2   0.0321 
  mprj/o_BUF[102]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0675   1.0197   1.0500   0.0255   0.0277 &  10.5321 r
  mprj/o_BUF[102]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          13.1569   1.0500            7.8571 &  18.3892 r
  mprj/io_out[3] (net)                                   1   0.4565 
  mprj/io_out[3] (user_proj_example)                                           0.0000   1.0500            0.0000 &  18.3892 r
  io_out[3] (net) 
  io_out[3] (out)                                                     6.4945  13.1715   1.0500   2.6547   3.0923 &  21.4815 r
  data arrival time                                                                                                 21.4815

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.4815
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.5815

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0229 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0229 

  slack (with derating applied) (VIOLATED)                                                              -13.5815 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.5586 



  Startpoint: mprj/o_FF[142]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[5] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[142]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.3750   1.0500   0.0000   0.6242 &   6.3098 r
  mprj/o_FF[142]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2344   1.0500            1.9693 &   8.2791 r
  mprj/o_q[142] (net)                                    1   0.0035 
  mprj/o_dly[142]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2344   1.0500   0.0000   0.0000 &   8.2791 r
  mprj/o_dly[142]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.9665   1.0500            2.2130 &  10.4921 r
  mprj/o_q_dly[142] (net)                                2   0.0301 
  mprj/o_BUF[142]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.2582   0.9665   1.0500   0.1041   0.1101 &  10.6021 r
  mprj/o_BUF[142]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          12.6160   1.0500            7.5747 &  18.1768 r
  mprj/io_oeb[5] (net)                                   1   0.4386 
  mprj/io_oeb[5] (user_proj_example)                                           0.0000   1.0500            0.0000 &  18.1768 r
  io_oeb[5] (net) 
  io_oeb[5] (out)                                                     7.0753  12.6256   1.0500   2.8891   3.2757 &  21.4525 r
  data arrival time                                                                                                 21.4525

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.4525
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.5525

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0215 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0215 

  slack (with derating applied) (VIOLATED)                                                              -13.5525 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.5309 



  Startpoint: mprj/o_FF[144]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[7] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[144]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4050   1.0500   0.0000   0.7181 &   6.4037 r
  mprj/o_FF[144]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.5079   1.0500            2.1517 &   8.5554 r
  mprj/o_q[144] (net)                                    2   0.0142 
  mprj/o_dly[144]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.5079   1.0500   0.0000   0.0002 &   8.5556 r
  mprj/o_dly[144]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.8281   1.0500            2.1677 &  10.7233 r
  mprj/o_q_dly[144] (net)                                2   0.0250 
  mprj/o_BUF[144]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.8281   1.0500   0.0000   0.0006 &  10.7239 r
  mprj/o_BUF[144]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          11.7678   1.0500            7.1022 &  17.8261 r
  mprj/io_oeb[7] (net)                                   1   0.4097 
  mprj/io_oeb[7] (user_proj_example)                                           0.0000   1.0500            0.0000 &  17.8261 r
  io_oeb[7] (net) 
  io_oeb[7] (out)                                                     7.7108  11.7739   1.0500   3.1421   3.4828 &  21.3089 r
  data arrival time                                                                                                 21.3089

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.3089
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.4089

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0147 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0147 

  slack (with derating applied) (VIOLATED)                                                              -13.4089 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.3942 



  Startpoint: mprj/o_FF[126]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[27] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[126]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5396   1.0500   0.0000   1.6178 &   7.3034 r
  mprj/o_FF[126]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3588   1.0500            2.0579 &   9.3613 r
  mprj/o_q[126] (net)                                    1   0.0084 
  mprj/o_dly[126]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.3588   1.0500   0.0000   0.0001 &   9.3614 r
  mprj/o_dly[126]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.9631   1.0500            2.2291 &  11.5904 r
  mprj/o_q_dly[126] (net)                                2   0.0300 
  mprj/o_BUF[126]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0657   0.9631   1.0500   0.0260   0.0281 &  11.6185 r
  mprj/o_BUF[126]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          10.5766   1.0500            6.4381 &  18.0567 r
  mprj/io_out[27] (net)                                  1   0.3682 
  mprj/io_out[27] (user_proj_example)                                          0.0000   1.0500            0.0000 &  18.0567 r
  io_out[27] (net) 
  io_out[27] (out)                                                    6.5666  10.5815   1.0500   2.6777   2.9641 &  21.0207 r
  data arrival time                                                                                                 21.0207

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.0207
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.1207

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0010 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0010 

  slack (with derating applied) (VIOLATED)                                                              -13.1207 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.1198 



  Startpoint: mprj/o_FF[67]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[35]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[67]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5415   1.0500   0.0000   1.6031 &   7.2887 r
  mprj/o_FF[67]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.8421   1.0500            2.3580 &   9.6467 r
  mprj/o_q[67] (net)                                     2   0.0266 
  mprj/o_dly[67]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1364   0.8421   1.0500   0.0533   0.0567 &   9.7034 r
  mprj/o_dly[67]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3089   1.0500            1.8434 &  11.5468 r
  mprj/o_q_dly[67] (net)                                 1   0.0051 
  mprj/o_BUF[67]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3089   1.0500   0.0000   0.0001 &  11.5469 r
  mprj/o_BUF[67]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.9029   1.0500            5.9673 &  17.5142 r
  mprj/la_data_out[35] (net)                             1   0.3442 
  mprj/la_data_out[35] (user_proj_example)                                     0.0000   1.0500            0.0000 &  17.5142 r
  la_data_out[35] (net) 
  la_data_out[35] (out)                                               7.1462   9.9082   1.0500   2.9245   3.2173 &  20.7316 r
  data arrival time                                                                                                 20.7316

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.7316
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.8316

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9872 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9872 

  slack (with derating applied) (VIOLATED)                                                              -12.8316 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.8444 



  Startpoint: mprj/o_FF[73]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[41]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[73]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5417   1.0500   0.0000   1.6016 &   7.2872 r
  mprj/o_FF[73]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.8050   1.0500            2.3363 &   9.6235 r
  mprj/o_q[73] (net)                                     2   0.0252 
  mprj/o_dly[73]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.4803   0.8050   1.0500   0.1890   0.1990 &   9.8225 r
  mprj/o_dly[73]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5824   1.0500            2.0321 &  11.8547 r
  mprj/o_q_dly[73] (net)                                 2   0.0156 
  mprj/o_BUF[73]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0117   0.5824   1.0500   0.0048   0.0052 &  11.8599 r
  mprj/o_BUF[73]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           10.3439   1.0500            6.2474 &  18.1073 r
  mprj/la_data_out[41] (net)                             1   0.3590 
  mprj/la_data_out[41] (user_proj_example)                                     0.0000   1.0500            0.0000 &  18.1073 r
  la_data_out[41] (net) 
  la_data_out[41] (out)                                               5.6870  10.3499   1.0500   2.3026   2.5782 &  20.6855 r
  data arrival time                                                                                                 20.6855

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.6855
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.7855

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9850 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9850 

  slack (with derating applied) (VIOLATED)                                                              -12.7855 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.8005 



  Startpoint: mprj/o_FF[30]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[30]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[30]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4530   1.0500   0.0000   0.8813 &   6.5668 r
  mprj/o_FF[30]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2445   1.0500            1.9776 &   8.5445 r
  mprj/o_q[30] (net)                                     1   0.0039 
  mprj/o_dly[30]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2445   1.0500   0.0000   0.0000 &   8.5445 r
  mprj/o_dly[30]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.9978   1.0500            2.2338 &  10.7783 r
  mprj/o_q_dly[30] (net)                                 2   0.0313 
  mprj/o_BUF[30]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.7345   0.9978   1.0500   0.3010   0.3167 &  11.0950 r
  mprj/o_BUF[30]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           10.3002   1.0500            6.2798 &  17.3748 r
  mprj/wbs_dat_o[30] (net)                               1   0.3584 
  mprj/wbs_dat_o[30] (user_proj_example)                                       0.0000   1.0500            0.0000 &  17.3748 r
  wbs_dat_o[30] (net) 
  wbs_dat_o[30] (out)                                                 7.3164  10.3053   1.0500   2.9909   3.2934 &  20.6682 r
  data arrival time                                                                                                 20.6682

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.6682
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.7682

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9842 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9842 

  slack (with derating applied) (VIOLATED)                                                              -12.7682 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.7840 



  Startpoint: mprj/o_FF[128]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[29] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[128]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5416   1.0500   0.0000   1.6584 &   7.3440 r
  mprj/o_FF[128]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4801   1.0500            2.1362 &   9.4802 r
  mprj/o_q[128] (net)                                    2   0.0131 
  mprj/o_dly[128]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.4801   1.0500   0.0000   0.0002 &   9.4804 r
  mprj/o_dly[128]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.8693   1.0500            2.1890 &  11.6694 r
  mprj/o_q_dly[128] (net)                                2   0.0265 
  mprj/o_BUF[128]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.8693   1.0500   0.0000   0.0006 &  11.6700 r
  mprj/o_BUF[128]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          10.9686   1.0500            6.6397 &  18.3097 r
  mprj/io_out[29] (net)                                  1   0.3814 
  mprj/io_out[29] (user_proj_example)                                          0.0000   1.0500            0.0000 &  18.3097 r
  io_out[29] (net) 
  io_out[29] (out)                                                    5.0618  10.9751   1.0500   2.0622   2.3481 &  20.6579 r
  data arrival time                                                                                                 20.6579

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.6579
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.7579

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9837 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9837 

  slack (with derating applied) (VIOLATED)                                                              -12.7579 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.7742 



  Startpoint: mprj/o_FF[174]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[37] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[174]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5323   1.0500   0.0000   1.7125 &   7.3981 r
  mprj/o_FF[174]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.5492   1.0500            2.1804 &   9.5785 r
  mprj/o_q[174] (net)                                    2   0.0158 
  mprj/o_dly[174]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.1056   0.5492   1.0500   0.0420   0.0444 &   9.6229 r
  mprj/o_dly[174]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.5219   1.0500            2.5863 &  12.2092 r
  mprj/o_q_dly[174] (net)                                2   0.0500 
  mprj/o_BUF[174]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.4697   1.5215   1.0500   0.1923   0.2055 &  12.4148 r
  mprj/o_BUF[174]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          13.1177   1.0500            7.7754 &  20.1902 r
  mprj/io_oeb[37] (net)                                  1   0.4523 
  mprj/io_oeb[37] (user_proj_example)                                          0.0000   1.0500            0.0000 &  20.1902 r
  io_oeb[37] (net) 
  io_oeb[37] (out)                                                    0.0000  13.1446   1.0500   0.0000   0.3995 &  20.5897 r
  data arrival time                                                                                                 20.5897

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.5897
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.6897

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9805 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9805 

  slack (with derating applied) (VIOLATED)                                                              -12.6897 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.7092 



  Startpoint: mprj/o_FF[131]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[32] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[131]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5323   1.0500   0.0000   1.7126 &   7.3982 r
  mprj/o_FF[131]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4725   1.0500            2.1311 &   9.5293 r
  mprj/o_q[131] (net)                                    2   0.0128 
  mprj/o_dly[131]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.1328   0.4725   1.0500   0.0511   0.0538 &   9.5831 r
  mprj/o_dly[131]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.8827   1.0500            2.1961 &  11.7792 r
  mprj/o_q_dly[131] (net)                                2   0.0270 
  mprj/o_BUF[131]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.8827   1.0500   0.0000   0.0006 &  11.7798 r
  mprj/o_BUF[131]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          11.6099   1.0500            6.9551 &  18.7349 r
  mprj/io_out[32] (net)                                  1   0.4019 
  mprj/io_out[32] (user_proj_example)                                          0.0000   1.0500            0.0000 &  18.7349 r
  io_out[32] (net) 
  io_out[32] (out)                                                    3.1601  11.6235   1.0500   1.2860   1.6176 &  20.3525 r
  data arrival time                                                                                                 20.3525

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.3525
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.4525

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9692 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9692 

  slack (with derating applied) (VIOLATED)                                                              -12.4525 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.4833 



  Startpoint: mprj/o_FF[15]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[15]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[15]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.3431   1.0500   0.0000   0.5406 &   6.2261 r
  mprj/o_FF[15]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2356   1.0500            1.9696 &   8.1958 r
  mprj/o_q[15] (net)                                     1   0.0035 
  mprj/o_dly[15]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2356   1.0500   0.0000   0.0000 &   8.1958 r
  mprj/o_dly[15]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.7040   1.0500            2.0521 &  10.2479 r
  mprj/o_q_dly[15] (net)                                 2   0.0203 
  mprj/o_BUF[15]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0818   0.7040   1.0500   0.0324   0.0344 &  10.2823 r
  mprj/o_BUF[15]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           10.5226   1.0500            6.3648 &  16.6471 r
  mprj/wbs_dat_o[15] (net)                               1   0.3655 
  mprj/wbs_dat_o[15] (user_proj_example)                                       0.0000   1.0500            0.0000 &  16.6471 r
  wbs_dat_o[15] (net) 
  wbs_dat_o[15] (out)                                                 8.1895  10.5287   1.0500   3.3615   3.6995 &  20.3466 r
  data arrival time                                                                                                 20.3466

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.3466
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.4466

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9689 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9689 

  slack (with derating applied) (VIOLATED)                                                              -12.4466 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.4777 



  Startpoint: mprj/o_FF[164]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[27] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[164]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5395   1.0500   0.0000   1.6180 &   7.3036 r
  mprj/o_FF[164]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3354   1.0500            2.0418 &   9.3454 r
  mprj/o_q[164] (net)                                    1   0.0075 
  mprj/o_dly[164]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.3354   1.0500   0.0000   0.0001 &   9.3455 r
  mprj/o_dly[164]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.0233   1.0500            2.2627 &  11.6082 r
  mprj/o_q_dly[164] (net)                                2   0.0323 
  mprj/o_BUF[164]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0971   1.0233   1.0500   0.0380   0.0407 &  11.6489 r
  mprj/o_BUF[164]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           9.8400   1.0500            6.0252 &  17.6741 r
  mprj/io_oeb[27] (net)                                  1   0.3425 
  mprj/io_oeb[27] (user_proj_example)                                          0.0000   1.0500            0.0000 &  17.6741 r
  io_oeb[27] (net) 
  io_oeb[27] (out)                                                    5.9186   9.8446   1.0500   2.3666   2.6283 &  20.3024 r
  data arrival time                                                                                                 20.3024

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.3024
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.4024

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9668 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9668 

  slack (with derating applied) (VIOLATED)                                                              -12.4024 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.4356 



  Startpoint: mprj/o_FF[100]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[1] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[100]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.3505   1.0500   0.0000   0.5540 &   6.2396 r
  mprj/o_FF[100]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3139   1.0500            2.0238 &   8.2634 r
  mprj/o_q[100] (net)                                    1   0.0066 
  mprj/o_dly[100]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.3139   1.0500   0.0000   0.0001 &   8.2635 r
  mprj/o_dly[100]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.0319   1.0500            2.2648 &  10.5283 r
  mprj/o_q_dly[100] (net)                                2   0.0326 
  mprj/o_BUF[100]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   1.0319   1.0500   0.0000   0.0009 &  10.5292 r
  mprj/o_BUF[100]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          13.6486   1.0500            8.1035 &  18.6327 r
  mprj/io_out[1] (net)                                   1   0.4724 
  mprj/io_out[1] (user_proj_example)                                           0.0000   1.0500            0.0000 &  18.6327 r
  io_out[1] (net) 
  io_out[1] (out)                                                     3.0272  13.6690   1.0500   1.2320   1.6533 &  20.2860 r
  data arrival time                                                                                                 20.2860

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.2860
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.3860

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9660 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9660 

  slack (with derating applied) (VIOLATED)                                                              -12.3860 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.4200 



  Startpoint: mprj/o_FF[145]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[8] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[145]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4131   1.0500   0.0000   0.7433 &   6.4289 r
  mprj/o_FF[145]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.5012   1.0500            2.1475 &   8.5764 r
  mprj/o_q[145] (net)                                    2   0.0139 
  mprj/o_dly[145]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0703   0.5012   1.0500   0.0281   0.0297 &   8.6061 r
  mprj/o_dly[145]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.8302   1.0500            2.1680 &  10.7741 r
  mprj/o_q_dly[145] (net)                                2   0.0251 
  mprj/o_BUF[145]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0971   0.8302   1.0500   0.0385   0.0409 &  10.8150 r
  mprj/o_BUF[145]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          11.0750   1.0500            6.7158 &  17.5308 r
  mprj/io_oeb[8] (net)                                   1   0.3858 
  mprj/io_oeb[8] (user_proj_example)                                           0.0000   1.0500            0.0000 &  17.5308 r
  io_oeb[8] (net) 
  io_oeb[8] (out)                                                     5.8770  11.0797   1.0500   2.4017   2.6787 &  20.2095 r
  data arrival time                                                                                                 20.2095

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.2095
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.3095

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9624 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9624 

  slack (with derating applied) (VIOLATED)                                                              -12.3095 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.3471 



  Startpoint: mprj/o_FF[74]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[42]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[74]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5409   1.0500   0.0000   1.6689 &   7.3544 r
  mprj/o_FF[74]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.8025   1.0500            2.3349 &   9.6893 r
  mprj/o_q[74] (net)                                     2   0.0251 
  mprj/o_dly[74]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.5453   0.8025   1.0500   0.2112   0.2223 &   9.9116 r
  mprj/o_dly[74]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.6439   1.0500            2.0731 &  11.9847 r
  mprj/o_q_dly[74] (net)                                 2   0.0180 
  mprj/o_BUF[74]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2049   0.6439   1.0500   0.0805   0.0848 &  12.0694 r
  mprj/o_BUF[74]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.3225   1.0500            5.6797 &  17.7491 r
  mprj/la_data_out[42] (net)                             1   0.3236 
  mprj/la_data_out[42] (user_proj_example)                                     0.0000   1.0500            0.0000 &  17.7491 r
  la_data_out[42] (net) 
  la_data_out[42] (out)                                               5.2549   9.3274   1.0500   2.1456   2.3942 &  20.1433 r
  data arrival time                                                                                                 20.1433

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.1433
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.2433

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9592 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9592 

  slack (with derating applied) (VIOLATED)                                                              -12.2433 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.2841 



  Startpoint: mprj/o_FF[103]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[4] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[103]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.3856   1.0500   0.0000   0.6565 &   6.3421 r
  mprj/o_FF[103]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2640   1.0500            1.9899 &   8.3320 r
  mprj/o_q[103] (net)                                    1   0.0046 
  mprj/o_dly[103]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2640   1.0500   0.0000   0.0000 &   8.3320 r
  mprj/o_dly[103]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.9284   1.0500            2.1940 &  10.5261 r
  mprj/o_q_dly[103] (net)                                2   0.0287 
  mprj/o_BUF[103]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0686   0.9284   1.0500   0.0262   0.0283 &  10.5544 r
  mprj/o_BUF[103]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          12.4754   1.0500            7.4703 &  18.0247 r
  mprj/io_out[4] (net)                                   1   0.4329 
  mprj/io_out[4] (user_proj_example)                                           0.0000   1.0500            0.0000 &  18.0247 r
  io_out[4] (net) 
  io_out[4] (out)                                                     4.0861  12.4873   1.0500   1.6513   1.9970 &  20.0216 r
  data arrival time                                                                                                 20.0216

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.0216
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.1216

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9534 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9534 

  slack (with derating applied) (VIOLATED)                                                              -12.1216 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.1682 



  Startpoint: mprj/o_FF[84]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[52]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[84]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5409   1.0500   0.0000   1.6689 &   7.3545 r
  mprj/o_FF[84]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.8366   1.0500            2.3548 &   9.7092 r
  mprj/o_q[84] (net)                                     2   0.0264 
  mprj/o_dly[84]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.7671   0.8366   1.0500   0.3190   0.3355 &  10.0447 r
  mprj/o_dly[84]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.8229   1.0500            2.1877 &  12.2323 r
  mprj/o_q_dly[84] (net)                                 2   0.0248 
  mprj/o_BUF[84]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.8229   1.0500   0.0000   0.0005 &  12.2328 r
  mprj/o_BUF[84]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.4592   1.0500            5.7845 &  18.0173 r
  mprj/la_data_out[52] (net)                             1   0.3289 
  mprj/la_data_out[52] (user_proj_example)                                     0.0000   1.0500            0.0000 &  18.0173 r
  la_data_out[52] (net) 
  la_data_out[52] (out)                                               4.2957   9.4640   1.0500   1.7486   1.9774 &  19.9947 r
  data arrival time                                                                                                 19.9947

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.9947
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.0947

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9521 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9521 

  slack (with derating applied) (VIOLATED)                                                              -12.0947 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.1425 



  Startpoint: mprj/o_FF[129]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[30] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[129]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5416   1.0500   0.0000   1.6584 &   7.3440 r
  mprj/o_FF[129]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.5037   1.0500            2.1513 &   9.4953 r
  mprj/o_q[129] (net)                                    2   0.0140 
  mprj/o_dly[129]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0257   0.5037   1.0500   0.0105   0.0112 &   9.5065 r
  mprj/o_dly[129]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.8861   1.0500            2.2027 &  11.7092 r
  mprj/o_q_dly[129] (net)                                2   0.0271 
  mprj/o_BUF[129]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.8861   1.0500   0.0000   0.0007 &  11.7099 r
  mprj/o_BUF[129]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          11.1888   1.0500            6.7416 &  18.4515 r
  mprj/io_out[30] (net)                                  1   0.3882 
  mprj/io_out[30] (user_proj_example)                                          0.0000   1.0500            0.0000 &  18.4515 r
  io_out[30] (net) 
  io_out[30] (out)                                                    2.8471  11.1983   1.0500   1.1619   1.4416 &  19.8931 r
  data arrival time                                                                                                 19.8931

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.8931
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.9931

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9473 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9473 

  slack (with derating applied) (VIOLATED)                                                              -11.9931 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.0458 



  Startpoint: mprj/o_FF[130]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[31] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[130]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5413   1.0500   0.0000   1.6818 &   7.3673 r
  mprj/o_FF[130]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3999   1.0500            2.0846 &   9.4519 r
  mprj/o_q[130] (net)                                    2   0.0100 
  mprj/o_dly[130]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.3999   1.0500   0.0000   0.0001 &   9.4521 r
  mprj/o_dly[130]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.7984   1.0500            2.1339 &  11.5859 r
  mprj/o_q_dly[130] (net)                                2   0.0239 
  mprj/o_BUF[130]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.7984   1.0500   0.0000   0.0004 &  11.5864 r
  mprj/o_BUF[130]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          11.1116   1.0500            6.6756 &  18.2619 r
  mprj/io_out[31] (net)                                  1   0.3849 
  mprj/io_out[31] (user_proj_example)                                          0.0000   1.0500            0.0000 &  18.2619 r
  io_out[31] (net) 
  io_out[31] (out)                                                    3.2456  11.1228   1.0500   1.3010   1.6047 &  19.8666 r
  data arrival time                                                                                                 19.8666

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.8666
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.9666

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9460 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9460 

  slack (with derating applied) (VIOLATED)                                                              -11.9666 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.0206 



  Startpoint: mprj/o_FF[106]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[7] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[106]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4467   1.0500   0.0000   0.8586 &   6.5441 r
  mprj/o_FF[106]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.7288   1.0500            2.2902 &   8.8344 r
  mprj/o_q[106] (net)                                    2   0.0225 
  mprj/o_dly[106]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0322   0.7288   1.0500   0.0132   0.0142 &   8.8486 r
  mprj/o_dly[106]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.0683   1.0500            2.3322 &  11.1808 r
  mprj/o_q_dly[106] (net)                                2   0.0340 
  mprj/o_BUF[106]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1401   1.0683   1.0500   0.0620   0.0659 &  11.2466 r
  mprj/o_BUF[106]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          10.8412   1.0500            6.5759 &  17.8225 r
  mprj/io_out[7] (net)                                   1   0.3767 
  mprj/io_out[7] (user_proj_example)                                           0.0000   1.0500            0.0000 &  17.8225 r
  io_out[7] (net) 
  io_out[7] (out)                                                     4.1001  10.8490   1.0500   1.6514   1.9289 &  19.7514 r
  data arrival time                                                                                                 19.7514

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.7514
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.8514

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9405 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9405 

  slack (with derating applied) (VIOLATED)                                                              -11.8514 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.9109 



  Startpoint: mprj/o_FF[68]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[36]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[68]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5415   1.0500   0.0000   1.6032 &   7.2888 r
  mprj/o_FF[68]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.9238   1.0500            2.4056 &   9.6944 r
  mprj/o_q[68] (net)                                     2   0.0295 
  mprj/o_dly[68]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.4046   0.9238   1.0500   0.1583   0.1670 &   9.8614 r
  mprj/o_dly[68]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3085   1.0500            1.8476 &  11.7090 r
  mprj/o_q_dly[68] (net)                                 1   0.0050 
  mprj/o_BUF[68]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0091   0.3085   1.0500   0.0036   0.0039 &  11.7129 r
  mprj/o_BUF[68]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.1611   1.0500            5.5441 &  17.2570 r
  mprj/la_data_out[36] (net)                             1   0.3182 
  mprj/la_data_out[36] (user_proj_example)                                     0.0000   1.0500            0.0000 &  17.2570 r
  la_data_out[36] (net) 
  la_data_out[36] (out)                                               5.2849   9.1659   1.0500   2.1571   2.4012 &  19.6582 r
  data arrival time                                                                                                 19.6582

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.6582
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.7582

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9361 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9361 

  slack (with derating applied) (VIOLATED)                                                              -11.7582 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.8221 



  Startpoint: mprj/o_FF[94]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[62]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[94]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5730   1.0500   0.0000   1.7294 &   7.4150 r
  mprj/o_FF[94]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.7081   1.0500            2.2804 &   9.6954 r
  mprj/o_q[94] (net)                                     2   0.0218 
  mprj/o_dly[94]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0843   0.7081   1.0500   0.0344   0.0365 &   9.7318 r
  mprj/o_dly[94]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5845   1.0500            2.0281 &  11.7599 r
  mprj/o_q_dly[94] (net)                                 2   0.0157 
  mprj/o_BUF[94]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1004   0.5845   1.0500   0.0390   0.0412 &  11.8011 r
  mprj/o_BUF[94]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           10.3122   1.0500            6.2183 &  18.0195 r
  mprj/la_data_out[62] (net)                             1   0.3575 
  mprj/la_data_out[62] (user_proj_example)                                     0.0000   1.0500            0.0000 &  18.0195 r
  la_data_out[62] (net) 
  la_data_out[62] (out)                                               3.4011  10.3199   1.0500   1.3741   1.6299 &  19.6494 r
  data arrival time                                                                                                 19.6494

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.6494
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.7494

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9357 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9357 

  slack (with derating applied) (VIOLATED)                                                              -11.7494 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.8137 



  Startpoint: mprj/o_FF[92]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[60]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[92]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5732   1.0500   0.0000   1.7541 &   7.4397 r
  mprj/o_FF[92]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.6339   1.0500            2.2355 &   9.6753 r
  mprj/o_q[92] (net)                                     2   0.0190 
  mprj/o_dly[92]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1110   0.6339   1.0500   0.0449   0.0474 &   9.7227 r
  mprj/o_dly[92]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5982   1.0500            2.0331 &  11.7558 r
  mprj/o_q_dly[92] (net)                                 2   0.0162 
  mprj/o_BUF[92]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1288   0.5982   1.0500   0.0516   0.0544 &  11.8102 r
  mprj/o_BUF[92]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           10.0401   1.0500            6.0757 &  17.8858 r
  mprj/la_data_out[60] (net)                             1   0.3484 
  mprj/la_data_out[60] (user_proj_example)                                     0.0000   1.0500            0.0000 &  17.8858 r
  la_data_out[60] (net) 
  la_data_out[60] (out)                                               3.6373  10.0468   1.0500   1.4651   1.7103 &  19.5961 r
  data arrival time                                                                                                 19.5961

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.5961
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.6961

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9331 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9331 

  slack (with derating applied) (VIOLATED)                                                              -11.6961 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.7630 



  Startpoint: mprj/o_FF[165]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[28] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[165]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5409   1.0500   0.0000   1.6235 &   7.3091 r
  mprj/o_FF[165]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4679   1.0500            2.1283 &   9.4374 r
  mprj/o_q[165] (net)                                    2   0.0126 
  mprj/o_dly[165]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0672   0.4679   1.0500   0.0269   0.0284 &   9.4658 r
  mprj/o_dly[165]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.0072   1.0500            2.2719 &  11.7377 r
  mprj/o_q_dly[165] (net)                                2   0.0317 
  mprj/o_BUF[165]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0533   1.0072   1.0500   0.0218   0.0238 &  11.7614 r
  mprj/o_BUF[165]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           9.9845   1.0500            6.0793 &  17.8408 r
  mprj/io_oeb[28] (net)                                  1   0.3466 
  mprj/io_oeb[28] (user_proj_example)                                          0.0000   1.0500            0.0000 &  17.8408 r
  io_oeb[28] (net) 
  io_oeb[28] (out)                                                    3.6731   9.9918   1.0500   1.4788   1.7311 &  19.5719 r
  data arrival time                                                                                                 19.5719

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.5719
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.6719

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9320 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9320 

  slack (with derating applied) (VIOLATED)                                                              -11.6719 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.7399 



  Startpoint: mprj/o_FF[135]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[36] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[135]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5326   1.0500   0.0000   1.7116 &   7.3972 r
  mprj/o_FF[135]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.5978   1.0500            2.2116 &   9.6088 r
  mprj/o_q[135] (net)                                    2   0.0176 
  mprj/o_dly[135]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0216   0.5978   1.0500   0.0083   0.0090 &   9.6178 r
  mprj/o_dly[135]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.1962   1.0500            2.3981 &  12.0159 r
  mprj/o_q_dly[135] (net)                                2   0.0383 
  mprj/o_BUF[135]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0617   1.1952   1.0500   0.0247   0.0305 &  12.0464 r
  mprj/o_BUF[135]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          11.9849   1.0500            7.1009 &  19.1473 r
  mprj/io_out[36] (net)                                  1   0.4158 
  mprj/io_out[36] (user_proj_example)                                          0.0000   1.0500            0.0000 &  19.1473 r
  io_out[36] (net) 
  io_out[36] (out)                                                    0.0000  12.0122   1.0500   0.0000   0.3675 &  19.5148 r
  data arrival time                                                                                                 19.5148

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.5148
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.6148

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9293 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9293 

  slack (with derating applied) (VIOLATED)                                                              -11.6148 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.6855 



  Startpoint: mprj/o_FF[166]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[29] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[166]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5414   1.0500   0.0000   1.6479 &   7.3335 r
  mprj/o_FF[166]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.5574   1.0500            2.1858 &   9.5193 r
  mprj/o_q[166] (net)                                    2   0.0161 
  mprj/o_dly[166]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.1275   0.5574   1.0500   0.0520   0.0548 &   9.5741 r
  mprj/o_dly[166]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.8878   1.0500            2.2115 &  11.7857 r
  mprj/o_q_dly[166] (net)                                2   0.0272 
  mprj/o_BUF[166]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.8878   1.0500   0.0000   0.0006 &  11.7863 r
  mprj/o_BUF[166]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          10.0671   1.0500            6.1026 &  17.8890 r
  mprj/io_oeb[29] (net)                                  1   0.3489 
  mprj/io_oeb[29] (user_proj_example)                                          0.0000   1.0500            0.0000 &  17.8890 r
  io_oeb[29] (net) 
  io_oeb[29] (out)                                                    3.1245  10.0756   1.0500   1.2650   1.5219 &  19.4108 r
  data arrival time                                                                                                 19.4108

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.4108
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.5108

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9243 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9243 

  slack (with derating applied) (VIOLATED)                                                              -11.5108 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.5865 



  Startpoint: mprj/o_FF[88]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[56]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[88]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5731   1.0500   0.0000   1.7819 &   7.4675 r
  mprj/o_FF[88]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.9125   1.0500            2.3996 &   9.8671 r
  mprj/o_q[88] (net)                                     2   0.0291 
  mprj/o_dly[88]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.8200   0.9125   1.0500   0.3376   0.3551 &  10.2222 r
  mprj/o_dly[88]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.8172   1.0500            2.1884 &  12.4106 r
  mprj/o_q_dly[88] (net)                                 2   0.0246 
  mprj/o_BUF[88]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1249   0.8172   1.0500   0.0480   0.0508 &  12.4615 r
  mprj/o_BUF[88]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.2223   1.0500            5.6281 &  18.0896 r
  mprj/la_data_out[56] (net)                             1   0.3198 
  mprj/la_data_out[56] (user_proj_example)                                     0.0000   1.0500            0.0000 &  18.0896 r
  la_data_out[56] (net) 
  la_data_out[56] (out)                                               2.5915   9.2289   1.0500   1.0532   1.2639 &  19.3535 r
  data arrival time                                                                                                 19.3535

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.3535
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.4535

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9216 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9216 

  slack (with derating applied) (VIOLATED)                                                              -11.4535 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.5319 



  Startpoint: mprj/o_FF[82]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[50]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[82]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5412   1.0500   0.0000   1.6682 &   7.3537 r
  mprj/o_FF[82]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.6014   1.0500            2.2141 &   9.5678 r
  mprj/o_q[82] (net)                                     2   0.0178 
  mprj/o_dly[82]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0984   0.6014   1.0500   0.0396   0.0419 &   9.6098 r
  mprj/o_dly[82]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.9567   1.0500            2.2566 &  11.8663 r
  mprj/o_q_dly[82] (net)                                 2   0.0298 
  mprj/o_BUF[82]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1371   0.9567   1.0500   0.0538   0.0572 &  11.9235 r
  mprj/o_BUF[82]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.1631   1.0500            5.6288 &  17.5523 r
  mprj/la_data_out[50] (net)                             1   0.3186 
  mprj/la_data_out[50] (user_proj_example)                                     0.0000   1.0500            0.0000 &  17.5523 r
  la_data_out[50] (net) 
  la_data_out[50] (out)                                               3.7821   9.1677   1.0500   1.5315   1.7442 &  19.2966 r
  data arrival time                                                                                                 19.2966

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.2966
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.3966

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9189 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9189 

  slack (with derating applied) (VIOLATED)                                                              -11.3966 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.4777 



  Startpoint: mprj/o_FF[171]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[34] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[171]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5325   1.0500   0.0000   1.7120 &   7.3976 r
  mprj/o_FF[171]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4929   1.0500            2.1443 &   9.5418 r
  mprj/o_q[171] (net)                                    2   0.0136 
  mprj/o_dly[171]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0982   0.4929   1.0500   0.0381   0.0402 &   9.5820 r
  mprj/o_dly[171]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.2914   1.0500            2.4471 &  12.0291 r
  mprj/o_q_dly[171] (net)                                2   0.0422 
  mprj/o_BUF[171]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0748   1.2914   1.0500   0.0296   0.0324 &  12.0615 r
  mprj/o_BUF[171]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          11.4982   1.0500            6.8695 &  18.9310 r
  mprj/io_oeb[34] (net)                                  1   0.3965 
  mprj/io_oeb[34] (user_proj_example)                                          0.0000   1.0500            0.0000 &  18.9310 r
  io_oeb[34] (net) 
  io_oeb[34] (out)                                                    0.0000  11.5202   1.0500   0.0000   0.3266 &  19.2577 r
  data arrival time                                                                                                 19.2577

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.2577
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.3577

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9170 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9170 

  slack (with derating applied) (VIOLATED)                                                              -11.3577 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.4407 



  Startpoint: mprj/o_FF[34]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[34]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.3992   1.0500   0.0000   0.7062 &   6.3918 r
  mprj/o_FF[34]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3204   1.0500            2.0291 &   8.4209 r
  mprj/o_q[34] (net)                                     1   0.0069 
  mprj/o_dly[34]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0417   0.3204   1.0500   0.0168   0.0177 &   8.4386 r
  mprj/o_dly[34]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.9098   1.0500            2.1908 &  10.6294 r
  mprj/o_q_dly[34] (net)                                 2   0.0280 
  mprj/o_BUF[34]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2280   0.9098   1.0500   0.0909   0.0961 &  10.7255 r
  mprj/o_BUF[34]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.4952   1.0500            5.8109 &  16.5363 r
  mprj/la_data_out[2] (net)                              1   0.3301 
  mprj/la_data_out[2] (user_proj_example)                                      0.0000   1.0500            0.0000 &  16.5363 r
  la_data_out[2] (net) 
  la_data_out[2] (out)                                                5.9650   9.4998   1.0500   2.4320   2.6915 &  19.2278 r
  data arrival time                                                                                                 19.2278

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.2278
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.3278

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9156 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9156 

  slack (with derating applied) (VIOLATED)                                                              -11.3278 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.4122 



  Startpoint: mprj/o_FF[70]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[38]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[70]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5427   1.0500   0.0000   1.5778 &   7.2634 r
  mprj/o_FF[70]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.9639   1.0500            2.4290 &   9.6924 r
  mprj/o_q[70] (net)                                     2   0.0310 
  mprj/o_dly[70]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.8583   0.9639   1.0500   0.3442   0.3621 &  10.0546 r
  mprj/o_dly[70]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2993   1.0500            1.8429 &  11.8975 r
  mprj/o_q_dly[70] (net)                                 1   0.0047 
  mprj/o_BUF[70]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2993   1.0500   0.0000   0.0000 &  11.8975 r
  mprj/o_BUF[70]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.8952   1.0500            5.3903 &  17.2878 r
  mprj/la_data_out[38] (net)                             1   0.3089 
  mprj/la_data_out[38] (user_proj_example)                                     0.0000   1.0500            0.0000 &  17.2878 r
  la_data_out[38] (net) 
  la_data_out[38] (out)                                               4.1010   8.9000   1.0500   1.6707   1.8885 &  19.1763 r
  data arrival time                                                                                                 19.1763

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.1763
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.2763

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9132 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9132 

  slack (with derating applied) (VIOLATED)                                                              -11.2763 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.3631 



  Startpoint: mprj/o_FF[75]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[43]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[75]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5410   1.0500   0.0000   1.6687 &   7.3542 r
  mprj/o_FF[75]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.7400   1.0500            2.2984 &   9.6526 r
  mprj/o_q[75] (net)                                     2   0.0229 
  mprj/o_dly[75]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.4301   0.7400   1.0500   0.1706   0.1796 &   9.8322 r
  mprj/o_dly[75]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.6377   1.0500            2.0654 &  11.8976 r
  mprj/o_q_dly[75] (net)                                 2   0.0178 
  mprj/o_BUF[75]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0774   0.6377   1.0500   0.0310   0.0328 &  11.9305 r
  mprj/o_BUF[75]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.8808   1.0500            5.4260 &  17.3565 r
  mprj/la_data_out[43] (net)                             1   0.3081 
  mprj/la_data_out[43] (user_proj_example)                                     0.0000   1.0500            0.0000 &  17.3565 r
  la_data_out[43] (net) 
  la_data_out[43] (out)                                               3.9349   8.8857   1.0500   1.5996   1.8161 &  19.1725 r
  data arrival time                                                                                                 19.1725

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.1725
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.2725

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9130 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9130 

  slack (with derating applied) (VIOLATED)                                                              -11.2725 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.3595 



  Startpoint: mprj/o_FF[109]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[10] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[109]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.3992   1.0500   0.0000   0.7046 &   6.3902 r
  mprj/o_FF[109]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4219   1.0500            2.0964 &   8.4866 r
  mprj/o_q[109] (net)                                    2   0.0108 
  mprj/o_dly[109]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.1400   0.4219   1.0500   0.0566   0.0595 &   8.5461 r
  mprj/o_dly[109]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.9006   1.0500            2.1998 &  10.7459 r
  mprj/o_q_dly[109] (net)                                2   0.0277 
  mprj/o_BUF[109]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0412   0.9006   1.0500   0.0160   0.0175 &  10.7634 r
  mprj/o_BUF[109]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           9.6711   1.0500            5.9188 &  16.6822 r
  mprj/io_out[10] (net)                                  1   0.3366 
  mprj/io_out[10] (user_proj_example)                                          0.0000   1.0500            0.0000 &  16.6822 r
  io_out[10] (net) 
  io_out[10] (out)                                                    5.4551   9.6751   1.0500   2.2273   2.4692 &  19.1514 r
  data arrival time                                                                                                 19.1514

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.1514
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.2514

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9120 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9120 

  slack (with derating applied) (VIOLATED)                                                              -11.2514 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.3394 



  Startpoint: mprj/o_FF[140]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[3] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[140]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.3431   1.0500   0.0000   0.5405 &   6.2260 r
  mprj/o_FF[140]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2342   1.0500            1.9686 &   8.1947 r
  mprj/o_q[140] (net)                                    1   0.0035 
  mprj/o_dly[140]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2342   1.0500   0.0000   0.0000 &   8.1947 r
  mprj/o_dly[140]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.1849   1.0500            2.3466 &  10.5413 r
  mprj/o_q_dly[140] (net)                                2   0.0383 
  mprj/o_BUF[140]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.4381   1.1849   1.0500   0.1772   0.1872 &  10.7286 r
  mprj/o_BUF[140]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          11.6353   1.0500            6.9924 &  17.7210 r
  mprj/io_oeb[3] (net)                                   1   0.4030 
  mprj/io_oeb[3] (user_proj_example)                                           0.0000   1.0500            0.0000 &  17.7210 r
  io_oeb[3] (net) 
  io_oeb[3] (out)                                                     2.6169  11.6494   1.0500   1.0655   1.3908 &  19.1118 r
  data arrival time                                                                                                 19.1118

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.1118
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.2118

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9101 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9101 

  slack (with derating applied) (VIOLATED)                                                              -11.2118 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.3017 



  Startpoint: mprj/o_FF[76]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[44]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[76]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5410   1.0500   0.0000   1.6686 &   7.3541 r
  mprj/o_FF[76]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.8298   1.0500            2.3508 &   9.7049 r
  mprj/o_q[76] (net)                                     2   0.0261 
  mprj/o_dly[76]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.7938   0.8298   1.0500   0.3223   0.3389 &  10.0438 r
  mprj/o_dly[76]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.7532   1.0500            2.1445 &  12.1883 r
  mprj/o_q_dly[76] (net)                                 2   0.0222 
  mprj/o_BUF[76]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.4039   0.7532   1.0500   0.1518   0.1598 &  12.3481 r
  mprj/o_BUF[76]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.6083   1.0500            5.2836 &  17.6317 r
  mprj/la_data_out[44] (net)                             1   0.2987 
  mprj/la_data_out[44] (user_proj_example)                                     0.0000   1.0500            0.0000 &  17.6317 r
  la_data_out[44] (net) 
  la_data_out[44] (out)                                               3.0973   8.6132   1.0500   1.2478   1.4417 &  19.0735 r
  data arrival time                                                                                                 19.0735

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.0735
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.1735

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9083 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9083 

  slack (with derating applied) (VIOLATED)                                                              -11.1735 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.2652 



  Startpoint: mprj/o_FF[107]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[8] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[107]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4109   1.0500   0.0000   0.7361 &   6.4217 r
  mprj/o_FF[107]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4928   1.0500            2.1421 &   8.5638 r
  mprj/o_q[107] (net)                                    2   0.0136 
  mprj/o_dly[107]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.1044   0.4928   1.0500   0.0425   0.0447 &   8.6085 r
  mprj/o_dly[107]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.8600   1.0500            2.1851 &  10.7937 r
  mprj/o_q_dly[107] (net)                                2   0.0262 
  mprj/o_BUF[107]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1063   0.8600   1.0500   0.0423   0.0450 &  10.8387 r
  mprj/o_BUF[107]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           9.9719   1.0500            6.0831 &  16.9218 r
  mprj/io_out[8] (net)                                   1   0.3470 
  mprj/io_out[8] (user_proj_example)                                           0.0000   1.0500            0.0000 &  16.9218 r
  io_out[8] (net) 
  io_out[8] (out)                                                     4.5555   9.9767   1.0500   1.8550   2.0955 &  19.0173 r
  data arrival time                                                                                                 19.0173

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.0173
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.1173

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9056 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9056 

  slack (with derating applied) (VIOLATED)                                                              -11.1173 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.2117 



  Startpoint: mprj/o_FF[83]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[51]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[83]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5411   1.0500   0.0000   1.6683 &   7.3539 r
  mprj/o_FF[83]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.7634   1.0500            2.3120 &   9.6660 r
  mprj/o_q[83] (net)                                     2   0.0237 
  mprj/o_dly[83]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.3998   0.7634   1.0500   0.1635   0.1722 &   9.8382 r
  mprj/o_dly[83]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.8778   1.0500            2.2172 &  12.0554 r
  mprj/o_q_dly[83] (net)                                 2   0.0268 
  mprj/o_BUF[83]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.8778   1.0500   0.0000   0.0005 &  12.0560 r
  mprj/o_BUF[83]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.9392   1.0500            5.4831 &  17.5390 r
  mprj/la_data_out[51] (net)                             1   0.3103 
  mprj/la_data_out[51] (user_proj_example)                                     0.0000   1.0500            0.0000 &  17.5390 r
  la_data_out[51] (net) 
  la_data_out[51] (out)                                               3.1486   8.9445   1.0500   1.2693   1.4741 &  19.0131 r
  data arrival time                                                                                                 19.0131

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.0131
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.1131

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9054 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9054 

  slack (with derating applied) (VIOLATED)                                                              -11.1131 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.2077 



  Startpoint: mprj/o_FF[91]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[59]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[91]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5732   1.0500   0.0000   1.7542 &   7.4398 r
  mprj/o_FF[91]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.7342   1.0500            2.2956 &   9.7354 r
  mprj/o_q[91] (net)                                     2   0.0227 
  mprj/o_dly[91]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.2784   0.7342   1.0500   0.1129   0.1189 &   9.8543 r
  mprj/o_dly[91]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.6773   1.0500            2.0915 &  11.9459 r
  mprj/o_q_dly[91] (net)                                 2   0.0193 
  mprj/o_BUF[91]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0719   0.6773   1.0500   0.0286   0.0304 &  11.9762 r
  mprj/o_BUF[91]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.3703   1.0500            5.6962 &  17.6724 r
  mprj/la_data_out[59] (net)                             1   0.3248 
  mprj/la_data_out[59] (user_proj_example)                                     0.0000   1.0500            0.0000 &  17.6724 r
  la_data_out[59] (net) 
  la_data_out[59] (out)                                               2.4157   9.3772   1.0500   0.9853   1.2004 &  18.8728 r
  data arrival time                                                                                                 18.8728

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.8728
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.9728

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8987 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8987 

  slack (with derating applied) (VIOLATED)                                                              -10.9728 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.0741 



  Startpoint: mprj/o_FF[72]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[40]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[72]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5417   1.0500   0.0000   1.6016 &   7.2872 r
  mprj/o_FF[72]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.9888   1.0500            2.4436 &   9.7308 r
  mprj/o_q[72] (net)                                     2   0.0318 
  mprj/o_dly[72]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.7583   0.9888   1.0500   0.3112   0.3274 &  10.0582 r
  mprj/o_dly[72]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4618   1.0500            1.9615 &  12.0197 r
  mprj/o_q_dly[72] (net)                                 2   0.0110 
  mprj/o_BUF[72]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0909   0.4618   1.0500   0.0369   0.0388 &  12.0585 r
  mprj/o_BUF[72]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.6110   1.0500            5.2492 &  17.3077 r
  mprj/la_data_out[40] (net)                             1   0.2987 
  mprj/la_data_out[40] (user_proj_example)                                     0.0000   1.0500            0.0000 &  17.3077 r
  la_data_out[40] (net) 
  la_data_out[40] (out)                                               3.3553   8.6160   1.0500   1.3539   1.5546 &  18.8623 r
  data arrival time                                                                                                 18.8623

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.8623
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.9623

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8982 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8982 

  slack (with derating applied) (VIOLATED)                                                              -10.9623 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.0641 



  Startpoint: mprj/o_FF[19]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[19]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[19]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4467   1.0500   0.0000   0.8585 &   6.5441 r
  mprj/o_FF[19]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5275   1.0500            2.1650 &   8.7090 r
  mprj/o_q[19] (net)                                     2   0.0149 
  mprj/o_dly[19]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.5275   1.0500   0.0000   0.0002 &   8.7093 r
  mprj/o_dly[19]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5638   1.0500            2.0013 &  10.7106 r
  mprj/o_q_dly[19] (net)                                 2   0.0149 
  mprj/o_BUF[19]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1412   0.5638   1.0500   0.0577   0.0608 &  10.7713 r
  mprj/o_BUF[19]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.6493   1.0500            5.8659 &  16.6372 r
  mprj/wbs_dat_o[19] (net)                               1   0.3353 
  mprj/wbs_dat_o[19] (user_proj_example)                                       0.0000   1.0500            0.0000 &  16.6372 r
  wbs_dat_o[19] (net) 
  wbs_dat_o[19] (out)                                                 4.8139   9.6542   1.0500   1.9688   2.2109 &  18.8482 r
  data arrival time                                                                                                 18.8482

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.8482
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.9482

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8975 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8975 

  slack (with derating applied) (VIOLATED)                                                              -10.9482 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.0506 



  Startpoint: mprj/o_FF[16]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[16]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[16]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.3431   1.0500   0.0000   0.5407 &   6.2262 r
  mprj/o_FF[16]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3007   1.0500            2.0146 &   8.2408 r
  mprj/o_q[16] (net)                                     1   0.0061 
  mprj/o_dly[16]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.3007   1.0500   0.0000   0.0001 &   8.2409 r
  mprj/o_dly[16]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.6836   1.0500            2.0484 &  10.2893 r
  mprj/o_q_dly[16] (net)                                 2   0.0195 
  mprj/o_BUF[16]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.6836   1.0500   0.0000   0.0003 &  10.2897 r
  mprj/o_BUF[16]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.9565   1.0500            6.0455 &  16.3351 r
  mprj/wbs_dat_o[16] (net)                               1   0.3459 
  mprj/wbs_dat_o[16] (user_proj_example)                                       0.0000   1.0500            0.0000 &  16.3351 r
  wbs_dat_o[16] (net) 
  wbs_dat_o[16] (out)                                                 5.3811   9.9622   1.0500   2.1984   2.4675 &  18.8026 r
  data arrival time                                                                                                 18.8026

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.8026
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.9026

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8954 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8954 

  slack (with derating applied) (VIOLATED)                                                              -10.9026 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.0072 



  Startpoint: mprj/o_FF[98]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: user_irq[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[98]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5732   1.0500   0.0000   1.7499 &   7.4355 r
  mprj/o_FF[98]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.6395   1.0500            2.2392 &   9.6746 r
  mprj/o_q[98] (net)                                     2   0.0192 
  mprj/o_dly[98]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.6395   1.0500   0.0000   0.0004 &   9.6750 r
  mprj/o_dly[98]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.6501   1.0500            2.0681 &  11.7430 r
  mprj/o_q_dly[98] (net)                                 2   0.0183 
  mprj/o_BUF[98]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1242   0.6501   1.0500   0.0507   0.0535 &  11.7965 r
  mprj/o_BUF[98]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.4410   1.0500            5.7257 &  17.5222 r
  mprj/irq[2] (net)                                      1   0.3269 
  mprj/irq[2] (user_proj_example)                                              0.0000   1.0500            0.0000 &  17.5222 r
  user_irq[2] (net) 
  user_irq[2] (out)                                                   2.5310   9.4490   1.0500   1.0171   1.2460 &  18.7682 r
  data arrival time                                                                                                 18.7682

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.7682
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.8682

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8937 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8937 

  slack (with derating applied) (VIOLATED)                                                              -10.8682 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.9745 



  Startpoint: mprj/o_FF[38]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[6]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[38]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5323   1.0500   0.0000   1.3315 &   7.0171 r
  mprj/o_FF[38]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4268   1.0500            2.1018 &   9.1189 r
  mprj/o_q[38] (net)                                     2   0.0110 
  mprj/o_dly[38]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0554   0.4268   1.0500   0.0221   0.0233 &   9.1422 r
  mprj/o_dly[38]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.7302   1.0500            2.0959 &  11.2381 r
  mprj/o_q_dly[38] (net)                                 2   0.0213 
  mprj/o_BUF[38]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.7302   1.0500   0.0000   0.0004 &  11.2385 r
  mprj/o_BUF[38]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.3718   1.0500            5.1339 &  16.3724 r
  mprj/la_data_out[6] (net)                              1   0.2899 
  mprj/la_data_out[6] (user_proj_example)                                      0.0000   1.0500            0.0000 &  16.3724 r
  la_data_out[6] (net) 
  la_data_out[6] (out)                                                5.0632   8.3776   1.0500   2.0477   2.2830 &  18.6553 r
  data arrival time                                                                                                 18.6553

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.6553
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.7553

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8883 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8883 

  slack (with derating applied) (VIOLATED)                                                              -10.7553 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.8670 



  Startpoint: mprj/o_FF[97]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: user_irq[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[97]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5732   1.0500   0.0000   1.7499 &   7.4354 r
  mprj/o_FF[97]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.6963   1.0500            2.2735 &   9.7089 r
  mprj/o_q[97] (net)                                     2   0.0213 
  mprj/o_dly[97]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.2259   0.6963   1.0500   0.0921   0.0971 &   9.8060 r
  mprj/o_dly[97]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5809   1.0500            2.0250 &  11.8310 r
  mprj/o_q_dly[97] (net)                                 2   0.0156 
  mprj/o_BUF[97]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0599   0.5809   1.0500   0.0223   0.0236 &  11.8546 r
  mprj/o_BUF[97]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.3976   1.0500            5.6911 &  17.5457 r
  mprj/irq[1] (net)                                      1   0.3253 
  mprj/irq[1] (user_proj_example)                                              0.0000   1.0500            0.0000 &  17.5457 r
  user_irq[1] (net) 
  user_irq[1] (out)                                                   2.0536   9.4058   1.0500   0.8354   1.0563 &  18.6020 r
  data arrival time                                                                                                 18.6020

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.6020
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.7020

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8858 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8858 

  slack (with derating applied) (VIOLATED)                                                              -10.7020 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.8162 



  Startpoint: mprj/o_FF[27]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[27]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[27]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4653   1.0500   0.0000   0.9295 &   6.6151 r
  mprj/o_FF[27]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5337   1.0500            2.1693 &   8.7844 r
  mprj/o_q[27] (net)                                     2   0.0152 
  mprj/o_dly[27]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0976   0.5337   1.0500   0.0395   0.0417 &   8.8261 r
  mprj/o_dly[27]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           1.0863   1.0500            2.3301 &  11.1561 r
  mprj/o_q_dly[27] (net)                                 2   0.0346 
  mprj/o_BUF[27]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2445   1.0863   1.0500   0.0973   0.1030 &  11.2592 r
  mprj/o_BUF[27]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.3300   1.0500            5.7223 &  16.9815 r
  mprj/wbs_dat_o[27] (net)                               1   0.3241 
  mprj/wbs_dat_o[27] (user_proj_example)                                       0.0000   1.0500            0.0000 &  16.9815 r
  wbs_dat_o[27] (net) 
  wbs_dat_o[27] (out)                                                 3.4210   9.3356   1.0500   1.3774   1.5936 &  18.5752 r
  data arrival time                                                                                                 18.5752

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.5752
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.6752

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8845 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8845 

  slack (with derating applied) (VIOLATED)                                                              -10.6751 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.7906 



  Startpoint: mprj/o_FF[50]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[18]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[50]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.3992   1.0500   0.0000   0.7093 &   6.3949 r
  mprj/o_FF[50]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5629   1.0500            2.1869 &   8.5818 r
  mprj/o_q[50] (net)                                     2   0.0163 
  mprj/o_dly[50]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.5629   1.0500   0.0000   0.0003 &   8.5821 r
  mprj/o_dly[50]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5571   1.0500            2.0017 &  10.5838 r
  mprj/o_q_dly[50] (net)                                 2   0.0147 
  mprj/o_BUF[50]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0300   0.5571   1.0500   0.0118   0.0126 &  10.5963 r
  mprj/o_BUF[50]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.3532   1.0500            5.1201 &  15.7164 r
  mprj/la_data_out[18] (net)                             1   0.2897 
  mprj/la_data_out[18] (user_proj_example)                                     0.0000   1.0500            0.0000 &  15.7164 r
  la_data_out[18] (net) 
  la_data_out[18] (out)                                               6.3980   8.3576   1.0500   2.6091   2.8568 &  18.5732 r
  data arrival time                                                                                                 18.5732

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.5732
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.6732

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8844 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8844 

  slack (with derating applied) (VIOLATED)                                                              -10.6732 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.7888 



  Startpoint: mprj/o_FF[77]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[45]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[77]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5732   1.0500   0.0000   1.7817 &   7.4673 r
  mprj/o_FF[77]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.6085   1.0500            2.2192 &   9.6865 r
  mprj/o_q[77] (net)                                     2   0.0180 
  mprj/o_dly[77]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.2603   0.6085   1.0500   0.1057   0.1113 &   9.7978 r
  mprj/o_dly[77]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.7560   1.0500            2.1337 &  11.9315 r
  mprj/o_q_dly[77] (net)                                 2   0.0223 
  mprj/o_BUF[77]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2124   0.7560   1.0500   0.0838   0.0884 &  12.0198 r
  mprj/o_BUF[77]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.5965   1.0500            5.2707 &  17.2905 r
  mprj/la_data_out[45] (net)                             1   0.2980 
  mprj/la_data_out[45] (user_proj_example)                                     0.0000   1.0500            0.0000 &  17.2905 r
  la_data_out[45] (net) 
  la_data_out[45] (out)                                               2.2110   8.6019   1.0500   0.9019   1.0833 &  18.3738 r
  data arrival time                                                                                                 18.3738

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.3738
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.4738

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8749 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8749 

  slack (with derating applied) (VIOLATED)                                                              -10.4738 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.5988 



  Startpoint: mprj/o_FF[40]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[8]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[40]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5278   1.0500   0.0000   1.3141 &   6.9997 r
  mprj/o_FF[40]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2978   1.0500            2.0157 &   9.0154 r
  mprj/o_q[40] (net)                                     1   0.0060 
  mprj/o_dly[40]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2978   1.0500   0.0000   0.0001 &   9.0154 r
  mprj/o_dly[40]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.8601   1.0500            2.1570 &  11.1724 r
  mprj/o_q_dly[40] (net)                                 2   0.0262 
  mprj/o_BUF[40]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2620   0.8601   1.0500   0.1054   0.1111 &  11.2835 r
  mprj/o_BUF[40]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.1116   1.0500            5.0011 &  16.2846 r
  mprj/la_data_out[8] (net)                              1   0.2810 
  mprj/la_data_out[8] (user_proj_example)                                      0.0000   1.0500            0.0000 &  16.2846 r
  la_data_out[8] (net) 
  la_data_out[8] (out)                                                4.4436   8.1169   1.0500   1.8151   2.0307 &  18.3152 r
  data arrival time                                                                                                 18.3152

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.3152
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.4152

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8722 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8722 

  slack (with derating applied) (VIOLATED)                                                              -10.4152 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.5431 



  Startpoint: mprj/o_FF[81]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[49]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[81]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5357   1.0500   0.0000   1.7016 &   7.3872 r
  mprj/o_FF[81]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.6302   1.0500            2.2325 &   9.6196 r
  mprj/o_q[81] (net)                                     2   0.0189 
  mprj/o_dly[81]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.2068   0.6302   1.0500   0.0837   0.0882 &   9.7078 r
  mprj/o_dly[81]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.9053   1.0500            2.2266 &  11.9344 r
  mprj/o_q_dly[81] (net)                                 2   0.0279 
  mprj/o_BUF[81]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0335   0.9053   1.0500   0.0128   0.0141 &  11.9485 r
  mprj/o_BUF[81]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.7440   1.0500            5.3644 &  17.3129 r
  mprj/la_data_out[49] (net)                             1   0.3031 
  mprj/la_data_out[49] (user_proj_example)                                     0.0000   1.0500            0.0000 &  17.3129 r
  la_data_out[49] (net) 
  la_data_out[49] (out)                                               1.9911   8.7501   1.0500   0.8110   0.9974 &  18.3102 r
  data arrival time                                                                                                 18.3102

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.3102
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.4102

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8719 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8719 

  slack (with derating applied) (VIOLATED)                                                              -10.4102 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.5383 



  Startpoint: mprj/o_FF[127]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[28] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[127]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5413   1.0500   0.0000   1.6413 &   7.3269 r
  mprj/o_FF[127]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.5121   1.0500            2.1567 &   9.4836 r
  mprj/o_q[127] (net)                                    2   0.0143 
  mprj/o_dly[127]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.5121   1.0500   0.0000   0.0002 &   9.4838 r
  mprj/o_dly[127]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.8900   1.0500            2.2064 &  11.6902 r
  mprj/o_q_dly[127] (net)                                2   0.0273 
  mprj/o_BUF[127]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0624   0.8900   1.0500   0.0251   0.0271 &  11.7173 r
  mprj/o_BUF[127]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.7363   1.0500            5.3573 &  17.0746 r
  mprj/io_out[28] (net)                                  1   0.3028 
  mprj/io_out[28] (user_proj_example)                                          0.0000   1.0500            0.0000 &  17.0746 r
  io_out[28] (net) 
  io_out[28] (out)                                                    2.5441   8.7424   1.0500   1.0325   1.2332 &  18.3078 r
  data arrival time                                                                                                 18.3078

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.3078
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.4078

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8718 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8718 

  slack (with derating applied) (VIOLATED)                                                              -10.4078 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.5360 



  Startpoint: mprj/o_FF[39]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[7]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[39]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5340   1.0500   0.0000   1.3384 &   7.0239 r
  mprj/o_FF[39]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3532   1.0500            2.0540 &   9.0779 r
  mprj/o_q[39] (net)                                     1   0.0082 
  mprj/o_dly[39]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1083   0.3532   1.0500   0.0433   0.0455 &   9.1234 r
  mprj/o_dly[39]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.8089   1.0500            2.1336 &  11.2570 r
  mprj/o_q_dly[39] (net)                                 2   0.0242 
  mprj/o_BUF[39]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.8089   1.0500   0.0000   0.0004 &  11.2574 r
  mprj/o_BUF[39]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.9561   1.0500            4.9057 &  16.1631 r
  mprj/la_data_out[7] (net)                              1   0.2755 
  mprj/la_data_out[7] (user_proj_example)                                      0.0000   1.0500            0.0000 &  16.1631 r
  la_data_out[7] (net) 
  la_data_out[7] (out)                                                4.5688   7.9615   1.0500   1.8507   2.0675 &  18.2306 r
  data arrival time                                                                                                 18.2306

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.2306
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.3306

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8681 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8681 

  slack (with derating applied) (VIOLATED)                                                              -10.3306 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.4625 



  Startpoint: mprj/o_FF[79]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[47]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[79]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5731   1.0500   0.0000   1.7322 &   7.4177 r
  mprj/o_FF[79]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4788   1.0500            2.1359 &   9.5536 r
  mprj/o_q[79] (net)                                     2   0.0130 
  mprj/o_dly[79]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1618   0.4788   1.0500   0.0654   0.0688 &   9.6224 r
  mprj/o_dly[79]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.9471   1.0500            2.2366 &  11.8590 r
  mprj/o_q_dly[79] (net)                                 2   0.0294 
  mprj/o_BUF[79]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.3868   0.9471   1.0500   0.1544   0.1627 &  12.0217 r
  mprj/o_BUF[79]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.3118   1.0500            5.1290 &  17.1507 r
  mprj/la_data_out[47] (net)                             1   0.2883 
  mprj/la_data_out[47] (user_proj_example)                                     0.0000   1.0500            0.0000 &  17.1507 r
  la_data_out[47] (net) 
  la_data_out[47] (out)                                               2.1772   8.3169   1.0500   0.8874   1.0622 &  18.2129 r
  data arrival time                                                                                                 18.2129

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.2129
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.3130

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8673 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8673 

  slack (with derating applied) (VIOLATED)                                                              -10.3130 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.4457 



  Startpoint: mprj/o_FF[99]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[0] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[99]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.3136   1.0500   0.0000   0.4535 &   6.1391 r
  mprj/o_FF[99]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4538   1.0500            2.1155 &   8.2546 r
  mprj/o_q[99] (net)                                     2   0.0121 
  mprj/o_dly[99]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0833   0.4538   1.0500   0.0337   0.0355 &   8.2901 r
  mprj/o_dly[99]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.7642   1.0500            2.1206 &  10.4107 r
  mprj/o_q_dly[99] (net)                                 2   0.0226 
  mprj/o_BUF[99]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.7642   1.0500   0.0000   0.0005 &  10.4112 r
  mprj/o_BUF[99]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           12.5376   1.0500            7.3668 &  17.7780 r
  mprj/io_out[0] (net)                                   1   0.4346 
  mprj/io_out[0] (user_proj_example)                                           0.0000   1.0500            0.0000 &  17.7780 r
  io_out[0] (net) 
  io_out[0] (out)                                                     0.0000  12.5667   1.0500   0.0000   0.3847 &  18.1626 r
  data arrival time                                                                                                 18.1626

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.1626
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.2626

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8649 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8649 

  slack (with derating applied) (VIOLATED)                                                              -10.2626 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.3977 



  Startpoint: mprj/o_FF[1]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[1]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.3432   1.0500   0.0000   0.5380 &   6.2236 r
  mprj/o_FF[1]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.4312   1.0500            2.1014 &   8.3250 r
  mprj/o_q[1] (net)                                      2   0.0112 
  mprj/o_dly[1]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0000   0.4312   1.0500   0.0000   0.0001 &   8.3252 r
  mprj/o_dly[1]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.5222   1.0500            1.9594 &  10.2846 r
  mprj/o_q_dly[1] (net)                                  2   0.0133 
  mprj/o_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0021   0.5222   1.0500   0.0009   0.0010 &  10.2856 r
  mprj/o_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            10.1896   1.0500            6.1451 &  16.4307 r
  mprj/wbs_dat_o[1] (net)                                1   0.3534 
  mprj/wbs_dat_o[1] (user_proj_example)                                        0.0000   1.0500            0.0000 &  16.4307 r
  wbs_dat_o[1] (net) 
  wbs_dat_o[1] (out)                                                  3.3153  10.1971   1.0500   1.3401   1.5906 &  18.0213 r
  data arrival time                                                                                                 18.0213

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.0213
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.1213

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8582 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8582 

  slack (with derating applied) (VIOLATED)                                                              -10.1213 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.2632 



  Startpoint: mprj/o_FF[28]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[28]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[28]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4619   1.0500   0.0000   0.9155 &   6.6010 r
  mprj/o_FF[28]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5049   1.0500            2.1508 &   8.7518 r
  mprj/o_q[28] (net)                                     2   0.0140 
  mprj/o_dly[28]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0592   0.5049   1.0500   0.0238   0.0251 &   8.7769 r
  mprj/o_dly[28]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.9856   1.0500            2.2640 &  11.0410 r
  mprj/o_q_dly[28] (net)                                 2   0.0309 
  mprj/o_BUF[28]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.3230   0.9857   1.0500   0.1256   0.1326 &  11.1735 r
  mprj/o_BUF[28]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.7152   1.0500            5.3702 &  16.5437 r
  mprj/wbs_dat_o[28] (net)                               1   0.3027 
  mprj/wbs_dat_o[28] (user_proj_example)                                       0.0000   1.0500            0.0000 &  16.5437 r
  wbs_dat_o[28] (net) 
  wbs_dat_o[28] (out)                                                 3.0756   8.7198   1.0500   1.2398   1.4335 &  17.9772 r
  data arrival time                                                                                                 17.9772

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.9772
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.0772

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8561 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8561 

  slack (with derating applied) (VIOLATED)                                                              -10.0772 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.2212 



  Startpoint: mprj/o_FF[87]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[55]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[87]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5732   1.0500   0.0000   1.7819 &   7.4674 r
  mprj/o_FF[87]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.8048   1.0500            2.3368 &   9.8042 r
  mprj/o_q[87] (net)                                     2   0.0252 
  mprj/o_dly[87]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.5787   0.8048   1.0500   0.2314   0.2435 &  10.0477 r
  mprj/o_dly[87]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.9191   1.0500            2.2448 &  12.2926 r
  mprj/o_q_dly[87] (net)                                 2   0.0284 
  mprj/o_BUF[87]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.3645   0.9191   1.0500   0.1460   0.1538 &  12.4464 r
  mprj/o_BUF[87]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.0190   1.0500            4.9400 &  17.3864 r
  mprj/la_data_out[55] (net)                             1   0.2773 
  mprj/la_data_out[55] (user_proj_example)                                     0.0000   1.0500            0.0000 &  17.3864 r
  la_data_out[55] (net) 
  la_data_out[55] (out)                                               0.9295   8.0261   1.0500   0.3677   0.5335 &  17.9198 r
  data arrival time                                                                                                 17.9198

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.9198
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.0198

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8533 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8533 

  slack (with derating applied) (VIOLATED)                                                              -10.0198 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.1665 



  Startpoint: mprj/o_FF[35]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[3]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[35]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4953   1.0500   0.0000   1.0513 &   6.7369 r
  mprj/o_FF[35]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4486   1.0500            2.1151 &   8.8520 r
  mprj/o_q[35] (net)                                     2   0.0119 
  mprj/o_dly[35]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0568   0.4486   1.0500   0.0226   0.0239 &   8.8759 r
  mprj/o_dly[35]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.8653   1.0500            2.1820 &  11.0579 r
  mprj/o_q_dly[35] (net)                                 2   0.0264 
  mprj/o_BUF[35]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0003   0.8653   1.0500   0.0001   0.0006 &  11.0585 r
  mprj/o_BUF[35]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.1586   1.0500            5.0303 &  16.0888 r
  mprj/la_data_out[3] (net)                              1   0.2827 
  mprj/la_data_out[3] (user_proj_example)                                      0.0000   1.0500            0.0000 &  16.0888 r
  la_data_out[3] (net) 
  la_data_out[3] (out)                                                3.8639   8.1638   1.0500   1.5598   1.7650 &  17.8538 r
  data arrival time                                                                                                 17.8538

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.8538
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.9538

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8502 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8502 

  slack (with derating applied) (VIOLATED)                                                               -9.9538 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.1036 



  Startpoint: mprj/o_FF[137]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[0] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[137]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2840   1.0500   0.0000   0.3802 &   6.0657 r
  mprj/o_FF[137]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.5117   1.0500            2.1521 &   8.2179 r
  mprj/o_q[137] (net)                                    2   0.0143 
  mprj/o_dly[137]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0622   0.5117   1.0500   0.0247   0.0262 &   8.2440 r
  mprj/o_dly[137]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.6411   1.0500            2.0506 &  10.2946 r
  mprj/o_q_dly[137] (net)                                2   0.0179 
  mprj/o_BUF[137]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.6411   1.0500   0.0000   0.0003 &  10.2949 r
  mprj/o_BUF[137]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          11.7937   1.0500            6.9680 &  17.2629 r
  mprj/io_oeb[0] (net)                                   1   0.4057 
  mprj/io_oeb[0] (user_proj_example)                                           0.0000   1.0500            0.0000 &  17.2629 r
  io_oeb[0] (net) 
  io_oeb[0] (out)                                                     0.6066  11.8181   1.0500   0.2292   0.5882 &  17.8511 r
  data arrival time                                                                                                 17.8511

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.8511
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.9511

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8500 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8500 

  slack (with derating applied) (VIOLATED)                                                               -9.9511 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.1010 



  Startpoint: mprj/o_FF[8]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[8]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[8]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.2817   1.0500   0.0000   0.3750 &   6.0606 r
  mprj/o_FF[8]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.6120   1.0500            2.2164 &   8.2770 r
  mprj/o_q[8] (net)                                      2   0.0182 
  mprj/o_dly[8]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0000   0.6120   1.0500   0.0000   0.0003 &   8.2773 r
  mprj/o_dly[8]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.8058   1.0500            2.1645 &  10.4418 r
  mprj/o_q_dly[8] (net)                                  2   0.0241 
  mprj/o_BUF[8]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0271   0.8058   1.0500   0.0108   0.0117 &  10.4536 r
  mprj/o_BUF[8]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             9.6797   1.0500            5.8881 &  16.3417 r
  mprj/wbs_dat_o[8] (net)                                1   0.3358 
  mprj/wbs_dat_o[8] (user_proj_example)                                        0.0000   1.0500            0.0000 &  16.3417 r
  wbs_dat_o[8] (net) 
  wbs_dat_o[8] (out)                                                  3.0049   9.6866   1.0500   1.2166   1.4479 &  17.7896 r
  data arrival time                                                                                                 17.7896

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.7896
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.8896

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8471 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8471 

  slack (with derating applied) (VIOLATED)                                                               -9.8896 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.0425 



  Startpoint: mprj/o_FF[163]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[26] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[163]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5385   1.0500   0.0000   1.6198 &   7.3054 r
  mprj/o_FF[163]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2882   1.0500            2.0092 &   9.3146 r
  mprj/o_q[163] (net)                                    1   0.0056 
  mprj/o_dly[163]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2882   1.0500   0.0000   0.0000 &   9.3147 r
  mprj/o_dly[163]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.2228   1.0500            2.3770 &  11.6917 r
  mprj/o_q_dly[163] (net)                                2   0.0397 
  mprj/o_BUF[163]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.3250   1.2228   1.0500   0.1324   0.1402 &  11.8319 r
  mprj/o_BUF[163]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.1214   1.0500            5.0319 &  16.8637 r
  mprj/io_oeb[26] (net)                                  1   0.2815 
  mprj/io_oeb[26] (user_proj_example)                                          0.0000   1.0500            0.0000 &  16.8637 r
  io_oeb[26] (net) 
  io_oeb[26] (out)                                                    1.8166   8.1264   1.0500   0.7395   0.9036 &  17.7673 r
  data arrival time                                                                                                 17.7673

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.7673
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.8673

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8461 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8461 

  slack (with derating applied) (VIOLATED)                                                               -9.8673 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.0213 



  Startpoint: mprj/o_FF[12]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[12]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[12]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.3432   1.0500   0.0000   0.5372 &   6.2227 r
  mprj/o_FF[12]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3755   1.0500            2.0657 &   8.2884 r
  mprj/o_q[12] (net)                                     1   0.0091 
  mprj/o_dly[12]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.3755   1.0500   0.0000   0.0001 &   8.2885 r
  mprj/o_dly[12]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.7809   1.0500            2.1196 &  10.4081 r
  mprj/o_q_dly[12] (net)                                 2   0.0232 
  mprj/o_BUF[12]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0611   0.7809   1.0500   0.0246   0.0262 &  10.4344 r
  mprj/o_BUF[12]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.0249   1.0500            5.4983 &  15.9327 r
  mprj/wbs_dat_o[12] (net)                               1   0.3124 
  mprj/wbs_dat_o[12] (user_proj_example)                                       0.0000   1.0500            0.0000 &  15.9327 r
  wbs_dat_o[12] (net) 
  wbs_dat_o[12] (out)                                                 3.9026   9.0324   1.0500   1.5844   1.8285 &  17.7612 r
  data arrival time                                                                                                 17.7612

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.7612
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.8612

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8458 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8458 

  slack (with derating applied) (VIOLATED)                                                               -9.8612 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.0154 



  Startpoint: mprj/o_FF[86]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[54]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[86]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5732   1.0500   0.0000   1.7817 &   7.4673 r
  mprj/o_FF[86]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.7938   1.0500            2.3304 &   9.7977 r
  mprj/o_q[86] (net)                                     2   0.0248 
  mprj/o_dly[86]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.3786   0.7938   1.0500   0.1529   0.1611 &   9.9588 r
  mprj/o_dly[86]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.9215   1.0500            2.2457 &  12.2045 r
  mprj/o_q_dly[86] (net)                                 2   0.0285 
  mprj/o_BUF[86]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2163   0.9215   1.0500   0.0840   0.0888 &  12.2933 r
  mprj/o_BUF[86]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.9288   1.0500            4.8944 &  17.1877 r
  mprj/la_data_out[54] (net)                             1   0.2743 
  mprj/la_data_out[54] (user_proj_example)                                     0.0000   1.0500            0.0000 &  17.1877 r
  la_data_out[54] (net) 
  la_data_out[54] (out)                                               0.8947   7.9352   1.0500   0.3534   0.5106 &  17.6983 r
  data arrival time                                                                                                 17.6983

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.6983
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.7983

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8428 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8428 

  slack (with derating applied) (VIOLATED)                                                               -9.7983 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.9555 



  Startpoint: mprj/o_FF[41]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[9]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[41]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5257   1.0500   0.0000   1.3065 &   6.9920 r
  mprj/o_FF[41]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2642   1.0500            1.9924 &   8.9845 r
  mprj/o_q[41] (net)                                     1   0.0046 
  mprj/o_dly[41]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2642   1.0500   0.0000   0.0001 &   8.9846 r
  mprj/o_dly[41]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.7120   1.0500            2.0612 &  11.0458 r
  mprj/o_q_dly[41] (net)                                 2   0.0206 
  mprj/o_BUF[41]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0106   0.7120   1.0500   0.0042   0.0048 &  11.0506 r
  mprj/o_BUF[41]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.0525   1.0500            4.9571 &  16.0077 r
  mprj/la_data_out[9] (net)                              1   0.2790 
  mprj/la_data_out[9] (user_proj_example)                                      0.0000   1.0500            0.0000 &  16.0077 r
  la_data_out[9] (net) 
  la_data_out[9] (out)                                                3.5308   8.0574   1.0500   1.4345   1.6268 &  17.6345 r
  data arrival time                                                                                                 17.6345

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.6345
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.7345

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8397 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8397 

  slack (with derating applied) (VIOLATED)                                                               -9.7345 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.8948 



  Startpoint: mprj/o_FF[95]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[63]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[95]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5731   1.0500   0.0000   1.7370 &   7.4226 r
  mprj/o_FF[95]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5399   1.0500            2.1751 &   9.5977 r
  mprj/o_q[95] (net)                                     2   0.0154 
  mprj/o_dly[95]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0973   0.5399   1.0500   0.0385   0.0407 &   9.6384 r
  mprj/o_dly[95]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.6978   1.0500            2.0923 &  11.7307 r
  mprj/o_q_dly[95] (net)                                 2   0.0201 
  mprj/o_BUF[95]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1401   0.6978   1.0500   0.0561   0.0592 &  11.7898 r
  mprj/o_BUF[95]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.8089   1.0500            5.3628 &  17.1527 r
  mprj/la_data_out[63] (net)                             1   0.3046 
  mprj/la_data_out[63] (user_proj_example)                                     0.0000   1.0500            0.0000 &  17.1527 r
  la_data_out[63] (net) 
  la_data_out[63] (out)                                               0.7592   8.8173   1.0500   0.2941   0.4817 &  17.6343 r
  data arrival time                                                                                                 17.6343

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.6343
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.7343

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8397 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8397 

  slack (with derating applied) (VIOLATED)                                                               -9.7343 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.8946 



  Startpoint: mprj/o_FF[6]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[6]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[6]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.2651   1.0500   0.0000   0.3358 &   6.0213 r
  mprj/o_FF[6]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.4386   1.0500            2.1049 &   8.1262 r
  mprj/o_q[6] (net)                                      2   0.0115 
  mprj/o_dly[6]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0266   0.4386   1.0500   0.0106   0.0112 &   8.1375 r
  mprj/o_dly[6]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.9204   1.0500            2.2144 &  10.3519 r
  mprj/o_q_dly[6] (net)                                  2   0.0284 
  mprj/o_BUF[6]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0424   0.9204   1.0500   0.0169   0.0183 &  10.3702 r
  mprj/o_BUF[6]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             9.7098   1.0500            5.9141 &  16.2843 r
  mprj/wbs_dat_o[6] (net)                                1   0.3369 
  mprj/wbs_dat_o[6] (user_proj_example)                                        0.0000   1.0500            0.0000 &  16.2843 r
  wbs_dat_o[6] (net) 
  wbs_dat_o[6] (out)                                                  2.6865   9.7173   1.0500   1.0925   1.3236 &  17.6079 r
  data arrival time                                                                                                 17.6079

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.6079
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.7079

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8385 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8385 

  slack (with derating applied) (VIOLATED)                                                               -9.7079 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.8694 



  Startpoint: mprj/o_FF[151]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[14] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[151]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.3992   1.0500   0.0000   0.7070 &   6.3926 r
  mprj/o_FF[151]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.5512   1.0500            2.1794 &   8.5720 r
  mprj/o_q[151] (net)                                    2   0.0158 
  mprj/o_dly[151]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.5512   1.0500   0.0000   0.0003 &   8.5723 r
  mprj/o_dly[151]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.7892   1.0500            2.1501 &  10.7224 r
  mprj/o_q_dly[151] (net)                                2   0.0235 
  mprj/o_BUF[151]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.7892   1.0500   0.0000   0.0005 &  10.7229 r
  mprj/o_BUF[151]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.7082   1.0500            5.3209 &  16.0438 r
  mprj/io_oeb[14] (net)                                  1   0.3014 
  mprj/io_oeb[14] (user_proj_example)                                          0.0000   1.0500            0.0000 &  16.0438 r
  io_oeb[14] (net) 
  io_oeb[14] (out)                                                    3.2528   8.7156   1.0500   1.3090   1.5284 &  17.5722 r
  data arrival time                                                                                                 17.5722

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.5722
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.6722

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8368 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8368 

  slack (with derating applied) (VIOLATED)                                                               -9.6722 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.8354 



  Startpoint: mprj/o_FF[85]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[53]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[85]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5409   1.0500   0.0000   1.6689 &   7.3545 r
  mprj/o_FF[85]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.8832   1.0500            2.3819 &   9.7364 r
  mprj/o_q[85] (net)                                     2   0.0280 
  mprj/o_dly[85]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.7483   0.8832   1.0500   0.3043   0.3201 &  10.0565 r
  mprj/o_dly[85]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           1.0329   1.0500            2.3190 &  12.3756 r
  mprj/o_q_dly[85] (net)                                 2   0.0326 
  mprj/o_BUF[85]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0643   1.0329   1.0500   0.0257   0.0276 &  12.4032 r
  mprj/o_BUF[85]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.5989   1.0500            4.7140 &  17.1172 r
  mprj/la_data_out[53] (net)                             1   0.2627 
  mprj/la_data_out[53] (user_proj_example)                                     0.0000   1.0500            0.0000 &  17.1172 r
  la_data_out[53] (net) 
  la_data_out[53] (out)                                               0.4553   7.6052   1.0500   0.1720   0.3150 &  17.4322 r
  data arrival time                                                                                                 17.4322

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.4322
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.5322

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8301 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8301 

  slack (with derating applied) (VIOLATED)                                                               -9.5322 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.7021 



  Startpoint: mprj/o_FF[78]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[46]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[78]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5731   1.0500   0.0000   1.7819 &   7.4675 r
  mprj/o_FF[78]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.6985   1.0500            2.2747 &   9.7423 r
  mprj/o_q[78] (net)                                     2   0.0214 
  mprj/o_dly[78]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.5320   0.6985   1.0500   0.2168   0.2280 &   9.9703 r
  mprj/o_dly[78]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.7127   1.0500            2.1122 &  12.0825 r
  mprj/o_q_dly[78] (net)                                 2   0.0207 
  mprj/o_BUF[78]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0298   0.7127   1.0500   0.0121   0.0131 &  12.0956 r
  mprj/o_BUF[78]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.8820   1.0500            4.8501 &  16.9456 r
  mprj/la_data_out[46] (net)                             1   0.2727 
  mprj/la_data_out[46] (user_proj_example)                                     0.0000   1.0500            0.0000 &  16.9456 r
  la_data_out[46] (net) 
  la_data_out[46] (out)                                               0.7651   7.8880   1.0500   0.2991   0.4488 &  17.3944 r
  data arrival time                                                                                                 17.3944

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.3944
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.4944

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8283 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8283 

  slack (with derating applied) (VIOLATED)                                                               -9.4944 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.6661 



  Startpoint: mprj/o_FF[71]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[39]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[71]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5418   1.0500   0.0000   1.6015 &   7.2871 r
  mprj/o_FF[71]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            1.0965   1.0500            2.5063 &   9.7935 r
  mprj/o_q[71] (net)                                     2   0.0357 
  mprj/o_dly[71]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.8586   1.0965   1.0500   0.3523   0.3709 &  10.1643 r
  mprj/o_dly[71]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3391   1.0500            1.8781 &  12.0425 r
  mprj/o_q_dly[71] (net)                                 1   0.0062 
  mprj/o_BUF[71]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0536   0.3391   1.0500   0.0217   0.0229 &  12.0653 r
  mprj/o_BUF[71]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.8143   1.0500            4.7696 &  16.8349 r
  mprj/la_data_out[39] (net)                             1   0.2706 
  mprj/la_data_out[39] (user_proj_example)                                     0.0000   1.0500            0.0000 &  16.8349 r
  la_data_out[39] (net) 
  la_data_out[39] (out)                                               0.9932   7.8195   1.0500   0.3950   0.5401 &  17.3750 r
  data arrival time                                                                                                 17.3750

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.3750
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.4750

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8274 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8274 

  slack (with derating applied) (VIOLATED)                                                               -9.4750 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.6476 



  Startpoint: mprj/o_FF[4]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[4]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[4]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.3432   1.0500   0.0000   0.5375 &   6.2231 r
  mprj/o_FF[4]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.5050   1.0500            2.1488 &   8.3719 r
  mprj/o_q[4] (net)                                      2   0.0140 
  mprj/o_dly[4]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0000   0.5050   1.0500   0.0000   0.0002 &   8.3720 r
  mprj/o_dly[4]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.5937   1.0500            2.0179 &  10.3899 r
  mprj/o_q_dly[4] (net)                                  2   0.0161 
  mprj/o_BUF[4]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.1394   0.5937   1.0500   0.0567   0.0597 &  10.4497 r
  mprj/o_BUF[4]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             8.9761   1.0500            5.4539 &  15.9036 r
  mprj/wbs_dat_o[4] (net)                                1   0.3106 
  mprj/wbs_dat_o[4] (user_proj_example)                                        0.0000   1.0500            0.0000 &  15.9036 r
  wbs_dat_o[4] (net) 
  wbs_dat_o[4] (out)                                                  2.7351   8.9837   1.0500   1.1081   1.3327 &  17.2363 r
  data arrival time                                                                                                 17.2363

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.2363
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.3363

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8208 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8208 

  slack (with derating applied) (VIOLATED)                                                               -9.3363 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.5155 



  Startpoint: mprj/o_FF[80]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[48]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[80]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5293   1.0500   0.0000   1.7224 &   7.4080 r
  mprj/o_FF[80]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4333   1.0500            2.1059 &   9.5139 r
  mprj/o_q[80] (net)                                     2   0.0113 
  mprj/o_dly[80]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.4333   1.0500   0.0000   0.0002 &   9.5141 r
  mprj/o_dly[80]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           1.0001   1.0500            2.2625 &  11.7766 r
  mprj/o_q_dly[80] (net)                                 2   0.0314 
  mprj/o_BUF[80]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.6299   1.0001   1.0500   0.2524   0.2656 &  12.0422 r
  mprj/o_BUF[80]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.5784   1.0500            4.7030 &  16.7452 r
  mprj/la_data_out[48] (net)                             1   0.2622 
  mprj/la_data_out[48] (user_proj_example)                                     0.0000   1.0500            0.0000 &  16.7452 r
  la_data_out[48] (net) 
  la_data_out[48] (out)                                               0.8135   7.5843   1.0500   0.3203   0.4666 &  17.2118 r
  data arrival time                                                                                                 17.2118

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.2118
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.3118

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8196 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8196 

  slack (with derating applied) (VIOLATED)                                                               -9.3118 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.4922 



  Startpoint: mprj/o_FF[20]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[20]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[20]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4343   1.0500   0.0000   0.8141 &   6.4997 r
  mprj/o_FF[20]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.6030   1.0500            2.2133 &   8.7130 r
  mprj/o_q[20] (net)                                     2   0.0178 
  mprj/o_dly[20]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1509   0.6030   1.0500   0.0605   0.0638 &   8.7768 r
  mprj/o_dly[20]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.6138   1.0500            2.0418 &  10.8186 r
  mprj/o_q_dly[20] (net)                                 2   0.0169 
  mprj/o_BUF[20]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2067   0.6138   1.0500   0.0835   0.0879 &  10.9065 r
  mprj/o_BUF[20]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.5030   1.0500            5.1888 &  16.0953 r
  mprj/wbs_dat_o[20] (net)                               1   0.2941 
  mprj/wbs_dat_o[20] (user_proj_example)                                       0.0000   1.0500            0.0000 &  16.0953 r
  wbs_dat_o[20] (net) 
  wbs_dat_o[20] (out)                                                 2.2609   8.5099   1.0500   0.9209   1.1159 &  17.2112 r
  data arrival time                                                                                                 17.2112

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.2112
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.3112

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8196 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8196 

  slack (with derating applied) (VIOLATED)                                                               -9.3112 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.4916 



  Startpoint: mprj/o_FF[26]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[26]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[26]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4653   1.0500   0.0000   0.9322 &   6.6178 r
  mprj/o_FF[26]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5490   1.0500            2.1791 &   8.7969 r
  mprj/o_q[26] (net)                                     2   0.0157 
  mprj/o_dly[26]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.5490   1.0500   0.0000   0.0002 &   8.7971 r
  mprj/o_dly[26]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.8655   1.0500            2.1966 &  10.9938 r
  mprj/o_q_dly[26] (net)                                 2   0.0264 
  mprj/o_BUF[26]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.8655   1.0500   0.0000   0.0006 &  10.9944 r
  mprj/o_BUF[26]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.2908   1.0500            5.1092 &  16.1036 r
  mprj/wbs_dat_o[26] (net)                               1   0.2875 
  mprj/wbs_dat_o[26] (user_proj_example)                                       0.0000   1.0500            0.0000 &  16.1036 r
  wbs_dat_o[26] (net) 
  wbs_dat_o[26] (out)                                                 2.1895   8.2959   1.0500   0.8921   1.0680 &  17.1717 r
  data arrival time                                                                                                 17.1717

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.1717
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.2717

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8177 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8177 

  slack (with derating applied) (VIOLATED)                                                               -9.2717 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.4540 



  Startpoint: mprj/o_FF[147]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[10] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[147]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.3992   1.0500   0.0000   0.7030 &   6.3886 r
  mprj/o_FF[147]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3364   1.0500            2.0402 &   8.4288 r
  mprj/o_q[147] (net)                                    1   0.0075 
  mprj/o_dly[147]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.3364   1.0500   0.0000   0.0001 &   8.4289 r
  mprj/o_dly[147]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.9344   1.0500            2.2082 &  10.6371 r
  mprj/o_q_dly[147] (net)                                2   0.0289 
  mprj/o_BUF[147]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0629   0.9344   1.0500   0.0247   0.0267 &  10.6638 r
  mprj/o_BUF[147]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.2304   1.0500            5.0904 &  15.7542 r
  mprj/io_oeb[10] (net)                                  1   0.2858 
  mprj/io_oeb[10] (user_proj_example)                                          0.0000   1.0500            0.0000 &  15.7542 r
  io_oeb[10] (net) 
  io_oeb[10] (out)                                                    3.0470   8.2342   1.0500   1.2265   1.4010 &  17.1552 r
  data arrival time                                                                                                 17.1552

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.1552
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.2552

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8169 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8169 

  slack (with derating applied) (VIOLATED)                                                               -9.2552 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.4382 



  Startpoint: mprj/o_FF[108]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[9] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[108]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.3993   1.0500   0.0000   0.7003 &   6.3858 r
  mprj/o_FF[108]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3659   1.0500            2.0605 &   8.4463 r
  mprj/o_q[108] (net)                                    1   0.0087 
  mprj/o_dly[108]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0940   0.3659   1.0500   0.0381   0.0402 &   8.4864 r
  mprj/o_dly[108]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.9107   1.0500            2.1979 &  10.6844 r
  mprj/o_q_dly[108] (net)                                2   0.0281 
  mprj/o_BUF[108]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1104   0.9107   1.0500   0.0439   0.0468 &  10.7312 r
  mprj/o_BUF[108]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.5871   1.0500            5.2830 &  16.0142 r
  mprj/io_out[9] (net)                                   1   0.2979 
  mprj/io_out[9] (user_proj_example)                                           0.0000   1.0500            0.0000 &  16.0142 r
  io_out[9] (net) 
  io_out[9] (out)                                                     2.2580   8.5923   1.0500   0.9202   1.1017 &  17.1159 r
  data arrival time                                                                                                 17.1159

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.1159
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.2159

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8150 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8150 

  slack (with derating applied) (VIOLATED)                                                               -9.2159 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.4009 



  Startpoint: mprj/o_FF[90]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[58]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[90]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5732   1.0500   0.0000   1.7502 &   7.4358 r
  mprj/o_FF[90]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.6836   1.0500            2.2661 &   9.7019 r
  mprj/o_q[90] (net)                                     2   0.0209 
  mprj/o_dly[90]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1102   0.6836   1.0500   0.0436   0.0461 &   9.7480 r
  mprj/o_dly[90]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5134   1.0500            1.9792 &  11.7272 r
  mprj/o_q_dly[90] (net)                                 2   0.0130 
  mprj/o_BUF[90]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.5134   1.0500   0.0000   0.0002 &  11.7274 r
  mprj/o_BUF[90]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.1831   1.0500            4.9899 &  16.7173 r
  mprj/la_data_out[58] (net)                             1   0.2828 
  mprj/la_data_out[58] (user_proj_example)                                     0.0000   1.0500            0.0000 &  16.7173 r
  la_data_out[58] (net) 
  la_data_out[58] (out)                                               0.5737   8.1906   1.0500   0.2180   0.3830 &  17.1002 r
  data arrival time                                                                                                 17.1002

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.1002
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.2002

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8143 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8143 

  slack (with derating applied) (VIOLATED)                                                               -9.2002 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.3859 



  Startpoint: mprj/o_FF[47]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[15]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[47]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4769   1.0500   0.0000   1.1437 &   6.8293 r
  mprj/o_FF[47]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5123   1.0500            2.1557 &   8.9850 r
  mprj/o_q[47] (net)                                     2   0.0143 
  mprj/o_dly[47]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.5123   1.0500   0.0000   0.0002 &   8.9852 r
  mprj/o_dly[47]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4040   1.0500            1.8924 &  10.8777 r
  mprj/o_q_dly[47] (net)                                 1   0.0087 
  mprj/o_BUF[47]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4040   1.0500   0.0000   0.0001 &  10.8778 r
  mprj/o_BUF[47]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.8004   1.0500            4.7684 &  15.6462 r
  mprj/la_data_out[15] (net)                             1   0.2700 
  mprj/la_data_out[15] (user_proj_example)                                     0.0000   1.0500            0.0000 &  15.6462 r
  la_data_out[15] (net) 
  la_data_out[15] (out)                                               3.0901   7.8058   1.0500   1.2325   1.4153 &  17.0616 r
  data arrival time                                                                                                 17.0616

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.0616
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.1615

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8125 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8125 

  slack (with derating applied) (VIOLATED)                                                               -9.1616 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.3491 



  Startpoint: mprj/o_FF[159]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[22] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[159]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5388   1.0500   0.0000   1.6192 &   7.3048 r
  mprj/o_FF[159]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4765   1.0500            2.1338 &   9.4386 r
  mprj/o_q[159] (net)                                    2   0.0130 
  mprj/o_dly[159]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0792   0.4765   1.0500   0.0323   0.0341 &   9.4727 r
  mprj/o_dly[159]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.9510   1.0500            2.2387 &  11.7114 r
  mprj/o_q_dly[159] (net)                                2   0.0296 
  mprj/o_BUF[159]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.2443   0.9511   1.0500   0.0985   0.1040 &  11.8154 r
  mprj/o_BUF[159]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.4512   1.0500            4.6274 &  16.4428 r
  mprj/io_oeb[22] (net)                                  1   0.2577 
  mprj/io_oeb[22] (user_proj_example)                                          0.0000   1.0500            0.0000 &  16.4428 r
  io_oeb[22] (net) 
  io_oeb[22] (out)                                                    1.0869   7.4567   1.0500   0.4353   0.5827 &  17.0255 r
  data arrival time                                                                                                 17.0255

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.0255
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.1255

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8107 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8107 

  slack (with derating applied) (VIOLATED)                                                               -9.1255 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.3148 



  Startpoint: mprj/o_FF[110]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[11] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[110]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.3992   1.0500   0.0000   0.7054 &   6.3910 r
  mprj/o_FF[110]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4593   1.0500            2.1204 &   8.5114 r
  mprj/o_q[110] (net)                                    2   0.0123 
  mprj/o_dly[110]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.1108   0.4593   1.0500   0.0444   0.0468 &   8.5582 r
  mprj/o_dly[110]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.9268   1.0500            2.2213 &  10.7794 r
  mprj/o_q_dly[110] (net)                                2   0.0287 
  mprj/o_BUF[110]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.9268   1.0500   0.0000   0.0007 &  10.7801 r
  mprj/o_BUF[110]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.5442   1.0500            4.7007 &  15.4808 r
  mprj/io_out[11] (net)                                  1   0.2618 
  mprj/io_out[11] (user_proj_example)                                          0.0000   1.0500            0.0000 &  15.4808 r
  io_out[11] (net) 
  io_out[11] (out)                                                    3.3389   7.5474   1.0500   1.3573   1.5207 &  17.0015 r
  data arrival time                                                                                                 17.0015

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.0015
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.1015

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8096 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8096 

  slack (with derating applied) (VIOLATED)                                                               -9.1015 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.2919 



  Startpoint: mprj/o_FF[17]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[17]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[17]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4467   1.0500   0.0000   0.8586 &   6.5441 r
  mprj/o_FF[17]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4909   1.0500            2.1415 &   8.6856 r
  mprj/o_q[17] (net)                                     2   0.0135 
  mprj/o_dly[17]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1720   0.4909   1.0500   0.0694   0.0730 &   8.7587 r
  mprj/o_dly[17]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.7442   1.0500            2.1137 &  10.8724 r
  mprj/o_q_dly[17] (net)                                 2   0.0218 
  mprj/o_BUF[17]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0570   0.7442   1.0500   0.0217   0.0231 &  10.8955 r
  mprj/o_BUF[17]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.8021   1.0500            5.3737 &  16.2692 r
  mprj/wbs_dat_o[17] (net)                               1   0.3048 
  mprj/wbs_dat_o[17] (user_proj_example)                                       0.0000   1.0500            0.0000 &  16.2692 r
  wbs_dat_o[17] (net) 
  wbs_dat_o[17] (out)                                                 1.2017   8.8090   1.0500   0.4797   0.6583 &  16.9275 r
  data arrival time                                                                                                 16.9275

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.9275
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.0275

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8061 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8061 

  slack (with derating applied) (VIOLATED)                                                               -9.0275 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.2214 



  Startpoint: mprj/o_FF[36]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[4]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[36]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4998   1.0500   0.0000   1.0716 &   6.7572 r
  mprj/o_FF[36]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4684   1.0500            2.1279 &   8.8852 r
  mprj/o_q[36] (net)                                     2   0.0126 
  mprj/o_dly[36]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.4684   1.0500   0.0000   0.0002 &   8.8854 r
  mprj/o_dly[36]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.8684   1.0500            2.1867 &  11.0721 r
  mprj/o_q_dly[36] (net)                                 2   0.0265 
  mprj/o_BUF[36]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1849   0.8684   1.0500   0.0746   0.0788 &  11.1509 r
  mprj/o_BUF[36]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.7470   1.0500            4.7961 &  15.9470 r
  mprj/la_data_out[4] (net)                              1   0.2683 
  mprj/la_data_out[4] (user_proj_example)                                      0.0000   1.0500            0.0000 &  15.9470 r
  la_data_out[4] (net) 
  la_data_out[4] (out)                                                1.7463   7.7519   1.0500   0.7110   0.8671 &  16.8142 r
  data arrival time                                                                                                 16.8142

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.8142
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.9142

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8007 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8007 

  slack (with derating applied) (VIOLATED)                                                               -8.9142 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.1135 



  Startpoint: mprj/o_FF[32]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[32]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4343   1.0500   0.0000   0.8143 &   6.4999 r
  mprj/o_FF[32]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2955   1.0500            2.0125 &   8.5124 r
  mprj/o_q[32] (net)                                     1   0.0059 
  mprj/o_dly[32]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2955   1.0500   0.0000   0.0001 &   8.5125 r
  mprj/o_dly[32]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.7904   1.0500            2.1139 &  10.6264 r
  mprj/o_q_dly[32] (net)                                 2   0.0236 
  mprj/o_BUF[32]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.7904   1.0500   0.0000   0.0004 &  10.6268 r
  mprj/o_BUF[32]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.2161   1.0500            5.0581 &  15.6849 r
  mprj/la_data_out[0] (net)                              1   0.2848 
  mprj/la_data_out[0] (user_proj_example)                                      0.0000   1.0500            0.0000 &  15.6849 r
  la_data_out[0] (net) 
  la_data_out[0] (out)                                                2.3153   8.2212   1.0500   0.9409   1.1175 &  16.8024 r
  data arrival time                                                                                                 16.8024

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.8024
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.9024

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8001 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8001 

  slack (with derating applied) (VIOLATED)                                                               -8.9024 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.1023 



  Startpoint: mprj/o_FF[11]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[11]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[11]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.3432   1.0500   0.0000   0.5381 &   6.2237 r
  mprj/o_FF[11]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5115   1.0500            2.1530 &   8.3767 r
  mprj/o_q[11] (net)                                     2   0.0143 
  mprj/o_dly[11]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0264   0.5115   1.0500   0.0104   0.0111 &   8.3878 r
  mprj/o_dly[11]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.8607   1.0500            2.1882 &  10.5760 r
  mprj/o_q_dly[11] (net)                                 2   0.0262 
  mprj/o_BUF[11]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0717   0.8607   1.0500   0.0289   0.0308 &  10.6068 r
  mprj/o_BUF[11]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.8671   1.0500            5.4150 &  16.0218 r
  mprj/wbs_dat_o[11] (net)                               1   0.3068 
  mprj/wbs_dat_o[11] (user_proj_example)                                       0.0000   1.0500            0.0000 &  16.0218 r
  wbs_dat_o[11] (net) 
  wbs_dat_o[11] (out)                                                 1.3408   8.8751   1.0500   0.5379   0.7308 &  16.7525 r
  data arrival time                                                                                                 16.7525

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.7525
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.8525

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7977 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7977 

  slack (with derating applied) (VIOLATED)                                                               -8.8525 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.0548 



  Startpoint: mprj/o_FF[148]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[11] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[148]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.3992   1.0500   0.0000   0.7056 &   6.3912 r
  mprj/o_FF[148]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4545   1.0500            2.1174 &   8.5086 r
  mprj/o_q[148] (net)                                    2   0.0121 
  mprj/o_dly[148]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.4545   1.0500   0.0000   0.0001 &   8.5087 r
  mprj/o_dly[148]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.8917   1.0500            2.1991 &  10.7078 r
  mprj/o_q_dly[148] (net)                                2   0.0274 
  mprj/o_BUF[148]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.8918   1.0500   0.0000   0.0006 &  10.7085 r
  mprj/o_BUF[148]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.8576   1.0500            4.8707 &  15.5791 r
  mprj/io_oeb[11] (net)                                  1   0.2726 
  mprj/io_oeb[11] (user_proj_example)                                          0.0000   1.0500            0.0000 &  15.5791 r
  io_oeb[11] (net) 
  io_oeb[11] (out)                                                    2.4722   7.8614   1.0500   1.0004   1.1586 &  16.7377 r
  data arrival time                                                                                                 16.7377

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.7377
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.8377

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7970 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7970 

  slack (with derating applied) (VIOLATED)                                                               -8.8377 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.0407 



  Startpoint: mprj/o_FF[124]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[25] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[124]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5377   1.0500   0.0000   1.6212 &   7.3068 r
  mprj/o_FF[124]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3494   1.0500            2.0514 &   9.3582 r
  mprj/o_q[124] (net)                                    1   0.0080 
  mprj/o_dly[124]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.3494   1.0500   0.0000   0.0001 &   9.3584 r
  mprj/o_dly[124]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.2190   1.0500            2.3836 &  11.7419 r
  mprj/o_q_dly[124] (net)                                2   0.0395 
  mprj/o_BUF[124]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0326   1.2190   1.0500   0.0137   0.0154 &  11.7573 r
  mprj/o_BUF[124]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.6898   1.0500            4.7668 &  16.5241 r
  mprj/io_out[25] (net)                                  1   0.2657 
  mprj/io_out[25] (user_proj_example)                                          0.0000   1.0500            0.0000 &  16.5241 r
  io_out[25] (net) 
  io_out[25] (out)                                                    0.0000   7.6966   1.0500   0.0000   0.1407 &  16.6647 r
  data arrival time                                                                                                 16.6647

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.6647
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.7647

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7936 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7936 

  slack (with derating applied) (VIOLATED)                                                               -8.7647 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.9712 



  Startpoint: mprj/o_FF[24]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[24]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[24]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4517   1.0500   0.0000   0.8766 &   6.5621 r
  mprj/o_FF[24]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2798   1.0500            2.0020 &   8.5641 r
  mprj/o_q[24] (net)                                     1   0.0053 
  mprj/o_dly[24]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2798   1.0500   0.0000   0.0001 &   8.5642 r
  mprj/o_dly[24]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.8524   1.0500            2.1497 &  10.7139 r
  mprj/o_q_dly[24] (net)                                 2   0.0259 
  mprj/o_BUF[24]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0580   0.8524   1.0500   0.0230   0.0246 &  10.7385 r
  mprj/o_BUF[24]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.8856   1.0500            4.8702 &  15.6087 r
  mprj/wbs_dat_o[24] (net)                               1   0.2731 
  mprj/wbs_dat_o[24] (user_proj_example)                                       0.0000   1.0500            0.0000 &  15.6087 r
  wbs_dat_o[24] (net) 
  wbs_dat_o[24] (out)                                                 2.1572   7.8910   1.0500   0.8776   1.0517 &  16.6605 r
  data arrival time                                                                                                 16.6605

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.6605
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.7605

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7934 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7934 

  slack (with derating applied) (VIOLATED)                                                               -8.7605 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.9671 



  Startpoint: mprj/o_FF[23]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[23]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[23]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4343   1.0500   0.0000   0.8142 &   6.4998 r
  mprj/o_FF[23]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4042   1.0500            2.0856 &   8.5854 r
  mprj/o_q[23] (net)                                     1   0.0102 
  mprj/o_dly[23]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0393   0.4042   1.0500   0.0159   0.0169 &   8.6023 r
  mprj/o_dly[23]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.8000   1.0500            2.1354 &  10.7377 r
  mprj/o_q_dly[23] (net)                                 2   0.0239 
  mprj/o_BUF[23]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.3473   0.8000   1.0500   0.1412   0.1486 &  10.8863 r
  mprj/o_BUF[23]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.1234   1.0500            5.0003 &  15.8866 r
  mprj/wbs_dat_o[23] (net)                               1   0.2813 
  mprj/wbs_dat_o[23] (user_proj_example)                                       0.0000   1.0500            0.0000 &  15.8866 r
  wbs_dat_o[23] (net) 
  wbs_dat_o[23] (out)                                                 1.4974   8.1291   1.0500   0.6056   0.7713 &  16.6579 r
  data arrival time                                                                                                 16.6579

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.6579
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.7579

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7932 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7932 

  slack (with derating applied) (VIOLATED)                                                               -8.7579 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.9647 



  Startpoint: mprj/o_FF[56]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[24]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[56]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5505   1.0500   0.0000   1.5155 &   7.2011 r
  mprj/o_FF[56]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3688   1.0500            2.0648 &   9.2658 r
  mprj/o_q[56] (net)                                     2   0.0088 
  mprj/o_dly[56]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.3688   1.0500   0.0000   0.0001 &   9.2660 r
  mprj/o_dly[56]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.8809   1.0500            2.1800 &  11.4460 r
  mprj/o_q_dly[56] (net)                                 2   0.0269 
  mprj/o_BUF[56]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.6916   0.8809   1.0500   0.2830   0.2977 &  11.7436 r
  mprj/o_BUF[56]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.6855   1.0500            4.1909 &  15.9345 r
  mprj/la_data_out[24] (net)                             1   0.2311 
  mprj/la_data_out[24] (user_proj_example)                                     0.0000   1.0500            0.0000 &  15.9345 r
  la_data_out[24] (net) 
  la_data_out[24] (out)                                               1.2158   6.6897   1.0500   0.4915   0.6147 &  16.5492 r
  data arrival time                                                                                                 16.5492

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.5492
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.6492

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7881 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7881 

  slack (with derating applied) (VIOLATED)                                                               -8.6492 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.8612 



  Startpoint: mprj/o_FF[57]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[25]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[57]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5513   1.0500   0.0000   1.4966 &   7.1822 r
  mprj/o_FF[57]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2860   1.0500            2.0079 &   9.1901 r
  mprj/o_q[57] (net)                                     1   0.0055 
  mprj/o_dly[57]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2860   1.0500   0.0000   0.0001 &   9.1902 r
  mprj/o_dly[57]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.9567   1.0500            2.2146 &  11.4048 r
  mprj/o_q_dly[57] (net)                                 2   0.0298 
  mprj/o_BUF[57]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.6922   0.9567   1.0500   0.2807   0.2954 &  11.7002 r
  mprj/o_BUF[57]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.7865   1.0500            4.2568 &  15.9570 r
  mprj/la_data_out[25] (net)                             1   0.2348 
  mprj/la_data_out[25] (user_proj_example)                                     0.0000   1.0500            0.0000 &  15.9570 r
  la_data_out[25] (net) 
  la_data_out[25] (out)                                               1.1617   6.7906   1.0500   0.4685   0.5906 &  16.5476 r
  data arrival time                                                                                                 16.5476

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.5476
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.6476

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7880 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7880 

  slack (with derating applied) (VIOLATED)                                                               -8.6476 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.8596 



  Startpoint: mprj/o_FF[69]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[37]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[69]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5415   1.0500   0.0000   1.6033 &   7.2888 r
  mprj/o_FF[69]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            1.0621   1.0500            2.4863 &   9.7752 r
  mprj/o_q[69] (net)                                     2   0.0345 
  mprj/o_dly[69]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.9507   1.0621   1.0500   0.3957   0.4163 &  10.1915 r
  mprj/o_dly[69]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2692   1.0500            1.8257 &  12.0172 r
  mprj/o_q_dly[69] (net)                                 1   0.0035 
  mprj/o_BUF[69]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2692   1.0500   0.0000   0.0000 &  12.0172 r
  mprj/o_BUF[69]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.1414   1.0500            4.3681 &  16.3853 r
  mprj/la_data_out[37] (net)                             1   0.2468 
  mprj/la_data_out[37] (user_proj_example)                                     0.0000   1.0500            0.0000 &  16.3853 r
  la_data_out[37] (net) 
  la_data_out[37] (out)                                               0.0000   7.1467   1.0500   0.0000   0.1190 &  16.5042 r
  data arrival time                                                                                                 16.5042

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.5042
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.6042

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7859 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7859 

  slack (with derating applied) (VIOLATED)                                                               -8.6042 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.8183 



  Startpoint: mprj/o_FF[119]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[20] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[119]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.3992   1.0500   0.0000   0.7088 &   6.3944 r
  mprj/o_FF[119]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           1.0678   1.0500            2.4872 &   8.8816 r
  mprj/o_q[119] (net)                                    2   0.0347 
  mprj/o_dly[119]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.1698   1.0678   1.0500   0.0683   0.0728 &   8.9544 r
  mprj/o_dly[119]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.8437   1.0500            2.2132 &  11.1676 r
  mprj/o_q_dly[119] (net)                                2   0.0256 
  mprj/o_BUF[119]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.8437   1.0500   0.0000   0.0006 &  11.1682 r
  mprj/o_BUF[119]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.8557   1.0500            4.3047 &  15.4729 r
  mprj/io_out[20] (net)                                  1   0.2378 
  mprj/io_out[20] (user_proj_example)                                          0.0000   1.0500            0.0000 &  15.4729 r
  io_out[20] (net) 
  io_out[20] (out)                                                    2.2473   6.8579   1.0500   0.9081   1.0282 &  16.5011 r
  data arrival time                                                                                                 16.5011

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.5011
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.6011

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7858 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7858 

  slack (with derating applied) (VIOLATED)                                                               -8.6010 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.8153 



  Startpoint: mprj/o_FF[125]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[26] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[125]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5389   1.0500   0.0000   1.6191 &   7.3047 r
  mprj/o_FF[125]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3399   1.0500            2.0449 &   9.3495 r
  mprj/o_q[125] (net)                                    1   0.0077 
  mprj/o_dly[125]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.1458   0.3399   1.0500   0.0592   0.0623 &   9.4118 r
  mprj/o_dly[125]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.0349   1.0500            2.2704 &  11.6822 r
  mprj/o_q_dly[125] (net)                                2   0.0327 
  mprj/o_BUF[125]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   1.0349   1.0500   0.0000   0.0009 &  11.6831 r
  mprj/o_BUF[125]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.3391   1.0500            4.5674 &  16.2506 r
  mprj/io_out[26] (net)                                  1   0.2537 
  mprj/io_out[26] (user_proj_example)                                          0.0000   1.0500            0.0000 &  16.2506 r
  io_out[26] (net) 
  io_out[26] (out)                                                    0.2778   7.3450   1.0500   0.1049   0.2358 &  16.4864 r
  data arrival time                                                                                                 16.4864

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.4864
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.5864

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7851 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7851 

  slack (with derating applied) (VIOLATED)                                                               -8.5864 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.8013 



  Startpoint: mprj/o_FF[7]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[7]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[7]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.2817   1.0500   0.0000   0.3748 &   6.0604 r
  mprj/o_FF[7]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.4992   1.0500            2.1441 &   8.2045 r
  mprj/o_q[7] (net)                                      2   0.0138 
  mprj/o_dly[7]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.1456   0.4992   1.0500   0.0540   0.0569 &   8.2614 r
  mprj/o_dly[7]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.8836   1.0500            2.2005 &  10.4619 r
  mprj/o_q_dly[7] (net)                                  2   0.0271 
  mprj/o_BUF[7]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.3776   0.8836   1.0500   0.1424   0.1501 &  10.6120 r
  mprj/o_BUF[7]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             8.6866   1.0500            5.3041 &  15.9162 r
  mprj/wbs_dat_o[7] (net)                                1   0.3002 
  mprj/wbs_dat_o[7] (user_proj_example)                                        0.0000   1.0500            0.0000 &  15.9162 r
  wbs_dat_o[7] (net) 
  wbs_dat_o[7] (out)                                                  0.9439   8.6956   1.0500   0.3719   0.5637 &  16.4798 r
  data arrival time                                                                                                 16.4798

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.4798
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.5798

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7848 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7848 

  slack (with derating applied) (VIOLATED)                                                               -8.5798 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.7951 



  Startpoint: mprj/o_FF[60]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[28]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[60]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5518   1.0500   0.0000   1.4778 &   7.1634 r
  mprj/o_FF[60]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.9284   1.0500            2.4085 &   9.5719 r
  mprj/o_q[60] (net)                                     2   0.0297 
  mprj/o_dly[60]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.7449   0.9284   1.0500   0.2984   0.3140 &   9.8859 r
  mprj/o_dly[60]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3600   1.0500            1.8866 &  11.7725 r
  mprj/o_q_dly[60] (net)                                 1   0.0070 
  mprj/o_BUF[60]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3600   1.0500   0.0000   0.0001 &  11.7726 r
  mprj/o_BUF[60]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.2416   1.0500            4.4467 &  16.2193 r
  mprj/la_data_out[28] (net)                             1   0.2506 
  mprj/la_data_out[28] (user_proj_example)                                     0.0000   1.0500            0.0000 &  16.2193 r
  la_data_out[28] (net) 
  la_data_out[28] (out)                                               0.3333   7.2463   1.0500   0.1259   0.2450 &  16.4643 r
  data arrival time                                                                                                 16.4643

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.4643
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.5643

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7840 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7840 

  slack (with derating applied) (VIOLATED)                                                               -8.5643 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.7803 



  Startpoint: mprj/o_FF[25]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[25]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[25]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4653   1.0500   0.0000   0.9327 &   6.6183 r
  mprj/o_FF[25]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.6076   1.0500            2.2168 &   8.8350 r
  mprj/o_q[25] (net)                                     2   0.0180 
  mprj/o_dly[25]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1837   0.6076   1.0500   0.0749   0.0789 &   8.9139 r
  mprj/o_dly[25]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.9912   1.0500            2.2781 &  11.1920 r
  mprj/o_q_dly[25] (net)                                 2   0.0311 
  mprj/o_BUF[25]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1408   0.9912   1.0500   0.0575   0.0612 &  11.2532 r
  mprj/o_BUF[25]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.5720   1.0500            4.7014 &  15.9546 r
  mprj/wbs_dat_o[25] (net)                               1   0.2620 
  mprj/wbs_dat_o[25] (user_proj_example)                                       0.0000   1.0500            0.0000 &  15.9546 r
  wbs_dat_o[25] (net) 
  wbs_dat_o[25] (out)                                                 0.8300   7.5776   1.0500   0.3272   0.4706 &  16.4252 r
  data arrival time                                                                                                 16.4252

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.4252
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.5252

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7822 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7822 

  slack (with derating applied) (VIOLATED)                                                               -8.5252 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.7430 



  Startpoint: mprj/o_FF[2]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[2]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.3432   1.0500   0.0000   0.5381 &   6.2237 r
  mprj/o_FF[2]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.4514   1.0500            2.1144 &   8.3381 r
  mprj/o_q[2] (net)                                      2   0.0120 
  mprj/o_dly[2]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0621   0.4514   1.0500   0.0248   0.0262 &   8.3643 r
  mprj/o_dly[2]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.6335   1.0500            2.0367 &  10.4010 r
  mprj/o_q_dly[2] (net)                                  2   0.0176 
  mprj/o_BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.1027   0.6335   1.0500   0.0409   0.0431 &  10.4441 r
  mprj/o_BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             9.1066   1.0500            5.5280 &  15.9722 r
  mprj/wbs_dat_o[2] (net)                                1   0.3150 
  mprj/wbs_dat_o[2] (user_proj_example)                                        0.0000   1.0500            0.0000 &  15.9722 r
  wbs_dat_o[2] (net) 
  wbs_dat_o[2] (out)                                                  0.6754   9.1149   1.0500   0.2581   0.4473 &  16.4194 r
  data arrival time                                                                                                 16.4194

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.4194
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.5194

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7819 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7819 

  slack (with derating applied) (VIOLATED)                                                               -8.5194 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.7376 



  Startpoint: mprj/o_FF[121]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[22] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[121]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5408   1.0500   0.0000   1.6151 &   7.3007 r
  mprj/o_FF[121]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.5064   1.0500            2.1530 &   9.4537 r
  mprj/o_q[121] (net)                                    2   0.0141 
  mprj/o_dly[121]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.1507   0.5064   1.0500   0.0611   0.0644 &   9.5181 r
  mprj/o_dly[121]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.0200   1.0500            2.2853 &  11.8034 r
  mprj/o_q_dly[121] (net)                                2   0.0322 
  mprj/o_BUF[121]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0416   1.0200   1.0500   0.0170   0.0186 &  11.8220 r
  mprj/o_BUF[121]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.9504   1.0500            4.3451 &  16.1671 r
  mprj/io_out[22] (net)                                  1   0.2401 
  mprj/io_out[22] (user_proj_example)                                          0.0000   1.0500            0.0000 &  16.1671 r
  io_out[22] (net) 
  io_out[22] (out)                                                    0.3345   6.9557   1.0500   0.1264   0.2493 &  16.4164 r
  data arrival time                                                                                                 16.4164

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.4164
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.5164

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7817 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7817 

  slack (with derating applied) (VIOLATED)                                                               -8.5164 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.7347 



  Startpoint: mprj/o_FF[162]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[25] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[162]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5375   1.0500   0.0000   1.6216 &   7.3072 r
  mprj/o_FF[162]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4005   1.0500            2.0850 &   9.3922 r
  mprj/o_q[162] (net)                                    2   0.0100 
  mprj/o_dly[162]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0737   0.4005   1.0500   0.0298   0.0314 &   9.4236 r
  mprj/o_dly[162]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.9801   1.0500            2.2455 &  11.6691 r
  mprj/o_q_dly[162] (net)                                2   0.0307 
  mprj/o_BUF[162]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0553   0.9801   1.0500   0.0217   0.0236 &  11.6927 r
  mprj/o_BUF[162]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.2343   1.0500            4.4990 &  16.1917 r
  mprj/io_oeb[25] (net)                                  1   0.2499 
  mprj/io_oeb[25] (user_proj_example)                                          0.0000   1.0500            0.0000 &  16.1917 r
  io_oeb[25] (net) 
  io_oeb[25] (out)                                                    0.0000   7.2404   1.0500   0.0000   0.1279 &  16.3195 r
  data arrival time                                                                                                 16.3195

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.3195
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.4195

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7771 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7771 

  slack (with derating applied) (VIOLATED)                                                               -8.4195 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.6424 



  Startpoint: mprj/o_FF[45]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[13]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[45]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5284   1.0500   0.0000   1.3164 &   7.0020 r
  mprj/o_FF[45]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3153   1.0500            2.0277 &   9.0297 r
  mprj/o_q[45] (net)                                     1   0.0067 
  mprj/o_dly[45]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.3153   1.0500   0.0000   0.0001 &   9.0298 r
  mprj/o_dly[45]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.6680   1.0500            2.0401 &  11.0698 r
  mprj/o_q_dly[45] (net)                                 2   0.0189 
  mprj/o_BUF[45]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2426   0.6680   1.0500   0.0983   0.1035 &  11.1733 r
  mprj/o_BUF[45]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.9891   1.0500            4.3417 &  15.5150 r
  mprj/la_data_out[13] (net)                             1   0.2416 
  mprj/la_data_out[13] (user_proj_example)                                     0.0000   1.0500            0.0000 &  15.5150 r
  la_data_out[13] (net) 
  la_data_out[13] (out)                                               1.6219   6.9938   1.0500   0.6610   0.8020 &  16.3170 r
  data arrival time                                                                                                 16.3170

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.3170
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.4170

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7770 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7770 

  slack (with derating applied) (VIOLATED)                                                               -8.4170 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.6400 



  Startpoint: mprj/o_FF[18]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[18]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[18]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.3431   1.0500   0.0000   0.5407 &   6.2263 r
  mprj/o_FF[18]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5447   1.0500            2.1743 &   8.4005 r
  mprj/o_q[18] (net)                                     2   0.0156 
  mprj/o_dly[18]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1412   0.5447   1.0500   0.0572   0.0603 &   8.4608 r
  mprj/o_dly[18]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.7734   1.0500            2.1394 &  10.6002 r
  mprj/o_q_dly[18] (net)                                 2   0.0229 
  mprj/o_BUF[18]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0849   0.7734   1.0500   0.0328   0.0347 &  10.6349 r
  mprj/o_BUF[18]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.0389   1.0500            4.9440 &  15.5789 r
  mprj/wbs_dat_o[18] (net)                               1   0.2782 
  mprj/wbs_dat_o[18] (user_proj_example)                                       0.0000   1.0500            0.0000 &  15.5789 r
  wbs_dat_o[18] (net) 
  wbs_dat_o[18] (out)                                                 1.4067   8.0451   1.0500   0.5678   0.7364 &  16.3153 r
  data arrival time                                                                                                 16.3153

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.3153
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.4153

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7769 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7769 

  slack (with derating applied) (VIOLATED)                                                               -8.4153 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.6384 



  Startpoint: mprj/o_FF[115]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[16] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[115]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5186   1.0500   0.0000   1.2938 &   6.9794 r
  mprj/o_FF[115]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2828   1.0500            2.0052 &   8.9846 r
  mprj/o_q[115] (net)                                    1   0.0054 
  mprj/o_dly[115]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2828   1.0500   0.0000   0.0000 &   8.9846 r
  mprj/o_dly[115]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.9590   1.0500            2.2155 &  11.2002 r
  mprj/o_q_dly[115] (net)                                2   0.0299 
  mprj/o_BUF[115]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1161   0.9590   1.0500   0.0461   0.0491 &  11.2492 r
  mprj/o_BUF[115]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.2215   1.0500            4.5150 &  15.7642 r
  mprj/io_out[16] (net)                                  1   0.2504 
  mprj/io_out[16] (user_proj_example)                                          0.0000   1.0500            0.0000 &  15.7642 r
  io_out[16] (net) 
  io_out[16] (out)                                                    1.0291   7.2248   1.0500   0.4117   0.5284 &  16.2926 r
  data arrival time                                                                                                 16.2926

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.2926
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.3926

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7758 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7758 

  slack (with derating applied) (VIOLATED)                                                               -8.3926 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.6168 



  Startpoint: mprj/o_FF[46]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[14]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[46]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4911   1.0500   0.0000   1.1902 &   6.8758 r
  mprj/o_FF[46]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5196   1.0500            2.1607 &   9.0365 r
  mprj/o_q[46] (net)                                     2   0.0146 
  mprj/o_dly[46]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0416   0.5196   1.0500   0.0163   0.0174 &   9.0539 r
  mprj/o_dly[46]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3242   1.0500            1.8336 &  10.8874 r
  mprj/o_q_dly[46] (net)                                 1   0.0056 
  mprj/o_BUF[46]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3242   1.0500   0.0000   0.0001 &  10.8875 r
  mprj/o_BUF[46]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.3331   1.0500            4.4881 &  15.3756 r
  mprj/la_data_out[14] (net)                             1   0.2536 
  mprj/la_data_out[14] (user_proj_example)                                     0.0000   1.0500            0.0000 &  15.3756 r
  la_data_out[14] (net) 
  la_data_out[14] (out)                                               1.8747   7.3384   1.0500   0.7537   0.9073 &  16.2829 r
  data arrival time                                                                                                 16.2829

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.2829
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.3829

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7754 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7754 

  slack (with derating applied) (VIOLATED)                                                               -8.3829 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.6075 



  Startpoint: mprj/o_FF[55]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[23]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[55]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5517   1.0500   0.0000   1.4781 &   7.1637 r
  mprj/o_FF[55]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2905   1.0500            2.0110 &   9.1747 r
  mprj/o_q[55] (net)                                     1   0.0057 
  mprj/o_dly[55]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2905   1.0500   0.0000   0.0001 &   9.1748 r
  mprj/o_dly[55]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.7899   1.0500            2.1129 &  11.2877 r
  mprj/o_q_dly[55] (net)                                 2   0.0235 
  mprj/o_BUF[55]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.3628   0.7899   1.0500   0.1459   0.1536 &  11.4412 r
  mprj/o_BUF[55]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.7491   1.0500            4.2206 &  15.6618 r
  mprj/la_data_out[23] (net)                             1   0.2334 
  mprj/la_data_out[23] (user_proj_example)                                     0.0000   1.0500            0.0000 &  15.6618 r
  la_data_out[23] (net) 
  la_data_out[23] (out)                                               1.1904   6.7532   1.0500   0.4807   0.6033 &  16.2651 r
  data arrival time                                                                                                 16.2651

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.2651
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.3651

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7745 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7745 

  slack (with derating applied) (VIOLATED)                                                               -8.3651 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.5906 



  Startpoint: mprj/o_FF[62]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[30]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[62]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5518   1.0500   0.0000   1.4734 &   7.1590 r
  mprj/o_FF[62]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.8434   1.0500            2.3589 &   9.5180 r
  mprj/o_q[62] (net)                                     2   0.0266 
  mprj/o_dly[62]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0442   0.8434   1.0500   0.0171   0.0186 &   9.5365 r
  mprj/o_dly[62]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.6129   1.0500            2.0546 &  11.5912 r
  mprj/o_q_dly[62] (net)                                 2   0.0168 
  mprj/o_BUF[62]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1047   0.6129   1.0500   0.0427   0.0450 &  11.6362 r
  mprj/o_BUF[62]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.8536   1.0500            4.2626 &  15.8988 r
  mprj/la_data_out[30] (net)                             1   0.2369 
  mprj/la_data_out[30] (user_proj_example)                                     0.0000   1.0500            0.0000 &  15.8988 r
  la_data_out[30] (net) 
  la_data_out[30] (out)                                               0.6028   6.8580   1.0500   0.2339   0.3500 &  16.2488 r
  data arrival time                                                                                                 16.2488

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.2488
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.3488

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7738 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7738 

  slack (with derating applied) (VIOLATED)                                                               -8.3488 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.5750 



  Startpoint: mprj/o_FF[29]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[29]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[29]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4671   1.0500   0.0000   0.9359 &   6.6215 r
  mprj/o_FF[29]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2997   1.0500            2.0159 &   8.6375 r
  mprj/o_q[29] (net)                                     1   0.0061 
  mprj/o_dly[29]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2997   1.0500   0.0000   0.0001 &   8.6375 r
  mprj/o_dly[29]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.9500   1.0500            2.2125 &  10.8500 r
  mprj/o_q_dly[29] (net)                                 2   0.0295 
  mprj/o_BUF[29]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.4190   0.9500   1.0500   0.1705   0.1796 &  11.0296 r
  mprj/o_BUF[29]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.4017   1.0500            4.5965 &  15.6261 r
  mprj/wbs_dat_o[29] (net)                               1   0.2559 
  mprj/wbs_dat_o[29] (user_proj_example)                                       0.0000   1.0500            0.0000 &  15.6261 r
  wbs_dat_o[29] (net) 
  wbs_dat_o[29] (out)                                                 0.9881   7.4074   1.0500   0.3940   0.5390 &  16.1651 r
  data arrival time                                                                                                 16.1651

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.1651
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.2651

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7698 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7698 

  slack (with derating applied) (VIOLATED)                                                               -8.2651 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.4954 



  Startpoint: mprj/o_FF[116]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[17] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[116]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5197   1.0500   0.0000   1.2928 &   6.9784 r
  mprj/o_FF[116]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.5029   1.0500            2.1504 &   9.1288 r
  mprj/o_q[116] (net)                                    2   0.0140 
  mprj/o_dly[116]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.5029   1.0500   0.0000   0.0002 &   9.1290 r
  mprj/o_dly[116]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.9439   1.0500            2.2381 &  11.3672 r
  mprj/o_q_dly[116] (net)                                2   0.0293 
  mprj/o_BUF[116]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1750   0.9439   1.0500   0.0709   0.0752 &  11.4423 r
  mprj/o_BUF[116]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.2062   1.0500            3.9345 &  15.3768 r
  mprj/io_out[17] (net)                                  1   0.2148 
  mprj/io_out[17] (user_proj_example)                                          0.0000   1.0500            0.0000 &  15.3768 r
  io_out[17] (net) 
  io_out[17] (out)                                                    1.4988   6.2087   1.0500   0.6115   0.7150 &  16.0919 r
  data arrival time                                                                                                 16.0919

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.0919
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.1919

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7663 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7663 

  slack (with derating applied) (VIOLATED)                                                               -8.1919 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.4256 



  Startpoint: mprj/o_FF[31]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[31]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[31]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4343   1.0500   0.0000   0.8143 &   6.4999 r
  mprj/o_FF[31]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2601   1.0500            1.9881 &   8.4880 r
  mprj/o_q[31] (net)                                     1   0.0045 
  mprj/o_dly[31]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2601   1.0500   0.0000   0.0000 &   8.4880 r
  mprj/o_dly[31]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.8026   1.0500            2.1163 &  10.6042 r
  mprj/o_q_dly[31] (net)                                 2   0.0240 
  mprj/o_BUF[31]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.8026   1.0500   0.0000   0.0005 &  10.6047 r
  mprj/o_BUF[31]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.6049   1.0500            4.7067 &  15.3114 r
  mprj/wbs_dat_o[31] (net)                               1   0.2632 
  mprj/wbs_dat_o[31] (user_proj_example)                                       0.0000   1.0500            0.0000 &  15.3114 r
  wbs_dat_o[31] (net) 
  wbs_dat_o[31] (out)                                                 1.4997   7.6100   1.0500   0.6080   0.7607 &  16.0722 r
  data arrival time                                                                                                 16.0722

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.0722
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.1722

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7653 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7653 

  slack (with derating applied) (VIOLATED)                                                               -8.1722 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.4068 



  Startpoint: mprj/o_FF[113]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[14] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[113]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5081   1.0500   0.0000   1.2400 &   6.9255 r
  mprj/o_FF[113]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4444   1.0500            2.1127 &   9.0382 r
  mprj/o_q[113] (net)                                    2   0.0117 
  mprj/o_dly[113]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0524   0.4444   1.0500   0.0207   0.0219 &   9.0602 r
  mprj/o_dly[113]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.7903   1.0500            2.1353 &  11.1955 r
  mprj/o_q_dly[113] (net)                                2   0.0236 
  mprj/o_BUF[113]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.7903   1.0500   0.0000   0.0005 &  11.1960 r
  mprj/o_BUF[113]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.3319   1.0500            4.5449 &  15.7410 r
  mprj/io_out[14] (net)                                  1   0.2535 
  mprj/io_out[14] (user_proj_example)                                          0.0000   1.0500            0.0000 &  15.7410 r
  io_out[14] (net) 
  io_out[14] (out)                                                    0.4789   7.3373   1.0500   0.1809   0.3123 &  16.0533 r
  data arrival time                                                                                                 16.0533

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.0533
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.1533

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7644 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7644 

  slack (with derating applied) (VIOLATED)                                                               -8.1533 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.3888 



  Startpoint: mprj/o_FF[43]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[11]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[43]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5214   1.0500   0.0000   1.2912 &   6.9768 r
  mprj/o_FF[43]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2972   1.0500            2.0151 &   8.9919 r
  mprj/o_q[43] (net)                                     1   0.0060 
  mprj/o_dly[43]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2972   1.0500   0.0000   0.0001 &   8.9920 r
  mprj/o_dly[43]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.7528   1.0500            2.0911 &  11.0830 r
  mprj/o_q_dly[43] (net)                                 2   0.0221 
  mprj/o_BUF[43]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2084   0.7528   1.0500   0.0840   0.0885 &  11.1716 r
  mprj/o_BUF[43]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.9751   1.0500            4.3439 &  15.5155 r
  mprj/la_data_out[11] (net)                             1   0.2412 
  mprj/la_data_out[11] (user_proj_example)                                     0.0000   1.0500            0.0000 &  15.5155 r
  la_data_out[11] (net) 
  la_data_out[11] (out)                                               0.9800   6.9796   1.0500   0.3918   0.5176 &  16.0331 r
  data arrival time                                                                                                 16.0331

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.0331
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.1331

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7635 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7635 

  slack (with derating applied) (VIOLATED)                                                               -8.1331 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.3696 



  Startpoint: mprj/o_FF[3]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[3]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[3]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.3432   1.0500   0.0000   0.5375 &   6.2231 r
  mprj/o_FF[3]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.5381   1.0500            2.1701 &   8.3931 r
  mprj/o_q[3] (net)                                      2   0.0153 
  mprj/o_dly[3]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0763   0.5381   1.0500   0.0305   0.0323 &   8.4254 r
  mprj/o_dly[3]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.4990   1.0500            1.9596 &  10.3849 r
  mprj/o_q_dly[3] (net)                                  2   0.0124 
  mprj/o_BUF[3]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0000   0.4990   1.0500   0.0000   0.0001 &  10.3850 r
  mprj/o_BUF[3]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             8.4641   1.0500            5.1429 &  15.5279 r
  mprj/wbs_dat_o[3] (net)                                1   0.2924 
  mprj/wbs_dat_o[3] (user_proj_example)                                        0.0000   1.0500            0.0000 &  15.5279 r
  wbs_dat_o[3] (net) 
  wbs_dat_o[3] (out)                                                  0.7564   8.4724   1.0500   0.2939   0.4761 &  16.0040 r
  data arrival time                                                                                                 16.0040

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.0040
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.1040

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7621 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7621 

  slack (with derating applied) (VIOLATED)                                                               -8.1040 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.3419 



  Startpoint: mprj/o_FF[10]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[10]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[10]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2808   1.0500   0.0000   0.3726 &   6.0582 r
  mprj/o_FF[10]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.7341   1.0500            2.2904 &   8.3486 r
  mprj/o_q[10] (net)                                     2   0.0227 
  mprj/o_dly[10]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.7341   1.0500   0.0000   0.0005 &   8.3491 r
  mprj/o_dly[10]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.6587   1.0500            2.0791 &  10.4282 r
  mprj/o_q_dly[10] (net)                                 2   0.0186 
  mprj/o_BUF[10]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.6587   1.0500   0.0000   0.0003 &  10.4286 r
  mprj/o_BUF[10]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.2531   1.0500            5.0484 &  15.4769 r
  mprj/wbs_dat_o[10] (net)                               1   0.2853 
  mprj/wbs_dat_o[10] (user_proj_example)                                       0.0000   1.0500            0.0000 &  15.4769 r
  wbs_dat_o[10] (net) 
  wbs_dat_o[10] (out)                                                 0.8764   8.2603   1.0500   0.3448   0.5155 &  15.9924 r
  data arrival time                                                                                                 15.9924

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.9924
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.0924

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7615 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7615 

  slack (with derating applied) (VIOLATED)                                                               -8.0924 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.3309 



  Startpoint: mprj/o_FF[114]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[15] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[114]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5368   1.0500   0.0000   1.6227 &   7.3083 r
  mprj/o_FF[114]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2592   1.0500            1.9892 &   9.2975 r
  mprj/o_q[114] (net)                                    1   0.0044 
  mprj/o_dly[114]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2592   1.0500   0.0000   0.0000 &   9.2975 r
  mprj/o_dly[114]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.9874   1.0500            2.2296 &  11.5271 r
  mprj/o_q_dly[114] (net)                                2   0.0309 
  mprj/o_BUF[114]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0217   0.9874   1.0500   0.0085   0.0098 &  11.5369 r
  mprj/o_BUF[114]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.9045   1.0500            4.3131 &  15.8500 r
  mprj/io_out[15] (net)                                  1   0.2384 
  mprj/io_out[15] (user_proj_example)                                          0.0000   1.0500            0.0000 &  15.8500 r
  io_out[15] (net) 
  io_out[15] (out)                                                    0.0000   6.9101   1.0500   0.0000   0.1181 &  15.9681 r
  data arrival time                                                                                                 15.9681

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.9681
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.0681

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7604 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7604 

  slack (with derating applied) (VIOLATED)                                                               -8.0681 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.3077 



  Startpoint: mprj/o_FF[54]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[22]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[54]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5517   1.0500   0.0000   1.4781 &   7.1637 r
  mprj/o_FF[54]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2368   1.0500            1.9740 &   9.1377 r
  mprj/o_q[54] (net)                                     1   0.0036 
  mprj/o_dly[54]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2368   1.0500   0.0000   0.0000 &   9.1377 r
  mprj/o_dly[54]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5982   1.0500            1.9820 &  11.1196 r
  mprj/o_q_dly[54] (net)                                 2   0.0162 
  mprj/o_BUF[54]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.5982   1.0500   0.0000   0.0003 &  11.1199 r
  mprj/o_BUF[54]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.7304   1.0500            4.1932 &  15.3131 r
  mprj/la_data_out[22] (net)                             1   0.2327 
  mprj/la_data_out[22] (user_proj_example)                                     0.0000   1.0500            0.0000 &  15.3131 r
  la_data_out[22] (net) 
  la_data_out[22] (out)                                               1.2817   6.7346   1.0500   0.5190   0.6432 &  15.9562 r
  data arrival time                                                                                                 15.9562

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.9562
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.0562

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7598 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7598 

  slack (with derating applied) (VIOLATED)                                                               -8.0562 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.2964 



  Startpoint: mprj/o_FF[14]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[14]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[14]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.3431   1.0500   0.0000   0.5402 &   6.2258 r
  mprj/o_FF[14]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2825   1.0500            2.0020 &   8.2278 r
  mprj/o_q[14] (net)                                     1   0.0054 
  mprj/o_dly[14]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2825   1.0500   0.0000   0.0001 &   8.2279 r
  mprj/o_dly[14]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.8126   1.0500            2.1257 &  10.3535 r
  mprj/o_q_dly[14] (net)                                 2   0.0244 
  mprj/o_BUF[14]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1180   0.8126   1.0500   0.0480   0.0508 &  10.4044 r
  mprj/o_BUF[14]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.0673   1.0500            4.9578 &  15.3622 r
  mprj/wbs_dat_o[14] (net)                               1   0.2789 
  mprj/wbs_dat_o[14] (user_proj_example)                                       0.0000   1.0500            0.0000 &  15.3622 r
  wbs_dat_o[14] (net) 
  wbs_dat_o[14] (out)                                                 1.0257   8.0743   1.0500   0.4079   0.5754 &  15.9376 r
  data arrival time                                                                                                 15.9376

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.9376
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.0376

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7589 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7589 

  slack (with derating applied) (VIOLATED)                                                               -8.0376 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.2787 



  Startpoint: mprj/o_FF[112]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[13] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[112]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.3992   1.0500   0.0000   0.7066 &   6.3921 r
  mprj/o_FF[112]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.5748   1.0500            2.1946 &   8.5867 r
  mprj/o_q[112] (net)                                    2   0.0167 
  mprj/o_dly[112]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.5748   1.0500   0.0000   0.0003 &   8.5870 r
  mprj/o_dly[112]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.8163   1.0500            2.1688 &  10.7558 r
  mprj/o_q_dly[112] (net)                                2   0.0245 
  mprj/o_BUF[112]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.8163   1.0500   0.0000   0.0006 &  10.7564 r
  mprj/o_BUF[112]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.2977   1.0500            4.5345 &  15.2909 r
  mprj/io_out[13] (net)                                  1   0.2526 
  mprj/io_out[13] (user_proj_example)                                          0.0000   1.0500            0.0000 &  15.2909 r
  io_out[13] (net) 
  io_out[13] (out)                                                    1.1457   7.3024   1.0500   0.4604   0.5965 &  15.8874 r
  data arrival time                                                                                                 15.8874

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.8874
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.9874

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7565 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7565 

  slack (with derating applied) (VIOLATED)                                                               -7.9874 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.2309 



  Startpoint: mprj/o_FF[5]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[5]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[5]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.2648   1.0500   0.0000   0.3353 &   6.0209 r
  mprj/o_FF[5]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.5018   1.0500            2.1454 &   8.1663 r
  mprj/o_q[5] (net)                                      2   0.0139 
  mprj/o_dly[5]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0753   0.5018   1.0500   0.0300   0.0317 &   8.1980 r
  mprj/o_dly[5]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.7007   1.0500            2.0886 &  10.2865 r
  mprj/o_q_dly[5] (net)                                  2   0.0202 
  mprj/o_BUF[5]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0490   0.7007   1.0500   0.0191   0.0204 &  10.3069 r
  mprj/o_BUF[5]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             8.4209   1.0500            5.1417 &  15.4486 r
  mprj/wbs_dat_o[5] (net)                                1   0.2910 
  mprj/wbs_dat_o[5] (user_proj_example)                                        0.0000   1.0500            0.0000 &  15.4486 r
  wbs_dat_o[5] (net) 
  wbs_dat_o[5] (out)                                                  0.6235   8.4291   1.0500   0.2383   0.4152 &  15.8638 r
  data arrival time                                                                                                 15.8638

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.8638
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.9638

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7554 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7554 

  slack (with derating applied) (VIOLATED)                                                               -7.9638 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.2084 



  Startpoint: mprj/o_FF[22]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[22]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[22]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4505   1.0500   0.0000   0.8719 &   6.5575 r
  mprj/o_FF[22]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4200   1.0500            2.0960 &   8.6535 r
  mprj/o_q[22] (net)                                     2   0.0108 
  mprj/o_dly[22]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.4200   1.0500   0.0000   0.0001 &   8.6536 r
  mprj/o_dly[22]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.6040   1.0500            2.0125 &  10.6661 r
  mprj/o_q_dly[22] (net)                                 2   0.0165 
  mprj/o_BUF[22]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0896   0.6040   1.0500   0.0360   0.0380 &  10.7041 r
  mprj/o_BUF[22]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.6369   1.0500            4.7008 &  15.4048 r
  mprj/wbs_dat_o[22] (net)                               1   0.2641 
  mprj/wbs_dat_o[22] (user_proj_example)                                       0.0000   1.0500            0.0000 &  15.4048 r
  wbs_dat_o[22] (net) 
  wbs_dat_o[22] (out)                                                 0.7931   7.6426   1.0500   0.3115   0.4576 &  15.8624 r
  data arrival time                                                                                                 15.8624

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.8624
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.9624

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7554 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7554 

  slack (with derating applied) (VIOLATED)                                                               -7.9624 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.2070 



  Startpoint: mprj/o_FF[52]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[20]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[52]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5084   1.0500   0.0000   1.2397 &   6.9253 r
  mprj/o_FF[52]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4834   1.0500            2.1377 &   9.0630 r
  mprj/o_q[52] (net)                                     2   0.0132 
  mprj/o_dly[52]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.4834   1.0500   0.0000   0.0002 &   9.0632 r
  mprj/o_dly[52]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.8682   1.0500            2.1888 &  11.2520 r
  mprj/o_q_dly[52] (net)                                 2   0.0265 
  mprj/o_BUF[52]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0643   0.8682   1.0500   0.0246   0.0265 &  11.2785 r
  mprj/o_BUF[52]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.4501   1.0500            4.0560 &  15.3345 r
  mprj/la_data_out[20] (net)                             1   0.2229 
  mprj/la_data_out[20] (user_proj_example)                                     0.0000   1.0500            0.0000 &  15.3345 r
  la_data_out[20] (net) 
  la_data_out[20] (out)                                               0.8512   6.4541   1.0500   0.3392   0.4499 &  15.7844 r
  data arrival time                                                                                                 15.7844

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.7844
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.8844

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7516 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7516 

  slack (with derating applied) (VIOLATED)                                                               -7.8844 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.1327 



  Startpoint: mprj/o_FF[33]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[33]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.3992   1.0500   0.0000   0.7061 &   6.3917 r
  mprj/o_FF[33]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2344   1.0500            1.9697 &   8.3614 r
  mprj/o_q[33] (net)                                     1   0.0035 
  mprj/o_dly[33]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2344   1.0500   0.0000   0.0000 &   8.3615 r
  mprj/o_dly[33]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.8337   1.0500            2.1315 &  10.4929 r
  mprj/o_q_dly[33] (net)                                 2   0.0252 
  mprj/o_BUF[33]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0779   0.8337   1.0500   0.0303   0.0324 &  10.5253 r
  mprj/o_BUF[33]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.6981   1.0500            4.7613 &  15.2866 r
  mprj/la_data_out[1] (net)                              1   0.2665 
  mprj/la_data_out[1] (user_proj_example)                                      0.0000   1.0500            0.0000 &  15.2866 r
  la_data_out[1] (net) 
  la_data_out[1] (out)                                                0.8561   7.7034   1.0500   0.3378   0.4788 &  15.7654 r
  data arrival time                                                                                                 15.7654

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.7654
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.8654

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7507 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7507 

  slack (with derating applied) (VIOLATED)                                                               -7.8654 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.1147 



  Startpoint: mprj/o_FF[21]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[21]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[21]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4390   1.0500   0.0000   0.8301 &   6.5156 r
  mprj/o_FF[21]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4309   1.0500            2.1028 &   8.6185 r
  mprj/o_q[21] (net)                                     2   0.0112 
  mprj/o_dly[21]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.4309   1.0500   0.0000   0.0002 &   8.6186 r
  mprj/o_dly[21]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5647   1.0500            1.9878 &  10.6064 r
  mprj/o_q_dly[21] (net)                                 2   0.0149 
  mprj/o_BUF[21]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0969   0.5647   1.0500   0.0391   0.0413 &  10.6477 r
  mprj/o_BUF[21]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.4603   1.0500            4.5861 &  15.2339 r
  mprj/wbs_dat_o[21] (net)                               1   0.2575 
  mprj/wbs_dat_o[21] (user_proj_example)                                       0.0000   1.0500            0.0000 &  15.2339 r
  wbs_dat_o[21] (net) 
  wbs_dat_o[21] (out)                                                 0.7064   7.4669   1.0500   0.2757   0.4249 &  15.6588 r
  data arrival time                                                                                                 15.6588

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.6588
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.7588

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7457 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7457 

  slack (with derating applied) (VIOLATED)                                                               -7.7588 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.0131 



  Startpoint: mprj/o_FF[153]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[16] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[153]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5187   1.0500   0.0000   1.2937 &   6.9793 r
  mprj/o_FF[153]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3195   1.0500            2.0305 &   9.0098 r
  mprj/o_q[153] (net)                                    1   0.0068 
  mprj/o_dly[153]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.3195   1.0500   0.0000   0.0001 &   9.0099 r
  mprj/o_dly[153]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.0538   1.0500            2.2790 &  11.2889 r
  mprj/o_q_dly[153] (net)                                2   0.0334 
  mprj/o_BUF[153]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.3351   1.0538   1.0500   0.1358   0.1434 &  11.4323 r
  mprj/o_BUF[153]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.1817   1.0500            3.9190 &  15.3514 r
  mprj/io_oeb[16] (net)                                  1   0.2135 
  mprj/io_oeb[16] (user_proj_example)                                          0.0000   1.0500            0.0000 &  15.3514 r
  io_oeb[16] (net) 
  io_oeb[16] (out)                                                    0.3657   6.1851   1.0500   0.1382   0.2310 &  15.5824 r
  data arrival time                                                                                                 15.5824

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.5824
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.6824

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7420 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7420 

  slack (with derating applied) (VIOLATED)                                                               -7.6824 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.9404 



  Startpoint: mprj/o_FF[158]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[21] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[158]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5083   1.0500   0.0000   1.2398 &   6.9254 r
  mprj/o_FF[158]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.7823   1.0500            2.3225 &   9.2480 r
  mprj/o_q[158] (net)                                    2   0.0244 
  mprj/o_dly[158]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.7823   1.0500   0.0000   0.0007 &   9.2486 r
  mprj/o_dly[158]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.9044   1.0500            2.2346 &  11.4832 r
  mprj/o_q_dly[158] (net)                                2   0.0278 
  mprj/o_BUF[158]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.9044   1.0500   0.0000   0.0007 &  11.4839 r
  mprj/o_BUF[158]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.2812   1.0500            3.9580 &  15.4419 r
  mprj/io_oeb[21] (net)                                  1   0.2168 
  mprj/io_oeb[21] (user_proj_example)                                          0.0000   1.0500            0.0000 &  15.4419 r
  io_oeb[21] (net) 
  io_oeb[21] (out)                                                    0.0000   6.2853   1.0500   0.0000   0.0951 &  15.5370 r
  data arrival time                                                                                                 15.5370

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.5370
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.6370

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7399 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7399 

  slack (with derating applied) (VIOLATED)                                                               -7.6370 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.8972 



  Startpoint: mprj/o_FF[13]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[13]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[13]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.3431   1.0500   0.0000   0.5399 &   6.2255 r
  mprj/o_FF[13]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3184   1.0500            2.0268 &   8.2523 r
  mprj/o_q[13] (net)                                     1   0.0068 
  mprj/o_dly[13]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.3184   1.0500   0.0000   0.0001 &   8.2524 r
  mprj/o_dly[13]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.6737   1.0500            2.0443 &  10.2967 r
  mprj/o_q_dly[13] (net)                                 2   0.0192 
  mprj/o_BUF[13]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.6737   1.0500   0.0000   0.0003 &  10.2970 r
  mprj/o_BUF[13]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.8375   1.0500            4.8161 &  15.1132 r
  mprj/wbs_dat_o[13] (net)                               1   0.2709 
  mprj/wbs_dat_o[13] (user_proj_example)                                       0.0000   1.0500            0.0000 &  15.1132 r
  wbs_dat_o[13] (net) 
  wbs_dat_o[13] (out)                                                 0.6310   7.8441   1.0500   0.2430   0.3967 &  15.5099 r
  data arrival time                                                                                                 15.5099

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.5099
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.6099

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7386 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7386 

  slack (with derating applied) (VIOLATED)                                                               -7.6099 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.8713 



  Startpoint: mprj/o_FF[175]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_ack_o (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[175]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2563   1.0500   0.0000   0.3159 &   6.0014 r
  mprj/o_FF[175]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2612   1.0500            1.9858 &   7.9873 r
  mprj/o_q[175] (net)                                    1   0.0045 
  mprj/o_dly[175]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2612   1.0500   0.0000   0.0001 &   7.9873 r
  mprj/o_dly[175]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.6385   1.0500            2.0125 &   9.9998 r
  mprj/o_q_dly[175] (net)                                2   0.0178 
  mprj/o_BUF[175]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1309   0.6385   1.0500   0.0532   0.0561 &  10.0559 r
  mprj/o_BUF[175]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.6445   1.0500            5.2508 &  15.3067 r
  mprj/wbs_ack_o (net)                                   1   0.2983 
  mprj/wbs_ack_o (user_proj_example)                                           0.0000   1.0500            0.0000 &  15.3067 r
  wbs_ack_o (net) 
  wbs_ack_o (out)                                                     0.0000   8.6544   1.0500   0.0000   0.1837 &  15.4904 r
  data arrival time                                                                                                 15.4904

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.4904
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.5904

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7376 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7376 

  slack (with derating applied) (VIOLATED)                                                               -7.5904 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.8528 



  Startpoint: mprj/o_FF[0]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[0]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.2563   1.0500   0.0000   0.3159 &   6.0015 r
  mprj/o_FF[0]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.3300   1.0500            2.0334 &   8.0348 r
  mprj/o_q[0] (net)                                      1   0.0073 
  mprj/o_dly[0]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0000   0.3300   1.0500   0.0000   0.0001 &   8.0349 r
  mprj/o_dly[0]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.7023   1.0500            2.0648 &  10.0997 r
  mprj/o_q_dly[0] (net)                                  2   0.0203 
  mprj/o_BUF[0]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.2434   0.7023   1.0500   0.0949   0.0999 &  10.1997 r
  mprj/o_BUF[0]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             8.3518   1.0500            5.0932 &  15.2929 r
  mprj/wbs_dat_o[0] (net)                                1   0.2882 
  mprj/wbs_dat_o[0] (user_proj_example)                                        0.0000   1.0500            0.0000 &  15.2929 r
  wbs_dat_o[0] (net) 
  wbs_dat_o[0] (out)                                                  0.0000   8.3611   1.0500   0.0000   0.1733 &  15.4662 r
  data arrival time                                                                                                 15.4662

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.4662
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.5662

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7365 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7365 

  slack (with derating applied) (VIOLATED)                                                               -7.5662 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.8297 



  Startpoint: mprj/o_FF[120]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[21] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[120]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5188   1.0500   0.0000   1.2936 &   6.9792 r
  mprj/o_FF[120]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4629   1.0500            2.1247 &   9.1039 r
  mprj/o_q[120] (net)                                    2   0.0124 
  mprj/o_dly[120]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.4629   1.0500   0.0000   0.0002 &   9.1041 r
  mprj/o_dly[120]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.9367   1.0500            2.2279 &  11.3320 r
  mprj/o_q_dly[120] (net)                                2   0.0290 
  mprj/o_BUF[120]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.2352   0.9367   1.0500   0.0962   0.1016 &  11.4336 r
  mprj/o_BUF[120]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.0920   1.0500            3.8548 &  15.2884 r
  mprj/io_out[21] (net)                                  1   0.2103 
  mprj/io_out[21] (user_proj_example)                                          0.0000   1.0500            0.0000 &  15.2884 r
  io_out[21] (net) 
  io_out[21] (out)                                                    0.0000   6.0959   1.0500   0.0000   0.0895 &  15.3780 r
  data arrival time                                                                                                 15.3780

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.3780
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.4780

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7323 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7323 

  slack (with derating applied) (VIOLATED)                                                               -7.4780 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.7457 



  Startpoint: mprj/o_FF[150]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[13] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[150]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.3992   1.0500   0.0000   0.7053 &   6.3909 r
  mprj/o_FF[150]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4875   1.0500            2.1386 &   8.5294 r
  mprj/o_q[150] (net)                                    2   0.0134 
  mprj/o_dly[150]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.1322   0.4875   1.0500   0.0538   0.0567 &   8.5862 r
  mprj/o_dly[150]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.9843   1.0500            2.2607 &  10.8469 r
  mprj/o_q_dly[150] (net)                                2   0.0308 
  mprj/o_BUF[150]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.9843   1.0500   0.0000   0.0009 &  10.8478 r
  mprj/o_BUF[150]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.9351   1.0500            4.3306 &  15.1784 r
  mprj/io_oeb[13] (net)                                  1   0.2395 
  mprj/io_oeb[13] (user_proj_example)                                          0.0000   1.0500            0.0000 &  15.1784 r
  io_oeb[13] (net) 
  io_oeb[13] (out)                                                    0.0000   6.9406   1.0500   0.0000   0.1175 &  15.2959 r
  data arrival time                                                                                                 15.2959

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.2959
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.3959

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7284 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7284 

  slack (with derating applied) (VIOLATED)                                                               -7.3959 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.6676 



  Startpoint: io_in[0] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[192]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[0] (in)                                                               18.4989                    10.3665 &  32.3665 r
  io_in[0] (net)                                         2   0.6399 
  mprj/io_in[0] (user_proj_example)                                            0.0000   1.0500            0.0000 &  32.3665 r
  mprj/io_in[0] (net) 
  mprj/i_BUF[192]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 21.5075  18.5294   1.0500   9.5342  10.5104 &  42.8769 r
  mprj/i_BUF[192]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4688   1.0500           -0.1590 &  42.7179 r
  mprj/buf_i[192] (net)                                  2   0.0374 
  mprj/i_FF[192]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.4688   1.0500   0.0000   0.0012 &  42.7192 r
  data arrival time                                                                                                 42.7192

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[192]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.3352   0.9500   0.0000   0.4628 &  35.6025 r
  clock reconvergence pessimism                                                                           0.0000    35.6025
  clock uncertainty                                                                                      -0.1000    35.5025
  library setup time                                                                    1.0000           -0.1671    35.3354
  data required time                                                                                                35.3354
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.3354
  data arrival time                                                                                                -42.7192
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.3838

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2951 
  total derate : arrival time                                                                            -0.5089 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8040 

  slack (with derating applied) (VIOLATED)                                                               -7.3838 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.5798 



  Startpoint: mprj/o_FF[146]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[9] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[146]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.3910   1.0500   0.0000   0.6733 &   6.3589 r
  mprj/o_FF[146]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3077   1.0500            2.0202 &   8.3791 r
  mprj/o_q[146] (net)                                    1   0.0064 
  mprj/o_dly[146]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0602   0.3077   1.0500   0.0244   0.0257 &   8.4049 r
  mprj/o_dly[146]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.9870   1.0500            2.2363 &  10.6412 r
  mprj/o_q_dly[146] (net)                                2   0.0309 
  mprj/o_BUF[146]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.9870   1.0500   0.0000   0.0008 &  10.6419 r
  mprj/o_BUF[146]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.8212   1.0500            4.2718 &  14.9137 r
  mprj/io_oeb[9] (net)                                   1   0.2357 
  mprj/io_oeb[9] (user_proj_example)                                           0.0000   1.0500            0.0000 &  14.9137 r
  io_oeb[9] (net) 
  io_oeb[9] (out)                                                     0.5317   6.8260   1.0500   0.2042   0.3241 &  15.2378 r
  data arrival time                                                                                                 15.2378

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.2378
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.3378

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7256 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7256 

  slack (with derating applied) (VIOLATED)                                                               -7.3378 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.6122 



  Startpoint: mprj/o_FF[149]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[12] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[149]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.3993   1.0500   0.0000   0.7017 &   6.3873 r
  mprj/o_FF[149]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3027   1.0500            2.0169 &   8.4041 r
  mprj/o_q[149] (net)                                    1   0.0062 
  mprj/o_dly[149]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0505   0.3027   1.0500   0.0198   0.0208 &   8.4250 r
  mprj/o_dly[149]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.9702   1.0500            2.2253 &  10.6502 r
  mprj/o_q_dly[149] (net)                                2   0.0303 
  mprj/o_BUF[149]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.9702   1.0500   0.0000   0.0008 &  10.6511 r
  mprj/o_BUF[149]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.7300   1.0500            4.2213 &  14.8724 r
  mprj/io_oeb[12] (net)                                  1   0.2326 
  mprj/io_oeb[12] (user_proj_example)                                          0.0000   1.0500            0.0000 &  14.8724 r
  io_oeb[12] (net) 
  io_oeb[12] (out)                                                    0.4748   6.7345   1.0500   0.1806   0.2941 &  15.1665 r
  data arrival time                                                                                                 15.1665

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.1665
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.2665

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7222 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7222 

  slack (with derating applied) (VIOLATED)                                                               -7.2665 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.5443 



  Startpoint: mprj/o_FF[117]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[18] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[117]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5081   1.0500   0.0000   1.2400 &   6.9256 r
  mprj/o_FF[117]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4653   1.0500            2.1261 &   9.0517 r
  mprj/o_q[117] (net)                                    2   0.0125 
  mprj/o_dly[117]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.4653   1.0500   0.0000   0.0002 &   9.0519 r
  mprj/o_dly[117]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.2901   1.0500            2.4424 &  11.4943 r
  mprj/o_q_dly[117] (net)                                2   0.0421 
  mprj/o_BUF[117]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.7781   1.2901   1.0500   0.3174   0.3346 &  11.8288 r
  mprj/o_BUF[117]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.8780   1.0500            3.1920 &  15.0208 r
  mprj/io_out[18] (net)                                  1   0.1682 
  mprj/io_out[18] (user_proj_example)                                          0.0000   1.0500            0.0000 &  15.0208 r
  io_out[18] (net) 
  io_out[18] (out)                                                    0.2288   4.8795   1.0500   0.0864   0.1390 &  15.1598 r
  data arrival time                                                                                                 15.1598

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.1598
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.2598

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7219 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7219 

  slack (with derating applied) (VIOLATED)                                                               -7.2598 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.5379 



  Startpoint: mprj/o_FF[111]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[12] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[111]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.3992   1.0500   0.0000   0.7044 &   6.3900 r
  mprj/o_FF[111]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3582   1.0500            2.0552 &   8.4451 r
  mprj/o_q[111] (net)                                    1   0.0084 
  mprj/o_dly[111]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.1341   0.3582   1.0500   0.0540   0.0569 &   8.5020 r
  mprj/o_dly[111]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.9954   1.0500            2.2488 &  10.7508 r
  mprj/o_q_dly[111] (net)                                2   0.0312 
  mprj/o_BUF[111]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.9954   1.0500   0.0000   0.0009 &  10.7517 r
  mprj/o_BUF[111]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.7766   1.0500            4.2497 &  15.0014 r
  mprj/io_out[12] (net)                                  1   0.2342 
  mprj/io_out[12] (user_proj_example)                                          0.0000   1.0500            0.0000 &  15.0014 r
  io_out[12] (net) 
  io_out[12] (out)                                                    0.0000   6.7810   1.0500   0.0000   0.1037 &  15.1051 r
  data arrival time                                                                                                 15.1051

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.1051
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.2051

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7193 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7193 

  slack (with derating applied) (VIOLATED)                                                               -7.2051 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.4858 



  Startpoint: mprj/o_FF[157]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[20] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[157]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.3992   1.0500   0.0000   0.7075 &   6.3931 r
  mprj/o_FF[157]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.9118   1.0500            2.3962 &   8.7893 r
  mprj/o_q[157] (net)                                    2   0.0291 
  mprj/o_dly[157]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0698   0.9118   1.0500   0.0275   0.0297 &   8.8190 r
  mprj/o_dly[157]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.8735   1.0500            2.2229 &  11.0419 r
  mprj/o_q_dly[157] (net)                                2   0.0267 
  mprj/o_BUF[157]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.8735   1.0500   0.0000   0.0006 &  11.0425 r
  mprj/o_BUF[157]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.9196   1.0500            3.7590 &  14.8015 r
  mprj/io_oeb[20] (net)                                  1   0.2045 
  mprj/io_oeb[20] (user_proj_example)                                          0.0000   1.0500            0.0000 &  14.8015 r
  io_oeb[20] (net) 
  io_oeb[20] (out)                                                    0.0000   5.9223   1.0500   0.0000   0.0746 &  14.8762 r
  data arrival time                                                                                                 14.8762

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -14.8762
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.9762

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7084 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7084 

  slack (with derating applied) (VIOLATED)                                                               -6.9762 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.2678 



  Startpoint: io_in[1] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[193]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[1] (in)                                                               18.8499                    10.5950 &  32.5950 r
  io_in[1] (net)                                         2   0.6532 
  mprj/io_in[1] (user_proj_example)                                            0.0000   1.0500            0.0000 &  32.5950 r
  mprj/io_in[1] (net) 
  mprj/i_BUF[193]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 20.7172  18.8760   1.0500   8.9983   9.9179 &  42.5129 r
  mprj/i_BUF[193]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4711   1.0500           -0.1755 &  42.3374 r
  mprj/buf_i[193] (net)                                  2   0.0365 
  mprj/i_FF[193]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0491   0.4711   1.0500   0.0193   0.0215 &  42.3589 r
  data arrival time                                                                                                 42.3589

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[193]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.3558   0.9500   0.0000   0.5145 &  35.6542 r
  clock reconvergence pessimism                                                                           0.0000    35.6542
  clock uncertainty                                                                                      -0.1000    35.5542
  library setup time                                                                    1.0000           -0.1674    35.3868
  data required time                                                                                                35.3868
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.3868
  data arrival time                                                                                                -42.3589
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.9721

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2978 
  total derate : arrival time                                                                            -0.4825 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7804 

  slack (with derating applied) (VIOLATED)                                                               -6.9721 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.1917 



  Startpoint: mprj/o_FF[154]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[17] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[154]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5193   1.0500   0.0000   1.2932 &   6.9788 r
  mprj/o_FF[154]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.5685   1.0500            2.1926 &   9.1714 r
  mprj/o_q[154] (net)                                    2   0.0165 
  mprj/o_dly[154]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.5685   1.0500   0.0000   0.0002 &   9.1716 r
  mprj/o_dly[154]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.8076   1.0500            2.1632 &  11.3348 r
  mprj/o_q_dly[154] (net)                                2   0.0242 
  mprj/o_BUF[154]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1035   0.8076   1.0500   0.0412   0.0438 &  11.3786 r
  mprj/o_BUF[154]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.1729   1.0500            3.3287 &  14.7073 r
  mprj/io_oeb[17] (net)                                  1   0.1784 
  mprj/io_oeb[17] (user_proj_example)                                          0.0000   1.0500            0.0000 &  14.7073 r
  io_oeb[17] (net) 
  io_oeb[17] (out)                                                    0.0000   5.1750   1.0500   0.0000   0.0593 &  14.7666 r
  data arrival time                                                                                                 14.7666

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -14.7666
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.8666

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7032 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7032 

  slack (with derating applied) (VIOLATED)                                                               -6.8666 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.1634 



  Startpoint: mprj/o_FF[155]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[18] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[155]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5200   1.0500   0.0000   1.2926 &   6.9782 r
  mprj/o_FF[155]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4812   1.0500            2.1365 &   9.1147 r
  mprj/o_q[155] (net)                                    2   0.0131 
  mprj/o_dly[155]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.1607   0.4812   1.0500   0.0649   0.0684 &   9.1830 r
  mprj/o_dly[155]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.1358   1.0500            2.3528 &  11.5359 r
  mprj/o_q_dly[155] (net)                                2   0.0365 
  mprj/o_BUF[155]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.3876   1.1358   1.0500   0.1573   0.1661 &  11.7020 r
  mprj/o_BUF[155]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.5321   1.0500            2.9911 &  14.6932 r
  mprj/io_oeb[18] (net)                                  1   0.1562 
  mprj/io_oeb[18] (user_proj_example)                                          0.0000   1.0500            0.0000 &  14.6932 r
  io_oeb[18] (net) 
  io_oeb[18] (out)                                                    0.0000   4.5332   1.0500   0.0000   0.0399 &  14.7331 r
  data arrival time                                                                                                 14.7331

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -14.7331
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.8331

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7016 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7016 

  slack (with derating applied) (VIOLATED)                                                               -6.8331 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.1315 



  Startpoint: mprj/o_FF[118]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[19] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[118]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.3992   1.0500   0.0000   0.7073 &   6.3929 r
  mprj/o_FF[118]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.6674   1.0500            2.2536 &   8.6465 r
  mprj/o_q[118] (net)                                    2   0.0203 
  mprj/o_dly[118]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.6674   1.0500   0.0000   0.0005 &   8.6469 r
  mprj/o_dly[118]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.9956   1.0500            2.2842 &  10.9311 r
  mprj/o_q_dly[118] (net)                                2   0.0313 
  mprj/o_BUF[118]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0974   0.9956   1.0500   0.0382   0.0410 &  10.9721 r
  mprj/o_BUF[118]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.9949   1.0500            3.2490 &  14.2211 r
  mprj/io_out[19] (net)                                  1   0.1724 
  mprj/io_out[19] (user_proj_example)                                          0.0000   1.0500            0.0000 &  14.2211 r
  io_out[19] (net) 
  io_out[19] (out)                                                    0.8025   4.9962   1.0500   0.3228   0.3861 &  14.6071 r
  data arrival time                                                                                                 14.6071

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -14.6071
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.7071

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6956 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6956 

  slack (with derating applied) (VIOLATED)                                                               -6.7071 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.0115 



  Startpoint: wbs_sel_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[232]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_sel_i[2] (in)                                                           15.3932                     8.7351 &  30.7351 r
  wbs_sel_i[2] (net)                                     2   0.5362 
  mprj/wbs_sel_i[2] (user_proj_example)                                        0.0000   1.0500            0.0000 &  30.7351 r
  mprj/wbs_sel_i[2] (net) 
  mprj/i_BUF[232]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 19.7992  15.4023   1.0500  10.1967  10.9664 &  41.7015 r
  mprj/i_BUF[232]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3506   1.0500           -0.1214 &  41.5801 r
  mprj/buf_i[232] (net)                                  2   0.0103 
  mprj/i_FF[232]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0166   0.3506   1.0500   0.0063   0.0067 &  41.5869 r
  data arrival time                                                                                                 41.5869

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[232]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2082   0.9500   0.0000   0.1900 &  35.3296 r
  clock reconvergence pessimism                                                                           0.0000    35.3296
  clock uncertainty                                                                                      -0.1000    35.2296
  library setup time                                                                    1.0000           -0.1559    35.0737
  data required time                                                                                                35.0737
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.0737
  data arrival time                                                                                                -41.5869
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.5132

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2807 
  total derate : arrival time                                                                            -0.5289 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8097 

  slack (with derating applied) (VIOLATED)                                                               -6.5131 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.7035 



  Startpoint: mprj/o_FF[156]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[19] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/o_FF[156]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.3992   1.0500   0.0000   0.7069 &   6.3925 r
  mprj/o_FF[156]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.6147   1.0500            2.2202 &   8.6127 r
  mprj/o_q[156] (net)                                    2   0.0183 
  mprj/o_dly[156]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.1593   0.6147   1.0500   0.0650   0.0686 &   8.6813 r
  mprj/o_dly[156]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.1028   1.0500            2.3471 &  11.0284 r
  mprj/o_q_dly[156] (net)                                2   0.0353 
  mprj/o_BUF[156]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1169   1.1028   1.0500   0.0463   0.0497 &  11.0781 r
  mprj/o_BUF[156]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.8991   1.0500            3.1964 &  14.2744 r
  mprj/io_oeb[19] (net)                                  1   0.1689 
  mprj/io_oeb[19] (user_proj_example)                                          0.0000   1.0500            0.0000 &  14.2744 r
  io_oeb[19] (net) 
  io_oeb[19] (out)                                                    0.0000   4.9007   1.0500   0.0000   0.0505 &  14.3250 r
  data arrival time                                                                                                 14.3250

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -14.3250
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.4250

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6821 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6821 

  slack (with derating applied) (VIOLATED)                                                               -6.4250 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.7428 



  Startpoint: wbs_sel_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[230]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_sel_i[0] (in)                                                           12.0430                     6.8589 &  28.8589 r
  wbs_sel_i[0] (net)                                     2   0.4202 
  mprj/wbs_sel_i[0] (user_proj_example)                                        0.0000   1.0500            0.0000 &  28.8589 r
  mprj/wbs_sel_i[0] (net) 
  mprj/i_BUF[230]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 13.2323  12.0473   1.0500   5.7586   6.2202 &  35.0791 r
  mprj/i_BUF[230]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2958   1.0500            0.0091 &  35.0882 r
  mprj/buf_i[230] (net)                                  1   0.0078 
  mprj/i_FF[230]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0396   0.2958   1.0500   0.0158   0.0167 &  35.1049 r
  data arrival time                                                                                                 35.1049

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[230]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2225   0.9500   0.0000   0.2183 &  35.3580 r
  clock reconvergence pessimism                                                                           0.0000    35.3580
  clock uncertainty                                                                                      -0.1000    35.2580
  library setup time                                                                    1.0000           -0.1511    35.1069
  data required time                                                                                                35.1069
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.1069
  data arrival time                                                                                                -35.1049
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0020

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2822 
  total derate : arrival time                                                                            -0.2974 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5797 

  slack (with derating applied) (MET)                                                                     0.0020 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5817 



  Startpoint: la_oenb[55]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[119]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[55] (in)                                                            11.7294                     6.6612 &  28.6612 r
  la_oenb[55] (net)                                      2   0.4085 
  mprj/la_oenb[55] (user_proj_example)                                         0.0000   1.0500            0.0000 &  28.6612 r
  mprj/la_oenb[55] (net) 
  mprj/i_BUF[119]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 13.0863  11.7351   1.0500   5.8194   6.2879 &  34.9491 r
  mprj/i_BUF[119]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4568   1.0500            0.1986 &  35.1477 r
  mprj/buf_i[119] (net)                                  2   0.0637 
  mprj/i_FF[119]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.4188   0.4569   1.0500   0.1734   0.1865 &  35.3342 r
  data arrival time                                                                                                 35.3342

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[119]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5440   0.9500   0.0000   1.4160 &  36.5557 r
  clock reconvergence pessimism                                                                           0.0000    36.5557
  clock uncertainty                                                                                      -0.1000    36.4557
  library setup time                                                                    1.0000           -0.1670    36.2887
  data required time                                                                                                36.2887
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.2887
  data arrival time                                                                                                -35.3342
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.9545

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3453 
  total derate : arrival time                                                                            -0.3178 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6630 

  slack (with derating applied) (MET)                                                                     0.9545 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.6175 



  Startpoint: wbs_sel_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[231]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_sel_i[1] (in)                                                           11.8241                     6.7361 &  28.7361 r
  wbs_sel_i[1] (net)                                     2   0.4126 
  mprj/wbs_sel_i[1] (user_proj_example)                                        0.0000   1.0500            0.0000 &  28.7361 r
  mprj/wbs_sel_i[1] (net) 
  mprj/i_BUF[231]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 10.4641  11.8282   1.0500   4.3086   4.6918 &  33.4280 r
  mprj/i_BUF[231]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2835   1.0500            0.0088 &  33.4368 r
  mprj/buf_i[231] (net)                                  1   0.0053 
  mprj/i_FF[231]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0474   0.2835   1.0500   0.0191   0.0201 &  33.4569 r
  data arrival time                                                                                                 33.4569

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[231]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2082   0.9500   0.0000   0.1900 &  35.3296 r
  clock reconvergence pessimism                                                                           0.0000    35.3296
  clock uncertainty                                                                                      -0.1000    35.2296
  library setup time                                                                    1.0000           -0.1499    35.0798
  data required time                                                                                                35.0798
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.0798
  data arrival time                                                                                                -33.4569
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.6229

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2807 
  total derate : arrival time                                                                            -0.2248 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5055 

  slack (with derating applied) (MET)                                                                     1.6229 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.1284 



  Startpoint: la_data_in[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[131]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[3] (in)                                                          11.0965                     6.2861 &  28.2861 r
  la_data_in[3] (net)                                    2   0.3858 
  mprj/la_data_in[3] (user_proj_example)                                       0.0000   1.0500            0.0000 &  28.2861 r
  mprj/la_data_in[3] (net) 
  mprj/i_BUF[131]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 12.7867  11.1034   1.0500   5.6912   6.1507 &  34.4368 r
  mprj/i_BUF[131]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2993   1.0500            0.0701 &  34.5069 r
  mprj/buf_i[131] (net)                                  2   0.0121 
  mprj/i_FF[131]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0169   0.2993   1.0500   0.0064   0.0068 &  34.5137 r
  data arrival time                                                                                                 34.5137

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[131]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5455   0.9500   0.0000   1.2764 &  36.4161 r
  clock reconvergence pessimism                                                                           0.0000    36.4161
  clock uncertainty                                                                                      -0.1000    36.3161
  library setup time                                                                    1.0000           -0.1531    36.1629
  data required time                                                                                                36.1629
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.1629
  data arrival time                                                                                                -34.5137
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.6492

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3379 
  total derate : arrival time                                                                            -0.2966 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6345 

  slack (with derating applied) (MET)                                                                     1.6492 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.2837 



  Startpoint: io_in[37] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[229]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[37] (in)                                                              14.2055                     7.8792 &  29.8792 r
  io_in[37] (net)                                        2   0.4928 
  mprj/io_in[37] (user_proj_example)                                           0.0000   1.0500            0.0000 &  29.8792 r
  mprj/io_in[37] (net) 
  mprj/i_BUF[229]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  9.2386  14.2368   1.0500   3.7649   4.3754 &  34.2547 r
  mprj/i_BUF[229]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.5024   1.0500            0.1020 &  34.3567 r
  mprj/buf_i[229] (net)                                  2   0.0680 
  mprj/i_FF[229]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0447   0.5028   1.0500   0.0174   0.0264 &  34.3831 r
  data arrival time                                                                                                 34.3831

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[229]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5392   0.9500   0.0000   1.4644 &  36.6041 r
  clock reconvergence pessimism                                                                           0.0000    36.6041
  clock uncertainty                                                                                      -0.1000    36.5041
  library setup time                                                                    1.0000           -0.1710    36.3332
  data required time                                                                                                36.3332
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.3332
  data arrival time                                                                                                -34.3831
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.9500

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3478 
  total derate : arrival time                                                                            -0.2145 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5623 

  slack (with derating applied) (MET)                                                                     1.9500 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.5123 



  Startpoint: la_oenb[60]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[124]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[60] (in)                                                            11.2234                     6.3916 &  28.3916 r
  la_oenb[60] (net)                                      2   0.3914 
  mprj/la_oenb[60] (user_proj_example)                                         0.0000   1.0500            0.0000 &  28.3916 r
  mprj/la_oenb[60] (net) 
  mprj/i_BUF[124]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 10.3689  11.2274   1.0500   4.1596   4.5246 &  32.9162 r
  mprj/i_BUF[124]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.5294   1.0500            0.2740 &  33.1902 r
  mprj/buf_i[124] (net)                                  2   0.0877 
  mprj/i_FF[124]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.5599   0.5296   1.0500   0.2446   0.2645 &  33.4547 r
  data arrival time                                                                                                 33.4547

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[124]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5500   0.9500   0.0000   1.3107 &  36.4503 r
  clock reconvergence pessimism                                                                           0.0000    36.4503
  clock uncertainty                                                                                      -0.1000    36.3503
  library setup time                                                                    1.0000           -0.1733    36.1770
  data required time                                                                                                36.1770
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.1770
  data arrival time                                                                                                -33.4547
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.7223

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3397 
  total derate : arrival time                                                                            -0.2411 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5808 

  slack (with derating applied) (MET)                                                                     2.7223 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          3.3032 



  Startpoint: wbs_adr_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[34]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[2] (in)                                                           10.9367                     6.1364 &  28.1364 r
  wbs_adr_i[2] (net)                                     2   0.3780 
  mprj/wbs_adr_i[2] (user_proj_example)                                        0.0000   1.0500            0.0000 &  28.1364 r
  mprj/wbs_adr_i[2] (net) 
  mprj/i_BUF[34]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   8.9552  10.9511   1.0500   3.6773   4.0991 &  32.2355 r
  mprj/i_BUF[34]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2952   1.0500            0.0748 &  32.3103 r
  mprj/buf_i[34] (net)                                   2   0.0115 
  mprj/i_FF[34]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0567   0.2952   1.0500   0.0227   0.0240 &  32.3343 r
  data arrival time                                                                                                 32.3343

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[34]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2132   0.9500   0.0000   0.2000 &  35.3397 r
  clock reconvergence pessimism                                                                           0.0000    35.3397
  clock uncertainty                                                                                      -0.1000    35.2397
  library setup time                                                                    1.0000           -0.1510    35.0888
  data required time                                                                                                35.0888
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.0888
  data arrival time                                                                                                -32.3343
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.7545

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2813 
  total derate : arrival time                                                                            -0.1999 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4812 

  slack (with derating applied) (MET)                                                                     2.7545 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          3.2357 



  Startpoint: wbs_adr_i[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[40]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[8] (in)                                                            9.7187                     5.4581 &  27.4581 r
  wbs_adr_i[8] (net)                                     2   0.3359 
  mprj/wbs_adr_i[8] (user_proj_example)                                        0.0000   1.0500            0.0000 &  27.4581 r
  mprj/wbs_adr_i[8] (net) 
  mprj/i_BUF[40]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  10.2434   9.7303   1.0500   4.5535   4.9820 &  32.4401 r
  mprj/i_BUF[40]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2988   1.0500            0.1516 &  32.5917 r
  mprj/buf_i[40] (net)                                   2   0.0177 
  mprj/i_FF[40]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2988   1.0500   0.0000   0.0003 &  32.5920 r
  data arrival time                                                                                                 32.5920

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[40]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.3431   0.9500   0.0000   0.4880 &  35.6277 r
  clock reconvergence pessimism                                                                           0.0000    35.6277
  clock uncertainty                                                                                      -0.1000    35.5277
  library setup time                                                                    1.0000           -0.1520    35.3757
  data required time                                                                                                35.3757
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.3757
  data arrival time                                                                                                -32.5920
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.7837

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2964 
  total derate : arrival time                                                                            -0.2445 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5409 

  slack (with derating applied) (MET)                                                                     2.7837 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          3.3246 



  Startpoint: io_in[2] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[194]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[2] (in)                                                               12.3067                     6.8766 &  28.8766 r
  io_in[2] (net)                                         2   0.4245 
  mprj/io_in[2] (user_proj_example)                                            0.0000   1.0500            0.0000 &  28.8766 r
  mprj/io_in[2] (net) 
  mprj/i_BUF[194]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  7.7990  12.3266   1.0500   3.1793   3.6604 &  32.5370 r
  mprj/i_BUF[194]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3837   1.0500            0.0901 &  32.6271 r
  mprj/buf_i[194] (net)                                  2   0.0358 
  mprj/i_FF[194]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0169   0.3837   1.0500   0.0064   0.0079 &  32.6349 r
  data arrival time                                                                                                 32.6349

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[194]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.3763   0.9500   0.0000   0.5684 &  35.7081 r
  clock reconvergence pessimism                                                                           0.0000    35.7081
  clock uncertainty                                                                                      -0.1000    35.6081
  library setup time                                                                    1.0000           -0.1597    35.4483
  data required time                                                                                                35.4483
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.4483
  data arrival time                                                                                                -32.6349
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.8134

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3007 
  total derate : arrival time                                                                            -0.1790 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4796 

  slack (with derating applied) (MET)                                                                     2.8134 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          3.2930 



  Startpoint: wbs_dat_i[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[10]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[10] (in)                                                          10.5222                     5.9301 &  27.9301 r
  wbs_dat_i[10] (net)                                    2   0.3646 
  mprj/wbs_dat_i[10] (user_proj_example)                                       0.0000   1.0500            0.0000 &  27.9301 r
  mprj/wbs_dat_i[10] (net) 
  mprj/i_BUF[10]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   8.7126  10.5316   1.0500   3.5781   3.9544 &  31.8845 r
  mprj/i_BUF[10]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2775   1.0500            0.0810 &  31.9655 r
  mprj/buf_i[10] (net)                                   1   0.0083 
  mprj/i_FF[10]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0088   0.2775   1.0500   0.0033   0.0036 &  31.9691 r
  data arrival time                                                                                                 31.9691

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[10]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1321   0.9500   0.0000   0.0625 &  35.2022 r
  clock reconvergence pessimism                                                                           0.0000    35.2022
  clock uncertainty                                                                                      -0.1000    35.1022
  library setup time                                                                    1.0000           -0.1489    34.9533
  data required time                                                                                                34.9533
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.9533
  data arrival time                                                                                                -31.9691
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.9842

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2740 
  total derate : arrival time                                                                            -0.1923 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4664 

  slack (with derating applied) (MET)                                                                     2.9842 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          3.4505 



  Startpoint: la_data_in[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[159]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[31] (in)                                                         10.0495                     5.7100 &  27.7100 r
  la_data_in[31] (net)                                   2   0.3499 
  mprj/la_data_in[31] (user_proj_example)                                      0.0000   1.0500            0.0000 &  27.7100 r
  mprj/la_data_in[31] (net) 
  mprj/i_BUF[159]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 11.5427  10.0540   1.0500   5.1425   5.5366 &  33.2466 r
  mprj/i_BUF[159]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2702   1.0500            0.1020 &  33.3486 r
  mprj/buf_i[159] (net)                                  1   0.0080 
  mprj/i_FF[159]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2702   1.0500   0.0000   0.0001 &  33.3487 r
  data arrival time                                                                                                 33.3487

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[159]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5732   0.9500   0.0000   1.6001 &  36.7398 r
  clock reconvergence pessimism                                                                           0.0000    36.7398
  clock uncertainty                                                                                      -0.1000    36.6398
  library setup time                                                                    1.0000           -0.1507    36.4891
  data required time                                                                                                36.4891
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.4891
  data arrival time                                                                                                -33.3487
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        3.1404

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3550 
  total derate : arrival time                                                                            -0.2685 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6235 

  slack (with derating applied) (MET)                                                                     3.1404 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          3.7639 



  Startpoint: la_oenb[43]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[107]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[43] (in)                                                             9.9861                     5.6565 &  27.6565 r
  la_oenb[43] (net)                                      2   0.3470 
  mprj/la_oenb[43] (user_proj_example)                                         0.0000   1.0500            0.0000 &  27.6565 r
  mprj/la_oenb[43] (net) 
  mprj/i_BUF[107]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 10.7648   9.9918   1.0500   4.7375   5.1282 &  32.7847 r
  mprj/i_BUF[107]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3414   1.0500            0.1800 &  32.9648 r
  mprj/buf_i[107] (net)                                  2   0.0316 
  mprj/i_FF[107]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1831   0.3414   1.0500   0.0741   0.0786 &  33.0433 r
  data arrival time                                                                                                 33.0433

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[107]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5732   0.9500   0.0000   1.5887 &  36.7284 r
  clock reconvergence pessimism                                                                           0.0000    36.7284
  clock uncertainty                                                                                      -0.1000    36.6284
  library setup time                                                                    1.0000           -0.1570    36.4714
  data required time                                                                                                36.4714
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.4714
  data arrival time                                                                                                -33.0433
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        3.4281

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3544 
  total derate : arrival time                                                                            -0.2565 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6109 

  slack (with derating applied) (MET)                                                                     3.4281 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.0389 



  Startpoint: wbs_adr_i[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[43]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[11] (in)                                                          10.1486                     5.7012 &  27.7012 r
  wbs_adr_i[11] (net)                                    2   0.3509 
  mprj/wbs_adr_i[11] (user_proj_example)                                       0.0000   1.0500            0.0000 &  27.7012 r
  mprj/wbs_adr_i[11] (net) 
  mprj/i_BUF[43]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   8.0147  10.1607   1.0500   3.2899   3.6617 &  31.3629 r
  mprj/i_BUF[43]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2656   1.0500            0.0907 &  31.4536 r
  mprj/buf_i[43] (net)                                   1   0.0064 
  mprj/i_FF[43]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0117   0.2656   1.0500   0.0044   0.0047 &  31.4583 r
  data arrival time                                                                                                 31.4583

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[43]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1052   0.9500   0.0000   0.0313 &  35.1710 r
  clock reconvergence pessimism                                                                           0.0000    35.1710
  clock uncertainty                                                                                      -0.1000    35.0710
  library setup time                                                                    1.0000           -0.1477    34.9233
  data required time                                                                                                34.9233
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.9233
  data arrival time                                                                                                -31.4583
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        3.4650

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2724 
  total derate : arrival time                                                                            -0.1789 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4513 

  slack (with derating applied) (MET)                                                                     3.4650 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          3.9163 



  Startpoint: la_oenb[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[75]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[11] (in)                                                             9.2382                     5.2496 &  27.2496 r
  la_oenb[11] (net)                                      2   0.3215 
  mprj/la_oenb[11] (user_proj_example)                                         0.0000   1.0500            0.0000 &  27.2496 r
  mprj/la_oenb[11] (net) 
  mprj/i_BUF[75]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  10.9570   9.2420   1.0500   4.9407   5.3074 &  32.5570 r
  mprj/i_BUF[75]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.3016   1.0500            0.1832 &  32.7402 r
  mprj/buf_i[75] (net)                                   2   0.0211 
  mprj/i_FF[75]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0936   0.3016   1.0500   0.0371   0.0393 &  32.7795 r
  data arrival time                                                                                                 32.7795

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[75]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5675   0.9500   0.0000   1.4523 &  36.5920 r
  clock reconvergence pessimism                                                                           0.0000    36.5920
  clock uncertainty                                                                                      -0.1000    36.4920
  library setup time                                                                    1.0000           -0.1535    36.3385
  data required time                                                                                                36.3385
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.3385
  data arrival time                                                                                                -32.7795
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        3.5591

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3472 
  total derate : arrival time                                                                            -0.2633 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6105 

  slack (with derating applied) (MET)                                                                     3.5591 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.1696 



  Startpoint: io_in[3] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[195]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[3] (in)                                                               12.0960                     6.7283 &  28.7283 r
  io_in[3] (net)                                         2   0.4198 
  mprj/io_in[3] (user_proj_example)                                            0.0000   1.0500            0.0000 &  28.7283 r
  mprj/io_in[3] (net) 
  mprj/i_BUF[195]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  6.3810  12.1205   1.0500   2.6082   3.0630 &  31.7913 r
  mprj/i_BUF[195]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3874   1.0500            0.1063 &  31.8976 r
  mprj/buf_i[195] (net)                                  2   0.0382 
  mprj/i_FF[195]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3874   1.0500   0.0000   0.0013 &  31.8989 r
  data arrival time                                                                                                 31.8989

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[195]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.3801   0.9500   0.0000   0.5787 &  35.7184 r
  clock reconvergence pessimism                                                                           0.0000    35.7184
  clock uncertainty                                                                                      -0.1000    35.6184
  library setup time                                                                    1.0000           -0.1601    35.4583
  data required time                                                                                                35.4583
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.4583
  data arrival time                                                                                                -31.8989
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        3.5594

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3012 
  total derate : arrival time                                                                            -0.1510 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4522 

  slack (with derating applied) (MET)                                                                     3.5594 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.0116 



  Startpoint: la_data_in[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[152]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[24] (in)                                                          8.8022                     5.0095 &  27.0095 r
  la_data_in[24] (net)                                   2   0.3066 
  mprj/la_data_in[24] (user_proj_example)                                      0.0000   1.0500            0.0000 &  27.0095 r
  mprj/la_data_in[24] (net) 
  mprj/i_BUF[152]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 11.2394   8.8051   1.0500   5.3417   5.7123 &  32.7218 r
  mprj/i_BUF[152]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2726   1.0500            0.1797 &  32.9015 r
  mprj/buf_i[152] (net)                                  2   0.0133 
  mprj/i_FF[152]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2726   1.0500   0.0000   0.0002 &  32.9017 r
  data arrival time                                                                                                 32.9017

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[152]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5732   0.9500   0.0000   1.6017 &  36.7414 r
  clock reconvergence pessimism                                                                           0.0000    36.7414
  clock uncertainty                                                                                      -0.1000    36.6414
  library setup time                                                                    1.0000           -0.1509    36.4904
  data required time                                                                                                36.4904
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.4904
  data arrival time                                                                                                -32.9017
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        3.5887

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3550 
  total derate : arrival time                                                                            -0.2806 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6356 

  slack (with derating applied) (MET)                                                                     3.5887 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.2244 



  Startpoint: la_oenb[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[85]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[21] (in)                                                             8.6078                     4.9058 &  26.9058 r
  la_oenb[21] (net)                                      2   0.3000 
  mprj/la_oenb[21] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.9058 r
  mprj/la_oenb[21] (net) 
  mprj/i_BUF[85]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  11.0072   8.6101   1.0500   5.2347   5.5901 &  32.4960 r
  mprj/i_BUF[85]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2745   1.0500            0.1934 &  32.6893 r
  mprj/buf_i[85] (net)                                   2   0.0146 
  mprj/i_FF[85]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0886   0.2745   1.0500   0.0354   0.0374 &  32.7267 r
  data arrival time                                                                                                 32.7267

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[85]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5261   0.9500   0.0000   1.4470 &  36.5867 r
  clock reconvergence pessimism                                                                           0.0000    36.5867
  clock uncertainty                                                                                      -0.1000    36.4867
  library setup time                                                                    1.0000           -0.1508    36.3359
  data required time                                                                                                36.3359
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.3359
  data arrival time                                                                                                -32.7267
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        3.6092

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3469 
  total derate : arrival time                                                                            -0.2772 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6241 

  slack (with derating applied) (MET)                                                                     3.6092 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.2333 



  Startpoint: la_oenb[4] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[68]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[4] (in)                                                              9.5948                     5.4462 &  27.4462 r
  la_oenb[4] (net)                                       2   0.3338 
  mprj/la_oenb[4] (user_proj_example)                                          0.0000   1.0500            0.0000 &  27.4462 r
  mprj/la_oenb[4] (net) 
  mprj/i_BUF[68]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   9.9848   9.5993   1.0500   4.3390   4.6900 &  32.1362 r
  mprj/i_BUF[68]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2484   1.0500            0.1062 &  32.2424 r
  mprj/buf_i[68] (net)                                   1   0.0038 
  mprj/i_FF[68]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2484   1.0500   0.0000   0.0000 &  32.2425 r
  data arrival time                                                                                                 32.2425

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[68]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4768   0.9500   0.0000   1.0349 &  36.1745 r
  clock reconvergence pessimism                                                                           0.0000    36.1745
  clock uncertainty                                                                                      -0.1000    36.0745
  library setup time                                                                    1.0000           -0.1483    35.9263
  data required time                                                                                                35.9263
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9263
  data arrival time                                                                                                -32.2425
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        3.6838

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3252 
  total derate : arrival time                                                                            -0.2284 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5536 

  slack (with derating applied) (MET)                                                                     3.6838 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.2374 



  Startpoint: la_data_in[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[153]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[25] (in)                                                          8.7416                     4.9731 &  26.9731 r
  la_data_in[25] (net)                                   2   0.3044 
  mprj/la_data_in[25] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.9731 r
  mprj/la_data_in[25] (net) 
  mprj/i_BUF[153]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 11.0255   8.7445   1.0500   5.2118   5.5766 &  32.5497 r
  mprj/i_BUF[153]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2638   1.0500            0.1740 &  32.7237 r
  mprj/buf_i[153] (net)                                  2   0.0111 
  mprj/i_FF[153]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0697   0.2638   1.0500   0.0280   0.0295 &  32.7532 r
  data arrival time                                                                                                 32.7532

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[153]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5732   0.9500   0.0000   1.6076 &  36.7473 r
  clock reconvergence pessimism                                                                           0.0000    36.7473
  clock uncertainty                                                                                      -0.1000    36.6473
  library setup time                                                                    1.0000           -0.1502    36.4971
  data required time                                                                                                36.4971
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.4971
  data arrival time                                                                                                -32.7532
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        3.7439

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3554 
  total derate : arrival time                                                                            -0.2752 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6306 

  slack (with derating applied) (MET)                                                                     3.7439 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.3745 



  Startpoint: io_in[6] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[198]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[6] (in)                                                               10.6472                     5.9763 &  27.9762 r
  io_in[6] (net)                                         2   0.3680 
  mprj/io_in[6] (user_proj_example)                                            0.0000   1.0500            0.0000 &  27.9762 r
  mprj/io_in[6] (net) 
  mprj/i_BUF[198]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  7.7820  10.6609   1.0500   3.1095   3.4970 &  31.4733 r
  mprj/i_BUF[198]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3642   1.0500            0.1654 &  31.6386 r
  mprj/buf_i[198] (net)                                  2   0.0367 
  mprj/i_FF[198]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0210   0.3642   1.0500   0.0079   0.0095 &  31.6481 r
  data arrival time                                                                                                 31.6481

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[198]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4050   0.9500   0.0000   0.6496 &  35.7893 r
  clock reconvergence pessimism                                                                           0.0000    35.7893
  clock uncertainty                                                                                      -0.1000    35.6893
  library setup time                                                                    1.0000           -0.1581    35.5311
  data required time                                                                                                35.5311
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.5311
  data arrival time                                                                                                -31.6481
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        3.8830

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3049 
  total derate : arrival time                                                                            -0.1749 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4798 

  slack (with derating applied) (MET)                                                                     3.8830 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.3628 



  Startpoint: la_oenb[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[77]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[13] (in)                                                             9.0162                     5.1263 &  27.1263 r
  la_oenb[13] (net)                                      2   0.3139 
  mprj/la_oenb[13] (user_proj_example)                                         0.0000   1.0500            0.0000 &  27.1263 r
  mprj/la_oenb[13] (net) 
  mprj/i_BUF[77]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  10.4475   9.0197   1.0500   4.7195   5.0689 &  32.1951 r
  mprj/i_BUF[77]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.3061   1.0500            0.2005 &  32.3957 r
  mprj/buf_i[77] (net)                                   2   0.0237 
  mprj/i_FF[77]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0317   0.3061   1.0500   0.0125   0.0135 &  32.4092 r
  data arrival time                                                                                                 32.4092

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[77]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5267   0.9500   0.0000   1.4465 &  36.5862 r
  clock reconvergence pessimism                                                                           0.0000    36.5862
  clock uncertainty                                                                                      -0.1000    36.4862
  library setup time                                                                    1.0000           -0.1536    36.3325
  data required time                                                                                                36.3325
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.3325
  data arrival time                                                                                                -32.4092
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        3.9234

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3469 
  total derate : arrival time                                                                            -0.2516 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5984 

  slack (with derating applied) (MET)                                                                     3.9234 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.5218 



  Startpoint: io_in[5] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[197]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[5] (in)                                                               11.0491                     6.1866 &  28.1866 r
  io_in[5] (net)                                         2   0.3814 
  mprj/io_in[5] (user_proj_example)                                            0.0000   1.0500            0.0000 &  28.1866 r
  mprj/io_in[5] (net) 
  mprj/i_BUF[197]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  6.9620  11.0660   1.0500   2.8005   3.1986 &  31.3852 r
  mprj/i_BUF[197]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3729   1.0500            0.1513 &  31.5365 r
  mprj/buf_i[197] (net)                                  2   0.0379 
  mprj/i_FF[197]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0239   0.3729   1.0500   0.0090   0.0106 &  31.5472 r
  data arrival time                                                                                                 31.5472

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[197]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.3993   0.9500   0.0000   0.6337 &  35.7733 r
  clock reconvergence pessimism                                                                           0.0000    35.7733
  clock uncertainty                                                                                      -0.1000    35.6733
  library setup time                                                                    1.0000           -0.1589    35.5145
  data required time                                                                                                35.5145
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.5145
  data arrival time                                                                                                -31.5472
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        3.9673

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3041 
  total derate : arrival time                                                                            -0.1600 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4641 

  slack (with derating applied) (MET)                                                                     3.9673 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.4314 



  Startpoint: io_in[4] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[196]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[4] (in)                                                               11.3460                     6.3418 &  28.3418 r
  io_in[4] (net)                                         2   0.3913 
  mprj/io_in[4] (user_proj_example)                                            0.0000   1.0500            0.0000 &  28.3418 r
  mprj/io_in[4] (net) 
  mprj/i_BUF[196]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  6.5964  11.3657   1.0500   2.6280   3.0429 &  31.3847 r
  mprj/i_BUF[196]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3851   1.0500            0.1473 &  31.5320 r
  mprj/buf_i[196] (net)                                  2   0.0409 
  mprj/i_FF[196]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0597   0.3851   1.0500   0.0240   0.0266 &  31.5586 r
  data arrival time                                                                                                 31.5586

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[196]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4050   0.9500   0.0000   0.6496 &  35.7892 r
  clock reconvergence pessimism                                                                           0.0000    35.7892
  clock uncertainty                                                                                      -0.1000    35.6892
  library setup time                                                                    1.0000           -0.1600    35.5293
  data required time                                                                                                35.5293
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.5293
  data arrival time                                                                                                -31.5586
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        3.9707

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3049 
  total derate : arrival time                                                                            -0.1532 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4581 

  slack (with derating applied) (MET)                                                                     3.9707 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.4288 



  Startpoint: io_in[33] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[225]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[33] (in)                                                              11.8755                     6.6312 &  28.6312 r
  io_in[33] (net)                                        2   0.4094 
  mprj/io_in[33] (user_proj_example)                                           0.0000   1.0500            0.0000 &  28.6312 r
  mprj/io_in[33] (net) 
  mprj/i_BUF[225]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  7.9041  11.8973   1.0500   3.1926   3.6593 &  32.2905 r
  mprj/i_BUF[225]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3941   1.0500            0.1233 &  32.4138 r
  mprj/buf_i[225] (net)                                  2   0.0408 
  mprj/i_FF[225]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3942   1.0500   0.0000   0.0031 &  32.4168 r
  data arrival time                                                                                                 32.4168

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[225]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5325   0.9500   0.0000   1.5490 &  36.6887 r
  clock reconvergence pessimism                                                                           0.0000    36.6887
  clock uncertainty                                                                                      -0.1000    36.5887
  library setup time                                                                    1.0000           -0.1614    36.4273
  data required time                                                                                                36.4273
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.4273
  data arrival time                                                                                                -32.4168
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.0104

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3523 
  total derate : arrival time                                                                            -0.1803 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5325 

  slack (with derating applied) (MET)                                                                     4.0104 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.5430 



  Startpoint: la_oenb[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[76]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[12] (in)                                                             8.9872                     5.1040 &  27.1040 r
  la_oenb[12] (net)                                      2   0.3126 
  mprj/la_oenb[12] (user_proj_example)                                         0.0000   1.0500            0.0000 &  27.1040 r
  mprj/la_oenb[12] (net) 
  mprj/i_BUF[76]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  10.2556   8.9910   1.0500   4.5893   4.9368 &  32.0407 r
  mprj/i_BUF[76]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2966   1.0500            0.1928 &  32.2336 r
  mprj/buf_i[76] (net)                                   2   0.0205 
  mprj/i_FF[76]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0930   0.2966   1.0500   0.0377   0.0399 &  32.2735 r
  data arrival time                                                                                                 32.2735

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[76]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5675   0.9500   0.0000   1.4520 &  36.5916 r
  clock reconvergence pessimism                                                                           0.0000    36.5916
  clock uncertainty                                                                                      -0.1000    36.4916
  library setup time                                                                    1.0000           -0.1530    36.3386
  data required time                                                                                                36.3386
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.3386
  data arrival time                                                                                                -32.2735
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.0651

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3472 
  total derate : arrival time                                                                            -0.2462 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5933 

  slack (with derating applied) (MET)                                                                     4.0651 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.6584 



  Startpoint: wbs_dat_i[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[31]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[31] (in)                                                           9.7917                     5.5516 &  27.5516 r
  wbs_dat_i[31] (net)                                    2   0.3404 
  mprj/wbs_dat_i[31] (user_proj_example)                                       0.0000   1.0500            0.0000 &  27.5516 r
  mprj/wbs_dat_i[31] (net) 
  mprj/i_BUF[31]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   9.0734   9.7968   1.0500   3.8096   4.1453 &  31.6969 r
  mprj/i_BUF[31]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2904   1.0500            0.1391 &  31.8360 r
  mprj/buf_i[31] (net)                                   2   0.0145 
  mprj/i_FF[31]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0925   0.2904   1.0500   0.0373   0.0394 &  31.8754 r
  data arrival time                                                                                                 31.8754

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[31]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4984   0.9500   0.0000   1.0999 &  36.2396 r
  clock reconvergence pessimism                                                                           0.0000    36.2396
  clock uncertainty                                                                                      -0.1000    36.1396
  library setup time                                                                    1.0000           -0.1521    35.9875
  data required time                                                                                                35.9875
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9875
  data arrival time                                                                                                -31.8754
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.1121

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3286 
  total derate : arrival time                                                                            -0.2059 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5345 

  slack (with derating applied) (MET)                                                                     4.1121 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.6466 



  Startpoint: io_in[35] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[227]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[35] (in)                                                              12.0103                     6.7061 &  28.7061 r
  io_in[35] (net)                                        2   0.4140 
  mprj/io_in[35] (user_proj_example)                                           0.0000   1.0500            0.0000 &  28.7061 r
  mprj/io_in[35] (net) 
  mprj/i_BUF[227]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  6.7026  12.0315   1.0500   2.7373   3.1953 &  31.9014 r
  mprj/i_BUF[227]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4685   1.0500            0.1903 &  32.0917 r
  mprj/buf_i[227] (net)                                  2   0.0657 
  mprj/i_FF[227]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0712   0.4688   1.0500   0.0286   0.0368 &  32.1286 r
  data arrival time                                                                                                 32.1286

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[227]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5423   0.9500   0.0000   1.5155 &  36.6552 r
  clock reconvergence pessimism                                                                           0.0000    36.6552
  clock uncertainty                                                                                      -0.1000    36.5552
  library setup time                                                                    1.0000           -0.1680    36.3872
  data required time                                                                                                36.3872
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.3872
  data arrival time                                                                                                -32.1286
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.2587

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3505 
  total derate : arrival time                                                                            -0.1630 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5135 

  slack (with derating applied) (MET)                                                                     4.2587 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.7722 



  Startpoint: la_oenb[56]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[120]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[56] (in)                                                            10.0968                     5.7554 &  27.7554 r
  la_oenb[56] (net)                                      2   0.3522 
  mprj/la_oenb[56] (user_proj_example)                                         0.0000   1.0500            0.0000 &  27.7554 r
  mprj/la_oenb[56] (net) 
  mprj/i_BUF[120]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  8.5905  10.0999   1.0500   3.3715   3.6734 &  31.4289 r
  mprj/i_BUF[120]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4438   1.0500            0.2717 &  31.7005 r
  mprj/buf_i[120] (net)                                  2   0.0659 
  mprj/i_FF[120]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.3632   0.4440   1.0500   0.1492   0.1615 &  31.8620 r
  data arrival time                                                                                                 31.8620

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[120]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5458   0.9500   0.0000   1.4089 &  36.5485 r
  clock reconvergence pessimism                                                                           0.0000    36.5485
  clock uncertainty                                                                                      -0.1000    36.4485
  library setup time                                                                    1.0000           -0.1658    36.2827
  data required time                                                                                                36.2827
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.2827
  data arrival time                                                                                                -31.8620
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.4207

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3449 
  total derate : arrival time                                                                            -0.1955 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5404 

  slack (with derating applied) (MET)                                                                     4.4207 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.9612 



  Startpoint: io_in[31] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[223]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[31] (in)                                                              10.7124                     6.0115 &  28.0115 r
  io_in[31] (net)                                        2   0.3702 
  mprj/io_in[31] (user_proj_example)                                           0.0000   1.0500            0.0000 &  28.0115 r
  mprj/io_in[31] (net) 
  mprj/i_BUF[223]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  8.7627  10.7259   1.0500   3.4227   3.8277 &  31.8392 r
  mprj/i_BUF[223]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3639   1.0500            0.1613 &  32.0005 r
  mprj/buf_i[223] (net)                                  2   0.0363 
  mprj/i_FF[223]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3639   1.0500   0.0000   0.0011 &  32.0016 r
  data arrival time                                                                                                 32.0016

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[223]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5335   0.9500   0.0000   1.5460 &  36.6857 r
  clock reconvergence pessimism                                                                           0.0000    36.6857
  clock uncertainty                                                                                      -0.1000    36.5857
  library setup time                                                                    1.0000           -0.1587    36.4270
  data required time                                                                                                36.4270
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.4270
  data arrival time                                                                                                -32.0016
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.4254

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3521 
  total derate : arrival time                                                                            -0.1900 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5421 

  slack (with derating applied) (MET)                                                                     4.4254 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.9675 



  Startpoint: la_oenb[0] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[64]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[0] (in)                                                              9.3833                     5.3318 &  27.3318 r
  la_oenb[0] (net)                                       2   0.3266 
  mprj/la_oenb[0] (user_proj_example)                                          0.0000   1.0500            0.0000 &  27.3318 r
  mprj/la_oenb[0] (net) 
  mprj/i_BUF[64]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   8.6859   9.3869   1.0500   3.6459   3.9538 &  31.2856 r
  mprj/i_BUF[64]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2608   1.0500            0.1323 &  31.4179 r
  mprj/buf_i[64] (net)                                   1   0.0079 
  mprj/i_FF[64]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0250   0.2608   1.0500   0.0098   0.0104 &  31.4283 r
  data arrival time                                                                                                 31.4283

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[64]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4704   0.9500   0.0000   1.0138 &  36.1535 r
  clock reconvergence pessimism                                                                           0.0000    36.1535
  clock uncertainty                                                                                      -0.1000    36.0535
  library setup time                                                                    1.0000           -0.1493    35.9042
  data required time                                                                                                35.9042
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9042
  data arrival time                                                                                                -31.4283
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.4759

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3241 
  total derate : arrival time                                                                            -0.1951 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5192 

  slack (with derating applied) (MET)                                                                     4.4759 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.9951 



  Startpoint: la_data_in[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[147]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[19] (in)                                                          8.7718                     4.9959 &  26.9959 r
  la_data_in[19] (net)                                   2   0.3056 
  mprj/la_data_in[19] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.9959 r
  mprj/la_data_in[19] (net) 
  mprj/i_BUF[147]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  9.4017   8.7745   1.0500   4.1486   4.4571 &  31.4530 r
  mprj/i_BUF[147]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2833   1.0500            0.1923 &  31.6453 r
  mprj/buf_i[147] (net)                                  2   0.0169 
  mprj/i_FF[147]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0971   0.2833   1.0500   0.0392   0.0414 &  31.6867 r
  data arrival time                                                                                                 31.6867

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[147]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5503   0.9500   0.0000   1.3139 &  36.4536 r
  clock reconvergence pessimism                                                                           0.0000    36.4536
  clock uncertainty                                                                                      -0.1000    36.3536
  library setup time                                                                    1.0000           -0.1517    36.2019
  data required time                                                                                                36.2019
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.2019
  data arrival time                                                                                                -31.6867
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.5152

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3399 
  total derate : arrival time                                                                            -0.2234 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5633 

  slack (with derating applied) (MET)                                                                     4.5152 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.0784 



  Startpoint: la_oenb[9] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[73]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[9] (in)                                                              9.1109                     5.1752 &  27.1752 r
  la_oenb[9] (net)                                       2   0.3170 
  mprj/la_oenb[9] (user_proj_example)                                          0.0000   1.0500            0.0000 &  27.1752 r
  mprj/la_oenb[9] (net) 
  mprj/i_BUF[73]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   9.1102   9.1146   1.0500   3.9268   4.2431 &  31.4183 r
  mprj/i_BUF[73]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2855   1.0500            0.1746 &  31.5929 r
  mprj/buf_i[73] (net)                                   2   0.0160 
  mprj/i_FF[73]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0133   0.2855   1.0500   0.0050   0.0055 &  31.5984 r
  data arrival time                                                                                                 31.5984

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[73]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5462   0.9500   0.0000   1.2746 &  36.4143 r
  clock reconvergence pessimism                                                                           0.0000    36.4143
  clock uncertainty                                                                                      -0.1000    36.3143
  library setup time                                                                    1.0000           -0.1519    36.1623
  data required time                                                                                                36.1623
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.1623
  data arrival time                                                                                                -31.5984
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.5639

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3378 
  total derate : arrival time                                                                            -0.2106 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5485 

  slack (with derating applied) (MET)                                                                     4.5639 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.1124 



  Startpoint: la_data_in[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[143]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[15] (in)                                                          8.7449                     4.9716 &  26.9716 r
  la_data_in[15] (net)                                   2   0.3044 
  mprj/la_data_in[15] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.9716 r
  mprj/la_data_in[15] (net) 
  mprj/i_BUF[143]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  9.4345   8.7481   1.0500   4.2207   4.5397 &  31.5113 r
  mprj/i_BUF[143]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3114   1.0500            0.2214 &  31.7328 r
  mprj/buf_i[143] (net)                                  2   0.0268 
  mprj/i_FF[143]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0667   0.3114   1.0500   0.0271   0.0289 &  31.7617 r
  data arrival time                                                                                                 31.7617

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[143]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5675   0.9500   0.0000   1.4506 &  36.5903 r
  clock reconvergence pessimism                                                                           0.0000    36.5903
  clock uncertainty                                                                                      -0.1000    36.4903
  library setup time                                                                    1.0000           -0.1543    36.3360
  data required time                                                                                                36.3360
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.3360
  data arrival time                                                                                                -31.7617
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.5743

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3471 
  total derate : arrival time                                                                            -0.2281 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5752 

  slack (with derating applied) (MET)                                                                     4.5743 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.1495 



  Startpoint: la_oenb[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[88]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[24] (in)                                                             8.7065                     4.9564 &  26.9564 r
  la_oenb[24] (net)                                      2   0.3033 
  mprj/la_oenb[24] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.9564 r
  mprj/la_oenb[24] (net) 
  mprj/i_BUF[88]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   9.8499   8.7092   1.0500   4.4288   4.7520 &  31.7084 r
  mprj/i_BUF[88]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2608   1.0500            0.1730 &  31.8815 r
  mprj/buf_i[88] (net)                                   2   0.0104 
  mprj/i_FF[88]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0286   0.2608   1.0500   0.0113   0.0120 &  31.8935 r
  data arrival time                                                                                                 31.8935

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[88]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5732   0.9500   0.0000   1.6043 &  36.7440 r
  clock reconvergence pessimism                                                                           0.0000    36.7440
  clock uncertainty                                                                                      -0.1000    36.6440
  library setup time                                                                    1.0000           -0.1499    36.4941
  data required time                                                                                                36.4941
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.4941
  data arrival time                                                                                                -31.8935
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.6006

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3552 
  total derate : arrival time                                                                            -0.2351 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5903 

  slack (with derating applied) (MET)                                                                     4.6006 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.1909 



  Startpoint: la_data_in[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[150]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[22] (in)                                                          8.5346                     4.8582 &  26.8582 r
  la_data_in[22] (net)                                   2   0.2972 
  mprj/la_data_in[22] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.8582 r
  mprj/la_data_in[22] (net) 
  mprj/i_BUF[150]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  9.6370   8.5373   1.0500   4.2921   4.6045 &  31.4628 r
  mprj/i_BUF[150]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2852   1.0500            0.2080 &  31.6708 r
  mprj/buf_i[150] (net)                                  2   0.0187 
  mprj/i_FF[150]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0395   0.2852   1.0500   0.0158   0.0169 &  31.6877 r
  data arrival time                                                                                                 31.6877

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[150]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5312   0.9500   0.0000   1.4423 &  36.5819 r
  clock reconvergence pessimism                                                                           0.0000    36.5819
  clock uncertainty                                                                                      -0.1000    36.4819
  library setup time                                                                    1.0000           -0.1518    36.3301
  data required time                                                                                                36.3301
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.3301
  data arrival time                                                                                                -31.6877
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.6424

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3467 
  total derate : arrival time                                                                            -0.2300 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5766 

  slack (with derating applied) (MET)                                                                     4.6424 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.2191 



  Startpoint: wbs_adr_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[33]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[1] (in)                                                            9.6919                     5.4452 &  27.4452 r
  wbs_adr_i[1] (net)                                     2   0.3351 
  mprj/wbs_adr_i[1] (user_proj_example)                                        0.0000   1.0500            0.0000 &  27.4452 r
  mprj/wbs_adr_i[1] (net) 
  mprj/i_BUF[33]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   6.1732   9.7031   1.0500   2.4985   2.8251 &  30.2704 r
  mprj/i_BUF[33]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2844   1.0500            0.1383 &  30.4087 r
  mprj/buf_i[33] (net)                                   2   0.0132 
  mprj/i_FF[33]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0664   0.2844   1.0500   0.0271   0.0286 &  30.4373 r
  data arrival time                                                                                                 30.4373

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[33]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2212   0.9500   0.0000   0.2158 &  35.3555 r
  clock reconvergence pessimism                                                                           0.0000    35.3555
  clock uncertainty                                                                                      -0.1000    35.2555
  library setup time                                                                    1.0000           -0.1500    35.1054
  data required time                                                                                                35.1054
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.1054
  data arrival time                                                                                                -30.4373
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.6682

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2821 
  total derate : arrival time                                                                            -0.1425 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4246 

  slack (with derating applied) (MET)                                                                     4.6682 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.0927 



  Startpoint: io_in[32] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[224]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[32] (in)                                                              10.8671                     6.0819 &  28.0819 r
  io_in[32] (net)                                        2   0.3750 
  mprj/io_in[32] (user_proj_example)                                           0.0000   1.0500            0.0000 &  28.0819 r
  mprj/io_in[32] (net) 
  mprj/i_BUF[224]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  7.3498  10.8840   1.0500   2.9734   3.3825 &  31.4644 r
  mprj/i_BUF[224]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3714   1.0500            0.1601 &  31.6245 r
  mprj/buf_i[224] (net)                                  2   0.0382 
  mprj/i_FF[224]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0127   0.3714   1.0500   0.0048   0.0062 &  31.6307 r
  data arrival time                                                                                                 31.6307

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[224]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5323   0.9500   0.0000   1.5494 &  36.6891 r
  clock reconvergence pessimism                                                                           0.0000    36.6891
  clock uncertainty                                                                                      -0.1000    36.5891
  library setup time                                                                    1.0000           -0.1594    36.4297
  data required time                                                                                                36.4297
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.4297
  data arrival time                                                                                                -31.6307
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.7989

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3523 
  total derate : arrival time                                                                            -0.1690 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5213 

  slack (with derating applied) (MET)                                                                     4.7989 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.3202 



  Startpoint: la_data_in[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[149]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[21] (in)                                                          8.2800                     4.7173 &  26.7173 r
  la_data_in[21] (net)                                   2   0.2885 
  mprj/la_data_in[21] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.7173 r
  mprj/la_data_in[21] (net) 
  mprj/i_BUF[149]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  9.4186   8.2823   1.0500   4.2447   4.5475 &  31.2648 r
  mprj/i_BUF[149]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2760   1.0500            0.2140 &  31.4788 r
  mprj/buf_i[149] (net)                                  2   0.0167 
  mprj/i_FF[149]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0751   0.2760   1.0500   0.0300   0.0318 &  31.5106 r
  data arrival time                                                                                                 31.5106

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[149]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5268   0.9500   0.0000   1.4464 &  36.5861 r
  clock reconvergence pessimism                                                                           0.0000    36.5861
  clock uncertainty                                                                                      -0.1000    36.4861
  library setup time                                                                    1.0000           -0.1510    36.3351
  data required time                                                                                                36.3351
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.3351
  data arrival time                                                                                                -31.5106
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.8245

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3469 
  total derate : arrival time                                                                            -0.2283 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5751 

  slack (with derating applied) (MET)                                                                     4.8244 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.3996 



  Startpoint: la_oenb[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[84]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[20] (in)                                                             8.2362                     4.6881 &  26.6881 r
  la_oenb[20] (net)                                      2   0.2868 
  mprj/la_oenb[20] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.6881 r
  mprj/la_oenb[20] (net) 
  mprj/i_BUF[84]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   9.3900   8.2388   1.0500   4.2358   4.5412 &  31.2292 r
  mprj/i_BUF[84]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2791   1.0500            0.2195 &  31.4488 r
  mprj/buf_i[84] (net)                                   2   0.0180 
  mprj/i_FF[84]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.1168   0.2791   1.0500   0.0469   0.0495 &  31.4983 r
  data arrival time                                                                                                 31.4983

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[84]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5675   0.9500   0.0000   1.4506 &  36.5903 r
  clock reconvergence pessimism                                                                           0.0000    36.5903
  clock uncertainty                                                                                      -0.1000    36.4903
  library setup time                                                                    1.0000           -0.1515    36.3388
  data required time                                                                                                36.3388
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.3388
  data arrival time                                                                                                -31.4983
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.8405

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3471 
  total derate : arrival time                                                                            -0.2291 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5762 

  slack (with derating applied) (MET)                                                                     4.8405 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.4167 



  Startpoint: la_oenb[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[80]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[16] (in)                                                             8.7339                     4.9727 &  26.9727 r
  la_oenb[16] (net)                                      2   0.3043 
  mprj/la_oenb[16] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.9727 r
  mprj/la_oenb[16] (net) 
  mprj/i_BUF[80]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   9.1825   8.7366   1.0500   4.0265   4.3292 &  31.3019 r
  mprj/i_BUF[80]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2724   1.0500            0.1836 &  31.4855 r
  mprj/buf_i[80] (net)                                   2   0.0135 
  mprj/i_FF[80]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0160   0.2724   1.0500   0.0060   0.0065 &  31.4920 r
  data arrival time                                                                                                 31.4920

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[80]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5675   0.9500   0.0000   1.4521 &  36.5918 r
  clock reconvergence pessimism                                                                           0.0000    36.5918
  clock uncertainty                                                                                      -0.1000    36.4918
  library setup time                                                                    1.0000           -0.1509    36.3409
  data required time                                                                                                36.3409
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.3409
  data arrival time                                                                                                -31.4920
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.8488

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3472 
  total derate : arrival time                                                                            -0.2152 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5624 

  slack (with derating applied) (MET)                                                                     4.8488 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.4112 



  Startpoint: la_data_in[34]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[162]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[34] (in)                                                          9.1541                     5.2099 &  27.2099 r
  la_data_in[34] (net)                                   2   0.3189 
  mprj/la_data_in[34] (user_proj_example)                                      0.0000   1.0500            0.0000 &  27.2099 r
  mprj/la_data_in[34] (net) 
  mprj/i_BUF[162]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  9.1543   9.1573   1.0500   3.9460   4.2562 &  31.4660 r
  mprj/i_BUF[162]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2740   1.0500            0.1600 &  31.6261 r
  mprj/buf_i[162] (net)                                  2   0.0124 
  mprj/i_FF[162]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2740   1.0500   0.0000   0.0002 &  31.6262 r
  data arrival time                                                                                                 31.6262

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[162]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5732   0.9500   0.0000   1.5939 &  36.7336 r
  clock reconvergence pessimism                                                                           0.0000    36.7336
  clock uncertainty                                                                                      -0.1000    36.6336
  library setup time                                                                    1.0000           -0.1511    36.4825
  data required time                                                                                                36.4825
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.4825
  data arrival time                                                                                                -31.6262
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.8563

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3546 
  total derate : arrival time                                                                            -0.2103 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5649 

  slack (with derating applied) (MET)                                                                     4.8563 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.4212 



  Startpoint: la_oenb[58]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[122]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[58] (in)                                                             9.6512                     5.5025 &  27.5025 r
  la_oenb[58] (net)                                      2   0.3367 
  mprj/la_oenb[58] (user_proj_example)                                         0.0000   1.0500            0.0000 &  27.5025 r
  mprj/la_oenb[58] (net) 
  mprj/i_BUF[122]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  8.0979   9.6539   1.0500   3.2000   3.4843 &  30.9869 r
  mprj/i_BUF[122]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4344   1.0500            0.2871 &  31.2740 r
  mprj/buf_i[122] (net)                                  2   0.0646 
  mprj/i_FF[122]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.2680   0.4345   1.0500   0.1093   0.1199 &  31.3939 r
  data arrival time                                                                                                 31.3939

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[122]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5468   0.9500   0.0000   1.4041 &  36.5438 r
  clock reconvergence pessimism                                                                           0.0000    36.5438
  clock uncertainty                                                                                      -0.1000    36.4438
  library setup time                                                                    1.0000           -0.1650    36.2788
  data required time                                                                                                36.2788
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.2788
  data arrival time                                                                                                -31.3939
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.8849

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3446 
  total derate : arrival time                                                                            -0.1853 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5299 

  slack (with derating applied) (MET)                                                                     4.8849 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.4148 



  Startpoint: io_in[15] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[207]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[15] (in)                                                               9.0966                     5.1701 &  27.1701 r
  io_in[15] (net)                                        2   0.3166 
  mprj/io_in[15] (user_proj_example)                                           0.0000   1.0500            0.0000 &  27.1701 r
  mprj/io_in[15] (net) 
  mprj/i_BUF[207]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  7.1018   9.0998   1.0500   2.9149   3.1800 &  30.3501 r
  mprj/i_BUF[207]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3796   1.0500            0.2646 &  30.6147 r
  mprj/buf_i[207] (net)                                  2   0.0479 
  mprj/i_FF[207]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0220   0.3797   1.0500   0.0083   0.0129 &  30.6276 r
  data arrival time                                                                                                 30.6276

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[207]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.3992   0.9500   0.0000   0.6412 &  35.7808 r
  clock reconvergence pessimism                                                                           0.0000    35.7808
  clock uncertainty                                                                                      -0.1000    35.6808
  library setup time                                                                    1.0000           -0.1595    35.5214
  data required time                                                                                                35.5214
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.5214
  data arrival time                                                                                                -30.6276
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.8938

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3045 
  total derate : arrival time                                                                            -0.1646 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4691 

  slack (with derating applied) (MET)                                                                     4.8938 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.3629 



  Startpoint: la_data_in[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[134]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[6] (in)                                                           9.6216                     5.4687 &  27.4687 r
  la_data_in[6] (net)                                    2   0.3350 
  mprj/la_data_in[6] (user_proj_example)                                       0.0000   1.0500            0.0000 &  27.4687 r
  mprj/la_data_in[6] (net) 
  mprj/i_BUF[134]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  7.6499   9.6255   1.0500   3.1404   3.4259 &  30.8946 r
  mprj/i_BUF[134]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2543   1.0500            0.1109 &  31.0055 r
  mprj/buf_i[134] (net)                                  1   0.0053 
  mprj/i_FF[134]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0385   0.2543   1.0500   0.0155   0.0163 &  31.0218 r
  data arrival time                                                                                                 31.0218

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[134]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4769   0.9500   0.0000   1.0348 &  36.1745 r
  clock reconvergence pessimism                                                                           0.0000    36.1745
  clock uncertainty                                                                                      -0.1000    36.0745
  library setup time                                                                    1.0000           -0.1488    35.9257
  data required time                                                                                                35.9257
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9257
  data arrival time                                                                                                -31.0218
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.9039

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3252 
  total derate : arrival time                                                                            -0.1692 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4944 

  slack (with derating applied) (MET)                                                                     4.9039 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.3983 



  Startpoint: la_oenb[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[86]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[22] (in)                                                             8.4592                     4.8135 &  26.8135 r
  la_oenb[22] (net)                                      2   0.2945 
  mprj/la_oenb[22] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.8135 r
  mprj/la_oenb[22] (net) 
  mprj/i_BUF[86]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   9.4102   8.4620   1.0500   4.2012   4.5102 &  31.3237 r
  mprj/i_BUF[86]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.3011   1.0500            0.2279 &  31.5516 r
  mprj/buf_i[86] (net)                                   2   0.0246 
  mprj/i_FF[86]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0860   0.3011   1.0500   0.0350   0.0372 &  31.5888 r
  data arrival time                                                                                                 31.5888

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[86]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5732   0.9500   0.0000   1.6087 &  36.7483 r
  clock reconvergence pessimism                                                                           0.0000    36.7483
  clock uncertainty                                                                                      -0.1000    36.6483
  library setup time                                                                    1.0000           -0.1534    36.4949
  data required time                                                                                                36.4949
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.4949
  data arrival time                                                                                                -31.5888
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.9061

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3554 
  total derate : arrival time                                                                            -0.2274 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5828 

  slack (with derating applied) (MET)                                                                     4.9061 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.4889 



  Startpoint: wbs_we_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[234]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_we_i (in)                                                                9.9563                     5.6534 &  27.6534 r
  wbs_we_i (net)                                         2   0.3465 
  mprj/wbs_we_i (user_proj_example)                                            0.0000   1.0500            0.0000 &  27.6534 r
  mprj/wbs_we_i (net) 
  mprj/i_BUF[234]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.9960   9.9609   1.0500   2.0437   2.3024 &  29.9558 r
  mprj/i_BUF[234]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3125   1.0500            0.1521 &  30.1079 r
  mprj/buf_i[234] (net)                                  2   0.0215 
  mprj/i_FF[234]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.2587   0.3125   1.0500   0.1062   0.1119 &  30.2198 r
  data arrival time                                                                                                 30.2198

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[234]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2353   0.9500   0.0000   0.2436 &  35.3833 r
  clock reconvergence pessimism                                                                           0.0000    35.3833
  clock uncertainty                                                                                      -0.1000    35.2833
  library setup time                                                                    1.0000           -0.1526    35.1307
  data required time                                                                                                35.1307
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.1307
  data arrival time                                                                                                -30.2198
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.9109

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2836 
  total derate : arrival time                                                                            -0.1222 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4058 

  slack (with derating applied) (MET)                                                                     4.9109 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.3166 



  Startpoint: la_oenb[33]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[97]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[33] (in)                                                             9.2059                     5.2277 &  27.2276 r
  la_oenb[33] (net)                                      2   0.3203 
  mprj/la_oenb[33] (user_proj_example)                                         0.0000   1.0500            0.0000 &  27.2276 r
  mprj/la_oenb[33] (net) 
  mprj/i_BUF[97]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   8.9706   9.2099   1.0500   3.8309   4.1468 &  31.3744 r
  mprj/i_BUF[97]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2633   1.0500            0.1456 &  31.5200 r
  mprj/buf_i[97] (net)                                   1   0.0092 
  mprj/i_FF[97]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0970   0.2633   1.0500   0.0391   0.0412 &  31.5611 r
  data arrival time                                                                                                 31.5611

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[97]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5732   0.9500   0.0000   1.5939 &  36.7336 r
  clock reconvergence pessimism                                                                           0.0000    36.7336
  clock uncertainty                                                                                      -0.1000    36.6336
  library setup time                                                                    1.0000           -0.1501    36.4835
  data required time                                                                                                36.4835
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.4835
  data arrival time                                                                                                -31.5611
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.9224

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3546 
  total derate : arrival time                                                                            -0.2064 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5610 

  slack (with derating applied) (MET)                                                                     4.9224 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.4833 



  Startpoint: la_oenb[36]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[100]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[36] (in)                                                             9.8341                     5.5900 &  27.5900 r
  la_oenb[36] (net)                                      2   0.3424 
  mprj/la_oenb[36] (user_proj_example)                                         0.0000   1.0500            0.0000 &  27.5900 r
  mprj/la_oenb[36] (net) 
  mprj/i_BUF[100]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  8.3582   9.8382   1.0500   3.4076   3.7083 &  31.2983 r
  mprj/i_BUF[100]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2983   1.0500            0.1448 &  31.4431 r
  mprj/buf_i[100] (net)                                  2   0.0171 
  mprj/i_FF[100]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1321   0.2983   1.0500   0.0533   0.0562 &  31.4993 r
  data arrival time                                                                                                 31.4993

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[100]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5732   0.9500   0.0000   1.5956 &  36.7353 r
  clock reconvergence pessimism                                                                           0.0000    36.7353
  clock uncertainty                                                                                      -0.1000    36.6353
  library setup time                                                                    1.0000           -0.1532    36.4821
  data required time                                                                                                36.4821
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.4821
  data arrival time                                                                                                -31.4993
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.9827

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3547 
  total derate : arrival time                                                                            -0.1862 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5409 

  slack (with derating applied) (MET)                                                                     4.9827 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.5236 



  Startpoint: la_oenb[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[87]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[23] (in)                                                             8.4562                     4.8120 &  26.8120 r
  la_oenb[23] (net)                                      2   0.2944 
  mprj/la_oenb[23] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.8120 r
  mprj/la_oenb[23] (net) 
  mprj/i_BUF[87]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   9.3649   8.4589   1.0500   4.1752   4.4827 &  31.2947 r
  mprj/i_BUF[87]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2836   1.0500            0.2111 &  31.5058 r
  mprj/buf_i[87] (net)                                   2   0.0185 
  mprj/i_FF[87]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2836   1.0500   0.0000   0.0003 &  31.5061 r
  data arrival time                                                                                                 31.5061

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[87]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5732   0.9500   0.0000   1.6025 &  36.7422 r
  clock reconvergence pessimism                                                                           0.0000    36.7422
  clock uncertainty                                                                                      -0.1000    36.6422
  library setup time                                                                    1.0000           -0.1519    36.4903
  data required time                                                                                                36.4903
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.4903
  data arrival time                                                                                                -31.5061
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.9842

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3551 
  total derate : arrival time                                                                            -0.2235 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5786 

  slack (with derating applied) (MET)                                                                     4.9842 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.5628 



  Startpoint: wbs_dat_i[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[16]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[16] (in)                                                           9.5336                     5.3655 &  27.3655 r
  wbs_dat_i[16] (net)                                    2   0.3299 
  mprj/wbs_dat_i[16] (user_proj_example)                                       0.0000   1.0500            0.0000 &  27.3655 r
  mprj/wbs_dat_i[16] (net) 
  mprj/i_BUF[16]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   7.0761   9.5434   1.0500   2.9009   3.2278 &  30.5933 r
  mprj/i_BUF[16]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2514   1.0500            0.1128 &  30.7060 r
  mprj/buf_i[16] (net)                                   1   0.0048 
  mprj/i_FF[16]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2514   1.0500   0.0000   0.0001 &  30.7061 r
  data arrival time                                                                                                 30.7061

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[16]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4653   0.9500   0.0000   0.8428 &  35.9825 r
  clock reconvergence pessimism                                                                           0.0000    35.9825
  clock uncertainty                                                                                      -0.1000    35.8825
  library setup time                                                                    1.0000           -0.1485    35.7340
  data required time                                                                                                35.7340
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7340
  data arrival time                                                                                                -30.7061
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.0279

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3151 
  total derate : arrival time                                                                            -0.1591 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4742 

  slack (with derating applied) (MET)                                                                     5.0279 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.5021 



  Startpoint: la_oenb[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[91]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[27] (in)                                                             8.6440                     4.9215 &  26.9215 r
  la_oenb[27] (net)                                      2   0.3011 
  mprj/la_oenb[27] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.9215 r
  mprj/la_oenb[27] (net) 
  mprj/i_BUF[91]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   8.5703   8.6467   1.0500   3.6831   3.9675 &  30.8890 r
  mprj/i_BUF[91]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2853   1.0500            0.2018 &  31.0908 r
  mprj/buf_i[91] (net)                                   2   0.0182 
  mprj/i_FF[91]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.1552   0.2853   1.0500   0.0627   0.0661 &  31.1569 r
  data arrival time                                                                                                 31.1569

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[91]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5340   0.9500   0.0000   1.4394 &  36.5791 r
  clock reconvergence pessimism                                                                           0.0000    36.5791
  clock uncertainty                                                                                      -0.1000    36.4791
  library setup time                                                                    1.0000           -0.1518    36.3272
  data required time                                                                                                36.3272
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.3272
  data arrival time                                                                                                -31.1569
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.1704

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3465 
  total derate : arrival time                                                                            -0.2017 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5482 

  slack (with derating applied) (MET)                                                                     5.1704 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.7186 



  Startpoint: la_oenb[48]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[112]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[48] (in)                                                             9.5320                     5.3865 &  27.3865 r
  la_oenb[48] (net)                                      2   0.3307 
  mprj/la_oenb[48] (user_proj_example)                                         0.0000   1.0500            0.0000 &  27.3865 r
  mprj/la_oenb[48] (net) 
  mprj/i_BUF[112]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  8.1332   9.5385   1.0500   3.3412   3.6659 &  31.0524 r
  mprj/i_BUF[112]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3485   1.0500            0.2132 &  31.2656 r
  mprj/buf_i[112] (net)                                  2   0.0363 
  mprj/i_FF[112]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0578   0.3485   1.0500   0.0218   0.0239 &  31.2895 r
  data arrival time                                                                                                 31.2895

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[112]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5732   0.9500   0.0000   1.6119 &  36.7516 r
  clock reconvergence pessimism                                                                           0.0000    36.7516
  clock uncertainty                                                                                      -0.1000    36.6516
  library setup time                                                                    1.0000           -0.1576    36.4940
  data required time                                                                                                36.4940
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.4940
  data arrival time                                                                                                -31.2895
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.2045

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3556 
  total derate : arrival time                                                                            -0.1859 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5414 

  slack (with derating applied) (MET)                                                                     5.2045 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.7459 



  Startpoint: la_data_in[33]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[161]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[33] (in)                                                          9.1794                     5.2197 &  27.2197 r
  la_data_in[33] (net)                                   2   0.3196 
  mprj/la_data_in[33] (user_proj_example)                                      0.0000   1.0500            0.0000 &  27.2197 r
  mprj/la_data_in[33] (net) 
  mprj/i_BUF[161]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  8.5265   9.1829   1.0500   3.5827   3.8786 &  31.0983 r
  mprj/i_BUF[161]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2478   1.0500            0.1307 &  31.2290 r
  mprj/buf_i[161] (net)                                  1   0.0051 
  mprj/i_FF[161]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2478   1.0500   0.0000   0.0001 &  31.2291 r
  data arrival time                                                                                                 31.2291

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[161]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5732   0.9500   0.0000   1.5939 &  36.7336 r
  clock reconvergence pessimism                                                                           0.0000    36.7336
  clock uncertainty                                                                                      -0.1000    36.6336
  library setup time                                                                    1.0000           -0.1488    36.4848
  data required time                                                                                                36.4848
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.4848
  data arrival time                                                                                                -31.2291
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.2557

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3546 
  total derate : arrival time                                                                            -0.1909 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5456 

  slack (with derating applied) (MET)                                                                     5.2557 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.8013 



  Startpoint: la_oenb[32]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[96]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[32] (in)                                                             8.9425                     5.0779 &  27.0779 r
  la_oenb[32] (net)                                      2   0.3110 
  mprj/la_oenb[32] (user_proj_example)                                         0.0000   1.0500            0.0000 &  27.0779 r
  mprj/la_oenb[32] (net) 
  mprj/i_BUF[96]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   8.5717   8.9463   1.0500   3.6383   3.9397 &  31.0176 r
  mprj/i_BUF[96]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2666   1.0500            0.1650 &  31.1826 r
  mprj/buf_i[96] (net)                                   1   0.0112 
  mprj/i_FF[96]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0961   0.2666   1.0500   0.0387   0.0408 &  31.2234 r
  data arrival time                                                                                                 31.2234

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[96]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5732   0.9500   0.0000   1.5959 &  36.7356 r
  clock reconvergence pessimism                                                                           0.0000    36.7356
  clock uncertainty                                                                                      -0.1000    36.6356
  library setup time                                                                    1.0000           -0.1504    36.4852
  data required time                                                                                                36.4852
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.4852
  data arrival time                                                                                                -31.2234
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.2618

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3547 
  total derate : arrival time                                                                            -0.1974 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5521 

  slack (with derating applied) (MET)                                                                     5.2618 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.8139 



  Startpoint: la_oenb[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[95]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[31] (in)                                                             8.6754                     4.9274 &  26.9274 r
  la_oenb[31] (net)                                      2   0.3018 
  mprj/la_oenb[31] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.9274 r
  mprj/la_oenb[31] (net) 
  mprj/i_BUF[95]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   8.6418   8.6789   1.0500   3.7199   4.0187 &  30.9461 r
  mprj/i_BUF[95]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2370   1.0500            0.1498 &  31.0959 r
  mprj/buf_i[95] (net)                                   1   0.0039 
  mprj/i_FF[95]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2370   1.0500   0.0000   0.0000 &  31.0959 r
  data arrival time                                                                                                 31.0959

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[95]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5732   0.9500   0.0000   1.5999 &  36.7396 r
  clock reconvergence pessimism                                                                           0.0000    36.7396
  clock uncertainty                                                                                      -0.1000    36.6396
  library setup time                                                                    1.0000           -0.1478    36.4918
  data required time                                                                                                36.4918
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.4918
  data arrival time                                                                                                -31.0959
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.3959

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3550 
  total derate : arrival time                                                                            -0.1985 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5535 

  slack (with derating applied) (MET)                                                                     5.3959 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.9493 



  Startpoint: la_oenb[1] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[65]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[1] (in)                                                              8.8078                     4.9847 &  26.9847 r
  la_oenb[1] (net)                                       2   0.3057 
  mprj/la_oenb[1] (user_proj_example)                                          0.0000   1.0500            0.0000 &  26.9847 r
  mprj/la_oenb[1] (net) 
  mprj/i_BUF[65]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   7.9602   8.8129   1.0500   3.3173   3.6167 &  30.6014 r
  mprj/i_BUF[65]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2563   1.0500            0.1621 &  30.7634 r
  mprj/buf_i[65] (net)                                   2   0.0088 
  mprj/i_FF[65]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2563   1.0500   0.0000   0.0001 &  30.7635 r
  data arrival time                                                                                                 30.7635

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[65]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5454   0.9500   0.0000   1.2767 &  36.4164 r
  clock reconvergence pessimism                                                                           0.0000    36.4164
  clock uncertainty                                                                                      -0.1000    36.3164
  library setup time                                                                    1.0000           -0.1494    36.1670
  data required time                                                                                                36.1670
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.1670
  data arrival time                                                                                                -30.7635
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.4035

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3379 
  total derate : arrival time                                                                            -0.1799 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5179 

  slack (with derating applied) (MET)                                                                     5.4035 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.9214 



  Startpoint: wbs_adr_i[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[44]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[12] (in)                                                           8.8288                     4.9679 &  26.9679 r
  wbs_adr_i[12] (net)                                    2   0.3054 
  mprj/wbs_adr_i[12] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.9679 r
  mprj/wbs_adr_i[12] (net) 
  mprj/i_BUF[44]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   5.2058   8.8377   1.0500   2.1242   2.4002 &  29.3681 r
  mprj/i_BUF[44]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2464   1.0500            0.1501 &  29.5182 r
  mprj/buf_i[44] (net)                                   1   0.0059 
  mprj/i_FF[44]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0211   0.2464   1.0500   0.0082   0.0086 &  29.5268 r
  data arrival time                                                                                                 29.5268

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[44]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1330   0.9500   0.0000   0.0654 &  35.2051 r
  clock reconvergence pessimism                                                                           0.0000    35.2051
  clock uncertainty                                                                                      -0.1000    35.1051
  library setup time                                                                    1.0000           -0.1461    34.9590
  data required time                                                                                                34.9590
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.9590
  data arrival time                                                                                                -29.5268
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.4322

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2742 
  total derate : arrival time                                                                            -0.1219 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3960 

  slack (with derating applied) (MET)                                                                     5.4322 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.8282 



  Startpoint: la_oenb[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[89]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[25] (in)                                                             8.3411                     4.7466 &  26.7466 r
  la_oenb[25] (net)                                      2   0.2904 
  mprj/la_oenb[25] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.7466 r
  mprj/la_oenb[25] (net) 
  mprj/i_BUF[89]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   8.2537   8.3437   1.0500   3.5445   3.8192 &  30.5658 r
  mprj/i_BUF[89]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2361   1.0500            0.1690 &  30.7348 r
  mprj/buf_i[89] (net)                                   1   0.0049 
  mprj/i_FF[89]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0666   0.2361   1.0500   0.0271   0.0285 &  30.7632 r
  data arrival time                                                                                                 30.7632

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[89]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5288   0.9500   0.0000   1.4446 &  36.5842 r
  clock reconvergence pessimism                                                                           0.0000    36.5842
  clock uncertainty                                                                                      -0.1000    36.4842
  library setup time                                                                    1.0000           -0.1473    36.3369
  data required time                                                                                                36.3369
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.3369
  data arrival time                                                                                                -30.7632
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.5737

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3468 
  total derate : arrival time                                                                            -0.1913 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5380 

  slack (with derating applied) (MET)                                                                     5.5737 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.1117 



  Startpoint: la_oenb[7] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[71]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[7] (in)                                                              8.2603                     4.6891 &  26.6891 r
  la_oenb[7] (net)                                       2   0.2872 
  mprj/la_oenb[7] (user_proj_example)                                          0.0000   1.0500            0.0000 &  26.6891 r
  mprj/la_oenb[7] (net) 
  mprj/i_BUF[71]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   8.1089   8.2639   1.0500   3.4066   3.6892 &  30.3783 r
  mprj/i_BUF[71]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2436   1.0500            0.1817 &  30.5599 r
  mprj/buf_i[71] (net)                                   1   0.0073 
  mprj/i_FF[71]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2436   1.0500   0.0000   0.0001 &  30.5600 r
  data arrival time                                                                                                 30.5600

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[71]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5477   0.9500   0.0000   1.2834 &  36.4230 r
  clock reconvergence pessimism                                                                           0.0000    36.4230
  clock uncertainty                                                                                      -0.1000    36.3230
  library setup time                                                                    1.0000           -0.1483    36.1748
  data required time                                                                                                36.1748
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.1748
  data arrival time                                                                                                -30.5600
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.6147

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3383 
  total derate : arrival time                                                                            -0.1843 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5226 

  slack (with derating applied) (MET)                                                                     5.6147 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.1374 



  Startpoint: wbs_adr_i[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[45]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[13] (in)                                                           9.0859                     5.1119 &  27.1119 r
  wbs_adr_i[13] (net)                                    2   0.3143 
  mprj/wbs_adr_i[13] (user_proj_example)                                       0.0000   1.0500            0.0000 &  27.1119 r
  mprj/wbs_adr_i[13] (net) 
  mprj/i_BUF[45]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   6.3008   9.0955   1.0500   2.5567   2.8601 &  29.9720 r
  mprj/i_BUF[45]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2568   1.0500            0.1456 &  30.1176 r
  mprj/buf_i[45] (net)                                   1   0.0079 
  mprj/i_FF[45]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0088   0.2568   1.0500   0.0033   0.0036 &  30.1212 r
  data arrival time                                                                                                 30.1212

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[45]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4653   0.9500   0.0000   0.8461 &  35.9858 r
  clock reconvergence pessimism                                                                           0.0000    35.9858
  clock uncertainty                                                                                      -0.1000    35.8858
  library setup time                                                                    1.0000           -0.1489    35.7368
  data required time                                                                                                35.7368
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7368
  data arrival time                                                                                                -30.1212
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.6156

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3153 
  total derate : arrival time                                                                            -0.1433 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4586 

  slack (with derating applied) (MET)                                                                     5.6156 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.0742 



  Startpoint: wbs_adr_i[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[50]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[18] (in)                                                           9.0846                     5.1106 &  27.1106 r
  wbs_adr_i[18] (net)                                    2   0.3142 
  mprj/wbs_adr_i[18] (user_proj_example)                                       0.0000   1.0500            0.0000 &  27.1106 r
  mprj/wbs_adr_i[18] (net) 
  mprj/i_BUF[50]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   6.1898   9.0940   1.0500   2.5071   2.8062 &  29.9168 r
  mprj/i_BUF[50]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2754   1.0500            0.1654 &  30.0822 r
  mprj/buf_i[50] (net)                                   2   0.0130 
  mprj/i_FF[50]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0645   0.2754   1.0500   0.0263   0.0278 &  30.1100 r
  data arrival time                                                                                                 30.1100

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[50]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4653   0.9500   0.0000   0.8446 &  35.9843 r
  clock reconvergence pessimism                                                                           0.0000    35.9843
  clock uncertainty                                                                                      -0.1000    35.8843
  library setup time                                                                    1.0000           -0.1506    35.7337
  data required time                                                                                                35.7337
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7337
  data arrival time                                                                                                -30.1100
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.6238

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3152 
  total derate : arrival time                                                                            -0.1428 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4580 

  slack (with derating applied) (MET)                                                                     5.6238 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.0818 



  Startpoint: la_oenb[2] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[66]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[2] (in)                                                              8.9100                     5.0504 &  27.0504 r
  la_oenb[2] (net)                                       2   0.3096 
  mprj/la_oenb[2] (user_proj_example)                                          0.0000   1.0500            0.0000 &  27.0504 r
  mprj/la_oenb[2] (net) 
  mprj/i_BUF[66]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   7.3769   8.9144   1.0500   3.0296   3.3078 &  30.3582 r
  mprj/i_BUF[66]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2604   1.0500            0.1603 &  30.5185 r
  mprj/buf_i[66] (net)                                   2   0.0096 
  mprj/i_FF[66]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0208   0.2604   1.0500   0.0080   0.0085 &  30.5270 r
  data arrival time                                                                                                 30.5270

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[66]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5454   0.9500   0.0000   1.2766 &  36.4163 r
  clock reconvergence pessimism                                                                           0.0000    36.4163
  clock uncertainty                                                                                      -0.1000    36.3163
  library setup time                                                                    1.0000           -0.1497    36.1665
  data required time                                                                                                36.1665
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.1665
  data arrival time                                                                                                -30.5270
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.6395

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3379 
  total derate : arrival time                                                                            -0.1656 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5035 

  slack (with derating applied) (MET)                                                                     5.6395 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.1430 



  Startpoint: la_oenb[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[78]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[14] (in)                                                             8.5502                     4.8631 &  26.8631 r
  la_oenb[14] (net)                                      2   0.2976 
  mprj/la_oenb[14] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.8631 r
  mprj/la_oenb[14] (net) 
  mprj/i_BUF[78]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   7.7673   8.5532   1.0500   3.2422   3.5077 &  30.3708 r
  mprj/i_BUF[78]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.3062   1.0500            0.2276 &  30.5984 r
  mprj/buf_i[78] (net)                                   2   0.0260 
  mprj/i_FF[78]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0840   0.3063   1.0500   0.0342   0.0363 &  30.6348 r
  data arrival time                                                                                                 30.6348

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[78]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5234   0.9500   0.0000   1.4493 &  36.5890 r
  clock reconvergence pessimism                                                                           0.0000    36.5890
  clock uncertainty                                                                                      -0.1000    36.4890
  library setup time                                                                    1.0000           -0.1536    36.3354
  data required time                                                                                                36.3354
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.3354
  data arrival time                                                                                                -30.6348
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.7006

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3470 
  total derate : arrival time                                                                            -0.1796 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5266 

  slack (with derating applied) (MET)                                                                     5.7006 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.2272 



  Startpoint: la_data_in[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[141]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[13] (in)                                                          8.3375                     4.7294 &  26.7294 r
  la_data_in[13] (net)                                   2   0.2897 
  mprj/la_data_in[13] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.7294 r
  mprj/la_data_in[13] (net) 
  mprj/i_BUF[141]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  7.9462   8.3414   1.0500   3.3655   3.6456 &  30.3750 r
  mprj/i_BUF[141]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2801   1.0500            0.2146 &  30.5896 r
  mprj/buf_i[141] (net)                                  2   0.0178 
  mprj/i_FF[141]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0103   0.2801   1.0500   0.0039   0.0044 &  30.5940 r
  data arrival time                                                                                                 30.5940

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[141]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5675   0.9500   0.0000   1.4520 &  36.5917 r
  clock reconvergence pessimism                                                                           0.0000    36.5917
  clock uncertainty                                                                                      -0.1000    36.4917
  library setup time                                                                    1.0000           -0.1516    36.3401
  data required time                                                                                                36.3401
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.3401
  data arrival time                                                                                                -30.5940
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.7461

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3472 
  total derate : arrival time                                                                            -0.1840 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5312 

  slack (with derating applied) (MET)                                                                     5.7461 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.2773 



  Startpoint: la_data_in[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[156]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[28] (in)                                                          8.5173                     4.8340 &  26.8340 r
  la_data_in[28] (net)                                   2   0.2961 
  mprj/la_data_in[28] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.8340 r
  mprj/la_data_in[28] (net) 
  mprj/i_BUF[156]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  7.9851   8.5210   1.0500   3.3642   3.6450 &  30.4790 r
  mprj/i_BUF[156]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2750   1.0500            0.1991 &  30.6781 r
  mprj/buf_i[156] (net)                                  2   0.0152 
  mprj/i_FF[156]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0798   0.2750   1.0500   0.0324   0.0342 &  30.7123 r
  data arrival time                                                                                                 30.7123

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[156]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5732   0.9500   0.0000   1.6082 &  36.7479 r
  clock reconvergence pessimism                                                                           0.0000    36.7479
  clock uncertainty                                                                                      -0.1000    36.6479
  library setup time                                                                    1.0000           -0.1512    36.4967
  data required time                                                                                                36.4967
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.4967
  data arrival time                                                                                                -30.7123
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.7844

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3554 
  total derate : arrival time                                                                            -0.1847 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5401 

  slack (with derating applied) (MET)                                                                     5.7844 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.3244 



  Startpoint: wbs_dat_i[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[15]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[15] (in)                                                           8.9149                     5.0190 &  27.0190 r
  wbs_dat_i[15] (net)                                    2   0.3085 
  mprj/wbs_dat_i[15] (user_proj_example)                                       0.0000   1.0500            0.0000 &  27.0190 r
  mprj/wbs_dat_i[15] (net) 
  mprj/i_BUF[15]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   6.1221   8.9238   1.0500   2.4964   2.7885 &  29.8074 r
  mprj/i_BUF[15]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2433   1.0500            0.1416 &  29.9491 r
  mprj/buf_i[15] (net)                                   1   0.0048 
  mprj/i_FF[15]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2433   1.0500   0.0000   0.0001 &  29.9491 r
  data arrival time                                                                                                 29.9491

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[15]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4653   0.9500   0.0000   0.8429 &  35.9825 r
  clock reconvergence pessimism                                                                           0.0000    35.9825
  clock uncertainty                                                                                      -0.1000    35.8825
  library setup time                                                                    1.0000           -0.1478    35.7348
  data required time                                                                                                35.7348
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7348
  data arrival time                                                                                                -29.9491
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.7856

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3151 
  total derate : arrival time                                                                            -0.1395 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4546 

  slack (with derating applied) (MET)                                                                     5.7856 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.2403 



  Startpoint: la_data_in[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[155]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[27] (in)                                                          8.2571                     4.6940 &  26.6940 r
  la_data_in[27] (net)                                   2   0.2873 
  mprj/la_data_in[27] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.6940 r
  mprj/la_data_in[27] (net) 
  mprj/i_BUF[155]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  7.6815   8.2600   1.0500   3.2291   3.4910 &  30.1850 r
  mprj/i_BUF[155]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2664   1.0500            0.2058 &  30.3908 r
  mprj/buf_i[155] (net)                                  2   0.0137 
  mprj/i_FF[155]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0919   0.2664   1.0500   0.0365   0.0385 &  30.4293 r
  data arrival time                                                                                                 30.4293

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[155]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5291   0.9500   0.0000   1.4443 &  36.5840 r
  clock reconvergence pessimism                                                                           0.0000    36.5840
  clock uncertainty                                                                                      -0.1000    36.4840
  library setup time                                                                    1.0000           -0.1502    36.3338
  data required time                                                                                                36.3338
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.3338
  data arrival time                                                                                                -30.4293
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.9045

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3468 
  total derate : arrival time                                                                            -0.1779 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5246 

  slack (with derating applied) (MET)                                                                     5.9045 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4291 



  Startpoint: wbs_dat_i[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[4]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[4] (in)                                                            9.0092                     5.0603 &  27.0603 r
  wbs_dat_i[4] (net)                                     2   0.3113 
  mprj/wbs_dat_i[4] (user_proj_example)                                        0.0000   1.0500            0.0000 &  27.0603 r
  mprj/wbs_dat_i[4] (net) 
  mprj/i_BUF[4]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    3.6066   9.0199   1.0500   1.4032   1.6624 &  28.7227 r
  mprj/i_BUF[4]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.3182   1.0500            0.2125 &  28.9352 r
  mprj/buf_i[4] (net)                                    2   0.0280 
  mprj/i_FF[4]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0302   0.3182   1.0500   0.0118   0.0130 &  28.9482 r
  data arrival time                                                                                                 28.9482

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[4]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.1760   0.9500   0.0000   0.1383 &  35.2780 r
  clock reconvergence pessimism                                                                           0.0000    35.2780
  clock uncertainty                                                                                      -0.1000    35.1780
  library setup time                                                                    1.0000           -0.1528    35.0251
  data required time                                                                                                35.0251
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.0251
  data arrival time                                                                                                -28.9482
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.0769

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2780 
  total derate : arrival time                                                                            -0.0899 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3679 

  slack (with derating applied) (MET)                                                                     6.0769 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4448 



  Startpoint: la_data_in[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[136]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[8] (in)                                                           8.9776                     5.0752 &  27.0752 r
  la_data_in[8] (net)                                    2   0.3114 
  mprj/la_data_in[8] (user_proj_example)                                       0.0000   1.0500            0.0000 &  27.0752 r
  mprj/la_data_in[8] (net) 
  mprj/i_BUF[136]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  6.8219   8.9838   1.0500   2.5887   2.8659 &  29.9411 r
  mprj/i_BUF[136]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2532   1.0500            0.1484 &  30.0896 r
  mprj/buf_i[136] (net)                                  1   0.0073 
  mprj/i_FF[136]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0704   0.2532   1.0500   0.0286   0.0302 &  30.1197 r
  data arrival time                                                                                                 30.1197

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[136]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5500   0.9500   0.0000   1.3107 &  36.4504 r
  clock reconvergence pessimism                                                                           0.0000    36.4504
  clock uncertainty                                                                                      -0.1000    36.3504
  library setup time                                                                    1.0000           -0.1491    36.2012
  data required time                                                                                                36.2012
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.2012
  data arrival time                                                                                                -30.1197
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.0815

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3397 
  total derate : arrival time                                                                            -0.1450 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4847 

  slack (with derating applied) (MET)                                                                     6.0815 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.5663 



  Startpoint: la_data_in[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[138]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[10] (in)                                                          8.2957                     4.7118 &  26.7118 r
  la_data_in[10] (net)                                   2   0.2885 
  mprj/la_data_in[10] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.7118 r
  mprj/la_data_in[10] (net) 
  mprj/i_BUF[138]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  6.9200   8.2989   1.0500   2.8421   3.0901 &  29.8018 r
  mprj/i_BUF[138]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2846   1.0500            0.2214 &  30.0232 r
  mprj/buf_i[138] (net)                                  2   0.0196 
  mprj/i_FF[138]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0490   0.2846   1.0500   0.0198   0.0211 &  30.0443 r
  data arrival time                                                                                                 30.0443

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[138]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5459   0.9500   0.0000   1.2753 &  36.4150 r
  clock reconvergence pessimism                                                                           0.0000    36.4150
  clock uncertainty                                                                                      -0.1000    36.3150
  library setup time                                                                    1.0000           -0.1518    36.1632
  data required time                                                                                                36.1632
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.1632
  data arrival time                                                                                                -30.0443
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.1189

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3379 
  total derate : arrival time                                                                            -0.1587 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4966 

  slack (with derating applied) (MET)                                                                     6.1189 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6154 



  Startpoint: la_oenb[34]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[98]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[34] (in)                                                             8.4346                     4.7843 &  26.7843 r
  la_oenb[34] (net)                                      2   0.2931 
  mprj/la_oenb[34] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.7843 r
  mprj/la_oenb[34] (net) 
  mprj/i_BUF[98]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   7.3495   8.4386   1.0500   3.0283   3.2960 &  30.0804 r
  mprj/i_BUF[98]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2918   1.0500            0.2202 &  30.3005 r
  mprj/buf_i[98] (net)                                   2   0.0214 
  mprj/i_FF[98]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0355   0.2918   1.0500   0.0141   0.0152 &  30.3157 r
  data arrival time                                                                                                 30.3157

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[98]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5732   0.9500   0.0000   1.5998 &  36.7395 r
  clock reconvergence pessimism                                                                           0.0000    36.7395
  clock uncertainty                                                                                      -0.1000    36.6395
  library setup time                                                                    1.0000           -0.1526    36.4868
  data required time                                                                                                36.4868
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.4868
  data arrival time                                                                                                -30.3157
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.1711

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3549 
  total derate : arrival time                                                                            -0.1682 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5231 

  slack (with derating applied) (MET)                                                                     6.1711 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6942 



  Startpoint: wbs_adr_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[32]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[0] (in)                                                            9.2359                     5.2033 &  27.2033 r
  wbs_adr_i[0] (net)                                     2   0.3198 
  mprj/wbs_adr_i[0] (user_proj_example)                                        0.0000   1.0500            0.0000 &  27.2033 r
  mprj/wbs_adr_i[0] (net) 
  mprj/i_BUF[32]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.2719   9.2448   1.0500   1.3189   1.5671 &  28.7704 r
  mprj/i_BUF[32]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2852   1.0500            0.1666 &  28.9369 r
  mprj/buf_i[32] (net)                                   2   0.0153 
  mprj/i_FF[32]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0703   0.2852   1.0500   0.0283   0.0299 &  28.9669 r
  data arrival time                                                                                                 28.9669

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[32]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2394   0.9500   0.0000   0.2517 &  35.3914 r
  clock reconvergence pessimism                                                                           0.0000    35.3914
  clock uncertainty                                                                                      -0.1000    35.2914
  library setup time                                                                    1.0000           -0.1502    35.1412
  data required time                                                                                                35.1412
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.1412
  data arrival time                                                                                                -28.9669
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.1743

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2840 
  total derate : arrival time                                                                            -0.0840 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3680 

  slack (with derating applied) (MET)                                                                     6.1743 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.5423 



  Startpoint: wbs_adr_i[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[49]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[17] (in)                                                           8.7521                     4.9245 &  26.9245 r
  wbs_adr_i[17] (net)                                    2   0.3027 
  mprj/wbs_adr_i[17] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.9245 r
  mprj/wbs_adr_i[17] (net) 
  mprj/i_BUF[49]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   5.1153   8.7610   1.0500   2.0876   2.3590 &  29.2835 r
  mprj/i_BUF[49]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2491   1.0500            0.1575 &  29.4410 r
  mprj/buf_i[49] (net)                                   1   0.0070 
  mprj/i_FF[49]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2491   1.0500   0.0000   0.0001 &  29.4410 r
  data arrival time                                                                                                 29.4410

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[49]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4653   0.9500   0.0000   0.8428 &  35.9825 r
  clock reconvergence pessimism                                                                           0.0000    35.9825
  clock uncertainty                                                                                      -0.1000    35.8825
  library setup time                                                                    1.0000           -0.1483    35.7342
  data required time                                                                                                35.7342
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7342
  data arrival time                                                                                                -29.4410
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.2932

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3151 
  total derate : arrival time                                                                            -0.1198 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4349 

  slack (with derating applied) (MET)                                                                     6.2932 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.7281 



  Startpoint: wbs_adr_i[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[37]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[5] (in)                                                            8.5552                     4.8094 &  26.8094 r
  wbs_adr_i[5] (net)                                     2   0.2957 
  mprj/wbs_adr_i[5] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.8094 r
  mprj/wbs_adr_i[5] (net) 
  mprj/i_BUF[37]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.3400   8.5646   1.0500   1.3410   1.5825 &  28.3919 r
  mprj/i_BUF[37]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2904   1.0500            0.2116 &  28.6035 r
  mprj/buf_i[37] (net)                                   2   0.0204 
  mprj/i_FF[37]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2904   1.0500   0.0000   0.0003 &  28.6038 r
  data arrival time                                                                                                 28.6038

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[37]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1537   0.9500   0.0000   0.1022 &  35.2418 r
  clock reconvergence pessimism                                                                           0.0000    35.2418
  clock uncertainty                                                                                      -0.1000    35.1418
  library setup time                                                                    1.0000           -0.1502    34.9916
  data required time                                                                                                34.9916
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.9916
  data arrival time                                                                                                -28.6038
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3878

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2761 
  total derate : arrival time                                                                            -0.0854 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3616 

  slack (with derating applied) (MET)                                                                     6.3878 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.7494 



  Startpoint: la_data_in[35]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[163]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[35] (in)                                                          8.4023                     4.7575 &  26.7575 r
  la_data_in[35] (net)                                   2   0.2917 
  mprj/la_data_in[35] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.7575 r
  mprj/la_data_in[35] (net) 
  mprj/i_BUF[163]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  7.1182   8.4068   1.0500   2.8915   3.1576 &  29.9151 r
  mprj/i_BUF[163]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2510   1.0500            0.1809 &  30.0960 r
  mprj/buf_i[163] (net)                                  2   0.0088 
  mprj/i_FF[163]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2510   1.0500   0.0000   0.0001 &  30.0961 r
  data arrival time                                                                                                 30.0961

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[163]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5732   0.9500   0.0000   1.5939 &  36.7336 r
  clock reconvergence pessimism                                                                           0.0000    36.7336
  clock uncertainty                                                                                      -0.1000    36.6336
  library setup time                                                                    1.0000           -0.1491    36.4845
  data required time                                                                                                36.4845
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.4845
  data arrival time                                                                                                -30.0961
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3884

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3546 
  total derate : arrival time                                                                            -0.1590 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5136 

  slack (with derating applied) (MET)                                                                     6.3884 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9021 



  Startpoint: wbs_dat_i[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[6]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[6] (in)                                                            8.5239                     4.7915 &  26.7915 r
  wbs_dat_i[6] (net)                                     2   0.2946 
  mprj/wbs_dat_i[6] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.7915 r
  mprj/wbs_dat_i[6] (net) 
  mprj/i_BUF[6]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    3.3927   8.5333   1.0500   1.3556   1.5972 &  28.3887 r
  mprj/i_BUF[6]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2759   1.0500            0.1993 &  28.5880 r
  mprj/buf_i[6] (net)                                    2   0.0155 
  mprj/i_FF[6]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.2759   1.0500   0.0000   0.0003 &  28.5883 r
  data arrival time                                                                                                 28.5883

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[6]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.1846   0.9500   0.0000   0.1540 &  35.2936 r
  clock reconvergence pessimism                                                                           0.0000    35.2936
  clock uncertainty                                                                                      -0.1000    35.1936
  library setup time                                                                    1.0000           -0.1491    35.0446
  data required time                                                                                                35.0446
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.0446
  data arrival time                                                                                                -28.5883
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4563

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2789 
  total derate : arrival time                                                                            -0.0856 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3644 

  slack (with derating applied) (MET)                                                                     6.4563 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8207 



  Startpoint: io_in[34] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[226]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[34] (in)                                                              10.9381                     6.1089 &  28.1089 r
  io_in[34] (net)                                        2   0.3770 
  mprj/io_in[34] (user_proj_example)                                           0.0000   1.0500            0.0000 &  28.1089 r
  mprj/io_in[34] (net) 
  mprj/i_BUF[226]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.9269  10.9578   1.0500   1.1917   1.5374 &  29.6463 r
  mprj/i_BUF[226]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4441   1.0500            0.2258 &  29.8721 r
  mprj/buf_i[226] (net)                                  2   0.0617 
  mprj/i_FF[226]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0745   0.4444   1.0500   0.0300   0.0379 &  29.9100 r
  data arrival time                                                                                                 29.9100

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[226]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5424   0.9500   0.0000   1.5169 &  36.6566 r
  clock reconvergence pessimism                                                                           0.0000    36.6566
  clock uncertainty                                                                                      -0.1000    36.5566
  library setup time                                                                    1.0000           -0.1658    36.3907
  data required time                                                                                                36.3907
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.3907
  data arrival time                                                                                                -29.9100
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4808

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3506 
  total derate : arrival time                                                                            -0.0858 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4363 

  slack (with derating applied) (MET)                                                                     6.4808 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9171 



  Startpoint: wbs_dat_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[2]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[2] (in)                                                            8.7319                     4.9035 &  26.9035 r
  wbs_dat_i[2] (net)                                     2   0.3016 
  mprj/wbs_dat_i[2] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.9035 r
  mprj/wbs_dat_i[2] (net) 
  mprj/i_BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    3.0294   8.7422   1.0500   1.2219   1.4669 &  28.3704 r
  mprj/i_BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2754   1.0500            0.1865 &  28.5569 r
  mprj/buf_i[2] (net)                                    2   0.0144 
  mprj/i_FF[2]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0854   0.2754   1.0500   0.0338   0.0357 &  28.5926 r
  data arrival time                                                                                                 28.5926

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[2]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.2161   0.9500   0.0000   0.2058 &  35.3455 r
  clock reconvergence pessimism                                                                           0.0000    35.3455
  clock uncertainty                                                                                      -0.1000    35.2455
  library setup time                                                                    1.0000           -0.1492    35.0963
  data required time                                                                                                35.0963
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.0963
  data arrival time                                                                                                -28.5926
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5037

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2816 
  total derate : arrival time                                                                            -0.0804 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3620 

  slack (with derating applied) (MET)                                                                     6.5037 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8657 



  Startpoint: wbs_adr_i[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[48]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[16] (in)                                                           8.5551                     4.8157 &  26.8157 r
  wbs_adr_i[16] (net)                                    2   0.2959 
  mprj/wbs_adr_i[16] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.8157 r
  mprj/wbs_adr_i[16] (net) 
  mprj/i_BUF[48]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.8149   8.5635   1.0500   1.9661   2.2257 &  29.0414 r
  mprj/i_BUF[48]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2568   1.0500            0.1775 &  29.2189 r
  mprj/buf_i[48] (net)                                   2   0.0098 
  mprj/i_FF[48]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0201   0.2568   1.0500   0.0077   0.0082 &  29.2271 r
  data arrival time                                                                                                 29.2271

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[48]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4653   0.9500   0.0000   0.8409 &  35.9806 r
  clock reconvergence pessimism                                                                           0.0000    35.9806
  clock uncertainty                                                                                      -0.1000    35.8806
  library setup time                                                                    1.0000           -0.1489    35.7316
  data required time                                                                                                35.7316
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7316
  data arrival time                                                                                                -29.2271
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5045

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3150 
  total derate : arrival time                                                                            -0.1148 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4298 

  slack (with derating applied) (MET)                                                                     6.5045 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9343 



  Startpoint: wbs_cyc_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[236]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_cyc_i (in)                                                               8.5694                     4.8155 &  26.8155 r
  wbs_cyc_i (net)                                        2   0.2961 
  mprj/wbs_cyc_i (user_proj_example)                                           0.0000   1.0500            0.0000 &  26.8155 r
  mprj/wbs_cyc_i (net) 
  mprj/i_BUF[236]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.2807   8.5789   1.0500   1.3225   1.5654 &  28.3809 r
  mprj/i_BUF[236]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2807   1.0500            0.2013 &  28.5822 r
  mprj/buf_i[236] (net)                                  2   0.0169 
  mprj/i_FF[236]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2807   1.0500   0.0000   0.0003 &  28.5825 r
  data arrival time                                                                                                 28.5825

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[236]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2376   0.9500   0.0000   0.2481 &  35.3878 r
  clock reconvergence pessimism                                                                           0.0000    35.3878
  clock uncertainty                                                                                      -0.1000    35.2878
  library setup time                                                                    1.0000           -0.1498    35.1380
  data required time                                                                                                35.1380
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.1380
  data arrival time                                                                                                -28.5825
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5555

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2838 
  total derate : arrival time                                                                            -0.0841 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3679 

  slack (with derating applied) (MET)                                                                     6.5555 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9235 



  Startpoint: wbs_dat_i[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[7]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[7] (in)                                                            8.4436                     4.7508 &  26.7508 r
  wbs_dat_i[7] (net)                                     2   0.2920 
  mprj/wbs_dat_i[7] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.7508 r
  mprj/wbs_dat_i[7] (net) 
  mprj/i_BUF[7]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    3.8580   8.4520   1.0500   1.5711   1.8139 &  28.5647 r
  mprj/i_BUF[7]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2400   1.0500            0.1666 &  28.7313 r
  mprj/buf_i[7] (net)                                    1   0.0056 
  mprj/i_FF[7]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0424   0.2400   1.0500   0.0171   0.0180 &  28.7493 r
  data arrival time                                                                                                 28.7493

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[7]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.3431   0.9500   0.0000   0.4880 &  35.6277 r
  clock reconvergence pessimism                                                                           0.0000    35.6277
  clock uncertainty                                                                                      -0.1000    35.5276
  library setup time                                                                    1.0000           -0.1467    35.3809
  data required time                                                                                                35.3809
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.3809
  data arrival time                                                                                                -28.7493
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.6316

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2964 
  total derate : arrival time                                                                            -0.0952 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3916 

  slack (with derating applied) (MET)                                                                     6.6316 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0232 



  Startpoint: wbs_adr_i[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[54]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[22] (in)                                                           8.1384                     4.5839 &  26.5839 r
  wbs_adr_i[22] (net)                                    2   0.2815 
  mprj/wbs_adr_i[22] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.5839 r
  mprj/wbs_adr_i[22] (net) 
  mprj/i_BUF[54]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.9580   8.1459   1.0500   2.0097   2.2563 &  28.8402 r
  mprj/i_BUF[54]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2694   1.0500            0.2157 &  29.0559 r
  mprj/buf_i[54] (net)                                   2   0.0151 
  mprj/i_FF[54]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0375   0.2694   1.0500   0.0150   0.0160 &  29.0718 r
  data arrival time                                                                                                 29.0718

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[54]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4653   0.9500   0.0000   0.8460 &  35.9856 r
  clock reconvergence pessimism                                                                           0.0000    35.9856
  clock uncertainty                                                                                      -0.1000    35.8856
  library setup time                                                                    1.0000           -0.1501    35.7356
  data required time                                                                                                35.7356
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7356
  data arrival time                                                                                                -29.0718
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.6637

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3153 
  total derate : arrival time                                                                            -0.1185 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4337 

  slack (with derating applied) (MET)                                                                     6.6637 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0975 



  Startpoint: wbs_dat_i[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[20]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[20] (in)                                                           7.8553                     4.4249 &  26.4249 r
  wbs_dat_i[20] (net)                                    2   0.2717 
  mprj/wbs_dat_i[20] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.4249 r
  mprj/wbs_dat_i[20] (net) 
  mprj/i_BUF[20]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.3770   7.8624   1.0500   1.3567   1.5654 &  27.9903 r
  mprj/i_BUF[20]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2849   1.0500            0.2469 &  28.2372 r
  mprj/buf_i[20] (net)                                   2   0.0218 
  mprj/i_FF[20]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0434   0.2849   1.0500   0.0174   0.0187 &  28.2559 r
  data arrival time                                                                                                 28.2559

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[20]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1330   0.9500   0.0000   0.0649 &  35.2045 r
  clock reconvergence pessimism                                                                           0.0000    35.2045
  clock uncertainty                                                                                      -0.1000    35.1045
  library setup time                                                                    1.0000           -0.1496    34.9549
  data required time                                                                                                34.9549
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.9549
  data arrival time                                                                                                -28.2559
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.6991

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2742 
  total derate : arrival time                                                                            -0.0872 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3614 

  slack (with derating applied) (MET)                                                                     6.6991 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0604 



  Startpoint: la_oenb[39]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[103]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[39] (in)                                                             8.6565                     4.9171 &  26.9171 r
  la_oenb[39] (net)                                      2   0.3011 
  mprj/la_oenb[39] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.9171 r
  mprj/la_oenb[39] (net) 
  mprj/i_BUF[103]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  6.1390   8.6602   1.0500   2.3872   2.6264 &  29.5435 r
  mprj/i_BUF[103]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2722   1.0500            0.1880 &  29.7315 r
  mprj/buf_i[103] (net)                                  2   0.0138 
  mprj/i_FF[103]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0338   0.2722   1.0500   0.0134   0.0143 &  29.7457 r
  data arrival time                                                                                                 29.7457

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[103]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5732   0.9500   0.0000   1.5913 &  36.7310 r
  clock reconvergence pessimism                                                                           0.0000    36.7310
  clock uncertainty                                                                                      -0.1000    36.6310
  library setup time                                                                    1.0000           -0.1509    36.4801
  data required time                                                                                                36.4801
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.4801
  data arrival time                                                                                                -29.7457
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7343

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3545 
  total derate : arrival time                                                                            -0.1347 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4892 

  slack (with derating applied) (MET)                                                                     6.7343 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2235 



  Startpoint: la_oenb[35]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[99]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[35] (in)                                                             8.2543                     4.6827 &  26.6827 r
  la_oenb[35] (net)                                      2   0.2868 
  mprj/la_oenb[35] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.6827 r
  mprj/la_oenb[35] (net) 
  mprj/i_BUF[99]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   6.3391   8.2582   1.0500   2.6014   2.8459 &  29.5286 r
  mprj/i_BUF[99]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2342   1.0500            0.1721 &  29.7008 r
  mprj/buf_i[99] (net)                                   1   0.0047 
  mprj/i_FF[99]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2342   1.0500   0.0000   0.0000 &  29.7008 r
  data arrival time                                                                                                 29.7008

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[99]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5732   0.9500   0.0000   1.5939 &  36.7335 r
  clock reconvergence pessimism                                                                           0.0000    36.7335
  clock uncertainty                                                                                      -0.1000    36.6335
  library setup time                                                                    1.0000           -0.1471    36.4864
  data required time                                                                                                36.4864
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.4864
  data arrival time                                                                                                -29.7008
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7856

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3546 
  total derate : arrival time                                                                            -0.1437 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4984 

  slack (with derating applied) (MET)                                                                     6.7856 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2839 



  Startpoint: wbs_adr_i[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[38]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[6] (in)                                                            8.3198                     4.6799 &  26.6799 r
  wbs_adr_i[6] (net)                                     2   0.2876 
  mprj/wbs_adr_i[6] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.6799 r
  mprj/wbs_adr_i[6] (net) 
  mprj/i_BUF[38]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.7411   8.3284   1.0500   1.1075   1.3281 &  28.0080 r
  mprj/i_BUF[38]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2922   1.0500            0.2270 &  28.2350 r
  mprj/buf_i[38] (net)                                   2   0.0221 
  mprj/i_FF[38]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2922   1.0500   0.0000   0.0004 &  28.2354 r
  data arrival time                                                                                                 28.2354

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[38]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1782   0.9500   0.0000   0.1421 &  35.2818 r
  clock reconvergence pessimism                                                                           0.0000    35.2818
  clock uncertainty                                                                                      -0.1000    35.1818
  library setup time                                                                    1.0000           -0.1505    35.0313
  data required time                                                                                                35.0313
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.0313
  data arrival time                                                                                                -28.2354
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7959

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2782 
  total derate : arrival time                                                                            -0.0741 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3523 

  slack (with derating applied) (MET)                                                                     6.7959 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1482 



  Startpoint: wbs_dat_i[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[28]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[28] (in)                                                           8.5801                     4.8395 &  26.8395 r
  wbs_dat_i[28] (net)                                    2   0.2972 
  mprj/wbs_dat_i[28] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.8395 r
  mprj/wbs_dat_i[28] (net) 
  mprj/i_BUF[28]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.5344   8.5873   1.0500   1.7648   2.0018 &  28.8413 r
  mprj/i_BUF[28]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2322   1.0500            0.1502 &  28.9915 r
  mprj/buf_i[28] (net)                                   1   0.0029 
  mprj/i_FF[28]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2322   1.0500   0.0000   0.0000 &  28.9915 r
  data arrival time                                                                                                 28.9915

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[28]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4953   0.9500   0.0000   0.9511 &  36.0908 r
  clock reconvergence pessimism                                                                           0.0000    36.0908
  clock uncertainty                                                                                      -0.1000    35.9908
  library setup time                                                                    1.0000           -0.1462    35.8446
  data required time                                                                                                35.8446
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8446
  data arrival time                                                                                                -28.9915
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8531

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3208 
  total derate : arrival time                                                                            -0.1025 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4233 

  slack (with derating applied) (MET)                                                                     6.8531 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2763 



  Startpoint: wbs_dat_i[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[24]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[24] (in)                                                           8.2217                     4.6393 &  26.6393 r
  wbs_dat_i[24] (net)                                    2   0.2848 
  mprj/wbs_dat_i[24] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.6393 r
  mprj/wbs_dat_i[24] (net) 
  mprj/i_BUF[24]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.5110   8.2283   1.0500   1.8287   2.0591 &  28.6985 r
  mprj/i_BUF[24]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2294   1.0500            0.1689 &  28.8674 r
  mprj/buf_i[24] (net)                                   1   0.0034 
  mprj/i_FF[24]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2294   1.0500   0.0000   0.0000 &  28.8674 r
  data arrival time                                                                                                 28.8674

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[24]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4653   0.9500   0.0000   0.8476 &  35.9873 r
  clock reconvergence pessimism                                                                           0.0000    35.9873
  clock uncertainty                                                                                      -0.1000    35.8873
  library setup time                                                                    1.0000           -0.1454    35.7419
  data required time                                                                                                35.7419
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7419
  data arrival time                                                                                                -28.8674
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8745

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3154 
  total derate : arrival time                                                                            -0.1061 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4215 

  slack (with derating applied) (MET)                                                                     6.8745 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2959 



  Startpoint: wbs_adr_i[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[42]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[10] (in)                                                           8.0526                     4.5312 &  26.5312 r
  wbs_adr_i[10] (net)                                    2   0.2784 
  mprj/wbs_adr_i[10] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.5312 r
  mprj/wbs_adr_i[10] (net) 
  mprj/i_BUF[42]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.8912   8.0605   1.0500   1.1649   1.3795 &  27.9107 r
  mprj/i_BUF[42]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2766   1.0500            0.2275 &  28.1382 r
  mprj/buf_i[42] (net)                                   2   0.0180 
  mprj/i_FF[42]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0507   0.2766   1.0500   0.0205   0.0218 &  28.1600 r
  data arrival time                                                                                                 28.1600

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[42]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1846   0.9500   0.0000   0.1539 &  35.2936 r
  clock reconvergence pessimism                                                                           0.0000    35.2936
  clock uncertainty                                                                                      -0.1000    35.1936
  library setup time                                                                    1.0000           -0.1491    35.0445
  data required time                                                                                                35.0445
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.0445
  data arrival time                                                                                                -28.1600
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8845

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2788 
  total derate : arrival time                                                                            -0.0776 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3564 

  slack (with derating applied) (MET)                                                                     6.8845 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2409 



  Startpoint: io_in[11] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[203]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[11] (in)                                                               6.9036                     3.9062 &  25.9062 r
  io_in[11] (net)                                        2   0.2393 
  mprj/io_in[11] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.9062 r
  mprj/io_in[11] (net) 
  mprj/i_BUF[203]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  5.2697   6.9071   1.0500   2.1489   2.3488 &  28.2550 r
  mprj/i_BUF[203]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3346   1.0500            0.3445 &  28.5996 r
  mprj/buf_i[203] (net)                                  2   0.0426 
  mprj/i_FF[203]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3347   1.0500   0.0000   0.0029 &  28.6024 r
  data arrival time                                                                                                 28.6024

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[203]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.3992   0.9500   0.0000   0.6388 &  35.7784 r
  clock reconvergence pessimism                                                                           0.0000    35.7784
  clock uncertainty                                                                                      -0.1000    35.6784
  library setup time                                                                    1.0000           -0.1555    35.5230
  data required time                                                                                                35.5230
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.5230
  data arrival time                                                                                                -28.6024
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9205

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3044 
  total derate : arrival time                                                                            -0.1284 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4328 

  slack (with derating applied) (MET)                                                                     6.9205 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3533 



  Startpoint: wbs_dat_i[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[8]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[8] (in)                                                            8.3284                     4.6849 &  26.6849 r
  wbs_dat_i[8] (net)                                     2   0.2879 
  mprj/wbs_dat_i[8] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.6849 r
  mprj/wbs_dat_i[8] (net) 
  mprj/i_BUF[8]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    3.1487   8.3370   1.0500   1.2683   1.4951 &  28.1800 r
  mprj/i_BUF[8]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2857   1.0500            0.2202 &  28.4002 r
  mprj/buf_i[8] (net)                                    2   0.0198 
  mprj/i_FF[8]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0641   0.2857   1.0500   0.0259   0.0275 &  28.4276 r
  data arrival time                                                                                                 28.4276

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[8]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.3431   0.9500   0.0000   0.4885 &  35.6282 r
  clock reconvergence pessimism                                                                           0.0000    35.6282
  clock uncertainty                                                                                      -0.1000    35.5282
  library setup time                                                                    1.0000           -0.1508    35.3774
  data required time                                                                                                35.3774
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.3774
  data arrival time                                                                                                -28.4276
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9497

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2965 
  total derate : arrival time                                                                            -0.0830 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3794 

  slack (with derating applied) (MET)                                                                     6.9497 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3292 



  Startpoint: la_oenb[61]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[125]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[61] (in)                                                             8.5402                     4.8516 &  26.8516 r
  la_oenb[61] (net)                                      2   0.2971 
  mprj/la_oenb[61] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.8516 r
  mprj/la_oenb[61] (net) 
  mprj/i_BUF[125]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.2421   8.5437   1.0500   1.7213   1.9317 &  28.7833 r
  mprj/i_BUF[125]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4254   1.0500            0.3351 &  29.1184 r
  mprj/buf_i[125] (net)                                  2   0.0656 
  mprj/i_FF[125]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.4257   1.0500   0.0000   0.0065 &  29.1249 r
  data arrival time                                                                                                 29.1249

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[125]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5457   0.9500   0.0000   1.2757 &  36.4154 r
  clock reconvergence pessimism                                                                           0.0000    36.4154
  clock uncertainty                                                                                      -0.1000    36.3154
  library setup time                                                                    1.0000           -0.1642    36.1512
  data required time                                                                                                36.1512
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.1512
  data arrival time                                                                                                -29.1249
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0263

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3379 
  total derate : arrival time                                                                            -0.1082 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4461 

  slack (with derating applied) (MET)                                                                     7.0263 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4724 



  Startpoint: wbs_adr_i[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[51]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[19] (in)                                                           7.5216                     4.2404 &  26.2404 r
  wbs_adr_i[19] (net)                                    2   0.2602 
  mprj/wbs_adr_i[19] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.2404 r
  mprj/wbs_adr_i[19] (net) 
  mprj/i_BUF[51]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.8747   7.5277   1.0500   1.1587   1.3474 &  27.5878 r
  mprj/i_BUF[51]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2720   1.0500            0.2541 &  27.8418 r
  mprj/buf_i[51] (net)                                   2   0.0189 
  mprj/i_FF[51]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0619   0.2720   1.0500   0.0252   0.0268 &  27.8686 r
  data arrival time                                                                                                 27.8686

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[51]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1330   0.9500   0.0000   0.0655 &  35.2052 r
  clock reconvergence pessimism                                                                           0.0000    35.2052
  clock uncertainty                                                                                      -0.1000    35.1052
  library setup time                                                                    1.0000           -0.1484    34.9568
  data required time                                                                                                34.9568
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.9568
  data arrival time                                                                                                -27.8686
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0881

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2742 
  total derate : arrival time                                                                            -0.0775 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3517 

  slack (with derating applied) (MET)                                                                     7.0881 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4399 



  Startpoint: la_oenb[41]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[105]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[41] (in)                                                             8.2285                     4.6512 &  26.6512 r
  la_oenb[41] (net)                                      2   0.2853 
  mprj/la_oenb[41] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.6512 r
  mprj/la_oenb[41] (net) 
  mprj/i_BUF[105]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  5.3278   8.2340   1.0500   2.1713   2.4096 &  29.0608 r
  mprj/i_BUF[105]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2656   1.0500            0.2065 &  29.2673 r
  mprj/buf_i[105] (net)                                  2   0.0135 
  mprj/i_FF[105]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1152   0.2656   1.0500   0.0452   0.0477 &  29.3149 r
  data arrival time                                                                                                 29.3149

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[105]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5732   0.9500   0.0000   1.5836 &  36.7232 r
  clock reconvergence pessimism                                                                           0.0000    36.7232
  clock uncertainty                                                                                      -0.1000    36.6232
  library setup time                                                                    1.0000           -0.1503    36.4729
  data required time                                                                                                36.4729
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.4729
  data arrival time                                                                                                -29.3149
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1580

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3541 
  total derate : arrival time                                                                            -0.1268 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4809 

  slack (with derating applied) (MET)                                                                     7.1580 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6389 



  Startpoint: wbs_adr_i[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[52]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[20] (in)                                                           7.3286                     4.1318 &  26.1318 r
  wbs_adr_i[20] (net)                                    2   0.2535 
  mprj/wbs_adr_i[20] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.1318 r
  mprj/wbs_adr_i[20] (net) 
  mprj/i_BUF[52]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.6303   7.3346   1.0500   1.0598   1.2396 &  27.3714 r
  mprj/i_BUF[52]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2763   1.0500            0.2692 &  27.6406 r
  mprj/buf_i[52] (net)                                   2   0.0213 
  mprj/i_FF[52]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0199   0.2763   1.0500   0.0079   0.0087 &  27.6493 r
  data arrival time                                                                                                 27.6493

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[52]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1330   0.9500   0.0000   0.0648 &  35.2045 r
  clock reconvergence pessimism                                                                           0.0000    35.2045
  clock uncertainty                                                                                      -0.1000    35.1045
  library setup time                                                                    1.0000           -0.1488    34.9557
  data required time                                                                                                34.9557
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.9557
  data arrival time                                                                                                -27.6493
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3064

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2742 
  total derate : arrival time                                                                            -0.0723 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3464 

  slack (with derating applied) (MET)                                                                     7.3064 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6528 



  Startpoint: wbs_adr_i[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[36]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[4] (in)                                                            8.0517                     4.5278 &  26.5278 r
  wbs_adr_i[4] (net)                                     2   0.2783 
  mprj/wbs_adr_i[4] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.5278 r
  mprj/wbs_adr_i[4] (net) 
  mprj/i_BUF[36]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.8237   8.0601   1.0500   0.7425   0.9419 &  27.4697 r
  mprj/i_BUF[36]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.3046   1.0500            0.2543 &  27.7239 r
  mprj/buf_i[36] (net)                                   2   0.0277 
  mprj/i_FF[36]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0929   0.3046   1.0500   0.0376   0.0401 &  27.7640 r
  data arrival time                                                                                                 27.7640

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[36]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2060   0.9500   0.0000   0.1855 &  35.3252 r
  clock reconvergence pessimism                                                                           0.0000    35.3252
  clock uncertainty                                                                                      -0.1000    35.2252
  library setup time                                                                    1.0000           -0.1518    35.0734
  data required time                                                                                                35.0734
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.0734
  data arrival time                                                                                                -27.7640
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3094

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2805 
  total derate : arrival time                                                                            -0.0589 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3394 

  slack (with derating applied) (MET)                                                                     7.3094 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6488 



  Startpoint: wbs_dat_i[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[17]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[17] (in)                                                           8.1016                     4.5633 &  26.5633 r
  wbs_dat_i[17] (net)                                    2   0.2803 
  mprj/wbs_dat_i[17] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.5633 r
  mprj/wbs_dat_i[17] (net) 
  mprj/i_BUF[17]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.5129   8.1089   1.0500   1.3925   1.6128 &  28.1761 r
  mprj/i_BUF[17]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2769   1.0500            0.2250 &  28.4011 r
  mprj/buf_i[17] (net)                                   2   0.0178 
  mprj/i_FF[17]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0675   0.2769   1.0500   0.0275   0.0292 &  28.4303 r
  data arrival time                                                                                                 28.4303

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[17]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4708   0.9500   0.0000   0.8594 &  35.9991 r
  clock reconvergence pessimism                                                                           0.0000    35.9991
  clock uncertainty                                                                                      -0.1000    35.8991
  library setup time                                                                    1.0000           -0.1507    35.7484
  data required time                                                                                                35.7484
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7484
  data arrival time                                                                                                -28.4303
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3181

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3160 
  total derate : arrival time                                                                            -0.0889 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4049 

  slack (with derating applied) (MET)                                                                     7.3181 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7229 



  Startpoint: wbs_dat_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[1]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[1] (in)                                                            8.0009                     4.5000 &  26.5000 r
  wbs_dat_i[1] (net)                                     2   0.2765 
  mprj/wbs_dat_i[1] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.5000 r
  mprj/wbs_dat_i[1] (net) 
  mprj/i_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    2.0617   8.0092   1.0500   0.8407   1.0431 &  27.5432 r
  mprj/i_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2561   1.0500            0.2100 &  27.7532 r
  mprj/buf_i[1] (net)                                    2   0.0117 
  mprj/i_FF[1]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0286   0.2561   1.0500   0.0113   0.0120 &  27.7652 r
  data arrival time                                                                                                 27.7652

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[1]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.2188   0.9500   0.0000   0.2111 &  35.3507 r
  clock reconvergence pessimism                                                                           0.0000    35.3507
  clock uncertainty                                                                                      -0.1000    35.2507
  library setup time                                                                    1.0000           -0.1475    35.1033
  data required time                                                                                                35.1033
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.1033
  data arrival time                                                                                                -27.7652
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3380

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2819 
  total derate : arrival time                                                                            -0.0602 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3421 

  slack (with derating applied) (MET)                                                                     7.3380 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6801 



  Startpoint: wbs_dat_i[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[21]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[21] (in)                                                           7.3139                     4.1222 &  26.1222 r
  wbs_dat_i[21] (net)                                    2   0.2530 
  mprj/wbs_dat_i[21] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.1222 r
  mprj/wbs_dat_i[21] (net) 
  mprj/i_BUF[21]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.5985   7.3198   1.0500   1.0473   1.2267 &  27.3489 r
  mprj/i_BUF[21]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2632   1.0500            0.2578 &  27.6067 r
  mprj/buf_i[21] (net)                                   2   0.0168 
  mprj/i_FF[21]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0268   0.2632   1.0500   0.0105   0.0113 &  27.6180 r
  data arrival time                                                                                                 27.6180

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[21]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1330   0.9500   0.0000   0.0654 &  35.2050 r
  clock reconvergence pessimism                                                                           0.0000    35.2050
  clock uncertainty                                                                                      -0.1000    35.1050
  library setup time                                                                    1.0000           -0.1476    34.9574
  data required time                                                                                                34.9574
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.9574
  data arrival time                                                                                                -27.6180
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3394

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2742 
  total derate : arrival time                                                                            -0.0712 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3454 

  slack (with derating applied) (MET)                                                                     7.3394 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6848 



  Startpoint: io_in[7] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[199]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[7] (in)                                                                8.0969                     4.5557 &  26.5557 r
  io_in[7] (net)                                         2   0.2799 
  mprj/io_in[7] (user_proj_example)                                            0.0000   1.0500            0.0000 &  26.5557 r
  mprj/io_in[7] (net) 
  mprj/i_BUF[199]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.6780   8.1045   1.0500   1.0819   1.2908 &  27.8465 r
  mprj/i_BUF[199]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3713   1.0500            0.3112 &  28.1577 r
  mprj/buf_i[199] (net)                                  2   0.0493 
  mprj/i_FF[199]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0346   0.3715   1.0500   0.0136   0.0188 &  28.1765 r
  data arrival time                                                                                                 28.1765

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[199]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4232   0.9500   0.0000   0.7021 &  35.8418 r
  clock reconvergence pessimism                                                                           0.0000    35.8418
  clock uncertainty                                                                                      -0.1000    35.7418
  library setup time                                                                    1.0000           -0.1589    35.5829
  data required time                                                                                                35.5829
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.5829
  data arrival time                                                                                                -28.1765
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4064

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3077 
  total derate : arrival time                                                                            -0.0772 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3849 

  slack (with derating applied) (MET)                                                                     7.4064 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7913 



  Startpoint: wbs_adr_i[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[46]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[14] (in)                                                           7.7207                     4.3490 &  26.3490 r
  wbs_adr_i[14] (net)                                    2   0.2670 
  mprj/wbs_adr_i[14] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.3490 r
  mprj/wbs_adr_i[14] (net) 
  mprj/i_BUF[46]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.4638   7.7276   1.0500   1.4092   1.6204 &  27.9694 r
  mprj/i_BUF[46]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2714   1.0500            0.2419 &  28.2113 r
  mprj/buf_i[46] (net)                                   2   0.0177 
  mprj/i_FF[46]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0292   0.2714   1.0500   0.0116   0.0124 &  28.2237 r
  data arrival time                                                                                                 28.2237

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[46]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4505   0.9500   0.0000   0.7888 &  35.9285 r
  clock reconvergence pessimism                                                                           0.0000    35.9285
  clock uncertainty                                                                                      -0.1000    35.8285
  library setup time                                                                    1.0000           -0.1501    35.6784
  data required time                                                                                                35.6784
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.6784
  data arrival time                                                                                                -28.2237
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4547

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3123 
  total derate : arrival time                                                                            -0.0893 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4015 

  slack (with derating applied) (MET)                                                                     7.4547 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8562 



  Startpoint: io_in[28] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[220]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[28] (in)                                                               8.4836                     4.7889 &  26.7889 r
  io_in[28] (net)                                        2   0.2939 
  mprj/io_in[28] (user_proj_example)                                           0.0000   1.0500            0.0000 &  26.7889 r
  mprj/io_in[28] (net) 
  mprj/i_BUF[220]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.0462   8.4902   1.0500   1.6514   1.8759 &  28.6649 r
  mprj/i_BUF[220]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3416   1.0500            0.2658 &  28.9306 r
  mprj/buf_i[220] (net)                                  2   0.0388 
  mprj/i_FF[220]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3416   1.0500   0.0000   0.0013 &  28.9319 r
  data arrival time                                                                                                 28.9319

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[220]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5324   0.9500   0.0000   1.5493 &  36.6889 r
  clock reconvergence pessimism                                                                           0.0000    36.6889
  clock uncertainty                                                                                      -0.1000    36.5889
  library setup time                                                                    1.0000           -0.1568    36.4322
  data required time                                                                                                36.4322
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.4322
  data arrival time                                                                                                -28.9319
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5002

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3523 
  total derate : arrival time                                                                            -0.1020 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4543 

  slack (with derating applied) (MET)                                                                     7.5002 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9545 



  Startpoint: wbs_dat_i[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[14]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[14] (in)                                                           7.9404                     4.4727 &  26.4727 r
  wbs_dat_i[14] (net)                                    2   0.2747 
  mprj/wbs_dat_i[14] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.4727 r
  mprj/wbs_dat_i[14] (net) 
  mprj/i_BUF[14]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.0573   7.9475   1.0500   1.2328   1.4408 &  27.9134 r
  mprj/i_BUF[14]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2400   1.0500            0.1970 &  28.1104 r
  mprj/buf_i[14] (net)                                   1   0.0075 
  mprj/i_FF[14]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0105   0.2400   1.0500   0.0040   0.0043 &  28.1147 r
  data arrival time                                                                                                 28.1147

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[14]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4467   0.9500   0.0000   0.7765 &  35.9162 r
  clock reconvergence pessimism                                                                           0.0000    35.9162
  clock uncertainty                                                                                      -0.1000    35.8162
  library setup time                                                                    1.0000           -0.1474    35.6688
  data required time                                                                                                35.6688
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.6688
  data arrival time                                                                                                -28.1147
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5541

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3116 
  total derate : arrival time                                                                            -0.0782 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3898 

  slack (with derating applied) (MET)                                                                     7.5541 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9439 



  Startpoint: wbs_dat_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[3]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[3] (in)                                                            7.6528                     4.3061 &  26.3061 r
  wbs_dat_i[3] (net)                                     2   0.2645 
  mprj/wbs_dat_i[3] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.3061 r
  mprj/wbs_dat_i[3] (net) 
  mprj/i_BUF[3]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    1.6805   7.6602   1.0500   0.6835   0.8678 &  27.1739 r
  mprj/i_BUF[3]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2532   1.0500            0.2279 &  27.4017 r
  mprj/buf_i[3] (net)                                    2   0.0123 
  mprj/i_FF[3]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0295   0.2532   1.0500   0.0117   0.0124 &  27.4141 r
  data arrival time                                                                                                 27.4141

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[3]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.2002   0.9500   0.0000   0.1733 &  35.3130 r
  clock reconvergence pessimism                                                                           0.0000    35.3130
  clock uncertainty                                                                                      -0.1000    35.2130
  library setup time                                                                    1.0000           -0.1471    35.0659
  data required time                                                                                                35.0659
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.0659
  data arrival time                                                                                                -27.4141
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6517

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2799 
  total derate : arrival time                                                                            -0.0528 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3326 

  slack (with derating applied) (MET)                                                                     7.6517 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9844 



  Startpoint: wbs_adr_i[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[60]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[28] (in)                                                           7.6412                     4.3041 &  26.3041 r
  wbs_adr_i[28] (net)                                    2   0.2643 
  mprj/wbs_adr_i[28] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.3041 r
  mprj/wbs_adr_i[28] (net) 
  mprj/i_BUF[60]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.6259   7.6480   1.0500   1.4585   1.6667 &  27.9708 r
  mprj/i_BUF[60]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2294   1.0500            0.2039 &  28.1747 r
  mprj/buf_i[60] (net)                                   1   0.0056 
  mprj/i_FF[60]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0142   0.2294   1.0500   0.0054   0.0057 &  28.1804 r
  data arrival time                                                                                                 28.1804

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[60]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4954   0.9500   0.0000   0.9517 &  36.0914 r
  clock reconvergence pessimism                                                                           0.0000    36.0914
  clock uncertainty                                                                                      -0.1000    35.9914
  library setup time                                                                    1.0000           -0.1456    35.8458
  data required time                                                                                                35.8458
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8458
  data arrival time                                                                                                -28.1804
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6654

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3208 
  total derate : arrival time                                                                            -0.0893 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4102 

  slack (with derating applied) (MET)                                                                     7.6654 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0756 



  Startpoint: wbs_adr_i[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[56]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[24] (in)                                                           7.6932                     4.3404 &  26.3404 r
  wbs_adr_i[24] (net)                                    2   0.2663 
  mprj/wbs_adr_i[24] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.3404 r
  mprj/wbs_adr_i[24] (net) 
  mprj/i_BUF[56]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.3553   7.6992   1.0500   1.3480   1.5457 &  27.8860 r
  mprj/i_BUF[56]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2201   1.0500            0.1911 &  28.0772 r
  mprj/buf_i[56] (net)                                   1   0.0028 
  mprj/i_FF[56]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2201   1.0500   0.0000   0.0000 &  28.0772 r
  data arrival time                                                                                                 28.0772

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[56]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4653   0.9500   0.0000   0.8476 &  35.9873 r
  clock reconvergence pessimism                                                                           0.0000    35.9873
  clock uncertainty                                                                                      -0.1000    35.8873
  library setup time                                                                    1.0000           -0.1433    35.7440
  data required time                                                                                                35.7440
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7440
  data arrival time                                                                                                -28.0772
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6668

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3154 
  total derate : arrival time                                                                            -0.0827 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3981 

  slack (with derating applied) (MET)                                                                     7.6668 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0649 



  Startpoint: wbs_dat_i[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[13]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[13] (in)                                                           7.9763                     4.4951 &  26.4951 r
  wbs_dat_i[13] (net)                                    2   0.2760 
  mprj/wbs_dat_i[13] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.4951 r
  mprj/wbs_dat_i[13] (net) 
  mprj/i_BUF[13]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.7970   7.9831   1.0500   1.1278   1.3272 &  27.8223 r
  mprj/i_BUF[13]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2758   1.0500            0.2312 &  28.0536 r
  mprj/buf_i[13] (net)                                   2   0.0180 
  mprj/i_FF[13]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0232   0.2758   1.0500   0.0094   0.0101 &  28.0637 r
  data arrival time                                                                                                 28.0637

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[13]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4653   0.9500   0.0000   0.8437 &  35.9834 r
  clock reconvergence pessimism                                                                           0.0000    35.9834
  clock uncertainty                                                                                      -0.1000    35.8834
  library setup time                                                                    1.0000           -0.1506    35.7327
  data required time                                                                                                35.7327
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7327
  data arrival time                                                                                                -28.0637
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6691

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3152 
  total derate : arrival time                                                                            -0.0747 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3898 

  slack (with derating applied) (MET)                                                                     7.6691 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0589 



  Startpoint: la_data_in[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[129]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[1] (in)                                                           7.3817                     4.1674 &  26.1674 r
  la_data_in[1] (net)                                    2   0.2556 
  mprj/la_data_in[1] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.1674 r
  mprj/la_data_in[1] (net) 
  mprj/i_BUF[129]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.8704   7.3871   1.0500   1.5247   1.7214 &  27.8888 r
  mprj/i_BUF[129]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2323   1.0500            0.2226 &  28.1113 r
  mprj/buf_i[129] (net)                                  1   0.0074 
  mprj/i_FF[129]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2323   1.0500   0.0000   0.0001 &  28.1114 r
  data arrival time                                                                                                 28.1114

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[129]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4641   0.9500   0.0000   0.9961 &  36.1358 r
  clock reconvergence pessimism                                                                           0.0000    36.1358
  clock uncertainty                                                                                      -0.1000    36.0358
  library setup time                                                                    1.0000           -0.1461    35.8897
  data required time                                                                                                35.8897
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8897
  data arrival time                                                                                                -28.1114
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7783

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3232 
  total derate : arrival time                                                                            -0.0926 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4157 

  slack (with derating applied) (MET)                                                                     7.7783 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1940 



  Startpoint: wbs_adr_i[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[53]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[21] (in)                                                           7.4994                     4.2287 &  26.2287 r
  wbs_adr_i[21] (net)                                    2   0.2595 
  mprj/wbs_adr_i[21] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.2287 r
  mprj/wbs_adr_i[21] (net) 
  mprj/i_BUF[53]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.1129   7.5054   1.0500   1.2610   1.4531 &  27.6817 r
  mprj/i_BUF[53]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2669   1.0500            0.2506 &  27.9323 r
  mprj/buf_i[53] (net)                                   2   0.0172 
  mprj/i_FF[53]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0530   0.2669   1.0500   0.0211   0.0225 &  27.9548 r
  data arrival time                                                                                                 27.9548

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[53]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4653   0.9500   0.0000   0.8461 &  35.9858 r
  clock reconvergence pessimism                                                                           0.0000    35.9858
  clock uncertainty                                                                                      -0.1000    35.8858
  library setup time                                                                    1.0000           -0.1498    35.7360
  data required time                                                                                                35.7360
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7360
  data arrival time                                                                                                -27.9548
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7812

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3153 
  total derate : arrival time                                                                            -0.0822 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3975 

  slack (with derating applied) (MET)                                                                     7.7812 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1787 



  Startpoint: la_oenb[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[79]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[15] (in)                                                             6.3028                     3.5771 &  25.5771 r
  la_oenb[15] (net)                                      2   0.2187 
  mprj/la_oenb[15] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.5771 r
  mprj/la_oenb[15] (net) 
  mprj/i_BUF[79]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   5.9301   6.3050   1.0500   2.4509   2.6498 &  28.2270 r
  mprj/i_BUF[79]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2519   1.0500            0.3060 &  28.5329 r
  mprj/buf_i[79] (net)                                   2   0.0177 
  mprj/i_FF[79]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0322   0.2519   1.0500   0.0128   0.0137 &  28.5466 r
  data arrival time                                                                                                 28.5466

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[79]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5675   0.9500   0.0000   1.4516 &  36.5913 r
  clock reconvergence pessimism                                                                           0.0000    36.5913
  clock uncertainty                                                                                      -0.1000    36.4913
  library setup time                                                                    1.0000           -0.1491    36.3422
  data required time                                                                                                36.3422
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.3422
  data arrival time                                                                                                -28.5466
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7956

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3471 
  total derate : arrival time                                                                            -0.1414 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4886 

  slack (with derating applied) (MET)                                                                     7.7956 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2842 



  Startpoint: wbs_dat_i[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[5]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[5] (in)                                                            7.4491                     4.1900 &  26.1900 r
  wbs_dat_i[5] (net)                                     2   0.2574 
  mprj/wbs_dat_i[5] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.1900 r
  mprj/wbs_dat_i[5] (net) 
  mprj/i_BUF[5]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    1.4026   7.4564   1.0500   0.5675   0.7422 &  26.9322 r
  mprj/i_BUF[5]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2665   1.0500            0.2530 &  27.1852 r
  mprj/buf_i[5] (net)                                    2   0.0173 
  mprj/i_FF[5]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0111   0.2665   1.0500   0.0042   0.0047 &  27.1898 r
  data arrival time                                                                                                 27.1898

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[5]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.1500   0.9500   0.0000   0.0963 &  35.2360 r
  clock reconvergence pessimism                                                                           0.0000    35.2360
  clock uncertainty                                                                                      -0.1000    35.1360
  library setup time                                                                    1.0000           -0.1480    34.9880
  data required time                                                                                                34.9880
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.9880
  data arrival time                                                                                                -27.1898
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7981

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2758 
  total derate : arrival time                                                                            -0.0476 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3234 

  slack (with derating applied) (MET)                                                                     7.7981 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1216 



  Startpoint: la_oenb[51]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[115]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[51] (in)                                                             7.8882                     4.4456 &  26.4456 r
  la_oenb[51] (net)                                      2   0.2729 
  mprj/la_oenb[51] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.4456 r
  mprj/la_oenb[51] (net) 
  mprj/i_BUF[115]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.9243   7.8951   1.0500   1.6049   1.8250 &  28.2706 r
  mprj/i_BUF[115]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3521   1.0500            0.3089 &  28.5796 r
  mprj/buf_i[115] (net)                                  2   0.0451 
  mprj/i_FF[115]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.2301   0.3521   1.0500   0.0938   0.0997 &  28.6792 r
  data arrival time                                                                                                 28.6792

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[115]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5731   0.9500   0.0000   1.6122 &  36.7519 r
  clock reconvergence pessimism                                                                           0.0000    36.7519
  clock uncertainty                                                                                      -0.1000    36.6519
  library setup time                                                                    1.0000           -0.1579    36.4940
  data required time                                                                                                36.4940
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.4940
  data arrival time                                                                                                -28.6792
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8148

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3556 
  total derate : arrival time                                                                            -0.1064 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4620 

  slack (with derating applied) (MET)                                                                     7.8148 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2767 



  Startpoint: la_data_in[46]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[174]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[46] (in)                                                          7.5584                     4.2614 &  26.2614 r
  la_data_in[46] (net)                                   2   0.2615 
  mprj/la_data_in[46] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.2614 r
  mprj/la_data_in[46] (net) 
  mprj/i_BUF[174]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.8318   7.5645   1.0500   1.5672   1.7738 &  28.0353 r
  mprj/i_BUF[174]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3516   1.0500            0.3266 &  28.3619 r
  mprj/buf_i[174] (net)                                  2   0.0463 
  mprj/i_FF[174]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.3203   0.3516   1.0500   0.1302   0.1379 &  28.4998 r
  data arrival time                                                                                                 28.4998

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[174]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5368   0.9500   0.0000   1.4364 &  36.5761 r
  clock reconvergence pessimism                                                                           0.0000    36.5761
  clock uncertainty                                                                                      -0.1000    36.4761
  library setup time                                                                    1.0000           -0.1577    36.3184
  data required time                                                                                                36.3184
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.3184
  data arrival time                                                                                                -28.4998
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8186

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3464 
  total derate : arrival time                                                                            -0.1066 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4529 

  slack (with derating applied) (MET)                                                                     7.8186 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2716 



  Startpoint: la_data_in[39]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[167]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[39] (in)                                                          7.5317                     4.2454 &  26.2454 r
  la_data_in[39] (net)                                   2   0.2606 
  mprj/la_data_in[39] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.2454 r
  mprj/la_data_in[39] (net) 
  mprj/i_BUF[167]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.8071   7.5380   1.0500   1.9031   2.1279 &  28.3733 r
  mprj/i_BUF[167]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2475   1.0500            0.2292 &  28.6026 r
  mprj/buf_i[167] (net)                                  2   0.0111 
  mprj/i_FF[167]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0493   0.2475   1.0500   0.0200   0.0212 &  28.6237 r
  data arrival time                                                                                                 28.6237

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[167]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5732   0.9500   0.0000   1.5919 &  36.7316 r
  clock reconvergence pessimism                                                                           0.0000    36.7316
  clock uncertainty                                                                                      -0.1000    36.6316
  library setup time                                                                    1.0000           -0.1487    36.4829
  data required time                                                                                                36.4829
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.4829
  data arrival time                                                                                                -28.6237
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8592

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3545 
  total derate : arrival time                                                                            -0.1133 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4678 

  slack (with derating applied) (MET)                                                                     7.8592 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3269 



  Startpoint: la_oenb[42]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[106]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[42] (in)                                                             7.7485                     4.3684 &  26.3684 r
  la_oenb[42] (net)                                      2   0.2681 
  mprj/la_oenb[42] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.3684 r
  mprj/la_oenb[42] (net) 
  mprj/i_BUF[106]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.1822   7.7547   1.0500   1.7088   1.9276 &  28.2959 r
  mprj/i_BUF[106]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2997   1.0500            0.2670 &  28.5630 r
  mprj/buf_i[106] (net)                                  2   0.0274 
  mprj/i_FF[106]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0706   0.2997   1.0500   0.0278   0.0297 &  28.5927 r
  data arrival time                                                                                                 28.5927

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[106]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5732   0.9500   0.0000   1.5847 &  36.7244 r
  clock reconvergence pessimism                                                                           0.0000    36.7244
  clock uncertainty                                                                                      -0.1000    36.6244
  library setup time                                                                    1.0000           -0.1533    36.4711
  data required time                                                                                                36.4711
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.4711
  data arrival time                                                                                                -28.5927
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8784

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3542 
  total derate : arrival time                                                                            -0.1059 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4601 

  slack (with derating applied) (MET)                                                                     7.8784 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3384 



  Startpoint: wbs_dat_i[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[29]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[29] (in)                                                           7.3308                     4.1328 &  26.1328 r
  wbs_dat_i[29] (net)                                    2   0.2536 
  mprj/wbs_dat_i[29] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.1328 r
  mprj/wbs_dat_i[29] (net) 
  mprj/i_BUF[29]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.7705   7.3363   1.0500   1.1159   1.2963 &  27.4290 r
  mprj/i_BUF[29]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2209   1.0500            0.2138 &  27.6428 r
  mprj/buf_i[29] (net)                                   1   0.0043 
  mprj/i_FF[29]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2209   1.0500   0.0000   0.0001 &  27.6429 r
  data arrival time                                                                                                 27.6429

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[29]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.3992   0.9500   0.0000   0.6418 &  35.7815 r
  clock reconvergence pessimism                                                                           0.0000    35.7815
  clock uncertainty                                                                                      -0.1000    35.6815
  library setup time                                                                    1.0000           -0.1431    35.5384
  data required time                                                                                                35.5384
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.5384
  data arrival time                                                                                                -27.6429
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8955

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3045 
  total derate : arrival time                                                                            -0.0719 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3764 

  slack (with derating applied) (MET)                                                                     7.8955 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2720 



  Startpoint: la_data_in[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[128]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[0] (in)                                                           7.2976                     4.1290 &  26.1290 r
  la_data_in[0] (net)                                    2   0.2530 
  mprj/la_data_in[0] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.1290 r
  mprj/la_data_in[0] (net) 
  mprj/i_BUF[128]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.8497   7.3021   1.0500   1.4178   1.6006 &  27.7296 r
  mprj/i_BUF[128]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2263   1.0500            0.2214 &  27.9510 r
  mprj/buf_i[128] (net)                                  1   0.0060 
  mprj/i_FF[128]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2263   1.0500   0.0000   0.0001 &  27.9510 r
  data arrival time                                                                                                 27.9510

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[128]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4711   0.9500   0.0000   1.0161 &  36.1558 r
  clock reconvergence pessimism                                                                           0.0000    36.1558
  clock uncertainty                                                                                      -0.1000    36.0558
  library setup time                                                                    1.0000           -0.1447    35.9110
  data required time                                                                                                35.9110
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9110
  data arrival time                                                                                                -27.9510
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9600

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3242 
  total derate : arrival time                                                                            -0.0868 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4110 

  slack (with derating applied) (MET)                                                                     7.9600 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3710 



  Startpoint: wbs_sel_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[233]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_sel_i[3] (in)                                                            7.4361                     4.1841 &  26.1841 r
  wbs_sel_i[3] (net)                                     2   0.2570 
  mprj/wbs_sel_i[3] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.1841 r
  mprj/wbs_sel_i[3] (net) 
  mprj/i_BUF[233]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.1974   7.4433   1.0500   0.4829   0.6531 &  26.8372 r
  mprj/i_BUF[233]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2683   1.0500            0.2554 &  27.0927 r
  mprj/buf_i[233] (net)                                  2   0.0180 
  mprj/i_FF[233]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2683   1.0500   0.0000   0.0003 &  27.0930 r
  data arrival time                                                                                                 27.0930

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[233]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2022   0.9500   0.0000   0.1775 &  35.3171 r
  clock reconvergence pessimism                                                                           0.0000    35.3171
  clock uncertainty                                                                                      -0.1000    35.2171
  library setup time                                                                    1.0000           -0.1485    35.0687
  data required time                                                                                                35.0687
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.0687
  data arrival time                                                                                                -27.0930
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9757

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2801 
  total derate : arrival time                                                                            -0.0433 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3234 

  slack (with derating applied) (MET)                                                                     7.9757 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2991 



  Startpoint: io_in[8] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[200]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[8] (in)                                                                7.4469                     4.1974 &  26.1974 r
  io_in[8] (net)                                         2   0.2576 
  mprj/io_in[8] (user_proj_example)                                            0.0000   1.0500            0.0000 &  26.1974 r
  mprj/io_in[8] (net) 
  mprj/i_BUF[200]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.1364   7.4532   1.0500   0.8674   1.0431 &  27.2404 r
  mprj/i_BUF[200]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3481   1.0500            0.3266 &  27.5671 r
  mprj/buf_i[200] (net)                                  2   0.0447 
  mprj/i_FF[200]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0650   0.3481   1.0500   0.0246   0.0290 &  27.5961 r
  data arrival time                                                                                                 27.5961

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[200]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4343   0.9500   0.0000   0.7366 &  35.8763 r
  clock reconvergence pessimism                                                                           0.0000    35.8763
  clock uncertainty                                                                                      -0.1000    35.7763
  library setup time                                                                    1.0000           -0.1569    35.6194
  data required time                                                                                                35.6194
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.6194
  data arrival time                                                                                                -27.5961
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0234

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3095 
  total derate : arrival time                                                                            -0.0666 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3761 

  slack (with derating applied) (MET)                                                                     8.0234 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3995 



  Startpoint: io_in[9] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[201]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[9] (in)                                                                7.0940                     4.0042 &  26.0042 r
  io_in[9] (net)                                         2   0.2456 
  mprj/io_in[9] (user_proj_example)                                            0.0000   1.0500            0.0000 &  26.0042 r
  mprj/io_in[9] (net) 
  mprj/i_BUF[201]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.3745   7.0990   1.0500   0.9588   1.1230 &  27.1272 r
  mprj/i_BUF[201]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3676   1.0500            0.3628 &  27.4900 r
  mprj/buf_i[201] (net)                                  2   0.0525 
  mprj/i_FF[201]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3677   1.0500   0.0000   0.0040 &  27.4940 r
  data arrival time                                                                                                 27.4940

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[201]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.3992   0.9500   0.0000   0.6388 &  35.7784 r
  clock reconvergence pessimism                                                                           0.0000    35.7784
  clock uncertainty                                                                                      -0.1000    35.6784
  library setup time                                                                    1.0000           -0.1584    35.5200
  data required time                                                                                                35.5200
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.5200
  data arrival time                                                                                                -27.4940
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0260

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3044 
  total derate : arrival time                                                                            -0.0709 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3753 

  slack (with derating applied) (MET)                                                                     8.0260 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4013 



  Startpoint: wbs_adr_i[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[47]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[15] (in)                                                           7.6897                     4.3350 &  26.3350 r
  wbs_adr_i[15] (net)                                    2   0.2661 
  mprj/wbs_adr_i[15] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.3350 r
  mprj/wbs_adr_i[15] (net) 
  mprj/i_BUF[47]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.3541   7.6962   1.0500   0.9535   1.1394 &  27.4745 r
  mprj/i_BUF[47]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2275   1.0500            0.1991 &  27.6735 r
  mprj/buf_i[47] (net)                                   1   0.0049 
  mprj/i_FF[47]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2275   1.0500   0.0000   0.0001 &  27.6736 r
  data arrival time                                                                                                 27.6736

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[47]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4589   0.9500   0.0000   0.8176 &  35.9572 r
  clock reconvergence pessimism                                                                           0.0000    35.9572
  clock uncertainty                                                                                      -0.1000    35.8572
  library setup time                                                                    1.0000           -0.1450    35.7123
  data required time                                                                                                35.7123
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7123
  data arrival time                                                                                                -27.6736
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0387

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3138 
  total derate : arrival time                                                                            -0.0637 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3775 

  slack (with derating applied) (MET)                                                                     8.0387 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4162 



  Startpoint: io_in[36] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[228]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[36] (in)                                                              10.2257                     5.7124 &  27.7124 r
  io_in[36] (net)                                        2   0.3524 
  mprj/io_in[36] (user_proj_example)                                           0.0000   1.0500            0.0000 &  27.7124 r
  mprj/io_in[36] (net) 
  mprj/i_BUF[228]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000  10.2430   1.0500   0.0000   0.2791 &  27.9915 r
  mprj/i_BUF[228]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4315   1.0500            0.2525 &  28.2441 r
  mprj/buf_i[228] (net)                                  2   0.0606 
  mprj/i_FF[228]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0354   0.4318   1.0500   0.0137   0.0209 &  28.2650 r
  data arrival time                                                                                                 28.2650

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[228]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5391   0.9500   0.0000   1.4646 &  36.6042 r
  clock reconvergence pessimism                                                                           0.0000    36.6042
  clock uncertainty                                                                                      -0.1000    36.5042
  library setup time                                                                    1.0000           -0.1647    36.3395
  data required time                                                                                                36.3395
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.3395
  data arrival time                                                                                                -28.2650
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0745

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3478 
  total derate : arrival time                                                                            -0.0263 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3741 

  slack (with derating applied) (MET)                                                                     8.0745 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4487 



  Startpoint: la_data_in[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[132]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[4] (in)                                                           7.6916                     4.3395 &  26.3395 r
  la_data_in[4] (net)                                    2   0.2663 
  mprj/la_data_in[4] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.3395 r
  mprj/la_data_in[4] (net) 
  mprj/i_BUF[132]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.3453   7.6977   1.0500   1.2943   1.4903 &  27.8298 r
  mprj/i_BUF[132]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2349   1.0500            0.2066 &  28.0364 r
  mprj/buf_i[132] (net)                                  1   0.0069 
  mprj/i_FF[132]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0656   0.2349   1.0500   0.0267   0.0281 &  28.0645 r
  data arrival time                                                                                                 28.0645

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[132]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5455   0.9500   0.0000   1.2764 &  36.4161 r
  clock reconvergence pessimism                                                                           0.0000    36.4161
  clock uncertainty                                                                                      -0.1000    36.3161
  library setup time                                                                    1.0000           -0.1471    36.1690
  data required time                                                                                                36.1690
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.1690
  data arrival time                                                                                                -28.0645
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1044

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3379 
  total derate : arrival time                                                                            -0.0821 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4201 

  slack (with derating applied) (MET)                                                                     8.1044 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5245 



  Startpoint: wbs_adr_i[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[55]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[23] (in)                                                           7.1595                     4.0388 &  26.0388 r
  wbs_adr_i[23] (net)                                    2   0.2477 
  mprj/wbs_adr_i[23] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.0388 r
  mprj/wbs_adr_i[23] (net) 
  mprj/i_BUF[55]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.7612   7.1649   1.0500   1.1136   1.2887 &  27.3275 r
  mprj/i_BUF[55]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2408   1.0500            0.2446 &  27.5721 r
  mprj/buf_i[55] (net)                                   2   0.0106 
  mprj/i_FF[55]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0122   0.2408   1.0500   0.0046   0.0050 &  27.5770 r
  data arrival time                                                                                                 27.5770

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[55]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4653   0.9500   0.0000   0.8469 &  35.9865 r
  clock reconvergence pessimism                                                                           0.0000    35.9865
  clock uncertainty                                                                                      -0.1000    35.8865
  library setup time                                                                    1.0000           -0.1475    35.7390
  data required time                                                                                                35.7390
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7390
  data arrival time                                                                                                -27.5770
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1620

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3153 
  total derate : arrival time                                                                            -0.0732 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3886 

  slack (with derating applied) (MET)                                                                     8.1620 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5505 



  Startpoint: la_oenb[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[83]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[19] (in)                                                             6.3111                     3.5816 &  25.5816 r
  la_oenb[19] (net)                                      2   0.2190 
  mprj/la_oenb[19] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.5816 r
  mprj/la_oenb[19] (net) 
  mprj/i_BUF[83]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.8221   6.3135   1.0500   1.9623   2.1381 &  27.7197 r
  mprj/i_BUF[83]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2332   1.0500            0.2875 &  28.0072 r
  mprj/buf_i[83] (net)                                   2   0.0118 
  mprj/i_FF[83]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0333   0.2332   1.0500   0.0132   0.0140 &  28.0212 r
  data arrival time                                                                                                 28.0212

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[83]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5517   0.9500   0.0000   1.3406 &  36.4803 r
  clock reconvergence pessimism                                                                           0.0000    36.4803
  clock uncertainty                                                                                      -0.1000    36.3803
  library setup time                                                                    1.0000           -0.1468    36.2335
  data required time                                                                                                36.2335
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.2335
  data arrival time                                                                                                -28.0212
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2123

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3413 
  total derate : arrival time                                                                            -0.1162 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4575 

  slack (with derating applied) (MET)                                                                     8.2123 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6697 



  Startpoint: wbs_adr_i[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[62]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[30] (in)                                                           7.3999                     4.1710 &  26.1710 r
  wbs_adr_i[30] (net)                                    2   0.2560 
  mprj/wbs_adr_i[30] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.1710 r
  mprj/wbs_adr_i[30] (net) 
  mprj/i_BUF[62]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.9854   7.4060   1.0500   1.2073   1.3944 &  27.5654 r
  mprj/i_BUF[62]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2278   1.0500            0.2168 &  27.7822 r
  mprj/buf_i[62] (net)                                   1   0.0060 
  mprj/i_FF[62]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0274   0.2278   1.0500   0.0109   0.0115 &  27.7937 r
  data arrival time                                                                                                 27.7937

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[62]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5073   0.9500   0.0000   1.1175 &  36.2571 r
  clock reconvergence pessimism                                                                           0.0000    36.2571
  clock uncertainty                                                                                      -0.1000    36.1571
  library setup time                                                                    1.0000           -0.1453    36.0118
  data required time                                                                                                36.0118
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0118
  data arrival time                                                                                                -27.7937
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2182

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3296 
  total derate : arrival time                                                                            -0.0773 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4068 

  slack (with derating applied) (MET)                                                                     8.2182 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6250 



  Startpoint: io_in[22] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[214]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[22] (in)                                                               6.9700                     3.9546 &  25.9546 r
  io_in[22] (net)                                        2   0.2420 
  mprj/io_in[22] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.9546 r
  mprj/io_in[22] (net) 
  mprj/i_BUF[214]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.4627   6.9727   1.0500   1.6586   1.8299 &  27.7846 r
  mprj/i_BUF[214]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3201   1.0500            0.3302 &  28.1147 r
  mprj/buf_i[214] (net)                                  2   0.0382 
  mprj/i_FF[214]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0080   0.3201   1.0500   0.0030   0.0045 &  28.1192 r
  data arrival time                                                                                                 28.1192

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[214]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5383   0.9500   0.0000   1.4659 &  36.6055 r
  clock reconvergence pessimism                                                                           0.0000    36.6055
  clock uncertainty                                                                                      -0.1000    36.5055
  library setup time                                                                    1.0000           -0.1549    36.3506
  data required time                                                                                                36.3506
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.3506
  data arrival time                                                                                                -28.1192
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2314

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3479 
  total derate : arrival time                                                                            -0.1031 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4510 

  slack (with derating applied) (MET)                                                                     8.2314 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6824 



  Startpoint: io_in[14] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[206]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[14] (in)                                                               6.6884                     3.8049 &  25.8049 r
  io_in[14] (net)                                        2   0.2325 
  mprj/io_in[14] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.8049 r
  mprj/io_in[14] (net) 
  mprj/i_BUF[206]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.3876   6.6905   1.0500   0.9622   1.0916 &  26.8965 r
  mprj/i_BUF[206]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3639   1.0500            0.3819 &  27.2783 r
  mprj/buf_i[206] (net)                                  2   0.0531 
  mprj/i_FF[206]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3641   1.0500   0.0000   0.0042 &  27.2825 r
  data arrival time                                                                                                 27.2825

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[206]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.3992   0.9500   0.0000   0.6389 &  35.7786 r
  clock reconvergence pessimism                                                                           0.0000    35.7786
  clock uncertainty                                                                                      -0.1000    35.6786
  library setup time                                                                    1.0000           -0.1581    35.5205
  data required time                                                                                                35.5205
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.5205
  data arrival time                                                                                                -27.2825
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2380

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3044 
  total derate : arrival time                                                                            -0.0704 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3747 

  slack (with derating applied) (MET)                                                                     8.2380 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6127 



  Startpoint: wbs_dat_i[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[11]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[11] (in)                                                           7.0232                     3.9532 &  25.9532 r
  wbs_dat_i[11] (net)                                    2   0.2427 
  mprj/wbs_dat_i[11] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.9532 r
  mprj/wbs_dat_i[11] (net) 
  mprj/i_BUF[11]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.8014   7.0294   1.0500   0.3165   0.4644 &  26.4176 r
  mprj/i_BUF[11]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2370   1.0500            0.2488 &  26.6664 r
  mprj/buf_i[11] (net)                                   2   0.0101 
  mprj/i_FF[11]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2370   1.0500   0.0000   0.0001 &  26.6665 r
  data arrival time                                                                                                 26.6665

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[11]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.0926   0.9500   0.0000   0.0143 &  35.1540 r
  clock reconvergence pessimism                                                                           0.0000    35.1540
  clock uncertainty                                                                                      -0.1000    35.0540
  library setup time                                                                    1.0000           -0.1450    34.9090
  data required time                                                                                                34.9090
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.9090
  data arrival time                                                                                                -26.6665
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2425

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2715 
  total derate : arrival time                                                                            -0.0340 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3055 

  slack (with derating applied) (MET)                                                                     8.2425 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5480 



  Startpoint: la_data_in[44]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[172]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[44] (in)                                                          7.4271                     4.1890 &  26.1890 r
  la_data_in[44] (net)                                   2   0.2570 
  mprj/la_data_in[44] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.1890 r
  mprj/la_data_in[44] (net) 
  mprj/i_BUF[172]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.4984   7.4330   1.0500   1.4269   1.6225 &  27.8116 r
  mprj/i_BUF[172]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3265   1.0500            0.3104 &  28.1219 r
  mprj/buf_i[172] (net)                                  2   0.0382 
  mprj/i_FF[172]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.2149   0.3265   1.0500   0.0821   0.0870 &  28.2090 r
  data arrival time                                                                                                 28.2090

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[172]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5732   0.9500   0.0000   1.5887 &  36.7284 r
  clock reconvergence pessimism                                                                           0.0000    36.7284
  clock uncertainty                                                                                      -0.1000    36.6284
  library setup time                                                                    1.0000           -0.1557    36.4727
  data required time                                                                                                36.4727
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.4727
  data arrival time                                                                                                -28.2090
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2638

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3544 
  total derate : arrival time                                                                            -0.0962 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4506 

  slack (with derating applied) (MET)                                                                     8.2638 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7143 



  Startpoint: la_oenb[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[74]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[10] (in)                                                             6.6910                     3.8027 &  25.8027 r
  la_oenb[10] (net)                                      2   0.2325 
  mprj/la_oenb[10] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.8027 r
  mprj/la_oenb[10] (net) 
  mprj/i_BUF[74]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.0919   6.6932   1.0500   1.6393   1.8023 &  27.6050 r
  mprj/i_BUF[74]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2594   1.0500            0.2904 &  27.8954 r
  mprj/buf_i[74] (net)                                   2   0.0184 
  mprj/i_FF[74]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0108   0.2594   1.0500   0.0041   0.0046 &  27.9000 r
  data arrival time                                                                                                 27.9000

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[74]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5458   0.9500   0.0000   1.2756 &  36.4153 r
  clock reconvergence pessimism                                                                           0.0000    36.4153
  clock uncertainty                                                                                      -0.1000    36.3153
  library setup time                                                                    1.0000           -0.1496    36.1657
  data required time                                                                                                36.1657
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.1657
  data arrival time                                                                                                -27.9000
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2657

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3379 
  total derate : arrival time                                                                            -0.0999 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4378 

  slack (with derating applied) (MET)                                                                     8.2657 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7034 



  Startpoint: la_data_in[62]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[190]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[62] (in)                                                          7.4486                     4.1989 &  26.1989 r
  la_data_in[62] (net)                                   2   0.2577 
  mprj/la_data_in[62] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.1989 r
  mprj/la_data_in[62] (net) 
  mprj/i_BUF[190]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.1231   7.4548   1.0500   0.8622   1.0392 &  27.2382 r
  mprj/i_BUF[190]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4967   1.0500            0.4373 &  27.6755 r
  mprj/buf_i[190] (net)                                  2   0.0916 
  mprj/i_FF[190]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.4325   0.4970   1.0500   0.1782   0.1955 &  27.8710 r
  data arrival time                                                                                                 27.8710

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[190]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5458   0.9500   0.0000   1.2756 &  36.4153 r
  clock reconvergence pessimism                                                                           0.0000    36.4153
  clock uncertainty                                                                                      -0.1000    36.3153
  library setup time                                                                    1.0000           -0.1705    36.1448
  data required time                                                                                                36.1448
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.1448
  data arrival time                                                                                                -27.8710
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2738

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3379 
  total derate : arrival time                                                                            -0.0796 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4175 

  slack (with derating applied) (MET)                                                                     8.2738 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6913 



  Startpoint: wbs_dat_i[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[22]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[22] (in)                                                           7.1012                     4.0044 &  26.0044 r
  wbs_dat_i[22] (net)                                    2   0.2457 
  mprj/wbs_dat_i[22] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.0044 r
  mprj/wbs_dat_i[22] (net) 
  mprj/i_BUF[22]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.5669   7.1067   1.0500   1.0237   1.1944 &  27.1988 r
  mprj/i_BUF[22]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2467   1.0500            0.2541 &  27.4529 r
  mprj/buf_i[22] (net)                                   2   0.0125 
  mprj/i_FF[22]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2467   1.0500   0.0000   0.0002 &  27.4531 r
  data arrival time                                                                                                 27.4531

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[22]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4653   0.9500   0.0000   0.8463 &  35.9860 r
  clock reconvergence pessimism                                                                           0.0000    35.9860
  clock uncertainty                                                                                      -0.1000    35.8860
  library setup time                                                                    1.0000           -0.1480    35.7380
  data required time                                                                                                35.7380
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7380
  data arrival time                                                                                                -27.4531
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2849

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3153 
  total derate : arrival time                                                                            -0.0690 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3843 

  slack (with derating applied) (MET)                                                                     8.2849 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6691 



  Startpoint: wbs_stb_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[235]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_stb_i (in)                                                               7.2862                     4.1000 &  26.1000 r
  wbs_stb_i (net)                                        2   0.2518 
  mprj/wbs_stb_i (user_proj_example)                                           0.0000   1.0500            0.0000 &  26.1000 r
  mprj/wbs_stb_i (net) 
  mprj/i_BUF[235]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.5742   7.2930   1.0500   0.2205   0.3733 &  26.4734 r
  mprj/i_BUF[235]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2763   1.0500            0.2715 &  26.7449 r
  mprj/buf_i[235] (net)                                  2   0.0215 
  mprj/i_FF[235]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1479   0.2763   1.0500   0.0605   0.0638 &  26.8088 r
  data arrival time                                                                                                 26.8088

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[235]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2335   0.9500   0.0000   0.2400 &  35.3797 r
  clock reconvergence pessimism                                                                           0.0000    35.3797
  clock uncertainty                                                                                      -0.1000    35.2797
  library setup time                                                                    1.0000           -0.1494    35.1303
  data required time                                                                                                35.1303
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.1303
  data arrival time                                                                                                -26.8088
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3216

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2834 
  total derate : arrival time                                                                            -0.0337 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3171 

  slack (with derating applied) (MET)                                                                     8.3216 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6387 



  Startpoint: io_in[30] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[222]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[30] (in)                                                               8.3522                     4.6953 &  26.6953 r
  io_in[30] (net)                                        2   0.2886 
  mprj/io_in[30] (user_proj_example)                                           0.0000   1.0500            0.0000 &  26.6953 r
  mprj/io_in[30] (net) 
  mprj/i_BUF[222]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.0874   8.3608   1.0500   0.8522   1.0616 &  27.7569 r
  mprj/i_BUF[222]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3422   1.0500            0.2736 &  28.0305 r
  mprj/buf_i[222] (net)                                  2   0.0395 
  mprj/i_FF[222]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0365   0.3422   1.0500   0.0143   0.0163 &  28.0468 r
  data arrival time                                                                                                 28.0468

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[222]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5391   0.9500   0.0000   1.5289 &  36.6686 r
  clock reconvergence pessimism                                                                           0.0000    36.6686
  clock uncertainty                                                                                      -0.1000    36.5686
  library setup time                                                                    1.0000           -0.1569    36.4117
  data required time                                                                                                36.4117
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.4117
  data arrival time                                                                                                -28.0468
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3649

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3512 
  total derate : arrival time                                                                            -0.0644 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4156 

  slack (with derating applied) (MET)                                                                     8.3649 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7805 



  Startpoint: wbs_adr_i[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[57]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[25] (in)                                                           7.1474                     4.0309 &  26.0309 r
  wbs_adr_i[25] (net)                                    2   0.2473 
  mprj/wbs_adr_i[25] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.0309 r
  mprj/wbs_adr_i[25] (net) 
  mprj/i_BUF[57]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.3289   7.1530   1.0500   0.9413   1.1088 &  27.1396 r
  mprj/i_BUF[57]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2184   1.0500            0.2223 &  27.3619 r
  mprj/buf_i[57] (net)                                   1   0.0043 
  mprj/i_FF[57]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2184   1.0500   0.0000   0.0001 &  27.3620 r
  data arrival time                                                                                                 27.3620

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[57]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4653   0.9500   0.0000   0.8477 &  35.9874 r
  clock reconvergence pessimism                                                                           0.0000    35.9874
  clock uncertainty                                                                                      -0.1000    35.8874
  library setup time                                                                    1.0000           -0.1429    35.7444
  data required time                                                                                                35.7444
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7444
  data arrival time                                                                                                -27.3620
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3825

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3154 
  total derate : arrival time                                                                            -0.0634 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3787 

  slack (with derating applied) (MET)                                                                     8.3825 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7612 



  Startpoint: io_in[10] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[202]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[10] (in)                                                               6.6164                     3.7395 &  25.7395 r
  io_in[10] (net)                                        2   0.2291 
  mprj/io_in[10] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.7395 r
  mprj/io_in[10] (net) 
  mprj/i_BUF[202]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.2179   6.6201   1.0500   0.8820   1.0220 &  26.7615 r
  mprj/i_BUF[202]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3480   1.0500            0.3716 &  27.1331 r
  mprj/buf_i[202] (net)                                  2   0.0481 
  mprj/i_FF[202]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3481   1.0500   0.0000   0.0034 &  27.1366 r
  data arrival time                                                                                                 27.1366

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[202]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.3992   0.9500   0.0000   0.6388 &  35.7784 r
  clock reconvergence pessimism                                                                           0.0000    35.7784
  clock uncertainty                                                                                      -0.1000    35.6784
  library setup time                                                                    1.0000           -0.1567    35.5218
  data required time                                                                                                35.5218
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.5218
  data arrival time                                                                                                -27.1366
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3852

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3044 
  total derate : arrival time                                                                            -0.0665 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3709 

  slack (with derating applied) (MET)                                                                     8.3852 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7561 



  Startpoint: wbs_adr_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[35]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[3] (in)                                                            7.0709                     3.9817 &  25.9817 r
  wbs_adr_i[3] (net)                                     2   0.2444 
  mprj/wbs_adr_i[3] (user_proj_example)                                        0.0000   1.0500            0.0000 &  25.9817 r
  mprj/wbs_adr_i[3] (net) 
  mprj/i_BUF[35]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.6820   7.0771   1.0500   0.2663   0.4132 &  26.3950 r
  mprj/i_BUF[35]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2381   1.0500            0.2471 &  26.6420 r
  mprj/buf_i[35] (net)                                   2   0.0102 
  mprj/i_FF[35]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0306   0.2381   1.0500   0.0122   0.0129 &  26.6549 r
  data arrival time                                                                                                 26.6549

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[35]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2041   0.9500   0.0000   0.1815 &  35.3212 r
  clock reconvergence pessimism                                                                           0.0000    35.3212
  clock uncertainty                                                                                      -0.1000    35.2212
  library setup time                                                                    1.0000           -0.1458    35.0754
  data required time                                                                                                35.0754
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.0754
  data arrival time                                                                                                -26.6549
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4205

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2803 
  total derate : arrival time                                                                            -0.0321 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3124 

  slack (with derating applied) (MET)                                                                     8.4205 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7328 



  Startpoint: la_data_in[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[137]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[9] (in)                                                           6.7453                     3.8266 &  25.8266 r
  la_data_in[9] (net)                                    2   0.2341 
  mprj/la_data_in[9] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.8266 r
  mprj/la_data_in[9] (net) 
  mprj/i_BUF[137]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.0030   6.7481   1.0500   1.6333   1.8039 &  27.6305 r
  mprj/i_BUF[137]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2500   1.0500            0.2788 &  27.9093 r
  mprj/buf_i[137] (net)                                  2   0.0150 
  mprj/i_FF[137]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0069   0.2500   1.0500   0.0026   0.0029 &  27.9122 r
  data arrival time                                                                                                 27.9122

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[137]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5675   0.9500   0.0000   1.4522 &  36.5918 r
  clock reconvergence pessimism                                                                           0.0000    36.5918
  clock uncertainty                                                                                      -0.1000    36.4918
  library setup time                                                                    1.0000           -0.1489    36.3429
  data required time                                                                                                36.3429
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.3429
  data arrival time                                                                                                -27.9122
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4307

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3472 
  total derate : arrival time                                                                            -0.0993 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4465 

  slack (with derating applied) (MET)                                                                     8.4307 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8772 



  Startpoint: la_data_in[38]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[166]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[38] (in)                                                          7.3023                     4.1242 &  26.1242 r
  la_data_in[38] (net)                                   2   0.2529 
  mprj/la_data_in[38] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.1242 r
  mprj/la_data_in[38] (net) 
  mprj/i_BUF[166]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.5894   7.3069   1.0500   1.4672   1.6546 &  27.7787 r
  mprj/i_BUF[166]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2438   1.0500            0.2393 &  28.0180 r
  mprj/buf_i[166] (net)                                  2   0.0110 
  mprj/i_FF[166]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0344   0.2438   1.0500   0.0137   0.0146 &  28.0326 r
  data arrival time                                                                                                 28.0326

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[166]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5732   0.9500   0.0000   1.5875 &  36.7272 r
  clock reconvergence pessimism                                                                           0.0000    36.7272
  clock uncertainty                                                                                      -0.1000    36.6272
  library setup time                                                                    1.0000           -0.1484    36.4788
  data required time                                                                                                36.4788
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.4788
  data arrival time                                                                                                -28.0326
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4462

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3543 
  total derate : arrival time                                                                            -0.0909 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4452 

  slack (with derating applied) (MET)                                                                     8.4462 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8914 



  Startpoint: la_data_in[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[148]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[20] (in)                                                          5.7672                     3.2686 &  25.2686 r
  la_data_in[20] (net)                                   2   0.1999 
  mprj/la_data_in[20] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.2686 r
  mprj/la_data_in[20] (net) 
  mprj/i_BUF[148]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.9854   5.7694   1.0500   2.0341   2.2063 &  27.4749 r
  mprj/i_BUF[148]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2465   1.0500            0.3318 &  27.8067 r
  mprj/buf_i[148] (net)                                  2   0.0183 
  mprj/i_FF[148]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0863   0.2465   1.0500   0.0348   0.0368 &  27.8435 r
  data arrival time                                                                                                 27.8435

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[148]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5675   0.9500   0.0000   1.4507 &  36.5903 r
  clock reconvergence pessimism                                                                           0.0000    36.5903
  clock uncertainty                                                                                      -0.1000    36.4903
  library setup time                                                                    1.0000           -0.1486    36.3417
  data required time                                                                                                36.3417
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.3417
  data arrival time                                                                                                -27.8435
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4982

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3471 
  total derate : arrival time                                                                            -0.1226 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4697 

  slack (with derating applied) (MET)                                                                     8.4982 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9679 



  Startpoint: io_in[27] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[219]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[27] (in)                                                               7.3107                     4.1382 &  26.1382 r
  io_in[27] (net)                                        2   0.2535 
  mprj/io_in[27] (user_proj_example)                                           0.0000   1.0500            0.0000 &  26.1382 r
  mprj/io_in[27] (net) 
  mprj/i_BUF[219]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.1237   7.3145   1.0500   1.2460   1.4126 &  27.5508 r
  mprj/i_BUF[219]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3363   1.0500            0.3262 &  27.8770 r
  mprj/buf_i[219] (net)                                  2   0.0422 
  mprj/i_FF[219]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0184   0.3364   1.0500   0.0074   0.0091 &  27.8861 r
  data arrival time                                                                                                 27.8861

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[219]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5421   0.9500   0.0000   1.5126 &  36.6523 r
  clock reconvergence pessimism                                                                           0.0000    36.6523
  clock uncertainty                                                                                      -0.1000    36.5523
  library setup time                                                                    1.0000           -0.1564    36.3959
  data required time                                                                                                36.3959
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.3959
  data arrival time                                                                                                -27.8861
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5098

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3504 
  total derate : arrival time                                                                            -0.0832 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4336 

  slack (with derating applied) (MET)                                                                     8.5098 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9434 



  Startpoint: wbs_dat_i[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[23]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[23] (in)                                                           6.9933                     3.9453 &  25.9453 r
  wbs_dat_i[23] (net)                                    2   0.2420 
  mprj/wbs_dat_i[23] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.9453 r
  mprj/wbs_dat_i[23] (net) 
  mprj/i_BUF[23]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.1579   6.9985   1.0500   0.8738   1.0334 &  26.9787 r
  mprj/i_BUF[23]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2239   1.0500            0.2372 &  27.2159 r
  mprj/buf_i[23] (net)                                   1   0.0065 
  mprj/i_FF[23]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0168   0.2239   1.0500   0.0064   0.0068 &  27.2227 r
  data arrival time                                                                                                 27.2227

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[23]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4653   0.9500   0.0000   0.8474 &  35.9871 r
  clock reconvergence pessimism                                                                           0.0000    35.9871
  clock uncertainty                                                                                      -0.1000    35.8871
  library setup time                                                                    1.0000           -0.1442    35.7429
  data required time                                                                                                35.7429
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7429
  data arrival time                                                                                                -27.2227
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5203

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3153 
  total derate : arrival time                                                                            -0.0608 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3762 

  slack (with derating applied) (MET)                                                                     8.5203 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8965 



  Startpoint: io_in[29] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[221]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[29] (in)                                                               7.8563                     4.4228 &  26.4228 r
  io_in[29] (net)                                        2   0.2717 
  mprj/io_in[29] (user_proj_example)                                           0.0000   1.0500            0.0000 &  26.4228 r
  mprj/io_in[29] (net) 
  mprj/i_BUF[221]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.3800   7.8632   1.0500   0.9644   1.1577 &  27.5805 r
  mprj/i_BUF[221]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3273   1.0500            0.2872 &  27.8677 r
  mprj/buf_i[221] (net)                                  2   0.0366 
  mprj/i_FF[221]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0359   0.3273   1.0500   0.0142   0.0160 &  27.8837 r
  data arrival time                                                                                                 27.8837

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[221]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5413   0.9500   0.0000   1.5216 &  36.6612 r
  clock reconvergence pessimism                                                                           0.0000    36.6612
  clock uncertainty                                                                                      -0.1000    36.5612
  library setup time                                                                    1.0000           -0.1556    36.4057
  data required time                                                                                                36.4057
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.4057
  data arrival time                                                                                                -27.8837
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5220

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3508 
  total derate : arrival time                                                                            -0.0696 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4204 

  slack (with derating applied) (MET)                                                                     8.5220 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9424 



  Startpoint: la_data_in[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[146]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[18] (in)                                                          6.4071                     3.6405 &  25.6405 r
  la_data_in[18] (net)                                   2   0.2225 
  mprj/la_data_in[18] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.6405 r
  mprj/la_data_in[18] (net) 
  mprj/i_BUF[146]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.9726   6.4093   1.0500   1.5447   1.6993 &  27.3397 r
  mprj/i_BUF[146]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2262   1.0500            0.2747 &  27.6144 r
  mprj/buf_i[146] (net)                                  2   0.0094 
  mprj/i_FF[146]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0088   0.2262   1.0500   0.0033   0.0036 &  27.6181 r
  data arrival time                                                                                                 27.6181

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[146]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5461   0.9500   0.0000   1.2746 &  36.4143 r
  clock reconvergence pessimism                                                                           0.0000    36.4143
  clock uncertainty                                                                                      -0.1000    36.3143
  library setup time                                                                    1.0000           -0.1452    36.1691
  data required time                                                                                                36.1691
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.1691
  data arrival time                                                                                                -27.6181
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5511

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3378 
  total derate : arrival time                                                                            -0.0942 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4320 

  slack (with derating applied) (MET)                                                                     8.5511 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9831 



  Startpoint: wbs_adr_i[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[58]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[26] (in)                                                           7.0875                     3.9986 &  25.9986 r
  wbs_adr_i[26] (net)                                    2   0.2453 
  mprj/wbs_adr_i[26] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.9986 r
  mprj/wbs_adr_i[26] (net) 
  mprj/i_BUF[58]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.2495   7.0927   1.0500   0.9100   1.0727 &  27.0713 r
  mprj/i_BUF[58]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2187   1.0500            0.2262 &  27.2975 r
  mprj/buf_i[58] (net)                                   1   0.0046 
  mprj/i_FF[58]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2187   1.0500   0.0000   0.0001 &  27.2975 r
  data arrival time                                                                                                 27.2975

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[58]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4642   0.9500   0.0000   0.9961 &  36.1358 r
  clock reconvergence pessimism                                                                           0.0000    36.1358
  clock uncertainty                                                                                      -0.1000    36.0358
  library setup time                                                                    1.0000           -0.1430    35.8928
  data required time                                                                                                35.8928
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8928
  data arrival time                                                                                                -27.2975
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5953

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3232 
  total derate : arrival time                                                                            -0.0619 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3850 

  slack (with derating applied) (MET)                                                                     8.5953 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9803 



  Startpoint: wbs_dat_i[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[27]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[27] (in)                                                           7.0878                     3.9938 &  25.9938 r
  wbs_dat_i[27] (net)                                    2   0.2451 
  mprj/wbs_dat_i[27] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.9938 r
  mprj/wbs_dat_i[27] (net) 
  mprj/i_BUF[27]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.9987   7.0934   1.0500   0.8120   0.9757 &  26.9695 r
  mprj/i_BUF[27]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2471   1.0500            0.2553 &  27.2249 r
  mprj/buf_i[27] (net)                                   2   0.0127 
  mprj/i_FF[27]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2471   1.0500   0.0000   0.0002 &  27.2251 r
  data arrival time                                                                                                 27.2251

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[27]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4903   0.9500   0.0000   0.9313 &  36.0710 r
  clock reconvergence pessimism                                                                           0.0000    36.0710
  clock uncertainty                                                                                      -0.1000    35.9710
  library setup time                                                                    1.0000           -0.1482    35.8227
  data required time                                                                                                35.8227
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8227
  data arrival time                                                                                                -27.2251
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5977

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3198 
  total derate : arrival time                                                                            -0.0586 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3784 

  slack (with derating applied) (MET)                                                                     8.5977 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9761 



  Startpoint: wbs_dat_i[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[19]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[19] (in)                                                           6.3142                     3.5609 &  25.5609 r
  wbs_dat_i[19] (net)                                    2   0.2183 
  mprj/wbs_dat_i[19] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.5609 r
  mprj/wbs_dat_i[19] (net) 
  mprj/i_BUF[19]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.9050   6.3187   1.0500   0.3620   0.4855 &  26.0464 r
  mprj/i_BUF[19]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2492   1.0500            0.3028 &  26.3492 r
  mprj/buf_i[19] (net)                                   2   0.0167 
  mprj/i_FF[19]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0201   0.2492   1.0500   0.0077   0.0084 &  26.3576 r
  data arrival time                                                                                                 26.3576

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[19]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1330   0.9500   0.0000   0.0654 &  35.2050 r
  clock reconvergence pessimism                                                                           0.0000    35.2050
  clock uncertainty                                                                                      -0.1000    35.1050
  library setup time                                                                    1.0000           -0.1463    34.9587
  data required time                                                                                                34.9587
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.9587
  data arrival time                                                                                                -26.3576
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6011

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2742 
  total derate : arrival time                                                                            -0.0379 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3121 

  slack (with derating applied) (MET)                                                                     8.6011 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9132 



  Startpoint: wbs_adr_i[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[39]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[7] (in)                                                            7.2394                     4.0719 &  26.0719 r
  wbs_adr_i[7] (net)                                     2   0.2501 
  mprj/wbs_adr_i[7] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.0719 r
  mprj/wbs_adr_i[7] (net) 
  mprj/i_BUF[39]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.7411   7.2463   1.0500   0.2906   0.4458 &  26.5177 r
  mprj/i_BUF[39]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2487   1.0500            0.2479 &  26.7656 r
  mprj/buf_i[39] (net)                                   2   0.0126 
  mprj/i_FF[39]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2487   1.0500   0.0000   0.0002 &  26.7657 r
  data arrival time                                                                                                 26.7657

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[39]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.3431   0.9500   0.0000   0.4890 &  35.6287 r
  clock reconvergence pessimism                                                                           0.0000    35.6287
  clock uncertainty                                                                                      -0.1000    35.5287
  library setup time                                                                    1.0000           -0.1475    35.3812
  data required time                                                                                                35.3812
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.3812
  data arrival time                                                                                                -26.7657
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6155

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2965 
  total derate : arrival time                                                                            -0.0330 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3295 

  slack (with derating applied) (MET)                                                                     8.6155 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9450 



  Startpoint: la_oenb[62]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[126]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[62] (in)                                                             7.2579                     4.0891 &  26.0891 r
  la_oenb[62] (net)                                      2   0.2510 
  mprj/la_oenb[62] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.0891 r
  mprj/la_oenb[62] (net) 
  mprj/i_BUF[126]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.8498   7.2640   1.0500   0.7546   0.9242 &  27.0134 r
  mprj/i_BUF[126]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4481   1.0500            0.4138 &  27.4272 r
  mprj/buf_i[126] (net)                                  2   0.0772 
  mprj/i_FF[126]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1931   0.4484   1.0500   0.0776   0.0893 &  27.5165 r
  data arrival time                                                                                                 27.5165

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[126]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5457   0.9500   0.0000   1.2593 &  36.3990 r
  clock reconvergence pessimism                                                                           0.0000    36.3990
  clock uncertainty                                                                                      -0.1000    36.2990
  library setup time                                                                    1.0000           -0.1662    36.1328
  data required time                                                                                                36.1328
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.1328
  data arrival time                                                                                                -27.5165
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6163

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3370 
  total derate : arrival time                                                                            -0.0680 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4050 

  slack (with derating applied) (MET)                                                                     8.6163 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0213 



  Startpoint: la_data_in[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[158]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[30] (in)                                                          7.3356                     4.1529 &  26.1529 r
  la_data_in[30] (net)                                   2   0.2544 
  mprj/la_data_in[30] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.1529 r
  mprj/la_data_in[30] (net) 
  mprj/i_BUF[158]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.2939   7.3399   1.0500   1.2875   1.4616 &  27.6145 r
  mprj/i_BUF[158]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2420   1.0500            0.2354 &  27.8499 r
  mprj/buf_i[158] (net)                                  2   0.0103 
  mprj/i_FF[158]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0289   0.2420   1.0500   0.0115   0.0122 &  27.8621 r
  data arrival time                                                                                                 27.8621

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[158]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5732   0.9500   0.0000   1.5882 &  36.7278 r
  clock reconvergence pessimism                                                                           0.0000    36.7278
  clock uncertainty                                                                                      -0.1000    36.6278
  library setup time                                                                    1.0000           -0.1483    36.4796
  data required time                                                                                                36.4796
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.4796
  data arrival time                                                                                                -27.8621
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6175

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3543 
  total derate : arrival time                                                                            -0.0814 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4357 

  slack (with derating applied) (MET)                                                                     8.6175 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0532 



  Startpoint: wbs_dat_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[0]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[0] (in)                                                            7.1850                     4.0444 &  26.0444 r
  wbs_dat_i[0] (net)                                     2   0.2483 
  mprj/wbs_dat_i[0] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.0444 r
  mprj/wbs_dat_i[0] (net) 
  mprj/i_BUF[0]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    0.0000   7.1915   1.0500   0.0000   0.1389 &  26.1833 r
  mprj/i_BUF[0]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2637   1.0500            0.2657 &  26.4490 r
  mprj/buf_i[0] (net)                                    2   0.0176 
  mprj/i_FF[0]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0368   0.2637   1.0500   0.0143   0.0153 &  26.4643 r
  data arrival time                                                                                                 26.4643

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[0]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.2412   0.9500   0.0000   0.2553 &  35.3949 r
  clock reconvergence pessimism                                                                           0.0000    35.3949
  clock uncertainty                                                                                      -0.1000    35.2949
  library setup time                                                                    1.0000           -0.1483    35.1466
  data required time                                                                                                35.1466
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.1466
  data arrival time                                                                                                -26.4643
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6823

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2842 
  total derate : arrival time                                                                            -0.0200 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3042 

  slack (with derating applied) (MET)                                                                     8.6823 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9865 



  Startpoint: la_data_in[63]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[191]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[63] (in)                                                          7.0269                     3.9604 &  25.9604 r
  la_data_in[63] (net)                                   2   0.2430 
  mprj/la_data_in[63] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.9604 r
  mprj/la_data_in[63] (net) 
  mprj/i_BUF[191]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.4862   7.0326   1.0500   0.6038   0.7601 &  26.7204 r
  mprj/i_BUF[191]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.5210   1.0500            0.4735 &  27.1939 r
  mprj/buf_i[191] (net)                                  2   0.1004 
  mprj/i_FF[191]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.5053   0.5215   1.0500   0.2154   0.2366 &  27.4305 r
  data arrival time                                                                                                 27.4305

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[191]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5457   0.9500   0.0000   1.2593 &  36.3990 r
  clock reconvergence pessimism                                                                           0.0000    36.3990
  clock uncertainty                                                                                      -0.1000    36.2990
  library setup time                                                                    1.0000           -0.1726    36.1264
  data required time                                                                                                36.1264
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.1264
  data arrival time                                                                                                -27.4305
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6959

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3370 
  total derate : arrival time                                                                            -0.0700 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4070 

  slack (with derating applied) (MET)                                                                     8.6959 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1029 



  Startpoint: la_data_in[42]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[170]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[42] (in)                                                          7.1475                     4.0322 &  26.0322 r
  la_data_in[42] (net)                                   2   0.2473 
  mprj/la_data_in[42] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.0322 r
  mprj/la_data_in[42] (net) 
  mprj/i_BUF[170]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.0423   7.1529   1.0500   1.2231   1.4016 &  27.4338 r
  mprj/i_BUF[170]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2674   1.0500            0.2713 &  27.7051 r
  mprj/buf_i[170] (net)                                  2   0.0190 
  mprj/i_FF[170]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1505   0.2674   1.0500   0.0615   0.0648 &  27.7699 r
  data arrival time                                                                                                 27.7699

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[170]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5732   0.9500   0.0000   1.5834 &  36.7231 r
  clock reconvergence pessimism                                                                           0.0000    36.7231
  clock uncertainty                                                                                      -0.1000    36.6231
  library setup time                                                                    1.0000           -0.1505    36.4726
  data required time                                                                                                36.4726
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.4726
  data arrival time                                                                                                -27.7699
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7026

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3541 
  total derate : arrival time                                                                            -0.0827 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4368 

  slack (with derating applied) (MET)                                                                     8.7026 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1395 



  Startpoint: la_data_in[47]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[175]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[47] (in)                                                          7.1712                     4.0442 &  26.0442 r
  la_data_in[47] (net)                                   2   0.2481 
  mprj/la_data_in[47] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.0442 r
  mprj/la_data_in[47] (net) 
  mprj/i_BUF[175]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.5173   7.1768   1.0500   1.0150   1.1867 &  27.2309 r
  mprj/i_BUF[175]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3636   1.0500            0.3590 &  27.5898 r
  mprj/buf_i[175] (net)                                  2   0.0522 
  mprj/i_FF[175]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.3964   0.3637   1.0500   0.1759   0.1861 &  27.7759 r
  data arrival time                                                                                                 27.7759

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[175]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5732   0.9500   0.0000   1.6087 &  36.7484 r
  clock reconvergence pessimism                                                                           0.0000    36.7484
  clock uncertainty                                                                                      -0.1000    36.6484
  library setup time                                                                    1.0000           -0.1589    36.4894
  data required time                                                                                                36.4894
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.4894
  data arrival time                                                                                                -27.7759
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7136

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3554 
  total derate : arrival time                                                                            -0.0825 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4379 

  slack (with derating applied) (MET)                                                                     8.7136 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1514 



  Startpoint: la_data_in[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[144]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[16] (in)                                                          5.9098                     3.3507 &  25.3507 r
  la_data_in[16] (net)                                   2   0.2049 
  mprj/la_data_in[16] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.3507 r
  mprj/la_data_in[16] (net) 
  mprj/i_BUF[144]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.3251   5.9121   1.0500   1.7612   1.9222 &  27.2728 r
  mprj/i_BUF[144]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2401   1.0500            0.3180 &  27.5908 r
  mprj/buf_i[144] (net)                                  2   0.0155 
  mprj/i_FF[144]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2401   1.0500   0.0000   0.0002 &  27.5911 r
  data arrival time                                                                                                 27.5911

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[144]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5675   0.9500   0.0000   1.4521 &  36.5918 r
  clock reconvergence pessimism                                                                           0.0000    36.5918
  clock uncertainty                                                                                      -0.1000    36.4918
  library setup time                                                                    1.0000           -0.1481    36.3437
  data required time                                                                                                36.3437
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.3437
  data arrival time                                                                                                -27.5911
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7527

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3472 
  total derate : arrival time                                                                            -0.1067 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4539 

  slack (with derating applied) (MET)                                                                     8.7527 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2065 



  Startpoint: la_data_in[53]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[181]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[53] (in)                                                          7.3797                     4.1612 &  26.1612 r
  la_data_in[53] (net)                                   2   0.2553 
  mprj/la_data_in[53] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.1612 r
  mprj/la_data_in[53] (net) 
  mprj/i_BUF[181]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.5241   7.3856   1.0500   1.0186   1.1960 &  27.3572 r
  mprj/i_BUF[181]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3572   1.0500            0.3384 &  27.6956 r
  mprj/buf_i[181] (net)                                  2   0.0479 
  mprj/i_FF[181]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0529   0.3573   1.0500   0.0212   0.0257 &  27.7213 r
  data arrival time                                                                                                 27.7213

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[181]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5732   0.9500   0.0000   1.6103 &  36.7500 r
  clock reconvergence pessimism                                                                           0.0000    36.7500
  clock uncertainty                                                                                      -0.1000    36.6500
  library setup time                                                                    1.0000           -0.1584    36.4917
  data required time                                                                                                36.4917
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.4917
  data arrival time                                                                                                -27.7213
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7704

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3555 
  total derate : arrival time                                                                            -0.0743 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4298 

  slack (with derating applied) (MET)                                                                     8.7704 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2002 



  Startpoint: la_oenb[63]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[127]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[63] (in)                                                             7.1968                     4.0553 &  26.0553 r
  la_oenb[63] (net)                                      2   0.2489 
  mprj/la_oenb[63] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.0553 r
  mprj/la_oenb[63] (net) 
  mprj/i_BUF[127]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.3900   7.2029   1.0500   0.5630   0.7216 &  26.7769 r
  mprj/i_BUF[127]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4390   1.0500            0.4104 &  27.1873 r
  mprj/buf_i[127] (net)                                  2   0.0746 
  mprj/i_FF[127]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1832   0.4394   1.0500   0.0707   0.0826 &  27.2699 r
  data arrival time                                                                                                 27.2699

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[127]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5188   0.9500   0.0000   1.1705 &  36.3101 r
  clock reconvergence pessimism                                                                           0.0000    36.3101
  clock uncertainty                                                                                      -0.1000    36.2101
  library setup time                                                                    1.0000           -0.1653    36.0448
  data required time                                                                                                36.0448
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0448
  data arrival time                                                                                                -27.2699
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7750

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3324 
  total derate : arrival time                                                                            -0.0578 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3902 

  slack (with derating applied) (MET)                                                                     8.7750 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1651 



  Startpoint: la_data_in[45]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[173]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[45] (in)                                                          7.2173                     4.0681 &  26.0681 r
  la_data_in[45] (net)                                   2   0.2496 
  mprj/la_data_in[45] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.0681 r
  mprj/la_data_in[45] (net) 
  mprj/i_BUF[173]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.4951   7.2230   1.0500   0.9956   1.1690 &  27.2371 r
  mprj/i_BUF[173]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3486   1.0500            0.3426 &  27.5796 r
  mprj/buf_i[173] (net)                                  2   0.0468 
  mprj/i_FF[173]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.2915   0.3486   1.0500   0.1190   0.1263 &  27.7060 r
  data arrival time                                                                                                 27.7060

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[173]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5732   0.9500   0.0000   1.6092 &  36.7489 r
  clock reconvergence pessimism                                                                           0.0000    36.7489
  clock uncertainty                                                                                      -0.1000    36.6489
  library setup time                                                                    1.0000           -0.1576    36.4913
  data required time                                                                                                36.4913
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.4913
  data arrival time                                                                                                -27.7060
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7853

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3554 
  total derate : arrival time                                                                            -0.0780 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4334 

  slack (with derating applied) (MET)                                                                     8.7853 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2187 



  Startpoint: la_data_in[60]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[188]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[60] (in)                                                          7.2716                     4.0969 &  26.0969 r
  la_data_in[60] (net)                                   2   0.2515 
  mprj/la_data_in[60] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.0969 r
  mprj/la_data_in[60] (net) 
  mprj/i_BUF[188]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.4127   7.2777   1.0500   0.5722   0.7319 &  26.8288 r
  mprj/i_BUF[188]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4577   1.0500            0.4201 &  27.2489 r
  mprj/buf_i[188] (net)                                  2   0.0803 
  mprj/i_FF[188]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.2534   0.4579   1.0500   0.1030   0.1150 &  27.3639 r
  data arrival time                                                                                                 27.3639

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[188]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5503   0.9500   0.0000   1.3140 &  36.4536 r
  clock reconvergence pessimism                                                                           0.0000    36.4536
  clock uncertainty                                                                                      -0.1000    36.3536
  library setup time                                                                    1.0000           -0.1671    36.1866
  data required time                                                                                                36.1866
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.1866
  data arrival time                                                                                                -27.3639
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8227

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3399 
  total derate : arrival time                                                                            -0.0603 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4002 

  slack (with derating applied) (MET)                                                                     8.8227 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2229 



  Startpoint: io_in[13] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[205]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[13] (in)                                                               6.0806                     3.4462 &  25.4462 r
  io_in[13] (net)                                        2   0.2108 
  mprj/io_in[13] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.4462 r
  mprj/io_in[13] (net) 
  mprj/i_BUF[205]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.8276   6.0833   1.0500   0.7407   0.8580 &  26.3043 r
  mprj/i_BUF[205]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3338   1.0500            0.3880 &  26.6923 r
  mprj/buf_i[205] (net)                                  2   0.0456 
  mprj/i_FF[205]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3339   1.0500   0.0000   0.0033 &  26.6956 r
  data arrival time                                                                                                 26.6956

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[205]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.3992   0.9500   0.0000   0.6414 &  35.7811 r
  clock reconvergence pessimism                                                                           0.0000    35.7811
  clock uncertainty                                                                                      -0.1000    35.6811
  library setup time                                                                    1.0000           -0.1554    35.5257
  data required time                                                                                                35.5257
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.5257
  data arrival time                                                                                                -26.6956
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8301

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3045 
  total derate : arrival time                                                                            -0.0595 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3640 

  slack (with derating applied) (MET)                                                                     8.8301 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1941 



  Startpoint: la_oenb[8] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[72]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[8] (in)                                                              6.3490                     3.5958 &  25.5958 r
  la_oenb[8] (net)                                       2   0.2201 
  mprj/la_oenb[8] (user_proj_example)                                          0.0000   1.0500            0.0000 &  25.5958 r
  mprj/la_oenb[8] (net) 
  mprj/i_BUF[72]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.5560   6.3519   1.0500   1.4521   1.6110 &  27.2068 r
  mprj/i_BUF[72]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2358   1.0500            0.2879 &  27.4947 r
  mprj/buf_i[72] (net)                                   2   0.0124 
  mprj/i_FF[72]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0259   0.2358   1.0500   0.0102   0.0109 &  27.5056 r
  data arrival time                                                                                                 27.5056

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[72]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5675   0.9500   0.0000   1.4521 &  36.5917 r
  clock reconvergence pessimism                                                                           0.0000    36.5917
  clock uncertainty                                                                                      -0.1000    36.4917
  library setup time                                                                    1.0000           -0.1475    36.3443
  data required time                                                                                                36.3443
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.3443
  data arrival time                                                                                                -27.5056
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8387

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3472 
  total derate : arrival time                                                                            -0.0909 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4381 

  slack (with derating applied) (MET)                                                                     8.8387 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2768 



  Startpoint: wbs_adr_i[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[61]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[29] (in)                                                           6.8832                     3.8805 &  25.8805 r
  wbs_adr_i[29] (net)                                    2   0.2380 
  mprj/wbs_adr_i[29] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.8805 r
  mprj/wbs_adr_i[29] (net) 
  mprj/i_BUF[61]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.7868   6.8885   1.0500   0.7284   0.8804 &  26.7609 r
  mprj/i_BUF[61]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2154   1.0500            0.2350 &  26.9959 r
  mprj/buf_i[61] (net)                                   1   0.0044 
  mprj/i_FF[61]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2154   1.0500   0.0000   0.0001 &  26.9960 r
  data arrival time                                                                                                 26.9960

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[61]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4953   0.9500   0.0000   0.9513 &  36.0910 r
  clock reconvergence pessimism                                                                           0.0000    36.0910
  clock uncertainty                                                                                      -0.1000    35.9910
  library setup time                                                                    1.0000           -0.1424    35.8486
  data required time                                                                                                35.8486
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8486
  data arrival time                                                                                                -26.9960
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8526

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3208 
  total derate : arrival time                                                                            -0.0531 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3739 

  slack (with derating applied) (MET)                                                                     8.8526 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2265 



  Startpoint: wbs_adr_i[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[59]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[27] (in)                                                           6.9983                     3.9465 &  25.9465 r
  wbs_adr_i[27] (net)                                    2   0.2421 
  mprj/wbs_adr_i[27] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.9465 r
  mprj/wbs_adr_i[27] (net) 
  mprj/i_BUF[59]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.5482   7.0036   1.0500   0.6298   0.7794 &  26.7259 r
  mprj/i_BUF[59]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2160   1.0500            0.2287 &  26.9546 r
  mprj/buf_i[59] (net)                                   1   0.0042 
  mprj/i_FF[59]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2160   1.0500   0.0000   0.0000 &  26.9547 r
  data arrival time                                                                                                 26.9547

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[59]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4859   0.9500   0.0000   0.9143 &  36.0540 r
  clock reconvergence pessimism                                                                           0.0000    36.0540
  clock uncertainty                                                                                      -0.1000    35.9540
  library setup time                                                                    1.0000           -0.1425    35.8115
  data required time                                                                                                35.8115
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8115
  data arrival time                                                                                                -26.9547
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8568

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3189 
  total derate : arrival time                                                                            -0.0480 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3669 

  slack (with derating applied) (MET)                                                                     8.8568 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2237 



  Startpoint: la_data_in[36]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[164]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[36] (in)                                                          7.1781                     4.0463 &  26.0463 r
  la_data_in[36] (net)                                   2   0.2483 
  mprj/la_data_in[36] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.0463 r
  mprj/la_data_in[36] (net) 
  mprj/i_BUF[164]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.8820   7.1839   1.0500   1.1533   1.3324 &  27.3787 r
  mprj/i_BUF[164]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2325   1.0500            0.2349 &  27.6136 r
  mprj/buf_i[164] (net)                                  1   0.0082 
  mprj/i_FF[164]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0346   0.2325   1.0500   0.0139   0.0147 &  27.6283 r
  data arrival time                                                                                                 27.6283

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[164]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5732   0.9500   0.0000   1.5939 &  36.7335 r
  clock reconvergence pessimism                                                                           0.0000    36.7335
  clock uncertainty                                                                                      -0.1000    36.6335
  library setup time                                                                    1.0000           -0.1467    36.4868
  data required time                                                                                                36.4868
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.4868
  data arrival time                                                                                                -27.6283
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8585

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3546 
  total derate : arrival time                                                                            -0.0753 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4300 

  slack (with derating applied) (MET)                                                                     8.8585 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2885 



  Startpoint: la_oenb[49]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[113]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[49] (in)                                                             7.1789                     4.0471 &  26.0471 r
  la_oenb[49] (net)                                      2   0.2483 
  mprj/la_oenb[49] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.0471 r
  mprj/la_oenb[49] (net) 
  mprj/i_BUF[113]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.5209   7.1847   1.0500   1.0053   1.1801 &  27.2272 r
  mprj/i_BUF[113]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3187   1.0500            0.3171 &  27.5443 r
  mprj/buf_i[113] (net)                                  2   0.0367 
  mprj/i_FF[113]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1116   0.3187   1.0500   0.0423   0.0455 &  27.5898 r
  data arrival time                                                                                                 27.5898

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[113]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5732   0.9500   0.0000   1.5821 &  36.7217 r
  clock reconvergence pessimism                                                                           0.0000    36.7217
  clock uncertainty                                                                                      -0.1000    36.6217
  library setup time                                                                    1.0000           -0.1550    36.4667
  data required time                                                                                                36.4667
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.4667
  data arrival time                                                                                                -27.5898
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8769

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3540 
  total derate : arrival time                                                                            -0.0735 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4275 

  slack (with derating applied) (MET)                                                                     8.8769 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3044 



  Startpoint: la_data_in[55]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[183]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[55] (in)                                                          7.1443                     4.0261 &  26.0261 r
  la_data_in[55] (net)                                   2   0.2471 
  mprj/la_data_in[55] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.0261 r
  mprj/la_data_in[55] (net) 
  mprj/i_BUF[183]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.9068   7.1502   1.0500   0.7764   0.9416 &  26.9677 r
  mprj/i_BUF[183]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3676   1.0500            0.3605 &  27.3282 r
  mprj/buf_i[183] (net)                                  2   0.0524 
  mprj/i_FF[183]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0345   0.3677   1.0500   0.0134   0.0179 &  27.3461 r
  data arrival time                                                                                                 27.3461

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[183]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5427   0.9500   0.0000   1.4178 &  36.5575 r
  clock reconvergence pessimism                                                                           0.0000    36.5575
  clock uncertainty                                                                                      -0.1000    36.4575
  library setup time                                                                    1.0000           -0.1591    36.2984
  data required time                                                                                                36.2984
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.2984
  data arrival time                                                                                                -27.3461
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9523

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3454 
  total derate : arrival time                                                                            -0.0629 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4082 

  slack (with derating applied) (MET)                                                                     8.9523 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3605 



  Startpoint: la_oenb[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[82]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[18] (in)                                                             5.8452                     3.3113 &  25.3113 r
  la_oenb[18] (net)                                      2   0.2025 
  mprj/la_oenb[18] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.3113 r
  mprj/la_oenb[18] (net) 
  mprj/i_BUF[82]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.4963   5.8475   1.0500   1.4264   1.5716 &  26.8830 r
  mprj/i_BUF[82]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2437   1.0500            0.3248 &  27.2078 r
  mprj/buf_i[82] (net)                                   2   0.0170 
  mprj/i_FF[82]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0655   0.2437   1.0500   0.0267   0.0283 &  27.2360 r
  data arrival time                                                                                                 27.2360

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[82]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5503   0.9500   0.0000   1.3140 &  36.4536 r
  clock reconvergence pessimism                                                                           0.0000    36.4536
  clock uncertainty                                                                                      -0.1000    36.3536
  library setup time                                                                    1.0000           -0.1483    36.2054
  data required time                                                                                                36.2054
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.2054
  data arrival time                                                                                                -27.2360
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9693

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3399 
  total derate : arrival time                                                                            -0.0917 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4316 

  slack (with derating applied) (MET)                                                                     8.9693 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4009 



  Startpoint: la_data_in[58]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[186]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[58] (in)                                                          7.1450                     4.0304 &  26.0304 r
  la_data_in[58] (net)                                   2   0.2472 
  mprj/la_data_in[58] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.0304 r
  mprj/la_data_in[58] (net) 
  mprj/i_BUF[186]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.4435   7.1505   1.0500   0.5855   0.7390 &  26.7694 r
  mprj/i_BUF[186]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3994   1.0500            0.3881 &  27.1575 r
  mprj/buf_i[186] (net)                                  2   0.0631 
  mprj/i_FF[186]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1819   0.3995   1.0500   0.0683   0.0771 &  27.2346 r
  data arrival time                                                                                                 27.2346

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[186]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5519   0.9500   0.0000   1.3352 &  36.4749 r
  clock reconvergence pessimism                                                                           0.0000    36.4749
  clock uncertainty                                                                                      -0.1000    36.3749
  library setup time                                                                    1.0000           -0.1620    36.2129
  data required time                                                                                                36.2129
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.2129
  data arrival time                                                                                                -27.2346
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9783

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3410 
  total derate : arrival time                                                                            -0.0573 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3984 

  slack (with derating applied) (MET)                                                                     8.9783 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3767 



  Startpoint: la_oenb[5] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[69]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[5] (in)                                                              6.7096                     3.7887 &  25.7887 r
  la_oenb[5] (net)                                       2   0.2322 
  mprj/la_oenb[5] (user_proj_example)                                          0.0000   1.0500            0.0000 &  25.7887 r
  mprj/la_oenb[5] (net) 
  mprj/i_BUF[69]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.8661   6.7141   1.0500   0.7586   0.9032 &  26.6919 r
  mprj/i_BUF[69]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2217   1.0500            0.2519 &  26.9438 r
  mprj/buf_i[69] (net)                                   1   0.0069 
  mprj/i_FF[69]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0065   0.2217   1.0500   0.0025   0.0026 &  26.9465 r
  data arrival time                                                                                                 26.9465

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[69]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4814   0.9500   0.0000   1.0473 &  36.1869 r
  clock reconvergence pessimism                                                                           0.0000    36.1869
  clock uncertainty                                                                                      -0.1000    36.0869
  library setup time                                                                    1.0000           -0.1438    35.9432
  data required time                                                                                                35.9432
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9432
  data arrival time                                                                                                -26.9465
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9967

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3259 
  total derate : arrival time                                                                            -0.0551 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3810 

  slack (with derating applied) (MET)                                                                     8.9967 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3777 



  Startpoint: io_in[16] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[208]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[16] (in)                                                               6.3166                     3.5883 &  25.5883 r
  io_in[16] (net)                                        2   0.2193 
  mprj/io_in[16] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.5883 r
  mprj/io_in[16] (net) 
  mprj/i_BUF[208]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.4477   6.3186   1.0500   0.9663   1.0878 &  26.6761 r
  mprj/i_BUF[208]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3329   1.0500            0.3748 &  27.0509 r
  mprj/buf_i[208] (net)                                  2   0.0444 
  mprj/i_FF[208]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3330   1.0500   0.0000   0.0033 &  27.0542 r
  data arrival time                                                                                                 27.0542

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[208]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5187   0.9500   0.0000   1.1705 &  36.3102 r
  clock reconvergence pessimism                                                                           0.0000    36.3102
  clock uncertainty                                                                                      -0.1000    36.2102
  library setup time                                                                    1.0000           -0.1559    36.0543
  data required time                                                                                                36.0543
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0543
  data arrival time                                                                                                -27.0542
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0000

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3324 
  total derate : arrival time                                                                            -0.0698 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4022 

  slack (with derating applied) (MET)                                                                     9.0000 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4022 



  Startpoint: la_data_in[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[130]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[2] (in)                                                           6.7565                     3.8119 &  25.8119 r
  la_data_in[2] (net)                                    2   0.2337 
  mprj/la_data_in[2] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.8119 r
  mprj/la_data_in[2] (net) 
  mprj/i_BUF[130]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.2229   6.7613   1.0500   0.8982   1.0507 &  26.8626 r
  mprj/i_BUF[130]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2346   1.0500            0.2623 &  27.1249 r
  mprj/buf_i[130] (net)                                  2   0.0104 
  mprj/i_FF[130]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2346   1.0500   0.0000   0.0001 &  27.1251 r
  data arrival time                                                                                                 27.1251

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[130]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5454   0.9500   0.0000   1.2767 &  36.4163 r
  clock reconvergence pessimism                                                                           0.0000    36.4163
  clock uncertainty                                                                                      -0.1000    36.3163
  library setup time                                                                    1.0000           -0.1471    36.1693
  data required time                                                                                                36.1693
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.1693
  data arrival time                                                                                                -27.1251
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0442

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3379 
  total derate : arrival time                                                                            -0.0625 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4005 

  slack (with derating applied) (MET)                                                                     9.0442 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4447 



  Startpoint: wbs_adr_i[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[41]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[9] (in)                                                            6.7109                     3.7822 &  25.7822 r
  wbs_adr_i[9] (net)                                     2   0.2320 
  mprj/wbs_adr_i[9] (user_proj_example)                                        0.0000   1.0500            0.0000 &  25.7822 r
  mprj/wbs_adr_i[9] (net) 
  mprj/i_BUF[41]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.4192   6.7162   1.0500   0.1583   0.2872 &  26.0694 r
  mprj/i_BUF[41]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2342   1.0500            0.2646 &  26.3340 r
  mprj/buf_i[41] (net)                                   2   0.0105 
  mprj/i_FF[41]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2342   1.0500   0.0000   0.0001 &  26.3341 r
  data arrival time                                                                                                 26.3341

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[41]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.3431   0.9500   0.0000   0.4889 &  35.6286 r
  clock reconvergence pessimism                                                                           0.0000    35.6286
  clock uncertainty                                                                                      -0.1000    35.5286
  library setup time                                                                    1.0000           -0.1458    35.3828
  data required time                                                                                                35.3828
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.3828
  data arrival time                                                                                                -26.3341
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0487

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2965 
  total derate : arrival time                                                                            -0.0263 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3228 

  slack (with derating applied) (MET)                                                                     9.0487 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3714 



  Startpoint: la_oenb[57]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[121]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[57] (in)                                                             7.0542                     3.9928 &  25.9928 r
  la_oenb[57] (net)                                      2   0.2446 
  mprj/la_oenb[57] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.9928 r
  mprj/la_oenb[57] (net) 
  mprj/i_BUF[121]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.4222   7.0580   1.0500   0.5768   0.7160 &  26.7089 r
  mprj/i_BUF[121]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3902   1.0500            0.3848 &  27.0936 r
  mprj/buf_i[121] (net)                                  2   0.0601 
  mprj/i_FF[121]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1619   0.3903   1.0500   0.0629   0.0712 &  27.1648 r
  data arrival time                                                                                                 27.1648

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[121]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5518   0.9500   0.0000   1.3387 &  36.4783 r
  clock reconvergence pessimism                                                                           0.0000    36.4783
  clock uncertainty                                                                                      -0.1000    36.3783
  library setup time                                                                    1.0000           -0.1611    36.2172
  data required time                                                                                                36.2172
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.2172
  data arrival time                                                                                                -27.1648
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0524

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3412 
  total derate : arrival time                                                                            -0.0558 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3970 

  slack (with derating applied) (MET)                                                                     9.0524 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4494 



  Startpoint: la_data_in[52]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[180]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[52] (in)                                                          6.9858                     3.9395 &  25.9395 r
  la_data_in[52] (net)                                   2   0.2416 
  mprj/la_data_in[52] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.9395 r
  mprj/la_data_in[52] (net) 
  mprj/i_BUF[180]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.1342   6.9913   1.0500   0.8645   1.0270 &  26.9665 r
  mprj/i_BUF[180]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3660   1.0500            0.3683 &  27.3347 r
  mprj/buf_i[180] (net)                                  2   0.0527 
  mprj/i_FF[180]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1875   0.3660   1.0500   0.0760   0.0826 &  27.4174 r
  data arrival time                                                                                                 27.4174

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[180]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5732   0.9500   0.0000   1.6121 &  36.7518 r
  clock reconvergence pessimism                                                                           0.0000    36.7518
  clock uncertainty                                                                                      -0.1000    36.6518
  library setup time                                                                    1.0000           -0.1591    36.4927
  data required time                                                                                                36.4927
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.4927
  data arrival time                                                                                                -27.4174
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0753

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3556 
  total derate : arrival time                                                                            -0.0704 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4260 

  slack (with derating applied) (MET)                                                                     9.0753 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5013 



  Startpoint: la_data_in[49]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[177]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[49] (in)                                                          7.0212                     3.9590 &  25.9590 r
  la_data_in[49] (net)                                   2   0.2429 
  mprj/la_data_in[49] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.9590 r
  mprj/la_data_in[49] (net) 
  mprj/i_BUF[177]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.1490   7.0266   1.0500   0.8705   1.0329 &  26.9919 r
  mprj/i_BUF[177]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3216   1.0500            0.3285 &  27.3204 r
  mprj/buf_i[177] (net)                                  2   0.0384 
  mprj/i_FF[177]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.2080   0.3216   1.0500   0.0831   0.0883 &  27.4087 r
  data arrival time                                                                                                 27.4087

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[177]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5732   0.9500   0.0000   1.6113 &  36.7509 r
  clock reconvergence pessimism                                                                           0.0000    36.7509
  clock uncertainty                                                                                      -0.1000    36.6509
  library setup time                                                                    1.0000           -0.1552    36.4957
  data required time                                                                                                36.4957
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.4957
  data arrival time                                                                                                -27.4087
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0870

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3555 
  total derate : arrival time                                                                            -0.0690 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4246 

  slack (with derating applied) (MET)                                                                     9.0870 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5116 



  Startpoint: la_data_in[41]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[169]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[41] (in)                                                          6.9993                     3.9469 &  25.9469 r
  la_data_in[41] (net)                                   2   0.2421 
  mprj/la_data_in[41] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.9469 r
  mprj/la_data_in[41] (net) 
  mprj/i_BUF[169]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.3743   7.0047   1.0500   0.9584   1.1222 &  27.0691 r
  mprj/i_BUF[169]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2374   1.0500            0.2507 &  27.3198 r
  mprj/buf_i[169] (net)                                  2   0.0103 
  mprj/i_FF[169]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0175   0.2374   1.0500   0.0069   0.0074 &  27.3271 r
  data arrival time                                                                                                 27.3271

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[169]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5732   0.9500   0.0000   1.5834 &  36.7231 r
  clock reconvergence pessimism                                                                           0.0000    36.7231
  clock uncertainty                                                                                      -0.1000    36.6231
  library setup time                                                                    1.0000           -0.1479    36.4753
  data required time                                                                                                36.4753
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.4753
  data arrival time                                                                                                -27.3271
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1481

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3541 
  total derate : arrival time                                                                            -0.0657 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4198 

  slack (with derating applied) (MET)                                                                     9.1481 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5679 



  Startpoint: wbs_dat_i[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[26]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[26] (in)                                                           6.5968                     3.7232 &  25.7232 r
  wbs_dat_i[26] (net)                                    2   0.2282 
  mprj/wbs_dat_i[26] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.7232 r
  mprj/wbs_dat_i[26] (net) 
  mprj/i_BUF[26]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.4356   6.6013   1.0500   0.5837   0.7192 &  26.4425 r
  mprj/i_BUF[26]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2103   1.0500            0.2470 &  26.6895 r
  mprj/buf_i[26] (net)                                   1   0.0041 
  mprj/i_FF[26]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2103   1.0500   0.0000   0.0001 &  26.6896 r
  data arrival time                                                                                                 26.6896

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[26]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4947   0.9500   0.0000   0.9488 &  36.0885 r
  clock reconvergence pessimism                                                                           0.0000    36.0885
  clock uncertainty                                                                                      -0.1000    35.9885
  library setup time                                                                    1.0000           -0.1412    35.8472
  data required time                                                                                                35.8472
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8472
  data arrival time                                                                                                -26.6896
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1577

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3207 
  total derate : arrival time                                                                            -0.0460 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3667 

  slack (with derating applied) (MET)                                                                     9.1577 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5244 



  Startpoint: la_oenb[6] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[70]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[6] (in)                                                              6.3294                     3.5895 &  25.5895 r
  la_oenb[6] (net)                                       2   0.2196 
  mprj/la_oenb[6] (user_proj_example)                                          0.0000   1.0500            0.0000 &  25.5895 r
  mprj/la_oenb[6] (net) 
  mprj/i_BUF[70]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.5023   6.3321   1.0500   0.9711   1.1044 &  26.6939 r
  mprj/i_BUF[70]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2120   1.0500            0.2649 &  26.9588 r
  mprj/buf_i[70] (net)                                   1   0.0056 
  mprj/i_FF[70]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2120   1.0500   0.0000   0.0001 &  26.9589 r
  data arrival time                                                                                                 26.9589

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[70]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5382   0.9500   0.0000   1.2267 &  36.3664 r
  clock reconvergence pessimism                                                                           0.0000    36.3664
  clock uncertainty                                                                                      -0.1000    36.2664
  library setup time                                                                    1.0000           -0.1419    36.1246
  data required time                                                                                                36.1246
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.1246
  data arrival time                                                                                                -26.9589
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1657

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3353 
  total derate : arrival time                                                                            -0.0652 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4005 

  slack (with derating applied) (MET)                                                                     9.1657 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5662 



  Startpoint: wbs_dat_i[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[12]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[12] (in)                                                           6.7949                     3.8280 &  25.8280 r
  wbs_dat_i[12] (net)                                    2   0.2349 
  mprj/wbs_dat_i[12] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.8280 r
  mprj/wbs_dat_i[12] (net) 
  mprj/i_BUF[12]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.8177   6.8004   1.0500   0.3240   0.4625 &  26.2905 r
  mprj/i_BUF[12]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2284   1.0500            0.2536 &  26.5441 r
  mprj/buf_i[12] (net)                                   1   0.0085 
  mprj/i_FF[12]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2284   1.0500   0.0000   0.0001 &  26.5442 r
  data arrival time                                                                                                 26.5442

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[12]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4653   0.9500   0.0000   0.8440 &  35.9836 r
  clock reconvergence pessimism                                                                           0.0000    35.9836
  clock uncertainty                                                                                      -0.1000    35.8836
  library setup time                                                                    1.0000           -0.1452    35.7384
  data required time                                                                                                35.7384
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7384
  data arrival time                                                                                                -26.5442
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1942

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3152 
  total derate : arrival time                                                                            -0.0341 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3493 

  slack (with derating applied) (MET)                                                                     9.1942 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5435 



  Startpoint: la_data_in[32]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[160]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[32] (in)                                                          6.9154                     3.9072 &  25.9072 r
  la_data_in[32] (net)                                   2   0.2395 
  mprj/la_data_in[32] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.9072 r
  mprj/la_data_in[32] (net) 
  mprj/i_BUF[160]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.5000   6.9200   1.0500   0.9956   1.1526 &  27.0598 r
  mprj/i_BUF[160]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2176   1.0500            0.2354 &  27.2952 r
  mprj/buf_i[160] (net)                                  1   0.0050 
  mprj/i_FF[160]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2176   1.0500   0.0000   0.0001 &  27.2952 r
  data arrival time                                                                                                 27.2952

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[160]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5732   0.9500   0.0000   1.5959 &  36.7356 r
  clock reconvergence pessimism                                                                           0.0000    36.7356
  clock uncertainty                                                                                      -0.1000    36.6356
  library setup time                                                                    1.0000           -0.1433    36.4922
  data required time                                                                                                36.4922
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.4922
  data arrival time                                                                                                -27.2952
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1970

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3547 
  total derate : arrival time                                                                            -0.0661 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4208 

  slack (with derating applied) (MET)                                                                     9.1970 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6178 



  Startpoint: la_oenb[47]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[111]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[47] (in)                                                             6.6332                     3.7481 &  25.7481 r
  la_oenb[47] (net)                                      2   0.2297 
  mprj/la_oenb[47] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.7481 r
  mprj/la_oenb[47] (net) 
  mprj/i_BUF[111]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.1241   6.6373   1.0500   0.8337   0.9802 &  26.7283 r
  mprj/i_BUF[111]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3764   1.0500            0.3966 &  27.1249 r
  mprj/buf_i[111] (net)                                  2   0.0578 
  mprj/i_FF[111]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.3426   0.3765   1.0500   0.1403   0.1504 &  27.2753 r
  data arrival time                                                                                                 27.2753

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[111]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5732   0.9500   0.0000   1.6092 &  36.7489 r
  clock reconvergence pessimism                                                                           0.0000    36.7489
  clock uncertainty                                                                                      -0.1000    36.6489
  library setup time                                                                    1.0000           -0.1600    36.4889
  data required time                                                                                                36.4889
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.4889
  data arrival time                                                                                                -27.2753
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2136

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3554 
  total derate : arrival time                                                                            -0.0727 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4282 

  slack (with derating applied) (MET)                                                                     9.2136 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6417 



  Startpoint: wbs_adr_i[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[63]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[31] (in)                                                           6.5392                     3.6917 &  25.6917 r
  wbs_adr_i[31] (net)                                    2   0.2263 
  mprj/wbs_adr_i[31] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.6917 r
  mprj/wbs_adr_i[31] (net) 
  mprj/i_BUF[63]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.4895   6.5436   1.0500   0.6065   0.7401 &  26.4318 r
  mprj/i_BUF[63]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2439   1.0500            0.2848 &  26.7166 r
  mprj/buf_i[63] (net)                                   2   0.0140 
  mprj/i_FF[63]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0629   0.2439   1.0500   0.0257   0.0271 &  26.7437 r
  data arrival time                                                                                                 26.7437

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[63]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5022   0.9500   0.0000   1.1124 &  36.2520 r
  clock reconvergence pessimism                                                                           0.0000    36.2520
  clock uncertainty                                                                                      -0.1000    36.1520
  library setup time                                                                    1.0000           -0.1480    36.0040
  data required time                                                                                                36.0040
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0040
  data arrival time                                                                                                -26.7437
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2603

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3293 
  total derate : arrival time                                                                            -0.0501 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3794 

  slack (with derating applied) (MET)                                                                     9.2603 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6397 



  Startpoint: wbs_dat_i[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[9]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[9] (in)                                                            6.5653                     3.7000 &  25.7000 r
  wbs_dat_i[9] (net)                                     2   0.2269 
  mprj/wbs_dat_i[9] (user_proj_example)                                        0.0000   1.0500            0.0000 &  25.7000 r
  mprj/wbs_dat_i[9] (net) 
  mprj/i_BUF[9]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    0.0000   6.5703   1.0500   0.0000   0.1171 &  25.8171 r
  mprj/i_BUF[9]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2365   1.0500            0.2757 &  26.0928 r
  mprj/buf_i[9] (net)                                    2   0.0117 
  mprj/i_FF[9]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.2365   1.0500   0.0000   0.0002 &  26.0930 r
  data arrival time                                                                                                 26.0930

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[9]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.3431   0.9500   0.0000   0.4888 &  35.6285 r
  clock reconvergence pessimism                                                                           0.0000    35.6285
  clock uncertainty                                                                                      -0.1000    35.5285
  library setup time                                                                    1.0000           -0.1463    35.3822
  data required time                                                                                                35.3822
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.3822
  data arrival time                                                                                                -26.0930
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2892

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2965 
  total derate : arrival time                                                                            -0.0187 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3152 

  slack (with derating applied) (MET)                                                                     9.2892 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6044 



  Startpoint: io_in[23] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[215]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[23] (in)                                                               6.8617                     3.8828 &  25.8828 r
  io_in[23] (net)                                        2   0.2378 
  mprj/io_in[23] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.8828 r
  mprj/io_in[23] (net) 
  mprj/i_BUF[215]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.6693   6.8653   1.0500   0.6810   0.8164 &  26.6992 r
  mprj/i_BUF[215]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3229   1.0500            0.3386 &  27.0378 r
  mprj/buf_i[215] (net)                                  2   0.0396 
  mprj/i_FF[215]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3229   1.0500   0.0000   0.0013 &  27.0391 r
  data arrival time                                                                                                 27.0391

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[215]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5381   0.9500   0.0000   1.4662 &  36.6059 r
  clock reconvergence pessimism                                                                           0.0000    36.6059
  clock uncertainty                                                                                      -0.1000    36.5059
  library setup time                                                                    1.0000           -0.1552    36.3508
  data required time                                                                                                36.3508
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.3508
  data arrival time                                                                                                -27.0391
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3117

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3479 
  total derate : arrival time                                                                            -0.0551 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4030 

  slack (with derating applied) (MET)                                                                     9.3117 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7147 



  Startpoint: la_data_in[48]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[176]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[48] (in)                                                          6.7893                     3.8299 &  25.8299 r
  la_data_in[48] (net)                                   2   0.2349 
  mprj/la_data_in[48] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.8299 r
  mprj/la_data_in[48] (net) 
  mprj/i_BUF[176]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.8642   6.7943   1.0500   0.7582   0.9095 &  26.7393 r
  mprj/i_BUF[176]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3378   1.0500            0.3561 &  27.0954 r
  mprj/buf_i[176] (net)                                  2   0.0450 
  mprj/i_FF[176]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1744   0.3378   1.0500   0.0713   0.0762 &  27.1716 r
  data arrival time                                                                                                 27.1716

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[176]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5732   0.9500   0.0000   1.6103 &  36.7499 r
  clock reconvergence pessimism                                                                           0.0000    36.7499
  clock uncertainty                                                                                      -0.1000    36.6499
  library setup time                                                                    1.0000           -0.1566    36.4933
  data required time                                                                                                36.4933
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.4933
  data arrival time                                                                                                -27.1716
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3216

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3555 
  total derate : arrival time                                                                            -0.0639 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4194 

  slack (with derating applied) (MET)                                                                     9.3216 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7410 



  Startpoint: wbs_dat_i[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[30]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[30] (in)                                                           6.5058                     3.6730 &  25.6730 r
  wbs_dat_i[30] (net)                                    2   0.2251 
  mprj/wbs_dat_i[30] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.6730 r
  mprj/wbs_dat_i[30] (net) 
  mprj/i_BUF[30]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.3450   6.5101   1.0500   0.5460   0.6759 &  26.3489 r
  mprj/i_BUF[30]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2346   1.0500            0.2773 &  26.6262 r
  mprj/buf_i[30] (net)                                   2   0.0114 
  mprj/i_FF[30]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0158   0.2346   1.0500   0.0060   0.0064 &  26.6326 r
  data arrival time                                                                                                 26.6326

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[30]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5072   0.9500   0.0000   1.1168 &  36.2564 r
  clock reconvergence pessimism                                                                           0.0000    36.2564
  clock uncertainty                                                                                      -0.1000    36.1564
  library setup time                                                                    1.0000           -0.1468    36.0096
  data required time                                                                                                36.0096
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0096
  data arrival time                                                                                                -26.6326
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3770

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3295 
  total derate : arrival time                                                                            -0.0457 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3752 

  slack (with derating applied) (MET)                                                                     9.3770 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7522 



  Startpoint: wbs_dat_i[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[25]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[25] (in)                                                           6.3703                     3.5938 &  25.5938 r
  wbs_dat_i[25] (net)                                    2   0.2203 
  mprj/wbs_dat_i[25] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.5938 r
  mprj/wbs_dat_i[25] (net) 
  mprj/i_BUF[25]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.1710   6.3748   1.0500   0.4738   0.6025 &  26.1962 r
  mprj/i_BUF[25]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2056   1.0500            0.2558 &  26.4520 r
  mprj/buf_i[25] (net)                                   1   0.0036 
  mprj/i_FF[25]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2056   1.0500   0.0000   0.0000 &  26.4521 r
  data arrival time                                                                                                 26.4521

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[25]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4947   0.9500   0.0000   0.9488 &  36.0885 r
  clock reconvergence pessimism                                                                           0.0000    36.0885
  clock uncertainty                                                                                      -0.1000    35.9885
  library setup time                                                                    1.0000           -0.1402    35.8483
  data required time                                                                                                35.8483
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8483
  data arrival time                                                                                                -26.4521
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3963

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3207 
  total derate : arrival time                                                                            -0.0409 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3616 

  slack (with derating applied) (MET)                                                                     9.3963 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7578 



  Startpoint: la_oenb[44]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[108]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[44] (in)                                                             6.8279                     3.8579 &  25.8579 r
  la_oenb[44] (net)                                      2   0.2364 
  mprj/la_oenb[44] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.8579 r
  mprj/la_oenb[44] (net) 
  mprj/i_BUF[108]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.8933   6.8323   1.0500   0.7009   0.8455 &  26.7034 r
  mprj/i_BUF[108]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3165   1.0500            0.3346 &  27.0380 r
  mprj/buf_i[108] (net)                                  2   0.0375 
  mprj/i_FF[108]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0724   0.3165   1.0500   0.0282   0.0307 &  27.0687 r
  data arrival time                                                                                                 27.0687

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[108]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5732   0.9500   0.0000   1.6112 &  36.7508 r
  clock reconvergence pessimism                                                                           0.0000    36.7508
  clock uncertainty                                                                                      -0.1000    36.6508
  library setup time                                                                    1.0000           -0.1548    36.4961
  data required time                                                                                                36.4961
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.4961
  data arrival time                                                                                                -27.0687
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4274

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3555 
  total derate : arrival time                                                                            -0.0577 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4132 

  slack (with derating applied) (MET)                                                                     9.4274 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8406 



  Startpoint: la_data_in[43]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[171]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[43] (in)                                                          6.9986                     3.9462 &  25.9462 r
  la_data_in[43] (net)                                   2   0.2421 
  mprj/la_data_in[43] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.9462 r
  mprj/la_data_in[43] (net) 
  mprj/i_BUF[171]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.3398   7.0040   1.0500   0.5469   0.6921 &  26.6383 r
  mprj/i_BUF[171]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3011   1.0500            0.3109 &  26.9493 r
  mprj/buf_i[171] (net)                                  2   0.0314 
  mprj/i_FF[171]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0998   0.3011   1.0500   0.0387   0.0414 &  26.9907 r
  data arrival time                                                                                                 26.9907

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[171]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5732   0.9500   0.0000   1.5821 &  36.7217 r
  clock reconvergence pessimism                                                                           0.0000    36.7217
  clock uncertainty                                                                                      -0.1000    36.6217
  library setup time                                                                    1.0000           -0.1534    36.4683
  data required time                                                                                                36.4683
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.4683
  data arrival time                                                                                                -26.9907
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4776

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3540 
  total derate : arrival time                                                                            -0.0497 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4037 

  slack (with derating applied) (MET)                                                                     9.4776 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8813 



  Startpoint: wbs_dat_i[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[18]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[18] (in)                                                           6.3439                     3.5775 &  25.5775 r
  wbs_dat_i[18] (net)                                    2   0.2193 
  mprj/wbs_dat_i[18] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.5775 r
  mprj/wbs_dat_i[18] (net) 
  mprj/i_BUF[18]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.4927   6.3485   1.0500   0.1890   0.3053 &  25.8827 r
  mprj/i_BUF[18]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2409   1.0500            0.2933 &  26.1760 r
  mprj/buf_i[18] (net)                                   2   0.0139 
  mprj/i_FF[18]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0654   0.2409   1.0500   0.0265   0.0280 &  26.2040 r
  data arrival time                                                                                                 26.2040

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[18]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4653   0.9500   0.0000   0.8456 &  35.9852 r
  clock reconvergence pessimism                                                                           0.0000    35.9852
  clock uncertainty                                                                                      -0.1000    35.8853
  library setup time                                                                    1.0000           -0.1475    35.7377
  data required time                                                                                                35.7377
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7377
  data arrival time                                                                                                -26.2040
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5337

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3153 
  total derate : arrival time                                                                            -0.0298 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3451 

  slack (with derating applied) (MET)                                                                     9.5337 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8788 



  Startpoint: la_data_in[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[154]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[26] (in)                                                          6.4632                     3.6493 &  25.6493 r
  la_data_in[26] (net)                                   2   0.2236 
  mprj/la_data_in[26] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.6493 r
  mprj/la_data_in[26] (net) 
  mprj/i_BUF[154]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.6539   6.4675   1.0500   0.6439   0.7768 &  26.4261 r
  mprj/i_BUF[154]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2158   1.0500            0.2607 &  26.6868 r
  mprj/buf_i[154] (net)                                  1   0.0062 
  mprj/i_FF[154]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0332   0.2158   1.0500   0.0133   0.0141 &  26.7009 r
  data arrival time                                                                                                 26.7009

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[154]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5289   0.9500   0.0000   1.4445 &  36.5842 r
  clock reconvergence pessimism                                                                           0.0000    36.5842
  clock uncertainty                                                                                      -0.1000    36.4842
  library setup time                                                                    1.0000           -0.1427    36.3415
  data required time                                                                                                36.3415
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.3415
  data arrival time                                                                                                -26.7009
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6406

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3468 
  total derate : arrival time                                                                            -0.0501 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3968 

  slack (with derating applied) (MET)                                                                     9.6406 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0375 



  Startpoint: la_data_in[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[135]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[7] (in)                                                           6.0667                     3.4288 &  25.4288 r
  la_data_in[7] (net)                                    2   0.2099 
  mprj/la_data_in[7] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.4288 r
  mprj/la_data_in[7] (net) 
  mprj/i_BUF[135]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.5615   6.0700   1.0500   0.6367   0.7567 &  26.1855 r
  mprj/i_BUF[135]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2171   1.0500            0.2857 &  26.4712 r
  mprj/buf_i[135] (net)                                  1   0.0080 
  mprj/i_FF[135]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2171   1.0500   0.0000   0.0001 &  26.4713 r
  data arrival time                                                                                                 26.4713

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[135]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5437   0.9500   0.0000   1.2486 &  36.3883 r
  clock reconvergence pessimism                                                                           0.0000    36.3883
  clock uncertainty                                                                                      -0.1000    36.2883
  library setup time                                                                    1.0000           -0.1431    36.1452
  data required time                                                                                                36.1452
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.1452
  data arrival time                                                                                                -26.4713
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6739

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3365 
  total derate : arrival time                                                                            -0.0496 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3861 

  slack (with derating applied) (MET)                                                                     9.6739 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0601 



  Startpoint: la_data_in[40]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[168]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[40] (in)                                                          6.5326                     3.6879 &  25.6879 r
  la_data_in[40] (net)                                   2   0.2260 
  mprj/la_data_in[40] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.6879 r
  mprj/la_data_in[40] (net) 
  mprj/i_BUF[168]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.4880   6.5370   1.0500   0.6059   0.7391 &  26.4270 r
  mprj/i_BUF[168]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2570   1.0500            0.2972 &  26.7242 r
  mprj/buf_i[168] (net)                                  2   0.0183 
  mprj/i_FF[168]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1648   0.2570   1.0500   0.0672   0.0708 &  26.7949 r
  data arrival time                                                                                                 26.7949

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[168]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5732   0.9500   0.0000   1.5834 &  36.7231 r
  clock reconvergence pessimism                                                                           0.0000    36.7231
  clock uncertainty                                                                                      -0.1000    36.6231
  library setup time                                                                    1.0000           -0.1496    36.4735
  data required time                                                                                                36.4735
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.4735
  data arrival time                                                                                                -26.7949
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6786

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3541 
  total derate : arrival time                                                                            -0.0527 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4068 

  slack (with derating applied) (MET)                                                                     9.6786 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0854 



  Startpoint: la_oenb[59]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[123]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[59] (in)                                                             6.3861                     3.6017 &  25.6017 r
  la_oenb[59] (net)                                      2   0.2208 
  mprj/la_oenb[59] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.6017 r
  mprj/la_oenb[59] (net) 
  mprj/i_BUF[123]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6150   6.3906   1.0500   0.2401   0.3606 &  25.9623 r
  mprj/i_BUF[123]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4608   1.0500            0.4661 &  26.4284 r
  mprj/buf_i[123] (net)                                  2   0.0846 
  mprj/i_FF[123]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.4581   0.4610   1.0500   0.1971   0.2138 &  26.6422 r
  data arrival time                                                                                                 26.6422

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[123]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5675   0.9500   0.0000   1.4521 &  36.5918 r
  clock reconvergence pessimism                                                                           0.0000    36.5918
  clock uncertainty                                                                                      -0.1000    36.4918
  library setup time                                                                    1.0000           -0.1674    36.3244
  data required time                                                                                                36.3244
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.3244
  data arrival time                                                                                                -26.6422
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6822

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3472 
  total derate : arrival time                                                                            -0.0495 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3967 

  slack (with derating applied) (MET)                                                                     9.6822 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0789 



  Startpoint: la_data_in[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[139]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[11] (in)                                                          5.9002                     3.3340 &  25.3340 r
  la_data_in[11] (net)                                   2   0.2041 
  mprj/la_data_in[11] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.3340 r
  mprj/la_data_in[11] (net) 
  mprj/i_BUF[139]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.8100   5.9035   1.0500   0.6883   0.8075 &  26.1415 r
  mprj/i_BUF[139]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2365   1.0500            0.3153 &  26.4568 r
  mprj/buf_i[139] (net)                                  2   0.0144 
  mprj/i_FF[139]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2365   1.0500   0.0000   0.0002 &  26.4570 r
  data arrival time                                                                                                 26.4570

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[139]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5458   0.9500   0.0000   1.2757 &  36.4154 r
  clock reconvergence pessimism                                                                           0.0000    36.4154
  clock uncertainty                                                                                      -0.1000    36.3154
  library setup time                                                                    1.0000           -0.1475    36.1679
  data required time                                                                                                36.1679
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.1679
  data arrival time                                                                                                -26.4570
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.7109

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3379 
  total derate : arrival time                                                                            -0.0535 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3914 

  slack (with derating applied) (MET)                                                                     9.7109 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.1022 



  Startpoint: la_oenb[46]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[110]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[46] (in)                                                             6.3906                     3.6035 &  25.6035 r
  la_oenb[46] (net)                                      2   0.2209 
  mprj/la_oenb[46] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.6035 r
  mprj/la_oenb[46] (net) 
  mprj/i_BUF[110]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.7817   6.3953   1.0500   0.3101   0.4327 &  26.0362 r
  mprj/i_BUF[110]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3714   1.0500            0.4050 &  26.4412 r
  mprj/buf_i[110] (net)                                  2   0.0571 
  mprj/i_FF[110]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.3177   0.3714   1.0500   0.1292   0.1388 &  26.5800 r
  data arrival time                                                                                                 26.5800

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[110]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5400   0.9500   0.0000   1.4328 &  36.5724 r
  clock reconvergence pessimism                                                                           0.0000    36.5724
  clock uncertainty                                                                                      -0.1000    36.4724
  library setup time                                                                    1.0000           -0.1594    36.3130
  data required time                                                                                                36.3130
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.3130
  data arrival time                                                                                                -26.5800
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.7330

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3462 
  total derate : arrival time                                                                            -0.0465 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3927 

  slack (with derating applied) (MET)                                                                     9.7330 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.1257 



  Startpoint: la_oenb[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[81]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[17] (in)                                                             6.0925                     3.4554 &  25.4554 r
  la_oenb[17] (net)                                      2   0.2113 
  mprj/la_oenb[17] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.4554 r
  mprj/la_oenb[17] (net) 
  mprj/i_BUF[81]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.3244   6.0949   1.0500   0.5385   0.6417 &  26.0970 r
  mprj/i_BUF[81]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2217   1.0500            0.2889 &  26.3859 r
  mprj/buf_i[81] (net)                                   2   0.0093 
  mprj/i_FF[81]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0085   0.2217   1.0500   0.0032   0.0035 &  26.3894 r
  data arrival time                                                                                                 26.3894

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[81]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5461   0.9500   0.0000   1.2747 &  36.4143 r
  clock reconvergence pessimism                                                                           0.0000    36.4143
  clock uncertainty                                                                                      -0.1000    36.3143
  library setup time                                                                    1.0000           -0.1441    36.1702
  data required time                                                                                                36.1702
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.1702
  data arrival time                                                                                                -26.3894
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.7808

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3378 
  total derate : arrival time                                                                            -0.0445 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3823 

  slack (with derating applied) (MET)                                                                     9.7808 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.1631 



  Startpoint: la_data_in[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[133]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[5] (in)                                                           5.8921                     3.3292 &  25.3292 r
  la_data_in[5] (net)                                    2   0.2038 
  mprj/la_data_in[5] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.3292 r
  mprj/la_data_in[5] (net) 
  mprj/i_BUF[133]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.0494   5.8954   1.0500   0.4237   0.5312 &  25.8604 r
  mprj/i_BUF[133]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2102   1.0500            0.2891 &  26.1495 r
  mprj/buf_i[133] (net)                                  1   0.0067 
  mprj/i_FF[133]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2102   1.0500   0.0000   0.0001 &  26.1496 r
  data arrival time                                                                                                 26.1496

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[133]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4769   0.9500   0.0000   1.0348 &  36.1745 r
  clock reconvergence pessimism                                                                           0.0000    36.1745
  clock uncertainty                                                                                      -0.1000    36.0745
  library setup time                                                                    1.0000           -0.1411    35.9333
  data required time                                                                                                35.9333
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9333
  data arrival time                                                                                                -26.1496
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.7838

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3252 
  total derate : arrival time                                                                            -0.0391 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3643 

  slack (with derating applied) (MET)                                                                     9.7838 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.1481 



  Startpoint: la_data_in[61]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[189]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[61] (in)                                                          6.6559                     3.7504 &  25.7504 r
  la_data_in[61] (net)                                   2   0.2301 
  mprj/la_data_in[61] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.7504 r
  mprj/la_data_in[61] (net) 
  mprj/i_BUF[189]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.7034   6.6612   1.0500   0.2765   0.4090 &  26.1594 r
  mprj/i_BUF[189]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3581   1.0500            0.3775 &  26.5369 r
  mprj/buf_i[189] (net)                                  2   0.0511 
  mprj/i_FF[189]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3582   1.0500   0.0000   0.0043 &  26.5412 r
  data arrival time                                                                                                 26.5412

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[189]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5675   0.9500   0.0000   1.4524 &  36.5920 r
  clock reconvergence pessimism                                                                           0.0000    36.5920
  clock uncertainty                                                                                      -0.1000    36.4920
  library setup time                                                                    1.0000           -0.1584    36.3336
  data required time                                                                                                36.3336
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.3336
  data arrival time                                                                                                -26.5412
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.7924

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3472 
  total derate : arrival time                                                                            -0.0377 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3848 

  slack (with derating applied) (MET)                                                                     9.7924 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.1772 



  Startpoint: la_oenb[53]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[117]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[53] (in)                                                             6.3649                     3.5907 &  25.5907 r
  la_oenb[53] (net)                                      2   0.2201 
  mprj/la_oenb[53] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.5907 r
  mprj/la_oenb[53] (net) 
  mprj/i_BUF[117]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.7716   6.3694   1.0500   0.3103   0.4322 &  26.0229 r
  mprj/i_BUF[117]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3733   1.0500            0.4078 &  26.4307 r
  mprj/buf_i[117] (net)                                  2   0.0578 
  mprj/i_FF[117]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1701   0.3734   1.0500   0.0696   0.0768 &  26.5075 r
  data arrival time                                                                                                 26.5075

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[117]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5405   0.9500   0.0000   1.4322 &  36.5718 r
  clock reconvergence pessimism                                                                           0.0000    36.5718
  clock uncertainty                                                                                      -0.1000    36.4718
  library setup time                                                                    1.0000           -0.1596    36.3122
  data required time                                                                                                36.3122
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.3122
  data arrival time                                                                                                -26.5075
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.8047

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3461 
  total derate : arrival time                                                                            -0.0437 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3898 

  slack (with derating applied) (MET)                                                                     9.8047 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.1945 



  Startpoint: la_oenb[54]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[118]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[54] (in)                                                             6.4496                     3.6341 &  25.6341 r
  la_oenb[54] (net)                                      2   0.2229 
  mprj/la_oenb[54] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.6341 r
  mprj/la_oenb[54] (net) 
  mprj/i_BUF[118]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.8062   6.4545   1.0500   0.3201   0.4483 &  26.0824 r
  mprj/i_BUF[118]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3349   1.0500            0.3690 &  26.4514 r
  mprj/buf_i[118] (net)                                  2   0.0444 
  mprj/i_FF[118]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0943   0.3350   1.0500   0.0367   0.0418 &  26.4931 r
  data arrival time                                                                                                 26.4931

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[118]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5428   0.9500   0.0000   1.4178 &  36.5574 r
  clock reconvergence pessimism                                                                           0.0000    36.5574
  clock uncertainty                                                                                      -0.1000    36.4574
  library setup time                                                                    1.0000           -0.1562    36.3012
  data required time                                                                                                36.3012
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.3012
  data arrival time                                                                                                -26.4931
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.8081

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3454 
  total derate : arrival time                                                                            -0.0409 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3863 

  slack (with derating applied) (MET)                                                                     9.8081 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.1943 



  Startpoint: la_oenb[50]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[114]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[50] (in)                                                             6.4592                     3.6441 &  25.6441 r
  la_oenb[50] (net)                                      2   0.2234 
  mprj/la_oenb[50] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.6441 r
  mprj/la_oenb[50] (net) 
  mprj/i_BUF[114]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.3297   6.4637   1.0500   0.5397   0.6738 &  26.3179 r
  mprj/i_BUF[114]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2880   1.0500            0.3294 &  26.6473 r
  mprj/buf_i[114] (net)                                  2   0.0294 
  mprj/i_FF[114]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0219   0.2881   1.0500   0.0084   0.0096 &  26.6569 r
  data arrival time                                                                                                 26.6569

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[114]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5732   0.9500   0.0000   1.5797 &  36.7194 r
  clock reconvergence pessimism                                                                           0.0000    36.7194
  clock uncertainty                                                                                      -0.1000    36.6194
  library setup time                                                                    1.0000           -0.1523    36.4671
  data required time                                                                                                36.4671
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.4671
  data arrival time                                                                                                -26.6569
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.8102

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3539 
  total derate : arrival time                                                                            -0.0482 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4021 

  slack (with derating applied) (MET)                                                                     9.8102 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.2123 



  Startpoint: la_oenb[40]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[104]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[40] (in)                                                             6.4522                     3.6430 &  25.6430 r
  la_oenb[40] (net)                                      2   0.2232 
  mprj/la_oenb[40] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.6430 r
  mprj/la_oenb[40] (net) 
  mprj/i_BUF[104]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.4467   6.4564   1.0500   0.5888   0.7188 &  26.3618 r
  mprj/i_BUF[104]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2305   1.0500            0.2763 &  26.6381 r
  mprj/buf_i[104] (net)                                  2   0.0104 
  mprj/i_FF[104]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0308   0.2305   1.0500   0.0123   0.0130 &  26.6511 r
  data arrival time                                                                                                 26.6511

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[104]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5732   0.9500   0.0000   1.5834 &  36.7231 r
  clock reconvergence pessimism                                                                           0.0000    36.7231
  clock uncertainty                                                                                      -0.1000    36.6231
  library setup time                                                                    1.0000           -0.1463    36.4768
  data required time                                                                                                36.4768
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.4768
  data arrival time                                                                                                -26.6511
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.8256

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3541 
  total derate : arrival time                                                                            -0.0480 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4021 

  slack (with derating applied) (MET)                                                                     9.8256 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.2277 



  Startpoint: la_data_in[57]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[185]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[57] (in)                                                          6.4738                     3.6511 &  25.6511 r
  la_data_in[57] (net)                                   2   0.2238 
  mprj/la_data_in[57] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.6511 r
  mprj/la_data_in[57] (net) 
  mprj/i_BUF[185]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6442   6.4786   1.0500   0.2522   0.3755 &  26.0266 r
  mprj/i_BUF[185]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3442   1.0500            0.3754 &  26.4020 r
  mprj/buf_i[185] (net)                                  2   0.0473 
  mprj/i_FF[185]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3443   1.0500   0.0000   0.0040 &  26.4060 r
  data arrival time                                                                                                 26.4060

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[185]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5489   0.9500   0.0000   1.3937 &  36.5333 r
  clock reconvergence pessimism                                                                           0.0000    36.5333
  clock uncertainty                                                                                      -0.1000    36.4333
  library setup time                                                                    1.0000           -0.1571    36.2762
  data required time                                                                                                36.2762
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.2762
  data arrival time                                                                                                -26.4060
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.8702

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3441 
  total derate : arrival time                                                                            -0.0360 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3800 

  slack (with derating applied) (MET)                                                                     9.8702 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.2503 



  Startpoint: la_oenb[3] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[67]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[3] (in)                                                              5.7004                     3.2282 &  25.2282 r
  la_oenb[3] (net)                                       2   0.1974 
  mprj/la_oenb[3] (user_proj_example)                                          0.0000   1.0500            0.0000 &  25.2282 r
  mprj/la_oenb[3] (net) 
  mprj/i_BUF[67]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.4859   5.7028   1.0500   0.6056   0.7128 &  25.9411 r
  mprj/i_BUF[67]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2096   1.0500            0.3000 &  26.2411 r
  mprj/buf_i[67] (net)                                   1   0.0073 
  mprj/i_FF[67]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2096   1.0500   0.0000   0.0001 &  26.2412 r
  data arrival time                                                                                                 26.2412

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[67]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5455   0.9500   0.0000   1.2764 &  36.4161 r
  clock reconvergence pessimism                                                                           0.0000    36.4161
  clock uncertainty                                                                                      -0.1000    36.3161
  library setup time                                                                    1.0000           -0.1414    36.1747
  data required time                                                                                                36.1747
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.1747
  data arrival time                                                                                                -26.2412
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.9335

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3379 
  total derate : arrival time                                                                            -0.0482 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3862 

  slack (with derating applied) (MET)                                                                     9.9335 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.3197 



  Startpoint: la_data_in[51]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[179]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[51] (in)                                                          6.4657                     3.6467 &  25.6467 r
  la_data_in[51] (net)                                   2   0.2236 
  mprj/la_data_in[51] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.6467 r
  mprj/la_data_in[51] (net) 
  mprj/i_BUF[179]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.7498   6.4704   1.0500   0.2965   0.4208 &  26.0675 r
  mprj/i_BUF[179]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3296   1.0500            0.3663 &  26.4338 r
  mprj/buf_i[179] (net)                                  2   0.0436 
  mprj/i_FF[179]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1956   0.3296   1.0500   0.0797   0.0847 &  26.5185 r
  data arrival time                                                                                                 26.5185

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2366   0.9500  -0.0022   0.1114 &  30.1114 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   0.9500            5.0282 &  35.1397 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[179]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5732   0.9500   0.0000   1.5787 &  36.7183 r
  clock reconvergence pessimism                                                                           0.0000    36.7183
  clock uncertainty                                                                                      -0.1000    36.6183
  library setup time                                                                    1.0000           -0.1559    36.4624
  data required time                                                                                                36.4624
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.4624
  data arrival time                                                                                                -26.5185
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.9439

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3538 
  total derate : arrival time                                                                            -0.0415 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3953 

  slack (with derating applied) (MET)                                                                     9.9439 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.3392 



1
