[{"DBLP title": "Locality-aware data replication in the Last-Level Cache.", "DBLP authors": ["George Kurian", "Srinivas Devadas", "Omer Khan"], "year": 2014, "doi": "https://doi.org/10.1109/HPCA.2014.6835921", "OA papers": [{"PaperId": "https://openalex.org/W2161511909", "PaperTitle": "Locality-aware data replication in the Last-Level Cache", "Year": 2014, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"Massachusetts Institute of Technology": 2.0, "University of Connecticut": 1.0}, "Authors": ["George Kurian", "Srinivas Devadas", "Omer Khan"]}]}, {"DBLP title": "Adaptive placement and migration policy for an STT-RAM-based hybrid cache.", "DBLP authors": ["Zhe Wang", "Daniel A. Jim\u00e9nez", "Cong Xu", "Guangyu Sun", "Yuan Xie"], "year": 2014, "doi": "https://doi.org/10.1109/HPCA.2014.6835933", "OA papers": [{"PaperId": "https://openalex.org/W2127419525", "PaperTitle": "Adaptive placement and migration policy for an STT-RAM-based hybrid cache", "Year": 2014, "CitationCount": 80, "EstimatedCitation": 80, "Affiliations": {"Mitchell Institute": 1.0, "Texas A&M University": 1.0, "Pennsylvania State University": 1.0, "King University": 0.5, "Peking University": 0.5, "AMD Research": 1.0}, "Authors": ["Zhe Wang", "Daniel E. Jimenez", "Cong Xu", "Guangyu Sun", "Yuan Xie"]}]}, {"DBLP title": "DASCA: Dead Write Prediction Assisted STT-RAM Cache Architecture.", "DBLP authors": ["Junwhan Ahn", "Sungjoo Yoo", "Kiyoung Choi"], "year": 2014, "doi": "https://doi.org/10.1109/HPCA.2014.6835944", "OA papers": [{"PaperId": "https://openalex.org/W1979955706", "PaperTitle": "DASCA: Dead Write Prediction Assisted STT-RAM Cache Architecture", "Year": 2014, "CitationCount": 71, "EstimatedCitation": 71, "Affiliations": {"Seoul National University": 2.0, "Pohang University of Science and Technology": 1.0}, "Authors": ["Junwhan Ahn", "Sungjoo Yoo", "Kiyoung Choi"]}]}, {"DBLP title": "A detailed GPU cache model based on reuse distance theory.", "DBLP authors": ["Cedric Nugteren", "Gert-Jan van den Braak", "Henk Corporaal", "Henri E. Bal"], "year": 2014, "doi": "https://doi.org/10.1109/HPCA.2014.6835955", "OA papers": [{"PaperId": "https://openalex.org/W2033486618", "PaperTitle": "A detailed GPU cache model based on reuse distance theory", "Year": 2014, "CitationCount": 80, "EstimatedCitation": 80, "Affiliations": {"Eindhoven University of Technology": 3.0, "Vrije Universiteit Amsterdam": 1.0}, "Authors": ["Cedric Nugteren", "Gert-Jan van den Braak", "Henk Corporaal", "Henri E. Bal"]}]}, {"DBLP title": "Precision-aware soft error protection for GPUs.", "DBLP authors": ["David J. Palframan", "Nam Sung Kim", "Mikko H. Lipasti"], "year": 2014, "doi": "https://doi.org/10.1109/HPCA.2014.6835966", "OA papers": [{"PaperId": "https://openalex.org/W1971695022", "PaperTitle": "Precision-aware soft error protection for GPUs", "Year": 2014, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"University of Wisconsin\u2013Madison": 3.0}, "Authors": ["David J. Palframan", "Nam Kim", "Mikko H. Lipasti"]}]}, {"DBLP title": "Understanding the impact of gate-level physical reliability effects on whole program execution.", "DBLP authors": ["Raghuraman Balasubramanian", "Karthikeyan Sankaralingam"], "year": 2014, "doi": "https://doi.org/10.1109/HPCA.2014.6835976", "OA papers": [{"PaperId": "https://openalex.org/W1981812191", "PaperTitle": "Understanding the impact of gate-level physical reliability effects on whole program execution", "Year": 2014, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Wisconsin\u2013Madison": 2.0}, "Authors": ["Raghuraman Balasubramanian", "Karthikeyan Sankaralingam"]}]}, {"DBLP title": "Accordion: Toward soft Near-Threshold Voltage Computing.", "DBLP authors": ["Ulya R. Karpuzcu", "Ismail Akturk", "Nam Sung Kim"], "year": 2014, "doi": "https://doi.org/10.1109/HPCA.2014.6835977", "OA papers": [{"PaperId": "https://openalex.org/W2137574599", "PaperTitle": "Accordion: Toward soft Near-Threshold Voltage Computing", "Year": 2014, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Twin Cities Orthopedics": 1.0, "University of Minnesota": 1.0, "University of Wisconsin\u2013Madison": 1.0}, "Authors": ["Ulya R. Karpuzcu", "Ismail Akturk", "Nam Kim"]}]}, {"DBLP title": "Mosaic: Exploiting the spatial locality of process variation to reduce refresh energy in on-chip eDRAM modules.", "DBLP authors": ["Aditya Agrawal", "Amin Ansari", "Josep Torrellas"], "year": 2014, "doi": "https://doi.org/10.1109/HPCA.2014.6835978", "OA papers": [{"PaperId": "https://openalex.org/W2050900502", "PaperTitle": "Mosaic: Exploiting the spatial locality of process variation to reduce refresh energy in on-chip eDRAM modules", "Year": 2014, "CitationCount": 48, "EstimatedCitation": 48, "Affiliations": {"University of Illinois Urbana-Champaign": 3.0}, "Authors": ["Aditya Agrawal", "Amin Ansari", "Josep Torrellas"]}]}, {"DBLP title": "Low-overhead and high coverage run-time race detection through selective meta-data management.", "DBLP authors": ["Ruirui C. Huang", "Erik Halberg", "Andrew Ferraiuolo", "G. Edward Suh"], "year": 2014, "doi": "https://doi.org/10.1109/HPCA.2014.6835979", "OA papers": [{"PaperId": "https://openalex.org/W2033625256", "PaperTitle": "Low-overhead and high coverage run-time race detection through selective meta-data management", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Intel (United States)": 1.0, "Cornell University": 3.0}, "Authors": ["Ruirui Huang", "Erik Halberg", "Andrew Ferraiuolo", "G. Edward Suh"]}]}, {"DBLP title": "FADE: A programmable filtering accelerator for instruction-grain monitoring.", "DBLP authors": ["Sotiria Fytraki", "Evangelos Vlachos", "Yusuf Onur Ko\u00e7berber", "Babak Falsafi", "Boris Grot"], "year": 2014, "doi": "https://doi.org/10.1109/HPCA.2014.6835922", "OA papers": [{"PaperId": "https://openalex.org/W2150120520", "PaperTitle": "FADE: A programmable filtering accelerator for instruction-grain monitoring", "Year": 2014, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"EcoCloud, EPFL, Switzerland": 3.0, "Oracle (United States)": 1.0, "University of Edinburgh": 1.0}, "Authors": ["Sotiria Fytraki", "Evangelos Vlachos", "Onur Kocberber", "Babak Falsafi", "Boris Grot"]}]}, {"DBLP title": "Dynamically detecting and tolerating IF-Condition Data Races.", "DBLP authors": ["Shanxiang Qi", "Abdullah Muzahid", "Wonsun Ahn", "Josep Torrellas"], "year": 2014, "doi": "https://doi.org/10.1109/HPCA.2014.6835923", "OA papers": [{"PaperId": "https://openalex.org/W2059433464", "PaperTitle": "Dynamically detecting and tolerating IF-Condition Data Races", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Illinois Urbana-Champaign": 4.0}, "Authors": ["Shanxiang Qi", "Abdullah Muzahid", "Wonsun Ahn", "Josep Torrellas"]}]}, {"DBLP title": "Exploiting thermal energy storage to reduce data center capital and operating expenses.", "DBLP authors": ["Wenli Zheng", "Kai Ma", "Xiaorui Wang"], "year": 2014, "doi": "https://doi.org/10.1109/HPCA.2014.6835924", "OA papers": [{"PaperId": "https://openalex.org/W1982273457", "PaperTitle": "Exploiting thermal energy storage to reduce data center capital and operating expenses", "Year": 2014, "CitationCount": 41, "EstimatedCitation": 41, "Affiliations": {"The Ohio State University": 3.0}, "Authors": ["Wenli Zheng", "Kai Ma", "Xiaorui Wang"]}]}, {"DBLP title": "Implications of high energy proportional servers on cluster-wide energy proportionality.", "DBLP authors": ["Daniel Wong", "Murali Annavaram"], "year": 2014, "doi": "https://doi.org/10.1109/HPCA.2014.6835925", "OA papers": [{"PaperId": "https://openalex.org/W2105477603", "PaperTitle": "Implications of high energy proportional servers on cluster-wide energy proportionality", "Year": 2014, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"University of Southern California": 2.0}, "Authors": ["Daniel Fu Keung Wong", "Murali Annavaram"]}]}, {"DBLP title": "Strategies for anticipating risk in heterogeneous system design.", "DBLP authors": ["Marisabel Guevara", "Benjamin Lubin", "Benjamin C. Lee"], "year": 2014, "doi": "https://doi.org/10.1109/HPCA.2014.6835926", "OA papers": [{"PaperId": "https://openalex.org/W2031430316", "PaperTitle": "Strategies for anticipating risk in heterogeneous system design", "Year": 2014, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Duke University": 2.0, "Boston University": 1.0}, "Authors": ["Marisabel Guevara", "Benjamin Lubin", "Benjamin R. Lee"]}]}, {"DBLP title": "TSO-CC: Consistency directed cache coherence for TSO.", "DBLP authors": ["Marco Elver", "Vijay Nagarajan"], "year": 2014, "doi": "https://doi.org/10.1109/HPCA.2014.6835927", "OA papers": [{"PaperId": "https://openalex.org/W2081698031", "PaperTitle": "TSO-CC: Consistency directed cache coherence for TSO", "Year": 2014, "CitationCount": 48, "EstimatedCitation": 48, "Affiliations": {}, "Authors": ["Marco Elver", "Vijay Nagarajan"]}]}, {"DBLP title": "Stash directory: A scalable directory for many-core coherence.", "DBLP authors": ["Socrates Demetriades", "Sangyeun Cho"], "year": 2014, "doi": "https://doi.org/10.1109/HPCA.2014.6835928", "OA papers": [{"PaperId": "https://openalex.org/W1998837766", "PaperTitle": "Stash directory: A scalable directory for many-core coherence", "Year": 2014, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"University of Pittsburgh": 1.0, "Samsung (South Korea)": 1.0}, "Authors": ["Socrates Demetriades", "Sangyeun Cho"]}]}, {"DBLP title": "QuickRelease: A throughput-oriented approach to release consistency on GPUs.", "DBLP authors": ["Blake A. Hechtman", "Shuai Che", "Derek R. Hower", "Yingying Tian", "Bradford M. Beckmann", "Mark D. Hill", "Steven K. Reinhardt", "David A. Wood"], "year": 2014, "doi": "https://doi.org/10.1109/HPCA.2014.6835930", "OA papers": [{"PaperId": "https://openalex.org/W2053776346", "PaperTitle": "QuickRelease: A throughput-oriented approach to release consistency on GPUs", "Year": 2014, "CitationCount": 45, "EstimatedCitation": 45, "Affiliations": {"Advanced Micro Devices (United States)": 6.0, "University of Wisconsin\u2013Madison": 2.0}, "Authors": ["Blake A. Hechtman", "Shuai Che", "Derek R. Hower", "Yingying Tian", "Bradford M. Beckmann", "Mark D. Hill", "Steven K. Reinhardt", "David A. Wood"]}]}, {"DBLP title": "A Non-Inclusive Memory Permissions architecture for protection against cross-layer attacks.", "DBLP authors": ["Jesse Elwell", "Ryan Riley", "Nael B. Abu-Ghazaleh", "Dmitry Ponomarev"], "year": 2014, "doi": "https://doi.org/10.1109/HPCA.2014.6835931", "OA papers": [{"PaperId": "https://openalex.org/W1971740328", "PaperTitle": "A Non-Inclusive Memory Permissions architecture for protection against cross-layer attacks", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Binghamton University": 3.0, "Qatar University": 1.0}, "Authors": ["Jesse Elwell", "Ryan Riley", "Nael Abu-Ghazaleh", "Dmitry Ponomarev"]}]}, {"DBLP title": "Suppressing the Oblivious RAM timing channel while making information leakage and program efficiency trade-offs.", "DBLP authors": ["Christopher W. Fletcher", "Ling Ren", "Xiangyao Yu", "Marten van Dijk", "Omer Khan", "Srinivas Devadas"], "year": 2014, "doi": "https://doi.org/10.1109/HPCA.2014.6835932", "OA papers": [{"PaperId": "https://openalex.org/W2005476481", "PaperTitle": "Suppressing the Oblivious RAM timing channel while making information leakage and program efficiency trade-offs", "Year": 2014, "CitationCount": 71, "EstimatedCitation": 71, "Affiliations": {"Massachusetts Institute of Technology": 4.0, "University of Connecticut": 2.0}, "Authors": ["Christopher W. Fletchery", "Ling Ren", "Xiangyao Yu", "Marten van Dijk", "Omer Khan", "Srinivas Devadas"]}]}, {"DBLP title": "Timing channel protection for a shared memory controller.", "DBLP authors": ["Yao Wang", "Andrew Ferraiuolo", "G. Edward Suh"], "year": 2014, "doi": "https://doi.org/10.1109/HPCA.2014.6835934", "OA papers": [{"PaperId": "https://openalex.org/W2092160538", "PaperTitle": "Timing channel protection for a shared memory controller", "Year": 2014, "CitationCount": 73, "EstimatedCitation": 73, "Affiliations": {"Cornell University": 3.0}, "Authors": ["Yao Wang", "Andrew Ferraiuolo", "G. Edward Suh"]}]}, {"DBLP title": "STM: Cloning the spatial and temporal memory access behavior.", "DBLP authors": ["Amro Awad", "Yan Solihin"], "year": 2014, "doi": "https://doi.org/10.1109/HPCA.2014.6835935", "OA papers": [{"PaperId": "https://openalex.org/W2067156456", "PaperTitle": "STM: Cloning the spatial and temporal memory access behavior", "Year": 2014, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"North Carolina State University": 2.0}, "Authors": ["Amro Awad", "Yan Solihin"]}]}, {"DBLP title": "A scalable multi-path microarchitecture for efficient GPU control flow.", "DBLP authors": ["Ahmed ElTantawy", "Jessica Wenjie Ma", "Mike O'Connor", "Tor M. Aamodt"], "year": 2014, "doi": "https://doi.org/10.1109/HPCA.2014.6835936", "OA papers": [{"PaperId": "https://openalex.org/W1970815868", "PaperTitle": "A scalable multi-path microarchitecture for efficient GPU control flow", "Year": 2014, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"University of British Columbia": 3.0, "Nvidia (United States)": 1.0}, "Authors": ["Ahmed ElTantawy", "Jessica Wenjie Ma", "Mike O'Connor", "Tor M. Aamodt"]}]}, {"DBLP title": "Improving GPGPU resource utilization through alternative thread block scheduling.", "DBLP authors": ["Minseok Lee", "Seokwoo Song", "Joosik Moon", "John Kim", "Woong Seo", "Yeon-Gon Cho", "Soojung Ryu"], "year": 2014, "doi": "https://doi.org/10.1109/HPCA.2014.6835937", "OA papers": [{"PaperId": "https://openalex.org/W2079038734", "PaperTitle": "Improving GPGPU resource utilization through alternative thread block scheduling", "Year": 2014, "CitationCount": 130, "EstimatedCitation": 130, "Affiliations": {"Korea Advanced Institute of Science and Technology": 4.0, "Samsung (South Korea)": 3.0}, "Authors": ["Minseok Lee", "Seokwoo Song", "Joosik Moon", "John Kim", "Se Woong Seo", "Yeongon Cho", "Soojung Ryu"]}]}, {"DBLP title": "MRPB: Memory request prioritization for massively parallel processors.", "DBLP authors": ["Wenhao Jia", "Kelly A. Shaw", "Margaret Martonosi"], "year": 2014, "doi": "https://doi.org/10.1109/HPCA.2014.6835938", "OA papers": [{"PaperId": "https://openalex.org/W2067441262", "PaperTitle": "MRPB: Memory request prioritization for massively parallel processors", "Year": 2014, "CitationCount": 116, "EstimatedCitation": 116, "Affiliations": {"Princeton University": 2.0, "University of Richmond": 1.0}, "Authors": ["Wenhao Jia", "David J. Cutler", "Margaret Martonosi"]}]}, {"DBLP title": "Warp-level divergence in GPUs: Characterization, impact, and mitigation.", "DBLP authors": ["Ping Xiang", "Yi Yang", "Huiyang Zhou"], "year": 2014, "doi": "https://doi.org/10.1109/HPCA.2014.6835939", "OA papers": [{"PaperId": "https://openalex.org/W1972971542", "PaperTitle": "Warp-level divergence in GPUs: Characterization, impact, and mitigation", "Year": 2014, "CitationCount": 55, "EstimatedCitation": 55, "Affiliations": {"North Carolina State University": 2.0, "Dept. of Computing Systems Architecture, NEC Laboratories America, Princeton, NJ, USA": 1.0}, "Authors": ["Ping Xiang", "Yang Yang", "Huiyang Zhou"]}]}, {"DBLP title": "MP3: Minimizing performance penalty for power-gating of Clos network-on-chip.", "DBLP authors": ["Lizhong Chen", "Lihang Zhao", "Ruisheng Wang", "Timothy Mark Pinkston"], "year": 2014, "doi": "https://doi.org/10.1109/HPCA.2014.6835940", "OA papers": [{"PaperId": "https://openalex.org/W2029333316", "PaperTitle": "MP3: Minimizing performance penalty for power-gating of Clos network-on-chip", "Year": 2014, "CitationCount": 41, "EstimatedCitation": 41, "Affiliations": {"University of Southern California": 4.0}, "Authors": ["Lizhong Chen", "Lihang Zhao", "Rui-Sheng Wang", "Timothy Mark Pinkston"]}]}, {"DBLP title": "Up by their bootstraps: Online learning in Artificial Neural Networks for CMP uncore power management.", "DBLP authors": ["Jae-Yeon Won", "Xi Chen", "Paul Gratz", "Jiang Hu", "Vassos Soteriou"], "year": 2014, "doi": "https://doi.org/10.1109/HPCA.2014.6835941", "OA papers": [{"PaperId": "https://openalex.org/W2052391022", "PaperTitle": "Up by their bootstraps: Online learning in Artificial Neural Networks for CMP uncore power management", "Year": 2014, "CitationCount": 49, "EstimatedCitation": 49, "Affiliations": {"Mitchell Institute": 2.0, "Texas A&M University": 2.0, "Cyprus University of Technology": 1.0}, "Authors": ["Jae-Yeon Won", "Xi Chen", "Paul V. Gratz", "Jiang Hu", "Vassos Soteriou"]}]}, {"DBLP title": "QORE: A fault tolerant network-on-chip architecture with power-efficient quad-function channel (QFC) buffers.", "DBLP authors": ["Dominic DiTomaso", "Avinash Karanth Kodi", "Ahmed Louri"], "year": 2014, "doi": "https://doi.org/10.1109/HPCA.2014.6835942", "OA papers": [{"PaperId": "https://openalex.org/W2004016834", "PaperTitle": "QORE: A fault tolerant network-on-chip architecture with power-efficient quad-function channel (QFC) buffers", "Year": 2014, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"Ohio University Lancaster": 2.0, "University of Arizona": 1.0}, "Authors": ["Dominic DiTomaso", "Avinash Kodi", "Ahmed Louri"]}]}, {"DBLP title": "Transportation-network-inspired network-on-chip.", "DBLP authors": ["Hanjoon Kim", "Gwangsun Kim", "Seungryoul Maeng", "Hwasoo Yeo", "John Kim"], "year": 2014, "doi": "https://doi.org/10.1109/HPCA.2014.6835943", "OA papers": [{"PaperId": "https://openalex.org/W2149420659", "PaperTitle": "Transportation-network-inspired network-on-chip", "Year": 2014, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Korea Advanced Institute of Science and Technology": 3.0, "Kootenay Association for Science & Technology": 2.0}, "Authors": ["Han Joon Kim", "Gwangsun Kim", "Seungryoul Maeng", "Hwasoo Yeo", "John Kim"]}]}, {"DBLP title": "Improving system throughput and fairness simultaneously in shared memory CMP systems via Dynamic Bank Partitioning.", "DBLP authors": ["Mingli Xie", "Dong Tong", "Kan Huang", "Xu Cheng"], "year": 2014, "doi": "https://doi.org/10.1109/HPCA.2014.6835945", "OA papers": [{"PaperId": "https://openalex.org/W2073899127", "PaperTitle": "Improving system throughput and fairness simultaneously in shared memory CMP systems via Dynamic Bank Partitioning", "Year": 2014, "CitationCount": 51, "EstimatedCitation": 51, "Affiliations": {"Peking University": 4.0}, "Authors": ["Mingli Xie", "Dong Tong", "Kan Huang", "Xu Cheng"]}]}, {"DBLP title": "Improving DRAM performance by parallelizing refreshes with accesses.", "DBLP authors": ["Kevin Kai-Wei Chang", "Donghyuk Lee", "Zeshan Chishti", "Alaa R. Alameldeen", "Chris Wilkerson", "Yoongu Kim", "Onur Mutlu"], "year": 2014, "doi": "https://doi.org/10.1109/HPCA.2014.6835946", "OA papers": [{"PaperId": "https://openalex.org/W3100461726", "PaperTitle": "Improving DRAM performance by parallelizing refreshes with accesses", "Year": 2017, "CitationCount": 107, "EstimatedCitation": 107, "Affiliations": {"Carnegie Mellon University": 4.0, "Intel (United States)": 3.0}, "Authors": ["Ke-Vin Chang", "Donghyuk Lee", "Zeshan A. Chishti", "Alaa R. Alameldeen", "Christopher B. Wilkerson", "Yoon-Gu Kim", "Onur Mutlu"]}]}, {"DBLP title": "CREAM: A Concurrent-Refresh-Aware DRAM Memory architecture.", "DBLP authors": ["Tao Zhang", "Matthew Poremba", "Cong Xu", "Guangyu Sun", "Yuan Xie"], "year": 2014, "doi": "https://doi.org/10.1109/HPCA.2014.6835947", "OA papers": [{"PaperId": "https://openalex.org/W2099874423", "PaperTitle": "CREAM: A Concurrent-Refresh-Aware DRAM Memory architecture", "Year": 2014, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"Pennsylvania State University": 4.0, "Peking University": 1.0}, "Authors": ["Tao Zhang", "Matt Poremba", "Cong Xu", "Guangyu Sun", "Yuan Xie"]}]}, {"DBLP title": "DraMon: Predicting memory bandwidth usage of multi-threaded programs with high accuracy and low overhead.", "DBLP authors": ["Wei Wang", "Tanima Dey", "Jack W. Davidson", "Mary Lou Soffa"], "year": 2014, "doi": "https://doi.org/10.1109/HPCA.2014.6835948", "OA papers": [{"PaperId": "https://openalex.org/W1965771437", "PaperTitle": "DraMon: Predicting memory bandwidth usage of multi-threaded programs with high accuracy and low overhead", "Year": 2014, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"University of Virginia": 4.0}, "Authors": ["Wei Wang", "Tanima Dey", "Jack W. Davidson", "Mary Lou Soffa"]}]}, {"DBLP title": "PVCoherence: Designing flat coherence protocols for scalable verification.", "DBLP authors": ["Meng Zhang", "Jesse D. Bingham", "John Erickson", "Daniel J. Sorin"], "year": 2014, "doi": "https://doi.org/10.1109/HPCA.2014.6835949", "OA papers": [{"PaperId": "https://openalex.org/W2075201692", "PaperTitle": "PVCoherence: Designing flat coherence protocols for scalable verification", "Year": 2014, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Duke University": 2.0, "Intel (United States)": 2.0}, "Authors": ["Rui Zhang", "Jesse Bingham", "John E. Erickson", "Daniel J. Sorin"]}]}, {"DBLP title": "Atomic SC for simple in-order processors.", "DBLP authors": ["Dibakar Gope", "Mikko H. Lipasti"], "year": 2014, "doi": "https://doi.org/10.1109/HPCA.2014.6835950", "OA papers": [{"PaperId": "https://openalex.org/W2080000584", "PaperTitle": "Atomic SC for simple in-order processors", "Year": 2014, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"University of Wisconsin\u2013Madison": 2.0}, "Authors": ["Dibakar Gope", "Mikko H. Lipasti"]}]}, {"DBLP title": "Concurrent and consistent virtual machine introspection with hardware transactional memory.", "DBLP authors": ["Yutao Liu", "Yubin Xia", "Haibing Guan", "Binyu Zang", "Haibo Chen"], "year": 2014, "doi": "https://doi.org/10.1109/HPCA.2014.6835951", "OA papers": [{"PaperId": "https://openalex.org/W2161958410", "PaperTitle": "Concurrent and consistent virtual machine introspection with hardware transactional memory", "Year": 2014, "CitationCount": 43, "EstimatedCitation": 43, "Affiliations": {"Shanghai Jiao Tong University": 5.0}, "Authors": ["Yutao Liu", "Yubin Xia", "Haibing Guan", "Binyu Zang", "Haibo Chen"]}]}, {"DBLP title": "Practical data value speculation for future high-end processors.", "DBLP authors": ["Arthur Perais", "Andr\u00e9 Seznec"], "year": 2014, "doi": "https://doi.org/10.1109/HPCA.2014.6835952", "OA papers": [{"PaperId": "https://openalex.org/W2053496002", "PaperTitle": "Practical data value speculation for future high-end processors", "Year": 2014, "CitationCount": 42, "EstimatedCitation": 42, "Affiliations": {"French Institute for Research in Computer Science and Automation": 0.5, "Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires": 0.5}, "Authors": ["Arthur Perais", "Andr\u00e9 Seznec"]}]}, {"DBLP title": "Tangle: Route-oriented dynamic voltage minimization for variation-afflicted, energy-efficient on-chip networks.", "DBLP authors": ["Amin Ansari", "Asit K. Mishra", "Jianping Xu", "Josep Torrellas"], "year": 2014, "doi": "https://doi.org/10.1109/HPCA.2014.6835953", "OA papers": [{"PaperId": "https://openalex.org/W2043377168", "PaperTitle": "Tangle: Route-oriented dynamic voltage minimization for variation-afflicted, energy-efficient on-chip networks", "Year": 2014, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"University of Illinois Urbana-Champaign": 2.0, "Intel (United States)": 2.0}, "Authors": ["Amin Ansari", "Asit K. Mishra", "Jianping Xu", "Josep Torrellas"]}]}, {"DBLP title": "Improving cache performance using read-write partitioning.", "DBLP authors": ["Samira Manabi Khan", "Alaa R. Alameldeen", "Chris Wilkerson", "Onur Mutlu", "Daniel A. Jim\u00e9nez"], "year": 2014, "doi": "https://doi.org/10.1109/HPCA.2014.6835954", "OA papers": [{"PaperId": "https://openalex.org/W2103999643", "PaperTitle": "Improving cache performance using read-write partitioning", "Year": 2014, "CitationCount": 40, "EstimatedCitation": 40, "Affiliations": {"Carnegie Mellon University": 2.0, "Intel (United States)": 2.0, "Texas A&M University": 1.0}, "Authors": ["Samira Khan", "Alaa R. Alameldeen", "Christopher B. Wilkerson", "Onur Mutluy", "Daniel A. Jimenezz"]}]}, {"DBLP title": "NUAT: A non-uniform access time memory controller.", "DBLP authors": ["Wongyu Shin", "Jeongmin Yang", "Jungwhan Choi", "Lee-Sup Kim"], "year": 2014, "doi": "https://doi.org/10.1109/HPCA.2014.6835956", "OA papers": [{"PaperId": "https://openalex.org/W2102480477", "PaperTitle": "NUAT: A non-uniform access time memory controller", "Year": 2014, "CitationCount": 58, "EstimatedCitation": 58, "Affiliations": {"Korea Advanced Institute of Science and Technology": 4.0}, "Authors": ["Wongyu Shin", "Jeong-Min Yang", "Jungwhan Choi", "Lee-Sup Kim"]}]}, {"DBLP title": "Improving in-memory database index performance with Intel\u00ae Transactional Synchronization Extensions.", "DBLP authors": ["Tomas Karnagel", "Roman Dementiev", "Ravi Rajwar", "Konrad Lai", "Thomas Legler", "Benjamin Schlegel", "Wolfgang Lehner"], "year": 2014, "doi": "https://doi.org/10.1109/HPCA.2014.6835957", "OA papers": [{"PaperId": "https://openalex.org/W2162823181", "PaperTitle": "Improving in-memory database index performance with Intel&lt;sup&gt;&amp;#x00AE;&lt;/sup&gt; Transactional Synchronization Extensions", "Year": 2014, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"Intel (United States)": 4.0, "Systems, Applications & Products in Data Processing (Germany)": 1.0, "TU Dresden": 2.0}, "Authors": ["Tomas Karnagel", "Roman Dementiev", "Ravi Rajwar", "Konrad K. Lai", "Thomas Legler", "Benjamin Schlegel", "Wolfgang Lehner"]}]}, {"DBLP title": "BigDataBench: A big data benchmark suite from internet services.", "DBLP authors": ["Lei Wang", "Jianfeng Zhan", "Chunjie Luo", "Yuqing Zhu", "Qiang Yang", "Yongqiang He", "Wanling Gao", "Zhen Jia", "Yingjie Shi", "Shujie Zhang", "Chen Zheng", "Gang Lu", "Kent Zhan", "Xiaona Li", "Bizhu Qiu"], "year": 2014, "doi": "https://doi.org/10.1109/HPCA.2014.6835958", "OA papers": [{"PaperId": "https://openalex.org/W3104065274", "PaperTitle": "BigDataBench: A big data benchmark suite from internet services", "Year": 2014, "CitationCount": 332, "EstimatedCitation": 332, "Affiliations": {"Chinese Academy of Sciences": 10.0, "Dropbox, USA": 1.0, "Huawei": 1.0, "Tencent (China)": 1.0, "Baidu (China)": 1.0, "Yahoo (United States)": 1.0}, "Authors": ["Lei Wang", "Jianfeng Zhan", "Chunjie Luo", "Yuqing Zhu", "Qiang Yang", "Yong-Qiang He", "Wanling Gao", "Zhen Jia", "Yingjie Shi", "Shujie Zhang", "Chen Zheng", "Gang Lu", "Kent Zhan", "Xiao-Na Li", "Bizhu Qiu"]}]}, {"DBLP title": "3D stacking of high-performance processors.", "DBLP authors": ["Philip G. Emma", "Alper Buyuktosunoglu", "Michael B. Healy", "Krishnan Kailas", "Valentin Puente", "Roy Yu", "Allan Hartstein", "Pradip Bose", "Jaime H. Moreno", "Eren Kursun"], "year": 2014, "doi": "https://doi.org/10.1109/HPCA.2014.6835959", "OA papers": [{"PaperId": "https://openalex.org/W2052753706", "PaperTitle": "3D stacking of high-performance processors", "Year": 2014, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"IBM T.J. Watson Research Center, Yorktown Heights, NY 10598 USA": 9.0}, "Authors": ["Philip G. Emma", "Alper Buyuktosunoglu", "Michael B. Healy", "Krishnan K. Kailas", "Valentin Puente", "Roy Yu", "Allan M. Hartstein", "Pradip Bose", "Jaime A. Moreno"]}]}, {"DBLP title": "Reducing the cost of persistence for nonvolatile heaps in end user devices.", "DBLP authors": ["Sudarsun Kannan", "Ada Gavrilovska", "Karsten Schwan"], "year": 2014, "doi": "https://doi.org/10.1109/HPCA.2014.6835960", "OA papers": [{"PaperId": "https://openalex.org/W2088037302", "PaperTitle": "Reducing the cost of persistence for nonvolatile heaps in end user devices", "Year": 2014, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Georgia Institute of Technology": 3.0}, "Authors": ["Sudarsun Kannan", "Ada Gavrilovska", "Karsten Schwan"]}]}, {"DBLP title": "Sprinkler: Maximizing resource utilization in many-chip solid state disks.", "DBLP authors": ["Myoungsoo Jung", "Mahmut T. Kandemir"], "year": 2014, "doi": "https://doi.org/10.1109/HPCA.2014.6835961", "OA papers": [{"PaperId": "https://openalex.org/W1984936762", "PaperTitle": "Sprinkler: Maximizing resource utilization in many-chip solid state disks", "Year": 2014, "CitationCount": 53, "EstimatedCitation": 53, "Affiliations": {"Department of EE, Computer Architecture and Memory Systems Laboratory": 1.0, "Pennsylvania State University": 1.0}, "Authors": ["Myoungsoo Jung", "Mahmut Kandemir"]}]}, {"DBLP title": "Over-clocked SSD: Safely running beyond flash memory chip I/O clock specs.", "DBLP authors": ["Kai Zhao", "Kalyana S. Venkataraman", "Xuebin Zhang", "Jiangpeng Li", "Ning Zheng", "Tong Zhang"], "year": 2014, "doi": "https://doi.org/10.1109/HPCA.2014.6835962", "OA papers": [{"PaperId": "https://openalex.org/W2005702723", "PaperTitle": "Over-clocked SSD: Safely running beyond flash memory chip I/O clock specs", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Rensselaer Polytechnic Institute": 4.0, "Cavium (United States)": 1.0, "Shanghai Jiao Tong University": 1.0}, "Authors": ["Kai Zhao", "Kalyana Sundaram Venkataraman", "Xuebin Zhang", "Jiangpeng Li", "Ning Zheng", "Tong Zhang"]}]}, {"DBLP title": "GPUdmm: A high-performance and memory-oblivious GPU architecture using dynamic memory management.", "DBLP authors": ["Youngsok Kim", "Jaewon Lee", "Jae-Eon Jo", "Jangwoo Kim"], "year": 2014, "doi": "https://doi.org/10.1109/HPCA.2014.6835963", "OA papers": [{"PaperId": "https://openalex.org/W2080756995", "PaperTitle": "GPUdmm: A high-performance and memory-oblivious GPU architecture using dynamic memory management", "Year": 2014, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Korea Post": 2.0, "Pohang University of Science and Technology": 2.0}, "Authors": ["Youngsok Kim", "Jaewon Lee", "Jae-Eon Jo", "Jangwoo Kim"]}]}, {"DBLP title": "Increasing TLB reach by exploiting clustering in page translations.", "DBLP authors": ["Binh Pham", "Abhishek Bhattacharjee", "Yasuko Eckert", "Gabriel H. Loh"], "year": 2014, "doi": "https://doi.org/10.1109/HPCA.2014.6835964", "OA papers": [{"PaperId": "https://openalex.org/W2047390994", "PaperTitle": "Increasing TLB reach by exploiting clustering in page translations", "Year": 2014, "CitationCount": 93, "EstimatedCitation": 93, "Affiliations": {"Rutgers Sexual and Reproductive Health and Rights": 2.0, "Advanced Micro Devices (Canada)": 2.0}, "Authors": ["Binh Thai Pham", "Abhishek Bhattacharjee", "Yasuko Eckert", "Gabriel H. Loh"]}]}, {"DBLP title": "Supporting x86-64 address translation for 100s of GPU lanes.", "DBLP authors": ["Jason Power", "Mark D. Hill", "David A. Wood"], "year": 2014, "doi": "https://doi.org/10.1109/HPCA.2014.6835965", "OA papers": [{"PaperId": "https://openalex.org/W2062430565", "PaperTitle": "Supporting x86-64 address translation for 100s of GPU lanes", "Year": 2014, "CitationCount": 96, "EstimatedCitation": 96, "Affiliations": {"University of Wisconsin\u2013Madison": 3.0}, "Authors": ["Jason Richard Power", "Mark D. Hill", "David A. Wood"]}]}, {"DBLP title": "Scalably verifiable dynamic power management.", "DBLP authors": ["Opeoluwa Matthews", "Meng Zhang", "Daniel J. Sorin"], "year": 2014, "doi": "https://doi.org/10.1109/HPCA.2014.6835967", "OA papers": [{"PaperId": "https://openalex.org/W1973584139", "PaperTitle": "Scalably verifiable dynamic power management", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Duke University": 3.0}, "Authors": ["Opeoluwa Matthews", "Rui Zhang", "Daniel J. Sorin"]}]}, {"DBLP title": "Revolver: Processor architecture for power efficient loop execution.", "DBLP authors": ["Mitchell Hayenga", "Vignyan Reddy Kothinti Naresh", "Mikko H. Lipasti"], "year": 2014, "doi": "https://doi.org/10.1109/HPCA.2014.6835968", "OA papers": [{"PaperId": "https://openalex.org/W1970227175", "PaperTitle": "Revolver: Processor architecture for power efficient loop execution", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"American Rock Mechanics Association": 1.0, "University of Wisconsin\u2013Madison": 2.0}, "Authors": ["Mitchell Hayenga", "Vignyan Reddy Kothinti Naresh", "Mikko H. Lipasti"]}]}, {"DBLP title": "Dynamic management of TurboMode in modern multi-core chips.", "DBLP authors": ["David Lo", "Christos Kozyrakis"], "year": 2014, "doi": "https://doi.org/10.1109/HPCA.2014.6835969", "OA papers": [{"PaperId": "https://openalex.org/W2067701356", "PaperTitle": "Dynamic management of TurboMode in modern multi-core chips", "Year": 2014, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"Stanford University": 2.0}, "Authors": ["David Lo", "Christos Kozyrakis"]}]}, {"DBLP title": "Spare register aware prefetching for graph algorithms on GPUs.", "DBLP authors": ["Nagesh B. Lakshminarayana", "Hyesoon Kim"], "year": 2014, "doi": "https://doi.org/10.1109/HPCA.2014.6835970", "OA papers": [{"PaperId": "https://openalex.org/W2009946006", "PaperTitle": "Spare register aware prefetching for graph algorithms on GPUs", "Year": 2014, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"Georgia Institute of Technology": 2.0}, "Authors": ["Nagesh B. Lakshminarayana", "Hyesoon Kim"]}]}, {"DBLP title": "Sandbox Prefetching: Safe run-time evaluation of aggressive prefetchers.", "DBLP authors": ["Seth H. Pugsley", "Zeshan Chishti", "Chris Wilkerson", "Peng-fei Chuang", "Robert L. Scott", "Aamer Jaleel", "Shih-Lien Lu", "Kingsum Chow", "Rajeev Balasubramonian"], "year": 2014, "doi": "https://doi.org/10.1109/HPCA.2014.6835971", "OA papers": [{"PaperId": "https://openalex.org/W1985210871", "PaperTitle": "Sandbox Prefetching: Safe run-time evaluation of aggressive prefetchers", "Year": 2014, "CitationCount": 69, "EstimatedCitation": 69, "Affiliations": {"University of Utah": 2.0, "Intel (United States)": 5.5, "Software (Spain)": 1.5}, "Authors": ["Seth H. Pugsley", "Zeshan A. Chishti", "Christopher B. Wilkerson", "Peng-Fei Chuang", "Robert L. Scott", "Aamer Jaleel", "Shih-Lien Lu", "Kingsum Chow", "Rajeev Balasubramonian"]}]}, {"DBLP title": "MemZip: Exploring unconventional benefits from memory compression.", "DBLP authors": ["Ali Shafiee", "Meysam Taassori", "Rajeev Balasubramonian", "Al Davis"], "year": 2014, "doi": "https://doi.org/10.1109/HPCA.2014.6835972", "OA papers": [{"PaperId": "https://openalex.org/W2056222607", "PaperTitle": "MemZip: Exploring unconventional benefits from memory compression", "Year": 2014, "CitationCount": 68, "EstimatedCitation": 68, "Affiliations": {"University of Utah": 4.0}, "Authors": ["Ali Shafiee", "Meysam Taassori", "Rajeev Balasubramonian", "Al Davis"]}]}, {"DBLP title": "CDTT: Compiler-generated data-triggered threads.", "DBLP authors": ["Hung-Wei Tseng", "Dean M. Tullsen"], "year": 2014, "doi": "https://doi.org/10.1109/HPCA.2014.6835973", "OA papers": [{"PaperId": "https://openalex.org/W2054874986", "PaperTitle": "CDTT: Compiler-generated data-triggered threads", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of California, San Diego": 2.0}, "Authors": ["Hung-Wei Tseng", "Dean M. Tullsen"]}]}, {"DBLP title": "Accelerating decoupled look-ahead via weak dependence removal: A metaheuristic approach.", "DBLP authors": ["Raj Parihar", "Michael C. Huang"], "year": 2014, "doi": "https://doi.org/10.1109/HPCA.2014.6835974", "OA papers": [{"PaperId": "https://openalex.org/W2059800349", "PaperTitle": "Accelerating decoupled look-ahead via weak dependence removal: A metaheuristic approach", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Rochester": 2.0}, "Authors": ["Raj Parihar", "Michael H. Huang"]}]}, {"DBLP title": "Undersubscribed threading on clustered cache architectures.", "DBLP authors": ["Wim Heirman", "Trevor E. Carlson", "Kenzo Van Craeynest", "Ibrahim Hur", "Aamer Jaleel", "Lieven Eeckhout"], "year": 2014, "doi": "https://doi.org/10.1109/HPCA.2014.6835975", "OA papers": [{"PaperId": "https://openalex.org/W2016414291", "PaperTitle": "Undersubscribed threading on clustered cache architectures", "Year": 2014, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Ghent University Hospital": 4.0, "Intel (United States)": 1.0, "Intel (United Kingdom)": 1.0}, "Authors": ["Wim Heirman", "Trevor E. Carlson", "Kenzo Van Craeynest", "Ibrahim Hur", "Aamer Jaleel", "Lieven Eeckhout"]}]}]