; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1
@.str.2 = private unnamed_addr constant [17 x i8] c"__CUDA_PREC_SQRT\00", align 1

define void @triton_poi_fused__native_batch_norm_legit_no_training_constant_pad_nd_relu_9(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, i32 %6) local_unnamed_addr !dbg !7 {
  %8 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !10
  %9 = shl i32 %8, 9, !dbg !11
  %10 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %11 = shl i32 %10, 1, !dbg !12
  %12 = and i32 %11, 510, !dbg !12
  %13 = or disjoint i32 %9, %12, !dbg !13
  %14 = sdiv i32 %13, 144, !dbg !14
  %15 = srem i32 %14, 12, !dbg !15
  %.frozen = freeze i32 %13, !dbg !16
  %16 = sdiv i32 %.frozen, 12, !dbg !16
  %17 = srem i32 %16, 12, !dbg !17
  %18 = mul i32 %16, 12, !dbg !18
  %.decomposed = sub i32 %.frozen, %18, !dbg !18
  %19 = sdiv i32 %13, 1728, !dbg !19
  %20 = srem i32 %19, 32, !dbg !20
  %21 = and i32 %15, -4, !dbg !21
  %22 = icmp eq i32 %21, 4, !dbg !21
  %23 = and i32 %17, -4, !dbg !22
  %24 = icmp eq i32 %23, 4, !dbg !22
  %25 = and i1 %22, %24, !dbg !22
  %26 = and i32 %.decomposed, -4, !dbg !23
  %27 = icmp eq i32 %26, 4, !dbg !23
  %28 = and i1 %27, %25, !dbg !23
  %29 = add nsw i32 %.decomposed, -84, !dbg !24
  %30 = shl nsw i32 %17, 2, !dbg !25
  %31 = shl nsw i32 %15, 4, !dbg !26
  %32 = shl nsw i32 %19, 6, !dbg !27
  %33 = add nsw i32 %29, %32, !dbg !28
  %34 = add nsw i32 %33, %30, !dbg !29
  %35 = add nsw i32 %34, %31, !dbg !30
  %36 = sext i32 %35 to i64, !dbg !31
  %37 = getelementptr float, ptr addrspace(1) %0, i64 %36, !dbg !31
  %38 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %37, i1 %28, i32 0, i1 %28, i32 0, i1 %28) #3, !dbg !32
  %39 = sext i32 %20 to i64, !dbg !33
  %40 = getelementptr float, ptr addrspace(1) %1, i64 %39, !dbg !33
  %41 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %40, i1 %28, i32 0, i1 %28) #3, !dbg !34
  %42 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %40, i1 %28, i32 0, i1 %28) #3, !dbg !34
  %43 = getelementptr float, ptr addrspace(1) %2, i64 %39, !dbg !35
  %44 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %43, i1 %28, i32 0, i1 %28) #3, !dbg !36
  %45 = bitcast i32 %44 to float, !dbg !36
  %46 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %43, i1 %28, i32 0, i1 %28) #3, !dbg !36
  %47 = bitcast i32 %46 to float, !dbg !36
  %48 = fadd float %45, 0x3EE4F8B580000000, !dbg !37
  %49 = fadd float %47, 0x3EE4F8B580000000, !dbg !37
  %50 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !38
  %.not.i = icmp eq i32 %50, 0, !dbg !38
  %51 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !38
  %.not1.i = icmp eq i32 %51, 0, !dbg !38
  br i1 %.not.i, label %57, label %52, !dbg !38

52:                                               ; preds = %7
  br i1 %.not1.i, label %55, label %53, !dbg !38

53:                                               ; preds = %52
  %54 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %48) #3, !dbg !38
  br label %__nv_sqrtf.exit, !dbg !38

55:                                               ; preds = %52
  %56 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %48) #3, !dbg !38
  br label %__nv_sqrtf.exit, !dbg !38

57:                                               ; preds = %7
  br i1 %.not1.i, label %60, label %58, !dbg !38

58:                                               ; preds = %57
  %59 = tail call float @llvm.nvvm.sqrt.rn.f(float %48) #3, !dbg !38
  br label %__nv_sqrtf.exit, !dbg !38

60:                                               ; preds = %57
  %61 = tail call float @llvm.nvvm.sqrt.approx.f(float %48) #3, !dbg !38
  br label %__nv_sqrtf.exit, !dbg !38

__nv_sqrtf.exit:                                  ; preds = %53, %55, %58, %60
  %.0.i = phi float [ %54, %53 ], [ %56, %55 ], [ %59, %58 ], [ %61, %60 ], !dbg !38
  %62 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !38
  %.not.i1 = icmp eq i32 %62, 0, !dbg !38
  %63 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !38
  %.not1.i4 = icmp eq i32 %63, 0, !dbg !38
  br i1 %.not.i1, label %69, label %64, !dbg !38

64:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i4, label %67, label %65, !dbg !38

65:                                               ; preds = %64
  %66 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %49) #3, !dbg !38
  br label %__nv_sqrtf.exit5, !dbg !38

67:                                               ; preds = %64
  %68 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %49) #3, !dbg !38
  br label %__nv_sqrtf.exit5, !dbg !38

69:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i4, label %72, label %70, !dbg !38

70:                                               ; preds = %69
  %71 = tail call float @llvm.nvvm.sqrt.rn.f(float %49) #3, !dbg !38
  br label %__nv_sqrtf.exit5, !dbg !38

72:                                               ; preds = %69
  %73 = tail call float @llvm.nvvm.sqrt.approx.f(float %49) #3, !dbg !38
  br label %__nv_sqrtf.exit5, !dbg !38

__nv_sqrtf.exit5:                                 ; preds = %65, %67, %70, %72
  %.0.i3 = phi float [ %66, %65 ], [ %68, %67 ], [ %71, %70 ], [ %73, %72 ], !dbg !38
  %74 = extractvalue { i32, i32 } %38, 1, !dbg !32
  %75 = bitcast i32 %74 to float, !dbg !32
  %76 = bitcast i32 %42 to float, !dbg !34
  %77 = fsub float %75, %76, !dbg !39
  %78 = extractvalue { i32, i32 } %38, 0, !dbg !32
  %79 = bitcast i32 %78 to float, !dbg !32
  %80 = bitcast i32 %41 to float, !dbg !34
  %81 = fsub float %79, %80, !dbg !39
  %82 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i) #3, !dbg !40
  %83 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i3) #3, !dbg !40
  %84 = fmul float %81, %82, !dbg !41
  %85 = fmul float %77, %83, !dbg !41
  %86 = getelementptr float, ptr addrspace(1) %3, i64 %39, !dbg !42
  %87 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %86, i1 %28, i32 0, i1 %28) #3, !dbg !43
  %88 = bitcast i32 %87 to float, !dbg !43
  %89 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %86, i1 %28, i32 0, i1 %28) #3, !dbg !43
  %90 = bitcast i32 %89 to float, !dbg !43
  %91 = fmul float %84, %88, !dbg !44
  %92 = fmul float %85, %90, !dbg !44
  %93 = getelementptr float, ptr addrspace(1) %4, i64 %39, !dbg !45
  %94 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %93, i1 %28, i32 0, i1 %28) #3, !dbg !46
  %95 = bitcast i32 %94 to float, !dbg !46
  %96 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %93, i1 %28, i32 0, i1 %28) #3, !dbg !46
  %97 = bitcast i32 %96 to float, !dbg !46
  %98 = fadd float %91, %95, !dbg !47
  %99 = fadd float %92, %97, !dbg !47
  %100 = fcmp olt float %98, 0.000000e+00, !dbg !48
  %101 = fcmp olt float %99, 0.000000e+00, !dbg !48
  %102 = select i1 %100, float 0.000000e+00, float %98, !dbg !52
  %103 = select i1 %101, float 0.000000e+00, float %99, !dbg !52
  %104 = sext i32 %13 to i64, !dbg !53
  %105 = getelementptr float, ptr addrspace(1) %5, i64 %104, !dbg !53
  %106 = bitcast float %102 to i32, !dbg !54
  %107 = select i1 %28, i32 %106, i32 0, !dbg !55
  %108 = bitcast float %103 to i32, !dbg !54
  %109 = select i1 %28, i32 %108, i32 0, !dbg !55
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %107, i32 %109, ptr addrspace(1) %105, i1 true) #3, !dbg !54
  ret void, !dbg !56
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #1

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.f(float) #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "ckuc5wqum5k4hslrida6x5kjrgu3ykb355kjiof2abvyymwaxviq.py", directory: "inductor_cache/ku")
!4 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_constant_pad_nd_relu_9, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_constant_pad_nd_relu_9, !"reqntidx", i32 256}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused__native_batch_norm_legit_no_training_constant_pad_nd_relu_9", linkageName: "triton_poi_fused__native_batch_norm_legit_no_training_constant_pad_nd_relu_9", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 24, column: 21, scope: !7)
!15 = !DILocation(line: 24, column: 28, scope: !7)
!16 = !DILocation(line: 25, column: 21, scope: !7)
!17 = !DILocation(line: 25, column: 27, scope: !7)
!18 = !DILocation(line: 26, column: 19, scope: !7)
!19 = !DILocation(line: 27, column: 19, scope: !7)
!20 = !DILocation(line: 28, column: 29, scope: !7)
!21 = !DILocation(line: 41, column: 19, scope: !7)
!22 = !DILocation(line: 43, column: 20, scope: !7)
!23 = !DILocation(line: 45, column: 20, scope: !7)
!24 = !DILocation(line: 46, column: 39, scope: !7)
!25 = !DILocation(line: 46, column: 46, scope: !7)
!26 = !DILocation(line: 46, column: 54, scope: !7)
!27 = !DILocation(line: 46, column: 62, scope: !7)
!28 = !DILocation(line: 46, column: 44, scope: !7)
!29 = !DILocation(line: 46, column: 51, scope: !7)
!30 = !DILocation(line: 46, column: 59, scope: !7)
!31 = !DILocation(line: 46, column: 31, scope: !7)
!32 = !DILocation(line: 46, column: 67, scope: !7)
!33 = !DILocation(line: 47, column: 31, scope: !7)
!34 = !DILocation(line: 47, column: 36, scope: !7)
!35 = !DILocation(line: 49, column: 31, scope: !7)
!36 = !DILocation(line: 49, column: 36, scope: !7)
!37 = !DILocation(line: 51, column: 20, scope: !7)
!38 = !DILocation(line: 52, column: 27, scope: !7)
!39 = !DILocation(line: 48, column: 20, scope: !7)
!40 = !DILocation(line: 54, column: 20, scope: !7)
!41 = !DILocation(line: 57, column: 20, scope: !7)
!42 = !DILocation(line: 58, column: 31, scope: !7)
!43 = !DILocation(line: 58, column: 36, scope: !7)
!44 = !DILocation(line: 59, column: 20, scope: !7)
!45 = !DILocation(line: 60, column: 31, scope: !7)
!46 = !DILocation(line: 60, column: 36, scope: !7)
!47 = !DILocation(line: 61, column: 20, scope: !7)
!48 = !DILocation(line: 118, column: 15, scope: !49, inlinedAt: !51)
!49 = distinct !DILexicalBlockFile(scope: !7, file: !50, discriminator: 0)
!50 = !DIFile(filename: "triton_helpers.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime")
!51 = !DILocation(line: 63, column: 42, scope: !7)
!52 = !DILocation(line: 121, column: 29, scope: !49, inlinedAt: !51)
!53 = !DILocation(line: 66, column: 25, scope: !7)
!54 = !DILocation(line: 66, column: 37, scope: !7)
!55 = !DILocation(line: 65, column: 35, scope: !7)
!56 = !DILocation(line: 66, column: 4, scope: !7)
