Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Apr 25 16:50:21 2023
| Host         : Yunhai running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    19 |
|    Minimum number of control sets                        |    19 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   100 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    19 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              21 |            6 |
| No           | No                    | Yes                    |             844 |          205 |
| No           | Yes                   | No                     |               8 |            3 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             115 |           46 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+--------------------------------------------------------+-----------------------------+------------------+----------------+
|         Clock Signal         |                      Enable Signal                     |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+------------------------------+--------------------------------------------------------+-----------------------------+------------------+----------------+
|  u_ctrl/u0_sw/sw_valid_reg_0 |                                                        | u_ctrl/u0_sw/sw_valid_reg_1 |                1 |              1 |
|  clk_IBUF_BUFG               |                                                        | u_ctrl/u0_sw/sw_valid_reg_1 |                1 |              1 |
|  clk_IBUF_BUFG               |                                                        | u_ctrl/u0_sw/sw_valid_reg_0 |                1 |              1 |
|  clk_IBUF_BUFG               | u_data_send/u_tx/tx_i_1_n_0                            | reset_IBUF                  |                1 |              1 |
|  u_spi2dac/clk_1MHz          |                                                        | u_spi2dac/shift_reg1        |                1 |              3 |
|  u_spi2dac/clk_1MHz          |                                                        | u_spi2dac/state[4]_i_1_n_0  |                1 |              4 |
|  clk_IBUF_BUFG               | u_data_send/u_tx/E[0]                                  | reset_IBUF                  |                1 |              5 |
|  clk_IBUF_BUFG               | u_data_send/u_tx/st_nx0                                | reset_IBUF                  |                4 |              7 |
|  u_clk_div/clk_50M           |                                                        |                             |                2 |              9 |
|  clk_DDS_BUFG                | u_DDS/u_DigSqareGen/y_r[9]_i_1_n_0                     | reset_IBUF                  |                3 |             10 |
|  clk_IBUF_BUFG               | u_ctrl/u0_btn/E[0]                                     | reset_IBUF                  |                3 |             11 |
|  clk_IBUF_BUFG               | u_ctrl/u2_btn/E[0]                                     | reset_IBUF                  |                4 |             11 |
|  u_spi2dac/clk_1MHz          |                                                        |                             |                4 |             12 |
|  clk_DDS_BUFG                | u_cdc_handshake/response_i_1_n_0                       | reset_IBUF                  |                5 |             13 |
|  clk_IBUF_BUFG               | u_cdc_handshake/valid_cdc0                             | reset_IBUF                  |                8 |             13 |
|  clk_IBUF_BUFG               | u_ctrl/u_divider_man/sqrt_stepx[21].u_divider_step/rdy | reset_IBUF                  |                6 |             18 |
|  clk_IBUF_BUFG               | u_ctrl/E[0]                                            | reset_IBUF                  |               11 |             26 |
|  clk_DDS_BUFG                |                                                        | reset_IBUF                  |               11 |             33 |
|  clk_IBUF_BUFG               |                                                        | reset_IBUF                  |              192 |            809 |
+------------------------------+--------------------------------------------------------+-----------------------------+------------------+----------------+


