
*** Running vivado
    with args -log FourDigitLeDriver.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source FourDigitLeDriver.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source FourDigitLeDriver.tcl -notrace
Command: synth_design -top FourDigitLeDriver -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5728 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 456.504 ; gain = 96.016
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FourDigitLeDriver' [C:/Users/jimar/Desktop/vivado test/led 4/codes/FourDigitLeDriver.v:2]
	Parameter zero bound to: 7'b1111110 
	Parameter one bound to: 7'b0110000 
	Parameter two bound to: 7'b1101101 
	Parameter three bound to: 7'b1111001 
	Parameter four bound to: 7'b0110011 
	Parameter five bound to: 7'b1011011 
	Parameter six bound to: 7'b1011111 
	Parameter seven bound to: 7'b1110000 
	Parameter eight bound to: 7'b1111111 
	Parameter nine bound to: 7'b1111011 
	Parameter a bound to: 7'b1110111 
	Parameter b bound to: 7'b0011111 
	Parameter c bound to: 7'b1001110 
	Parameter d bound to: 7'b0111101 
	Parameter e bound to: 7'b1001111 
	Parameter f bound to: 7'b1000111 
	Parameter zero_in bound to: 4'b0000 
	Parameter one_in bound to: 4'b0001 
	Parameter two_in bound to: 4'b0010 
	Parameter three_in bound to: 4'b0011 
	Parameter four_in bound to: 4'b0100 
	Parameter five_in bound to: 4'b0101 
	Parameter six_in bound to: 4'b0110 
	Parameter seven_in bound to: 4'b0111 
	Parameter eight_in bound to: 4'b1000 
	Parameter nine_in bound to: 4'b1001 
	Parameter a_in bound to: 4'b1010 
	Parameter b_in bound to: 4'b1011 
	Parameter c_in bound to: 4'b1100 
	Parameter d_in bound to: 4'b1101 
	Parameter e_in bound to: 4'b1110 
	Parameter f_in bound to: 4'b1111 
INFO: [Synth 8-6157] synthesizing module 'MMCME2_BASE' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26837]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 32.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 128.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_BASE' (1#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26837]
WARNING: [Synth 8-350] instance 'MMCME2_BASE_inst' of module 'MMCME2_BASE' requires 18 connections, but only 5 given [C:/Users/jimar/Desktop/vivado test/led 4/codes/FourDigitLeDriver.v:62]
INFO: [Synth 8-6157] synthesizing module 'LEDdecoder' [C:/Users/jimar/Desktop/vivado test/led 4/codes/LEDdecoder.v:1]
	Parameter zero bound to: 7'b1111110 
	Parameter one bound to: 7'b0110000 
	Parameter two bound to: 7'b1101101 
	Parameter three bound to: 7'b1111001 
	Parameter four bound to: 7'b0110011 
	Parameter five bound to: 7'b1011011 
	Parameter six bound to: 7'b1011111 
	Parameter seven bound to: 7'b1110000 
	Parameter eight bound to: 7'b1111111 
	Parameter nine bound to: 7'b1111011 
	Parameter a bound to: 7'b1110111 
	Parameter b bound to: 7'b0011111 
	Parameter c bound to: 7'b1001110 
	Parameter d bound to: 7'b0111101 
	Parameter e bound to: 7'b1001111 
	Parameter f bound to: 7'b1000111 
	Parameter zero_in bound to: 4'b0000 
	Parameter one_in bound to: 4'b0001 
	Parameter two_in bound to: 4'b0010 
	Parameter three_in bound to: 4'b0011 
	Parameter four_in bound to: 4'b0100 
	Parameter five_in bound to: 4'b0101 
	Parameter six_in bound to: 4'b0110 
	Parameter seven_in bound to: 4'b0111 
	Parameter eight_in bound to: 4'b1000 
	Parameter nine_in bound to: 4'b1001 
	Parameter a_in bound to: 4'b1010 
	Parameter b_in bound to: 4'b1011 
	Parameter c_in bound to: 4'b1100 
	Parameter d_in bound to: 4'b1101 
	Parameter e_in bound to: 4'b1110 
	Parameter f_in bound to: 4'b1111 
INFO: [Synth 8-226] default block is never used [C:/Users/jimar/Desktop/vivado test/led 4/codes/LEDdecoder.v:45]
INFO: [Synth 8-6155] done synthesizing module 'LEDdecoder' (2#1) [C:/Users/jimar/Desktop/vivado test/led 4/codes/LEDdecoder.v:1]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/jimar/Desktop/vivado test/led 4/codes/counter.v:3]
	Parameter zero_in bound to: 4'b0000 
	Parameter one_in bound to: 4'b0001 
	Parameter two_in bound to: 4'b0010 
	Parameter three_in bound to: 4'b0011 
	Parameter four_in bound to: 4'b0100 
	Parameter five_in bound to: 4'b0101 
	Parameter six_in bound to: 4'b0110 
	Parameter seven_in bound to: 4'b0111 
	Parameter eight_in bound to: 4'b1000 
	Parameter nine_in bound to: 4'b1001 
	Parameter a_in bound to: 4'b1010 
	Parameter b_in bound to: 4'b1011 
	Parameter c_in bound to: 4'b1100 
	Parameter d_in bound to: 4'b1101 
	Parameter e_in bound to: 4'b1110 
	Parameter f_in bound to: 4'b1111 
INFO: [Synth 8-226] default block is never used [C:/Users/jimar/Desktop/vivado test/led 4/codes/counter.v:75]
WARNING: [Synth 8-567] referenced signal 'message' should be on the sensitivity list [C:/Users/jimar/Desktop/vivado test/led 4/codes/counter.v:73]
WARNING: [Synth 8-567] referenced signal 'addr' should be on the sensitivity list [C:/Users/jimar/Desktop/vivado test/led 4/codes/counter.v:73]
INFO: [Synth 8-6157] synthesizing module 'rotation_button' [C:/Users/jimar/Desktop/vivado test/led 4/codes/rotation_button.v:1]
INFO: [Synth 8-6157] synthesizing module 'timer' [C:/Users/jimar/Desktop/vivado test/led 4/codes/timer.v:1]
INFO: [Synth 8-6155] done synthesizing module 'timer' (3#1) [C:/Users/jimar/Desktop/vivado test/led 4/codes/timer.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rotation_button' (4#1) [C:/Users/jimar/Desktop/vivado test/led 4/codes/rotation_button.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (5#1) [C:/Users/jimar/Desktop/vivado test/led 4/codes/counter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'FourDigitLeDriver' (6#1) [C:/Users/jimar/Desktop/vivado test/led 4/codes/FourDigitLeDriver.v:2]
WARNING: [Synth 8-3917] design FourDigitLeDriver has port dp driven by constant 1
WARNING: [Synth 8-3331] design LEDdecoder has unconnected port clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 511.320 ; gain = 150.832
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 511.320 ; gain = 150.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 511.320 ; gain = 150.832
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/jimar/Desktop/vivado test/led 4/codes/constrains.xdc]
Finished Parsing XDC File [C:/Users/jimar/Desktop/vivado test/led 4/codes/constrains.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/jimar/Desktop/vivado test/led 4/codes/constrains.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FourDigitLeDriver_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FourDigitLeDriver_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 842.410 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 842.445 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  MMCME2_BASE => MMCME2_ADV: 1 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 842.445 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 842.445 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 842.445 ; gain = 481.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 842.445 ; gain = 481.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 842.445 ; gain = 481.957
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "flag" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 842.445 ; gain = 481.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 18    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module timer 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rotation_button 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 17    
+---Muxes : 
	  16 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "counter_ins/ratotion_inst/timer/flag" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design FourDigitLeDriver has port dp driven by constant 1
INFO: [Synth 8-3886] merging instance 'counter_ins/message_reg[15][0]' (FD) to 'counter_ins/message_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'counter_ins/message_reg[14][0]' (FD) to 'counter_ins/message_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'counter_ins/message_reg[13][0]' (FD) to 'counter_ins/message_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'counter_ins/message_reg[12][0]' (FD) to 'counter_ins/message_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'counter_ins/message_reg[11][0]' (FD) to 'counter_ins/message_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'counter_ins/message_reg[10][0]' (FD) to 'counter_ins/message_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'counter_ins/message_reg[9][0]' (FD) to 'counter_ins/message_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'counter_ins/message_reg[8][0]' (FD) to 'counter_ins/message_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'counter_ins/message_reg[7][0]' (FD) to 'counter_ins/message_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'counter_ins/message_reg[6][0]' (FD) to 'counter_ins/message_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'counter_ins/message_reg[5][0]' (FD) to 'counter_ins/message_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'counter_ins/message_reg[4][0]' (FD) to 'counter_ins/message_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'counter_ins/message_reg[3][0]' (FD) to 'counter_ins/message_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'counter_ins/message_reg[2][0]' (FD) to 'counter_ins/message_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'counter_ins/message_reg[1][0]' (FD) to 'counter_ins/message_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'counter_ins/message_reg[0][0]' (FD) to 'counter_ins/message_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'counter_ins/message_reg[15][1]' (FD) to 'counter_ins/message_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'counter_ins/message_reg[14][1]' (FD) to 'counter_ins/message_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'counter_ins/message_reg[13][1]' (FD) to 'counter_ins/message_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'counter_ins/message_reg[12][1]' (FD) to 'counter_ins/message_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'counter_ins/message_reg[11][1]' (FD) to 'counter_ins/message_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'counter_ins/message_reg[10][1]' (FD) to 'counter_ins/message_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'counter_ins/message_reg[9][1]' (FD) to 'counter_ins/message_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'counter_ins/message_reg[8][1]' (FD) to 'counter_ins/message_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'counter_ins/message_reg[7][1]' (FD) to 'counter_ins/message_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'counter_ins/message_reg[6][1]' (FD) to 'counter_ins/message_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'counter_ins/message_reg[5][1]' (FD) to 'counter_ins/message_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'counter_ins/message_reg[4][1]' (FD) to 'counter_ins/message_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'counter_ins/message_reg[3][1]' (FD) to 'counter_ins/message_reg[5][2]'
INFO: [Synth 8-3886] merging instance 'counter_ins/message_reg[2][1]' (FD) to 'counter_ins/message_reg[5][2]'
INFO: [Synth 8-3886] merging instance 'counter_ins/message_reg[1][1]' (FD) to 'counter_ins/message_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'counter_ins/message_reg[0][1]' (FD) to 'counter_ins/message_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'counter_ins/message_reg[15][2]' (FD) to 'counter_ins/message_reg[5][2]'
INFO: [Synth 8-3886] merging instance 'counter_ins/message_reg[14][2]' (FD) to 'counter_ins/message_reg[5][2]'
INFO: [Synth 8-3886] merging instance 'counter_ins/message_reg[13][2]' (FD) to 'counter_ins/message_reg[5][2]'
INFO: [Synth 8-3886] merging instance 'counter_ins/message_reg[12][2]' (FD) to 'counter_ins/message_reg[5][2]'
INFO: [Synth 8-3886] merging instance 'counter_ins/message_reg[11][2]' (FD) to 'counter_ins/message_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'counter_ins/message_reg[10][2]' (FD) to 'counter_ins/message_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'counter_ins/message_reg[9][2]' (FD) to 'counter_ins/message_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'counter_ins/message_reg[8][2]' (FD) to 'counter_ins/message_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'counter_ins/message_reg[7][2]' (FD) to 'counter_ins/message_reg[5][2]'
INFO: [Synth 8-3886] merging instance 'counter_ins/message_reg[6][2]' (FD) to 'counter_ins/message_reg[5][2]'
INFO: [Synth 8-3886] merging instance 'counter_ins/message_reg[5][2]' (FD) to 'counter_ins/message_reg[9][3]'
INFO: [Synth 8-3886] merging instance 'counter_ins/message_reg[4][2]' (FD) to 'counter_ins/message_reg[9][3]'
INFO: [Synth 8-3886] merging instance 'counter_ins/message_reg[3][2]' (FD) to 'counter_ins/message_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'counter_ins/message_reg[2][2]' (FD) to 'counter_ins/message_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'counter_ins/message_reg[1][2]' (FD) to 'counter_ins/message_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'counter_ins/message_reg[0][2]' (FD) to 'counter_ins/message_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'counter_ins/message_reg[15][3]' (FD) to 'counter_ins/message_reg[9][3]'
INFO: [Synth 8-3886] merging instance 'counter_ins/message_reg[14][3]' (FD) to 'counter_ins/message_reg[9][3]'
INFO: [Synth 8-3886] merging instance 'counter_ins/message_reg[13][3]' (FD) to 'counter_ins/message_reg[9][3]'
INFO: [Synth 8-3886] merging instance 'counter_ins/message_reg[12][3]' (FD) to 'counter_ins/message_reg[9][3]'
INFO: [Synth 8-3886] merging instance 'counter_ins/message_reg[11][3]' (FD) to 'counter_ins/message_reg[9][3]'
INFO: [Synth 8-3886] merging instance 'counter_ins/message_reg[10][3]' (FD) to 'counter_ins/message_reg[9][3]'
INFO: [Synth 8-3886] merging instance 'counter_ins/message_reg[9][3]' (FD) to 'counter_ins/message_reg[8][3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\counter_ins/message_reg[8][3] )
INFO: [Synth 8-3886] merging instance 'counter_ins/message_reg[7][3]' (FD) to 'counter_ins/message_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'counter_ins/message_reg[6][3]' (FD) to 'counter_ins/message_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'counter_ins/message_reg[5][3]' (FD) to 'counter_ins/message_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'counter_ins/message_reg[4][3]' (FD) to 'counter_ins/message_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'counter_ins/message_reg[3][3]' (FD) to 'counter_ins/message_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'counter_ins/message_reg[2][3]' (FD) to 'counter_ins/message_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'counter_ins/message_reg[1][3]' (FD) to 'counter_ins/message_reg[0][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\counter_ins/message_reg[0][3] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 842.445 ; gain = 481.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 851.457 ; gain = 490.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 874.500 ; gain = 514.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 874.500 ; gain = 514.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 874.500 ; gain = 514.012
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 874.500 ; gain = 514.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 874.500 ; gain = 514.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 874.500 ; gain = 514.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 874.500 ; gain = 514.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 874.500 ; gain = 514.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     1|
|2     |CARRY4      |     6|
|3     |LUT1        |     3|
|4     |LUT2        |     3|
|5     |LUT3        |     2|
|6     |LUT4        |    12|
|7     |LUT6        |    15|
|8     |MMCME2_BASE |     1|
|9     |FDCE        |    28|
|10    |FDPE        |     4|
|11    |IBUF        |     2|
|12    |OBUF        |    12|
+------+------------+------+

Report Instance Areas: 
+------+------------------+----------------+------+
|      |Instance          |Module          |Cells |
+------+------------------+----------------+------+
|1     |top               |                |    89|
|2     |  counter_ins     |counter         |    73|
|3     |    ratotion_inst |rotation_button |    60|
|4     |      timer       |timer           |    38|
+------+------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 874.500 ; gain = 514.012
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 874.500 ; gain = 182.887
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 874.500 ; gain = 514.012
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 878.266 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  MMCME2_BASE => MMCME2_ADV: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
95 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 878.266 ; gain = 530.012
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 878.266 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/jimar/Desktop/vivado test/led 4/led.runs/synth_1/FourDigitLeDriver.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FourDigitLeDriver_utilization_synth.rpt -pb FourDigitLeDriver_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov  7 01:23:31 2022...
