// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module kernel_attention_pow_generic_double_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        exp,
        ap_return
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
input  [63:0] exp;
output  [63:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
reg    ap_block_pp0_stage0_subdone;
wire   [7:0] pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_address0;
reg    pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_ce0;
wire   [57:0] pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_q0;
wire   [7:0] pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_address0;
reg    pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_ce0;
wire   [25:0] pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_q0;
wire   [7:0] pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_address1;
reg    pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_ce1;
wire   [25:0] pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_q1;
wire   [7:0] pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_address0;
reg    pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_ce0;
wire   [41:0] pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_q0;
wire   [0:0] p_Result_6_fu_265_p3;
reg   [0:0] p_Result_6_reg_1258;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] p_Result_6_reg_1258_pp0_iter1_reg;
reg   [0:0] p_Result_6_reg_1258_pp0_iter2_reg;
reg   [0:0] p_Result_6_reg_1258_pp0_iter3_reg;
wire   [0:0] y_is_0_fu_297_p2;
reg   [0:0] y_is_0_reg_1265;
reg   [0:0] y_is_0_reg_1265_pp0_iter1_reg;
reg   [0:0] y_is_0_reg_1265_pp0_iter2_reg;
reg   [0:0] y_is_0_reg_1265_pp0_iter3_reg;
wire   [0:0] icmp_ln1019_fu_303_p2;
reg   [0:0] icmp_ln1019_reg_1271;
reg   [0:0] icmp_ln1019_reg_1271_pp0_iter1_reg;
wire   [0:0] icmp_ln1019_1_fu_309_p2;
reg   [0:0] icmp_ln1019_1_reg_1277;
reg   [0:0] icmp_ln1019_1_reg_1277_pp0_iter1_reg;
wire  signed [119:0] m_frac_l_V_fu_349_p2;
reg  signed [119:0] m_frac_l_V_reg_1283;
reg  signed [119:0] m_frac_l_V_reg_1283_pp0_iter1_reg;
reg  signed [119:0] m_frac_l_V_reg_1283_pp0_iter2_reg;
reg  signed [119:0] m_frac_l_V_reg_1283_pp0_iter3_reg;
reg   [0:0] p_Result_9_reg_1288;
reg   [0:0] p_Result_9_reg_1288_pp0_iter1_reg;
reg   [58:0] trunc_ln2_reg_1298;
reg   [58:0] trunc_ln2_reg_1298_pp0_iter1_reg;
reg   [58:0] trunc_ln2_reg_1298_pp0_iter2_reg;
wire   [0:0] icmp_ln657_fu_575_p2;
reg   [0:0] icmp_ln657_reg_1303;
reg   [0:0] icmp_ln657_reg_1303_pp0_iter1_reg;
reg   [0:0] icmp_ln657_reg_1303_pp0_iter2_reg;
reg   [0:0] icmp_ln657_reg_1303_pp0_iter3_reg;
wire   [0:0] icmp_ln1654_fu_581_p2;
reg   [0:0] icmp_ln1654_reg_1308;
reg   [0:0] icmp_ln1654_reg_1308_pp0_iter1_reg;
reg   [0:0] icmp_ln1654_reg_1308_pp0_iter2_reg;
reg   [0:0] icmp_ln1654_reg_1308_pp0_iter3_reg;
wire   [0:0] y_is_inf_fu_587_p2;
reg   [0:0] y_is_inf_reg_1313;
reg   [0:0] y_is_inf_reg_1313_pp0_iter3_reg;
wire   [0:0] or_ln407_fu_601_p2;
reg   [0:0] or_ln407_reg_1320;
reg   [0:0] or_ln407_reg_1320_pp0_iter3_reg;
wire  signed [12:0] ret_V_8_fu_656_p3;
reg  signed [12:0] ret_V_8_reg_1331;
wire   [7:0] Z2_V_fu_704_p4;
reg   [7:0] Z2_V_reg_1342;
wire   [7:0] Z3_V_fu_714_p4;
reg   [7:0] Z3_V_reg_1348;
wire   [34:0] Z4_fu_724_p1;
reg   [34:0] Z4_reg_1353;
wire   [63:0] zext_ln541_fu_699_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln541_1_fu_738_p1;
wire   [63:0] zext_ln541_2_fu_743_p1;
wire   [63:0] zext_ln541_3_fu_748_p1;
wire   [63:0] data_V_fu_261_p1;
wire   [10:0] es_exp_V_fu_273_p4;
wire   [11:0] zext_ln515_fu_287_p1;
wire   [51:0] es_sig_V_fu_283_p1;
wire   [51:0] p_Result_7_fu_315_p1;
wire   [52:0] p_Result_8_fu_319_p3;
wire   [53:0] zext_ln294_fu_327_p1;
wire   [53:0] e_frac_V_1_fu_331_p2;
wire  signed [53:0] e_frac_V_2_fu_337_p3;
wire   [66:0] m_frac_l_V_fu_349_p1;
wire  signed [11:0] m_exp_fu_291_p2;
wire  signed [10:0] sub_ln1512_fu_371_p2;
wire   [0:0] isNeg_fu_363_p3;
wire  signed [11:0] sext_ln1512_fu_377_p1;
wire   [11:0] ush_fu_381_p3;
wire  signed [31:0] sext_ln1488_fu_389_p1;
wire   [119:0] sext_ln1488cast_fu_397_p1;
wire   [119:0] r_V_fu_401_p2;
wire  signed [130:0] sext_ln568_fu_355_p1;
wire   [130:0] zext_ln1488_fu_393_p1;
wire   [130:0] r_V_1_fu_411_p2;
wire  signed [129:0] sext_ln1487_fu_407_p1;
wire   [129:0] trunc_ln1487_1_fu_417_p1;
wire   [129:0] m_fix_l_V_fu_421_p3;
wire   [129:0] zext_ln1454_fu_429_p1;
wire   [129:0] r_V_2_fu_433_p2;
wire   [129:0] r_V_3_fu_439_p2;
wire  signed [31:0] sext_ln1454_fu_461_p1;
wire   [130:0] zext_ln1454_1_fu_465_p1;
wire   [130:0] r_V_5_fu_469_p2;
wire   [0:0] isNeg_1_fu_479_p3;
wire   [11:0] ush_2_fu_487_p3;
wire  signed [31:0] sext_ln1454_1_fu_495_p1;
wire   [130:0] zext_ln1454_2_fu_499_p1;
wire   [130:0] r_V_6_fu_503_p2;
wire   [119:0] sext_ln1454_1cast_fu_513_p1;
wire   [119:0] r_V_7_fu_517_p2;
wire   [129:0] trunc_ln1453_fu_509_p1;
wire  signed [129:0] sext_ln1453_fu_523_p1;
wire   [0:0] tmp_5_fu_453_p3;
wire   [129:0] r_V_8_fu_527_p3;
wire   [129:0] trunc_ln1487_2_fu_475_p1;
wire   [129:0] select_ln578_fu_535_p3;
wire  signed [15:0] m_fix_hi_V_fu_543_p4;
wire   [129:0] r_V_17_fu_445_p3;
wire  signed [129:0] sext_ln568_1_fu_359_p1;
wire   [0:0] xor_ln1023_fu_591_p2;
wire   [0:0] y_is_NaN_fu_596_p2;
wire  signed [18:0] rhs_fu_606_p3;
wire  signed [30:0] grp_fu_1247_p3;
wire   [17:0] trunc_ln1003_fu_633_p1;
wire   [12:0] ret_V_cast_fu_617_p4;
wire   [0:0] icmp_ln1003_fu_636_p2;
wire   [12:0] ret_V_fu_642_p2;
wire   [0:0] p_Result_s_fu_626_p3;
wire   [12:0] select_ln1002_fu_648_p3;
wire   [70:0] r_V_12_fu_668_p2;
wire   [58:0] trunc_ln813_1_fu_674_p4;
wire   [58:0] m_diff_V_fu_684_p2;
wire   [7:0] m_diff_hi_V_fu_689_p4;
wire   [7:0] Z4_ind_fu_728_p4;
wire   [9:0] r_fu_769_p4;
wire   [35:0] zext_ln813_fu_779_p1;
wire   [35:0] zext_ln813_1_fu_782_p1;
wire   [42:0] ret_V_10_fu_792_p4;
wire   [35:0] ret_V_9_fu_786_p2;
wire   [42:0] r_V_14_fu_813_p0;
wire   [35:0] r_V_14_fu_813_p1;
wire   [78:0] r_V_14_fu_813_p2;
wire   [19:0] trunc_ln813_4_fu_819_p4;
wire   [35:0] zext_ln813_2_fu_829_p1;
wire   [35:0] add_ln813_fu_833_p2;
wire   [43:0] zext_ln813_3_fu_839_p1;
wire   [43:0] zext_ln1347_fu_801_p1;
wire   [39:0] tmp_2_fu_849_p4;
wire   [48:0] exp_Z2_m_1_V_fu_859_p4;
wire   [43:0] exp_Z2P_m_1_V_fu_843_p2;
wire   [48:0] r_V_15_fu_876_p0;
wire   [43:0] r_V_15_fu_876_p1;
wire   [50:0] lhs_V_1_fu_882_p5;
wire   [92:0] r_V_15_fu_876_p2;
wire   [35:0] trunc_ln813_5_fu_897_p4;
wire   [43:0] zext_ln813_4_fu_907_p1;
wire   [43:0] add_ln813_2_fu_911_p2;
wire   [51:0] zext_ln813_5_fu_917_p1;
wire   [51:0] zext_ln1347_1_fu_893_p1;
wire   [51:0] exp_Z1P_m_1_l_V_fu_921_p2;
wire   [49:0] exp_Z1_hi_V_fu_937_p4;
wire   [49:0] exp_Z1P_m_1_V_fu_927_p4;
wire   [49:0] r_V_19_fu_961_p0;
wire   [49:0] r_V_19_fu_961_p1;
wire   [57:0] ret_V_11_fu_947_p2;
wire   [99:0] r_V_19_fu_961_p2;
wire   [56:0] trunc_ln1347_fu_983_p1;
wire   [55:0] trunc_ln1347_2_fu_999_p1;
wire   [106:0] lhs_V_4_fu_967_p3;
wire   [106:0] zext_ln1347_2_fu_975_p1;
wire   [104:0] trunc_ln1347_1_fu_1003_p3;
wire   [104:0] zext_ln1347_4_fu_995_p1;
wire   [105:0] trunc_ln3_fu_987_p3;
wire   [105:0] zext_ln1347_3_fu_979_p1;
wire   [106:0] ret_V_6_fu_1011_p2;
wire   [0:0] tmp_10_fu_1029_p3;
wire   [12:0] r_exp_V_fu_1037_p2;
wire   [12:0] r_exp_V_2_fu_1042_p3;
wire   [2:0] tmp_11_fu_1053_p4;
wire   [0:0] and_ln657_fu_1049_p2;
wire   [0:0] icmp_ln1035_fu_1063_p2;
wire   [0:0] tmp_12_fu_1075_p3;
wire   [105:0] add_ln1347_2_fu_1023_p2;
wire   [104:0] add_ln1347_1_fu_1017_p2;
wire   [51:0] tmp_fu_1090_p4;
wire   [51:0] tmp_1_fu_1100_p4;
wire   [10:0] trunc_ln186_fu_1118_p1;
wire   [10:0] out_exp_V_fu_1122_p2;
wire   [51:0] tmp_14_fu_1110_p3;
wire   [63:0] p_Result_10_fu_1128_p4;
wire   [0:0] xor_ln460_fu_1147_p2;
wire   [0:0] and_ln467_fu_765_p2;
wire   [0:0] xor_ln407_fu_1142_p2;
wire   [0:0] xor_ln467_fu_1157_p2;
wire   [0:0] and_ln467_1_fu_1163_p2;
wire   [0:0] or_ln460_fu_1152_p2;
wire   [0:0] and_ln467_2_fu_1169_p2;
wire   [0:0] or_ln657_fu_1069_p2;
wire   [0:0] and_ln657_1_fu_1175_p2;
wire   [63:0] select_ln658_fu_1082_p3;
wire   [0:0] icmp_ln1039_fu_1195_p2;
wire   [0:0] xor_ln657_fu_1189_p2;
wire   [0:0] and_ln1039_fu_1201_p2;
wire   [0:0] and_ln1039_1_fu_1207_p2;
wire   [63:0] bitcast_ln526_fu_1138_p1;
wire   [63:0] select_ln657_fu_1181_p3;
wire   [63:0] select_ln407_fu_753_p3;
wire   [63:0] select_ln1039_fu_1213_p3;
wire   [0:0] xor_ln970_fu_760_p2;
wire   [0:0] and_ln460_fu_1228_p2;
wire   [0:0] and_ln460_1_fu_1234_p2;
wire   [63:0] select_ln407_1_fu_1221_p3;
wire   [14:0] grp_fu_1247_p1;
reg    grp_fu_1247_ce;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to3;
reg    ap_reset_idle_pp0;
reg    ap_reset_start_pp0;
wire    ap_enable_pp0;
wire   [78:0] r_V_14_fu_813_p00;
wire   [78:0] r_V_14_fu_813_p10;
wire   [92:0] r_V_15_fu_876_p00;
wire   [92:0] r_V_15_fu_876_p10;
wire   [99:0] r_V_19_fu_961_p00;
wire   [99:0] r_V_19_fu_961_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
end

kernel_attention_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arbkb #(
    .DataWidth( 58 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_address0),
    .ce0(pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_ce0),
    .q0(pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_q0)
);

kernel_attention_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arracud #(
    .DataWidth( 26 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_address0),
    .ce0(pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_ce0),
    .q0(pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_q0),
    .address1(pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_address1),
    .ce1(pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_ce1),
    .q1(pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_q1)
);

kernel_attention_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arradEe #(
    .DataWidth( 42 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_address0),
    .ce0(pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_ce0),
    .q0(pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_q0)
);

kernel_attention_mul_54s_67ns_120_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 54 ),
    .din1_WIDTH( 67 ),
    .dout_WIDTH( 120 ))
mul_54s_67ns_120_1_1_U125(
    .din0(e_frac_V_2_fu_337_p3),
    .din1(m_frac_l_V_fu_349_p1),
    .dout(m_frac_l_V_fu_349_p2)
);

kernel_attention_mul_13s_71s_71_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 71 ),
    .dout_WIDTH( 71 ))
mul_13s_71s_71_1_1_U126(
    .din0(ret_V_8_fu_656_p3),
    .din1(71'd1636647506585939924452),
    .dout(r_V_12_fu_668_p2)
);

kernel_attention_mul_43ns_36ns_79_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 43 ),
    .din1_WIDTH( 36 ),
    .dout_WIDTH( 79 ))
mul_43ns_36ns_79_1_1_U127(
    .din0(r_V_14_fu_813_p0),
    .din1(r_V_14_fu_813_p1),
    .dout(r_V_14_fu_813_p2)
);

kernel_attention_mul_49ns_44ns_93_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 49 ),
    .din1_WIDTH( 44 ),
    .dout_WIDTH( 93 ))
mul_49ns_44ns_93_1_1_U128(
    .din0(r_V_15_fu_876_p0),
    .din1(r_V_15_fu_876_p1),
    .dout(r_V_15_fu_876_p2)
);

kernel_attention_mul_50ns_50ns_100_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 50 ),
    .din1_WIDTH( 50 ),
    .dout_WIDTH( 100 ))
mul_50ns_50ns_100_1_1_U129(
    .din0(r_V_19_fu_961_p0),
    .din1(r_V_19_fu_961_p1),
    .dout(r_V_19_fu_961_p2)
);

kernel_attention_mac_muladd_16s_15ns_19s_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_15ns_19s_31_4_1_U130(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(m_fix_hi_V_fu_543_p4),
    .din1(grp_fu_1247_p1),
    .din2(rhs_fu_606_p3),
    .ce(grp_fu_1247_ce),
    .dout(grp_fu_1247_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (or_ln407_reg_1320 == 1'd0))) begin
        Z2_V_reg_1342 <= {{m_diff_V_fu_684_p2[50:43]}};
        Z3_V_reg_1348 <= {{m_diff_V_fu_684_p2[42:35]}};
        Z4_reg_1353 <= Z4_fu_724_p1;
        ret_V_8_reg_1331 <= ret_V_8_fu_656_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln1019_1_reg_1277 <= icmp_ln1019_1_fu_309_p2;
        icmp_ln1019_1_reg_1277_pp0_iter1_reg <= icmp_ln1019_1_reg_1277;
        icmp_ln1019_reg_1271 <= icmp_ln1019_fu_303_p2;
        icmp_ln1019_reg_1271_pp0_iter1_reg <= icmp_ln1019_reg_1271;
        icmp_ln1654_reg_1308 <= icmp_ln1654_fu_581_p2;
        icmp_ln1654_reg_1308_pp0_iter1_reg <= icmp_ln1654_reg_1308;
        icmp_ln657_reg_1303 <= icmp_ln657_fu_575_p2;
        icmp_ln657_reg_1303_pp0_iter1_reg <= icmp_ln657_reg_1303;
        m_frac_l_V_reg_1283 <= m_frac_l_V_fu_349_p2;
        m_frac_l_V_reg_1283_pp0_iter1_reg <= m_frac_l_V_reg_1283;
        p_Result_6_reg_1258 <= data_V_fu_261_p1[32'd63];
        p_Result_6_reg_1258_pp0_iter1_reg <= p_Result_6_reg_1258;
        p_Result_9_reg_1288 <= select_ln578_fu_535_p3[32'd129];
        p_Result_9_reg_1288_pp0_iter1_reg <= p_Result_9_reg_1288;
        trunc_ln2_reg_1298 <= {{select_ln578_fu_535_p3[117:59]}};
        trunc_ln2_reg_1298_pp0_iter1_reg <= trunc_ln2_reg_1298;
        y_is_0_reg_1265 <= y_is_0_fu_297_p2;
        y_is_0_reg_1265_pp0_iter1_reg <= y_is_0_reg_1265;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        icmp_ln1654_reg_1308_pp0_iter2_reg <= icmp_ln1654_reg_1308_pp0_iter1_reg;
        icmp_ln1654_reg_1308_pp0_iter3_reg <= icmp_ln1654_reg_1308_pp0_iter2_reg;
        icmp_ln657_reg_1303_pp0_iter2_reg <= icmp_ln657_reg_1303_pp0_iter1_reg;
        icmp_ln657_reg_1303_pp0_iter3_reg <= icmp_ln657_reg_1303_pp0_iter2_reg;
        m_frac_l_V_reg_1283_pp0_iter2_reg <= m_frac_l_V_reg_1283_pp0_iter1_reg;
        m_frac_l_V_reg_1283_pp0_iter3_reg <= m_frac_l_V_reg_1283_pp0_iter2_reg;
        or_ln407_reg_1320 <= or_ln407_fu_601_p2;
        or_ln407_reg_1320_pp0_iter3_reg <= or_ln407_reg_1320;
        p_Result_6_reg_1258_pp0_iter2_reg <= p_Result_6_reg_1258_pp0_iter1_reg;
        p_Result_6_reg_1258_pp0_iter3_reg <= p_Result_6_reg_1258_pp0_iter2_reg;
        trunc_ln2_reg_1298_pp0_iter2_reg <= trunc_ln2_reg_1298_pp0_iter1_reg;
        y_is_0_reg_1265_pp0_iter2_reg <= y_is_0_reg_1265_pp0_iter1_reg;
        y_is_0_reg_1265_pp0_iter3_reg <= y_is_0_reg_1265_pp0_iter2_reg;
        y_is_inf_reg_1313 <= y_is_inf_fu_587_p2;
        y_is_inf_reg_1313_pp0_iter3_reg <= y_is_inf_reg_1313;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to3 = 1'b1;
    end else begin
        ap_idle_pp0_0to3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_idle_pp0_0to3 == 1'b1) & (ap_start == 1'b0))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_idle_pp0_0to3 == 1'b1) & (ap_start == 1'b1))) begin
        ap_reset_start_pp0 = 1'b1;
    end else begin
        ap_reset_start_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1247_ce = 1'b1;
    end else begin
        grp_fu_1247_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_ce))) begin
        pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_ce))) begin
        pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_ce))) begin
        pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_ce))) begin
        pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_ce1 = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Z2_V_fu_704_p4 = {{m_diff_V_fu_684_p2[50:43]}};

assign Z3_V_fu_714_p4 = {{m_diff_V_fu_684_p2[42:35]}};

assign Z4_fu_724_p1 = m_diff_V_fu_684_p2[34:0];

assign Z4_ind_fu_728_p4 = {{m_diff_V_fu_684_p2[34:27]}};

assign add_ln1347_1_fu_1017_p2 = (trunc_ln1347_1_fu_1003_p3 + zext_ln1347_4_fu_995_p1);

assign add_ln1347_2_fu_1023_p2 = (trunc_ln3_fu_987_p3 + zext_ln1347_3_fu_979_p1);

assign add_ln813_2_fu_911_p2 = (exp_Z2P_m_1_V_fu_843_p2 + zext_ln813_4_fu_907_p1);

assign add_ln813_fu_833_p2 = (ret_V_9_fu_786_p2 + zext_ln813_2_fu_829_p1);

assign and_ln1039_1_fu_1207_p2 = (and_ln467_2_fu_1169_p2 & and_ln1039_fu_1201_p2);

assign and_ln1039_fu_1201_p2 = (xor_ln657_fu_1189_p2 & icmp_ln1039_fu_1195_p2);

assign and_ln460_1_fu_1234_p2 = (y_is_inf_reg_1313_pp0_iter3_reg & and_ln460_fu_1228_p2);

assign and_ln460_fu_1228_p2 = (xor_ln970_fu_760_p2 & xor_ln407_fu_1142_p2);

assign and_ln467_1_fu_1163_p2 = (xor_ln467_fu_1157_p2 & xor_ln407_fu_1142_p2);

assign and_ln467_2_fu_1169_p2 = (or_ln460_fu_1152_p2 & and_ln467_1_fu_1163_p2);

assign and_ln467_fu_765_p2 = (y_is_inf_reg_1313_pp0_iter3_reg & p_Result_6_reg_1258_pp0_iter3_reg);

assign and_ln657_1_fu_1175_p2 = (or_ln657_fu_1069_p2 & and_ln467_2_fu_1169_p2);

assign and_ln657_fu_1049_p2 = (icmp_ln657_reg_1303_pp0_iter3_reg & icmp_ln1654_reg_1308_pp0_iter3_reg);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = (1'b0 == ap_ce);
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_return = ((and_ln460_1_fu_1234_p2[0:0] == 1'b1) ? 64'd9218868437227405312 : select_ln407_1_fu_1221_p3);

assign bitcast_ln526_fu_1138_p1 = p_Result_10_fu_1128_p4;

assign data_V_fu_261_p1 = exp;

assign e_frac_V_1_fu_331_p2 = (54'd0 - zext_ln294_fu_327_p1);

assign e_frac_V_2_fu_337_p3 = ((p_Result_6_fu_265_p3[0:0] == 1'b1) ? e_frac_V_1_fu_331_p2 : zext_ln294_fu_327_p1);

assign es_exp_V_fu_273_p4 = {{data_V_fu_261_p1[62:52]}};

assign es_sig_V_fu_283_p1 = data_V_fu_261_p1[51:0];

assign exp_Z1P_m_1_V_fu_927_p4 = {{exp_Z1P_m_1_l_V_fu_921_p2[51:2]}};

assign exp_Z1P_m_1_l_V_fu_921_p2 = (zext_ln813_5_fu_917_p1 + zext_ln1347_1_fu_893_p1);

assign exp_Z1_hi_V_fu_937_p4 = {{pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_q0[57:8]}};

assign exp_Z2P_m_1_V_fu_843_p2 = (zext_ln813_3_fu_839_p1 + zext_ln1347_fu_801_p1);

assign exp_Z2_m_1_V_fu_859_p4 = {{{Z2_V_reg_1342}, {1'd0}}, {tmp_2_fu_849_p4}};

assign grp_fu_1247_p1 = 31'd23637;

assign icmp_ln1003_fu_636_p2 = ((trunc_ln1003_fu_633_p1 == 18'd0) ? 1'b1 : 1'b0);

assign icmp_ln1019_1_fu_309_p2 = ((es_sig_V_fu_283_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln1019_fu_303_p2 = ((es_exp_V_fu_273_p4 == 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln1035_fu_1063_p2 = (($signed(tmp_11_fu_1053_p4) > $signed(3'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1039_fu_1195_p2 = (($signed(r_exp_V_2_fu_1042_p3) > $signed(13'd7169)) ? 1'b1 : 1'b0);

assign icmp_ln1654_fu_581_p2 = ((r_V_17_fu_445_p3 != sext_ln568_1_fu_359_p1) ? 1'b1 : 1'b0);

assign icmp_ln657_fu_575_p2 = (($signed(m_exp_fu_291_p2) > $signed(12'd0)) ? 1'b1 : 1'b0);

assign isNeg_1_fu_479_p3 = sub_ln1512_fu_371_p2[32'd10];

assign isNeg_fu_363_p3 = m_exp_fu_291_p2[32'd11];

assign lhs_V_1_fu_882_p5 = {{{{Z2_V_reg_1342}, {1'd0}}, {tmp_2_fu_849_p4}}, {2'd0}};

assign lhs_V_4_fu_967_p3 = {{ret_V_11_fu_947_p2}, {49'd0}};

assign m_diff_V_fu_684_p2 = (trunc_ln2_reg_1298_pp0_iter2_reg - trunc_ln813_1_fu_674_p4);

assign m_diff_hi_V_fu_689_p4 = {{m_diff_V_fu_684_p2[58:51]}};

assign m_exp_fu_291_p2 = ($signed(zext_ln515_fu_287_p1) + $signed(12'd3073));

assign m_fix_hi_V_fu_543_p4 = {{select_ln578_fu_535_p3[129:114]}};

assign m_fix_l_V_fu_421_p3 = ((isNeg_fu_363_p3[0:0] == 1'b1) ? sext_ln1487_fu_407_p1 : trunc_ln1487_1_fu_417_p1);

assign m_frac_l_V_fu_349_p1 = 120'd73786976294836972963;

assign or_ln407_fu_601_p2 = (y_is_NaN_fu_596_p2 | y_is_0_reg_1265_pp0_iter1_reg);

assign or_ln460_fu_1152_p2 = (xor_ln460_fu_1147_p2 | p_Result_6_reg_1258_pp0_iter3_reg);

assign or_ln657_fu_1069_p2 = (icmp_ln1035_fu_1063_p2 | and_ln657_fu_1049_p2);

assign out_exp_V_fu_1122_p2 = (trunc_ln186_fu_1118_p1 + 11'd1023);

assign p_Result_10_fu_1128_p4 = {{{{1'd0}, {out_exp_V_fu_1122_p2}}}, {tmp_14_fu_1110_p3}};

assign p_Result_6_fu_265_p3 = data_V_fu_261_p1[32'd63];

assign p_Result_7_fu_315_p1 = data_V_fu_261_p1[51:0];

assign p_Result_8_fu_319_p3 = {{1'd1}, {p_Result_7_fu_315_p1}};

assign p_Result_s_fu_626_p3 = grp_fu_1247_p3[32'd30];

assign pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_address0 = zext_ln541_fu_699_p1;

assign pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_address0 = zext_ln541_3_fu_748_p1;

assign pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_address0 = zext_ln541_2_fu_743_p1;

assign pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_address1 = zext_ln541_1_fu_738_p1;

assign r_V_14_fu_813_p0 = r_V_14_fu_813_p00;

assign r_V_14_fu_813_p00 = ret_V_10_fu_792_p4;

assign r_V_14_fu_813_p1 = r_V_14_fu_813_p10;

assign r_V_14_fu_813_p10 = ret_V_9_fu_786_p2;

assign r_V_15_fu_876_p0 = r_V_15_fu_876_p00;

assign r_V_15_fu_876_p00 = exp_Z2_m_1_V_fu_859_p4;

assign r_V_15_fu_876_p1 = r_V_15_fu_876_p10;

assign r_V_15_fu_876_p10 = exp_Z2P_m_1_V_fu_843_p2;

assign r_V_17_fu_445_p3 = ((isNeg_fu_363_p3[0:0] == 1'b1) ? r_V_2_fu_433_p2 : r_V_3_fu_439_p2);

assign r_V_19_fu_961_p0 = r_V_19_fu_961_p00;

assign r_V_19_fu_961_p00 = exp_Z1P_m_1_V_fu_927_p4;

assign r_V_19_fu_961_p1 = r_V_19_fu_961_p10;

assign r_V_19_fu_961_p10 = exp_Z1_hi_V_fu_937_p4;

assign r_V_1_fu_411_p2 = sext_ln568_fu_355_p1 << zext_ln1488_fu_393_p1;

assign r_V_2_fu_433_p2 = m_fix_l_V_fu_421_p3 << zext_ln1454_fu_429_p1;

assign r_V_3_fu_439_p2 = $signed(m_fix_l_V_fu_421_p3) >>> zext_ln1454_fu_429_p1;

assign r_V_5_fu_469_p2 = sext_ln568_fu_355_p1 << zext_ln1454_1_fu_465_p1;

assign r_V_6_fu_503_p2 = sext_ln568_fu_355_p1 << zext_ln1454_2_fu_499_p1;

assign r_V_7_fu_517_p2 = $signed(m_frac_l_V_fu_349_p2) >>> sext_ln1454_1cast_fu_513_p1;

assign r_V_8_fu_527_p3 = ((isNeg_1_fu_479_p3[0:0] == 1'b1) ? trunc_ln1453_fu_509_p1 : sext_ln1453_fu_523_p1);

assign r_V_fu_401_p2 = $signed(m_frac_l_V_fu_349_p2) >>> sext_ln1488cast_fu_397_p1;

assign r_exp_V_2_fu_1042_p3 = ((tmp_10_fu_1029_p3[0:0] == 1'b1) ? ret_V_8_reg_1331 : r_exp_V_fu_1037_p2);

assign r_exp_V_fu_1037_p2 = ($signed(ret_V_8_reg_1331) + $signed(13'd8191));

assign r_fu_769_p4 = {{pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_q1[25:16]}};

assign ret_V_10_fu_792_p4 = {{{Z3_V_reg_1348}, {9'd0}}, {pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_q0}};

assign ret_V_11_fu_947_p2 = (pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_q0 + 58'd16);

assign ret_V_6_fu_1011_p2 = (lhs_V_4_fu_967_p3 + zext_ln1347_2_fu_975_p1);

assign ret_V_8_fu_656_p3 = ((p_Result_s_fu_626_p3[0:0] == 1'b1) ? select_ln1002_fu_648_p3 : ret_V_cast_fu_617_p4);

assign ret_V_9_fu_786_p2 = (zext_ln813_fu_779_p1 + zext_ln813_1_fu_782_p1);

assign ret_V_cast_fu_617_p4 = {{grp_fu_1247_p3[30:18]}};

assign ret_V_fu_642_p2 = (ret_V_cast_fu_617_p4 + 13'd1);

assign rhs_fu_606_p3 = {{p_Result_9_reg_1288_pp0_iter1_reg}, {18'd131072}};

assign select_ln1002_fu_648_p3 = ((icmp_ln1003_fu_636_p2[0:0] == 1'b1) ? ret_V_cast_fu_617_p4 : ret_V_fu_642_p2);

assign select_ln1039_fu_1213_p3 = ((and_ln1039_1_fu_1207_p2[0:0] == 1'b1) ? bitcast_ln526_fu_1138_p1 : select_ln657_fu_1181_p3);

assign select_ln407_1_fu_1221_p3 = ((or_ln407_reg_1320_pp0_iter3_reg[0:0] == 1'b1) ? select_ln407_fu_753_p3 : select_ln1039_fu_1213_p3);

assign select_ln407_fu_753_p3 = ((y_is_0_reg_1265_pp0_iter3_reg[0:0] == 1'b1) ? 64'd4607182418800017408 : 64'd9223372036854775807);

assign select_ln578_fu_535_p3 = ((tmp_5_fu_453_p3[0:0] == 1'b1) ? r_V_8_fu_527_p3 : trunc_ln1487_2_fu_475_p1);

assign select_ln657_fu_1181_p3 = ((and_ln657_1_fu_1175_p2[0:0] == 1'b1) ? select_ln658_fu_1082_p3 : 64'd0);

assign select_ln658_fu_1082_p3 = ((tmp_12_fu_1075_p3[0:0] == 1'b1) ? 64'd0 : 64'd9218868437227405312);

assign sext_ln1453_fu_523_p1 = $signed(r_V_7_fu_517_p2);

assign sext_ln1454_1_fu_495_p1 = $signed(ush_2_fu_487_p3);

assign sext_ln1454_1cast_fu_513_p1 = $unsigned(sext_ln1454_1_fu_495_p1);

assign sext_ln1454_fu_461_p1 = m_exp_fu_291_p2;

assign sext_ln1487_fu_407_p1 = $signed(r_V_fu_401_p2);

assign sext_ln1488_fu_389_p1 = $signed(ush_fu_381_p3);

assign sext_ln1488cast_fu_397_p1 = $unsigned(sext_ln1488_fu_389_p1);

assign sext_ln1512_fu_377_p1 = sub_ln1512_fu_371_p2;

assign sext_ln568_1_fu_359_p1 = m_frac_l_V_fu_349_p2;

assign sext_ln568_fu_355_p1 = m_frac_l_V_fu_349_p2;

assign sub_ln1512_fu_371_p2 = (11'd1023 - es_exp_V_fu_273_p4);

assign tmp_10_fu_1029_p3 = ret_V_6_fu_1011_p2[32'd106];

assign tmp_11_fu_1053_p4 = {{r_exp_V_2_fu_1042_p3[12:10]}};

assign tmp_12_fu_1075_p3 = m_frac_l_V_reg_1283_pp0_iter3_reg[32'd119];

assign tmp_14_fu_1110_p3 = ((tmp_10_fu_1029_p3[0:0] == 1'b1) ? tmp_fu_1090_p4 : tmp_1_fu_1100_p4);

assign tmp_1_fu_1100_p4 = {{add_ln1347_1_fu_1017_p2[104:53]}};

assign tmp_2_fu_849_p4 = {{pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_q0[41:2]}};

assign tmp_5_fu_453_p3 = m_exp_fu_291_p2[32'd11];

assign tmp_fu_1090_p4 = {{add_ln1347_2_fu_1023_p2[105:54]}};

assign trunc_ln1003_fu_633_p1 = grp_fu_1247_p3[17:0];

assign trunc_ln1347_1_fu_1003_p3 = {{trunc_ln1347_2_fu_999_p1}, {49'd0}};

assign trunc_ln1347_2_fu_999_p1 = ret_V_11_fu_947_p2[55:0];

assign trunc_ln1347_fu_983_p1 = ret_V_11_fu_947_p2[56:0];

assign trunc_ln1453_fu_509_p1 = r_V_6_fu_503_p2[129:0];

assign trunc_ln1487_1_fu_417_p1 = r_V_1_fu_411_p2[129:0];

assign trunc_ln1487_2_fu_475_p1 = r_V_5_fu_469_p2[129:0];

assign trunc_ln186_fu_1118_p1 = r_exp_V_2_fu_1042_p3[10:0];

assign trunc_ln3_fu_987_p3 = {{trunc_ln1347_fu_983_p1}, {49'd0}};

assign trunc_ln813_1_fu_674_p4 = {{r_V_12_fu_668_p2[70:12]}};

assign trunc_ln813_4_fu_819_p4 = {{r_V_14_fu_813_p2[78:59]}};

assign trunc_ln813_5_fu_897_p4 = {{r_V_15_fu_876_p2[92:57]}};

assign ush_2_fu_487_p3 = ((isNeg_1_fu_479_p3[0:0] == 1'b1) ? m_exp_fu_291_p2 : sext_ln1512_fu_377_p1);

assign ush_fu_381_p3 = ((isNeg_fu_363_p3[0:0] == 1'b1) ? sext_ln1512_fu_377_p1 : m_exp_fu_291_p2);

assign xor_ln1023_fu_591_p2 = (icmp_ln1019_1_reg_1277_pp0_iter1_reg ^ 1'd1);

assign xor_ln407_fu_1142_p2 = (or_ln407_reg_1320_pp0_iter3_reg ^ 1'd1);

assign xor_ln460_fu_1147_p2 = (y_is_inf_reg_1313_pp0_iter3_reg ^ 1'd1);

assign xor_ln467_fu_1157_p2 = (1'd1 ^ and_ln467_fu_765_p2);

assign xor_ln657_fu_1189_p2 = (or_ln657_fu_1069_p2 ^ 1'd1);

assign xor_ln970_fu_760_p2 = (p_Result_6_reg_1258_pp0_iter3_reg ^ 1'd1);

assign y_is_0_fu_297_p2 = ((es_exp_V_fu_273_p4 == 11'd0) ? 1'b1 : 1'b0);

assign y_is_NaN_fu_596_p2 = (xor_ln1023_fu_591_p2 & icmp_ln1019_reg_1271_pp0_iter1_reg);

assign y_is_inf_fu_587_p2 = (icmp_ln1019_reg_1271_pp0_iter1_reg & icmp_ln1019_1_reg_1277_pp0_iter1_reg);

assign zext_ln1347_1_fu_893_p1 = lhs_V_1_fu_882_p5;

assign zext_ln1347_2_fu_975_p1 = r_V_19_fu_961_p2;

assign zext_ln1347_3_fu_979_p1 = r_V_19_fu_961_p2;

assign zext_ln1347_4_fu_995_p1 = r_V_19_fu_961_p2;

assign zext_ln1347_fu_801_p1 = ret_V_10_fu_792_p4;

assign zext_ln1454_1_fu_465_p1 = $unsigned(sext_ln1454_fu_461_p1);

assign zext_ln1454_2_fu_499_p1 = $unsigned(sext_ln1454_1_fu_495_p1);

assign zext_ln1454_fu_429_p1 = $unsigned(sext_ln1488_fu_389_p1);

assign zext_ln1488_fu_393_p1 = $unsigned(sext_ln1488_fu_389_p1);

assign zext_ln294_fu_327_p1 = p_Result_8_fu_319_p3;

assign zext_ln515_fu_287_p1 = es_exp_V_fu_273_p4;

assign zext_ln541_1_fu_738_p1 = Z4_ind_fu_728_p4;

assign zext_ln541_2_fu_743_p1 = Z3_V_fu_714_p4;

assign zext_ln541_3_fu_748_p1 = Z2_V_fu_704_p4;

assign zext_ln541_fu_699_p1 = m_diff_hi_V_fu_689_p4;

assign zext_ln813_1_fu_782_p1 = r_fu_769_p4;

assign zext_ln813_2_fu_829_p1 = trunc_ln813_4_fu_819_p4;

assign zext_ln813_3_fu_839_p1 = add_ln813_fu_833_p2;

assign zext_ln813_4_fu_907_p1 = trunc_ln813_5_fu_897_p4;

assign zext_ln813_5_fu_917_p1 = add_ln813_2_fu_911_p2;

assign zext_ln813_fu_779_p1 = Z4_reg_1353;

endmodule //kernel_attention_pow_generic_double_s
