#
# Family 10 unit masks
#
# Copyright OProfile authors
# Copyright (c) Advanced Micro Devices, 2006.
# Contributed by Ray Bryant <raybry@amd.com>
#		Jason Yeh <jason.yeh@amd.com>
#		Suravee Suthikulpanit <suravee.suthikulpanit@amd.com>
#
name:zero type:mandatory default:0x0
	0x0 No unit mask
name:moesi type:bitmask default:0x1f
	0x10 (M)odified cache state
	0x08 (O)wner cache state
	0x04 (E)xclusive cache state
	0x02 (S)hared cache state
	0x01 (I)nvalid cache state
	0x1f All cache states
name:moess type:bitmask default:0x1e
	0x01 Refill from northbridge
	0x02 Shared-state line from L2
	0x04 Exclusive-state line from L2
	0x08 Owner-state line from L2
	0x10 Modified-state line from L2
	0x1e All cache states except refill from northbridge
name:fpu_ops type:bitmask default:0x3f
	0x01 Add pipe ops excluding load ops and SSE move ops
	0x02 Multiply pipe ops excluding load ops and SSE move ops
	0x04 Store pipe ops excluding load ops and SSE move ops 
	0x08 Add pipe load ops and SSE move ops
	0x10 Multiply pipe load ops and SSE move ops
	0x20 Store pipe load ops and SSE move ops
	0x3F all ops
name:segregload type:bitmask default:0x7f
	0x01 ES register
	0x02 CS register
	0x04 SS register
	0x08 DS register
	0x10 FS register
	0x20 GS register
	0x40 HS register
name:fpu_instr type:bitmask default:0x07
	0x01 x87 instructions
	0x02 MMX & 3DNow instructions
	0x04 SSE & SSE2 instructions
name:fpu_fastpath type:bitmask default:0x07
	0x01 With low op in position 0
	0x02 With low op in position 1
	0x04 With low op in position 2
name:fpu_exceptions type:bitmask default:0x0f
	0x01 x87 reclass microfaults
	0x02 SSE retype microfaults
	0x04 SSE reclass microfaults
	0x08 SSE and x87 microtraps
name:page_access type:bitmask default:0xff
	0x01 DCT0 Page hit
	0x02 DCT0 Page miss
	0x04 DCT0 Page conflict
	0x08 DCT1 Page hit
	0x10 DCT1 Page miss
	0x20 DCT1 Page Conflict
	0x40 Write request
	0x80 Read request
name:mem_page_overflow  type:bitmask default:0x03
	0x01 DCT0 Page Table Overflow
	0x02 DCT1 Page Table Overflow
name:turnaround type:bitmask default:0x3f
	0x01 DCT0 DIMM (chip select) turnaround
	0x02 DCT0 Read to write turnaround
	0x04 DCT0 Write to read turnaround
	0x08 DCT1 DIMM (chip select) turnaround
	0x10 DCT1 Read to write turnaround
	0x20 DCT1 Write to read turnaround
name:saturation type:bitmask default:0x0f
	0x01 Memory controller high priority bypass
	0x02 Memory controller medium priority bypass
	0x04 DCT0 DCQ bypass
	0x08 DCT1 DCQ bypass
name:slot_missed  type:bitmask default:0x03
	0x01 DCT0 Command slots missed
	0x02 DCT2 Command slots missed
name:sizecmds type:bitmask default:0x3f
	0x01 non-posted write byte (1-32 bytes)
	0x02 non-posted write dword (1-16 dwords)
	0x04 posted write byte (1-32 bytes)
	0x08 posted write dword (1-16 dwords)
	0x10 read byte (4 bytes)
	0x20 read dword (1-16 dwords)
name:probe type:bitmask default:0xff
	0x01 Probe miss
	0x02 Probe hit clean
	0x04 Probe hit dirty without memory cancel
	0x08 Probe hit dirty with memory cancel
	0x10 Upstream display refresh/ISOC reads
	0x20 Upstream non-display refresh reads
	0x40 Upstream ISOC writes
	0x80 Upstream non-ISOC writes
name:l2_internal type:bitmask default:0x3f
	0x01 IC fill
	0x02 DC fill
	0x04 TLB fill (page table walks)
	0x08 Tag snoop request
	0x10 Canceled request
	0x20 Hardware prefetch from data cache
name:l2_req_miss type:bitmask default:0x0f
	0x01 IC fill
	0x02 DC fill (includes possible replays)
	0x04 TLB page table walk
	0x08 Hardwareprefetch from data cache
name:l2_fill type:bitmask default:0x03
	0x01 L2 fills (victims from L1 caches, TLB page table walks and data prefetches)
	0x02 L2 Writebacks to system
name:gart type:bitmask default:0xff
	0x01 GART aperture hit on access from CPU
	0x02 GART aperture hit on access from I/O
	0x04 GART miss
	0x08 GART/DEV Request hit table walk in progress
	0x10 DEV hit
	0x20 DEV miss
	0x40 DEV error
	0x80 GART/DEV multiple table walk in progress
name:cpiorequests type:bitmask default:0x08
	0x01 IO to IO
	0x04 IO to Mem 
	0x08 CPU to IO 
	0x10 To remote node
	0x20 To local node
	0x40 From remote node
	0x80 From local node
name:cacheblock type:bitmask default:0x3d
	0x01 Victim Block (Writeback)
	0x04 Read Block (Dcache load miss refill)
	0x08 Read Block Shared (Icache refill)
	0x10 Read Block Modified (Dcache store miss refill)
	0x20 Change to Dirty (first store to clean block already in cache)
name:dataprefetch type:bitmask default:0x03
	0x01 Cancelled prefetches
	0x02 Prefetch attempts
name:memreqtype type:bitmask default:0x83
	0x01 Requests to non-cacheable (UC) memory
	0x02 Requests to write-combining (WC) memory or WC buffer flushes to WB memory
	0x80 Streaming store (SS) requests
name:systemreadresponse type:bitmask default:0x17
	0x01 Exclusive
	0x02 Modified
	0x04 Shared
	0x10 Data Error
name:l1_dlb_miss_l2_hit type:bitmask default:0x03
	0x01 L2 4K TLB hit
	0x02 L2 2M TLB hit
name:l1_l2_dlb_miss type:bitmask default:0x07
	0x01 4K TLB reload
	0x02 2M TLB reload
	0x04 1G TLB reload
name:ecc type:bitmask default:0x0f
	0x01 Scrubber error
	0x02 Piggyback scrubber errors
	0x04 Load pipe error
	0x08 Store write pip error
name:prefetch type:bitmask default:0x07
	0x01 Load (Prefetch, PrefetchT0/T1/T2)
	0x02 Store (PrefetchW)
	0x04 NTA (PrefetchNTA)
name:locked_instruction_dcache_miss type:bitmask default:0x02
	0x02 Data cache misses by locked instructions
name:quadword_transfer type:bitmask  default:0x01
	0x01 Quadword write transfer
name:thermal_status  type:bitmask default:0x7c
	0x04 Number of times the HTC trip point is crossed
	0x08 Number of clocks when STC trip point active
	0x10 Number of times the STC trip point is crossed
	0x20 Number of clocks HTC P-state is inactive
	0x40 Number of clocks HTC P-state is active
name:mem_control_request type:bitmask default:0x78
	0x01 Write requests
	0x02 Read Requests including Prefetch
	0x04 Prefetch Request
	0x08 32 Bytes Sized Writes
	0x10 64 Bytes Sized Writes
	0x20 32 Bytes Sized Reads
	0x40 64 Byte Sized Reads
	0x80 Read Requests while writes pending in DCQ
name:httransmit type:bitmask default:0xbf
	0x01 Command DWORD sent
	0x02 DWORD sent
	0x04 Buffer release DWORD sent
	0x08 Nop DW sent (idle)
	0x10 Address extension DWORD sent
	0x20 Per packet CRC sent
	0x80 SubLink Mask
name:lock_ops type:bitmask default:0x0f
	0x01 Number of locked instructions executed
	0x02 Cycles in speculative phase
	0x04 Cycles in non-speculative phase (including cache miss penalty)
	0x08 Cache miss penalty in cycles 
name:sse_ops type:bitmask default:0x7f
	0x01 Single Precision add/subtract ops
	0x02 Single precision multiply ops
	0x04 Single precision divide/square root ops
	0x08 Double precision add/subtract ops
	0x10 Double precision multiply ops
	0x20 Double precision divide/square root ops
	0x40 OP type, 0=uops 1=FLOPS
name:move_ops type:bitmask default:0x0f
	0x01 Merging low quadword move uops
	0x02 Merging high quadword move uops
	0x04 All other merging move uops
	0x08 All other move uops
name:serial_ops type:bitmask default:0x0f
	0x01 SSE bottom-executing uops retired
	0x02 SSE bottom-serializing uops retired
	0x04 x87 bottom-executing uops retired
	0x08 x87 bottom-serializing uops retired
name:serial_ops_sched type:bitmask default:0x03
	0x01 Number of cycles a bottom-execute uops in FP scheduler
	0x02 Number of cycles a bottom-serializing uops in FP scheduler
name:store_to_load type:bitmask default:0x07
	0x01 Address mismatches (starting byte not the same)
	0x02 Store is smaller than load
	0x04 Misaligned
name:moesi_gh type:bitmask default:0x1f
	0x01 (I)nvalid cache state
	0x02 (S)hared cache state
	0x04 (E)xclusive cache state
	0x08 (O)wner cache state
	0x10 (M)odified cache state
	0x20 Cache line evict brought by PrefetchNTA
	0x40 Cache line evict not brought by PrefetchNTA
	0x1f All cache states except PrefetchNTA
name:l1_dtlb_hit type:bitmask default:0x07
	0x01 L1 4K TLB hit
	0x02 L1 2M TLB hit
	0x04 L1 1G TLB hit
name:soft_prefetch type:bitmask default:0x09
	0x01 Hit in L1
	0x08 Hit in L2
name:l1_l2_itlb_miss type:bitmask default:0x03
	0x01 Instruction fetches to 4K pages
	0x02 Instruction fetches to 2M pages	
name:cpu_dram_req type:bitmask default:0xff
	0x01 From local node to node 0
	0x02 From local node to node 1
	0x04 From local node to node 2
	0x08 From local node to node 3
	0x10 From local node to node 4
	0x20 From local node to node 5
	0x40 From local node to node 6
	0x80 From local node to node 7
name:io_dram_req type:bitmask default:0xff
	0x01 From local node to node 0
	0x02 From local node to node 1
	0x04 From local node to node 2
	0x08 From local node to node 3
	0x10 From local node to node 4
	0x20 From local node to node 5
	0x40 From local node to node 6
	0x80 From local node to node 7
name:cpu_read_lat_0_3 type:bitmask default:0xff
	0x01 Read block 
	0x02 Read block shared
	0x04 Read block modified
	0x08 Change to dirty
	0x10 From local node to node 0
	0x20 From local node to node 1
	0x40 From local node to node 2
	0x80 From local node to node 3
name:cpu_read_lat_4_7 type:bitmask default:0xff
	0x01 Read block 
	0x02 Read block shared
	0x04 Read block modified
	0x08 Change to dirty
	0x10 From local node to node 4
	0x20 From local node to node 5
	0x40 From local node to node 6
	0x80 From local node to node 7
name:cpu_comm_lat type:bitmask default:0xf7
	0x01 Read sized
	0x02 Write sized
	0x04 Victim block
	0x08 Node group select. 0=Nodes 0-3. 1=Nodes 4-7
	0x10 From local node to node 0/4
	0x20 From local node to node 1/5
	0x40 From local node to node 2/6
	0x80 From local node to node 3/7
name:l3_cache type:bitmask default:0xf7
	0x01 Read Block Exclusive (Data cache read)
	0x02 Read Block Shared (Instruciton cache read)
	0x04 Read Block Modify
	0x10 Core 0 Select
	0x20 Core 1 Select
	0x40 Core 2 Select
	0x80 Core 3 Select
name:l3_fill type:bitmask default:0xff
	0x01 Shared
	0x02 Exclusive
	0x04 Owned
	0x08 Modified
	0x10 Core 0 Select
	0x20 Core 1 Select
	0x40 Core 2 Select
	0x80 Core 3 Select
name:l3_evict type:bitmask default:0x0f
	0x01 Shared
	0x02 Exclusive
	0x04 Owned
	0x08 Modified
name:icache_invalidated type:bitmask default:0x0f
	0x01 Invalidating probe that did not hit any in-flight instructions
	0x02 Invalidating probe that hit one or more in-flight instructions
	0x04 SMC that did not hit any in-flight instructions
	0x08 SMC that hit one or more in-flight instructions

