--------------------------------------------------------------------------------
Release 14.7 Trace  (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s 5 -n 3
-fastpaths -xml Sistema.twx Sistema.ncd -o Sistema.twr Sistema.pcf

Design file:              Sistema.ncd
Physical constraint file: Sistema.pcf
Device,package,speed:     xc3s250e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
A<0>        |    4.390(R)|   -0.578(R)|CLK_BUFGP         |   0.000|
A<1>        |    3.395(R)|    0.146(R)|CLK_BUFGP         |   0.000|
A<2>        |    2.939(R)|   -0.027(R)|CLK_BUFGP         |   0.000|
A<3>        |    3.440(R)|   -0.187(R)|CLK_BUFGP         |   0.000|
A<4>        |    3.094(R)|    0.355(R)|CLK_BUFGP         |   0.000|
A<5>        |    3.060(R)|    0.210(R)|CLK_BUFGP         |   0.000|
A<6>        |    2.326(R)|    0.274(R)|CLK_BUFGP         |   0.000|
A<7>        |    2.129(R)|    0.274(R)|CLK_BUFGP         |   0.000|
GO          |    0.301(R)|    1.646(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
OK          |   10.755(R)|CLK_BUFGP         |   0.000|
ZERO        |   12.272(R)|CLK_BUFGP         |   0.000|
ca          |   13.166(R)|CLK_BUFGP         |   0.000|
cb          |   13.340(R)|CLK_BUFGP         |   0.000|
cc          |   14.391(R)|CLK_BUFGP         |   0.000|
cd          |   14.088(R)|CLK_BUFGP         |   0.000|
ce          |   14.390(R)|CLK_BUFGP         |   0.000|
cf          |   12.986(R)|CLK_BUFGP         |   0.000|
cg          |   14.191(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock CLK_AUTO to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
an0         |   10.059(R)|CLK_AUTO_BUFGP    |   0.000|
an1         |    9.976(R)|CLK_AUTO_BUFGP    |   0.000|
an2         |    9.672(R)|CLK_AUTO_BUFGP    |   0.000|
an3         |    8.813(R)|CLK_AUTO_BUFGP    |   0.000|
ca          |   10.969(R)|CLK_AUTO_BUFGP    |   0.000|
cb          |   11.070(R)|CLK_AUTO_BUFGP    |   0.000|
cc          |   12.079(R)|CLK_AUTO_BUFGP    |   0.000|
cd          |   11.904(R)|CLK_AUTO_BUFGP    |   0.000|
ce          |   12.206(R)|CLK_AUTO_BUFGP    |   0.000|
cf          |   10.767(R)|CLK_AUTO_BUFGP    |   0.000|
cg          |   11.921(R)|CLK_AUTO_BUFGP    |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.674|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_AUTO
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_AUTO       |    3.332|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Dec 11 20:10:53 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 100 MB



