Starting Vivado...

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source {C:\Users\sqiya\OneDrive\Documents\GitHub\com_struct\16 Bit ALU\work\project.tcl}
# set projDir "C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16\ Bit\ ALU/work/vivado"
# set projName "16 Bit ALU"
# set topName top
# set device xc7a35tftg256-1
# if {[file exists "$projDir/$projName"]} { file delete -force "$projDir/$projName" }
# create_project $projName "$projDir/$projName" -part $device
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU'
# set_property design_mode RTL [get_filesets sources_1]
# set verilogSources [list "C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/au_top_0.v" "C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/reset_conditioner_1.v" "C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/button_conditioner_2.v" "C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/edge_detector_3.v" "C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/manual_alu_tester_4.v" "C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/auto_tester_run_5.v" "C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/pipeline_6.v" "C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/alu_16_bit_7.v" "C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/auto_alu_tester_8.v" "C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/auto_alu_tester_9.v" "C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/auto_alu_tester_10.v" "C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/auto_alu_tester_11.v" "C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/auto_alu_tester_12.v" "C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/auto_alu_tester_13.v" "C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/auto_alu_tester_14.v" "C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/auto_alu_tester_15.v" "C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/auto_alu_tester_16.v" "C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/auto_alu_tester_17.v" "C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/auto_alu_tester_18.v" "C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/auto_alu_tester_19.v" "C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/auto_alu_tester_20.v" "C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/auto_alu_tester_21.v" "C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/auto_alu_tester_22.v" "C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/auto_alu_tester_23.v" "C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/auto_alu_tester_24.v" "C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/auto_alu_tester_25.v" "C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/auto_alu_tester_26.v" "C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/auto_alu_tester_27.v" "C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/auto_alu_tester_28.v" "C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/auto_alu_tester_29.v" "C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/auto_alu_tester_30.v" "C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/auto_alu_tester_31.v" "C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/auto_alu_tester_32.v" "C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/auto_alu_tester_33.v" "C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/auto_alu_tester_34.v" "C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/auto_alu_tester_35.v" "C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/auto_alu_tester_36.v" "C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/auto_alu_tester_37.v" "C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/auto_alu_tester_38.v" "C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/auto_alu_tester_39.v" "C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/auto_alu_tester_40.v" "C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/auto_alu_tester_41.v" "C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/alu_arithmetic_42.v" "C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/alu_boolean_43.v" "C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/alu_compare_44.v" "C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/alu_shifter_45.v" "C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/counter_46.v" "C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/multi_seven_seg_47.v" "C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/counter_48.v" "C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/seven_seg_49.v" "C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/decoder_50.v" ]
# import_files -fileset [get_filesets sources_1] -force -norecurse $verilogSources
# set xdcSources [list "C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16\ Bit\ ALU/work/constraint/alchitry.xdc" "C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16\ Bit\ ALU/work/constraint/io.xdc" "C:/Program\ Files/Alchitry/Alchitry\ Labs/library/components/au.xdc" ]
# read_xdc $xdcSources
# set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
# update_compile_order -fileset sources_1
# launch_runs -runs synth_1 -jobs 8

[Thu Nov  5 21:04:28 2020] Launched synth_1...
Run output will be captured here: C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.runs/synth_1/runme.log
# wait_on_run synth_1
[Thu Nov  5 21:04:29 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15800
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1016.762 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/au_top_0.v:7]
	Parameter MANUAL_state bound to: 1'b0 
	Parameter AUTO_state bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_1' [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_1' (1#1) [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_2' [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/button_conditioner_2.v:13]
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline_6' [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/pipeline_6.v:11]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_6' (2#1) [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/pipeline_6.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_2' (3#1) [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/button_conditioner_2.v:13]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_3' [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/edge_detector_3.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_3' (4#1) [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/edge_detector_3.v:12]
INFO: [Synth 8-6157] synthesizing module 'manual_alu_tester_4' [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/manual_alu_tester_4.v:7]
	Parameter A_state bound to: 2'b00 
	Parameter B_state bound to: 2'b01 
	Parameter OUTPUT_state bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'alu_16_bit_7' [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/alu_16_bit_7.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_arithmetic_42' [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/alu_arithmetic_42.v:7]
INFO: [Synth 8-6155] done synthesizing module 'alu_arithmetic_42' (5#1) [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/alu_arithmetic_42.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_boolean_43' [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/alu_boolean_43.v:7]
INFO: [Synth 8-6155] done synthesizing module 'alu_boolean_43' (6#1) [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/alu_boolean_43.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_compare_44' [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/alu_compare_44.v:7]
INFO: [Synth 8-6155] done synthesizing module 'alu_compare_44' (7#1) [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/alu_compare_44.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_shifter_45' [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/alu_shifter_45.v:7]
INFO: [Synth 8-6155] done synthesizing module 'alu_shifter_45' (8#1) [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/alu_shifter_45.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/alu_16_bit_7.v:101]
INFO: [Synth 8-6155] done synthesizing module 'alu_16_bit_7' (9#1) [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/alu_16_bit_7.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/manual_alu_tester_4.v:89]
INFO: [Synth 8-6155] done synthesizing module 'manual_alu_tester_4' (10#1) [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/manual_alu_tester_4.v:7]
INFO: [Synth 8-6157] synthesizing module 'auto_tester_run_5' [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_tester_run_5.v:7]
	Parameter STANDBY_autostate bound to: 6'b000000 
	Parameter TEST_0_autostate bound to: 6'b000001 
	Parameter TEST_1_autostate bound to: 6'b000010 
	Parameter TEST_2_autostate bound to: 6'b000011 
	Parameter TEST_3_autostate bound to: 6'b000100 
	Parameter TEST_4_autostate bound to: 6'b000101 
	Parameter TEST_5_autostate bound to: 6'b000110 
	Parameter TEST_6_autostate bound to: 6'b000111 
	Parameter TEST_7_autostate bound to: 6'b001000 
	Parameter TEST_8_autostate bound to: 6'b001001 
	Parameter TEST_9_autostate bound to: 6'b001010 
	Parameter TEST_10_autostate bound to: 6'b001011 
	Parameter TEST_11_autostate bound to: 6'b001100 
	Parameter TEST_12_autostate bound to: 6'b001101 
	Parameter TEST_13_autostate bound to: 6'b001110 
	Parameter TEST_14_autostate bound to: 6'b001111 
	Parameter TEST_15_autostate bound to: 6'b010000 
	Parameter TEST_16_autostate bound to: 6'b010001 
	Parameter TEST_17_autostate bound to: 6'b010010 
	Parameter TEST_18_autostate bound to: 6'b010011 
	Parameter TEST_19_autostate bound to: 6'b010100 
	Parameter TEST_20_autostate bound to: 6'b010101 
	Parameter TEST_21_autostate bound to: 6'b010110 
	Parameter TEST_22_autostate bound to: 6'b010111 
	Parameter TEST_23_autostate bound to: 6'b011000 
	Parameter TEST_24_autostate bound to: 6'b011001 
	Parameter TEST_25_autostate bound to: 6'b011010 
	Parameter TEST_26_autostate bound to: 6'b011011 
	Parameter TEST_27_autostate bound to: 6'b011100 
	Parameter TEST_28_autostate bound to: 6'b011101 
	Parameter TEST_29_autostate bound to: 6'b011110 
	Parameter TEST_30_autostate bound to: 6'b011111 
	Parameter TEST_31_autostate bound to: 6'b100000 
	Parameter TEST_32_autostate bound to: 6'b100001 
	Parameter TEST_33_autostate bound to: 6'b100010 
INFO: [Synth 8-6157] synthesizing module 'auto_alu_tester_8' [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_8.v:14]
	Parameter INPUT_A bound to: 16'b1010101111001101 
	Parameter INPUT_B bound to: 16'b1110111101000010 
	Parameter OPCODE bound to: 6'b000000 
	Parameter EXPECTED bound to: 16'b1001101100001111 
	Parameter INIT_state bound to: 3'b000 
	Parameter A_VALUE_state bound to: 3'b001 
	Parameter B_VALUE_state bound to: 3'b010 
	Parameter EXPECT_state bound to: 3'b011 
	Parameter OUT_state bound to: 3'b100 
	Parameter PASS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
INFO: [Synth 8-6157] synthesizing module 'counter_46' [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/counter_46.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b11001 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 26'b01111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_46' (11#1) [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/counter_46.v:14]
INFO: [Synth 8-6157] synthesizing module 'multi_seven_seg_47' [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/multi_seven_seg_47.v:12]
	Parameter DIGITS bound to: 3'b100 
	Parameter DIV bound to: 5'b10000 
	Parameter DIGIT_BITS bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'counter_48' [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/counter_48.v:14]
	Parameter SIZE bound to: 2'b10 
	Parameter DIV bound to: 5'b10000 
	Parameter TOP bound to: 4'b0011 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 20'b00111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_48' (12#1) [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/counter_48.v:14]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_49' [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/seven_seg_49.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/seven_seg_49.v:16]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_49' (13#1) [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/seven_seg_49.v:7]
INFO: [Synth 8-6157] synthesizing module 'decoder_50' [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/decoder_50.v:11]
	Parameter WIDTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'decoder_50' (14#1) [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/decoder_50.v:11]
INFO: [Synth 8-6155] done synthesizing module 'multi_seven_seg_47' (15#1) [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/multi_seven_seg_47.v:12]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_8.v:107]
INFO: [Synth 8-6155] done synthesizing module 'auto_alu_tester_8' (16#1) [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_8.v:14]
INFO: [Synth 8-6157] synthesizing module 'auto_alu_tester_9' [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_9.v:14]
	Parameter INPUT_A bound to: 16'b0000000101101000 
	Parameter INPUT_B bound to: 16'b0000000101101000 
	Parameter OPCODE bound to: 6'b000000 
	Parameter EXPECTED bound to: 16'b0000001011010000 
	Parameter INIT_state bound to: 3'b000 
	Parameter A_VALUE_state bound to: 3'b001 
	Parameter B_VALUE_state bound to: 3'b010 
	Parameter EXPECT_state bound to: 3'b011 
	Parameter OUT_state bound to: 3'b100 
	Parameter PASS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_9.v:107]
INFO: [Synth 8-6155] done synthesizing module 'auto_alu_tester_9' (17#1) [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_9.v:14]
INFO: [Synth 8-6157] synthesizing module 'auto_alu_tester_10' [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_10.v:14]
	Parameter INPUT_A bound to: 16'b0000000101101000 
	Parameter INPUT_B bound to: 16'b0000000000000000 
	Parameter OPCODE bound to: 6'b000001 
	Parameter EXPECTED bound to: 16'b0000000101101000 
	Parameter INIT_state bound to: 3'b000 
	Parameter A_VALUE_state bound to: 3'b001 
	Parameter B_VALUE_state bound to: 3'b010 
	Parameter EXPECT_state bound to: 3'b011 
	Parameter OUT_state bound to: 3'b100 
	Parameter PASS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_10.v:107]
INFO: [Synth 8-6155] done synthesizing module 'auto_alu_tester_10' (18#1) [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_10.v:14]
INFO: [Synth 8-6157] synthesizing module 'auto_alu_tester_11' [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_11.v:14]
	Parameter INPUT_A bound to: 16'b1010101111001101 
	Parameter INPUT_B bound to: 16'b1010101111001101 
	Parameter OPCODE bound to: 6'b000001 
	Parameter EXPECTED bound to: 16'b0000000000000000 
	Parameter INIT_state bound to: 3'b000 
	Parameter A_VALUE_state bound to: 3'b001 
	Parameter B_VALUE_state bound to: 3'b010 
	Parameter EXPECT_state bound to: 3'b011 
	Parameter OUT_state bound to: 3'b100 
	Parameter PASS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_11.v:107]
INFO: [Synth 8-6155] done synthesizing module 'auto_alu_tester_11' (19#1) [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_11.v:14]
INFO: [Synth 8-6157] synthesizing module 'auto_alu_tester_12' [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_12.v:14]
	Parameter INPUT_A bound to: 16'b0000000000000000 
	Parameter INPUT_B bound to: 16'b1111111111111111 
	Parameter OPCODE bound to: 6'b011000 
	Parameter EXPECTED bound to: 16'b0000000000000000 
	Parameter INIT_state bound to: 3'b000 
	Parameter A_VALUE_state bound to: 3'b001 
	Parameter B_VALUE_state bound to: 3'b010 
	Parameter EXPECT_state bound to: 3'b011 
	Parameter OUT_state bound to: 3'b100 
	Parameter PASS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_12.v:107]
INFO: [Synth 8-6155] done synthesizing module 'auto_alu_tester_12' (20#1) [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_12.v:14]
INFO: [Synth 8-6157] synthesizing module 'auto_alu_tester_13' [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_13.v:14]
	Parameter INPUT_A bound to: 16'b1111111111111111 
	Parameter INPUT_B bound to: 16'b1111111111111111 
	Parameter OPCODE bound to: 6'b011000 
	Parameter EXPECTED bound to: 16'b1111111111111111 
	Parameter INIT_state bound to: 3'b000 
	Parameter A_VALUE_state bound to: 3'b001 
	Parameter B_VALUE_state bound to: 3'b010 
	Parameter EXPECT_state bound to: 3'b011 
	Parameter OUT_state bound to: 3'b100 
	Parameter PASS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_13.v:107]
INFO: [Synth 8-6155] done synthesizing module 'auto_alu_tester_13' (21#1) [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_13.v:14]
INFO: [Synth 8-6157] synthesizing module 'auto_alu_tester_14' [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_14.v:14]
	Parameter INPUT_A bound to: 16'b0000000000000000 
	Parameter INPUT_B bound to: 16'b1111111111111111 
	Parameter OPCODE bound to: 6'b011110 
	Parameter EXPECTED bound to: 16'b1111111111111111 
	Parameter INIT_state bound to: 3'b000 
	Parameter A_VALUE_state bound to: 3'b001 
	Parameter B_VALUE_state bound to: 3'b010 
	Parameter EXPECT_state bound to: 3'b011 
	Parameter OUT_state bound to: 3'b100 
	Parameter PASS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_14.v:107]
INFO: [Synth 8-6155] done synthesizing module 'auto_alu_tester_14' (22#1) [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_14.v:14]
INFO: [Synth 8-6157] synthesizing module 'auto_alu_tester_15' [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_15.v:14]
	Parameter INPUT_A bound to: 16'b0000000000000001 
	Parameter INPUT_B bound to: 16'b0000000000010000 
	Parameter OPCODE bound to: 6'b011110 
	Parameter EXPECTED bound to: 16'b0000000000010001 
	Parameter INIT_state bound to: 3'b000 
	Parameter A_VALUE_state bound to: 3'b001 
	Parameter B_VALUE_state bound to: 3'b010 
	Parameter EXPECT_state bound to: 3'b011 
	Parameter OUT_state bound to: 3'b100 
	Parameter PASS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_15.v:107]
INFO: [Synth 8-6155] done synthesizing module 'auto_alu_tester_15' (23#1) [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_15.v:14]
INFO: [Synth 8-6157] synthesizing module 'auto_alu_tester_16' [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_16.v:14]
	Parameter INPUT_A bound to: 16'b1111111111111111 
	Parameter INPUT_B bound to: 16'b1111111111111111 
	Parameter OPCODE bound to: 6'b010110 
	Parameter EXPECTED bound to: 16'b0000000000000000 
	Parameter INIT_state bound to: 3'b000 
	Parameter A_VALUE_state bound to: 3'b001 
	Parameter B_VALUE_state bound to: 3'b010 
	Parameter EXPECT_state bound to: 3'b011 
	Parameter OUT_state bound to: 3'b100 
	Parameter PASS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_16.v:107]
INFO: [Synth 8-6155] done synthesizing module 'auto_alu_tester_16' (24#1) [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_16.v:14]
INFO: [Synth 8-6157] synthesizing module 'auto_alu_tester_17' [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_17.v:14]
	Parameter INPUT_A bound to: 16'b1111111111111111 
	Parameter INPUT_B bound to: 16'b0000000000000000 
	Parameter OPCODE bound to: 6'b010110 
	Parameter EXPECTED bound to: 16'b1111111111111111 
	Parameter INIT_state bound to: 3'b000 
	Parameter A_VALUE_state bound to: 3'b001 
	Parameter B_VALUE_state bound to: 3'b010 
	Parameter EXPECT_state bound to: 3'b011 
	Parameter OUT_state bound to: 3'b100 
	Parameter PASS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_17.v:107]
INFO: [Synth 8-6155] done synthesizing module 'auto_alu_tester_17' (25#1) [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_17.v:14]
INFO: [Synth 8-6157] synthesizing module 'auto_alu_tester_18' [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_18.v:14]
	Parameter INPUT_A bound to: 16'b0010000100100001 
	Parameter INPUT_B bound to: 16'b0100001001000010 
	Parameter OPCODE bound to: 6'b011010 
	Parameter EXPECTED bound to: 16'b0010000100100001 
	Parameter INIT_state bound to: 3'b000 
	Parameter A_VALUE_state bound to: 3'b001 
	Parameter B_VALUE_state bound to: 3'b010 
	Parameter EXPECT_state bound to: 3'b011 
	Parameter OUT_state bound to: 3'b100 
	Parameter PASS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_18.v:107]
INFO: [Synth 8-6155] done synthesizing module 'auto_alu_tester_18' (26#1) [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_18.v:14]
INFO: [Synth 8-6157] synthesizing module 'auto_alu_tester_19' [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_19.v:14]
	Parameter INPUT_A bound to: 16'b0100001001000010 
	Parameter INPUT_B bound to: 16'b0100001001000010 
	Parameter OPCODE bound to: 6'b011010 
	Parameter EXPECTED bound to: 16'b0100001001000010 
	Parameter INIT_state bound to: 3'b000 
	Parameter A_VALUE_state bound to: 3'b001 
	Parameter B_VALUE_state bound to: 3'b010 
	Parameter EXPECT_state bound to: 3'b011 
	Parameter OUT_state bound to: 3'b100 
	Parameter PASS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_19.v:107]
INFO: [Synth 8-6155] done synthesizing module 'auto_alu_tester_19' (27#1) [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_19.v:14]
INFO: [Synth 8-6157] synthesizing module 'auto_alu_tester_20' [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_20.v:14]
	Parameter INPUT_A bound to: 16'b1111111111111111 
	Parameter INPUT_B bound to: 16'b0000000000000001 
	Parameter OPCODE bound to: 6'b100000 
	Parameter EXPECTED bound to: 16'b1111111111111110 
	Parameter INIT_state bound to: 3'b000 
	Parameter A_VALUE_state bound to: 3'b001 
	Parameter B_VALUE_state bound to: 3'b010 
	Parameter EXPECT_state bound to: 3'b011 
	Parameter OUT_state bound to: 3'b100 
	Parameter PASS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_20.v:107]
INFO: [Synth 8-6155] done synthesizing module 'auto_alu_tester_20' (28#1) [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_20.v:14]
INFO: [Synth 8-6157] synthesizing module 'auto_alu_tester_21' [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_21.v:14]
	Parameter INPUT_A bound to: 16'b1111111111111111 
	Parameter INPUT_B bound to: 16'b0000000000001000 
	Parameter OPCODE bound to: 6'b100000 
	Parameter EXPECTED bound to: 16'b1111111100000000 
	Parameter INIT_state bound to: 3'b000 
	Parameter A_VALUE_state bound to: 3'b001 
	Parameter B_VALUE_state bound to: 3'b010 
	Parameter EXPECT_state bound to: 3'b011 
	Parameter OUT_state bound to: 3'b100 
	Parameter PASS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_21.v:107]
INFO: [Synth 8-6155] done synthesizing module 'auto_alu_tester_21' (29#1) [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_21.v:14]
INFO: [Synth 8-6157] synthesizing module 'auto_alu_tester_22' [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_22.v:14]
	Parameter INPUT_A bound to: 16'b1111111111111111 
	Parameter INPUT_B bound to: 16'b0000000000000001 
	Parameter OPCODE bound to: 6'b100001 
	Parameter EXPECTED bound to: 16'b0111111111111111 
	Parameter INIT_state bound to: 3'b000 
	Parameter A_VALUE_state bound to: 3'b001 
	Parameter B_VALUE_state bound to: 3'b010 
	Parameter EXPECT_state bound to: 3'b011 
	Parameter OUT_state bound to: 3'b100 
	Parameter PASS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_22.v:107]
INFO: [Synth 8-6155] done synthesizing module 'auto_alu_tester_22' (30#1) [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_22.v:14]
INFO: [Synth 8-6157] synthesizing module 'auto_alu_tester_23' [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_23.v:14]
	Parameter INPUT_A bound to: 16'b1111111111111111 
	Parameter INPUT_B bound to: 16'b0000000000001000 
	Parameter OPCODE bound to: 6'b100001 
	Parameter EXPECTED bound to: 16'b0000000011111111 
	Parameter INIT_state bound to: 3'b000 
	Parameter A_VALUE_state bound to: 3'b001 
	Parameter B_VALUE_state bound to: 3'b010 
	Parameter EXPECT_state bound to: 3'b011 
	Parameter OUT_state bound to: 3'b100 
	Parameter PASS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_23.v:107]
INFO: [Synth 8-6155] done synthesizing module 'auto_alu_tester_23' (31#1) [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_23.v:14]
INFO: [Synth 8-6157] synthesizing module 'auto_alu_tester_24' [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_24.v:14]
	Parameter INPUT_A bound to: 16'b1111111111111111 
	Parameter INPUT_B bound to: 16'b0000000000000001 
	Parameter OPCODE bound to: 6'b100011 
	Parameter EXPECTED bound to: 16'b1111111111111111 
	Parameter INIT_state bound to: 3'b000 
	Parameter A_VALUE_state bound to: 3'b001 
	Parameter B_VALUE_state bound to: 3'b010 
	Parameter EXPECT_state bound to: 3'b011 
	Parameter OUT_state bound to: 3'b100 
	Parameter PASS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_24.v:107]
INFO: [Synth 8-6155] done synthesizing module 'auto_alu_tester_24' (32#1) [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_24.v:14]
INFO: [Synth 8-6157] synthesizing module 'auto_alu_tester_25' [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_25.v:14]
	Parameter INPUT_A bound to: 16'b0011111111111111 
	Parameter INPUT_B bound to: 16'b0000000000001000 
	Parameter OPCODE bound to: 6'b100011 
	Parameter EXPECTED bound to: 16'b0000000000111111 
	Parameter INIT_state bound to: 3'b000 
	Parameter A_VALUE_state bound to: 3'b001 
	Parameter B_VALUE_state bound to: 3'b010 
	Parameter EXPECT_state bound to: 3'b011 
	Parameter OUT_state bound to: 3'b100 
	Parameter PASS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_25.v:107]
INFO: [Synth 8-6155] done synthesizing module 'auto_alu_tester_25' (33#1) [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_25.v:14]
INFO: [Synth 8-6157] synthesizing module 'auto_alu_tester_26' [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_26.v:14]
	Parameter INPUT_A bound to: 16'b0111111111111111 
	Parameter INPUT_B bound to: 16'b0111111111111111 
	Parameter OPCODE bound to: 6'b000010 
	Parameter EXPECTED bound to: 16'b0000000000000001 
	Parameter INIT_state bound to: 3'b000 
	Parameter A_VALUE_state bound to: 3'b001 
	Parameter B_VALUE_state bound to: 3'b010 
	Parameter EXPECT_state bound to: 3'b011 
	Parameter OUT_state bound to: 3'b100 
	Parameter PASS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_26.v:107]
INFO: [Synth 8-6155] done synthesizing module 'auto_alu_tester_26' (34#1) [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_26.v:14]
INFO: [Synth 8-6157] synthesizing module 'auto_alu_tester_27' [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_27.v:14]
	Parameter INPUT_A bound to: 16'b0111111111111111 
	Parameter INPUT_B bound to: 16'b0000000000000000 
	Parameter OPCODE bound to: 6'b000010 
	Parameter EXPECTED bound to: 16'b0000000000000000 
	Parameter INIT_state bound to: 3'b000 
	Parameter A_VALUE_state bound to: 3'b001 
	Parameter B_VALUE_state bound to: 3'b010 
	Parameter EXPECT_state bound to: 3'b011 
	Parameter OUT_state bound to: 3'b100 
	Parameter PASS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_27.v:107]
INFO: [Synth 8-6155] done synthesizing module 'auto_alu_tester_27' (35#1) [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_27.v:14]
INFO: [Synth 8-6157] synthesizing module 'auto_alu_tester_28' [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_28.v:14]
	Parameter INPUT_A bound to: 16'b0111111111111111 
	Parameter INPUT_B bound to: 16'b0111111111111111 
	Parameter OPCODE bound to: 6'b110011 
	Parameter EXPECTED bound to: 16'b0000000000000001 
	Parameter INIT_state bound to: 3'b000 
	Parameter A_VALUE_state bound to: 3'b001 
	Parameter B_VALUE_state bound to: 3'b010 
	Parameter EXPECT_state bound to: 3'b011 
	Parameter OUT_state bound to: 3'b100 
	Parameter PASS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_28.v:107]
INFO: [Synth 8-6155] done synthesizing module 'auto_alu_tester_28' (36#1) [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_28.v:14]
INFO: [Synth 8-6157] synthesizing module 'auto_alu_tester_29' [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_29.v:14]
	Parameter INPUT_A bound to: 16'b0111111111111111 
	Parameter INPUT_B bound to: 16'b0000000000000000 
	Parameter OPCODE bound to: 6'b110011 
	Parameter EXPECTED bound to: 16'b0000000000000000 
	Parameter INIT_state bound to: 3'b000 
	Parameter A_VALUE_state bound to: 3'b001 
	Parameter B_VALUE_state bound to: 3'b010 
	Parameter EXPECT_state bound to: 3'b011 
	Parameter OUT_state bound to: 3'b100 
	Parameter PASS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_29.v:107]
INFO: [Synth 8-6155] done synthesizing module 'auto_alu_tester_29' (37#1) [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_29.v:14]
INFO: [Synth 8-6157] synthesizing module 'auto_alu_tester_30' [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_30.v:14]
	Parameter INPUT_A bound to: 16'b0111111111111111 
	Parameter INPUT_B bound to: 16'b0111111111111111 
	Parameter OPCODE bound to: 6'b110101 
	Parameter EXPECTED bound to: 16'b0000000000000000 
	Parameter INIT_state bound to: 3'b000 
	Parameter A_VALUE_state bound to: 3'b001 
	Parameter B_VALUE_state bound to: 3'b010 
	Parameter EXPECT_state bound to: 3'b011 
	Parameter OUT_state bound to: 3'b100 
	Parameter PASS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_30.v:107]
INFO: [Synth 8-6155] done synthesizing module 'auto_alu_tester_30' (38#1) [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_30.v:14]
INFO: [Synth 8-6157] synthesizing module 'auto_alu_tester_31' [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_31.v:14]
	Parameter INPUT_A bound to: 16'b0000000000000000 
	Parameter INPUT_B bound to: 16'b0111111111111111 
	Parameter OPCODE bound to: 6'b110101 
	Parameter EXPECTED bound to: 16'b0000000000000001 
	Parameter INIT_state bound to: 3'b000 
	Parameter A_VALUE_state bound to: 3'b001 
	Parameter B_VALUE_state bound to: 3'b010 
	Parameter EXPECT_state bound to: 3'b011 
	Parameter OUT_state bound to: 3'b100 
	Parameter PASS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_31.v:107]
INFO: [Synth 8-6155] done synthesizing module 'auto_alu_tester_31' (39#1) [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_31.v:14]
INFO: [Synth 8-6157] synthesizing module 'auto_alu_tester_32' [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_32.v:14]
	Parameter INPUT_A bound to: 16'b0111111111111111 
	Parameter INPUT_B bound to: 16'b0000000000000000 
	Parameter OPCODE bound to: 6'b110111 
	Parameter EXPECTED bound to: 16'b0000000000000000 
	Parameter INIT_state bound to: 3'b000 
	Parameter A_VALUE_state bound to: 3'b001 
	Parameter B_VALUE_state bound to: 3'b010 
	Parameter EXPECT_state bound to: 3'b011 
	Parameter OUT_state bound to: 3'b100 
	Parameter PASS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_32.v:107]
INFO: [Synth 8-6155] done synthesizing module 'auto_alu_tester_32' (40#1) [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_32.v:14]
INFO: [Synth 8-6157] synthesizing module 'auto_alu_tester_33' [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_33.v:14]
	Parameter INPUT_A bound to: 16'b0010000100100001 
	Parameter INPUT_B bound to: 16'b0010000100100001 
	Parameter OPCODE bound to: 6'b110111 
	Parameter EXPECTED bound to: 16'b0000000000000001 
	Parameter INIT_state bound to: 3'b000 
	Parameter A_VALUE_state bound to: 3'b001 
	Parameter B_VALUE_state bound to: 3'b010 
	Parameter EXPECT_state bound to: 3'b011 
	Parameter OUT_state bound to: 3'b100 
	Parameter PASS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_33.v:107]
INFO: [Synth 8-6155] done synthesizing module 'auto_alu_tester_33' (41#1) [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_33.v:14]
INFO: [Synth 8-6157] synthesizing module 'auto_alu_tester_34' [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_34.v:14]
	Parameter INPUT_A bound to: 16'b0010101011110000 
	Parameter INPUT_B bound to: 16'b1010111111100000 
	Parameter OPCODE bound to: 6'b010001 
	Parameter EXPECTED bound to: 16'b1101010100011111 
	Parameter INIT_state bound to: 3'b000 
	Parameter A_VALUE_state bound to: 3'b001 
	Parameter B_VALUE_state bound to: 3'b010 
	Parameter EXPECT_state bound to: 3'b011 
	Parameter OUT_state bound to: 3'b100 
	Parameter PASS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_34.v:107]
INFO: [Synth 8-6155] done synthesizing module 'auto_alu_tester_34' (42#1) [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_34.v:14]
INFO: [Synth 8-6157] synthesizing module 'auto_alu_tester_35' [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_35.v:14]
	Parameter INPUT_A bound to: 16'b1111111100000000 
	Parameter INPUT_B bound to: 16'b0000000011111111 
	Parameter OPCODE bound to: 6'b010001 
	Parameter EXPECTED bound to: 16'b1111111111111111 
	Parameter INIT_state bound to: 3'b000 
	Parameter A_VALUE_state bound to: 3'b001 
	Parameter B_VALUE_state bound to: 3'b010 
	Parameter EXPECT_state bound to: 3'b011 
	Parameter OUT_state bound to: 3'b100 
	Parameter PASS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_35.v:107]
INFO: [Synth 8-6155] done synthesizing module 'auto_alu_tester_35' (43#1) [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_35.v:14]
INFO: [Synth 8-6157] synthesizing module 'auto_alu_tester_36' [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_36.v:14]
	Parameter INPUT_A bound to: 16'b0010101011110000 
	Parameter INPUT_B bound to: 16'b1010111111100000 
	Parameter OPCODE bound to: 6'b011111 
	Parameter EXPECTED bound to: 16'b0101000000001111 
	Parameter INIT_state bound to: 3'b000 
	Parameter A_VALUE_state bound to: 3'b001 
	Parameter B_VALUE_state bound to: 3'b010 
	Parameter EXPECT_state bound to: 3'b011 
	Parameter OUT_state bound to: 3'b100 
	Parameter PASS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_36.v:107]
INFO: [Synth 8-6155] done synthesizing module 'auto_alu_tester_36' (44#1) [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_36.v:14]
INFO: [Synth 8-6157] synthesizing module 'auto_alu_tester_37' [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_37.v:14]
	Parameter INPUT_A bound to: 16'b1111111100000000 
	Parameter INPUT_B bound to: 16'b0000000011111111 
	Parameter OPCODE bound to: 6'b011111 
	Parameter EXPECTED bound to: 16'b0000000000000000 
	Parameter INIT_state bound to: 3'b000 
	Parameter A_VALUE_state bound to: 3'b001 
	Parameter B_VALUE_state bound to: 3'b010 
	Parameter EXPECT_state bound to: 3'b011 
	Parameter OUT_state bound to: 3'b100 
	Parameter PASS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_37.v:107]
INFO: [Synth 8-6155] done synthesizing module 'auto_alu_tester_37' (45#1) [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_37.v:14]
INFO: [Synth 8-6157] synthesizing module 'auto_alu_tester_38' [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_38.v:14]
	Parameter INPUT_A bound to: 16'b0010101011110000 
	Parameter INPUT_B bound to: 16'b1010111111100000 
	Parameter OPCODE bound to: 6'b010111 
	Parameter EXPECTED bound to: 16'b0111101011101111 
	Parameter INIT_state bound to: 3'b000 
	Parameter A_VALUE_state bound to: 3'b001 
	Parameter B_VALUE_state bound to: 3'b010 
	Parameter EXPECT_state bound to: 3'b011 
	Parameter OUT_state bound to: 3'b100 
	Parameter PASS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_38.v:107]
INFO: [Synth 8-6155] done synthesizing module 'auto_alu_tester_38' (46#1) [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_38.v:14]
INFO: [Synth 8-6157] synthesizing module 'auto_alu_tester_39' [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_39.v:14]
	Parameter INPUT_A bound to: 16'b1111111100000000 
	Parameter INPUT_B bound to: 16'b0000000011111111 
	Parameter OPCODE bound to: 6'b010111 
	Parameter EXPECTED bound to: 16'b0000000000000000 
	Parameter INIT_state bound to: 3'b000 
	Parameter A_VALUE_state bound to: 3'b001 
	Parameter B_VALUE_state bound to: 3'b010 
	Parameter EXPECT_state bound to: 3'b011 
	Parameter OUT_state bound to: 3'b100 
	Parameter PASS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_39.v:107]
INFO: [Synth 8-6155] done synthesizing module 'auto_alu_tester_39' (47#1) [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_39.v:14]
INFO: [Synth 8-6157] synthesizing module 'auto_alu_tester_40' [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_40.v:14]
	Parameter INPUT_A bound to: 16'b0000000000011111 
	Parameter INPUT_B bound to: 16'b0000000000010101 
	Parameter OPCODE bound to: 6'b000111 
	Parameter EXPECTED bound to: 16'b0000000000001010 
	Parameter INIT_state bound to: 3'b000 
	Parameter A_VALUE_state bound to: 3'b001 
	Parameter B_VALUE_state bound to: 3'b010 
	Parameter EXPECT_state bound to: 3'b011 
	Parameter OUT_state bound to: 3'b100 
	Parameter PASS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_40.v:107]
INFO: [Synth 8-6155] done synthesizing module 'auto_alu_tester_40' (48#1) [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_40.v:14]
INFO: [Synth 8-6157] synthesizing module 'auto_alu_tester_41' [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_41.v:14]
	Parameter INPUT_A bound to: 16'b0000000000101010 
	Parameter INPUT_B bound to: 16'b0000000000000000 
	Parameter OPCODE bound to: 6'b000111 
	Parameter EXPECTED bound to: 16'b0000000000101010 
	Parameter INIT_state bound to: 3'b000 
	Parameter A_VALUE_state bound to: 3'b001 
	Parameter B_VALUE_state bound to: 3'b010 
	Parameter EXPECT_state bound to: 3'b011 
	Parameter OUT_state bound to: 3'b100 
	Parameter PASS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_41.v:107]
INFO: [Synth 8-6155] done synthesizing module 'auto_alu_tester_41' (49#1) [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_41.v:14]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_tester_run_5.v:573]
INFO: [Synth 8-6155] done synthesizing module 'auto_tester_run_5' (50#1) [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_tester_run_5.v:7]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (51#1) [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/au_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1016.762 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1016.762 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1016.762 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.217 . Memory (MB): peak = 1016.762 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/constraint/io.xdc]
Finished Parsing XDC File [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/constraint/io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/constraint/io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1016.762 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1016.762 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1016.762 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1016.762 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1016.762 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'manual_alu_tester_4'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'auto_alu_tester_8'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'auto_alu_tester_9'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'auto_alu_tester_10'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'auto_alu_tester_11'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'auto_alu_tester_12'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'auto_alu_tester_13'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'auto_alu_tester_14'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'auto_alu_tester_15'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'auto_alu_tester_16'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'auto_alu_tester_17'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'auto_alu_tester_18'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'auto_alu_tester_19'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'auto_alu_tester_20'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'auto_alu_tester_21'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'auto_alu_tester_22'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'auto_alu_tester_23'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'auto_alu_tester_24'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'auto_alu_tester_25'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'auto_alu_tester_26'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'auto_alu_tester_27'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'auto_alu_tester_28'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'auto_alu_tester_29'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'auto_alu_tester_30'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'auto_alu_tester_31'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'auto_alu_tester_32'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'auto_alu_tester_33'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'auto_alu_tester_34'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'auto_alu_tester_35'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'auto_alu_tester_36'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'auto_alu_tester_37'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'auto_alu_tester_38'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'auto_alu_tester_39'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'auto_alu_tester_40'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'auto_alu_tester_41'
INFO: [Synth 8-802] inferred FSM for state register 'M_autostate_q_reg' in module 'auto_tester_run_5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 A_state |                              001 |                               00
                 B_state |                              010 |                               01
            OUTPUT_state |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'one-hot' in module 'manual_alu_tester_4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              INIT_state |                              000 |                              000
           A_VALUE_state |                              001 |                              001
           B_VALUE_state |                              010 |                              010
            EXPECT_state |                              011 |                              011
               OUT_state |                              100 |                              100
              PASS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'auto_alu_tester_8'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              INIT_state |                              000 |                              000
           A_VALUE_state |                              001 |                              001
           B_VALUE_state |                              010 |                              010
            EXPECT_state |                              011 |                              011
               OUT_state |                              100 |                              100
              PASS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'auto_alu_tester_9'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              INIT_state |                              000 |                              000
           A_VALUE_state |                              001 |                              001
           B_VALUE_state |                              010 |                              010
            EXPECT_state |                              011 |                              011
               OUT_state |                              100 |                              100
              PASS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'auto_alu_tester_10'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              INIT_state |                              000 |                              000
           A_VALUE_state |                              001 |                              001
           B_VALUE_state |                              010 |                              010
            EXPECT_state |                              011 |                              011
               OUT_state |                              100 |                              100
              PASS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'auto_alu_tester_11'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              INIT_state |                              000 |                              000
           A_VALUE_state |                              001 |                              001
           B_VALUE_state |                              010 |                              010
            EXPECT_state |                              011 |                              011
               OUT_state |                              100 |                              100
              PASS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'auto_alu_tester_12'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              INIT_state |                              000 |                              000
           A_VALUE_state |                              001 |                              001
           B_VALUE_state |                              010 |                              010
            EXPECT_state |                              011 |                              011
               OUT_state |                              100 |                              100
              PASS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'auto_alu_tester_13'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              INIT_state |                              000 |                              000
           A_VALUE_state |                              001 |                              001
           B_VALUE_state |                              010 |                              010
            EXPECT_state |                              011 |                              011
               OUT_state |                              100 |                              100
              PASS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'auto_alu_tester_14'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              INIT_state |                              000 |                              000
           A_VALUE_state |                              001 |                              001
           B_VALUE_state |                              010 |                              010
            EXPECT_state |                              011 |                              011
               OUT_state |                              100 |                              100
              PASS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'auto_alu_tester_15'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              INIT_state |                              000 |                              000
           A_VALUE_state |                              001 |                              001
           B_VALUE_state |                              010 |                              010
            EXPECT_state |                              011 |                              011
               OUT_state |                              100 |                              100
              PASS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'auto_alu_tester_16'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              INIT_state |                              000 |                              000
           A_VALUE_state |                              001 |                              001
           B_VALUE_state |                              010 |                              010
            EXPECT_state |                              011 |                              011
               OUT_state |                              100 |                              100
              PASS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'auto_alu_tester_17'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              INIT_state |                              000 |                              000
           A_VALUE_state |                              001 |                              001
           B_VALUE_state |                              010 |                              010
            EXPECT_state |                              011 |                              011
               OUT_state |                              100 |                              100
              PASS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'auto_alu_tester_18'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              INIT_state |                              000 |                              000
           A_VALUE_state |                              001 |                              001
           B_VALUE_state |                              010 |                              010
            EXPECT_state |                              011 |                              011
               OUT_state |                              100 |                              100
              PASS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'auto_alu_tester_19'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              INIT_state |                              000 |                              000
           A_VALUE_state |                              001 |                              001
           B_VALUE_state |                              010 |                              010
            EXPECT_state |                              011 |                              011
               OUT_state |                              100 |                              100
              PASS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'auto_alu_tester_20'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              INIT_state |                              000 |                              000
           A_VALUE_state |                              001 |                              001
           B_VALUE_state |                              010 |                              010
            EXPECT_state |                              011 |                              011
               OUT_state |                              100 |                              100
              PASS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'auto_alu_tester_21'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              INIT_state |                              000 |                              000
           A_VALUE_state |                              001 |                              001
           B_VALUE_state |                              010 |                              010
            EXPECT_state |                              011 |                              011
               OUT_state |                              100 |                              100
              PASS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'auto_alu_tester_22'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              INIT_state |                              000 |                              000
           A_VALUE_state |                              001 |                              001
           B_VALUE_state |                              010 |                              010
            EXPECT_state |                              011 |                              011
               OUT_state |                              100 |                              100
              PASS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'auto_alu_tester_23'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              INIT_state |                              000 |                              000
           A_VALUE_state |                              001 |                              001
           B_VALUE_state |                              010 |                              010
            EXPECT_state |                              011 |                              011
               OUT_state |                              100 |                              100
              PASS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'auto_alu_tester_24'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              INIT_state |                              000 |                              000
           A_VALUE_state |                              001 |                              001
           B_VALUE_state |                              010 |                              010
            EXPECT_state |                              011 |                              011
               OUT_state |                              100 |                              100
              PASS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'auto_alu_tester_25'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              INIT_state |                              000 |                              000
           A_VALUE_state |                              001 |                              001
           B_VALUE_state |                              010 |                              010
            EXPECT_state |                              011 |                              011
               OUT_state |                              100 |                              100
              PASS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'auto_alu_tester_26'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              INIT_state |                              000 |                              000
           A_VALUE_state |                              001 |                              001
           B_VALUE_state |                              010 |                              010
            EXPECT_state |                              011 |                              011
               OUT_state |                              100 |                              100
              PASS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'auto_alu_tester_27'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              INIT_state |                              000 |                              000
           A_VALUE_state |                              001 |                              001
           B_VALUE_state |                              010 |                              010
            EXPECT_state |                              011 |                              011
               OUT_state |                              100 |                              100
              PASS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'auto_alu_tester_28'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              INIT_state |                              000 |                              000
           A_VALUE_state |                              001 |                              001
           B_VALUE_state |                              010 |                              010
            EXPECT_state |                              011 |                              011
               OUT_state |                              100 |                              100
              PASS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'auto_alu_tester_29'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              INIT_state |                              000 |                              000
           A_VALUE_state |                              001 |                              001
           B_VALUE_state |                              010 |                              010
            EXPECT_state |                              011 |                              011
               OUT_state |                              100 |                              100
              PASS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'auto_alu_tester_30'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              INIT_state |                              000 |                              000
           A_VALUE_state |                              001 |                              001
           B_VALUE_state |                              010 |                              010
            EXPECT_state |                              011 |                              011
               OUT_state |                              100 |                              100
              PASS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'auto_alu_tester_31'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              INIT_state |                              000 |                              000
           A_VALUE_state |                              001 |                              001
           B_VALUE_state |                              010 |                              010
            EXPECT_state |                              011 |                              011
               OUT_state |                              100 |                              100
              PASS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'auto_alu_tester_32'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              INIT_state |                              000 |                              000
           A_VALUE_state |                              001 |                              001
           B_VALUE_state |                              010 |                              010
            EXPECT_state |                              011 |                              011
               OUT_state |                              100 |                              100
              PASS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'auto_alu_tester_33'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              INIT_state |                              000 |                              000
           A_VALUE_state |                              001 |                              001
           B_VALUE_state |                              010 |                              010
            EXPECT_state |                              011 |                              011
               OUT_state |                              100 |                              100
              PASS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'auto_alu_tester_34'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              INIT_state |                              000 |                              000
           A_VALUE_state |                              001 |                              001
           B_VALUE_state |                              010 |                              010
            EXPECT_state |                              011 |                              011
               OUT_state |                              100 |                              100
              PASS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'auto_alu_tester_35'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              INIT_state |                              000 |                              000
           A_VALUE_state |                              001 |                              001
           B_VALUE_state |                              010 |                              010
            EXPECT_state |                              011 |                              011
               OUT_state |                              100 |                              100
              PASS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'auto_alu_tester_36'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              INIT_state |                              000 |                              000
           A_VALUE_state |                              001 |                              001
           B_VALUE_state |                              010 |                              010
            EXPECT_state |                              011 |                              011
               OUT_state |                              100 |                              100
              PASS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'auto_alu_tester_37'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              INIT_state |                              000 |                              000
           A_VALUE_state |                              001 |                              001
           B_VALUE_state |                              010 |                              010
            EXPECT_state |                              011 |                              011
               OUT_state |                              100 |                              100
              PASS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'auto_alu_tester_38'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              INIT_state |                              000 |                              000
           A_VALUE_state |                              001 |                              001
           B_VALUE_state |                              010 |                              010
            EXPECT_state |                              011 |                              011
               OUT_state |                              100 |                              100
              PASS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'auto_alu_tester_39'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              INIT_state |                              000 |                              000
           A_VALUE_state |                              001 |                              001
           B_VALUE_state |                              010 |                              010
            EXPECT_state |                              011 |                              011
               OUT_state |                              100 |                              100
              PASS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'auto_alu_tester_40'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              INIT_state |                              000 |                              000
           A_VALUE_state |                              001 |                              001
           B_VALUE_state |                              010 |                              010
            EXPECT_state |                              011 |                              011
               OUT_state |                              100 |                              100
              PASS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'auto_alu_tester_41'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
       STANDBY_autostate |                           000000 |                           000000
        TEST_0_autostate |                           000001 |                           000001
        TEST_1_autostate |                           000010 |                           000010
        TEST_2_autostate |                           000011 |                           000011
        TEST_3_autostate |                           000100 |                           000100
        TEST_4_autostate |                           000101 |                           000101
        TEST_5_autostate |                           000110 |                           000110
        TEST_6_autostate |                           000111 |                           000111
        TEST_7_autostate |                           001000 |                           001000
        TEST_8_autostate |                           001001 |                           001001
        TEST_9_autostate |                           001010 |                           001010
       TEST_10_autostate |                           001011 |                           001011
       TEST_11_autostate |                           001100 |                           001100
       TEST_12_autostate |                           001101 |                           001101
       TEST_13_autostate |                           001110 |                           001110
       TEST_14_autostate |                           001111 |                           001111
       TEST_15_autostate |                           010000 |                           010000
       TEST_16_autostate |                           010001 |                           010001
       TEST_17_autostate |                           010010 |                           010010
       TEST_18_autostate |                           010011 |                           010011
       TEST_19_autostate |                           010100 |                           010100
       TEST_20_autostate |                           010101 |                           010101
       TEST_21_autostate |                           010110 |                           010110
       TEST_22_autostate |                           010111 |                           010111
       TEST_23_autostate |                           011000 |                           011000
       TEST_24_autostate |                           011001 |                           011001
       TEST_25_autostate |                           011010 |                           011010
       TEST_26_autostate |                           011011 |                           011011
       TEST_27_autostate |                           011100 |                           011100
       TEST_28_autostate |                           011101 |                           011101
       TEST_29_autostate |                           011110 |                           011110
       TEST_30_autostate |                           011111 |                           011111
       TEST_31_autostate |                           100000 |                           100000
       TEST_32_autostate |                           100001 |                           100001
       TEST_33_autostate |                           100010 |                           100010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_autostate_q_reg' using encoding 'sequential' in module 'auto_tester_run_5'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1016.762 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   18 Bit       Adders := 34    
	   3 Input   16 Bit       Adders := 70    
+---XORs : 
	   2 Input     16 Bit         XORs := 35    
	   2 Input      1 Bit         XORs := 70    
+---Registers : 
	               18 Bit    Registers := 34    
	               16 Bit    Registers := 37    
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 37    
+---Muxes : 
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 34    
	   2 Input   16 Bit        Muxes := 140   
	   5 Input   16 Bit        Muxes := 70    
	   4 Input   16 Bit        Muxes := 105   
	   7 Input   16 Bit        Muxes := 34    
	   3 Input   16 Bit        Muxes := 1     
	  35 Input    8 Bit        Muxes := 1     
	   7 Input    8 Bit        Muxes := 68    
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	  35 Input    6 Bit        Muxes := 1     
	  35 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 34    
	   7 Input    4 Bit        Muxes := 68    
	   2 Input    4 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 34    
	   2 Input    3 Bit        Muxes := 34    
	  35 Input    1 Bit        Muxes := 36    
	   2 Input    1 Bit        Muxes := 35    
	   7 Input    1 Bit        Muxes := 88    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP alu/arithmeticUnit/s0, operation Mode is: (A:0x4242)*(B:0x2121).
DSP Report: operator alu/arithmeticUnit/s0 is absorbed into DSP alu/arithmeticUnit/s0.
DSP Report: Generating DSP alu/arithmeticUnit/s0, operation Mode is: (A:0x4242)*(B:0x4242).
DSP Report: operator alu/arithmeticUnit/s0 is absorbed into DSP alu/arithmeticUnit/s0.
DSP Report: Generating DSP manual_tester/alu/arithmeticUnit/s1, operation Mode is: A*B2.
DSP Report: register manual_tester/M_b_q_reg is absorbed into DSP manual_tester/alu/arithmeticUnit/s1.
DSP Report: operator manual_tester/alu/arithmeticUnit/s1 is absorbed into DSP manual_tester/alu/arithmeticUnit/s1.
DSP Report: Generating DSP manual_tester/alu/arithmeticUnit/s0, operation Mode is: A2*B2.
DSP Report: register manual_tester/M_b_q_reg is absorbed into DSP manual_tester/alu/arithmeticUnit/s0.
DSP Report: register manual_tester/M_a_q_reg is absorbed into DSP manual_tester/alu/arithmeticUnit/s0.
DSP Report: operator manual_tester/alu/arithmeticUnit/s0 is absorbed into DSP manual_tester/alu/arithmeticUnit/s0.
DSP Report: Generating DSP alu/arithmeticUnit/s0, operation Mode is: (A:0xabcd)*(B:0xabcd).
DSP Report: operator alu/arithmeticUnit/s0 is absorbed into DSP alu/arithmeticUnit/s0.
DSP Report: Generating DSP alu/arithmeticUnit/s1, operation Mode is: A*(B:0xffff).
DSP Report: operator alu/arithmeticUnit/s1 is absorbed into DSP alu/arithmeticUnit/s1.
DSP Report: Generating DSP alu/arithmeticUnit/s0, operation Mode is: (A:0xffff)*(B:0xffff).
DSP Report: operator alu/arithmeticUnit/s0 is absorbed into DSP alu/arithmeticUnit/s0.
DSP Report: Generating DSP alu/arithmeticUnit/s1, operation Mode is: A*(B:0xffff).
DSP Report: operator alu/arithmeticUnit/s1 is absorbed into DSP alu/arithmeticUnit/s1.
DSP Report: Generating DSP alu/arithmeticUnit/s0, operation Mode is: (A:0xffff)*(B:0xffff).
DSP Report: operator alu/arithmeticUnit/s0 is absorbed into DSP alu/arithmeticUnit/s0.
INFO: [Synth 8-3886] merging instance 'test_9/M_out_q_reg[0]' (FDR) to 'test_7/M_out_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'test_9/M_out_q_reg[4]' (FDR) to 'test_7/M_out_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'test_9/M_out_q_reg[8]' (FDR) to 'test_7/M_out_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'test_9/M_out_q_reg[12]' (FDR) to 'test_7/M_out_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'test_9/M_out_q_reg[1]' (FDR) to 'test_7/M_out_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'test_9/M_out_q_reg[5]' (FDR) to 'test_7/M_out_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'test_9/M_out_q_reg[9]' (FDR) to 'test_7/M_out_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'test_9/M_out_q_reg[13]' (FDR) to 'test_7/M_out_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'test_9/M_out_q_reg[2]' (FDR) to 'test_7/M_out_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'test_9/M_out_q_reg[6]' (FDR) to 'test_7/M_out_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'test_9/M_out_q_reg[10]' (FDR) to 'test_7/M_out_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'test_9/M_out_q_reg[14]' (FDR) to 'test_7/M_out_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'test_9/M_out_q_reg[3]' (FDR) to 'test_7/M_out_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'test_9/M_out_q_reg[7]' (FDR) to 'test_7/M_out_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'test_9/M_out_q_reg[11]' (FDR) to 'test_7/M_out_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'test_9/M_out_q_reg[15]' (FDR) to 'test_7/M_out_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'test_8/M_out_q_reg[0]' (FDR) to 'test_8/M_out_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'test_8/M_out_q_reg[4]' (FDR) to 'test_8/M_out_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'test_8/M_out_q_reg[8]' (FDR) to 'test_8/M_out_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'test_8/M_out_q_reg[12]' (FDR) to 'test_8/M_out_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'test_8/M_out_q_reg[1]' (FDR) to 'test_8/M_out_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'test_8/M_out_q_reg[5]' (FDR) to 'test_8/M_out_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'test_8/M_out_q_reg[9]' (FDR) to 'test_8/M_out_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'test_8/M_out_q_reg[13]' (FDR) to 'test_8/M_out_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'test_8/M_out_q_reg[2]' (FDR) to 'test_8/M_out_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'test_8/M_out_q_reg[6]' (FDR) to 'test_8/M_out_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'test_8/M_out_q_reg[10]' (FDR) to 'test_8/M_out_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'test_8/M_out_q_reg[14]' (FDR) to 'test_8/M_out_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'test_8/M_out_q_reg[3]' (FDR) to 'test_8/M_out_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'test_8/M_out_q_reg[7]' (FDR) to 'test_8/M_out_q_reg[11]'
INFO: [Synth 8-3886] merging instance 'test_8/M_out_q_reg[11]' (FDR) to 'test_8/M_out_q_reg[15]'
INFO: [Synth 8-3886] merging instance 'test_8/M_out_q_reg[15]' (FDR) to 'test_7/M_out_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'test_7/M_out_q_reg[0]' (FDR) to 'test_7/M_out_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'test_7/M_out_q_reg[4]' (FDR) to 'test_6/M_out_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'test_7/M_out_q_reg[8]' (FDR) to 'test_7/M_out_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'test_7/M_out_q_reg[12]' (FDR) to 'test_7/M_out_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'test_7/M_out_q_reg[1]' (FDR) to 'test_7/M_out_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'test_7/M_out_q_reg[5]' (FDR) to 'test_7/M_out_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'test_7/M_out_q_reg[9]' (FDR) to 'test_7/M_out_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'test_7/M_out_q_reg[13]' (FDR) to 'test_7/M_out_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'test_7/M_out_q_reg[2]' (FDR) to 'test_7/M_out_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'test_7/M_out_q_reg[6]' (FDR) to 'test_7/M_out_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'test_7/M_out_q_reg[10]' (FDR) to 'test_7/M_out_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'test_7/M_out_q_reg[14]' (FDR) to 'test_7/M_out_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'test_7/M_out_q_reg[3]' (FDR) to 'test_7/M_out_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'test_7/M_out_q_reg[7]' (FDR) to 'test_7/M_out_q_reg[11]'
INFO: [Synth 8-3886] merging instance 'test_7/M_out_q_reg[11]' (FDR) to 'test_7/M_out_q_reg[15]'
INFO: [Synth 8-3886] merging instance 'test_7/M_out_q_reg[15]' (FDR) to 'test_4/M_out_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'test_6/M_out_q_reg[0]' (FDR) to 'test_6/M_out_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'test_6/M_out_q_reg[4]' (FDR) to 'test_6/M_out_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'test_6/M_out_q_reg[8]' (FDR) to 'test_6/M_out_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'test_6/M_out_q_reg[12]' (FDR) to 'test_6/M_out_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'test_6/M_out_q_reg[1]' (FDR) to 'test_6/M_out_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'test_6/M_out_q_reg[5]' (FDR) to 'test_6/M_out_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'test_6/M_out_q_reg[9]' (FDR) to 'test_6/M_out_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'test_6/M_out_q_reg[13]' (FDR) to 'test_6/M_out_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'test_6/M_out_q_reg[2]' (FDR) to 'test_6/M_out_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'test_6/M_out_q_reg[6]' (FDR) to 'test_6/M_out_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'test_6/M_out_q_reg[10]' (FDR) to 'test_6/M_out_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'test_6/M_out_q_reg[14]' (FDR) to 'test_6/M_out_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'test_6/M_out_q_reg[3]' (FDR) to 'test_6/M_out_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'test_6/M_out_q_reg[7]' (FDR) to 'test_6/M_out_q_reg[11]'
INFO: [Synth 8-3886] merging instance 'test_6/M_out_q_reg[11]' (FDR) to 'test_6/M_out_q_reg[15]'
INFO: [Synth 8-3886] merging instance 'test_6/M_out_q_reg[15]' (FDR) to 'test_5/M_out_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'test_5/M_out_q_reg[0]' (FDR) to 'test_5/M_out_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'test_5/M_out_q_reg[4]' (FDR) to 'test_5/M_out_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'test_5/M_out_q_reg[8]' (FDR) to 'test_5/M_out_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'test_5/M_out_q_reg[12]' (FDR) to 'test_5/M_out_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'test_5/M_out_q_reg[1]' (FDR) to 'test_5/M_out_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'test_5/M_out_q_reg[5]' (FDR) to 'test_5/M_out_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'test_5/M_out_q_reg[9]' (FDR) to 'test_5/M_out_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'test_5/M_out_q_reg[13]' (FDR) to 'test_5/M_out_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'test_5/M_out_q_reg[2]' (FDR) to 'test_5/M_out_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'test_5/M_out_q_reg[6]' (FDR) to 'test_5/M_out_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'test_5/M_out_q_reg[10]' (FDR) to 'test_5/M_out_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'test_5/M_out_q_reg[14]' (FDR) to 'test_5/M_out_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'test_5/M_out_q_reg[3]' (FDR) to 'test_5/M_out_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'test_5/M_out_q_reg[7]' (FDR) to 'test_5/M_out_q_reg[11]'
INFO: [Synth 8-3886] merging instance 'test_5/M_out_q_reg[11]' (FDR) to 'test_5/M_out_q_reg[15]'
INFO: [Synth 8-3886] merging instance 'test_5/M_out_q_reg[15]' (FDR) to 'test_2/M_out_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'test_4/M_out_q_reg[0]' (FDR) to 'test_4/M_out_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'test_4/M_out_q_reg[4]' (FDR) to 'test_4/M_out_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'test_4/M_out_q_reg[8]' (FDR) to 'test_4/M_out_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'test_4/M_out_q_reg[12]' (FDR) to 'test_4/M_out_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'test_4/M_out_q_reg[1]' (FDR) to 'test_4/M_out_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'test_4/M_out_q_reg[5]' (FDR) to 'test_4/M_out_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'test_4/M_out_q_reg[9]' (FDR) to 'test_4/M_out_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'test_4/M_out_q_reg[13]' (FDR) to 'test_4/M_out_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'test_4/M_out_q_reg[2]' (FDR) to 'test_4/M_out_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'test_4/M_out_q_reg[6]' (FDR) to 'test_4/M_out_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'test_4/M_out_q_reg[10]' (FDR) to 'test_4/M_out_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'test_4/M_out_q_reg[14]' (FDR) to 'test_4/M_out_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'test_4/M_out_q_reg[3]' (FDR) to 'test_4/M_out_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'test_4/M_out_q_reg[7]' (FDR) to 'test_4/M_out_q_reg[11]'
INFO: [Synth 8-3886] merging instance 'test_4/M_out_q_reg[11]' (FDR) to 'test_4/M_out_q_reg[15]'
INFO: [Synth 8-3886] merging instance 'test_4/M_out_q_reg[15]' (FDR) to 'test_3/M_out_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'test_3/M_out_q_reg[0]' (FDR) to 'test_3/M_out_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'test_3/M_out_q_reg[4]' (FDR) to 'test_3/M_out_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'test_3/M_out_q_reg[8]' (FDR) to 'test_3/M_out_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'test_3/M_out_q_reg[12]' (FDR) to 'test_3/M_out_q_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test_2/M_out_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test_13/M_out_q_reg[7] )
DSP Report: Generating DSP alu/arithmeticUnit/s0, operation Mode is: (A:0x7fff)*(B:0x7fff).
DSP Report: operator alu/arithmeticUnit/s0 is absorbed into DSP alu/arithmeticUnit/s0.
DSP Report: Generating DSP alu/arithmeticUnit/s0, operation Mode is: (A:0x7fff)*(B:0x7fff).
DSP Report: operator alu/arithmeticUnit/s0 is absorbed into DSP alu/arithmeticUnit/s0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test_20/M_out_q_reg[15] )
DSP Report: Generating DSP alu/arithmeticUnit/s0, operation Mode is: (A:0x7fff)*(B:0x7fff).
DSP Report: operator alu/arithmeticUnit/s0 is absorbed into DSP alu/arithmeticUnit/s0.
DSP Report: Generating DSP alu/arithmeticUnit/s1, operation Mode is: A*(B:0x7fff).
DSP Report: operator alu/arithmeticUnit/s1 is absorbed into DSP alu/arithmeticUnit/s1.
DSP Report: Generating DSP alu/arithmeticUnit/s0, operation Mode is: (A:0x2121)*(B:0x2121).
DSP Report: operator alu/arithmeticUnit/s0 is absorbed into DSP alu/arithmeticUnit/s0.
DSP Report: Generating DSP alu/arithmeticUnit/s1, operation Mode is: A*(B:0xafe0).
DSP Report: operator alu/arithmeticUnit/s1 is absorbed into DSP alu/arithmeticUnit/s1.
DSP Report: Generating DSP alu/arithmeticUnit/s0, operation Mode is: (A:0xafe0)*(B:0x2af0).
DSP Report: operator alu/arithmeticUnit/s0 is absorbed into DSP alu/arithmeticUnit/s0.
DSP Report: Generating DSP alu/arithmeticUnit/s0, operation Mode is: (A:0xabcd)*(B:0xef42).
DSP Report: operator alu/arithmeticUnit/s0 is absorbed into DSP alu/arithmeticUnit/s0.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test_1/M_out_q_reg[15] )
DSP Report: Generating DSP alu/arithmeticUnit/s1, operation Mode is: A*(B:0xafe0).
DSP Report: operator alu/arithmeticUnit/s1 is absorbed into DSP alu/arithmeticUnit/s1.
DSP Report: Generating DSP alu/arithmeticUnit/s0, operation Mode is: (A:0xafe0)*(B:0x2af0).
DSP Report: operator alu/arithmeticUnit/s0 is absorbed into DSP alu/arithmeticUnit/s0.
DSP Report: Generating DSP alu/arithmeticUnit/s0, operation Mode is: (A:0xff00)*(B:0xff).
DSP Report: operator alu/arithmeticUnit/s0 is absorbed into DSP alu/arithmeticUnit/s0.
DSP Report: Generating DSP alu/arithmeticUnit/s1, operation Mode is: A*(B:0xafe0).
DSP Report: operator alu/arithmeticUnit/s1 is absorbed into DSP alu/arithmeticUnit/s1.
DSP Report: Generating DSP alu/arithmeticUnit/s0, operation Mode is: (A:0xafe0)*(B:0x2af0).
DSP Report: operator alu/arithmeticUnit/s0 is absorbed into DSP alu/arithmeticUnit/s0.
DSP Report: Generating DSP alu/arithmeticUnit/s0, operation Mode is: (A:0xff00)*(B:0xff).
DSP Report: operator alu/arithmeticUnit/s0 is absorbed into DSP alu/arithmeticUnit/s0.
DSP Report: Generating DSP alu/arithmeticUnit/s0, operation Mode is: (A:0xff00)*(B:0xff).
DSP Report: operator alu/arithmeticUnit/s0 is absorbed into DSP alu/arithmeticUnit/s0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test_28/M_out_q_reg[15] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:54 . Memory (MB): peak = 1016.762 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping           | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|alu_arithmetic_42 | (A:0x4242)*(B:0x2121) | 15     | 14     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu_arithmetic_42 | (A:0x4242)*(B:0x4242) | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|au_top_0          | A*B2                  | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|au_top_0          | A2*B2                 | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|alu_arithmetic_42 | (A:0xabcd)*(B:0xabcd) | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu_arithmetic_42 | A*(B:0xffff)          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu_arithmetic_42 | (A:0xffff)*(B:0xffff) | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu_arithmetic_42 | A*(B:0xffff)          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu_arithmetic_42 | (A:0xffff)*(B:0xffff) | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu_arithmetic_42 | (A:0x7fff)*(B:0x7fff) | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu_arithmetic_42 | (A:0x7fff)*(B:0x7fff) | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu_arithmetic_42 | (A:0x7fff)*(B:0x7fff) | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu_arithmetic_42 | A*(B:0x7fff)          | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu_arithmetic_42 | (A:0x2121)*(B:0x2121) | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu_arithmetic_42 | A*(B:0xafe0)          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu_arithmetic_42 | (A:0xafe0)*(B:0x2af0) | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu_arithmetic_42 | (A:0xabcd)*(B:0xef42) | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu_arithmetic_42 | A*(B:0xafe0)          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu_arithmetic_42 | (A:0xafe0)*(B:0x2af0) | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu_arithmetic_42 | (A:0xff00)*(B:0xff)   | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu_arithmetic_42 | A*(B:0xafe0)          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu_arithmetic_42 | (A:0xafe0)*(B:0x2af0) | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu_arithmetic_42 | (A:0xff00)*(B:0xff)   | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu_arithmetic_42 | (A:0xff00)*(B:0xff)   | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:01:06 . Memory (MB): peak = 1026.402 ; gain = 9.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:01:09 . Memory (MB): peak = 1073.207 ; gain = 56.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:01:11 . Memory (MB): peak = 1094.387 ; gain = 77.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:01:14 . Memory (MB): peak = 1100.707 ; gain = 83.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:01:14 . Memory (MB): peak = 1100.707 ; gain = 83.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:55 ; elapsed = 00:01:15 . Memory (MB): peak = 1100.707 ; gain = 83.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:55 ; elapsed = 00:01:15 . Memory (MB): peak = 1100.707 ; gain = 83.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:55 ; elapsed = 00:01:15 . Memory (MB): peak = 1100.707 ; gain = 83.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:55 ; elapsed = 00:01:15 . Memory (MB): peak = 1100.707 ; gain = 83.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   506|
|3     |DSP48E1 |     3|
|6     |LUT1    |   111|
|7     |LUT2    |  1073|
|8     |LUT3    |   395|
|9     |LUT4    |   125|
|10    |LUT5    |   327|
|11    |LUT6    |   539|
|12    |MUXF7   |    53|
|13    |MUXF8   |    15|
|14    |FDRE    |  1747|
|15    |FDSE    |     5|
|16    |IBUF    |    27|
|17    |OBUF    |    37|
|18    |OBUFT   |     8|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:55 ; elapsed = 00:01:15 . Memory (MB): peak = 1100.707 ; gain = 83.945
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:42 ; elapsed = 00:01:11 . Memory (MB): peak = 1100.707 ; gain = 83.945
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:01:16 . Memory (MB): peak = 1100.707 ; gain = 83.945
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 1100.707 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 577 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1100.707 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
336 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:02 ; elapsed = 00:01:24 . Memory (MB): peak = 1100.707 ; gain = 83.945
INFO: [Common 17-1381] The checkpoint 'C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov  5 21:06:04 2020...
[Thu Nov  5 21:06:09 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:01:41 . Memory (MB): peak = 1026.148 ; gain = 0.000
# launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Nov  5 21:06:09 2020] Launched impl_1...
Run output will be captured here: C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.runs/impl_1/runme.log
# wait_on_run impl_1
[Thu Nov  5 21:06:09 2020] Waiting for impl_1 to finish...


*** Running vivado
    with args -log au_top_0.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source au_top_0.tcl -notrace



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: link_design -top au_top_0 -part xc7a35tftg256-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tftg256-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1015.918 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 577 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/constraint/alchitry.xdc]
Parsing XDC File [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/constraint/io.xdc]
Finished Parsing XDC File [C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/constraint/io.xdc]
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1015.918 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1015.918 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1015.918 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 239addd40

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1194.289 ; gain = 178.371

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 182cab30a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.320 . Memory (MB): peak = 1397.711 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 9 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1603fe5cf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.371 . Memory (MB): peak = 1397.711 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 5 cells and removed 18 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1c12c3bda

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.515 . Memory (MB): peak = 1397.711 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1c12c3bda

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.599 . Memory (MB): peak = 1397.711 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1c12c3bda

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.705 . Memory (MB): peak = 1397.711 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1c12c3bda

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.759 . Memory (MB): peak = 1397.711 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               9  |                                              0  |
|  Constant propagation         |               5  |              18  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1397.711 ; gain = 0.000
Ending Logic Optimization Task | Checksum: f256147b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1397.711 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: f256147b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1397.711 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: f256147b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1397.711 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1397.711 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: f256147b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1397.711 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1397.711 ; gain = 381.793
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.068 . Memory (MB): peak = 1397.711 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.runs/impl_1/au_top_0_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
Command: report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.runs/impl_1/au_top_0_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1402.527 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: dd50ecc5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1402.527 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1402.527 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f7ab530a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1411.695 ; gain = 9.168

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1b43de200

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1411.695 ; gain = 9.168

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1b43de200

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1411.695 ; gain = 9.168
Phase 1 Placer Initialization | Checksum: 1b43de200

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1411.695 ; gain = 9.168

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 18cf7bc98

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1411.695 ; gain = 9.168

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 51 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 24 nets or cells. Created 0 new cell, deleted 24 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1411.695 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             24  |                    24  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             24  |                    24  |           0  |           8  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 13ee0649c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1411.695 ; gain = 9.168
Phase 2.2 Global Placement Core | Checksum: 13d4d5263

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1411.695 ; gain = 9.168
Phase 2 Global Placement | Checksum: 13d4d5263

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1411.695 ; gain = 9.168

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16f9c36db

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1411.695 ; gain = 9.168

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 71dc4bbe

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1411.695 ; gain = 9.168

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 83133ffb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1411.695 ; gain = 9.168

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 7c4ba04e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1411.695 ; gain = 9.168

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 5346bde2

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1411.695 ; gain = 9.168

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: a64683b6

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1411.695 ; gain = 9.168

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 116a40e08

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1411.695 ; gain = 9.168

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 52f6c4ec

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1411.695 ; gain = 9.168

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1a1012ced

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 1411.695 ; gain = 9.168
Phase 3 Detail Placement | Checksum: 1a1012ced

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 1411.695 ; gain = 9.168

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 202ac5238

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.770 | TNS=-514.207 |
Phase 1 Physical Synthesis Initialization | Checksum: 16cfc87a1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.162 . Memory (MB): peak = 1431.086 ; gain = 0.000
INFO: [Place 46-33] Processed net reset_cond/Q[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 11954256e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.305 . Memory (MB): peak = 1431.086 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 202ac5238

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1431.086 ; gain = 28.559
INFO: [Place 30-746] Post Placement Timing Summary WNS=-33.147. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1919c9522

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 1431.086 ; gain = 28.559
Phase 4.1 Post Commit Optimization | Checksum: 1919c9522

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 1431.086 ; gain = 28.559

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1919c9522

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 1431.086 ; gain = 28.559

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1919c9522

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 1431.086 ; gain = 28.559

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1431.086 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1f247a2be

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 1431.086 ; gain = 28.559
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1f247a2be

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 1431.086 ; gain = 28.559
Ending Placer Task | Checksum: 167b2bcbd

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 1431.086 ; gain = 28.559
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 1431.086 ; gain = 28.590
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.659 . Memory (MB): peak = 1431.098 ; gain = 0.012
INFO: [Common 17-1381] The checkpoint 'C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.runs/impl_1/au_top_0_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file au_top_0_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 1431.098 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_placed.rpt -pb au_top_0_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1431.098 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1431.098 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.147 | TNS=-508.513 |
Phase 1 Physical Synthesis Initialization | Checksum: ef6222e4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1431.098 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.147 | TNS=-508.513 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: ef6222e4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1431.098 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.147 | TNS=-508.513 |
INFO: [Physopt 32-702] Processed net manual_tester/M_out_q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net manual_tester/M_b_q[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net manual_tester/M_b_q[0].  Did not re-place instance manual_tester/M_b_q_reg[0]
INFO: [Physopt 32-702] Processed net manual_tester/M_b_q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net manual_tester/alu/arithmeticUnit/M_out_q[0]_i_2_n_0.  Did not re-place instance manual_tester/alu/arithmeticUnit/M_out_q[0]_i_2
INFO: [Physopt 32-710] Processed net manual_tester/alu/arithmeticUnit/D[0]. Critical path length was reduced through logic transformation on cell manual_tester/alu/arithmeticUnit/M_out_q[0]_i_1_comp.
INFO: [Physopt 32-735] Processed net manual_tester/alu/arithmeticUnit/M_out_q[0]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-32.984 | TNS=-508.350 |
INFO: [Physopt 32-662] Processed net manual_tester/alu/arithmeticUnit/M_out_q[0]_i_7_n_0.  Did not re-place instance manual_tester/alu/arithmeticUnit/M_out_q[0]_i_7
INFO: [Physopt 32-735] Processed net manual_tester/alu/arithmeticUnit/M_out_q[0]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-32.851 | TNS=-508.217 |
INFO: [Physopt 32-662] Processed net manual_tester/alu/arithmeticUnit/M_out_q[0]_i_7_n_0.  Did not re-place instance manual_tester/alu/arithmeticUnit/M_out_q[0]_i_7
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/M_out_q[0]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net manual_tester/alu/arithmeticUnit/M_out_q[0]_i_18_n_0.  Did not re-place instance manual_tester/alu/arithmeticUnit/M_out_q[0]_i_18
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/M_out_q[0]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s0_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s0_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s0_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net manual_tester/alu/arithmeticUnit/s0_carry_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-32.673 | TNS=-505.369 |
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s0_carry_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/D[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry__2_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry__1_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry__0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_52_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry__1_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry__0_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-32.455 | TNS=-501.881 |
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_112_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry__0_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_107_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_171_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_102_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_166_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_225_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net manual_tester/alu/arithmeticUnit/s1_i_263_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-32.123 | TNS=-496.569 |
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_228_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_97_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_161_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_220_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_260_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_92_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_156_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_215_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_257_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_87_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_151_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_210_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_254_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_82_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_146_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net manual_tester/alu/arithmeticUnit/s1_i_209_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-31.948 | TNS=-493.769 |
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_205_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_251_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_77_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_141_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_200_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_248_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_72_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_136_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_195_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_245_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_67_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_131_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_193_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_62_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_126_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_185_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_57_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_121_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_180_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_236_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2_carry_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/M_out_q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net manual_tester/M_b_q[0].  Did not re-place instance manual_tester/M_b_q_reg[0]
INFO: [Physopt 32-702] Processed net manual_tester/M_b_q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net manual_tester/alu/arithmeticUnit/M_out_q[0]_i_7_n_0.  Did not re-place instance manual_tester/alu/arithmeticUnit/M_out_q[0]_i_7
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/M_out_q[0]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net manual_tester/alu/arithmeticUnit/M_out_q[0]_i_18_n_0.  Did not re-place instance manual_tester/alu/arithmeticUnit/M_out_q[0]_i_18
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/M_out_q[0]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s0_carry_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/D[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_228_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_260_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_257_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_254_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_251_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_248_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_245_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_193_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_236_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2_carry_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-31.948 | TNS=-493.769 |
Phase 3 Critical Path Optimization | Checksum: ef6222e4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1434.305 ; gain = 3.207

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-31.948 | TNS=-493.769 |
INFO: [Physopt 32-702] Processed net manual_tester/M_out_q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net manual_tester/M_b_q[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net manual_tester/M_b_q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-31.938 | TNS=-493.609 |
INFO: [Physopt 32-662] Processed net manual_tester/M_b_q[0].  Did not re-place instance manual_tester/M_b_q_reg[0]
INFO: [Physopt 32-572] Net manual_tester/M_b_q[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net manual_tester/M_b_q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net manual_tester/alu/arithmeticUnit/M_out_q[0]_i_7_n_0.  Did not re-place instance manual_tester/alu/arithmeticUnit/M_out_q[0]_i_7
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/M_out_q[0]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net manual_tester/alu/arithmeticUnit/M_out_q[0]_i_18_n_0.  Did not re-place instance manual_tester/alu/arithmeticUnit/M_out_q[0]_i_18
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/M_out_q[0]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s0_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s0_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s0_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s0_carry_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/D[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry__2_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry__1_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry__0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_52_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry__1_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry__0_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_112_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry__0_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_107_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_171_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_102_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_166_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_228_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_97_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_161_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_220_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_260_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_92_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_156_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_215_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_257_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_87_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_151_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_210_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_254_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_82_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_146_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_205_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_251_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_77_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_141_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_200_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_248_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_72_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_136_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_195_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_245_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_67_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_131_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_193_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_62_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_126_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_185_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_57_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_121_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_180_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_236_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2_carry_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/M_out_q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net manual_tester/M_b_q[0].  Did not re-place instance manual_tester/M_b_q_reg[0]
INFO: [Physopt 32-702] Processed net manual_tester/M_b_q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net manual_tester/alu/arithmeticUnit/M_out_q[0]_i_7_n_0.  Did not re-place instance manual_tester/alu/arithmeticUnit/M_out_q[0]_i_7
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/M_out_q[0]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net manual_tester/alu/arithmeticUnit/M_out_q[0]_i_18_n_0.  Did not re-place instance manual_tester/alu/arithmeticUnit/M_out_q[0]_i_18
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/M_out_q[0]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s0_carry_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/D[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_228_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_260_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_257_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_254_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_251_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_248_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_245_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_193_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_236_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2_carry_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-31.938 | TNS=-493.609 |
Phase 4 Critical Path Optimization | Checksum: ef6222e4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1434.320 ; gain = 3.223
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1434.320 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-31.938 | TNS=-493.609 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          1.209  |         14.904  |            1  |              0  |                     7  |           0  |           2  |  00:00:04  |
|  Total          |          1.209  |         14.904  |            1  |              0  |                     7  |           0  |           3  |  00:00:04  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1434.320 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 14f49b547

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1434.320 ; gain = 3.223
INFO: [Common 17-83] Releasing license: Implementation
406 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1434.320 ; gain = 3.223
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.705 . Memory (MB): peak = 1443.113 ; gain = 8.793
INFO: [Common 17-1381] The checkpoint 'C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.runs/impl_1/au_top_0_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: b2c833de ConstDB: 0 ShapeSum: 87f81149 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: dc650363

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 1565.668 ; gain = 108.500
Post Restoration Checksum: NetGraph: 9f3cd460 NumContArr: 3d282f03 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: dc650363

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 1565.668 ; gain = 108.500

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: dc650363

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 1571.715 ; gain = 114.547

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: dc650363

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 1571.715 ; gain = 114.547
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2b7406add

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 1580.781 ; gain = 123.613
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-30.948| TNS=-477.951| WHS=-0.089 | THS=-9.293 |

Phase 2 Router Initialization | Checksum: 1ea06f192

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 1594.191 ; gain = 137.023

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4502
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4502
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 115563b26

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 1596.879 ; gain = 139.711

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 371
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-32.786| TNS=-507.115| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1835eb12a

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 1596.879 ; gain = 139.711

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 200
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-33.046| TNS=-509.440| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1d19eaa8b

Time (s): cpu = 00:00:36 ; elapsed = 00:00:25 . Memory (MB): peak = 1596.879 ; gain = 139.711
Phase 4 Rip-up And Reroute | Checksum: 1d19eaa8b

Time (s): cpu = 00:00:36 ; elapsed = 00:00:25 . Memory (MB): peak = 1596.879 ; gain = 139.711

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 19b508ca8

Time (s): cpu = 00:00:36 ; elapsed = 00:00:25 . Memory (MB): peak = 1596.879 ; gain = 139.711
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-32.786| TNS=-507.115| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 121da699c

Time (s): cpu = 00:00:37 ; elapsed = 00:00:25 . Memory (MB): peak = 1604.473 ; gain = 147.305

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 121da699c

Time (s): cpu = 00:00:37 ; elapsed = 00:00:25 . Memory (MB): peak = 1604.473 ; gain = 147.305
Phase 5 Delay and Skew Optimization | Checksum: 121da699c

Time (s): cpu = 00:00:37 ; elapsed = 00:00:25 . Memory (MB): peak = 1604.473 ; gain = 147.305

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: c13343db

Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 1604.473 ; gain = 147.305
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-32.637| TNS=-504.731| WHS=0.078  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: c13343db

Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 1604.473 ; gain = 147.305
Phase 6 Post Hold Fix | Checksum: c13343db

Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 1604.473 ; gain = 147.305

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.892051 %
  Global Horizontal Routing Utilization  = 0.931546 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 38.7387%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 45.045%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 41.1765%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 33.8235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 14e263579

Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 1604.473 ; gain = 147.305

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 14e263579

Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 1604.473 ; gain = 147.305

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 19511f249

Time (s): cpu = 00:00:38 ; elapsed = 00:00:26 . Memory (MB): peak = 1604.473 ; gain = 147.305

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-32.637| TNS=-504.731| WHS=0.078  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 19511f249

Time (s): cpu = 00:00:38 ; elapsed = 00:00:26 . Memory (MB): peak = 1604.473 ; gain = 147.305
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:38 ; elapsed = 00:00:26 . Memory (MB): peak = 1604.473 ; gain = 147.305

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
424 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:28 . Memory (MB): peak = 1604.473 ; gain = 161.359
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.720 . Memory (MB): peak = 1607.828 ; gain = 3.355
INFO: [Common 17-1381] The checkpoint 'C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.runs/impl_1/au_top_0_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
Command: report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.runs/impl_1/au_top_0_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
Command: report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/sqiya/OneDrive/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.runs/impl_1/au_top_0_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
Command: report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
436 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file au_top_0_route_status.rpt -pb au_top_0_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file au_top_0_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file au_top_0_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file au_top_0_bus_skew_routed.rpt -pb au_top_0_bus_skew_routed.pb -rpx au_top_0_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force au_top_0.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP manual_tester/alu/arithmeticUnit/s1 input manual_tester/alu/arithmeticUnit/s1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP manual_tester/alu/arithmeticUnit/s0 output manual_tester/alu/arithmeticUnit/s0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP manual_tester/alu/arithmeticUnit/s1 output manual_tester/alu/arithmeticUnit/s1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP auto_tester/test_18/alu/arithmeticUnit/s0 multiplier stage auto_tester/test_18/alu/arithmeticUnit/s0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP manual_tester/alu/arithmeticUnit/s0 multiplier stage manual_tester/alu/arithmeticUnit/s0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP manual_tester/alu/arithmeticUnit/s1 multiplier stage manual_tester/alu/arithmeticUnit/s1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 6 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 12245152 bits.
Writing bitstream ./au_top_0.bit...
Writing bitstream ./au_top_0.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
455 Infos, 7 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 2049.145 ; gain = 414.312
INFO: [Common 17-206] Exiting Vivado at Thu Nov  5 21:08:27 2020...
[Thu Nov  5 21:08:31 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:02:22 . Memory (MB): peak = 1026.148 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Nov  5 21:08:31 2020...

Finished building project.
