# compile verilog/system verilog design source files
verilog xil_defaultlib  "Testbench_FPU_Add_Subt_func_synth.v"
verilog xil_defaultlib  "../../../../project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/RegisterAdd.v"
verilog xil_defaultlib  "../../../../project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_Array.v"
verilog xil_defaultlib  "../../../../project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/MultiplexTxT.v"
verilog xil_defaultlib  "../../../../project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Oper_Start_In.v"
verilog xil_defaultlib  "../../../../project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v"
verilog xil_defaultlib  "../../../../project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Rotate_Mux_Array.v"
verilog xil_defaultlib  "../../../../project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/sgn_result.v"
verilog xil_defaultlib  "../../../../project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/shift_mux.v"
verilog xil_defaultlib  "../../../../project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Barrel_shifter.v"
verilog xil_defaultlib  "../../../../project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v"
verilog xil_defaultlib  "../../../../project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/add_sub_carry_out.v"
verilog xil_defaultlib  "../../../../project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comparator.v"
verilog xil_defaultlib  "../../../../project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/xor_tri.v"
verilog xil_defaultlib  "../../../../project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Priority_Codec_32.v"
verilog xil_defaultlib  "../../../../project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Combinational_Logic_LZA.v"
verilog xil_defaultlib  "../../../../project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Round_Sgf_Dec.v"
verilog xil_defaultlib  "../../../../project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_3x1.v"
verilog xil_defaultlib  "../../../../project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/LZA.v"
verilog xil_defaultlib  "../../../../project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Full_Adder_PG_1b.v"
verilog xil_defaultlib  "../../../../project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Priority_Codec_64.v"
verilog xil_defaultlib  "../../../../project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Tenth_Phase.v"
verilog xil_defaultlib  "../../../../project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Add_Subt.v"
verilog xil_defaultlib  "../../../../project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Full_Adder_PG.v"
verilog xil_defaultlib  "../../../../project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FSM_Add_Subtract.v"
verilog xil_defaultlib  "../../../../project_1.srcs/sim_1/new/Testbench_FPU_Add_Subt.v"
verilog xil_defaultlib  "../../../../project_1.srcs/sim_1/new/Testbench_Sgf_multiplication.v"
verilog xil_defaultlib  "../../../../project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Sgf_Multiplication.v"
verilog xil_defaultlib  "../../../../project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v"
verilog xil_defaultlib  "../../../../project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v"
verilog xil_defaultlib  "../../../../project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/RegisterMult.v"
verilog xil_defaultlib  "../../../../project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/multiplier.v"
verilog xil_defaultlib  "../../../../project_1.srcs/sim_1/new/Testbench_FPU_multiplication.v"
verilog xil_defaultlib  "../../../../project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Comparator_Equal.v"
verilog xil_defaultlib  "../../../../project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Barrel_Shifter_M.v"
verilog xil_defaultlib  "../../../../project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/FPU_Multiplication_Function.v"
verilog xil_defaultlib  "../../../../project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Exp_operation_m.v"
verilog xil_defaultlib  "../../../../project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Round_decoder_M.v"
verilog xil_defaultlib  "../../../../project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/First_Phase_M.v"
verilog xil_defaultlib  "../../../../project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Comparator_Less.v"
verilog xil_defaultlib  "../../../../project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/XOR_M.v"
verilog xil_defaultlib  "../../../../project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Adder_Round.v"
verilog xil_defaultlib  "../../../../project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Deco_Round_Mult.v"
verilog xil_defaultlib  "../../../../project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/OR_Module.v"
verilog xil_defaultlib  "../../../../project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Zero_InfMult_Unit.v"
verilog xil_defaultlib  "../../../../project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/FSM_Mult_Function.v"
verilog xil_defaultlib  "../../../../project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Sign_result_m.v"
verilog xil_defaultlib  "../../../../project_1.srcs/sim_1/new/Testbench_uart.v"
verilog xil_defaultlib  "../../../../project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Transmisor_TX.v"
verilog xil_defaultlib  "../../../../project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Transmisor.v"
verilog xil_defaultlib  "../../../../project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/ROM_test.v"
verilog xil_defaultlib  "../../../../project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/ReceptorRX.v"
verilog xil_defaultlib  "../../../../project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Receptor.v"
verilog xil_defaultlib  "../../../../project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Mux_4x1.v"
verilog xil_defaultlib  "../../../../project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Uart.v"
verilog xil_defaultlib  "../../../../project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Mux_8x1.v"
verilog xil_defaultlib  "../../../../project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/FSM_test.v"
verilog xil_defaultlib  "../../../../project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/UBuffer.v"
verilog xil_defaultlib  "../../../../project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/cont_test.v"
verilog xil_defaultlib  "../../../../project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Coun_Baud.v"
verilog xil_defaultlib  "../../../../project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/FPU_UART.v"
verilog xil_defaultlib  "../../../../project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FPU_Add_Subtract_Function.v"
verilog xil_defaultlib  "../../../../project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Test_comb_LZA.v"
verilog xil_defaultlib  "../../../../project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comb_1b.v"
verilog xil_defaultlib  "../../../../project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/LZD.v"
verilog xil_defaultlib  "../../../../project_1.srcs/sim_1/imports/Add-Subt/Comparators.v"
verilog xil_defaultlib  "../../../../project_1.srcs/sim_1/imports/Add-Subt/Greater_Comparator.v"

# Do not sort compile order
nosort
