{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637058550718 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637058550718 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 16 19:29:10 2021 " "Processing started: Tue Nov 16 19:29:10 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637058550718 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637058550718 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off assignment11 -c assignment11 " "Command: quartus_map --read_settings_files=on --write_settings_files=off assignment11 -c assignment11" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637058550718 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1637058551015 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1637058551015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 1 1 " "Found 1 design units, including 1 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.v" "" { Text "C:/intelFPGA_lite/20.1/assignment11/test.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637058556966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637058556966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trigger.bdf 1 1 " "Found 1 design units, including 1 entities, in source file trigger.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 trigger " "Found entity 1: trigger" {  } { { "trigger.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/assignment11/trigger.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637058556966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637058556966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ten_week_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ten_week_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ten_week_2 " "Found entity 1: ten_week_2" {  } { { "ten_week_2.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/assignment11/ten_week_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637058556966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637058556966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mx_4bit_2x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mx_4bit_2x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mx_4bit_2x1 " "Found entity 1: mx_4bit_2x1" {  } { { "mx_4bit_2x1.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/assignment11/mx_4bit_2x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637058556966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637058556966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mx_2x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mx_2x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mx_2x1 " "Found entity 1: mx_2x1" {  } { { "mx_2x1.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/assignment11/mx_2x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637058556966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637058556966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_reg_ce.bdf 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_reg_ce.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_reg_ce " "Found entity 1: four_bit_reg_ce" {  } { { "four_bit_reg_ce.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/assignment11/four_bit_reg_ce.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637058556966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637058556966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d2b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file d2b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 d2b " "Found entity 1: d2b" {  } { { "d2b.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/assignment11/d2b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637058556966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637058556966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file count_4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 count_4 " "Found entity 1: count_4" {  } { { "count_4.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/assignment11/count_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637058556966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637058556966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b2seg_bus.bdf 1 1 " "Found 1 design units, including 1 entities, in source file b2seg_bus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 b2seg_bus " "Found entity 1: b2seg_bus" {  } { { "b2seg_bus.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/assignment11/b2seg_bus.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637058556966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637058556966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pnu_clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file pnu_clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 PNU_CLK_DIV " "Found entity 1: PNU_CLK_DIV" {  } { { "PNU_CLK_DIV.v" "" { Text "C:/intelFPGA_lite/20.1/assignment11/PNU_CLK_DIV.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637058556982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637058556982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "step_moter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file step_moter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 step_moter " "Found entity 1: step_moter" {  } { { "step_moter.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/assignment11/step_moter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637058556982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637058556982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "is_correct.bdf 1 1 " "Found 1 design units, including 1 entities, in source file is_correct.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 is_correct " "Found entity 1: is_correct" {  } { { "is_correct.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/assignment11/is_correct.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637058556982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637058556982 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ten_week_2 " "Elaborating entity \"ten_week_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1637058556997 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "b " "Found inconsistent dimensions for element \"b\"" {  } { { "ten_week_2.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/assignment11/ten_week_2.bdf" { { 1032 1976 2152 1048 "B\[3..0\]" "" } { 256 1784 1960 272 "b" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637058556997 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "g " "Found inconsistent dimensions for element \"g\"" {  } { { "ten_week_2.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/assignment11/ten_week_2.bdf" { { 1000 1976 2152 1016 "G\[3..0\]" "" } { 336 1784 1960 352 "g" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637058556997 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "B " "Converted elements in bus name \"B\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B\[3..0\] B3..0 " "Converted element name(s) from \"B\[3..0\]\" to \"B3..0\"" {  } { { "ten_week_2.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/assignment11/ten_week_2.bdf" { { 1032 1976 2152 1048 "B\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1637058556997 ""}  } { { "ten_week_2.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/assignment11/ten_week_2.bdf" { { 1032 1976 2152 1048 "B\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1637058556997 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "G " "Converted elements in bus name \"G\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "G\[3..0\] G3..0 " "Converted element name(s) from \"G\[3..0\]\" to \"G3..0\"" {  } { { "ten_week_2.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/assignment11/ten_week_2.bdf" { { 1000 1976 2152 1016 "G\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1637058556997 ""}  } { { "ten_week_2.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/assignment11/ten_week_2.bdf" { { 1000 1976 2152 1016 "G\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1637058556997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b2seg_bus b2seg_bus:inst23 " "Elaborating entity \"b2seg_bus\" for hierarchy \"b2seg_bus:inst23\"" {  } { { "ten_week_2.bdf" "inst23" { Schematic "C:/intelFPGA_lite/20.1/assignment11/ten_week_2.bdf" { { 216 1624 1744 376 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637058557013 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst11 " "Block or symbol \"AND2\" of instance \"inst11\" overlaps another block or symbol" {  } { { "b2seg_bus.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/assignment11/b2seg_bus.bdf" { { 872 1056 1120 920 "inst11" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1637058557013 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR2 inst19 " "Block or symbol \"OR2\" of instance \"inst19\" overlaps another block or symbol" {  } { { "b2seg_bus.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/assignment11/b2seg_bus.bdf" { { 408 1304 1368 456 "inst19" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1637058557013 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst " "Primitive \"NOT\" of instance \"inst\" not used" {  } { { "b2seg_bus.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/assignment11/b2seg_bus.bdf" { { 488 624 672 520 "inst" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1637058557013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mx_4bit_2x1 mx_4bit_2x1:inst44 " "Elaborating entity \"mx_4bit_2x1\" for hierarchy \"mx_4bit_2x1:inst44\"" {  } { { "ten_week_2.bdf" "inst44" { Schematic "C:/intelFPGA_lite/20.1/assignment11/ten_week_2.bdf" { { 216 1424 1592 312 "inst44" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637058557013 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst5 " "Block or symbol \"AND2\" of instance \"inst5\" overlaps another block or symbol" {  } { { "mx_4bit_2x1.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/assignment11/mx_4bit_2x1.bdf" { { 488 1056 1120 536 "inst5" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1637058557013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_4 count_4:inst9 " "Elaborating entity \"count_4\" for hierarchy \"count_4:inst9\"" {  } { { "ten_week_2.bdf" "inst9" { Schematic "C:/intelFPGA_lite/20.1/assignment11/ten_week_2.bdf" { { 712 928 1024 808 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637058557013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_reg_ce four_bit_reg_ce:inst24 " "Elaborating entity \"four_bit_reg_ce\" for hierarchy \"four_bit_reg_ce:inst24\"" {  } { { "ten_week_2.bdf" "inst24" { Schematic "C:/intelFPGA_lite/20.1/assignment11/ten_week_2.bdf" { { 112 816 968 240 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637058557013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mx_2x1 four_bit_reg_ce:inst24\|mx_2x1:inst10 " "Elaborating entity \"mx_2x1\" for hierarchy \"four_bit_reg_ce:inst24\|mx_2x1:inst10\"" {  } { { "four_bit_reg_ce.bdf" "inst10" { Schematic "C:/intelFPGA_lite/20.1/assignment11/four_bit_reg_ce.bdf" { { 264 600 712 360 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637058557013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trigger trigger:inst2 " "Elaborating entity \"trigger\" for hierarchy \"trigger:inst2\"" {  } { { "ten_week_2.bdf" "inst2" { Schematic "C:/intelFPGA_lite/20.1/assignment11/ten_week_2.bdf" { { 480 424 536 576 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637058557013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d2b d2b:inst " "Elaborating entity \"d2b\" for hierarchy \"d2b:inst\"" {  } { { "ten_week_2.bdf" "inst" { Schematic "C:/intelFPGA_lite/20.1/assignment11/ten_week_2.bdf" { { 240 432 528 464 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637058557029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV PNU_CLK_DIV:inst13 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"PNU_CLK_DIV:inst13\"" {  } { { "ten_week_2.bdf" "inst13" { Schematic "C:/intelFPGA_lite/20.1/assignment11/ten_week_2.bdf" { { 0 -168 -16 112 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637058557029 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 PNU_CLK_DIV.v(26) " "Verilog HDL assignment warning at PNU_CLK_DIV.v(26): truncated value with size 32 to match size of target (20)" {  } { { "PNU_CLK_DIV.v" "" { Text "C:/intelFPGA_lite/20.1/assignment11/PNU_CLK_DIV.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637058557029 "|ten_week_2|PNU_CLK_DIV:inst13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV PNU_CLK_DIV:inst4 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"PNU_CLK_DIV:inst4\"" {  } { { "ten_week_2.bdf" "inst4" { Schematic "C:/intelFPGA_lite/20.1/assignment11/ten_week_2.bdf" { { 128 -1152 -1000 240 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637058557029 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 PNU_CLK_DIV.v(26) " "Verilog HDL assignment warning at PNU_CLK_DIV.v(26): truncated value with size 32 to match size of target (20)" {  } { { "PNU_CLK_DIV.v" "" { Text "C:/intelFPGA_lite/20.1/assignment11/PNU_CLK_DIV.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637058557029 "|ten_week_2|PNU_CLK_DIV:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV PNU_CLK_DIV:inst5 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"PNU_CLK_DIV:inst5\"" {  } { { "ten_week_2.bdf" "inst5" { Schematic "C:/intelFPGA_lite/20.1/assignment11/ten_week_2.bdf" { { -320 -976 -824 -208 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637058557029 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 PNU_CLK_DIV.v(26) " "Verilog HDL assignment warning at PNU_CLK_DIV.v(26): truncated value with size 32 to match size of target (20)" {  } { { "PNU_CLK_DIV.v" "" { Text "C:/intelFPGA_lite/20.1/assignment11/PNU_CLK_DIV.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637058557029 "|ten_week_2|PNU_CLK_DIV:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV PNU_CLK_DIV:inst11 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"PNU_CLK_DIV:inst11\"" {  } { { "ten_week_2.bdf" "inst11" { Schematic "C:/intelFPGA_lite/20.1/assignment11/ten_week_2.bdf" { { -336 -168 -16 -224 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637058557029 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 PNU_CLK_DIV.v(26) " "Verilog HDL assignment warning at PNU_CLK_DIV.v(26): truncated value with size 32 to match size of target (20)" {  } { { "PNU_CLK_DIV.v" "" { Text "C:/intelFPGA_lite/20.1/assignment11/PNU_CLK_DIV.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637058557029 "|ten_week_2|PNU_CLK_DIV:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV PNU_CLK_DIV:inst8 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"PNU_CLK_DIV:inst8\"" {  } { { "ten_week_2.bdf" "inst8" { Schematic "C:/intelFPGA_lite/20.1/assignment11/ten_week_2.bdf" { { -320 -568 -416 -208 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637058557029 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 PNU_CLK_DIV.v(26) " "Verilog HDL assignment warning at PNU_CLK_DIV.v(26): truncated value with size 32 to match size of target (20)" {  } { { "PNU_CLK_DIV.v" "" { Text "C:/intelFPGA_lite/20.1/assignment11/PNU_CLK_DIV.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637058557029 "|ten_week_2|PNU_CLK_DIV:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV PNU_CLK_DIV:inst6 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"PNU_CLK_DIV:inst6\"" {  } { { "ten_week_2.bdf" "inst6" { Schematic "C:/intelFPGA_lite/20.1/assignment11/ten_week_2.bdf" { { -152 -976 -824 -40 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637058557029 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 PNU_CLK_DIV.v(26) " "Verilog HDL assignment warning at PNU_CLK_DIV.v(26): truncated value with size 32 to match size of target (20)" {  } { { "PNU_CLK_DIV.v" "" { Text "C:/intelFPGA_lite/20.1/assignment11/PNU_CLK_DIV.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637058557029 "|ten_week_2|PNU_CLK_DIV:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV PNU_CLK_DIV:inst12 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"PNU_CLK_DIV:inst12\"" {  } { { "ten_week_2.bdf" "inst12" { Schematic "C:/intelFPGA_lite/20.1/assignment11/ten_week_2.bdf" { { -160 -160 -8 -48 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637058557029 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 PNU_CLK_DIV.v(26) " "Verilog HDL assignment warning at PNU_CLK_DIV.v(26): truncated value with size 32 to match size of target (20)" {  } { { "PNU_CLK_DIV.v" "" { Text "C:/intelFPGA_lite/20.1/assignment11/PNU_CLK_DIV.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637058557029 "|ten_week_2|PNU_CLK_DIV:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV PNU_CLK_DIV:inst313 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"PNU_CLK_DIV:inst313\"" {  } { { "ten_week_2.bdf" "inst313" { Schematic "C:/intelFPGA_lite/20.1/assignment11/ten_week_2.bdf" { { -160 -568 -416 -48 "inst313" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637058557029 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 PNU_CLK_DIV.v(26) " "Verilog HDL assignment warning at PNU_CLK_DIV.v(26): truncated value with size 32 to match size of target (20)" {  } { { "PNU_CLK_DIV.v" "" { Text "C:/intelFPGA_lite/20.1/assignment11/PNU_CLK_DIV.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637058557029 "|ten_week_2|PNU_CLK_DIV:inst313"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV PNU_CLK_DIV:inst7 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"PNU_CLK_DIV:inst7\"" {  } { { "ten_week_2.bdf" "inst7" { Schematic "C:/intelFPGA_lite/20.1/assignment11/ten_week_2.bdf" { { 0 -976 -824 112 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637058557029 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 PNU_CLK_DIV.v(26) " "Verilog HDL assignment warning at PNU_CLK_DIV.v(26): truncated value with size 32 to match size of target (20)" {  } { { "PNU_CLK_DIV.v" "" { Text "C:/intelFPGA_lite/20.1/assignment11/PNU_CLK_DIV.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637058557029 "|ten_week_2|PNU_CLK_DIV:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV PNU_CLK_DIV:inst10 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"PNU_CLK_DIV:inst10\"" {  } { { "ten_week_2.bdf" "inst10" { Schematic "C:/intelFPGA_lite/20.1/assignment11/ten_week_2.bdf" { { 0 -576 -424 112 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637058557029 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 PNU_CLK_DIV.v(26) " "Verilog HDL assignment warning at PNU_CLK_DIV.v(26): truncated value with size 32 to match size of target (20)" {  } { { "PNU_CLK_DIV.v" "" { Text "C:/intelFPGA_lite/20.1/assignment11/PNU_CLK_DIV.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637058557029 "|ten_week_2|PNU_CLK_DIV:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "step_moter step_moter:inst40 " "Elaborating entity \"step_moter\" for hierarchy \"step_moter:inst40\"" {  } { { "ten_week_2.bdf" "inst40" { Schematic "C:/intelFPGA_lite/20.1/assignment11/ten_week_2.bdf" { { 824 1960 2136 952 "inst40" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637058557029 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst28 " "Block or symbol \"NOT\" of instance \"inst28\" overlaps another block or symbol" {  } { { "step_moter.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/assignment11/step_moter.bdf" { { 88 880 928 120 "inst28" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1637058557029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV step_moter:inst40\|PNU_CLK_DIV:inst " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"step_moter:inst40\|PNU_CLK_DIV:inst\"" {  } { { "step_moter.bdf" "inst" { Schematic "C:/intelFPGA_lite/20.1/assignment11/step_moter.bdf" { { 328 72 224 440 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637058557029 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 PNU_CLK_DIV.v(26) " "Verilog HDL assignment warning at PNU_CLK_DIV.v(26): truncated value with size 32 to match size of target (20)" {  } { { "PNU_CLK_DIV.v" "" { Text "C:/intelFPGA_lite/20.1/assignment11/PNU_CLK_DIV.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637058557029 "|step_moter|PNU_CLK_DIV:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "is_correct is_correct:inst51 " "Elaborating entity \"is_correct\" for hierarchy \"is_correct:inst51\"" {  } { { "ten_week_2.bdf" "inst51" { Schematic "C:/intelFPGA_lite/20.1/assignment11/ten_week_2.bdf" { { 904 1416 1568 1032 "inst51" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637058557029 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "com5 VCC " "Pin \"com5\" is stuck at VCC" {  } { { "ten_week_2.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/assignment11/ten_week_2.bdf" { { 688 1952 2128 704 "com5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637058557325 "|ten_week_2|com5"} { "Warning" "WMLS_MLS_STUCK_PIN" "com6 VCC " "Pin \"com6\" is stuck at VCC" {  } { { "ten_week_2.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/assignment11/ten_week_2.bdf" { { 712 1960 2136 728 "com6" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637058557325 "|ten_week_2|com6"} { "Warning" "WMLS_MLS_STUCK_PIN" "com7 VCC " "Pin \"com7\" is stuck at VCC" {  } { { "ten_week_2.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/assignment11/ten_week_2.bdf" { { 736 1960 2136 752 "com7" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637058557325 "|ten_week_2|com7"} { "Warning" "WMLS_MLS_STUCK_PIN" "com8 VCC " "Pin \"com8\" is stuck at VCC" {  } { { "ten_week_2.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/assignment11/ten_week_2.bdf" { { 760 1960 2136 776 "com8" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637058557325 "|ten_week_2|com8"} { "Warning" "WMLS_MLS_STUCK_PIN" "B3 GND " "Pin \"B3\" is stuck at GND" {  } { { "ten_week_2.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/assignment11/ten_week_2.bdf" { { 1032 1976 2152 1048 "B\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637058557325 "|ten_week_2|B3"} { "Warning" "WMLS_MLS_STUCK_PIN" "B2 GND " "Pin \"B2\" is stuck at GND" {  } { { "ten_week_2.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/assignment11/ten_week_2.bdf" { { 1032 1976 2152 1048 "B\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637058557325 "|ten_week_2|B2"} { "Warning" "WMLS_MLS_STUCK_PIN" "B1 GND " "Pin \"B1\" is stuck at GND" {  } { { "ten_week_2.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/assignment11/ten_week_2.bdf" { { 1032 1976 2152 1048 "B\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637058557325 "|ten_week_2|B1"} { "Warning" "WMLS_MLS_STUCK_PIN" "B0 GND " "Pin \"B0\" is stuck at GND" {  } { { "ten_week_2.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/assignment11/ten_week_2.bdf" { { 1032 1976 2152 1048 "B\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637058557325 "|ten_week_2|B0"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1637058557325 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "439 " "Implemented 439 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1637058557466 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1637058557466 ""} { "Info" "ICUT_CUT_TM_LCELLS" "395 " "Implemented 395 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1637058557466 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1637058557466 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4722 " "Peak virtual memory: 4722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637058557513 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 16 19:29:17 2021 " "Processing ended: Tue Nov 16 19:29:17 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637058557513 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637058557513 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637058557513 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1637058557513 ""}
