<stg><name>writeOutput_synchronous_Pipeline_VITIS_LOOP_367_1</name>


<trans_list>

<trans id="109" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="18" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:1 %zext_ln376_2_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %zext_ln376_2

]]></Node>
<StgValue><ssdm name="zext_ln376_2_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:2 %icmp_ln376_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln376

]]></Node>
<StgValue><ssdm name="icmp_ln376_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %trunc_ln1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %trunc_ln1

]]></Node>
<StgValue><ssdm name="trunc_ln1_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:4 %select_ln376_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %select_ln376

]]></Node>
<StgValue><ssdm name="select_ln376_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:5 %zext_ln376_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln376_1

]]></Node>
<StgValue><ssdm name="zext_ln376_1_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:6 %outmmap_offset_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %outmmap_offset

]]></Node>
<StgValue><ssdm name="outmmap_offset_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="31">
<![CDATA[
newFuncRoot:7 %zext_ln376_2_cast = zext i31 %zext_ln376_2_read

]]></Node>
<StgValue><ssdm name="zext_ln376_2_cast"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="2">
<![CDATA[
newFuncRoot:8 %select_ln376_cast = zext i2 %select_ln376_read

]]></Node>
<StgValue><ssdm name="select_ln376_cast"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="504" op_0_bw="8">
<![CDATA[
newFuncRoot:9 %zext_ln376_1_cast = zext i8 %zext_ln376_1_read

]]></Node>
<StgValue><ssdm name="zext_ln376_1_cast"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %packed_outputs_stream_s3_kp1_s, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %packed_outputs_stream_s3_kp0_s, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %packed_outputs_stream_s2_kp1_s, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %packed_outputs_stream_s2_kp0_s, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %packed_outputs_stream_s1_kp1_s, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %packed_outputs_stream_s1_kp0_s, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %packed_outputs_stream_s0_kp1_s, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %packed_outputs_stream_s0_kp0_s, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %outmmap, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
newFuncRoot:19 %store_ln0 = store i18 0, i18 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:20 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
for.inc:0 %i_1 = load i18 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
for.inc:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %outmmap

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:3 %icmp_ln367 = icmp_eq  i18 %i_1, i18 131072

]]></Node>
<StgValue><ssdm name="icmp_ln367"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 131072, i64 131072, i64 131072

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:5 %add_ln367 = add i18 %i_1, i18 1

]]></Node>
<StgValue><ssdm name="add_ln367"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:6 %br_ln367 = br i1 %icmp_ln367, void %for.inc.split, void %for.end.exitStub

]]></Node>
<StgValue><ssdm name="br_ln367"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="17" op_0_bw="18">
<![CDATA[
for.inc.split:17 %trunc_ln376 = trunc i18 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln376"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="22" op_0_bw="22" op_1_bw="17" op_2_bw="5">
<![CDATA[
for.inc.split:18 %shl_ln376_2 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %trunc_ln376, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln376_2"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="22">
<![CDATA[
for.inc.split:19 %zext_ln376 = zext i22 %shl_ln376_2

]]></Node>
<StgValue><ssdm name="zext_ln376"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:20 %add_ln376 = add i64 %zext_ln376, i64 %outmmap_offset_read

]]></Node>
<StgValue><ssdm name="add_ln376"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:24 %trunc_ln376_3 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln376, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln376_3"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.split:32 %br_ln376 = br i1 %icmp_ln376_read, void %for.inc.split._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln376"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="46" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.inc.split:1 %packed_outputs_stream_s0_kp0_s_read = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %packed_outputs_stream_s0_kp0_s

]]></Node>
<StgValue><ssdm name="packed_outputs_stream_s0_kp0_s_read"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="33">
<![CDATA[
for.inc.split:2 %to_store_s0_k0_V = trunc i33 %packed_outputs_stream_s0_kp0_s_read

]]></Node>
<StgValue><ssdm name="to_store_s0_k0_V"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.inc.split:3 %packed_outputs_stream_s0_kp1_s_read = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %packed_outputs_stream_s0_kp1_s

]]></Node>
<StgValue><ssdm name="packed_outputs_stream_s0_kp1_s_read"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="33">
<![CDATA[
for.inc.split:4 %to_store_s0_k1_V = trunc i33 %packed_outputs_stream_s0_kp1_s_read

]]></Node>
<StgValue><ssdm name="to_store_s0_k1_V"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.inc.split:5 %packed_outputs_stream_s1_kp0_s_read = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %packed_outputs_stream_s1_kp0_s

]]></Node>
<StgValue><ssdm name="packed_outputs_stream_s1_kp0_s_read"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="33">
<![CDATA[
for.inc.split:6 %to_store_s1_k0_V = trunc i33 %packed_outputs_stream_s1_kp0_s_read

]]></Node>
<StgValue><ssdm name="to_store_s1_k0_V"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.inc.split:7 %packed_outputs_stream_s1_kp1_s_read = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %packed_outputs_stream_s1_kp1_s

]]></Node>
<StgValue><ssdm name="packed_outputs_stream_s1_kp1_s_read"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="33">
<![CDATA[
for.inc.split:8 %to_store_s1_k1_V = trunc i33 %packed_outputs_stream_s1_kp1_s_read

]]></Node>
<StgValue><ssdm name="to_store_s1_k1_V"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.inc.split:9 %packed_outputs_stream_s2_kp0_s_read = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %packed_outputs_stream_s2_kp0_s

]]></Node>
<StgValue><ssdm name="packed_outputs_stream_s2_kp0_s_read"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="33">
<![CDATA[
for.inc.split:10 %to_store_s2_k0_V = trunc i33 %packed_outputs_stream_s2_kp0_s_read

]]></Node>
<StgValue><ssdm name="to_store_s2_k0_V"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.inc.split:11 %packed_outputs_stream_s2_kp1_s_read = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %packed_outputs_stream_s2_kp1_s

]]></Node>
<StgValue><ssdm name="packed_outputs_stream_s2_kp1_s_read"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="33">
<![CDATA[
for.inc.split:12 %to_store_s2_k1_V = trunc i33 %packed_outputs_stream_s2_kp1_s_read

]]></Node>
<StgValue><ssdm name="to_store_s2_k1_V"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.inc.split:13 %packed_outputs_stream_s3_kp0_s_read = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %packed_outputs_stream_s3_kp0_s

]]></Node>
<StgValue><ssdm name="packed_outputs_stream_s3_kp0_s_read"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="33">
<![CDATA[
for.inc.split:14 %to_store_s3_k0_V = trunc i33 %packed_outputs_stream_s3_kp0_s_read

]]></Node>
<StgValue><ssdm name="to_store_s3_k0_V"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.inc.split:15 %packed_outputs_stream_s3_kp1_s_read = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %packed_outputs_stream_s3_kp1_s

]]></Node>
<StgValue><ssdm name="packed_outputs_stream_s3_kp1_s_read"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="33">
<![CDATA[
for.inc.split:16 %to_store_s3_k1_V = trunc i33 %packed_outputs_stream_s3_kp1_s_read

]]></Node>
<StgValue><ssdm name="to_store_s3_k1_V"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
for.inc.split:21 %or_ln376_6 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32, i32 %to_store_s3_k1_V, i32 %to_store_s3_k0_V, i32 %to_store_s2_k1_V, i32 %to_store_s2_k0_V, i32 %to_store_s1_k1_V, i32 %to_store_s1_k0_V, i32 %to_store_s0_k1_V, i32 %to_store_s0_k0_V

]]></Node>
<StgValue><ssdm name="or_ln376_6"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="504" op_0_bw="256">
<![CDATA[
for.inc.split:22 %zext_ln376_3 = zext i256 %or_ln376_6

]]></Node>
<StgValue><ssdm name="zext_ln376_3"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="504" op_0_bw="504" op_1_bw="504">
<![CDATA[
for.inc.split:23 %shl_ln376 = shl i504 %zext_ln376_3, i504 %zext_ln376_1_cast

]]></Node>
<StgValue><ssdm name="shl_ln376"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="59">
<![CDATA[
for.inc.split:25 %sext_ln376 = sext i59 %trunc_ln376_3

]]></Node>
<StgValue><ssdm name="sext_ln376"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
for.inc.split:26 %outmmap_addr = getelementptr i256 %outmmap, i64 %sext_ln376

]]></Node>
<StgValue><ssdm name="outmmap_addr"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
for.inc.split:27 %empty_18 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i256, i256 %outmmap_addr, i32 %select_ln376_cast

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="256" op_0_bw="504">
<![CDATA[
for.inc.split:28 %trunc_ln376_1 = trunc i504 %shl_ln376

]]></Node>
<StgValue><ssdm name="trunc_ln376_1"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="248" op_0_bw="248" op_1_bw="504" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:30 %tmp_3 = partselect i248 @_ssdm_op_PartSelect.i248.i504.i32.i32, i504 %shl_ln376, i32 256, i32 503

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="18" op_1_bw="18" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split._crit_edge:1 %store_ln367 = store i18 %add_ln367, i18 %i

]]></Node>
<StgValue><ssdm name="store_ln367"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="71" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
for.inc.split:29 %write_ln376 = write void @_ssdm_op_Write.m_axi.p1i256, i256 %outmmap_addr, i256 %trunc_ln376_1, i32 %trunc_ln1_read

]]></Node>
<StgValue><ssdm name="write_ln376"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:0 %specloopname_ln367 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln367"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="256" op_0_bw="248">
<![CDATA[
for.inc.split:31 %zext_ln376_4 = zext i248 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln376_4"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln376_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
:0 %write_ln376 = write void @_ssdm_op_Write.m_axi.p1i256, i256 %outmmap_addr, i256 %zext_ln376_4, i32 %zext_ln376_2_cast

]]></Node>
<StgValue><ssdm name="write_ln376"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln376_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln376 = br void %for.inc.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln376"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="76" st_id="5" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split._crit_edge:0 %empty_17 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %outmmap_addr

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="77" st_id="6" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split._crit_edge:0 %empty_17 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %outmmap_addr

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="78" st_id="7" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split._crit_edge:0 %empty_17 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %outmmap_addr

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0">
<![CDATA[
for.end.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="79" st_id="8" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split._crit_edge:0 %empty_17 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %outmmap_addr

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="80" st_id="9" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split._crit_edge:0 %empty_17 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %outmmap_addr

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="81" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split._crit_edge:2 %br_ln367 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln367"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
