/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * $Id: allenum.h 1.558.2.2 Broadcom SDK $
 * $Copyright: Copyright 2011 Broadcom Corporation.
 * This program is the proprietary software of Broadcom Corporation
 * and/or its licensors, and may only be used, duplicated, modified
 * or distributed pursuant to the terms and conditions of a separate,
 * written license agreement executed between you and Broadcom
 * (an "Authorized License").  Except as set forth in an Authorized
 * License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and
 * Broadcom expressly reserves all rights in and to the Software
 * and all intellectual property rights therein.  IF YOU HAVE
 * NO AUTHORIZED LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE
 * IN ANY WAY, AND SHOULD IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE
 * ALL USE OF THE SOFTWARE.  
 *  
 * Except as expressly set forth in the Authorized License,
 *  
 * 1.     This program, including its structure, sequence and organization,
 * constitutes the valuable trade secrets of Broadcom, and you shall use
 * all reasonable efforts to protect the confidentiality thereof,
 * and to use this information only in connection with your use of
 * Broadcom integrated circuit products.
 *  
 * 2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS
 * PROVIDED "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES,
 * REPRESENTATIONS OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY,
 * OR OTHERWISE, WITH RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY
 * DISCLAIMS ANY AND ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY,
 * NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES,
 * ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING
 * OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 * 
 * 3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL
 * BROADCOM OR ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL,
 * INCIDENTAL, SPECIAL, INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER
 * ARISING OUT OF OR IN ANY WAY RELATING TO YOUR USE OF OR INABILITY
 * TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF
 * THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR USD 1.00,
 * WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING
 * ANY FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.$
 *
 * File:	allenum.h
 * Purpose:	Enumerated types for fields, memories, registers
 * Supports:	bcm5690_a0
 *		bcm5670_a0
 *		bcm5673_a0
 *		bcm5674_a0
 *		bcm5665_a0
 *		bcm5665_b0
 *		bcm5650_c0
 *		bcm5695_a0
 *		bcm5675_a0
 *		bcm56601_a0
 *		bcm56601_b0
 *		bcm56601_c0
 *		bcm56602_a0
 *		bcm56602_b0
 *		bcm56602_c0
 *		bcm56504_a0
 *		bcm56504_b0
 *		bcm56304_b0
 *		bcm56314_a0
 *		bcm56102_a0
 *		bcm56112_a0
 *		bcm56800_a0
 *		bcm56218_a0
 *		bcm56514_a0
 *		bcm56624_a0
 *		bcm56624_b0
 *		bcm56680_a0
 *		bcm56680_b0
 *		bcm56224_a0
 *		bcm56224_b0
 *		bcm56820_a0
 *		bcm56725_a0
 *		bcm53314_a0
 *		bcm53324_a0
 *		bcm56634_a0
 *		bcm56634_b0
 *		bcm56524_a0
 *		bcm56524_b0
 *		bcm56685_a0
 *		bcm56685_b0
 *		bcm56334_a0
 *		bcm56334_b0
 *		bcm88230_a0
 *		bcm88230_b0
 *		bcm88230_c0
 *		bcm56840_a0
 *		bcm56840_b0
 *		bcm56142_a0
 *		bcm88732_a0
 *		bcm56440_a0
 */

#ifndef _SOC_ALLENUM_H
#define _SOC_ALLENUM_H


#ifndef EXTERN
# ifdef __cplusplus
#  define EXTERN extern "C"
# else
#  define EXTERN extern
# endif
#endif

/****************************************************************
 *
 * BCM Chip Support options.
 *
 * If NO_BCM_<chip> is defined, do not define BCM_<chip>.  This
 * avoids adding support for the chip.  NO_BCM_<chip> can be added
 * to Make.local.
 ****************************************************************/

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_5690_A0)
#  define BCM_5690_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_5670_A0)
#  define BCM_5670_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_5673_A0)
#  define BCM_5673_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_5674_A0)
#  define BCM_5674_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_5665_A0)
#  define BCM_5665_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_5665_B0)
#  define BCM_5665_B0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_5650_C0)
#  define BCM_5650_C0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_5695_A0)
#  define BCM_5695_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_5675_A0)
#  define BCM_5675_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56601_A0)
#  define BCM_56601_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56601_B0)
#  define BCM_56601_B0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56601_C0)
#  define BCM_56601_C0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56602_A0)
#  define BCM_56602_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56602_B0)
#  define BCM_56602_B0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56602_C0)
#  define BCM_56602_C0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56504_A0)
#  define BCM_56504_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56504_B0)
#  define BCM_56504_B0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56304_B0)
#  define BCM_56304_B0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56314_A0)
#  define BCM_56314_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56102_A0)
#  define BCM_56102_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56112_A0)
#  define BCM_56112_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56800_A0)
#  define BCM_56800_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56580_A0)
#  define BCM_56800_A0
#  define BCM_56580_A0
# endif

#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56700_A0)
#  define BCM_56800_A0
#  define BCM_56700_A0
# endif

#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56218_A0)
#  define BCM_56218_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56514_A0)
#  define BCM_56514_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56624_A0)
#  define BCM_56624_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56624_B0)
#  define BCM_56624_B0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56680_A0)
#  define BCM_56680_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56680_B0)
#  define BCM_56680_B0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56224_A0)
#  define BCM_56224_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56224_B0)
#  define BCM_56224_B0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56820_A0)
#  define BCM_56820_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56725_A0)
#  define BCM_56725_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_53314_A0)
#  define BCM_53314_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_53324_A0)
#  define BCM_53324_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56634_A0)
#  define BCM_56634_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56634_B0)
#  define BCM_56634_B0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56524_A0)
#  define BCM_56524_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56524_B0)
#  define BCM_56524_B0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56685_A0)
#  define BCM_56685_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56685_B0)
#  define BCM_56685_B0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56334_A0)
#  define BCM_56334_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56334_B0)
#  define BCM_56334_B0
# endif
#endif

#ifdef BCM_SBX_SUPPORT
# if !defined(NO_BCM_88230_A0)
#  define BCM_88230_A0
# endif
#endif

#ifdef BCM_SBX_SUPPORT
# if !defined(NO_BCM_88230_B0)
#  define BCM_88230_B0
# endif
#endif

#ifdef BCM_SBX_SUPPORT
# if !defined(NO_BCM_88230_C0)
#  define BCM_88230_C0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56840_A0)
#  define BCM_56840_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56840_B0)
#  define BCM_56840_B0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56142_A0)
#  define BCM_56142_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_88732_A0)
#  define BCM_88732_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56440_A0)
#  define BCM_56440_A0
# endif
#endif

typedef int soc_reg_t;

#define INVALIDr -1
#define ACL_END_OVRDr 0
#define ACL_START_OVRDr 1
#define AGER_CONFIG0r 2
#define AGER_CONFIG1r 3
#define AGER_EVENT_STATUSr 4
#define AGER_EVENT_THRESHr 5
#define AGER_STATUSr 6
#define AGER_THRESH_0r 7
#define AGER_THRESH_1r 8
#define AGER_THRESH_2r 9
#define AGER_THRESH_3r 10
#define AGER_THRESH_4r 11
#define AGER_THRESH_5r 12
#define AGER_THRESH_6r 13
#define AGER_THRESH_7r 14
#define AGER_THRESH_8r 15
#define AGER_THRESH_9r 16
#define AGER_THRESH_10r 17
#define AGER_THRESH_11r 18
#define AGER_THRESH_12r 19
#define AGER_THRESH_13r 20
#define AGER_THRESH_14r 21
#define AGER_THRESH_15r 22
#define AGINGCTRMEMDEBUGr 23
#define AGINGEXPMEMDEBUGr 24
#define AGING_CTR_ECC_CONTROL_EXTr 25
#define AGING_CTR_ECC_CONTROL_INTr 26
#define AGING_CTR_MEM_DEBUGr 27
#define AGING_DFT_CNT_EXTr 28
#define AGING_DFT_CNT_INTr 29
#define AGING_ERROR_EXTr 30
#define AGING_ERROR_INTr 31
#define AGING_ERROR_MASK_EXTr 32
#define AGING_ERROR_MASK_INTr 33
#define AGING_EXP_ECC_CONTROL_EXTr 34
#define AGING_EXP_ECC_CONTROL_INTr 35
#define AGING_EXP_MEM_DEBUGr 36
#define AGING_LMT_ECC_CONTROL_EXTr 37
#define AGING_LMT_ECC_CONTROL_INTr 38
#define AGING_THRESHOLDr 39
#define ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr 40
#define ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTRr 41
#define ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_NACKr 42
#define ANCTLr 43
#define ANLPAr 44
#define ANNPGr 45
#define ANSTTr 46
#define ANY_RMEP_TLV_INTERFACE_DOWN_STATUSr 47
#define ANY_RMEP_TLV_INTERFACE_UP_STATUSr 48
#define ANY_RMEP_TLV_PORT_DOWN_STATUSr 49
#define ANY_RMEP_TLV_PORT_UP_STATUSr 50
#define AOPSTHr 51
#define ARB_EOP_DEBUGr 52
#define ARB_RAM_DBGCTRLr 53
#define ARL_AGE_TIMERr 54
#define ARL_CAM_BIST_CTRLr 55
#define ARL_CAM_BIST_STATUS_S2r 56
#define ARL_CAM_BIST_STATUS_S3r 57
#define ARL_CAM_BIST_STATUS_S5r 58
#define ARL_CAM_BIST_STATUS_S6r 59
#define ARL_CAM_BIST_STATUS_S8r 60
#define ARL_CAM_DEBUGr 61
#define ARL_CONTROLr 62
#define ARL_DEFAULT_DEFAULT_ROUTER_IPr 63
#define ARL_DEFIP_HI_PARITY_STATUSr 64
#define ARL_DEFIP_LO_PARITY_STATUSr 65
#define ARL_IPIC_CONFIG_DEBUGr 66
#define ARL_L2_PARITY_STATUSr 67
#define ARL_L3_PARITY_STATUSr 68
#define ARL_MEMBIST_STATUSr 69
#define ARL_PARADDR_DEFIPr 70
#define ARL_PARADDR_IPMCr 71
#define ARL_PARADDR_L2r 72
#define ARL_PARADDR_L3r 73
#define ARL_PARADDR_L2MCr 74
#define ARL_PARADDR_L2_STATICr 75
#define ARL_PARADDR_L2_VALIDr 76
#define ARL_PARADDR_L3IFr 77
#define ARL_PARADDR_L3_VALIDr 78
#define ARL_PARADDR_QVLANr 79
#define ARL_PARADDR_SPFr 80
#define ARL_PARADDR_STGr 81
#define ARL_PARERRr 82
#define ARL_QVLAN_PARITY_STATUSr 83
#define ARL_SPARE_REG0r 84
#define ARL_SPARE_REG1r 85
#define ARL_SPARE_REG2r 86
#define ARL_XPIC_CONFIG_DEBUGr 87
#define ARP_RARP_ENABLEr 88
#define ASFCONFIGr 89
#define ASFPORTSPEEDr 90
#define ASF_PORT_SPEEDr 91
#define ATSB1_TCID_0r 92
#define ATSB1_TCID_1r 93
#define ATSB1_TCID_2r 94
#define ATSB1_TCID_3r 95
#define ATSB1_TCID_4r 96
#define ATSB1_TCID_5r 97
#define ATSB1_TCID_6r 98
#define ATSB1_TCID_7r 99
#define ATSB1_TCID_8r 100
#define ATSB1_TCID_9r 101
#define ATSB1_TCID_10r 102
#define ATSB1_TCID_11r 103
#define ATSB1_TCID_12r 104
#define ATSB1_TCID_13r 105
#define ATSB1_TCID_14r 106
#define ATSB1_TCID_15r 107
#define ATSB2_TCID_0r 108
#define ATSB2_TCID_1r 109
#define ATSB2_TCID_2r 110
#define ATSB2_TCID_3r 111
#define ATSB2_TCID_4r 112
#define ATSB2_TCID_5r 113
#define ATSB2_TCID_6r 114
#define ATSB2_TCID_7r 115
#define ATSB2_TCID_8r 116
#define ATSB2_TCID_9r 117
#define ATSB2_TCID_10r 118
#define ATSB2_TCID_11r 119
#define ATSB2_TCID_12r 120
#define ATSB2_TCID_13r 121
#define ATSB2_TCID_14r 122
#define ATSB2_TCID_15r 123
#define ATSC_TCID_0r 124
#define ATSC_TCID_1r 125
#define ATSC_TCID_2r 126
#define ATSC_TCID_3r 127
#define ATSC_TCID_4r 128
#define ATSC_TCID_5r 129
#define ATSC_TCID_6r 130
#define ATSC_TCID_7r 131
#define ATSC_TCID_8r 132
#define ATSC_TCID_9r 133
#define ATSC_TCID_10r 134
#define ATSC_TCID_11r 135
#define ATSC_TCID_12r 136
#define ATSC_TCID_13r 137
#define ATSC_TCID_14r 138
#define ATSC_TCID_15r 139
#define ATSUM1_TCID_0r 140
#define ATSUM1_TCID_1r 141
#define ATSUM1_TCID_2r 142
#define ATSUM1_TCID_3r 143
#define ATSUM1_TCID_4r 144
#define ATSUM1_TCID_5r 145
#define ATSUM1_TCID_6r 146
#define ATSUM1_TCID_7r 147
#define ATSUM1_TCID_8r 148
#define ATSUM1_TCID_9r 149
#define ATSUM1_TCID_10r 150
#define ATSUM1_TCID_11r 151
#define ATSUM1_TCID_12r 152
#define ATSUM1_TCID_13r 153
#define ATSUM1_TCID_14r 154
#define ATSUM1_TCID_15r 155
#define ATSUM2_TCID_0r 156
#define ATSUM2_TCID_1r 157
#define ATSUM2_TCID_2r 158
#define ATSUM2_TCID_3r 159
#define ATSUM2_TCID_4r 160
#define ATSUM2_TCID_5r 161
#define ATSUM2_TCID_6r 162
#define ATSUM2_TCID_7r 163
#define ATSUM2_TCID_8r 164
#define ATSUM2_TCID_9r 165
#define ATSUM2_TCID_10r 166
#define ATSUM2_TCID_11r 167
#define ATSUM2_TCID_12r 168
#define ATSUM2_TCID_13r 169
#define ATSUM2_TCID_14r 170
#define ATSUM2_TCID_15r 171
#define AUTOVOIP_OUI_1r 172
#define AUTOVOIP_OUI_2r 173
#define AUTOVOIP_OUI_3r 174
#define AUTOVOIP_OUI_4r 175
#define AUTOVOIP_OUI_5r 176
#define AUTOVOIP_OUI_6r 177
#define AUX_ARB_CONTROLr 178
#define AUX_ARB_CONTROL_2r 179
#define AXI_SRAM_MEMC_CONFIGr 180
#define BAA_CREDIT_THRESHr 181
#define BAA_EVENT_BLOCKr 182
#define BAA_LOOP_SIZEr 183
#define BAA_QUEUE_RANGEr 184
#define BACKPRESSUREDISCARDr 185
#define BACKPRESSUREWARNr 186
#define BCAST_BLOCK_MASKr 187
#define BCAST_BLOCK_MASK_64r 188
#define BCAST_BLOCK_MASK_HIr 189
#define BCAST_BLOCK_MASK_PARITY_CONTROLr 190
#define BCAST_BLOCK_MASK_PARITY_STATUS_INTRr 191
#define BCAST_BLOCK_MASK_PARITY_STATUS_NACKr 192
#define BCAST_RATE_CONTROLr 193
#define BCAST_RATE_CONTROL_M0r 194
#define BCAST_RATE_CONTROL_M1r 195
#define BCAST_STORM_CONTROLr 196
#define BFD_RX_ACH_TYPE_CONTROL0r 197
#define BFD_RX_ACH_TYPE_CONTROL1r 198
#define BFD_RX_ACH_TYPE_MPLSTPr 199
#define BFD_RX_UDP_CONTROLr 200
#define BFD_RX_UDP_CONTROL_1r 201
#define BIGINGBUFFERTHRESr 202
#define BISR_DEBUG_DATAr 203
#define BISR_LOAD_DONE_STATUSr 204
#define BISR_LOAD_STATUSr 205
#define BKPMETERINGBUCKETr 206
#define BKPMETERINGCONFIGr 207
#define BKPMETERINGCONFIG1r 208
#define BKPMETERINGCONFIG_64r 209
#define BKPMETERINGCONFIG_EXTr 210
#define BKPMETERINGDISCSTATUSr 211
#define BKPMETERINGDISCSTATUS0_64r 212
#define BKPMETERINGDISCSTATUS1_64r 213
#define BKPMETERINGDISCSTATUS_64r 214
#define BKPMETERINGDISCSTATUS_HIr 215
#define BKPMETERINGSTATUSr 216
#define BKPMETERINGSTATUS_HIr 217
#define BKPMETERINGWARNSTATUSr 218
#define BKPMETERINGWARNSTATUS0_64r 219
#define BKPMETERINGWARNSTATUS1_64r 220
#define BKPMETERINGWARNSTATUS_64r 221
#define BKP_CONFIGr 222
#define BKP_DISCr 223
#define BKP_DISC_BMAPr 224
#define BKP_DISC_BMAP_HIr 225
#define BKP_DISC_PRIORITYr 226
#define BKP_STATUSr 227
#define BMAC_PFC_COS0_XOFF_CNTr 228
#define BMAC_PFC_COS10_XOFF_CNTr 229
#define BMAC_PFC_COS11_XOFF_CNTr 230
#define BMAC_PFC_COS12_XOFF_CNTr 231
#define BMAC_PFC_COS13_XOFF_CNTr 232
#define BMAC_PFC_COS14_XOFF_CNTr 233
#define BMAC_PFC_COS15_XOFF_CNTr 234
#define BMAC_PFC_COS1_XOFF_CNTr 235
#define BMAC_PFC_COS2_XOFF_CNTr 236
#define BMAC_PFC_COS3_XOFF_CNTr 237
#define BMAC_PFC_COS4_XOFF_CNTr 238
#define BMAC_PFC_COS5_XOFF_CNTr 239
#define BMAC_PFC_COS6_XOFF_CNTr 240
#define BMAC_PFC_COS7_XOFF_CNTr 241
#define BMAC_PFC_COS8_XOFF_CNTr 242
#define BMAC_PFC_COS9_XOFF_CNTr 243
#define BMAC_PFC_CTRLr 244
#define BMAC_PFC_DA_HIr 245
#define BMAC_PFC_DA_LOr 246
#define BMAC_PFC_OPCODEr 247
#define BMAC_PFC_TYPEr 248
#define BOUNDARY_MPLSr 249
#define BOUNDARY_V4_PREFIXr 250
#define BOUNDARY_V6_PREFIXr 251
#define BPDU0r 252
#define BPDU1r 253
#define BPDU2r 254
#define BPDU3r 255
#define BPDU4r 256
#define BPDU5r 257
#define BP_CONFIG0r 258
#define BP_DEBUGr 259
#define BP_DP_XP4_TMr 260
#define BP_DP_XP5_TMr 261
#define BP_DP_XP6_TMr 262
#define BP_DP_XP7_TMr 263
#define BP_ECC_DEBUGr 264
#define BP_ECC_ERRORr 265
#define BP_ECC_ERROR_MASKr 266
#define BP_ECC_STATUS0r 267
#define BP_ECC_STATUS1r 268
#define BP_ERRORr 269
#define BP_ERROR_MASKr 270
#define BP_XP4_DP_CONFIGr 271
#define BP_XP4_FC_CONFIGr 272
#define BP_XP4_RECEIVE_FC_MSGSr 273
#define BP_XP5_DP_CONFIGr 274
#define BP_XP5_FC_CONFIGr 275
#define BP_XP5_RECEIVE_FC_MSGSr 276
#define BP_XP6_DP_CONFIGr 277
#define BP_XP6_FC_CONFIGr 278
#define BP_XP6_RECEIVE_FC_MSGSr 279
#define BP_XP7_DP_CONFIGr 280
#define BP_XP7_FC_CONFIGr 281
#define BP_XP7_RECEIVE_FC_MSGSr 282
#define BSAFE_GLB_CMD_CTRLr 283
#define BSAFE_GLB_CMD_DATA_INr 284
#define BSAFE_GLB_CMD_DATA_OUTr 285
#define BSAFE_GLB_DEV_STATUSr 286
#define BSAFE_GLB_INT_CTRLr 287
#define BSAFE_GLB_MEM_PARAMr 288
#define BSAFE_GLB_MEM_TST_CTLr 289
#define BSAFE_GLB_PRESCALEr 290
#define BSAFE_GLB_PROD_CFGr 291
#define BSAFE_GLB_TIMERr 292
#define BSAFE_GLB_UHSM_CFGr 293
#define BUCKET_ECCr 294
#define BUFFER_CELL_LIMIT_SPr 295
#define BUFFER_CELL_LIMIT_SP_SHAREDr 296
#define BUFFER_PACKET_LIMIT_SPr 297
#define BUFFER_PACKET_LIMIT_SP_SHAREDr 298
#define CALENDAR_CONFIGr 299
#define CAM_BIST_STATUS_S2r 300
#define CAM_BIST_STATUS_S3r 301
#define CAM_BIST_STATUS_S5r 302
#define CAM_BIST_STATUS_S6r 303
#define CAM_BIST_STATUS_S8r 304
#define CASCHNG1_CID_0r 305
#define CASCHNG1_CID_1r 306
#define CASCHNG1_CID_2r 307
#define CASCHNG1_CID_3r 308
#define CASCHNG1_CID_4r 309
#define CASCHNG1_CID_5r 310
#define CASCHNG1_CID_6r 311
#define CASCHNG1_CID_7r 312
#define CASCHNG1_CID_8r 313
#define CASCHNG1_CID_9r 314
#define CASCHNG1_CID_10r 315
#define CASCHNG1_CID_11r 316
#define CASCHNG1_CID_12r 317
#define CASCHNG1_CID_13r 318
#define CASCHNG1_CID_14r 319
#define CASCHNG1_CID_15r 320
#define CASCHNG2_CID_0r 321
#define CASCHNG2_CID_1r 322
#define CASCHNG2_CID_2r 323
#define CASCHNG2_CID_3r 324
#define CASCHNG2_CID_4r 325
#define CASCHNG2_CID_5r 326
#define CASCHNG2_CID_6r 327
#define CASCHNG2_CID_7r 328
#define CASCHNG2_CID_8r 329
#define CASCHNG2_CID_9r 330
#define CASCHNG2_CID_10r 331
#define CASCHNG2_CID_11r 332
#define CASCHNG2_CID_12r 333
#define CASCHNG2_CID_13r 334
#define CASCHNG2_CID_14r 335
#define CASCHNG2_CID_15r 336
#define CASIDLEr 337
#define CASMODRPC_CHID_0r 338
#define CASMODRPC_CHID_1r 339
#define CASMODRPC_CHID_2r 340
#define CASMODRPC_CHID_3r 341
#define CASMODRPC_CHID_4r 342
#define CASMODRPC_CHID_5r 343
#define CASMODRPC_CHID_6r 344
#define CASMODRPC_CHID_7r 345
#define CASMODRPC_CHID_8r 346
#define CASMODRPC_CHID_9r 347
#define CASMODRPC_CHID_10r 348
#define CASMODRPC_CHID_11r 349
#define CASMODRPC_CHID_12r 350
#define CASMODRPC_CHID_13r 351
#define CASMODRPC_CHID_14r 352
#define CASMODRPC_CHID_15r 353
#define CASMODRPC_CHID_16r 354
#define CASMODRPC_CHID_17r 355
#define CASMODRPC_CHID_18r 356
#define CASMODRPC_CHID_19r 357
#define CASMODRPC_CHID_20r 358
#define CASMODRPC_CHID_21r 359
#define CASMODRPC_CHID_22r 360
#define CASMODRPC_CHID_23r 361
#define CASMODRPC_CHID_24r 362
#define CASMODRPC_CHID_25r 363
#define CASMODRPC_CHID_26r 364
#define CASMODRPC_CHID_27r 365
#define CASMODRPC_CHID_28r 366
#define CASMODRPC_CHID_29r 367
#define CASMODRPC_CHID_30r 368
#define CASMODRPC_CHID_31r 369
#define CASMODRPC_CHID_32r 370
#define CASMODRPC_CHID_33r 371
#define CASMODRPC_CHID_34r 372
#define CASMODRPC_CHID_35r 373
#define CASMODRPC_CHID_36r 374
#define CASMODRPC_CHID_37r 375
#define CASMODRPC_CHID_38r 376
#define CASMODRPC_CHID_39r 377
#define CASMODRPC_CHID_40r 378
#define CASMODRPC_CHID_41r 379
#define CASMODRPC_CHID_42r 380
#define CASMODRPC_CHID_43r 381
#define CASMODRPC_CHID_44r 382
#define CASMODRPC_CHID_45r 383
#define CASMODRPC_CHID_46r 384
#define CASMODRPC_CHID_47r 385
#define CASMODRPC_CHID_48r 386
#define CASMODRPC_CHID_49r 387
#define CASMODRPC_CHID_50r 388
#define CASMODRPC_CHID_51r 389
#define CASMODRPC_CHID_52r 390
#define CASMODRPC_CHID_53r 391
#define CASMODRPC_CHID_54r 392
#define CASMODRPC_CHID_55r 393
#define CASMODRPC_CHID_56r 394
#define CASMODRPC_CHID_57r 395
#define CASMODRPC_CHID_58r 396
#define CASMODRPC_CHID_59r 397
#define CASMODRPC_CHID_60r 398
#define CASMODRPC_CHID_61r 399
#define CASMODRPC_CHID_62r 400
#define CASMODRPC_CHID_63r 401
#define CASOTPC_CHID_0r 402
#define CASOTPC_CHID_1r 403
#define CASOTPC_CHID_2r 404
#define CASOTPC_CHID_3r 405
#define CASOTPC_CHID_4r 406
#define CASOTPC_CHID_5r 407
#define CASOTPC_CHID_6r 408
#define CASOTPC_CHID_7r 409
#define CASOTPC_CHID_8r 410
#define CASOTPC_CHID_9r 411
#define CASOTPC_CHID_10r 412
#define CASOTPC_CHID_11r 413
#define CASOTPC_CHID_12r 414
#define CASOTPC_CHID_13r 415
#define CASOTPC_CHID_14r 416
#define CASOTPC_CHID_15r 417
#define CASOTPC_CHID_16r 418
#define CASOTPC_CHID_17r 419
#define CASOTPC_CHID_18r 420
#define CASOTPC_CHID_19r 421
#define CASOTPC_CHID_20r 422
#define CASOTPC_CHID_21r 423
#define CASOTPC_CHID_22r 424
#define CASOTPC_CHID_23r 425
#define CASOTPC_CHID_24r 426
#define CASOTPC_CHID_25r 427
#define CASOTPC_CHID_26r 428
#define CASOTPC_CHID_27r 429
#define CASOTPC_CHID_28r 430
#define CASOTPC_CHID_29r 431
#define CASOTPC_CHID_30r 432
#define CASOTPC_CHID_31r 433
#define CASOTPC_CHID_32r 434
#define CASOTPC_CHID_33r 435
#define CASOTPC_CHID_34r 436
#define CASOTPC_CHID_35r 437
#define CASOTPC_CHID_36r 438
#define CASOTPC_CHID_37r 439
#define CASOTPC_CHID_38r 440
#define CASOTPC_CHID_39r 441
#define CASOTPC_CHID_40r 442
#define CASOTPC_CHID_41r 443
#define CASOTPC_CHID_42r 444
#define CASOTPC_CHID_43r 445
#define CASOTPC_CHID_44r 446
#define CASOTPC_CHID_45r 447
#define CASOTPC_CHID_46r 448
#define CASOTPC_CHID_47r 449
#define CASOTPC_CHID_48r 450
#define CASOTPC_CHID_49r 451
#define CASOTPC_CHID_50r 452
#define CASOTPC_CHID_51r 453
#define CASOTPC_CHID_52r 454
#define CASOTPC_CHID_53r 455
#define CASOTPC_CHID_54r 456
#define CASOTPC_CHID_55r 457
#define CASOTPC_CHID_56r 458
#define CASOTPC_CHID_57r 459
#define CASOTPC_CHID_58r 460
#define CASOTPC_CHID_59r 461
#define CASOTPC_CHID_60r 462
#define CASOTPC_CHID_61r 463
#define CASOTPC_CHID_62r 464
#define CASOTPC_CHID_63r 465
#define CASREPL1_CID_0r 466
#define CASREPL1_CID_1r 467
#define CASREPL1_CID_2r 468
#define CASREPL1_CID_3r 469
#define CASREPL1_CID_4r 470
#define CASREPL1_CID_5r 471
#define CASREPL1_CID_6r 472
#define CASREPL1_CID_7r 473
#define CASREPL1_CID_8r 474
#define CASREPL1_CID_9r 475
#define CASREPL1_CID_10r 476
#define CASREPL1_CID_11r 477
#define CASREPL1_CID_12r 478
#define CASREPL1_CID_13r 479
#define CASREPL1_CID_14r 480
#define CASREPL1_CID_15r 481
#define CASREPL2_CID_0r 482
#define CASREPL2_CID_1r 483
#define CASREPL2_CID_2r 484
#define CASREPL2_CID_3r 485
#define CASREPL2_CID_4r 486
#define CASREPL2_CID_5r 487
#define CASREPL2_CID_6r 488
#define CASREPL2_CID_7r 489
#define CASREPL2_CID_8r 490
#define CASREPL2_CID_9r 491
#define CASREPL2_CID_10r 492
#define CASREPL2_CID_11r 493
#define CASREPL2_CID_12r 494
#define CASREPL2_CID_13r 495
#define CASREPL2_CID_14r 496
#define CASREPL2_CID_15r 497
#define CASSTAT_CHID_0r 498
#define CASSTAT_CHID_1r 499
#define CASSTAT_CHID_2r 500
#define CASSTAT_CHID_3r 501
#define CASSTAT_CHID_4r 502
#define CASSTAT_CHID_5r 503
#define CASSTAT_CHID_6r 504
#define CASSTAT_CHID_7r 505
#define CASSTAT_CHID_8r 506
#define CASSTAT_CHID_9r 507
#define CASSTAT_CHID_10r 508
#define CASSTAT_CHID_11r 509
#define CASSTAT_CHID_12r 510
#define CASSTAT_CHID_13r 511
#define CASSTAT_CHID_14r 512
#define CASSTAT_CHID_15r 513
#define CASSTAT_CHID_16r 514
#define CASSTAT_CHID_17r 515
#define CASSTAT_CHID_18r 516
#define CASSTAT_CHID_19r 517
#define CASSTAT_CHID_20r 518
#define CASSTAT_CHID_21r 519
#define CASSTAT_CHID_22r 520
#define CASSTAT_CHID_23r 521
#define CASSTAT_CHID_24r 522
#define CASSTAT_CHID_25r 523
#define CASSTAT_CHID_26r 524
#define CASSTAT_CHID_27r 525
#define CASSTAT_CHID_28r 526
#define CASSTAT_CHID_29r 527
#define CASSTAT_CHID_30r 528
#define CASSTAT_CHID_31r 529
#define CASSTAT_CHID_32r 530
#define CASSTAT_CHID_33r 531
#define CASSTAT_CHID_34r 532
#define CASSTAT_CHID_35r 533
#define CASSTAT_CHID_36r 534
#define CASSTAT_CHID_37r 535
#define CASSTAT_CHID_38r 536
#define CASSTAT_CHID_39r 537
#define CASSTAT_CHID_40r 538
#define CASSTAT_CHID_41r 539
#define CASSTAT_CHID_42r 540
#define CASSTAT_CHID_43r 541
#define CASSTAT_CHID_44r 542
#define CASSTAT_CHID_45r 543
#define CASSTAT_CHID_46r 544
#define CASSTAT_CHID_47r 545
#define CASSTAT_CHID_48r 546
#define CASSTAT_CHID_49r 547
#define CASSTAT_CHID_50r 548
#define CASSTAT_CHID_51r 549
#define CASSTAT_CHID_52r 550
#define CASSTAT_CHID_53r 551
#define CASSTAT_CHID_54r 552
#define CASSTAT_CHID_55r 553
#define CASSTAT_CHID_56r 554
#define CASSTAT_CHID_57r 555
#define CASSTAT_CHID_58r 556
#define CASSTAT_CHID_59r 557
#define CASSTAT_CHID_60r 558
#define CASSTAT_CHID_61r 559
#define CASSTAT_CHID_62r 560
#define CASSTAT_CHID_63r 561
#define CBL_ATTRIBUTEr 562
#define CBPCELLCRCERRPTRr 563
#define CBPCELLERRPTRr 564
#define CBPCELLHDRMEMDEBUGr 565
#define CBPCELLHDRPARITYERRPTRr 566
#define CBPDATAMEM0DEBUGr 567
#define CBPDATAMEM10DEBUGr 568
#define CBPDATAMEM11DEBUGr 569
#define CBPDATAMEM12DEBUGr 570
#define CBPDATAMEM13DEBUGr 571
#define CBPDATAMEM14DEBUGr 572
#define CBPDATAMEM15DEBUGr 573
#define CBPDATAMEM1DEBUGr 574
#define CBPDATAMEM2DEBUGr 575
#define CBPDATAMEM3DEBUGr 576
#define CBPDATAMEM4DEBUGr 577
#define CBPDATAMEM5DEBUGr 578
#define CBPDATAMEM6DEBUGr 579
#define CBPDATAMEM7DEBUGr 580
#define CBPDATAMEM8DEBUGr 581
#define CBPDATAMEM9DEBUGr 582
#define CBPDATAMEMDEBUGr 583
#define CBPMEMDEBUGr 584
#define CBPPKTHDR0LMEMDEBUGr 585
#define CBPPKTHDR0MEMDEBUGr 586
#define CBPPKTHDR0UMEMDEBUGr 587
#define CBPPKTHDR1MEMDEBUGr 588
#define CBPPKTHDR2MEMDEBUGr 589
#define CBPPKTHDRCPUMEMDEBUGr 590
#define CBPPKTHDRMEM0DEBUGr 591
#define CBPPKTHDRMEM1DEBUGr 592
#define CBPPKTHDRMEMEXTDEBUGr 593
#define CBPPKTHDRPARITYERRPTRr 594
#define CBPPOWERDOWN00r 595
#define CBPPOWERDOWN01r 596
#define CBPPOWERDOWN02r 597
#define CBPPOWERDOWN10r 598
#define CBPPOWERDOWN11r 599
#define CBPPOWERDOWN12r 600
#define CBPPOWERDOWN20r 601
#define CBPPOWERDOWN21r 602
#define CBPPOWERDOWN22r 603
#define CBPPOWERDOWN30r 604
#define CBPPOWERDOWN31r 605
#define CBPPOWERDOWN32r 606
#define CBP_FULLr 607
#define CCM_COPYTO_CPU_CONTROLr 608
#define CCM_INTERRUPT_CONTROLr 609
#define CCM_READ_CONTROLr 610
#define CCPE_MEMDEBUGr 611
#define CCPFIFO_STSr 612
#define CCPI_MEMDEBUGr 613
#define CCPMEMDEBUGr 614
#define CCPPARITYERRORPTRr 615
#define CCP_ERRORr 616
#define CCP_ERROR_MASKr 617
#define CCP_MEM_DEBUGr 618
#define CELLASSEMBLY_PARITY_ERRORSr 619
#define CELLCHKMEMDEBUGr 620
#define CELLCHK_POWERDOWN_S0r 621
#define CELLCHK_POWERDOWN_S1r 622
#define CELLCHK_POWERDOWN_S2r 623
#define CELLCRCERRCOUNTr 624
#define CELLCRCERRPOINTERr 625
#define CELLLINKEMEMDEBUGr 626
#define CELLLINKIMEMDEBUGr 627
#define CELLLINKMEMDEBUGr 628
#define CELLPTR_RELEASE_MGR_PARITYERRORSr 629
#define CELL_BUFFER0_ECC_STATUSr 630
#define CELL_BUFFER1_ECC_STATUSr 631
#define CELL_BUFFER2_ECC_STATUSr 632
#define CELL_BUFFER3_ECC_STATUSr 633
#define CELL_BUFFER_PTR_STATUSr 634
#define CELL_CHK_MEM_DEBUGr 635
#define CELL_DATA_MEM_DEBUGr 636
#define CELL_HDR_MEM_DEBUGr 637
#define CELL_OVERLAPSr 638
#define CELL_RESET_LIMIT_OFFSET_SPr 639
#define CELL_SPAP_RED_OFFSET_SPr 640
#define CELL_SPAP_YELLOW_OFFSET_SPr 641
#define CFAPBANK0STATUSr 642
#define CFAPBANK10STATUSr 643
#define CFAPBANK11STATUSr 644
#define CFAPBANK12STATUSr 645
#define CFAPBANK13STATUSr 646
#define CFAPBANK14STATUSr 647
#define CFAPBANK15STATUSr 648
#define CFAPBANK1STATUSr 649
#define CFAPBANK2STATUSr 650
#define CFAPBANK3STATUSr 651
#define CFAPBANK4STATUSr 652
#define CFAPBANK5STATUSr 653
#define CFAPBANK6STATUSr 654
#define CFAPBANK7STATUSr 655
#define CFAPBANK8STATUSr 656
#define CFAPBANK9STATUSr 657
#define CFAPBANKFULLr 658
#define CFAPBANKPARITYERRORr 659
#define CFAPCONFIGr 660
#define CFAPDEBUGSCR0r 661
#define CFAPDEBUGSCR1r 662
#define CFAPDEBUGSCR2r 663
#define CFAPECONFIGr 664
#define CFAPEFULLRESETPOINTr 665
#define CFAPEFULLSETPOINTr 666
#define CFAPEINITr 667
#define CFAPELOWWATERMARKr 668
#define CFAPEMEMDEBUG_BITMAPr 669
#define CFAPEMEMDEBUG_STACKr 670
#define CFAPEOTPCONFIGr 671
#define CFAPEREADPOINTERr 672
#define CFAPESTACKSTATUSr 673
#define CFAPE_BITMAP_ECC_STATUSr 674
#define CFAPE_ECC_DEBUGr 675
#define CFAPE_ECC_ERRORr 676
#define CFAPE_ERROR_MASKr 677
#define CFAPE_POOL_CONG_DETECT_THRESH_0r 678
#define CFAPE_POOL_CONG_DETECT_THRESH_1r 679
#define CFAPE_POOL_CONG_DETECT_THRESH_2r 680
#define CFAPE_STACK_ECC_STATUSr 681
#define CFAPFULLCLEARPOINTr 682
#define CFAPFULLSETPOINTr 683
#define CFAPFULLTHRESHOLDr 684
#define CFAPFULLTHRESHOLD0r 685
#define CFAPFULLTHRESHOLD1r 686
#define CFAPICONFIGr 687
#define CFAPIFULLRESETPOINTr 688
#define CFAPIFULLSETPOINTr 689
#define CFAPIINITr 690
#define CFAPILOWWATERMARKr 691
#define CFAPIMEMDEBUG_BITMAPr 692
#define CFAPIMEMDEBUG_STACKr 693
#define CFAPINITr 694
#define CFAPIOTPCONFIGr 695
#define CFAPIREADPOINTERr 696
#define CFAPISTACKSTATUSr 697
#define CFAPI_BITMAP_ECC_STATUSr 698
#define CFAPI_ECC_DEBUGr 699
#define CFAPI_ECC_ERRORr 700
#define CFAPI_ERROR_MASKr 701
#define CFAPI_STACK_ECC_STATUSr 702
#define CFAPMEMDEBUGr 703
#define CFAPOTPCONFIGr 704
#define CFAPPARITYERRORPTRr 705
#define CFAPPOOLSIZEr 706
#define CFAPREADPOINTERr 707
#define CFAP_DEBUG_CFG0r 708
#define CFAP_DEBUG_CFG1r 709
#define CFAP_DEBUG_SCR0r 710
#define CFAP_DEBUG_SCR1r 711
#define CFAP_DEBUG_SCR2r 712
#define CFAP_DROP_PKT_CNTr 713
#define CFAP_ECC_1B_COUNTERr 714
#define CFAP_ECC_2B_COUNTERr 715
#define CFAP_ERRORr 716
#define CFAP_ERROR_MASKr 717
#define CFAP_FULL_BP_STATUSr 718
#define CFAP_MEM_DEBUGr 719
#define CFAP_STACK_WATERMARKr 720
#define CFG_RAM_DBGCTRLr 721
#define CHANNEL_MASK_A_HIr 722
#define CHANNEL_MASK_A_LOr 723
#define CHANNEL_MASK_B_HIr 724
#define CHANNEL_MASK_B_LOr 725
#define CHFC2PFC_STATEr 726
#define CHGROUPSELECTIONr 727
#define CHIP_CONFIGr 728
#define CHIP_CONFIG_ECC_STATUSr 729
#define CHLBSELr 730
#define CI0_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUGr 731
#define CI0_TO_EMC_WTAG_RETURN_COUNT_DEBUGr 732
#define CI0_TX_SB_DEBUGr 733
#define CI1_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUGr 734
#define CI1_TO_EMC_WTAG_RETURN_COUNT_DEBUGr 735
#define CI1_TX_SB_DEBUGr 736
#define CI2_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUGr 737
#define CI2_TO_EMC_WTAG_RETURN_COUNT_DEBUGr 738
#define CI2_TX_SB_DEBUGr 739
#define CI3_TX_SB_DEBUGr 740
#define CI4_TX_SB_DEBUGr 741
#define CI5_TX_SB_DEBUGr 742
#define CI6_TX_SB_DEBUGr 743
#define CI7_TX_SB_DEBUGr 744
#define CI8_TX_SB_DEBUGr 745
#define CI9_TX_SB_DEBUGr 746
#define CI_CONFIG0r 747
#define CI_CONFIG1r 748
#define CI_CONFIG2r 749
#define CI_CONFIG3r 750
#define CI_CONFIG4r 751
#define CI_CONFIG6r 752
#define CI_CONFIG7r 753
#define CI_DDR_AUTOINITr 754
#define CI_DDR_BURSTr 755
#define CI_DDR_CALIBRATIONr 756
#define CI_DDR_ITERr 757
#define CI_DDR_MR0r 758
#define CI_DDR_MR1r 759
#define CI_DDR_MR2r 760
#define CI_DDR_MR3r 761
#define CI_DDR_PHY_BISTr 762
#define CI_DDR_PHY_BIST_SEEDr 763
#define CI_DDR_PHY_REG_CTRLr 764
#define CI_DDR_PHY_REG_DATAr 765
#define CI_DDR_STARTr 766
#define CI_DDR_STEPr 767
#define CI_DDR_TESTr 768
#define CI_DDR_TEST_ALT_DATA0r 769
#define CI_DDR_TEST_ALT_DATA1r 770
#define CI_DDR_TEST_ALT_DATA2r 771
#define CI_DDR_TEST_ALT_DATA3r 772
#define CI_DDR_TEST_ALT_DATA4r 773
#define CI_DDR_TEST_ALT_DATA5r 774
#define CI_DDR_TEST_ALT_DATA6r 775
#define CI_DDR_TEST_ALT_DATA7r 776
#define CI_DDR_TEST_DATA0r 777
#define CI_DDR_TEST_DATA1r 778
#define CI_DDR_TEST_DATA2r 779
#define CI_DDR_TEST_DATA3r 780
#define CI_DDR_TEST_DATA4r 781
#define CI_DDR_TEST_DATA5r 782
#define CI_DDR_TEST_DATA6r 783
#define CI_DDR_TEST_DATA7r 784
#define CI_DDR_TEST_FAILED_DATA0r 785
#define CI_DDR_TEST_FAILED_DATA1r 786
#define CI_DDR_TEST_FAILED_DATA2r 787
#define CI_DDR_TEST_FAILED_DATA3r 788
#define CI_DDR_TEST_FAILED_DATA4r 789
#define CI_DDR_TEST_FAILED_DATA5r 790
#define CI_DDR_TEST_FAILED_DATA6r 791
#define CI_DDR_TEST_FAILED_DATA7r 792
#define CI_DEBUGr 793
#define CI_DEBUG_RD_LINESr 794
#define CI_DEBUG_SKID_BUFr 795
#define CI_DEBUG_TRACE_RB_CONTROLr 796
#define CI_DEBUG_TRACE_RB_COUNTERr 797
#define CI_DEBUG_TRACE_RB_FIELD_CAPT0r 798
#define CI_DEBUG_TRACE_RB_FIELD_CAPT1r 799
#define CI_DEBUG_TRACE_RB_FIELD_MASK0r 800
#define CI_DEBUG_TRACE_RB_FIELD_MASK1r 801
#define CI_DEBUG_TRACE_RB_FIELD_VALUE0r 802
#define CI_DEBUG_TRACE_RB_FIELD_VALUE1r 803
#define CI_DEBUG_TRACE_STATUSr 804
#define CI_DEBUG_TRACE_STATUS_MASKr 805
#define CI_DEBUG_TRACE_TX_CONTROLr 806
#define CI_DEBUG_TRACE_TX_COUNTERr 807
#define CI_DEBUG_TRACE_TX_FIELD_CAPT0r 808
#define CI_DEBUG_TRACE_TX_FIELD_CAPT1r 809
#define CI_DEBUG_TRACE_TX_FIELD_MASK0r 810
#define CI_DEBUG_TRACE_TX_FIELD_MASK1r 811
#define CI_DEBUG_TRACE_TX_FIELD_VALUE0r 812
#define CI_DEBUG_TRACE_TX_FIELD_VALUE1r 813
#define CI_DEBUG_WR_LINESr 814
#define CI_ECC_DEBUGr 815
#define CI_ECC_STATUSr 816
#define CI_ERRORr 817
#define CI_ERROR_MASKr 818
#define CI_FAILED_ADDRr 819
#define CI_FAILED_DATA0r 820
#define CI_FAILED_DATA1r 821
#define CI_FAILED_DATA2r 822
#define CI_FAILED_DATA3r 823
#define CI_FAILED_DATA4r 824
#define CI_FAILED_DATA5r 825
#define CI_FAILED_DATA6r 826
#define CI_FAILED_DATA7r 827
#define CI_MEM_ACC_CTRLr 828
#define CI_MEM_ACC_DATA0r 829
#define CI_MEM_ACC_DATA1r 830
#define CI_MEM_ACC_DATA2r 831
#define CI_MEM_ACC_DATA3r 832
#define CI_MEM_ACC_DATA4r 833
#define CI_MEM_ACC_DATA5r 834
#define CI_MEM_ACC_DATA6r 835
#define CI_MEM_ACC_DATA7r 836
#define CI_MEM_DEBUGr 837
#define CI_MEM_DEBUG0r 838
#define CI_MEM_DEBUG1r 839
#define CI_MRS_CMDr 840
#define CI_PHY_CONTROLr 841
#define CI_PHY_STRAPS0r 842
#define CI_PHY_STRAPS1r 843
#define CI_PHY_STRAPS0_RETr 844
#define CI_PHY_STRAPS1_RETr 845
#define CI_RB_RBTAG_SB_DEBUGr 846
#define CI_RESETr 847
#define CI_TEST_ALT_DATA0r 848
#define CI_TEST_ALT_DATA1r 849
#define CI_TEST_ALT_DATA2r 850
#define CI_TEST_ALT_DATA3r 851
#define CI_TEST_ALT_DATA4r 852
#define CI_TEST_ALT_DATA5r 853
#define CI_TEST_ALT_DATA6r 854
#define CI_TEST_ALT_DATA7r 855
#define CI_TEST_DATA0r 856
#define CI_TEST_DATA1r 857
#define CI_TEST_DATA2r 858
#define CI_TEST_DATA3r 859
#define CI_TEST_DATA4r 860
#define CI_TEST_DATA5r 861
#define CI_TEST_DATA6r 862
#define CI_TEST_DATA7r 863
#define CLCHPMC1_CHID_0r 864
#define CLCHPMC1_CHID_1r 865
#define CLCHPMC1_CHID_2r 866
#define CLCHPMC1_CHID_3r 867
#define CLCHPMC1_CHID_4r 868
#define CLCHPMC1_CHID_5r 869
#define CLCHPMC1_CHID_6r 870
#define CLCHPMC1_CHID_7r 871
#define CLCHPMC1_CHID_8r 872
#define CLCHPMC1_CHID_9r 873
#define CLCHPMC1_CHID_10r 874
#define CLCHPMC1_CHID_11r 875
#define CLCHPMC1_CHID_12r 876
#define CLCHPMC1_CHID_13r 877
#define CLCHPMC1_CHID_14r 878
#define CLCHPMC1_CHID_15r 879
#define CLCHPMC1_CHID_16r 880
#define CLCHPMC1_CHID_17r 881
#define CLCHPMC1_CHID_18r 882
#define CLCHPMC1_CHID_19r 883
#define CLCHPMC1_CHID_20r 884
#define CLCHPMC1_CHID_21r 885
#define CLCHPMC1_CHID_22r 886
#define CLCHPMC1_CHID_23r 887
#define CLCHPMC1_CHID_24r 888
#define CLCHPMC1_CHID_25r 889
#define CLCHPMC1_CHID_26r 890
#define CLCHPMC1_CHID_27r 891
#define CLCHPMC1_CHID_28r 892
#define CLCHPMC1_CHID_29r 893
#define CLCHPMC1_CHID_30r 894
#define CLCHPMC1_CHID_31r 895
#define CLCHPMC1_CHID_32r 896
#define CLCHPMC1_CHID_33r 897
#define CLCHPMC1_CHID_34r 898
#define CLCHPMC1_CHID_35r 899
#define CLCHPMC1_CHID_36r 900
#define CLCHPMC1_CHID_37r 901
#define CLCHPMC1_CHID_38r 902
#define CLCHPMC1_CHID_39r 903
#define CLCHPMC1_CHID_40r 904
#define CLCHPMC1_CHID_41r 905
#define CLCHPMC1_CHID_42r 906
#define CLCHPMC1_CHID_43r 907
#define CLCHPMC1_CHID_44r 908
#define CLCHPMC1_CHID_45r 909
#define CLCHPMC1_CHID_46r 910
#define CLCHPMC1_CHID_47r 911
#define CLCHPMC1_CHID_48r 912
#define CLCHPMC1_CHID_49r 913
#define CLCHPMC1_CHID_50r 914
#define CLCHPMC1_CHID_51r 915
#define CLCHPMC1_CHID_52r 916
#define CLCHPMC1_CHID_53r 917
#define CLCHPMC1_CHID_54r 918
#define CLCHPMC1_CHID_55r 919
#define CLCHPMC1_CHID_56r 920
#define CLCHPMC1_CHID_57r 921
#define CLCHPMC1_CHID_58r 922
#define CLCHPMC1_CHID_59r 923
#define CLCHPMC1_CHID_60r 924
#define CLCHPMC1_CHID_61r 925
#define CLCHPMC1_CHID_62r 926
#define CLCHPMC1_CHID_63r 927
#define CLCHPMC2_CHID_0r 928
#define CLCHPMC2_CHID_1r 929
#define CLCHPMC2_CHID_2r 930
#define CLCHPMC2_CHID_3r 931
#define CLCHPMC2_CHID_4r 932
#define CLCHPMC2_CHID_5r 933
#define CLCHPMC2_CHID_6r 934
#define CLCHPMC2_CHID_7r 935
#define CLCHPMC2_CHID_8r 936
#define CLCHPMC2_CHID_9r 937
#define CLCHPMC2_CHID_10r 938
#define CLCHPMC2_CHID_11r 939
#define CLCHPMC2_CHID_12r 940
#define CLCHPMC2_CHID_13r 941
#define CLCHPMC2_CHID_14r 942
#define CLCHPMC2_CHID_15r 943
#define CLCHPMC2_CHID_16r 944
#define CLCHPMC2_CHID_17r 945
#define CLCHPMC2_CHID_18r 946
#define CLCHPMC2_CHID_19r 947
#define CLCHPMC2_CHID_20r 948
#define CLCHPMC2_CHID_21r 949
#define CLCHPMC2_CHID_22r 950
#define CLCHPMC2_CHID_23r 951
#define CLCHPMC2_CHID_24r 952
#define CLCHPMC2_CHID_25r 953
#define CLCHPMC2_CHID_26r 954
#define CLCHPMC2_CHID_27r 955
#define CLCHPMC2_CHID_28r 956
#define CLCHPMC2_CHID_29r 957
#define CLCHPMC2_CHID_30r 958
#define CLCHPMC2_CHID_31r 959
#define CLCHPMC2_CHID_32r 960
#define CLCHPMC2_CHID_33r 961
#define CLCHPMC2_CHID_34r 962
#define CLCHPMC2_CHID_35r 963
#define CLCHPMC2_CHID_36r 964
#define CLCHPMC2_CHID_37r 965
#define CLCHPMC2_CHID_38r 966
#define CLCHPMC2_CHID_39r 967
#define CLCHPMC2_CHID_40r 968
#define CLCHPMC2_CHID_41r 969
#define CLCHPMC2_CHID_42r 970
#define CLCHPMC2_CHID_43r 971
#define CLCHPMC2_CHID_44r 972
#define CLCHPMC2_CHID_45r 973
#define CLCHPMC2_CHID_46r 974
#define CLCHPMC2_CHID_47r 975
#define CLCHPMC2_CHID_48r 976
#define CLCHPMC2_CHID_49r 977
#define CLCHPMC2_CHID_50r 978
#define CLCHPMC2_CHID_51r 979
#define CLCHPMC2_CHID_52r 980
#define CLCHPMC2_CHID_53r 981
#define CLCHPMC2_CHID_54r 982
#define CLCHPMC2_CHID_55r 983
#define CLCHPMC2_CHID_56r 984
#define CLCHPMC2_CHID_57r 985
#define CLCHPMC2_CHID_58r 986
#define CLCHPMC2_CHID_59r 987
#define CLCHPMC2_CHID_60r 988
#define CLCHPMC2_CHID_61r 989
#define CLCHPMC2_CHID_62r 990
#define CLCHPMC2_CHID_63r 991
#define CLCHPMC3_CHID_0r 992
#define CLCHPMC3_CHID_1r 993
#define CLCHPMC3_CHID_2r 994
#define CLCHPMC3_CHID_3r 995
#define CLCHPMC3_CHID_4r 996
#define CLCHPMC3_CHID_5r 997
#define CLCHPMC3_CHID_6r 998
#define CLCHPMC3_CHID_7r 999
#define CLCHPMC3_CHID_8r 1000
#define CLCHPMC3_CHID_9r 1001
#define CLCHPMC3_CHID_10r 1002
#define CLCHPMC3_CHID_11r 1003
#define CLCHPMC3_CHID_12r 1004
#define CLCHPMC3_CHID_13r 1005
#define CLCHPMC3_CHID_14r 1006
#define CLCHPMC3_CHID_15r 1007
#define CLCHPMC3_CHID_16r 1008
#define CLCHPMC3_CHID_17r 1009
#define CLCHPMC3_CHID_18r 1010
#define CLCHPMC3_CHID_19r 1011
#define CLCHPMC3_CHID_20r 1012
#define CLCHPMC3_CHID_21r 1013
#define CLCHPMC3_CHID_22r 1014
#define CLCHPMC3_CHID_23r 1015
#define CLCHPMC3_CHID_24r 1016
#define CLCHPMC3_CHID_25r 1017
#define CLCHPMC3_CHID_26r 1018
#define CLCHPMC3_CHID_27r 1019
#define CLCHPMC3_CHID_28r 1020
#define CLCHPMC3_CHID_29r 1021
#define CLCHPMC3_CHID_30r 1022
#define CLCHPMC3_CHID_31r 1023
#define CLCHPMC3_CHID_32r 1024
#define CLCHPMC3_CHID_33r 1025
#define CLCHPMC3_CHID_34r 1026
#define CLCHPMC3_CHID_35r 1027
#define CLCHPMC3_CHID_36r 1028
#define CLCHPMC3_CHID_37r 1029
#define CLCHPMC3_CHID_38r 1030
#define CLCHPMC3_CHID_39r 1031
#define CLCHPMC3_CHID_40r 1032
#define CLCHPMC3_CHID_41r 1033
#define CLCHPMC3_CHID_42r 1034
#define CLCHPMC3_CHID_43r 1035
#define CLCHPMC3_CHID_44r 1036
#define CLCHPMC3_CHID_45r 1037
#define CLCHPMC3_CHID_46r 1038
#define CLCHPMC3_CHID_47r 1039
#define CLCHPMC3_CHID_48r 1040
#define CLCHPMC3_CHID_49r 1041
#define CLCHPMC3_CHID_50r 1042
#define CLCHPMC3_CHID_51r 1043
#define CLCHPMC3_CHID_52r 1044
#define CLCHPMC3_CHID_53r 1045
#define CLCHPMC3_CHID_54r 1046
#define CLCHPMC3_CHID_55r 1047
#define CLCHPMC3_CHID_56r 1048
#define CLCHPMC3_CHID_57r 1049
#define CLCHPMC3_CHID_58r 1050
#define CLCHPMC3_CHID_59r 1051
#define CLCHPMC3_CHID_60r 1052
#define CLCHPMC3_CHID_61r 1053
#define CLCHPMC3_CHID_62r 1054
#define CLCHPMC3_CHID_63r 1055
#define CLCHPMC4_CHID_0r 1056
#define CLCHPMC4_CHID_1r 1057
#define CLCHPMC4_CHID_2r 1058
#define CLCHPMC4_CHID_3r 1059
#define CLCHPMC4_CHID_4r 1060
#define CLCHPMC4_CHID_5r 1061
#define CLCHPMC4_CHID_6r 1062
#define CLCHPMC4_CHID_7r 1063
#define CLCHPMC4_CHID_8r 1064
#define CLCHPMC4_CHID_9r 1065
#define CLCHPMC4_CHID_10r 1066
#define CLCHPMC4_CHID_11r 1067
#define CLCHPMC4_CHID_12r 1068
#define CLCHPMC4_CHID_13r 1069
#define CLCHPMC4_CHID_14r 1070
#define CLCHPMC4_CHID_15r 1071
#define CLCHPMC4_CHID_16r 1072
#define CLCHPMC4_CHID_17r 1073
#define CLCHPMC4_CHID_18r 1074
#define CLCHPMC4_CHID_19r 1075
#define CLCHPMC4_CHID_20r 1076
#define CLCHPMC4_CHID_21r 1077
#define CLCHPMC4_CHID_22r 1078
#define CLCHPMC4_CHID_23r 1079
#define CLCHPMC4_CHID_24r 1080
#define CLCHPMC4_CHID_25r 1081
#define CLCHPMC4_CHID_26r 1082
#define CLCHPMC4_CHID_27r 1083
#define CLCHPMC4_CHID_28r 1084
#define CLCHPMC4_CHID_29r 1085
#define CLCHPMC4_CHID_30r 1086
#define CLCHPMC4_CHID_31r 1087
#define CLCHPMC4_CHID_32r 1088
#define CLCHPMC4_CHID_33r 1089
#define CLCHPMC4_CHID_34r 1090
#define CLCHPMC4_CHID_35r 1091
#define CLCHPMC4_CHID_36r 1092
#define CLCHPMC4_CHID_37r 1093
#define CLCHPMC4_CHID_38r 1094
#define CLCHPMC4_CHID_39r 1095
#define CLCHPMC4_CHID_40r 1096
#define CLCHPMC4_CHID_41r 1097
#define CLCHPMC4_CHID_42r 1098
#define CLCHPMC4_CHID_43r 1099
#define CLCHPMC4_CHID_44r 1100
#define CLCHPMC4_CHID_45r 1101
#define CLCHPMC4_CHID_46r 1102
#define CLCHPMC4_CHID_47r 1103
#define CLCHPMC4_CHID_48r 1104
#define CLCHPMC4_CHID_49r 1105
#define CLCHPMC4_CHID_50r 1106
#define CLCHPMC4_CHID_51r 1107
#define CLCHPMC4_CHID_52r 1108
#define CLCHPMC4_CHID_53r 1109
#define CLCHPMC4_CHID_54r 1110
#define CLCHPMC4_CHID_55r 1111
#define CLCHPMC4_CHID_56r 1112
#define CLCHPMC4_CHID_57r 1113
#define CLCHPMC4_CHID_58r 1114
#define CLCHPMC4_CHID_59r 1115
#define CLCHPMC4_CHID_60r 1116
#define CLCHPMC4_CHID_61r 1117
#define CLCHPMC4_CHID_62r 1118
#define CLCHPMC4_CHID_63r 1119
#define CLDROPCr 1120
#define CLGPMC1r 1121
#define CLGPMC2r 1122
#define CLGPMC3r 1123
#define CLGPMC4r 1124
#define CLGPMC5r 1125
#define CLGPMC6r 1126
#define CLGPMC7r 1127
#define CLGPMC8r 1128
#define CLINK_ERRORr 1129
#define CLINK_ERROR_MASKr 1130
#define CLKACTr 1131
#define CMDWORD_SHADOW_BSEr 1132
#define CMDWORD_SHADOW_CSEr 1133
#define CMDWORD_SHADOW_HSEr 1134
#define CMICMINTIMERr 1135
#define CMICM_BSPI_B0_CNTRLr 1136
#define CMICM_BSPI_B0_STATUSr 1137
#define CMICM_BSPI_B1_CNTRLr 1138
#define CMICM_BSPI_B1_STATUSr 1139
#define CMICM_BSPI_BUSY_STATUSr 1140
#define CMICM_BSPI_INTR_STATUSr 1141
#define CMICM_BSPI_MAST_N_BOOTr 1142
#define CMICM_COMMON_CONFIGr 1143
#define CMICM_REVIDr 1144
#define CMICTXCOSMASKr 1145
#define CMIC_1000_BASE_X_MODEr 1146
#define CMIC_64BIT_STATS_CFGr 1147
#define CMIC_ARL_DMA_ADDRr 1148
#define CMIC_ARL_DMA_CNTr 1149
#define CMIC_ARL_MBUF0r 1150
#define CMIC_ARL_MBUF1r 1151
#define CMIC_ARL_MBUF2r 1152
#define CMIC_ARL_MBUF3r 1153
#define CMIC_BS_CAPTURE_CTRLr 1154
#define CMIC_BS_CAPTURE_FREE_RUN_TIME_0r 1155
#define CMIC_BS_CAPTURE_FREE_RUN_TIME_1r 1156
#define CMIC_BS_CAPTURE_STATUSr 1157
#define CMIC_BS_CAPTURE_SYNC_TIME_0r 1158
#define CMIC_BS_CAPTURE_SYNC_TIME_1r 1159
#define CMIC_BS_CAPTURE_SYNT_TIME_0r 1160
#define CMIC_BS_CAPTURE_SYNT_TIME_1r 1161
#define CMIC_BS_CLK_CTRLr 1162
#define CMIC_BS_CLK_CTRL_0r 1163
#define CMIC_BS_CLK_CTRL_1r 1164
#define CMIC_BS_CLK_TOGGLE_TIME_0r 1165
#define CMIC_BS_CLK_TOGGLE_TIME_1r 1166
#define CMIC_BS_CLK_TOGGLE_TIME_2r 1167
#define CMIC_BS_CONFIGr 1168
#define CMIC_BS_DRIFT_RATEr 1169
#define CMIC_BS_HEARTBEAT_CTRLr 1170
#define CMIC_BS_HEARTBEAT_DOWN_DURATIONr 1171
#define CMIC_BS_HEARTBEAT_UP_DURATIONr 1172
#define CMIC_BS_INITIAL_CRCr 1173
#define CMIC_BS_INPUT_TIME_0r 1174
#define CMIC_BS_INPUT_TIME_1r 1175
#define CMIC_BS_INPUT_TIME_2r 1176
#define CMIC_BS_OFFSET_ADJUST_0r 1177
#define CMIC_BS_OFFSET_ADJUST_1r 1178
#define CMIC_BS_OUTPUT_TIME_0r 1179
#define CMIC_BS_OUTPUT_TIME_1r 1180
#define CMIC_BS_OUTPUT_TIME_2r 1181
#define CMIC_BS_REF_CLK_GEN_CTRLr 1182
#define CMIC_CHIP_MODE_CONTROLr 1183
#define CMIC_CHIP_PARITY_INTR_ENABLEr 1184
#define CMIC_CHIP_PARITY_INTR_STATUSr 1185
#define CMIC_CLK_ENABLEr 1186
#define CMIC_CLK_GATE_RESET_CONTROLr 1187
#define CMIC_CMC0_CCM_DMA_CFGr 1188
#define CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDRr 1189
#define CMIC_CMC0_CCM_DMA_CUR_HOST1_ADDRr 1190
#define CMIC_CMC0_CCM_DMA_ENTRY_COUNTr 1191
#define CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDRr 1192
#define CMIC_CMC0_CCM_DMA_HOST1_MEM_START_ADDRr 1193
#define CMIC_CMC0_CCM_DMA_STATr 1194
#define CMIC_CMC0_CH0_COS_CTRL_RX_0r 1195
#define CMIC_CMC0_CH0_COS_CTRL_RX_1r 1196
#define CMIC_CMC0_CH0_DMA_CTRLr 1197
#define CMIC_CMC0_CH0_DMA_CURR_DESCr 1198
#define CMIC_CMC0_CH1_COS_CTRL_RX_0r 1199
#define CMIC_CMC0_CH1_COS_CTRL_RX_1r 1200
#define CMIC_CMC0_CH1_DMA_CTRLr 1201
#define CMIC_CMC0_CH1_DMA_CURR_DESCr 1202
#define CMIC_CMC0_CH2_COS_CTRL_RX_0r 1203
#define CMIC_CMC0_CH2_COS_CTRL_RX_1r 1204
#define CMIC_CMC0_CH2_DMA_CTRLr 1205
#define CMIC_CMC0_CH2_DMA_CURR_DESCr 1206
#define CMIC_CMC0_CH3_COS_CTRL_RX_0r 1207
#define CMIC_CMC0_CH3_COS_CTRL_RX_1r 1208
#define CMIC_CMC0_CH3_DMA_CTRLr 1209
#define CMIC_CMC0_CH3_DMA_CURR_DESCr 1210
#define CMIC_CMC0_DMA_CH0_INTR_COALr 1211
#define CMIC_CMC0_DMA_CH1_INTR_COALr 1212
#define CMIC_CMC0_DMA_CH2_INTR_COALr 1213
#define CMIC_CMC0_DMA_CH3_INTR_COALr 1214
#define CMIC_CMC0_DMA_DESC0r 1215
#define CMIC_CMC0_DMA_DESC1r 1216
#define CMIC_CMC0_DMA_DESC2r 1217
#define CMIC_CMC0_DMA_DESC3r 1218
#define CMIC_CMC0_DMA_STATr 1219
#define CMIC_CMC0_DMA_STAT_CLRr 1220
#define CMIC_CMC0_FIFO_CH0_RD_DMA_CFGr 1221
#define CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr 1222
#define CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr 1223
#define CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr 1224
#define CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTRr 1225
#define CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIGr 1226
#define CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr 1227
#define CMIC_CMC0_FIFO_CH0_RD_DMA_STATr 1228
#define CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_CLRr 1229
#define CMIC_CMC0_FIFO_CH1_RD_DMA_CFGr 1230
#define CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTRr 1231
#define CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr 1232
#define CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr 1233
#define CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTRr 1234
#define CMIC_CMC0_FIFO_CH1_RD_DMA_SBUS_CMD_CONFIGr 1235
#define CMIC_CMC0_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr 1236
#define CMIC_CMC0_FIFO_CH1_RD_DMA_STATr 1237
#define CMIC_CMC0_FIFO_CH1_RD_DMA_STAT_CLRr 1238
#define CMIC_CMC0_FIFO_CH2_RD_DMA_CFGr 1239
#define CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTRr 1240
#define CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr 1241
#define CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr 1242
#define CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTRr 1243
#define CMIC_CMC0_FIFO_CH2_RD_DMA_SBUS_CMD_CONFIGr 1244
#define CMIC_CMC0_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr 1245
#define CMIC_CMC0_FIFO_CH2_RD_DMA_STATr 1246
#define CMIC_CMC0_FIFO_CH2_RD_DMA_STAT_CLRr 1247
#define CMIC_CMC0_FIFO_CH3_RD_DMA_CFGr 1248
#define CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTRr 1249
#define CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr 1250
#define CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr 1251
#define CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTRr 1252
#define CMIC_CMC0_FIFO_CH3_RD_DMA_SBUS_CMD_CONFIGr 1253
#define CMIC_CMC0_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr 1254
#define CMIC_CMC0_FIFO_CH3_RD_DMA_STATr 1255
#define CMIC_CMC0_FIFO_CH3_RD_DMA_STAT_CLRr 1256
#define CMIC_CMC0_FIFO_RD_DMA_DEBUGr 1257
#define CMIC_CMC0_FSCHAN_ADDRESSr 1258
#define CMIC_CMC0_FSCHAN_DATA32r 1259
#define CMIC_CMC0_FSCHAN_DATA64_HIr 1260
#define CMIC_CMC0_FSCHAN_DATA64_LOr 1261
#define CMIC_CMC0_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr 1262
#define CMIC_CMC0_FSCHAN_OPCODEr 1263
#define CMIC_CMC0_FSCHAN_STATUSr 1264
#define CMIC_CMC0_HOSTMEM_ADDR_REMAP_0r 1265
#define CMIC_CMC0_HOSTMEM_ADDR_REMAP_1r 1266
#define CMIC_CMC0_HOSTMEM_ADDR_REMAP_2r 1267
#define CMIC_CMC0_IRQ_STAT0r 1268
#define CMIC_CMC0_IRQ_STAT1r 1269
#define CMIC_CMC0_IRQ_STAT2r 1270
#define CMIC_CMC0_IRQ_STAT3r 1271
#define CMIC_CMC0_IRQ_STAT4r 1272
#define CMIC_CMC0_MIIM_ADDRESSr 1273
#define CMIC_CMC0_MIIM_CTRLr 1274
#define CMIC_CMC0_MIIM_PARAMr 1275
#define CMIC_CMC0_MIIM_READ_DATAr 1276
#define CMIC_CMC0_MIIM_STATr 1277
#define CMIC_CMC0_PCIE_IRQ_MASK0r 1278
#define CMIC_CMC0_PCIE_IRQ_MASK1r 1279
#define CMIC_CMC0_PCIE_IRQ_MASK2r 1280
#define CMIC_CMC0_PCIE_IRQ_MASK3r 1281
#define CMIC_CMC0_PCIE_IRQ_MASK4r 1282
#define CMIC_CMC0_PCIE_MISCELr 1283
#define CMIC_CMC0_PKT_COUNT_CH0_RXPKTr 1284
#define CMIC_CMC0_PKT_COUNT_CH0_TXPKTr 1285
#define CMIC_CMC0_PKT_COUNT_CH1_RXPKTr 1286
#define CMIC_CMC0_PKT_COUNT_CH1_TXPKTr 1287
#define CMIC_CMC0_PKT_COUNT_CH2_RXPKTr 1288
#define CMIC_CMC0_PKT_COUNT_CH2_TXPKTr 1289
#define CMIC_CMC0_PKT_COUNT_CH3_RXPKTr 1290
#define CMIC_CMC0_PKT_COUNT_CH3_TXPKTr 1291
#define CMIC_CMC0_PKT_COUNT_RXPKTr 1292
#define CMIC_CMC0_PKT_COUNT_TXPKTr 1293
#define CMIC_CMC0_PROGRAMMABLE_COS_MASK0r 1294
#define CMIC_CMC0_PROGRAMMABLE_COS_MASK1r 1295
#define CMIC_CMC0_RCPU_IRQ_MASK0r 1296
#define CMIC_CMC0_RXBUF_THRESHOLD_CONFIGr 1297
#define CMIC_CMC0_SCHAN_ACK_DATA_BEAT_COUNTr 1298
#define CMIC_CMC0_SCHAN_CTRLr 1299
#define CMIC_CMC0_SCHAN_ERRr 1300
#define CMIC_CMC0_SCHAN_MESSAGEr 1301
#define CMIC_CMC0_SLAM_DMA_CFGr 1302
#define CMIC_CMC0_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr 1303
#define CMIC_CMC0_SLAM_DMA_ENTRY_COUNTr 1304
#define CMIC_CMC0_SLAM_DMA_PCIMEM_START_ADDRr 1305
#define CMIC_CMC0_SLAM_DMA_SBUS_CMD_CONFIGr 1306
#define CMIC_CMC0_SLAM_DMA_SBUS_START_ADDRr 1307
#define CMIC_CMC0_SLAM_DMA_STATr 1308
#define CMIC_CMC0_STAT_DMA_ADDRr 1309
#define CMIC_CMC0_STAT_DMA_CFGr 1310
#define CMIC_CMC0_STAT_DMA_CURRENTr 1311
#define CMIC_CMC0_STAT_DMA_PORTS_0r 1312
#define CMIC_CMC0_STAT_DMA_PORTS_1r 1313
#define CMIC_CMC0_STAT_DMA_PORTS_2r 1314
#define CMIC_CMC0_STAT_DMA_SBUS_START_ADDRESSr 1315
#define CMIC_CMC0_STAT_DMA_STATr 1316
#define CMIC_CMC0_SW_INTR_CONFIGr 1317
#define CMIC_CMC0_TABLE_DMA_CFGr 1318
#define CMIC_CMC0_TABLE_DMA_CUR_ENTRY_SBUS_ADDRr 1319
#define CMIC_CMC0_TABLE_DMA_ENTRY_COUNTr 1320
#define CMIC_CMC0_TABLE_DMA_PCIMEM_START_ADDRr 1321
#define CMIC_CMC0_TABLE_DMA_SBUS_CMD_CONFIGr 1322
#define CMIC_CMC0_TABLE_DMA_SBUS_START_ADDRr 1323
#define CMIC_CMC0_TABLE_DMA_STATr 1324
#define CMIC_CMC0_UC0_IRQ_MASK0r 1325
#define CMIC_CMC0_UC0_IRQ_MASK1r 1326
#define CMIC_CMC0_UC0_IRQ_MASK2r 1327
#define CMIC_CMC0_UC0_IRQ_MASK3r 1328
#define CMIC_CMC0_UC0_IRQ_MASK4r 1329
#define CMIC_CMC0_UC1_IRQ_MASK0r 1330
#define CMIC_CMC0_UC1_IRQ_MASK1r 1331
#define CMIC_CMC0_UC1_IRQ_MASK2r 1332
#define CMIC_CMC0_UC1_IRQ_MASK3r 1333
#define CMIC_CMC0_UC1_IRQ_MASK4r 1334
#define CMIC_CMC1_CCM_DMA_CFGr 1335
#define CMIC_CMC1_CCM_DMA_CUR_HOST0_ADDRr 1336
#define CMIC_CMC1_CCM_DMA_CUR_HOST1_ADDRr 1337
#define CMIC_CMC1_CCM_DMA_ENTRY_COUNTr 1338
#define CMIC_CMC1_CCM_DMA_HOST0_MEM_START_ADDRr 1339
#define CMIC_CMC1_CCM_DMA_HOST1_MEM_START_ADDRr 1340
#define CMIC_CMC1_CCM_DMA_STATr 1341
#define CMIC_CMC1_CH0_COS_CTRL_RX_0r 1342
#define CMIC_CMC1_CH0_COS_CTRL_RX_1r 1343
#define CMIC_CMC1_CH0_DMA_CTRLr 1344
#define CMIC_CMC1_CH0_DMA_CURR_DESCr 1345
#define CMIC_CMC1_CH1_COS_CTRL_RX_0r 1346
#define CMIC_CMC1_CH1_COS_CTRL_RX_1r 1347
#define CMIC_CMC1_CH1_DMA_CTRLr 1348
#define CMIC_CMC1_CH1_DMA_CURR_DESCr 1349
#define CMIC_CMC1_CH2_COS_CTRL_RX_0r 1350
#define CMIC_CMC1_CH2_COS_CTRL_RX_1r 1351
#define CMIC_CMC1_CH2_DMA_CTRLr 1352
#define CMIC_CMC1_CH2_DMA_CURR_DESCr 1353
#define CMIC_CMC1_CH3_COS_CTRL_RX_0r 1354
#define CMIC_CMC1_CH3_COS_CTRL_RX_1r 1355
#define CMIC_CMC1_CH3_DMA_CTRLr 1356
#define CMIC_CMC1_CH3_DMA_CURR_DESCr 1357
#define CMIC_CMC1_DMA_CH0_INTR_COALr 1358
#define CMIC_CMC1_DMA_CH1_INTR_COALr 1359
#define CMIC_CMC1_DMA_CH2_INTR_COALr 1360
#define CMIC_CMC1_DMA_CH3_INTR_COALr 1361
#define CMIC_CMC1_DMA_DESC0r 1362
#define CMIC_CMC1_DMA_DESC1r 1363
#define CMIC_CMC1_DMA_DESC2r 1364
#define CMIC_CMC1_DMA_DESC3r 1365
#define CMIC_CMC1_DMA_STATr 1366
#define CMIC_CMC1_DMA_STAT_CLRr 1367
#define CMIC_CMC1_FIFO_CH0_RD_DMA_CFGr 1368
#define CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr 1369
#define CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr 1370
#define CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr 1371
#define CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTRr 1372
#define CMIC_CMC1_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIGr 1373
#define CMIC_CMC1_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr 1374
#define CMIC_CMC1_FIFO_CH0_RD_DMA_STATr 1375
#define CMIC_CMC1_FIFO_CH0_RD_DMA_STAT_CLRr 1376
#define CMIC_CMC1_FIFO_CH1_RD_DMA_CFGr 1377
#define CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTRr 1378
#define CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr 1379
#define CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr 1380
#define CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTRr 1381
#define CMIC_CMC1_FIFO_CH1_RD_DMA_SBUS_CMD_CONFIGr 1382
#define CMIC_CMC1_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr 1383
#define CMIC_CMC1_FIFO_CH1_RD_DMA_STATr 1384
#define CMIC_CMC1_FIFO_CH1_RD_DMA_STAT_CLRr 1385
#define CMIC_CMC1_FIFO_CH2_RD_DMA_CFGr 1386
#define CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTRr 1387
#define CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr 1388
#define CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr 1389
#define CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTRr 1390
#define CMIC_CMC1_FIFO_CH2_RD_DMA_SBUS_CMD_CONFIGr 1391
#define CMIC_CMC1_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr 1392
#define CMIC_CMC1_FIFO_CH2_RD_DMA_STATr 1393
#define CMIC_CMC1_FIFO_CH2_RD_DMA_STAT_CLRr 1394
#define CMIC_CMC1_FIFO_CH3_RD_DMA_CFGr 1395
#define CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTRr 1396
#define CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr 1397
#define CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr 1398
#define CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTRr 1399
#define CMIC_CMC1_FIFO_CH3_RD_DMA_SBUS_CMD_CONFIGr 1400
#define CMIC_CMC1_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr 1401
#define CMIC_CMC1_FIFO_CH3_RD_DMA_STATr 1402
#define CMIC_CMC1_FIFO_CH3_RD_DMA_STAT_CLRr 1403
#define CMIC_CMC1_FIFO_RD_DMA_DEBUGr 1404
#define CMIC_CMC1_FSCHAN_ADDRESSr 1405
#define CMIC_CMC1_FSCHAN_DATA32r 1406
#define CMIC_CMC1_FSCHAN_DATA64_HIr 1407
#define CMIC_CMC1_FSCHAN_DATA64_LOr 1408
#define CMIC_CMC1_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr 1409
#define CMIC_CMC1_FSCHAN_OPCODEr 1410
#define CMIC_CMC1_FSCHAN_STATUSr 1411
#define CMIC_CMC1_HOSTMEM_ADDR_REMAP_0r 1412
#define CMIC_CMC1_HOSTMEM_ADDR_REMAP_1r 1413
#define CMIC_CMC1_HOSTMEM_ADDR_REMAP_2r 1414
#define CMIC_CMC1_IRQ_STAT0r 1415
#define CMIC_CMC1_IRQ_STAT1r 1416
#define CMIC_CMC1_IRQ_STAT2r 1417
#define CMIC_CMC1_IRQ_STAT3r 1418
#define CMIC_CMC1_IRQ_STAT4r 1419
#define CMIC_CMC1_MIIM_ADDRESSr 1420
#define CMIC_CMC1_MIIM_CTRLr 1421
#define CMIC_CMC1_MIIM_PARAMr 1422
#define CMIC_CMC1_MIIM_READ_DATAr 1423
#define CMIC_CMC1_MIIM_STATr 1424
#define CMIC_CMC1_PCIE_IRQ_MASK0r 1425
#define CMIC_CMC1_PCIE_IRQ_MASK1r 1426
#define CMIC_CMC1_PCIE_IRQ_MASK2r 1427
#define CMIC_CMC1_PCIE_IRQ_MASK3r 1428
#define CMIC_CMC1_PCIE_IRQ_MASK4r 1429
#define CMIC_CMC1_PCIE_MISCELr 1430
#define CMIC_CMC1_PKT_COUNT_CH0_RXPKTr 1431
#define CMIC_CMC1_PKT_COUNT_CH0_TXPKTr 1432
#define CMIC_CMC1_PKT_COUNT_CH1_RXPKTr 1433
#define CMIC_CMC1_PKT_COUNT_CH1_TXPKTr 1434
#define CMIC_CMC1_PKT_COUNT_CH2_RXPKTr 1435
#define CMIC_CMC1_PKT_COUNT_CH2_TXPKTr 1436
#define CMIC_CMC1_PKT_COUNT_CH3_RXPKTr 1437
#define CMIC_CMC1_PKT_COUNT_CH3_TXPKTr 1438
#define CMIC_CMC1_PKT_COUNT_RXPKTr 1439
#define CMIC_CMC1_PKT_COUNT_TXPKTr 1440
#define CMIC_CMC1_PROGRAMMABLE_COS_MASK0r 1441
#define CMIC_CMC1_PROGRAMMABLE_COS_MASK1r 1442
#define CMIC_CMC1_RCPU_IRQ_MASK0r 1443
#define CMIC_CMC1_RXBUF_THRESHOLD_CONFIGr 1444
#define CMIC_CMC1_SCHAN_ACK_DATA_BEAT_COUNTr 1445
#define CMIC_CMC1_SCHAN_CTRLr 1446
#define CMIC_CMC1_SCHAN_ERRr 1447
#define CMIC_CMC1_SCHAN_MESSAGEr 1448
#define CMIC_CMC1_SLAM_DMA_CFGr 1449
#define CMIC_CMC1_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr 1450
#define CMIC_CMC1_SLAM_DMA_ENTRY_COUNTr 1451
#define CMIC_CMC1_SLAM_DMA_PCIMEM_START_ADDRr 1452
#define CMIC_CMC1_SLAM_DMA_SBUS_CMD_CONFIGr 1453
#define CMIC_CMC1_SLAM_DMA_SBUS_START_ADDRr 1454
#define CMIC_CMC1_SLAM_DMA_STATr 1455
#define CMIC_CMC1_STAT_DMA_ADDRr 1456
#define CMIC_CMC1_STAT_DMA_CFGr 1457
#define CMIC_CMC1_STAT_DMA_CURRENTr 1458
#define CMIC_CMC1_STAT_DMA_PORTS_0r 1459
#define CMIC_CMC1_STAT_DMA_PORTS_1r 1460
#define CMIC_CMC1_STAT_DMA_PORTS_2r 1461
#define CMIC_CMC1_STAT_DMA_SBUS_START_ADDRESSr 1462
#define CMIC_CMC1_STAT_DMA_STATr 1463
#define CMIC_CMC1_SW_INTR_CONFIGr 1464
#define CMIC_CMC1_TABLE_DMA_CFGr 1465
#define CMIC_CMC1_TABLE_DMA_CUR_ENTRY_SBUS_ADDRr 1466
#define CMIC_CMC1_TABLE_DMA_ENTRY_COUNTr 1467
#define CMIC_CMC1_TABLE_DMA_PCIMEM_START_ADDRr 1468
#define CMIC_CMC1_TABLE_DMA_SBUS_CMD_CONFIGr 1469
#define CMIC_CMC1_TABLE_DMA_SBUS_START_ADDRr 1470
#define CMIC_CMC1_TABLE_DMA_STATr 1471
#define CMIC_CMC1_UC0_IRQ_MASK0r 1472
#define CMIC_CMC1_UC0_IRQ_MASK1r 1473
#define CMIC_CMC1_UC0_IRQ_MASK2r 1474
#define CMIC_CMC1_UC0_IRQ_MASK3r 1475
#define CMIC_CMC1_UC0_IRQ_MASK4r 1476
#define CMIC_CMC1_UC1_IRQ_MASK0r 1477
#define CMIC_CMC1_UC1_IRQ_MASK1r 1478
#define CMIC_CMC1_UC1_IRQ_MASK2r 1479
#define CMIC_CMC1_UC1_IRQ_MASK3r 1480
#define CMIC_CMC1_UC1_IRQ_MASK4r 1481
#define CMIC_CMC2_CCM_DMA_CFGr 1482
#define CMIC_CMC2_CCM_DMA_CUR_HOST0_ADDRr 1483
#define CMIC_CMC2_CCM_DMA_CUR_HOST1_ADDRr 1484
#define CMIC_CMC2_CCM_DMA_ENTRY_COUNTr 1485
#define CMIC_CMC2_CCM_DMA_HOST0_MEM_START_ADDRr 1486
#define CMIC_CMC2_CCM_DMA_HOST1_MEM_START_ADDRr 1487
#define CMIC_CMC2_CCM_DMA_STATr 1488
#define CMIC_CMC2_CH0_COS_CTRL_RX_0r 1489
#define CMIC_CMC2_CH0_COS_CTRL_RX_1r 1490
#define CMIC_CMC2_CH0_DMA_CTRLr 1491
#define CMIC_CMC2_CH0_DMA_CURR_DESCr 1492
#define CMIC_CMC2_CH1_COS_CTRL_RX_0r 1493
#define CMIC_CMC2_CH1_COS_CTRL_RX_1r 1494
#define CMIC_CMC2_CH1_DMA_CTRLr 1495
#define CMIC_CMC2_CH1_DMA_CURR_DESCr 1496
#define CMIC_CMC2_CH2_COS_CTRL_RX_0r 1497
#define CMIC_CMC2_CH2_COS_CTRL_RX_1r 1498
#define CMIC_CMC2_CH2_DMA_CTRLr 1499
#define CMIC_CMC2_CH2_DMA_CURR_DESCr 1500
#define CMIC_CMC2_CH3_COS_CTRL_RX_0r 1501
#define CMIC_CMC2_CH3_COS_CTRL_RX_1r 1502
#define CMIC_CMC2_CH3_DMA_CTRLr 1503
#define CMIC_CMC2_CH3_DMA_CURR_DESCr 1504
#define CMIC_CMC2_DMA_CH0_INTR_COALr 1505
#define CMIC_CMC2_DMA_CH1_INTR_COALr 1506
#define CMIC_CMC2_DMA_CH2_INTR_COALr 1507
#define CMIC_CMC2_DMA_CH3_INTR_COALr 1508
#define CMIC_CMC2_DMA_DESC0r 1509
#define CMIC_CMC2_DMA_DESC1r 1510
#define CMIC_CMC2_DMA_DESC2r 1511
#define CMIC_CMC2_DMA_DESC3r 1512
#define CMIC_CMC2_DMA_STATr 1513
#define CMIC_CMC2_DMA_STAT_CLRr 1514
#define CMIC_CMC2_FIFO_CH0_RD_DMA_CFGr 1515
#define CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr 1516
#define CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr 1517
#define CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr 1518
#define CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTRr 1519
#define CMIC_CMC2_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIGr 1520
#define CMIC_CMC2_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr 1521
#define CMIC_CMC2_FIFO_CH0_RD_DMA_STATr 1522
#define CMIC_CMC2_FIFO_CH0_RD_DMA_STAT_CLRr 1523
#define CMIC_CMC2_FIFO_CH1_RD_DMA_CFGr 1524
#define CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTRr 1525
#define CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr 1526
#define CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr 1527
#define CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTRr 1528
#define CMIC_CMC2_FIFO_CH1_RD_DMA_SBUS_CMD_CONFIGr 1529
#define CMIC_CMC2_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr 1530
#define CMIC_CMC2_FIFO_CH1_RD_DMA_STATr 1531
#define CMIC_CMC2_FIFO_CH1_RD_DMA_STAT_CLRr 1532
#define CMIC_CMC2_FIFO_CH2_RD_DMA_CFGr 1533
#define CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTRr 1534
#define CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr 1535
#define CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr 1536
#define CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTRr 1537
#define CMIC_CMC2_FIFO_CH2_RD_DMA_SBUS_CMD_CONFIGr 1538
#define CMIC_CMC2_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr 1539
#define CMIC_CMC2_FIFO_CH2_RD_DMA_STATr 1540
#define CMIC_CMC2_FIFO_CH2_RD_DMA_STAT_CLRr 1541
#define CMIC_CMC2_FIFO_CH3_RD_DMA_CFGr 1542
#define CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTRr 1543
#define CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr 1544
#define CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr 1545
#define CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTRr 1546
#define CMIC_CMC2_FIFO_CH3_RD_DMA_SBUS_CMD_CONFIGr 1547
#define CMIC_CMC2_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr 1548
#define CMIC_CMC2_FIFO_CH3_RD_DMA_STATr 1549
#define CMIC_CMC2_FIFO_CH3_RD_DMA_STAT_CLRr 1550
#define CMIC_CMC2_FIFO_RD_DMA_DEBUGr 1551
#define CMIC_CMC2_FSCHAN_ADDRESSr 1552
#define CMIC_CMC2_FSCHAN_DATA32r 1553
#define CMIC_CMC2_FSCHAN_DATA64_HIr 1554
#define CMIC_CMC2_FSCHAN_DATA64_LOr 1555
#define CMIC_CMC2_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr 1556
#define CMIC_CMC2_FSCHAN_OPCODEr 1557
#define CMIC_CMC2_FSCHAN_STATUSr 1558
#define CMIC_CMC2_HOSTMEM_ADDR_REMAP_0r 1559
#define CMIC_CMC2_HOSTMEM_ADDR_REMAP_1r 1560
#define CMIC_CMC2_HOSTMEM_ADDR_REMAP_2r 1561
#define CMIC_CMC2_IRQ_STAT0r 1562
#define CMIC_CMC2_IRQ_STAT1r 1563
#define CMIC_CMC2_IRQ_STAT2r 1564
#define CMIC_CMC2_IRQ_STAT3r 1565
#define CMIC_CMC2_IRQ_STAT4r 1566
#define CMIC_CMC2_MIIM_ADDRESSr 1567
#define CMIC_CMC2_MIIM_CTRLr 1568
#define CMIC_CMC2_MIIM_PARAMr 1569
#define CMIC_CMC2_MIIM_READ_DATAr 1570
#define CMIC_CMC2_MIIM_STATr 1571
#define CMIC_CMC2_PCIE_IRQ_MASK0r 1572
#define CMIC_CMC2_PCIE_IRQ_MASK1r 1573
#define CMIC_CMC2_PCIE_IRQ_MASK2r 1574
#define CMIC_CMC2_PCIE_IRQ_MASK3r 1575
#define CMIC_CMC2_PCIE_IRQ_MASK4r 1576
#define CMIC_CMC2_PCIE_MISCELr 1577
#define CMIC_CMC2_PKT_COUNT_CH0_RXPKTr 1578
#define CMIC_CMC2_PKT_COUNT_CH0_TXPKTr 1579
#define CMIC_CMC2_PKT_COUNT_CH1_RXPKTr 1580
#define CMIC_CMC2_PKT_COUNT_CH1_TXPKTr 1581
#define CMIC_CMC2_PKT_COUNT_CH2_RXPKTr 1582
#define CMIC_CMC2_PKT_COUNT_CH2_TXPKTr 1583
#define CMIC_CMC2_PKT_COUNT_CH3_RXPKTr 1584
#define CMIC_CMC2_PKT_COUNT_CH3_TXPKTr 1585
#define CMIC_CMC2_PKT_COUNT_RXPKTr 1586
#define CMIC_CMC2_PKT_COUNT_TXPKTr 1587
#define CMIC_CMC2_PROGRAMMABLE_COS_MASK0r 1588
#define CMIC_CMC2_PROGRAMMABLE_COS_MASK1r 1589
#define CMIC_CMC2_RCPU_IRQ_MASK0r 1590
#define CMIC_CMC2_RXBUF_THRESHOLD_CONFIGr 1591
#define CMIC_CMC2_SCHAN_ACK_DATA_BEAT_COUNTr 1592
#define CMIC_CMC2_SCHAN_CTRLr 1593
#define CMIC_CMC2_SCHAN_ERRr 1594
#define CMIC_CMC2_SCHAN_MESSAGEr 1595
#define CMIC_CMC2_SLAM_DMA_CFGr 1596
#define CMIC_CMC2_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr 1597
#define CMIC_CMC2_SLAM_DMA_ENTRY_COUNTr 1598
#define CMIC_CMC2_SLAM_DMA_PCIMEM_START_ADDRr 1599
#define CMIC_CMC2_SLAM_DMA_SBUS_CMD_CONFIGr 1600
#define CMIC_CMC2_SLAM_DMA_SBUS_START_ADDRr 1601
#define CMIC_CMC2_SLAM_DMA_STATr 1602
#define CMIC_CMC2_STAT_DMA_ADDRr 1603
#define CMIC_CMC2_STAT_DMA_CFGr 1604
#define CMIC_CMC2_STAT_DMA_CURRENTr 1605
#define CMIC_CMC2_STAT_DMA_PORTS_0r 1606
#define CMIC_CMC2_STAT_DMA_PORTS_1r 1607
#define CMIC_CMC2_STAT_DMA_PORTS_2r 1608
#define CMIC_CMC2_STAT_DMA_SBUS_START_ADDRESSr 1609
#define CMIC_CMC2_STAT_DMA_STATr 1610
#define CMIC_CMC2_SW_INTR_CONFIGr 1611
#define CMIC_CMC2_TABLE_DMA_CFGr 1612
#define CMIC_CMC2_TABLE_DMA_CUR_ENTRY_SBUS_ADDRr 1613
#define CMIC_CMC2_TABLE_DMA_ENTRY_COUNTr 1614
#define CMIC_CMC2_TABLE_DMA_PCIMEM_START_ADDRr 1615
#define CMIC_CMC2_TABLE_DMA_SBUS_CMD_CONFIGr 1616
#define CMIC_CMC2_TABLE_DMA_SBUS_START_ADDRr 1617
#define CMIC_CMC2_TABLE_DMA_STATr 1618
#define CMIC_CMC2_UC0_IRQ_MASK0r 1619
#define CMIC_CMC2_UC0_IRQ_MASK1r 1620
#define CMIC_CMC2_UC0_IRQ_MASK2r 1621
#define CMIC_CMC2_UC0_IRQ_MASK3r 1622
#define CMIC_CMC2_UC0_IRQ_MASK4r 1623
#define CMIC_CMC2_UC1_IRQ_MASK0r 1624
#define CMIC_CMC2_UC1_IRQ_MASK1r 1625
#define CMIC_CMC2_UC1_IRQ_MASK2r 1626
#define CMIC_CMC2_UC1_IRQ_MASK3r 1627
#define CMIC_CMC2_UC1_IRQ_MASK4r 1628
#define CMIC_CMICE_BISR_REG_RD_DATAr 1629
#define CMIC_COMMON_BSPI_BIGENDIANr 1630
#define CMIC_COMMON_I2C_PIO_ENDIANESSr 1631
#define CMIC_COMMON_MIIM_ADDRESSr 1632
#define CMIC_COMMON_MIIM_CTRLr 1633
#define CMIC_COMMON_MIIM_PARAMr 1634
#define CMIC_COMMON_MIIM_READ_DATAr 1635
#define CMIC_COMMON_MIIM_STATr 1636
#define CMIC_COMMON_PCIE_PIO_ENDIANESSr 1637
#define CMIC_COMMON_RPE_PIO_ENDIANESSr 1638
#define CMIC_COMMON_SCHAN_ACK_DATA_BEAT_COUNTr 1639
#define CMIC_COMMON_SCHAN_CTRLr 1640
#define CMIC_COMMON_SCHAN_ERRr 1641
#define CMIC_COMMON_SCHAN_MESSAGEr 1642
#define CMIC_COMMON_SPI_PIO_ENDIANESSr 1643
#define CMIC_COMMON_STRAP_STATUS_0r 1644
#define CMIC_COMMON_STRAP_STATUS_1r 1645
#define CMIC_COMMON_UC0_PIO_ENDIANESSr 1646
#define CMIC_COMMON_UC1_PIO_ENDIANESSr 1647
#define CMIC_CONFIGr 1648
#define CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0r 1649
#define CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1r 1650
#define CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2r 1651
#define CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3r 1652
#define CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_4r 1653
#define CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0r 1654
#define CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1r 1655
#define CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2r 1656
#define CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_3r 1657
#define CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_0r 1658
#define CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_1r 1659
#define CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_2r 1660
#define CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_3r 1661
#define CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_0r 1662
#define CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_1r 1663
#define CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_2r 1664
#define CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_3r 1665
#define CMIC_COS_AVAILABLEr 1666
#define CMIC_COS_AVAILABLE0r 1667
#define CMIC_COS_AVAILABLE1r 1668
#define CMIC_COS_AVAILABLE2r 1669
#define CMIC_COS_AVAILABLE3r 1670
#define CMIC_COS_AVAILABLE4r 1671
#define CMIC_COS_AVAILABLE5r 1672
#define CMIC_COS_AVAILABLE6r 1673
#define CMIC_COS_AVAILABLE7r 1674
#define CMIC_COS_CTRL_RXr 1675
#define CMIC_COS_CTRL_RX_0r 1676
#define CMIC_COS_CTRL_RX_1r 1677
#define CMIC_COS_CTRL_RX_2r 1678
#define CMIC_COS_CTRL_RX_3r 1679
#define CMIC_COS_CTRL_RX_4r 1680
#define CMIC_COS_CTRL_RX_5r 1681
#define CMIC_COS_CTRL_RX_6r 1682
#define CMIC_COS_CTRL_RX_7r 1683
#define CMIC_COS_CTRL_RX_HIr 1684
#define CMIC_CPS_RESETr 1685
#define CMIC_DEVICE_IDr 1686
#define CMIC_DEV_REV_IDr 1687
#define CMIC_DMA_CTRLr 1688
#define CMIC_DMA_DESC0r 1689
#define CMIC_DMA_DESC1r 1690
#define CMIC_DMA_DESC2r 1691
#define CMIC_DMA_DESC3r 1692
#define CMIC_DMA_IC_AR_ARB_MI0r 1693
#define CMIC_DMA_IC_AR_ARB_MI1r 1694
#define CMIC_DMA_IC_AW_ARB_MI0r 1695
#define CMIC_DMA_IC_AW_ARB_MI1r 1696
#define CMIC_DMA_IC_CFG_REG_0r 1697
#define CMIC_DMA_IC_CFG_REG_1r 1698
#define CMIC_DMA_IC_CFG_REG_2r 1699
#define CMIC_DMA_IC_ID_REG_0r 1700
#define CMIC_DMA_IC_ID_REG_1r 1701
#define CMIC_DMA_IC_ID_REG_2r 1702
#define CMIC_DMA_IC_ID_REG_3r 1703
#define CMIC_DMA_IC_PER_REG_0r 1704
#define CMIC_DMA_IC_PER_REG_1r 1705
#define CMIC_DMA_IC_PER_REG_2r 1706
#define CMIC_DMA_IC_PER_REG_3r 1707
#define CMIC_DMA_STATr 1708
#define CMIC_EB3_VLI_CONFIG_REGISTERr 1709
#define CMIC_ENDIANESS_SELr 1710
#define CMIC_FIFO_CH0_RD_DMA_CFGr 1711
#define CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr 1712
#define CMIC_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr 1713
#define CMIC_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr 1714
#define CMIC_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTRr 1715
#define CMIC_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr 1716
#define CMIC_FIFO_CH1_RD_DMA_CFGr 1717
#define CMIC_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTRr 1718
#define CMIC_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr 1719
#define CMIC_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr 1720
#define CMIC_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTRr 1721
#define CMIC_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr 1722
#define CMIC_FIFO_CH2_RD_DMA_CFGr 1723
#define CMIC_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTRr 1724
#define CMIC_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr 1725
#define CMIC_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr 1726
#define CMIC_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTRr 1727
#define CMIC_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr 1728
#define CMIC_FIFO_CH3_RD_DMA_CFGr 1729
#define CMIC_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTRr 1730
#define CMIC_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr 1731
#define CMIC_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr 1732
#define CMIC_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTRr 1733
#define CMIC_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr 1734
#define CMIC_FIFO_DMA_SB_ARB_CTRLr 1735
#define CMIC_FIFO_RD_DMA_DEBUGr 1736
#define CMIC_FINE_GRAIN_COUNTERS_CTRLr 1737
#define CMIC_FINE_GRAIN_COUNTERS_NS_VALUEr 1738
#define CMIC_FINE_GRAIN_COUNTERS_SECOND_VALUEr 1739
#define CMIC_FSCHAN_ADDRESSr 1740
#define CMIC_FSCHAN_DATA32r 1741
#define CMIC_FSCHAN_DATA64_HIr 1742
#define CMIC_FSCHAN_DATA64_LOr 1743
#define CMIC_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr 1744
#define CMIC_FSCHAN_OPCODEr 1745
#define CMIC_FSCHAN_STATUSr 1746
#define CMIC_FSRF_STBY_CONTROLr 1747
#define CMIC_GFPORT_CLOCK_CONFIGr 1748
#define CMIC_GP_AUX_SELr 1749
#define CMIC_GP_DATA_INr 1750
#define CMIC_GP_DATA_OUTr 1751
#define CMIC_GP_INIT_VALr 1752
#define CMIC_GP_INT_CLRr 1753
#define CMIC_GP_INT_DEr 1754
#define CMIC_GP_INT_EDGEr 1755
#define CMIC_GP_INT_MSKr 1756
#define CMIC_GP_INT_MSTATr 1757
#define CMIC_GP_INT_STATr 1758
#define CMIC_GP_INT_TYPEr 1759
#define CMIC_GP_OUT_ENr 1760
#define CMIC_GP_PAD_RESr 1761
#define CMIC_GP_PRB_ENABLEr 1762
#define CMIC_GP_PRB_OEr 1763
#define CMIC_GP_RES_ENr 1764
#define CMIC_GP_TEST_ENABLEr 1765
#define CMIC_GP_TEST_INPUTr 1766
#define CMIC_GP_TEST_OUTPUTr 1767
#define CMIC_HGTX_CTRLr 1768
#define CMIC_HGTX_CTRL1r 1769
#define CMIC_HGTX_CTRL2r 1770
#define CMIC_HOL0_AVAILABLE_MOD0r 1771
#define CMIC_HOL0_AVAILABLE_MOD1r 1772
#define CMIC_HOL1_AVAILABLE_MOD0r 1773
#define CMIC_HOL1_AVAILABLE_MOD1r 1774
#define CMIC_HOL2_AVAILABLE_MOD0r 1775
#define CMIC_HOL2_AVAILABLE_MOD1r 1776
#define CMIC_HOL3_AVAILABLE_MOD0r 1777
#define CMIC_HOL3_AVAILABLE_MOD1r 1778
#define CMIC_HOL4_AVAILABLE_MOD0r 1779
#define CMIC_HOL4_AVAILABLE_MOD1r 1780
#define CMIC_HOL5_AVAILABLE_MOD0r 1781
#define CMIC_HOL5_AVAILABLE_MOD1r 1782
#define CMIC_HOL6_AVAILABLE_MOD0r 1783
#define CMIC_HOL6_AVAILABLE_MOD1r 1784
#define CMIC_HOL7_AVAILABLE_MOD0r 1785
#define CMIC_HOL7_AVAILABLE_MOD1r 1786
#define CMIC_HOL_STATr 1787
#define CMIC_I2CM_SMBUS_ADDRESSr 1788
#define CMIC_I2CM_SMBUS_BIT_BANG_CONTROLr 1789
#define CMIC_I2CM_SMBUS_CONFIGr 1790
#define CMIC_I2CM_SMBUS_EVENT_ENABLEr 1791
#define CMIC_I2CM_SMBUS_EVENT_STATUSr 1792
#define CMIC_I2CM_SMBUS_MASTER_COMMANDr 1793
#define CMIC_I2CM_SMBUS_MASTER_DATA_READr 1794
#define CMIC_I2CM_SMBUS_MASTER_DATA_WRITEr 1795
#define CMIC_I2CM_SMBUS_MASTER_FIFO_CONTROLr 1796
#define CMIC_I2CM_SMBUS_SLAVE_COMMANDr 1797
#define CMIC_I2CM_SMBUS_SLAVE_DATA_READr 1798
#define CMIC_I2CM_SMBUS_SLAVE_DATA_WRITEr 1799
#define CMIC_I2CM_SMBUS_SLAVE_FIFO_CONTROLr 1800
#define CMIC_I2CM_SMBUS_TIMING_CONFIGr 1801
#define CMIC_I2C_CTRLr 1802
#define CMIC_I2C_DATAr 1803
#define CMIC_I2C_RESETr 1804
#define CMIC_I2C_SLAVE_ADDRr 1805
#define CMIC_I2C_SLAVE_XADDRr 1806
#define CMIC_I2C_STATr 1807
#define CMIC_IGBP_DISCARDr 1808
#define CMIC_IGBP_DISCARD_MOD0r 1809
#define CMIC_IGBP_DISCARD_MOD1r 1810
#define CMIC_IGBP_WARNr 1811
#define CMIC_IGBP_WARN_MOD0r 1812
#define CMIC_IGBP_WARN_MOD1r 1813
#define CMIC_INTR_PKT_PACING_DELAYr 1814
#define CMIC_INTR_WAIT_CYCLESr 1815
#define CMIC_INT_PHY_SCANr 1816
#define CMIC_IPIC_STATS_CFGr 1817
#define CMIC_IRQ_CLR_3r 1818
#define CMIC_IRQ_MASKr 1819
#define CMIC_IRQ_MASK_1r 1820
#define CMIC_IRQ_MASK_2r 1821
#define CMIC_IRQ_MASK_3r 1822
#define CMIC_IRQ_STATr 1823
#define CMIC_IRQ_STAT_1r 1824
#define CMIC_IRQ_STAT_2r 1825
#define CMIC_IRQ_STAT_3r 1826
#define CMIC_JTAGr 1827
#define CMIC_LEDCLK_PARAMSr 1828
#define CMIC_LEDUP0_CLK_PARAMSr 1829
#define CMIC_LEDUP0_CTRLr 1830
#define CMIC_LEDUP0_DATA_RAMr 1831
#define CMIC_LEDUP0_PORT_ORDER_REMAP_0_3r 1832
#define CMIC_LEDUP0_PORT_ORDER_REMAP_12_15r 1833
#define CMIC_LEDUP0_PORT_ORDER_REMAP_16_19r 1834
#define CMIC_LEDUP0_PORT_ORDER_REMAP_20_23r 1835
#define CMIC_LEDUP0_PORT_ORDER_REMAP_24_27r 1836
#define CMIC_LEDUP0_PORT_ORDER_REMAP_28_31r 1837
#define CMIC_LEDUP0_PORT_ORDER_REMAP_32_35r 1838
#define CMIC_LEDUP0_PORT_ORDER_REMAP_36_39r 1839
#define CMIC_LEDUP0_PORT_ORDER_REMAP_40_43r 1840
#define CMIC_LEDUP0_PORT_ORDER_REMAP_44_47r 1841
#define CMIC_LEDUP0_PORT_ORDER_REMAP_48_51r 1842
#define CMIC_LEDUP0_PORT_ORDER_REMAP_4_7r 1843
#define CMIC_LEDUP0_PORT_ORDER_REMAP_52_55r 1844
#define CMIC_LEDUP0_PORT_ORDER_REMAP_56_59r 1845
#define CMIC_LEDUP0_PORT_ORDER_REMAP_60_63r 1846
#define CMIC_LEDUP0_PORT_ORDER_REMAP_8_11r 1847
#define CMIC_LEDUP0_PROGRAM_RAMr 1848
#define CMIC_LEDUP0_SCANCHAIN_ASSEMBLY_ST_ADDRr 1849
#define CMIC_LEDUP0_STATUSr 1850
#define CMIC_LEDUP1_CLK_PARAMSr 1851
#define CMIC_LEDUP1_CTRLr 1852
#define CMIC_LEDUP1_DATA_RAMr 1853
#define CMIC_LEDUP1_PORT_ORDER_REMAP_0_3r 1854
#define CMIC_LEDUP1_PORT_ORDER_REMAP_12_15r 1855
#define CMIC_LEDUP1_PORT_ORDER_REMAP_16_19r 1856
#define CMIC_LEDUP1_PORT_ORDER_REMAP_20_23r 1857
#define CMIC_LEDUP1_PORT_ORDER_REMAP_24_27r 1858
#define CMIC_LEDUP1_PORT_ORDER_REMAP_28_31r 1859
#define CMIC_LEDUP1_PORT_ORDER_REMAP_32_35r 1860
#define CMIC_LEDUP1_PORT_ORDER_REMAP_36_39r 1861
#define CMIC_LEDUP1_PORT_ORDER_REMAP_40_43r 1862
#define CMIC_LEDUP1_PORT_ORDER_REMAP_44_47r 1863
#define CMIC_LEDUP1_PORT_ORDER_REMAP_48_51r 1864
#define CMIC_LEDUP1_PORT_ORDER_REMAP_4_7r 1865
#define CMIC_LEDUP1_PORT_ORDER_REMAP_52_55r 1866
#define CMIC_LEDUP1_PORT_ORDER_REMAP_56_59r 1867
#define CMIC_LEDUP1_PORT_ORDER_REMAP_60_63r 1868
#define CMIC_LEDUP1_PORT_ORDER_REMAP_8_11r 1869
#define CMIC_LEDUP1_PROGRAM_RAMr 1870
#define CMIC_LEDUP1_SCANCHAIN_ASSEMBLY_ST_ADDRr 1871
#define CMIC_LEDUP1_STATUSr 1872
#define CMIC_LEDUP_CTRLr 1873
#define CMIC_LEDUP_DATA_RAMr 1874
#define CMIC_LEDUP_PROGRAM_RAMr 1875
#define CMIC_LEDUP_STATUSr 1876
#define CMIC_LED_CONTROLr 1877
#define CMIC_LED_PORT_ORDER_REMAP_0_4r 1878
#define CMIC_LED_PORT_ORDER_REMAP_10_14r 1879
#define CMIC_LED_PORT_ORDER_REMAP_15_19r 1880
#define CMIC_LED_PORT_ORDER_REMAP_20_24r 1881
#define CMIC_LED_PORT_ORDER_REMAP_25_29r 1882
#define CMIC_LED_PORT_ORDER_REMAP_30_34r 1883
#define CMIC_LED_PORT_ORDER_REMAP_35_39r 1884
#define CMIC_LED_PORT_ORDER_REMAP_40_44r 1885
#define CMIC_LED_PORT_ORDER_REMAP_45_49r 1886
#define CMIC_LED_PORT_ORDER_REMAP_50_54r 1887
#define CMIC_LED_PORT_ORDER_REMAP_5_9r 1888
#define CMIC_LED_STATUSr 1889
#define CMIC_LINK_STATr 1890
#define CMIC_LINK_STATUS_CHANGE_STICKYr 1891
#define CMIC_LINK_STAT_HIr 1892
#define CMIC_LINK_STAT_HI_2r 1893
#define CMIC_LINK_STAT_MOD0r 1894
#define CMIC_LINK_STAT_MOD1r 1895
#define CMIC_MCS_IC_AR_ARB_MI0r 1896
#define CMIC_MCS_IC_AR_ARB_MI1r 1897
#define CMIC_MCS_IC_AR_ARB_MI2r 1898
#define CMIC_MCS_IC_AR_ARB_MI3r 1899
#define CMIC_MCS_IC_AR_ARB_MI4r 1900
#define CMIC_MCS_IC_AR_ARB_MI5r 1901
#define CMIC_MCS_IC_AR_ARB_MI6r 1902
#define CMIC_MCS_IC_AR_ARB_MI7r 1903
#define CMIC_MCS_IC_AR_ARB_MI8r 1904
#define CMIC_MCS_IC_AR_ARB_MI9r 1905
#define CMIC_MCS_IC_AR_ARB_MI10r 1906
#define CMIC_MCS_IC_AR_ARB_MI11r 1907
#define CMIC_MCS_IC_AR_ARB_MI12r 1908
#define CMIC_MCS_IC_AR_ARB_MI13r 1909
#define CMIC_MCS_IC_AW_ARB_MI0r 1910
#define CMIC_MCS_IC_AW_ARB_MI1r 1911
#define CMIC_MCS_IC_AW_ARB_MI2r 1912
#define CMIC_MCS_IC_AW_ARB_MI3r 1913
#define CMIC_MCS_IC_AW_ARB_MI4r 1914
#define CMIC_MCS_IC_AW_ARB_MI5r 1915
#define CMIC_MCS_IC_AW_ARB_MI6r 1916
#define CMIC_MCS_IC_AW_ARB_MI7r 1917
#define CMIC_MCS_IC_AW_ARB_MI8r 1918
#define CMIC_MCS_IC_AW_ARB_MI9r 1919
#define CMIC_MCS_IC_AW_ARB_MI10r 1920
#define CMIC_MCS_IC_AW_ARB_MI11r 1921
#define CMIC_MCS_IC_AW_ARB_MI12r 1922
#define CMIC_MCS_IC_AW_ARB_MI13r 1923
#define CMIC_MCS_IC_CFG_REG_0r 1924
#define CMIC_MCS_IC_CFG_REG_1r 1925
#define CMIC_MCS_IC_CFG_REG_2r 1926
#define CMIC_MCS_IC_ID_REG_0r 1927
#define CMIC_MCS_IC_ID_REG_1r 1928
#define CMIC_MCS_IC_ID_REG_2r 1929
#define CMIC_MCS_IC_ID_REG_3r 1930
#define CMIC_MCS_IC_PER_REG_0r 1931
#define CMIC_MCS_IC_PER_REG_1r 1932
#define CMIC_MCS_IC_PER_REG_2r 1933
#define CMIC_MCS_IC_PER_REG_3r 1934
#define CMIC_MEM_FAILr 1935
#define CMIC_MIIM_ADDRESSr 1936
#define CMIC_MIIM_AUTO_SCAN_ADDRESSr 1937
#define CMIC_MIIM_BUS_MAP_19_10r 1938
#define CMIC_MIIM_BUS_MAP_29_20r 1939
#define CMIC_MIIM_BUS_MAP_39_30r 1940
#define CMIC_MIIM_BUS_MAP_49_40r 1941
#define CMIC_MIIM_BUS_MAP_59_50r 1942
#define CMIC_MIIM_BUS_MAP_69_60r 1943
#define CMIC_MIIM_BUS_MAP_79_70r 1944
#define CMIC_MIIM_BUS_MAP_9_0r 1945
#define CMIC_MIIM_BUS_SEL_MAP_19_10r 1946
#define CMIC_MIIM_BUS_SEL_MAP_29_20r 1947
#define CMIC_MIIM_BUS_SEL_MAP_39_30r 1948
#define CMIC_MIIM_BUS_SEL_MAP_49_40r 1949
#define CMIC_MIIM_BUS_SEL_MAP_59_50r 1950
#define CMIC_MIIM_BUS_SEL_MAP_69_60r 1951
#define CMIC_MIIM_BUS_SEL_MAP_79_70r 1952
#define CMIC_MIIM_BUS_SEL_MAP_89_80r 1953
#define CMIC_MIIM_BUS_SEL_MAP_95_90r 1954
#define CMIC_MIIM_BUS_SEL_MAP_9_0r 1955
#define CMIC_MIIM_CLR_SCAN_STATUSr 1956
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8r 1957
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12r 1958
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16r 1959
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20r 1960
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24r 1961
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28r 1962
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32r 1963
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36r 1964
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0r 1965
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40r 1966
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44r 1967
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48r 1968
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52r 1969
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56r 1970
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60r 1971
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_67_64r 1972
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_71_68r 1973
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_75_72r 1974
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_79_76r 1975
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4r 1976
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_83_80r 1977
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_87_84r 1978
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_91_88r 1979
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_95_92r 1980
#define CMIC_MIIM_INT_SEL_MAPr 1981
#define CMIC_MIIM_INT_SEL_MAP_0r 1982
#define CMIC_MIIM_INT_SEL_MAP_1r 1983
#define CMIC_MIIM_INT_SEL_MAP_2r 1984
#define CMIC_MIIM_INT_SEL_MAP_HIr 1985
#define CMIC_MIIM_INT_SEL_MAP_HI_2r 1986
#define CMIC_MIIM_LINK_STATUS_0r 1987
#define CMIC_MIIM_LINK_STATUS_1r 1988
#define CMIC_MIIM_LINK_STATUS_2r 1989
#define CMIC_MIIM_PARAMr 1990
#define CMIC_MIIM_PAUSE_MIIM_ADDRESSr 1991
#define CMIC_MIIM_PAUSE_SCAN_PORTS_0r 1992
#define CMIC_MIIM_PAUSE_SCAN_PORTS_1r 1993
#define CMIC_MIIM_PAUSE_SCAN_PORTS_2r 1994
#define CMIC_MIIM_PORT_TYPE_MAPr 1995
#define CMIC_MIIM_PORT_TYPE_MAP_BUS2r 1996
#define CMIC_MIIM_PORT_TYPE_MAP_BUS2_HIr 1997
#define CMIC_MIIM_PORT_TYPE_MAP_HIr 1998
#define CMIC_MIIM_PROTOCOL_MAPr 1999
#define CMIC_MIIM_PROTOCOL_MAP_0r 2000
#define CMIC_MIIM_PROTOCOL_MAP_1r 2001
#define CMIC_MIIM_PROTOCOL_MAP_2r 2002
#define CMIC_MIIM_PROTOCOL_MAP_HIr 2003
#define CMIC_MIIM_PROTOCOL_MAP_HI_2r 2004
#define CMIC_MIIM_READ_DATAr 2005
#define CMIC_MIIM_RX_PAUSE_CAPABILITY_0r 2006
#define CMIC_MIIM_RX_PAUSE_CAPABILITY_1r 2007
#define CMIC_MIIM_RX_PAUSE_CAPABILITY_2r 2008
#define CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_0r 2009
#define CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_1r 2010
#define CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_2r 2011
#define CMIC_MIIM_RX_PAUSE_STATUS_0r 2012
#define CMIC_MIIM_RX_PAUSE_STATUS_1r 2013
#define CMIC_MIIM_RX_PAUSE_STATUS_2r 2014
#define CMIC_MIIM_SCAN_CTRLr 2015
#define CMIC_MIIM_SCAN_PORTS_0r 2016
#define CMIC_MIIM_SCAN_PORTS_1r 2017
#define CMIC_MIIM_SCAN_PORTS_2r 2018
#define CMIC_MIIM_SCAN_STATUSr 2019
#define CMIC_MIIM_TX_PAUSE_CAPABILITY_0r 2020
#define CMIC_MIIM_TX_PAUSE_CAPABILITY_1r 2021
#define CMIC_MIIM_TX_PAUSE_CAPABILITY_2r 2022
#define CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_0r 2023
#define CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_1r 2024
#define CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_2r 2025
#define CMIC_MIIM_TX_PAUSE_STATUS_0r 2026
#define CMIC_MIIM_TX_PAUSE_STATUS_1r 2027
#define CMIC_MIIM_TX_PAUSE_STATUS_2r 2028
#define CMIC_MIRRORED_PORTS_TXr 2029
#define CMIC_MIRRORED_PORTS_TX_MOD0r 2030
#define CMIC_MIRRORED_PORTS_TX_MOD1r 2031
#define CMIC_MIRROR_TO_PORTSr 2032
#define CMIC_MIRROR_TO_PORTS_MOD0r 2033
#define CMIC_MIRROR_TO_PORTS_MOD1r 2034
#define CMIC_MISC_CONTROLr 2035
#define CMIC_MISC_STATUSr 2036
#define CMIC_MMUIRQ_MASKr 2037
#define CMIC_MMUIRQ_STATr 2038
#define CMIC_MMU_COSLC_COUNT_ADDRr 2039
#define CMIC_MMU_COSLC_COUNT_DATAr 2040
#define CMIC_OVERRIDE_STRAPr 2041
#define CMIC_PAUSE_MIIM_ADDRESSr 2042
#define CMIC_PAUSE_SCAN_PORTSr 2043
#define CMIC_PCIE_CFG_ADDRESSr 2044
#define CMIC_PCIE_CFG_READ_DATAr 2045
#define CMIC_PCIE_CFG_WRITE_DATAr 2046
#define CMIC_PCIE_CONFIGr 2047
#define CMIC_PCIE_ERROR_STATUSr 2048
#define CMIC_PCIE_ERROR_STATUS_CLRr 2049
#define CMIC_PCIE_MISCELr 2050
#define CMIC_PEAK_THERMAL_MON_RESULTr 2051
#define CMIC_PIO_IC_AR_ARB_MI0r 2052
#define CMIC_PIO_IC_AR_ARB_MI1r 2053
#define CMIC_PIO_IC_AR_ARB_MI2r 2054
#define CMIC_PIO_IC_AR_ARB_MI3r 2055
#define CMIC_PIO_IC_AR_ARB_MI4r 2056
#define CMIC_PIO_IC_AR_ARB_MI5r 2057
#define CMIC_PIO_IC_AR_ARB_MI6r 2058
#define CMIC_PIO_IC_AR_ARB_MI7r 2059
#define CMIC_PIO_IC_AW_ARB_MI0r 2060
#define CMIC_PIO_IC_AW_ARB_MI1r 2061
#define CMIC_PIO_IC_AW_ARB_MI2r 2062
#define CMIC_PIO_IC_AW_ARB_MI3r 2063
#define CMIC_PIO_IC_AW_ARB_MI4r 2064
#define CMIC_PIO_IC_AW_ARB_MI5r 2065
#define CMIC_PIO_IC_AW_ARB_MI6r 2066
#define CMIC_PIO_IC_AW_ARB_MI7r 2067
#define CMIC_PIO_IC_CFG_REG_0r 2068
#define CMIC_PIO_IC_CFG_REG_1r 2069
#define CMIC_PIO_IC_CFG_REG_2r 2070
#define CMIC_PIO_IC_ID_REG_0r 2071
#define CMIC_PIO_IC_ID_REG_1r 2072
#define CMIC_PIO_IC_ID_REG_2r 2073
#define CMIC_PIO_IC_ID_REG_3r 2074
#define CMIC_PIO_IC_PER_REG_0r 2075
#define CMIC_PIO_IC_PER_REG_1r 2076
#define CMIC_PIO_IC_PER_REG_2r 2077
#define CMIC_PIO_IC_PER_REG_3r 2078
#define CMIC_PIO_MCS_ACCESS_PAGEr 2079
#define CMIC_PIO_WAIT_CYCLESr 2080
#define CMIC_PKT_COSr 2081
#define CMIC_PKT_COS_0r 2082
#define CMIC_PKT_COS_1r 2083
#define CMIC_PKT_COS_HIr 2084
#define CMIC_PKT_COS_QUEUES_HIr 2085
#define CMIC_PKT_COS_QUEUES_LOr 2086
#define CMIC_PKT_COUNT_FROMCPUr 2087
#define CMIC_PKT_COUNT_FROMCPU_MHr 2088
#define CMIC_PKT_COUNT_INTRr 2089
#define CMIC_PKT_COUNT_PIOr 2090
#define CMIC_PKT_COUNT_PIO_REPLYr 2091
#define CMIC_PKT_COUNT_SCHANr 2092
#define CMIC_PKT_COUNT_SCHAN_REPr 2093
#define CMIC_PKT_COUNT_TOCPUDr 2094
#define CMIC_PKT_COUNT_TOCPUDMr 2095
#define CMIC_PKT_COUNT_TOCPUEr 2096
#define CMIC_PKT_COUNT_TOCPUEMr 2097
#define CMIC_PKT_COUNT_TOCPUNr 2098
#define CMIC_PKT_CTRLr 2099
#define CMIC_PKT_ETHER_SIGr 2100
#define CMIC_PKT_HEADERr 2101
#define CMIC_PKT_LMAC0_HIr 2102
#define CMIC_PKT_LMAC0_LOr 2103
#define CMIC_PKT_LMAC1_HIr 2104
#define CMIC_PKT_LMAC1_LOr 2105
#define CMIC_PKT_PORTSr 2106
#define CMIC_PKT_PORTS_0r 2107
#define CMIC_PKT_PORTS_1r 2108
#define CMIC_PKT_PORTS_2r 2109
#define CMIC_PKT_PORTS_HIr 2110
#define CMIC_PKT_PORTS_HI_2r 2111
#define CMIC_PKT_PRI_MAP_TABLEr 2112
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r 2113
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_1r 2114
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_2r 2115
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_3r 2116
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_4r 2117
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_5r 2118
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_6r 2119
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_7r 2120
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_8r 2121
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_9r 2122
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_10r 2123
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_11r 2124
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_12r 2125
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_13r 2126
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_14r 2127
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_15r 2128
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_16r 2129
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_17r 2130
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_18r 2131
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_19r 2132
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_20r 2133
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_21r 2134
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_22r 2135
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_23r 2136
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_24r 2137
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_25r 2138
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_26r 2139
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_27r 2140
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_28r 2141
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_29r 2142
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_30r 2143
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_31r 2144
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_32r 2145
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_33r 2146
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_34r 2147
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_35r 2148
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_36r 2149
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_37r 2150
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_38r 2151
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_39r 2152
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_40r 2153
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_41r 2154
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_42r 2155
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_43r 2156
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_44r 2157
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_45r 2158
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_46r 2159
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_47r 2160
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_48r 2161
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_49r 2162
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_50r 2163
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_51r 2164
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_52r 2165
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_53r 2166
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_54r 2167
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_55r 2168
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_56r 2169
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_57r 2170
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_58r 2171
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_59r 2172
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_60r 2173
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_61r 2174
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_62r 2175
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_63r 2176
#define CMIC_PKT_REASONr 2177
#define CMIC_PKT_REASON_0_TYPEr 2178
#define CMIC_PKT_REASON_1_TYPEr 2179
#define CMIC_PKT_REASON_DIRECTr 2180
#define CMIC_PKT_REASON_DIRECT_0_TYPEr 2181
#define CMIC_PKT_REASON_DIRECT_1_TYPEr 2182
#define CMIC_PKT_REASON_DIRECT_HIr 2183
#define CMIC_PKT_REASON_HIr 2184
#define CMIC_PKT_REASON_MINIr 2185
#define CMIC_PKT_REASON_MINI_0_TYPEr 2186
#define CMIC_PKT_REASON_MINI_1_TYPEr 2187
#define CMIC_PKT_REASON_MINI_HIr 2188
#define CMIC_PKT_RMACr 2189
#define CMIC_PKT_RMAC_HIr 2190
#define CMIC_PKT_RMH0r 2191
#define CMIC_PKT_RMH1r 2192
#define CMIC_PKT_RMH2r 2193
#define CMIC_PKT_RMH3r 2194
#define CMIC_PKT_VLANr 2195
#define CMIC_QGPHY_QSGMII_CONTROLr 2196
#define CMIC_RATE_ADJUSTr 2197
#define CMIC_RATE_ADJUST_I2Cr 2198
#define CMIC_RATE_ADJUST_INT_MDIOr 2199
#define CMIC_RATE_ADJUST_STDMAr 2200
#define CMIC_RPE_IRQ_STAT0r 2201
#define CMIC_RPE_IRQ_STAT1r 2202
#define CMIC_RPE_IRQ_STAT2r 2203
#define CMIC_RPE_IRQ_STAT3r 2204
#define CMIC_RPE_IRQ_STAT4r 2205
#define CMIC_RPE_MAX_CELL_LIMITr 2206
#define CMIC_RPE_MIIM_ADDRESSr 2207
#define CMIC_RPE_MIIM_CTRLr 2208
#define CMIC_RPE_MIIM_PARAMr 2209
#define CMIC_RPE_MIIM_READ_DATAr 2210
#define CMIC_RPE_MIIM_STATr 2211
#define CMIC_RPE_PCIE_IRQ_MASK0r 2212
#define CMIC_RPE_RCPU_IRQ_MASK0r 2213
#define CMIC_RPE_RCPU_IRQ_MASK1r 2214
#define CMIC_RPE_RCPU_IRQ_MASK2r 2215
#define CMIC_RPE_RCPU_IRQ_MASK3r 2216
#define CMIC_RPE_RCPU_IRQ_MASK4r 2217
#define CMIC_RPE_STATr 2218
#define CMIC_RPE_STAT_CLRr 2219
#define CMIC_RPE_SW_INTR_CONFIGr 2220
#define CMIC_RPE_UC0_IRQ_MASK0r 2221
#define CMIC_RPE_UC1_IRQ_MASK0r 2222
#define CMIC_RXBUF_BLOCK_DATABUF_ALLOCr 2223
#define CMIC_RXBUF_BLOCK_STATUSBUF_ALLOCr 2224
#define CMIC_RXBUF_CONFIGr 2225
#define CMIC_RXBUF_DATABUF_MAX_FLIST_ENTRIESr 2226
#define CMIC_RXBUF_DATABUF_NUM_FREE_ENTRIESr 2227
#define CMIC_RXBUF_EPINTF_BUF_DEPTHr 2228
#define CMIC_RXBUF_EPINTF_MAX_INTERFACE_CREDITSr 2229
#define CMIC_RXBUF_EPINTF_RELEASE_ALL_CREDITSr 2230
#define CMIC_RXBUF_STATUSBUF_MAX_FLIST_ENTRIESr 2231
#define CMIC_RXBUF_STATUSBUF_NUM_FREE_ENTRIESr 2232
#define CMIC_RX_PAUSE_CAPABILITYr 2233
#define CMIC_RX_PAUSE_OVERRIDE_CONTROLr 2234
#define CMIC_RX_PAUSE_STATr 2235
#define CMIC_SBUS_RING_MAPr 2236
#define CMIC_SBUS_RING_MAP_0r 2237
#define CMIC_SBUS_RING_MAP_1r 2238
#define CMIC_SBUS_RING_MAP_2r 2239
#define CMIC_SBUS_RING_MAP_3r 2240
#define CMIC_SBUS_RING_MAP_4r 2241
#define CMIC_SBUS_RING_MAP_5r 2242
#define CMIC_SBUS_RING_MAP_6r 2243
#define CMIC_SBUS_RING_MAP_7r 2244
#define CMIC_SBUS_RING_MAP_0_7r 2245
#define CMIC_SBUS_RING_MAP_16_23r 2246
#define CMIC_SBUS_RING_MAP_24_31r 2247
#define CMIC_SBUS_RING_MAP_32_39r 2248
#define CMIC_SBUS_RING_MAP_40_47r 2249
#define CMIC_SBUS_RING_MAP_48_55r 2250
#define CMIC_SBUS_RING_MAP_56_63r 2251
#define CMIC_SBUS_RING_MAP_8_15r 2252
#define CMIC_SBUS_TIMEOUTr 2253
#define CMIC_SCAN_PORTSr 2254
#define CMIC_SCAN_PORTS_HIr 2255
#define CMIC_SCAN_PORTS_HI_2r 2256
#define CMIC_SCAN_PORTS_MOD0r 2257
#define CMIC_SCAN_PORTS_MOD1r 2258
#define CMIC_SCHAN_CTRLr 2259
#define CMIC_SCHAN_ERRr 2260
#define CMIC_SCHAN_MESSAGEr 2261
#define CMIC_SCHAN_MESSAGE_EXTr 2262
#define CMIC_SCHAN_RCPU_RPIO_MESSAGEr 2263
#define CMIC_SEMAPHORE_1r 2264
#define CMIC_SEMAPHORE_2r 2265
#define CMIC_SEMAPHORE_3r 2266
#define CMIC_SEMAPHORE_4r 2267
#define CMIC_SEMAPHORE_5r 2268
#define CMIC_SEMAPHORE_6r 2269
#define CMIC_SEMAPHORE_7r 2270
#define CMIC_SEMAPHORE_8r 2271
#define CMIC_SEMAPHORE_9r 2272
#define CMIC_SEMAPHORE_10r 2273
#define CMIC_SEMAPHORE_11r 2274
#define CMIC_SEMAPHORE_12r 2275
#define CMIC_SEMAPHORE_13r 2276
#define CMIC_SEMAPHORE_14r 2277
#define CMIC_SEMAPHORE_15r 2278
#define CMIC_SEMAPHORE_16r 2279
#define CMIC_SEMAPHORE_17r 2280
#define CMIC_SEMAPHORE_18r 2281
#define CMIC_SEMAPHORE_19r 2282
#define CMIC_SEMAPHORE_20r 2283
#define CMIC_SEMAPHORE_21r 2284
#define CMIC_SEMAPHORE_22r 2285
#define CMIC_SEMAPHORE_23r 2286
#define CMIC_SEMAPHORE_24r 2287
#define CMIC_SEMAPHORE_25r 2288
#define CMIC_SEMAPHORE_26r 2289
#define CMIC_SEMAPHORE_27r 2290
#define CMIC_SEMAPHORE_28r 2291
#define CMIC_SEMAPHORE_29r 2292
#define CMIC_SEMAPHORE_30r 2293
#define CMIC_SEMAPHORE_31r 2294
#define CMIC_SEMAPHORE_32r 2295
#define CMIC_SEMAPHORE_10_SHADOWr 2296
#define CMIC_SEMAPHORE_11_SHADOWr 2297
#define CMIC_SEMAPHORE_12_SHADOWr 2298
#define CMIC_SEMAPHORE_13_SHADOWr 2299
#define CMIC_SEMAPHORE_14_SHADOWr 2300
#define CMIC_SEMAPHORE_15_SHADOWr 2301
#define CMIC_SEMAPHORE_16_SHADOWr 2302
#define CMIC_SEMAPHORE_17_SHADOWr 2303
#define CMIC_SEMAPHORE_18_SHADOWr 2304
#define CMIC_SEMAPHORE_19_SHADOWr 2305
#define CMIC_SEMAPHORE_1_SHADOWr 2306
#define CMIC_SEMAPHORE_20_SHADOWr 2307
#define CMIC_SEMAPHORE_21_SHADOWr 2308
#define CMIC_SEMAPHORE_22_SHADOWr 2309
#define CMIC_SEMAPHORE_23_SHADOWr 2310
#define CMIC_SEMAPHORE_24_SHADOWr 2311
#define CMIC_SEMAPHORE_25_SHADOWr 2312
#define CMIC_SEMAPHORE_26_SHADOWr 2313
#define CMIC_SEMAPHORE_27_SHADOWr 2314
#define CMIC_SEMAPHORE_28_SHADOWr 2315
#define CMIC_SEMAPHORE_29_SHADOWr 2316
#define CMIC_SEMAPHORE_2_SHADOWr 2317
#define CMIC_SEMAPHORE_30_SHADOWr 2318
#define CMIC_SEMAPHORE_31_SHADOWr 2319
#define CMIC_SEMAPHORE_32_SHADOWr 2320
#define CMIC_SEMAPHORE_3_SHADOWr 2321
#define CMIC_SEMAPHORE_4_SHADOWr 2322
#define CMIC_SEMAPHORE_5_SHADOWr 2323
#define CMIC_SEMAPHORE_6_SHADOWr 2324
#define CMIC_SEMAPHORE_7_SHADOWr 2325
#define CMIC_SEMAPHORE_8_SHADOWr 2326
#define CMIC_SEMAPHORE_9_SHADOWr 2327
#define CMIC_SER_END_ADDR_0r 2328
#define CMIC_SER_END_ADDR_1r 2329
#define CMIC_SER_END_ADDR_2r 2330
#define CMIC_SER_END_ADDR_3r 2331
#define CMIC_SER_END_ADDR_4r 2332
#define CMIC_SER_END_ADDR_5r 2333
#define CMIC_SER_END_ADDR_6r 2334
#define CMIC_SER_END_ADDR_7r 2335
#define CMIC_SER_END_ADDR_8r 2336
#define CMIC_SER_END_ADDR_9r 2337
#define CMIC_SER_END_ADDR_10r 2338
#define CMIC_SER_END_ADDR_11r 2339
#define CMIC_SER_END_ADDR_12r 2340
#define CMIC_SER_END_ADDR_13r 2341
#define CMIC_SER_END_ADDR_14r 2342
#define CMIC_SER_END_ADDR_15r 2343
#define CMIC_SER_END_ADDR_16r 2344
#define CMIC_SER_END_ADDR_17r 2345
#define CMIC_SER_END_ADDR_18r 2346
#define CMIC_SER_END_ADDR_19r 2347
#define CMIC_SER_END_ADDR_20r 2348
#define CMIC_SER_END_ADDR_21r 2349
#define CMIC_SER_END_ADDR_22r 2350
#define CMIC_SER_END_ADDR_23r 2351
#define CMIC_SER_END_ADDR_24r 2352
#define CMIC_SER_END_ADDR_25r 2353
#define CMIC_SER_END_ADDR_26r 2354
#define CMIC_SER_END_ADDR_27r 2355
#define CMIC_SER_END_ADDR_28r 2356
#define CMIC_SER_END_ADDR_29r 2357
#define CMIC_SER_END_ADDR_30r 2358
#define CMIC_SER_END_ADDR_31r 2359
#define CMIC_SER_FAIL_CNTr 2360
#define CMIC_SER_FAIL_ENTRYr 2361
#define CMIC_SER_INTERLEAVE_PARITYr 2362
#define CMIC_SER_MEM_ADDRr 2363
#define CMIC_SER_MEM_ADDR_0r 2364
#define CMIC_SER_MEM_ADDR_1r 2365
#define CMIC_SER_MEM_ADDR_2r 2366
#define CMIC_SER_MEM_ADDR_3r 2367
#define CMIC_SER_MEM_ADDR_4r 2368
#define CMIC_SER_MEM_ADDR_5r 2369
#define CMIC_SER_MEM_ADDR_6r 2370
#define CMIC_SER_MEM_ADDR_7r 2371
#define CMIC_SER_MEM_ADDR_8r 2372
#define CMIC_SER_MEM_ADDR_9r 2373
#define CMIC_SER_MEM_ADDR_10r 2374
#define CMIC_SER_MEM_ADDR_11r 2375
#define CMIC_SER_MEM_ADDR_12r 2376
#define CMIC_SER_MEM_ADDR_13r 2377
#define CMIC_SER_MEM_ADDR_14r 2378
#define CMIC_SER_MEM_ADDR_15r 2379
#define CMIC_SER_MEM_ADDR_16r 2380
#define CMIC_SER_MEM_ADDR_17r 2381
#define CMIC_SER_MEM_ADDR_18r 2382
#define CMIC_SER_MEM_ADDR_19r 2383
#define CMIC_SER_MEM_ADDR_20r 2384
#define CMIC_SER_MEM_ADDR_21r 2385
#define CMIC_SER_MEM_ADDR_22r 2386
#define CMIC_SER_MEM_ADDR_23r 2387
#define CMIC_SER_MEM_ADDR_24r 2388
#define CMIC_SER_MEM_ADDR_25r 2389
#define CMIC_SER_MEM_ADDR_26r 2390
#define CMIC_SER_MEM_ADDR_27r 2391
#define CMIC_SER_MEM_ADDR_28r 2392
#define CMIC_SER_MEM_ADDR_29r 2393
#define CMIC_SER_MEM_ADDR_30r 2394
#define CMIC_SER_MEM_ADDR_31r 2395
#define CMIC_SER_MEM_DATAr 2396
#define CMIC_SER_PARITY_MODE_SELr 2397
#define CMIC_SER_PARITY_MODE_SEL_15_0r 2398
#define CMIC_SER_PARITY_MODE_SEL_31_16r 2399
#define CMIC_SER_POWER_DOWN_MEM_LOWERr 2400
#define CMIC_SER_POWER_DOWN_MEM_UPPERr 2401
#define CMIC_SER_PROTECT_ADDR_RANGE_VALIDr 2402
#define CMIC_SER_RANGE0_DATAENTRY_LENr 2403
#define CMIC_SER_RANGE10_DATAENTRY_LENr 2404
#define CMIC_SER_RANGE11_DATAENTRY_LENr 2405
#define CMIC_SER_RANGE12_DATAENTRY_LENr 2406
#define CMIC_SER_RANGE13_DATAENTRY_LENr 2407
#define CMIC_SER_RANGE14_DATAENTRY_LENr 2408
#define CMIC_SER_RANGE15_DATAENTRY_LENr 2409
#define CMIC_SER_RANGE16_DATAENTRY_LENr 2410
#define CMIC_SER_RANGE17_DATAENTRY_LENr 2411
#define CMIC_SER_RANGE18_DATAENTRY_LENr 2412
#define CMIC_SER_RANGE19_DATAENTRY_LENr 2413
#define CMIC_SER_RANGE1_DATAENTRY_LENr 2414
#define CMIC_SER_RANGE20_DATAENTRY_LENr 2415
#define CMIC_SER_RANGE21_DATAENTRY_LENr 2416
#define CMIC_SER_RANGE22_DATAENTRY_LENr 2417
#define CMIC_SER_RANGE23_DATAENTRY_LENr 2418
#define CMIC_SER_RANGE24_DATAENTRY_LENr 2419
#define CMIC_SER_RANGE25_DATAENTRY_LENr 2420
#define CMIC_SER_RANGE26_DATAENTRY_LENr 2421
#define CMIC_SER_RANGE27_DATAENTRY_LENr 2422
#define CMIC_SER_RANGE28_DATAENTRY_LENr 2423
#define CMIC_SER_RANGE29_DATAENTRY_LENr 2424
#define CMIC_SER_RANGE2_DATAENTRY_LENr 2425
#define CMIC_SER_RANGE30_DATAENTRY_LENr 2426
#define CMIC_SER_RANGE31_DATAENTRY_LENr 2427
#define CMIC_SER_RANGE3_DATAENTRY_LENr 2428
#define CMIC_SER_RANGE4_DATAENTRY_LENr 2429
#define CMIC_SER_RANGE5_DATAENTRY_LENr 2430
#define CMIC_SER_RANGE6_DATAENTRY_LENr 2431
#define CMIC_SER_RANGE7_DATAENTRY_LENr 2432
#define CMIC_SER_RANGE8_DATAENTRY_LENr 2433
#define CMIC_SER_RANGE9_DATAENTRY_LENr 2434
#define CMIC_SER_START_ADDR_0r 2435
#define CMIC_SER_START_ADDR_1r 2436
#define CMIC_SER_START_ADDR_2r 2437
#define CMIC_SER_START_ADDR_3r 2438
#define CMIC_SER_START_ADDR_4r 2439
#define CMIC_SER_START_ADDR_5r 2440
#define CMIC_SER_START_ADDR_6r 2441
#define CMIC_SER_START_ADDR_7r 2442
#define CMIC_SER_START_ADDR_8r 2443
#define CMIC_SER_START_ADDR_9r 2444
#define CMIC_SER_START_ADDR_10r 2445
#define CMIC_SER_START_ADDR_11r 2446
#define CMIC_SER_START_ADDR_12r 2447
#define CMIC_SER_START_ADDR_13r 2448
#define CMIC_SER_START_ADDR_14r 2449
#define CMIC_SER_START_ADDR_15r 2450
#define CMIC_SER_START_ADDR_16r 2451
#define CMIC_SER_START_ADDR_17r 2452
#define CMIC_SER_START_ADDR_18r 2453
#define CMIC_SER_START_ADDR_19r 2454
#define CMIC_SER_START_ADDR_20r 2455
#define CMIC_SER_START_ADDR_21r 2456
#define CMIC_SER_START_ADDR_22r 2457
#define CMIC_SER_START_ADDR_23r 2458
#define CMIC_SER_START_ADDR_24r 2459
#define CMIC_SER_START_ADDR_25r 2460
#define CMIC_SER_START_ADDR_26r 2461
#define CMIC_SER_START_ADDR_27r 2462
#define CMIC_SER_START_ADDR_28r 2463
#define CMIC_SER_START_ADDR_29r 2464
#define CMIC_SER_START_ADDR_30r 2465
#define CMIC_SER_START_ADDR_31r 2466
#define CMIC_SKIP_STATS_CFGr 2467
#define CMIC_SLAM_DMA_CFGr 2468
#define CMIC_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr 2469
#define CMIC_SLAM_DMA_ENTRY_COUNTr 2470
#define CMIC_SLAM_DMA_PCIMEM_START_ADDRr 2471
#define CMIC_SLAM_DMA_SBUS_START_ADDRr 2472
#define CMIC_SOFT_RESET_REGr 2473
#define CMIC_SOFT_RESET_REG_2r 2474
#define CMIC_SPARE1r 2475
#define CMIC_SPARE2r 2476
#define CMIC_SRAM_TM0_CONTROLr 2477
#define CMIC_SRAM_TM1_CONTROLr 2478
#define CMIC_SRAM_TM2_CONTROLr 2479
#define CMIC_SRAM_TM_CONTROLr 2480
#define CMIC_SRAM_TM_CONTROL_2r 2481
#define CMIC_STAT_DMA_ADDRr 2482
#define CMIC_STAT_DMA_BLKNUM_MAP_95r 2483
#define CMIC_STAT_DMA_BLKNUM_MAP_14_10r 2484
#define CMIC_STAT_DMA_BLKNUM_MAP_15_8r 2485
#define CMIC_STAT_DMA_BLKNUM_MAP_19_15r 2486
#define CMIC_STAT_DMA_BLKNUM_MAP_23_16r 2487
#define CMIC_STAT_DMA_BLKNUM_MAP_24_20r 2488
#define CMIC_STAT_DMA_BLKNUM_MAP_29_25r 2489
#define CMIC_STAT_DMA_BLKNUM_MAP_31_24r 2490
#define CMIC_STAT_DMA_BLKNUM_MAP_34_30r 2491
#define CMIC_STAT_DMA_BLKNUM_MAP_39_32r 2492
#define CMIC_STAT_DMA_BLKNUM_MAP_39_35r 2493
#define CMIC_STAT_DMA_BLKNUM_MAP_44_40r 2494
#define CMIC_STAT_DMA_BLKNUM_MAP_47_40r 2495
#define CMIC_STAT_DMA_BLKNUM_MAP_49_45r 2496
#define CMIC_STAT_DMA_BLKNUM_MAP_4_0r 2497
#define CMIC_STAT_DMA_BLKNUM_MAP_54_50r 2498
#define CMIC_STAT_DMA_BLKNUM_MAP_55_48r 2499
#define CMIC_STAT_DMA_BLKNUM_MAP_59_55r 2500
#define CMIC_STAT_DMA_BLKNUM_MAP_63_56r 2501
#define CMIC_STAT_DMA_BLKNUM_MAP_63_60r 2502
#define CMIC_STAT_DMA_BLKNUM_MAP_64_60r 2503
#define CMIC_STAT_DMA_BLKNUM_MAP_69_65r 2504
#define CMIC_STAT_DMA_BLKNUM_MAP_74_70r 2505
#define CMIC_STAT_DMA_BLKNUM_MAP_79_75r 2506
#define CMIC_STAT_DMA_BLKNUM_MAP_7_0r 2507
#define CMIC_STAT_DMA_BLKNUM_MAP_84_80r 2508
#define CMIC_STAT_DMA_BLKNUM_MAP_89_85r 2509
#define CMIC_STAT_DMA_BLKNUM_MAP_94_90r 2510
#define CMIC_STAT_DMA_BLKNUM_MAP_9_5r 2511
#define CMIC_STAT_DMA_CURRENTr 2512
#define CMIC_STAT_DMA_EGR_STATS_CFGr 2513
#define CMIC_STAT_DMA_ING_STATS_CFGr 2514
#define CMIC_STAT_DMA_MAC_STATS_CFGr 2515
#define CMIC_STAT_DMA_MMU_PORTS0r 2516
#define CMIC_STAT_DMA_MMU_PORTS1r 2517
#define CMIC_STAT_DMA_MMU_SETUPr 2518
#define CMIC_STAT_DMA_PORTNUM_MAP_11_6r 2519
#define CMIC_STAT_DMA_PORTNUM_MAP_11_8r 2520
#define CMIC_STAT_DMA_PORTNUM_MAP_15_8r 2521
#define CMIC_STAT_DMA_PORTNUM_MAP_15_12r 2522
#define CMIC_STAT_DMA_PORTNUM_MAP_17_12r 2523
#define CMIC_STAT_DMA_PORTNUM_MAP_19_16r 2524
#define CMIC_STAT_DMA_PORTNUM_MAP_23_16r 2525
#define CMIC_STAT_DMA_PORTNUM_MAP_23_18r 2526
#define CMIC_STAT_DMA_PORTNUM_MAP_23_20r 2527
#define CMIC_STAT_DMA_PORTNUM_MAP_27_24r 2528
#define CMIC_STAT_DMA_PORTNUM_MAP_31_24r 2529
#define CMIC_STAT_DMA_PORTNUM_MAP_31_28r 2530
#define CMIC_STAT_DMA_PORTNUM_MAP_35_32r 2531
#define CMIC_STAT_DMA_PORTNUM_MAP_39_36r 2532
#define CMIC_STAT_DMA_PORTNUM_MAP_3_0r 2533
#define CMIC_STAT_DMA_PORTNUM_MAP_43_40r 2534
#define CMIC_STAT_DMA_PORTNUM_MAP_47_44r 2535
#define CMIC_STAT_DMA_PORTNUM_MAP_51_48r 2536
#define CMIC_STAT_DMA_PORTNUM_MAP_55_52r 2537
#define CMIC_STAT_DMA_PORTNUM_MAP_59_56r 2538
#define CMIC_STAT_DMA_PORTNUM_MAP_5_0r 2539
#define CMIC_STAT_DMA_PORTNUM_MAP_63_60r 2540
#define CMIC_STAT_DMA_PORTNUM_MAP_67_64r 2541
#define CMIC_STAT_DMA_PORTNUM_MAP_71_68r 2542
#define CMIC_STAT_DMA_PORTNUM_MAP_75_72r 2543
#define CMIC_STAT_DMA_PORTNUM_MAP_79_76r 2544
#define CMIC_STAT_DMA_PORTNUM_MAP_7_0r 2545
#define CMIC_STAT_DMA_PORTNUM_MAP_7_4r 2546
#define CMIC_STAT_DMA_PORTNUM_MAP_83_80r 2547
#define CMIC_STAT_DMA_PORTNUM_MAP_87_84r 2548
#define CMIC_STAT_DMA_PORTNUM_MAP_91_88r 2549
#define CMIC_STAT_DMA_PORTNUM_MAP_95_92r 2550
#define CMIC_STAT_DMA_PORTSr 2551
#define CMIC_STAT_DMA_PORTS_HIr 2552
#define CMIC_STAT_DMA_PORTS_HI_2r 2553
#define CMIC_STAT_DMA_PORTS_MOD0r 2554
#define CMIC_STAT_DMA_PORTS_MOD1r 2555
#define CMIC_STAT_DMA_PORT_TYPE_MAPr 2556
#define CMIC_STAT_DMA_PORT_TYPE_MAP_0r 2557
#define CMIC_STAT_DMA_PORT_TYPE_MAP_1r 2558
#define CMIC_STAT_DMA_PORT_TYPE_MAP_2r 2559
#define CMIC_STAT_DMA_PORT_TYPE_MAP_HIr 2560
#define CMIC_STAT_DMA_PORT_TYPE_MAP_HI_2r 2561
#define CMIC_STAT_DMA_SBUS_START_ADDRESSr 2562
#define CMIC_STAT_DMA_SETUPr 2563
#define CMIC_STRAP_OPTIONSr 2564
#define CMIC_SWITCH_FEATURE_ENABLEr 2565
#define CMIC_SWITCH_FEATURE_ENABLE_1r 2566
#define CMIC_SWITCH_FEATURE_ENABLE_2r 2567
#define CMIC_SW_PIO_ACK_DATA_BEAT_COUNTr 2568
#define CMIC_SW_RSTr 2569
#define CMIC_TABLE_DMA_CFGr 2570
#define CMIC_TABLE_DMA_CUR_ENTRY_SBUS_ADDRr 2571
#define CMIC_TABLE_DMA_ENTRY_COUNTr 2572
#define CMIC_TABLE_DMA_PCIMEM_START_ADDRr 2573
#define CMIC_TABLE_DMA_SBUS_START_ADDRr 2574
#define CMIC_TABLE_DMA_STARTr 2575
#define CMIC_TAP_CONTROLr 2576
#define CMIC_THERMAL_MON_CALIBRATIONr 2577
#define CMIC_THERMAL_MON_CTRLr 2578
#define CMIC_THERMAL_MON_RESULTr 2579
#define CMIC_THERMAL_MON_RESULT_0r 2580
#define CMIC_THERMAL_MON_RESULT_1r 2581
#define CMIC_THERMAL_MON_RESULT_2r 2582
#define CMIC_THERMAL_MON_RESULT_3r 2583
#define CMIC_THERMAL_MON_RESULT_4r 2584
#define CMIC_THERMAL_MON_RESULT_5r 2585
#define CMIC_THERMAL_MON_RESULT_6r 2586
#define CMIC_THERMAL_MON_RESULT_7r 2587
#define CMIC_TIM0_TIMER1BGLOADr 2588
#define CMIC_TIM0_TIMER1CONTROLr 2589
#define CMIC_TIM0_TIMER1INTCLRr 2590
#define CMIC_TIM0_TIMER1LOADr 2591
#define CMIC_TIM0_TIMER1MISr 2592
#define CMIC_TIM0_TIMER1RISr 2593
#define CMIC_TIM0_TIMER1VALUEr 2594
#define CMIC_TIM0_TIMER2BGLOADr 2595
#define CMIC_TIM0_TIMER2CONTROLr 2596
#define CMIC_TIM0_TIMER2INTCLRr 2597
#define CMIC_TIM0_TIMER2LOADr 2598
#define CMIC_TIM0_TIMER2MISr 2599
#define CMIC_TIM0_TIMER2RISr 2600
#define CMIC_TIM0_TIMER2VALUEr 2601
#define CMIC_TIM0_TIMERITCRr 2602
#define CMIC_TIM0_TIMERITOPr 2603
#define CMIC_TIM0_TIMERPCELLID0r 2604
#define CMIC_TIM0_TIMERPCELLID1r 2605
#define CMIC_TIM0_TIMERPCELLID2r 2606
#define CMIC_TIM0_TIMERPCELLID3r 2607
#define CMIC_TIM0_TIMERPERIPHID0r 2608
#define CMIC_TIM0_TIMERPERIPHID1r 2609
#define CMIC_TIM0_TIMERPERIPHID2r 2610
#define CMIC_TIM0_TIMERPERIPHID3r 2611
#define CMIC_TIM1_TIMER1BGLOADr 2612
#define CMIC_TIM1_TIMER1CONTROLr 2613
#define CMIC_TIM1_TIMER1INTCLRr 2614
#define CMIC_TIM1_TIMER1LOADr 2615
#define CMIC_TIM1_TIMER1MISr 2616
#define CMIC_TIM1_TIMER1RISr 2617
#define CMIC_TIM1_TIMER1VALUEr 2618
#define CMIC_TIM1_TIMER2BGLOADr 2619
#define CMIC_TIM1_TIMER2CONTROLr 2620
#define CMIC_TIM1_TIMER2INTCLRr 2621
#define CMIC_TIM1_TIMER2LOADr 2622
#define CMIC_TIM1_TIMER2MISr 2623
#define CMIC_TIM1_TIMER2RISr 2624
#define CMIC_TIM1_TIMER2VALUEr 2625
#define CMIC_TIM1_TIMERITCRr 2626
#define CMIC_TIM1_TIMERITOPr 2627
#define CMIC_TIM1_TIMERPCELLID0r 2628
#define CMIC_TIM1_TIMERPCELLID1r 2629
#define CMIC_TIM1_TIMERPCELLID2r 2630
#define CMIC_TIM1_TIMERPCELLID3r 2631
#define CMIC_TIM1_TIMERPERIPHID0r 2632
#define CMIC_TIM1_TIMERPERIPHID1r 2633
#define CMIC_TIM1_TIMERPERIPHID2r 2634
#define CMIC_TIM1_TIMERPERIPHID3r 2635
#define CMIC_TIMESYNC_CONTROLr 2636
#define CMIC_TIMESYNC_TIMERr 2637
#define CMIC_TO_CORE_PLL_CONTROL_1r 2638
#define CMIC_TO_CORE_PLL_CONTROL_2r 2639
#define CMIC_TO_CORE_PLL_X2_1_CONTROL_1r 2640
#define CMIC_TO_CORE_PLL_X2_1_CONTROL_2r 2641
#define CMIC_TO_CORE_PLL_X2_2_CONTROL_1r 2642
#define CMIC_TO_CORE_PLL_X2_2_CONTROL_2r 2643
#define CMIC_TO_CORE_PLL_X2_3_CONTROL_1r 2644
#define CMIC_TO_CORE_PLL_X2_3_CONTROL_2r 2645
#define CMIC_TS_CAPTURE_STATUSr 2646
#define CMIC_TS_CAPTURE_STATUS_CLRr 2647
#define CMIC_TS_FIFO_STATUSr 2648
#define CMIC_TS_FREQ_CTRL_LOWERr 2649
#define CMIC_TS_FREQ_CTRL_UPPERr 2650
#define CMIC_TS_GPIO_1_CTRLr 2651
#define CMIC_TS_GPIO_1_DOWN_EVENT_CTRLr 2652
#define CMIC_TS_GPIO_1_UP_EVENT_CTRLr 2653
#define CMIC_TS_GPIO_2_CTRLr 2654
#define CMIC_TS_GPIO_2_DOWN_EVENT_CTRLr 2655
#define CMIC_TS_GPIO_2_UP_EVENT_CTRLr 2656
#define CMIC_TS_GPIO_3_CTRLr 2657
#define CMIC_TS_GPIO_3_DOWN_EVENT_CTRLr 2658
#define CMIC_TS_GPIO_3_UP_EVENT_CTRLr 2659
#define CMIC_TS_GPIO_4_CTRLr 2660
#define CMIC_TS_GPIO_4_DOWN_EVENT_CTRLr 2661
#define CMIC_TS_GPIO_4_UP_EVENT_CTRLr 2662
#define CMIC_TS_GPIO_5_CTRLr 2663
#define CMIC_TS_GPIO_5_DOWN_EVENT_CTRLr 2664
#define CMIC_TS_GPIO_5_UP_EVENT_CTRLr 2665
#define CMIC_TS_GPIO_6_CTRLr 2666
#define CMIC_TS_GPIO_6_DOWN_EVENT_CTRLr 2667
#define CMIC_TS_GPIO_6_UP_EVENT_CTRLr 2668
#define CMIC_TS_INPUT_TIME_FIFO_IDr 2669
#define CMIC_TS_INPUT_TIME_FIFO_TSr 2670
#define CMIC_TS_L1_CLK_RECOVERED_CLK_BKUP_COUNT_CTRLr 2671
#define CMIC_TS_L1_CLK_RECOVERED_CLK_COUNT_CTRLr 2672
#define CMIC_TS_LCPLL_CLK_COUNT_CTRLr 2673
#define CMIC_TS_TIME_CAPTURE_CTRLr 2674
#define CMIC_TXBUF_CMC0_PKT_CNTr 2675
#define CMIC_TXBUF_CMC1_PKT_CNTr 2676
#define CMIC_TXBUF_CMC2_PKT_CNTr 2677
#define CMIC_TXBUF_CONFIGr 2678
#define CMIC_TXBUF_DATABUF_MAX_FLIST_ENTRIESr 2679
#define CMIC_TXBUF_DATABUF_NUM_FREE_ENTRIESr 2680
#define CMIC_TXBUF_DEBUGr 2681
#define CMIC_TXBUF_IPINTF_BUF_DEPTHr 2682
#define CMIC_TXBUF_IPINTF_INTERFACE_CREDITSr 2683
#define CMIC_TXBUF_MAX_BUF_LIMITSr 2684
#define CMIC_TXBUF_MIN_BUF_LIMITSr 2685
#define CMIC_TXBUF_RPE_PKT_CNTr 2686
#define CMIC_TXBUF_STATr 2687
#define CMIC_TXBUF_STAT_CLRr 2688
#define CMIC_TX_PAUSE_CAPABILITYr 2689
#define CMIC_TX_PAUSE_OVERRIDE_CONTROLr 2690
#define CMIC_TX_PAUSE_STATr 2691
#define CMIC_UART0_CPRr 2692
#define CMIC_UART0_CTRr 2693
#define CMIC_UART0_DLH_IERr 2694
#define CMIC_UART0_DMASAr 2695
#define CMIC_UART0_FARr 2696
#define CMIC_UART0_HTXr 2697
#define CMIC_UART0_IIR_FCRr 2698
#define CMIC_UART0_LCRr 2699
#define CMIC_UART0_LPDLHr 2700
#define CMIC_UART0_LPDLLr 2701
#define CMIC_UART0_LSRr 2702
#define CMIC_UART0_MCRr 2703
#define CMIC_UART0_MSRr 2704
#define CMIC_UART0_RBR_THR_DLLr 2705
#define CMIC_UART0_RFLr 2706
#define CMIC_UART0_RFWr 2707
#define CMIC_UART0_SBCRr 2708
#define CMIC_UART0_SCRr 2709
#define CMIC_UART0_SDMAMr 2710
#define CMIC_UART0_SFEr 2711
#define CMIC_UART0_SRBR_STHRr 2712
#define CMIC_UART0_SRRr 2713
#define CMIC_UART0_SRTr 2714
#define CMIC_UART0_SRTSr 2715
#define CMIC_UART0_STETr 2716
#define CMIC_UART0_TFLr 2717
#define CMIC_UART0_TFRr 2718
#define CMIC_UART0_UCVr 2719
#define CMIC_UART0_USRr 2720
#define CMIC_UART1_CPRr 2721
#define CMIC_UART1_CTRr 2722
#define CMIC_UART1_DLH_IERr 2723
#define CMIC_UART1_DMASAr 2724
#define CMIC_UART1_FARr 2725
#define CMIC_UART1_HTXr 2726
#define CMIC_UART1_IIR_FCRr 2727
#define CMIC_UART1_LCRr 2728
#define CMIC_UART1_LPDLHr 2729
#define CMIC_UART1_LPDLLr 2730
#define CMIC_UART1_LSRr 2731
#define CMIC_UART1_MCRr 2732
#define CMIC_UART1_MSRr 2733
#define CMIC_UART1_RBR_THR_DLLr 2734
#define CMIC_UART1_RFLr 2735
#define CMIC_UART1_RFWr 2736
#define CMIC_UART1_SBCRr 2737
#define CMIC_UART1_SCRr 2738
#define CMIC_UART1_SDMAMr 2739
#define CMIC_UART1_SFEr 2740
#define CMIC_UART1_SRBR_STHRr 2741
#define CMIC_UART1_SRRr 2742
#define CMIC_UART1_SRTr 2743
#define CMIC_UART1_SRTSr 2744
#define CMIC_UART1_STETr 2745
#define CMIC_UART1_TFLr 2746
#define CMIC_UART1_TFRr 2747
#define CMIC_UART1_UCVr 2748
#define CMIC_UART1_USRr 2749
#define CMIC_UC0_CONFIGr 2750
#define CMIC_UC1_CONFIGr 2751
#define CMIC_XGXS0_PLL_CONTROL_1r 2752
#define CMIC_XGXS0_PLL_CONTROL_2r 2753
#define CMIC_XGXS0_PLL_CONTROL_3r 2754
#define CMIC_XGXS0_PLL_CONTROL_4r 2755
#define CMIC_XGXS0_PLL_STATUSr 2756
#define CMIC_XGXS1_PLL_CONTROL_1r 2757
#define CMIC_XGXS1_PLL_CONTROL_2r 2758
#define CMIC_XGXS1_PLL_CONTROL_3r 2759
#define CMIC_XGXS1_PLL_CONTROL_4r 2760
#define CMIC_XGXS1_PLL_STATUSr 2761
#define CMIC_XGXS2_PLL_CONTROL_1r 2762
#define CMIC_XGXS2_PLL_CONTROL_2r 2763
#define CMIC_XGXS2_PLL_CONTROL_3r 2764
#define CMIC_XGXS2_PLL_CONTROL_4r 2765
#define CMIC_XGXS2_PLL_STATUSr 2766
#define CMIC_XGXS3_PLL_CONTROL_1r 2767
#define CMIC_XGXS3_PLL_CONTROL_2r 2768
#define CMIC_XGXS3_PLL_CONTROL_3r 2769
#define CMIC_XGXS3_PLL_CONTROL_4r 2770
#define CMIC_XGXS3_PLL_STATUSr 2771
#define CMIC_XGXS_MDIO_CONFIG_0r 2772
#define CMIC_XGXS_MDIO_CONFIG_1r 2773
#define CMIC_XGXS_MDIO_CONFIG_2r 2774
#define CMIC_XGXS_MDIO_CONFIG_3r 2775
#define CMIC_XGXS_MDIO_CONFIG_4r 2776
#define CMIC_XGXS_MDIO_CONFIG_5r 2777
#define CMIC_XGXS_MDIO_CONFIG_6r 2778
#define CMIC_XGXS_MDIO_CONFIG_7r 2779
#define CMIC_XGXS_MDIO_CONFIG_8r 2780
#define CMIC_XGXS_MDIO_CONFIG_9r 2781
#define CMIC_XGXS_MDIO_CONFIG_10r 2782
#define CMIC_XGXS_MDIO_CONFIG_11r 2783
#define CMIC_XGXS_MDIO_CONFIG_12r 2784
#define CMIC_XGXS_MDIO_CONFIG_13r 2785
#define CMIC_XGXS_MDIO_CONFIG_14r 2786
#define CMIC_XGXS_MDIO_CONFIG_15r 2787
#define CMIC_XGXS_MDIO_CONFIG_16r 2788
#define CMIC_XGXS_MDIO_CONFIG_17r 2789
#define CMIC_XGXS_MDIO_CONFIG_18r 2790
#define CMIC_XGXS_MDIO_CONFIG_19r 2791
#define CMIC_XGXS_MDIO_CONFIG_20r 2792
#define CMIC_XGXS_MDIO_CONFIG_21r 2793
#define CMIC_XGXS_MDIO_CONFIG_22r 2794
#define CMIC_XGXS_MDIO_CONFIG_23r 2795
#define CMIC_XGXS_MDIO_CONFIG_24r 2796
#define CMIC_XGXS_PLL_CONTROL_1r 2797
#define CMIC_XGXS_PLL_CONTROL_2r 2798
#define CMIC_XGXS_PLL_CONTROL_3r 2799
#define CMIC_XGXS_PLL_CONTROL_4r 2800
#define CMIC_XGXS_PLL_STATUSr 2801
#define CNG0COSDROPRATEr 2802
#define CNG1COSDROPRATEr 2803
#define CNGCOSCELLLIMIT0r 2804
#define CNGCOSCELLLIMIT1r 2805
#define CNGCOSPKTLIMITr 2806
#define CNGCOSPKTLIMIT0r 2807
#define CNGCOSPKTLIMIT1r 2808
#define CNGDROPCOUNTr 2809
#define CNGDROPCOUNT0r 2810
#define CNGDROPCOUNT1r 2811
#define CNGDYNCELLLIMIT0r 2812
#define CNGDYNCELLLIMIT1r 2813
#define CNGPORTPKTLIMIT0r 2814
#define CNGPORTPKTLIMIT1r 2815
#define CNGTOTALDYNCELLLIMIT0r 2816
#define CNGTOTALDYNCELLLIMIT1r 2817
#define CNG_MAPr 2818
#define CNTX_AGING_LIMITr 2819
#define CNTX_LRU_ENr 2820
#define COLOR_AWAREr 2821
#define COMMAND_CONFIGr 2822
#define CONFIGr 2823
#define CONFIG_ECCr 2824
#define CONFIG_EVENT_FIFOr 2825
#define CONFIG_QPP_EVENT_BLOCKr 2826
#define CONFIG_QPP_PUP_BPr 2827
#define CONFIG_QPP_TS_BPr 2828
#define COPYCOUNTCTLr 2829
#define COPYCOUNT_PARITYr 2830
#define COREIDr 2831
#define CORRECTED_ECC_ERRORr 2832
#define CORRECTED_ECC_ERROR_MASKr 2833
#define COSARBSELr 2834
#define COSDP_REMAP_CONTROLr 2835
#define COSLCCOUNTr 2836
#define COSMASKr 2837
#define COSMASK_CPUr 2838
#define COSMASK_CPU1r 2839
#define COSPKTCOUNTr 2840
#define COSWEIGHTSr 2841
#define COS_MAP_SELr 2842
#define COS_MODEr 2843
#define COS_MODE_Xr 2844
#define COS_MODE_Yr 2845
#define COS_SELr 2846
#define COS_SEL_2r 2847
#define CPATHBISRDBGRDDATAr 2848
#define CPB_PARITY_CONTROLr 2849
#define CPB_PARITY_STATUS_INTRr 2850
#define CPQLINKMEMDEBUGr 2851
#define CPQ_COS_EMPTY_REGr 2852
#define CPUMAXBUCKETr 2853
#define CPUMAXBUCKETCONFIG_64r 2854
#define CPUPKTECCr 2855
#define CPUPKTMAXBUCKETr 2856
#define CPUPKTMAXBUCKETCONFIGr 2857
#define CPUPKTPORTMAXBUCKETr 2858
#define CPUPKTPORTMAXBUCKETCONFIGr 2859
#define CPUPORTMAXBUCKETr 2860
#define CPUPORTMAXBUCKETCONFIG_64r 2861
#define CPUSLOTMINTIMERr 2862
#define CPU_BWr 2863
#define CPU_CONTROLr 2864
#define CPU_CONTROL_0r 2865
#define CPU_CONTROL_1r 2866
#define CPU_CONTROL_2r 2867
#define CPU_CONTROL_3r 2868
#define CPU_CONTROL_4r 2869
#define CPU_CONTROL_Mr 2870
#define CPU_COS14_MASKr 2871
#define CPU_COS15_MASKr 2872
#define CPU_COS1_MASKr 2873
#define CPU_COS2_MASKr 2874
#define CPU_COS3_MASKr 2875
#define CPU_COS4_MASKr 2876
#define CPU_COS5_MASKr 2877
#define CPU_COS6_MASKr 2878
#define CPU_COS7_MASKr 2879
#define CPU_COS_CAM_BIST_CONFIGr 2880
#define CPU_COS_CAM_BIST_DBG_DATAr 2881
#define CPU_COS_CAM_BIST_STATUSr 2882
#define CPU_COS_CAM_DBGCTRLr 2883
#define CPU_COS_SELr 2884
#define CPU_COS_SEL_2r 2885
#define CPU_PRIORITY_SELr 2886
#define CPU_PRIORITY_SEL_2r 2887
#define CPU_QL_CONTROLr 2888
#define CPU_SLOT_COUNTr 2889
#define CPU_TS_PARITY_CONTROLr 2890
#define CPU_TS_PARITY_STATUS_INTRr 2891
#define CPU_TS_PARITY_STATUS_NACKr 2892
#define CRC_APPEND_ENABLEr 2893
#define CSE_CONFIGr 2894
#define CSE_DTU_ATE_STS0r 2895
#define CSE_DTU_ATE_STS1r 2896
#define CSE_DTU_ATE_STS2r 2897
#define CSE_DTU_ATE_TMODEr 2898
#define CSE_DTU_LTE_ADR0r 2899
#define CSE_DTU_LTE_ADR1r 2900
#define CSE_DTU_LTE_D0F_0r 2901
#define CSE_DTU_LTE_D0F_1r 2902
#define CSE_DTU_LTE_D0R_0r 2903
#define CSE_DTU_LTE_D0R_1r 2904
#define CSE_DTU_LTE_D1F_0r 2905
#define CSE_DTU_LTE_D1F_1r 2906
#define CSE_DTU_LTE_D1R_0r 2907
#define CSE_DTU_LTE_D1R_1r 2908
#define CSE_DTU_LTE_STS_DONEr 2909
#define CSE_DTU_LTE_STS_ERR_ADRr 2910
#define CSE_DTU_LTE_STS_ERR_DF_0r 2911
#define CSE_DTU_LTE_STS_ERR_DF_1r 2912
#define CSE_DTU_LTE_STS_ERR_DR_0r 2913
#define CSE_DTU_LTE_STS_ERR_DR_1r 2914
#define CSE_DTU_LTE_TMODE0r 2915
#define CSE_DTU_LTE_TMODE1r 2916
#define CSE_DTU_MODEr 2917
#define CSRCSEL_CHID_0r 2918
#define CSRCSEL_CHID_1r 2919
#define CSRCSEL_CHID_2r 2920
#define CSRCSEL_CHID_3r 2921
#define CSRCSEL_CHID_4r 2922
#define CSRCSEL_CHID_5r 2923
#define CSRCSEL_CHID_6r 2924
#define CSRCSEL_CHID_7r 2925
#define CSRCSEL_CHID_8r 2926
#define CSRCSEL_CHID_9r 2927
#define CSRCSEL_CHID_10r 2928
#define CSRCSEL_CHID_11r 2929
#define CSRCSEL_CHID_12r 2930
#define CSRCSEL_CHID_13r 2931
#define CSRCSEL_CHID_14r 2932
#define CSRCSEL_CHID_15r 2933
#define CSRCSEL_CHID_16r 2934
#define CSRCSEL_CHID_17r 2935
#define CSRCSEL_CHID_18r 2936
#define CSRCSEL_CHID_19r 2937
#define CSRCSEL_CHID_20r 2938
#define CSRCSEL_CHID_21r 2939
#define CSRCSEL_CHID_22r 2940
#define CSRCSEL_CHID_23r 2941
#define CSRCSEL_CHID_24r 2942
#define CSRCSEL_CHID_25r 2943
#define CSRCSEL_CHID_26r 2944
#define CSRCSEL_CHID_27r 2945
#define CSRCSEL_CHID_28r 2946
#define CSRCSEL_CHID_29r 2947
#define CSRCSEL_CHID_30r 2948
#define CSRCSEL_CHID_31r 2949
#define CSRCSEL_CHID_32r 2950
#define CSRCSEL_CHID_33r 2951
#define CSRCSEL_CHID_34r 2952
#define CSRCSEL_CHID_35r 2953
#define CSRCSEL_CHID_36r 2954
#define CSRCSEL_CHID_37r 2955
#define CSRCSEL_CHID_38r 2956
#define CSRCSEL_CHID_39r 2957
#define CSRCSEL_CHID_40r 2958
#define CSRCSEL_CHID_41r 2959
#define CSRCSEL_CHID_42r 2960
#define CSRCSEL_CHID_43r 2961
#define CSRCSEL_CHID_44r 2962
#define CSRCSEL_CHID_45r 2963
#define CSRCSEL_CHID_46r 2964
#define CSRCSEL_CHID_47r 2965
#define CSRCSEL_CHID_48r 2966
#define CSRCSEL_CHID_49r 2967
#define CSRCSEL_CHID_50r 2968
#define CSRCSEL_CHID_51r 2969
#define CSRCSEL_CHID_52r 2970
#define CSRCSEL_CHID_53r 2971
#define CSRCSEL_CHID_54r 2972
#define CSRCSEL_CHID_55r 2973
#define CSRCSEL_CHID_56r 2974
#define CSRCSEL_CHID_57r 2975
#define CSRCSEL_CHID_58r 2976
#define CSRCSEL_CHID_59r 2977
#define CSRCSEL_CHID_60r 2978
#define CSRCSEL_CHID_61r 2979
#define CSRCSEL_CHID_62r 2980
#define CSRCSEL_CHID_63r 2981
#define CS_ACE_BYTE_THRESHOLDr 2982
#define CS_ACE_CTRLr 2983
#define CS_ACE_EVENT_THRESHOLDr 2984
#define CS_ACE_RANDOM_SEEDr 2985
#define CS_BRICK_TMr 2986
#define CS_COLLISION_ERRORr 2987
#define CS_COLLISION_ERROR_MASKr 2988
#define CS_CONFIG0r 2989
#define CS_CONFIG_BACKGROUND_ENABLEr 2990
#define CS_CONFIG_BACKGROUND_RATEr 2991
#define CS_CONFIG_SHIFT_SEG15_TO_SEG0r 2992
#define CS_CONFIG_SHIFT_SEG31_TO_SEG16r 2993
#define CS_DEBUGr 2994
#define CS_DEBUG_CNTR0_ADDRr 2995
#define CS_DEBUG_CNTR0_AMOUNT_HIGHr 2996
#define CS_DEBUG_CNTR0_AMOUNT_LOWr 2997
#define CS_DEBUG_CNTR0_EVENT_HIGHr 2998
#define CS_DEBUG_CNTR0_EVENT_LOWr 2999
#define CS_DEBUG_CNTR1_ADDRr 3000
#define CS_DEBUG_CNTR1_AMOUNT_HIGHr 3001
#define CS_DEBUG_CNTR1_AMOUNT_LOWr 3002
#define CS_DEBUG_CNTR1_EVENT_HIGHr 3003
#define CS_DEBUG_CNTR1_EVENT_LOWr 3004
#define CS_DEBUG_CNTR2_ADDRr 3005
#define CS_DEBUG_CNTR2_AMOUNT_HIGHr 3006
#define CS_DEBUG_CNTR2_AMOUNT_LOWr 3007
#define CS_DEBUG_CNTR2_EVENT_HIGHr 3008
#define CS_DEBUG_CNTR2_EVENT_LOWr 3009
#define CS_DEBUG_CNTR3_ADDRr 3010
#define CS_DEBUG_CNTR3_AMOUNT_HIGHr 3011
#define CS_DEBUG_CNTR3_AMOUNT_LOWr 3012
#define CS_DEBUG_CNTR3_EVENT_HIGHr 3013
#define CS_DEBUG_CNTR3_EVENT_LOWr 3014
#define CS_DEBUG_CNTR_HALTr 3015
#define CS_DEBUG_CNTR_INJECTr 3016
#define CS_DEBUG_CNTR_INJECT_SEGMENT_CNTRIDr 3017
#define CS_DEBUG_CNTR_INJECT_VALUESr 3018
#define CS_DEBUG_CNTR_UPDATEr 3019
#define CS_DMA_FIFO_CONFIGr 3020
#define CS_DMA_FIFO_CTRLr 3021
#define CS_DMA_FIFO_TMr 3022
#define CS_DMA_MESSAGE_SIZEr 3023
#define CS_DROP_ERRORr 3024
#define CS_DROP_ERROR_MASKr 3025
#define CS_ECC_DEBUG0r 3026
#define CS_ECC_ERRORr 3027
#define CS_ECC_STATUS0r 3028
#define CS_ECC_STATUS1r 3029
#define CS_ECC_STATUS2r 3030
#define CS_ECC_STATUS3r 3031
#define CS_ECC_STATUS4r 3032
#define CS_ECC_STATUS5r 3033
#define CS_ECC_STATUS6r 3034
#define CS_ECC_STATUS7r 3035
#define CS_ECC_STATUS8r 3036
#define CS_ECC_STATUS9r 3037
#define CS_ECC_STATUS10r 3038
#define CS_ECC_STATUS11r 3039
#define CS_ECC_STATUS12r 3040
#define CS_ECC_STATUS13r 3041
#define CS_ECC_STATUS14r 3042
#define CS_ECC_STATUS15r 3043
#define CS_ECC_STATUS16r 3044
#define CS_ECC_STATUS17r 3045
#define CS_EJECT_OVERFLOW_ERRORr 3046
#define CS_EJECT_OVERFLOW_ERROR_MASKr 3047
#define CS_EJECT_THRESH_ERRORr 3048
#define CS_EJECT_THRESH_ERROR_MASKr 3049
#define CS_MANUAL_EJECT_COMMIT_TIMERr 3050
#define CS_MANUAL_EJECT_CONFIG0r 3051
#define CS_MANUAL_EJECT_CONFIG1r 3052
#define CS_MANUAL_EJECT_CONFIG2r 3053
#define CS_MANUAL_EJECT_CONFIG3r 3054
#define CS_MANUAL_EJECT_CTRLr 3055
#define CS_MESSAGE_READYr 3056
#define CS_MESSAGE_READY_MASKr 3057
#define CS_PARITY_DEBUG0r 3058
#define CS_PARITY_DEBUG1r 3059
#define CS_PARITY_ERRORr 3060
#define CS_PARITY_ERROR_MASKr 3061
#define CS_THRESHOLD_EVENTr 3062
#define CS_THRESHOLD_EVENT_MASKr 3063
#define CS_UNMAPPED_ERRORr 3064
#define CS_UNMAPPED_ERROR_MASKr 3065
#define CTRL_DA1r 3066
#define CTRL_DA2r 3067
#define CTRL_DA3r 3068
#define CTRL_DA4r 3069
#define CTRL_DA5r 3070
#define CTRL_DA6r 3071
#define CTRL_ETHERTYPE1r 3072
#define CTRL_ETHERTYPE2r 3073
#define CTR_DEQ_DEBUGr 3074
#define CTR_DEQ_DTYPE_TBL0r 3075
#define CTR_DEQ_DTYPE_TBL1r 3076
#define CTR_DEQ_DTYPE_TBL2r 3077
#define CTR_DEQ_STATS_CFGr 3078
#define CTR_ECC_DEBUGr 3079
#define CTR_ENQ_DEBUGr 3080
#define CTR_ENQ_STATS_CFGr 3081
#define CTR_ERRORr 3082
#define CTR_ERROR_MASKr 3083
#define CTR_FLEX_CNT_ECC_STATUSr 3084
#define CTR_MEM_CFGr 3085
#define CTR_MEM_DEBUGr 3086
#define CTR_MEM_TMr 3087
#define CTR_Q_STATS_MAPr 3088
#define CTR_SEGMENT_STARTr 3089
#define CTR_SYS_CONTROLr 3090
#define CWINTEQr 3091
#define CWINTMSKr 3092
#define CWINTQSTr 3093
#define CWINTS_CHID_0r 3094
#define CWINTS_CHID_1r 3095
#define CWINTS_CHID_2r 3096
#define CWINTS_CHID_3r 3097
#define CWINTS_CHID_4r 3098
#define CWINTS_CHID_5r 3099
#define CWINTS_CHID_6r 3100
#define CWINTS_CHID_7r 3101
#define CWINTS_CHID_8r 3102
#define CWINTS_CHID_9r 3103
#define CWINTS_CHID_10r 3104
#define CWINTS_CHID_11r 3105
#define CWINTS_CHID_12r 3106
#define CWINTS_CHID_13r 3107
#define CWINTS_CHID_14r 3108
#define CWINTS_CHID_15r 3109
#define CWINTS_CHID_16r 3110
#define CWINTS_CHID_17r 3111
#define CWINTS_CHID_18r 3112
#define CWINTS_CHID_19r 3113
#define CWINTS_CHID_20r 3114
#define CWINTS_CHID_21r 3115
#define CWINTS_CHID_22r 3116
#define CWINTS_CHID_23r 3117
#define CWINTS_CHID_24r 3118
#define CWINTS_CHID_25r 3119
#define CWINTS_CHID_26r 3120
#define CWINTS_CHID_27r 3121
#define CWINTS_CHID_28r 3122
#define CWINTS_CHID_29r 3123
#define CWINTS_CHID_30r 3124
#define CWINTS_CHID_31r 3125
#define CWINTS_CHID_32r 3126
#define CWINTS_CHID_33r 3127
#define CWINTS_CHID_34r 3128
#define CWINTS_CHID_35r 3129
#define CWINTS_CHID_36r 3130
#define CWINTS_CHID_37r 3131
#define CWINTS_CHID_38r 3132
#define CWINTS_CHID_39r 3133
#define CWINTS_CHID_40r 3134
#define CWINTS_CHID_41r 3135
#define CWINTS_CHID_42r 3136
#define CWINTS_CHID_43r 3137
#define CWINTS_CHID_44r 3138
#define CWINTS_CHID_45r 3139
#define CWINTS_CHID_46r 3140
#define CWINTS_CHID_47r 3141
#define CWINTS_CHID_48r 3142
#define CWINTS_CHID_49r 3143
#define CWINTS_CHID_50r 3144
#define CWINTS_CHID_51r 3145
#define CWINTS_CHID_52r 3146
#define CWINTS_CHID_53r 3147
#define CWINTS_CHID_54r 3148
#define CWINTS_CHID_55r 3149
#define CWINTS_CHID_56r 3150
#define CWINTS_CHID_57r 3151
#define CWINTS_CHID_58r 3152
#define CWINTS_CHID_59r 3153
#define CWINTS_CHID_60r 3154
#define CWINTS_CHID_61r 3155
#define CWINTS_CHID_62r 3156
#define CWINTS_CHID_63r 3157
#define CW_PD_CELL_CTRLr 3158
#define CW_PD_CELL_GOr 3159
#define CW_PE_CELL_CTRLr 3160
#define CW_PE_CELL_GOr 3161
#define CW_PKT_CELL_DATA0r 3162
#define CW_PKT_CELL_DATA1r 3163
#define CW_PKT_CELL_DATA2r 3164
#define CW_PKT_CELL_DATA3r 3165
#define CW_PKT_CELL_DATA4r 3166
#define CW_PKT_CELL_DATA5r 3167
#define CW_PKT_CELL_DATA6r 3168
#define CW_PKT_CELL_DATA7r 3169
#define CW_PKT_CELL_DATA8r 3170
#define CW_PKT_CELL_DATA9r 3171
#define CW_PKT_CELL_DATA10r 3172
#define CW_PKT_CELL_DATA11r 3173
#define CW_PKT_CELL_DATA12r 3174
#define CW_PKT_CELL_DATA13r 3175
#define CW_PKT_CELL_DATA14r 3176
#define CW_PKT_CELL_DATA15r 3177
#define CW_PKT_CELL_DATA16r 3178
#define CW_PKT_CELL_DATA17r 3179
#define CW_PKT_CELL_DATA18r 3180
#define CW_PKT_CELL_DATA19r 3181
#define CW_PKT_CELL_DATA20r 3182
#define CW_PKT_CELL_DATA21r 3183
#define CW_PKT_CELL_DATA22r 3184
#define CW_PKT_CELL_DATA23r 3185
#define CW_PKT_CELL_DATA24r 3186
#define CW_PKT_CELL_DATA25r 3187
#define CW_PKT_CELL_DATA26r 3188
#define CW_PKT_CELL_DATA27r 3189
#define CW_PKT_CELL_DATA28r 3190
#define CW_PKT_CELL_DATA29r 3191
#define CW_PKT_CELL_DATA30r 3192
#define CW_PKT_CELL_DATA31r 3193
#define DCRCSSr 3194
#define DDP_C0_PORT_AC_CMDr 3195
#define DDP_C0_PORT_AC_DATAr 3196
#define DDP_C0_PORT_A_RADDRr 3197
#define DDP_C0_PORT_BD_CMDr 3198
#define DDP_C0_PORT_BD_DATAr 3199
#define DDP_C0_PORT_B_RADDRr 3200
#define DDP_C0_PORT_C_WADDRr 3201
#define DDP_C0_PORT_D_WADDRr 3202
#define DDP_C1_PORT_AC_CMDr 3203
#define DDP_C1_PORT_AC_DATAr 3204
#define DDP_C1_PORT_A_RADDRr 3205
#define DDP_C1_PORT_BD_CMDr 3206
#define DDP_C1_PORT_BD_DATAr 3207
#define DDP_C1_PORT_B_RADDRr 3208
#define DDP_C1_PORT_C_WADDRr 3209
#define DDP_C1_PORT_D_WADDRr 3210
#define DDP_C2_PORT_AC_CMDr 3211
#define DDP_C2_PORT_AC_DATAr 3212
#define DDP_C2_PORT_A_RADDRr 3213
#define DDP_C2_PORT_BD_CMDr 3214
#define DDP_C2_PORT_BD_DATAr 3215
#define DDP_C2_PORT_B_RADDRr 3216
#define DDP_C2_PORT_C_WADDRr 3217
#define DDP_C2_PORT_D_WADDRr 3218
#define DDP_C3_PORT_AC_CMDr 3219
#define DDP_C3_PORT_AC_DATAr 3220
#define DDP_C3_PORT_A_RADDRr 3221
#define DDP_C3_PORT_BD_CMDr 3222
#define DDP_C3_PORT_BD_DATAr 3223
#define DDP_C3_PORT_B_RADDRr 3224
#define DDP_C3_PORT_C_WADDRr 3225
#define DDP_C3_PORT_D_WADDRr 3226
#define DDP_MODULE_CONTROLr 3227
#define DDP_PROGRAM_GOr 3228
#define DDR3_PLL_CTRL_REGISTER_0r 3229
#define DDR3_PLL_CTRL_REGISTER_1r 3230
#define DDR3_PLL_CTRL_REGISTER_2r 3231
#define DDR3_PLL_CTRL_REGISTER_3r 3232
#define DDR3_PLL_CTRL_REGISTER_4r 3233
#define DDR3_PLL_STATUSr 3234
#define DDR72_CONFIG_REG1_ISr 3235
#define DDR72_CONFIG_REG2_ISr 3236
#define DDR72_CONFIG_REG3_ISr 3237
#define DDR72_STATUS_REG1_ISr 3238
#define DDR72_STATUS_REG2_ISr 3239
#define DEBOUNCED_LINK_STATUSr 3240
#define DEBOUNCED_LINK_STATUS_CHANGEr 3241
#define DEBOUNCED_LINK_STATUS_CHANGE_MASKr 3242
#define DEBOUNCED_LINK_STATUS_STICKYr 3243
#define DEBUG0r 3244
#define DEBUG1r 3245
#define DEBUG10r 3246
#define DEBUG20r 3247
#define DEBUG0_EXTr 3248
#define DEBUG0_INTr 3249
#define DEBUG1_EXTr 3250
#define DEBUG1_INTr 3251
#define DEBUGCONFIGr 3252
#define DEBUGRAM_ECC_STATUSr 3253
#define DEBUG_BSEr 3254
#define DEBUG_CAPTURE_ECC_STATUSr 3255
#define DEBUG_COLOR_STATUSr 3256
#define DEBUG_COMP_CLKEN_RST_CONTROLr 3257
#define DEBUG_CSEr 3258
#define DEBUG_ENQ_DROP_COSr 3259
#define DEBUG_ENQ_DROP_PGr 3260
#define DEBUG_ENQ_DROP_SOURCEr 3261
#define DEBUG_HOL_STATUSr 3262
#define DEBUG_HSEr 3263
#define DEBUG_MEM_DCM_CONTROLr 3264
#define DEBUG_PG_COUNT_STATUS0r 3265
#define DEBUG_PG_COUNT_STATUS1r 3266
#define DEBUG_PORT_COUNT_STATUS0r 3267
#define DEBUG_PORT_COUNT_STATUS1r 3268
#define DEBUG_PORT_SELECTr 3269
#define DEBUG_PORT_SHARED_STATUSr 3270
#define DEBUG_QUEUE_MIN_STATUSr 3271
#define DEBUG_QUEUE_SHARED_STATUSr 3272
#define DEBUG_THDI_ERRORr 3273
#define DEBUG_THDI_ERROR_MASKr 3274
#define DEBUG_THDO_ERRORr 3275
#define DEBUG_THDO_ERROR_MASKr 3276
#define DEBUG_TOQ_QEN_ACCOUNT_0r 3277
#define DEBUG_TOQ_QEN_ACCOUNT_1r 3278
#define DEFERAL_QUEUE_DEBUGr 3279
#define DEF_VLAN_CONTROLr 3280
#define DEQ_AGED_PKT_CNTr 3281
#define DEQ_AGINGMASKr 3282
#define DEQ_AGINGMASK_64r 3283
#define DEQ_AGINGMASK_CPU_PORTr 3284
#define DEQ_AGINGMASK_CPU_PORT_0r 3285
#define DEQ_AGINGMASK_CPU_PORT_1r 3286
#define DEQ_AGING_MASK_LOOKUP_TABLE_MEMORY_DEBUGr 3287
#define DEQ_AGING_MASK_MEMORY_ECC_STATUS_DEBUGr 3288
#define DEQ_BYPASSMMUr 3289
#define DEQ_CBPERRPTRr 3290
#define DEQ_CCPE_FIFO_CFGr 3291
#define DEQ_CELL_REP_BUFFER_WATERMARK_DEBUGr 3292
#define DEQ_DEBUG0r 3293
#define DEQ_DEBUG1r 3294
#define DEQ_ECC_DEBUGr 3295
#define DEQ_EFIFO_AGING_WRED_MEMORY_DEBUGr 3296
#define DEQ_EFIFO_CCBE_CONTROL_DATA_MEMORY_DEBUGr 3297
#define DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_0_DEBUGr 3298
#define DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_1_DEBUGr 3299
#define DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_2_DEBUGr 3300
#define DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_3_DEBUGr 3301
#define DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_4_DEBUGr 3302
#define DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_5_DEBUGr 3303
#define DEQ_EFIFO_CFGr 3304
#define DEQ_EFIFO_CFG_COMPLETEr 3305
#define DEQ_EFIFO_EMPTY_FULL_STATUS_DEBUGr 3306
#define DEQ_EFIFO_STATUS_DEBUGr 3307
#define DEQ_EFIFO_WATERMARK_DEBUGr 3308
#define DEQ_EGRESS_FIFO_AGING_WRED_MEMORY_ECC_STATUS_DEBUGr 3309
#define DEQ_EGRESS_FIFO_CONTROL_DATA_MEMORY_ECC_STATUS_DEBUGr 3310
#define DEQ_EGRESS_FIFO_OVERFLOW_ERROR_PORT_DEBUGr 3311
#define DEQ_EGRESS_FIFO_UNDERRUN_ERROR_PORT_DEBUGr 3312
#define DEQ_ERRORr 3313
#define DEQ_ERROR_0r 3314
#define DEQ_ERROR_1r 3315
#define DEQ_ERROR_2r 3316
#define DEQ_ERROR_3r 3317
#define DEQ_ERROR_MASK_0r 3318
#define DEQ_ERROR_MASK_1r 3319
#define DEQ_ERROR_MASK_2r 3320
#define DEQ_ERROR_MASK_3r 3321
#define DEQ_GLOBAL_1B_ECC_ERROR_COUNT_DEBUGr 3322
#define DEQ_GLOBAL_2B_ECC_ERROR_COUNT_DEBUGr 3323
#define DEQ_GLOBAL_CELL_COUNT_DEBUGr 3324
#define DEQ_GLOBAL_PKT_AGED_COUNT_DEBUGr 3325
#define DEQ_GLOBAL_PKT_AGED_MARKED_COUNT_DEBUGr 3326
#define DEQ_GLOBAL_PKT_COUNT_DEBUGr 3327
#define DEQ_GLOBAL_PKT_MARKED_COUNT_DEBUGr 3328
#define DEQ_GLOBAL_RD_REQ_RSP_COUNT_DEBUGr 3329
#define DEQ_LENGTHERRPTRr 3330
#define DEQ_MARKED_PKT_CNTr 3331
#define DEQ_MEMDEBUG0r 3332
#define DEQ_MEMDEBUG1r 3333
#define DEQ_MISCELLANEOUS_CFG_DEBUGr 3334
#define DEQ_MPBERRPTRr 3335
#define DEQ_PKTHDR0ERRPTRr 3336
#define DEQ_PKTHDR2ERRPTRr 3337
#define DEQ_PKTHDRCPUERRPTRr 3338
#define DEQ_PKTHDRERRPTRr 3339
#define DEQ_PRE_EGRESS_FIFO_ECC_VERIFICATION_EXT_ECC_STATUS_DEBUGr 3340
#define DEQ_PRE_EGRESS_FIFO_ECC_VERIFICATION_INT_ECC_STATUS_DEBUGr 3341
#define DEQ_PURGE_PKT_CNTr 3342
#define DEQ_RDEHDRERRPTRr 3343
#define DEQ_RD_CTRL_CELL_REP_INFO_BUFFER_MEMORY_DEBUGr 3344
#define DEQ_RD_CTRL_EXT_CELL_REP_INFO_BUFFER_CFGr 3345
#define DEQ_RD_CTRL_RD_REQ_LATENCY_WATERMARK_DEBUGr 3346
#define DEQ_SPAREr 3347
#define DEQ_TOQ_CELL_REP_INFO_BUFFER_ECC_STATUS_DEBUGr 3348
#define DEQ_TOQ_CREDIT_INITIALIZATION_COMPLETEr 3349
#define DEQ_TRACE_IF_CAPT_0r 3350
#define DEQ_TRACE_IF_CAPT_1r 3351
#define DEQ_TRACE_IF_CONTROLr 3352
#define DEQ_TRACE_IF_COUNTERr 3353
#define DEQ_TRACE_IF_MASK_FIELD_0r 3354
#define DEQ_TRACE_IF_MASK_FIELD_1r 3355
#define DEQ_TRACE_IF_VALUE_FIELD_0r 3356
#define DEQ_TRACE_IF_VALUE_FIELD_1r 3357
#define DEST_PORT_CFG_0r 3358
#define DEST_PORT_CFG_1r 3359
#define DIAG_LOOPBACK_CNT0r 3360
#define DIAG_LOOPBACK_CNT1r 3361
#define DLB_HGT_CURRENT_TIMEr 3362
#define DLB_HGT_FINAL_PORT_QUALITY_MEASUREr 3363
#define DLB_HGT_FLOWSET_PORT_PARITY_CONTROLr 3364
#define DLB_HGT_FLOWSET_PORT_PARITY_STATUS_INTRr 3365
#define DLB_HGT_FLOWSET_PORT_PARITY_STATUS_NACKr 3366
#define DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_CONTROLr 3367
#define DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_INTRr 3368
#define DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_NACKr 3369
#define DLB_HGT_FLOWSET_TIMESTAMP_PARITY_CONTROLr 3370
#define DLB_HGT_FLOWSET_TIMESTAMP_PARITY_STATUS_INTRr 3371
#define DLB_HGT_FLOWSET_TIMESTAMP_PARITY_STATUS_NACKr 3372
#define DLB_HGT_PORT_AVG_QUALITY_MEASUREr 3373
#define DLB_HGT_PORT_INST_QUALITY_MEASUREr 3374
#define DLB_HGT_PORT_QUALITY_MEASURE_UPDATE_CONTROLr 3375
#define DLB_HGT_QUALITY_MEASURE_CONTROLr 3376
#define DLB_HGT_QUANTIZED_AVG_QUALITY_MEASUREr 3377
#define DLB_HGT_QUANTIZE_CONTROLr 3378
#define DLB_HGT_RANDOM_SELECTION_CONTROLr 3379
#define DLB_HGT_RANDOM_SELECTION_CONTROL_Xr 3380
#define DLB_HGT_RANDOM_SELECTION_CONTROL_Yr 3381
#define DLFBC_RATE_CONTROLr 3382
#define DLFBC_RATE_CONTROL_M0r 3383
#define DLFBC_RATE_CONTROL_M1r 3384
#define DLFBC_STORM_CONTROLr 3385
#define DLF_RATE_CONTROLr 3386
#define DLF_TRUNK_BLOCK_MASKr 3387
#define DMUX_TRUNKSELr 3388
#define DMVOQ_WRED_CONFIGr 3389
#define DOS_CONTROLr 3390
#define DOS_CONTROL_2r 3391
#define DOS_CONTROL_3r 3392
#define DPATHBISRDBGRDDATAr 3393
#define DROPPEDCELLCOUNTr 3394
#define DROPPEDPKTCOUNTr 3395
#define DROP_AGGr 3396
#define DROP_BYTE_CNTr 3397
#define DROP_BYTE_CNT_INGr 3398
#define DROP_BYTE_CNT_ING_64r 3399
#define DROP_CBPr 3400
#define DROP_CBP_64r 3401
#define DROP_CONTROL_0r 3402
#define DROP_ICV_FAILED_PKTSr 3403
#define DROP_MACSEC_ERROR_PKTSr 3404
#define DROP_PKT_CNTr 3405
#define DROP_PKT_CNT_INGr 3406
#define DROP_PKT_CNT_OVQr 3407
#define DROP_PKT_CNT_REDr 3408
#define DROP_PKT_CNT_YELr 3409
#define DROP_PORT_EGRPKTUSECOSr 3410
#define DROP_UNCONTROLLED_PORT_ONLY_PKTSr 3411
#define DROP_XQ_PARITYr 3412
#define DSCP_CONTROLr 3413
#define DSCP_DBGCTRLr 3414
#define DSCP_TABLE_PARITY_CONTROLr 3415
#define DSCP_TABLE_PARITY_STATUSr 3416
#define DSCP_TABLE_PARITY_STATUS_INTRr 3417
#define DSCP_TABLE_PARITY_STATUS_NACKr 3418
#define DT_CONFIG1r 3419
#define DYNCELLCOUNTr 3420
#define DYNCELLLIMITr 3421
#define DYNPKTCNTPORTr 3422
#define DYNRESETLIMPORTr 3423
#define DYNXQCNTPORTr 3424
#define E2ECC_HOL_ENr 3425
#define E2ECC_HOL_PBMr 3426
#define E2ECC_MAX_TX_TIMERr 3427
#define E2ECC_MIN_TX_TIMERr 3428
#define E2ECC_PORT_MAPPINGr 3429
#define E2ECC_PORT_MAPPING_CONFIGr 3430
#define E2ECC_TX_ENABLE_BMPr 3431
#define E2ECC_TX_MODEr 3432
#define E2ECC_TX_PORTS_NUMr 3433
#define E2ECONFIGr 3434
#define E2EFCEMA_CNT_DISC_LIMITr 3435
#define E2EFCEMA_CNT_RESET_LIMITr 3436
#define E2EFCEMA_CNT_SET_LIMITr 3437
#define E2EFCEMA_CNT_VALr 3438
#define E2EFCEMA_TX_RMT_DISC0r 3439
#define E2EFCEMA_TX_RMT_DISC1r 3440
#define E2EFCEMA_TX_RMT_IBP0r 3441
#define E2EFCEMA_TX_RMT_IBP1r 3442
#define E2EFCEXT_CNT_DISC_LIMITr 3443
#define E2EFCEXT_CNT_RESET_LIMITr 3444
#define E2EFCEXT_CNT_SET_LIMITr 3445
#define E2EFCEXT_CNT_VALr 3446
#define E2EFCEXT_TX_RMT_DISC0r 3447
#define E2EFCEXT_TX_RMT_DISC1r 3448
#define E2EFCEXT_TX_RMT_IBP0r 3449
#define E2EFCEXT_TX_RMT_IBP1r 3450
#define E2EFCINT_CNT_DISC_LIMITr 3451
#define E2EFCINT_CNT_RESET_LIMITr 3452
#define E2EFCINT_CNT_SET_LIMITr 3453
#define E2EFCINT_CNT_VALr 3454
#define E2EFCINT_TX_RMT_DISC0r 3455
#define E2EFCINT_TX_RMT_DISC1r 3456
#define E2EFCINT_TX_RMT_IBP0r 3457
#define E2EFCINT_TX_RMT_IBP1r 3458
#define E2EFCQEN_CNT_DISC_LIMITr 3459
#define E2EFCQEN_CNT_RESET_LIMITr 3460
#define E2EFCQEN_CNT_SET_LIMITr 3461
#define E2EFCQEN_CNT_VALr 3462
#define E2EFCQEN_TX_RMT_DISC0r 3463
#define E2EFCQEN_TX_RMT_DISC1r 3464
#define E2EFCQEN_TX_RMT_IBP0r 3465
#define E2EFCQEN_TX_RMT_IBP1r 3466
#define E2EFCRQE_CNT_DISC_LIMITr 3467
#define E2EFCRQE_CNT_RESET_LIMITr 3468
#define E2EFCRQE_CNT_SET_LIMITr 3469
#define E2EFCRQE_CNT_VALr 3470
#define E2EFCRQE_TX_RMT_DISC0r 3471
#define E2EFCRQE_TX_RMT_DISC1r 3472
#define E2EFCRQE_TX_RMT_IBP0r 3473
#define E2EFCRQE_TX_RMT_IBP1r 3474
#define E2EFC_CNT_ATTRr 3475
#define E2EFC_CNT_DISC_LIMITr 3476
#define E2EFC_CNT_RESET_LIMITr 3477
#define E2EFC_CNT_SET_LIMITr 3478
#define E2EFC_CNT_VALr 3479
#define E2EFC_CONFIGr 3480
#define E2EFC_HG_MAX_TX_TIMERr 3481
#define E2EFC_HG_MIN_TX_TIMERr 3482
#define E2EFC_IBP_ENr 3483
#define E2EFC_IBP_HG_RMODr 3484
#define E2EFC_PARITYERRORPTRr 3485
#define E2EFC_PORT_MAPPINGr 3486
#define E2EFC_PORT_MAPPING_CONFIGr 3487
#define E2EFC_RX_RMODIDr 3488
#define E2EFC_RX_RMODID_0r 3489
#define E2EFC_RX_RMODID_1r 3490
#define E2EFC_RX_RMT_IBP0r 3491
#define E2EFC_RX_RMT_IBP1r 3492
#define E2EFC_RX_RMT_TIMEOUTr 3493
#define E2EFC_TX_RMODIDr 3494
#define E2EFC_TX_RMODID_0r 3495
#define E2EFC_TX_RMODID_1r 3496
#define E2EFC_TX_RMT_DISC0r 3497
#define E2EFC_TX_RMT_DISC1r 3498
#define E2EFC_TX_RMT_IBP0r 3499
#define E2EFC_TX_RMT_IBP1r 3500
#define E2EHOLCCDEBUG0r 3501
#define E2EHOLCCDEBUG1r 3502
#define E2EHOLCCDEBUG2r 3503
#define E2EHOLCCDEBUG3r 3504
#define E2EIBPBKPSTATUSr 3505
#define E2EIBPCELLCOUNTr 3506
#define E2EIBPCELLCOUNT1r 3507
#define E2EIBPCELLCOUNT2r 3508
#define E2EIBPCELLCOUNT3r 3509
#define E2EIBPCELLRESETLIMIT1r 3510
#define E2EIBPCELLRESETLIMIT2r 3511
#define E2EIBPCELLRESETLIMIT3r 3512
#define E2EIBPCELLSETLIMITr 3513
#define E2EIBPCELLSETLIMIT1r 3514
#define E2EIBPCELLSETLIMIT2r 3515
#define E2EIBPCELLSETLIMIT3r 3516
#define E2EIBPDISCARDSETLIMITr 3517
#define E2EIBPDISCSTATUSr 3518
#define E2EIBPFCBITMAP1r 3519
#define E2EIBPFCBITMAP2r 3520
#define E2EIBPFCBITMAP3r 3521
#define E2EIBPFCDEBUGr 3522
#define E2EIBPPKTCOUNTr 3523
#define E2EIBPPKTCOUNT1r 3524
#define E2EIBPPKTCOUNT2r 3525
#define E2EIBPPKTCOUNT3r 3526
#define E2EIBPPKTRESETLIMIT1r 3527
#define E2EIBPPKTRESETLIMIT2r 3528
#define E2EIBPPKTRESETLIMIT3r 3529
#define E2EIBPPKTSETLIMITr 3530
#define E2EIBPPKTSETLIMIT1r 3531
#define E2EIBPPKTSETLIMIT2r 3532
#define E2EIBPPKTSETLIMIT3r 3533
#define E2E_CONTROL_FIELDr 3534
#define E2E_DROP_COUNTr 3535
#define E2E_DROP_COUNT_Xr 3536
#define E2E_DROP_COUNT_Yr 3537
#define E2E_HOL_ENr 3538
#define E2E_HOL_PBMr 3539
#define E2E_HOL_RX_DA_LSr 3540
#define E2E_HOL_RX_DA_MSr 3541
#define E2E_HOL_RX_LENGTH_TYPEr 3542
#define E2E_HOL_RX_OPCODEr 3543
#define E2E_HOL_STATUS0_ECC_STATUSr 3544
#define E2E_HOL_STATUS1_ECC_STATUSr 3545
#define E2E_HOL_STATUS2_ECC_STATUSr 3546
#define E2E_HOL_STATUS3_ECC_STATUSr 3547
#define E2E_HOL_STATUS_1_PARITY_CONTROLr 3548
#define E2E_HOL_STATUS_1_PARITY_STATUS_INTRr 3549
#define E2E_HOL_STATUS_1_PARITY_STATUS_NACKr 3550
#define E2E_HOL_STATUS_PARITY_CONTROLr 3551
#define E2E_HOL_STATUS_PARITY_STATUS_INTRr 3552
#define E2E_HOL_STATUS_PARITY_STATUS_NACKr 3553
#define E2E_HOL_XBMr 3554
#define E2E_IBP_RX_DA_LSr 3555
#define E2E_IBP_RX_DA_MSr 3556
#define E2E_IBP_RX_LENGTH_TYPEr 3557
#define E2E_IBP_RX_OPCODEr 3558
#define E2E_LOCAL_BMPr 3559
#define E2E_MAX_TX_TIMERr 3560
#define E2E_MIN_TX_TIMERr 3561
#define E2E_MODULE_CONFIGr 3562
#define E2E_RX_BP_STATUSr 3563
#define E2E_XQ_CTRLr 3564
#define E2E_YELLOW_OFFSET_TABLEr 3565
#define EAVBUCKETCONFIG_EXTr 3566
#define EAV_ENABLE_BMAPr 3567
#define EAV_MAXBUCKET_64r 3568
#define EAV_MAXBUCKET_24Qr 3569
#define EAV_MINBUCKET_64r 3570
#define EAV_MINBUCKET_24Qr 3571
#define EB_AGING_DFT_CNTr 3572
#define EB_AGING_MASK0r 3573
#define EB_AGING_MASK1r 3574
#define EB_AGING_MASK2r 3575
#define EB_AGING_MASK3r 3576
#define EB_AGING_MASK4r 3577
#define EB_AGING_MASK5r 3578
#define EB_AGING_MASK6r 3579
#define EB_AGING_MASK7r 3580
#define EB_AGING_MASK8r 3581
#define EB_AGING_MASK9r 3582
#define EB_AGING_MASK10r 3583
#define EB_AGING_MASK11r 3584
#define EB_AGING_MASK12r 3585
#define EB_AGING_MASK13r 3586
#define EB_AGING_MASK14r 3587
#define EB_AGING_MASK15r 3588
#define EB_AGING_MASK16r 3589
#define EB_CCP_ECC_STATUSr 3590
#define EB_CELL_DATA_ECC_STATUSr 3591
#define EB_CELL_HDR_ECC_STATUSr 3592
#define EB_CFAP_CONFIGr 3593
#define EB_CFAP_ECC_STATUSr 3594
#define EB_CFAP_RD_PTRr 3595
#define EB_CONFIGr 3596
#define EB_CTR_PARITY_STATUSr 3597
#define EB_ECCP_DEBUG0r 3598
#define EB_ECCP_DEBUG1r 3599
#define EB_ERRORr 3600
#define EB_ERROR_MASKr 3601
#define EB_EXP_PARITY_STATUSr 3602
#define EB_SW_AGINGr 3603
#define EB_TRACE_IF_CAPT_0r 3604
#define EB_TRACE_IF_CONTROLr 3605
#define EB_TRACE_IF_COUNTERr 3606
#define EB_TRACE_IF_FIELD_MASK0r 3607
#define EB_TRACE_IF_FIELD_MASK1r 3608
#define EB_TRACE_IF_FIELD_MASK2r 3609
#define EB_TRACE_IF_FIELD_MASK3r 3610
#define EB_TRACE_IF_FIELD_MASK4r 3611
#define EB_TRACE_IF_FIELD_MASK5r 3612
#define EB_TRACE_IF_FIELD_MASK6r 3613
#define EB_TRACE_IF_FIELD_MASK7r 3614
#define EB_TRACE_IF_FIELD_VALUE0r 3615
#define EB_TRACE_IF_FIELD_VALUE1r 3616
#define EB_TRACE_IF_FIELD_VALUE2r 3617
#define EB_TRACE_IF_FIELD_VALUE3r 3618
#define EB_TRACE_IF_FIELD_VALUE4r 3619
#define EB_TRACE_IF_FIELD_VALUE5r 3620
#define EB_TRACE_IF_FIELD_VALUE6r 3621
#define EB_TRACE_IF_FIELD_VALUE7r 3622
#define EB_TRACE_IF_STATUSr 3623
#define EB_TRACE_IF_STATUS_MASKr 3624
#define ECCP_1B_ERR_INT_CTRr 3625
#define ECCP_1B_ERR_INT_STATr 3626
#define ECC_ADDR0r 3627
#define ECC_ADDR1r 3628
#define ECC_ADDR2r 3629
#define ECC_ADDR3r 3630
#define ECC_ADDR4r 3631
#define ECC_ADDR5r 3632
#define ECC_ADDR6r 3633
#define ECC_ADDR7r 3634
#define ECC_ADDR8r 3635
#define ECC_ADDR9r 3636
#define ECC_ADDR10r 3637
#define ECC_ADDR11r 3638
#define ECC_ADDR12r 3639
#define ECC_ADDR13r 3640
#define ECC_ADDR14r 3641
#define ECC_ADDR15r 3642
#define ECC_ADDR16r 3643
#define ECC_ADDR17r 3644
#define ECC_ADDR18r 3645
#define ECC_ADDR19r 3646
#define ECC_ADDR20r 3647
#define ECC_ADDR21r 3648
#define ECC_ADDR22r 3649
#define ECC_ADDR23r 3650
#define ECC_ADDR24r 3651
#define ECC_ADDR25r 3652
#define ECC_ADDR26r 3653
#define ECC_ADDR27r 3654
#define ECC_ADDR28r 3655
#define ECC_ADDR29r 3656
#define ECC_ADDR30r 3657
#define ECC_ADDR31r 3658
#define ECC_ADDR32r 3659
#define ECC_ADDR33r 3660
#define ECC_ADDR34r 3661
#define ECC_ADDR35r 3662
#define ECC_ADDR36r 3663
#define ECC_CONFIG0r 3664
#define ECC_CONFIG1r 3665
#define ECC_CONFIG2r 3666
#define ECC_CONFIG3r 3667
#define ECC_CONFIG4r 3668
#define ECC_CONFIG5r 3669
#define ECC_CONFIG6r 3670
#define ECC_CONFIG7r 3671
#define ECC_CONFIG8r 3672
#define ECC_CONFIG9r 3673
#define ECC_CONFIG10r 3674
#define ECC_CONFIG11r 3675
#define ECC_CONFIG12r 3676
#define ECC_CONFIG13r 3677
#define ECC_CONFIG14r 3678
#define ECC_CONFIG15r 3679
#define ECC_CONFIG16r 3680
#define ECC_CONFIG17r 3681
#define ECC_CONFIG18r 3682
#define ECC_CONFIG19r 3683
#define ECC_CONFIG20r 3684
#define ECC_CONFIG21r 3685
#define ECC_CONFIG22r 3686
#define ECC_CONFIG23r 3687
#define ECC_CONFIG24r 3688
#define ECC_CONFIG25r 3689
#define ECC_CONFIG26r 3690
#define ECC_CONFIG27r 3691
#define ECC_CONFIG28r 3692
#define ECC_CONFIG29r 3693
#define ECC_CONFIG30r 3694
#define ECC_CONFIG31r 3695
#define ECC_CONFIG32r 3696
#define ECC_CONFIG33r 3697
#define ECC_CONFIG34r 3698
#define ECC_CONFIG35r 3699
#define ECC_CONFIG36r 3700
#define ECC_DATA1r 3701
#define ECC_DATA12r 3702
#define ECC_DATA13r 3703
#define ECC_DATA14r 3704
#define ECC_DATA20r 3705
#define ECC_DATA24r 3706
#define ECC_DATA27r 3707
#define ECC_DATA28r 3708
#define ECC_DATA29r 3709
#define ECC_DATA30r 3710
#define ECC_DATA31r 3711
#define ECC_DATA33r 3712
#define ECC_ERROR0r 3713
#define ECC_ERROR1r 3714
#define ECC_ERROR2r 3715
#define ECC_ERROR3r 3716
#define ECC_ERROR4r 3717
#define ECC_ERROR0_MASKr 3718
#define ECC_ERROR1_MASKr 3719
#define ECC_ERROR2_MASKr 3720
#define ECC_ERROR3_MASKr 3721
#define ECC_ERROR4_MASKr 3722
#define ECC_ERR_PTR_CTR_EXTr 3723
#define ECC_ERR_PTR_CTR_INTr 3724
#define ECC_ERR_PTR_EXP_EXTr 3725
#define ECC_ERR_PTR_EXP_INTr 3726
#define ECC_ERR_PTR_LMT_EXTr 3727
#define ECC_ERR_PTR_LMT_INTr 3728
#define ECC_SINGLE_BIT_ERRORSr 3729
#define ECHCTL_CHID_0r 3730
#define ECHCTL_CHID_1r 3731
#define ECHCTL_CHID_2r 3732
#define ECHCTL_CHID_3r 3733
#define ECHCTL_CHID_4r 3734
#define ECHCTL_CHID_5r 3735
#define ECHCTL_CHID_6r 3736
#define ECHCTL_CHID_7r 3737
#define ECHCTL_CHID_8r 3738
#define ECHCTL_CHID_9r 3739
#define ECHCTL_CHID_10r 3740
#define ECHCTL_CHID_11r 3741
#define ECHCTL_CHID_12r 3742
#define ECHCTL_CHID_13r 3743
#define ECHCTL_CHID_14r 3744
#define ECHCTL_CHID_15r 3745
#define ECHCTL_CHID_16r 3746
#define ECHCTL_CHID_17r 3747
#define ECHCTL_CHID_18r 3748
#define ECHCTL_CHID_19r 3749
#define ECHCTL_CHID_20r 3750
#define ECHCTL_CHID_21r 3751
#define ECHCTL_CHID_22r 3752
#define ECHCTL_CHID_23r 3753
#define ECHCTL_CHID_24r 3754
#define ECHCTL_CHID_25r 3755
#define ECHCTL_CHID_26r 3756
#define ECHCTL_CHID_27r 3757
#define ECHCTL_CHID_28r 3758
#define ECHCTL_CHID_29r 3759
#define ECHCTL_CHID_30r 3760
#define ECHCTL_CHID_31r 3761
#define ECHCTL_CHID_32r 3762
#define ECHCTL_CHID_33r 3763
#define ECHCTL_CHID_34r 3764
#define ECHCTL_CHID_35r 3765
#define ECHCTL_CHID_36r 3766
#define ECHCTL_CHID_37r 3767
#define ECHCTL_CHID_38r 3768
#define ECHCTL_CHID_39r 3769
#define ECHCTL_CHID_40r 3770
#define ECHCTL_CHID_41r 3771
#define ECHCTL_CHID_42r 3772
#define ECHCTL_CHID_43r 3773
#define ECHCTL_CHID_44r 3774
#define ECHCTL_CHID_45r 3775
#define ECHCTL_CHID_46r 3776
#define ECHCTL_CHID_47r 3777
#define ECHCTL_CHID_48r 3778
#define ECHCTL_CHID_49r 3779
#define ECHCTL_CHID_50r 3780
#define ECHCTL_CHID_51r 3781
#define ECHCTL_CHID_52r 3782
#define ECHCTL_CHID_53r 3783
#define ECHCTL_CHID_54r 3784
#define ECHCTL_CHID_55r 3785
#define ECHCTL_CHID_56r 3786
#define ECHCTL_CHID_57r 3787
#define ECHCTL_CHID_58r 3788
#define ECHCTL_CHID_59r 3789
#define ECHCTL_CHID_60r 3790
#define ECHCTL_CHID_61r 3791
#define ECHCTL_CHID_62r 3792
#define ECHCTL_CHID_63r 3793
#define ECMAP0_CID_0r 3794
#define ECMAP0_CID_1r 3795
#define ECMAP0_CID_2r 3796
#define ECMAP0_CID_3r 3797
#define ECMAP0_CID_4r 3798
#define ECMAP0_CID_5r 3799
#define ECMAP0_CID_6r 3800
#define ECMAP0_CID_7r 3801
#define ECMAP0_CID_8r 3802
#define ECMAP0_CID_9r 3803
#define ECMAP0_CID_10r 3804
#define ECMAP0_CID_11r 3805
#define ECMAP0_CID_12r 3806
#define ECMAP0_CID_13r 3807
#define ECMAP0_CID_14r 3808
#define ECMAP0_CID_15r 3809
#define ECMAP10_CID_0r 3810
#define ECMAP10_CID_1r 3811
#define ECMAP10_CID_2r 3812
#define ECMAP10_CID_3r 3813
#define ECMAP10_CID_4r 3814
#define ECMAP10_CID_5r 3815
#define ECMAP10_CID_6r 3816
#define ECMAP10_CID_7r 3817
#define ECMAP10_CID_8r 3818
#define ECMAP10_CID_9r 3819
#define ECMAP10_CID_10r 3820
#define ECMAP10_CID_11r 3821
#define ECMAP10_CID_12r 3822
#define ECMAP10_CID_13r 3823
#define ECMAP10_CID_14r 3824
#define ECMAP10_CID_15r 3825
#define ECMAP11_CID_0r 3826
#define ECMAP11_CID_1r 3827
#define ECMAP11_CID_2r 3828
#define ECMAP11_CID_3r 3829
#define ECMAP11_CID_4r 3830
#define ECMAP11_CID_5r 3831
#define ECMAP11_CID_6r 3832
#define ECMAP11_CID_7r 3833
#define ECMAP11_CID_8r 3834
#define ECMAP11_CID_9r 3835
#define ECMAP11_CID_10r 3836
#define ECMAP11_CID_11r 3837
#define ECMAP11_CID_12r 3838
#define ECMAP11_CID_13r 3839
#define ECMAP11_CID_14r 3840
#define ECMAP11_CID_15r 3841
#define ECMAP12_CID_0r 3842
#define ECMAP12_CID_1r 3843
#define ECMAP12_CID_2r 3844
#define ECMAP12_CID_3r 3845
#define ECMAP12_CID_4r 3846
#define ECMAP12_CID_5r 3847
#define ECMAP12_CID_6r 3848
#define ECMAP12_CID_7r 3849
#define ECMAP12_CID_8r 3850
#define ECMAP12_CID_9r 3851
#define ECMAP12_CID_10r 3852
#define ECMAP12_CID_11r 3853
#define ECMAP12_CID_12r 3854
#define ECMAP12_CID_13r 3855
#define ECMAP12_CID_14r 3856
#define ECMAP12_CID_15r 3857
#define ECMAP13_CID_0r 3858
#define ECMAP13_CID_1r 3859
#define ECMAP13_CID_2r 3860
#define ECMAP13_CID_3r 3861
#define ECMAP13_CID_4r 3862
#define ECMAP13_CID_5r 3863
#define ECMAP13_CID_6r 3864
#define ECMAP13_CID_7r 3865
#define ECMAP13_CID_8r 3866
#define ECMAP13_CID_9r 3867
#define ECMAP13_CID_10r 3868
#define ECMAP13_CID_11r 3869
#define ECMAP13_CID_12r 3870
#define ECMAP13_CID_13r 3871
#define ECMAP13_CID_14r 3872
#define ECMAP13_CID_15r 3873
#define ECMAP14_CID_0r 3874
#define ECMAP14_CID_1r 3875
#define ECMAP14_CID_2r 3876
#define ECMAP14_CID_3r 3877
#define ECMAP14_CID_4r 3878
#define ECMAP14_CID_5r 3879
#define ECMAP14_CID_6r 3880
#define ECMAP14_CID_7r 3881
#define ECMAP14_CID_8r 3882
#define ECMAP14_CID_9r 3883
#define ECMAP14_CID_10r 3884
#define ECMAP14_CID_11r 3885
#define ECMAP14_CID_12r 3886
#define ECMAP14_CID_13r 3887
#define ECMAP14_CID_14r 3888
#define ECMAP14_CID_15r 3889
#define ECMAP15_CID_0r 3890
#define ECMAP15_CID_1r 3891
#define ECMAP15_CID_2r 3892
#define ECMAP15_CID_3r 3893
#define ECMAP15_CID_4r 3894
#define ECMAP15_CID_5r 3895
#define ECMAP15_CID_6r 3896
#define ECMAP15_CID_7r 3897
#define ECMAP15_CID_8r 3898
#define ECMAP15_CID_9r 3899
#define ECMAP15_CID_10r 3900
#define ECMAP15_CID_11r 3901
#define ECMAP15_CID_12r 3902
#define ECMAP15_CID_13r 3903
#define ECMAP15_CID_14r 3904
#define ECMAP15_CID_15r 3905
#define ECMAP16_CID_0r 3906
#define ECMAP16_CID_1r 3907
#define ECMAP16_CID_2r 3908
#define ECMAP16_CID_3r 3909
#define ECMAP16_CID_4r 3910
#define ECMAP16_CID_5r 3911
#define ECMAP16_CID_6r 3912
#define ECMAP16_CID_7r 3913
#define ECMAP16_CID_8r 3914
#define ECMAP16_CID_9r 3915
#define ECMAP16_CID_10r 3916
#define ECMAP16_CID_11r 3917
#define ECMAP16_CID_12r 3918
#define ECMAP16_CID_13r 3919
#define ECMAP16_CID_14r 3920
#define ECMAP16_CID_15r 3921
#define ECMAP17_CID_0r 3922
#define ECMAP17_CID_1r 3923
#define ECMAP17_CID_2r 3924
#define ECMAP17_CID_3r 3925
#define ECMAP17_CID_4r 3926
#define ECMAP17_CID_5r 3927
#define ECMAP17_CID_6r 3928
#define ECMAP17_CID_7r 3929
#define ECMAP17_CID_8r 3930
#define ECMAP17_CID_9r 3931
#define ECMAP17_CID_10r 3932
#define ECMAP17_CID_11r 3933
#define ECMAP17_CID_12r 3934
#define ECMAP17_CID_13r 3935
#define ECMAP17_CID_14r 3936
#define ECMAP17_CID_15r 3937
#define ECMAP18_CID_0r 3938
#define ECMAP18_CID_1r 3939
#define ECMAP18_CID_2r 3940
#define ECMAP18_CID_3r 3941
#define ECMAP18_CID_4r 3942
#define ECMAP18_CID_5r 3943
#define ECMAP18_CID_6r 3944
#define ECMAP18_CID_7r 3945
#define ECMAP18_CID_8r 3946
#define ECMAP18_CID_9r 3947
#define ECMAP18_CID_10r 3948
#define ECMAP18_CID_11r 3949
#define ECMAP18_CID_12r 3950
#define ECMAP18_CID_13r 3951
#define ECMAP18_CID_14r 3952
#define ECMAP18_CID_15r 3953
#define ECMAP19_CID_0r 3954
#define ECMAP19_CID_1r 3955
#define ECMAP19_CID_2r 3956
#define ECMAP19_CID_3r 3957
#define ECMAP19_CID_4r 3958
#define ECMAP19_CID_5r 3959
#define ECMAP19_CID_6r 3960
#define ECMAP19_CID_7r 3961
#define ECMAP19_CID_8r 3962
#define ECMAP19_CID_9r 3963
#define ECMAP19_CID_10r 3964
#define ECMAP19_CID_11r 3965
#define ECMAP19_CID_12r 3966
#define ECMAP19_CID_13r 3967
#define ECMAP19_CID_14r 3968
#define ECMAP19_CID_15r 3969
#define ECMAP1_CID_0r 3970
#define ECMAP1_CID_1r 3971
#define ECMAP1_CID_2r 3972
#define ECMAP1_CID_3r 3973
#define ECMAP1_CID_4r 3974
#define ECMAP1_CID_5r 3975
#define ECMAP1_CID_6r 3976
#define ECMAP1_CID_7r 3977
#define ECMAP1_CID_8r 3978
#define ECMAP1_CID_9r 3979
#define ECMAP1_CID_10r 3980
#define ECMAP1_CID_11r 3981
#define ECMAP1_CID_12r 3982
#define ECMAP1_CID_13r 3983
#define ECMAP1_CID_14r 3984
#define ECMAP1_CID_15r 3985
#define ECMAP20_CID_0r 3986
#define ECMAP20_CID_1r 3987
#define ECMAP20_CID_2r 3988
#define ECMAP20_CID_3r 3989
#define ECMAP20_CID_4r 3990
#define ECMAP20_CID_5r 3991
#define ECMAP20_CID_6r 3992
#define ECMAP20_CID_7r 3993
#define ECMAP20_CID_8r 3994
#define ECMAP20_CID_9r 3995
#define ECMAP20_CID_10r 3996
#define ECMAP20_CID_11r 3997
#define ECMAP20_CID_12r 3998
#define ECMAP20_CID_13r 3999
#define ECMAP20_CID_14r 4000
#define ECMAP20_CID_15r 4001
#define ECMAP21_CID_0r 4002
#define ECMAP21_CID_1r 4003
#define ECMAP21_CID_2r 4004
#define ECMAP21_CID_3r 4005
#define ECMAP21_CID_4r 4006
#define ECMAP21_CID_5r 4007
#define ECMAP21_CID_6r 4008
#define ECMAP21_CID_7r 4009
#define ECMAP21_CID_8r 4010
#define ECMAP21_CID_9r 4011
#define ECMAP21_CID_10r 4012
#define ECMAP21_CID_11r 4013
#define ECMAP21_CID_12r 4014
#define ECMAP21_CID_13r 4015
#define ECMAP21_CID_14r 4016
#define ECMAP21_CID_15r 4017
#define ECMAP22_CID_0r 4018
#define ECMAP22_CID_1r 4019
#define ECMAP22_CID_2r 4020
#define ECMAP22_CID_3r 4021
#define ECMAP22_CID_4r 4022
#define ECMAP22_CID_5r 4023
#define ECMAP22_CID_6r 4024
#define ECMAP22_CID_7r 4025
#define ECMAP22_CID_8r 4026
#define ECMAP22_CID_9r 4027
#define ECMAP22_CID_10r 4028
#define ECMAP22_CID_11r 4029
#define ECMAP22_CID_12r 4030
#define ECMAP22_CID_13r 4031
#define ECMAP22_CID_14r 4032
#define ECMAP22_CID_15r 4033
#define ECMAP23_CID_0r 4034
#define ECMAP23_CID_1r 4035
#define ECMAP23_CID_2r 4036
#define ECMAP23_CID_3r 4037
#define ECMAP23_CID_4r 4038
#define ECMAP23_CID_5r 4039
#define ECMAP23_CID_6r 4040
#define ECMAP23_CID_7r 4041
#define ECMAP23_CID_8r 4042
#define ECMAP23_CID_9r 4043
#define ECMAP23_CID_10r 4044
#define ECMAP23_CID_11r 4045
#define ECMAP23_CID_12r 4046
#define ECMAP23_CID_13r 4047
#define ECMAP23_CID_14r 4048
#define ECMAP23_CID_15r 4049
#define ECMAP24_CID_0r 4050
#define ECMAP24_CID_1r 4051
#define ECMAP24_CID_2r 4052
#define ECMAP24_CID_3r 4053
#define ECMAP24_CID_4r 4054
#define ECMAP24_CID_5r 4055
#define ECMAP24_CID_6r 4056
#define ECMAP24_CID_7r 4057
#define ECMAP24_CID_8r 4058
#define ECMAP24_CID_9r 4059
#define ECMAP24_CID_10r 4060
#define ECMAP24_CID_11r 4061
#define ECMAP24_CID_12r 4062
#define ECMAP24_CID_13r 4063
#define ECMAP24_CID_14r 4064
#define ECMAP24_CID_15r 4065
#define ECMAP25_CID_0r 4066
#define ECMAP25_CID_1r 4067
#define ECMAP25_CID_2r 4068
#define ECMAP25_CID_3r 4069
#define ECMAP25_CID_4r 4070
#define ECMAP25_CID_5r 4071
#define ECMAP25_CID_6r 4072
#define ECMAP25_CID_7r 4073
#define ECMAP25_CID_8r 4074
#define ECMAP25_CID_9r 4075
#define ECMAP25_CID_10r 4076
#define ECMAP25_CID_11r 4077
#define ECMAP25_CID_12r 4078
#define ECMAP25_CID_13r 4079
#define ECMAP25_CID_14r 4080
#define ECMAP25_CID_15r 4081
#define ECMAP26_CID_0r 4082
#define ECMAP26_CID_1r 4083
#define ECMAP26_CID_2r 4084
#define ECMAP26_CID_3r 4085
#define ECMAP26_CID_4r 4086
#define ECMAP26_CID_5r 4087
#define ECMAP26_CID_6r 4088
#define ECMAP26_CID_7r 4089
#define ECMAP26_CID_8r 4090
#define ECMAP26_CID_9r 4091
#define ECMAP26_CID_10r 4092
#define ECMAP26_CID_11r 4093
#define ECMAP26_CID_12r 4094
#define ECMAP26_CID_13r 4095
#define ECMAP26_CID_14r 4096
#define ECMAP26_CID_15r 4097
#define ECMAP27_CID_0r 4098
#define ECMAP27_CID_1r 4099
#define ECMAP27_CID_2r 4100
#define ECMAP27_CID_3r 4101
#define ECMAP27_CID_4r 4102
#define ECMAP27_CID_5r 4103
#define ECMAP27_CID_6r 4104
#define ECMAP27_CID_7r 4105
#define ECMAP27_CID_8r 4106
#define ECMAP27_CID_9r 4107
#define ECMAP27_CID_10r 4108
#define ECMAP27_CID_11r 4109
#define ECMAP27_CID_12r 4110
#define ECMAP27_CID_13r 4111
#define ECMAP27_CID_14r 4112
#define ECMAP27_CID_15r 4113
#define ECMAP28_CID_0r 4114
#define ECMAP28_CID_1r 4115
#define ECMAP28_CID_2r 4116
#define ECMAP28_CID_3r 4117
#define ECMAP28_CID_4r 4118
#define ECMAP28_CID_5r 4119
#define ECMAP28_CID_6r 4120
#define ECMAP28_CID_7r 4121
#define ECMAP28_CID_8r 4122
#define ECMAP28_CID_9r 4123
#define ECMAP28_CID_10r 4124
#define ECMAP28_CID_11r 4125
#define ECMAP28_CID_12r 4126
#define ECMAP28_CID_13r 4127
#define ECMAP28_CID_14r 4128
#define ECMAP28_CID_15r 4129
#define ECMAP29_CID_0r 4130
#define ECMAP29_CID_1r 4131
#define ECMAP29_CID_2r 4132
#define ECMAP29_CID_3r 4133
#define ECMAP29_CID_4r 4134
#define ECMAP29_CID_5r 4135
#define ECMAP29_CID_6r 4136
#define ECMAP29_CID_7r 4137
#define ECMAP29_CID_8r 4138
#define ECMAP29_CID_9r 4139
#define ECMAP29_CID_10r 4140
#define ECMAP29_CID_11r 4141
#define ECMAP29_CID_12r 4142
#define ECMAP29_CID_13r 4143
#define ECMAP29_CID_14r 4144
#define ECMAP29_CID_15r 4145
#define ECMAP2_CID_0r 4146
#define ECMAP2_CID_1r 4147
#define ECMAP2_CID_2r 4148
#define ECMAP2_CID_3r 4149
#define ECMAP2_CID_4r 4150
#define ECMAP2_CID_5r 4151
#define ECMAP2_CID_6r 4152
#define ECMAP2_CID_7r 4153
#define ECMAP2_CID_8r 4154
#define ECMAP2_CID_9r 4155
#define ECMAP2_CID_10r 4156
#define ECMAP2_CID_11r 4157
#define ECMAP2_CID_12r 4158
#define ECMAP2_CID_13r 4159
#define ECMAP2_CID_14r 4160
#define ECMAP2_CID_15r 4161
#define ECMAP30_CID_0r 4162
#define ECMAP30_CID_1r 4163
#define ECMAP30_CID_2r 4164
#define ECMAP30_CID_3r 4165
#define ECMAP30_CID_4r 4166
#define ECMAP30_CID_5r 4167
#define ECMAP30_CID_6r 4168
#define ECMAP30_CID_7r 4169
#define ECMAP30_CID_8r 4170
#define ECMAP30_CID_9r 4171
#define ECMAP30_CID_10r 4172
#define ECMAP30_CID_11r 4173
#define ECMAP30_CID_12r 4174
#define ECMAP30_CID_13r 4175
#define ECMAP30_CID_14r 4176
#define ECMAP30_CID_15r 4177
#define ECMAP31_CID_0r 4178
#define ECMAP31_CID_1r 4179
#define ECMAP31_CID_2r 4180
#define ECMAP31_CID_3r 4181
#define ECMAP31_CID_4r 4182
#define ECMAP31_CID_5r 4183
#define ECMAP31_CID_6r 4184
#define ECMAP31_CID_7r 4185
#define ECMAP31_CID_8r 4186
#define ECMAP31_CID_9r 4187
#define ECMAP31_CID_10r 4188
#define ECMAP31_CID_11r 4189
#define ECMAP31_CID_12r 4190
#define ECMAP31_CID_13r 4191
#define ECMAP31_CID_14r 4192
#define ECMAP31_CID_15r 4193
#define ECMAP3_CID_0r 4194
#define ECMAP3_CID_1r 4195
#define ECMAP3_CID_2r 4196
#define ECMAP3_CID_3r 4197
#define ECMAP3_CID_4r 4198
#define ECMAP3_CID_5r 4199
#define ECMAP3_CID_6r 4200
#define ECMAP3_CID_7r 4201
#define ECMAP3_CID_8r 4202
#define ECMAP3_CID_9r 4203
#define ECMAP3_CID_10r 4204
#define ECMAP3_CID_11r 4205
#define ECMAP3_CID_12r 4206
#define ECMAP3_CID_13r 4207
#define ECMAP3_CID_14r 4208
#define ECMAP3_CID_15r 4209
#define ECMAP4_CID_0r 4210
#define ECMAP4_CID_1r 4211
#define ECMAP4_CID_2r 4212
#define ECMAP4_CID_3r 4213
#define ECMAP4_CID_4r 4214
#define ECMAP4_CID_5r 4215
#define ECMAP4_CID_6r 4216
#define ECMAP4_CID_7r 4217
#define ECMAP4_CID_8r 4218
#define ECMAP4_CID_9r 4219
#define ECMAP4_CID_10r 4220
#define ECMAP4_CID_11r 4221
#define ECMAP4_CID_12r 4222
#define ECMAP4_CID_13r 4223
#define ECMAP4_CID_14r 4224
#define ECMAP4_CID_15r 4225
#define ECMAP5_CID_0r 4226
#define ECMAP5_CID_1r 4227
#define ECMAP5_CID_2r 4228
#define ECMAP5_CID_3r 4229
#define ECMAP5_CID_4r 4230
#define ECMAP5_CID_5r 4231
#define ECMAP5_CID_6r 4232
#define ECMAP5_CID_7r 4233
#define ECMAP5_CID_8r 4234
#define ECMAP5_CID_9r 4235
#define ECMAP5_CID_10r 4236
#define ECMAP5_CID_11r 4237
#define ECMAP5_CID_12r 4238
#define ECMAP5_CID_13r 4239
#define ECMAP5_CID_14r 4240
#define ECMAP5_CID_15r 4241
#define ECMAP6_CID_0r 4242
#define ECMAP6_CID_1r 4243
#define ECMAP6_CID_2r 4244
#define ECMAP6_CID_3r 4245
#define ECMAP6_CID_4r 4246
#define ECMAP6_CID_5r 4247
#define ECMAP6_CID_6r 4248
#define ECMAP6_CID_7r 4249
#define ECMAP6_CID_8r 4250
#define ECMAP6_CID_9r 4251
#define ECMAP6_CID_10r 4252
#define ECMAP6_CID_11r 4253
#define ECMAP6_CID_12r 4254
#define ECMAP6_CID_13r 4255
#define ECMAP6_CID_14r 4256
#define ECMAP6_CID_15r 4257
#define ECMAP7_CID_0r 4258
#define ECMAP7_CID_1r 4259
#define ECMAP7_CID_2r 4260
#define ECMAP7_CID_3r 4261
#define ECMAP7_CID_4r 4262
#define ECMAP7_CID_5r 4263
#define ECMAP7_CID_6r 4264
#define ECMAP7_CID_7r 4265
#define ECMAP7_CID_8r 4266
#define ECMAP7_CID_9r 4267
#define ECMAP7_CID_10r 4268
#define ECMAP7_CID_11r 4269
#define ECMAP7_CID_12r 4270
#define ECMAP7_CID_13r 4271
#define ECMAP7_CID_14r 4272
#define ECMAP7_CID_15r 4273
#define ECMAP8_CID_0r 4274
#define ECMAP8_CID_1r 4275
#define ECMAP8_CID_2r 4276
#define ECMAP8_CID_3r 4277
#define ECMAP8_CID_4r 4278
#define ECMAP8_CID_5r 4279
#define ECMAP8_CID_6r 4280
#define ECMAP8_CID_7r 4281
#define ECMAP8_CID_8r 4282
#define ECMAP8_CID_9r 4283
#define ECMAP8_CID_10r 4284
#define ECMAP8_CID_11r 4285
#define ECMAP8_CID_12r 4286
#define ECMAP8_CID_13r 4287
#define ECMAP8_CID_14r 4288
#define ECMAP8_CID_15r 4289
#define ECMAP9_CID_0r 4290
#define ECMAP9_CID_1r 4291
#define ECMAP9_CID_2r 4292
#define ECMAP9_CID_3r 4293
#define ECMAP9_CID_4r 4294
#define ECMAP9_CID_5r 4295
#define ECMAP9_CID_6r 4296
#define ECMAP9_CID_7r 4297
#define ECMAP9_CID_8r 4298
#define ECMAP9_CID_9r 4299
#define ECMAP9_CID_10r 4300
#define ECMAP9_CID_11r 4301
#define ECMAP9_CID_12r 4302
#define ECMAP9_CID_13r 4303
#define ECMAP9_CID_14r 4304
#define ECMAP9_CID_15r 4305
#define ECN_CONFIGr 4306
#define ECRCr 4307
#define ECRC_LIMITr 4308
#define EDATABUF_DBG_SFT_RESETr 4309
#define EDATABUF_MIN_STARTCNTr 4310
#define EDATABUF_PARITY_CONTROLr 4311
#define EDATABUF_RAM_CONTROLr 4312
#define EDATABUF_RAM_CONTROL2r 4313
#define EDATABUF_RAM_CONTROL3r 4314
#define EDATABUF_RAM_CONTROL4r 4315
#define EDATABUF_RAM_CONTROL5r 4316
#define EDATABUF_RAM_CONTROL6r 4317
#define EDATABUF_RAM_CONTROL7r 4318
#define EDATABUF_RAM_CONTROL8r 4319
#define EDATABUF_RAM_CONTROL9r 4320
#define EDATABUF_RAM_CONTROL10r 4321
#define EDATABUF_RAM_CONTROL11r 4322
#define EDATABUF_RAM_DBGCTRLr 4323
#define EDATABUF_XQP_FLEXPORT_CONFIGr 4324
#define EEE_DELAY_ENTRY_TIMERr 4325
#define EEE_WAKE_TIMERr 4326
#define EFP_CAM_BIST_CONFIGr 4327
#define EFP_CAM_BIST_CONTROLr 4328
#define EFP_CAM_BIST_DBG_DATAr 4329
#define EFP_CAM_BIST_DEBUG_DATA_VALIDr 4330
#define EFP_CAM_BIST_DEBUG_SENDr 4331
#define EFP_CAM_BIST_ENABLEr 4332
#define EFP_CAM_BIST_S10_STATUSr 4333
#define EFP_CAM_BIST_S12_STATUSr 4334
#define EFP_CAM_BIST_S14_STATUSr 4335
#define EFP_CAM_BIST_S15_STATUSr 4336
#define EFP_CAM_BIST_S2_STATUSr 4337
#define EFP_CAM_BIST_S3_STATUSr 4338
#define EFP_CAM_BIST_S5_STATUSr 4339
#define EFP_CAM_BIST_S6_STATUSr 4340
#define EFP_CAM_BIST_S8_STATUSr 4341
#define EFP_CAM_BIST_STATUSr 4342
#define EFP_CAM_CONTROL_3_THRU_0r 4343
#define EFP_CAM_DEBUG_DATA_0r 4344
#define EFP_CAM_DEBUG_DATA_1r 4345
#define EFP_CAM_DEBUG_DATA_2r 4346
#define EFP_CAM_DEBUG_DATA_3r 4347
#define EFP_CAM_DEBUG_DATA_4r 4348
#define EFP_CAM_DEBUG_DATA_5r 4349
#define EFP_CAM_DEBUG_GLOBAL_MASKr 4350
#define EFP_CAM_DEBUG_SENDr 4351
#define EFP_METER_CONTROLr 4352
#define EFP_METER_CONTROL_2r 4353
#define EFP_METER_PARITY_CONTROLr 4354
#define EFP_METER_PARITY_STATUS_INTRr 4355
#define EFP_METER_PARITY_STATUS_NACKr 4356
#define EFP_POLICY_PARITY_CONTROLr 4357
#define EFP_POLICY_PARITY_STATUS_INTRr 4358
#define EFP_POLICY_PARITY_STATUS_NACKr 4359
#define EFP_RAM_CONTROLr 4360
#define EFP_RAM_CONTROL_1r 4361
#define EFP_SLICE_CONTROLr 4362
#define EFP_SLICE_MAPr 4363
#define EFP_TCAM_BLKSELr 4364
#define EGRCELLLIMITCG0COSr 4365
#define EGRCELLLIMITCG1COSr 4366
#define EGRCELLLIMITCOSr 4367
#define EGRCELLLIMIT_E2Er 4368
#define EGRDROPPKTCOUNTr 4369
#define EGRESSCELLREQUESTCOUNTr 4370
#define EGRFREEPTRr 4371
#define EGRMETERINGBUCKETr 4372
#define EGRMETERINGCONFIGr 4373
#define EGRMETERINGCONFIG1r 4374
#define EGRMETERINGCONFIG_64r 4375
#define EGRPKTLIMITCNGCOSr 4376
#define EGRPKTLIMITCOSr 4377
#define EGRPKTRESETCOSr 4378
#define EGRPOINTERCOSr 4379
#define EGRSHAPEPARITYERRORPTRr 4380
#define EGRTXPKTCTRr 4381
#define EGRTXPKTCTR0r 4382
#define EGRTXPKTCTR1r 4383
#define EGRTXPKTCTR2r 4384
#define EGRTXPKTCTR3r 4385
#define EGRTXPKTCTR4r 4386
#define EGRTXPKTCTR5r 4387
#define EGRTXPKTCTR6r 4388
#define EGRTXPKTCTR7r 4389
#define EGRTXPKTCTRCONFIGr 4390
#define EGRTXPKTCTRCONFIG0r 4391
#define EGRTXPKTCTRCONFIG1r 4392
#define EGRTXPKTCTRCONFIG2r 4393
#define EGRTXPKTCTRCONFIG3r 4394
#define EGRTXPKTCTRCONFIG4r 4395
#define EGRTXPKTCTRCONFIG5r 4396
#define EGRTXPKTCTRCONFIG6r 4397
#define EGRTXPKTCTRCONFIG7r 4398
#define EGR_1588_EGRESS_CTRLr 4399
#define EGR_1588_INGRESS_CTRLr 4400
#define EGR_1588_LINK_DELAYr 4401
#define EGR_1588_PARSING_CONTROLr 4402
#define EGR_ACCU_8BEATSr 4403
#define EGR_ARB_TIMEOUT_CONTROLr 4404
#define EGR_BUCKET_COUNT_READr 4405
#define EGR_BUFFER_PARITYr 4406
#define EGR_BUS_PARITY_ERR_COUNTERr 4407
#define EGR_BYPASS_CTRLr 4408
#define EGR_CAPWAP_FRAG_CONTROLr 4409
#define EGR_CM_BUFFER_STATUS_INTRr 4410
#define EGR_CM_DBUF_PARITY_CONTROLr 4411
#define EGR_CM_DBUF_PARITY_STATUSr 4412
#define EGR_CONFIGr 4413
#define EGR_CONFIG2r 4414
#define EGR_CONFIG3r 4415
#define EGR_CONFIG_1r 4416
#define EGR_CONFIG_2r 4417
#define EGR_COUNTER_CONTROLr 4418
#define EGR_CPU_CONTROLr 4419
#define EGR_CPU_COS_CONTROL_2r 4420
#define EGR_CPU_COS_CONTROL_1_64r 4421
#define EGR_DATABUF_RAM_CONTROL_1r 4422
#define EGR_DATABUF_RAM_CONTROL_2r 4423
#define EGR_DATABUF_RAM_CONTROL_DCMr 4424
#define EGR_DATABUF_RAM_CONTROL_PMr 4425
#define EGR_DATABUF_RAM_CONTROL_STBYr 4426
#define EGR_DATAPATH_STATUS_INTR_0r 4427
#define EGR_DATAPATH_STATUS_INTR_1r 4428
#define EGR_DBGr 4429
#define EGR_DROP_VECTORr 4430
#define EGR_DROP_VECTOR_Xr 4431
#define EGR_DROP_VECTOR_Yr 4432
#define EGR_DROP_VEC_DBGr 4433
#define EGR_DSCP_TABLE_PARITY_STATUS_INTRr 4434
#define EGR_DSCP_TABLE_PARITY_STATUS_NACKr 4435
#define EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr 4436
#define EGR_DVP_ATTRIBUTE_PARITY_STATUS_NACKr 4437
#define EGR_EARB_CBE_ECC_STATUSr 4438
#define EGR_EARB_ECC_DEBUGr 4439
#define EGR_EARB_ECC_ERRORr 4440
#define EGR_EARB_PBE_ECC_STATUSr 4441
#define EGR_EAV_CLASSr 4442
#define EGR_ECC_CONTROLr 4443
#define EGR_ECC_STATUSr 4444
#define EGR_EDATABUF_PARITY_CONTROLr 4445
#define EGR_EDB_BUS_PARITY_DEBUGr 4446
#define EGR_EDB_CM_ECC_STATUSr 4447
#define EGR_EDB_DEBUG_SFT_RESETr 4448
#define EGR_EDB_ECC_DEBUGr 4449
#define EGR_EDB_ECC_ERRORr 4450
#define EGR_EDB_HW_CONTROLr 4451
#define EGR_EDB_IX0A_ECC_STATUSr 4452
#define EGR_EDB_IX0B_ECC_STATUSr 4453
#define EGR_EDB_IX1A_ECC_STATUSr 4454
#define EGR_EDB_IX1B_ECC_STATUSr 4455
#define EGR_EDB_MIN_STARTCNTr 4456
#define EGR_EDB_MS0_ECC_STATUSr 4457
#define EGR_EDB_MS1_ECC_STATUSr 4458
#define EGR_EDB_PARITY_ERRORr 4459
#define EGR_EFP_COUNTER_TABLE_PARITY_STATUS_INTRr 4460
#define EGR_EFP_COUNTER_TABLE_PARITY_STATUS_NACKr 4461
#define EGR_EHCPM_BUS_PARITY_DEBUGr 4462
#define EGR_EHCPM_ECC_DEBUGr 4463
#define EGR_EHCPM_ECC_ERRORr 4464
#define EGR_EHCPM_ECC_PARITY_CONTROLr 4465
#define EGR_EHCPM_EINITBUF_RAM_ECC_STATUSr 4466
#define EGR_EHCPM_PARITY_ERRORr 4467
#define EGR_EHCPM_RAM_CONTROLr 4468
#define EGR_EHCPM_RAM_CONTROL_STBYr 4469
#define EGR_EHCPM_SCI_TABLE_ECC_STATUSr 4470
#define EGR_EHG_QOS_MAPPING_ECC_STATUS_INTRr 4471
#define EGR_EHG_QOS_MAPPING_ECC_STATUS_NACKr 4472
#define EGR_EIPT_ECC_CONTROLr 4473
#define EGR_EIPT_RAM_CONTROLr 4474
#define EGR_EL3_ECC_PARITY_CONTROLr 4475
#define EGR_EL3_PARITY_CONTROLr 4476
#define EGR_EL3_PM_CONTROLr 4477
#define EGR_EL3_RAM_CONTROLr 4478
#define EGR_EL3_RAM_CONTROL_2r 4479
#define EGR_EL3_STBY_CONTROLr 4480
#define EGR_EMOP_BUFFER_ECC_STATUS_INTRr 4481
#define EGR_EM_MTP_INDEXr 4482
#define EGR_ENABLEr 4483
#define EGR_ENABLE_SELECTr 4484
#define EGR_EPARS_BUS_PARITY_DEBUGr 4485
#define EGR_EPARS_PARITY_ERRORr 4486
#define EGR_EPMOD_BUS_PARITY_DEBUGr 4487
#define EGR_EPMOD_ECC_CONTROLr 4488
#define EGR_EPMOD_PARITY_ERRORr 4489
#define EGR_EPMOD_RAM_CONTROLr 4490
#define EGR_EVENT_DEBUGr 4491
#define EGR_EVLAN_BUS_PARITY_DEBUGr 4492
#define EGR_EVLAN_ECC_DEBUGr 4493
#define EGR_EVLAN_ECC_ERRORr 4494
#define EGR_EVLAN_PARITY_ERRORr 4495
#define EGR_EVLAN_VLAN_ECC_STATUSr 4496
#define EGR_EVLAN_VLAN_STG_ECC_STATUSr 4497
#define EGR_EVXLT_BUS_PARITY_DEBUGr 4498
#define EGR_EVXLT_DSCP_ECC_STATUSr 4499
#define EGR_EVXLT_ECC_DEBUGr 4500
#define EGR_EVXLT_ECC_ERRORr 4501
#define EGR_EVXLT_PARITY_ERRORr 4502
#define EGR_EVXLT_PRI_CNG_MAP_ECC_STATUSr 4503
#define EGR_EVXLT_VLAN_XLATE_L_ECC_STATUSr 4504
#define EGR_EVXLT_VLAN_XLATE_U_ECC_STATUSr 4505
#define EGR_FLEXIBLE_IPV6_EXT_HDRr 4506
#define EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0r 4507
#define EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_1r 4508
#define EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_2r 4509
#define EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_3r 4510
#define EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_4r 4511
#define EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_5r 4512
#define EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_6r 4513
#define EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_7r 4514
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0r 4515
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_1r 4516
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_2r 4517
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_3r 4518
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_4r 4519
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_5r 4520
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_6r 4521
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_7r 4522
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_0r 4523
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_1r 4524
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_2r 4525
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_3r 4526
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_4r 4527
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_5r 4528
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_6r 4529
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_7r 4530
#define EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0r 4531
#define EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_1r 4532
#define EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_2r 4533
#define EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_3r 4534
#define EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_4r 4535
#define EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_5r 4536
#define EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_6r 4537
#define EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_7r 4538
#define EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0r 4539
#define EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_1r 4540
#define EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_2r 4541
#define EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_3r 4542
#define EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_4r 4543
#define EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_5r 4544
#define EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_6r 4545
#define EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_7r 4546
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0r 4547
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_1r 4548
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_2r 4549
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_3r 4550
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_4r 4551
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_5r 4552
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_6r 4553
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_7r 4554
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_0r 4555
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_1r 4556
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_2r 4557
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_3r 4558
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_4r 4559
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_5r 4560
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_6r 4561
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_7r 4562
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0r 4563
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1r 4564
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2r 4565
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_3r 4566
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_4r 4567
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_5r 4568
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_6r 4569
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_7r 4570
#define EGR_FLOWCTL_BUCKET_COUNTr 4571
#define EGR_FLOWCTL_CFGr 4572
#define EGR_FLOWCTL_COUNTr 4573
#define EGR_FP_COUNTER_PARITY_CONTROLr 4574
#define EGR_FP_COUNTER_PARITY_STATUSr 4575
#define EGR_FP_COUNTER_TABLE_DEBUGr 4576
#define EGR_FP_COUNTER_TABLE_STATUS_INTRr 4577
#define EGR_FP_COUNTER_TABLE_STATUS_NACKr 4578
#define EGR_FRAGMENT_ID_ECC_STATUS_INTRr 4579
#define EGR_FRAGMENT_ID_ECC_STATUS_NACKr 4580
#define EGR_FRAGMENT_ID_TABLE_PARITY_STATUS_INTRr 4581
#define EGR_FRAGMENT_ID_TABLE_PARITY_STATUS_NACKr 4582
#define EGR_FRAG_HEADER_ECC_STATUS_INTRr 4583
#define EGR_FRAG_PACKET_ECC_STATUS_INTRr 4584
#define EGR_FUSE_REGS_ADDRr 4585
#define EGR_FUSE_REGS_DATAr 4586
#define EGR_GP0_BUFFER_STATUS_INTRr 4587
#define EGR_GP0_DBUF_PARITY_CONTROLr 4588
#define EGR_GP0_DBUF_PARITY_STATUSr 4589
#define EGR_GP1_BUFFER_STATUS_INTRr 4590
#define EGR_GP1_DBUF_PARITY_CONTROLr 4591
#define EGR_GP1_DBUF_PARITY_STATUSr 4592
#define EGR_GP2_BUFFER_STATUS_INTRr 4593
#define EGR_GP2_DBUF_PARITY_CONTROLr 4594
#define EGR_GP2_DBUF_PARITY_STATUSr 4595
#define EGR_GPP_ATTRIBUTES_MODBASE_PARITY_STATUS_INTRr 4596
#define EGR_GPP_ATTRIBUTES_MODBASE_PARITY_STATUS_NACKr 4597
#define EGR_GPP_ATTRIBUTES_PARITY_STATUS_INTRr 4598
#define EGR_GPP_ATTRIBUTES_PARITY_STATUS_NACKr 4599
#define EGR_GRE_VERr 4600
#define EGR_GSBU_CONFIGr 4601
#define EGR_HBFC_CNM_ETHERTYPEr 4602
#define EGR_HBFC_CNTAG_ETHERTYPEr 4603
#define EGR_HBFC_CNTAG_ETHERTYPE_2r 4604
#define EGR_HW_CONTROLr 4605
#define EGR_HW_RESET_CONTROL_0r 4606
#define EGR_HW_RESET_CONTROL_1r 4607
#define EGR_IM_MTP_INDEXr 4608
#define EGR_INGRESS_PORT_TPID_SELECTr 4609
#define EGR_INITBUF_ECC_CONTROLr 4610
#define EGR_INITBUF_ECC_STATUS_DBEr 4611
#define EGR_INITBUF_ECC_STATUS_INTRr 4612
#define EGR_INITBUF_ECC_STATUS_SBEr 4613
#define EGR_INTR0r 4614
#define EGR_INTR1r 4615
#define EGR_INTR0_ENABLEr 4616
#define EGR_INTR0_MASKr 4617
#define EGR_INTR0_STATUSr 4618
#define EGR_INTR1_ENABLEr 4619
#define EGR_INTR1_MASKr 4620
#define EGR_INTR1_STATUSr 4621
#define EGR_INT_LOOPBACK_MAX_FRr 4622
#define EGR_IN_BAND_CRC_CONTROLr 4623
#define EGR_IN_BAND_CRC_COUNTERr 4624
#define EGR_IPFIX_AGE_CONTROLr 4625
#define EGR_IPFIX_CONFIGr 4626
#define EGR_IPFIX_CURRENT_TIMEr 4627
#define EGR_IPFIX_EOP_BUF_PARITY_CONTROLr 4628
#define EGR_IPFIX_EOP_BUF_PARITY_STATUS_INTRr 4629
#define EGR_IPFIX_EOP_BUF_PARITY_STATUS_NACKr 4630
#define EGR_IPFIX_EXPORT_FIFO_COUNTERr 4631
#define EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr 4632
#define EGR_IPFIX_EXPORT_FIFO_PARITY_STATUSr 4633
#define EGR_IPFIX_EXPORT_FIFO_PARITY_STATUS_NACKr 4634
#define EGR_IPFIX_EXPORT_FIFO_READ_PTRr 4635
#define EGR_IPFIX_EXPORT_FIFO_WRITE_PTRr 4636
#define EGR_IPFIX_HASH_CONTROLr 4637
#define EGR_IPFIX_MAXIMUM_IDLE_AGE_SETr 4638
#define EGR_IPFIX_MAXIMUM_LIVE_TIME_SETr 4639
#define EGR_IPFIX_MINIMUM_LIVE_TIME_SETr 4640
#define EGR_IPFIX_MIRROR_CONTROL_64r 4641
#define EGR_IPFIX_MISSED_BUCKET_FULL_COUNTr 4642
#define EGR_IPFIX_MISSED_EXPORT_FULL_COUNTr 4643
#define EGR_IPFIX_MISSED_PORT_LIMIT_COUNTr 4644
#define EGR_IPFIX_PORT_CONFIGr 4645
#define EGR_IPFIX_PORT_LIMIT_STATUSr 4646
#define EGR_IPFIX_PORT_RECORD_COUNTr 4647
#define EGR_IPFIX_PORT_RECORD_LIMIT_SETr 4648
#define EGR_IPFIX_PORT_SAMPLING_COUNTERr 4649
#define EGR_IPFIX_RAM_CONTROLr 4650
#define EGR_IPFIX_SAMPLING_LIMIT_SETr 4651
#define EGR_IPFIX_SESSION_PARITY_CONTROLr 4652
#define EGR_IPFIX_SESSION_PARITY_STATUSr 4653
#define EGR_IPFIX_SESSION_PARITY_STATUS_INTR_0r 4654
#define EGR_IPFIX_SESSION_PARITY_STATUS_INTR_1r 4655
#define EGR_IPFIX_SESSION_PARITY_STATUS_NACK_0r 4656
#define EGR_IPFIX_SESSION_PARITY_STATUS_NACK_1r 4657
#define EGR_IPMC_CFG0r 4658
#define EGR_IPMC_CFG1r 4659
#define EGR_IPMC_CFG2r 4660
#define EGR_IPMC_CFG2_PARITY_STATUS_INTRr 4661
#define EGR_IPMC_CFG2_PARITY_STATUS_NACKr 4662
#define EGR_IPMC_PARITY_STATUS_INTRr 4663
#define EGR_IPMC_PARITY_STATUS_NACKr 4664
#define EGR_IP_TUNNEL_PARITY_CONTROLr 4665
#define EGR_IP_TUNNEL_PARITY_STATUSr 4666
#define EGR_IP_TUNNEL_PARITY_STATUS_INTRr 4667
#define EGR_IP_TUNNEL_PARITY_STATUS_NACKr 4668
#define EGR_L1_CLK_RECOVERY_CTRLr 4669
#define EGR_L2_MTUr 4670
#define EGR_L3_INTF_PARITY_CONTROLr 4671
#define EGR_L3_INTF_PARITY_STATUSr 4672
#define EGR_L3_INTF_PARITY_STATUS_INTRr 4673
#define EGR_L3_INTF_PARITY_STATUS_NACKr 4674
#define EGR_L3_NEXT_HOP_PARITY_CONTROLr 4675
#define EGR_L3_NEXT_HOP_PARITY_STATUSr 4676
#define EGR_L3_NEXT_HOP_PARITY_STATUS_INTRr 4677
#define EGR_L3_NEXT_HOP_PARITY_STATUS_NACKr 4678
#define EGR_L3_TUNNEL_PFM_VIDr 4679
#define EGR_LBP_BUFFER_STATUS_INTRr 4680
#define EGR_LOGICAL_TO_PHYSICAL_PORT_NUMBER_MAPPINGr 4681
#define EGR_LOOPBACK_PORT_TPIDr 4682
#define EGR_LP_BUFFER_STATUS_INTRr 4683
#define EGR_LP_DBUF_PARITY_CONTROLr 4684
#define EGR_LP_DBUF_PARITY_STATUSr 4685
#define EGR_MAC_DA_PROFILE_PARITY_STATUS_INTRr 4686
#define EGR_MAC_DA_PROFILE_PARITY_STATUS_NACKr 4687
#define EGR_MAP_MH_PARITY_STATUS_INTRr 4688
#define EGR_MAP_MH_PARITY_STATUS_NACKr 4689
#define EGR_MAP_MH_PRI0r 4690
#define EGR_MAP_MH_PRI1r 4691
#define EGR_MASK_ECC_STATUSr 4692
#define EGR_MASK_MODBASE_PARITY_CONTROLr 4693
#define EGR_MASK_MODBASE_PARITY_STATUS_INTRr 4694
#define EGR_MASK_MODBASE_PARITY_STATUS_NACKr 4695
#define EGR_MASK_PARITY_CONTROLr 4696
#define EGR_MASK_PARITY_STATUSr 4697
#define EGR_MASK_PARITY_STATUS_INTRr 4698
#define EGR_MASK_PARITY_STATUS_NACKr 4699
#define EGR_MC_CONTROL_1r 4700
#define EGR_MC_CONTROL_2r 4701
#define EGR_MEM_ECC_ERR_COUNTERr 4702
#define EGR_MIM_ETHERTYPEr 4703
#define EGR_MIP_HDRr 4704
#define EGR_MIRROR_SELECTr 4705
#define EGR_MMU_REQUESTSr 4706
#define EGR_MODMAP_CTRLr 4707
#define EGR_MOD_MAP_PARITY_STATUS_INTRr 4708
#define EGR_MOD_MAP_PARITY_STATUS_NACKr 4709
#define EGR_MPB_ECC_STATUS_INTRr 4710
#define EGR_MPLS_ENTROPY_LABEL_CONTROLr 4711
#define EGR_MPLS_EXP_MAPPING_1_PARITY_STATUS_INTRr 4712
#define EGR_MPLS_EXP_MAPPING_1_PARITY_STATUS_NACKr 4713
#define EGR_MPLS_EXP_MAPPING_2_PARITY_STATUS_INTRr 4714
#define EGR_MPLS_EXP_MAPPING_2_PARITY_STATUS_NACKr 4715
#define EGR_MPLS_PRI_MAPPING_PARITY_STATUS_INTRr 4716
#define EGR_MPLS_PRI_MAPPING_PARITY_STATUS_NACKr 4717
#define EGR_MPLS_VC_AND_SWAP_LABEL_PARITY_CONTROLr 4718
#define EGR_MPLS_VC_AND_SWAP_LABEL_PARITY_STATUSr 4719
#define EGR_MPLS_VC_AND_SWAP_LABEL_PARITY_STATUS_INTRr 4720
#define EGR_MPLS_VC_AND_SWAP_LABEL_PARITY_STATUS_NACKr 4721
#define EGR_MPLS_VC_AND_SWAP_LABEL_TABLE_PARITY_STATUS_INTRr 4722
#define EGR_MPLS_VC_AND_SWAP_LABEL_TABLE_PARITY_STATUS_NACKr 4723
#define EGR_MTUr 4724
#define EGR_MTU_SIZEr 4725
#define EGR_NEW_MODID_PORTr 4726
#define EGR_NEXT_HOP_PARITY_CONTROLr 4727
#define EGR_NEXT_HOP_PARITY_STATUSr 4728
#define EGR_NIV_CONFIGr 4729
#define EGR_NIV_ETHERTYPEr 4730
#define EGR_NIV_ETHERTYPE_2r 4731
#define EGR_OUTER_TPIDr 4732
#define EGR_OUTER_TPID_0r 4733
#define EGR_OUTER_TPID_1r 4734
#define EGR_OUTER_TPID_2r 4735
#define EGR_OUTER_TPID_3r 4736
#define EGR_PERQ_COUNTER_PARITY_CONTROLr 4737
#define EGR_PERQ_COUNTER_PARITY_STATUSr 4738
#define EGR_PERQ_XMT_COUNTERSr 4739
#define EGR_PERQ_XMT_COUNTERS_BASE_ADDR_PARITY_STATUS_INTRr 4740
#define EGR_PERQ_XMT_COUNTERS_BASE_ADDR_PARITY_STATUS_NACKr 4741
#define EGR_PERQ_XMT_COUNTERS_PARITY_STATUS_INTRr 4742
#define EGR_PERQ_XMT_COUNTERS_PARITY_STATUS_NACKr 4743
#define EGR_PERQ_XMT_COUNTERS_STATUS_INTRr 4744
#define EGR_PERQ_XMT_COUNTERS_STATUS_NACKr 4745
#define EGR_PERQ_XMT_COUNTER_ECC_STATUSr 4746
#define EGR_PKT_MODS_CONTROLr 4747
#define EGR_PORTr 4748
#define EGR_PORT_1r 4749
#define EGR_PORT_64r 4750
#define EGR_PORT_L3UC_MODSr 4751
#define EGR_PORT_L3UC_MODS_TABLEr 4752
#define EGR_PORT_MODEr 4753
#define EGR_PORT_MTUr 4754
#define EGR_PORT_PARITY_STATUS_INTRr 4755
#define EGR_PORT_PARITY_STATUS_NACKr 4756
#define EGR_PORT_REQUESTSr 4757
#define EGR_PORT_TO_NHI_MAPPINGr 4758
#define EGR_PRI_CNG_MAP_PARITY_STATUS_INTRr 4759
#define EGR_PRI_CNG_MAP_PARITY_STATUS_NACKr 4760
#define EGR_PVLAN_EPORT_CONTROLr 4761
#define EGR_PW_INIT_COUNTERS_PARITY_CONTROLr 4762
#define EGR_PW_INIT_COUNTERS_PARITY_STATUSr 4763
#define EGR_PW_INIT_COUNTERS_PARITY_STATUS_INTRr 4764
#define EGR_PW_INIT_COUNTERS_PARITY_STATUS_NACKr 4765
#define EGR_QCN_CNM_CONTROL_1r 4766
#define EGR_QCN_CNM_CONTROL_2r 4767
#define EGR_QCN_CNM_ETHERTYPEr 4768
#define EGR_QCN_CNM_LBMH_CONTROLr 4769
#define EGR_QCN_CNTAG_ETHERTYPEr 4770
#define EGR_QCN_CNTAG_ETHERTYPE_2r 4771
#define EGR_Q_BEGINr 4772
#define EGR_Q_ENDr 4773
#define EGR_RESI_BUFFER_STATUS_INTRr 4774
#define EGR_RSPANr 4775
#define EGR_RSPAN_VLAN_TAGr 4776
#define EGR_SBS_CONTROLr 4777
#define EGR_SD_TAG_CONTROLr 4778
#define EGR_SERVICE_COUNTER_TABLE_PARITY_STATUS_INTRr 4779
#define EGR_SERVICE_COUNTER_TABLE_PARITY_STATUS_NACKr 4780
#define EGR_SERVICE_COUNTER_TABLE_STATUS_INTRr 4781
#define EGR_SERVICE_COUNTER_TABLE_STATUS_NACKr 4782
#define EGR_SF_SRC_MODID_CHECKr 4783
#define EGR_SHAPING_CONTROLr 4784
#define EGR_SPARE_REG0r 4785
#define EGR_SRC_PORTr 4786
#define EGR_START_XMIT_AFTER_MOP_ARRIVALr 4787
#define EGR_STATS_COUNTER_ECC_STATUSr 4788
#define EGR_STATS_COUNTER_TABLE_PARITY_STATUS_INTRr 4789
#define EGR_STATS_COUNTER_TABLE_PARITY_STATUS_NACKr 4790
#define EGR_STATS_COUNTER_TABLE_STATUS_INTRr 4791
#define EGR_STATS_COUNTER_TABLE_STATUS_NACKr 4792
#define EGR_SYS_RSVD_VIDr 4793
#define EGR_TRILL_HEADER_ATTRIBUTESr 4794
#define EGR_TRILL_TX_ACCESS_PORT_TRILL_PKTS_DISCARDEDr 4795
#define EGR_TRILL_TX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDEDr 4796
#define EGR_TRILL_TX_PKTSr 4797
#define EGR_TUNNEL_CONTROLr 4798
#define EGR_TUNNEL_ID_MASKr 4799
#define EGR_TUNNEL_PIMDR1_CFG0r 4800
#define EGR_TUNNEL_PIMDR1_CFG1r 4801
#define EGR_TUNNEL_PIMDR2_CFG0r 4802
#define EGR_TUNNEL_PIMDR2_CFG1r 4803
#define EGR_UDP_TUNNELr 4804
#define EGR_VFI_PARITY_STATUS_INTRr 4805
#define EGR_VFI_PARITY_STATUS_NACKr 4806
#define EGR_VINTF_COUNTER_TABLE_PARITY_STATUS_INTRr 4807
#define EGR_VINTF_COUNTER_TABLE_PARITY_STATUS_NACKr 4808
#define EGR_VINTF_COUNTER_TABLE_STATUS_INTRr 4809
#define EGR_VINTF_COUNTER_TABLE_STATUS_NACKr 4810
#define EGR_VLAN_CONTROLr 4811
#define EGR_VLAN_CONTROL_1r 4812
#define EGR_VLAN_CONTROL_2r 4813
#define EGR_VLAN_CONTROL_3r 4814
#define EGR_VLAN_CONTROL_1_PARITY_STATUS_INTRr 4815
#define EGR_VLAN_CONTROL_1_PARITY_STATUS_NACKr 4816
#define EGR_VLAN_LOGICAL_TO_PHYSICAL_MAPPINGr 4817
#define EGR_VLAN_PARITY_CONTROLr 4818
#define EGR_VLAN_PARITY_STATUSr 4819
#define EGR_VLAN_PARITY_STATUS_INTRr 4820
#define EGR_VLAN_PARITY_STATUS_NACKr 4821
#define EGR_VLAN_RAM_CONTROL_1r 4822
#define EGR_VLAN_RAM_CONTROL_2r 4823
#define EGR_VLAN_RAM_CONTROL_3r 4824
#define EGR_VLAN_RAM_CONTROL_4r 4825
#define EGR_VLAN_RAM_CONTROL_DCMr 4826
#define EGR_VLAN_RAM_CONTROL_PDAHr 4827
#define EGR_VLAN_RAM_CONTROL_PMr 4828
#define EGR_VLAN_RAM_CONTROL_STBYr 4829
#define EGR_VLAN_STG_ADDR_MASKr 4830
#define EGR_VLAN_STG_PARITY_CONTROLr 4831
#define EGR_VLAN_STG_PARITY_STATUSr 4832
#define EGR_VLAN_STG_PARITY_STATUS_INTRr 4833
#define EGR_VLAN_STG_PARITY_STATUS_NACKr 4834
#define EGR_VLAN_TABLE_PARITY_CONTROLr 4835
#define EGR_VLAN_TABLE_PARITY_STATUSr 4836
#define EGR_VLAN_XLATE_HASH_CONTROLr 4837
#define EGR_VLAN_XLATE_PARITY_CONTROLr 4838
#define EGR_VLAN_XLATE_PARITY_STATUSr 4839
#define EGR_VLAN_XLATE_PARITY_STATUS_0r 4840
#define EGR_VLAN_XLATE_PARITY_STATUS_1r 4841
#define EGR_VLAN_XLATE_PARITY_STATUS_INTR_0r 4842
#define EGR_VLAN_XLATE_PARITY_STATUS_INTR_1r 4843
#define EGR_VLAN_XLATE_PARITY_STATUS_NACK_0r 4844
#define EGR_VLAN_XLATE_PARITY_STATUS_NACK_1r 4845
#define EGR_VXLT_CAM_BIST_CONFIGr 4846
#define EGR_VXLT_CAM_BIST_CONTROLr 4847
#define EGR_VXLT_CAM_BIST_DBG_DATAr 4848
#define EGR_VXLT_CAM_BIST_S10_STATUSr 4849
#define EGR_VXLT_CAM_BIST_S2_STATUSr 4850
#define EGR_VXLT_CAM_BIST_S3_STATUSr 4851
#define EGR_VXLT_CAM_BIST_S5_STATUSr 4852
#define EGR_VXLT_CAM_BIST_S6_STATUSr 4853
#define EGR_VXLT_CAM_BIST_S8_STATUSr 4854
#define EGR_VXLT_CAM_BIST_STATUSr 4855
#define EGR_VXLT_CAM_CONTROLr 4856
#define EGR_WESP_PROTO_CONTROLr 4857
#define EGR_WLAN_DVP_PARITY_STATUS_INTRr 4858
#define EGR_WLAN_DVP_PARITY_STATUS_NACKr 4859
#define EGR_XLP0_BUFFER_STATUS_INTRr 4860
#define EGR_XLP1_BUFFER_STATUS_INTRr 4861
#define EGR_XLP2_BUFFER_STATUS_INTRr 4862
#define EGR_XLP3_BUFFER_STATUS_INTRr 4863
#define EGR_XLP4_BUFFER_STATUS_INTRr 4864
#define EGR_XLP5_BUFFER_STATUS_INTRr 4865
#define EGR_XLP6_BUFFER_STATUS_INTRr 4866
#define EGR_XLP7_BUFFER_STATUS_INTRr 4867
#define EGR_XLP8_BUFFER_STATUS_INTRr 4868
#define EGR_XQ0_BUFFER_STATUS_INTRr 4869
#define EGR_XQ0_DBUF_PARITY_CONTROLr 4870
#define EGR_XQ0_DBUF_PARITY_STATUSr 4871
#define EGR_XQ0_PFC_CONTROLr 4872
#define EGR_XQ1_BUFFER_STATUS_INTRr 4873
#define EGR_XQ1_DBUF_PARITY_CONTROLr 4874
#define EGR_XQ1_DBUF_PARITY_STATUSr 4875
#define EGR_XQ1_PFC_CONTROLr 4876
#define EGR_XQ2_BUFFER_STATUS_INTRr 4877
#define EGR_XQ2_DBUF_PARITY_CONTROLr 4878
#define EGR_XQ2_DBUF_PARITY_STATUSr 4879
#define EGR_XQ2_PFC_CONTROLr 4880
#define EGR_XQ3_BUFFER_STATUS_INTRr 4881
#define EGR_XQ3_DBUF_PARITY_CONTROLr 4882
#define EGR_XQ3_DBUF_PARITY_STATUSr 4883
#define EGR_XQ3_PFC_CONTROLr 4884
#define EHCPM_RAM_DBGCTRLr 4885
#define EHG_RX_CONTROLr 4886
#define EHG_RX_PKT_DROPr 4887
#define EHG_TPIDr 4888
#define EHG_TX_CONTROLr 4889
#define EHG_TX_IPV4IDr 4890
#define EL3_RAM_CONTROLr 4891
#define EL3_RAM_DBGCTRLr 4892
#define EL3_TM_REG_1r 4893
#define EMC_BUFFER_EMPTY_FULL_STATUS_DEBUGr 4894
#define EMC_CFGr 4895
#define EMC_CI_FULL_STATUS_DEBUGr 4896
#define EMC_CSDB_0_BUFFER_PAR_STATUS_DEBUGr 4897
#define EMC_CSDB_1_BUFFER_PAR_STATUS_DEBUGr 4898
#define EMC_CSDB_2_BUFFER_PAR_STATUS_DEBUGr 4899
#define EMC_CSDB_MEM_DEBUGr 4900
#define EMC_ECC_DEBUGr 4901
#define EMC_ERRB_BUFFER_ECC_STATUS_DEBUGr 4902
#define EMC_ERRB_BUFFER_FILL_LEVEL_DEBUGr 4903
#define EMC_ERRB_BUFFER_WATERMARK_DEBUGr 4904
#define EMC_ERRB_MEM_DEBUGr 4905
#define EMC_ERRORr 4906
#define EMC_ERROR_0r 4907
#define EMC_ERROR_1r 4908
#define EMC_ERROR_2r 4909
#define EMC_ERROR_MASK_0r 4910
#define EMC_ERROR_MASK_1r 4911
#define EMC_ERROR_MASK_2r 4912
#define EMC_EWRB_BUFFER_0_ECC_STATUS_DEBUGr 4913
#define EMC_EWRB_BUFFER_1_ECC_STATUS_DEBUGr 4914
#define EMC_EWRB_BUFFER_FILL_LEVEL_DEBUGr 4915
#define EMC_EWRB_BUFFER_WATERMARK_DEBUGr 4916
#define EMC_EWRB_MEM_DEBUGr 4917
#define EMC_FREE_POOL_SIZESr 4918
#define EMC_GLOBAL_1B_ECC_ERROR_COUNT_DEBUGr 4919
#define EMC_GLOBAL_2B_ECC_ERROR_COUNT_DEBUGr 4920
#define EMC_IRRB_BUFFER_ECC_STATUS_DEBUGr 4921
#define EMC_IRRB_BUFFER_FILL_LEVEL_DEBUGr 4922
#define EMC_IRRB_BUFFER_WATERMARK_DEBUGr 4923
#define EMC_IRRB_THRESHOLDSr 4924
#define EMC_IWRB_BUFFER_ECC_STATUS_DEBUGr 4925
#define EMC_IWRB_BUFFER_FILL_LEVEL_DEBUGr 4926
#define EMC_IWRB_BUFFER_WATERMARK_DEBUGr 4927
#define EMC_IWRB_MEM_DEBUGr 4928
#define EMC_IWRB_SIZEr 4929
#define EMC_RFCQ_BUFFER_ECC_STATUS_DEBUGr 4930
#define EMC_RFCQ_BUFFER_FILL_LEVEL_DEBUGr 4931
#define EMC_RFCQ_BUFFER_WATERMARK_DEBUGr 4932
#define EMC_RFCQ_MEM_DEBUGr 4933
#define EMC_RSFP_BUFFER_ECC_STATUS_DEBUGr 4934
#define EMC_RSFP_BUFFER_FILL_LEVEL_DEBUGr 4935
#define EMC_RSFP_MEM_DEBUGr 4936
#define EMC_SWAT_BUFFER_ECC_STATUS_DEBUGr 4937
#define EMC_SWAT_MEM_DEBUGr 4938
#define EMC_TO_CI0_RD_REQ_COUNT_DEBUGr 4939
#define EMC_TO_CI0_WR_REQ_COUNT_DEBUGr 4940
#define EMC_TO_CI1_RD_REQ_COUNT_DEBUGr 4941
#define EMC_TO_CI1_WR_REQ_COUNT_DEBUGr 4942
#define EMC_TO_CI2_RD_REQ_COUNT_DEBUGr 4943
#define EMC_TO_CI2_WR_REQ_COUNT_DEBUGr 4944
#define EMC_WCMT_BUFFER_ECC_STATUS_DEBUGr 4945
#define EMC_WCMT_MEM_DEBUGr 4946
#define EMC_WLCT0_LOWER_A_BUFFER_ECC_STATUS_DEBUGr 4947
#define EMC_WLCT0_LOWER_B_BUFFER_ECC_STATUS_DEBUGr 4948
#define EMC_WLCT0_UPPER_A_BUFFER_ECC_STATUS_DEBUGr 4949
#define EMC_WLCT0_UPPER_B_BUFFER_ECC_STATUS_DEBUGr 4950
#define EMC_WLCT1_LOWER_A_BUFFER_ECC_STATUS_DEBUGr 4951
#define EMC_WLCT1_LOWER_B_BUFFER_ECC_STATUS_DEBUGr 4952
#define EMC_WLCT1_UPPER_A_BUFFER_ECC_STATUS_DEBUGr 4953
#define EMC_WLCT1_UPPER_B_BUFFER_ECC_STATUS_DEBUGr 4954
#define EMC_WLCT2_LOWER_A_BUFFER_ECC_STATUS_DEBUGr 4955
#define EMC_WLCT2_LOWER_B_BUFFER_ECC_STATUS_DEBUGr 4956
#define EMC_WLCT2_UPPER_A_BUFFER_ECC_STATUS_DEBUGr 4957
#define EMC_WLCT2_UPPER_B_BUFFER_ECC_STATUS_DEBUGr 4958
#define EMC_WLCT_MEM_DEBUGr 4959
#define EMC_WTFP_BUFFER_ECC_STATUS_DEBUGr 4960
#define EMC_WTFP_BUFFER_FILL_LEVEL_DEBUGr 4961
#define EMC_WTFP_MEM_DEBUGr 4962
#define EMC_WTOQ_BUFFER_ECC_STATUS_DEBUGr 4963
#define EMC_WTOQ_BUFFER_FILL_LEVEL_DEBUGr 4964
#define EMC_WTOQ_MEM_DEBUGr 4965
#define EMIRROR_CONTROLr 4966
#define EMIRROR_CONTROL1r 4967
#define EMIRROR_CONTROL1_64r 4968
#define EMIRROR_CONTROL1_PARITY_CONTROLr 4969
#define EMIRROR_CONTROL1_PARITY_STATUS_INTRr 4970
#define EMIRROR_CONTROL1_PARITY_STATUS_NACKr 4971
#define EMIRROR_CONTROL2_64r 4972
#define EMIRROR_CONTROL2_PARITY_CONTROLr 4973
#define EMIRROR_CONTROL2_PARITY_STATUS_INTRr 4974
#define EMIRROR_CONTROL2_PARITY_STATUS_NACKr 4975
#define EMIRROR_CONTROL3_64r 4976
#define EMIRROR_CONTROL3_PARITY_CONTROLr 4977
#define EMIRROR_CONTROL3_PARITY_STATUS_INTRr 4978
#define EMIRROR_CONTROL3_PARITY_STATUS_NACKr 4979
#define EMIRROR_CONTROL_64r 4980
#define EMIRROR_CONTROL_HIr 4981
#define EMIRROR_CONTROL_PARITY_CONTROLr 4982
#define EMIRROR_CONTROL_PARITY_STATUS_INTRr 4983
#define EMIRROR_CONTROL_PARITY_STATUS_NACKr 4984
#define EMMU_FUSE_DEBUG0r 4985
#define EMMU_FUSE_DEBUG1r 4986
#define EMMU_FUSE_DEBUG2r 4987
#define EM_MTP_INDEXr 4988
#define ENQ_IPMCGRP_TBL_PARITYERRORPTRr 4989
#define ENQ_IPMCGRP_TBL_PARITYERROR_STATUSr 4990
#define EPC_EGR_DBGr 4991
#define EPC_EGR_PKT_DROP_CTLr 4992
#define EPC_EGR_SNGL_OUTr 4993
#define EPC_EGR_SNGL_PKTr 4994
#define EPC_FFP_CONFIGr 4995
#define EPC_INGRESS_DEBUGr 4996
#define EPC_LINKr 4997
#define EPC_LINK_BMAPr 4998
#define EPC_LINK_BMAP_64r 4999
#define EPC_LINK_BMAP_HIr 5000
#define EPC_VLAN_FWD_STATEr 5001
#define EP_BISRr 5002
#define EP_BUFFER_WATER_MARKr 5003
#define EP_CLASS_RESOLUTION_ECC_STATUSr 5004
#define EP_CM_BUFFER_ECC_STATUSr 5005
#define EP_CONFIGr 5006
#define EP_DATAPATH_INTR_ENABLEr 5007
#define EP_DEBUGr 5008
#define EP_DEST_PORT_MAP_ECC_STATUSr 5009
#define EP_DROP_STICKYr 5010
#define EP_ECC_DEBUGr 5011
#define EP_ECC_ERRORr 5012
#define EP_ECC_ERROR_MASKr 5013
#define EP_ERROR_DROPr 5014
#define EP_ERROR_PKT_XMTr 5015
#define EP_FLUSH_DROPr 5016
#define EP_INTERFACE0_AGED_DROPr 5017
#define EP_INTERFACE0_CONFIGr 5018
#define EP_INTERFACE0_PKT_XMT_BYTEr 5019
#define EP_INTERFACE0_PKT_XMT_CTRLr 5020
#define EP_INTERFACE0_PKT_XMT_PKTr 5021
#define EP_INTERFACE0_REQUEST_STATUSr 5022
#define EP_INTERFACE1_AGED_DROPr 5023
#define EP_INTERFACE1_CONFIGr 5024
#define EP_INTERFACE1_PKT_XMT_BYTEr 5025
#define EP_INTERFACE1_PKT_XMT_CTRLr 5026
#define EP_INTERFACE1_PKT_XMT_PKTr 5027
#define EP_INTERFACE1_REQUEST_STATUSr 5028
#define EP_INTERFACE2_AGED_DROPr 5029
#define EP_INTERFACE2_CONFIGr 5030
#define EP_INTERFACE2_PKT_XMT_BYTEr 5031
#define EP_INTERFACE2_PKT_XMT_CTRLr 5032
#define EP_INTERFACE2_PKT_XMT_PKTr 5033
#define EP_INTERFACE2_REQUEST_STATUSr 5034
#define EP_INTERFACE3_AGED_DROPr 5035
#define EP_INTERFACE3_CONFIGr 5036
#define EP_INTERFACE3_PKT_XMT_BYTEr 5037
#define EP_INTERFACE3_PKT_XMT_CTRLr 5038
#define EP_INTERFACE3_PKT_XMT_PKTr 5039
#define EP_INTERFACE3_REQUEST_STATUSr 5040
#define EP_INTERFACE4_AGED_DROPr 5041
#define EP_INTERFACE4_CONFIGr 5042
#define EP_INTERFACE4_PKT_XMT_BYTEr 5043
#define EP_INTERFACE4_PKT_XMT_CTRLr 5044
#define EP_INTERFACE4_PKT_XMT_PKTr 5045
#define EP_INTERFACE4_REQUEST_STATUSr 5046
#define EP_INTERFACE5_AGED_DROPr 5047
#define EP_INTERFACE5_CONFIGr 5048
#define EP_INTERFACE5_PKT_XMT_BYTEr 5049
#define EP_INTERFACE5_PKT_XMT_CTRLr 5050
#define EP_INTERFACE5_PKT_XMT_PKTr 5051
#define EP_INTERFACE5_REQUEST_STATUSr 5052
#define EP_INTERFACE6_AGED_DROPr 5053
#define EP_INTERFACE6_CONFIGr 5054
#define EP_INTERFACE6_PKT_XMT_BYTEr 5055
#define EP_INTERFACE6_PKT_XMT_CTRLr 5056
#define EP_INTERFACE6_PKT_XMT_PKTr 5057
#define EP_INTERFACE6_REQUEST_STATUSr 5058
#define EP_INTR0_ENABLEr 5059
#define EP_INTR0_STATUSr 5060
#define EP_INTR1_ENABLEr 5061
#define EP_INTR1_STATUSr 5062
#define EP_INTR_ENABLEr 5063
#define EP_INTR_STATUSr 5064
#define EP_MEM_DEBUG0r 5065
#define EP_NUM_NORM_CELLS_RECVDr 5066
#define EP_NUM_NORM_PKTS_DROPPEDr 5067
#define EP_NUM_NORM_PKTS_RECVDr 5068
#define EP_NUM_UNMOD_CELLS_RECVDr 5069
#define EP_NUM_UNMOD_PKTS_DROPPEDr 5070
#define EP_NUM_UNMOD_PKTS_RECVDr 5071
#define EP_OI2QB_MAP_ECC_STATUSr 5072
#define EP_PARITY_INTR_STATUSr 5073
#define EP_REQP_BUFFER_ECC_STATUSr 5074
#define EP_STATS_CTRL_ECC_STATUSr 5075
#define EP_TRACE_IF_CONTROLr 5076
#define EP_TRACE_IF_COUNTERr 5077
#define EP_TRACE_IF_FIELD_MASK0r 5078
#define EP_TRACE_IF_FIELD_MASK1r 5079
#define EP_TRACE_IF_FIELD_MASK2r 5080
#define EP_TRACE_IF_FIELD_MASK3r 5081
#define EP_TRACE_IF_FIELD_MASK4r 5082
#define EP_TRACE_IF_FIELD_VALUE0r 5083
#define EP_TRACE_IF_FIELD_VALUE1r 5084
#define EP_TRACE_IF_FIELD_VALUE2r 5085
#define EP_TRACE_IF_FIELD_VALUE3r 5086
#define EP_TRACE_IF_FIELD_VALUE4r 5087
#define EP_TRACE_IF_STATUSr 5088
#define EP_TRACE_IF_STATUS_MASKr 5089
#define EP_XMT_FIFO_FULLr 5090
#define EP_XMT_FIFO_FULL_MASKr 5091
#define EP_XP_BUFFER_ECC_STATUSr 5092
#define ERBFIFO_STATUSr 5093
#define ERB_CTLr 5094
#define ERB_INTR_CLEARr 5095
#define ERB_INTR_ENABLEr 5096
#define ERB_INTR_STATUSr 5097
#define ERB_IPCF_PTR_MISMATCH_INFOr 5098
#define ERROR_CCM_DEFECT_STATUSr 5099
#define ERR_PKT_CNTr 5100
#define ES01C_ERB_CTLr 5101
#define ES01C_EXTFP_POLICY_DED_INFOr 5102
#define ES01C_EXTFP_POLICY_SEC_INFOr 5103
#define ES01C_FP0RSPFIFO_RS_CTLr 5104
#define ES01C_FP0RSPFIFO_RS_STATUSr 5105
#define ES01C_FP1RSPFIFO_RS_CTLr 5106
#define ES01C_FP1RSPFIFO_RS_STATUSr 5107
#define ES01C_FPCREQFIFO_WS_STATUSr 5108
#define ES01C_INTR_CLEARr 5109
#define ES01C_INTR_ENABLEr 5110
#define ES01C_INTR_STATUSr 5111
#define ES01C_L2L3RSPFIFO_RS_CTLr 5112
#define ES01C_L2L3RSPFIFO_RS_STATUSr 5113
#define ES01_ADFPCNTR_DED_INFOr 5114
#define ES01_ADFPCNTR_SEC_INFOr 5115
#define ES01_ADL2DST_DED_INFOr 5116
#define ES01_ADL2DST_SEC_INFOr 5117
#define ES01_ADL2SRC_DED_INFOr 5118
#define ES01_ADL2SRC_SEC_INFOr 5119
#define ES01_ADL3DST_DED_INFOr 5120
#define ES01_ADL3DST_SEC_INFOr 5121
#define ES01_ADL3SRC_DED_INFOr 5122
#define ES01_ADL3SRC_SEC_INFOr 5123
#define ES01_ADREQ0FIFO_RS_CTLr 5124
#define ES01_ADREQ0FIFO_RS_STATUSr 5125
#define ES01_ADREQ1FIFO_RS_CTLr 5126
#define ES01_ADREQ1FIFO_RS_STATUSr 5127
#define ES01_BYT_CNT_WRAP_INFOr 5128
#define ES01_INTR_CLEARr 5129
#define ES01_INTR_ENABLEr 5130
#define ES01_INTR_STATUSr 5131
#define ES01_MISC_CTLr 5132
#define ES01_MISC_STATUSr 5133
#define ES01_PKT_CNT_WRAP_INFOr 5134
#define ES0_DDR36_CONFIG_REG1_ISr 5135
#define ES0_DDR36_CONFIG_REG2_ISr 5136
#define ES0_DDR36_CONFIG_REG3_ISr 5137
#define ES0_DDR36_STATUS_REG1_ISr 5138
#define ES0_DDR36_STATUS_REG2_ISr 5139
#define ES0_DTU_ATE_STS0r 5140
#define ES0_DTU_ATE_STS1r 5141
#define ES0_DTU_ATE_STS2r 5142
#define ES0_DTU_ATE_STS3r 5143
#define ES0_DTU_ATE_STS4r 5144
#define ES0_DTU_ATE_TMODEr 5145
#define ES0_DTU_LTE_ADR0r 5146
#define ES0_DTU_LTE_ADR1r 5147
#define ES0_DTU_LTE_D0F_0r 5148
#define ES0_DTU_LTE_D0F_1r 5149
#define ES0_DTU_LTE_D0R_0r 5150
#define ES0_DTU_LTE_D0R_1r 5151
#define ES0_DTU_LTE_D1F_0r 5152
#define ES0_DTU_LTE_D1F_1r 5153
#define ES0_DTU_LTE_D1R_0r 5154
#define ES0_DTU_LTE_D1R_1r 5155
#define ES0_DTU_LTE_STS_DONEr 5156
#define ES0_DTU_LTE_STS_ERR_ADRr 5157
#define ES0_DTU_LTE_STS_ERR_DF_0r 5158
#define ES0_DTU_LTE_STS_ERR_DF_1r 5159
#define ES0_DTU_LTE_STS_ERR_DR_0r 5160
#define ES0_DTU_LTE_STS_ERR_DR_1r 5161
#define ES0_DTU_LTE_TMODE0r 5162
#define ES0_DTU_LTE_TMODE1r 5163
#define ES0_DTU_MODEr 5164
#define ES0_MCU_ENr 5165
#define ES0_MCU_STATUSr 5166
#define ES0_SRAM_CTLr 5167
#define ES1_DDR36_CONFIG_REG1_ISr 5168
#define ES1_DDR36_CONFIG_REG2_ISr 5169
#define ES1_DDR36_CONFIG_REG3_ISr 5170
#define ES1_DDR36_STATUS_REG1_ISr 5171
#define ES1_DDR36_STATUS_REG2_ISr 5172
#define ES1_DTU_ATE_STS0r 5173
#define ES1_DTU_ATE_STS1r 5174
#define ES1_DTU_ATE_STS2r 5175
#define ES1_DTU_ATE_STS3r 5176
#define ES1_DTU_ATE_STS4r 5177
#define ES1_DTU_ATE_TMODEr 5178
#define ES1_DTU_LTE_ADR0r 5179
#define ES1_DTU_LTE_ADR1r 5180
#define ES1_DTU_LTE_D0F_0r 5181
#define ES1_DTU_LTE_D0F_1r 5182
#define ES1_DTU_LTE_D0R_0r 5183
#define ES1_DTU_LTE_D0R_1r 5184
#define ES1_DTU_LTE_D1F_0r 5185
#define ES1_DTU_LTE_D1F_1r 5186
#define ES1_DTU_LTE_D1R_0r 5187
#define ES1_DTU_LTE_D1R_1r 5188
#define ES1_DTU_LTE_STS_DONEr 5189
#define ES1_DTU_LTE_STS_ERR_ADRr 5190
#define ES1_DTU_LTE_STS_ERR_DF_0r 5191
#define ES1_DTU_LTE_STS_ERR_DF_1r 5192
#define ES1_DTU_LTE_STS_ERR_DR_0r 5193
#define ES1_DTU_LTE_STS_ERR_DR_1r 5194
#define ES1_DTU_LTE_TMODE0r 5195
#define ES1_DTU_LTE_TMODE1r 5196
#define ES1_DTU_MODEr 5197
#define ES1_MCU_ENr 5198
#define ES1_MCU_STATUSr 5199
#define ES1_SRAM_CTLr 5200
#define ESA0r 5201
#define ESA1r 5202
#define ESA2r 5203
#define ESCONFIGr 5204
#define ESEC_DEBUGFF_ECC_STATUSr 5205
#define ESEC_DEBUG_1r 5206
#define ESEC_DEBUG_CTRLr 5207
#define ESEC_DEBUG_GLOBAL_1r 5208
#define ESEC_DEBUG_GLOBAL_2r 5209
#define ESEC_ECC_DEBUGr 5210
#define ESEC_ECC_ERRORr 5211
#define ESEC_ECC_ERROR_MASKr 5212
#define ESEC_FIPS_INDIRECT_ACCESSr 5213
#define ESEC_FIPS_INDIRECT_ADDRr 5214
#define ESEC_FIPS_INDIRECT_RD_DATAr 5215
#define ESEC_FIPS_INDIRECT_WR_DATAr 5216
#define ESEC_GLOBAL_CTRLr 5217
#define ESEC_GLOBAL_PRE_SCALEr 5218
#define ESEC_GLOBAL_TICK_TIMEr 5219
#define ESEC_GLOBAL_TIMERr 5220
#define ESEC_HEADER_CAPTURE_CTRLr 5221
#define ESEC_LKUPFF_ECC_STATUSr 5222
#define ESEC_MASTER_CTRLr 5223
#define ESEC_MIB1_ECC_STATUSr 5224
#define ESEC_MIB2_ECC_STATUSr 5225
#define ESEC_MIB3_ECC_STATUSr 5226
#define ESEC_MIB4_ECC_STATUSr 5227
#define ESEC_MIB5_ECC_STATUSr 5228
#define ESEC_PDCFF_ECC_STATUSr 5229
#define ESEC_PN_THDr 5230
#define ESEC_SADB_ECC_STATUSr 5231
#define ESEC_SAKEY_ECC_STATUSr 5232
#define ESEC_SA_EXPIRY_INTr 5233
#define ESEC_SA_EXPIRY_INT_MASKr 5234
#define ESEC_SA_TABLE_DEBUGr 5235
#define ESEC_SCDB_ECC_STATUSr 5236
#define ESEC_SOFT_SA_EXPIRY_INTr 5237
#define ESEC_SOFT_SA_EXPIRY_INT_MASKr 5238
#define ESEC_XLCFF_ECC_STATUSr 5239
#define ESEC_XMIT_CREDIT_EMPTY_INTr 5240
#define ESEC_XMIT_CREDIT_EMPTY_INT_MASKr 5241
#define ESM_AGE_CNTr 5242
#define ESM_CTLr 5243
#define ESM_ERR_CTLr 5244
#define ESM_KEYGEN_CTLr 5245
#define ESM_L2_AGE_CTLr 5246
#define ESM_L2_AGE_STATUSr 5247
#define ESM_MISC_STATUSr 5248
#define ESM_MODE_PER_PORTr 5249
#define ESM_PER_PORT_AGE_CONTROLr 5250
#define ESM_PER_PORT_REPL_CONTROLr 5251
#define ESM_PPA_STATUSr 5252
#define ESTDMCONFIGr 5253
#define ES_BYPASSMMUr 5254
#define ES_CONFIGr 5255
#define ES_CPU_SCHEDULERr 5256
#define ES_DEBUG3r 5257
#define ES_DEBUG4r 5258
#define ES_ECC_DEBUG0r 5259
#define ES_ECC_DEBUG1r 5260
#define ES_ECC_ERRORr 5261
#define ES_ECC_ERROR_MASKr 5262
#define ES_ECC_STATUS0r 5263
#define ES_ECC_STATUS1r 5264
#define ES_ECC_STATUS2r 5265
#define ES_ECC_STATUS3r 5266
#define ES_ECC_STATUS4r 5267
#define ES_ECC_STATUS5r 5268
#define ES_ECC_STATUS6r 5269
#define ES_ECC_STATUS7r 5270
#define ES_ECC_STATUS8r 5271
#define ES_ECC_STATUS9r 5272
#define ES_ECC_STATUS10r 5273
#define ES_ERRORr 5274
#define ES_ERROR_INFOr 5275
#define ES_ERROR_MASKr 5276
#define ES_LL_FC_CONFIGr 5277
#define ES_PORTGRP_WDRR_WEIGHTSr 5278
#define ES_PURGEQ_PORT_ENABLEr 5279
#define ES_QUEUE_TO_PRIOr 5280
#define ES_QUEUE_TO_PRIO_P54r 5281
#define ES_S2_MEMORY_CREDIT_TM_0r 5282
#define ES_S2_MEMORY_CREDIT_TM_1r 5283
#define ES_S2_MEMORY_PARITY_STATUS_0r 5284
#define ES_S2_MEMORY_PARITY_STATUS_1r 5285
#define ES_S2_MEMORY_TM_0r 5286
#define ES_S2_MEMORY_TM_1r 5287
#define ES_S3_MEMORY_CREDIT_TM_0r 5288
#define ES_S3_MEMORY_CREDIT_TM_1r 5289
#define ES_S3_MEMORY_PARITY_STATUS_0r 5290
#define ES_S3_MEMORY_PARITY_STATUS_1r 5291
#define ES_S3_MEMORY_TM_0r 5292
#define ES_S3_MEMORY_TM_1r 5293
#define ES_TDM_CAL_CFGr 5294
#define ES_TDM_CONFIGr 5295
#define ES_TDM_ENr 5296
#define ES_TM_ENABLE_DEBUG2r 5297
#define ES_TRACE_IF_CONTROLr 5298
#define ES_TRACE_IF_COUNTERr 5299
#define ES_TRACE_IF_FIELD_MASK0r 5300
#define ES_TRACE_IF_FIELD_VALUE0r 5301
#define ES_TRACE_IF_STATUSr 5302
#define ES_TRACE_IF_STATUS_MASKr 5303
#define ETB_AUTHENTICATION_STATUSr 5304
#define ETB_CLAIM_TAG_CLEARr 5305
#define ETB_CLAIM_TAG_SETr 5306
#define ETB_COMPONENT_ID_0r 5307
#define ETB_COMPONENT_ID_1r 5308
#define ETB_COMPONENT_ID_2r 5309
#define ETB_COMPONENT_ID_3r 5310
#define ETB_CTLr 5311
#define ETB_DEVICE_IDr 5312
#define ETB_DEVICE_TYPE_IDr 5313
#define ETB_FFCRr 5314
#define ETB_FFSRr 5315
#define ETB_IITRFLINr 5316
#define ETB_IITRFLINACKr 5317
#define ETB_INTEG_MODE_CTRLr 5318
#define ETB_ITATBCTR0r 5319
#define ETB_ITATBCTR1r 5320
#define ETB_ITATBCTR2r 5321
#define ETB_ITATBDATA0r 5322
#define ETB_ITMISCOP0r 5323
#define ETB_LOCK_ACCESSr 5324
#define ETB_LOCK_STATUSr 5325
#define ETB_PERIPHERAL_ID_0r 5326
#define ETB_PERIPHERAL_ID_1r 5327
#define ETB_PERIPHERAL_ID_2r 5328
#define ETB_PERIPHERAL_ID_3r 5329
#define ETB_PERIPHERAL_ID_4r 5330
#define ETB_PERIPHERAL_ID_5r 5331
#define ETB_PERIPHERAL_ID_6r 5332
#define ETB_PERIPHERAL_ID_7r 5333
#define ETB_RDPr 5334
#define ETB_RRDr 5335
#define ETB_RRPr 5336
#define ETB_RWDr 5337
#define ETB_RWPr 5338
#define ETB_STSr 5339
#define ETC_CTLr 5340
#define ETM_ADDR_CMP_ACCESS_TYPE_1r 5341
#define ETM_ADDR_CMP_ACCESS_TYPE_2r 5342
#define ETM_ADDR_CMP_ACCESS_TYPE_3r 5343
#define ETM_ADDR_CMP_ACCESS_TYPE_4r 5344
#define ETM_ADDR_CMP_ACCESS_TYPE_5r 5345
#define ETM_ADDR_CMP_ACCESS_TYPE_6r 5346
#define ETM_ADDR_CMP_ACCESS_TYPE_7r 5347
#define ETM_ADDR_CMP_ACCESS_TYPE_8r 5348
#define ETM_ADDR_CMP_VALUE_1r 5349
#define ETM_ADDR_CMP_VALUE_2r 5350
#define ETM_ADDR_CMP_VALUE_3r 5351
#define ETM_ADDR_CMP_VALUE_4r 5352
#define ETM_ADDR_CMP_VALUE_5r 5353
#define ETM_ADDR_CMP_VALUE_6r 5354
#define ETM_ADDR_CMP_VALUE_7r 5355
#define ETM_ADDR_CMP_VALUE_8r 5356
#define ETM_ASIC_CONTROLr 5357
#define ETM_AUTHENTICATION_STATUSr 5358
#define ETM_CFG_CODEr 5359
#define ETM_CFG_CODE_EXTr 5360
#define ETM_CLAIM_TAG_CLEARr 5361
#define ETM_CLAIM_TAG_SETr 5362
#define ETM_COMPONENT_ID_0r 5363
#define ETM_COMPONENT_ID_1r 5364
#define ETM_COMPONENT_ID_2r 5365
#define ETM_COMPONENT_ID_3r 5366
#define ETM_CONTEXT_ID_CMP_MASKr 5367
#define ETM_CONTEXT_ID_CMP_VALUEr 5368
#define ETM_CORESIGHT_TRACE_IDr 5369
#define ETM_COUNTER_ENABLE_EVENT_1r 5370
#define ETM_COUNTER_ENABLE_EVENT_2r 5371
#define ETM_COUNTER_RELOAD_EVENT_1r 5372
#define ETM_COUNTER_RELOAD_EVENT_2r 5373
#define ETM_COUNTER_RELOAD_VALUE_1r 5374
#define ETM_COUNTER_RELOAD_VALUE_2r 5375
#define ETM_COUNTER_VALUE_1r 5376
#define ETM_COUNTER_VALUE_2r 5377
#define ETM_CURRENT_SEQ_STATEr 5378
#define ETM_DATA_CMP_MASK_1r 5379
#define ETM_DATA_CMP_MASK_3r 5380
#define ETM_DATA_CMP_VALUE_1r 5381
#define ETM_DATA_CMP_VALUE_3r 5382
#define ETM_DEVICE_CONFIGr 5383
#define ETM_DEVICE_TYPEr 5384
#define ETM_ETM_CONTROLr 5385
#define ETM_ETM_IDr 5386
#define ETM_ETM_STATUSr 5387
#define ETM_EXTENDED_EXT_INPUT_SELECTORr 5388
#define ETM_EXT_OUTPUT_EVENT_1r 5389
#define ETM_EXT_OUTPUT_EVENT_2r 5390
#define ETM_FIFOFULL_LEVELr 5391
#define ETM_INTEGRATION_MODE_CONTROLr 5392
#define ETM_ITATBCTR0r 5393
#define ETM_ITATBCTR1r 5394
#define ETM_ITATBCTR2r 5395
#define ETM_ITATBDATA0r 5396
#define ETM_ITETMIFr 5397
#define ETM_ITMISCINr 5398
#define ETM_ITMISCOUTr 5399
#define ETM_ITTRIGGERACKr 5400
#define ETM_ITTRIGGERREQr 5401
#define ETM_LOCK_ACCESSr 5402
#define ETM_LOCK_STATUSr 5403
#define ETM_PERIPHERAL_ID_0r 5404
#define ETM_PERIPHERAL_ID_1r 5405
#define ETM_PERIPHERAL_ID_2r 5406
#define ETM_PERIPHERAL_ID_3r 5407
#define ETM_PERIPHERAL_ID_4r 5408
#define ETM_PERIPHERAL_ID_5r 5409
#define ETM_PERIPHERAL_ID_6r 5410
#define ETM_PERIPHERAL_ID_7r 5411
#define ETM_POWER_DOWN_STATUSr 5412
#define ETM_SEQ_STATE_TRN_EVENT_1r 5413
#define ETM_SEQ_STATE_TRN_EVENT_2r 5414
#define ETM_SEQ_STATE_TRN_EVENT_3r 5415
#define ETM_SEQ_STATE_TRN_EVENT_4r 5416
#define ETM_SEQ_STATE_TRN_EVENT_5r 5417
#define ETM_SEQ_STATE_TRN_EVENT_6r 5418
#define ETM_SYNC_FREQr 5419
#define ETM_SYSTEM_CFGr 5420
#define ETM_TRIGGER_EVENTr 5421
#define ETM_TR_EN_CTRL_1r 5422
#define ETM_TR_EN_CTRL_2r 5423
#define ETM_TR_EN_EVENTr 5424
#define ETM_TR_EN_START_STOP_RESOURCE_CTRLr 5425
#define ETM_VIEW_DATA_CONTROL_1r 5426
#define ETM_VIEW_DATA_EVENTr 5427
#define ETU_ATE_CONFIG_REG2_ISr 5428
#define ETU_BKGND_PROC_ERR_INFOr 5429
#define ETU_BKGND_PROC_SEC_INFOr 5430
#define ETU_DDR72_CONFIG_REG1_ISr 5431
#define ETU_DDR72_CONFIG_REG2_ISr 5432
#define ETU_DDR72_CONFIG_REG3_ISr 5433
#define ETU_DDR72_STATUS_REG1_ISr 5434
#define ETU_DDR72_STATUS_REG2_ISr 5435
#define ETU_DDR72_STATUS_REG3_ISr 5436
#define ETU_DFT_CTLr 5437
#define ETU_DFT_CTL2r 5438
#define ETU_DTU_ATE_CAPT_DATr 5439
#define ETU_DTU_ATE_CONFIG_REG1_ISr 5440
#define ETU_DTU_ATE_EXP_DATr 5441
#define ETU_DTU_ATE_STS1r 5442
#define ETU_ET_INST_REQr 5443
#define ETU_ET_INST_STATUSr 5444
#define ETU_INST_OPCr 5445
#define ETU_INTR_CLEARr 5446
#define ETU_INTR_ENABLEr 5447
#define ETU_INTR_STATUSr 5448
#define ETU_INT_MEM_RSTr 5449
#define ETU_L2MODFIFO_STATUSr 5450
#define ETU_L2SEARCH72_INSTr 5451
#define ETU_LTE_BIST_CTLr 5452
#define ETU_LTE_BIST_REF_SEARCH0r 5453
#define ETU_LTE_BIST_REF_SEARCH1r 5454
#define ETU_LTE_BIST_STATUSr 5455
#define ETU_LUREQFIFO_RS_CTLr 5456
#define ETU_LUREQFIFO_RS_STATUSr 5457
#define ETU_RDDATA72_INSTr 5458
#define ETU_RDMASK72_INSTr 5459
#define ETU_RSLT_DAT0r 5460
#define ETU_RSLT_DAT1r 5461
#define ETU_RSLT_DAT2r 5462
#define ETU_S0_RBUS_PERR_INFOr 5463
#define ETU_S1_RBUS_PERR_INFOr 5464
#define ETU_SBUS_CMD_ERR_INFO1r 5465
#define ETU_SBUS_CMD_ERR_INFO2r 5466
#define ETU_SBUS_CMD_SEC_INFOr 5467
#define ETU_SEARCH0_RESULTr 5468
#define ETU_SEARCH1_RESULTr 5469
#define ETU_WRDM72_INSTr 5470
#define EVLAN_RAM_DBGCTRLr 5471
#define EVLAN_TM_REG_1r 5472
#define EVLAN_WW_REG_1r 5473
#define EVTX_ENTRY_SRCH_AVAILr 5474
#define EVXLT_RAM_CONTROL_1r 5475
#define EVXLT_RAM_CONTROL_2r 5476
#define EVXLT_RAM_DBGCTRLr 5477
#define EVXLT_TM_REG_1r 5478
#define EVXLT_WW_REG_1r 5479
#define EXT1_RESET_ON_EMPTY_MAX_PORT1r 5480
#define EXT1_RESET_ON_EMPTY_MAX_PORT2r 5481
#define EXT1_RESET_ON_EMPTY_MAX_PORT3r 5482
#define EXT1_RESET_ON_EMPTY_MAX_PORT4r 5483
#define EXT1_RESET_ON_EMPTY_MAX_PORT34r 5484
#define EXT1_RESET_ON_EMPTY_MAX_PORT35r 5485
#define EXT1_RESET_ON_EMPTY_MAX_PORT36r 5486
#define EXT1_RESET_ON_EMPTY_MAX_PORT37r 5487
#define EXT1_SHAPING_CONTROL_PORT1r 5488
#define EXT1_SHAPING_CONTROL_PORT2r 5489
#define EXT1_SHAPING_CONTROL_PORT3r 5490
#define EXT1_SHAPING_CONTROL_PORT4r 5491
#define EXT1_SHAPING_CONTROL_PORT34r 5492
#define EXT1_SHAPING_CONTROL_PORT35r 5493
#define EXT1_SHAPING_CONTROL_PORT36r 5494
#define EXT1_SHAPING_CONTROL_PORT37r 5495
#define EXTADDRr 5496
#define EXT_BUFFER_POOL_CONG_STATEr 5497
#define EXT_IFP_ACT_PARITY_CONTROLr 5498
#define EXT_IFP_ACT_PARITY_STATUS_INTRr 5499
#define EXT_IFP_ACT_PARITY_STATUS_NACKr 5500
#define EXT_TCAM_ATTRr 5501
#define EXT_TCAM_CONFIG_0r 5502
#define FAST_TX_FLUSHr 5503
#define FC_DST_PORT_MAPPING_TABLE_0r 5504
#define FC_DST_PORT_MAPPING_TABLE_1r 5505
#define FC_DST_PORT_MAPPING_TABLE_2r 5506
#define FD_BAD_MVR_DROP_COUNTr 5507
#define FD_CFAPFULLTHRESHOLDr 5508
#define FD_CFAPPOOLSIZEr 5509
#define FD_CONFIGr 5510
#define FD_ECC_DEBUGr 5511
#define FD_ECC_ERRORr 5512
#define FD_ECC_ERROR_MASKr 5513
#define FD_FCT_ECC_STATUSr 5514
#define FD_GMT_ECC_STATUSr 5515
#define FD_LAG0_0r 5516
#define FD_LAG0_1r 5517
#define FD_LAG0_2r 5518
#define FD_LAG0_3r 5519
#define FD_LAG0_4r 5520
#define FD_LAG1_0r 5521
#define FD_LAG1_1r 5522
#define FD_LAG1_2r 5523
#define FD_LAG1_3r 5524
#define FD_LAG1_4r 5525
#define FD_MDB_A_ECC_STATUSr 5526
#define FD_MDB_B_ECC_STATUSr 5527
#define FD_NULL_MVR_DROP_COUNTr 5528
#define FD_PACKET_DROP_COUNTr 5529
#define FD_PACKET_DROP_COUNT_REDr 5530
#define FD_PACKET_DROP_COUNT_YELLOWr 5531
#define FD_PORT_ENABLE_0r 5532
#define FD_PORT_ENABLE_1r 5533
#define FD_PORT_ENABLE_2r 5534
#define FD_PORT_ENABLE_3r 5535
#define FD_PORT_ENABLE_4r 5536
#define FD_SVT_ECC_STATUSr 5537
#define FD_TMr 5538
#define FD_TOTAL_BUFFER_COUNTr 5539
#define FD_TOTAL_BUFFER_LIMITr 5540
#define FD_TOTAL_BUFFER_LIMIT_REDr 5541
#define FD_TOTAL_BUFFER_LIMIT_YELLOWr 5542
#define FD_TRACE_IF_CAPT_0r 5543
#define FD_TRACE_IF_CAPT_1r 5544
#define FD_TRACE_IF_CAPT_2r 5545
#define FD_TRACE_IF_CONTROLr 5546
#define FD_TRACE_IF_COUNTERr 5547
#define FD_TRACE_IF_FIELD_MASK0r 5548
#define FD_TRACE_IF_FIELD_MASK1r 5549
#define FD_TRACE_IF_FIELD_MASK2r 5550
#define FD_TRACE_IF_FIELD_MASK3r 5551
#define FD_TRACE_IF_FIELD_VALUE0r 5552
#define FD_TRACE_IF_FIELD_VALUE1r 5553
#define FD_TRACE_IF_FIELD_VALUE2r 5554
#define FD_TRACE_IF_FIELD_VALUE3r 5555
#define FD_TRACE_IF_STATUSr 5556
#define FD_TRACE_IF_STATUS_MASKr 5557
#define FE_CLRTr 5558
#define FE_EXCESSIVE_DEFER_LIMITr 5559
#define FE_IPGRr 5560
#define FE_IPGTr 5561
#define FE_MAC1r 5562
#define FE_MAC2r 5563
#define FE_MAXFr 5564
#define FE_SUPPr 5565
#define FE_TESTr 5566
#define FFM_ECC_DEBUG0r 5567
#define FFM_ECC_DEBUG1r 5568
#define FFM_ECC_ERRORr 5569
#define FFM_ECC_ERROR_MASKr 5570
#define FFM_ECC_STATUS0r 5571
#define FFM_ECC_STATUS1r 5572
#define FFM_ECC_STATUS2r 5573
#define FFM_ECC_STATUS3r 5574
#define FFM_ECC_STATUS4r 5575
#define FFM_ECC_STATUS5r 5576
#define FFM_ECC_STATUS6r 5577
#define FFM_ECC_STATUS7r 5578
#define FFM_ECC_STATUS8r 5579
#define FFM_ECC_STATUS9r 5580
#define FFM_ECC_STATUS10r 5581
#define FFM_ECC_STATUS11r 5582
#define FFM_ECC_STATUS12r 5583
#define FFP_CAMBIST_EFSTAT_S2r 5584
#define FFP_CAMBIST_EFSTAT_S3r 5585
#define FFP_CAMBIST_EFSTAT_S5r 5586
#define FFP_CAMBIST_EFSTAT_S6r 5587
#define FFP_CAMBIST_EPSTAT_S2r 5588
#define FFP_CAMBIST_EPSTAT_S3r 5589
#define FFP_CAMBIST_EPSTAT_S5r 5590
#define FFP_CAMBIST_EPSTAT_S6r 5591
#define FFP_CAMBIST_OFSTAT_S2r 5592
#define FFP_CAMBIST_OFSTAT_S3r 5593
#define FFP_CAMBIST_OFSTAT_S5r 5594
#define FFP_CAMBIST_OFSTAT_S6r 5595
#define FFP_CAMBIST_OPSTAT_S2r 5596
#define FFP_CAMBIST_OPSTAT_S3r 5597
#define FFP_CAMBIST_OPSTAT_S5r 5598
#define FFP_CAMBIST_OPSTAT_S6r 5599
#define FFP_IRULERESULTr 5600
#define FFP_TEST_CTRLr 5601
#define FF_CONFIGr 5602
#define FF_DEF_POINTERSr 5603
#define FF_FC_CTRL_NUMBERr 5604
#define FF_FC_CTRL_POINTERSr 5605
#define FF_FC_UNDERFLOWr 5606
#define FF_FC_UNDERFLOW_STATUSr 5607
#define FF_FC_UNDERFLOW_STATUS_MASKr 5608
#define FF_FLUSHr 5609
#define FF_TRACE_IF_CAPT_0r 5610
#define FF_TRACE_IF_CONTROLr 5611
#define FF_TRACE_IF_COUNTERr 5612
#define FF_TRACE_IF_FIELD_MASK0r 5613
#define FF_TRACE_IF_FIELD_MASK1r 5614
#define FF_TRACE_IF_FIELD_MASK2r 5615
#define FF_TRACE_IF_FIELD_MASK3r 5616
#define FF_TRACE_IF_FIELD_MASK4r 5617
#define FF_TRACE_IF_FIELD_MASK5r 5618
#define FF_TRACE_IF_FIELD_VALUE0r 5619
#define FF_TRACE_IF_FIELD_VALUE1r 5620
#define FF_TRACE_IF_FIELD_VALUE2r 5621
#define FF_TRACE_IF_FIELD_VALUE3r 5622
#define FF_TRACE_IF_FIELD_VALUE4r 5623
#define FF_TRACE_IF_FIELD_VALUE5r 5624
#define FF_TRACE_IF_STATUSr 5625
#define FF_TRACE_IF_STATUS_MASKr 5626
#define FIFO_CACHE_DEBUGr 5627
#define FILTERMATCHCOUNT_ECC_STATUSr 5628
#define FIRST_FRAGMENT_DROP_STATE_CELLr 5629
#define FIRST_FRAGMENT_DROP_STATE_PACKETr 5630
#define FLEXIBLE_IPV6_EXT_HDRr 5631
#define FLOW_CONTROL_XOFF_STATEr 5632
#define FLUSH_CONTROLr 5633
#define FORCE_LINK_ENABLE_Ar 5634
#define FORCE_LINK_ENABLE_Br 5635
#define FPALCFG_CID_0r 5636
#define FPALCFG_CID_1r 5637
#define FPALCFG_CID_2r 5638
#define FPALCFG_CID_3r 5639
#define FPALCFG_CID_4r 5640
#define FPALCFG_CID_5r 5641
#define FPALCFG_CID_6r 5642
#define FPALCFG_CID_7r 5643
#define FPALCFG_CID_8r 5644
#define FPALCFG_CID_9r 5645
#define FPALCFG_CID_10r 5646
#define FPALCFG_CID_11r 5647
#define FPALCFG_CID_12r 5648
#define FPALCFG_CID_13r 5649
#define FPALCFG_CID_14r 5650
#define FPALCFG_CID_15r 5651
#define FPCFG_CID_0r 5652
#define FPCFG_CID_1r 5653
#define FPCFG_CID_2r 5654
#define FPCFG_CID_3r 5655
#define FPCFG_CID_4r 5656
#define FPCFG_CID_5r 5657
#define FPCFG_CID_6r 5658
#define FPCFG_CID_7r 5659
#define FPCFG_CID_8r 5660
#define FPCFG_CID_9r 5661
#define FPCFG_CID_10r 5662
#define FPCFG_CID_11r 5663
#define FPCFG_CID_12r 5664
#define FPCFG_CID_13r 5665
#define FPCFG_CID_14r 5666
#define FPCFG_CID_15r 5667
#define FPCRCEC_CID_0r 5668
#define FPCRCEC_CID_1r 5669
#define FPCRCEC_CID_2r 5670
#define FPCRCEC_CID_3r 5671
#define FPCRCEC_CID_4r 5672
#define FPCRCEC_CID_5r 5673
#define FPCRCEC_CID_6r 5674
#define FPCRCEC_CID_7r 5675
#define FPCRCEC_CID_8r 5676
#define FPCRCEC_CID_9r 5677
#define FPCRCEC_CID_10r 5678
#define FPCRCEC_CID_11r 5679
#define FPCRCEC_CID_12r 5680
#define FPCRCEC_CID_13r 5681
#define FPCRCEC_CID_14r 5682
#define FPCRCEC_CID_15r 5683
#define FPDLCFG_CID_0r 5684
#define FPDLCFG_CID_1r 5685
#define FPDLCFG_CID_2r 5686
#define FPDLCFG_CID_3r 5687
#define FPDLCFG_CID_4r 5688
#define FPDLCFG_CID_5r 5689
#define FPDLCFG_CID_6r 5690
#define FPDLCFG_CID_7r 5691
#define FPDLCFG_CID_8r 5692
#define FPDLCFG_CID_9r 5693
#define FPDLCFG_CID_10r 5694
#define FPDLCFG_CID_11r 5695
#define FPDLCFG_CID_12r 5696
#define FPDLCFG_CID_13r 5697
#define FPDLCFG_CID_14r 5698
#define FPDLCFG_CID_15r 5699
#define FPDLSTAT_CID_0r 5700
#define FPDLSTAT_CID_1r 5701
#define FPDLSTAT_CID_2r 5702
#define FPDLSTAT_CID_3r 5703
#define FPDLSTAT_CID_4r 5704
#define FPDLSTAT_CID_5r 5705
#define FPDLSTAT_CID_6r 5706
#define FPDLSTAT_CID_7r 5707
#define FPDLSTAT_CID_8r 5708
#define FPDLSTAT_CID_9r 5709
#define FPDLSTAT_CID_10r 5710
#define FPDLSTAT_CID_11r 5711
#define FPDLSTAT_CID_12r 5712
#define FPDLSTAT_CID_13r 5713
#define FPDLSTAT_CID_14r 5714
#define FPDLSTAT_CID_15r 5715
#define FPEBEC_CID_0r 5716
#define FPEBEC_CID_1r 5717
#define FPEBEC_CID_2r 5718
#define FPEBEC_CID_3r 5719
#define FPEBEC_CID_4r 5720
#define FPEBEC_CID_5r 5721
#define FPEBEC_CID_6r 5722
#define FPEBEC_CID_7r 5723
#define FPEBEC_CID_8r 5724
#define FPEBEC_CID_9r 5725
#define FPEBEC_CID_10r 5726
#define FPEBEC_CID_11r 5727
#define FPEBEC_CID_12r 5728
#define FPEBEC_CID_13r 5729
#define FPEBEC_CID_14r 5730
#define FPEBEC_CID_15r 5731
#define FPFAESLC_CID_0r 5732
#define FPFAESLC_CID_1r 5733
#define FPFAESLC_CID_2r 5734
#define FPFAESLC_CID_3r 5735
#define FPFAESLC_CID_4r 5736
#define FPFAESLC_CID_5r 5737
#define FPFAESLC_CID_6r 5738
#define FPFAESLC_CID_7r 5739
#define FPFAESLC_CID_8r 5740
#define FPFAESLC_CID_9r 5741
#define FPFAESLC_CID_10r 5742
#define FPFAESLC_CID_11r 5743
#define FPFAESLC_CID_12r 5744
#define FPFAESLC_CID_13r 5745
#define FPFAESLC_CID_14r 5746
#define FPFAESLC_CID_15r 5747
#define FPHDLCTL_CID_0r 5748
#define FPHDLCTL_CID_1r 5749
#define FPHDLCTL_CID_2r 5750
#define FPHDLCTL_CID_3r 5751
#define FPHDLCTL_CID_4r 5752
#define FPHDLCTL_CID_5r 5753
#define FPHDLCTL_CID_6r 5754
#define FPHDLCTL_CID_7r 5755
#define FPHDLCTL_CID_8r 5756
#define FPHDLCTL_CID_9r 5757
#define FPHDLCTL_CID_10r 5758
#define FPHDLCTL_CID_11r 5759
#define FPHDLCTL_CID_12r 5760
#define FPHDLCTL_CID_13r 5761
#define FPHDLCTL_CID_14r 5762
#define FPHDLCTL_CID_15r 5763
#define FPHDLRXD_CID_0r 5764
#define FPHDLRXD_CID_1r 5765
#define FPHDLRXD_CID_2r 5766
#define FPHDLRXD_CID_3r 5767
#define FPHDLRXD_CID_4r 5768
#define FPHDLRXD_CID_5r 5769
#define FPHDLRXD_CID_6r 5770
#define FPHDLRXD_CID_7r 5771
#define FPHDLRXD_CID_8r 5772
#define FPHDLRXD_CID_9r 5773
#define FPHDLRXD_CID_10r 5774
#define FPHDLRXD_CID_11r 5775
#define FPHDLRXD_CID_12r 5776
#define FPHDLRXD_CID_13r 5777
#define FPHDLRXD_CID_14r 5778
#define FPHDLRXD_CID_15r 5779
#define FPHDLTXD_CID_0r 5780
#define FPHDLTXD_CID_1r 5781
#define FPHDLTXD_CID_2r 5782
#define FPHDLTXD_CID_3r 5783
#define FPHDLTXD_CID_4r 5784
#define FPHDLTXD_CID_5r 5785
#define FPHDLTXD_CID_6r 5786
#define FPHDLTXD_CID_7r 5787
#define FPHDLTXD_CID_8r 5788
#define FPHDLTXD_CID_9r 5789
#define FPHDLTXD_CID_10r 5790
#define FPHDLTXD_CID_11r 5791
#define FPHDLTXD_CID_12r 5792
#define FPHDLTXD_CID_13r 5793
#define FPHDLTXD_CID_14r 5794
#define FPHDLTXD_CID_15r 5795
#define FPINTE1_CID_0r 5796
#define FPINTE1_CID_1r 5797
#define FPINTE1_CID_2r 5798
#define FPINTE1_CID_3r 5799
#define FPINTE1_CID_4r 5800
#define FPINTE1_CID_5r 5801
#define FPINTE1_CID_6r 5802
#define FPINTE1_CID_7r 5803
#define FPINTE1_CID_8r 5804
#define FPINTE1_CID_9r 5805
#define FPINTE1_CID_10r 5806
#define FPINTE1_CID_11r 5807
#define FPINTE1_CID_12r 5808
#define FPINTE1_CID_13r 5809
#define FPINTE1_CID_14r 5810
#define FPINTE1_CID_15r 5811
#define FPINTS1_CID_0r 5812
#define FPINTS1_CID_1r 5813
#define FPINTS1_CID_2r 5814
#define FPINTS1_CID_3r 5815
#define FPINTS1_CID_4r 5816
#define FPINTS1_CID_5r 5817
#define FPINTS1_CID_6r 5818
#define FPINTS1_CID_7r 5819
#define FPINTS1_CID_8r 5820
#define FPINTS1_CID_9r 5821
#define FPINTS1_CID_10r 5822
#define FPINTS1_CID_11r 5823
#define FPINTS1_CID_12r 5824
#define FPINTS1_CID_13r 5825
#define FPINTS1_CID_14r 5826
#define FPINTS1_CID_15r 5827
#define FPINTS2_CID_0r 5828
#define FPINTS2_CID_1r 5829
#define FPINTS2_CID_2r 5830
#define FPINTS2_CID_3r 5831
#define FPINTS2_CID_4r 5832
#define FPINTS2_CID_5r 5833
#define FPINTS2_CID_6r 5834
#define FPINTS2_CID_7r 5835
#define FPINTS2_CID_8r 5836
#define FPINTS2_CID_9r 5837
#define FPINTS2_CID_10r 5838
#define FPINTS2_CID_11r 5839
#define FPINTS2_CID_12r 5840
#define FPINTS2_CID_13r 5841
#define FPINTS2_CID_14r 5842
#define FPINTS2_CID_15r 5843
#define FPLCVEC_CID_0r 5844
#define FPLCVEC_CID_1r 5845
#define FPLCVEC_CID_2r 5846
#define FPLCVEC_CID_3r 5847
#define FPLCVEC_CID_4r 5848
#define FPLCVEC_CID_5r 5849
#define FPLCVEC_CID_6r 5850
#define FPLCVEC_CID_7r 5851
#define FPLCVEC_CID_8r 5852
#define FPLCVEC_CID_9r 5853
#define FPLCVEC_CID_10r 5854
#define FPLCVEC_CID_11r 5855
#define FPLCVEC_CID_12r 5856
#define FPLCVEC_CID_13r 5857
#define FPLCVEC_CID_14r 5858
#define FPLCVEC_CID_15r 5859
#define FPMTSLP_CID_0r 5860
#define FPMTSLP_CID_1r 5861
#define FPMTSLP_CID_2r 5862
#define FPMTSLP_CID_3r 5863
#define FPMTSLP_CID_4r 5864
#define FPMTSLP_CID_5r 5865
#define FPMTSLP_CID_6r 5866
#define FPMTSLP_CID_7r 5867
#define FPMTSLP_CID_8r 5868
#define FPMTSLP_CID_9r 5869
#define FPMTSLP_CID_10r 5870
#define FPMTSLP_CID_11r 5871
#define FPMTSLP_CID_12r 5872
#define FPMTSLP_CID_13r 5873
#define FPMTSLP_CID_14r 5874
#define FPMTSLP_CID_15r 5875
#define FPNINTE2_CID_0r 5876
#define FPNINTE2_CID_1r 5877
#define FPNINTE2_CID_2r 5878
#define FPNINTE2_CID_3r 5879
#define FPNINTE2_CID_4r 5880
#define FPNINTE2_CID_5r 5881
#define FPNINTE2_CID_6r 5882
#define FPNINTE2_CID_7r 5883
#define FPNINTE2_CID_8r 5884
#define FPNINTE2_CID_9r 5885
#define FPNINTE2_CID_10r 5886
#define FPNINTE2_CID_11r 5887
#define FPNINTE2_CID_12r 5888
#define FPNINTE2_CID_13r 5889
#define FPNINTE2_CID_14r 5890
#define FPNINTE2_CID_15r 5891
#define FPRBCFG1r 5892
#define FPRBCFG2r 5893
#define FPRHFD_CID_0r 5894
#define FPRHFD_CID_1r 5895
#define FPRHFD_CID_2r 5896
#define FPRHFD_CID_3r 5897
#define FPRHFD_CID_4r 5898
#define FPRHFD_CID_5r 5899
#define FPRHFD_CID_6r 5900
#define FPRHFD_CID_7r 5901
#define FPRHFD_CID_8r 5902
#define FPRHFD_CID_9r 5903
#define FPRHFD_CID_10r 5904
#define FPRHFD_CID_11r 5905
#define FPRHFD_CID_12r 5906
#define FPRHFD_CID_13r 5907
#define FPRHFD_CID_14r 5908
#define FPRHFD_CID_15r 5909
#define FPRSBRP_CID_0r 5910
#define FPRSBRP_CID_1r 5911
#define FPRSBRP_CID_2r 5912
#define FPRSBRP_CID_3r 5913
#define FPRSBRP_CID_4r 5914
#define FPRSBRP_CID_5r 5915
#define FPRSBRP_CID_6r 5916
#define FPRSBRP_CID_7r 5917
#define FPRSBRP_CID_8r 5918
#define FPRSBRP_CID_9r 5919
#define FPRSBRP_CID_10r 5920
#define FPRSBRP_CID_11r 5921
#define FPRSBRP_CID_12r 5922
#define FPRSBRP_CID_13r 5923
#define FPRSBRP_CID_14r 5924
#define FPRSBRP_CID_15r 5925
#define FPRSBWP_CID_0r 5926
#define FPRSBWP_CID_1r 5927
#define FPRSBWP_CID_2r 5928
#define FPRSBWP_CID_3r 5929
#define FPRSBWP_CID_4r 5930
#define FPRSBWP_CID_5r 5931
#define FPRSBWP_CID_6r 5932
#define FPRSBWP_CID_7r 5933
#define FPRSBWP_CID_8r 5934
#define FPRSBWP_CID_9r 5935
#define FPRSBWP_CID_10r 5936
#define FPRSBWP_CID_11r 5937
#define FPRSBWP_CID_12r 5938
#define FPRSBWP_CID_13r 5939
#define FPRSBWP_CID_14r 5940
#define FPRSBWP_CID_15r 5941
#define FPRSIG1_CID_0r 5942
#define FPRSIG1_CID_1r 5943
#define FPRSIG1_CID_2r 5944
#define FPRSIG1_CID_3r 5945
#define FPRSIG1_CID_4r 5946
#define FPRSIG1_CID_5r 5947
#define FPRSIG1_CID_6r 5948
#define FPRSIG1_CID_7r 5949
#define FPRSIG1_CID_8r 5950
#define FPRSIG1_CID_9r 5951
#define FPRSIG1_CID_10r 5952
#define FPRSIG1_CID_11r 5953
#define FPRSIG1_CID_12r 5954
#define FPRSIG1_CID_13r 5955
#define FPRSIG1_CID_14r 5956
#define FPRSIG1_CID_15r 5957
#define FPRSIG2_CID_0r 5958
#define FPRSIG2_CID_1r 5959
#define FPRSIG2_CID_2r 5960
#define FPRSIG2_CID_3r 5961
#define FPRSIG2_CID_4r 5962
#define FPRSIG2_CID_5r 5963
#define FPRSIG2_CID_6r 5964
#define FPRSIG2_CID_7r 5965
#define FPRSIG2_CID_8r 5966
#define FPRSIG2_CID_9r 5967
#define FPRSIG2_CID_10r 5968
#define FPRSIG2_CID_11r 5969
#define FPRSIG2_CID_12r 5970
#define FPRSIG2_CID_13r 5971
#define FPRSIG2_CID_14r 5972
#define FPRSIG2_CID_15r 5973
#define FPRSIG3_CID_0r 5974
#define FPRSIG3_CID_1r 5975
#define FPRSIG3_CID_2r 5976
#define FPRSIG3_CID_3r 5977
#define FPRSIG3_CID_4r 5978
#define FPRSIG3_CID_5r 5979
#define FPRSIG3_CID_6r 5980
#define FPRSIG3_CID_7r 5981
#define FPRSIG3_CID_8r 5982
#define FPRSIG3_CID_9r 5983
#define FPRSIG3_CID_10r 5984
#define FPRSIG3_CID_11r 5985
#define FPRSIG3_CID_12r 5986
#define FPRSIG3_CID_13r 5987
#define FPRSIG3_CID_14r 5988
#define FPRSIG3_CID_15r 5989
#define FPRSIG4_CID_0r 5990
#define FPRSIG4_CID_1r 5991
#define FPRSIG4_CID_2r 5992
#define FPRSIG4_CID_3r 5993
#define FPRSIG4_CID_4r 5994
#define FPRSIG4_CID_5r 5995
#define FPRSIG4_CID_6r 5996
#define FPRSIG4_CID_7r 5997
#define FPRSIG4_CID_8r 5998
#define FPRSIG4_CID_9r 5999
#define FPRSIG4_CID_10r 6000
#define FPRSIG4_CID_11r 6001
#define FPRSIG4_CID_12r 6002
#define FPRSIG4_CID_13r 6003
#define FPRSIG4_CID_14r 6004
#define FPRSIG4_CID_15r 6005
#define FPRSIG5_CID_0r 6006
#define FPRSIG5_CID_1r 6007
#define FPRSIG5_CID_2r 6008
#define FPRSIG5_CID_3r 6009
#define FPRSIG5_CID_4r 6010
#define FPRSIG5_CID_5r 6011
#define FPRSIG5_CID_6r 6012
#define FPRSIG5_CID_7r 6013
#define FPRSIG5_CID_8r 6014
#define FPRSIG5_CID_9r 6015
#define FPRSIG5_CID_10r 6016
#define FPRSIG5_CID_11r 6017
#define FPRSIG5_CID_12r 6018
#define FPRSIG5_CID_13r 6019
#define FPRSIG5_CID_14r 6020
#define FPRSIG5_CID_15r 6021
#define FPRSIG6_CID_0r 6022
#define FPRSIG6_CID_1r 6023
#define FPRSIG6_CID_2r 6024
#define FPRSIG6_CID_3r 6025
#define FPRSIG6_CID_4r 6026
#define FPRSIG6_CID_5r 6027
#define FPRSIG6_CID_6r 6028
#define FPRSIG6_CID_7r 6029
#define FPRSIG6_CID_8r 6030
#define FPRSIG6_CID_9r 6031
#define FPRSIG6_CID_10r 6032
#define FPRSIG6_CID_11r 6033
#define FPRSIG6_CID_12r 6034
#define FPRSIG6_CID_13r 6035
#define FPRSIG6_CID_14r 6036
#define FPRSIG6_CID_15r 6037
#define FPRSIG7_CID_0r 6038
#define FPRSIG7_CID_1r 6039
#define FPRSIG7_CID_2r 6040
#define FPRSIG7_CID_3r 6041
#define FPRSIG7_CID_4r 6042
#define FPRSIG7_CID_5r 6043
#define FPRSIG7_CID_6r 6044
#define FPRSIG7_CID_7r 6045
#define FPRSIG7_CID_8r 6046
#define FPRSIG7_CID_9r 6047
#define FPRSIG7_CID_10r 6048
#define FPRSIG7_CID_11r 6049
#define FPRSIG7_CID_12r 6050
#define FPRSIG7_CID_13r 6051
#define FPRSIG7_CID_14r 6052
#define FPRSIG7_CID_15r 6053
#define FPRSIG8_CID_0r 6054
#define FPRSIG8_CID_1r 6055
#define FPRSIG8_CID_2r 6056
#define FPRSIG8_CID_3r 6057
#define FPRSIG8_CID_4r 6058
#define FPRSIG8_CID_5r 6059
#define FPRSIG8_CID_6r 6060
#define FPRSIG8_CID_7r 6061
#define FPRSIG8_CID_8r 6062
#define FPRSIG8_CID_9r 6063
#define FPRSIG8_CID_10r 6064
#define FPRSIG8_CID_11r 6065
#define FPRSIG8_CID_12r 6066
#define FPRSIG8_CID_13r 6067
#define FPRSIG8_CID_14r 6068
#define FPRSIG8_CID_15r 6069
#define FPRXNB1_CID_0r 6070
#define FPRXNB1_CID_1r 6071
#define FPRXNB1_CID_2r 6072
#define FPRXNB1_CID_3r 6073
#define FPRXNB1_CID_4r 6074
#define FPRXNB1_CID_5r 6075
#define FPRXNB1_CID_6r 6076
#define FPRXNB1_CID_7r 6077
#define FPRXNB1_CID_8r 6078
#define FPRXNB1_CID_9r 6079
#define FPRXNB1_CID_10r 6080
#define FPRXNB1_CID_11r 6081
#define FPRXNB1_CID_12r 6082
#define FPRXNB1_CID_13r 6083
#define FPRXNB1_CID_14r 6084
#define FPRXNB1_CID_15r 6085
#define FPRXNB2_CID_0r 6086
#define FPRXNB2_CID_1r 6087
#define FPRXNB2_CID_2r 6088
#define FPRXNB2_CID_3r 6089
#define FPRXNB2_CID_4r 6090
#define FPRXNB2_CID_5r 6091
#define FPRXNB2_CID_6r 6092
#define FPRXNB2_CID_7r 6093
#define FPRXNB2_CID_8r 6094
#define FPRXNB2_CID_9r 6095
#define FPRXNB2_CID_10r 6096
#define FPRXNB2_CID_11r 6097
#define FPRXNB2_CID_12r 6098
#define FPRXNB2_CID_13r 6099
#define FPRXNB2_CID_14r 6100
#define FPRXNB2_CID_15r 6101
#define FPRXNB3_CID_0r 6102
#define FPRXNB3_CID_1r 6103
#define FPRXNB3_CID_2r 6104
#define FPRXNB3_CID_3r 6105
#define FPRXNB3_CID_4r 6106
#define FPRXNB3_CID_5r 6107
#define FPRXNB3_CID_6r 6108
#define FPRXNB3_CID_7r 6109
#define FPRXNB3_CID_8r 6110
#define FPRXNB3_CID_9r 6111
#define FPRXNB3_CID_10r 6112
#define FPRXNB3_CID_11r 6113
#define FPRXNB3_CID_12r 6114
#define FPRXNB3_CID_13r 6115
#define FPRXNB3_CID_14r 6116
#define FPRXNB3_CID_15r 6117
#define FPSEFC_CID_0r 6118
#define FPSEFC_CID_1r 6119
#define FPSEFC_CID_2r 6120
#define FPSEFC_CID_3r 6121
#define FPSEFC_CID_4r 6122
#define FPSEFC_CID_5r 6123
#define FPSEFC_CID_6r 6124
#define FPSEFC_CID_7r 6125
#define FPSEFC_CID_8r 6126
#define FPSEFC_CID_9r 6127
#define FPSEFC_CID_10r 6128
#define FPSEFC_CID_11r 6129
#define FPSEFC_CID_12r 6130
#define FPSEFC_CID_13r 6131
#define FPSEFC_CID_14r 6132
#define FPSEFC_CID_15r 6133
#define FPSTAT1_CID_0r 6134
#define FPSTAT1_CID_1r 6135
#define FPSTAT1_CID_2r 6136
#define FPSTAT1_CID_3r 6137
#define FPSTAT1_CID_4r 6138
#define FPSTAT1_CID_5r 6139
#define FPSTAT1_CID_6r 6140
#define FPSTAT1_CID_7r 6141
#define FPSTAT1_CID_8r 6142
#define FPSTAT1_CID_9r 6143
#define FPSTAT1_CID_10r 6144
#define FPSTAT1_CID_11r 6145
#define FPSTAT1_CID_12r 6146
#define FPSTAT1_CID_13r 6147
#define FPSTAT1_CID_14r 6148
#define FPSTAT1_CID_15r 6149
#define FPSTAT2_CID_0r 6150
#define FPSTAT2_CID_1r 6151
#define FPSTAT2_CID_2r 6152
#define FPSTAT2_CID_3r 6153
#define FPSTAT2_CID_4r 6154
#define FPSTAT2_CID_5r 6155
#define FPSTAT2_CID_6r 6156
#define FPSTAT2_CID_7r 6157
#define FPSTAT2_CID_8r 6158
#define FPSTAT2_CID_9r 6159
#define FPSTAT2_CID_10r 6160
#define FPSTAT2_CID_11r 6161
#define FPSTAT2_CID_12r 6162
#define FPSTAT2_CID_13r 6163
#define FPSTAT2_CID_14r 6164
#define FPSTAT2_CID_15r 6165
#define FPTSBRP_CID_0r 6166
#define FPTSBRP_CID_1r 6167
#define FPTSBRP_CID_2r 6168
#define FPTSBRP_CID_3r 6169
#define FPTSBRP_CID_4r 6170
#define FPTSBRP_CID_5r 6171
#define FPTSBRP_CID_6r 6172
#define FPTSBRP_CID_7r 6173
#define FPTSBRP_CID_8r 6174
#define FPTSBRP_CID_9r 6175
#define FPTSBRP_CID_10r 6176
#define FPTSBRP_CID_11r 6177
#define FPTSBRP_CID_12r 6178
#define FPTSBRP_CID_13r 6179
#define FPTSBRP_CID_14r 6180
#define FPTSBRP_CID_15r 6181
#define FPTSBWP_CID_0r 6182
#define FPTSBWP_CID_1r 6183
#define FPTSBWP_CID_2r 6184
#define FPTSBWP_CID_3r 6185
#define FPTSBWP_CID_4r 6186
#define FPTSBWP_CID_5r 6187
#define FPTSBWP_CID_6r 6188
#define FPTSBWP_CID_7r 6189
#define FPTSBWP_CID_8r 6190
#define FPTSBWP_CID_9r 6191
#define FPTSBWP_CID_10r 6192
#define FPTSBWP_CID_11r 6193
#define FPTSBWP_CID_12r 6194
#define FPTSBWP_CID_13r 6195
#define FPTSBWP_CID_14r 6196
#define FPTSBWP_CID_15r 6197
#define FPTSIG1_CID_0r 6198
#define FPTSIG1_CID_1r 6199
#define FPTSIG1_CID_2r 6200
#define FPTSIG1_CID_3r 6201
#define FPTSIG1_CID_4r 6202
#define FPTSIG1_CID_5r 6203
#define FPTSIG1_CID_6r 6204
#define FPTSIG1_CID_7r 6205
#define FPTSIG1_CID_8r 6206
#define FPTSIG1_CID_9r 6207
#define FPTSIG1_CID_10r 6208
#define FPTSIG1_CID_11r 6209
#define FPTSIG1_CID_12r 6210
#define FPTSIG1_CID_13r 6211
#define FPTSIG1_CID_14r 6212
#define FPTSIG1_CID_15r 6213
#define FPTSIG2_CID_0r 6214
#define FPTSIG2_CID_1r 6215
#define FPTSIG2_CID_2r 6216
#define FPTSIG2_CID_3r 6217
#define FPTSIG2_CID_4r 6218
#define FPTSIG2_CID_5r 6219
#define FPTSIG2_CID_6r 6220
#define FPTSIG2_CID_7r 6221
#define FPTSIG2_CID_8r 6222
#define FPTSIG2_CID_9r 6223
#define FPTSIG2_CID_10r 6224
#define FPTSIG2_CID_11r 6225
#define FPTSIG2_CID_12r 6226
#define FPTSIG2_CID_13r 6227
#define FPTSIG2_CID_14r 6228
#define FPTSIG2_CID_15r 6229
#define FPTSIG3_CID_0r 6230
#define FPTSIG3_CID_1r 6231
#define FPTSIG3_CID_2r 6232
#define FPTSIG3_CID_3r 6233
#define FPTSIG3_CID_4r 6234
#define FPTSIG3_CID_5r 6235
#define FPTSIG3_CID_6r 6236
#define FPTSIG3_CID_7r 6237
#define FPTSIG3_CID_8r 6238
#define FPTSIG3_CID_9r 6239
#define FPTSIG3_CID_10r 6240
#define FPTSIG3_CID_11r 6241
#define FPTSIG3_CID_12r 6242
#define FPTSIG3_CID_13r 6243
#define FPTSIG3_CID_14r 6244
#define FPTSIG3_CID_15r 6245
#define FPTSIG4_CID_0r 6246
#define FPTSIG4_CID_1r 6247
#define FPTSIG4_CID_2r 6248
#define FPTSIG4_CID_3r 6249
#define FPTSIG4_CID_4r 6250
#define FPTSIG4_CID_5r 6251
#define FPTSIG4_CID_6r 6252
#define FPTSIG4_CID_7r 6253
#define FPTSIG4_CID_8r 6254
#define FPTSIG4_CID_9r 6255
#define FPTSIG4_CID_10r 6256
#define FPTSIG4_CID_11r 6257
#define FPTSIG4_CID_12r 6258
#define FPTSIG4_CID_13r 6259
#define FPTSIG4_CID_14r 6260
#define FPTSIG4_CID_15r 6261
#define FPTSIG5_CID_0r 6262
#define FPTSIG5_CID_1r 6263
#define FPTSIG5_CID_2r 6264
#define FPTSIG5_CID_3r 6265
#define FPTSIG5_CID_4r 6266
#define FPTSIG5_CID_5r 6267
#define FPTSIG5_CID_6r 6268
#define FPTSIG5_CID_7r 6269
#define FPTSIG5_CID_8r 6270
#define FPTSIG5_CID_9r 6271
#define FPTSIG5_CID_10r 6272
#define FPTSIG5_CID_11r 6273
#define FPTSIG5_CID_12r 6274
#define FPTSIG5_CID_13r 6275
#define FPTSIG5_CID_14r 6276
#define FPTSIG5_CID_15r 6277
#define FPTSIG6_CID_0r 6278
#define FPTSIG6_CID_1r 6279
#define FPTSIG6_CID_2r 6280
#define FPTSIG6_CID_3r 6281
#define FPTSIG6_CID_4r 6282
#define FPTSIG6_CID_5r 6283
#define FPTSIG6_CID_6r 6284
#define FPTSIG6_CID_7r 6285
#define FPTSIG6_CID_8r 6286
#define FPTSIG6_CID_9r 6287
#define FPTSIG6_CID_10r 6288
#define FPTSIG6_CID_11r 6289
#define FPTSIG6_CID_12r 6290
#define FPTSIG6_CID_13r 6291
#define FPTSIG6_CID_14r 6292
#define FPTSIG6_CID_15r 6293
#define FPTSIG7_CID_0r 6294
#define FPTSIG7_CID_1r 6295
#define FPTSIG7_CID_2r 6296
#define FPTSIG7_CID_3r 6297
#define FPTSIG7_CID_4r 6298
#define FPTSIG7_CID_5r 6299
#define FPTSIG7_CID_6r 6300
#define FPTSIG7_CID_7r 6301
#define FPTSIG7_CID_8r 6302
#define FPTSIG7_CID_9r 6303
#define FPTSIG7_CID_10r 6304
#define FPTSIG7_CID_11r 6305
#define FPTSIG7_CID_12r 6306
#define FPTSIG7_CID_13r 6307
#define FPTSIG7_CID_14r 6308
#define FPTSIG7_CID_15r 6309
#define FPTSIG8_CID_0r 6310
#define FPTSIG8_CID_1r 6311
#define FPTSIG8_CID_2r 6312
#define FPTSIG8_CID_3r 6313
#define FPTSIG8_CID_4r 6314
#define FPTSIG8_CID_5r 6315
#define FPTSIG8_CID_6r 6316
#define FPTSIG8_CID_7r 6317
#define FPTSIG8_CID_8r 6318
#define FPTSIG8_CID_9r 6319
#define FPTSIG8_CID_10r 6320
#define FPTSIG8_CID_11r 6321
#define FPTSIG8_CID_12r 6322
#define FPTSIG8_CID_13r 6323
#define FPTSIG8_CID_14r 6324
#define FPTSIG8_CID_15r 6325
#define FPTSLB1_CID_0r 6326
#define FPTSLB1_CID_1r 6327
#define FPTSLB1_CID_2r 6328
#define FPTSLB1_CID_3r 6329
#define FPTSLB1_CID_4r 6330
#define FPTSLB1_CID_5r 6331
#define FPTSLB1_CID_6r 6332
#define FPTSLB1_CID_7r 6333
#define FPTSLB1_CID_8r 6334
#define FPTSLB1_CID_9r 6335
#define FPTSLB1_CID_10r 6336
#define FPTSLB1_CID_11r 6337
#define FPTSLB1_CID_12r 6338
#define FPTSLB1_CID_13r 6339
#define FPTSLB1_CID_14r 6340
#define FPTSLB1_CID_15r 6341
#define FPTSLB2_CID_0r 6342
#define FPTSLB2_CID_1r 6343
#define FPTSLB2_CID_2r 6344
#define FPTSLB2_CID_3r 6345
#define FPTSLB2_CID_4r 6346
#define FPTSLB2_CID_5r 6347
#define FPTSLB2_CID_6r 6348
#define FPTSLB2_CID_7r 6349
#define FPTSLB2_CID_8r 6350
#define FPTSLB2_CID_9r 6351
#define FPTSLB2_CID_10r 6352
#define FPTSLB2_CID_11r 6353
#define FPTSLB2_CID_12r 6354
#define FPTSLB2_CID_13r 6355
#define FPTSLB2_CID_14r 6356
#define FPTSLB2_CID_15r 6357
#define FPTXNB1_CID_0r 6358
#define FPTXNB1_CID_1r 6359
#define FPTXNB1_CID_2r 6360
#define FPTXNB1_CID_3r 6361
#define FPTXNB1_CID_4r 6362
#define FPTXNB1_CID_5r 6363
#define FPTXNB1_CID_6r 6364
#define FPTXNB1_CID_7r 6365
#define FPTXNB1_CID_8r 6366
#define FPTXNB1_CID_9r 6367
#define FPTXNB1_CID_10r 6368
#define FPTXNB1_CID_11r 6369
#define FPTXNB1_CID_12r 6370
#define FPTXNB1_CID_13r 6371
#define FPTXNB1_CID_14r 6372
#define FPTXNB1_CID_15r 6373
#define FPTXNB2_CID_0r 6374
#define FPTXNB2_CID_1r 6375
#define FPTXNB2_CID_2r 6376
#define FPTXNB2_CID_3r 6377
#define FPTXNB2_CID_4r 6378
#define FPTXNB2_CID_5r 6379
#define FPTXNB2_CID_6r 6380
#define FPTXNB2_CID_7r 6381
#define FPTXNB2_CID_8r 6382
#define FPTXNB2_CID_9r 6383
#define FPTXNB2_CID_10r 6384
#define FPTXNB2_CID_11r 6385
#define FPTXNB2_CID_12r 6386
#define FPTXNB2_CID_13r 6387
#define FPTXNB2_CID_14r 6388
#define FPTXNB2_CID_15r 6389
#define FPTXNB3_CID_0r 6390
#define FPTXNB3_CID_1r 6391
#define FPTXNB3_CID_2r 6392
#define FPTXNB3_CID_3r 6393
#define FPTXNB3_CID_4r 6394
#define FPTXNB3_CID_5r 6395
#define FPTXNB3_CID_6r 6396
#define FPTXNB3_CID_7r 6397
#define FPTXNB3_CID_8r 6398
#define FPTXNB3_CID_9r 6399
#define FPTXNB3_CID_10r 6400
#define FPTXNB3_CID_11r 6401
#define FPTXNB3_CID_12r 6402
#define FPTXNB3_CID_13r 6403
#define FPTXNB3_CID_14r 6404
#define FPTXNB3_CID_15r 6405
#define FP_CAM_BIST_CONFIGr 6406
#define FP_CAM_BIST_CONTROLr 6407
#define FP_CAM_BIST_DBG_DATAr 6408
#define FP_CAM_BIST_DBG_DATA_VALIDr 6409
#define FP_CAM_BIST_DEBUG_CONTROLr 6410
#define FP_CAM_BIST_DEBUG_DATAr 6411
#define FP_CAM_BIST_DEBUG_SENDr 6412
#define FP_CAM_BIST_ENABLEr 6413
#define FP_CAM_BIST_ENABLE_LOWERr 6414
#define FP_CAM_BIST_ENABLE_ONE_TCAMr 6415
#define FP_CAM_BIST_ENABLE_TWO_TCAMr 6416
#define FP_CAM_BIST_ENABLE_UPPERr 6417
#define FP_CAM_BIST_S10_STATUSr 6418
#define FP_CAM_BIST_S12_STATUSr 6419
#define FP_CAM_BIST_S14_STATUSr 6420
#define FP_CAM_BIST_S15_STATUSr 6421
#define FP_CAM_BIST_S2_STATUSr 6422
#define FP_CAM_BIST_S3_STATUSr 6423
#define FP_CAM_BIST_S5_STATUSr 6424
#define FP_CAM_BIST_S6_STATUSr 6425
#define FP_CAM_BIST_S8_STATUSr 6426
#define FP_CAM_BIST_STATUSr 6427
#define FP_CAM_CONTROLr 6428
#define FP_CAM_CONTROL_15r 6429
#define FP_CAM_CONTROL_64r 6430
#define FP_CAM_CONTROL_14_THRU_10r 6431
#define FP_CAM_CONTROL_4_THRU_0r 6432
#define FP_CAM_CONTROL_9_THRU_5r 6433
#define FP_CAM_CONTROL_LOWERr 6434
#define FP_CAM_CONTROL_SLICE_11_8r 6435
#define FP_CAM_CONTROL_SLICE_15_8r 6436
#define FP_CAM_CONTROL_SLICE_3_0r 6437
#define FP_CAM_CONTROL_SLICE_7_0r 6438
#define FP_CAM_CONTROL_SLICE_9_4r 6439
#define FP_CAM_CONTROL_TM_13_THRU_0r 6440
#define FP_CAM_CONTROL_TM_7_THRU_0r 6441
#define FP_CAM_CONTROL_UPPERr 6442
#define FP_CAM_DEBUG_CONTROLr 6443
#define FP_CAM_DEBUG_DATAr 6444
#define FP_CAM_DEBUG_DATA_0r 6445
#define FP_CAM_DEBUG_DATA_1r 6446
#define FP_CAM_DEBUG_DATA_2r 6447
#define FP_CAM_DEBUG_DATA_3r 6448
#define FP_CAM_DEBUG_DATA_4r 6449
#define FP_CAM_DEBUG_DATA_5r 6450
#define FP_CAM_DEBUG_GLOBAL_MASKr 6451
#define FP_CAM_DEBUG_SENDr 6452
#define FP_CAM_ENABLEr 6453
#define FP_CAM_SAM_1r 6454
#define FP_CAM_SAM_2r 6455
#define FP_COUNTER_RAM_INIT_DATA0r 6456
#define FP_COUNTER_RAM_INIT_DATA1r 6457
#define FP_DEBUG_CONTROLr 6458
#define FP_DEBUG_EVENTr 6459
#define FP_DEBUG_EVENT_MASKr 6460
#define FP_DEBUG_STATUS_0r 6461
#define FP_DEBUG_STATUS_1r 6462
#define FP_DEBUG_STATUS_2r 6463
#define FP_DOS_ATTACK_LOOKUP_STATUS_VECTOR_SELr 6464
#define FP_DOUBLE_WIDE_F4_SELECTr 6465
#define FP_ECMP_HASH_CONTROLr 6466
#define FP_F4_SELECTr 6467
#define FP_FIELD_SEL_PARITY_CONTROLr 6468
#define FP_FIELD_SEL_PARITY_STATUS_INTRr 6469
#define FP_FIELD_SEL_PARITY_STATUS_NACKr 6470
#define FP_FORCE_FORWARDING_FIELDr 6471
#define FP_GLOBAL_MASK_CAM_CONTROL_SLICE_15_8r 6472
#define FP_GLOBAL_MASK_CAM_CONTROL_SLICE_3_0r 6473
#define FP_GLOBAL_MASK_CAM_CONTROL_SLICE_7_0r 6474
#define FP_GLOBAL_MASK_CAM_CONTROL_SLICE_9_4r 6475
#define FP_GM_TCAM_BLK_SELr 6476
#define FP_METER_CONTROLr 6477
#define FP_METER_RAM_INIT_DATA0r 6478
#define FP_METER_RAM_INIT_DATA1r 6479
#define FP_METER_SELECTr 6480
#define FP_METER_TABLE_TMr 6481
#define FP_METER_TM_CONTROLr 6482
#define FP_METER_TM_LOWERr 6483
#define FP_NON_ROTATED_CAM_CONTROLr 6484
#define FP_POLICY_CONTROLr 6485
#define FP_POLICY_PARITY_CONTROLr 6486
#define FP_POLICY_PARITY_STATUSr 6487
#define FP_POLICY_PMr 6488
#define FP_POLICY_RAM_INIT_DATA0r 6489
#define FP_POLICY_RAM_INIT_DATA1r 6490
#define FP_POLICY_RAM_INIT_DATA2r 6491
#define FP_POLICY_TABLE_TM_CONTROLr 6492
#define FP_POLICY_TM_LOWERr 6493
#define FP_POLICY_TM_UPPERr 6494
#define FP_RAM_CONTROL_1r 6495
#define FP_RAM_CONTROL_64r 6496
#define FP_RAM_DBGCTRLr 6497
#define FP_ROTATED_CAM_CONTROLr 6498
#define FP_SLICE_CONFIGr 6499
#define FP_SLICE_ENABLEr 6500
#define FP_SLICE_INDEX_CONTROLr 6501
#define FP_SLICE_METER_MAP_ENABLEr 6502
#define FP_STORM_RAM_INIT_DATAr 6503
#define FP_TCAM_BLK_SELr 6504
#define FP_TCAM_ECC_RAM_INIT_DATAr 6505
#define FP_UDF_PARITY_CONTROLr 6506
#define FP_UDF_PARITY_STATUS_INTRr 6507
#define FP_UDF_PARITY_STATUS_NACKr 6508
#define FRAME_PAD_ENABLEr 6509
#define FRAME_PAD_SIZEr 6510
#define FRBINTE1r 6511
#define FRBINTE2r 6512
#define FRBINTS1r 6513
#define FRBINTS2r 6514
#define FRCFG1r 6515
#define FRCFG2r 6516
#define FREE_CELLPTRS_CG0_CH0r 6517
#define FREE_CELLPTRS_CG0_CH1r 6518
#define FREE_CELLPTRS_CG1_CH0r 6519
#define FREE_CELLPTRS_CG1_CH1r 6520
#define FREE_CELLPTRS_CH0r 6521
#define FREE_CELLPTRS_CH1r 6522
#define FRM_ECC_ADDR0r 6523
#define FRM_ECC_ADDR1r 6524
#define FRM_ECC_ADDR2r 6525
#define FRM_ECC_ADDR3r 6526
#define FRM_ECC_ADDR4r 6527
#define FRM_ECC_ADDR5r 6528
#define FRM_ECC_ADDR6r 6529
#define FRM_ECC_ADDR7r 6530
#define FRM_ECC_ADDR8r 6531
#define FRM_ECC_ADDR9r 6532
#define FRM_ECC_ADDR10r 6533
#define FRM_ECC_ADDR11r 6534
#define FRM_ECC_ADDR12r 6535
#define FRM_ECC_ADDR13r 6536
#define FRM_ECC_ADDR14r 6537
#define FRM_ECC_ADDR15r 6538
#define FRM_ECC_ADDR16r 6539
#define FRM_ECC_ADDR17r 6540
#define FRM_ECC_ADDR18r 6541
#define FRM_ECC_ADDR19r 6542
#define FRM_ECC_ADDR20r 6543
#define FRM_ECC_ADDR21r 6544
#define FRM_ECC_ADDR22r 6545
#define FRM_ECC_ADDR23r 6546
#define FRM_ECC_ADDR24r 6547
#define FRM_ECC_ADDR25r 6548
#define FRM_ECC_ADDR26r 6549
#define FRM_ECC_ADDR27r 6550
#define FRM_ECC_ADDR28r 6551
#define FRM_ECC_ADDR29r 6552
#define FRM_ECC_ADDR30r 6553
#define FRM_ECC_ADDR31r 6554
#define FRM_ECC_CONFIG0r 6555
#define FRM_ECC_CONFIG1r 6556
#define FRM_ECC_CONFIG2r 6557
#define FRM_ECC_CONFIG3r 6558
#define FRM_ECC_CONFIG4r 6559
#define FRM_ECC_CONFIG5r 6560
#define FRM_ECC_CONFIG6r 6561
#define FRM_ECC_CONFIG7r 6562
#define FRM_ECC_CONFIG8r 6563
#define FRM_ECC_CONFIG9r 6564
#define FRM_ECC_CONFIG10r 6565
#define FRM_ECC_CONFIG11r 6566
#define FRM_ECC_CONFIG12r 6567
#define FRM_ECC_CONFIG13r 6568
#define FRM_ECC_CONFIG14r 6569
#define FRM_ECC_CONFIG15r 6570
#define FRM_ECC_CONFIG16r 6571
#define FRM_ECC_CONFIG17r 6572
#define FRM_ECC_CONFIG18r 6573
#define FRM_ECC_CONFIG19r 6574
#define FRM_ECC_CONFIG20r 6575
#define FRM_ECC_CONFIG21r 6576
#define FRM_ECC_CONFIG22r 6577
#define FRM_ECC_CONFIG23r 6578
#define FRM_ECC_CONFIG24r 6579
#define FRM_ECC_CONFIG25r 6580
#define FRM_ECC_CONFIG26r 6581
#define FRM_ECC_CONFIG27r 6582
#define FRM_ECC_CONFIG28r 6583
#define FRM_ECC_CONFIG29r 6584
#define FRM_ECC_CONFIG30r 6585
#define FRM_ECC_CONFIG31r 6586
#define FRM_ECC_ERROR0r 6587
#define FRM_ECC_ERROR1r 6588
#define FRM_ECC_ERROR2r 6589
#define FRM_ECC_ERROR3r 6590
#define FRM_ECC_ERROR0_MASKr 6591
#define FRM_ECC_ERROR1_MASKr 6592
#define FRM_ECC_ERROR2_MASKr 6593
#define FRM_ECC_ERROR3_MASKr 6594
#define FRM_LENGTHr 6595
#define FRPRBPAT1r 6596
#define FRPRBPAT2r 6597
#define FRPRBSTAT1r 6598
#define FRPRBSTAT2r 6599
#define FRPRTSEL1_1r 6600
#define FRPRTSEL1_2r 6601
#define FRPRTSEL2_1r 6602
#define FRPRTSEL2_2r 6603
#define FR_CONFIG0r 6604
#define FR_CONFIG1r 6605
#define FR_CONFIG2r 6606
#define FR_CONFIG3r 6607
#define FR_CONFIG4r 6608
#define FR_CONFIG5r 6609
#define FR_CONFIG6r 6610
#define FR_CONFIG7r 6611
#define FR_CONFIG8r 6612
#define FR_CONFIG9r 6613
#define FR_CONFIG10r 6614
#define FR_CONFIG11r 6615
#define FR_CONFIG12r 6616
#define FR_CONFIG13r 6617
#define FR_CONFIG14r 6618
#define FR_CONFIG15r 6619
#define FR_CONFIG16r 6620
#define FR_CONFIG17r 6621
#define FR_DEBUGr 6622
#define FR_ECC_DEBUGr 6623
#define FR_ECC_ERROR0r 6624
#define FR_ECC_ERROR0_MASKr 6625
#define FR_ECC_STATUS0r 6626
#define FR_ECC_STATUS1r 6627
#define FR_ERROR0r 6628
#define FR_ERROR1r 6629
#define FR_ERROR2r 6630
#define FR_ERROR3r 6631
#define FR_ERROR4r 6632
#define FR_ERROR5r 6633
#define FR_ERROR6r 6634
#define FR_ERROR7r 6635
#define FR_ERROR8r 6636
#define FR_ERROR0_MASKr 6637
#define FR_ERROR1_MASKr 6638
#define FR_ERROR2_MASKr 6639
#define FR_ERROR3_MASKr 6640
#define FR_ERROR4_MASKr 6641
#define FR_ERROR5_MASKr 6642
#define FR_ERROR6_MASKr 6643
#define FR_ERROR7_MASKr 6644
#define FR_ERROR8_MASKr 6645
#define FR_FLOW_CTL_GLOBALr 6646
#define FR_FLOW_CTL_GLOBAL_CNTr 6647
#define FR_FLOW_CTL_UNICASTr 6648
#define FR_FLOW_CTL_UNICAST_CNTr 6649
#define FR_FULL_STATUS_DEBUG0r 6650
#define FR_FULL_STATUS_DEBUG1r 6651
#define FR_FULL_STATUS_DEBUG2r 6652
#define FR_FULL_STATUS_DEBUG3r 6653
#define FR_FULL_STATUS_DEBUG4r 6654
#define FR_FULL_STATUS_DEBUG5r 6655
#define FR_FULL_STATUS_DEBUG6r 6656
#define FR_FULL_STATUS_DEBUG7r 6657
#define FR_FULL_STATUS_DEBUG8r 6658
#define FR_MATRIX_OVERFLOW_STATUS0r 6659
#define FR_MATRIX_OVERFLOW_STATUS1r 6660
#define FR_PARTIAL_PKT_CNT_Ar 6661
#define FR_PARTIAL_PKT_CNT_Br 6662
#define FR_PKT_CNT_Ar 6663
#define FR_PKT_CNT_Br 6664
#define FR_RAM_TM0r 6665
#define FR_SC0_LINK_EN_REMAP0r 6666
#define FR_SC0_LINK_EN_REMAP1r 6667
#define FR_SC0_LINK_EN_REMAP2r 6668
#define FR_SC0_LINK_EN_REMAP3r 6669
#define FR_SC1_LINK_EN_REMAP0r 6670
#define FR_SC1_LINK_EN_REMAP1r 6671
#define FR_SC1_LINK_EN_REMAP2r 6672
#define FR_SC1_LINK_EN_REMAP3r 6673
#define FR_SF_BUFFER_WATER_MARKr 6674
#define FR_SKEW_STATUS0r 6675
#define FR_SKEW_STATUS1r 6676
#define FR_STATUS0r 6677
#define FR_STATUS1r 6678
#define FR_STATUS2r 6679
#define FR_STATUS3r 6680
#define FR_TRACE_IF_CAPT_0r 6681
#define FR_TRACE_IF_CAPT_1r 6682
#define FR_TRACE_IF_CAPT_2r 6683
#define FR_TRACE_IF_CAPT_3r 6684
#define FR_TRACE_IF_CONTROLr 6685
#define FR_TRACE_IF_COUNTERr 6686
#define FR_TRACE_IF_FIELD_MASK0r 6687
#define FR_TRACE_IF_FIELD_VALUE0r 6688
#define FR_TRACE_IF_STATUSr 6689
#define FR_TRACE_IF_STATUS_MASKr 6690
#define FR_TS_TEST_CNT_Ar 6691
#define FR_TS_TEST_CNT_Br 6692
#define FUSE_REGS_FP_TCAM0r 6693
#define FUSE_REGS_ING_L3_NEXT_HOP_0r 6694
#define FUSE_REGS_L2_ENTRY_0r 6695
#define FUSE_REGS_L2_ENTRY_1r 6696
#define FUSE_REGS_VLAN_MAC_0r 6697
#define GCPOLr 6698
#define GCTRLr 6699
#define GE0_EEE_CONFIGr 6700
#define GE0_GBODE_CELL_CNTr 6701
#define GE0_GBODE_CELL_REQ_CNTr 6702
#define GE0_GBOD_OVRFLWr 6703
#define GE0_S3MII_SPEED_DEBUGr 6704
#define GE10_GBODE_CELL_CNTr 6705
#define GE10_GBODE_CELL_REQ_CNTr 6706
#define GE10_GBOD_OVRFLWr 6707
#define GE11_GBODE_CELL_CNTr 6708
#define GE11_GBODE_CELL_REQ_CNTr 6709
#define GE11_GBOD_OVRFLWr 6710
#define GE1_EEE_CONFIGr 6711
#define GE1_GBODE_CELL_CNTr 6712
#define GE1_GBODE_CELL_REQ_CNTr 6713
#define GE1_GBOD_OVRFLWr 6714
#define GE1_S3MII_SPEED_DEBUGr 6715
#define GE2_EEE_CONFIGr 6716
#define GE2_GBODE_CELL_CNTr 6717
#define GE2_GBODE_CELL_REQ_CNTr 6718
#define GE2_GBOD_OVRFLWr 6719
#define GE2_S3MII_SPEED_DEBUGr 6720
#define GE3_EEE_CONFIGr 6721
#define GE3_GBODE_CELL_CNTr 6722
#define GE3_GBODE_CELL_REQ_CNTr 6723
#define GE3_GBOD_OVRFLWr 6724
#define GE3_S3MII_SPEED_DEBUGr 6725
#define GE4_EEE_CONFIGr 6726
#define GE4_GBODE_CELL_CNTr 6727
#define GE4_GBODE_CELL_REQ_CNTr 6728
#define GE4_GBOD_OVRFLWr 6729
#define GE4_S3MII_SPEED_DEBUGr 6730
#define GE5_EEE_CONFIGr 6731
#define GE5_GBODE_CELL_CNTr 6732
#define GE5_GBODE_CELL_REQ_CNTr 6733
#define GE5_GBOD_OVRFLWr 6734
#define GE5_S3MII_SPEED_DEBUGr 6735
#define GE6_EEE_CONFIGr 6736
#define GE6_GBODE_CELL_CNTr 6737
#define GE6_GBODE_CELL_REQ_CNTr 6738
#define GE6_GBOD_OVRFLWr 6739
#define GE6_S3MII_SPEED_DEBUGr 6740
#define GE7_EEE_CONFIGr 6741
#define GE7_GBODE_CELL_CNTr 6742
#define GE7_GBODE_CELL_REQ_CNTr 6743
#define GE7_GBOD_OVRFLWr 6744
#define GE7_S3MII_SPEED_DEBUGr 6745
#define GE8_GBODE_CELL_CNTr 6746
#define GE8_GBODE_CELL_REQ_CNTr 6747
#define GE8_GBOD_OVRFLWr 6748
#define GE9_GBODE_CELL_CNTr 6749
#define GE9_GBODE_CELL_REQ_CNTr 6750
#define GE9_GBOD_OVRFLWr 6751
#define GEGR_ENABLEr 6752
#define GE_EGR_PKT_DROP_CTLr 6753
#define GE_GBODE_CELL_CNTr 6754
#define GE_GBODE_CELL_REQ_CNTr 6755
#define GE_GBOD_OVRFLWr 6756
#define GE_PORT_CONFIGr 6757
#define GGI_CONFIG0r 6758
#define GGI_CONFIG1r 6759
#define GGI_CONFIG2r 6760
#define GGI_CONFIG3r 6761
#define GGI_CONFIG4r 6762
#define GGI_CONFIG5r 6763
#define GGI_CONFIG6r 6764
#define GGP_NPRI_HI_DEBUGr 6765
#define GGP_NPRI_LO_DEBUGr 6766
#define GGP_PRI_HI_DEBUGr 6767
#define GGP_PRI_LO_DEBUGr 6768
#define GGP_RANK_HI_DEBUGr 6769
#define GGP_RANK_LO_DEBUGr 6770
#define GG_CI_BP_BSAr 6771
#define GG_CI_BP_BSBr 6772
#define GG_CONFIG0r 6773
#define GG_EF_TYPE_DECODEr 6774
#define GG_LOCAL_BSr 6775
#define GG_QM_BP_BSAr 6776
#define GG_QM_BP_BSBr 6777
#define GHOLD0r 6778
#define GHOLD1r 6779
#define GHOLD2r 6780
#define GHOLD3r 6781
#define GHOLD4r 6782
#define GHOLD5r 6783
#define GHOLD6r 6784
#define GHOLD7r 6785
#define GHOLD8r 6786
#define GHOLD9r 6787
#define GHOLD10r 6788
#define GHOLD11r 6789
#define GHOLD12r 6790
#define GHOLD13r 6791
#define GIMBPr 6792
#define GIMRPr 6793
#define GINTEr 6794
#define GINTSr 6795
#define GLOBAL_HDRM_COUNTr 6796
#define GLOBAL_HDRM_LIMITr 6797
#define GLOBAL_MPLS_RANGE_1_LOWERr 6798
#define GLOBAL_MPLS_RANGE_1_UPPERr 6799
#define GLOBAL_MPLS_RANGE_2_LOWERr 6800
#define GLOBAL_MPLS_RANGE_2_UPPERr 6801
#define GLOBAL_SHARED_FILL_STATE_CONFIGr 6802
#define GLOBAL_SP_WRED_AVG_QSIZEr 6803
#define GLOBAL_SP_WRED_CONFIGr 6804
#define GLOBAL_WREDAVGQSIZE_CELLr 6805
#define GLOBAL_WREDAVGQSIZE_PACKETr 6806
#define GLOBAL_WREDCONFIG_CELLr 6807
#define GLOBAL_WREDCONFIG_ECCPr 6808
#define GLOBAL_WREDCONFIG_PACKETr 6809
#define GLOBAL_WREDPARAM_CELLr 6810
#define GLOBAL_WREDPARAM_END_CELLr 6811
#define GLOBAL_WREDPARAM_NONTCP_CELLr 6812
#define GLOBAL_WREDPARAM_NONTCP_PACKETr 6813
#define GLOBAL_WREDPARAM_PACKETr 6814
#define GLOBAL_WREDPARAM_PRI0_END_CELLr 6815
#define GLOBAL_WREDPARAM_PRI0_START_CELLr 6816
#define GLOBAL_WREDPARAM_RED_CELLr 6817
#define GLOBAL_WREDPARAM_RED_END_CELLr 6818
#define GLOBAL_WREDPARAM_RED_PACKETr 6819
#define GLOBAL_WREDPARAM_RED_START_CELLr 6820
#define GLOBAL_WREDPARAM_START_CELLr 6821
#define GLOBAL_WREDPARAM_YELLOW_CELLr 6822
#define GLOBAL_WREDPARAM_YELLOW_END_CELLr 6823
#define GLOBAL_WREDPARAM_YELLOW_PACKETr 6824
#define GLOBAL_WREDPARAM_YELLOW_START_CELLr 6825
#define GLOBAL_WRED_AVG_QSIZE_BUFFEREr 6826
#define GLOBAL_WRED_AVG_QSIZE_BUFFERIr 6827
#define GLOBAL_WRED_AVG_QSIZE_FRACTION_BUFFEREr 6828
#define GLOBAL_WRED_AVG_QSIZE_FRACTION_BUFFERIr 6829
#define GLOBAL_WRED_AVG_QSIZE_FRACTION_QENTRYr 6830
#define GLOBAL_WRED_AVG_QSIZE_QENTRYr 6831
#define GLOBAL_WRED_CONFIG_BUFFEREr 6832
#define GLOBAL_WRED_CONFIG_BUFFERIr 6833
#define GLOBAL_WRED_CONFIG_QENTRYr 6834
#define GLOBAL_WRED_DROP_THD_NONTCP_BUFFEREr 6835
#define GLOBAL_WRED_DROP_THD_NONTCP_BUFFERIr 6836
#define GLOBAL_WRED_DROP_THD_TCP_BUFFEREr 6837
#define GLOBAL_WRED_DROP_THD_TCP_BUFFERIr 6838
#define GLOBAL_WRED_THD_0_ECCPr 6839
#define GLOBAL_WRED_THD_1_ECCPr 6840
#define GMACC0r 6841
#define GMACC1r 6842
#define GMACC2r 6843
#define GMHIGHBANKr 6844
#define GMLOWBANKr 6845
#define GMMEMWARMUPr 6846
#define GPCSCr 6847
#define GPC_BPDU0_HIr 6848
#define GPC_BPDU0_LOr 6849
#define GPC_BPDU1_HIr 6850
#define GPC_BPDU1_LOr 6851
#define GPC_BPDU2_HIr 6852
#define GPC_BPDU2_LOr 6853
#define GPC_BPDU3_HIr 6854
#define GPC_BPDU3_LOr 6855
#define GPC_BPDU4_HIr 6856
#define GPC_BPDU4_LOr 6857
#define GPC_BPDU5_HIr 6858
#define GPC_BPDU5_LOr 6859
#define GPC_EGR_DBGr 6860
#define GPC_EGR_PKT_DROP_CTLr 6861
#define GPC_EGR_SNGL_OUTr 6862
#define GPC_EGR_SNGL_PKTr 6863
#define GPC_FFP_CONFIGr 6864
#define GPC_INGRESS_DEBUGr 6865
#define GPC_IO_CONFIGr 6866
#define GPC_VLAN_FWD_STATEr 6867
#define GPDISCr 6868
#define GPORT_CNTMAXSIZEr 6869
#define GPORT_CONFIGr 6870
#define GPORT_DROP_ON_WRONG_SOP_S0_CNTr 6871
#define GPORT_DROP_ON_WRONG_SOP_S1_CNTr 6872
#define GPORT_DROP_ON_WRONG_SOP_S3_CNTr 6873
#define GPORT_DROP_ON_WRONG_SOP_S4_CNTr 6874
#define GPORT_EHG_RX_DATA_PARITY_STATUS_INTRr 6875
#define GPORT_EHG_RX_DATA_PARITY_STATUS_NACKr 6876
#define GPORT_EHG_RX_MASK_PARITY_STATUS_INTRr 6877
#define GPORT_EHG_RX_MASK_PARITY_STATUS_NACKr 6878
#define GPORT_EHG_TX_DATA_PARITY_STATUS_INTRr 6879
#define GPORT_EHG_TX_DATA_PARITY_STATUS_NACKr 6880
#define GPORT_EXTRA_SERDES_CTLr 6881
#define GPORT_FORCE_DOUBLE_BIT_ERRORr 6882
#define GPORT_FORCE_SINGLE_BIT_ERRORr 6883
#define GPORT_GBODE_TXFIFO_PARITY_STATUS_INTRr 6884
#define GPORT_GBOD_RXFIFO_PARITY_STATUS_INTRr 6885
#define GPORT_INTR_ENABLEr 6886
#define GPORT_INTR_STATUSr 6887
#define GPORT_MAC_CRS_SELr 6888
#define GPORT_MODE_REGr 6889
#define GPORT_PARITY_CONTROLr 6890
#define GPORT_RSV_MASKr 6891
#define GPORT_RX_EEE_LPI_DURATION_COUNTERr 6892
#define GPORT_RX_EEE_LPI_EVENT_COUNTERr 6893
#define GPORT_SERDES_CTLr 6894
#define GPORT_SGNDET_EARLYCRSr 6895
#define GPORT_SGN_DET_SELr 6896
#define GPORT_SOP_S0r 6897
#define GPORT_SOP_S1r 6898
#define GPORT_SOP_S3r 6899
#define GPORT_SOP_S4r 6900
#define GPORT_STAT_UPDATE_MASKr 6901
#define GPORT_TPIDr 6902
#define GPORT_TX_EEE_LPI_DURATION_COUNTERr 6903
#define GPORT_TX_EEE_LPI_EVENT_COUNTERr 6904
#define GPORT_UMAC_CONTROLr 6905
#define GR64r 6906
#define GR127r 6907
#define GR255r 6908
#define GR511r 6909
#define GR1023r 6910
#define GR1518r 6911
#define GR2047r 6912
#define GR4095r 6913
#define GR9216r 6914
#define GR16383r 6915
#define GRALNr 6916
#define GRBCAr 6917
#define GRBYTr 6918
#define GRCDEr 6919
#define GRDISCr 6920
#define GRDROPr 6921
#define GRFCRr 6922
#define GRFCSr 6923
#define GRFILDRr 6924
#define GRFLRr 6925
#define GRFRGr 6926
#define GRIMDRr 6927
#define GRIPCr 6928
#define GRIPDr 6929
#define GRIPHEr 6930
#define GRJBRr 6931
#define GRMCAr 6932
#define GRMGVr 6933
#define GRMTUEr 6934
#define GROVRr 6935
#define GRPKTr 6936
#define GRPOKr 6937
#define GRPORTDr 6938
#define GRRBYTr 6939
#define GRRPKTr 6940
#define GRUCr 6941
#define GRUNDr 6942
#define GRXCFr 6943
#define GRXPFr 6944
#define GRXPPr 6945
#define GRXUOr 6946
#define GSA0r 6947
#define GSA1r 6948
#define GSBU_OVERSUB_FC_CONFIG1r 6949
#define GT64r 6950
#define GT127r 6951
#define GT255r 6952
#define GT511r 6953
#define GT1023r 6954
#define GT1518r 6955
#define GT2047r 6956
#define GT4095r 6957
#define GT9216r 6958
#define GT16383r 6959
#define GTABRTr 6960
#define GTAGEr 6961
#define GTBCAr 6962
#define GTBYTr 6963
#define GTCEr 6964
#define GTCFIDRr 6965
#define GTDFRr 6966
#define GTEDFr 6967
#define GTFCSr 6968
#define GTFRGr 6969
#define GTH_ESA0r 6970
#define GTH_ESA1r 6971
#define GTH_ESA2r 6972
#define GTH_FE_CLRTr 6973
#define GTH_FE_IPGRr 6974
#define GTH_FE_IPGTr 6975
#define GTH_FE_MAC1r 6976
#define GTH_FE_MAC2r 6977
#define GTH_FE_MAXFr 6978
#define GTH_FE_SUPPr 6979
#define GTH_FE_TESTr 6980
#define GTIMDRr 6981
#define GTIMTLDr 6982
#define GTIPr 6983
#define GTIPAGEr 6984
#define GTIPDr 6985
#define GTJBRr 6986
#define GTLCLr 6987
#define GTMCAr 6988
#define GTMCLr 6989
#define GTMGVr 6990
#define GTMRPr 6991
#define GTNCLr 6992
#define GTOVRr 6993
#define GTPKTr 6994
#define GTPOKr 6995
#define GTPRGr 6996
#define GTR64r 6997
#define GTR127r 6998
#define GTR255r 6999
#define GTR511r 7000
#define GTR1023r 7001
#define GTR1518r 7002
#define GTR2047r 7003
#define GTR4095r 7004
#define GTR9216r 7005
#define GTRMGVr 7006
#define GTSCLr 7007
#define GTUCr 7008
#define GTVLANr 7009
#define GTXCFr 7010
#define GTXCLr 7011
#define GTXPFr 7012
#define GTXPPr 7013
#define GXPORT_LAG_FAILOVER_CONFIGr 7014
#define GXPORT_LAG_FAILOVER_STATUSr 7015
#define HASH_CONTROLr 7016
#define HASH_OUTPUTr 7017
#define HDR_CAPTURE_CONTROLr 7018
#define HDR_CAPTURE_DATAr 7019
#define HDR_CAPTURE_MDATA0r 7020
#define HDR_CAPTURE_MDATA1r 7021
#define HEAD_PKT_LEN_ERR_QUEUE_CAPTr 7022
#define HEAD_PKT_LEN_ERR_STATUSr 7023
#define HEAD_PKT_LEN_ERR_STATUS_MASKr 7024
#define HG0_INGPKTCELLUSEr 7025
#define HG12_INGPKTCELLUSEr 7026
#define HGOPT0r 7027
#define HGOPT1r 7028
#define HG_BP_CFGr 7029
#define HG_BP_STATUSr 7030
#define HG_COUNTERS_PARITY_CONTROLr 7031
#define HG_COUNTERS_PARITY_STATUS_INTRr 7032
#define HG_COUNTERS_PARITY_STATUS_NACKr 7033
#define HG_LOOKUP_DESTINATIONr 7034
#define HG_TRUNK_BITMAPr 7035
#define HG_TRUNK_BITMAP_64r 7036
#define HG_TRUNK_FAILOVER_ENABLEr 7037
#define HG_TRUNK_FAILOVER_ENABLE_64r 7038
#define HG_TRUNK_GROUPr 7039
#define HG_TRUNK_GROUP_HIr 7040
#define HIGIG_BITMAPr 7041
#define HIGIG_BITMAP_64r 7042
#define HIGIG_SIMPLEX_CONFIGr 7043
#define HIGIG_TRUNK_CONTROLr 7044
#define HIGIG_TRUNK_CONTROL_64r 7045
#define HIGIG_TRUNK_GROUPr 7046
#define HIG_MH_CHKr 7047
#define HOLCELLRESETLIMITr 7048
#define HOLCOS0MINXQCNTr 7049
#define HOLCOS1MINXQCNTr 7050
#define HOLCOS2MINXQCNTr 7051
#define HOLCOS3MINXQCNTr 7052
#define HOLCOSCELLMAXLIMITr 7053
#define HOLCOSCELLSETLIMITr 7054
#define HOLCOSMINXQCNTr 7055
#define HOLCOSPKTRESETLIMITr 7056
#define HOLCOSPKTSETLIMITr 7057
#define HOLCOSSTATUSr 7058
#define HOLCOSSTATUS_HIr 7059
#define HOLDr 7060
#define HOLD12DROPCOUNTr 7061
#define HOLDROP_PKT_CNTr 7062
#define HOLD_COS0r 7063
#define HOLD_COS1r 7064
#define HOLD_COS2r 7065
#define HOLD_COS3r 7066
#define HOLD_COS4r 7067
#define HOLD_COS5r 7068
#define HOLD_COS6r 7069
#define HOLD_COS7r 7070
#define HOLD_COS0_Xr 7071
#define HOLD_COS0_Yr 7072
#define HOLD_COS1_Xr 7073
#define HOLD_COS1_Yr 7074
#define HOLD_COS2_Xr 7075
#define HOLD_COS2_Yr 7076
#define HOLD_COS3_Xr 7077
#define HOLD_COS3_Yr 7078
#define HOLD_COS4_Xr 7079
#define HOLD_COS4_Yr 7080
#define HOLD_COS5_Xr 7081
#define HOLD_COS5_Yr 7082
#define HOLD_COS6_Xr 7083
#define HOLD_COS6_Yr 7084
#define HOLD_COS7_Xr 7085
#define HOLD_COS7_Yr 7086
#define HOLD_COS_PORT_SELECTr 7087
#define HOLD_COS_QMr 7088
#define HOLD_COS_QM_Xr 7089
#define HOLD_COS_QM_Yr 7090
#define HOLD_COS_SCr 7091
#define HOLD_COS_SC_Xr 7092
#define HOLD_COS_SC_Yr 7093
#define HOLD_Xr 7094
#define HOLD_Yr 7095
#define HOLPKTRESETLIMITr 7096
#define HOLSTATUSr 7097
#define HOLSTATUS_E2Er 7098
#define HOL_MIN_TIMEr 7099
#define HOL_STATUS_UPDATE_TIMEr 7100
#define HOL_STAT_BMAPr 7101
#define HOL_STAT_BMAP_HIr 7102
#define HOL_STAT_CPUr 7103
#define HOL_STAT_PORTr 7104
#define HSE_DTU_ATE_STS0r 7105
#define HSE_DTU_ATE_STS1r 7106
#define HSE_DTU_ATE_STS2r 7107
#define HSE_DTU_ATE_TMODEr 7108
#define HSE_DTU_LTE_ADR0r 7109
#define HSE_DTU_LTE_ADR1r 7110
#define HSE_DTU_LTE_D0F_0r 7111
#define HSE_DTU_LTE_D0F_1r 7112
#define HSE_DTU_LTE_D0F_2r 7113
#define HSE_DTU_LTE_D0F_3r 7114
#define HSE_DTU_LTE_D0R_0r 7115
#define HSE_DTU_LTE_D0R_1r 7116
#define HSE_DTU_LTE_D0R_2r 7117
#define HSE_DTU_LTE_D0R_3r 7118
#define HSE_DTU_LTE_D1F_0r 7119
#define HSE_DTU_LTE_D1F_1r 7120
#define HSE_DTU_LTE_D1F_2r 7121
#define HSE_DTU_LTE_D1F_3r 7122
#define HSE_DTU_LTE_D1R_0r 7123
#define HSE_DTU_LTE_D1R_1r 7124
#define HSE_DTU_LTE_D1R_2r 7125
#define HSE_DTU_LTE_D1R_3r 7126
#define HSE_DTU_LTE_STS_DONEr 7127
#define HSE_DTU_LTE_STS_ERR_ADRr 7128
#define HSE_DTU_LTE_STS_ERR_DF_0r 7129
#define HSE_DTU_LTE_STS_ERR_DF_1r 7130
#define HSE_DTU_LTE_STS_ERR_DF_2r 7131
#define HSE_DTU_LTE_STS_ERR_DF_3r 7132
#define HSE_DTU_LTE_STS_ERR_DR_0r 7133
#define HSE_DTU_LTE_STS_ERR_DR_1r 7134
#define HSE_DTU_LTE_STS_ERR_DR_2r 7135
#define HSE_DTU_LTE_STS_ERR_DR_3r 7136
#define HSE_DTU_LTE_TMODE0r 7137
#define HSE_DTU_LTE_TMODE1r 7138
#define HSE_DTU_MODEr 7139
#define HTLS_UPLINK_CONTROLr 7140
#define HTLS_UPLINK_DAr 7141
#define HTLS_UPLINK_SAr 7142
#define HTLS_UPLINK_TUNNELr 7143
#define HTLS_VC_LABELr 7144
#define IARB_DBGCTRLr 7145
#define IARB_DEBUGr 7146
#define IARB_ECC_ERRORr 7147
#define IARB_ECC_ERROR_MASKr 7148
#define IARB_ERRORr 7149
#define IARB_ERROR_MASKr 7150
#define IARB_HDR_ECC_CONTROLr 7151
#define IARB_HDR_ECC_STATUS_INTRr 7152
#define IARB_HW_CONTROLr 7153
#define IARB_IL_ECC_STATUSr 7154
#define IARB_LEARN_CONTROLr 7155
#define IARB_LEARN_FIFO_ECC_CONTROLr 7156
#define IARB_PDU_ECC_STATUSr 7157
#define IARB_PIPE_X_LERAN_FIFO_ECC_STATUS_INTRr 7158
#define IARB_PIPE_Y_LERAN_FIFO_ECC_STATUS_INTRr 7159
#define IARB_PKT_ECC_CONTROLr 7160
#define IARB_PKT_ECC_STATUS_INTRr 7161
#define IARB_REGS_DEBUGr 7162
#define IARB_SBUS_TIMERr 7163
#define IARB_TDM_CONTROLr 7164
#define IARB_TDM_MAPr 7165
#define IBCASTr 7166
#define IBCAST_BLOCK_MASKr 7167
#define IBCAST_BLOCK_MASK_64r 7168
#define IBCAST_BLOCK_MASK_HIr 7169
#define IBKP_DISCr 7170
#define IBKP_WARNr 7171
#define IBPBKPSTATUSr 7172
#define IBPBKPSTATUS_HIr 7173
#define IBPCELLCOUNTr 7174
#define IBPCELLRESETLIMITr 7175
#define IBPCELLSETLIMITr 7176
#define IBPCOSPKTCOUNTr 7177
#define IBPCOSPKTSETLIMITr 7178
#define IBPDISCARDSETLIMITr 7179
#define IBPDISCSTATUSr 7180
#define IBPDISCSTATUS_HIr 7181
#define IBPPKTCOUNTr 7182
#define IBPPKTRESETLIMITr 7183
#define IBPPKTSETLIMITr 7184
#define IBP_DROP_PKT_CNTr 7185
#define IBP_MIN_TIMEr 7186
#define IBP_STATUS_UPDATE_TIMEr 7187
#define ICBP_FULLr 7188
#define ICHCTL_CHID_0r 7189
#define ICHCTL_CHID_1r 7190
#define ICHCTL_CHID_2r 7191
#define ICHCTL_CHID_3r 7192
#define ICHCTL_CHID_4r 7193
#define ICHCTL_CHID_5r 7194
#define ICHCTL_CHID_6r 7195
#define ICHCTL_CHID_7r 7196
#define ICHCTL_CHID_8r 7197
#define ICHCTL_CHID_9r 7198
#define ICHCTL_CHID_10r 7199
#define ICHCTL_CHID_11r 7200
#define ICHCTL_CHID_12r 7201
#define ICHCTL_CHID_13r 7202
#define ICHCTL_CHID_14r 7203
#define ICHCTL_CHID_15r 7204
#define ICHCTL_CHID_16r 7205
#define ICHCTL_CHID_17r 7206
#define ICHCTL_CHID_18r 7207
#define ICHCTL_CHID_19r 7208
#define ICHCTL_CHID_20r 7209
#define ICHCTL_CHID_21r 7210
#define ICHCTL_CHID_22r 7211
#define ICHCTL_CHID_23r 7212
#define ICHCTL_CHID_24r 7213
#define ICHCTL_CHID_25r 7214
#define ICHCTL_CHID_26r 7215
#define ICHCTL_CHID_27r 7216
#define ICHCTL_CHID_28r 7217
#define ICHCTL_CHID_29r 7218
#define ICHCTL_CHID_30r 7219
#define ICHCTL_CHID_31r 7220
#define ICHCTL_CHID_32r 7221
#define ICHCTL_CHID_33r 7222
#define ICHCTL_CHID_34r 7223
#define ICHCTL_CHID_35r 7224
#define ICHCTL_CHID_36r 7225
#define ICHCTL_CHID_37r 7226
#define ICHCTL_CHID_38r 7227
#define ICHCTL_CHID_39r 7228
#define ICHCTL_CHID_40r 7229
#define ICHCTL_CHID_41r 7230
#define ICHCTL_CHID_42r 7231
#define ICHCTL_CHID_43r 7232
#define ICHCTL_CHID_44r 7233
#define ICHCTL_CHID_45r 7234
#define ICHCTL_CHID_46r 7235
#define ICHCTL_CHID_47r 7236
#define ICHCTL_CHID_48r 7237
#define ICHCTL_CHID_49r 7238
#define ICHCTL_CHID_50r 7239
#define ICHCTL_CHID_51r 7240
#define ICHCTL_CHID_52r 7241
#define ICHCTL_CHID_53r 7242
#define ICHCTL_CHID_54r 7243
#define ICHCTL_CHID_55r 7244
#define ICHCTL_CHID_56r 7245
#define ICHCTL_CHID_57r 7246
#define ICHCTL_CHID_58r 7247
#define ICHCTL_CHID_59r 7248
#define ICHCTL_CHID_60r 7249
#define ICHCTL_CHID_61r 7250
#define ICHCTL_CHID_62r 7251
#define ICHCTL_CHID_63r 7252
#define ICMAP0_CID_0r 7253
#define ICMAP0_CID_1r 7254
#define ICMAP0_CID_2r 7255
#define ICMAP0_CID_3r 7256
#define ICMAP0_CID_4r 7257
#define ICMAP0_CID_5r 7258
#define ICMAP0_CID_6r 7259
#define ICMAP0_CID_7r 7260
#define ICMAP0_CID_8r 7261
#define ICMAP0_CID_9r 7262
#define ICMAP0_CID_10r 7263
#define ICMAP0_CID_11r 7264
#define ICMAP0_CID_12r 7265
#define ICMAP0_CID_13r 7266
#define ICMAP0_CID_14r 7267
#define ICMAP0_CID_15r 7268
#define ICMAP10_CID_0r 7269
#define ICMAP10_CID_1r 7270
#define ICMAP10_CID_2r 7271
#define ICMAP10_CID_3r 7272
#define ICMAP10_CID_4r 7273
#define ICMAP10_CID_5r 7274
#define ICMAP10_CID_6r 7275
#define ICMAP10_CID_7r 7276
#define ICMAP10_CID_8r 7277
#define ICMAP10_CID_9r 7278
#define ICMAP10_CID_10r 7279
#define ICMAP10_CID_11r 7280
#define ICMAP10_CID_12r 7281
#define ICMAP10_CID_13r 7282
#define ICMAP10_CID_14r 7283
#define ICMAP10_CID_15r 7284
#define ICMAP11_CID_0r 7285
#define ICMAP11_CID_1r 7286
#define ICMAP11_CID_2r 7287
#define ICMAP11_CID_3r 7288
#define ICMAP11_CID_4r 7289
#define ICMAP11_CID_5r 7290
#define ICMAP11_CID_6r 7291
#define ICMAP11_CID_7r 7292
#define ICMAP11_CID_8r 7293
#define ICMAP11_CID_9r 7294
#define ICMAP11_CID_10r 7295
#define ICMAP11_CID_11r 7296
#define ICMAP11_CID_12r 7297
#define ICMAP11_CID_13r 7298
#define ICMAP11_CID_14r 7299
#define ICMAP11_CID_15r 7300
#define ICMAP12_CID_0r 7301
#define ICMAP12_CID_1r 7302
#define ICMAP12_CID_2r 7303
#define ICMAP12_CID_3r 7304
#define ICMAP12_CID_4r 7305
#define ICMAP12_CID_5r 7306
#define ICMAP12_CID_6r 7307
#define ICMAP12_CID_7r 7308
#define ICMAP12_CID_8r 7309
#define ICMAP12_CID_9r 7310
#define ICMAP12_CID_10r 7311
#define ICMAP12_CID_11r 7312
#define ICMAP12_CID_12r 7313
#define ICMAP12_CID_13r 7314
#define ICMAP12_CID_14r 7315
#define ICMAP12_CID_15r 7316
#define ICMAP13_CID_0r 7317
#define ICMAP13_CID_1r 7318
#define ICMAP13_CID_2r 7319
#define ICMAP13_CID_3r 7320
#define ICMAP13_CID_4r 7321
#define ICMAP13_CID_5r 7322
#define ICMAP13_CID_6r 7323
#define ICMAP13_CID_7r 7324
#define ICMAP13_CID_8r 7325
#define ICMAP13_CID_9r 7326
#define ICMAP13_CID_10r 7327
#define ICMAP13_CID_11r 7328
#define ICMAP13_CID_12r 7329
#define ICMAP13_CID_13r 7330
#define ICMAP13_CID_14r 7331
#define ICMAP13_CID_15r 7332
#define ICMAP14_CID_0r 7333
#define ICMAP14_CID_1r 7334
#define ICMAP14_CID_2r 7335
#define ICMAP14_CID_3r 7336
#define ICMAP14_CID_4r 7337
#define ICMAP14_CID_5r 7338
#define ICMAP14_CID_6r 7339
#define ICMAP14_CID_7r 7340
#define ICMAP14_CID_8r 7341
#define ICMAP14_CID_9r 7342
#define ICMAP14_CID_10r 7343
#define ICMAP14_CID_11r 7344
#define ICMAP14_CID_12r 7345
#define ICMAP14_CID_13r 7346
#define ICMAP14_CID_14r 7347
#define ICMAP14_CID_15r 7348
#define ICMAP15_CID_0r 7349
#define ICMAP15_CID_1r 7350
#define ICMAP15_CID_2r 7351
#define ICMAP15_CID_3r 7352
#define ICMAP15_CID_4r 7353
#define ICMAP15_CID_5r 7354
#define ICMAP15_CID_6r 7355
#define ICMAP15_CID_7r 7356
#define ICMAP15_CID_8r 7357
#define ICMAP15_CID_9r 7358
#define ICMAP15_CID_10r 7359
#define ICMAP15_CID_11r 7360
#define ICMAP15_CID_12r 7361
#define ICMAP15_CID_13r 7362
#define ICMAP15_CID_14r 7363
#define ICMAP15_CID_15r 7364
#define ICMAP16_CID_0r 7365
#define ICMAP16_CID_1r 7366
#define ICMAP16_CID_2r 7367
#define ICMAP16_CID_3r 7368
#define ICMAP16_CID_4r 7369
#define ICMAP16_CID_5r 7370
#define ICMAP16_CID_6r 7371
#define ICMAP16_CID_7r 7372
#define ICMAP16_CID_8r 7373
#define ICMAP16_CID_9r 7374
#define ICMAP16_CID_10r 7375
#define ICMAP16_CID_11r 7376
#define ICMAP16_CID_12r 7377
#define ICMAP16_CID_13r 7378
#define ICMAP16_CID_14r 7379
#define ICMAP16_CID_15r 7380
#define ICMAP17_CID_0r 7381
#define ICMAP17_CID_1r 7382
#define ICMAP17_CID_2r 7383
#define ICMAP17_CID_3r 7384
#define ICMAP17_CID_4r 7385
#define ICMAP17_CID_5r 7386
#define ICMAP17_CID_6r 7387
#define ICMAP17_CID_7r 7388
#define ICMAP17_CID_8r 7389
#define ICMAP17_CID_9r 7390
#define ICMAP17_CID_10r 7391
#define ICMAP17_CID_11r 7392
#define ICMAP17_CID_12r 7393
#define ICMAP17_CID_13r 7394
#define ICMAP17_CID_14r 7395
#define ICMAP17_CID_15r 7396
#define ICMAP18_CID_0r 7397
#define ICMAP18_CID_1r 7398
#define ICMAP18_CID_2r 7399
#define ICMAP18_CID_3r 7400
#define ICMAP18_CID_4r 7401
#define ICMAP18_CID_5r 7402
#define ICMAP18_CID_6r 7403
#define ICMAP18_CID_7r 7404
#define ICMAP18_CID_8r 7405
#define ICMAP18_CID_9r 7406
#define ICMAP18_CID_10r 7407
#define ICMAP18_CID_11r 7408
#define ICMAP18_CID_12r 7409
#define ICMAP18_CID_13r 7410
#define ICMAP18_CID_14r 7411
#define ICMAP18_CID_15r 7412
#define ICMAP19_CID_0r 7413
#define ICMAP19_CID_1r 7414
#define ICMAP19_CID_2r 7415
#define ICMAP19_CID_3r 7416
#define ICMAP19_CID_4r 7417
#define ICMAP19_CID_5r 7418
#define ICMAP19_CID_6r 7419
#define ICMAP19_CID_7r 7420
#define ICMAP19_CID_8r 7421
#define ICMAP19_CID_9r 7422
#define ICMAP19_CID_10r 7423
#define ICMAP19_CID_11r 7424
#define ICMAP19_CID_12r 7425
#define ICMAP19_CID_13r 7426
#define ICMAP19_CID_14r 7427
#define ICMAP19_CID_15r 7428
#define ICMAP1_CID_0r 7429
#define ICMAP1_CID_1r 7430
#define ICMAP1_CID_2r 7431
#define ICMAP1_CID_3r 7432
#define ICMAP1_CID_4r 7433
#define ICMAP1_CID_5r 7434
#define ICMAP1_CID_6r 7435
#define ICMAP1_CID_7r 7436
#define ICMAP1_CID_8r 7437
#define ICMAP1_CID_9r 7438
#define ICMAP1_CID_10r 7439
#define ICMAP1_CID_11r 7440
#define ICMAP1_CID_12r 7441
#define ICMAP1_CID_13r 7442
#define ICMAP1_CID_14r 7443
#define ICMAP1_CID_15r 7444
#define ICMAP20_CID_0r 7445
#define ICMAP20_CID_1r 7446
#define ICMAP20_CID_2r 7447
#define ICMAP20_CID_3r 7448
#define ICMAP20_CID_4r 7449
#define ICMAP20_CID_5r 7450
#define ICMAP20_CID_6r 7451
#define ICMAP20_CID_7r 7452
#define ICMAP20_CID_8r 7453
#define ICMAP20_CID_9r 7454
#define ICMAP20_CID_10r 7455
#define ICMAP20_CID_11r 7456
#define ICMAP20_CID_12r 7457
#define ICMAP20_CID_13r 7458
#define ICMAP20_CID_14r 7459
#define ICMAP20_CID_15r 7460
#define ICMAP21_CID_0r 7461
#define ICMAP21_CID_1r 7462
#define ICMAP21_CID_2r 7463
#define ICMAP21_CID_3r 7464
#define ICMAP21_CID_4r 7465
#define ICMAP21_CID_5r 7466
#define ICMAP21_CID_6r 7467
#define ICMAP21_CID_7r 7468
#define ICMAP21_CID_8r 7469
#define ICMAP21_CID_9r 7470
#define ICMAP21_CID_10r 7471
#define ICMAP21_CID_11r 7472
#define ICMAP21_CID_12r 7473
#define ICMAP21_CID_13r 7474
#define ICMAP21_CID_14r 7475
#define ICMAP21_CID_15r 7476
#define ICMAP22_CID_0r 7477
#define ICMAP22_CID_1r 7478
#define ICMAP22_CID_2r 7479
#define ICMAP22_CID_3r 7480
#define ICMAP22_CID_4r 7481
#define ICMAP22_CID_5r 7482
#define ICMAP22_CID_6r 7483
#define ICMAP22_CID_7r 7484
#define ICMAP22_CID_8r 7485
#define ICMAP22_CID_9r 7486
#define ICMAP22_CID_10r 7487
#define ICMAP22_CID_11r 7488
#define ICMAP22_CID_12r 7489
#define ICMAP22_CID_13r 7490
#define ICMAP22_CID_14r 7491
#define ICMAP22_CID_15r 7492
#define ICMAP23_CID_0r 7493
#define ICMAP23_CID_1r 7494
#define ICMAP23_CID_2r 7495
#define ICMAP23_CID_3r 7496
#define ICMAP23_CID_4r 7497
#define ICMAP23_CID_5r 7498
#define ICMAP23_CID_6r 7499
#define ICMAP23_CID_7r 7500
#define ICMAP23_CID_8r 7501
#define ICMAP23_CID_9r 7502
#define ICMAP23_CID_10r 7503
#define ICMAP23_CID_11r 7504
#define ICMAP23_CID_12r 7505
#define ICMAP23_CID_13r 7506
#define ICMAP23_CID_14r 7507
#define ICMAP23_CID_15r 7508
#define ICMAP24_CID_0r 7509
#define ICMAP24_CID_1r 7510
#define ICMAP24_CID_2r 7511
#define ICMAP24_CID_3r 7512
#define ICMAP24_CID_4r 7513
#define ICMAP24_CID_5r 7514
#define ICMAP24_CID_6r 7515
#define ICMAP24_CID_7r 7516
#define ICMAP24_CID_8r 7517
#define ICMAP24_CID_9r 7518
#define ICMAP24_CID_10r 7519
#define ICMAP24_CID_11r 7520
#define ICMAP24_CID_12r 7521
#define ICMAP24_CID_13r 7522
#define ICMAP24_CID_14r 7523
#define ICMAP24_CID_15r 7524
#define ICMAP25_CID_0r 7525
#define ICMAP25_CID_1r 7526
#define ICMAP25_CID_2r 7527
#define ICMAP25_CID_3r 7528
#define ICMAP25_CID_4r 7529
#define ICMAP25_CID_5r 7530
#define ICMAP25_CID_6r 7531
#define ICMAP25_CID_7r 7532
#define ICMAP25_CID_8r 7533
#define ICMAP25_CID_9r 7534
#define ICMAP25_CID_10r 7535
#define ICMAP25_CID_11r 7536
#define ICMAP25_CID_12r 7537
#define ICMAP25_CID_13r 7538
#define ICMAP25_CID_14r 7539
#define ICMAP25_CID_15r 7540
#define ICMAP26_CID_0r 7541
#define ICMAP26_CID_1r 7542
#define ICMAP26_CID_2r 7543
#define ICMAP26_CID_3r 7544
#define ICMAP26_CID_4r 7545
#define ICMAP26_CID_5r 7546
#define ICMAP26_CID_6r 7547
#define ICMAP26_CID_7r 7548
#define ICMAP26_CID_8r 7549
#define ICMAP26_CID_9r 7550
#define ICMAP26_CID_10r 7551
#define ICMAP26_CID_11r 7552
#define ICMAP26_CID_12r 7553
#define ICMAP26_CID_13r 7554
#define ICMAP26_CID_14r 7555
#define ICMAP26_CID_15r 7556
#define ICMAP27_CID_0r 7557
#define ICMAP27_CID_1r 7558
#define ICMAP27_CID_2r 7559
#define ICMAP27_CID_3r 7560
#define ICMAP27_CID_4r 7561
#define ICMAP27_CID_5r 7562
#define ICMAP27_CID_6r 7563
#define ICMAP27_CID_7r 7564
#define ICMAP27_CID_8r 7565
#define ICMAP27_CID_9r 7566
#define ICMAP27_CID_10r 7567
#define ICMAP27_CID_11r 7568
#define ICMAP27_CID_12r 7569
#define ICMAP27_CID_13r 7570
#define ICMAP27_CID_14r 7571
#define ICMAP27_CID_15r 7572
#define ICMAP28_CID_0r 7573
#define ICMAP28_CID_1r 7574
#define ICMAP28_CID_2r 7575
#define ICMAP28_CID_3r 7576
#define ICMAP28_CID_4r 7577
#define ICMAP28_CID_5r 7578
#define ICMAP28_CID_6r 7579
#define ICMAP28_CID_7r 7580
#define ICMAP28_CID_8r 7581
#define ICMAP28_CID_9r 7582
#define ICMAP28_CID_10r 7583
#define ICMAP28_CID_11r 7584
#define ICMAP28_CID_12r 7585
#define ICMAP28_CID_13r 7586
#define ICMAP28_CID_14r 7587
#define ICMAP28_CID_15r 7588
#define ICMAP29_CID_0r 7589
#define ICMAP29_CID_1r 7590
#define ICMAP29_CID_2r 7591
#define ICMAP29_CID_3r 7592
#define ICMAP29_CID_4r 7593
#define ICMAP29_CID_5r 7594
#define ICMAP29_CID_6r 7595
#define ICMAP29_CID_7r 7596
#define ICMAP29_CID_8r 7597
#define ICMAP29_CID_9r 7598
#define ICMAP29_CID_10r 7599
#define ICMAP29_CID_11r 7600
#define ICMAP29_CID_12r 7601
#define ICMAP29_CID_13r 7602
#define ICMAP29_CID_14r 7603
#define ICMAP29_CID_15r 7604
#define ICMAP2_CID_0r 7605
#define ICMAP2_CID_1r 7606
#define ICMAP2_CID_2r 7607
#define ICMAP2_CID_3r 7608
#define ICMAP2_CID_4r 7609
#define ICMAP2_CID_5r 7610
#define ICMAP2_CID_6r 7611
#define ICMAP2_CID_7r 7612
#define ICMAP2_CID_8r 7613
#define ICMAP2_CID_9r 7614
#define ICMAP2_CID_10r 7615
#define ICMAP2_CID_11r 7616
#define ICMAP2_CID_12r 7617
#define ICMAP2_CID_13r 7618
#define ICMAP2_CID_14r 7619
#define ICMAP2_CID_15r 7620
#define ICMAP30_CID_0r 7621
#define ICMAP30_CID_1r 7622
#define ICMAP30_CID_2r 7623
#define ICMAP30_CID_3r 7624
#define ICMAP30_CID_4r 7625
#define ICMAP30_CID_5r 7626
#define ICMAP30_CID_6r 7627
#define ICMAP30_CID_7r 7628
#define ICMAP30_CID_8r 7629
#define ICMAP30_CID_9r 7630
#define ICMAP30_CID_10r 7631
#define ICMAP30_CID_11r 7632
#define ICMAP30_CID_12r 7633
#define ICMAP30_CID_13r 7634
#define ICMAP30_CID_14r 7635
#define ICMAP30_CID_15r 7636
#define ICMAP31_CID_0r 7637
#define ICMAP31_CID_1r 7638
#define ICMAP31_CID_2r 7639
#define ICMAP31_CID_3r 7640
#define ICMAP31_CID_4r 7641
#define ICMAP31_CID_5r 7642
#define ICMAP31_CID_6r 7643
#define ICMAP31_CID_7r 7644
#define ICMAP31_CID_8r 7645
#define ICMAP31_CID_9r 7646
#define ICMAP31_CID_10r 7647
#define ICMAP31_CID_11r 7648
#define ICMAP31_CID_12r 7649
#define ICMAP31_CID_13r 7650
#define ICMAP31_CID_14r 7651
#define ICMAP31_CID_15r 7652
#define ICMAP3_CID_0r 7653
#define ICMAP3_CID_1r 7654
#define ICMAP3_CID_2r 7655
#define ICMAP3_CID_3r 7656
#define ICMAP3_CID_4r 7657
#define ICMAP3_CID_5r 7658
#define ICMAP3_CID_6r 7659
#define ICMAP3_CID_7r 7660
#define ICMAP3_CID_8r 7661
#define ICMAP3_CID_9r 7662
#define ICMAP3_CID_10r 7663
#define ICMAP3_CID_11r 7664
#define ICMAP3_CID_12r 7665
#define ICMAP3_CID_13r 7666
#define ICMAP3_CID_14r 7667
#define ICMAP3_CID_15r 7668
#define ICMAP4_CID_0r 7669
#define ICMAP4_CID_1r 7670
#define ICMAP4_CID_2r 7671
#define ICMAP4_CID_3r 7672
#define ICMAP4_CID_4r 7673
#define ICMAP4_CID_5r 7674
#define ICMAP4_CID_6r 7675
#define ICMAP4_CID_7r 7676
#define ICMAP4_CID_8r 7677
#define ICMAP4_CID_9r 7678
#define ICMAP4_CID_10r 7679
#define ICMAP4_CID_11r 7680
#define ICMAP4_CID_12r 7681
#define ICMAP4_CID_13r 7682
#define ICMAP4_CID_14r 7683
#define ICMAP4_CID_15r 7684
#define ICMAP5_CID_0r 7685
#define ICMAP5_CID_1r 7686
#define ICMAP5_CID_2r 7687
#define ICMAP5_CID_3r 7688
#define ICMAP5_CID_4r 7689
#define ICMAP5_CID_5r 7690
#define ICMAP5_CID_6r 7691
#define ICMAP5_CID_7r 7692
#define ICMAP5_CID_8r 7693
#define ICMAP5_CID_9r 7694
#define ICMAP5_CID_10r 7695
#define ICMAP5_CID_11r 7696
#define ICMAP5_CID_12r 7697
#define ICMAP5_CID_13r 7698
#define ICMAP5_CID_14r 7699
#define ICMAP5_CID_15r 7700
#define ICMAP6_CID_0r 7701
#define ICMAP6_CID_1r 7702
#define ICMAP6_CID_2r 7703
#define ICMAP6_CID_3r 7704
#define ICMAP6_CID_4r 7705
#define ICMAP6_CID_5r 7706
#define ICMAP6_CID_6r 7707
#define ICMAP6_CID_7r 7708
#define ICMAP6_CID_8r 7709
#define ICMAP6_CID_9r 7710
#define ICMAP6_CID_10r 7711
#define ICMAP6_CID_11r 7712
#define ICMAP6_CID_12r 7713
#define ICMAP6_CID_13r 7714
#define ICMAP6_CID_14r 7715
#define ICMAP6_CID_15r 7716
#define ICMAP7_CID_0r 7717
#define ICMAP7_CID_1r 7718
#define ICMAP7_CID_2r 7719
#define ICMAP7_CID_3r 7720
#define ICMAP7_CID_4r 7721
#define ICMAP7_CID_5r 7722
#define ICMAP7_CID_6r 7723
#define ICMAP7_CID_7r 7724
#define ICMAP7_CID_8r 7725
#define ICMAP7_CID_9r 7726
#define ICMAP7_CID_10r 7727
#define ICMAP7_CID_11r 7728
#define ICMAP7_CID_12r 7729
#define ICMAP7_CID_13r 7730
#define ICMAP7_CID_14r 7731
#define ICMAP7_CID_15r 7732
#define ICMAP8_CID_0r 7733
#define ICMAP8_CID_1r 7734
#define ICMAP8_CID_2r 7735
#define ICMAP8_CID_3r 7736
#define ICMAP8_CID_4r 7737
#define ICMAP8_CID_5r 7738
#define ICMAP8_CID_6r 7739
#define ICMAP8_CID_7r 7740
#define ICMAP8_CID_8r 7741
#define ICMAP8_CID_9r 7742
#define ICMAP8_CID_10r 7743
#define ICMAP8_CID_11r 7744
#define ICMAP8_CID_12r 7745
#define ICMAP8_CID_13r 7746
#define ICMAP8_CID_14r 7747
#define ICMAP8_CID_15r 7748
#define ICMAP9_CID_0r 7749
#define ICMAP9_CID_1r 7750
#define ICMAP9_CID_2r 7751
#define ICMAP9_CID_3r 7752
#define ICMAP9_CID_4r 7753
#define ICMAP9_CID_5r 7754
#define ICMAP9_CID_6r 7755
#define ICMAP9_CID_7r 7756
#define ICMAP9_CID_8r 7757
#define ICMAP9_CID_9r 7758
#define ICMAP9_CID_10r 7759
#define ICMAP9_CID_11r 7760
#define ICMAP9_CID_12r 7761
#define ICMAP9_CID_13r 7762
#define ICMAP9_CID_14r 7763
#define ICMAP9_CID_15r 7764
#define ICONFIGr 7765
#define ICONTROL_OPCODEr 7766
#define ICONTROL_OPCODE_BITMAPr 7767
#define ICONTROL_OPCODE_BITMAP_64r 7768
#define ICONTROL_OPCODE_BITMAP_PARITY_CONTROLr 7769
#define ICONTROL_OPCODE_BITMAP_PARITY_STATUS_INTRr 7770
#define ICONTROL_OPCODE_BITMAP_PARITY_STATUS_NACKr 7771
#define ICOS_MAP_SELr 7772
#define ICOS_SELr 7773
#define ICOS_SEL_2r 7774
#define ICPU_CONTROLr 7775
#define ICTRLr 7776
#define IDLF_TRUNK_BLOCK_MASKr 7777
#define IE2E_CONTROLr 7778
#define IE2E_MAX_RATEr 7779
#define IEGRBLKr 7780
#define IEGR_DBGr 7781
#define IEGR_ENABLEr 7782
#define IEGR_PORTr 7783
#define IEGR_PORT_64r 7784
#define IEGR_PORT_L3UC_MODSr 7785
#define IEGR_SNGL_OUTr 7786
#define IEGR_SNGL_PKTr 7787
#define IEMIRROR_CONTROLr 7788
#define IEMIRROR_CONTROL1r 7789
#define IEMIRROR_CONTROL1_64r 7790
#define IEMIRROR_CONTROL2_64r 7791
#define IEMIRROR_CONTROL3_64r 7792
#define IEMIRROR_CONTROL_64r 7793
#define IEMIRROR_CONTROL_HIr 7794
#define IESMIF_CONTROLr 7795
#define IESMIF_CONTROL2r 7796
#define IESMIF_ECB_ECC_STATUS_DBEr 7797
#define IESMIF_ECB_ECC_STATUS_SBEr 7798
#define IESMIF_ECB_SBE_SYNDROME12r 7799
#define IESMIF_INTR_CLEARr 7800
#define IESMIF_INTR_ENABLEr 7801
#define IESMIF_INTR_STATUSr 7802
#define IESMIF_STATUS2r 7803
#define IESMIF_STATUS3r 7804
#define IESMIF_STATUS4r 7805
#define IESMIF_STATUS5r 7806
#define IESMIF_STATUS6r 7807
#define IESMIF_STATUS7r 7808
#define IFP_BUS_PARITY_DEBUGr 7809
#define IFP_COUNTER_MUX_DATA_STAGING_PARITY_CONTROLr 7810
#define IFP_COUNTER_MUX_DATA_STAGING_PARITY_STATUS_INTRr 7811
#define IFP_COUNTER_PARITY_CONTROLr 7812
#define IFP_COUNTER_PARITY_STATUSr 7813
#define IFP_COUNTER_PARITY_STATUS_INTRr 7814
#define IFP_COUNTER_PARITY_STATUS_NACKr 7815
#define IFP_GM_LOGICAL_TO_PHYSICAL_MAPPINGr 7816
#define IFP_HW_CONTROLr 7817
#define IFP_ING_DVP_2_CONTROLr 7818
#define IFP_ING_DVP_2_PARITY_CONTROLr 7819
#define IFP_ING_DVP_2_PARITY_STATUS_INTRr 7820
#define IFP_ING_DVP_2_PARITY_STATUS_NACKr 7821
#define IFP_METER_MUX_DATA_STAGING_PARITY_CONTROLr 7822
#define IFP_METER_MUX_DATA_STAGING_PARITY_STATUS_INTRr 7823
#define IFP_METER_PARITY_CONTROLr 7824
#define IFP_METER_PARITY_STATUSr 7825
#define IFP_METER_PARITY_STATUS_INTRr 7826
#define IFP_METER_PARITY_STATUS_NACKr 7827
#define IFP_METER_TABLE_TM_SLICE_0_2r 7828
#define IFP_METER_TABLE_TM_SLICE_3_5r 7829
#define IFP_METER_TABLE_TM_SLICE_6_8r 7830
#define IFP_METER_TABLE_TM_SLICE_9_11r 7831
#define IFP_PARITY_ERRORr 7832
#define IFP_PARITY_ERROR_MASKr 7833
#define IFP_POLICY_PARITY_CONTROLr 7834
#define IFP_POLICY_PARITY_STATUSr 7835
#define IFP_POLICY_PARITY_STATUS_INTRr 7836
#define IFP_POLICY_PARITY_STATUS_NACKr 7837
#define IFP_POLICY_TABLE_PARITY_CONTROLr 7838
#define IFP_POLICY_TABLE_PARITY_STATUSr 7839
#define IFP_PWR_WATCH_DOG_CONTROLr 7840
#define IFP_PWR_WATCH_DOG_STATUSr 7841
#define IFP_REDIRECTION_PROFILE_PARITY_CONTROLr 7842
#define IFP_REDIRECTION_PROFILE_PARITY_STATUS_INTRr 7843
#define IFP_REDIRECTION_PROFILE_PARITY_STATUS_NACKr 7844
#define IFP_STORM_CONTROL_PARITY_CONTROLr 7845
#define IFP_STORM_CONTROL_PARITY_STATUSr 7846
#define IFP_STORM_CONTROL_PARITY_STATUS_INTRr 7847
#define IFP_STORM_CONTROL_PARITY_STATUS_NACKr 7848
#define IGMP_MLD_PKT_CONTROLr 7849
#define IGR_CONFIGr 7850
#define IGR_DEBUGr 7851
#define IGR_IPORTr 7852
#define IGR_PORTr 7853
#define IGR_VLAN_CONTROLr 7854
#define IHG_LOOKUPr 7855
#define IHIGIG_CONTROLr 7856
#define IHOLDr 7857
#define IHOLD0r 7858
#define IHOLD1r 7859
#define IHOLD2r 7860
#define IHOLD3r 7861
#define IHOLD4r 7862
#define IHOLD5r 7863
#define IHOLD6r 7864
#define IHOLD7r 7865
#define IHOLD8r 7866
#define IHOLD9r 7867
#define IHOLD10r 7868
#define IHOLD11r 7869
#define IHOLD12r 7870
#define IHOLD13r 7871
#define IHOLSTATUSr 7872
#define IHOL_D0r 7873
#define IHOL_D1r 7874
#define IHOL_D2r 7875
#define IHOL_D3r 7876
#define IHOL_MH0r 7877
#define IHOL_MH1r 7878
#define IHOL_MH2r 7879
#define IHOL_RX_DA_LSr 7880
#define IHOL_RX_DA_MSr 7881
#define IHOL_RX_LENGTH_TYPEr 7882
#define IHOL_RX_OPCODEr 7883
#define IIBP_D0r 7884
#define IIBP_D1r 7885
#define IIBP_D2r 7886
#define IIBP_D3r 7887
#define IIBP_MH0r 7888
#define IIBP_MH1r 7889
#define IIBP_MH2r 7890
#define IIBP_RX_DA_LSr 7891
#define IIBP_RX_DA_MSr 7892
#define IIBP_RX_LENGTH_TYPEr 7893
#define IIBP_RX_OPCODEr 7894
#define IIF_ENTRY_SRCH_AVAILr 7895
#define IIMBPr 7896
#define IIMRPr 7897
#define IING_DBGr 7898
#define IING_EGRMSKBMAPr 7899
#define IING_EGRMSKBMAP_64r 7900
#define IIPMCr 7901
#define IIPMC_TRUNK_BLOCK_MASKr 7902
#define IIPPKTSr 7903
#define IIRSEL_TM_REG_1r 7904
#define IKNOWN_MCAST_BLOCK_MASKr 7905
#define IKNOWN_MCAST_BLOCK_MASK_64r 7906
#define IL2LU_PWR_WATCH_DOG_CONTROLr 7907
#define IL2LU_PWR_WATCH_DOG_STATUSr 7908
#define IL2LU_TM_REG_1r 7909
#define IL2LU_WW_REG_1r 7910
#define IL2MC_TM_REG_1r 7911
#define IL3LU_TM_REG_1r 7912
#define IL3MC_ERBFIFO_STATUSr 7913
#define IL3MC_ERB_CTLr 7914
#define IL3MC_ERB_INTR_CLEARr 7915
#define IL3MC_ERB_INTR_ENABLEr 7916
#define IL3MC_ERB_INTR_STATUSr 7917
#define IL3MC_EXTFP_POLICY_DED_INFOr 7918
#define IL3MC_EXTFP_POLICY_SEC_INFOr 7919
#define IL3MC_FP0RSPFIFO_RS_CTLr 7920
#define IL3MC_FP0RSPFIFO_RS_STATUSr 7921
#define IL3MC_FP1RSPFIFO_RS_CTLr 7922
#define IL3MC_FP1RSPFIFO_RS_STATUSr 7923
#define IL3MC_FPCREQFIFO_WS_STATUSr 7924
#define IL3MC_IPCF_PTR_MISMATCH_INFOr 7925
#define IL3MC_L2L3RSPFIFO_RS_CTLr 7926
#define IL3MC_L2L3RSPFIFO_RS_STATUSr 7927
#define IL3MC_TM_REG_1r 7928
#define ILINKr 7929
#define ILLEGAL_TYPE_CNTr 7930
#define ILLEGAL_TYPE_CNT_CG0r 7931
#define ILLEGAL_TYPE_CNT_CG1r 7932
#define ILNKBLKr 7933
#define ILOCAL_SW_DISABLE_DEFAULT_PBMr 7934
#define ILOCAL_SW_DISABLE_DEFAULT_PBM_64r 7935
#define ILOCAL_SW_DISABLE_DEFAULT_PBM_MIRRr 7936
#define ILOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_64r 7937
#define ILPM_TM_REG_1r 7938
#define ILPM_TM_REG_2r 7939
#define ILTOMCr 7940
#define IL_DEBUG_CAT4K_OOBFCr 7941
#define IL_DEBUG_CONFIGr 7942
#define IL_DEBUG_CREDITr 7943
#define IL_ECC_DEBUG0r 7944
#define IL_ECC_ERROR_ADDR_0r 7945
#define IL_ECC_ERROR_ADDR_1r 7946
#define IL_ECC_ERROR_L2_INTERRUPT_MASKr 7947
#define IL_ECC_ERROR_L2_INTRr 7948
#define IL_ERRINJ_CMDSTS_DONEr 7949
#define IL_ERRINJ_CMDSTS_GOr 7950
#define IL_ERRINJ_CONFIG_CONTINUOUSr 7951
#define IL_ERRINJ_CONFIG_COUNTr 7952
#define IL_ERRINJ_CONFIG_LANE_0r 7953
#define IL_FLOWCONTROL_CONFIGr 7954
#define IL_FLOWCONTROL_L2_INTERRUPT_MASKr 7955
#define IL_FLOWCONTROL_L2_INTRr 7956
#define IL_FLOWCONTROL_OOB_RX_STSr 7957
#define IL_FLOWCONTROL_RXFC_OVERRIDE_VAL0r 7958
#define IL_FLOWCONTROL_RXFC_OVERRIDE_VAL1r 7959
#define IL_FLOWCONTROL_RXFC_STS0r 7960
#define IL_FLOWCONTROL_RXFC_STS1r 7961
#define IL_FLOWCONTROL_TXFC_OVERRIDE_VAL0r 7962
#define IL_FLOWCONTROL_TXFC_OVERRIDE_VAL1r 7963
#define IL_FLOWCONTROL_TXFC_STS0r 7964
#define IL_FLOWCONTROL_TXFC_STS1r 7965
#define IL_GLOBAL_CONFIGr 7966
#define IL_GLOBAL_CONTROLr 7967
#define IL_GLOBAL_ERROR_STATUSr 7968
#define IL_IEEE_CRC32_CONFIGr 7969
#define IL_LOOPBACK_CONFIGr 7970
#define IL_MEMORY_INITr 7971
#define IL_MEMORY_INIT_DONEr 7972
#define IL_MEM_DEBUG0r 7973
#define IL_MEM_DEBUG1r 7974
#define IL_MEM_DEBUG2r 7975
#define IL_MU_LLFC_CONTROLr 7976
#define IL_MU_LLFC_STATUSr 7977
#define IL_PKTCAP_CHANNEL_SEL_0r 7978
#define IL_PKTCAP_CHANNEL_SEL_1r 7979
#define IL_PKTCAP_CONFIGr 7980
#define IL_PKTCAP_CONTROLr 7981
#define IL_PKTCAP_PKTHDR_0r 7982
#define IL_PKTCAP_PKTHDR_1r 7983
#define IL_PKTCAP_PKTHDR_2r 7984
#define IL_PKTCAP_PKTHDR_3r 7985
#define IL_PKTCAP_PKTHDR_4r 7986
#define IL_PKTCAP_PKTHDR_5r 7987
#define IL_PKTCAP_PKTHDR_6r 7988
#define IL_PKTCAP_PKTHDR_7r 7989
#define IL_PKTCAP_PKTHDR_8r 7990
#define IL_PKTCAP_PKTHDR_9r 7991
#define IL_PKTCAP_PKTHDR_10r 7992
#define IL_PKTCAP_PKTHDR_11r 7993
#define IL_PKTCAP_PKTHDR_12r 7994
#define IL_PKTCAP_PKTHDR_13r 7995
#define IL_PKTCAP_PKTHDR_14r 7996
#define IL_PKTCAP_PKTHDR_15r 7997
#define IL_PKTCAP_PKTHDR_16r 7998
#define IL_PKTCAP_PKTHDR_17r 7999
#define IL_PKTCAP_PKTHDR_18r 8000
#define IL_PKTCAP_PKTHDR_19r 8001
#define IL_PKTCAP_PKTHDR_20r 8002
#define IL_PKTCAP_PKTHDR_21r 8003
#define IL_PKTCAP_PKTHDR_22r 8004
#define IL_PKTCAP_PKTHDR_23r 8005
#define IL_PKTCAP_PKTHDR_24r 8006
#define IL_PKTCAP_PKTHDR_25r 8007
#define IL_PKTCAP_PKTHDR_26r 8008
#define IL_PKTCAP_PKTHDR_27r 8009
#define IL_PKTCAP_PKTHDR_28r 8010
#define IL_PKTCAP_PKTHDR_29r 8011
#define IL_PKTCAP_PKTHDR_30r 8012
#define IL_PKTCAP_PKTHDR_31r 8013
#define IL_PKTCAP_PKTHDR_32r 8014
#define IL_PKTCAP_PKTHDR_33r 8015
#define IL_PKTCAP_PKTHDR_34r 8016
#define IL_PKTCAP_PKTHDR_35r 8017
#define IL_PKTCAP_PKTHDR_36r 8018
#define IL_PKTCAP_PKTHDR_37r 8019
#define IL_PKTCAP_PKTHDR_38r 8020
#define IL_PKTCAP_PKTHDR_39r 8021
#define IL_PKTCAP_PKTHDR_40r 8022
#define IL_PKTCAP_PKTHDR_41r 8023
#define IL_PKTCAP_PKTHDR_42r 8024
#define IL_PKTCAP_PKTHDR_43r 8025
#define IL_PKTCAP_PKTHDR_44r 8026
#define IL_PKTCAP_PKTHDR_45r 8027
#define IL_PKTCAP_PKTHDR_46r 8028
#define IL_PKTCAP_PKTHDR_47r 8029
#define IL_PKTCAP_PKTHDR_48r 8030
#define IL_PKTCAP_PKTHDR_49r 8031
#define IL_PKTCAP_PKTHDR_50r 8032
#define IL_PKTCAP_PKTHDR_51r 8033
#define IL_PKTCAP_PKTHDR_52r 8034
#define IL_PKTCAP_PKTHDR_53r 8035
#define IL_PKTCAP_PKTHDR_54r 8036
#define IL_PKTCAP_PKTHDR_55r 8037
#define IL_PKTCAP_PKTHDR_56r 8038
#define IL_PKTCAP_PKTHDR_57r 8039
#define IL_PKTCAP_PKTHDR_58r 8040
#define IL_PKTCAP_PKTHDR_59r 8041
#define IL_PKTCAP_PKTHDR_60r 8042
#define IL_PKTCAP_PKTHDR_61r 8043
#define IL_PKTCAP_PKTHDR_62r 8044
#define IL_PKTCAP_PKTHDR_63r 8045
#define IL_PKTCAP_PKTSB_0r 8046
#define IL_PKTCAP_PKTSB_1r 8047
#define IL_PKTCAP_PKTSB_2r 8048
#define IL_PKTCAP_PKTSB_3r 8049
#define IL_PKTCAP_PKTSB_4r 8050
#define IL_PKTCAP_PKTSB_5r 8051
#define IL_PKTCAP_PKTSB_6r 8052
#define IL_PKTCAP_PKTSB_7r 8053
#define IL_PKTCAP_STATUSr 8054
#define IL_PKTINJ_CONFIG0r 8055
#define IL_PKTINJ_CONFIG1r 8056
#define IL_PKTINJ_CONFIG2r 8057
#define IL_PKTINJ_CONFIG3r 8058
#define IL_PKTINJ_CONFIG4r 8059
#define IL_PKTINJ_CONFIG5r 8060
#define IL_PKTINJ_CONTROLr 8061
#define IL_PKTINJ_PKTHDR_0r 8062
#define IL_PKTINJ_PKTHDR_1r 8063
#define IL_PKTINJ_PKTHDR_2r 8064
#define IL_PKTINJ_PKTHDR_3r 8065
#define IL_PKTINJ_PKTHDR_4r 8066
#define IL_PKTINJ_PKTHDR_5r 8067
#define IL_PKTINJ_PKTHDR_6r 8068
#define IL_PKTINJ_PKTHDR_7r 8069
#define IL_PKTINJ_PKTHDR_8r 8070
#define IL_PKTINJ_PKTHDR_9r 8071
#define IL_PKTINJ_PKTHDR_10r 8072
#define IL_PKTINJ_PKTHDR_11r 8073
#define IL_PKTINJ_PKTHDR_12r 8074
#define IL_PKTINJ_PKTHDR_13r 8075
#define IL_PKTINJ_PKTHDR_14r 8076
#define IL_PKTINJ_PKTHDR_15r 8077
#define IL_PKTINJ_PKTHDR_16r 8078
#define IL_PKTINJ_PKTHDR_17r 8079
#define IL_PKTINJ_PKTHDR_18r 8080
#define IL_PKTINJ_PKTHDR_19r 8081
#define IL_PKTINJ_PKTHDR_20r 8082
#define IL_PKTINJ_PKTHDR_21r 8083
#define IL_PKTINJ_PKTHDR_22r 8084
#define IL_PKTINJ_PKTHDR_23r 8085
#define IL_PKTINJ_PKTHDR_24r 8086
#define IL_PKTINJ_PKTHDR_25r 8087
#define IL_PKTINJ_PKTHDR_26r 8088
#define IL_PKTINJ_PKTHDR_27r 8089
#define IL_PKTINJ_PKTHDR_28r 8090
#define IL_PKTINJ_PKTHDR_29r 8091
#define IL_PKTINJ_PKTHDR_30r 8092
#define IL_PKTINJ_PKTHDR_31r 8093
#define IL_PKTINJ_PKTHDR_32r 8094
#define IL_PKTINJ_PKTHDR_33r 8095
#define IL_PKTINJ_PKTHDR_34r 8096
#define IL_PKTINJ_PKTHDR_35r 8097
#define IL_PKTINJ_PKTHDR_36r 8098
#define IL_PKTINJ_PKTHDR_37r 8099
#define IL_PKTINJ_PKTHDR_38r 8100
#define IL_PKTINJ_PKTHDR_39r 8101
#define IL_PKTINJ_PKTHDR_40r 8102
#define IL_PKTINJ_PKTHDR_41r 8103
#define IL_PKTINJ_PKTHDR_42r 8104
#define IL_PKTINJ_PKTHDR_43r 8105
#define IL_PKTINJ_PKTHDR_44r 8106
#define IL_PKTINJ_PKTHDR_45r 8107
#define IL_PKTINJ_PKTHDR_46r 8108
#define IL_PKTINJ_PKTHDR_47r 8109
#define IL_PKTINJ_PKTHDR_48r 8110
#define IL_PKTINJ_PKTHDR_49r 8111
#define IL_PKTINJ_PKTHDR_50r 8112
#define IL_PKTINJ_PKTHDR_51r 8113
#define IL_PKTINJ_PKTHDR_52r 8114
#define IL_PKTINJ_PKTHDR_53r 8115
#define IL_PKTINJ_PKTHDR_54r 8116
#define IL_PKTINJ_PKTHDR_55r 8117
#define IL_PKTINJ_PKTHDR_56r 8118
#define IL_PKTINJ_PKTHDR_57r 8119
#define IL_PKTINJ_PKTHDR_58r 8120
#define IL_PKTINJ_PKTHDR_59r 8121
#define IL_PKTINJ_PKTHDR_60r 8122
#define IL_PKTINJ_PKTHDR_61r 8123
#define IL_PKTINJ_PKTHDR_62r 8124
#define IL_PKTINJ_PKTHDR_63r 8125
#define IL_PKTINJ_STATUSr 8126
#define IL_RX_CDR_LOCK_CONTROLr 8127
#define IL_RX_CHAN_ENABLE0r 8128
#define IL_RX_CHAN_ENABLE1r 8129
#define IL_RX_CONFIGr 8130
#define IL_RX_CORE_CONFIG0r 8131
#define IL_RX_CORE_CONFIG1r 8132
#define IL_RX_CORE_CONTROL0r 8133
#define IL_RX_CORE_STATUS0r 8134
#define IL_RX_CORE_STATUS1r 8135
#define IL_RX_CORE_STATUS2r 8136
#define IL_RX_CORE_STAT_MU_0r 8137
#define IL_RX_ERRDET0_L2_INTERRUPT_MASKr 8138
#define IL_RX_ERRDET0_L2_INTRr 8139
#define IL_RX_ERRDET1_L2_INTERRUPT_MASKr 8140
#define IL_RX_ERRDET1_L2_INTRr 8141
#define IL_RX_ERRDET2_L2_INTERRUPT_MASKr 8142
#define IL_RX_ERRDET2_L2_INTRr 8143
#define IL_RX_ERRDET3_L2_INTERRUPT_MASKr 8144
#define IL_RX_ERRDET3_L2_INTRr 8145
#define IL_RX_ERRDET4_L2_INTERRUPT_MASKr 8146
#define IL_RX_ERRDET4_L2_INTRr 8147
#define IL_RX_ERRDET5_L2_INTERRUPT_MASKr 8148
#define IL_RX_ERRDET5_L2_INTRr 8149
#define IL_RX_LANE_SWAP_CONTROL_0r 8150
#define IL_RX_LANE_SWAP_CONTROL_1r 8151
#define IL_RX_LANE_SWAP_CONTROL_2r 8152
#define IL_RX_LANE_SWAP_CONTROL_3r 8153
#define IL_RX_LANE_SWAP_CONTROL_4r 8154
#define IL_RX_LANE_SWAP_CONTROL_5r 8155
#define IL_RX_LANE_SWAP_CONTROL_6r 8156
#define IL_RX_LANE_SWAP_CONTROL_7r 8157
#define IL_RX_LANE_SWAP_CONTROL_8r 8158
#define IL_RX_LANE_SWAP_CONTROL_9r 8159
#define IL_RX_LANE_SWAP_CONTROL_10r 8160
#define IL_RX_LANE_SWAP_CONTROL_11r 8161
#define IL_RX_LANE_SWAP_CONTROL_12r 8162
#define IL_RX_LANE_SWAP_CONTROL_13r 8163
#define IL_RX_LANE_SWAP_CONTROL_14r 8164
#define IL_RX_LANE_SWAP_CONTROL_15r 8165
#define IL_STATS_RXSAT0_INTERRUPT_MASKr 8166
#define IL_STATS_RXSAT0_INTRr 8167
#define IL_STATS_RXSAT1_INTERRUPT_MASKr 8168
#define IL_STATS_RXSAT1_INTRr 8169
#define IL_STATS_TXSAT0_INTERRUPT_MASKr 8170
#define IL_STATS_TXSAT0_INTRr 8171
#define IL_STATS_TXSAT1_INTERRUPT_MASKr 8172
#define IL_STATS_TXSAT1_INTRr 8173
#define IL_TX_CHAN_ENABLE0r 8174
#define IL_TX_CHAN_ENABLE1r 8175
#define IL_TX_CONFIGr 8176
#define IL_TX_CORE_CONFIG0r 8177
#define IL_TX_CORE_CONFIG1r 8178
#define IL_TX_CORE_CONFIG2r 8179
#define IL_TX_CORE_CONTROL0r 8180
#define IL_TX_CORE_CONTROL_MU_0r 8181
#define IL_TX_ERRDET0_L2_INTERRUPT_MASKr 8182
#define IL_TX_ERRDET0_L2_INTRr 8183
#define IL_TX_LANE_SWAP_CONTROL_0r 8184
#define IL_TX_LANE_SWAP_CONTROL_1r 8185
#define IL_TX_LANE_SWAP_CONTROL_2r 8186
#define IL_TX_LANE_SWAP_CONTROL_3r 8187
#define IL_TX_LANE_SWAP_CONTROL_4r 8188
#define IL_TX_LANE_SWAP_CONTROL_5r 8189
#define IL_TX_LANE_SWAP_CONTROL_6r 8190
#define IL_TX_LANE_SWAP_CONTROL_7r 8191
#define IL_TX_LANE_SWAP_CONTROL_8r 8192
#define IL_TX_LANE_SWAP_CONTROL_9r 8193
#define IL_TX_LANE_SWAP_CONTROL_10r 8194
#define IL_TX_LANE_SWAP_CONTROL_11r 8195
#define IL_TX_LANE_SWAP_CONTROL_12r 8196
#define IL_TX_LANE_SWAP_CONTROL_13r 8197
#define IL_TX_LANE_SWAP_CONTROL_14r 8198
#define IL_TX_LANE_SWAP_CONTROL_15r 8199
#define IL_TX_REF_CLOCK_SELECTr 8200
#define IMBPr 8201
#define IMC_TRUNK_BLOCK_MASKr 8202
#define IMIRRORr 8203
#define IMIRROR_BITMAPr 8204
#define IMIRROR_BITMAP_64r 8205
#define IMIRROR_BITMAP_PARITY_CONTROLr 8206
#define IMIRROR_BITMAP_PARITY_STATUS_INTRr 8207
#define IMIRROR_BITMAP_PARITY_STATUS_NACKr 8208
#define IMIRROR_CONTROLr 8209
#define IMIRROR_DEST_BITMAPr 8210
#define IMMU_FUSE_DEBUG0r 8211
#define IMMU_FUSE_DEBUG1r 8212
#define IMMU_FUSE_DEBUG2r 8213
#define IMODPORT_15_8r 8214
#define IMODPORT_23_16r 8215
#define IMODPORT_31_24r 8216
#define IMODPORT_39_32r 8217
#define IMODPORT_47_40r 8218
#define IMODPORT_55_48r 8219
#define IMODPORT_63_56r 8220
#define IMODPORT_7_0r 8221
#define IMRPr 8222
#define IMRP4r 8223
#define IMRP6r 8224
#define IM_MTP_INDEXr 8225
#define INGBUFFERTHRESr 8226
#define INGCELLLIMITDISCARDCG0r 8227
#define INGCELLLIMITDISCARDCG1r 8228
#define INGCELLLIMITIBPCG0r 8229
#define INGCELLLIMITIBPCG1r 8230
#define INGLIMITr 8231
#define INGLIMITDISCARDr 8232
#define INGLIMITRESETr 8233
#define INGPKTLIMITSCOSr 8234
#define INGRESS_DEBUGr 8235
#define INGR_METER_CTRLr 8236
#define INGR_METER_STATUSr 8237
#define ING_1588_PARSING_CONTROLr 8238
#define ING_BYPASS_CTRLr 8239
#define ING_CNTLr 8240
#define ING_CONFIGr 8241
#define ING_CONFIG_2r 8242
#define ING_CONFIG_64r 8243
#define ING_COS_MAPr 8244
#define ING_COS_MODEr 8245
#define ING_CPUTOBMAPr 8246
#define ING_CTRLr 8247
#define ING_CTRL2r 8248
#define ING_DVP_PARITY_CONTROLr 8249
#define ING_DVP_PARITY_STATUS_INTRr 8250
#define ING_DVP_PARITY_STATUS_NACKr 8251
#define ING_DVP_TABLE_PARITY_CONTROLr 8252
#define ING_DVP_TABLE_PARITY_STATUS_INTRr 8253
#define ING_DVP_TABLE_PARITY_STATUS_NACKr 8254
#define ING_EAV_CLASSr 8255
#define ING_EGRMSKBMAPr 8256
#define ING_EGRMSKBMAP_64r 8257
#define ING_EGRMSKBMAP_PARITY_CONTROLr 8258
#define ING_EGRMSKBMAP_PARITY_STATUS_INTRr 8259
#define ING_EGRMSKBMAP_PARITY_STATUS_NACKr 8260
#define ING_EN_EFILTER_BITMAPr 8261
#define ING_EN_EFILTER_BITMAP_64r 8262
#define ING_EPC_LNKBMAPr 8263
#define ING_EVENT_DEBUGr 8264
#define ING_EVENT_DEBUG_2r 8265
#define ING_EVENT_DEBUG_2_Xr 8266
#define ING_EVENT_DEBUG_2_Yr 8267
#define ING_EVENT_DEBUG_MASKr 8268
#define ING_EVENT_DEBUG_Xr 8269
#define ING_EVENT_DEBUG_Yr 8270
#define ING_FCOE_ETHERTYPEr 8271
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_0r 8272
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_1r 8273
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_2r 8274
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_3r 8275
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_4r 8276
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_5r 8277
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_6r 8278
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_7r 8279
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0r 8280
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_1r 8281
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_2r 8282
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_3r 8283
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_4r 8284
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_5r 8285
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_6r 8286
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_7r 8287
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_0r 8288
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_1r 8289
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_2r 8290
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_3r 8291
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_4r 8292
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_5r 8293
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_6r 8294
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_7r 8295
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_0r 8296
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_1r 8297
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_2r 8298
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_3r 8299
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_4r 8300
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_5r 8301
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_6r 8302
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_7r 8303
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_0r 8304
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_1r 8305
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_2r 8306
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_3r 8307
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_4r 8308
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_5r 8309
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_6r 8310
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_7r 8311
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0r 8312
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_1r 8313
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_2r 8314
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_3r 8315
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_4r 8316
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_5r 8317
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_6r 8318
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_7r 8319
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_0r 8320
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_1r 8321
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_2r 8322
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_3r 8323
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_4r 8324
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_5r 8325
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_6r 8326
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_7r 8327
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0r 8328
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1r 8329
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2r 8330
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_3r 8331
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_4r 8332
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_5r 8333
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_6r 8334
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_7r 8335
#define ING_HBFC_CNM_ETHERTYPEr 8336
#define ING_HBFC_CNTAG_ETHERTYPEr 8337
#define ING_HGTRUNKr 8338
#define ING_HIGIG_TRUNK_OVERRIDE_PROFILE_PARITY_CONTROLr 8339
#define ING_HIGIG_TRUNK_OVERRIDE_PROFILE_PARITY_STATUS_INTRr 8340
#define ING_HIGIG_TRUNK_OVERRIDE_PROFILE_PARITY_STATUS_NACKr 8341
#define ING_HW_RESET_CONTROL_1r 8342
#define ING_HW_RESET_CONTROL_2r 8343
#define ING_HW_RESET_CONTROL_2_Xr 8344
#define ING_HW_RESET_CONTROL_2_Yr 8345
#define ING_IPFIX_CONFIGr 8346
#define ING_IPFIX_CURRENT_TIMEr 8347
#define ING_IPFIX_EOP_BUF_PARITY_CONTROLr 8348
#define ING_IPFIX_EOP_BUF_PARITY_STATUS_INTRr 8349
#define ING_IPFIX_EOP_BUF_PARITY_STATUS_NACKr 8350
#define ING_IPFIX_EXPORT_FIFO_COUNTERr 8351
#define ING_IPFIX_EXPORT_FIFO_PARITY_CONTROLr 8352
#define ING_IPFIX_EXPORT_FIFO_PARITY_STATUSr 8353
#define ING_IPFIX_EXPORT_FIFO_PARITY_STATUS_NACKr 8354
#define ING_IPFIX_EXPORT_FIFO_READ_PTRr 8355
#define ING_IPFIX_EXPORT_FIFO_WRITE_PTRr 8356
#define ING_IPFIX_FLOW_PARITY_CONTROLr 8357
#define ING_IPFIX_FLOW_PARITY_STATUS_INTRr 8358
#define ING_IPFIX_FLOW_PARITY_STATUS_NACKr 8359
#define ING_IPFIX_FLOW_RATE_CONTROLr 8360
#define ING_IPFIX_HASH_CONTROLr 8361
#define ING_IPFIX_MAXIMUM_IDLE_AGE_SETr 8362
#define ING_IPFIX_MAXIMUM_LIVE_TIME_SETr 8363
#define ING_IPFIX_MINIMUM_LIVE_TIME_SETr 8364
#define ING_IPFIX_MIRROR_CONTROL_64r 8365
#define ING_IPFIX_MISSED_BUCKET_FULL_COUNTr 8366
#define ING_IPFIX_MISSED_EXPORT_FULL_COUNTr 8367
#define ING_IPFIX_MISSED_PORT_LIMIT_COUNTr 8368
#define ING_IPFIX_PORT_CONFIGr 8369
#define ING_IPFIX_PORT_LIMIT_STATUSr 8370
#define ING_IPFIX_PORT_RECORD_COUNTr 8371
#define ING_IPFIX_PORT_RECORD_LIMIT_SETr 8372
#define ING_IPFIX_PORT_SAMPLING_COUNTERr 8373
#define ING_IPFIX_RAM_CONTROLr 8374
#define ING_IPFIX_SAMPLING_LIMIT_SETr 8375
#define ING_IPFIX_SESSION_PARITY_CONTROLr 8376
#define ING_IPFIX_SESSION_PARITY_STATUSr 8377
#define ING_IPFIX_SESSION_PARITY_STATUS_INTR_0r 8378
#define ING_IPFIX_SESSION_PARITY_STATUS_INTR_1r 8379
#define ING_IPFIX_SESSION_PARITY_STATUS_NACK_0r 8380
#define ING_IPFIX_SESSION_PARITY_STATUS_NACK_1r 8381
#define ING_IPMC_PTR_CTRLr 8382
#define ING_L2_TUNNEL_PARSE_CONTROLr 8383
#define ING_L3_NEXT_HOP_DBGCTRLr 8384
#define ING_L3_NEXT_HOP_DEBUGr 8385
#define ING_L3_NEXT_HOP_PARITY_CONTROLr 8386
#define ING_L3_NEXT_HOP_PARITY_STATUSr 8387
#define ING_L3_NEXT_HOP_PARITY_STATUS_INTRr 8388
#define ING_L3_NEXT_HOP_PARITY_STATUS_NACKr 8389
#define ING_MIRROR_COS_CONTROLr 8390
#define ING_MIRTOBMAPr 8391
#define ING_MISC_CONFIGr 8392
#define ING_MISC_CONFIG2r 8393
#define ING_MISC_PORT_CONFIGr 8394
#define ING_MODMAP_CTRLr 8395
#define ING_MPLS_INNER_TPIDr 8396
#define ING_MPLS_TPIDr 8397
#define ING_MPLS_TPID_0r 8398
#define ING_MPLS_TPID_1r 8399
#define ING_MPLS_TPID_2r 8400
#define ING_MPLS_TPID_3r 8401
#define ING_NIV_CONFIGr 8402
#define ING_NIV_RX_FRAMES_ERROR_DROPr 8403
#define ING_NIV_RX_FRAMES_FORWARDING_DROPr 8404
#define ING_NIV_RX_FRAMES_VLAN_TAGGEDr 8405
#define ING_OUTER_TPIDr 8406
#define ING_OUTER_TPID_0r 8407
#define ING_OUTER_TPID_1r 8408
#define ING_OUTER_TPID_2r 8409
#define ING_OUTER_TPID_3r 8410
#define ING_PORT_THROTTLE_CFGr 8411
#define ING_PORT_THROTTLE_ENABLE_64r 8412
#define ING_PRI_CNG_MAP_PARITY_CONTROLr 8413
#define ING_PRI_CNG_MAP_PARITY_STATUS_INTRr 8414
#define ING_PRI_CNG_MAP_PARITY_STATUS_NACKr 8415
#define ING_PRTTODEVIDr 8416
#define ING_PW_TERM_SEQ_NUM_PARITY_CONTROLr 8417
#define ING_PW_TERM_SEQ_NUM_PARITY_STATUS_INTRr 8418
#define ING_PW_TERM_SEQ_NUM_PARITY_STATUS_NACKr 8419
#define ING_QCN_CNM_ETHERTYPEr 8420
#define ING_QCN_CNTAG_ETHERTYPEr 8421
#define ING_QUEUE_MAP_PARITY_CONTROLr 8422
#define ING_QUEUE_MAP_PARITY_STATUS_INTRr 8423
#define ING_QUEUE_MAP_PARITY_STATUS_NACKr 8424
#define ING_Q_BEGINr 8425
#define ING_SERVICE_COUNTER_TABLE_PARITY_CONTROLr 8426
#define ING_SERVICE_COUNTER_TABLE_PARITY_STATUS_INTRr 8427
#define ING_SERVICE_COUNTER_TABLE_PARITY_STATUS_NACKr 8428
#define ING_SRCMODFILTERr 8429
#define ING_SVM_CONTROLr 8430
#define ING_SVM_MACROFLOW_INDEX_TABLE_CONTROLr 8431
#define ING_SVM_MACROFLOW_INDEX_TABLE_PARITY_STATUS_INTRr 8432
#define ING_SVM_MACROFLOW_INDEX_TABLE_PARITY_STATUS_NACKr 8433
#define ING_SVM_METER_TABLE_CONTROLr 8434
#define ING_SVM_METER_TABLE_PARITY_STATUS_INTRr 8435
#define ING_SVM_METER_TABLE_PARITY_STATUS_NACKr 8436
#define ING_SVM_OFFSET_TABLE_CONTROLr 8437
#define ING_SVM_OFFSET_TABLE_PARITY_STATUS_INTRr 8438
#define ING_SVM_OFFSET_TABLE_PARITY_STATUS_NACKr 8439
#define ING_SVM_PKT_ATTR_SELECTOR_KEY_0r 8440
#define ING_SVM_PKT_ATTR_SELECTOR_KEY_1r 8441
#define ING_SVM_PKT_ATTR_SELECTOR_KEY_2r 8442
#define ING_SVM_PKT_ATTR_SELECTOR_KEY_3r 8443
#define ING_SVM_POLICY_TABLE_CONTROLr 8444
#define ING_SVM_POLICY_TABLE_PARITY_STATUS_INTRr 8445
#define ING_SVM_POLICY_TABLE_PARITY_STATUS_NACKr 8446
#define ING_SYS_RSVD_VIDr 8447
#define ING_TRILL_ADJACENCYr 8448
#define ING_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDEDr 8449
#define ING_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDEDr 8450
#define ING_TRILL_RX_PKTSr 8451
#define ING_UNTAGGED_PHB_PARITY_CONTROLr 8452
#define ING_UNTAGGED_PHB_PARITY_STATUS_INTRr 8453
#define ING_UNTAGGED_PHB_PARITY_STATUS_NACKr 8454
#define ING_VINTF_COUNTER_TABLE_PARITY_CONTROLr 8455
#define ING_VINTF_COUNTER_TABLE_PARITY_STATUS_INTRr 8456
#define ING_VINTF_COUNTER_TABLE_PARITY_STATUS_NACKr 8457
#define ING_VOQFC_IDr 8458
#define ING_VOQFC_MACDA_LSr 8459
#define ING_VOQFC_MACDA_MSr 8460
#define ING_WESP_PROTO_CONTROLr 8461
#define INITIAL_ING_L3_NEXT_HOP_PARITY_CONTROLr 8462
#define INITIAL_ING_L3_NEXT_HOP_PARITY_STATUSr 8463
#define INITIAL_ING_L3_NEXT_HOP_PARITY_STATUS_INTRr 8464
#define INITIAL_ING_L3_NEXT_HOP_PARITY_STATUS_NACKr 8465
#define INITIAL_L3_ECMP_GROUP_PARITY_CONTROLr 8466
#define INITIAL_L3_ECMP_GROUP_PARITY_STATUS_INTRr 8467
#define INITIAL_L3_ECMP_GROUP_PARITY_STATUS_NACKr 8468
#define INITIAL_L3_ECMP_PARITY_CONTROLr 8469
#define INITIAL_L3_ECMP_PARITY_STATUS_INTRr 8470
#define INITIAL_L3_ECMP_PARITY_STATUS_NACKr 8471
#define INITIAL_NHOP_PARITY_CONTROLr 8472
#define INITIAL_NHOP_PARITY_STATUSr 8473
#define INITIAL_NHOP_PARITY_STATUS_INTRr 8474
#define INITIAL_NHOP_PARITY_STATUS_NACKr 8475
#define INITIAL_PROT_NHI_TABLE_PARITY_CONTROLr 8476
#define INITIAL_PROT_NHI_TABLE_PARITY_STATUS_INTRr 8477
#define INITIAL_PROT_NHI_TABLE_PARITY_STATUS_NACKr 8478
#define INIT_DONE_STATUSr 8479
#define INI_ECMP_GRP_PARITY_CONTROLr 8480
#define INI_ECMP_GRP_PARITY_STATUS_INTRr 8481
#define INI_ECMP_GRP_PARITY_STATUS_NACKr 8482
#define INI_L3_ECMP_PARITY_CONTROLr 8483
#define INI_L3_ECMP_PARITY_STATUS_INTRr 8484
#define INI_L3_ECMP_PARITY_STATUS_NACKr 8485
#define INI_PROT_NHI_PARITY_CONTROLr 8486
#define INI_PROT_NHI_PARITY_STATUS_INTRr 8487
#define INI_PROT_NHI_PARITY_STATUS_NACKr 8488
#define INNER_TPIDr 8489
#define INONIPr 8490
#define INPUT_PORT_RX_ENABLEr 8491
#define INPUT_PORT_RX_ENABLE0_64r 8492
#define INPUT_PORT_RX_ENABLE1_64r 8493
#define INPUT_PORT_RX_ENABLE_64r 8494
#define INTFI_ECC_1B_COUNTERr 8495
#define INTFI_ECC_2B_COUNTERr 8496
#define INTFI_ECC_DEBUGr 8497
#define INTFI_ECC_ERRORr 8498
#define INTFI_ECC_STATUSr 8499
#define INTFI_ERROR_MASKr 8500
#define INTFI_ERROR_STATUSr 8501
#define INTFI_HCFC_DEBUGr 8502
#define INTFI_MAP_TBL_ADDRr 8503
#define INTFI_MEMDEBUGr 8504
#define INTFI_OOB_HCFC_BAD_RXD_COUNTr 8505
#define INTFI_OOB_HCFC_CAPTURE0r 8506
#define INTFI_OOB_HCFC_CAPTURE1r 8507
#define INTFI_OOB_HCFC_CAPTURE2r 8508
#define INTFI_OOB_HCFC_CAPTURE3r 8509
#define INTFI_OOB_HCFC_GOOD_RXD_COUNTr 8510
#define INTFI_PORT_CFGr 8511
#define IP0_BISRr 8512
#define IP0_BISR_REGr 8513
#define IP0_EP_BISR_RD_DATAr 8514
#define IP0_INTR_ENABLEr 8515
#define IP0_INTR_STATUSr 8516
#define IP1_BISRr 8517
#define IP1_BISR_RD_DATAr 8518
#define IP1_BISR_REGr 8519
#define IP1_INTR_ENABLEr 8520
#define IP1_INTR_ENABLE_1r 8521
#define IP1_INTR_STATUSr 8522
#define IP1_INTR_STATUS_1r 8523
#define IP1_PARITY_INTR_STATUSr 8524
#define IP2_BISRr 8525
#define IP2_BISR_RD_DATAr 8526
#define IP2_BISR_REGr 8527
#define IP2_INTR_ENABLEr 8528
#define IP2_INTR_ENABLE_1r 8529
#define IP2_INTR_ENABLE_2r 8530
#define IP2_INTR_STATUSr 8531
#define IP2_INTR_STATUS_1r 8532
#define IP2_INTR_STATUS_2r 8533
#define IP2_PARITY_INTR_STATUSr 8534
#define IP3_BISRr 8535
#define IP3_BISR_REGr 8536
#define IP3_INTR_ENABLEr 8537
#define IP3_INTR_ENABLE_1r 8538
#define IP3_INTR_ENABLE_2r 8539
#define IP3_INTR_STATUSr 8540
#define IP3_INTR_STATUS_1r 8541
#define IP3_INTR_STATUS_2r 8542
#define IP3_PARITY_INTR_STATUSr 8543
#define IP4FDr 8544
#define IP4_BISR_REGr 8545
#define IP4_INTR_ENABLEr 8546
#define IP4_INTR_STATUSr 8547
#define IP4_PARITY_STATUSr 8548
#define IP5_INTR_ENABLEr 8549
#define IP5_INTR_ENABLE_1r 8550
#define IP5_INTR_ENABLE_2r 8551
#define IP5_INTR_STATUSr 8552
#define IP5_INTR_STATUS_1r 8553
#define IP5_INTR_STATUS_2r 8554
#define IP6FDr 8555
#define IPARS_BUS_PARITY_DEBUGr 8556
#define IPARS_DBGCTRLr 8557
#define IPARS_DEBUGr 8558
#define IPARS_ECC_ERRORr 8559
#define IPARS_ECC_ERROR_MASKr 8560
#define IPARS_ECC_STATUSr 8561
#define IPARS_HW_CONTROLr 8562
#define IPARS_MEM_INITr 8563
#define IPARS_PARITY_ERRORr 8564
#define IPARS_PARITY_ERROR_MASKr 8565
#define IPARS_REGS_DEBUGr 8566
#define IPARS_STM_ECCr 8567
#define IPARS_TM_REG_1r 8568
#define IPAUSE_D0r 8569
#define IPAUSE_D1r 8570
#define IPAUSE_D2r 8571
#define IPAUSE_D3r 8572
#define IPAUSE_MH0r 8573
#define IPAUSE_MH1r 8574
#define IPAUSE_MH2r 8575
#define IPAUSE_RX_DA_LSr 8576
#define IPAUSE_RX_DA_MSr 8577
#define IPAUSE_RX_LENGTH_TYPEr 8578
#define IPAUSE_RX_OPCODEr 8579
#define IPAUSE_TX_PKT_XOFF_VALr 8580
#define IPAUSE_WATCHDOG_INIT_VALr 8581
#define IPAUSE_WATCHDOG_THRESHr 8582
#define IPDISCr 8583
#define IPFIX_AGE_CONTROLr 8584
#define IPFIX_RAM_CONTROLr 8585
#define IPG_HD_BKP_CNTLr 8586
#define IPIC_SPARE_REG0r 8587
#define IPIC_SPARE_REG1r 8588
#define IPIC_SPARE_REG2r 8589
#define IPIC_SPARE_REG3r 8590
#define IPIPE_PERR_CONTROLr 8591
#define IPMCGROUPMEMDEBUGr 8592
#define IPMCGROUPTBLMEMDEBUGr 8593
#define IPMCGRPMEMDEBUGr 8594
#define IPMCIDXINCACONFIGr 8595
#define IPMCIDXINCAENr 8596
#define IPMCIDXINCAEN_64r 8597
#define IPMCIDXINCBCONFIGr 8598
#define IPMCIDXINCBENr 8599
#define IPMCIDXINCBEN_64r 8600
#define IPMCIDXINCCCONFIGr 8601
#define IPMCIDXINCCENr 8602
#define IPMCIDXINCCEN_64r 8603
#define IPMCIDXINCCONFIGr 8604
#define IPMCINTFTBLMEMDEBUGr 8605
#define IPMCREPLICATIONCFGr 8606
#define IPMCREPLICATIONCFG0r 8607
#define IPMCREPLICATIONCFG1r 8608
#define IPMCREPLICATIONCOUNTr 8609
#define IPMCREPLICATIONCOUNT0r 8610
#define IPMCREPLICATIONCOUNT1r 8611
#define IPMCREPOVERLMTPBMr 8612
#define IPMCREP_SRCHFAILr 8613
#define IPMCREP_SRCHFAIL_64r 8614
#define IPMCVLANMEMDEBUGr 8615
#define IPMC_ENTRY_V6r 8616
#define IPMC_ENTRY_V4_AVAILr 8617
#define IPMC_ENTRY_V4_BLKCNTr 8618
#define IPMC_ENTRY_V6_AVAILr 8619
#define IPMC_ENTRY_V6_BLKCNTr 8620
#define IPMC_ENTRY_VLDr 8621
#define IPMC_L2_MTUr 8622
#define IPMC_L2_MTU_0r 8623
#define IPMC_L2_MTU_1r 8624
#define IPMC_L2_MTU_2r 8625
#define IPMC_L2_MTU_3r 8626
#define IPMC_L2_MTU_4r 8627
#define IPMC_L2_MTU_5r 8628
#define IPMC_L2_MTU_6r 8629
#define IPMC_L2_MTU_7r 8630
#define IPMC_L3_MTUr 8631
#define IPMC_L3_MTU_0r 8632
#define IPMC_L3_MTU_1r 8633
#define IPMC_L3_MTU_2r 8634
#define IPMC_L3_MTU_3r 8635
#define IPMC_L3_MTU_4r 8636
#define IPMC_L3_MTU_5r 8637
#define IPMC_L3_MTU_6r 8638
#define IPMC_L3_MTU_7r 8639
#define IPMC_MTU_CONFIGr 8640
#define IPMC_TRUNK_BLOCK_MASKr 8641
#define IPMC_V4_MAPPING_0r 8642
#define IPMC_V6_MAPPING_0r 8643
#define IPV4IPMCIDXINCCONFIGr 8644
#define IPV4_FRAME_CHECKSr 8645
#define IPV6IPMCIDXINCCONFIGr 8646
#define IPV6_EXT_HEADER0r 8647
#define IPV6_EXT_HEADER1r 8648
#define IPV6_EXT_HEADER2r 8649
#define IPV6_EXT_HEADER3r 8650
#define IPV6_FRAME_CHECKSr 8651
#define IPV6_MIN_FRAG_SIZEr 8652
#define IP_COUNTERS_PARITY_CONTROLr 8653
#define IP_COUNTERS_PARITY_STATUS_INTRr 8654
#define IP_COUNTERS_PARITY_STATUS_NACKr 8655
#define IP_PROTOCOL_FILTERr 8656
#define IR64r 8657
#define IR127r 8658
#define IR255r 8659
#define IR511r 8660
#define IR1023r 8661
#define IR1518r 8662
#define IR2047r 8663
#define IR4095r 8664
#define IR8191r 8665
#define IR9216r 8666
#define IR16383r 8667
#define IRAGEr 8668
#define IRBCAr 8669
#define IRBYTr 8670
#define IRDISCr 8671
#define IRDROPr 8672
#define IRERBYTr 8673
#define IRERPKTr 8674
#define IRFCSr 8675
#define IRFLRr 8676
#define IRFRGr 8677
#define IRHOLr 8678
#define IRIBPr 8679
#define IRJBRr 8680
#define IRJUNKr 8681
#define IRMAXr 8682
#define IRMCAr 8683
#define IRMEBr 8684
#define IRMEGr 8685
#define IROVRr 8686
#define IRPKTr 8687
#define IRPOKr 8688
#define IRPSEr 8689
#define IRSEL_TM_REG_1r 8690
#define IRUCr 8691
#define IRUCAr 8692
#define IRUNDr 8693
#define IRXCFr 8694
#define IRXPFr 8695
#define IRXPPr 8696
#define IRXUOr 8697
#define ISDISCr 8698
#define ISEC_DEBUG_1r 8699
#define ISEC_DEBUG_PKT_CAPTUREr 8700
#define ISEC_ECC_ERRORr 8701
#define ISEC_ECC_ERROR_MASKr 8702
#define ISEC_ERR_PKT_CNTr 8703
#define ISEC_FIPS_INDIRECT_ACCESSr 8704
#define ISEC_FIPS_INDIRECT_ADDRr 8705
#define ISEC_FIPS_INDIRECT_RD_DATAr 8706
#define ISEC_FIPS_INDIRECT_WR_DATAr 8707
#define ISEC_GLOBAL_CTRLr 8708
#define ISEC_GLOBAL_PRE_SCALEr 8709
#define ISEC_GLOBAL_TICK_TIMEr 8710
#define ISEC_GLOBAL_TIMERr 8711
#define ISEC_MASTER_CTRLr 8712
#define ISEC_PN_THDr 8713
#define ISEC_RUNT_PKT_CNTr 8714
#define ISEC_RUNT_THRESHOLDr 8715
#define ISEC_SA_EXPIRY_INTr 8716
#define ISEC_SA_EXPIRY_INT_MASKr 8717
#define ISEC_SOFT_SA_EXPIRY_INTr 8718
#define ISEC_SOFT_SA_EXPIRY_INT_MASKr 8719
#define ISEC_TOT_PKT_CNTr 8720
#define ISMODBLKr 8721
#define ISTAT_CAUSEr 8722
#define ISW1_BUS_PARITY_DEBUGr 8723
#define ISW1_DSCP_TABLE_ECC_STATUSr 8724
#define ISW1_ECC_DEBUGr 8725
#define ISW1_ECC_ERRORr 8726
#define ISW1_ECC_ERROR_MASKr 8727
#define ISW1_ERRORr 8728
#define ISW1_ERROR_MASKr 8729
#define ISW1_HW_CONTROLr 8730
#define ISW1_INIT_DATAr 8731
#define ISW1_MEM_DEBUGr 8732
#define ISW1_MEM_INITr 8733
#define ISW1_PARITY_ERRORr 8734
#define ISW1_PARITY_ERROR_MASKr 8735
#define ISW1_REGS_DEBUGr 8736
#define ISW1_TM_REG_1r 8737
#define ISW1_UFLOW_A_0_ECC_STATUSr 8738
#define ISW1_UFLOW_A_1_ECC_STATUSr 8739
#define ISW1_UFLOW_B_0_ECC_STATUSr 8740
#define ISW1_UFLOW_B_1_ECC_STATUSr 8741
#define ISW2_BUS_PARITY_DEBUGr 8742
#define ISW2_DEBUG0r 8743
#define ISW2_DEBUG1r 8744
#define ISW2_DEBUG2r 8745
#define ISW2_DEBUG3r 8746
#define ISW2_DEBUG_CAPTURE_CAPTURE_FILTERr 8747
#define ISW2_DEBUG_CAPTURE_CSRr 8748
#define ISW2_DEBUG_CAPTURE_ING_EVENT_SELr 8749
#define ISW2_DEBUG_CAPTURE_TRIGGER_FILTERr 8750
#define ISW2_ECC_ERROR0r 8751
#define ISW2_ECC_ERROR1r 8752
#define ISW2_ECC_ERROR2r 8753
#define ISW2_ECC_ERROR0_MASKr 8754
#define ISW2_ECC_ERROR1_MASKr 8755
#define ISW2_ECC_ERROR2_MASKr 8756
#define ISW2_HW_CONTROLr 8757
#define ISW2_INIT_DATA0r 8758
#define ISW2_INIT_DATA1r 8759
#define ISW2_INIT_DATA2r 8760
#define ISW2_INIT_DATA3r 8761
#define ISW2_INIT_DATA4r 8762
#define ISW2_MEM_INIT0r 8763
#define ISW2_MEM_INIT1r 8764
#define ISW2_MEM_INIT2r 8765
#define ISW2_PARITY_ERRORr 8766
#define ISW2_PARITY_ERROR_MASKr 8767
#define ISW2_REGS_DEBUGr 8768
#define ISW2_TM_REG_1r 8769
#define IT64r 8770
#define IT127r 8771
#define IT255r 8772
#define IT511r 8773
#define IT1023r 8774
#define IT1518r 8775
#define IT2047r 8776
#define IT4095r 8777
#define IT8191r 8778
#define IT9216r 8779
#define IT16383r 8780
#define ITABRTr 8781
#define ITAGEr 8782
#define ITAG_ETHERTYPEr 8783
#define ITBCAr 8784
#define ITBYTr 8785
#define ITERRr 8786
#define ITE_CONFIGr 8787
#define ITE_SCHED_WRR_WEIGHT_COS0r 8788
#define ITE_SCHED_WRR_WEIGHT_COS1r 8789
#define ITE_SCHED_WRR_WEIGHT_COS2r 8790
#define ITE_SCHED_WRR_WEIGHT_COS3r 8791
#define ITE_SCHED_WRR_WEIGHT_COS4r 8792
#define ITE_SCHED_WRR_WEIGHT_COS5r 8793
#define ITE_SCHED_WRR_WEIGHT_COS6r 8794
#define ITE_SCHED_WRR_WEIGHT_COS7r 8795
#define ITFCSr 8796
#define ITFRGr 8797
#define ITHOLr 8798
#define ITIBPr 8799
#define ITIPr 8800
#define ITIPDr 8801
#define ITMAXr 8802
#define ITMCAr 8803
#define ITOVRr 8804
#define ITPKTr 8805
#define ITPOKr 8806
#define ITPRGr 8807
#define ITPSEr 8808
#define ITR64r 8809
#define ITR127r 8810
#define ITR255r 8811
#define ITR511r 8812
#define ITR1023r 8813
#define ITR1522r 8814
#define ITRMAXr 8815
#define ITUCr 8816
#define ITUCAr 8817
#define ITUFLr 8818
#define ITXPFr 8819
#define ITXPPr 8820
#define IUCASTr 8821
#define IUMC_TRUNK_BLOCK_MASKr 8822
#define IUNHGIr 8823
#define IUNKHDRr 8824
#define IUNKNOWN_MCAST_BLOCK_MASKr 8825
#define IUNKNOWN_MCAST_BLOCK_MASK_64r 8826
#define IUNKNOWN_MCAST_BLOCK_MASK_HIr 8827
#define IUNKNOWN_OPCODEr 8828
#define IUNKNOWN_OPCODE_HIr 8829
#define IUNKNOWN_UCAST_BLOCK_MASKr 8830
#define IUNKNOWN_UCAST_BLOCK_MASK_64r 8831
#define IUNKNOWN_UCAST_BLOCK_MASK_HIr 8832
#define IUNKOPCr 8833
#define IUSER_TRUNK_HASH_SELECTr 8834
#define IVLAN_BUS_PARITY_DEBUGr 8835
#define IVLAN_CONTROLr 8836
#define IVLAN_DBGCTRLr 8837
#define IVLAN_ECC_ERRORr 8838
#define IVLAN_ECC_ERROR_MASKr 8839
#define IVLAN_INITr 8840
#define IVLAN_INIT_DATA0r 8841
#define IVLAN_INIT_DATA1r 8842
#define IVLAN_PARITY_ERRORr 8843
#define IVLAN_PARITY_ERROR_MASKr 8844
#define IVLAN_REGS_DEBUGr 8845
#define IVLAN_TM_REG_1r 8846
#define IVTX_ENTRY_SRCH_AVAILr 8847
#define IVXLT_BUS_PARITY_DEBUGr 8848
#define IVXLT_PARITY_ERRORr 8849
#define IVXLT_PARITY_ERROR_MASKr 8850
#define IVXLT_TM_REG_1r 8851
#define IVXLT_TM_REG_2r 8852
#define JBCASCFG_CHID_0r 8853
#define JBCASCFG_CHID_1r 8854
#define JBCASCFG_CHID_2r 8855
#define JBCASCFG_CHID_3r 8856
#define JBCASCFG_CHID_4r 8857
#define JBCASCFG_CHID_5r 8858
#define JBCASCFG_CHID_6r 8859
#define JBCASCFG_CHID_7r 8860
#define JBCASCFG_CHID_8r 8861
#define JBCASCFG_CHID_9r 8862
#define JBCASCFG_CHID_10r 8863
#define JBCASCFG_CHID_11r 8864
#define JBCASCFG_CHID_12r 8865
#define JBCASCFG_CHID_13r 8866
#define JBCASCFG_CHID_14r 8867
#define JBCASCFG_CHID_15r 8868
#define JBCASCFG_CHID_16r 8869
#define JBCASCFG_CHID_17r 8870
#define JBCASCFG_CHID_18r 8871
#define JBCASCFG_CHID_19r 8872
#define JBCASCFG_CHID_20r 8873
#define JBCASCFG_CHID_21r 8874
#define JBCASCFG_CHID_22r 8875
#define JBCASCFG_CHID_23r 8876
#define JBCASCFG_CHID_24r 8877
#define JBCASCFG_CHID_25r 8878
#define JBCASCFG_CHID_26r 8879
#define JBCASCFG_CHID_27r 8880
#define JBCASCFG_CHID_28r 8881
#define JBCASCFG_CHID_29r 8882
#define JBCASCFG_CHID_30r 8883
#define JBCASCFG_CHID_31r 8884
#define JBCASCFG_CHID_32r 8885
#define JBCASCFG_CHID_33r 8886
#define JBCASCFG_CHID_34r 8887
#define JBCASCFG_CHID_35r 8888
#define JBCASCFG_CHID_36r 8889
#define JBCASCFG_CHID_37r 8890
#define JBCASCFG_CHID_38r 8891
#define JBCASCFG_CHID_39r 8892
#define JBCASCFG_CHID_40r 8893
#define JBCASCFG_CHID_41r 8894
#define JBCASCFG_CHID_42r 8895
#define JBCASCFG_CHID_43r 8896
#define JBCASCFG_CHID_44r 8897
#define JBCASCFG_CHID_45r 8898
#define JBCASCFG_CHID_46r 8899
#define JBCASCFG_CHID_47r 8900
#define JBCASCFG_CHID_48r 8901
#define JBCASCFG_CHID_49r 8902
#define JBCASCFG_CHID_50r 8903
#define JBCASCFG_CHID_51r 8904
#define JBCASCFG_CHID_52r 8905
#define JBCASCFG_CHID_53r 8906
#define JBCASCFG_CHID_54r 8907
#define JBCASCFG_CHID_55r 8908
#define JBCASCFG_CHID_56r 8909
#define JBCASCFG_CHID_57r 8910
#define JBCASCFG_CHID_58r 8911
#define JBCASCFG_CHID_59r 8912
#define JBCASCFG_CHID_60r 8913
#define JBCASCFG_CHID_61r 8914
#define JBCASCFG_CHID_62r 8915
#define JBCASCFG_CHID_63r 8916
#define JBCASWINr 8917
#define JBCHCFG1_CHID_0r 8918
#define JBCHCFG1_CHID_1r 8919
#define JBCHCFG1_CHID_2r 8920
#define JBCHCFG1_CHID_3r 8921
#define JBCHCFG1_CHID_4r 8922
#define JBCHCFG1_CHID_5r 8923
#define JBCHCFG1_CHID_6r 8924
#define JBCHCFG1_CHID_7r 8925
#define JBCHCFG1_CHID_8r 8926
#define JBCHCFG1_CHID_9r 8927
#define JBCHCFG1_CHID_10r 8928
#define JBCHCFG1_CHID_11r 8929
#define JBCHCFG1_CHID_12r 8930
#define JBCHCFG1_CHID_13r 8931
#define JBCHCFG1_CHID_14r 8932
#define JBCHCFG1_CHID_15r 8933
#define JBCHCFG1_CHID_16r 8934
#define JBCHCFG1_CHID_17r 8935
#define JBCHCFG1_CHID_18r 8936
#define JBCHCFG1_CHID_19r 8937
#define JBCHCFG1_CHID_20r 8938
#define JBCHCFG1_CHID_21r 8939
#define JBCHCFG1_CHID_22r 8940
#define JBCHCFG1_CHID_23r 8941
#define JBCHCFG1_CHID_24r 8942
#define JBCHCFG1_CHID_25r 8943
#define JBCHCFG1_CHID_26r 8944
#define JBCHCFG1_CHID_27r 8945
#define JBCHCFG1_CHID_28r 8946
#define JBCHCFG1_CHID_29r 8947
#define JBCHCFG1_CHID_30r 8948
#define JBCHCFG1_CHID_31r 8949
#define JBCHCFG1_CHID_32r 8950
#define JBCHCFG1_CHID_33r 8951
#define JBCHCFG1_CHID_34r 8952
#define JBCHCFG1_CHID_35r 8953
#define JBCHCFG1_CHID_36r 8954
#define JBCHCFG1_CHID_37r 8955
#define JBCHCFG1_CHID_38r 8956
#define JBCHCFG1_CHID_39r 8957
#define JBCHCFG1_CHID_40r 8958
#define JBCHCFG1_CHID_41r 8959
#define JBCHCFG1_CHID_42r 8960
#define JBCHCFG1_CHID_43r 8961
#define JBCHCFG1_CHID_44r 8962
#define JBCHCFG1_CHID_45r 8963
#define JBCHCFG1_CHID_46r 8964
#define JBCHCFG1_CHID_47r 8965
#define JBCHCFG1_CHID_48r 8966
#define JBCHCFG1_CHID_49r 8967
#define JBCHCFG1_CHID_50r 8968
#define JBCHCFG1_CHID_51r 8969
#define JBCHCFG1_CHID_52r 8970
#define JBCHCFG1_CHID_53r 8971
#define JBCHCFG1_CHID_54r 8972
#define JBCHCFG1_CHID_55r 8973
#define JBCHCFG1_CHID_56r 8974
#define JBCHCFG1_CHID_57r 8975
#define JBCHCFG1_CHID_58r 8976
#define JBCHCFG1_CHID_59r 8977
#define JBCHCFG1_CHID_60r 8978
#define JBCHCFG1_CHID_61r 8979
#define JBCHCFG1_CHID_62r 8980
#define JBCHCFG1_CHID_63r 8981
#define JBCHCFG2_CHID_0r 8982
#define JBCHCFG2_CHID_1r 8983
#define JBCHCFG2_CHID_2r 8984
#define JBCHCFG2_CHID_3r 8985
#define JBCHCFG2_CHID_4r 8986
#define JBCHCFG2_CHID_5r 8987
#define JBCHCFG2_CHID_6r 8988
#define JBCHCFG2_CHID_7r 8989
#define JBCHCFG2_CHID_8r 8990
#define JBCHCFG2_CHID_9r 8991
#define JBCHCFG2_CHID_10r 8992
#define JBCHCFG2_CHID_11r 8993
#define JBCHCFG2_CHID_12r 8994
#define JBCHCFG2_CHID_13r 8995
#define JBCHCFG2_CHID_14r 8996
#define JBCHCFG2_CHID_15r 8997
#define JBCHCFG2_CHID_16r 8998
#define JBCHCFG2_CHID_17r 8999
#define JBCHCFG2_CHID_18r 9000
#define JBCHCFG2_CHID_19r 9001
#define JBCHCFG2_CHID_20r 9002
#define JBCHCFG2_CHID_21r 9003
#define JBCHCFG2_CHID_22r 9004
#define JBCHCFG2_CHID_23r 9005
#define JBCHCFG2_CHID_24r 9006
#define JBCHCFG2_CHID_25r 9007
#define JBCHCFG2_CHID_26r 9008
#define JBCHCFG2_CHID_27r 9009
#define JBCHCFG2_CHID_28r 9010
#define JBCHCFG2_CHID_29r 9011
#define JBCHCFG2_CHID_30r 9012
#define JBCHCFG2_CHID_31r 9013
#define JBCHCFG2_CHID_32r 9014
#define JBCHCFG2_CHID_33r 9015
#define JBCHCFG2_CHID_34r 9016
#define JBCHCFG2_CHID_35r 9017
#define JBCHCFG2_CHID_36r 9018
#define JBCHCFG2_CHID_37r 9019
#define JBCHCFG2_CHID_38r 9020
#define JBCHCFG2_CHID_39r 9021
#define JBCHCFG2_CHID_40r 9022
#define JBCHCFG2_CHID_41r 9023
#define JBCHCFG2_CHID_42r 9024
#define JBCHCFG2_CHID_43r 9025
#define JBCHCFG2_CHID_44r 9026
#define JBCHCFG2_CHID_45r 9027
#define JBCHCFG2_CHID_46r 9028
#define JBCHCFG2_CHID_47r 9029
#define JBCHCFG2_CHID_48r 9030
#define JBCHCFG2_CHID_49r 9031
#define JBCHCFG2_CHID_50r 9032
#define JBCHCFG2_CHID_51r 9033
#define JBCHCFG2_CHID_52r 9034
#define JBCHCFG2_CHID_53r 9035
#define JBCHCFG2_CHID_54r 9036
#define JBCHCFG2_CHID_55r 9037
#define JBCHCFG2_CHID_56r 9038
#define JBCHCFG2_CHID_57r 9039
#define JBCHCFG2_CHID_58r 9040
#define JBCHCFG2_CHID_59r 9041
#define JBCHCFG2_CHID_60r 9042
#define JBCHCFG2_CHID_61r 9043
#define JBCHCFG2_CHID_62r 9044
#define JBCHCFG2_CHID_63r 9045
#define JBCSTAT_CHID_0r 9046
#define JBCSTAT_CHID_1r 9047
#define JBCSTAT_CHID_2r 9048
#define JBCSTAT_CHID_3r 9049
#define JBCSTAT_CHID_4r 9050
#define JBCSTAT_CHID_5r 9051
#define JBCSTAT_CHID_6r 9052
#define JBCSTAT_CHID_7r 9053
#define JBCSTAT_CHID_8r 9054
#define JBCSTAT_CHID_9r 9055
#define JBCSTAT_CHID_10r 9056
#define JBCSTAT_CHID_11r 9057
#define JBCSTAT_CHID_12r 9058
#define JBCSTAT_CHID_13r 9059
#define JBCSTAT_CHID_14r 9060
#define JBCSTAT_CHID_15r 9061
#define JBCSTAT_CHID_16r 9062
#define JBCSTAT_CHID_17r 9063
#define JBCSTAT_CHID_18r 9064
#define JBCSTAT_CHID_19r 9065
#define JBCSTAT_CHID_20r 9066
#define JBCSTAT_CHID_21r 9067
#define JBCSTAT_CHID_22r 9068
#define JBCSTAT_CHID_23r 9069
#define JBCSTAT_CHID_24r 9070
#define JBCSTAT_CHID_25r 9071
#define JBCSTAT_CHID_26r 9072
#define JBCSTAT_CHID_27r 9073
#define JBCSTAT_CHID_28r 9074
#define JBCSTAT_CHID_29r 9075
#define JBCSTAT_CHID_30r 9076
#define JBCSTAT_CHID_31r 9077
#define JBCSTAT_CHID_32r 9078
#define JBCSTAT_CHID_33r 9079
#define JBCSTAT_CHID_34r 9080
#define JBCSTAT_CHID_35r 9081
#define JBCSTAT_CHID_36r 9082
#define JBCSTAT_CHID_37r 9083
#define JBCSTAT_CHID_38r 9084
#define JBCSTAT_CHID_39r 9085
#define JBCSTAT_CHID_40r 9086
#define JBCSTAT_CHID_41r 9087
#define JBCSTAT_CHID_42r 9088
#define JBCSTAT_CHID_43r 9089
#define JBCSTAT_CHID_44r 9090
#define JBCSTAT_CHID_45r 9091
#define JBCSTAT_CHID_46r 9092
#define JBCSTAT_CHID_47r 9093
#define JBCSTAT_CHID_48r 9094
#define JBCSTAT_CHID_49r 9095
#define JBCSTAT_CHID_50r 9096
#define JBCSTAT_CHID_51r 9097
#define JBCSTAT_CHID_52r 9098
#define JBCSTAT_CHID_53r 9099
#define JBCSTAT_CHID_54r 9100
#define JBCSTAT_CHID_55r 9101
#define JBCSTAT_CHID_56r 9102
#define JBCSTAT_CHID_57r 9103
#define JBCSTAT_CHID_58r 9104
#define JBCSTAT_CHID_59r 9105
#define JBCSTAT_CHID_60r 9106
#define JBCSTAT_CHID_61r 9107
#define JBCSTAT_CHID_62r 9108
#define JBCSTAT_CHID_63r 9109
#define JBDEPC_TCID_0r 9110
#define JBDEPC_TCID_1r 9111
#define JBDEPC_TCID_2r 9112
#define JBDEPC_TCID_3r 9113
#define JBDEPC_TCID_4r 9114
#define JBDEPC_TCID_5r 9115
#define JBDEPC_TCID_6r 9116
#define JBDEPC_TCID_7r 9117
#define JBDEPC_TCID_8r 9118
#define JBDEPC_TCID_9r 9119
#define JBDEPC_TCID_10r 9120
#define JBDEPC_TCID_11r 9121
#define JBDEPC_TCID_12r 9122
#define JBDEPC_TCID_13r 9123
#define JBDEPC_TCID_14r 9124
#define JBDEPC_TCID_15r 9125
#define JBDMAX1_CHID_0r 9126
#define JBDMAX1_CHID_1r 9127
#define JBDMAX1_CHID_2r 9128
#define JBDMAX1_CHID_3r 9129
#define JBDMAX1_CHID_4r 9130
#define JBDMAX1_CHID_5r 9131
#define JBDMAX1_CHID_6r 9132
#define JBDMAX1_CHID_7r 9133
#define JBDMAX1_CHID_8r 9134
#define JBDMAX1_CHID_9r 9135
#define JBDMAX1_CHID_10r 9136
#define JBDMAX1_CHID_11r 9137
#define JBDMAX1_CHID_12r 9138
#define JBDMAX1_CHID_13r 9139
#define JBDMAX1_CHID_14r 9140
#define JBDMAX1_CHID_15r 9141
#define JBDMAX1_CHID_16r 9142
#define JBDMAX1_CHID_17r 9143
#define JBDMAX1_CHID_18r 9144
#define JBDMAX1_CHID_19r 9145
#define JBDMAX1_CHID_20r 9146
#define JBDMAX1_CHID_21r 9147
#define JBDMAX1_CHID_22r 9148
#define JBDMAX1_CHID_23r 9149
#define JBDMAX1_CHID_24r 9150
#define JBDMAX1_CHID_25r 9151
#define JBDMAX1_CHID_26r 9152
#define JBDMAX1_CHID_27r 9153
#define JBDMAX1_CHID_28r 9154
#define JBDMAX1_CHID_29r 9155
#define JBDMAX1_CHID_30r 9156
#define JBDMAX1_CHID_31r 9157
#define JBDMAX1_CHID_32r 9158
#define JBDMAX1_CHID_33r 9159
#define JBDMAX1_CHID_34r 9160
#define JBDMAX1_CHID_35r 9161
#define JBDMAX1_CHID_36r 9162
#define JBDMAX1_CHID_37r 9163
#define JBDMAX1_CHID_38r 9164
#define JBDMAX1_CHID_39r 9165
#define JBDMAX1_CHID_40r 9166
#define JBDMAX1_CHID_41r 9167
#define JBDMAX1_CHID_42r 9168
#define JBDMAX1_CHID_43r 9169
#define JBDMAX1_CHID_44r 9170
#define JBDMAX1_CHID_45r 9171
#define JBDMAX1_CHID_46r 9172
#define JBDMAX1_CHID_47r 9173
#define JBDMAX1_CHID_48r 9174
#define JBDMAX1_CHID_49r 9175
#define JBDMAX1_CHID_50r 9176
#define JBDMAX1_CHID_51r 9177
#define JBDMAX1_CHID_52r 9178
#define JBDMAX1_CHID_53r 9179
#define JBDMAX1_CHID_54r 9180
#define JBDMAX1_CHID_55r 9181
#define JBDMAX1_CHID_56r 9182
#define JBDMAX1_CHID_57r 9183
#define JBDMAX1_CHID_58r 9184
#define JBDMAX1_CHID_59r 9185
#define JBDMAX1_CHID_60r 9186
#define JBDMAX1_CHID_61r 9187
#define JBDMAX1_CHID_62r 9188
#define JBDMAX1_CHID_63r 9189
#define JBDMAX2_CHID_0r 9190
#define JBDMAX2_CHID_1r 9191
#define JBDMAX2_CHID_2r 9192
#define JBDMAX2_CHID_3r 9193
#define JBDMAX2_CHID_4r 9194
#define JBDMAX2_CHID_5r 9195
#define JBDMAX2_CHID_6r 9196
#define JBDMAX2_CHID_7r 9197
#define JBDMAX2_CHID_8r 9198
#define JBDMAX2_CHID_9r 9199
#define JBDMAX2_CHID_10r 9200
#define JBDMAX2_CHID_11r 9201
#define JBDMAX2_CHID_12r 9202
#define JBDMAX2_CHID_13r 9203
#define JBDMAX2_CHID_14r 9204
#define JBDMAX2_CHID_15r 9205
#define JBDMAX2_CHID_16r 9206
#define JBDMAX2_CHID_17r 9207
#define JBDMAX2_CHID_18r 9208
#define JBDMAX2_CHID_19r 9209
#define JBDMAX2_CHID_20r 9210
#define JBDMAX2_CHID_21r 9211
#define JBDMAX2_CHID_22r 9212
#define JBDMAX2_CHID_23r 9213
#define JBDMAX2_CHID_24r 9214
#define JBDMAX2_CHID_25r 9215
#define JBDMAX2_CHID_26r 9216
#define JBDMAX2_CHID_27r 9217
#define JBDMAX2_CHID_28r 9218
#define JBDMAX2_CHID_29r 9219
#define JBDMAX2_CHID_30r 9220
#define JBDMAX2_CHID_31r 9221
#define JBDMAX2_CHID_32r 9222
#define JBDMAX2_CHID_33r 9223
#define JBDMAX2_CHID_34r 9224
#define JBDMAX2_CHID_35r 9225
#define JBDMAX2_CHID_36r 9226
#define JBDMAX2_CHID_37r 9227
#define JBDMAX2_CHID_38r 9228
#define JBDMAX2_CHID_39r 9229
#define JBDMAX2_CHID_40r 9230
#define JBDMAX2_CHID_41r 9231
#define JBDMAX2_CHID_42r 9232
#define JBDMAX2_CHID_43r 9233
#define JBDMAX2_CHID_44r 9234
#define JBDMAX2_CHID_45r 9235
#define JBDMAX2_CHID_46r 9236
#define JBDMAX2_CHID_47r 9237
#define JBDMAX2_CHID_48r 9238
#define JBDMAX2_CHID_49r 9239
#define JBDMAX2_CHID_50r 9240
#define JBDMAX2_CHID_51r 9241
#define JBDMAX2_CHID_52r 9242
#define JBDMAX2_CHID_53r 9243
#define JBDMAX2_CHID_54r 9244
#define JBDMAX2_CHID_55r 9245
#define JBDMAX2_CHID_56r 9246
#define JBDMAX2_CHID_57r 9247
#define JBDMAX2_CHID_58r 9248
#define JBDMAX2_CHID_59r 9249
#define JBDMAX2_CHID_60r 9250
#define JBDMAX2_CHID_61r 9251
#define JBDMAX2_CHID_62r 9252
#define JBDMAX2_CHID_63r 9253
#define JBDMIN1_CHID_0r 9254
#define JBDMIN1_CHID_1r 9255
#define JBDMIN1_CHID_2r 9256
#define JBDMIN1_CHID_3r 9257
#define JBDMIN1_CHID_4r 9258
#define JBDMIN1_CHID_5r 9259
#define JBDMIN1_CHID_6r 9260
#define JBDMIN1_CHID_7r 9261
#define JBDMIN1_CHID_8r 9262
#define JBDMIN1_CHID_9r 9263
#define JBDMIN1_CHID_10r 9264
#define JBDMIN1_CHID_11r 9265
#define JBDMIN1_CHID_12r 9266
#define JBDMIN1_CHID_13r 9267
#define JBDMIN1_CHID_14r 9268
#define JBDMIN1_CHID_15r 9269
#define JBDMIN1_CHID_16r 9270
#define JBDMIN1_CHID_17r 9271
#define JBDMIN1_CHID_18r 9272
#define JBDMIN1_CHID_19r 9273
#define JBDMIN1_CHID_20r 9274
#define JBDMIN1_CHID_21r 9275
#define JBDMIN1_CHID_22r 9276
#define JBDMIN1_CHID_23r 9277
#define JBDMIN1_CHID_24r 9278
#define JBDMIN1_CHID_25r 9279
#define JBDMIN1_CHID_26r 9280
#define JBDMIN1_CHID_27r 9281
#define JBDMIN1_CHID_28r 9282
#define JBDMIN1_CHID_29r 9283
#define JBDMIN1_CHID_30r 9284
#define JBDMIN1_CHID_31r 9285
#define JBDMIN1_CHID_32r 9286
#define JBDMIN1_CHID_33r 9287
#define JBDMIN1_CHID_34r 9288
#define JBDMIN1_CHID_35r 9289
#define JBDMIN1_CHID_36r 9290
#define JBDMIN1_CHID_37r 9291
#define JBDMIN1_CHID_38r 9292
#define JBDMIN1_CHID_39r 9293
#define JBDMIN1_CHID_40r 9294
#define JBDMIN1_CHID_41r 9295
#define JBDMIN1_CHID_42r 9296
#define JBDMIN1_CHID_43r 9297
#define JBDMIN1_CHID_44r 9298
#define JBDMIN1_CHID_45r 9299
#define JBDMIN1_CHID_46r 9300
#define JBDMIN1_CHID_47r 9301
#define JBDMIN1_CHID_48r 9302
#define JBDMIN1_CHID_49r 9303
#define JBDMIN1_CHID_50r 9304
#define JBDMIN1_CHID_51r 9305
#define JBDMIN1_CHID_52r 9306
#define JBDMIN1_CHID_53r 9307
#define JBDMIN1_CHID_54r 9308
#define JBDMIN1_CHID_55r 9309
#define JBDMIN1_CHID_56r 9310
#define JBDMIN1_CHID_57r 9311
#define JBDMIN1_CHID_58r 9312
#define JBDMIN1_CHID_59r 9313
#define JBDMIN1_CHID_60r 9314
#define JBDMIN1_CHID_61r 9315
#define JBDMIN1_CHID_62r 9316
#define JBDMIN1_CHID_63r 9317
#define JBDMIN2_CHID_0r 9318
#define JBDMIN2_CHID_1r 9319
#define JBDMIN2_CHID_2r 9320
#define JBDMIN2_CHID_3r 9321
#define JBDMIN2_CHID_4r 9322
#define JBDMIN2_CHID_5r 9323
#define JBDMIN2_CHID_6r 9324
#define JBDMIN2_CHID_7r 9325
#define JBDMIN2_CHID_8r 9326
#define JBDMIN2_CHID_9r 9327
#define JBDMIN2_CHID_10r 9328
#define JBDMIN2_CHID_11r 9329
#define JBDMIN2_CHID_12r 9330
#define JBDMIN2_CHID_13r 9331
#define JBDMIN2_CHID_14r 9332
#define JBDMIN2_CHID_15r 9333
#define JBDMIN2_CHID_16r 9334
#define JBDMIN2_CHID_17r 9335
#define JBDMIN2_CHID_18r 9336
#define JBDMIN2_CHID_19r 9337
#define JBDMIN2_CHID_20r 9338
#define JBDMIN2_CHID_21r 9339
#define JBDMIN2_CHID_22r 9340
#define JBDMIN2_CHID_23r 9341
#define JBDMIN2_CHID_24r 9342
#define JBDMIN2_CHID_25r 9343
#define JBDMIN2_CHID_26r 9344
#define JBDMIN2_CHID_27r 9345
#define JBDMIN2_CHID_28r 9346
#define JBDMIN2_CHID_29r 9347
#define JBDMIN2_CHID_30r 9348
#define JBDMIN2_CHID_31r 9349
#define JBDMIN2_CHID_32r 9350
#define JBDMIN2_CHID_33r 9351
#define JBDMIN2_CHID_34r 9352
#define JBDMIN2_CHID_35r 9353
#define JBDMIN2_CHID_36r 9354
#define JBDMIN2_CHID_37r 9355
#define JBDMIN2_CHID_38r 9356
#define JBDMIN2_CHID_39r 9357
#define JBDMIN2_CHID_40r 9358
#define JBDMIN2_CHID_41r 9359
#define JBDMIN2_CHID_42r 9360
#define JBDMIN2_CHID_43r 9361
#define JBDMIN2_CHID_44r 9362
#define JBDMIN2_CHID_45r 9363
#define JBDMIN2_CHID_46r 9364
#define JBDMIN2_CHID_47r 9365
#define JBDMIN2_CHID_48r 9366
#define JBDMIN2_CHID_49r 9367
#define JBDMIN2_CHID_50r 9368
#define JBDMIN2_CHID_51r 9369
#define JBDMIN2_CHID_52r 9370
#define JBDMIN2_CHID_53r 9371
#define JBDMIN2_CHID_54r 9372
#define JBDMIN2_CHID_55r 9373
#define JBDMIN2_CHID_56r 9374
#define JBDMIN2_CHID_57r 9375
#define JBDMIN2_CHID_58r 9376
#define JBDMIN2_CHID_59r 9377
#define JBDMIN2_CHID_60r 9378
#define JBDMIN2_CHID_61r 9379
#define JBDMIN2_CHID_62r 9380
#define JBDMIN2_CHID_63r 9381
#define JBDSUM1_TCID_0r 9382
#define JBDSUM1_TCID_1r 9383
#define JBDSUM1_TCID_2r 9384
#define JBDSUM1_TCID_3r 9385
#define JBDSUM1_TCID_4r 9386
#define JBDSUM1_TCID_5r 9387
#define JBDSUM1_TCID_6r 9388
#define JBDSUM1_TCID_7r 9389
#define JBDSUM1_TCID_8r 9390
#define JBDSUM1_TCID_9r 9391
#define JBDSUM1_TCID_10r 9392
#define JBDSUM1_TCID_11r 9393
#define JBDSUM1_TCID_12r 9394
#define JBDSUM1_TCID_13r 9395
#define JBDSUM1_TCID_14r 9396
#define JBDSUM1_TCID_15r 9397
#define JBDSUM2_TCID_0r 9398
#define JBDSUM2_TCID_1r 9399
#define JBDSUM2_TCID_2r 9400
#define JBDSUM2_TCID_3r 9401
#define JBDSUM2_TCID_4r 9402
#define JBDSUM2_TCID_5r 9403
#define JBDSUM2_TCID_6r 9404
#define JBDSUM2_TCID_7r 9405
#define JBDSUM2_TCID_8r 9406
#define JBDSUM2_TCID_9r 9407
#define JBDSUM2_TCID_10r 9408
#define JBDSUM2_TCID_11r 9409
#define JBDSUM2_TCID_12r 9410
#define JBDSUM2_TCID_13r 9411
#define JBDSUM2_TCID_14r 9412
#define JBDSUM2_TCID_15r 9413
#define JBMISSPC_CHID_0r 9414
#define JBMISSPC_CHID_1r 9415
#define JBMISSPC_CHID_2r 9416
#define JBMISSPC_CHID_3r 9417
#define JBMISSPC_CHID_4r 9418
#define JBMISSPC_CHID_5r 9419
#define JBMISSPC_CHID_6r 9420
#define JBMISSPC_CHID_7r 9421
#define JBMISSPC_CHID_8r 9422
#define JBMISSPC_CHID_9r 9423
#define JBMISSPC_CHID_10r 9424
#define JBMISSPC_CHID_11r 9425
#define JBMISSPC_CHID_12r 9426
#define JBMISSPC_CHID_13r 9427
#define JBMISSPC_CHID_14r 9428
#define JBMISSPC_CHID_15r 9429
#define JBMISSPC_CHID_16r 9430
#define JBMISSPC_CHID_17r 9431
#define JBMISSPC_CHID_18r 9432
#define JBMISSPC_CHID_19r 9433
#define JBMISSPC_CHID_20r 9434
#define JBMISSPC_CHID_21r 9435
#define JBMISSPC_CHID_22r 9436
#define JBMISSPC_CHID_23r 9437
#define JBMISSPC_CHID_24r 9438
#define JBMISSPC_CHID_25r 9439
#define JBMISSPC_CHID_26r 9440
#define JBMISSPC_CHID_27r 9441
#define JBMISSPC_CHID_28r 9442
#define JBMISSPC_CHID_29r 9443
#define JBMISSPC_CHID_30r 9444
#define JBMISSPC_CHID_31r 9445
#define JBMISSPC_CHID_32r 9446
#define JBMISSPC_CHID_33r 9447
#define JBMISSPC_CHID_34r 9448
#define JBMISSPC_CHID_35r 9449
#define JBMISSPC_CHID_36r 9450
#define JBMISSPC_CHID_37r 9451
#define JBMISSPC_CHID_38r 9452
#define JBMISSPC_CHID_39r 9453
#define JBMISSPC_CHID_40r 9454
#define JBMISSPC_CHID_41r 9455
#define JBMISSPC_CHID_42r 9456
#define JBMISSPC_CHID_43r 9457
#define JBMISSPC_CHID_44r 9458
#define JBMISSPC_CHID_45r 9459
#define JBMISSPC_CHID_46r 9460
#define JBMISSPC_CHID_47r 9461
#define JBMISSPC_CHID_48r 9462
#define JBMISSPC_CHID_49r 9463
#define JBMISSPC_CHID_50r 9464
#define JBMISSPC_CHID_51r 9465
#define JBMISSPC_CHID_52r 9466
#define JBMISSPC_CHID_53r 9467
#define JBMISSPC_CHID_54r 9468
#define JBMISSPC_CHID_55r 9469
#define JBMISSPC_CHID_56r 9470
#define JBMISSPC_CHID_57r 9471
#define JBMISSPC_CHID_58r 9472
#define JBMISSPC_CHID_59r 9473
#define JBMISSPC_CHID_60r 9474
#define JBMISSPC_CHID_61r 9475
#define JBMISSPC_CHID_62r 9476
#define JBMISSPC_CHID_63r 9477
#define JBRSTRT_CHID_0r 9478
#define JBRSTRT_CHID_1r 9479
#define JBRSTRT_CHID_2r 9480
#define JBRSTRT_CHID_3r 9481
#define JBRSTRT_CHID_4r 9482
#define JBRSTRT_CHID_5r 9483
#define JBRSTRT_CHID_6r 9484
#define JBRSTRT_CHID_7r 9485
#define JBRSTRT_CHID_8r 9486
#define JBRSTRT_CHID_9r 9487
#define JBRSTRT_CHID_10r 9488
#define JBRSTRT_CHID_11r 9489
#define JBRSTRT_CHID_12r 9490
#define JBRSTRT_CHID_13r 9491
#define JBRSTRT_CHID_14r 9492
#define JBRSTRT_CHID_15r 9493
#define JBRSTRT_CHID_16r 9494
#define JBRSTRT_CHID_17r 9495
#define JBRSTRT_CHID_18r 9496
#define JBRSTRT_CHID_19r 9497
#define JBRSTRT_CHID_20r 9498
#define JBRSTRT_CHID_21r 9499
#define JBRSTRT_CHID_22r 9500
#define JBRSTRT_CHID_23r 9501
#define JBRSTRT_CHID_24r 9502
#define JBRSTRT_CHID_25r 9503
#define JBRSTRT_CHID_26r 9504
#define JBRSTRT_CHID_27r 9505
#define JBRSTRT_CHID_28r 9506
#define JBRSTRT_CHID_29r 9507
#define JBRSTRT_CHID_30r 9508
#define JBRSTRT_CHID_31r 9509
#define JBRSTRT_CHID_32r 9510
#define JBRSTRT_CHID_33r 9511
#define JBRSTRT_CHID_34r 9512
#define JBRSTRT_CHID_35r 9513
#define JBRSTRT_CHID_36r 9514
#define JBRSTRT_CHID_37r 9515
#define JBRSTRT_CHID_38r 9516
#define JBRSTRT_CHID_39r 9517
#define JBRSTRT_CHID_40r 9518
#define JBRSTRT_CHID_41r 9519
#define JBRSTRT_CHID_42r 9520
#define JBRSTRT_CHID_43r 9521
#define JBRSTRT_CHID_44r 9522
#define JBRSTRT_CHID_45r 9523
#define JBRSTRT_CHID_46r 9524
#define JBRSTRT_CHID_47r 9525
#define JBRSTRT_CHID_48r 9526
#define JBRSTRT_CHID_49r 9527
#define JBRSTRT_CHID_50r 9528
#define JBRSTRT_CHID_51r 9529
#define JBRSTRT_CHID_52r 9530
#define JBRSTRT_CHID_53r 9531
#define JBRSTRT_CHID_54r 9532
#define JBRSTRT_CHID_55r 9533
#define JBRSTRT_CHID_56r 9534
#define JBRSTRT_CHID_57r 9535
#define JBRSTRT_CHID_58r 9536
#define JBRSTRT_CHID_59r 9537
#define JBRSTRT_CHID_60r 9538
#define JBRSTRT_CHID_61r 9539
#define JBRSTRT_CHID_62r 9540
#define JBRSTRT_CHID_63r 9541
#define JBSLPCFGr 9542
#define JBSLPCMDr 9543
#define JBUNDRPC_CHID_0r 9544
#define JBUNDRPC_CHID_1r 9545
#define JBUNDRPC_CHID_2r 9546
#define JBUNDRPC_CHID_3r 9547
#define JBUNDRPC_CHID_4r 9548
#define JBUNDRPC_CHID_5r 9549
#define JBUNDRPC_CHID_6r 9550
#define JBUNDRPC_CHID_7r 9551
#define JBUNDRPC_CHID_8r 9552
#define JBUNDRPC_CHID_9r 9553
#define JBUNDRPC_CHID_10r 9554
#define JBUNDRPC_CHID_11r 9555
#define JBUNDRPC_CHID_12r 9556
#define JBUNDRPC_CHID_13r 9557
#define JBUNDRPC_CHID_14r 9558
#define JBUNDRPC_CHID_15r 9559
#define JBUNDRPC_CHID_16r 9560
#define JBUNDRPC_CHID_17r 9561
#define JBUNDRPC_CHID_18r 9562
#define JBUNDRPC_CHID_19r 9563
#define JBUNDRPC_CHID_20r 9564
#define JBUNDRPC_CHID_21r 9565
#define JBUNDRPC_CHID_22r 9566
#define JBUNDRPC_CHID_23r 9567
#define JBUNDRPC_CHID_24r 9568
#define JBUNDRPC_CHID_25r 9569
#define JBUNDRPC_CHID_26r 9570
#define JBUNDRPC_CHID_27r 9571
#define JBUNDRPC_CHID_28r 9572
#define JBUNDRPC_CHID_29r 9573
#define JBUNDRPC_CHID_30r 9574
#define JBUNDRPC_CHID_31r 9575
#define JBUNDRPC_CHID_32r 9576
#define JBUNDRPC_CHID_33r 9577
#define JBUNDRPC_CHID_34r 9578
#define JBUNDRPC_CHID_35r 9579
#define JBUNDRPC_CHID_36r 9580
#define JBUNDRPC_CHID_37r 9581
#define JBUNDRPC_CHID_38r 9582
#define JBUNDRPC_CHID_39r 9583
#define JBUNDRPC_CHID_40r 9584
#define JBUNDRPC_CHID_41r 9585
#define JBUNDRPC_CHID_42r 9586
#define JBUNDRPC_CHID_43r 9587
#define JBUNDRPC_CHID_44r 9588
#define JBUNDRPC_CHID_45r 9589
#define JBUNDRPC_CHID_46r 9590
#define JBUNDRPC_CHID_47r 9591
#define JBUNDRPC_CHID_48r 9592
#define JBUNDRPC_CHID_49r 9593
#define JBUNDRPC_CHID_50r 9594
#define JBUNDRPC_CHID_51r 9595
#define JBUNDRPC_CHID_52r 9596
#define JBUNDRPC_CHID_53r 9597
#define JBUNDRPC_CHID_54r 9598
#define JBUNDRPC_CHID_55r 9599
#define JBUNDRPC_CHID_56r 9600
#define JBUNDRPC_CHID_57r 9601
#define JBUNDRPC_CHID_58r 9602
#define JBUNDRPC_CHID_59r 9603
#define JBUNDRPC_CHID_60r 9604
#define JBUNDRPC_CHID_61r 9605
#define JBUNDRPC_CHID_62r 9606
#define JBUNDRPC_CHID_63r 9607
#define KNOWN_MCAST_BLOCK_MASKr 9608
#define KNOWN_MCAST_BLOCK_MASK_64r 9609
#define KNOWN_MCAST_BLOCK_MASK_PARITY_CONTROLr 9610
#define KNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_INTRr 9611
#define KNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_NACKr 9612
#define L2MC_DBGCTRLr 9613
#define L2MC_PARITY_CONTROLr 9614
#define L2MC_PARITY_STATUSr 9615
#define L2MC_PARITY_STATUS_INTRr 9616
#define L2MC_PARITY_STATUS_NACKr 9617
#define L2_AGE_DEBUGr 9618
#define L2_AGE_DEBUG_2r 9619
#define L2_AGE_TIMERr 9620
#define L2_AUX_HASH_CONTROLr 9621
#define L2_BULK_CONTROLr 9622
#define L2_ENTRY_ADDR_MASKr 9623
#define L2_ENTRY_CONTROLr 9624
#define L2_ENTRY_DA_DBGCTRL_0r 9625
#define L2_ENTRY_DA_DBGCTRL_1r 9626
#define L2_ENTRY_DA_DBGCTRL_2r 9627
#define L2_ENTRY_DA_DBGCTRL_3r 9628
#define L2_ENTRY_DA_DBGCTRL_4r 9629
#define L2_ENTRY_DA_DBGCTRL_5r 9630
#define L2_ENTRY_DA_DBGCTRL_6r 9631
#define L2_ENTRY_DA_DBGCTRL_7r 9632
#define L2_ENTRY_DA_DBGCTRL_8r 9633
#define L2_ENTRY_DBGCTRL0r 9634
#define L2_ENTRY_DBGCTRL1r 9635
#define L2_ENTRY_DBGCTRL_0r 9636
#define L2_ENTRY_DBGCTRL_1r 9637
#define L2_ENTRY_DBGCTRL_2r 9638
#define L2_ENTRY_DBGCTRL_3r 9639
#define L2_ENTRY_PARITY_CONTROLr 9640
#define L2_ENTRY_PARITY_STATUSr 9641
#define L2_ENTRY_PARITY_STATUS_0r 9642
#define L2_ENTRY_PARITY_STATUS_1r 9643
#define L2_ENTRY_PARITY_STATUS_INTR_0r 9644
#define L2_ENTRY_PARITY_STATUS_INTR_1r 9645
#define L2_ENTRY_PARITY_STATUS_NACK_0r 9646
#define L2_ENTRY_PARITY_STATUS_NACK_1r 9647
#define L2_ENTRY_SA_DBGCTRL_0r 9648
#define L2_ENTRY_SA_DBGCTRL_1r 9649
#define L2_ENTRY_SA_DBGCTRL_2r 9650
#define L2_ENTRY_SA_DBGCTRL_3r 9651
#define L2_ENTRY_SA_DBGCTRL_4r 9652
#define L2_ENTRY_SA_DBGCTRL_5r 9653
#define L2_ENTRY_SA_DBGCTRL_6r 9654
#define L2_ENTRY_SA_DBGCTRL_7r 9655
#define L2_ENTRY_SA_DBGCTRL_8r 9656
#define L2_HITDA_DBGCTRLr 9657
#define L2_HITSA_DBGCTRLr 9658
#define L2_HIT_CONTROLr 9659
#define L2_HIT_DBGCTRLr 9660
#define L2_HIT_DBGCTRL_0r 9661
#define L2_HIT_DBGCTRL_1r 9662
#define L2_HIT_DBGCTRL_2r 9663
#define L2_HIT_DBGCTRL_3r 9664
#define L2_HIT_DBGCTRL_4r 9665
#define L2_ISr 9666
#define L2_LEARN_CONTROLr 9667
#define L2_MOD_FIFO_CNTr 9668
#define L2_MOD_FIFO_DBGCTRLr 9669
#define L2_MOD_FIFO_PARITY_CONTROLr 9670
#define L2_MOD_FIFO_PARITY_STATUS_INTRr 9671
#define L2_MOD_FIFO_PARITY_STATUS_NACKr 9672
#define L2_MOD_FIFO_RD_PTRr 9673
#define L2_MOD_FIFO_STATUSr 9674
#define L2_MOD_FIFO_WR_PTRr 9675
#define L2_PP_CTr 9676
#define L2_PP_SAMr 9677
#define L2_USER_ENTRY_CAM_BIST_CONFIGr 9678
#define L2_USER_ENTRY_CAM_BIST_CONTROLr 9679
#define L2_USER_ENTRY_CAM_BIST_DBGCTRLr 9680
#define L2_USER_ENTRY_CAM_BIST_DBG_DATAr 9681
#define L2_USER_ENTRY_CAM_BIST_ENABLEr 9682
#define L2_USER_ENTRY_CAM_BIST_S10_STATUSr 9683
#define L2_USER_ENTRY_CAM_BIST_S2_STATUSr 9684
#define L2_USER_ENTRY_CAM_BIST_S3_STATUSr 9685
#define L2_USER_ENTRY_CAM_BIST_S5_STATUSr 9686
#define L2_USER_ENTRY_CAM_BIST_S6_STATUSr 9687
#define L2_USER_ENTRY_CAM_BIST_S8_STATUSr 9688
#define L2_USER_ENTRY_CAM_BIST_STATUSr 9689
#define L2_USER_ENTRY_CAM_CONTROLr 9690
#define L2_USER_ENTRY_CAM_DBGCTRLr 9691
#define L2_USER_ENTRY_DATA_DBGCTRLr 9692
#define L2_USER_ENTRY_DATA_PARITY_CONTROLr 9693
#define L2_USER_ENTRY_DATA_PARITY_STATUS_INTRr 9694
#define L2_USER_ENTRY_DATA_PARITY_STATUS_NACKr 9695
#define L2_USER_ENTRY_DBGCTRLr 9696
#define L2_USER_SAMr 9697
#define L3MC_DBGCTRLr 9698
#define L3MC_PARITY_CONTROLr 9699
#define L3MC_PARITY_STATUSr 9700
#define L3_AUX_HASH_CONTROLr 9701
#define L3_DEFIP_128_CAM_BIST_CONFIGr 9702
#define L3_DEFIP_128_CAM_BIST_CONTROLr 9703
#define L3_DEFIP_128_CAM_BIST_DBG_DATAr 9704
#define L3_DEFIP_128_CAM_BIST_STATUSr 9705
#define L3_DEFIP_128_CAM_DBGCTRLr 9706
#define L3_DEFIP_128_CAM_DBGCTRL0r 9707
#define L3_DEFIP_128_CAM_ENABLEr 9708
#define L3_DEFIP_128_DATA_DBGCTRLr 9709
#define L3_DEFIP_128_DATA_PARITY_CONTROLr 9710
#define L3_DEFIP_128_DATA_PARITY_STATUS_INTRr 9711
#define L3_DEFIP_128_DATA_PARITY_STATUS_NACKr 9712
#define L3_DEFIP_CAM_BIST_CONFIGr 9713
#define L3_DEFIP_CAM_BIST_CONTROLr 9714
#define L3_DEFIP_CAM_BIST_DBGCTRLr 9715
#define L3_DEFIP_CAM_BIST_DBG_DATAr 9716
#define L3_DEFIP_CAM_BIST_S10_STATUSr 9717
#define L3_DEFIP_CAM_BIST_S12_STATUSr 9718
#define L3_DEFIP_CAM_BIST_S2_STATUSr 9719
#define L3_DEFIP_CAM_BIST_S3_STATUSr 9720
#define L3_DEFIP_CAM_BIST_S5_STATUSr 9721
#define L3_DEFIP_CAM_BIST_S6_STATUSr 9722
#define L3_DEFIP_CAM_BIST_S8_STATUSr 9723
#define L3_DEFIP_CAM_BIST_STATUSr 9724
#define L3_DEFIP_CAM_CONTROL0r 9725
#define L3_DEFIP_CAM_CONTROL1r 9726
#define L3_DEFIP_CAM_DBGCTRL0r 9727
#define L3_DEFIP_CAM_DBGCTRL1r 9728
#define L3_DEFIP_CAM_DBGCTRL2r 9729
#define L3_DEFIP_CAM_DBGCTRL3r 9730
#define L3_DEFIP_CAM_DEBUG_DATA_0r 9731
#define L3_DEFIP_CAM_DEBUG_DATA_1r 9732
#define L3_DEFIP_CAM_DEBUG_DATA_2r 9733
#define L3_DEFIP_CAM_DEBUG_SENDr 9734
#define L3_DEFIP_CAM_ENABLEr 9735
#define L3_DEFIP_DATA_DBGCTRLr 9736
#define L3_DEFIP_DATA_DBGCTRL_0r 9737
#define L3_DEFIP_DATA_DBGCTRL_1r 9738
#define L3_DEFIP_DATA_PARITY_CONTROLr 9739
#define L3_DEFIP_DATA_PARITY_STATUS_INTRr 9740
#define L3_DEFIP_DATA_PARITY_STATUS_NACKr 9741
#define L3_DEFIP_KEY_SELr 9742
#define L3_DEFIP_PARITY_CONTROLr 9743
#define L3_DEFIP_PARITY_STATUSr 9744
#define L3_DEFIP_RPF_CONTROLr 9745
#define L3_ECMP_DBGCTRLr 9746
#define L3_ECMP_GROUP_PARITY_CONTROLr 9747
#define L3_ECMP_GROUP_PARITY_STATUS_INTRr 9748
#define L3_ECMP_GROUP_PARITY_STATUS_NACKr 9749
#define L3_ECMP_PARITY_CONTROLr 9750
#define L3_ECMP_PARITY_STATUS_INTRr 9751
#define L3_ECMP_PARITY_STATUS_NACKr 9752
#define L3_ENTRY_ADDR_MASKr 9753
#define L3_ENTRY_CONTROLr 9754
#define L3_ENTRY_DBGCTRL0r 9755
#define L3_ENTRY_DBGCTRL1r 9756
#define L3_ENTRY_DBGCTRL2r 9757
#define L3_ENTRY_DBGCTRL3r 9758
#define L3_ENTRY_DBGCTRL4r 9759
#define L3_ENTRY_DBGCTRL5r 9760
#define L3_ENTRY_DBGCTRL6r 9761
#define L3_ENTRY_PARITY_CONTROLr 9762
#define L3_ENTRY_PARITY_STATUSr 9763
#define L3_ENTRY_PARITY_STATUS_0r 9764
#define L3_ENTRY_PARITY_STATUS_1r 9765
#define L3_ENTRY_PARITY_STATUS_INTR_0r 9766
#define L3_ENTRY_PARITY_STATUS_INTR_1r 9767
#define L3_ENTRY_PARITY_STATUS_NACK_0r 9768
#define L3_ENTRY_PARITY_STATUS_NACK_1r 9769
#define L3_HIT_DEBUGr 9770
#define L3_IIF_PARITY_CONTROLr 9771
#define L3_IIF_PARITY_STATUSr 9772
#define L3_IIF_PARITY_STATUS_INTRr 9773
#define L3_IIF_PARITY_STATUS_NACKr 9774
#define L3_IPMC_1_PARITY_CONTROLr 9775
#define L3_IPMC_1_PARITY_STATUS_INTRr 9776
#define L3_IPMC_1_PARITY_STATUS_NACKr 9777
#define L3_IPMC_PARITY_CONTROLr 9778
#define L3_IPMC_PARITY_STATUSr 9779
#define L3_IPMC_PARITY_STATUS_INTRr 9780
#define L3_IPMC_PARITY_STATUS_NACKr 9781
#define L3_IPMC_REMAP_PARITY_CONTROLr 9782
#define L3_IPMC_REMAP_PARITY_STATUS_INTRr 9783
#define L3_IPMC_REMAP_PARITY_STATUS_NACKr 9784
#define L3_MTU_VALUES_PARITY_CONTROLr 9785
#define L3_MTU_VALUES_PARITY_STATUSr 9786
#define L3_MTU_VALUES_PARITY_STATUS_INTRr 9787
#define L3_MTU_VALUES_PARITY_STATUS_NACKr 9788
#define L3_TUNNEL_CAM_BIST_CONFIGr 9789
#define L3_TUNNEL_CAM_BIST_DBG_DATAr 9790
#define L3_TUNNEL_CAM_BIST_S10_STATUSr 9791
#define L3_TUNNEL_CAM_BIST_S2_STATUSr 9792
#define L3_TUNNEL_CAM_BIST_S3_STATUSr 9793
#define L3_TUNNEL_CAM_BIST_S5_STATUSr 9794
#define L3_TUNNEL_CAM_BIST_S6_STATUSr 9795
#define L3_TUNNEL_CAM_BIST_S8_STATUSr 9796
#define L3_TUNNEL_CAM_BIST_STATUSr 9797
#define L3_TUNNEL_CAM_CONTROLr 9798
#define L3_TUNNEL_CAM_DBGCTRLr 9799
#define L3_TUNNEL_DATA_ONLY_PARITY_CONTROLr 9800
#define L3_TUNNEL_DATA_ONLY_PARITY_STATUSr 9801
#define L3_TUNNEL_PARITY_CONTROLr 9802
#define L3_TUNNEL_PARITY_STATUS_INTRr 9803
#define L3_TUNNEL_PARITY_STATUS_NACKr 9804
#define LAG_FAILOVER_CONFIGr 9805
#define LAG_FAILOVER_STATUSr 9806
#define LINK_STATUSr 9807
#define LINK_STATUS_64r 9808
#define LINK_STATUS_DEBOUNCE_TIMEOUT_0r 9809
#define LINK_STATUS_DEBOUNCE_TIMEOUT_1r 9810
#define LINK_STATUS_DEBOUNCE_TIMEOUT_2r 9811
#define LINK_STATUS_DEBOUNCE_TIMEOUT_3r 9812
#define LINK_STATUS_DEBOUNCE_TIMEOUT_4r 9813
#define LINK_STATUS_DEBOUNCE_TIMEOUT_5r 9814
#define LINK_STATUS_DEBOUNCE_TIMEOUT_6r 9815
#define LINK_STATUS_DEBOUNCE_TIMEOUT_7r 9816
#define LINK_STATUS_DEBOUNCE_TIMEOUT_8r 9817
#define LINK_STATUS_DEBOUNCE_TIMEOUT_9r 9818
#define LINK_STATUS_DEBOUNCE_TIMEOUT_10r 9819
#define LINK_STATUS_DEBOUNCE_TIMEOUT_11r 9820
#define LINK_STATUS_DEBOUNCE_TIMEOUT_12r 9821
#define LINK_STATUS_DEBOUNCE_TIMEOUT_13r 9822
#define LINK_STATUS_DEBOUNCE_TIMEOUT_14r 9823
#define LINK_STATUS_DEBOUNCE_TIMEOUT_15r 9824
#define LINK_STATUS_DEBOUNCE_TIMEOUT_16r 9825
#define LINK_STATUS_DEBOUNCE_TIMEOUT_17r 9826
#define LINK_STATUS_DEBOUNCE_TIMEOUT_18r 9827
#define LINK_STATUS_DEBOUNCE_TIMEOUT_19r 9828
#define LINK_STATUS_DEBOUNCE_TIMEOUT_20r 9829
#define LINK_STATUS_DEBOUNCE_TIMEOUT_21r 9830
#define LINK_STATUS_DEBOUNCE_TIMEOUT_22r 9831
#define LINK_STATUS_DEBOUNCE_TIMEOUT_23r 9832
#define LINK_STATUS_GLITCH_DETECTr 9833
#define LINK_STATUS_TIMERr 9834
#define LLC_MATCHr 9835
#define LLS_ACTIVATION_EVENT_SEENr 9836
#define LLS_CAPT_ENQUEUE_VIOL_IDr 9837
#define LLS_CAPT_MAX_SHAPER_BUCKET_L0_OVERFLOW_IDr 9838
#define LLS_CAPT_MAX_SHAPER_BUCKET_L0_UNDERFLOW_IDr 9839
#define LLS_CAPT_MAX_SHAPER_BUCKET_L1_OVERFLOW_IDr 9840
#define LLS_CAPT_MAX_SHAPER_BUCKET_L1_UNDERFLOW_IDr 9841
#define LLS_CAPT_MAX_SHAPER_BUCKET_L2_LOWER_OVERFLOW_IDr 9842
#define LLS_CAPT_MAX_SHAPER_BUCKET_L2_LOWER_UNDERFLOW_IDr 9843
#define LLS_CAPT_MAX_SHAPER_BUCKET_L2_UPPER_OVERFLOW_IDr 9844
#define LLS_CAPT_MAX_SHAPER_BUCKET_L2_UPPER_UNDERFLOW_IDr 9845
#define LLS_CAPT_MAX_SHAPER_BUCKET_PORT_OVERFLOW_IDr 9846
#define LLS_CAPT_MAX_SHAPER_BUCKET_PORT_UNDERFLOW_IDr 9847
#define LLS_CAPT_MIN_SHAPER_BUCKET_L0_OVERFLOW_IDr 9848
#define LLS_CAPT_MIN_SHAPER_BUCKET_L0_UNDERFLOW_IDr 9849
#define LLS_CAPT_MIN_SHAPER_BUCKET_L1_OVERFLOW_IDr 9850
#define LLS_CAPT_MIN_SHAPER_BUCKET_L1_UNDERFLOW_IDr 9851
#define LLS_CAPT_MIN_SHAPER_BUCKET_L2_LOWER_OVERFLOW_IDr 9852
#define LLS_CAPT_MIN_SHAPER_BUCKET_L2_LOWER_UNDERFLOW_IDr 9853
#define LLS_CAPT_MIN_SHAPER_BUCKET_L2_UPPER_OVERFLOW_IDr 9854
#define LLS_CAPT_MIN_SHAPER_BUCKET_L2_UPPER_UNDERFLOW_IDr 9855
#define LLS_CAPT_PORT_1_IN_4_VIOL_IDr 9856
#define LLS_CAPT_UPD2_L0_ERROR_OVERFLOW_IDr 9857
#define LLS_CAPT_UPD2_L0_ERROR_UNDERRUN_IDr 9858
#define LLS_CAPT_UPD2_L1_ERROR_OVERFLOW_IDr 9859
#define LLS_CAPT_UPD2_L1_ERROR_UNDERRUN_IDr 9860
#define LLS_CAPT_UPD2_L2_ERROR_OVERFLOW_IDr 9861
#define LLS_CAPT_UPD2_L2_ERROR_UNDERRUN_IDr 9862
#define LLS_CAPT_UPD2_PORT_ERROR_OVERFLOW_IDr 9863
#define LLS_CAPT_UPD2_PORT_ERROR_UNDERRUN_IDr 9864
#define LLS_CONFIG0r 9865
#define LLS_CONFIG_SP_MIN_PRIORITYr 9866
#define LLS_DEBUG_DEQ_BLOCKr 9867
#define LLS_DEBUG_ENQ_BLOCK_ON_L0r 9868
#define LLS_DEBUG_ENQ_BLOCK_ON_L1r 9869
#define LLS_DEBUG_ENQ_BLOCK_ON_L2r 9870
#define LLS_DEBUG_ENQ_BLOCK_ON_PORTr 9871
#define LLS_DEBUG_INJECT_ACTIVATIONr 9872
#define LLS_DEQUEUE_EVENT_SEENr 9873
#define LLS_ERRORr 9874
#define LLS_ERROR_ECC_DEBUGr 9875
#define LLS_ERROR_MASKr 9876
#define LLS_ERROR_UPD2r 9877
#define LLS_ERROR_UPD2_MASKr 9878
#define LLS_FC_CONFIGr 9879
#define LLS_INITr 9880
#define LLS_L0_CHILD_STATE1_ECC_STATUSr 9881
#define LLS_L0_CHILD_WEIGHT_CFG_CNT_ECC_STATUSr 9882
#define LLS_L0_CONFIG_ECC_STATUSr 9883
#define LLS_L0_ECC_1B_COUNTERr 9884
#define LLS_L0_ECC_2B_COUNTERr 9885
#define LLS_L0_ECC_DEBUGr 9886
#define LLS_L0_ECC_DEBUG1r 9887
#define LLS_L0_ECC_ERROR1r 9888
#define LLS_L0_ECC_ERROR1_MASKr 9889
#define LLS_L0_EF_NEXT_ECC_STATUSr 9890
#define LLS_L0_ERROR_ECC_STATUSr 9891
#define LLS_L0_HEADS_TAILS_ECC_STATUSr 9892
#define LLS_L0_MIN_BUCKET_C_ECC_STATUSr 9893
#define LLS_L0_MIN_CONFIG_C_ECC_STATUSr 9894
#define LLS_L0_MIN_NEXT_ECC_STATUSr 9895
#define LLS_L0_PARENT_ECC_STATUSr 9896
#define LLS_L0_PARENT_STATE_ECC_STATUSr 9897
#define LLS_L0_SHAPER_BUCKET_C_ECC_STATUSr 9898
#define LLS_L0_SHAPER_CONFIG_C_ECC_STATUSr 9899
#define LLS_L0_WERR_MAX_SC_ECC_STATUSr 9900
#define LLS_L0_WERR_NEXT_ECC_STATUSr 9901
#define LLS_L1_CHILD_STATE1_ECC_STATUSr 9902
#define LLS_L1_CHILD_WEIGHT_CFG_CNT_ECC_STATUSr 9903
#define LLS_L1_CONFIG_ECC_STATUSr 9904
#define LLS_L1_ECC_1B_COUNTERr 9905
#define LLS_L1_ECC_2B_COUNTERr 9906
#define LLS_L1_ECC_DEBUG1r 9907
#define LLS_L1_ECC_ERROR1r 9908
#define LLS_L1_ECC_ERROR1_MASKr 9909
#define LLS_L1_EF_NEXT_ECC_STATUSr 9910
#define LLS_L1_ERROR_ECC_STATUSr 9911
#define LLS_L1_HEADS_TAILS_ECC_STATUSr 9912
#define LLS_L1_MIN_BUCKET_C_ECC_STATUSr 9913
#define LLS_L1_MIN_CONFIG_C_ECC_STATUSr 9914
#define LLS_L1_MIN_NEXT_ECC_STATUSr 9915
#define LLS_L1_PARENT_ECC_STATUSr 9916
#define LLS_L1_PARENT_STATE_ECC_STATUSr 9917
#define LLS_L1_SHAPER_BUCKET_C_ECC_STATUSr 9918
#define LLS_L1_SHAPER_CONFIG_C_ECC_STATUSr 9919
#define LLS_L1_WERR_MAX_SC_ECC_STATUSr 9920
#define LLS_L1_WERR_NEXT_ECC_STATUSr 9921
#define LLS_L2_ACT_MIN_ECC_STATUSr 9922
#define LLS_L2_ACT_SHAPER_ECC_STATUSr 9923
#define LLS_L2_ACT_XON_ECC_STATUSr 9924
#define LLS_L2_CHILD_STATE1_ECC_STATUSr 9925
#define LLS_L2_CHILD_WEIGHT_CFG_ECC_STATUSr 9926
#define LLS_L2_ECC_1B_COUNTERr 9927
#define LLS_L2_ECC_2B_COUNTERr 9928
#define LLS_L2_ECC_DEBUG1r 9929
#define LLS_L2_ECC_DEBUG2r 9930
#define LLS_L2_ECC_DEBUG3r 9931
#define LLS_L2_ECC_ERROR1r 9932
#define LLS_L2_ECC_ERROR1_MASKr 9933
#define LLS_L2_ERROR_ECC_STATUSr 9934
#define LLS_L2_MIN_BUCKET_LOWER_C_ECC_STATUSr 9935
#define LLS_L2_MIN_BUCKET_UPPER_C_ECC_STATUSr 9936
#define LLS_L2_MIN_CONFIG_LOWER_C_ECC_STATUSr 9937
#define LLS_L2_MIN_CONFIG_UPPER_C_ECC_STATUSr 9938
#define LLS_L2_MIN_NEXT_ECC_STATUSr 9939
#define LLS_L2_PARENT_ECC_STATUSr 9940
#define LLS_L2_SHAPER_BUCKET_LOWER_C_ECC_STATUSr 9941
#define LLS_L2_SHAPER_BUCKET_UPPER_C_ECC_STATUSr 9942
#define LLS_L2_SHAPER_CONFIG_LOWER_C_ECC_STATUSr 9943
#define LLS_L2_SHAPER_CONFIG_UPPER_C_ECC_STATUSr 9944
#define LLS_L2_WERR_NEXT_ECC_STATUSr 9945
#define LLS_MAX_REFRESH_ENABLEr 9946
#define LLS_MEM_DCM_ERRORr 9947
#define LLS_MEM_DCM_L0r 9948
#define LLS_MEM_DCM_L1r 9949
#define LLS_MEM_DCM_L2r 9950
#define LLS_MEM_DCM_L2_ACTr 9951
#define LLS_MEM_DCM_PORTr 9952
#define LLS_MEM_DEBUG_L0_0r 9953
#define LLS_MEM_DEBUG_L0_1r 9954
#define LLS_MEM_DEBUG_L0_2r 9955
#define LLS_MEM_DEBUG_L0_3r 9956
#define LLS_MEM_DEBUG_L0_4r 9957
#define LLS_MEM_DEBUG_L0_5r 9958
#define LLS_MEM_DEBUG_L0_6r 9959
#define LLS_MEM_DEBUG_L0_7r 9960
#define LLS_MEM_DEBUG_L0_8r 9961
#define LLS_MEM_DEBUG_L0_ERRORr 9962
#define LLS_MEM_DEBUG_L1_2r 9963
#define LLS_MEM_DEBUG_L1_3r 9964
#define LLS_MEM_DEBUG_L1_4r 9965
#define LLS_MEM_DEBUG_L1_5r 9966
#define LLS_MEM_DEBUG_L1_6r 9967
#define LLS_MEM_DEBUG_L1_7r 9968
#define LLS_MEM_DEBUG_L1_8r 9969
#define LLS_MEM_DEBUG_L1_1Ar 9970
#define LLS_MEM_DEBUG_L1_1Br 9971
#define LLS_MEM_DEBUG_L1_1Dr 9972
#define LLS_MEM_DEBUG_L1_ERRORr 9973
#define LLS_MEM_DEBUG_L2_1r 9974
#define LLS_MEM_DEBUG_L2_2r 9975
#define LLS_MEM_DEBUG_L2_3r 9976
#define LLS_MEM_DEBUG_L2_4r 9977
#define LLS_MEM_DEBUG_L2_5r 9978
#define LLS_MEM_DEBUG_L2_6r 9979
#define LLS_MEM_DEBUG_L2_7r 9980
#define LLS_MEM_DEBUG_L2_ACT_MINr 9981
#define LLS_MEM_DEBUG_L2_ACT_SHAPERr 9982
#define LLS_MEM_DEBUG_L2_ACT_XONr 9983
#define LLS_MEM_DEBUG_L2_ERRORr 9984
#define LLS_MEM_DEBUG_PORT1r 9985
#define LLS_MEM_DEBUG_PORT4r 9986
#define LLS_MEM_DEBUG_PORT_TDMr 9987
#define LLS_MIN_CAP_CONFIGr 9988
#define LLS_MIN_CONFIGr 9989
#define LLS_MIN_REFRESH_ENABLEr 9990
#define LLS_MISC_ECC_ERROR1r 9991
#define LLS_MISC_ECC_ERROR1_MASKr 9992
#define LLS_PKT_ACC_CONFIG1r 9993
#define LLS_PKT_ACC_CONFIG2r 9994
#define LLS_PORT_ECC_1B_COUNTERr 9995
#define LLS_PORT_ECC_2B_COUNTERr 9996
#define LLS_PORT_ECC_DEBUGr 9997
#define LLS_PORT_ECC_ERRORr 9998
#define LLS_PORT_ECC_ERROR_MASKr 9999
#define LLS_PORT_SHAPER_CONFIG_C_ECC_STATUSr 10000
#define LLS_PORT_TDM_ECC_STATUSr 10001
#define LLS_PORT_WERR_MAX_SC_ECC_STATUSr 10002
#define LLS_SHAPER_LAST_ADDR_CONFIG0r 10003
#define LLS_SHAPER_LAST_ADDR_CONFIG1r 10004
#define LLS_SHAPER_LAST_ADDR_CONFIG2r 10005
#define LLS_SHAPER_REFRESH_CONFIGr 10006
#define LLS_SOFT_RESETr 10007
#define LLS_TDM_CAL_CFGr 10008
#define LLS_TDM_CAL_CFG_SWITCHr 10009
#define LLS_TREX2_DEBUG_ENABLEr 10010
#define LMEP_1_PARITY_CONTROLr 10011
#define LMEP_1_PARITY_STATUS_INTRr 10012
#define LMEP_1_PARITY_STATUS_NACKr 10013
#define LMEP_COMMON_1r 10014
#define LMEP_COMMON_2r 10015
#define LMEP_PARITY_CONTROLr 10016
#define LMEP_PARITY_STATUSr 10017
#define LMEP_PARITY_STATUS_INTRr 10018
#define LMEP_PARITY_STATUS_NACKr 10019
#define LOADING_BAND_THRESHOLDr 10020
#define LOCAL_SW_DISABLE_CTRLr 10021
#define LOCAL_SW_DISABLE_DEFAULT_PBMr 10022
#define LOCAL_SW_DISABLE_DEFAULT_PBM_64r 10023
#define LOCAL_SW_DISABLE_DEFAULT_PBM_MIRRr 10024
#define LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_64r 10025
#define LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PARITY_CONTROLr 10026
#define LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PARITY_STATUS_INTRr 10027
#define LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PARITY_STATUS_NACKr 10028
#define LOCAL_SW_DISABLE_DEFAULT_PBM_PARITY_CONTROLr 10029
#define LOCAL_SW_DISABLE_DEFAULT_PBM_PARITY_STATUS_INTRr 10030
#define LOCAL_SW_DISABLE_DEFAULT_PBM_PARITY_STATUS_NACKr 10031
#define LOPSTHr 10032
#define LPM_DUP_MAPPING_0r 10033
#define LPM_DUP_MAPPING_1r 10034
#define LPM_END_OVRDr 10035
#define LPM_ENTRY_DUPr 10036
#define LPM_ENTRY_DUP_AVAILr 10037
#define LPM_ENTRY_DUP_BLKCNTr 10038
#define LPM_ENTRY_SRCH_AVAILr 10039
#define LPM_ENTRY_SRCH_BLKCNTr 10040
#define LPM_ENTRY_VLDr 10041
#define LPM_SRCH_MAPPING_0r 10042
#define LPM_SRCH_MAPPING_1r 10043
#define LPM_START_OVRDr 10044
#define LPM_TOTAL_OVRDr 10045
#define LPORT_ECC_CONTROLr 10046
#define LPORT_ECC_STATUS_INTRr 10047
#define LPORT_ECC_STATUS_NACKr 10048
#define LWMCOSCELLSETLIMITr 10049
#define MACSEC_CNTRLr 10050
#define MACSEC_PROG_TX_CRCr 10051
#define MAC_0r 10052
#define MAC_1r 10053
#define MAC_BLOCK_TABLEr 10054
#define MAC_BLOCK_TABLE_PARITY_CONTROLr 10055
#define MAC_BLOCK_TABLE_PARITY_STATUS_INTRr 10056
#define MAC_BLOCK_TABLE_PARITY_STATUS_NACKr 10057
#define MAC_CNTMAXSZr 10058
#define MAC_CORESPARE0r 10059
#define MAC_CTRLr 10060
#define MAC_HCFC_CTRLr 10061
#define MAC_HCFC_STATUSr 10062
#define MAC_LIMIT_CONFIGr 10063
#define MAC_LIMIT_ENABLEr 10064
#define MAC_LIMIT_RAM_DBGCTRLr 10065
#define MAC_LIMIT_RAM_DBGCTRL_0r 10066
#define MAC_LIMIT_RAM_DBGCTRL_1r 10067
#define MAC_MODEr 10068
#define MAC_PFC_COS0_XOFF_CNTr 10069
#define MAC_PFC_COS10_XOFF_CNTr 10070
#define MAC_PFC_COS11_XOFF_CNTr 10071
#define MAC_PFC_COS12_XOFF_CNTr 10072
#define MAC_PFC_COS13_XOFF_CNTr 10073
#define MAC_PFC_COS14_XOFF_CNTr 10074
#define MAC_PFC_COS15_XOFF_CNTr 10075
#define MAC_PFC_COS1_XOFF_CNTr 10076
#define MAC_PFC_COS2_XOFF_CNTr 10077
#define MAC_PFC_COS3_XOFF_CNTr 10078
#define MAC_PFC_COS4_XOFF_CNTr 10079
#define MAC_PFC_COS5_XOFF_CNTr 10080
#define MAC_PFC_COS6_XOFF_CNTr 10081
#define MAC_PFC_COS7_XOFF_CNTr 10082
#define MAC_PFC_COS8_XOFF_CNTr 10083
#define MAC_PFC_COS9_XOFF_CNTr 10084
#define MAC_PFC_CTRLr 10085
#define MAC_PFC_DAr 10086
#define MAC_PFC_DA_0r 10087
#define MAC_PFC_DA_1r 10088
#define MAC_PFC_FIELDr 10089
#define MAC_PFC_OPCODEr 10090
#define MAC_PFC_REFRESH_CTRLr 10091
#define MAC_PFC_TYPEr 10092
#define MAC_RSV_MASKr 10093
#define MAC_RXCTRLr 10094
#define MAC_RXLLFCMSGCNTr 10095
#define MAC_RXLLFCMSGFLDSr 10096
#define MAC_RXLSSCTRLr 10097
#define MAC_RXLSSSTATr 10098
#define MAC_RXMACSAr 10099
#define MAC_RXMAXSZr 10100
#define MAC_RXMUXCTRLr 10101
#define MAC_RXSPARE0r 10102
#define MAC_STAT_UPDATE_MASKr 10103
#define MAC_TXCTRLr 10104
#define MAC_TXLLFCCTRLr 10105
#define MAC_TXLLFCMSGFLDSr 10106
#define MAC_TXMACSAr 10107
#define MAC_TXMAXSZr 10108
#define MAC_TXMUXCTRLr 10109
#define MAC_TXPPPCTRLr 10110
#define MAC_TXPSETHRr 10111
#define MAC_TXSPARE0r 10112
#define MAC_TXTIMESTAMPFIFOREADr 10113
#define MAC_TXTIMESTAMPFIFOSTATUSr 10114
#define MAC_TX_STATUSr 10115
#define MAC_XGXS_CTRLr 10116
#define MAC_XGXS_STATr 10117
#define MAID_PARITY_CONTROLr 10118
#define MAID_PARITY_STATUS_INTRr 10119
#define MAID_PARITY_STATUS_NACKr 10120
#define MAID_REDUCTION_PARITY_CONTROLr 10121
#define MAID_REDUCTION_PARITY_STATUSr 10122
#define MAID_REDUCTION_PARITY_STATUS_INTRr 10123
#define MAID_REDUCTION_PARITY_STATUS_NACKr 10124
#define MAXBUCKETr 10125
#define MAXBUCKETCONFIGr 10126
#define MAXBUCKETCONFIG1r 10127
#define MAXBUCKETCONFIG_64r 10128
#define MAXBUCKETMEMDEBUGr 10129
#define MAXBWCOMMITMENTr 10130
#define MAXFRr 10131
#define MA_INDEX_PARITY_CONTROLr 10132
#define MA_INDEX_PARITY_STATUSr 10133
#define MA_INDEX_PARITY_STATUS_INTRr 10134
#define MA_INDEX_PARITY_STATUS_NACKr 10135
#define MA_STATE_PARITY_CONTROLr 10136
#define MA_STATE_PARITY_STATUSr 10137
#define MA_STATE_PARITY_STATUS_INTRr 10138
#define MA_STATE_PARITY_STATUS_NACKr 10139
#define MCAST_RATE_CONTROLr 10140
#define MCAST_RATE_CONTROL_M0r 10141
#define MCAST_RATE_CONTROL_M1r 10142
#define MCAST_STORM_CONTROLr 10143
#define MCFIFOMEMDEBUGr 10144
#define MCQ_CONFIGr 10145
#define MCQ_DIS_IPMC_REPLICATION0r 10146
#define MCQ_DIS_IPMC_REPLICATION1r 10147
#define MCQ_ERRINTRr 10148
#define MCQ_FIFO_BASE_REGr 10149
#define MCQ_FIFO_EMPTY_REGr 10150
#define MCQ_GRPTBLERRPTRr 10151
#define MCQ_IPMCREP_SRCHFAIL0r 10152
#define MCQ_IPMCREP_SRCHFAIL1r 10153
#define MCQ_IPMC_FAST_FLUSH0r 10154
#define MCQ_IPMC_FAST_FLUSH1r 10155
#define MCQ_IPMC_REPLICATION_STAT0r 10156
#define MCQ_IPMC_REPLICATION_STAT1r 10157
#define MCQ_MCFIFOERRPTRr 10158
#define MCQ_VLANTBLERRPTRr 10159
#define MCS_MEM_POWER_DOWN_CONTROLr 10160
#define MCS_MEM_POWER_DOWN_INPUTSr 10161
#define MCS_MEM_TM_CONTROL_REG_1r 10162
#define MCS_MEM_TM_CONTROL_REG_2r 10163
#define MCS_MEM_TM_CONTROL_REG_3r 10164
#define MCS_MEM_TM_CONTROL_REG_4r 10165
#define MCS_MEM_TM_CONTROL_REG_5r 10166
#define MCS_MEM_TM_CONTROL_REG_6r 10167
#define MCS_MEM_TM_CONTROL_REG_7r 10168
#define MCS_MEM_TM_CONTROL_REG_8r 10169
#define MCS_MEM_TM_CONTROL_REG_9r 10170
#define MCS_MEM_TM_CONTROL_REG_10r 10171
#define MCS_MEM_TM_CONTROL_REG_11r 10172
#define MCS_MEM_TM_CONTROL_REG_12r 10173
#define MCU_CHN0_ARB_STATE_1r 10174
#define MCU_CHN0_ARB_STATE_2r 10175
#define MCU_CHN0_AREFr 10176
#define MCU_CHN0_AREF_STATEr 10177
#define MCU_CHN0_ATE_CTRLr 10178
#define MCU_CHN0_ATE_STS1r 10179
#define MCU_CHN0_ATE_STS2r 10180
#define MCU_CHN0_BIST_CTRLr 10181
#define MCU_CHN0_CMDQ_STATEr 10182
#define MCU_CHN0_CONFIGr 10183
#define MCU_CHN0_CONFIG_32r 10184
#define MCU_CHN0_CPUREQ_STATEr 10185
#define MCU_CHN0_CTLr 10186
#define MCU_CHN0_CTL_STATEr 10187
#define MCU_CHN0_CTS_STATEr 10188
#define MCU_CHN0_DDR_REG1r 10189
#define MCU_CHN0_DDR_REG2r 10190
#define MCU_CHN0_DDR_REG3r 10191
#define MCU_CHN0_DDR_STS1r 10192
#define MCU_CHN0_DDR_STS2r 10193
#define MCU_CHN0_DEBUG_CMDQr 10194
#define MCU_CHN0_DEBUG_CTRLr 10195
#define MCU_CHN0_DEBUG_RTQr 10196
#define MCU_CHN0_DEBUG_WDQr 10197
#define MCU_CHN0_DELAY_CTLr 10198
#define MCU_CHN0_EXT_MODEREG_FCr 10199
#define MCU_CHN0_INIT_STATEr 10200
#define MCU_CHN0_MEM_CMDr 10201
#define MCU_CHN0_MODEr 10202
#define MCU_CHN0_MODEREG_FCr 10203
#define MCU_CHN0_MODEREG_RLr 10204
#define MCU_CHN0_MRS_CTRLr 10205
#define MCU_CHN0_PAD_CTLr 10206
#define MCU_CHN0_RDRTNQ_STATE_1r 10207
#define MCU_CHN0_RDRTNQ_STATE_2r 10208
#define MCU_CHN0_RDRTNQ_STATE_3r 10209
#define MCU_CHN0_RDRTNQ_STATE_4r 10210
#define MCU_CHN0_REQ_CMDr 10211
#define MCU_CHN0_REQ_DESCPr 10212
#define MCU_CHN0_TIMINGr 10213
#define MCU_CHN0_TIMING_32r 10214
#define MCU_CHN0_WRDATAQ_STATE_1r 10215
#define MCU_CHN0_WRDATAQ_STATE_2r 10216
#define MCU_CHN1_ARB_STATE_1r 10217
#define MCU_CHN1_ARB_STATE_2r 10218
#define MCU_CHN1_AREFr 10219
#define MCU_CHN1_AREF_STATEr 10220
#define MCU_CHN1_ATE_CTRLr 10221
#define MCU_CHN1_ATE_STS1r 10222
#define MCU_CHN1_ATE_STS2r 10223
#define MCU_CHN1_BIST_CTRLr 10224
#define MCU_CHN1_CMDQ_STATEr 10225
#define MCU_CHN1_CONFIGr 10226
#define MCU_CHN1_CONFIG_32r 10227
#define MCU_CHN1_CPUREQ_STATEr 10228
#define MCU_CHN1_CTLr 10229
#define MCU_CHN1_CTL_STATEr 10230
#define MCU_CHN1_CTS_STATEr 10231
#define MCU_CHN1_DDR_REG1r 10232
#define MCU_CHN1_DDR_REG2r 10233
#define MCU_CHN1_DDR_REG3r 10234
#define MCU_CHN1_DDR_STS1r 10235
#define MCU_CHN1_DDR_STS2r 10236
#define MCU_CHN1_DEBUG_CMDQr 10237
#define MCU_CHN1_DEBUG_CTRLr 10238
#define MCU_CHN1_DEBUG_RTQr 10239
#define MCU_CHN1_DEBUG_WDQr 10240
#define MCU_CHN1_DELAY_CTLr 10241
#define MCU_CHN1_EXT_MODEREG_FCr 10242
#define MCU_CHN1_INIT_STATEr 10243
#define MCU_CHN1_MEM_CMDr 10244
#define MCU_CHN1_MODEr 10245
#define MCU_CHN1_MODEREG_FCr 10246
#define MCU_CHN1_MODEREG_RLr 10247
#define MCU_CHN1_MRS_CTRLr 10248
#define MCU_CHN1_PAD_CTLr 10249
#define MCU_CHN1_RDRTNQ_STATE_1r 10250
#define MCU_CHN1_RDRTNQ_STATE_2r 10251
#define MCU_CHN1_RDRTNQ_STATE_3r 10252
#define MCU_CHN1_RDRTNQ_STATE_4r 10253
#define MCU_CHN1_REQ_CMDr 10254
#define MCU_CHN1_REQ_DESCPr 10255
#define MCU_CHN1_TIMINGr 10256
#define MCU_CHN1_TIMING_32r 10257
#define MCU_CHN1_WRDATAQ_STATE_1r 10258
#define MCU_CHN1_WRDATAQ_STATE_2r 10259
#define MCU_CHN2_ARB_STATE_1r 10260
#define MCU_CHN2_ARB_STATE_2r 10261
#define MCU_CHN2_AREF_STATEr 10262
#define MCU_CHN2_CMDQ_STATEr 10263
#define MCU_CHN2_CONFIGr 10264
#define MCU_CHN2_CPUREQ_STATEr 10265
#define MCU_CHN2_CTLr 10266
#define MCU_CHN2_CTL_STATEr 10267
#define MCU_CHN2_CTS_STATEr 10268
#define MCU_CHN2_DELAY_CTLr 10269
#define MCU_CHN2_INIT_STATEr 10270
#define MCU_CHN2_MEM_CMDr 10271
#define MCU_CHN2_MODEr 10272
#define MCU_CHN2_PAD_CTLr 10273
#define MCU_CHN2_RDRTNQ_STATE_1r 10274
#define MCU_CHN2_RDRTNQ_STATE_2r 10275
#define MCU_CHN2_RDRTNQ_STATE_3r 10276
#define MCU_CHN2_RDRTNQ_STATE_4r 10277
#define MCU_CHN2_TIMINGr 10278
#define MCU_CHN2_WRDATAQ_STATE_1r 10279
#define MCU_CHN2_WRDATAQ_STATE_2r 10280
#define MCU_CHN3_ARB_STATE_1r 10281
#define MCU_CHN3_ARB_STATE_2r 10282
#define MCU_CHN3_AREF_STATEr 10283
#define MCU_CHN3_CMDQ_STATEr 10284
#define MCU_CHN3_CONFIGr 10285
#define MCU_CHN3_CPUREQ_STATEr 10286
#define MCU_CHN3_CTLr 10287
#define MCU_CHN3_CTL_STATEr 10288
#define MCU_CHN3_CTS_STATEr 10289
#define MCU_CHN3_DELAY_CTLr 10290
#define MCU_CHN3_INIT_STATEr 10291
#define MCU_CHN3_MEM_CMDr 10292
#define MCU_CHN3_MODEr 10293
#define MCU_CHN3_PAD_CTLr 10294
#define MCU_CHN3_RDRTNQ_STATE_1r 10295
#define MCU_CHN3_RDRTNQ_STATE_2r 10296
#define MCU_CHN3_RDRTNQ_STATE_3r 10297
#define MCU_CHN3_RDRTNQ_STATE_4r 10298
#define MCU_CHN3_TIMINGr 10299
#define MCU_CHN3_WRDATAQ_STATE_1r 10300
#define MCU_CHN3_WRDATAQ_STATE_2r 10301
#define MCU_DLL_CONTROLr 10302
#define MCU_DLL_STATUSr 10303
#define MCU_ISr 10304
#define MCU_MAIN_CONFIGr 10305
#define MCU_MAIN_CONTROLr 10306
#define MCU_MAIN_STATUSr 10307
#define MCU_PLL_CONTROLr 10308
#define MCU_PLL_STATUSr 10309
#define MC_CONTROL_1r 10310
#define MC_CONTROL_2r 10311
#define MC_CONTROL_3r 10312
#define MC_CONTROL_4r 10313
#define MC_CONTROL_5r 10314
#define MC_TRUNK_BLOCK_MASKr 10315
#define MEM0DLYr 10316
#define MEM1DLYr 10317
#define MEM1_IPMCGRP_TBL_PARITYERRORPTRr 10318
#define MEM1_IPMCGRP_TBL_PARITYERROR_STATUSr 10319
#define MEM1_IPMCVLAN_TBL_PARITYERRORPTRr 10320
#define MEM1_IPMCVLAN_TBL_PARITYERROR_STATUSr 10321
#define MEMCONFIGr 10322
#define MEMFAILINTMASKr 10323
#define MEMFAILINTSTATUSr 10324
#define MEMFAILMSGBITMAPr 10325
#define MEMFAILMSGCOUNTr 10326
#define MEMORYERRORCNTr 10327
#define MEMORYERRORCNTCHr 10328
#define MEMORYPTRERRORCNTCHr 10329
#define MEMORY_TM_0r 10330
#define MEMORY_TM_1r 10331
#define MEM_FAIL_INT_CTRr 10332
#define MEM_FAIL_INT_ENr 10333
#define MEM_FAIL_INT_STATr 10334
#define METER_ATTRIBUTESr 10335
#define METER_CTLr 10336
#define METER_DEF0_0r 10337
#define METER_DEF0_1r 10338
#define METER_DEF1_0r 10339
#define METER_DEF1_1r 10340
#define METER_DEF2_0r 10341
#define METER_DEF2_1r 10342
#define METER_DEF3_0r 10343
#define METER_DEF3_1r 10344
#define METER_DEF4_0r 10345
#define METER_DEF4_1r 10346
#define METER_DEF5_0r 10347
#define METER_DEF5_1r 10348
#define METER_DEF6_0r 10349
#define METER_DEF6_1r 10350
#define METER_DEF7_0r 10351
#define METER_DEF7_1r 10352
#define MGMT_FRAME_ENABLEr 10353
#define MIBPSTATr 10354
#define MIM_DEFAULT_NETWORK_SVPr 10355
#define MIM_ENABLEr 10356
#define MIM_ETHERTYPEr 10357
#define MIM_LIP_2_LEP_FC_ENr 10358
#define MINBUCKETr 10359
#define MINBUCKETCONFIGr 10360
#define MINBUCKETCONFIG1r 10361
#define MINBUCKETCONFIG_64r 10362
#define MINBUCKETCOS0CONFIGr 10363
#define MINBUCKETCOS1CONFIGr 10364
#define MINBUCKETCOS2CONFIGr 10365
#define MINBUCKETCOS3CONFIGr 10366
#define MINBUCKETMEMDEBUGr 10367
#define MINBWGUARANTEEr 10368
#define MINSPCONFIGr 10369
#define MINSPCONFIG_CPUr 10370
#define MIRROR_CONTROLr 10371
#define MIRROR_DEST_BITMAPr 10372
#define MIRROR_SELECTr 10373
#define MISCCONFIGr 10374
#define MISCCONFIG_2r 10375
#define MISSING_START_ERR_STATr 10376
#define MMRP_CONTROL_1r 10377
#define MMRP_CONTROL_2r 10378
#define MMU0_FUSE_DEBUGr 10379
#define MMU0_PLL_DEBUGr 10380
#define MMU1_FUSE_DEBUGr 10381
#define MMU1_PLL_DEBUGr 10382
#define MMU2_PLL_DEBUGr 10383
#define MMUBISRDBGRDDATAr 10384
#define MMUEAVENABLEr 10385
#define MMUECCOVERRIDEr 10386
#define MMUFLUSHCONTROLr 10387
#define MMUMBISTENr 10388
#define MMUMBISTSTATUSr 10389
#define MMUPORTENABLEr 10390
#define MMUPORTENABLEMOD0r 10391
#define MMUPORTENABLEMOD1r 10392
#define MMUPORTENABLE_HIr 10393
#define MMUPORTSTOREENABLEr 10394
#define MMUPORTSTOREENABLEMOD0r 10395
#define MMUPORTSTOREENABLEMOD1r 10396
#define MMUPORTTXENABLEr 10397
#define MMUPORTTXENABLE_HIr 10398
#define MMU_AGING_CTR_ECC_STATUSr 10399
#define MMU_AGING_EXP_ECC_STATUSr 10400
#define MMU_CCPE_MEM_ECC_STATUSr 10401
#define MMU_CCPI_MEM_ECC_STATUSr 10402
#define MMU_CCP_ECC_1B_COUNTERr 10403
#define MMU_CCP_ECC_2B_COUNTERr 10404
#define MMU_CELLCNTCOSr 10405
#define MMU_CELLCNTINGr 10406
#define MMU_CELLCNTTOTALr 10407
#define MMU_CELLDATA_ECC_STATUSr 10408
#define MMU_CELLLINK_ECC_STATUSr 10409
#define MMU_CELLLMTCOSr 10410
#define MMU_CELLLMTCOS_LOWERr 10411
#define MMU_CELLLMTCOS_UPPERr 10412
#define MMU_CELLLMTINGr 10413
#define MMU_CELLLMTTOTALr 10414
#define MMU_CELLLMTTOTAL_LOWERr 10415
#define MMU_CELLLMTTOTAL_UPPERr 10416
#define MMU_CFAP_ECC_STATUSr 10417
#define MMU_CFGr 10418
#define MMU_CTR_ECC_1B_COUNTERr 10419
#define MMU_CTR_ECC_2B_COUNTERr 10420
#define MMU_CTR_MEM_ECC_STATUSr 10421
#define MMU_CTR_PARITY_ERRr 10422
#define MMU_E2EFC_CNT_DEBUG_STATUS_0r 10423
#define MMU_E2EFC_CNT_DEBUG_STATUS_1r 10424
#define MMU_E2EFC_DEBUG_RX_RMT_IBP0r 10425
#define MMU_E2EFC_DEBUG_RX_RMT_IBP1r 10426
#define MMU_E2EFC_DEBUG_TX_RMT_IBP0r 10427
#define MMU_E2EFC_DEBUG_TX_RMT_IBP1r 10428
#define MMU_E2EFC_ERROR_0r 10429
#define MMU_E2EFC_ERROR_0_MASKr 10430
#define MMU_ECC_DEBUG0r 10431
#define MMU_ECC_DEBUG1r 10432
#define MMU_ECC_ERROR0r 10433
#define MMU_ECC_ERROR1r 10434
#define MMU_ECC_ERROR0_MASKr 10435
#define MMU_ECC_ERROR1_MASKr 10436
#define MMU_EGR_CTRLr 10437
#define MMU_EGR_PARADr 10438
#define MMU_EGS_PRIMODr 10439
#define MMU_EGS_WGTCOSr 10440
#define MMU_ENQ_CFG_ECC_DEBUG_0r 10441
#define MMU_ENQ_CFG_ECC_ERROR_0r 10442
#define MMU_ENQ_CFG_ECC_ERROR_0_MASKr 10443
#define MMU_ENQ_CFG_ECC_STATUS_0r 10444
#define MMU_ENQ_CONFIG_0r 10445
#define MMU_ENQ_ECC_COUNTERSr 10446
#define MMU_ENQ_EMA_QUEUE_SELECT_0r 10447
#define MMU_ENQ_EMA_QUEUE_SELECT_1r 10448
#define MMU_ENQ_ERROR_0r 10449
#define MMU_ENQ_ERROR_0_MASKr 10450
#define MMU_ENQ_FAPCONFIG_0r 10451
#define MMU_ENQ_FAPFULLRESETPOINT_0r 10452
#define MMU_ENQ_FAPFULLSETPOINT_0r 10453
#define MMU_ENQ_FAPINIT_0r 10454
#define MMU_ENQ_FAPREADPOINTER_0r 10455
#define MMU_ENQ_FAPSTACKSTATUS_0r 10456
#define MMU_ENQ_FAP_ECC_DEBUG_0r 10457
#define MMU_ENQ_FAP_ECC_ERROR_0r 10458
#define MMU_ENQ_FAP_ECC_ERROR_0_MASKr 10459
#define MMU_ENQ_FAP_ECC_STATUS_0r 10460
#define MMU_ENQ_FAP_MEMDEBUG_0r 10461
#define MMU_ENQ_FAP_WATERMARKr 10462
#define MMU_ENQ_HIGIG_25_PRI_GRP0r 10463
#define MMU_ENQ_HIGIG_25_PRI_GRP1r 10464
#define MMU_ENQ_HIGIG_26_PRI_GRP0r 10465
#define MMU_ENQ_HIGIG_26_PRI_GRP1r 10466
#define MMU_ENQ_HIGIG_27_PRI_GRP0r 10467
#define MMU_ENQ_HIGIG_27_PRI_GRP1r 10468
#define MMU_ENQ_HIGIG_28_PRI_GRP0r 10469
#define MMU_ENQ_HIGIG_28_PRI_GRP1r 10470
#define MMU_ENQ_ILLEGAL_CELL_TYPE_0r 10471
#define MMU_ENQ_MC_EXT_DROP_COUNTER_0r 10472
#define MMU_ENQ_MC_INT_DROP_COUNTER_0r 10473
#define MMU_ENQ_MISSING_START_ERR_STAT_0r 10474
#define MMU_ENQ_MISSING_START_ERR_STAT_1r 10475
#define MMU_ENQ_RQE_QUEUE_SELECT_0r 10476
#define MMU_ENQ_RQE_QUEUE_SELECT_1r 10477
#define MMU_ENQ_RQE_WR_COMPLETE_DEBUG_0r 10478
#define MMU_ENQ_START_BY_START_ERR_STAT_0r 10479
#define MMU_ENQ_START_BY_START_ERR_STAT_1r 10480
#define MMU_ENQ_TRACE_IF_CAPT_0r 10481
#define MMU_ENQ_TRACE_IF_CAPT_1r 10482
#define MMU_ENQ_TRACE_IF_CAPT_2r 10483
#define MMU_ENQ_TRACE_IF_CAPT_3r 10484
#define MMU_ENQ_TRACE_IF_CAPT_4r 10485
#define MMU_ENQ_TRACE_IF_CAPT_5r 10486
#define MMU_ENQ_TRACE_IF_CAPT_6r 10487
#define MMU_ENQ_TRACE_IF_CAPT_7r 10488
#define MMU_ENQ_TRACE_IF_CONTROLr 10489
#define MMU_ENQ_TRACE_IF_COUNTERr 10490
#define MMU_ENQ_TRACE_IF_MASK_FIELD_0r 10491
#define MMU_ENQ_TRACE_IF_MASK_FIELD_1r 10492
#define MMU_ENQ_TRACE_IF_MASK_FIELD_2r 10493
#define MMU_ENQ_TRACE_IF_MASK_FIELD_3r 10494
#define MMU_ENQ_TRACE_IF_MASK_FIELD_4r 10495
#define MMU_ENQ_TRACE_IF_MASK_FIELD_5r 10496
#define MMU_ENQ_TRACE_IF_VALUE_FIELD_0r 10497
#define MMU_ENQ_TRACE_IF_VALUE_FIELD_1r 10498
#define MMU_ENQ_TRACE_IF_VALUE_FIELD_2r 10499
#define MMU_ENQ_TRACE_IF_VALUE_FIELD_3r 10500
#define MMU_ENQ_TRACE_IF_VALUE_FIELD_4r 10501
#define MMU_ENQ_TRACE_IF_VALUE_FIELD_5r 10502
#define MMU_ERRSTATr 10503
#define MMU_ERR_VECTORr 10504
#define MMU_ES_ARB_TDM_TABLE_ECC_STATUSr 10505
#define MMU_ING_PARADr 10506
#define MMU_INTCLRr 10507
#define MMU_INTCNTLr 10508
#define MMU_INTCTRLr 10509
#define MMU_INTERRUPT_MASKr 10510
#define MMU_INTRr 10511
#define MMU_INTR_MASKr 10512
#define MMU_INTSTATr 10513
#define MMU_IPCTR_CONFIG_0r 10514
#define MMU_IPCTR_COUNTER1r 10515
#define MMU_IPCTR_COUNTER0_DRESOURCEr 10516
#define MMU_IPCTR_COUNTER1_SNAPr 10517
#define MMU_IPCTR_DROP_TYPEr 10518
#define MMU_IPCTR_MIRROR_ACCEPT_UC_DROP_COUNTERr 10519
#define MMU_IPMC_VLAN_TBL_ECC_STATUSr 10520
#define MMU_ITE_CFG_ECC_DEBUG_0r 10521
#define MMU_ITE_CFG_ECC_ERROR_0r 10522
#define MMU_ITE_CFG_ECC_ERROR_0_MASKr 10523
#define MMU_ITE_CFG_ECC_STATUS_0r 10524
#define MMU_ITE_CFG_ECC_STATUS_1r 10525
#define MMU_ITE_CTRL_DEBUG_0r 10526
#define MMU_ITE_DEBUG_STATUS_0r 10527
#define MMU_ITE_ECC_COUNTERSr 10528
#define MMU_ITE_EMA_ACCEPT_COUNTr 10529
#define MMU_ITE_EMA_DROP_COUNTr 10530
#define MMU_ITE_EMA_POOL_CONG_DETECT_THRESH_0r 10531
#define MMU_ITE_EMA_POOL_CONG_DETECT_THRESH_1r 10532
#define MMU_ITE_EMA_POOL_CONG_DETECT_THRESH_2r 10533
#define MMU_ITE_EMA_POOL_STATUSr 10534
#define MMU_ITE_EMA_STATUSr 10535
#define MMU_ITE_EMC_BACKPRESSURE_DEBUG_CONFIGr 10536
#define MMU_ITE_EMC_BACKPRESSURE_DEBUG_STATUSr 10537
#define MMU_ITE_ERROR_0r 10538
#define MMU_ITE_ERROR_0_MASKr 10539
#define MMU_ITE_QMGR_FLL_DEBUG_0r 10540
#define MMU_ITE_QMGR_QLL_DEBUG_0r 10541
#define MMU_ITE_Q_FLUSH_STATUS_0r 10542
#define MMU_ITE_WORK_QUEUE_DEBUG_0r 10543
#define MMU_LLA_PARADr 10544
#define MMU_LLFC_RX_CONFIGr 10545
#define MMU_LLFC_TX_CONFIG_1r 10546
#define MMU_LLFC_TX_CONFIG_2r 10547
#define MMU_LLFC_TX_CONFIG_3r 10548
#define MMU_LLFC_TX_CONFIG_4r 10549
#define MMU_MEM1_CLINKE_ECC_STATUSr 10550
#define MMU_MEM1_CLINKI_ECC_STATUSr 10551
#define MMU_MEM1_CLINK_ECC_COUNTERSr 10552
#define MMU_MEMFAILSTATUSr 10553
#define MMU_MTRO_CPU_PKT_ECC_STATUSr 10554
#define MMU_MTRO_SHAPE_G0_BUCKET_ECC_STATUSr 10555
#define MMU_MTRO_SHAPE_G0_CONFIG_ECC_STATUSr 10556
#define MMU_MTRO_SHAPE_G1_BUCKET_ECC_STATUSr 10557
#define MMU_MTRO_SHAPE_G1_CONFIG_ECC_STATUSr 10558
#define MMU_MTRO_SHAPE_G2_BUCKET_ECC_STATUSr 10559
#define MMU_MTRO_SHAPE_G2_CONFIG_ECC_STATUSr 10560
#define MMU_MTRO_SHAPE_G3_BUCKET_ECC_STATUSr 10561
#define MMU_MTRO_SHAPE_G3_CONFIG_ECC_STATUSr 10562
#define MMU_PARITYERRORr 10563
#define MMU_PARITYERROR_CCPr 10564
#define MMU_PARITYERROR_CFAPr 10565
#define MMU_PARITYERROR_XQ0r 10566
#define MMU_PARITYERROR_XQ1r 10567
#define MMU_PARITYERROR_XQ2r 10568
#define MMU_PKTCNTCOSr 10569
#define MMU_PKTCNTINGr 10570
#define MMU_PKTHDR0_ECC_STATUSr 10571
#define MMU_PKTLENGTH_ECC_STATUSr 10572
#define MMU_PKTLINK_ECC_STATUSr 10573
#define MMU_PKTLMTCOSr 10574
#define MMU_PKTLMTCOS_LOWERr 10575
#define MMU_PKTLMTCOS_UPPERr 10576
#define MMU_PKTLMTINGr 10577
#define MMU_PP_DBE_CNTr 10578
#define MMU_PP_DBE_LOGr 10579
#define MMU_PP_ECC_CNTLr 10580
#define MMU_PP_ECC_CTRLr 10581
#define MMU_PP_SBE_CNTr 10582
#define MMU_PP_SBE_LOGr 10583
#define MMU_QCN_CNM_CTRL_64r 10584
#define MMU_QCN_CPQ_SEQr 10585
#define MMU_QCN_MEM_DEBUGr 10586
#define MMU_QCN_PARITY_ERRr 10587
#define MMU_QSTRUCT_ECC_1B_COUNTERr 10588
#define MMU_QSTRUCT_ECC_2B_COUNTERr 10589
#define MMU_RQE_FIFO_ECC_STATUSr 10590
#define MMU_SPARE_REG0r 10591
#define MMU_SPARE_REG1r 10592
#define MMU_SPARE_REG2r 10593
#define MMU_SPARE_REG3r 10594
#define MMU_SPARE_REG4r 10595
#define MMU_STATUSr 10596
#define MMU_THDI_INTRr 10597
#define MMU_THDI_INTR_MASKr 10598
#define MMU_TOQ_BP_DEBUG0r 10599
#define MMU_TOQ_BP_DEBUG1r 10600
#define MMU_TOQ_ECC_1B_COUNTERr 10601
#define MMU_TOQ_ECC_2B_COUNTERr 10602
#define MMU_TOQ_STATE_ECC_STATUSr 10603
#define MMU_TOQ_TCACHE_DEBUG0r 10604
#define MMU_TOQ_TCACHE_DEBUG1r 10605
#define MMU_TOQ_TCACHE_DEBUG2r 10606
#define MMU_TOQ_TCACHE_DEBUG3r 10607
#define MMU_TOQ_TCACHE_DEBUG4r 10608
#define MMU_TOQ_TCACHE_DEBUG5r 10609
#define MMU_TOQ_TCACHE_DEBUG6r 10610
#define MMU_TOQ_TCACHE_DEBUG7r 10611
#define MMU_TOQ_TRACE_DEQ_CAPT_0r 10612
#define MMU_TOQ_TRACE_DEQ_CAPT_1r 10613
#define MMU_TOQ_TRACE_DEQ_CONTROLr 10614
#define MMU_TOQ_TRACE_DEQ_COUNTERr 10615
#define MMU_TOQ_TRACE_DEQ_MASK_FIELDr 10616
#define MMU_TOQ_TRACE_DEQ_VALUE_FIELDr 10617
#define MMU_TOQ_TRACE_ENQ_CAPT_0r 10618
#define MMU_TOQ_TRACE_ENQ_CAPT_1r 10619
#define MMU_TOQ_TRACE_ENQ_CONTROLr 10620
#define MMU_TOQ_TRACE_ENQ_COUNTERr 10621
#define MMU_TOQ_TRACE_ENQ_MASK_FIELDr 10622
#define MMU_TOQ_TRACE_ENQ_VALUE_FIELDr 10623
#define MMU_TO_LOGIC_PORT_MAPPINGr 10624
#define MMU_TO_PHY_PORT_MAPPINGr 10625
#define MMU_TO_XLP0_E2ECC_STATUSr 10626
#define MMU_TO_XLP1_E2ECC_STATUSr 10627
#define MMU_TO_XLP_BKP_STATUSr 10628
#define MMU_TO_XPORT_BKPr 10629
#define MMU_UPK_ERRLOGr 10630
#define MMU_WRED_CFG_ECC_STATUSr 10631
#define MMU_WRED_PORT_CFG_ECC_STATUSr 10632
#define MMU_WRED_PORT_THD_0_ECC_STATUSr 10633
#define MMU_WRED_PORT_THD_1_ECC_STATUSr 10634
#define MMU_WRED_THD_0_ECC_STATUSr 10635
#define MMU_WRED_THD_1_ECC_STATUSr 10636
#define MMU_XQ_EGRMAXTIMEr 10637
#define MMU_XQ_PARADr 10638
#define MODMAP_CTRLr 10639
#define MODPORT_15_8r 10640
#define MODPORT_23_16r 10641
#define MODPORT_31_24r 10642
#define MODPORT_7_0r 10643
#define MODPORT_MAPr 10644
#define MODPORT_MAP_EM_PARITY_CONTROLr 10645
#define MODPORT_MAP_EM_PARITY_STATUSr 10646
#define MODPORT_MAP_IM_PARITY_CONTROLr 10647
#define MODPORT_MAP_IM_PARITY_STATUSr 10648
#define MODPORT_MAP_M0_PARITY_STATUS_INTRr 10649
#define MODPORT_MAP_M0_PARITY_STATUS_NACKr 10650
#define MODPORT_MAP_M1_PARITY_STATUS_INTRr 10651
#define MODPORT_MAP_M1_PARITY_STATUS_NACKr 10652
#define MODPORT_MAP_M2_PARITY_STATUS_INTRr 10653
#define MODPORT_MAP_M2_PARITY_STATUS_NACKr 10654
#define MODPORT_MAP_M3_PARITY_STATUS_INTRr 10655
#define MODPORT_MAP_M3_PARITY_STATUS_NACKr 10656
#define MODPORT_MAP_MIRROR_1_PARITY_CONTROLr 10657
#define MODPORT_MAP_MIRROR_1_PARITY_STATUS_INTRr 10658
#define MODPORT_MAP_MIRROR_1_PARITY_STATUS_NACKr 10659
#define MODPORT_MAP_MIRROR_PARITY_CONTROLr 10660
#define MODPORT_MAP_MIRROR_PARITY_STATUS_INTRr 10661
#define MODPORT_MAP_MIRROR_PARITY_STATUS_NACKr 10662
#define MODPORT_MAP_SELr 10663
#define MODPORT_MAP_SW_PARITY_CONTROLr 10664
#define MODPORT_MAP_SW_PARITY_STATUSr 10665
#define MODPORT_MAP_SW_PARITY_STATUS_INTRr 10666
#define MODPORT_MAP_SW_PARITY_STATUS_NACKr 10667
#define MOD_FIFO_CNTr 10668
#define MOD_MAP_PARITY_CONTROLr 10669
#define MOD_MAP_PARITY_STATUS_INTRr 10670
#define MOD_MAP_PARITY_STATUS_NACKr 10671
#define MORDRPC_CHID_0r 10672
#define MORDRPC_CHID_1r 10673
#define MORDRPC_CHID_2r 10674
#define MORDRPC_CHID_3r 10675
#define MORDRPC_CHID_4r 10676
#define MORDRPC_CHID_5r 10677
#define MORDRPC_CHID_6r 10678
#define MORDRPC_CHID_7r 10679
#define MORDRPC_CHID_8r 10680
#define MORDRPC_CHID_9r 10681
#define MORDRPC_CHID_10r 10682
#define MORDRPC_CHID_11r 10683
#define MORDRPC_CHID_12r 10684
#define MORDRPC_CHID_13r 10685
#define MORDRPC_CHID_14r 10686
#define MORDRPC_CHID_15r 10687
#define MORDRPC_CHID_16r 10688
#define MORDRPC_CHID_17r 10689
#define MORDRPC_CHID_18r 10690
#define MORDRPC_CHID_19r 10691
#define MORDRPC_CHID_20r 10692
#define MORDRPC_CHID_21r 10693
#define MORDRPC_CHID_22r 10694
#define MORDRPC_CHID_23r 10695
#define MORDRPC_CHID_24r 10696
#define MORDRPC_CHID_25r 10697
#define MORDRPC_CHID_26r 10698
#define MORDRPC_CHID_27r 10699
#define MORDRPC_CHID_28r 10700
#define MORDRPC_CHID_29r 10701
#define MORDRPC_CHID_30r 10702
#define MORDRPC_CHID_31r 10703
#define MORDRPC_CHID_32r 10704
#define MORDRPC_CHID_33r 10705
#define MORDRPC_CHID_34r 10706
#define MORDRPC_CHID_35r 10707
#define MORDRPC_CHID_36r 10708
#define MORDRPC_CHID_37r 10709
#define MORDRPC_CHID_38r 10710
#define MORDRPC_CHID_39r 10711
#define MORDRPC_CHID_40r 10712
#define MORDRPC_CHID_41r 10713
#define MORDRPC_CHID_42r 10714
#define MORDRPC_CHID_43r 10715
#define MORDRPC_CHID_44r 10716
#define MORDRPC_CHID_45r 10717
#define MORDRPC_CHID_46r 10718
#define MORDRPC_CHID_47r 10719
#define MORDRPC_CHID_48r 10720
#define MORDRPC_CHID_49r 10721
#define MORDRPC_CHID_50r 10722
#define MORDRPC_CHID_51r 10723
#define MORDRPC_CHID_52r 10724
#define MORDRPC_CHID_53r 10725
#define MORDRPC_CHID_54r 10726
#define MORDRPC_CHID_55r 10727
#define MORDRPC_CHID_56r 10728
#define MORDRPC_CHID_57r 10729
#define MORDRPC_CHID_58r 10730
#define MORDRPC_CHID_59r 10731
#define MORDRPC_CHID_60r 10732
#define MORDRPC_CHID_61r 10733
#define MORDRPC_CHID_62r 10734
#define MORDRPC_CHID_63r 10735
#define MOTP_CHECKSUM_STATUSr 10736
#define MPLS_ENABLEr 10737
#define MPLS_ENTRY_DBGCTRLr 10738
#define MPLS_ENTRY_DBGCTRL_0r 10739
#define MPLS_ENTRY_DBGCTRL_1r 10740
#define MPLS_ENTRY_DBGCTRL_2r 10741
#define MPLS_ENTRY_DBGCTRL_3r 10742
#define MPLS_ENTRY_HASH_CONTROLr 10743
#define MPLS_ENTRY_PARITY_CONTROLr 10744
#define MPLS_ENTRY_PARITY_STATUSr 10745
#define MPLS_ENTRY_PARITY_STATUS_INTR_0r 10746
#define MPLS_ENTRY_PARITY_STATUS_INTR_1r 10747
#define MPLS_ENTRY_PARITY_STATUS_NACK_0r 10748
#define MPLS_ENTRY_PARITY_STATUS_NACK_1r 10749
#define MPLS_ETHERTYPEr 10750
#define MPLS_IP_NIBBLE_PEEKING_CTRLr 10751
#define MPLS_MEMORY_DBGCTRLr 10752
#define MPLS_MEMORY_DBGCTRL_0r 10753
#define MPLS_MEMORY_DBGCTRL_1r 10754
#define MPLS_STATION_CAM_BIST_CONFIGr 10755
#define MPLS_STATION_CAM_BIST_CONTROLr 10756
#define MPLS_STATION_CAM_BIST_DBG_DATAr 10757
#define MPLS_STATION_CAM_BIST_STATUSr 10758
#define MPLS_STATION_CAM_DBGCTRLr 10759
#define MRCUSE0r 10760
#define MRCUSE1r 10761
#define MRPCOSr 10762
#define MSPI_CDRAM_00r 10763
#define MSPI_CDRAM_01r 10764
#define MSPI_CDRAM_02r 10765
#define MSPI_CDRAM_03r 10766
#define MSPI_CDRAM_04r 10767
#define MSPI_CDRAM_05r 10768
#define MSPI_CDRAM_06r 10769
#define MSPI_CDRAM_07r 10770
#define MSPI_CDRAM_08r 10771
#define MSPI_CDRAM_09r 10772
#define MSPI_CDRAM_10r 10773
#define MSPI_CDRAM_11r 10774
#define MSPI_CDRAM_12r 10775
#define MSPI_CDRAM_13r 10776
#define MSPI_CDRAM_14r 10777
#define MSPI_CDRAM_15r 10778
#define MSPI_CPTQPr 10779
#define MSPI_ENDQPr 10780
#define MSPI_NEWQPr 10781
#define MSPI_RXRAM_00r 10782
#define MSPI_RXRAM_01r 10783
#define MSPI_RXRAM_02r 10784
#define MSPI_RXRAM_03r 10785
#define MSPI_RXRAM_04r 10786
#define MSPI_RXRAM_05r 10787
#define MSPI_RXRAM_06r 10788
#define MSPI_RXRAM_07r 10789
#define MSPI_RXRAM_08r 10790
#define MSPI_RXRAM_09r 10791
#define MSPI_RXRAM_10r 10792
#define MSPI_RXRAM_11r 10793
#define MSPI_RXRAM_12r 10794
#define MSPI_RXRAM_13r 10795
#define MSPI_RXRAM_14r 10796
#define MSPI_RXRAM_15r 10797
#define MSPI_RXRAM_16r 10798
#define MSPI_RXRAM_17r 10799
#define MSPI_RXRAM_18r 10800
#define MSPI_RXRAM_19r 10801
#define MSPI_RXRAM_20r 10802
#define MSPI_RXRAM_21r 10803
#define MSPI_RXRAM_22r 10804
#define MSPI_RXRAM_23r 10805
#define MSPI_RXRAM_24r 10806
#define MSPI_RXRAM_25r 10807
#define MSPI_RXRAM_26r 10808
#define MSPI_RXRAM_27r 10809
#define MSPI_RXRAM_28r 10810
#define MSPI_RXRAM_29r 10811
#define MSPI_RXRAM_30r 10812
#define MSPI_RXRAM_31r 10813
#define MSPI_SPCR2r 10814
#define MSPI_SPCR0_LSBr 10815
#define MSPI_SPCR0_MSBr 10816
#define MSPI_SPCR1_LSBr 10817
#define MSPI_SPCR1_MSBr 10818
#define MSPI_STATUSr 10819
#define MSPI_TXRAM_00r 10820
#define MSPI_TXRAM_01r 10821
#define MSPI_TXRAM_02r 10822
#define MSPI_TXRAM_03r 10823
#define MSPI_TXRAM_04r 10824
#define MSPI_TXRAM_05r 10825
#define MSPI_TXRAM_06r 10826
#define MSPI_TXRAM_07r 10827
#define MSPI_TXRAM_08r 10828
#define MSPI_TXRAM_09r 10829
#define MSPI_TXRAM_10r 10830
#define MSPI_TXRAM_11r 10831
#define MSPI_TXRAM_12r 10832
#define MSPI_TXRAM_13r 10833
#define MSPI_TXRAM_14r 10834
#define MSPI_TXRAM_15r 10835
#define MSPI_TXRAM_16r 10836
#define MSPI_TXRAM_17r 10837
#define MSPI_TXRAM_18r 10838
#define MSPI_TXRAM_19r 10839
#define MSPI_TXRAM_20r 10840
#define MSPI_TXRAM_21r 10841
#define MSPI_TXRAM_22r 10842
#define MSPI_TXRAM_23r 10843
#define MSPI_TXRAM_24r 10844
#define MSPI_TXRAM_25r 10845
#define MSPI_TXRAM_26r 10846
#define MSPI_TXRAM_27r 10847
#define MSPI_TXRAM_28r 10848
#define MSPI_TXRAM_29r 10849
#define MSPI_TXRAM_30r 10850
#define MSPI_TXRAM_31r 10851
#define MSYS_FUSE_BITSr 10852
#define MTC0COSr 10853
#define MTC1COSr 10854
#define MTCCOSr 10855
#define MTCREQr 10856
#define MTPCNGDr 10857
#define MTPCNGDRr 10858
#define MTPCNGDYr 10859
#define MTPCOSr 10860
#define MTPCOSDr 10861
#define MTPHOLDr 10862
#define MTP_COSr 10863
#define MTRI_BUCKET_OVERFLOW_INFOr 10864
#define MTRI_BUCKET_OVERFLOW_INTRr 10865
#define MTRI_BUCKET_OVERFLOW_MASKr 10866
#define MTRI_CONFIGr 10867
#define MTRI_IFGr 10868
#define MTRI_PORT_DISCr 10869
#define MTRI_PORT_WARNr 10870
#define MTRO_BUCKET_OVERFLOW_INFOr 10871
#define MTRO_BUCKET_OVERFLOW_INTRr 10872
#define MTRO_BUCKET_OVERFLOW_MASKr 10873
#define MTRO_CONFIGr 10874
#define MTRO_PG_METEREDr 10875
#define MTRO_PORT_METEREDr 10876
#define MTRO_SHAPE_MAXMASKr 10877
#define MTRO_SHAPE_MINMASKr 10878
#define MULTICAST_FREEPTR_STATUSr 10879
#define MULTIPASS_LOOPBACK_BITMAP_64r 10880
#define MVL_ISr 10881
#define MVR_PTR_MEM_DEBUGr 10882
#define MWRQSIZEr 10883
#define MY_STATION_CAM_BIST_CONFIGr 10884
#define MY_STATION_CAM_BIST_CONTROLr 10885
#define MY_STATION_CAM_BIST_DBG_DATAr 10886
#define MY_STATION_CAM_BIST_STATUSr 10887
#define MY_STATION_CAM_DBGCTRLr 10888
#define MY_STATION_DATA_PARITY_CONTROLr 10889
#define MY_STATION_DATA_PARITY_STATUS_INTRr 10890
#define MY_STATION_DATA_PARITY_STATUS_NACKr 10891
#define MY_STATION_TCAM_DATA_ONLY_PARITY_STATUS_INTRr 10892
#define MY_STATION_TCAM_DATA_ONLY_PARITY_STATUS_NACKr 10893
#define N2NT_00r 10894
#define N2NT_01r 10895
#define N2NT_02r 10896
#define N2NT_03r 10897
#define N2NT_04r 10898
#define N2NT_05r 10899
#define N2NT_06r 10900
#define N2NT_07r 10901
#define N2NT_08r 10902
#define N2NT_09r 10903
#define N2NT_10r 10904
#define N2NT_11r 10905
#define N2NT_12r 10906
#define N2NT_13r 10907
#define N2NT_14r 10908
#define N2NT_15r 10909
#define NIV_ERROR_DROP_PARITY_CONTROLr 10910
#define NIV_ERROR_DROP_PARITY_STATUS_INTRr 10911
#define NIV_ERROR_DROP_PARITY_STATUS_NACKr 10912
#define NIV_ETHERTYPEr 10913
#define NIV_FORWARDING_DROP_PARITY_CONTROLr 10914
#define NIV_FORWARDING_DROP_PARITY_STATUS_INTRr 10915
#define NIV_FORWARDING_DROP_PARITY_STATUS_NACKr 10916
#define NIV_VLAN_TAGGED_PARITY_CONTROLr 10917
#define NIV_VLAN_TAGGED_PARITY_STATUS_INTRr 10918
#define NIV_VLAN_TAGGED_PARITY_STATUS_NACKr 10919
#define NODETYPE8B10Br 10920
#define NODETYPEFORCERXPLANEr 10921
#define NODETYPETESTr 10922
#define NONUCAST_TRUNK_BLOCK_MASKr 10923
#define NONUCAST_TRUNK_BLOCK_MASK_PARITY_CONTROLr 10924
#define NONUCAST_TRUNK_BLOCK_MASK_PARITY_STATUS_INTRr 10925
#define NONUCAST_TRUNK_BLOCK_MASK_PARITY_STATUS_NACKr 10926
#define OAM_CCM_COUNT_64r 10927
#define OAM_CURRENT_TIMEr 10928
#define OAM_DROP_CONTROLr 10929
#define OAM_LM_COUNTERS_PARITY_CONTROLr 10930
#define OAM_LM_COUNTERS_PARITY_STATUS_INTRr 10931
#define OAM_LM_COUNTERS_PARITY_STATUS_NACKr 10932
#define OAM_LM_CPU_DATA_CONTROLr 10933
#define OAM_SEC_NS_COUNTER_64r 10934
#define OAM_SEC_NS_COUNTER_ENABLEr 10935
#define OAM_TIMER_CONTROLr 10936
#define OAM_TX_CONTROLr 10937
#define OOBFC_CHANNEL_BASE_64r 10938
#define OOBFC_CHIF_CFGr 10939
#define OOBFC_ENG_PORT_EN_0_64r 10940
#define OOBFC_ENG_PORT_EN_1_64r 10941
#define OOBFC_GCSr 10942
#define OOBFC_INGRES_PORT_PG_PORT_ENA_64r 10943
#define OOBFC_ING_PORT_EN_0_64r 10944
#define OOBFC_ING_PORT_EN_1_64r 10945
#define OOBFC_MSG_CRC_CNTr 10946
#define OOBFC_MSG_REG0r 10947
#define OOBFC_MSG_REG1r 10948
#define OOBFC_STSr 10949
#define OOBFC_TX_IDLEr 10950
#define OOBFC_TX_MESSAGE_GAPr 10951
#define OOBIF_DEBUGr 10952
#define OP_BUFFER_LIMIT_PRI0r 10953
#define OP_BUFFER_LIMIT_REDr 10954
#define OP_BUFFER_LIMIT_RED_CELLr 10955
#define OP_BUFFER_LIMIT_RED_CELLEr 10956
#define OP_BUFFER_LIMIT_RED_CELLIr 10957
#define OP_BUFFER_LIMIT_RED_PACKETr 10958
#define OP_BUFFER_LIMIT_RED_QENTRYr 10959
#define OP_BUFFER_LIMIT_RED_THDOEMAr 10960
#define OP_BUFFER_LIMIT_RED_THDORQEQr 10961
#define OP_BUFFER_LIMIT_RESUME_REDr 10962
#define OP_BUFFER_LIMIT_RESUME_RED_CELLr 10963
#define OP_BUFFER_LIMIT_RESUME_RED_CELLEr 10964
#define OP_BUFFER_LIMIT_RESUME_RED_CELLIr 10965
#define OP_BUFFER_LIMIT_RESUME_RED_PACKETr 10966
#define OP_BUFFER_LIMIT_RESUME_RED_QENTRYr 10967
#define OP_BUFFER_LIMIT_RESUME_RED_THDOEMAr 10968
#define OP_BUFFER_LIMIT_RESUME_RED_THDORQEQr 10969
#define OP_BUFFER_LIMIT_RESUME_YELLOWr 10970
#define OP_BUFFER_LIMIT_RESUME_YELLOW_CELLr 10971
#define OP_BUFFER_LIMIT_RESUME_YELLOW_CELLEr 10972
#define OP_BUFFER_LIMIT_RESUME_YELLOW_CELLIr 10973
#define OP_BUFFER_LIMIT_RESUME_YELLOW_PACKETr 10974
#define OP_BUFFER_LIMIT_RESUME_YELLOW_QENTRYr 10975
#define OP_BUFFER_LIMIT_RESUME_YELLOW_THDOEMAr 10976
#define OP_BUFFER_LIMIT_RESUME_YELLOW_THDORQEQr 10977
#define OP_BUFFER_LIMIT_YELLOWr 10978
#define OP_BUFFER_LIMIT_YELLOW_CELLr 10979
#define OP_BUFFER_LIMIT_YELLOW_CELLEr 10980
#define OP_BUFFER_LIMIT_YELLOW_CELLIr 10981
#define OP_BUFFER_LIMIT_YELLOW_PACKETr 10982
#define OP_BUFFER_LIMIT_YELLOW_QENTRYr 10983
#define OP_BUFFER_LIMIT_YELLOW_THDOEMAr 10984
#define OP_BUFFER_LIMIT_YELLOW_THDORQEQr 10985
#define OP_BUFFER_MAX_TOTAL_COUNT_CELLr 10986
#define OP_BUFFER_SHARED_COUNTr 10987
#define OP_BUFFER_SHARED_COUNT_CELLr 10988
#define OP_BUFFER_SHARED_COUNT_CELLEr 10989
#define OP_BUFFER_SHARED_COUNT_CELLIr 10990
#define OP_BUFFER_SHARED_COUNT_PACKETr 10991
#define OP_BUFFER_SHARED_COUNT_QENTRYr 10992
#define OP_BUFFER_SHARED_COUNT_THDOEMAr 10993
#define OP_BUFFER_SHARED_COUNT_THDORQEQr 10994
#define OP_BUFFER_SHARED_LIMITr 10995
#define OP_BUFFER_SHARED_LIMIT_CELLr 10996
#define OP_BUFFER_SHARED_LIMIT_CELLEr 10997
#define OP_BUFFER_SHARED_LIMIT_CELLIr 10998
#define OP_BUFFER_SHARED_LIMIT_PACKETr 10999
#define OP_BUFFER_SHARED_LIMIT_QENTRYr 11000
#define OP_BUFFER_SHARED_LIMIT_RESUMEr 11001
#define OP_BUFFER_SHARED_LIMIT_RESUME_CELLr 11002
#define OP_BUFFER_SHARED_LIMIT_RESUME_CELLEr 11003
#define OP_BUFFER_SHARED_LIMIT_RESUME_CELLIr 11004
#define OP_BUFFER_SHARED_LIMIT_RESUME_PACKETr 11005
#define OP_BUFFER_SHARED_LIMIT_RESUME_QENTRYr 11006
#define OP_BUFFER_SHARED_LIMIT_RESUME_THDOEMAr 11007
#define OP_BUFFER_SHARED_LIMIT_RESUME_THDORQEQr 11008
#define OP_BUFFER_SHARED_LIMIT_THDOEMAr 11009
#define OP_BUFFER_SHARED_LIMIT_THDORQEQr 11010
#define OP_BUFFER_TOTAL_COUNTr 11011
#define OP_BUFFER_TOTAL_COUNT_CELLr 11012
#define OP_BUFFER_TOTAL_COUNT_PACKETr 11013
#define OP_E2ECC_PORT_CONFIGr 11014
#define OP_EP_PORT_MAPPING_TABLE_0r 11015
#define OP_EP_PORT_MAPPING_TABLE_1r 11016
#define OP_EP_PORT_MAPPING_TABLE_2r 11017
#define OP_EX_PORT_CONFIG_COS_MIN_0r 11018
#define OP_EX_PORT_CONFIG_COS_MIN_1r 11019
#define OP_EX_PORT_CONFIG_COS_MIN_2r 11020
#define OP_EX_PORT_CONFIG_SPID_0r 11021
#define OP_EX_PORT_CONFIG_SPID_1r 11022
#define OP_EX_PORT_CONFIG_SPID_2r 11023
#define OP_EX_PORT_CONFIG_SPID_3r 11024
#define OP_EX_PORT_CONFIG_SPID_4r 11025
#define OP_EX_QUEUE_MIN_COUNT_CELLr 11026
#define OP_EX_QUEUE_RESET_VALUE_CELLr 11027
#define OP_EX_QUEUE_SHARED_COUNT_CELLr 11028
#define OP_EX_QUEUE_TOTAL_COUNT_CELLr 11029
#define OP_PORT_CONFIGr 11030
#define OP_PORT_CONFIG1_CELLr 11031
#define OP_PORT_CONFIGLr 11032
#define OP_PORT_CONFIGUr 11033
#define OP_PORT_CONFIG_CELLr 11034
#define OP_PORT_CONFIG_PACKETr 11035
#define OP_PORT_DROP_STATE_BMPr 11036
#define OP_PORT_DROP_STATE_CELL_BMP0r 11037
#define OP_PORT_DROP_STATE_CELL_BMP1r 11038
#define OP_PORT_DROP_STATE_CELL_BMP0_64r 11039
#define OP_PORT_DROP_STATE_CELL_BMP1_64r 11040
#define OP_PORT_DROP_STATE_PACKET_BMP0r 11041
#define OP_PORT_DROP_STATE_PACKET_BMP1r 11042
#define OP_PORT_FIRST_FRAGMENT_COUNT_CELLr 11043
#define OP_PORT_FIRST_FRAGMENT_COUNT_PACKETr 11044
#define OP_PORT_FIRST_FRAGMENT_DISC_RESUME_THD_CELLr 11045
#define OP_PORT_FIRST_FRAGMENT_DISC_RESUME_THD_PACKETr 11046
#define OP_PORT_FIRST_FRAGMENT_DISC_SET_THD_CELLr 11047
#define OP_PORT_FIRST_FRAGMENT_DISC_SET_THD_PACKETr 11048
#define OP_PORT_LIMIT_COLOR_CELLr 11049
#define OP_PORT_LIMIT_PRI0r 11050
#define OP_PORT_LIMIT_REDr 11051
#define OP_PORT_LIMIT_RED_CELLr 11052
#define OP_PORT_LIMIT_RED_PACKETr 11053
#define OP_PORT_LIMIT_RESUME_COLOR_CELLr 11054
#define OP_PORT_LIMIT_RESUME_RED_CELLr 11055
#define OP_PORT_LIMIT_RESUME_RED_PACKETr 11056
#define OP_PORT_LIMIT_RESUME_YELLOW_CELLr 11057
#define OP_PORT_LIMIT_RESUME_YELLOW_PACKETr 11058
#define OP_PORT_LIMIT_YELLOWr 11059
#define OP_PORT_LIMIT_YELLOW_CELLr 11060
#define OP_PORT_LIMIT_YELLOW_PACKETr 11061
#define OP_PORT_REDIRECT_COUNT_CELLr 11062
#define OP_PORT_REDIRECT_COUNT_PACKETr 11063
#define OP_PORT_REDIRECT_DISC_RESUME_THD_CELLr 11064
#define OP_PORT_REDIRECT_DISC_RESUME_THD_PACKETr 11065
#define OP_PORT_REDIRECT_DISC_SET_THD_CELLr 11066
#define OP_PORT_REDIRECT_DISC_SET_THD_PACKETr 11067
#define OP_PORT_REDIRECT_XQ_COUNT_PACKETr 11068
#define OP_PORT_REDIRECT_XQ_DISC_RESUME_THD_PACKETr 11069
#define OP_PORT_REDIRECT_XQ_DISC_SET_THD_PACKETr 11070
#define OP_PORT_SHARED_COUNTr 11071
#define OP_PORT_SHARED_COUNT_CELLr 11072
#define OP_PORT_SHARED_COUNT_PACKETr 11073
#define OP_PORT_TOTAL_COUNTr 11074
#define OP_PORT_TOTAL_COUNT_CELLr 11075
#define OP_PORT_TOTAL_COUNT_PACKETr 11076
#define OP_QUEUE_CONFIGr 11077
#define OP_QUEUE_CONFIG1_CELLr 11078
#define OP_QUEUE_CONFIG1_PACKETr 11079
#define OP_QUEUE_CONFIG1_THDOEMAr 11080
#define OP_QUEUE_CONFIG1_THDORQEEr 11081
#define OP_QUEUE_CONFIG1_THDORQEIr 11082
#define OP_QUEUE_CONFIG1_THDORQEQr 11083
#define OP_QUEUE_CONFIGLr 11084
#define OP_QUEUE_CONFIGUr 11085
#define OP_QUEUE_CONFIG_CELLr 11086
#define OP_QUEUE_CONFIG_PACKETr 11087
#define OP_QUEUE_CONFIG_THDOEMAr 11088
#define OP_QUEUE_CONFIG_THDORQEEr 11089
#define OP_QUEUE_CONFIG_THDORQEIr 11090
#define OP_QUEUE_CONFIG_THDORQEQr 11091
#define OP_QUEUE_FIRST_FRAGMENT_CONFIG_CELLr 11092
#define OP_QUEUE_FIRST_FRAGMENT_CONFIG_PACKETr 11093
#define OP_QUEUE_FIRST_FRAGMENT_COUNT_CELLr 11094
#define OP_QUEUE_FIRST_FRAGMENT_COUNT_PACKETr 11095
#define OP_QUEUE_FIRST_FRAGMENT_RESET_OFFSET_CELLr 11096
#define OP_QUEUE_FIRST_FRAGMENT_RESET_OFFSET_PACKETr 11097
#define OP_QUEUE_LIMIT_COLOR_CELLr 11098
#define OP_QUEUE_LIMIT_PRI0r 11099
#define OP_QUEUE_LIMIT_REDr 11100
#define OP_QUEUE_LIMIT_RED_CELLr 11101
#define OP_QUEUE_LIMIT_RED_PACKETr 11102
#define OP_QUEUE_LIMIT_RED_THDOEMAr 11103
#define OP_QUEUE_LIMIT_RED_THDORQEEr 11104
#define OP_QUEUE_LIMIT_RED_THDORQEIr 11105
#define OP_QUEUE_LIMIT_RED_THDORQEQr 11106
#define OP_QUEUE_LIMIT_RESUME_COLOR_CELLr 11107
#define OP_QUEUE_LIMIT_RESUME_COLOR_PACKETr 11108
#define OP_QUEUE_LIMIT_YELLOWr 11109
#define OP_QUEUE_LIMIT_YELLOW_CELLr 11110
#define OP_QUEUE_LIMIT_YELLOW_PACKETr 11111
#define OP_QUEUE_LIMIT_YELLOW_THDOEMAr 11112
#define OP_QUEUE_LIMIT_YELLOW_THDORQEEr 11113
#define OP_QUEUE_LIMIT_YELLOW_THDORQEIr 11114
#define OP_QUEUE_LIMIT_YELLOW_THDORQEQr 11115
#define OP_QUEUE_MIN_COUNTr 11116
#define OP_QUEUE_MIN_COUNT_CELLr 11117
#define OP_QUEUE_MIN_COUNT_PACKETr 11118
#define OP_QUEUE_MIN_COUNT_THDOEMAr 11119
#define OP_QUEUE_MIN_COUNT_THDORQEEr 11120
#define OP_QUEUE_MIN_COUNT_THDORQEIr 11121
#define OP_QUEUE_MIN_COUNT_THDORQEQr 11122
#define OP_QUEUE_REDIRECT_CONFIG_CELLr 11123
#define OP_QUEUE_REDIRECT_CONFIG_PACKETr 11124
#define OP_QUEUE_REDIRECT_COUNT_CELLr 11125
#define OP_QUEUE_REDIRECT_COUNT_PACKETr 11126
#define OP_QUEUE_REDIRECT_RESET_OFFSET_CELLr 11127
#define OP_QUEUE_REDIRECT_RESET_OFFSET_PACKETr 11128
#define OP_QUEUE_REDIRECT_XQ_CONFIG_PACKETr 11129
#define OP_QUEUE_REDIRECT_XQ_COUNT_PACKETr 11130
#define OP_QUEUE_REDIRECT_XQ_RESET_OFFSET_PACKETr 11131
#define OP_QUEUE_RESET_OFFSETr 11132
#define OP_QUEUE_RESET_OFFSET_CELLr 11133
#define OP_QUEUE_RESET_OFFSET_PACKETr 11134
#define OP_QUEUE_RESET_OFFSET_RED_THDOEMAr 11135
#define OP_QUEUE_RESET_OFFSET_RED_THDORQEEr 11136
#define OP_QUEUE_RESET_OFFSET_RED_THDORQEIr 11137
#define OP_QUEUE_RESET_OFFSET_RED_THDORQEQr 11138
#define OP_QUEUE_RESET_OFFSET_THDOEMAr 11139
#define OP_QUEUE_RESET_OFFSET_THDORQEEr 11140
#define OP_QUEUE_RESET_OFFSET_THDORQEIr 11141
#define OP_QUEUE_RESET_OFFSET_THDORQEQr 11142
#define OP_QUEUE_RESET_OFFSET_YELLOW_THDOEMAr 11143
#define OP_QUEUE_RESET_OFFSET_YELLOW_THDORQEEr 11144
#define OP_QUEUE_RESET_OFFSET_YELLOW_THDORQEIr 11145
#define OP_QUEUE_RESET_OFFSET_YELLOW_THDORQEQr 11146
#define OP_QUEUE_RESET_VALUEr 11147
#define OP_QUEUE_RESET_VALUE_CELLr 11148
#define OP_QUEUE_RESET_VALUE_PACKETr 11149
#define OP_QUEUE_RESET_VALUE_THDOEMAr 11150
#define OP_QUEUE_RESET_VALUE_THDORQEEr 11151
#define OP_QUEUE_RESET_VALUE_THDORQEIr 11152
#define OP_QUEUE_RESET_VALUE_THDORQEQr 11153
#define OP_QUEUE_SHARED_COUNTr 11154
#define OP_QUEUE_SHARED_COUNT_CELLr 11155
#define OP_QUEUE_SHARED_COUNT_PACKETr 11156
#define OP_QUEUE_SHARED_COUNT_THDOEMAr 11157
#define OP_QUEUE_SHARED_COUNT_THDORQEEr 11158
#define OP_QUEUE_SHARED_COUNT_THDORQEIr 11159
#define OP_QUEUE_SHARED_COUNT_THDORQEQr 11160
#define OP_QUEUE_TOTAL_COUNTr 11161
#define OP_QUEUE_TOTAL_COUNT_CELLr 11162
#define OP_QUEUE_TOTAL_COUNT_PACKETr 11163
#define OP_QUEUE_TOTAL_COUNT_THDOEMAr 11164
#define OP_QUEUE_TOTAL_COUNT_THDORQEEr 11165
#define OP_QUEUE_TOTAL_COUNT_THDORQEIr 11166
#define OP_QUEUE_TOTAL_COUNT_THDORQEQr 11167
#define OP_RESUME_OFFSET_COLOR_CELL_PROFILEr 11168
#define OP_RESUME_OFFSET_COLOR_PACKET_PROFILEr 11169
#define OP_THR_CONFIGr 11170
#define OP_THR_CONFIG_PLUSr 11171
#define OP_UC_PORT_CONFIG1_CELLr 11172
#define OP_UC_PORT_CONFIG_CELLr 11173
#define OP_UC_PORT_DROP_STATE_CELL_BMP0_64r 11174
#define OP_UC_PORT_DROP_STATE_CELL_BMP1_64r 11175
#define OP_UC_PORT_LIMIT_COLOR_CELLr 11176
#define OP_UC_PORT_LIMIT_RESUME_COLOR_CELLr 11177
#define OP_UC_PORT_SHARED_COUNT_CELLr 11178
#define OP_UC_QUEUE_MIN_COUNT_CELLr 11179
#define OP_UC_QUEUE_RESET_VALUE_CELLr 11180
#define OP_UC_QUEUE_SHARED_COUNT_CELLr 11181
#define OP_UC_QUEUE_TOTAL_COUNT_CELLr 11182
#define OP_VOQ_MOP1B_CONFIGr 11183
#define OP_VOQ_PORT_CONFIGr 11184
#define OTPC_CNTRLr 11185
#define OTPC_CPUADDR_REGr 11186
#define OTPC_CPU_DATAr 11187
#define OTPC_CPU_STATUSr 11188
#define OTPC_CPU_WRITE_REGr 11189
#define OTPC_MODE_REGr 11190
#define OTPC_SOFT_RESET_CNTRLr 11191
#define OUTPUT_PORT_RX_ENABLEr 11192
#define OUTPUT_PORT_RX_ENABLE0_64r 11193
#define OUTPUT_PORT_RX_ENABLE1_64r 11194
#define OUTPUT_PORT_RX_ENABLE_64r 11195
#define OVERLAY_MODEr 11196
#define OVQ_ADDRESS_RANGE_0r 11197
#define OVQ_ADDRESS_RANGE_1r 11198
#define OVQ_ADDRESS_RANGE_2r 11199
#define OVQ_ADDRESS_RANGE_3r 11200
#define OVQ_BLOCK_COUNTERr 11201
#define OVQ_BUBBLE_SIZE_REGr 11202
#define OVQ_BUBBLE_THRESHOLDr 11203
#define OVQ_DFTr 11204
#define OVQ_DISTRIBUTOR_DFTr 11205
#define OVQ_DROP_THRESHOLD0r 11206
#define OVQ_DROP_THRESHOLD_REGr 11207
#define OVQ_DROP_THRESHOLD_RESET_LIMITr 11208
#define OVQ_ECC_BITMAPr 11209
#define OVQ_FLOWCONTROL_COUNTERr 11210
#define OVQ_FLOWCONTROL_THRESHOLDr 11211
#define OVQ_LINKED_LIST_REGr 11212
#define OVQ_LINKED_LIST_SELECTr 11213
#define OVQ_LINKED_NEXTPTRr 11214
#define OVQ_LINKED_REGr 11215
#define OVQ_MCQ_CREDITSr 11216
#define OVQ_MCQ_STATEr 11217
#define OVQ_SCANNER_MAX_POINTERr 11218
#define OVQ_SCANNER_POINTERr 11219
#define PACKET_RESET_LIMIT_OFFSET_SPr 11220
#define PACKET_SPAP_RED_OFFSET_SPr 11221
#define PACKET_SPAP_YELLOW_OFFSET_SPr 11222
#define PARITY_ERROR_COUNTERr 11223
#define PARITY_ERROR_STATUS_0r 11224
#define PARITY_ERROR_STATUS_1r 11225
#define PARITY_ERR_ADDRr 11226
#define PARS_RAM_DBGCTRLr 11227
#define PAR_ADR_EGR_VLAN_XLATEr 11228
#define PAR_ADR_IGR_VLAN_XLATEr 11229
#define PAR_ADR_IPMC_GROUP_V4r 11230
#define PAR_ADR_IPMC_GROUP_V6r 11231
#define PAR_ADR_L2_ENTRYr 11232
#define PAR_ADR_L2_ENTRY_EXTr 11233
#define PAR_ADR_L3_DEFIP_ALGr 11234
#define PAR_ADR_L3_DEFIP_ALG_EXTr 11235
#define PAR_ADR_L3_ENTRY_V4r 11236
#define PAR_ADR_L3_ENTRY_V6r 11237
#define PAR_ADR_L3_INTF_TABLEr 11238
#define PAR_ADR_L3_LPM_HITBITr 11239
#define PAR_ADR_NEXT_HOP_EXTr 11240
#define PAR_ADR_NEXT_HOP_INTr 11241
#define PAR_ADR_VRF_VFI_INTFr 11242
#define PAR_ERR_MASK_BSEr 11243
#define PAR_ERR_MASK_CSEr 11244
#define PAR_ERR_MASK_HSEr 11245
#define PAR_ERR_STATUS_BSEr 11246
#define PAR_ERR_STATUS_CSEr 11247
#define PAR_ERR_STATUS_HSEr 11248
#define PASS_CONTROL_FRAMEr 11249
#define PAUSE_CONTROLr 11250
#define PAUSE_QUANTr 11251
#define PBCASCFG_CHID_0r 11252
#define PBCASCFG_CHID_1r 11253
#define PBCASCFG_CHID_2r 11254
#define PBCASCFG_CHID_3r 11255
#define PBCASCFG_CHID_4r 11256
#define PBCASCFG_CHID_5r 11257
#define PBCASCFG_CHID_6r 11258
#define PBCASCFG_CHID_7r 11259
#define PBCASCFG_CHID_8r 11260
#define PBCASCFG_CHID_9r 11261
#define PBCASCFG_CHID_10r 11262
#define PBCASCFG_CHID_11r 11263
#define PBCASCFG_CHID_12r 11264
#define PBCASCFG_CHID_13r 11265
#define PBCASCFG_CHID_14r 11266
#define PBCASCFG_CHID_15r 11267
#define PBCASCFG_CHID_16r 11268
#define PBCASCFG_CHID_17r 11269
#define PBCASCFG_CHID_18r 11270
#define PBCASCFG_CHID_19r 11271
#define PBCASCFG_CHID_20r 11272
#define PBCASCFG_CHID_21r 11273
#define PBCASCFG_CHID_22r 11274
#define PBCASCFG_CHID_23r 11275
#define PBCASCFG_CHID_24r 11276
#define PBCASCFG_CHID_25r 11277
#define PBCASCFG_CHID_26r 11278
#define PBCASCFG_CHID_27r 11279
#define PBCASCFG_CHID_28r 11280
#define PBCASCFG_CHID_29r 11281
#define PBCASCFG_CHID_30r 11282
#define PBCASCFG_CHID_31r 11283
#define PBCASCFG_CHID_32r 11284
#define PBCASCFG_CHID_33r 11285
#define PBCASCFG_CHID_34r 11286
#define PBCASCFG_CHID_35r 11287
#define PBCASCFG_CHID_36r 11288
#define PBCASCFG_CHID_37r 11289
#define PBCASCFG_CHID_38r 11290
#define PBCASCFG_CHID_39r 11291
#define PBCASCFG_CHID_40r 11292
#define PBCASCFG_CHID_41r 11293
#define PBCASCFG_CHID_42r 11294
#define PBCASCFG_CHID_43r 11295
#define PBCASCFG_CHID_44r 11296
#define PBCASCFG_CHID_45r 11297
#define PBCASCFG_CHID_46r 11298
#define PBCASCFG_CHID_47r 11299
#define PBCASCFG_CHID_48r 11300
#define PBCASCFG_CHID_49r 11301
#define PBCASCFG_CHID_50r 11302
#define PBCASCFG_CHID_51r 11303
#define PBCASCFG_CHID_52r 11304
#define PBCASCFG_CHID_53r 11305
#define PBCASCFG_CHID_54r 11306
#define PBCASCFG_CHID_55r 11307
#define PBCASCFG_CHID_56r 11308
#define PBCASCFG_CHID_57r 11309
#define PBCASCFG_CHID_58r 11310
#define PBCASCFG_CHID_59r 11311
#define PBCASCFG_CHID_60r 11312
#define PBCASCFG_CHID_61r 11313
#define PBCASCFG_CHID_62r 11314
#define PBCASCFG_CHID_63r 11315
#define PBCHCFG_CHID_0r 11316
#define PBCHCFG_CHID_1r 11317
#define PBCHCFG_CHID_2r 11318
#define PBCHCFG_CHID_3r 11319
#define PBCHCFG_CHID_4r 11320
#define PBCHCFG_CHID_5r 11321
#define PBCHCFG_CHID_6r 11322
#define PBCHCFG_CHID_7r 11323
#define PBCHCFG_CHID_8r 11324
#define PBCHCFG_CHID_9r 11325
#define PBCHCFG_CHID_10r 11326
#define PBCHCFG_CHID_11r 11327
#define PBCHCFG_CHID_12r 11328
#define PBCHCFG_CHID_13r 11329
#define PBCHCFG_CHID_14r 11330
#define PBCHCFG_CHID_15r 11331
#define PBCHCFG_CHID_16r 11332
#define PBCHCFG_CHID_17r 11333
#define PBCHCFG_CHID_18r 11334
#define PBCHCFG_CHID_19r 11335
#define PBCHCFG_CHID_20r 11336
#define PBCHCFG_CHID_21r 11337
#define PBCHCFG_CHID_22r 11338
#define PBCHCFG_CHID_23r 11339
#define PBCHCFG_CHID_24r 11340
#define PBCHCFG_CHID_25r 11341
#define PBCHCFG_CHID_26r 11342
#define PBCHCFG_CHID_27r 11343
#define PBCHCFG_CHID_28r 11344
#define PBCHCFG_CHID_29r 11345
#define PBCHCFG_CHID_30r 11346
#define PBCHCFG_CHID_31r 11347
#define PBCHCFG_CHID_32r 11348
#define PBCHCFG_CHID_33r 11349
#define PBCHCFG_CHID_34r 11350
#define PBCHCFG_CHID_35r 11351
#define PBCHCFG_CHID_36r 11352
#define PBCHCFG_CHID_37r 11353
#define PBCHCFG_CHID_38r 11354
#define PBCHCFG_CHID_39r 11355
#define PBCHCFG_CHID_40r 11356
#define PBCHCFG_CHID_41r 11357
#define PBCHCFG_CHID_42r 11358
#define PBCHCFG_CHID_43r 11359
#define PBCHCFG_CHID_44r 11360
#define PBCHCFG_CHID_45r 11361
#define PBCHCFG_CHID_46r 11362
#define PBCHCFG_CHID_47r 11363
#define PBCHCFG_CHID_48r 11364
#define PBCHCFG_CHID_49r 11365
#define PBCHCFG_CHID_50r 11366
#define PBCHCFG_CHID_51r 11367
#define PBCHCFG_CHID_52r 11368
#define PBCHCFG_CHID_53r 11369
#define PBCHCFG_CHID_54r 11370
#define PBCHCFG_CHID_55r 11371
#define PBCHCFG_CHID_56r 11372
#define PBCHCFG_CHID_57r 11373
#define PBCHCFG_CHID_58r 11374
#define PBCHCFG_CHID_59r 11375
#define PBCHCFG_CHID_60r 11376
#define PBCHCFG_CHID_61r 11377
#define PBCHCFG_CHID_62r 11378
#define PBCHCFG_CHID_63r 11379
#define PBI_SRC_INPUT_FC_MAPPING_TABLE_0r 11380
#define PBI_SRC_INPUT_FC_MAPPING_TABLE_1r 11381
#define PBI_SRC_INPUT_FC_MAPPING_TABLE_2r 11382
#define PBI_SRC_INPUT_MAPPING_TABLE_0r 11383
#define PBI_SRC_INPUT_MAPPING_TABLE_1r 11384
#define PBI_SRC_INPUT_MAPPING_TABLE_2r 11385
#define PBM_ZEROr 11386
#define PCBRG1_CID_0r 11387
#define PCBRG1_CID_1r 11388
#define PCBRG1_CID_2r 11389
#define PCBRG1_CID_3r 11390
#define PCBRG1_CID_4r 11391
#define PCBRG1_CID_5r 11392
#define PCBRG1_CID_6r 11393
#define PCBRG1_CID_7r 11394
#define PCBRG1_CID_8r 11395
#define PCBRG1_CID_9r 11396
#define PCBRG1_CID_10r 11397
#define PCBRG1_CID_11r 11398
#define PCBRG1_CID_12r 11399
#define PCBRG1_CID_13r 11400
#define PCBRG1_CID_14r 11401
#define PCBRG1_CID_15r 11402
#define PCBRG2_CID_0r 11403
#define PCBRG2_CID_1r 11404
#define PCBRG2_CID_2r 11405
#define PCBRG2_CID_3r 11406
#define PCBRG2_CID_4r 11407
#define PCBRG2_CID_5r 11408
#define PCBRG2_CID_6r 11409
#define PCBRG2_CID_7r 11410
#define PCBRG2_CID_8r 11411
#define PCBRG2_CID_9r 11412
#define PCBRG2_CID_10r 11413
#define PCBRG2_CID_11r 11414
#define PCBRG2_CID_12r 11415
#define PCBRG2_CID_13r 11416
#define PCBRG2_CID_14r 11417
#define PCBRG2_CID_15r 11418
#define PCIE_RST_CONTROLr 11419
#define PDTPMC_TCID_0r 11420
#define PDTPMC_TCID_1r 11421
#define PDTPMC_TCID_2r 11422
#define PDTPMC_TCID_3r 11423
#define PDTPMC_TCID_4r 11424
#define PDTPMC_TCID_5r 11425
#define PDTPMC_TCID_6r 11426
#define PDTPMC_TCID_7r 11427
#define PDTPMC_TCID_8r 11428
#define PDTPMC_TCID_9r 11429
#define PDTPMC_TCID_10r 11430
#define PDTPMC_TCID_11r 11431
#define PDTPMC_TCID_12r 11432
#define PDTPMC_TCID_13r 11433
#define PDTPMC_TCID_14r 11434
#define PDTPMC_TCID_15r 11435
#define PERR_PTR_CTRr 11436
#define PERR_PTR_EXPr 11437
#define PERR_STATr 11438
#define PER_PORT_AGE_CONTROLr 11439
#define PER_PORT_REPL_CONTROLr 11440
#define PE_PARITY_ERRORSr 11441
#define PE_SOP_EOP_ERRORSr 11442
#define PE_UNCORRECTABLE_ECC_ERRORSr 11443
#define PFAPCONFIGr 11444
#define PFAPDEBUGSCR0r 11445
#define PFAPDEBUGSCR1r 11446
#define PFAPDEBUGSCR2r 11447
#define PFAPFULLTHRESHOLDr 11448
#define PFAPMEMDEBUGr 11449
#define PFAPPARITYERRORPTRr 11450
#define PFAPREADPOINTERr 11451
#define PFC_COS0_XOFF_CNTr 11452
#define PFC_COS10_XOFF_CNTr 11453
#define PFC_COS11_XOFF_CNTr 11454
#define PFC_COS12_XOFF_CNTr 11455
#define PFC_COS13_XOFF_CNTr 11456
#define PFC_COS14_XOFF_CNTr 11457
#define PFC_COS15_XOFF_CNTr 11458
#define PFC_COS1_XOFF_CNTr 11459
#define PFC_COS2_XOFF_CNTr 11460
#define PFC_COS3_XOFF_CNTr 11461
#define PFC_COS4_XOFF_CNTr 11462
#define PFC_COS5_XOFF_CNTr 11463
#define PFC_COS6_XOFF_CNTr 11464
#define PFC_COS7_XOFF_CNTr 11465
#define PFC_COS8_XOFF_CNTr 11466
#define PFC_COS9_XOFF_CNTr 11467
#define PFC_XOFF_TIMERr 11468
#define PG0_HDRM_LIMIT_OFFSETr 11469
#define PG1_HDRM_LIMIT_OFFSETr 11470
#define PG2_HDRM_LIMIT_OFFSETr 11471
#define PG3_HDRM_LIMIT_OFFSETr 11472
#define PG4_HDRM_LIMIT_OFFSETr 11473
#define PG4_INTR_ENABLEr 11474
#define PG4_INTR_STATUSr 11475
#define PG5_HDRM_LIMIT_OFFSETr 11476
#define PG5_INTR_ENABLEr 11477
#define PG5_INTR_STATUSr 11478
#define PG6_HDRM_LIMIT_OFFSETr 11479
#define PG7_HDRM_LIMIT_OFFSETr 11480
#define PG_COUNTr 11481
#define PG_COUNT_CELLr 11482
#define PG_COUNT_PACKETr 11483
#define PG_GBL_HDRM_COUNTr 11484
#define PG_HDRM_COUNTr 11485
#define PG_HDRM_COUNT_CELLr 11486
#define PG_HDRM_COUNT_PACKETr 11487
#define PG_HDRM_LIMITr 11488
#define PG_HDRM_LIMIT_CELLr 11489
#define PG_HDRM_LIMIT_PACKETr 11490
#define PG_MINr 11491
#define PG_MIN_CELLr 11492
#define PG_MIN_COUNTr 11493
#define PG_MIN_COUNT_CELLr 11494
#define PG_MIN_COUNT_PACKETr 11495
#define PG_MIN_PACKETr 11496
#define PG_PORT_MIN_COUNTr 11497
#define PG_PORT_MIN_COUNT_CELLr 11498
#define PG_PORT_MIN_COUNT_PACKETr 11499
#define PG_RDE_COUNT_PACKETr 11500
#define PG_RDE_MIN_COUNT_PACKETr 11501
#define PG_RDE_MIN_PACKETr 11502
#define PG_RDE_RESET_OFFSET_PACKETr 11503
#define PG_RDE_RESET_VALUE_PACKETr 11504
#define PG_RDE_SHARED_COUNT_PACKETr 11505
#define PG_RDE_THRESH_SEL2r 11506
#define PG_RESET_FLOORr 11507
#define PG_RESET_FLOOR_CELLr 11508
#define PG_RESET_OFFSETr 11509
#define PG_RESET_OFFSET_CELLr 11510
#define PG_RESET_OFFSET_PACKETr 11511
#define PG_RESET_SELr 11512
#define PG_RESET_VALUEr 11513
#define PG_RESET_VALUE_CELLr 11514
#define PG_RESET_VALUE_PACKETr 11515
#define PG_SHARED_COUNTr 11516
#define PG_SHARED_COUNT_CELLr 11517
#define PG_SHARED_COUNT_PACKETr 11518
#define PG_SHARED_LIMIT_CELLr 11519
#define PG_THRESH_SELr 11520
#define PG_THRESH_SEL2r 11521
#define PG_WL_COUNT_CELLr 11522
#define PG_WL_COUNT_PACKETr 11523
#define PG_WL_MIN_CELLr 11524
#define PG_WL_MIN_COUNT_CELLr 11525
#define PG_WL_MIN_COUNT_PACKETr 11526
#define PG_WL_MIN_PACKETr 11527
#define PG_WL_RESET_FLOOR_CELLr 11528
#define PG_WL_RESET_OFFSET_CELLr 11529
#define PG_WL_RESET_OFFSET_PACKETr 11530
#define PG_WL_RESET_VALUE_CELLr 11531
#define PG_WL_RESET_VALUE_PACKETr 11532
#define PG_WL_SHARED_COUNT_CELLr 11533
#define PG_WL_SHARED_COUNT_PACKETr 11534
#define PG_WL_THRESH_SEL2r 11535
#define PHB2_COS_MAP_PARITY_CONTROLr 11536
#define PHB2_COS_MAP_PARITY_STATUS_INTRr 11537
#define PHB2_COS_MAP_PARITY_STATUS_NACKr 11538
#define PIFCSRr 11539
#define PKTAGETIMERr 11540
#define PKTAGINGLIMITr 11541
#define PKTAGINGLIMIT0r 11542
#define PKTAGINGLIMIT1r 11543
#define PKTAGINGTIMERr 11544
#define PKTBUF_ESM_DROPCNTr 11545
#define PKTBUF_ESM_OFFSETr 11546
#define PKTEXTAGINGLIMIT0r 11547
#define PKTEXTAGINGLIMIT1r 11548
#define PKTEXTAGINGTIMERr 11549
#define PKTHDR0_0L_POWERDOWN_S0r 11550
#define PKTHDR0_0L_POWERDOWN_S1r 11551
#define PKTHDR0_0U_POWERDOWN_S2r 11552
#define PKTHDR0_1_POWERDOWN_S0r 11553
#define PKTHDR0_1_POWERDOWN_S1r 11554
#define PKTHDR0_1_POWERDOWN_S2r 11555
#define PKTHDRMEMDEBUGr 11556
#define PKTINTAGINGLIMIT0r 11557
#define PKTINTAGINGLIMIT1r 11558
#define PKTINTAGINGTIMERr 11559
#define PKTLENGTHMEMDEBUGr 11560
#define PKTLENGTH_POWERDOWN_S0r 11561
#define PKTLENGTH_POWERDOWN_S1r 11562
#define PKTLENGTH_POWERDOWN_S2r 11563
#define PKTLINKMEMDEBUGr 11564
#define PKTMAXBUCKETr 11565
#define PKTMAXBUCKETCONFIGr 11566
#define PKTPORTMAXBUCKETr 11567
#define PKTPORTMAXBUCKETCONFIGr 11568
#define PKTSIZEADJUSTr 11569
#define PKTSIZECORRECTIONr 11570
#define PKTS_RECEIVED_LSBr 11571
#define PKTS_RECEIVED_MSBr 11572
#define PKTS_TRANSMITTED_LSBr 11573
#define PKTS_TRANSMITTED_MSBr 11574
#define PKT_DROP_ENABLEr 11575
#define PLANE_CROSSOVERr 11576
#define POL_START_OVRDr 11577
#define POOL_DROP_STATEr 11578
#define PORTARBITER_THRESHOLDr 11579
#define PORTCONFIGr 11580
#define PORTGRPMETERINGBUCKETr 11581
#define PORTGRPMETERINGCONFIGr 11582
#define PORTGRPMETERINGCONFIG1r 11583
#define PORTGRP_WDRRCOUNTr 11584
#define PORTGRP_WDRR_CONFIGr 11585
#define PORTSPEEDMOD0_P0_23r 11586
#define PORTSPEEDMOD0_P24_28r 11587
#define PORTSPEEDMOD1_P0_23r 11588
#define PORT_BRIDGE_BMAPr 11589
#define PORT_BRIDGE_BMAP_64r 11590
#define PORT_BRIDGE_BMAP_HIr 11591
#define PORT_BRIDGE_MIRROR_BMAPr 11592
#define PORT_BRIDGE_MIRROR_BMAP_64r 11593
#define PORT_CBL_PARITY_CONTROLr 11594
#define PORT_CBL_PARITY_STATUS_INTRr 11595
#define PORT_CBL_PARITY_STATUS_NACKr 11596
#define PORT_CBL_TABLE_MODBASE_PARITY_CONTROLr 11597
#define PORT_CBL_TABLE_MODBASE_PARITY_STATUS_INTRr 11598
#define PORT_CBL_TABLE_MODBASE_PARITY_STATUS_NACKr 11599
#define PORT_CBL_TABLE_PARITY_CONTROLr 11600
#define PORT_CBL_TABLE_PARITY_STATUSr 11601
#define PORT_CBL_TABLE_PARITY_STATUS_INTRr 11602
#define PORT_CBL_TABLE_PARITY_STATUS_NACKr 11603
#define PORT_CONFIG0r 11604
#define PORT_CONFIG1r 11605
#define PORT_CONFIG2r 11606
#define PORT_CONFIG3r 11607
#define PORT_COUNTr 11608
#define PORT_COUNT_CELLr 11609
#define PORT_COUNT_PACKETr 11610
#define PORT_FC_STATUSr 11611
#define PORT_GROUP4_BOD_FIFO_ECC_ENABLEr 11612
#define PORT_GROUP4_BOD_FIFO_FULL_ERR_STATUSr 11613
#define PORT_GROUP4_CTRL_FIFO_FULL_ERR_STATUSr 11614
#define PORT_GROUP4_ISO_ENABLEr 11615
#define PORT_GROUP4_TDM_CONTROLr 11616
#define PORT_GROUP4_TDM_REG_0r 11617
#define PORT_GROUP4_TDM_REG_1r 11618
#define PORT_GROUP4_TDM_REG_2r 11619
#define PORT_GROUP4_TDM_REG_3r 11620
#define PORT_GROUP4_TDM_REG_4r 11621
#define PORT_GROUP4_TDM_REG_5r 11622
#define PORT_GROUP4_TDM_REG_6r 11623
#define PORT_GROUP4_TDM_REG_7r 11624
#define PORT_GROUP4_XLP0_BOD_FIFO_ECC_STATUS_INTRr 11625
#define PORT_GROUP4_XLP0_CTRL_FIFO_ECC_STATUS_INTRr 11626
#define PORT_GROUP4_XLP1_BOD_FIFO_ECC_STATUS_INTRr 11627
#define PORT_GROUP4_XLP1_CTRL_FIFO_ECC_STATUS_INTRr 11628
#define PORT_GROUP4_XLP2_BOD_FIFO_ECC_STATUS_INTRr 11629
#define PORT_GROUP4_XLP2_CTRL_FIFO_ECC_STATUS_INTRr 11630
#define PORT_GROUP4_XLP3_BOD_FIFO_ECC_STATUS_INTRr 11631
#define PORT_GROUP4_XLP3_CTRL_FIFO_ECC_STATUS_INTRr 11632
#define PORT_GROUP4_XLPORT_POWER_DOWN_ENABLEr 11633
#define PORT_GROUP5_BOD_FIFO_ECC_ENABLEr 11634
#define PORT_GROUP5_BOD_FIFO_FULL_ERR_STATUSr 11635
#define PORT_GROUP5_CTRL_FIFO_FULL_ERR_STATUSr 11636
#define PORT_GROUP5_ISO_ENABLEr 11637
#define PORT_GROUP5_QGPORT_ENABLEr 11638
#define PORT_GROUP5_TDM_CONTROLr 11639
#define PORT_GROUP5_TDM_REG_0r 11640
#define PORT_GROUP5_TDM_REG_1r 11641
#define PORT_GROUP5_TDM_REG_2r 11642
#define PORT_GROUP5_TDM_REG_3r 11643
#define PORT_GROUP5_TDM_REG_4r 11644
#define PORT_GROUP5_TDM_REG_5r 11645
#define PORT_GROUP5_TDM_REG_6r 11646
#define PORT_GROUP5_TDM_REG_7r 11647
#define PORT_GROUP5_XLP0_BOD_FIFO_ECC_STATUS_INTRr 11648
#define PORT_GROUP5_XLP0_CTRL_FIFO_ECC_STATUS_INTRr 11649
#define PORT_GROUP5_XLP1_BOD_FIFO_ECC_STATUS_INTRr 11650
#define PORT_GROUP5_XLP1_CTRL_FIFO_ECC_STATUS_INTRr 11651
#define PORT_GROUP5_XLP2_BOD_FIFO_ECC_STATUS_INTRr 11652
#define PORT_GROUP5_XLP2_CTRL_FIFO_ECC_STATUS_INTRr 11653
#define PORT_GROUP5_XLP3_BOD_FIFO_ECC_STATUS_INTRr 11654
#define PORT_GROUP5_XLP3_CTRL_FIFO_ECC_STATUS_INTRr 11655
#define PORT_GROUP5_XLP4_BOD_FIFO_ECC_STATUS_INTRr 11656
#define PORT_GROUP5_XLP4_CTRL_FIFO_ECC_STATUS_INTRr 11657
#define PORT_GROUP5_XLPORT_POWER_DOWN_ENABLEr 11658
#define PORT_HDRM_COUNTr 11659
#define PORT_HDRM_ENABLEr 11660
#define PORT_LAG_FAILOVER_SET_PARITY_CONTROLr 11661
#define PORT_LAG_FAILOVER_SET_PARITY_STATUS_INTRr 11662
#define PORT_LAG_FAILOVER_SET_PARITY_STATUS_NACKr 11663
#define PORT_LB_WREDAVGQSIZE_CELLr 11664
#define PORT_LIMIT_STATE_0r 11665
#define PORT_LIMIT_STATE_1r 11666
#define PORT_LLFC_CFGr 11667
#define PORT_MAX_PKT_SIZEr 11668
#define PORT_MAX_SHARED_CELLr 11669
#define PORT_MINr 11670
#define PORT_MIN_CELLr 11671
#define PORT_MIN_COUNTr 11672
#define PORT_MIN_COUNT_CELLr 11673
#define PORT_MIN_COUNT_PACKETr 11674
#define PORT_MIN_PACKETr 11675
#define PORT_MIN_PG_ENABLEr 11676
#define PORT_OR_TRUNK_MAC_COUNT_PARITY_CONTROLr 11677
#define PORT_OR_TRUNK_MAC_COUNT_PARITY_STATUS_INTRr 11678
#define PORT_OR_TRUNK_MAC_COUNT_PARITY_STATUS_NACKr 11679
#define PORT_OR_TRUNK_MAC_LIMIT_PARITY_CONTROLr 11680
#define PORT_OR_TRUNK_MAC_LIMIT_PARITY_STATUS_INTRr 11681
#define PORT_OR_TRUNK_MAC_LIMIT_PARITY_STATUS_NACKr 11682
#define PORT_OVQ_PAUSE_ENABLE0r 11683
#define PORT_OVQ_PAUSE_ENABLE1r 11684
#define PORT_PAUSE_ENABLEr 11685
#define PORT_PAUSE_ENABLE0_64r 11686
#define PORT_PAUSE_ENABLE1_64r 11687
#define PORT_PAUSE_ENABLE_64r 11688
#define PORT_PG_SPIDr 11689
#define PORT_PRI_GRPr 11690
#define PORT_PRI_GRP0r 11691
#define PORT_PRI_GRP1r 11692
#define PORT_PRI_GRP2r 11693
#define PORT_PRI_XON_ENABLEr 11694
#define PORT_QM_MINr 11695
#define PORT_QM_MIN_CELLr 11696
#define PORT_QM_MIN_COUNTr 11697
#define PORT_QM_MIN_COUNT_CELLr 11698
#define PORT_QM_MIN_COUNT_PACKETr 11699
#define PORT_QM_MIN_PACKETr 11700
#define PORT_QM_SHARED_COUNTr 11701
#define PORT_QM_SHARED_COUNT_CELLr 11702
#define PORT_QM_SHARED_COUNT_PACKETr 11703
#define PORT_RESET_FLOORr 11704
#define PORT_RESET_OFFSETr 11705
#define PORT_RESET_VALUEr 11706
#define PORT_RESUME_LIMIT_CELLr 11707
#define PORT_SCHEDULING_SPEEDr 11708
#define PORT_SC_MINr 11709
#define PORT_SC_MIN_CELLr 11710
#define PORT_SC_MIN_COUNTr 11711
#define PORT_SC_MIN_COUNT_CELLr 11712
#define PORT_SC_MIN_COUNT_PACKETr 11713
#define PORT_SC_MIN_PACKETr 11714
#define PORT_SC_SHARED_COUNTr 11715
#define PORT_SC_SHARED_COUNT_CELLr 11716
#define PORT_SC_SHARED_COUNT_PACKETr 11717
#define PORT_SHARED_COUNTr 11718
#define PORT_SHARED_COUNT_CELLr 11719
#define PORT_SHARED_COUNT_PACKETr 11720
#define PORT_SHARED_LIMITr 11721
#define PORT_SHARED_LIMIT_CELLr 11722
#define PORT_SHARED_LIMIT_PACKETr 11723
#define PORT_SHARED_MAX_PG_ENABLEr 11724
#define PORT_SP_WRED_AVG_QSIZEr 11725
#define PORT_SP_WRED_CONFIGr 11726
#define PORT_TABLE_ECC_CONTROLr 11727
#define PORT_TABLE_ECC_STATUS_INTRr 11728
#define PORT_TABLE_ECC_STATUS_NACKr 11729
#define PORT_WREDAVGQSIZE_CELLr 11730
#define PORT_WREDAVGQSIZE_PACKETr 11731
#define PORT_WREDCONFIG_CELLr 11732
#define PORT_WREDCONFIG_ECCPr 11733
#define PORT_WREDCONFIG_PACKETr 11734
#define PORT_WREDPARAM_CELLr 11735
#define PORT_WREDPARAM_END_CELLr 11736
#define PORT_WREDPARAM_NONTCP_CELLr 11737
#define PORT_WREDPARAM_NONTCP_PACKETr 11738
#define PORT_WREDPARAM_PACKETr 11739
#define PORT_WREDPARAM_PRI0_END_CELLr 11740
#define PORT_WREDPARAM_PRI0_START_CELLr 11741
#define PORT_WREDPARAM_RED_CELLr 11742
#define PORT_WREDPARAM_RED_END_CELLr 11743
#define PORT_WREDPARAM_RED_PACKETr 11744
#define PORT_WREDPARAM_RED_START_CELLr 11745
#define PORT_WREDPARAM_START_CELLr 11746
#define PORT_WREDPARAM_YELLOW_CELLr 11747
#define PORT_WREDPARAM_YELLOW_END_CELLr 11748
#define PORT_WREDPARAM_YELLOW_PACKETr 11749
#define PORT_WREDPARAM_YELLOW_START_CELLr 11750
#define PORT_WRED_THD_0_ECCPr 11751
#define PORT_WRED_THD_1_ECCPr 11752
#define PPFC_ENr 11753
#define PPFC_TX_PKT_XOFF_TIMER_0_1_VALr 11754
#define PPFC_TX_PKT_XOFF_TIMER_2_3_VALr 11755
#define PPFC_TX_PKT_XOFF_TIMER_4_5_VALr 11756
#define PPFC_TX_PKT_XOFF_TIMER_6_7_VALr 11757
#define PPPEMPTYr 11758
#define PPPEMPTYSTATUSr 11759
#define PPPEMPTYSTATUS_HIr 11760
#define PPP_CTRLr 11761
#define PPP_REFRESH_CTRLr 11762
#define PP_C0_PORT_A_ADDRr 11763
#define PP_C0_PORT_A_CMDr 11764
#define PP_C0_PORT_A_DATA_0r 11765
#define PP_C0_PORT_A_DATA_1r 11766
#define PP_C0_PORT_A_DATA_2r 11767
#define PP_C0_PORT_A_DATA_3r 11768
#define PP_C0_PORT_B_ADDRr 11769
#define PP_C0_PORT_B_CMDr 11770
#define PP_C0_PORT_B_DATA_0r 11771
#define PP_C0_PORT_B_DATA_1r 11772
#define PP_C0_PORT_B_DATA_2r 11773
#define PP_C0_PORT_B_DATA_3r 11774
#define PP_C1_PORT_A_ADDRr 11775
#define PP_C1_PORT_A_CMDr 11776
#define PP_C1_PORT_A_DATA_0r 11777
#define PP_C1_PORT_A_DATA_1r 11778
#define PP_C1_PORT_A_DATA_2r 11779
#define PP_C1_PORT_A_DATA_3r 11780
#define PP_C1_PORT_B_ADDRr 11781
#define PP_C1_PORT_B_CMDr 11782
#define PP_C1_PORT_B_DATA_0r 11783
#define PP_C1_PORT_B_DATA_1r 11784
#define PP_C1_PORT_B_DATA_2r 11785
#define PP_C1_PORT_B_DATA_3r 11786
#define PP_C2_PORT_A_ADDRr 11787
#define PP_C2_PORT_A_CMDr 11788
#define PP_C2_PORT_A_DATA_0r 11789
#define PP_C2_PORT_A_DATA_1r 11790
#define PP_C2_PORT_A_DATA_2r 11791
#define PP_C2_PORT_A_DATA_3r 11792
#define PP_C2_PORT_B_ADDRr 11793
#define PP_C2_PORT_B_CMDr 11794
#define PP_C2_PORT_B_DATA_0r 11795
#define PP_C2_PORT_B_DATA_1r 11796
#define PP_C2_PORT_B_DATA_2r 11797
#define PP_C2_PORT_B_DATA_3r 11798
#define PP_C3_PORT_A_ADDRr 11799
#define PP_C3_PORT_A_CMDr 11800
#define PP_C3_PORT_A_DATA_0r 11801
#define PP_C3_PORT_A_DATA_1r 11802
#define PP_C3_PORT_A_DATA_2r 11803
#define PP_C3_PORT_A_DATA_3r 11804
#define PP_C3_PORT_B_ADDRr 11805
#define PP_C3_PORT_B_CMDr 11806
#define PP_C3_PORT_B_DATA_0r 11807
#define PP_C3_PORT_B_DATA_1r 11808
#define PP_C3_PORT_B_DATA_2r 11809
#define PP_C3_PORT_B_DATA_3r 11810
#define PP_MODULE_CONTROLr 11811
#define PP_PROGRAM_GOr 11812
#define PQEFIFOEMPTY0_64r 11813
#define PQEFIFOEMPTY1_64r 11814
#define PQEFIFOEMPTY_64r 11815
#define PQEFIFOOVERFLOW0_64r 11816
#define PQEFIFOOVERFLOW1_64r 11817
#define PQEFIFOOVERFLOW_64r 11818
#define PQEFIFOPTREQUAL0_64r 11819
#define PQEFIFOPTREQUAL1_64r 11820
#define PQEFIFOPTREQUAL_64r 11821
#define PQEMEMCFGr 11822
#define PQEMEMDEBUGr 11823
#define PQEPARITYERRORADRr 11824
#define PQ_C0_PORT_A_CMDr 11825
#define PQ_C0_PORT_A_DATA_0r 11826
#define PQ_C0_PORT_A_DATA_1r 11827
#define PQ_C0_PORT_A_DATA_2r 11828
#define PQ_C0_PORT_A_DATA_3r 11829
#define PQ_C0_PORT_A_RADDRr 11830
#define PQ_C0_PORT_A_WADDRr 11831
#define PQ_C0_PORT_B_CMDr 11832
#define PQ_C0_PORT_B_DATA_0r 11833
#define PQ_C0_PORT_B_DATA_1r 11834
#define PQ_C0_PORT_B_DATA_2r 11835
#define PQ_C0_PORT_B_DATA_3r 11836
#define PQ_C0_PORT_B_RADDRr 11837
#define PQ_C0_PORT_B_WADDRr 11838
#define PQ_C1_PORT_A_CMDr 11839
#define PQ_C1_PORT_A_DATA_0r 11840
#define PQ_C1_PORT_A_DATA_1r 11841
#define PQ_C1_PORT_A_DATA_2r 11842
#define PQ_C1_PORT_A_DATA_3r 11843
#define PQ_C1_PORT_A_RADDRr 11844
#define PQ_C1_PORT_A_WADDRr 11845
#define PQ_C1_PORT_B_CMDr 11846
#define PQ_C1_PORT_B_DATA_0r 11847
#define PQ_C1_PORT_B_DATA_1r 11848
#define PQ_C1_PORT_B_DATA_2r 11849
#define PQ_C1_PORT_B_DATA_3r 11850
#define PQ_C1_PORT_B_RADDRr 11851
#define PQ_C1_PORT_B_WADDRr 11852
#define PQ_C2_PORT_A_CMDr 11853
#define PQ_C2_PORT_A_DATA_0r 11854
#define PQ_C2_PORT_A_DATA_1r 11855
#define PQ_C2_PORT_A_DATA_2r 11856
#define PQ_C2_PORT_A_DATA_3r 11857
#define PQ_C2_PORT_A_RADDRr 11858
#define PQ_C2_PORT_A_WADDRr 11859
#define PQ_C2_PORT_B_CMDr 11860
#define PQ_C2_PORT_B_DATA_0r 11861
#define PQ_C2_PORT_B_DATA_1r 11862
#define PQ_C2_PORT_B_DATA_2r 11863
#define PQ_C2_PORT_B_DATA_3r 11864
#define PQ_C2_PORT_B_RADDRr 11865
#define PQ_C2_PORT_B_WADDRr 11866
#define PQ_C3_PORT_A_CMDr 11867
#define PQ_C3_PORT_A_DATA_0r 11868
#define PQ_C3_PORT_A_DATA_1r 11869
#define PQ_C3_PORT_A_DATA_2r 11870
#define PQ_C3_PORT_A_DATA_3r 11871
#define PQ_C3_PORT_A_RADDRr 11872
#define PQ_C3_PORT_A_WADDRr 11873
#define PQ_C3_PORT_B_CMDr 11874
#define PQ_C3_PORT_B_DATA_0r 11875
#define PQ_C3_PORT_B_DATA_1r 11876
#define PQ_C3_PORT_B_DATA_2r 11877
#define PQ_C3_PORT_B_DATA_3r 11878
#define PQ_C3_PORT_B_RADDRr 11879
#define PQ_C3_PORT_B_WADDRr 11880
#define PQ_MODULE_CONTROLr 11881
#define PQ_PROGRAM_GOr 11882
#define PRBPATr 11883
#define PRCNTSELr 11884
#define PRI2COSr 11885
#define PRI2COS_2r 11886
#define PRILUT_ADDR_DEBUGr 11887
#define PRIO2COSr 11888
#define PRIO2COS_0_PRI0r 11889
#define PRIO2COS_0_PRI1r 11890
#define PRIO2COS_0_PRI2r 11891
#define PRIO2COS_0_PRI3r 11892
#define PRIO2COS_0_PRI4r 11893
#define PRIO2COS_0_PRI5r 11894
#define PRIO2COS_0_PRI6r 11895
#define PRIO2COS_0_PRI7r 11896
#define PRIO2COS_0_PRI8r 11897
#define PRIO2COS_0_PRI9r 11898
#define PRIO2COS_0_PRI10r 11899
#define PRIO2COS_0_PRI11r 11900
#define PRIO2COS_0_PRI12r 11901
#define PRIO2COS_0_PRI13r 11902
#define PRIO2COS_0_PRI14r 11903
#define PRIO2COS_0_PRI15r 11904
#define PRIO2COS_1_PRI0r 11905
#define PRIO2COS_1_PRI1r 11906
#define PRIO2COS_1_PRI2r 11907
#define PRIO2COS_1_PRI3r 11908
#define PRIO2COS_1_PRI4r 11909
#define PRIO2COS_1_PRI5r 11910
#define PRIO2COS_1_PRI6r 11911
#define PRIO2COS_1_PRI7r 11912
#define PRIO2COS_1_PRI8r 11913
#define PRIO2COS_1_PRI9r 11914
#define PRIO2COS_1_PRI10r 11915
#define PRIO2COS_1_PRI11r 11916
#define PRIO2COS_1_PRI12r 11917
#define PRIO2COS_1_PRI13r 11918
#define PRIO2COS_1_PRI14r 11919
#define PRIO2COS_1_PRI15r 11920
#define PRIO2COS_CBFCr 11921
#define PRIO2COS_LLFCr 11922
#define PRIO2COS_LLFC0r 11923
#define PRIO2COS_LLFC1r 11924
#define PRIO2COS_LLFC2r 11925
#define PRIO2COS_LLFC3r 11926
#define PRIO2EXTQ_LLFCr 11927
#define PRIO2EXTQ_LLFC0r 11928
#define PRIO2EXTQ_LLFC1r 11929
#define PRIORITY_CONTROLr 11930
#define PRIORITY_MAPPING_SELECTr 11931
#define PROTOCOLERRORSr 11932
#define PROTOCOL_PKT_CONTROLr 11933
#define PROT_DEBUGr 11934
#define PRPLCr 11935
#define PRTABLE_DEFAULTr 11936
#define PRTABLE_ENTRYr 11937
#define PSINTEQr 11938
#define PSINTQSTr 11939
#define PSLPMC_TCID_0r 11940
#define PSLPMC_TCID_1r 11941
#define PSLPMC_TCID_2r 11942
#define PSLPMC_TCID_3r 11943
#define PSLPMC_TCID_4r 11944
#define PSLPMC_TCID_5r 11945
#define PSLPMC_TCID_6r 11946
#define PSLPMC_TCID_7r 11947
#define PSLPMC_TCID_8r 11948
#define PSLPMC_TCID_9r 11949
#define PSLPMC_TCID_10r 11950
#define PSLPMC_TCID_11r 11951
#define PSLPMC_TCID_12r 11952
#define PSLPMC_TCID_13r 11953
#define PSLPMC_TCID_14r 11954
#define PSLPMC_TCID_15r 11955
#define PSLTH_TCID_0r 11956
#define PSLTH_TCID_1r 11957
#define PSLTH_TCID_2r 11958
#define PSLTH_TCID_3r 11959
#define PSLTH_TCID_4r 11960
#define PSLTH_TCID_5r 11961
#define PSLTH_TCID_6r 11962
#define PSLTH_TCID_7r 11963
#define PSLTH_TCID_8r 11964
#define PSLTH_TCID_9r 11965
#define PSLTH_TCID_10r 11966
#define PSLTH_TCID_11r 11967
#define PSLTH_TCID_12r 11968
#define PSLTH_TCID_13r 11969
#define PSLTH_TCID_14r 11970
#define PSLTH_TCID_15r 11971
#define PSYSTAT_CHID_0r 11972
#define PSYSTAT_CHID_1r 11973
#define PSYSTAT_CHID_2r 11974
#define PSYSTAT_CHID_3r 11975
#define PSYSTAT_CHID_4r 11976
#define PSYSTAT_CHID_5r 11977
#define PSYSTAT_CHID_6r 11978
#define PSYSTAT_CHID_7r 11979
#define PSYSTAT_CHID_8r 11980
#define PSYSTAT_CHID_9r 11981
#define PSYSTAT_CHID_10r 11982
#define PSYSTAT_CHID_11r 11983
#define PSYSTAT_CHID_12r 11984
#define PSYSTAT_CHID_13r 11985
#define PSYSTAT_CHID_14r 11986
#define PSYSTAT_CHID_15r 11987
#define PSYSTAT_CHID_16r 11988
#define PSYSTAT_CHID_17r 11989
#define PSYSTAT_CHID_18r 11990
#define PSYSTAT_CHID_19r 11991
#define PSYSTAT_CHID_20r 11992
#define PSYSTAT_CHID_21r 11993
#define PSYSTAT_CHID_22r 11994
#define PSYSTAT_CHID_23r 11995
#define PSYSTAT_CHID_24r 11996
#define PSYSTAT_CHID_25r 11997
#define PSYSTAT_CHID_26r 11998
#define PSYSTAT_CHID_27r 11999
#define PSYSTAT_CHID_28r 12000
#define PSYSTAT_CHID_29r 12001
#define PSYSTAT_CHID_30r 12002
#define PSYSTAT_CHID_31r 12003
#define PSYSTAT_CHID_32r 12004
#define PSYSTAT_CHID_33r 12005
#define PSYSTAT_CHID_34r 12006
#define PSYSTAT_CHID_35r 12007
#define PSYSTAT_CHID_36r 12008
#define PSYSTAT_CHID_37r 12009
#define PSYSTAT_CHID_38r 12010
#define PSYSTAT_CHID_39r 12011
#define PSYSTAT_CHID_40r 12012
#define PSYSTAT_CHID_41r 12013
#define PSYSTAT_CHID_42r 12014
#define PSYSTAT_CHID_43r 12015
#define PSYSTAT_CHID_44r 12016
#define PSYSTAT_CHID_45r 12017
#define PSYSTAT_CHID_46r 12018
#define PSYSTAT_CHID_47r 12019
#define PSYSTAT_CHID_48r 12020
#define PSYSTAT_CHID_49r 12021
#define PSYSTAT_CHID_50r 12022
#define PSYSTAT_CHID_51r 12023
#define PSYSTAT_CHID_52r 12024
#define PSYSTAT_CHID_53r 12025
#define PSYSTAT_CHID_54r 12026
#define PSYSTAT_CHID_55r 12027
#define PSYSTAT_CHID_56r 12028
#define PSYSTAT_CHID_57r 12029
#define PSYSTAT_CHID_58r 12030
#define PSYSTAT_CHID_59r 12031
#define PSYSTAT_CHID_60r 12032
#define PSYSTAT_CHID_61r 12033
#define PSYSTAT_CHID_62r 12034
#define PSYSTAT_CHID_63r 12035
#define PTRCTRLCONFIGr 12036
#define PTR_FIFO_PARITY_CG0_CH0r 12037
#define PTR_FIFO_PARITY_CG0_CH1r 12038
#define PTR_FIFO_PARITY_CG1_CH0r 12039
#define PTR_FIFO_PARITY_CG1_CH1r 12040
#define PTR_FIFO_PARITY_CH0r 12041
#define PTR_FIFO_PARITY_CH1r 12042
#define PT_DEBUGr 12043
#define PUP_CTXT_HIT_ALLOWr 12044
#define PUP_DELAY_CALENDARr 12045
#define PUP_HI_PRI_EVENT_MSKr 12046
#define PUP_HI_PRI_QTYPE_MSKr 12047
#define PUP_MP_PRIORITYr 12048
#define PUP_NMP_PRIORITYr 12049
#define PUP_PRI_UPDATES_PER_TSr 12050
#define PURGE_PKT_CNTr 12051
#define PWIBLPC_CHID_0r 12052
#define PWIBLPC_CHID_1r 12053
#define PWIBLPC_CHID_2r 12054
#define PWIBLPC_CHID_3r 12055
#define PWIBLPC_CHID_4r 12056
#define PWIBLPC_CHID_5r 12057
#define PWIBLPC_CHID_6r 12058
#define PWIBLPC_CHID_7r 12059
#define PWIBLPC_CHID_8r 12060
#define PWIBLPC_CHID_9r 12061
#define PWIBLPC_CHID_10r 12062
#define PWIBLPC_CHID_11r 12063
#define PWIBLPC_CHID_12r 12064
#define PWIBLPC_CHID_13r 12065
#define PWIBLPC_CHID_14r 12066
#define PWIBLPC_CHID_15r 12067
#define PWIBLPC_CHID_16r 12068
#define PWIBLPC_CHID_17r 12069
#define PWIBLPC_CHID_18r 12070
#define PWIBLPC_CHID_19r 12071
#define PWIBLPC_CHID_20r 12072
#define PWIBLPC_CHID_21r 12073
#define PWIBLPC_CHID_22r 12074
#define PWIBLPC_CHID_23r 12075
#define PWIBLPC_CHID_24r 12076
#define PWIBLPC_CHID_25r 12077
#define PWIBLPC_CHID_26r 12078
#define PWIBLPC_CHID_27r 12079
#define PWIBLPC_CHID_28r 12080
#define PWIBLPC_CHID_29r 12081
#define PWIBLPC_CHID_30r 12082
#define PWIBLPC_CHID_31r 12083
#define PWIBLPC_CHID_32r 12084
#define PWIBLPC_CHID_33r 12085
#define PWIBLPC_CHID_34r 12086
#define PWIBLPC_CHID_35r 12087
#define PWIBLPC_CHID_36r 12088
#define PWIBLPC_CHID_37r 12089
#define PWIBLPC_CHID_38r 12090
#define PWIBLPC_CHID_39r 12091
#define PWIBLPC_CHID_40r 12092
#define PWIBLPC_CHID_41r 12093
#define PWIBLPC_CHID_42r 12094
#define PWIBLPC_CHID_43r 12095
#define PWIBLPC_CHID_44r 12096
#define PWIBLPC_CHID_45r 12097
#define PWIBLPC_CHID_46r 12098
#define PWIBLPC_CHID_47r 12099
#define PWIBLPC_CHID_48r 12100
#define PWIBLPC_CHID_49r 12101
#define PWIBLPC_CHID_50r 12102
#define PWIBLPC_CHID_51r 12103
#define PWIBLPC_CHID_52r 12104
#define PWIBLPC_CHID_53r 12105
#define PWIBLPC_CHID_54r 12106
#define PWIBLPC_CHID_55r 12107
#define PWIBLPC_CHID_56r 12108
#define PWIBLPC_CHID_57r 12109
#define PWIBLPC_CHID_58r 12110
#define PWIBLPC_CHID_59r 12111
#define PWIBLPC_CHID_60r 12112
#define PWIBLPC_CHID_61r 12113
#define PWIBLPC_CHID_62r 12114
#define PWIBLPC_CHID_63r 12115
#define PWIRPC_CHID_0r 12116
#define PWIRPC_CHID_1r 12117
#define PWIRPC_CHID_2r 12118
#define PWIRPC_CHID_3r 12119
#define PWIRPC_CHID_4r 12120
#define PWIRPC_CHID_5r 12121
#define PWIRPC_CHID_6r 12122
#define PWIRPC_CHID_7r 12123
#define PWIRPC_CHID_8r 12124
#define PWIRPC_CHID_9r 12125
#define PWIRPC_CHID_10r 12126
#define PWIRPC_CHID_11r 12127
#define PWIRPC_CHID_12r 12128
#define PWIRPC_CHID_13r 12129
#define PWIRPC_CHID_14r 12130
#define PWIRPC_CHID_15r 12131
#define PWIRPC_CHID_16r 12132
#define PWIRPC_CHID_17r 12133
#define PWIRPC_CHID_18r 12134
#define PWIRPC_CHID_19r 12135
#define PWIRPC_CHID_20r 12136
#define PWIRPC_CHID_21r 12137
#define PWIRPC_CHID_22r 12138
#define PWIRPC_CHID_23r 12139
#define PWIRPC_CHID_24r 12140
#define PWIRPC_CHID_25r 12141
#define PWIRPC_CHID_26r 12142
#define PWIRPC_CHID_27r 12143
#define PWIRPC_CHID_28r 12144
#define PWIRPC_CHID_29r 12145
#define PWIRPC_CHID_30r 12146
#define PWIRPC_CHID_31r 12147
#define PWIRPC_CHID_32r 12148
#define PWIRPC_CHID_33r 12149
#define PWIRPC_CHID_34r 12150
#define PWIRPC_CHID_35r 12151
#define PWIRPC_CHID_36r 12152
#define PWIRPC_CHID_37r 12153
#define PWIRPC_CHID_38r 12154
#define PWIRPC_CHID_39r 12155
#define PWIRPC_CHID_40r 12156
#define PWIRPC_CHID_41r 12157
#define PWIRPC_CHID_42r 12158
#define PWIRPC_CHID_43r 12159
#define PWIRPC_CHID_44r 12160
#define PWIRPC_CHID_45r 12161
#define PWIRPC_CHID_46r 12162
#define PWIRPC_CHID_47r 12163
#define PWIRPC_CHID_48r 12164
#define PWIRPC_CHID_49r 12165
#define PWIRPC_CHID_50r 12166
#define PWIRPC_CHID_51r 12167
#define PWIRPC_CHID_52r 12168
#define PWIRPC_CHID_53r 12169
#define PWIRPC_CHID_54r 12170
#define PWIRPC_CHID_55r 12171
#define PWIRPC_CHID_56r 12172
#define PWIRPC_CHID_57r 12173
#define PWIRPC_CHID_58r 12174
#define PWIRPC_CHID_59r 12175
#define PWIRPC_CHID_60r 12176
#define PWIRPC_CHID_61r 12177
#define PWIRPC_CHID_62r 12178
#define PWIRPC_CHID_63r 12179
#define PWOTPC_CHID_0r 12180
#define PWOTPC_CHID_1r 12181
#define PWOTPC_CHID_2r 12182
#define PWOTPC_CHID_3r 12183
#define PWOTPC_CHID_4r 12184
#define PWOTPC_CHID_5r 12185
#define PWOTPC_CHID_6r 12186
#define PWOTPC_CHID_7r 12187
#define PWOTPC_CHID_8r 12188
#define PWOTPC_CHID_9r 12189
#define PWOTPC_CHID_10r 12190
#define PWOTPC_CHID_11r 12191
#define PWOTPC_CHID_12r 12192
#define PWOTPC_CHID_13r 12193
#define PWOTPC_CHID_14r 12194
#define PWOTPC_CHID_15r 12195
#define PWOTPC_CHID_16r 12196
#define PWOTPC_CHID_17r 12197
#define PWOTPC_CHID_18r 12198
#define PWOTPC_CHID_19r 12199
#define PWOTPC_CHID_20r 12200
#define PWOTPC_CHID_21r 12201
#define PWOTPC_CHID_22r 12202
#define PWOTPC_CHID_23r 12203
#define PWOTPC_CHID_24r 12204
#define PWOTPC_CHID_25r 12205
#define PWOTPC_CHID_26r 12206
#define PWOTPC_CHID_27r 12207
#define PWOTPC_CHID_28r 12208
#define PWOTPC_CHID_29r 12209
#define PWOTPC_CHID_30r 12210
#define PWOTPC_CHID_31r 12211
#define PWOTPC_CHID_32r 12212
#define PWOTPC_CHID_33r 12213
#define PWOTPC_CHID_34r 12214
#define PWOTPC_CHID_35r 12215
#define PWOTPC_CHID_36r 12216
#define PWOTPC_CHID_37r 12217
#define PWOTPC_CHID_38r 12218
#define PWOTPC_CHID_39r 12219
#define PWOTPC_CHID_40r 12220
#define PWOTPC_CHID_41r 12221
#define PWOTPC_CHID_42r 12222
#define PWOTPC_CHID_43r 12223
#define PWOTPC_CHID_44r 12224
#define PWOTPC_CHID_45r 12225
#define PWOTPC_CHID_46r 12226
#define PWOTPC_CHID_47r 12227
#define PWOTPC_CHID_48r 12228
#define PWOTPC_CHID_49r 12229
#define PWOTPC_CHID_50r 12230
#define PWOTPC_CHID_51r 12231
#define PWOTPC_CHID_52r 12232
#define PWOTPC_CHID_53r 12233
#define PWOTPC_CHID_54r 12234
#define PWOTPC_CHID_55r 12235
#define PWOTPC_CHID_56r 12236
#define PWOTPC_CHID_57r 12237
#define PWOTPC_CHID_58r 12238
#define PWOTPC_CHID_59r 12239
#define PWOTPC_CHID_60r 12240
#define PWOTPC_CHID_61r 12241
#define PWOTPC_CHID_62r 12242
#define PWOTPC_CHID_63r 12243
#define PWR_WATCH_DOG_CONTROL_MBXr 12244
#define PWR_WATCH_DOG_CONTROL_MBYr 12245
#define PWR_WATCH_DOG_STATUS_MBXr 12246
#define PWR_WATCH_DOG_STATUS_MBYr 12247
#define QBLOCK_NEXT_MEMDEBUGr 12248
#define QBLOCK_NEXT_MEM_ECC_STATUS_0r 12249
#define QBLOCK_NEXT_MEM_ECC_STATUS_1r 12250
#define QBLOCK_NEXT_MEM_ECC_STATUS_2r 12251
#define QBLOCK_NEXT_MEM_ECC_STATUS_3r 12252
#define QBLOCK_NEXT_MEM_ECC_STATUS_4r 12253
#define QBLOCK_NEXT_MEM_ECC_STATUS_5r 12254
#define QBLOCK_NEXT_MEM_ECC_STATUS_6r 12255
#define QBLOCK_NEXT_MEM_ECC_STATUS_7r 12256
#define QDR36_CONFIG_REG1_ISr 12257
#define QDR36_CONFIG_REG2_ISr 12258
#define QDR36_CONFIG_REG3_ISr 12259
#define QDR36_STATUS_REG1_ISr 12260
#define QDR36_STATUS_REG2_ISr 12261
#define QENTRY_LOWER_MEMDEBUG_0r 12262
#define QENTRY_LOWER_MEMDEBUG_1r 12263
#define QENTRY_LOWER_MEM_ECC_STATUS_0r 12264
#define QENTRY_LOWER_MEM_ECC_STATUS_1r 12265
#define QENTRY_LOWER_MEM_ECC_STATUS_2r 12266
#define QENTRY_LOWER_MEM_ECC_STATUS_3r 12267
#define QENTRY_LOWER_MEM_ECC_STATUS_4r 12268
#define QENTRY_LOWER_MEM_ECC_STATUS_5r 12269
#define QENTRY_LOWER_MEM_ECC_STATUS_6r 12270
#define QENTRY_LOWER_MEM_ECC_STATUS_7r 12271
#define QENTRY_UPPER_MEMDEBUG_0r 12272
#define QENTRY_UPPER_MEMDEBUG_1r 12273
#define QENTRY_UPPER_MEM_ECC_STATUS_0r 12274
#define QENTRY_UPPER_MEM_ECC_STATUS_1r 12275
#define QENTRY_UPPER_MEM_ECC_STATUS_2r 12276
#define QENTRY_UPPER_MEM_ECC_STATUS_3r 12277
#define QENTRY_UPPER_MEM_ECC_STATUS_4r 12278
#define QENTRY_UPPER_MEM_ECC_STATUS_5r 12279
#define QENTRY_UPPER_MEM_ECC_STATUS_6r 12280
#define QENTRY_UPPER_MEM_ECC_STATUS_7r 12281
#define QE_INTEROP_CONFIGr 12282
#define QE_TYPE_CHANNEL_MASK_A0_HIr 12283
#define QE_TYPE_CHANNEL_MASK_A0_LOr 12284
#define QE_TYPE_CHANNEL_MASK_A1_HIr 12285
#define QE_TYPE_CHANNEL_MASK_A1_LOr 12286
#define QE_TYPE_CHANNEL_MASK_A2_HIr 12287
#define QE_TYPE_CHANNEL_MASK_A2_LOr 12288
#define QE_TYPE_CHANNEL_MASK_A3_HIr 12289
#define QE_TYPE_CHANNEL_MASK_A3_LOr 12290
#define QE_TYPE_CHANNEL_MASK_B0_HIr 12291
#define QE_TYPE_CHANNEL_MASK_B0_LOr 12292
#define QE_TYPE_CHANNEL_MASK_B1_HIr 12293
#define QE_TYPE_CHANNEL_MASK_B1_LOr 12294
#define QE_TYPE_CHANNEL_MASK_B2_HIr 12295
#define QE_TYPE_CHANNEL_MASK_B2_LOr 12296
#define QE_TYPE_CHANNEL_MASK_B3_HIr 12297
#define QE_TYPE_CHANNEL_MASK_B3_LOr 12298
#define QGPORT_CONFIGr 12299
#define QGPORT_MAC_XGXS_CTRLr 12300
#define QGPORT_MAC_XGXS_STAT_GS0r 12301
#define QGPORT_MAC_XGXS_STAT_GS1r 12302
#define QGPORT_MAC_XGXS_STAT_GS2r 12303
#define QGPORT_MAC_XGXS_STAT_GS3r 12304
#define QMA_BP_SYNCr 12305
#define QMA_CONFIG0r 12306
#define QMA_CONFIG1r 12307
#define QMA_DEBUG1r 12308
#define QMA_DEBUG2r 12309
#define QMA_ECC_DEBUG0r 12310
#define QMA_ECC_ERROR0r 12311
#define QMA_ECC_ERROR0_MASKr 12312
#define QMA_ERROR0r 12313
#define QMA_ERROR1r 12314
#define QMA_ERROR2r 12315
#define QMA_ERROR0_MASKr 12316
#define QMA_ERROR1_MASKr 12317
#define QMA_ERROR2_MASKr 12318
#define QMA_HALT_CFGr 12319
#define QMA_IFENQR_DEBUGr 12320
#define QMA_LQ_WRED_PDROP0r 12321
#define QMA_LQ_WRED_PDROP1r 12322
#define QMA_QBUFFSPROFILE_ECC_STATUSr 12323
#define QMA_QS_SB_DEBUGr 12324
#define QMA_Q_MAX_BUFFS_ECC_STATUSr 12325
#define QMA_Q_MIN_BUFFS_ECC_STATUSr 12326
#define QMA_RAM_TM0r 12327
#define QMA_RAM_TM1r 12328
#define QMA_RANDGEN_ECC_STATUSr 12329
#define QMA_RAND_DEBUGr 12330
#define QMA_RBENQR_DEBUGr 12331
#define QMA_RBENQR_FIFO_ECC_STATUSr 12332
#define QMA_RB_SB_DEBUGr 12333
#define QMA_SW_RESETr 12334
#define QMA_TAG_DEBUGr 12335
#define QMA_VOQ_WRED_PDROP0r 12336
#define QMA_VOQ_WRED_PDROP1r 12337
#define QMA_VOQ_WRED_STATE_ECC_STATUSr 12338
#define QMA_WREDCURVE_ECC_STATUSr 12339
#define QMA_WRED_AVG_QUEUE_LENGTH_ECC_STATUSr 12340
#define QMA_WRED_CONFIGr 12341
#define QMB_ALLOCBUFFSCNT_ECC_STATUSr 12342
#define QMB_ARB_DEBUGr 12343
#define QMB_BUFFER_LIST_A_ECC_STATUSr 12344
#define QMB_BUFFER_LIST_B_ECC_STATUSr 12345
#define QMB_BUFFER_LIST_C_ECC_STATUSr 12346
#define QMB_BUFFER_LIST_D_ECC_STATUSr 12347
#define QMB_CONFIG0r 12348
#define QMB_CONFIG1r 12349
#define QMB_CONFIG2r 12350
#define QMB_CONFIG3r 12351
#define QMB_DEBUG0r 12352
#define QMB_DEBUG1r 12353
#define QMB_DEBUG2r 12354
#define QMB_DEBUG_CNT0r 12355
#define QMB_DEBUG_CNT1r 12356
#define QMB_DEBUG_CNT2r 12357
#define QMB_DEBUG_CNT3r 12358
#define QMB_DEBUG_CNT4r 12359
#define QMB_DEBUG_CNT5r 12360
#define QMB_DEBUG_CNT6r 12361
#define QMB_DEBUG_CNT7r 12362
#define QMB_DEQD_SB_DEBUGr 12363
#define QMB_ECC_DEBUG0r 12364
#define QMB_ECC_ERROR0r 12365
#define QMB_ECC_ERROR1r 12366
#define QMB_ECC_ERROR0_MASKr 12367
#define QMB_ECC_ERROR1_MASKr 12368
#define QMB_ECONTEXT_ALLOCBUFFSCNT_ECC_STATUSr 12369
#define QMB_ECONTEXT_INFLIGHTBUFFCNT_ECC_STATUSr 12370
#define QMB_ECONTEXT_TAIL_LLA_ECC_STATUSr 12371
#define QMB_EMPTY_QUEUE_GRANTr 12372
#define QMB_ENQD_DEBUGr 12373
#define QMB_ENQD_FIFO_ECC_STATUSr 12374
#define QMB_ENQD_SB_DEBUGr 12375
#define QMB_ENQR_DEBUGr 12376
#define QMB_ENQR_FIFO_ECC_STATUSr 12377
#define QMB_ENQ_REQ_DEBUG4r 12378
#define QMB_ERROR0r 12379
#define QMB_ERROR1r 12380
#define QMB_ERROR2r 12381
#define QMB_ERROR3r 12382
#define QMB_ERROR0_MASKr 12383
#define QMB_ERROR1_MASKr 12384
#define QMB_ERROR2_MASKr 12385
#define QMB_ERROR3_MASKr 12386
#define QMB_ETAGS_DEBUG0r 12387
#define QMB_ETAGS_DEBUG1r 12388
#define QMB_FLUSH_PENDING_ECC_STATUSr 12389
#define QMB_FL_DEBUG0r 12390
#define QMB_FL_DEBUG1r 12391
#define QMB_FL_DEBUG2r 12392
#define QMB_FL_DEBUG3r 12393
#define QMB_FL_DEBUG4r 12394
#define QMB_HALT_CFGr 12395
#define QMB_HEAD_LLA_ECC_STATUSr 12396
#define QMB_LLA_TRANS_ECC_STATUSr 12397
#define QMB_PFC_COS0_STATUS0r 12398
#define QMB_PFC_COS0_WATERMARKr 12399
#define QMB_PFC_COS1_STATUS0r 12400
#define QMB_PFC_COS1_WATERMARKr 12401
#define QMB_PFC_COS2_STATUS0r 12402
#define QMB_PFC_COS2_WATERMARKr 12403
#define QMB_PFC_COS3_STATUS0r 12404
#define QMB_PFC_COS3_WATERMARKr 12405
#define QMB_PFC_COS4_STATUS0r 12406
#define QMB_PFC_COS4_WATERMARKr 12407
#define QMB_PFC_COS5_STATUS0r 12408
#define QMB_PFC_COS5_WATERMARKr 12409
#define QMB_PFC_COS6_STATUS0r 12410
#define QMB_PFC_COS6_WATERMARKr 12411
#define QMB_PFC_COS7_STATUS0r 12412
#define QMB_PFC_COS7_WATERMARKr 12413
#define QMB_PFC_ERRORr 12414
#define QMB_PFC_ERROR_MASKr 12415
#define QMB_PFC_LINE_CNT_ECC_STATUSr 12416
#define QMB_PFC_LOSSLESS_STATUSr 12417
#define QMB_PFC_PG_RESERVE_DROP_0r 12418
#define QMB_PFC_PG_RESERVE_DROP_1r 12419
#define QMB_PFC_PG_TAIL_DROP_0r 12420
#define QMB_PFC_PG_TAIL_DROP_1r 12421
#define QMB_PFC_SP_PG_TAIL_DROPr 12422
#define QMB_PFC_SP_PG_TAIL_DROP_ERROR0r 12423
#define QMB_PFC_SP_PG_TAIL_DROP_ERROR1r 12424
#define QMB_PFC_SP_PG_TAIL_DROP_ERROR2r 12425
#define QMB_PFC_SP_PG_TAIL_DROP_ERROR3r 12426
#define QMB_PFC_SP_PG_TAIL_DROP_ERROR0_MASKr 12427
#define QMB_PFC_SP_PG_TAIL_DROP_ERROR1_MASKr 12428
#define QMB_PFC_SP_PG_TAIL_DROP_ERROR2_MASKr 12429
#define QMB_PFC_SP_PG_TAIL_DROP_ERROR3_MASKr 12430
#define QMB_PFC_SP_PG_XSTATE0r 12431
#define QMB_PFC_SP_PG_XSTATE1r 12432
#define QMB_PFC_SP_PG_XSTATE2r 12433
#define QMB_PFC_SP_PG_XSTATE3r 12434
#define QMB_PKT_HDR_ADJUST0r 12435
#define QMB_PKT_HDR_ADJUST1r 12436
#define QMB_PKT_HDR_ADJUST2r 12437
#define QMB_PKT_HDR_ADJUST3r 12438
#define QMB_PKT_HDR_ADJUST4r 12439
#define QMB_QUEUE_CONFIG_CTRLr 12440
#define QMB_QUEUE_CONFIG_DATAr 12441
#define QMB_RAM_TM0r 12442
#define QMB_RAM_TM1r 12443
#define QMB_SELECTED_Qr 12444
#define QMB_SLQ_BYTE_CNTr 12445
#define QMB_SLQ_COUNTER_ECC_STATUSr 12446
#define QMB_SLQ_PKT_CNTr 12447
#define QMB_SLQ_PTRr 12448
#define QMB_STATSCFG_ECC_STATUSr 12449
#define QMB_STATUS0r 12450
#define QMB_STATUS1r 12451
#define QMB_SW_RESETr 12452
#define QMB_TAIL_LLA_ECC_STATUSr 12453
#define QMB_TC_FP_ECC_STATUSr 12454
#define QMB_TRACE_IF_STATUSr 12455
#define QMB_TRACE_IF_STATUS_MASKr 12456
#define QMC_AGER_CONFIG0r 12457
#define QMC_AGER_CONFIG1r 12458
#define QMC_BUFFER_AGE_ECC_STATUSr 12459
#define QMC_CONFIG0r 12460
#define QMC_DC_CONFIG0r 12461
#define QMC_DC_CONFIG1r 12462
#define QMC_ECC_DEBUGr 12463
#define QMC_ECC_ERRORr 12464
#define QMC_ECC_ERROR_MASKr 12465
#define QMC_ERROR0r 12466
#define QMC_ERROR0_MASKr 12467
#define QMC_QAVG_CONFIG0r 12468
#define QMC_RAM_TM0r 12469
#define QMC_RATE_DELTA_MAX_ECC_STATUSr 12470
#define QMC_STATUS0r 12471
#define QMC_STATUS1r 12472
#define QMC_SW_RESETr 12473
#define QMC_VOQ_ARRIVALS_ECC_STATUSr 12474
#define QMC_VOQ_CONFIG_ECC_STATUSr 12475
#define QM_CS_CONFIG0r 12476
#define QM_CS_CONFIG1r 12477
#define QM_CS_QSTATSLKUP0r 12478
#define QM_CS_QSTATSLKUP1r 12479
#define QM_HCFC_CONFIG0r 12480
#define QM_HCFC_CONFIG1r 12481
#define QM_LLFC_CONFIGr 12482
#define QM_LLFC_COS_TO_PG_MAP0r 12483
#define QM_LLFC_COS_TO_PG_MAP1r 12484
#define QM_LLFC_COS_TO_PG_MAP2r 12485
#define QM_LLFC_COS_TO_PG_MAP3r 12486
#define QM_PFC_CONFIG0r 12487
#define QM_PFC_CONFIG1r 12488
#define QM_PFC_CONFIG2r 12489
#define QM_PFC_DEBUGr 12490
#define QM_PFC_ENQ_SRC_PORT_LKUP_CFGr 12491
#define QM_PFC_ENQ_SRC_PORT_LKUP_DEBUGr 12492
#define QM_PFC_MAX_THRESHOLD_COS0r 12493
#define QM_PFC_MAX_THRESHOLD_COS1r 12494
#define QM_PFC_MAX_THRESHOLD_COS2r 12495
#define QM_PFC_MAX_THRESHOLD_COS3r 12496
#define QM_PFC_MAX_THRESHOLD_COS4r 12497
#define QM_PFC_MAX_THRESHOLD_COS5r 12498
#define QM_PFC_MAX_THRESHOLD_COS6r 12499
#define QM_PFC_MAX_THRESHOLD_COS7r 12500
#define QM_PFC_PG_BUF_XON_THRESHOLD_0r 12501
#define QM_PFC_PG_BUF_XON_THRESHOLD_1r 12502
#define QM_PFC_PG_BUF_XON_THRESHOLD_2r 12503
#define QM_PFC_PG_BUF_XON_THRESHOLD_3r 12504
#define QM_PFC_PG_BUF_XON_THRESHOLD_4r 12505
#define QM_PFC_PG_BUF_XON_THRESHOLD_5r 12506
#define QM_PFC_PG_BUF_XON_THRESHOLD_6r 12507
#define QM_PFC_PG_BUF_XON_THRESHOLD_7r 12508
#define QM_PFC_RSVD_THRESHOLD_0r 12509
#define QM_PFC_RSVD_THRESHOLD_1r 12510
#define QM_PFC_RSVD_THRESHOLD_2r 12511
#define QM_PFC_RSVD_THRESHOLD_3r 12512
#define QM_PFC_RSVD_THRESHOLD_4r 12513
#define QM_PFC_RSVD_THRESHOLD_5r 12514
#define QM_PFC_RSVD_THRESHOLD_6r 12515
#define QM_PFC_RSVD_THRESHOLD_7r 12516
#define QM_PFC_SP_PG_LINE_MAX_THRESHOLD_0r 12517
#define QM_PFC_SP_PG_LINE_MAX_THRESHOLD_1r 12518
#define QM_PFC_SP_PG_LINE_MAX_THRESHOLD_2r 12519
#define QM_PFC_SP_PG_LINE_MAX_THRESHOLD_3r 12520
#define QM_PFC_SP_PG_LINE_MAX_THRESHOLD_4r 12521
#define QM_PFC_SP_PG_LINE_MAX_THRESHOLD_5r 12522
#define QM_PFC_SP_PG_LINE_MAX_THRESHOLD_6r 12523
#define QM_PFC_SP_PG_LINE_MAX_THRESHOLD_7r 12524
#define QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_0r 12525
#define QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_1r 12526
#define QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_2r 12527
#define QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_3r 12528
#define QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_4r 12529
#define QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_5r 12530
#define QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_6r 12531
#define QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_7r 12532
#define QM_PFC_SP_PG_LINE_XON_THRESHOLD_0r 12533
#define QM_PFC_SP_PG_LINE_XON_THRESHOLD_1r 12534
#define QM_PFC_SP_PG_LINE_XON_THRESHOLD_2r 12535
#define QM_PFC_SP_PG_LINE_XON_THRESHOLD_3r 12536
#define QM_PFC_SP_PG_LINE_XON_THRESHOLD_4r 12537
#define QM_PFC_SP_PG_LINE_XON_THRESHOLD_5r 12538
#define QM_PFC_SP_PG_LINE_XON_THRESHOLD_6r 12539
#define QM_PFC_SP_PG_LINE_XON_THRESHOLD_7r 12540
#define QM_PFC_THRESHOLD_COS0r 12541
#define QM_PFC_THRESHOLD_COS1r 12542
#define QM_PFC_THRESHOLD_COS2r 12543
#define QM_PFC_THRESHOLD_COS3r 12544
#define QM_PFC_THRESHOLD_COS4r 12545
#define QM_PFC_THRESHOLD_COS5r 12546
#define QM_PFC_THRESHOLD_COS6r 12547
#define QM_PFC_THRESHOLD_COS7r 12548
#define QM_QSB_RAND_SB_DEBUGr 12549
#define QM_QSB_RATE_SB_DEBUGr 12550
#define QM_TAIL_DROP_CONFIGr 12551
#define QM_TX_DEQREQ_SB_DEBUGr 12552
#define QPORT_CNTMAXSIZEr 12553
#define QPORT_CONFIGr 12554
#define QPORT_RSV_MASKr 12555
#define QPORT_SGNDET_EARLYCRSr 12556
#define QPORT_STAT_UPDATE_MASKr 12557
#define QPORT_TPIDr 12558
#define QPP_BP_MONITOR_DEBUGr 12559
#define QSA_AGEEVENT_ECC_STATUSr 12560
#define QSA_AGEFLAGS_ECC_STATUSr 12561
#define QSA_AGEH_ECC_STATUSr 12562
#define QSA_AGEL_ECC_STATUSr 12563
#define QSA_AGETHRESH_ECC_STATUSr 12564
#define QSA_BSE_ECC_STATUSr 12565
#define QSA_BSN_ECC_STATUSr 12566
#define QSA_CALENDAR_AGER_ECC_DEBUGr 12567
#define QSA_CALENDAR_AGER_ECC_ERRORr 12568
#define QSA_CALENDAR_AGER_ECC_ERROR_MASKr 12569
#define QSA_CALENDAR_ECC_STATUSr 12570
#define QSA_E2NT_ECC_STATUSr 12571
#define QSA_ENQDEQD_SB_DEBUGr 12572
#define QSA_ERRORr 12573
#define QSA_ERROR_MASKr 12574
#define QSA_HALT_CFGr 12575
#define QSA_INITr 12576
#define QSA_MEM_DEBUG_AGEFLAGSr 12577
#define QSA_MEM_DEBUG_AGEHr 12578
#define QSA_MEM_DEBUG_AGELr 12579
#define QSA_MEM_DEBUG_ASSORTED0r 12580
#define QSA_MEM_DEBUG_ASSORTED1r 12581
#define QSA_MEM_DEBUG_ASSORTED2r 12582
#define QSA_Q2SC0_ECC_STATUSr 12583
#define QSA_Q2SC1_ECC_STATUSr 12584
#define QSA_QPARAMS_ECC_STATUSr 12585
#define QSA_QPP_ECC_DEBUGr 12586
#define QSA_QPP_ECC_ERRORr 12587
#define QSA_QPP_ECC_ERROR_MASKr 12588
#define QSA_QSTATE_ECC_STATUSr 12589
#define QSA_QTHRESH_ECC_STATUSr 12590
#define QSA_S2N_ECC_STATUSr 12591
#define QSA_SOFT_RESETr 12592
#define QSA_TRACE_IF_STATUSr 12593
#define QSA_TRACE_IF_STATUS_MASKr 12594
#define QSA_TREX2_DEBUG_ENABLEr 12595
#define QSA_TSTB_ECC_STATUSr 12596
#define QSB_BAA0_ECC_STATUSr 12597
#define QSB_BAA1_ECC_STATUSr 12598
#define QSB_BAA2_ECC_STATUSr 12599
#define QSB_BAA3_ECC_STATUSr 12600
#define QSB_BAA4_ECC_STATUSr 12601
#define QSB_BAA5_ECC_STATUSr 12602
#define QSB_BAA6_ECC_STATUSr 12603
#define QSB_BAA_ECC_DEBUGr 12604
#define QSB_BAA_ECC_ERRORr 12605
#define QSB_BAA_ECC_ERROR_MASKr 12606
#define QSB_ENABLEr 12607
#define QSB_GEN_ERROR_FLAGSr 12608
#define QSB_GEN_ERROR_FLAGS_MASKr 12609
#define QSB_GGP_ECC_STATUSr 12610
#define QSB_HALT_CFGr 12611
#define QSB_INITr 12612
#define QSB_MEM_DEBUG_ASSORTED0r 12613
#define QSB_MEM_DEBUG_ASSORTED1r 12614
#define QSB_MEM_DEBUG_BAA0r 12615
#define QSB_MEM_DEBUG_BAA1r 12616
#define QSB_MEM_DEBUG_BAA2r 12617
#define QSB_MEM_DEBUG_SHAPER0r 12618
#define QSB_MEM_DEBUG_SHAPER1r 12619
#define QSB_PLUT_ECC_STATUSr 12620
#define QSB_PUP0_ECC_STATUSr 12621
#define QSB_PUP1_ECC_STATUSr 12622
#define QSB_PUP_ERROR_FLAGSr 12623
#define QSB_PUP_ERROR_FLAGS_MASKr 12624
#define QSB_SHAPER0_ECC_STATUSr 12625
#define QSB_SHAPER1_ECC_STATUSr 12626
#define QSB_SHAPER2_ECC_STATUSr 12627
#define QSB_SHAPER3_ECC_STATUSr 12628
#define QSB_SHAPER4_ECC_STATUSr 12629
#define QSB_SHAPER_ECC_DEBUGr 12630
#define QSB_SHAPER_ECC_ERRORr 12631
#define QSB_SHAPER_ECC_ERROR_MASKr 12632
#define QSB_SOFT_RESETr 12633
#define QSB_SPP_ECC_STATUSr 12634
#define QSB_SPP_GGP_PUP_ECC_ERRORr 12635
#define QSB_SPP_GGP_PUP_ECC_ERROR_MASKr 12636
#define QSB_SPP_PUP_GGP_ECC_DEBUGr 12637
#define QSB_TRACE_IF_STATUSr 12638
#define QSB_TRACE_IF_STATUS_MASKr 12639
#define QSB_TREX2_DEBUG_ENABLEr 12640
#define QSTRUCT_FAP0_WATERMARKr 12641
#define QSTRUCT_FAP1_WATERMARKr 12642
#define QSTRUCT_FAP2_WATERMARKr 12643
#define QSTRUCT_FAP3_WATERMARKr 12644
#define QSTRUCT_FAPCONFIG_0r 12645
#define QSTRUCT_FAPCONFIG_1r 12646
#define QSTRUCT_FAPCONFIG_2r 12647
#define QSTRUCT_FAPCONFIG_3r 12648
#define QSTRUCT_FAPFULLRESETPOINT_0r 12649
#define QSTRUCT_FAPFULLRESETPOINT_1r 12650
#define QSTRUCT_FAPFULLRESETPOINT_2r 12651
#define QSTRUCT_FAPFULLRESETPOINT_3r 12652
#define QSTRUCT_FAPFULLSETPOINT_0r 12653
#define QSTRUCT_FAPFULLSETPOINT_1r 12654
#define QSTRUCT_FAPFULLSETPOINT_2r 12655
#define QSTRUCT_FAPFULLSETPOINT_3r 12656
#define QSTRUCT_FAPINIT_0r 12657
#define QSTRUCT_FAPINIT_1r 12658
#define QSTRUCT_FAPINIT_2r 12659
#define QSTRUCT_FAPINIT_3r 12660
#define QSTRUCT_FAPOTPCONFIG_0r 12661
#define QSTRUCT_FAPOTPCONFIG_1r 12662
#define QSTRUCT_FAPOTPCONFIG_2r 12663
#define QSTRUCT_FAPOTPCONFIG_3r 12664
#define QSTRUCT_FAPREADPOINTER_0r 12665
#define QSTRUCT_FAPREADPOINTER_1r 12666
#define QSTRUCT_FAPREADPOINTER_2r 12667
#define QSTRUCT_FAPREADPOINTER_3r 12668
#define QSTRUCT_FAPSTACKSTATUS_0r 12669
#define QSTRUCT_FAPSTACKSTATUS_1r 12670
#define QSTRUCT_FAPSTACKSTATUS_2r 12671
#define QSTRUCT_FAPSTACKSTATUS_3r 12672
#define QSTRUCT_FAP_BITMAP_ECC_DEBUGr 12673
#define QSTRUCT_FAP_MEMDEBUGr 12674
#define QSTRUCT_FAP_MEM_ECC_STATUS_0r 12675
#define QSTRUCT_FAP_MEM_ECC_STATUS_1r 12676
#define QSTRUCT_FAP_MEM_ECC_STATUS_2r 12677
#define QSTRUCT_FAP_MEM_ECC_STATUS_3r 12678
#define QSTRUCT_FAP_MEM_ERRORr 12679
#define QSTRUCT_FAP_MEM_ERROR_MASKr 12680
#define QSTRUCT_FAP_STACK_ECC_DEBUGr 12681
#define QSTRUCT_INTERRUPTr 12682
#define QSTRUCT_INTERRUPT_MASKr 12683
#define QSTRUCT_QBLOCK_NEXT_ECC_DEBUGr 12684
#define QSTRUCT_QBLOCK_NEXT_ERRORr 12685
#define QSTRUCT_QBLOCK_NEXT_ERROR_MASKr 12686
#define QSTRUCT_QENTRY_LOWER_ECC_DEBUGr 12687
#define QSTRUCT_QENTRY_LOWER_ERRORr 12688
#define QSTRUCT_QENTRY_LOWER_ERROR_MASKr 12689
#define QSTRUCT_QENTRY_UPPER_ECC_DEBUGr 12690
#define QSTRUCT_QENTRY_UPPER_ERRORr 12691
#define QSTRUCT_QENTRY_UPPER_ERROR_MASKr 12692
#define QS_CALENDAR_TYPE_DECODEr 12693
#define QS_CONFIG0r 12694
#define QS_CONFIG1r 12695
#define QS_RATE_SB_DEBUGr 12696
#define QS_TS_HI_PRI_MSKr 12697
#define QS_TX_GRANT_SB_DEBUGr 12698
#define QUAD0_SERDES_CTRLr 12699
#define QUAD0_SERDES_STATUS0r 12700
#define QUAD0_SERDES_STATUS1r 12701
#define QUAD1_SERDES_CTRLr 12702
#define QUAD1_SERDES_STATUS0r 12703
#define QUAD1_SERDES_STATUS1r 12704
#define QUEUE_SRC_DEBUGr 12705
#define Q_DEPTH_THRESH0r 12706
#define Q_DEPTH_THRESH1r 12707
#define Q_DEPTH_THRESH2r 12708
#define Q_DEPTH_THRESH3r 12709
#define Q_DEPTH_THRESH4r 12710
#define Q_DEPTH_THRESH5r 12711
#define Q_DEPTH_THRESH6r 12712
#define Q_DEPTH_THRESH7r 12713
#define Q_DEPTH_THRESH8r 12714
#define Q_DEPTH_THRESH9r 12715
#define Q_DEPTH_THRESH10r 12716
#define Q_DEPTH_THRESH11r 12717
#define Q_DEPTH_THRESH12r 12718
#define Q_DEPTH_THRESH13r 12719
#define Q_DEPTH_THRESH14r 12720
#define Q_DEPTH_THRESH15r 12721
#define R64r 12722
#define R127r 12723
#define R255r 12724
#define R511r 12725
#define R1023r 12726
#define R1518r 12727
#define R2047r 12728
#define R4095r 12729
#define R9216r 12730
#define R16383r 12731
#define RAICFGr 12732
#define RALNr 12733
#define RAW_LINK_STATUSr 12734
#define RAW_LINK_STATUS_CHANGEr 12735
#define RAW_LINK_STATUS_CHANGE_MASKr 12736
#define RAW_LINK_STATUS_STICKYr 12737
#define RBCr 12738
#define RBCAr 12739
#define RBC_BYTEr 12740
#define RBYTr 12741
#define RB_CI_CONFIGr 12742
#define RB_CONFIGr 12743
#define RB_COS_MAP_TABLE_0r 12744
#define RB_COS_MAP_TABLE_1r 12745
#define RB_COS_MAP_TABLE_2r 12746
#define RB_COS_MAP_TABLE_3r 12747
#define RB_COS_MAP_TABLE_4r 12748
#define RB_COS_MAP_TABLE_5r 12749
#define RB_COS_MAP_TABLE_6r 12750
#define RB_COS_MAP_TABLE_7r 12751
#define RB_DEBUG_BAD_Q_IFH_0r 12752
#define RB_DEBUG_BAD_Q_IFH_1r 12753
#define RB_DEBUG_BAD_Q_IFH_2r 12754
#define RB_DEBUG_BAD_Q_IRH_0r 12755
#define RB_DEBUG_BAD_Q_IRH_1r 12756
#define RB_DEBUG_EDC_LINE_COUNTr 12757
#define RB_DEBUG_ERESP_BYTE_CNTr 12758
#define RB_DEBUG_ERESP_PCKT_CNTr 12759
#define RB_DEBUG_ERESP_TEST_BYTE_CNTr 12760
#define RB_DEBUG_ERESP_TEST_MESSAGE_0r 12761
#define RB_DEBUG_ERESP_TEST_MESSAGE_1r 12762
#define RB_DEBUG_ERESP_TEST_MESSAGE_2r 12763
#define RB_DEBUG_ERESP_TEST_MESSAGE_3r 12764
#define RB_DEBUG_ERESP_TEST_PCKT_CNTr 12765
#define RB_DEBUG_ERESP_TEST_PCKT_THRESHOLDr 12766
#define RB_DEBUG_ERROR_INJECT0r 12767
#define RB_DEBUG_ERROR_INJECT1r 12768
#define RB_DEBUG_ERROR_INJECT2r 12769
#define RB_DEBUG_ERROR_INJECT3r 12770
#define RB_DEBUG_ERROR_INJECT4r 12771
#define RB_DEBUG_ERROR_INJECT5r 12772
#define RB_DEBUG_ERROR_INJECT6r 12773
#define RB_DEBUG_ERROR_INJECT7r 12774
#define RB_DEBUG_ERROR_INJECT8r 12775
#define RB_DEBUG_IF0_BYTE_CNTr 12776
#define RB_DEBUG_IF0_DROP_COUNTr 12777
#define RB_DEBUG_IF0_PCKT_CNTr 12778
#define RB_DEBUG_IF0_TEST_BYTE_CNTr 12779
#define RB_DEBUG_IF0_TEST_IRH_0r 12780
#define RB_DEBUG_IF0_TEST_IRH_1r 12781
#define RB_DEBUG_IF0_TEST_PCKT_CNTr 12782
#define RB_DEBUG_IF0_TEST_PCKT_THRESHOLDr 12783
#define RB_DEBUG_IF1_BYTE_CNTr 12784
#define RB_DEBUG_IF1_DROP_COUNTr 12785
#define RB_DEBUG_IF1_PCKT_CNTr 12786
#define RB_DEBUG_IF1_TEST_BYTE_CNTr 12787
#define RB_DEBUG_IF1_TEST_IRH_0r 12788
#define RB_DEBUG_IF1_TEST_IRH_1r 12789
#define RB_DEBUG_IF1_TEST_PCKT_CNTr 12790
#define RB_DEBUG_IF1_TEST_PCKT_THRESHOLDr 12791
#define RB_DEBUG_IF2_BYTE_CNTr 12792
#define RB_DEBUG_IF2_DROP_COUNTr 12793
#define RB_DEBUG_IF2_PCKT_CNTr 12794
#define RB_DEBUG_IF2_TEST_BYTE_CNTr 12795
#define RB_DEBUG_IF2_TEST_IRH_0r 12796
#define RB_DEBUG_IF2_TEST_IRH_1r 12797
#define RB_DEBUG_IF2_TEST_PCKT_CNTr 12798
#define RB_DEBUG_IF2_TEST_PCKT_THRESHOLDr 12799
#define RB_DEBUG_IF3_BYTE_CNTr 12800
#define RB_DEBUG_IF3_DROP_COUNTr 12801
#define RB_DEBUG_IF3_PCKT_CNTr 12802
#define RB_DEBUG_IF3_TEST_BYTE_CNTr 12803
#define RB_DEBUG_IF3_TEST_IRH_0r 12804
#define RB_DEBUG_IF3_TEST_IRH_1r 12805
#define RB_DEBUG_IF3_TEST_PCKT_CNTr 12806
#define RB_DEBUG_IF3_TEST_PCKT_THRESHOLDr 12807
#define RB_DEBUG_IF4_BYTE_CNTr 12808
#define RB_DEBUG_IF4_DROP_COUNTr 12809
#define RB_DEBUG_IF4_PCKT_CNTr 12810
#define RB_DEBUG_IF4_TEST_BYTE_CNTr 12811
#define RB_DEBUG_IF4_TEST_IRH_0r 12812
#define RB_DEBUG_IF4_TEST_IRH_1r 12813
#define RB_DEBUG_IF4_TEST_PCKT_CNTr 12814
#define RB_DEBUG_IF4_TEST_PCKT_THRESHOLDr 12815
#define RB_DEBUG_IF5_BYTE_CNTr 12816
#define RB_DEBUG_IF5_DROP_COUNTr 12817
#define RB_DEBUG_IF5_PCKT_CNTr 12818
#define RB_DEBUG_IF5_TEST_BYTE_CNTr 12819
#define RB_DEBUG_IF5_TEST_IRH_0r 12820
#define RB_DEBUG_IF5_TEST_IRH_1r 12821
#define RB_DEBUG_IF5_TEST_PCKT_CNTr 12822
#define RB_DEBUG_IF5_TEST_PCKT_THRESHOLDr 12823
#define RB_DEBUG_IF6_BYTE_CNTr 12824
#define RB_DEBUG_IF6_DROP_COUNTr 12825
#define RB_DEBUG_IF6_PCKT_CNTr 12826
#define RB_DEBUG_IF6_TEST_BYTE_CNTr 12827
#define RB_DEBUG_IF6_TEST_IRH_0r 12828
#define RB_DEBUG_IF6_TEST_IRH_1r 12829
#define RB_DEBUG_IF6_TEST_PCKT_CNTr 12830
#define RB_DEBUG_IF6_TEST_PCKT_THRESHOLDr 12831
#define RB_DEBUG_TEST_CONFIGr 12832
#define RB_DEF_Q_IX_0r 12833
#define RB_DEF_Q_IX_1r 12834
#define RB_DEF_Q_IX_2r 12835
#define RB_DEF_Q_IX_3r 12836
#define RB_DRR_CONFIG0r 12837
#define RB_DRR_CONFIG1r 12838
#define RB_DRR_CONFIG2r 12839
#define RB_ECC_DEBUGr 12840
#define RB_ECC_ERROR_0r 12841
#define RB_ECC_ERROR_1r 12842
#define RB_ECC_ERROR_0_MASKr 12843
#define RB_ECC_ERROR_1_MASKr 12844
#define RB_ECC_STATUS0r 12845
#define RB_ECC_STATUS1r 12846
#define RB_ECC_STATUS2r 12847
#define RB_ECC_STATUS3r 12848
#define RB_ECC_STATUS4r 12849
#define RB_ECC_STATUS5r 12850
#define RB_ECC_STATUS6r 12851
#define RB_ECC_STATUS7r 12852
#define RB_ENQRESP_SB_DEBUGr 12853
#define RB_ERROR_0r 12854
#define RB_ERROR_1r 12855
#define RB_ERROR_2r 12856
#define RB_ERROR_0_MASKr 12857
#define RB_ERROR_1_MASKr 12858
#define RB_ERROR_2_MASKr 12859
#define RB_ERROR_HALT_MASK_0r 12860
#define RB_ERROR_HALT_MASK_1r 12861
#define RB_ERROR_HALT_MASK_2r 12862
#define RB_FC_E2ECC_CONFIGr 12863
#define RB_FC_E2ECC_HCFC_CONFIGr 12864
#define RB_FC_FORCE_MESSAGEr 12865
#define RB_FIRST_CI_LOOKUP0r 12866
#define RB_FIRST_CI_LOOKUP1r 12867
#define RB_FIRST_CI_LOOKUP2r 12868
#define RB_FIRST_CI_LOOKUP3r 12869
#define RB_FIRST_CI_LOOKUP4r 12870
#define RB_FIRST_CI_LOOKUP5r 12871
#define RB_IF0_BP_CONFIGr 12872
#define RB_IF0_BP_STATUSr 12873
#define RB_IF0_DATA_FIFO_RESOURCEr 12874
#define RB_IF0_DFIFO_CONFIGr 12875
#define RB_IF0_EREQFIFO_CONFIGr 12876
#define RB_IF0_EREQ_FIFO_RESOURCEr 12877
#define RB_IF0_ERESPFIFO_CONFIGr 12878
#define RB_IF0_ERESP_FIFO_RESOURCEr 12879
#define RB_IF0_NOHEAD_FIELDS_0r 12880
#define RB_IF0_NOHEAD_FIELDS_1r 12881
#define RB_IF1_BP_CONFIGr 12882
#define RB_IF1_BP_STATUSr 12883
#define RB_IF1_DATA_FIFO_RESOURCEr 12884
#define RB_IF1_DFIFO_CONFIGr 12885
#define RB_IF1_EREQFIFO_CONFIGr 12886
#define RB_IF1_EREQ_FIFO_RESOURCEr 12887
#define RB_IF1_ERESPFIFO_CONFIGr 12888
#define RB_IF1_ERESP_FIFO_RESOURCEr 12889
#define RB_IF1_NOHEAD_FIELDS_0r 12890
#define RB_IF1_NOHEAD_FIELDS_1r 12891
#define RB_IF2_BP_CONFIGr 12892
#define RB_IF2_BP_STATUSr 12893
#define RB_IF2_DATA_FIFO_RESOURCEr 12894
#define RB_IF2_DFIFO_CONFIGr 12895
#define RB_IF2_EREQFIFO_CONFIGr 12896
#define RB_IF2_EREQ_FIFO_RESOURCEr 12897
#define RB_IF2_ERESPFIFO_CONFIGr 12898
#define RB_IF2_ERESP_FIFO_RESOURCEr 12899
#define RB_IF2_NOHEAD_FIELDS_0r 12900
#define RB_IF2_NOHEAD_FIELDS_1r 12901
#define RB_IF3_BP_CONFIGr 12902
#define RB_IF3_BP_STATUSr 12903
#define RB_IF3_DATA_FIFO_RESOURCEr 12904
#define RB_IF3_DFIFO_CONFIGr 12905
#define RB_IF3_EREQFIFO_CONFIGr 12906
#define RB_IF3_EREQ_FIFO_RESOURCEr 12907
#define RB_IF3_ERESPFIFO_CONFIGr 12908
#define RB_IF3_ERESP_FIFO_RESOURCEr 12909
#define RB_IF3_NOHEAD_FIELDS_0r 12910
#define RB_IF3_NOHEAD_FIELDS_1r 12911
#define RB_IF4_BP_CONFIGr 12912
#define RB_IF4_BP_STATUSr 12913
#define RB_IF4_DATA_FIFO_RESOURCEr 12914
#define RB_IF4_DFIFO_CONFIGr 12915
#define RB_IF4_EREQFIFO_CONFIGr 12916
#define RB_IF4_EREQ_FIFO_RESOURCEr 12917
#define RB_IF4_ERESPFIFO_CONFIGr 12918
#define RB_IF4_ERESP_FIFO_RESOURCEr 12919
#define RB_IF4_NOHEAD_FIELDS_0r 12920
#define RB_IF4_NOHEAD_FIELDS_1r 12921
#define RB_IF5_BP_CONFIGr 12922
#define RB_IF5_BP_STATUSr 12923
#define RB_IF5_DATA_FIFO_RESOURCEr 12924
#define RB_IF5_DFIFO_CONFIGr 12925
#define RB_IF5_EREQFIFO_CONFIGr 12926
#define RB_IF5_EREQ_FIFO_RESOURCEr 12927
#define RB_IF5_ERESPFIFO_CONFIGr 12928
#define RB_IF5_ERESP_FIFO_RESOURCEr 12929
#define RB_IF5_NOHEAD_FIELDS_0r 12930
#define RB_IF5_NOHEAD_FIELDS_1r 12931
#define RB_IF6_BP_CONFIGr 12932
#define RB_IF6_BP_STATUSr 12933
#define RB_IF6_DATA_FIFO_RESOURCEr 12934
#define RB_IF6_DFIFO_CONFIGr 12935
#define RB_IF6_EREQFIFO_CONFIGr 12936
#define RB_IF6_EREQ_FIFO_RESOURCEr 12937
#define RB_IF6_ERESPFIFO_CONFIGr 12938
#define RB_IF6_ERESP_FIFO_RESOURCEr 12939
#define RB_IF6_NOHEAD_FIELDS_0r 12940
#define RB_IF6_NOHEAD_FIELDS_1r 12941
#define RB_PRED_CONFIG0r 12942
#define RB_PRED_CONFIG1r 12943
#define RB_PRED_CONFIG2r 12944
#define RB_PRED_CONFIG3r 12945
#define RB_PRED_CONFIG4r 12946
#define RB_PRED_CONFIG5r 12947
#define RB_PRED_CONFIG6r 12948
#define RB_PRED_CONFIG7r 12949
#define RB_PRED_CONFIG8r 12950
#define RB_PRED_CONFIG9r 12951
#define RB_PRED_CONFIG10r 12952
#define RB_PRED_CONFIG11r 12953
#define RB_PRED_CONFIG12r 12954
#define RB_RAM_TM0r 12955
#define RB_SEG_BASE_7r 12956
#define RB_SEG_BASE_1_2r 12957
#define RB_SEG_BASE_3_4r 12958
#define RB_SEG_BASE_5_6r 12959
#define RB_SW_RESETr 12960
#define RB_TWO_BYTE_DROP_CONFIG0r 12961
#define RB_TWO_BYTE_DROP_CONFIG1r 12962
#define RB_XP0_FC_HCFC_MESSAGE_0r 12963
#define RB_XP0_FC_HCFC_MESSAGE_1r 12964
#define RB_XP0_FC_HCFC_MESSAGE_2r 12965
#define RB_XP0_FC_HCFC_MESSAGE_3r 12966
#define RB_XP1_FC_HCFC_MESSAGE_0r 12967
#define RB_XP1_FC_HCFC_MESSAGE_1r 12968
#define RB_XP1_FC_HCFC_MESSAGE_2r 12969
#define RB_XP1_FC_HCFC_MESSAGE_3r 12970
#define RB_XP2_FC_HCFC_MESSAGE_0r 12971
#define RB_XP2_FC_HCFC_MESSAGE_1r 12972
#define RB_XP2_FC_HCFC_MESSAGE_2r 12973
#define RB_XP2_FC_HCFC_MESSAGE_3r 12974
#define RB_XP3_FC_HCFC_MESSAGE_0r 12975
#define RB_XP3_FC_HCFC_MESSAGE_1r 12976
#define RB_XP3_FC_HCFC_MESSAGE_2r 12977
#define RB_XP3_FC_HCFC_MESSAGE_3r 12978
#define RCDEr 12979
#define RCHCFG_TCID_0r 12980
#define RCHCFG_TCID_1r 12981
#define RCHCFG_TCID_2r 12982
#define RCHCFG_TCID_3r 12983
#define RCHCFG_TCID_4r 12984
#define RCHCFG_TCID_5r 12985
#define RCHCFG_TCID_6r 12986
#define RCHCFG_TCID_7r 12987
#define RCHCFG_TCID_8r 12988
#define RCHCFG_TCID_9r 12989
#define RCHCFG_TCID_10r 12990
#define RCHCFG_TCID_11r 12991
#define RCHCFG_TCID_12r 12992
#define RCHCFG_TCID_13r 12993
#define RCHCFG_TCID_14r 12994
#define RCHCFG_TCID_15r 12995
#define RCOS0r 12996
#define RCOS1r 12997
#define RCOS2r 12998
#define RCOS3r 12999
#define RCOS4r 13000
#define RCOS5r 13001
#define RCOS6r 13002
#define RCOS7r 13003
#define RCOS14r 13004
#define RCOS15r 13005
#define RCOS0_BYTEr 13006
#define RCOS14_BYTEr 13007
#define RCOS15_BYTEr 13008
#define RCOS1_BYTEr 13009
#define RCOS2_BYTEr 13010
#define RCOS3_BYTEr 13011
#define RCOS4_BYTEr 13012
#define RCOS5_BYTEr 13013
#define RCOS6_BYTEr 13014
#define RCOS7_BYTEr 13015
#define RCVDTSO1_CID_0r 13016
#define RCVDTSO1_CID_1r 13017
#define RCVDTSO1_CID_2r 13018
#define RCVDTSO1_CID_3r 13019
#define RCVDTSO1_CID_4r 13020
#define RCVDTSO1_CID_5r 13021
#define RCVDTSO1_CID_6r 13022
#define RCVDTSO1_CID_7r 13023
#define RCVDTSO1_CID_8r 13024
#define RCVDTSO1_CID_9r 13025
#define RCVDTSO1_CID_10r 13026
#define RCVDTSO1_CID_11r 13027
#define RCVDTSO1_CID_12r 13028
#define RCVDTSO1_CID_13r 13029
#define RCVDTSO1_CID_14r 13030
#define RCVDTSO1_CID_15r 13031
#define RCVDTSO2_CID_0r 13032
#define RCVDTSO2_CID_1r 13033
#define RCVDTSO2_CID_2r 13034
#define RCVDTSO2_CID_3r 13035
#define RCVDTSO2_CID_4r 13036
#define RCVDTSO2_CID_5r 13037
#define RCVDTSO2_CID_6r 13038
#define RCVDTSO2_CID_7r 13039
#define RCVDTSO2_CID_8r 13040
#define RCVDTSO2_CID_9r 13041
#define RCVDTSO2_CID_10r 13042
#define RCVDTSO2_CID_11r 13043
#define RCVDTSO2_CID_12r 13044
#define RCVDTSO2_CID_13r 13045
#define RCVDTSO2_CID_14r 13046
#define RCVDTSO2_CID_15r 13047
#define RCV_COS_BYTES_ECC_STATUSr 13048
#define RCV_COS_PKTS_ECC_STATUSr 13049
#define RCV_DROP_AGG_ECC_STATUSr 13050
#define RCV_DROP_BYTES_ECC_STATUSr 13051
#define RCV_DROP_PKTS_ECC_STATUSr 13052
#define RCV_HIGIG_CMD_STATS_ECC_STATUSr 13053
#define RCV_IP_STATS_ECC_STATUSr 13054
#define RCV_L2_BYTES_ECC_STATUSr 13055
#define RCV_L2_PKTS_ECC_STATUSr 13056
#define RCV_VLAN_STATS_ECC_STATUSr 13057
#define RDBGC0r 13058
#define RDBGC1r 13059
#define RDBGC2r 13060
#define RDBGC3r 13061
#define RDBGC4r 13062
#define RDBGC5r 13063
#define RDBGC6r 13064
#define RDBGC7r 13065
#define RDBGC8r 13066
#define RDBGC0_ECC_STATUSr 13067
#define RDBGC0_SELECTr 13068
#define RDBGC1_ECC_STATUSr 13069
#define RDBGC1_SELECTr 13070
#define RDBGC2_ECC_STATUSr 13071
#define RDBGC2_SELECTr 13072
#define RDBGC3_ECC_STATUSr 13073
#define RDBGC3_SELECTr 13074
#define RDBGC4_ECC_STATUSr 13075
#define RDBGC4_SELECTr 13076
#define RDBGC5_ECC_STATUSr 13077
#define RDBGC5_SELECTr 13078
#define RDBGC6_ECC_STATUSr 13079
#define RDBGC6_SELECTr 13080
#define RDBGC7_ECC_STATUSr 13081
#define RDBGC7_SELECTr 13082
#define RDBGC8_ECC_STATUSr 13083
#define RDBGC8_SELECTr 13084
#define RDBGC_MEM_INST0_PARITY_CONTROLr 13085
#define RDBGC_MEM_INST0_PARITY_STATUS_INTRr 13086
#define RDBGC_MEM_INST0_PARITY_STATUS_NACKr 13087
#define RDBGC_MEM_INST1_PARITY_CONTROLr 13088
#define RDBGC_MEM_INST1_PARITY_STATUS_INTRr 13089
#define RDBGC_MEM_INST1_PARITY_STATUS_NACKr 13090
#define RDBGC_MEM_INST2_PARITY_CONTROLr 13091
#define RDBGC_MEM_INST2_PARITY_STATUS_INTRr 13092
#define RDBGC_MEM_INST2_PARITY_STATUS_NACKr 13093
#define RDBGC_SELECT_2r 13094
#define RDEECCPDROPCNTr 13095
#define RDEERRORCODEr 13096
#define RDEHDRMEMDEBUGr 13097
#define RDEMEMDEBUGr 13098
#define RDEOVERLIMITDROPCNTr 13099
#define RDEPARITYERRORPTRr 13100
#define RDEPGMAPPINGr 13101
#define RDEQEMPTYr 13102
#define RDEQFULLDROPCNTr 13103
#define RDEQPKTCNTr 13104
#define RDEQRSTr 13105
#define RDERDLIMITr 13106
#define RDETHDIDROPCNTr 13107
#define RDETHDODROPCNTr 13108
#define RDE_PORT_COUNT_PACKETr 13109
#define RDE_PORT_SHARED_COUNT_PACKETr 13110
#define RDE_PORT_SHARED_LIMIT_PACKETr 13111
#define RDISCr 13112
#define RDOS_DROPr 13113
#define RDOT1Qr 13114
#define RDROPr 13115
#define RDVLNr 13116
#define REDIRECT_DROP_STATE_CELLr 13117
#define REDIRECT_DROP_STATE_PACKETr 13118
#define REDIRECT_XQ_DROP_STATE_PACKETr 13119
#define RED_CNG_DROP_CNTr 13120
#define REMOTE_CPU_DA_LSr 13121
#define REMOTE_CPU_DA_MSr 13122
#define REMOTE_CPU_LENGTH_TYPEr 13123
#define REORDPC_CHID_0r 13124
#define REORDPC_CHID_1r 13125
#define REORDPC_CHID_2r 13126
#define REORDPC_CHID_3r 13127
#define REORDPC_CHID_4r 13128
#define REORDPC_CHID_5r 13129
#define REORDPC_CHID_6r 13130
#define REORDPC_CHID_7r 13131
#define REORDPC_CHID_8r 13132
#define REORDPC_CHID_9r 13133
#define REORDPC_CHID_10r 13134
#define REORDPC_CHID_11r 13135
#define REORDPC_CHID_12r 13136
#define REORDPC_CHID_13r 13137
#define REORDPC_CHID_14r 13138
#define REORDPC_CHID_15r 13139
#define REORDPC_CHID_16r 13140
#define REORDPC_CHID_17r 13141
#define REORDPC_CHID_18r 13142
#define REORDPC_CHID_19r 13143
#define REORDPC_CHID_20r 13144
#define REORDPC_CHID_21r 13145
#define REORDPC_CHID_22r 13146
#define REORDPC_CHID_23r 13147
#define REORDPC_CHID_24r 13148
#define REORDPC_CHID_25r 13149
#define REORDPC_CHID_26r 13150
#define REORDPC_CHID_27r 13151
#define REORDPC_CHID_28r 13152
#define REORDPC_CHID_29r 13153
#define REORDPC_CHID_30r 13154
#define REORDPC_CHID_31r 13155
#define REORDPC_CHID_32r 13156
#define REORDPC_CHID_33r 13157
#define REORDPC_CHID_34r 13158
#define REORDPC_CHID_35r 13159
#define REORDPC_CHID_36r 13160
#define REORDPC_CHID_37r 13161
#define REORDPC_CHID_38r 13162
#define REORDPC_CHID_39r 13163
#define REORDPC_CHID_40r 13164
#define REORDPC_CHID_41r 13165
#define REORDPC_CHID_42r 13166
#define REORDPC_CHID_43r 13167
#define REORDPC_CHID_44r 13168
#define REORDPC_CHID_45r 13169
#define REORDPC_CHID_46r 13170
#define REORDPC_CHID_47r 13171
#define REORDPC_CHID_48r 13172
#define REORDPC_CHID_49r 13173
#define REORDPC_CHID_50r 13174
#define REORDPC_CHID_51r 13175
#define REORDPC_CHID_52r 13176
#define REORDPC_CHID_53r 13177
#define REORDPC_CHID_54r 13178
#define REORDPC_CHID_55r 13179
#define REORDPC_CHID_56r 13180
#define REORDPC_CHID_57r 13181
#define REORDPC_CHID_58r 13182
#define REORDPC_CHID_59r 13183
#define REORDPC_CHID_60r 13184
#define REORDPC_CHID_61r 13185
#define REORDPC_CHID_62r 13186
#define REORDPC_CHID_63r 13187
#define RERPKTr 13188
#define RESETLIMITSr 13189
#define RESET_ON_EMPTY_MAX_64r 13190
#define RESURRECTr 13191
#define RESURRECTMOD0r 13192
#define RESURRECTMOD1r 13193
#define REVCDr 13194
#define RFCRr 13195
#define RFCSr 13196
#define RFILDRr 13197
#define RFLRr 13198
#define RFRGr 13199
#define RHTLSDr 13200
#define RILNRr 13201
#define RILRTr 13202
#define RIMDRr 13203
#define RIPCr 13204
#define RIPC4r 13205
#define RIPC6r 13206
#define RIPC4_HDR_ERRr 13207
#define RIPC4_MACSEC_HDR_ERRr 13208
#define RIPC4_MACSEC_PLAINr 13209
#define RIPC4_PLAINr 13210
#define RIPDr 13211
#define RIPD4r 13212
#define RIPD6r 13213
#define RIPHCKSr 13214
#define RIPHCKS_ECC_STATUSr 13215
#define RIPHEr 13216
#define RIPHE4r 13217
#define RIPHE6r 13218
#define RJBRr 13219
#define RMCr 13220
#define RMCAr 13221
#define RMCRCr 13222
#define RMC_BYTEr 13223
#define RMEP_PARITY_CONTROLr 13224
#define RMEP_PARITY_STATUSr 13225
#define RMEP_PARITY_STATUS_INTRr 13226
#define RMEP_PARITY_STATUS_NACKr 13227
#define RMGVr 13228
#define RMTUEr 13229
#define RM_START_OVRDr 13230
#define ROVRr 13231
#define RPDISCr 13232
#define RPFC0r 13233
#define RPFC1r 13234
#define RPFC2r 13235
#define RPFC3r 13236
#define RPFC4r 13237
#define RPFC5r 13238
#define RPFC6r 13239
#define RPFC7r 13240
#define RPFCOFF0r 13241
#define RPFCOFF1r 13242
#define RPFCOFF2r 13243
#define RPFCOFF3r 13244
#define RPFCOFF4r 13245
#define RPFCOFF5r 13246
#define RPFCOFF6r 13247
#define RPFCOFF7r 13248
#define RPKTr 13249
#define RPOKr 13250
#define RPORTDr 13251
#define RPRMr 13252
#define RQE_DEBUG_TM_DCM1r 13253
#define RQE_DEBUG_TM_DCM2r 13254
#define RQE_DEBUG_TM_DCM3r 13255
#define RQE_DEBUG_TM_DCM4r 13256
#define RQE_DEBUG_TM_DCM5r 13257
#define RQE_DEBUG_TM_DCM6r 13258
#define RQE_DEBUG_TM_DCM7r 13259
#define RQE_EXTQ_REPLICATION_COUNTr 13260
#define RQE_EXTQ_REPLICATION_LIMITr 13261
#define RQE_GLOBAL_CONFIGr 13262
#define RQE_GLOBAL_DEBUG_STATUSr 13263
#define RQE_MIRROR_CONFIGr 13264
#define RQE_PARITYERRORPOINTER1r 13265
#define RQE_PARITYERRORPOINTER2r 13266
#define RQE_PARITYERRORPOINTER3r 13267
#define RQE_PARITYERRORPOINTER4r 13268
#define RQE_PORT_CONFIGr 13269
#define RQE_QUEUE_OFFSETr 13270
#define RQE_SCHEDULER_CONFIGr 13271
#define RQE_SCHEDULER_WEIGHT_L0_QUEUEr 13272
#define RQE_SCHEDULER_WEIGHT_L1_QUEUEr 13273
#define RQE_SER_COUNTr 13274
#define RQE_SER_MASKr 13275
#define RQE_SER_STATUSr 13276
#define RQE_WORK_QUEUE_DEBUG_STATUSr 13277
#define RQINQr 13278
#define RRBYTr 13279
#define RRPKTr 13280
#define RSCHCRCr 13281
#define RSEL1_RAM_CONTROLr 13282
#define RSEL1_RAM_DBGCTRLr 13283
#define RSEL1_RAM_DBGCTRL_2r 13284
#define RSEL1_RAM_DBGCTRL_3r 13285
#define RSEL1_RAM_DBGCTRL_4r 13286
#define RSEL2_RAM_CONTROLr 13287
#define RSEL2_RAM_CONTROL_2r 13288
#define RSEL2_RAM_CONTROL_3r 13289
#define RSEL2_RAM_DBGCTRLr 13290
#define RSTOP_DROPr 13291
#define RSTORM_BCr 13292
#define RSTORM_BC_BYTEr 13293
#define RSTORM_MCr 13294
#define RSTORM_MC_BYTEr 13295
#define RSTORM_UCr 13296
#define RSTORM_UC_BYTEr 13297
#define RSV_MASKr 13298
#define RSV_READr 13299
#define RTAG7_FCOE_HASH_FIELD_BMAPr 13300
#define RTAG7_FLOW_BASED_HASH_PARITY_CONTROLr 13301
#define RTAG7_FLOW_BASED_HASH_PARITY_STATUS_INTRr 13302
#define RTAG7_FLOW_BASED_HASH_PARITY_STATUS_NACKr 13303
#define RTAG7_HASH_CONTROLr 13304
#define RTAG7_HASH_CONTROL_2r 13305
#define RTAG7_HASH_CONTROL_3r 13306
#define RTAG7_HASH_DLB_HGTr 13307
#define RTAG7_HASH_ECMPr 13308
#define RTAG7_HASH_ENTROPY_LABELr 13309
#define RTAG7_HASH_FIELD_BMAP_1r 13310
#define RTAG7_HASH_FIELD_BMAP_2r 13311
#define RTAG7_HASH_FIELD_BMAP_3r 13312
#define RTAG7_HASH_FIELD_BMAP_4r 13313
#define RTAG7_HASH_FIELD_BMAP_5r 13314
#define RTAG7_HASH_HG_TRUNKr 13315
#define RTAG7_HASH_HG_TRUNK_FAILOVERr 13316
#define RTAG7_HASH_LBIDr 13317
#define RTAG7_HASH_MPLS_ECMPr 13318
#define RTAG7_HASH_PLFSr 13319
#define RTAG7_HASH_SEED_Ar 13320
#define RTAG7_HASH_SEED_Br 13321
#define RTAG7_HASH_TRILL_ECMPr 13322
#define RTAG7_HASH_TRUNKr 13323
#define RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_1r 13324
#define RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_2r 13325
#define RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_1r 13326
#define RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_2r 13327
#define RTAG7_MIM_OUTER_HASH_FIELD_BMAPr 13328
#define RTAG7_MIM_PAYLOAD_HASH_FIELD_BMAPr 13329
#define RTAG7_MPLS_L2_PAYLOAD_HASH_FIELD_BMAPr 13330
#define RTAG7_MPLS_L3_PAYLOAD_HASH_FIELD_BMAPr 13331
#define RTAG7_MPLS_OUTER_HASH_FIELD_BMAPr 13332
#define RTAG7_TRILL_PAYLOAD_L2_HASH_FIELD_BMAPr 13333
#define RTAG7_TRILL_PAYLOAD_L3_HASH_FIELD_BMAPr 13334
#define RTAG7_TRILL_TUNNEL_HASH_FIELD_BMAPr 13335
#define RTPTSI1_TCID_0r 13336
#define RTPTSI1_TCID_1r 13337
#define RTPTSI1_TCID_2r 13338
#define RTPTSI1_TCID_3r 13339
#define RTPTSI1_TCID_4r 13340
#define RTPTSI1_TCID_5r 13341
#define RTPTSI1_TCID_6r 13342
#define RTPTSI1_TCID_7r 13343
#define RTPTSI1_TCID_8r 13344
#define RTPTSI1_TCID_9r 13345
#define RTPTSI1_TCID_10r 13346
#define RTPTSI1_TCID_11r 13347
#define RTPTSI1_TCID_12r 13348
#define RTPTSI1_TCID_13r 13349
#define RTPTSI1_TCID_14r 13350
#define RTPTSI1_TCID_15r 13351
#define RTPTSI2_TCID_0r 13352
#define RTPTSI2_TCID_1r 13353
#define RTPTSI2_TCID_2r 13354
#define RTPTSI2_TCID_3r 13355
#define RTPTSI2_TCID_4r 13356
#define RTPTSI2_TCID_5r 13357
#define RTPTSI2_TCID_6r 13358
#define RTPTSI2_TCID_7r 13359
#define RTPTSI2_TCID_8r 13360
#define RTPTSI2_TCID_9r 13361
#define RTPTSI2_TCID_10r 13362
#define RTPTSI2_TCID_11r 13363
#define RTPTSI2_TCID_12r 13364
#define RTPTSI2_TCID_13r 13365
#define RTPTSI2_TCID_14r 13366
#define RTPTSI2_TCID_15r 13367
#define RTPTSZ1r 13368
#define RTPTSZ2r 13369
#define RTRFUr 13370
#define RTSECPr 13371
#define RTSFPHCr 13372
#define RTSGCFGr 13373
#define RUCr 13374
#define RUCAr 13375
#define RUC_BYTEr 13376
#define RUNDr 13377
#define RU_CONFIG1r 13378
#define RU_CONFIG2r 13379
#define RVLNr 13380
#define RVTAG3r 13381
#define RXCESCW_CHID_0r 13382
#define RXCESCW_CHID_1r 13383
#define RXCESCW_CHID_2r 13384
#define RXCESCW_CHID_3r 13385
#define RXCESCW_CHID_4r 13386
#define RXCESCW_CHID_5r 13387
#define RXCESCW_CHID_6r 13388
#define RXCESCW_CHID_7r 13389
#define RXCESCW_CHID_8r 13390
#define RXCESCW_CHID_9r 13391
#define RXCESCW_CHID_10r 13392
#define RXCESCW_CHID_11r 13393
#define RXCESCW_CHID_12r 13394
#define RXCESCW_CHID_13r 13395
#define RXCESCW_CHID_14r 13396
#define RXCESCW_CHID_15r 13397
#define RXCESCW_CHID_16r 13398
#define RXCESCW_CHID_17r 13399
#define RXCESCW_CHID_18r 13400
#define RXCESCW_CHID_19r 13401
#define RXCESCW_CHID_20r 13402
#define RXCESCW_CHID_21r 13403
#define RXCESCW_CHID_22r 13404
#define RXCESCW_CHID_23r 13405
#define RXCESCW_CHID_24r 13406
#define RXCESCW_CHID_25r 13407
#define RXCESCW_CHID_26r 13408
#define RXCESCW_CHID_27r 13409
#define RXCESCW_CHID_28r 13410
#define RXCESCW_CHID_29r 13411
#define RXCESCW_CHID_30r 13412
#define RXCESCW_CHID_31r 13413
#define RXCESCW_CHID_32r 13414
#define RXCESCW_CHID_33r 13415
#define RXCESCW_CHID_34r 13416
#define RXCESCW_CHID_35r 13417
#define RXCESCW_CHID_36r 13418
#define RXCESCW_CHID_37r 13419
#define RXCESCW_CHID_38r 13420
#define RXCESCW_CHID_39r 13421
#define RXCESCW_CHID_40r 13422
#define RXCESCW_CHID_41r 13423
#define RXCESCW_CHID_42r 13424
#define RXCESCW_CHID_43r 13425
#define RXCESCW_CHID_44r 13426
#define RXCESCW_CHID_45r 13427
#define RXCESCW_CHID_46r 13428
#define RXCESCW_CHID_47r 13429
#define RXCESCW_CHID_48r 13430
#define RXCESCW_CHID_49r 13431
#define RXCESCW_CHID_50r 13432
#define RXCESCW_CHID_51r 13433
#define RXCESCW_CHID_52r 13434
#define RXCESCW_CHID_53r 13435
#define RXCESCW_CHID_54r 13436
#define RXCESCW_CHID_55r 13437
#define RXCESCW_CHID_56r 13438
#define RXCESCW_CHID_57r 13439
#define RXCESCW_CHID_58r 13440
#define RXCESCW_CHID_59r 13441
#define RXCESCW_CHID_60r 13442
#define RXCESCW_CHID_61r 13443
#define RXCESCW_CHID_62r 13444
#define RXCESCW_CHID_63r 13445
#define RXCFr 13446
#define RXCHCFG_CHID_0r 13447
#define RXCHCFG_CHID_1r 13448
#define RXCHCFG_CHID_2r 13449
#define RXCHCFG_CHID_3r 13450
#define RXCHCFG_CHID_4r 13451
#define RXCHCFG_CHID_5r 13452
#define RXCHCFG_CHID_6r 13453
#define RXCHCFG_CHID_7r 13454
#define RXCHCFG_CHID_8r 13455
#define RXCHCFG_CHID_9r 13456
#define RXCHCFG_CHID_10r 13457
#define RXCHCFG_CHID_11r 13458
#define RXCHCFG_CHID_12r 13459
#define RXCHCFG_CHID_13r 13460
#define RXCHCFG_CHID_14r 13461
#define RXCHCFG_CHID_15r 13462
#define RXCHCFG_CHID_16r 13463
#define RXCHCFG_CHID_17r 13464
#define RXCHCFG_CHID_18r 13465
#define RXCHCFG_CHID_19r 13466
#define RXCHCFG_CHID_20r 13467
#define RXCHCFG_CHID_21r 13468
#define RXCHCFG_CHID_22r 13469
#define RXCHCFG_CHID_23r 13470
#define RXCHCFG_CHID_24r 13471
#define RXCHCFG_CHID_25r 13472
#define RXCHCFG_CHID_26r 13473
#define RXCHCFG_CHID_27r 13474
#define RXCHCFG_CHID_28r 13475
#define RXCHCFG_CHID_29r 13476
#define RXCHCFG_CHID_30r 13477
#define RXCHCFG_CHID_31r 13478
#define RXCHCFG_CHID_32r 13479
#define RXCHCFG_CHID_33r 13480
#define RXCHCFG_CHID_34r 13481
#define RXCHCFG_CHID_35r 13482
#define RXCHCFG_CHID_36r 13483
#define RXCHCFG_CHID_37r 13484
#define RXCHCFG_CHID_38r 13485
#define RXCHCFG_CHID_39r 13486
#define RXCHCFG_CHID_40r 13487
#define RXCHCFG_CHID_41r 13488
#define RXCHCFG_CHID_42r 13489
#define RXCHCFG_CHID_43r 13490
#define RXCHCFG_CHID_44r 13491
#define RXCHCFG_CHID_45r 13492
#define RXCHCFG_CHID_46r 13493
#define RXCHCFG_CHID_47r 13494
#define RXCHCFG_CHID_48r 13495
#define RXCHCFG_CHID_49r 13496
#define RXCHCFG_CHID_50r 13497
#define RXCHCFG_CHID_51r 13498
#define RXCHCFG_CHID_52r 13499
#define RXCHCFG_CHID_53r 13500
#define RXCHCFG_CHID_54r 13501
#define RXCHCFG_CHID_55r 13502
#define RXCHCFG_CHID_56r 13503
#define RXCHCFG_CHID_57r 13504
#define RXCHCFG_CHID_58r 13505
#define RXCHCFG_CHID_59r 13506
#define RXCHCFG_CHID_60r 13507
#define RXCHCFG_CHID_61r 13508
#define RXCHCFG_CHID_62r 13509
#define RXCHCFG_CHID_63r 13510
#define RXE2EIBPBKPSTATUSr 13511
#define RXERRDSCRDSPKTS_ECC_STATUSr 13512
#define RXFIFO_STATr 13513
#define RXFILLTHr 13514
#define RXPACKETTYPE_ECC_STATUSr 13515
#define RXPFr 13516
#define RXPPr 13517
#define RXSASTATSINVALIDPKTS_ECC_STATUSr 13518
#define RXSASTATSNOTUSINGSAPKTS_ECC_STATUSr 13519
#define RXSASTATSNOTVALIDPKTS_ECC_STATUSr 13520
#define RXSASTATSOKPKTS_ECC_STATUSr 13521
#define RXSASTATSUNUSEDSAPKTS_ECC_STATUSr 13522
#define RXSCIUNKNOWNNONEPKTS_ECC_STATUSr 13523
#define RXSCSTATSDELAYEDPKTS_ECC_STATUSr 13524
#define RXSCSTATSINVALIDPKTS_ECC_STATUSr 13525
#define RXSCSTATSLATEPKTS_ECC_STATUSr 13526
#define RXSCSTATSNOTUSINGSAPKTS_ECC_STATUSr 13527
#define RXSCSTATSNOTVALIDPKTS_ECC_STATUSr 13528
#define RXSCSTATSOCTETSDECRYPTED_ECC_STATUSr 13529
#define RXSCSTATSOCTETSVALIDATED_ECC_STATUSr 13530
#define RXSCSTATSOKPKTS_ECC_STATUSr 13531
#define RXSCSTATSUNCHECKEDPKTS_ECC_STATUSr 13532
#define RXSCSTATSUNUSEDSAPKTS_ECC_STATUSr 13533
#define RXTAGUNTAGNONEBAD_ECC_STATUSr 13534
#define RXUDAr 13535
#define RXUOr 13536
#define RXWSAr 13537
#define RX_EEE_LPI_DURATION_COUNTERr 13538
#define RX_EEE_LPI_EVENT_COUNTERr 13539
#define RX_LLFC_CRC_COUNTERr 13540
#define RX_LLFC_LOG_COUNTERr 13541
#define RX_LLFC_PHY_COUNTERr 13542
#define RX_PAUSE_QUANTA_SCALEr 13543
#define S1V_CONFIGr 13544
#define S1V_COSMASKr 13545
#define S1V_COSWEIGHTSr 13546
#define S1V_MINSPCONFIGr 13547
#define S1V_WDRRCOUNTr 13548
#define S2_CONFIGr 13549
#define S2_COSMASKr 13550
#define S2_COSWEIGHTSr 13551
#define S2_MAXBUCKETr 13552
#define S2_MAXBUCKETCONFIG_64r 13553
#define S2_MINBUCKETr 13554
#define S2_MINBUCKETCONFIG_64r 13555
#define S2_MINSPCONFIGr 13556
#define S2_S3_ROUTINGr 13557
#define S2_WERRCOUNTr 13558
#define S3_CONFIGr 13559
#define S3_CONFIG_MCr 13560
#define S3_COSMASKr 13561
#define S3_COSMASK_MCr 13562
#define S3_COSWEIGHTSr 13563
#define S3_MAXBUCKETr 13564
#define S3_MAXBUCKETCONFIG_64r 13565
#define S3_MINBUCKETr 13566
#define S3_MINBUCKETCONFIG_64r 13567
#define S3_MINSPCONFIGr 13568
#define S3_MINSPCONFIG_MCr 13569
#define S3_WERRCOUNTr 13570
#define SA1_ECC_STATUSr 13571
#define SA2_ECC_STATUSr 13572
#define SAFC_PRI2COS_MAPPING_1r 13573
#define SAFC_PRI2COS_MAPPING_2r 13574
#define SAFC_RX_CONFIG_XPORT0r 13575
#define SAFC_RX_CONFIG_XPORT1r 13576
#define SAFC_RX_CONFIG_XPORT2r 13577
#define SAFC_RX_CONFIG_XPORT3r 13578
#define SBS_CONTROLr 13579
#define SB_DEBUG_QS_CIr 13580
#define SB_DEBUG_RB_CIr 13581
#define SB_DEBUG_TX_CIr 13582
#define SCHEDULERCONFIGMOD0_P24r 13583
#define SCHEDULERCONFIGMOD0_P25r 13584
#define SCHEDULERCONFIGMOD0_P26r 13585
#define SCHEDULERCONFIGMOD0_P27r 13586
#define SCHEDULERCONFIGMOD0_P28r 13587
#define SCHEDULERCONFIGMOD0_P0_7r 13588
#define SCHEDULERCONFIGMOD0_P16_23r 13589
#define SCHEDULERCONFIGMOD0_P8_15r 13590
#define SCHEDULERCONFIGMOD1_P24r 13591
#define SCHEDULERCONFIGMOD1_P0_7r 13592
#define SCHEDULERCONFIGMOD1_P16_23r 13593
#define SCHEDULERCONFIGMOD1_P8_15r 13594
#define SC_BYTE_METER_CONFIGr 13595
#define SC_CMD_INJECT_CTRL0r 13596
#define SC_CMD_INJECT_CTRL1r 13597
#define SC_CMD_INJECT_CTRL2r 13598
#define SC_CMD_INJECT_DATA0r 13599
#define SC_CMD_INJECT_DATA1r 13600
#define SC_CMD_INJECT_DATA2r 13601
#define SC_CMD_INJECT_DATA3r 13602
#define SC_CMD_INJECT_DATA4r 13603
#define SC_CMD_INJECT_DATA5r 13604
#define SC_CMD_INJECT_DATA6r 13605
#define SC_CMD_INJECT_DATA7r 13606
#define SC_CMD_INJECT_DATA8r 13607
#define SC_CMD_INJECT_DATA9r 13608
#define SC_CONFIG0r 13609
#define SC_CONFIG1r 13610
#define SC_CONFIG2r 13611
#define SC_CONFIG3r 13612
#define SC_CONFIG_TDMCALSWAPr 13613
#define SC_DEBUG_CMD_CODE0r 13614
#define SC_DEBUG_CMD_CODE1r 13615
#define SC_DEBUG_CMD_CODE2r 13616
#define SC_ECC_DEBUGr 13617
#define SC_ECC_ERROR0r 13618
#define SC_ECC_ERROR0_MASKr 13619
#define SC_ECC_STATUS0r 13620
#define SC_ERROR0r 13621
#define SC_ERROR1r 13622
#define SC_ERROR2r 13623
#define SC_ERROR0_MASKr 13624
#define SC_ERROR1_MASKr 13625
#define SC_ERROR2_MASKr 13626
#define SC_LINK_ENABLE_REMAP0r 13627
#define SC_LINK_ENABLE_REMAP1r 13628
#define SC_LINK_ENABLE_REMAP2r 13629
#define SC_LINK_ENABLE_REMAP3r 13630
#define SC_LINK_STATUS_REMAP0r 13631
#define SC_LINK_STATUS_REMAP1r 13632
#define SC_LINK_STATUS_REMAP2r 13633
#define SC_LINK_STATUS_REMAP3r 13634
#define SC_LINK_STATUS_REMAP4r 13635
#define SC_LINK_STATUS_REMAP5r 13636
#define SC_SFI_PAUSE_STATUS0r 13637
#define SC_SFI_PAUSE_STATUS1r 13638
#define SC_STATUS0r 13639
#define SC_STATUS1r 13640
#define SC_STATUS_TDMCALSWAP0r 13641
#define SC_STATUS_TDMCALSWAP1r 13642
#define SC_SW_RESETr 13643
#define SC_TOP_SFI_ERROR0r 13644
#define SC_TOP_SFI_ERROR0_MASKr 13645
#define SC_TOP_SFI_NUM_REMAP0r 13646
#define SC_TOP_SFI_PORT_CONFIG0r 13647
#define SC_TOP_SFI_RX_SOT_CNTr 13648
#define SC_TOP_SFI_RX_TEST_CNTr 13649
#define SC_TOP_SFI_TX_TEST_CNTr 13650
#define SC_TOP_SI_CONFIG0r 13651
#define SC_TOP_SI_CONFIG1r 13652
#define SC_TOP_SI_CONFIG2r 13653
#define SC_TOP_SI_CONFIG3r 13654
#define SC_TOP_SI_DEBUG0r 13655
#define SC_TOP_SI_DEBUG1r 13656
#define SC_TOP_SI_ECC_DEBUGr 13657
#define SC_TOP_SI_ECC_ERRORr 13658
#define SC_TOP_SI_ECC_ERROR_MASKr 13659
#define SC_TOP_SI_ECC_STATUSr 13660
#define SC_TOP_SI_ERROR0r 13661
#define SC_TOP_SI_ERROR1r 13662
#define SC_TOP_SI_ERROR0_MASKr 13663
#define SC_TOP_SI_ERROR1_MASKr 13664
#define SC_TOP_SI_MEM_DEBUGr 13665
#define SC_TOP_SI_PRBS_STATUSr 13666
#define SC_TOP_SI_SD_CONFIGr 13667
#define SC_TOP_SI_SD_PLL_CONFIGr 13668
#define SC_TOP_SI_SD_RESETr 13669
#define SC_TOP_SI_SD_STATUSr 13670
#define SC_TOP_SI_STATEr 13671
#define SC_TOP_SI_STATUS0r 13672
#define SC_TOP_SI_STICKY_STATEr 13673
#define SC_TRACE_IF_QS_SC_PU_CAPT_0r 13674
#define SC_TRACE_IF_QS_SC_PU_CONTROLr 13675
#define SC_TRACE_IF_QS_SC_PU_COUNTERr 13676
#define SC_TRACE_IF_QS_SC_PU_MASK0_FIELDr 13677
#define SC_TRACE_IF_QS_SC_PU_VALUE0_FIELDr 13678
#define SC_TRACE_IF_SI_SC_RX_PORT0_CAPT_0r 13679
#define SC_TRACE_IF_SI_SC_RX_PORT0_CONTROLr 13680
#define SC_TRACE_IF_SI_SC_RX_PORT0_COUNTERr 13681
#define SC_TRACE_IF_SI_SC_RX_PORT0_MASK0_FIELDr 13682
#define SC_TRACE_IF_SI_SC_RX_PORT0_VALUE0_FIELDr 13683
#define SC_TRACE_IF_SI_SC_RX_PORT1_CAPT_0r 13684
#define SC_TRACE_IF_SI_SC_RX_PORT1_CONTROLr 13685
#define SC_TRACE_IF_SI_SC_RX_PORT1_COUNTERr 13686
#define SC_TRACE_IF_SI_SC_RX_PORT1_MASK0_FIELDr 13687
#define SC_TRACE_IF_SI_SC_RX_PORT1_VALUE0_FIELDr 13688
#define SC_TRACE_IF_STATUSr 13689
#define SC_TRACE_IF_STATUS_MASKr 13690
#define SEER_CONFIGr 13691
#define SEER_HG_L2_LOOKUP_CONFIGr 13692
#define SEVPMC1C1r 13693
#define SEVPMC1C2r 13694
#define SEVPMC2C1r 13695
#define SEVPMC2C2r 13696
#define SEVPMC3C1r 13697
#define SEVPMC3C2r 13698
#define SEVPMC4C1r 13699
#define SEVPMC4C2r 13700
#define SEVPMDH1r 13701
#define SEVPMDH2r 13702
#define SEVPMG1C1r 13703
#define SEVPMG1C2r 13704
#define SEVPMG2C1r 13705
#define SEVPMG2C2r 13706
#define SEVPMG3C1r 13707
#define SEVPMG3C2r 13708
#define SEVPMG4C1r 13709
#define SEVPMG4C2r 13710
#define SEVPMG5C1r 13711
#define SEVPMG5C2r 13712
#define SEVPMG6C1r 13713
#define SEVPMG6C2r 13714
#define SEVPMG7C1r 13715
#define SEVPMG7C2r 13716
#define SEVPMG8C1r 13717
#define SEVPMG8C2r 13718
#define SEVPMSP1r 13719
#define SEVPMSP2r 13720
#define SFD_OFFSETr 13721
#define SFI_ERROR0r 13722
#define SFI_ERROR0_MASKr 13723
#define SFI_NUM_REMAP0r 13724
#define SFI_PAUSE_STATUS0r 13725
#define SFI_PAUSE_STATUS1r 13726
#define SFI_PORT_CONFIG0r 13727
#define SFI_RX_SOT_CNTr 13728
#define SFI_RX_TEST_CNTr 13729
#define SFI_TOP_CONFIG0r 13730
#define SFI_TX_TEST_CNTr 13731
#define SFLOW_EGR_RAND_SEEDr 13732
#define SFLOW_EGR_THRESHOLDr 13733
#define SFLOW_ING_RAND_SEEDr 13734
#define SFLOW_ING_THRESHOLDr 13735
#define SF_TRACE_IF_CAPT_0r 13736
#define SF_TRACE_IF_CAPT_1r 13737
#define SF_TRACE_IF_CAPT_2r 13738
#define SF_TRACE_IF_CONTROLr 13739
#define SF_TRACE_IF_COUNTERr 13740
#define SF_TRACE_IF_FIELD_MASK0r 13741
#define SF_TRACE_IF_FIELD_VALUE0r 13742
#define SF_TRACE_IF_STATUSr 13743
#define SF_TRACE_IF_STATUS_MASKr 13744
#define SHAPERMAXBWCOSr 13745
#define SHAPERMAXBWPORTr 13746
#define SHAPER_EVENT_BLOCKr 13747
#define SHAPER_LOOP_SIZEr 13748
#define SHAPER_QUEUE_FABRIC_RANGE_ENDr 13749
#define SHAPER_QUEUE_FABRIC_RANGE_STARTr 13750
#define SHAPER_QUEUE_LOCAL_RANGE_ENDr 13751
#define SHAPER_QUEUE_LOCAL_RANGE_STARTr 13752
#define SHAPING_CONTROLr 13753
#define SHAPING_MODEr 13754
#define SHAPING_MODE_24Qr 13755
#define SIMPLEREDCONFIGr 13756
#define SI_CONFIG0r 13757
#define SI_CONFIG1r 13758
#define SI_CONFIG2r 13759
#define SI_CONFIG3r 13760
#define SI_DEBUG0r 13761
#define SI_DEBUG1r 13762
#define SI_ECC_DEBUGr 13763
#define SI_ECC_ERRORr 13764
#define SI_ECC_ERROR_MASKr 13765
#define SI_ECC_STATUSr 13766
#define SI_ERROR0r 13767
#define SI_ERROR1r 13768
#define SI_ERROR0_MASKr 13769
#define SI_ERROR1_MASKr 13770
#define SI_MEM_DEBUGr 13771
#define SI_PRBS_STATUSr 13772
#define SI_SD_CONFIGr 13773
#define SI_SD_PLL_CONFIGr 13774
#define SI_SD_RESETr 13775
#define SI_SD_STATUSr 13776
#define SI_STATEr 13777
#define SI_STATUS0r 13778
#define SI_STICKY_STATEr 13779
#define SMALLINGBUFFERTHRESr 13780
#define SMII_DLL_CONTROLr 13781
#define SOFTRESETPBMr 13782
#define SOFTRESETPBM_HIr 13783
#define SOME_RDI_DEFECT_STATUSr 13784
#define SOME_RMEP_CCM_DEFECT_STATUSr 13785
#define SOURCE_TRUNK_MAP_MODVIEW_PARITY_CONTROLr 13786
#define SOURCE_TRUNK_MAP_MODVIEW_PARITY_STATUS_INTRr 13787
#define SOURCE_TRUNK_MAP_MODVIEW_PARITY_STATUS_NACKr 13788
#define SOURCE_TRUNK_MAP_PARITY_CONTROLr 13789
#define SOURCE_TRUNK_MAP_PARITY_STATUSr 13790
#define SOURCE_VP_PARITY_CONTROLr 13791
#define SOURCE_VP_PARITY_STATUSr 13792
#define SOURCE_VP_PARITY_STATUS_INTRr 13793
#define SOURCE_VP_PARITY_STATUS_NACKr 13794
#define SP0_POOL_MODEr 13795
#define SPORT_CTL_REGr 13796
#define SPORT_ECC_CONTROLr 13797
#define SPORT_FORCE_DOUBLE_BIT_ERRORr 13798
#define SPORT_FORCE_SINGLE_BIT_ERRORr 13799
#define SPORT_INTR_ENABLEr 13800
#define SPORT_INTR_STATUSr 13801
#define SPORT_RX_FIFO_MEM_ECC_STATUSr 13802
#define SPORT_TX_FIFO_MEM_ECC_STATUSr 13803
#define SPP_CFG_FIFO_THRESHr 13804
#define SPP_CFG_NO_OVERRIDEr 13805
#define SPP_PRIORITY0r 13806
#define SPP_PRIORITY1r 13807
#define SQFSUM1_TCID_0r 13808
#define SQFSUM1_TCID_1r 13809
#define SQFSUM1_TCID_2r 13810
#define SQFSUM1_TCID_3r 13811
#define SQFSUM1_TCID_4r 13812
#define SQFSUM1_TCID_5r 13813
#define SQFSUM1_TCID_6r 13814
#define SQFSUM1_TCID_7r 13815
#define SQFSUM1_TCID_8r 13816
#define SQFSUM1_TCID_9r 13817
#define SQFSUM1_TCID_10r 13818
#define SQFSUM1_TCID_11r 13819
#define SQFSUM1_TCID_12r 13820
#define SQFSUM1_TCID_13r 13821
#define SQFSUM1_TCID_14r 13822
#define SQFSUM1_TCID_15r 13823
#define SQFSUM2_TCID_0r 13824
#define SQFSUM2_TCID_1r 13825
#define SQFSUM2_TCID_2r 13826
#define SQFSUM2_TCID_3r 13827
#define SQFSUM2_TCID_4r 13828
#define SQFSUM2_TCID_5r 13829
#define SQFSUM2_TCID_6r 13830
#define SQFSUM2_TCID_7r 13831
#define SQFSUM2_TCID_8r 13832
#define SQFSUM2_TCID_9r 13833
#define SQFSUM2_TCID_10r 13834
#define SQFSUM2_TCID_11r 13835
#define SQFSUM2_TCID_12r 13836
#define SQFSUM2_TCID_13r 13837
#define SQFSUM2_TCID_14r 13838
#define SQFSUM2_TCID_15r 13839
#define SRAM_0_ECC_ERROR_ADDRESSr 13840
#define SRAM_0_ECC_ERROR_STATUSr 13841
#define SRAM_1_ECC_ERROR_ADDRESSr 13842
#define SRAM_1_ECC_ERROR_STATUSr 13843
#define SRAM_2_ECC_ERROR_ADDRESSr 13844
#define SRAM_2_ECC_ERROR_STATUSr 13845
#define SRAM_3_ECC_ERROR_ADDRESSr 13846
#define SRAM_3_ECC_ERROR_STATUSr 13847
#define SRAM_4_ECC_ERROR_ADDRESSr 13848
#define SRAM_4_ECC_ERROR_STATUSr 13849
#define SRAM_5_ECC_ERROR_ADDRESSr 13850
#define SRAM_5_ECC_ERROR_STATUSr 13851
#define SRAM_6_ECC_ERROR_ADDRESSr 13852
#define SRAM_6_ECC_ERROR_STATUSr 13853
#define SRAM_7_ECC_ERROR_ADDRESSr 13854
#define SRAM_7_ECC_ERROR_STATUSr 13855
#define SRCMOD2IBPr 13856
#define SRC_MODID_BLOCK_PARITY_CONTROLr 13857
#define SRC_MODID_BLOCK_PARITY_STATUSr 13858
#define SRC_MODID_EGRESS_PARITY_CONTROLr 13859
#define SRC_MODID_EGRESS_PARITY_STATUS_INTRr 13860
#define SRC_MODID_EGRESS_PARITY_STATUS_NACKr 13861
#define SRC_MODID_EGRESS_SELr 13862
#define SRC_MODID_INGRESS_BLOCK_PARITY_CONTROLr 13863
#define SRC_MODID_INGRESS_BLOCK_PARITY_STATUS_INTRr 13864
#define SRC_MODID_INGRESS_BLOCK_PARITY_STATUS_NACKr 13865
#define SRC_TRUNK_ECC_CONTROLr 13866
#define SRC_TRUNK_ECC_STATUS_INTRr 13867
#define SRC_TRUNK_ECC_STATUS_NACKr 13868
#define SRC_TRUNK_PARITY_CONTROLr 13869
#define SRC_TRUNK_PARITY_STATUSr 13870
#define SRP_CONTROL_1r 13871
#define SRP_CONTROL_2r 13872
#define STAGE_INTRr 13873
#define START_BY_START_ERRORr 13874
#define START_BY_START_ERROR0_64r 13875
#define START_BY_START_ERROR1_64r 13876
#define START_BY_START_ERROR_64r 13877
#define START_BY_START_ERR_STATr 13878
#define STATUS_BSEr 13879
#define STATUS_CSEr 13880
#define STATUS_HSEr 13881
#define STAT_CAUSEr 13882
#define STORM_CONTROL_METER_CONFIGr 13883
#define STORM_CONTROL_METER_MAPPINGr 13884
#define STSOSPER1_SI_0r 13885
#define STSOSPER1_SI_1r 13886
#define STSOSPER2_SI_0r 13887
#define STSOSPER2_SI_1r 13888
#define SUBNET_VLAN_CAM_BIST_ENABLEr 13889
#define SUBNET_VLAN_CAM_BIST_S10_STATUSr 13890
#define SUBNET_VLAN_CAM_BIST_S2_STATUSr 13891
#define SUBNET_VLAN_CAM_BIST_S3_STATUSr 13892
#define SUBNET_VLAN_CAM_BIST_S5_STATUSr 13893
#define SUBNET_VLAN_CAM_BIST_S6_STATUSr 13894
#define SUBNET_VLAN_CAM_BIST_S8_STATUSr 13895
#define SUBNET_VLAN_CAM_BIST_STATUSr 13896
#define SUBNET_VLAN_SAMr 13897
#define SW1_RAM_DBGCTRLr 13898
#define SW1_RAM_DBGCTRL_2r 13899
#define SW2_EOP_BUFFER_A_PARITY_CONTROLr 13900
#define SW2_EOP_BUFFER_A_PARITY_STATUS_INTRr 13901
#define SW2_EOP_BUFFER_B_PARITY_CONTROLr 13902
#define SW2_EOP_BUFFER_B_PARITY_STATUS_INTRr 13903
#define SW2_EOP_BUFFER_C_PARITY_CONTROLr 13904
#define SW2_EOP_BUFFER_C_PARITY_STATUS_INTRr 13905
#define SW2_FP_DST_ACTION_CONTROLr 13906
#define SW2_HW_CONTROLr 13907
#define SW2_RAM_CONTROL_0r 13908
#define SW2_RAM_CONTROL_1r 13909
#define SW2_RAM_CONTROL_2r 13910
#define SW2_RAM_CONTROL_3r 13911
#define SW2_RAM_CONTROL_4r 13912
#define SW2_RAM_CONTROL_5r 13913
#define SW2_RAM_CONTROL_6r 13914
#define SW2_RAM_CONTROL_7r 13915
#define SW2_RAM_CONTROL_8r 13916
#define SYSBRG1_SI_0r 13917
#define SYSBRG1_SI_1r 13918
#define SYSBRG2_SI_0r 13919
#define SYSBRG2_SI_1r 13920
#define SYSCLKCFG1_SI_0r 13921
#define SYSCLKCFG1_SI_1r 13922
#define SYSCLKCFG2_SI_0r 13923
#define SYSCLKCFG2_SI_1r 13924
#define SYSCLTS1_SI_0r 13925
#define SYSCLTS1_SI_1r 13926
#define SYSCLTS2_SI_0r 13927
#define SYSCLTS2_SI_1r 13928
#define SYSTEM_CONFIG_MODVIEW_PARITY_CONTROLr 13929
#define SYSTEM_CONFIG_MODVIEW_PARITY_STATUS_INTRr 13930
#define SYSTEM_CONFIG_MODVIEW_PARITY_STATUS_NACKr 13931
#define SYSTEM_CONFIG_PARITY_CONTROLr 13932
#define SYSTEM_CONFIG_PARITY_STATUS_INTRr 13933
#define SYSTEM_CONFIG_PARITY_STATUS_NACKr 13934
#define SYSTSO1_SI_0r 13935
#define SYSTSO1_SI_1r 13936
#define SYSTSO2_SI_0r 13937
#define SYSTSO2_SI_1r 13938
#define SYSTSOFPH_SI_0r 13939
#define SYSTSOFPH_SI_1r 13940
#define SYS_CONTROLr 13941
#define SYS_MAC_ACTIONr 13942
#define SYS_MAC_COUNTr 13943
#define SYS_MAC_LIMITr 13944
#define SYS_MAC_LIMIT_CONTROLr 13945
#define T64r 13946
#define T127r 13947
#define T255r 13948
#define T511r 13949
#define T1023r 13950
#define T1518r 13951
#define T2047r 13952
#define T4095r 13953
#define T9216r 13954
#define T16383r 13955
#define TABRTr 13956
#define TAGEr 13957
#define TAG_0r 13958
#define TAG_1r 13959
#define TBCAr 13960
#define TBYTr 13961
#define TCAM_TYPE1_IP_0r 13962
#define TCAM_TYPE1_IP_1r 13963
#define TCAM_TYPE1_IP_2r 13964
#define TCAM_TYPE2_T144_CONFIGr 13965
#define TCAM_TYPE2_T72_CONFIGr 13966
#define TCAM_TYPE2_UD_CONFIGr 13967
#define TCEr 13968
#define TCFIDRr 13969
#define TCPUDP_PROTOCOLr 13970
#define TCPUDP_PROTOCOL_ENABLEr 13971
#define TDACTr 13972
#define TDBGC0r 13973
#define TDBGC1r 13974
#define TDBGC2r 13975
#define TDBGC3r 13976
#define TDBGC4r 13977
#define TDBGC5r 13978
#define TDBGC6r 13979
#define TDBGC7r 13980
#define TDBGC8r 13981
#define TDBGC9r 13982
#define TDBGC10r 13983
#define TDBGC11r 13984
#define TDBGC12r 13985
#define TDBGC13r 13986
#define TDBGC14r 13987
#define TDBGC0_SELECTr 13988
#define TDBGC10_SELECTr 13989
#define TDBGC11_SELECTr 13990
#define TDBGC1_SELECTr 13991
#define TDBGC2_SELECTr 13992
#define TDBGC3_SELECTr 13993
#define TDBGC4_SELECTr 13994
#define TDBGC5_SELECTr 13995
#define TDBGC6_SELECTr 13996
#define TDBGC7_SELECTr 13997
#define TDBGC8_SELECTr 13998
#define TDBGC9_SELECTr 13999
#define TDBGC_SELECTr 14000
#define TDFRr 14001
#define TDM_ENr 14002
#define TDM_SYNCr 14003
#define TDVLNr 14004
#define TECMUX1r 14005
#define TECMUX2r 14006
#define TEDFr 14007
#define TEPCFG_CID_0r 14008
#define TEPCFG_CID_1r 14009
#define TEPCFG_CID_2r 14010
#define TEPCFG_CID_3r 14011
#define TEPCFG_CID_4r 14012
#define TEPCFG_CID_5r 14013
#define TEPCFG_CID_6r 14014
#define TEPCFG_CID_7r 14015
#define TEPCFG_CID_8r 14016
#define TEPCFG_CID_9r 14017
#define TEPCFG_CID_10r 14018
#define TEPCFG_CID_11r 14019
#define TEPCFG_CID_12r 14020
#define TEPCFG_CID_13r 14021
#define TEPCFG_CID_14r 14022
#define TEPCFG_CID_15r 14023
#define TERRr 14024
#define TEST2r 14025
#define TFCSr 14026
#define TFRGr 14027
#define THDIEMA_BUFFER_CELL_LIMIT_SPr 14028
#define THDIEMA_BUFFER_CELL_LIMIT_SP_SHAREDr 14029
#define THDIEMA_CELL_RESET_LIMIT_OFFSET_SPr 14030
#define THDIEMA_CELL_SPAP_RED_OFFSET_SPr 14031
#define THDIEMA_CELL_SPAP_YELLOW_OFFSET_SPr 14032
#define THDIEMA_COLOR_AWAREr 14033
#define THDIEMA_FLOW_CONTROL_XOFF_STATEr 14034
#define THDIEMA_GLOBAL_HDRM_COUNTr 14035
#define THDIEMA_GLOBAL_HDRM_LIMITr 14036
#define THDIEMA_INPUT_PORT_RX_ENABLE0_64r 14037
#define THDIEMA_INPUT_PORT_RX_ENABLE1_64r 14038
#define THDIEMA_MEMORY_TM_0r 14039
#define THDIEMA_MEMORY_TM_1r 14040
#define THDIEMA_PARITY_ERROR_COUNTERr 14041
#define THDIEMA_PARITY_ERROR_STATUS_0r 14042
#define THDIEMA_PARITY_ERROR_STATUS_1r 14043
#define THDIEMA_PG_GBL_HDRM_COUNTr 14044
#define THDIEMA_PG_HDRM_COUNT_CELLr 14045
#define THDIEMA_PG_HDRM_LIMIT_CELLr 14046
#define THDIEMA_PG_MIN_CELLr 14047
#define THDIEMA_PG_MIN_COUNT_CELLr 14048
#define THDIEMA_PG_PORT_MIN_COUNT_CELLr 14049
#define THDIEMA_PG_RESET_FLOOR_CELLr 14050
#define THDIEMA_PG_RESET_OFFSET_CELLr 14051
#define THDIEMA_PG_RESET_VALUE_CELLr 14052
#define THDIEMA_PG_SHARED_COUNT_CELLr 14053
#define THDIEMA_PG_SHARED_LIMIT_CELLr 14054
#define THDIEMA_POOL_DROP_STATEr 14055
#define THDIEMA_PORT_COUNT_CELLr 14056
#define THDIEMA_PORT_FC_STATUSr 14057
#define THDIEMA_PORT_LIMIT_STATE_0r 14058
#define THDIEMA_PORT_LIMIT_STATE_1r 14059
#define THDIEMA_PORT_MAX_PKT_SIZEr 14060
#define THDIEMA_PORT_MAX_SHARED_CELLr 14061
#define THDIEMA_PORT_MIN_CELLr 14062
#define THDIEMA_PORT_MIN_COUNT_CELLr 14063
#define THDIEMA_PORT_MIN_PG_ENABLEr 14064
#define THDIEMA_PORT_OVQ_PAUSE_ENABLE0r 14065
#define THDIEMA_PORT_OVQ_PAUSE_ENABLE1r 14066
#define THDIEMA_PORT_PAUSE_ENABLE0_64r 14067
#define THDIEMA_PORT_PAUSE_ENABLE1_64r 14068
#define THDIEMA_PORT_PG_SPIDr 14069
#define THDIEMA_PORT_PRI_GRP0r 14070
#define THDIEMA_PORT_PRI_GRP1r 14071
#define THDIEMA_PORT_PRI_XON_ENABLEr 14072
#define THDIEMA_PORT_RESUME_LIMIT_CELLr 14073
#define THDIEMA_PORT_SHARED_COUNT_CELLr 14074
#define THDIEMA_PORT_SHARED_MAX_PG_ENABLEr 14075
#define THDIEMA_THDI_BYPASSr 14076
#define THDIEMA_TOTAL_BUFFER_COUNT_CELLr 14077
#define THDIEMA_TOTAL_BUFFER_COUNT_CELL_SPr 14078
#define THDIEMA_TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr 14079
#define THDIEMA_USE_SP_SHAREDr 14080
#define THDIEXT_BUFFER_CELL_LIMIT_SPr 14081
#define THDIEXT_BUFFER_CELL_LIMIT_SP_SHAREDr 14082
#define THDIEXT_CELL_RESET_LIMIT_OFFSET_SPr 14083
#define THDIEXT_CELL_SPAP_RED_OFFSET_SPr 14084
#define THDIEXT_CELL_SPAP_YELLOW_OFFSET_SPr 14085
#define THDIEXT_COLOR_AWAREr 14086
#define THDIEXT_FLOW_CONTROL_XOFF_STATEr 14087
#define THDIEXT_GLOBAL_HDRM_COUNTr 14088
#define THDIEXT_GLOBAL_HDRM_LIMITr 14089
#define THDIEXT_INPUT_PORT_RX_ENABLE0_64r 14090
#define THDIEXT_INPUT_PORT_RX_ENABLE1_64r 14091
#define THDIEXT_MEMORY_TM_0r 14092
#define THDIEXT_MEMORY_TM_1r 14093
#define THDIEXT_PARITY_ERROR_COUNTERr 14094
#define THDIEXT_PARITY_ERROR_STATUS_0r 14095
#define THDIEXT_PARITY_ERROR_STATUS_1r 14096
#define THDIEXT_PG_GBL_HDRM_COUNTr 14097
#define THDIEXT_PG_HDRM_COUNT_CELLr 14098
#define THDIEXT_PG_HDRM_LIMIT_CELLr 14099
#define THDIEXT_PG_MIN_CELLr 14100
#define THDIEXT_PG_MIN_COUNT_CELLr 14101
#define THDIEXT_PG_PORT_MIN_COUNT_CELLr 14102
#define THDIEXT_PG_RESET_FLOOR_CELLr 14103
#define THDIEXT_PG_RESET_OFFSET_CELLr 14104
#define THDIEXT_PG_RESET_VALUE_CELLr 14105
#define THDIEXT_PG_SHARED_COUNT_CELLr 14106
#define THDIEXT_PG_SHARED_LIMIT_CELLr 14107
#define THDIEXT_POOL_DROP_STATEr 14108
#define THDIEXT_PORT_COUNT_CELLr 14109
#define THDIEXT_PORT_FC_STATUSr 14110
#define THDIEXT_PORT_LIMIT_STATE_0r 14111
#define THDIEXT_PORT_LIMIT_STATE_1r 14112
#define THDIEXT_PORT_MAX_PKT_SIZEr 14113
#define THDIEXT_PORT_MAX_SHARED_CELLr 14114
#define THDIEXT_PORT_MIN_CELLr 14115
#define THDIEXT_PORT_MIN_COUNT_CELLr 14116
#define THDIEXT_PORT_MIN_PG_ENABLEr 14117
#define THDIEXT_PORT_OVQ_PAUSE_ENABLE0r 14118
#define THDIEXT_PORT_OVQ_PAUSE_ENABLE1r 14119
#define THDIEXT_PORT_PAUSE_ENABLE0_64r 14120
#define THDIEXT_PORT_PAUSE_ENABLE1_64r 14121
#define THDIEXT_PORT_PG_SPIDr 14122
#define THDIEXT_PORT_PRI_GRP0r 14123
#define THDIEXT_PORT_PRI_GRP1r 14124
#define THDIEXT_PORT_PRI_XON_ENABLEr 14125
#define THDIEXT_PORT_RESUME_LIMIT_CELLr 14126
#define THDIEXT_PORT_SHARED_COUNT_CELLr 14127
#define THDIEXT_PORT_SHARED_MAX_PG_ENABLEr 14128
#define THDIEXT_THDI_BYPASSr 14129
#define THDIEXT_TOTAL_BUFFER_COUNT_CELLr 14130
#define THDIEXT_TOTAL_BUFFER_COUNT_CELL_SPr 14131
#define THDIEXT_TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr 14132
#define THDIEXT_USE_SP_SHAREDr 14133
#define THDIQEN_BUFFER_CELL_LIMIT_SPr 14134
#define THDIQEN_BUFFER_CELL_LIMIT_SP_SHAREDr 14135
#define THDIQEN_CELL_RESET_LIMIT_OFFSET_SPr 14136
#define THDIQEN_CELL_SPAP_RED_OFFSET_SPr 14137
#define THDIQEN_CELL_SPAP_YELLOW_OFFSET_SPr 14138
#define THDIQEN_COLOR_AWAREr 14139
#define THDIQEN_FLOW_CONTROL_XOFF_STATEr 14140
#define THDIQEN_GLOBAL_HDRM_COUNTr 14141
#define THDIQEN_GLOBAL_HDRM_LIMITr 14142
#define THDIQEN_INPUT_PORT_RX_ENABLE0_64r 14143
#define THDIQEN_INPUT_PORT_RX_ENABLE1_64r 14144
#define THDIQEN_MEMORY_TM_0r 14145
#define THDIQEN_MEMORY_TM_1r 14146
#define THDIQEN_PARITY_ERROR_COUNTERr 14147
#define THDIQEN_PARITY_ERROR_STATUS_0r 14148
#define THDIQEN_PARITY_ERROR_STATUS_1r 14149
#define THDIQEN_PG_GBL_HDRM_COUNTr 14150
#define THDIQEN_PG_HDRM_COUNT_CELLr 14151
#define THDIQEN_PG_HDRM_LIMIT_CELLr 14152
#define THDIQEN_PG_MIN_CELLr 14153
#define THDIQEN_PG_MIN_COUNT_CELLr 14154
#define THDIQEN_PG_PORT_MIN_COUNT_CELLr 14155
#define THDIQEN_PG_RESET_FLOOR_CELLr 14156
#define THDIQEN_PG_RESET_OFFSET_CELLr 14157
#define THDIQEN_PG_RESET_VALUE_CELLr 14158
#define THDIQEN_PG_SHARED_COUNT_CELLr 14159
#define THDIQEN_PG_SHARED_LIMIT_CELLr 14160
#define THDIQEN_POOL_DROP_STATEr 14161
#define THDIQEN_PORT_COUNT_CELLr 14162
#define THDIQEN_PORT_FC_STATUSr 14163
#define THDIQEN_PORT_LIMIT_STATE_0r 14164
#define THDIQEN_PORT_LIMIT_STATE_1r 14165
#define THDIQEN_PORT_MAX_PKT_SIZEr 14166
#define THDIQEN_PORT_MAX_SHARED_CELLr 14167
#define THDIQEN_PORT_MIN_CELLr 14168
#define THDIQEN_PORT_MIN_COUNT_CELLr 14169
#define THDIQEN_PORT_MIN_PG_ENABLEr 14170
#define THDIQEN_PORT_OVQ_PAUSE_ENABLE0r 14171
#define THDIQEN_PORT_OVQ_PAUSE_ENABLE1r 14172
#define THDIQEN_PORT_PAUSE_ENABLE0_64r 14173
#define THDIQEN_PORT_PAUSE_ENABLE1_64r 14174
#define THDIQEN_PORT_PG_SPIDr 14175
#define THDIQEN_PORT_PRI_GRP0r 14176
#define THDIQEN_PORT_PRI_GRP1r 14177
#define THDIQEN_PORT_PRI_XON_ENABLEr 14178
#define THDIQEN_PORT_RESUME_LIMIT_CELLr 14179
#define THDIQEN_PORT_SHARED_COUNT_CELLr 14180
#define THDIQEN_PORT_SHARED_MAX_PG_ENABLEr 14181
#define THDIQEN_THDI_BYPASSr 14182
#define THDIQEN_TOTAL_BUFFER_COUNT_CELLr 14183
#define THDIQEN_TOTAL_BUFFER_COUNT_CELL_SPr 14184
#define THDIQEN_TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr 14185
#define THDIQEN_USE_SP_SHAREDr 14186
#define THDIRQE_BUFFER_CELL_LIMIT_SPr 14187
#define THDIRQE_BUFFER_CELL_LIMIT_SP_SHAREDr 14188
#define THDIRQE_CELL_RESET_LIMIT_OFFSET_SPr 14189
#define THDIRQE_CELL_SPAP_RED_OFFSET_SPr 14190
#define THDIRQE_CELL_SPAP_YELLOW_OFFSET_SPr 14191
#define THDIRQE_COLOR_AWAREr 14192
#define THDIRQE_FLOW_CONTROL_XOFF_STATEr 14193
#define THDIRQE_GLOBAL_HDRM_COUNTr 14194
#define THDIRQE_GLOBAL_HDRM_LIMITr 14195
#define THDIRQE_INPUT_PORT_RX_ENABLE0_64r 14196
#define THDIRQE_INPUT_PORT_RX_ENABLE1_64r 14197
#define THDIRQE_MEMORY_TM_0r 14198
#define THDIRQE_MEMORY_TM_1r 14199
#define THDIRQE_PARITY_ERROR_COUNTERr 14200
#define THDIRQE_PARITY_ERROR_STATUS_0r 14201
#define THDIRQE_PARITY_ERROR_STATUS_1r 14202
#define THDIRQE_PG_GBL_HDRM_COUNTr 14203
#define THDIRQE_PG_HDRM_COUNT_CELLr 14204
#define THDIRQE_PG_HDRM_LIMIT_CELLr 14205
#define THDIRQE_PG_MIN_CELLr 14206
#define THDIRQE_PG_MIN_COUNT_CELLr 14207
#define THDIRQE_PG_PORT_MIN_COUNT_CELLr 14208
#define THDIRQE_PG_RESET_FLOOR_CELLr 14209
#define THDIRQE_PG_RESET_OFFSET_CELLr 14210
#define THDIRQE_PG_RESET_VALUE_CELLr 14211
#define THDIRQE_PG_SHARED_COUNT_CELLr 14212
#define THDIRQE_PG_SHARED_LIMIT_CELLr 14213
#define THDIRQE_POOL_DROP_STATEr 14214
#define THDIRQE_PORT_COUNT_CELLr 14215
#define THDIRQE_PORT_FC_STATUSr 14216
#define THDIRQE_PORT_LIMIT_STATE_0r 14217
#define THDIRQE_PORT_LIMIT_STATE_1r 14218
#define THDIRQE_PORT_MAX_PKT_SIZEr 14219
#define THDIRQE_PORT_MAX_SHARED_CELLr 14220
#define THDIRQE_PORT_MIN_CELLr 14221
#define THDIRQE_PORT_MIN_COUNT_CELLr 14222
#define THDIRQE_PORT_MIN_PG_ENABLEr 14223
#define THDIRQE_PORT_OVQ_PAUSE_ENABLE0r 14224
#define THDIRQE_PORT_OVQ_PAUSE_ENABLE1r 14225
#define THDIRQE_PORT_PAUSE_ENABLE0_64r 14226
#define THDIRQE_PORT_PAUSE_ENABLE1_64r 14227
#define THDIRQE_PORT_PG_SPIDr 14228
#define THDIRQE_PORT_PRI_GRP0r 14229
#define THDIRQE_PORT_PRI_GRP1r 14230
#define THDIRQE_PORT_PRI_XON_ENABLEr 14231
#define THDIRQE_PORT_RESUME_LIMIT_CELLr 14232
#define THDIRQE_PORT_SHARED_COUNT_CELLr 14233
#define THDIRQE_PORT_SHARED_MAX_PG_ENABLEr 14234
#define THDIRQE_THDI_BYPASSr 14235
#define THDIRQE_TOTAL_BUFFER_COUNT_CELLr 14236
#define THDIRQE_TOTAL_BUFFER_COUNT_CELL_SPr 14237
#define THDIRQE_TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr 14238
#define THDIRQE_USE_SP_SHAREDr 14239
#define THDI_BYPASSr 14240
#define THDO_BYPASSr 14241
#define THDO_DEBUGr 14242
#define THDO_DEBUG_DCM_PMr 14243
#define THDO_DEBUG_TM_UC0r 14244
#define THDO_DEBUG_TM_UC1r 14245
#define THDO_DEBUG_TM_UCSP0r 14246
#define THDO_DEBUG_TM_UCSP1r 14247
#define THDO_DROP_CTR_CONFIGr 14248
#define THDO_INTEROP_CONFIGr 14249
#define THDO_INTEROP_CONFIG_PLUSr 14250
#define THDO_MEMDEBUG_OPNCONFIGr 14251
#define THDO_MEMDEBUG_OPNCOUNTr 14252
#define THDO_MEMDEBUG_OPNOFFSETr 14253
#define THDO_MEMDEBUG_OPNSTATUSr 14254
#define THDO_MEMDEBUG_QCONFIGr 14255
#define THDO_MEMDEBUG_QCOUNTr 14256
#define THDO_MEMDEBUG_QOFFSETr 14257
#define THDO_MEMDEBUG_QRESETr 14258
#define THDO_MEMDEBUG_QSTATUSr 14259
#define THDO_MISCCONFIGr 14260
#define THDO_PARITY_ERROR_ADDRESSr 14261
#define THDO_PARITY_ERROR_COUNTr 14262
#define THDO_PARITY_ERROR_MASK1r 14263
#define THDO_PARITY_ERROR_MASK2r 14264
#define THDO_PARITY_ERROR_STATUS1r 14265
#define THDO_PARITY_ERROR_STATUS2r 14266
#define THDO_PARITY_ERROR_STATUS_64r 14267
#define THDO_QUEUE_DISABLE_CFG1r 14268
#define THDO_QUEUE_DISABLE_CFG2r 14269
#define THDO_QUEUE_DISABLE_STATUSr 14270
#define THDO_RQE_WORK_QUEUE_DROP_STATUS_64r 14271
#define THDO_UNICAST_DROP_EMIRROR_CNTr 14272
#define THRESHOLD_CONTROLr 14273
#define TICK_MODEr 14274
#define TIMDRr 14275
#define TIMER_RAW_INTR_STATUSr 14276
#define TIME_DOMAINr 14277
#define TIME_DOMAIN_CONFIGr 14278
#define TIMTLDr 14279
#define TIPr 14280
#define TIPAGEr 14281
#define TIPDr 14282
#define TJBDMAX1_TCID_0r 14283
#define TJBDMAX1_TCID_1r 14284
#define TJBDMAX1_TCID_2r 14285
#define TJBDMAX1_TCID_3r 14286
#define TJBDMAX1_TCID_4r 14287
#define TJBDMAX1_TCID_5r 14288
#define TJBDMAX1_TCID_6r 14289
#define TJBDMAX1_TCID_7r 14290
#define TJBDMAX1_TCID_8r 14291
#define TJBDMAX1_TCID_9r 14292
#define TJBDMAX1_TCID_10r 14293
#define TJBDMAX1_TCID_11r 14294
#define TJBDMAX1_TCID_12r 14295
#define TJBDMAX1_TCID_13r 14296
#define TJBDMAX1_TCID_14r 14297
#define TJBDMAX1_TCID_15r 14298
#define TJBDMAX2_TCID_0r 14299
#define TJBDMAX2_TCID_1r 14300
#define TJBDMAX2_TCID_2r 14301
#define TJBDMAX2_TCID_3r 14302
#define TJBDMAX2_TCID_4r 14303
#define TJBDMAX2_TCID_5r 14304
#define TJBDMAX2_TCID_6r 14305
#define TJBDMAX2_TCID_7r 14306
#define TJBDMAX2_TCID_8r 14307
#define TJBDMAX2_TCID_9r 14308
#define TJBDMAX2_TCID_10r 14309
#define TJBDMAX2_TCID_11r 14310
#define TJBDMAX2_TCID_12r 14311
#define TJBDMAX2_TCID_13r 14312
#define TJBDMAX2_TCID_14r 14313
#define TJBDMAX2_TCID_15r 14314
#define TJBRr 14315
#define TLCLr 14316
#define TMCAr 14317
#define TMCLr 14318
#define TMGVr 14319
#define TNCLr 14320
#define TNL_PROT_CHKr 14321
#define TNL_PROT_VALr 14322
#define TOP_BROAD_SYNC_PLL_CTRL_REGISTER_0r 14323
#define TOP_BROAD_SYNC_PLL_CTRL_REGISTER_1r 14324
#define TOP_BROAD_SYNC_PLL_CTRL_REGISTER_2r 14325
#define TOP_BROAD_SYNC_PLL_CTRL_REGISTER_3r 14326
#define TOP_BROAD_SYNC_PLL_CTRL_REGISTER_4r 14327
#define TOP_BROAD_SYNC_PLL_STATUSr 14328
#define TOP_CES_PLL_CTRL_REGISTER_0r 14329
#define TOP_CES_PLL_CTRL_REGISTER_1r 14330
#define TOP_CES_PLL_CTRL_REGISTER_2r 14331
#define TOP_CES_PLL_CTRL_REGISTER_3r 14332
#define TOP_CES_PLL_CTRL_REGISTER_4r 14333
#define TOP_CES_PLL_CTRL_REGISTER_5r 14334
#define TOP_CES_PLL_STATUSr 14335
#define TOP_CORE_PLL0_CTRL_REGISTER_0r 14336
#define TOP_CORE_PLL0_CTRL_REGISTER_1r 14337
#define TOP_CORE_PLL0_CTRL_REGISTER_2r 14338
#define TOP_CORE_PLL0_CTRL_REGISTER_3r 14339
#define TOP_CORE_PLL0_CTRL_REGISTER_4r 14340
#define TOP_CORE_PLL0_CTRL_REGISTER_5r 14341
#define TOP_CORE_PLL0_STATUSr 14342
#define TOP_DEV_REV_IDr 14343
#define TOP_L1_SYNCE_CLK_LINK_STATUS_1r 14344
#define TOP_L1_SYNCE_CLK_LINK_STATUS_2r 14345
#define TOP_MISC_CONTROLr 14346
#define TOP_MISC_CONTROL_2r 14347
#define TOP_MISC_CONTROL_3r 14348
#define TOP_MISC_STATUSr 14349
#define TOP_MISC_STATUS_2r 14350
#define TOP_MMU_PLL1_CTRL0r 14351
#define TOP_MMU_PLL1_CTRL1r 14352
#define TOP_MMU_PLL1_CTRL2r 14353
#define TOP_MMU_PLL1_CTRL3r 14354
#define TOP_MMU_PLL1_SSC_CTRLr 14355
#define TOP_MMU_PLL2_CTRL0r 14356
#define TOP_MMU_PLL2_CTRL1r 14357
#define TOP_MMU_PLL2_CTRL2r 14358
#define TOP_MMU_PLL2_CTRL3r 14359
#define TOP_MMU_PLL2_SSC_CTRLr 14360
#define TOP_MMU_PLL3_CTRL0r 14361
#define TOP_MMU_PLL3_CTRL1r 14362
#define TOP_MMU_PLL3_CTRL2r 14363
#define TOP_MMU_PLL3_CTRL3r 14364
#define TOP_MMU_PLL3_SSC_CTRLr 14365
#define TOP_MMU_PLL_INITr 14366
#define TOP_MMU_PLL_STATUS0r 14367
#define TOP_MMU_PLL_STATUS1r 14368
#define TOP_QUAD0_MDIO_CONFIG_0r 14369
#define TOP_QUAD0_MDIO_CONFIG_1r 14370
#define TOP_QUAD0_MDIO_CONFIG_2r 14371
#define TOP_QUAD1_MDIO_CONFIG_0r 14372
#define TOP_QUAD1_MDIO_CONFIG_1r 14373
#define TOP_QUAD1_MDIO_CONFIG_2r 14374
#define TOP_SOFT_RESET_REGr 14375
#define TOP_SOFT_RESET_REG_2r 14376
#define TOP_SWITCH_FEATURE_ENABLE_1r 14377
#define TOP_SWITCH_FEATURE_ENABLE_2r 14378
#define TOP_SWITCH_FEATURE_ENABLE_3r 14379
#define TOP_SWITCH_FEATURE_ENABLE_4r 14380
#define TOP_TAP_CONTROLr 14381
#define TOP_THERMAL_PVTMON_CALIBRATIONr 14382
#define TOP_THERMAL_PVTMON_CTRLr 14383
#define TOP_THERMAL_PVTMON_CTRL_2r 14384
#define TOP_THERMAL_PVTMON_RESULT_0r 14385
#define TOP_THERMAL_PVTMON_RESULT_1r 14386
#define TOP_THERMAL_PVTMON_RESULT_2r 14387
#define TOP_THERMAL_PVTMON_RESULT_3r 14388
#define TOP_TIME_SYNC_PLL_CTRL_REGISTER_0r 14389
#define TOP_TIME_SYNC_PLL_CTRL_REGISTER_1r 14390
#define TOP_TIME_SYNC_PLL_CTRL_REGISTER_2r 14391
#define TOP_TIME_SYNC_PLL_CTRL_REGISTER_3r 14392
#define TOP_TIME_SYNC_PLL_CTRL_REGISTER_4r 14393
#define TOP_TIME_SYNC_PLL_STATUSr 14394
#define TOP_XGXS0_PLL_CONTROL_1r 14395
#define TOP_XGXS0_PLL_CONTROL_2r 14396
#define TOP_XGXS0_PLL_CONTROL_3r 14397
#define TOP_XGXS0_PLL_CONTROL_4r 14398
#define TOP_XGXS0_PLL_CONTROL_5r 14399
#define TOP_XGXS0_PLL_STATUSr 14400
#define TOP_XGXS1_PLL_CONTROL_1r 14401
#define TOP_XGXS1_PLL_CONTROL_2r 14402
#define TOP_XGXS1_PLL_CONTROL_3r 14403
#define TOP_XGXS1_PLL_CONTROL_4r 14404
#define TOP_XGXS1_PLL_CONTROL_5r 14405
#define TOP_XGXS1_PLL_STATUSr 14406
#define TOP_XGXS_MDIO_CONFIG_0r 14407
#define TOP_XGXS_MDIO_CONFIG_1r 14408
#define TOP_XGXS_MDIO_CONFIG_2r 14409
#define TOP_XGXS_MDIO_CONFIG_3r 14410
#define TOQEMPTYr 14411
#define TOQEMPTY_64r 14412
#define TOQEMPTY_CPU_PORT_0r 14413
#define TOQEMPTY_CPU_PORT_1r 14414
#define TOQ_ACTIVATEQr 14415
#define TOQ_ACTIVATEQ_64r 14416
#define TOQ_ACTIVATEQ_CPU_PORT_0r 14417
#define TOQ_ACTIVATEQ_CPU_PORT_1r 14418
#define TOQ_CELLHDRERRPTRr 14419
#define TOQ_CELLLINKERRPTRr 14420
#define TOQ_CONFIGr 14421
#define TOQ_CONFIG_64r 14422
#define TOQ_COS_SWITCH_STATUSr 14423
#define TOQ_CPQLINKERRPTRr 14424
#define TOQ_DEBUG_EXT_PQE_WATERMARKr 14425
#define TOQ_DEBUG_INT_PQE_WATERMARKr 14426
#define TOQ_DIS_IPMC_REPLICATIONr 14427
#define TOQ_DIS_IPMC_REPLICATION_64r 14428
#define TOQ_ECC_DEBUGr 14429
#define TOQ_EG_CREDITr 14430
#define TOQ_EMPTY_DEQ_STATUSr 14431
#define TOQ_ENQIPMCGRPERRPTR0r 14432
#define TOQ_ENQIPMCGRPERRPTR1r 14433
#define TOQ_ENQ_DROP_CNTr 14434
#define TOQ_EP_BP_STATUSr 14435
#define TOQ_EP_CREDITr 14436
#define TOQ_ERRINTRr 14437
#define TOQ_ERRINTR0r 14438
#define TOQ_ERRINTR1r 14439
#define TOQ_ERRINTR0_64r 14440
#define TOQ_ERRORr 14441
#define TOQ_ERROR_MASKr 14442
#define TOQ_EXT_MEM_BW_MAP_TABLEr 14443
#define TOQ_EXT_MEM_BW_TIMER_CFGr 14444
#define TOQ_FAST_FLUSHr 14445
#define TOQ_IPMCERRINTRr 14446
#define TOQ_IPMCGRPERRPTR0r 14447
#define TOQ_IPMCGRPERRPTR1r 14448
#define TOQ_IPMCVLANERRPTRr 14449
#define TOQ_IPMC_FAST_FLUSHr 14450
#define TOQ_IPMC_FAST_FLUSH_64r 14451
#define TOQ_IPMC_REPLICATION_STATr 14452
#define TOQ_IPMC_REPLICATION_STAT_64r 14453
#define TOQ_MEM_DEBUGr 14454
#define TOQ_PKTHDR1ERRPTRr 14455
#define TOQ_PKTLINKERRINTRr 14456
#define TOQ_PKTLINKERRPTRr 14457
#define TOQ_PORT_ACTIVATE_PIPE0r 14458
#define TOQ_PORT_ACTIVATE_PIPE1r 14459
#define TOQ_PORT_BW_CTRLr 14460
#define TOQ_PORT_NOTEMPTY_PIPE0r 14461
#define TOQ_PORT_NOTEMPTY_PIPE1r 14462
#define TOQ_PORT_STATUSr 14463
#define TOQ_PORT_STATUS_MASKr 14464
#define TOQ_PORT_STATUS_PIPE0r 14465
#define TOQ_PORT_STATUS_PIPE1r 14466
#define TOQ_PTR_SEL_CFGr 14467
#define TOQ_PTR_SEL_STATUS0r 14468
#define TOQ_PTR_SEL_STATUS1r 14469
#define TOQ_QEN_ACCOUNT_CFGr 14470
#define TOQ_QUEUESTATr 14471
#define TOQ_QUEUESTAT_64r 14472
#define TOQ_QUEUESTAT_CPU_PORT_0r 14473
#define TOQ_QUEUESTAT_CPU_PORT_1r 14474
#define TOQ_QUEUE_FLUSH0r 14475
#define TOQ_QUEUE_FLUSH1r 14476
#define TOQ_QUEUE_FLUSH2r 14477
#define TOQ_QUEUE_FLUSH3r 14478
#define TOQ_RDEFIFOERRPTRr 14479
#define TOQ_RDE_THRESHOLDr 14480
#define TOQ_SPAREr 14481
#define TOQ_UCQRPERRPTRr 14482
#define TOQ_UCQWPERRPTRr 14483
#define TOQ_WLP_THROTTLEr 14484
#define TOS_FN_PARITY_CONTROLr 14485
#define TOS_FN_PARITY_STATUS_INTRr 14486
#define TOS_FN_PARITY_STATUS_NACKr 14487
#define TOTALDYNCELLLIMITr 14488
#define TOTALDYNCELLRESETLIMITr 14489
#define TOTALDYNCELLSETLIMITr 14490
#define TOTALDYNCELLUSEDr 14491
#define TOTAL_BUFFER_COUNTr 14492
#define TOTAL_BUFFER_COUNT_CELLr 14493
#define TOTAL_BUFFER_COUNT_CELL_SPr 14494
#define TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr 14495
#define TOTAL_BUFFER_COUNT_PACKETr 14496
#define TOTAL_BUFFER_COUNT_PACKET_SPr 14497
#define TOTAL_BUFFER_COUNT_PACKET_SP_SHAREDr 14498
#define TOTAL_LIMIT_STATEr 14499
#define TOTAL_SHARED_AVAIL_THRESHr 14500
#define TOTAL_SHARED_COUNTr 14501
#define TOTAL_SHARED_COUNT_CELLr 14502
#define TOTAL_SHARED_COUNT_PACKETr 14503
#define TOTAL_SHARED_LIMITr 14504
#define TOTAL_SHARED_LIMIT_CELLr 14505
#define TOTAL_SHARED_LIMIT_PACKETr 14506
#define TOT_PKT_CNTr 14507
#define TOVRr 14508
#define TPCEr 14509
#define TPCHSTr 14510
#define TPECFGr 14511
#define TPFC0r 14512
#define TPFC1r 14513
#define TPFC2r 14514
#define TPFC3r 14515
#define TPFC4r 14516
#define TPFC5r 14517
#define TPFC6r 14518
#define TPFC7r 14519
#define TPKTr 14520
#define TPOKr 14521
#define TPPCFGr 14522
#define TR64r 14523
#define TR127r 14524
#define TR255r 14525
#define TR511r 14526
#define TR1023r 14527
#define TR1518r 14528
#define TR2047r 14529
#define TR4095r 14530
#define TR9216r 14531
#define TRACE_IF_DEQDONE_CAPT_0r 14532
#define TRACE_IF_DEQDONE_CAPT_1r 14533
#define TRACE_IF_DEQDONE_CAPT_2r 14534
#define TRACE_IF_DEQDONE_CONTROLr 14535
#define TRACE_IF_DEQDONE_COUNTERr 14536
#define TRACE_IF_DEQDONE_MASK0_FIELDr 14537
#define TRACE_IF_DEQDONE_MASK1_FIELDr 14538
#define TRACE_IF_DEQDONE_MASK2_FIELDr 14539
#define TRACE_IF_DEQDONE_VALUE0_FIELDr 14540
#define TRACE_IF_DEQDONE_VALUE1_FIELDr 14541
#define TRACE_IF_DEQDONE_VALUE2_FIELDr 14542
#define TRACE_IF_DEQD_CAPT_0r 14543
#define TRACE_IF_DEQD_CAPT_1r 14544
#define TRACE_IF_DEQD_CONTROLr 14545
#define TRACE_IF_DEQD_COUNTERr 14546
#define TRACE_IF_DEQD_MASK_FIELDr 14547
#define TRACE_IF_DEQD_VALUE_FIELDr 14548
#define TRACE_IF_DEQR_CONTROLr 14549
#define TRACE_IF_DEQR_COUNTERr 14550
#define TRACE_IF_DEQR_MASK_FIELDr 14551
#define TRACE_IF_DEQR_VALUE_FIELDr 14552
#define TRACE_IF_DEQ_CAPT_0r 14553
#define TRACE_IF_DEQ_CAPT_1r 14554
#define TRACE_IF_DEQ_CONTROLr 14555
#define TRACE_IF_DEQ_COUNTERr 14556
#define TRACE_IF_DEQ_MASK_FIELDr 14557
#define TRACE_IF_DEQ_VALUE_FIELDr 14558
#define TRACE_IF_ENQDONE_CAPT_0r 14559
#define TRACE_IF_ENQDONE_CAPT_1r 14560
#define TRACE_IF_ENQDONE_CONTROLr 14561
#define TRACE_IF_ENQDONE_COUNTERr 14562
#define TRACE_IF_ENQDONE_MASK0_FIELDr 14563
#define TRACE_IF_ENQDONE_MASK1_FIELDr 14564
#define TRACE_IF_ENQDONE_VALUE0_FIELDr 14565
#define TRACE_IF_ENQDONE_VALUE1_FIELDr 14566
#define TRACE_IF_ENQD_CONTROLr 14567
#define TRACE_IF_ENQD_COUNTERr 14568
#define TRACE_IF_ENQD_MASK_FIELDr 14569
#define TRACE_IF_ENQD_VALUE_FIELDr 14570
#define TRACE_IF_ENQR_CONTROLr 14571
#define TRACE_IF_ENQR_COUNTERr 14572
#define TRACE_IF_ENQR_MASK_FIELDr 14573
#define TRACE_IF_ENQR_VALUE_FIELDr 14574
#define TRACE_IF_ENQ_CAPT_0r 14575
#define TRACE_IF_ENQ_CAPT_1r 14576
#define TRACE_IF_ENQ_CONTROLr 14577
#define TRACE_IF_ENQ_COUNTERr 14578
#define TRACE_IF_ENQ_MASK_FIELDr 14579
#define TRACE_IF_ENQ_VALUE_FIELDr 14580
#define TRACE_IF_FABRIC_GRANT_REQ_CAPT_0r 14581
#define TRACE_IF_FABRIC_GRANT_REQ_CAPT_1r 14582
#define TRACE_IF_FABRIC_GRANT_REQ_CAPT_2r 14583
#define TRACE_IF_FABRIC_GRANT_REQ_CAPT_3r 14584
#define TRACE_IF_FABRIC_GRANT_REQ_CONTROLr 14585
#define TRACE_IF_FABRIC_GRANT_REQ_COUNTERr 14586
#define TRACE_IF_FABRIC_GRANT_REQ_MASK0_FIELDr 14587
#define TRACE_IF_FABRIC_GRANT_REQ_MASK1_FIELDr 14588
#define TRACE_IF_FABRIC_GRANT_REQ_MASK2_FIELDr 14589
#define TRACE_IF_FABRIC_GRANT_REQ_MASK3_FIELDr 14590
#define TRACE_IF_FABRIC_GRANT_REQ_VALUE0_FIELDr 14591
#define TRACE_IF_FABRIC_GRANT_REQ_VALUE1_FIELDr 14592
#define TRACE_IF_FABRIC_GRANT_REQ_VALUE2_FIELDr 14593
#define TRACE_IF_FABRIC_GRANT_REQ_VALUE3_FIELDr 14594
#define TRACE_IF_LOCAL_GRANT_REQ_CAPT_0r 14595
#define TRACE_IF_LOCAL_GRANT_REQ_CONTROLr 14596
#define TRACE_IF_LOCAL_GRANT_REQ_COUNTERr 14597
#define TRACE_IF_LOCAL_GRANT_REQ_MASK0_FIELDr 14598
#define TRACE_IF_LOCAL_GRANT_REQ_VALUE0_FIELDr 14599
#define TRACE_IF_QM_QS_RATE_READ_CAPT_0r 14600
#define TRACE_IF_QM_QS_RATE_READ_CONTROLr 14601
#define TRACE_IF_QM_QS_RATE_READ_COUNTERr 14602
#define TRACE_IF_QM_QS_RATE_READ_MASK0_FIELDr 14603
#define TRACE_IF_QM_QS_RATE_READ_VALUE0_FIELDr 14604
#define TRACE_IF_QS_DEQR_CAPTr 14605
#define TRACE_IF_RB_ENQD_CAPT_0r 14606
#define TRACE_IF_RB_ENQD_CAPT_1r 14607
#define TRACE_IF_RB_ENQR_CAPT_0r 14608
#define TRACE_IF_RB_ENQR_CAPT_1r 14609
#define TRACE_IF_SCI_QS_RATE_UPD_CAPT_0r 14610
#define TRACE_IF_SCI_QS_RATE_UPD_CAPT_1r 14611
#define TRACE_IF_SCI_QS_RATE_UPD_CONTROLr 14612
#define TRACE_IF_SCI_QS_RATE_UPD_COUNTERr 14613
#define TRACE_IF_SCI_QS_RATE_UPD_MASK0_FIELDr 14614
#define TRACE_IF_SCI_QS_RATE_UPD_MASK1_FIELDr 14615
#define TRACE_IF_SCI_QS_RATE_UPD_VALUE0_FIELDr 14616
#define TRACE_IF_SCI_QS_RATE_UPD_VALUE1_FIELDr 14617
#define TRACE_IF_SCPB_CAPT_0r 14618
#define TRACE_IF_SCPB_CAPT_1r 14619
#define TRACE_IF_SCPB_CONTROLr 14620
#define TRACE_IF_SCPB_COUNTERr 14621
#define TRACE_IF_SCPB_MASK_FIELDr 14622
#define TRACE_IF_SCPB_VALUE_FIELDr 14623
#define TRACE_IF_STATUSr 14624
#define TRACE_IF_STATUS_MASKr 14625
#define TRILL_DROP_CONTROLr 14626
#define TRILL_RBRIDGE_NICKNAME_SELECTr 14627
#define TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_PARITY_CONTROLr 14628
#define TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_PARITY_STATUS_INTRr 14629
#define TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_PARITY_STATUS_NACKr 14630
#define TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_PARITY_CONTROLr 14631
#define TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_PARITY_STATUS_INTRr 14632
#define TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_PARITY_STATUS_NACKr 14633
#define TRILL_RX_PKTS_PARITY_CONTROLr 14634
#define TRILL_RX_PKTS_PARITY_STATUS_INTRr 14635
#define TRILL_RX_PKTS_PARITY_STATUS_NACKr 14636
#define TRMGVr 14637
#define TRPKTr 14638
#define TRUNK_BITMAP_ECC_STATUSr 14639
#define TRUNK_BITMAP_TABLE_PARITY_CONTROLr 14640
#define TRUNK_BITMAP_TABLE_PARITY_STATUS_INTRr 14641
#define TRUNK_BITMAP_TABLE_PARITY_STATUS_NACKr 14642
#define TRUNK_EGR_MASK_PARITY_CONTROLr 14643
#define TRUNK_EGR_MASK_PARITY_STATUS_INTRr 14644
#define TRUNK_EGR_MASK_PARITY_STATUS_NACKr 14645
#define TRUNK_GROUP_PARITY_CONTROLr 14646
#define TRUNK_GROUP_PARITY_STATUS_INTRr 14647
#define TRUNK_GROUP_PARITY_STATUS_NACKr 14648
#define TRUNK_MEMBER_PARITY_CONTROLr 14649
#define TRUNK_MEMBER_PARITY_STATUS_INTRr 14650
#define TRUNK_MEMBER_PARITY_STATUS_NACKr 14651
#define TS125M1r 14652
#define TS125M2r 14653
#define TSCLr 14654
#define TSOFPH_CID_0r 14655
#define TSOFPH_CID_1r 14656
#define TSOFPH_CID_2r 14657
#define TSOFPH_CID_3r 14658
#define TSOFPH_CID_4r 14659
#define TSOFPH_CID_5r 14660
#define TSOFPH_CID_6r 14661
#define TSOFPH_CID_7r 14662
#define TSOFPH_CID_8r 14663
#define TSOFPH_CID_9r 14664
#define TSOFPH_CID_10r 14665
#define TSOFPH_CID_11r 14666
#define TSOFPH_CID_12r 14667
#define TSOFPH_CID_13r 14668
#define TSOFPH_CID_14r 14669
#define TSOFPH_CID_15r 14670
#define TSOSPER1_CID_0r 14671
#define TSOSPER1_CID_1r 14672
#define TSOSPER1_CID_2r 14673
#define TSOSPER1_CID_3r 14674
#define TSOSPER1_CID_4r 14675
#define TSOSPER1_CID_5r 14676
#define TSOSPER1_CID_6r 14677
#define TSOSPER1_CID_7r 14678
#define TSOSPER1_CID_8r 14679
#define TSOSPER1_CID_9r 14680
#define TSOSPER1_CID_10r 14681
#define TSOSPER1_CID_11r 14682
#define TSOSPER1_CID_12r 14683
#define TSOSPER1_CID_13r 14684
#define TSOSPER1_CID_14r 14685
#define TSOSPER1_CID_15r 14686
#define TSOSPER2_CID_0r 14687
#define TSOSPER2_CID_1r 14688
#define TSOSPER2_CID_2r 14689
#define TSOSPER2_CID_3r 14690
#define TSOSPER2_CID_4r 14691
#define TSOSPER2_CID_5r 14692
#define TSOSPER2_CID_6r 14693
#define TSOSPER2_CID_7r 14694
#define TSOSPER2_CID_8r 14695
#define TSOSPER2_CID_9r 14696
#define TSOSPER2_CID_10r 14697
#define TSOSPER2_CID_11r 14698
#define TSOSPER2_CID_12r 14699
#define TSOSPER2_CID_13r 14700
#define TSOSPER2_CID_14r 14701
#define TSOSPER2_CID_15r 14702
#define TSPDRr 14703
#define TS_CONFIG0r 14704
#define TS_CONFIG1r 14705
#define TS_CONFIG2r 14706
#define TS_CONFIG3r 14707
#define TS_CONFIG4r 14708
#define TS_CONFIG5r 14709
#define TS_CONFIG6r 14710
#define TS_CONTROLr 14711
#define TS_CONTROL_1r 14712
#define TS_CONTROL_2r 14713
#define TS_DEBUG_INFOr 14714
#define TS_DEBUG_L1_STATUSr 14715
#define TS_DEBUG_L1_STATUS_MASKr 14716
#define TS_DEBUG_L2_STATUSr 14717
#define TS_DEBUG_L2_STATUS_MASKr 14718
#define TS_DEBUG_L3_STATUSr 14719
#define TS_DEBUG_L3_STATUS_MASKr 14720
#define TS_DEBUG_L4_STATUSr 14721
#define TS_DEBUG_L4_STATUS_MASKr 14722
#define TS_DEBUG_L5_STATUSr 14723
#define TS_DEBUG_L5_STATUS_MASKr 14724
#define TS_DEBUG_L6_STATUSr 14725
#define TS_DEBUG_L6_STATUS_MASKr 14726
#define TS_DEBUG_L7_STATUSr 14727
#define TS_DEBUG_L7_STATUS_MASKr 14728
#define TS_DEBUG_LEAF_STATUSr 14729
#define TS_DEBUG_LEAF_STATUS_MASKr 14730
#define TS_DEBUG_TRACE_GRANT_CAPT0r 14731
#define TS_DEBUG_TRACE_GRANT_CONTROLr 14732
#define TS_DEBUG_TRACE_GRANT_COUNTERr 14733
#define TS_DEBUG_TRACE_GRANT_FIELD_MASK0r 14734
#define TS_DEBUG_TRACE_GRANT_FIELD_VALUE0r 14735
#define TS_DEBUG_TRACE_PRI_CAPT0r 14736
#define TS_DEBUG_TRACE_PRI_CAPT1r 14737
#define TS_DEBUG_TRACE_PRI_CONTROLr 14738
#define TS_DEBUG_TRACE_PRI_COUNTERr 14739
#define TS_DEBUG_TRACE_PRI_FIELD_MASK0r 14740
#define TS_DEBUG_TRACE_PRI_FIELD_MASK1r 14741
#define TS_DEBUG_TRACE_PRI_FIELD_VALUE0r 14742
#define TS_DEBUG_TRACE_PRI_FIELD_VALUE1r 14743
#define TS_DEBUG_TRACE_STATUSr 14744
#define TS_DEBUG_TRACE_STATUS_MASKr 14745
#define TS_ECC_DEBUG0r 14746
#define TS_ECC_DEBUG1r 14747
#define TS_ECC_DEBUG2r 14748
#define TS_ECC_ERROR0r 14749
#define TS_ECC_ERROR1r 14750
#define TS_ECC_ERROR2r 14751
#define TS_ECC_ERROR0_MASKr 14752
#define TS_ECC_ERROR1_MASKr 14753
#define TS_ECC_ERROR2_MASKr 14754
#define TS_ECC_STATUS0r 14755
#define TS_ECC_STATUS1r 14756
#define TS_ECC_STATUS2r 14757
#define TS_ECC_STATUS3r 14758
#define TS_ECC_STATUS4r 14759
#define TS_ECC_STATUS5r 14760
#define TS_ECC_STATUS6r 14761
#define TS_ECC_STATUS7r 14762
#define TS_ECC_STATUS8r 14763
#define TS_ECC_STATUS9r 14764
#define TS_ECC_STATUS10r 14765
#define TS_ECC_STATUS11r 14766
#define TS_ECC_STATUS12r 14767
#define TS_ECC_STATUS13r 14768
#define TS_LEVEL1_CONFIG0r 14769
#define TS_LEVEL2_CONFIG0r 14770
#define TS_LEVEL3_CONFIG0r 14771
#define TS_LEVEL4_CONFIG0r 14772
#define TS_LEVEL5_CONFIG0r 14773
#define TS_LEVEL6_CONFIG0r 14774
#define TS_LEVEL7_CONFIG0r 14775
#define TS_MEM_DEBUG0r 14776
#define TS_MEM_DEBUG1r 14777
#define TS_MEM_DEBUG2r 14778
#define TS_MEM_DEBUG3r 14779
#define TS_MEM_DEBUG4r 14780
#define TS_PRI_SB_DEBUGr 14781
#define TS_QSB_RATE_SB_DEBUGr 14782
#define TS_STATUS_CNTRLr 14783
#define TTL_FN_PARITY_CONTROLr 14784
#define TTL_FN_PARITY_STATUS_INTRr 14785
#define TTL_FN_PARITY_STATUS_NACKr 14786
#define TUCAr 14787
#define TUFLr 14788
#define TUNNEL_CAM_BIST_ENABLEr 14789
#define TUNNEL_CAM_BIST_S2_STATUSr 14790
#define TUNNEL_CAM_BIST_S3_STATUSr 14791
#define TUNNEL_CAM_BIST_S5_STATUSr 14792
#define TUNNEL_CAM_BIST_S6_STATUSr 14793
#define TUNNEL_CAM_BIST_S8_STATUSr 14794
#define TUNNEL_CAM_BIST_STATUSr 14795
#define TUNNEL_SAMr 14796
#define TVLANr 14797
#define TVLNr 14798
#define TXAEMPTHr 14799
#define TXAFULLTHr 14800
#define TXCASCFG_CHID_0r 14801
#define TXCASCFG_CHID_1r 14802
#define TXCASCFG_CHID_2r 14803
#define TXCASCFG_CHID_3r 14804
#define TXCASCFG_CHID_4r 14805
#define TXCASCFG_CHID_5r 14806
#define TXCASCFG_CHID_6r 14807
#define TXCASCFG_CHID_7r 14808
#define TXCASCFG_CHID_8r 14809
#define TXCASCFG_CHID_9r 14810
#define TXCASCFG_CHID_10r 14811
#define TXCASCFG_CHID_11r 14812
#define TXCASCFG_CHID_12r 14813
#define TXCASCFG_CHID_13r 14814
#define TXCASCFG_CHID_14r 14815
#define TXCASCFG_CHID_15r 14816
#define TXCASCFG_CHID_16r 14817
#define TXCASCFG_CHID_17r 14818
#define TXCASCFG_CHID_18r 14819
#define TXCASCFG_CHID_19r 14820
#define TXCASCFG_CHID_20r 14821
#define TXCASCFG_CHID_21r 14822
#define TXCASCFG_CHID_22r 14823
#define TXCASCFG_CHID_23r 14824
#define TXCASCFG_CHID_24r 14825
#define TXCASCFG_CHID_25r 14826
#define TXCASCFG_CHID_26r 14827
#define TXCASCFG_CHID_27r 14828
#define TXCASCFG_CHID_28r 14829
#define TXCASCFG_CHID_29r 14830
#define TXCASCFG_CHID_30r 14831
#define TXCASCFG_CHID_31r 14832
#define TXCASCFG_CHID_32r 14833
#define TXCASCFG_CHID_33r 14834
#define TXCASCFG_CHID_34r 14835
#define TXCASCFG_CHID_35r 14836
#define TXCASCFG_CHID_36r 14837
#define TXCASCFG_CHID_37r 14838
#define TXCASCFG_CHID_38r 14839
#define TXCASCFG_CHID_39r 14840
#define TXCASCFG_CHID_40r 14841
#define TXCASCFG_CHID_41r 14842
#define TXCASCFG_CHID_42r 14843
#define TXCASCFG_CHID_43r 14844
#define TXCASCFG_CHID_44r 14845
#define TXCASCFG_CHID_45r 14846
#define TXCASCFG_CHID_46r 14847
#define TXCASCFG_CHID_47r 14848
#define TXCASCFG_CHID_48r 14849
#define TXCASCFG_CHID_49r 14850
#define TXCASCFG_CHID_50r 14851
#define TXCASCFG_CHID_51r 14852
#define TXCASCFG_CHID_52r 14853
#define TXCASCFG_CHID_53r 14854
#define TXCASCFG_CHID_54r 14855
#define TXCASCFG_CHID_55r 14856
#define TXCASCFG_CHID_56r 14857
#define TXCASCFG_CHID_57r 14858
#define TXCASCFG_CHID_58r 14859
#define TXCASCFG_CHID_59r 14860
#define TXCASCFG_CHID_60r 14861
#define TXCASCFG_CHID_61r 14862
#define TXCASCFG_CHID_62r 14863
#define TXCASCFG_CHID_63r 14864
#define TXCASDELr 14865
#define TXCFr 14866
#define TXCLr 14867
#define TXFIFO_STATr 14868
#define TXFILLTHr 14869
#define TXHDRCFG_CHID_0r 14870
#define TXHDRCFG_CHID_1r 14871
#define TXHDRCFG_CHID_2r 14872
#define TXHDRCFG_CHID_3r 14873
#define TXHDRCFG_CHID_4r 14874
#define TXHDRCFG_CHID_5r 14875
#define TXHDRCFG_CHID_6r 14876
#define TXHDRCFG_CHID_7r 14877
#define TXHDRCFG_CHID_8r 14878
#define TXHDRCFG_CHID_9r 14879
#define TXHDRCFG_CHID_10r 14880
#define TXHDRCFG_CHID_11r 14881
#define TXHDRCFG_CHID_12r 14882
#define TXHDRCFG_CHID_13r 14883
#define TXHDRCFG_CHID_14r 14884
#define TXHDRCFG_CHID_15r 14885
#define TXHDRCFG_CHID_16r 14886
#define TXHDRCFG_CHID_17r 14887
#define TXHDRCFG_CHID_18r 14888
#define TXHDRCFG_CHID_19r 14889
#define TXHDRCFG_CHID_20r 14890
#define TXHDRCFG_CHID_21r 14891
#define TXHDRCFG_CHID_22r 14892
#define TXHDRCFG_CHID_23r 14893
#define TXHDRCFG_CHID_24r 14894
#define TXHDRCFG_CHID_25r 14895
#define TXHDRCFG_CHID_26r 14896
#define TXHDRCFG_CHID_27r 14897
#define TXHDRCFG_CHID_28r 14898
#define TXHDRCFG_CHID_29r 14899
#define TXHDRCFG_CHID_30r 14900
#define TXHDRCFG_CHID_31r 14901
#define TXHDRCFG_CHID_32r 14902
#define TXHDRCFG_CHID_33r 14903
#define TXHDRCFG_CHID_34r 14904
#define TXHDRCFG_CHID_35r 14905
#define TXHDRCFG_CHID_36r 14906
#define TXHDRCFG_CHID_37r 14907
#define TXHDRCFG_CHID_38r 14908
#define TXHDRCFG_CHID_39r 14909
#define TXHDRCFG_CHID_40r 14910
#define TXHDRCFG_CHID_41r 14911
#define TXHDRCFG_CHID_42r 14912
#define TXHDRCFG_CHID_43r 14913
#define TXHDRCFG_CHID_44r 14914
#define TXHDRCFG_CHID_45r 14915
#define TXHDRCFG_CHID_46r 14916
#define TXHDRCFG_CHID_47r 14917
#define TXHDRCFG_CHID_48r 14918
#define TXHDRCFG_CHID_49r 14919
#define TXHDRCFG_CHID_50r 14920
#define TXHDRCFG_CHID_51r 14921
#define TXHDRCFG_CHID_52r 14922
#define TXHDRCFG_CHID_53r 14923
#define TXHDRCFG_CHID_54r 14924
#define TXHDRCFG_CHID_55r 14925
#define TXHDRCFG_CHID_56r 14926
#define TXHDRCFG_CHID_57r 14927
#define TXHDRCFG_CHID_58r 14928
#define TXHDRCFG_CHID_59r 14929
#define TXHDRCFG_CHID_60r 14930
#define TXHDRCFG_CHID_61r 14931
#define TXHDRCFG_CHID_62r 14932
#define TXHDRCFG_CHID_63r 14933
#define TXLLFCMSGCNTr 14934
#define TXPFr 14935
#define TXPPr 14936
#define TXPREAMBLEr 14937
#define TXRTPTS1_CHID_0r 14938
#define TXRTPTS1_CHID_1r 14939
#define TXRTPTS1_CHID_2r 14940
#define TXRTPTS1_CHID_3r 14941
#define TXRTPTS1_CHID_4r 14942
#define TXRTPTS1_CHID_5r 14943
#define TXRTPTS1_CHID_6r 14944
#define TXRTPTS1_CHID_7r 14945
#define TXRTPTS1_CHID_8r 14946
#define TXRTPTS1_CHID_9r 14947
#define TXRTPTS1_CHID_10r 14948
#define TXRTPTS1_CHID_11r 14949
#define TXRTPTS1_CHID_12r 14950
#define TXRTPTS1_CHID_13r 14951
#define TXRTPTS1_CHID_14r 14952
#define TXRTPTS1_CHID_15r 14953
#define TXRTPTS1_CHID_16r 14954
#define TXRTPTS1_CHID_17r 14955
#define TXRTPTS1_CHID_18r 14956
#define TXRTPTS1_CHID_19r 14957
#define TXRTPTS1_CHID_20r 14958
#define TXRTPTS1_CHID_21r 14959
#define TXRTPTS1_CHID_22r 14960
#define TXRTPTS1_CHID_23r 14961
#define TXRTPTS1_CHID_24r 14962
#define TXRTPTS1_CHID_25r 14963
#define TXRTPTS1_CHID_26r 14964
#define TXRTPTS1_CHID_27r 14965
#define TXRTPTS1_CHID_28r 14966
#define TXRTPTS1_CHID_29r 14967
#define TXRTPTS1_CHID_30r 14968
#define TXRTPTS1_CHID_31r 14969
#define TXRTPTS1_CHID_32r 14970
#define TXRTPTS1_CHID_33r 14971
#define TXRTPTS1_CHID_34r 14972
#define TXRTPTS1_CHID_35r 14973
#define TXRTPTS1_CHID_36r 14974
#define TXRTPTS1_CHID_37r 14975
#define TXRTPTS1_CHID_38r 14976
#define TXRTPTS1_CHID_39r 14977
#define TXRTPTS1_CHID_40r 14978
#define TXRTPTS1_CHID_41r 14979
#define TXRTPTS1_CHID_42r 14980
#define TXRTPTS1_CHID_43r 14981
#define TXRTPTS1_CHID_44r 14982
#define TXRTPTS1_CHID_45r 14983
#define TXRTPTS1_CHID_46r 14984
#define TXRTPTS1_CHID_47r 14985
#define TXRTPTS1_CHID_48r 14986
#define TXRTPTS1_CHID_49r 14987
#define TXRTPTS1_CHID_50r 14988
#define TXRTPTS1_CHID_51r 14989
#define TXRTPTS1_CHID_52r 14990
#define TXRTPTS1_CHID_53r 14991
#define TXRTPTS1_CHID_54r 14992
#define TXRTPTS1_CHID_55r 14993
#define TXRTPTS1_CHID_56r 14994
#define TXRTPTS1_CHID_57r 14995
#define TXRTPTS1_CHID_58r 14996
#define TXRTPTS1_CHID_59r 14997
#define TXRTPTS1_CHID_60r 14998
#define TXRTPTS1_CHID_61r 14999
#define TXRTPTS1_CHID_62r 15000
#define TXRTPTS1_CHID_63r 15001
#define TXRTPTS2_CHID_0r 15002
#define TXRTPTS2_CHID_1r 15003
#define TXRTPTS2_CHID_2r 15004
#define TXRTPTS2_CHID_3r 15005
#define TXRTPTS2_CHID_4r 15006
#define TXRTPTS2_CHID_5r 15007
#define TXRTPTS2_CHID_6r 15008
#define TXRTPTS2_CHID_7r 15009
#define TXRTPTS2_CHID_8r 15010
#define TXRTPTS2_CHID_9r 15011
#define TXRTPTS2_CHID_10r 15012
#define TXRTPTS2_CHID_11r 15013
#define TXRTPTS2_CHID_12r 15014
#define TXRTPTS2_CHID_13r 15015
#define TXRTPTS2_CHID_14r 15016
#define TXRTPTS2_CHID_15r 15017
#define TXRTPTS2_CHID_16r 15018
#define TXRTPTS2_CHID_17r 15019
#define TXRTPTS2_CHID_18r 15020
#define TXRTPTS2_CHID_19r 15021
#define TXRTPTS2_CHID_20r 15022
#define TXRTPTS2_CHID_21r 15023
#define TXRTPTS2_CHID_22r 15024
#define TXRTPTS2_CHID_23r 15025
#define TXRTPTS2_CHID_24r 15026
#define TXRTPTS2_CHID_25r 15027
#define TXRTPTS2_CHID_26r 15028
#define TXRTPTS2_CHID_27r 15029
#define TXRTPTS2_CHID_28r 15030
#define TXRTPTS2_CHID_29r 15031
#define TXRTPTS2_CHID_30r 15032
#define TXRTPTS2_CHID_31r 15033
#define TXRTPTS2_CHID_32r 15034
#define TXRTPTS2_CHID_33r 15035
#define TXRTPTS2_CHID_34r 15036
#define TXRTPTS2_CHID_35r 15037
#define TXRTPTS2_CHID_36r 15038
#define TXRTPTS2_CHID_37r 15039
#define TXRTPTS2_CHID_38r 15040
#define TXRTPTS2_CHID_39r 15041
#define TXRTPTS2_CHID_40r 15042
#define TXRTPTS2_CHID_41r 15043
#define TXRTPTS2_CHID_42r 15044
#define TXRTPTS2_CHID_43r 15045
#define TXRTPTS2_CHID_44r 15046
#define TXRTPTS2_CHID_45r 15047
#define TXRTPTS2_CHID_46r 15048
#define TXRTPTS2_CHID_47r 15049
#define TXRTPTS2_CHID_48r 15050
#define TXRTPTS2_CHID_49r 15051
#define TXRTPTS2_CHID_50r 15052
#define TXRTPTS2_CHID_51r 15053
#define TXRTPTS2_CHID_52r 15054
#define TXRTPTS2_CHID_53r 15055
#define TXRTPTS2_CHID_54r 15056
#define TXRTPTS2_CHID_55r 15057
#define TXRTPTS2_CHID_56r 15058
#define TXRTPTS2_CHID_57r 15059
#define TXRTPTS2_CHID_58r 15060
#define TXRTPTS2_CHID_59r 15061
#define TXRTPTS2_CHID_60r 15062
#define TXRTPTS2_CHID_61r 15063
#define TXRTPTS2_CHID_62r 15064
#define TXRTPTS2_CHID_63r 15065
#define TX_CI_CONFIGr 15066
#define TX_CNT_CONFIGr 15067
#define TX_CONFIG0r 15068
#define TX_CONFIG1r 15069
#define TX_CONFIG2r 15070
#define TX_CONFIG3r 15071
#define TX_CONFIG4r 15072
#define TX_CONFIG5r 15073
#define TX_CONFIG6r 15074
#define TX_DEBUG_CAPTURE_CONFIGr 15075
#define TX_DEBUG_CRC_ERROR_CNTr 15076
#define TX_DEBUG_DEQUEUE_REQUEST_0r 15077
#define TX_DEBUG_DEQUEUE_REQUEST_1r 15078
#define TX_DEBUG_DEQUEUE_REQUEST_2r 15079
#define TX_DEBUG_DEQUEUE_REQUEST_3r 15080
#define TX_DEBUG_DEQUEUE_REQUEST_4r 15081
#define TX_DEBUG_DEQUEUE_REQUEST_5r 15082
#define TX_DEBUG_GRANT_TO_DEQr 15083
#define TX_DEBUG_HEC_CORR_ERROR_CNTr 15084
#define TX_DEBUG_HEC_UNCORR_ERROR_CNTr 15085
#define TX_DEBUG_INFO_0r 15086
#define TX_DEBUG_INFO_1r 15087
#define TX_DEBUG_TEST_BYTE_CNTr 15088
#define TX_DEBUG_TEST_PCKT_CNTr 15089
#define TX_DEBUG_TEST_PCKT_THRESHOLDr 15090
#define TX_ECC_DEBUGr 15091
#define TX_ECC_ERROR_0r 15092
#define TX_ECC_ERROR_0_MASKr 15093
#define TX_ECC_STATUS0r 15094
#define TX_EEE_LPI_DURATION_COUNTERr 15095
#define TX_EEE_LPI_EVENT_COUNTERr 15096
#define TX_ERROR_0r 15097
#define TX_ERROR_0_MASKr 15098
#define TX_ERROR_HALT_MASK_0r 15099
#define TX_FIRST_CI_LOOKUP0r 15100
#define TX_FIRST_CI_LOOKUP1r 15101
#define TX_FIRST_CI_LOOKUP2r 15102
#define TX_FIRST_CI_LOOKUP3r 15103
#define TX_FIRST_CI_LOOKUP4r 15104
#define TX_FIRST_CI_LOOKUP5r 15105
#define TX_IPG_LENGTHr 15106
#define TX_LLFC_LOG_COUNTERr 15107
#define TX_PFC_CONFIGr 15108
#define TX_PFC_SRC_PORT_LKUP_CFGr 15109
#define TX_PFC_SRC_PORT_LKUP_DEBUGr 15110
#define TX_PKT_CNTr 15111
#define TX_PKT_CNT_31_0r 15112
#define TX_PKT_CNT_39_32r 15113
#define TX_PKT_CNT_39_32_SNAPr 15114
#define TX_PKT_HDR_ADJUST0r 15115
#define TX_PKT_HDR_ADJUST1r 15116
#define TX_PKT_HDR_ADJUST2r 15117
#define TX_PKT_HDR_ADJUST3r 15118
#define TX_PKT_HDR_ADJUST4r 15119
#define TX_PREAMBLEr 15120
#define TX_RAM_TM0r 15121
#define TX_SW_RESETr 15122
#define TX_TEST_IFH_0r 15123
#define TX_TEST_IFH_1r 15124
#define TX_TEST_IFH_2r 15125
#define TX_TS_DATAr 15126
#define TX_TS_SEQ_IDr 15127
#define UCQRPMEMDEBUGr 15128
#define UCQWPMEMDEBUGr 15129
#define UCQ_COS_EMPTY_REGr 15130
#define UCQ_EXTCOS1_EMPTY_REGr 15131
#define UC_0_CONFIGr 15132
#define UC_0_DEBUG_CONFIGr 15133
#define UC_0_DEBUG_STATUSr 15134
#define UC_0_RST_CONTROLr 15135
#define UC_0_STATUSr 15136
#define UC_0_TIMER_INTR_MASKr 15137
#define UC_1_CONFIGr 15138
#define UC_1_DEBUG_CONFIGr 15139
#define UC_1_DEBUG_STATUSr 15140
#define UC_1_RST_CONTROLr 15141
#define UC_1_STATUSr 15142
#define UC_1_TIMER_INTR_MASKr 15143
#define UDF_CAM_BIST_CONFIGr 15144
#define UDF_CAM_BIST_DBG_DATAr 15145
#define UDF_CAM_BIST_STATUSr 15146
#define UDF_CAM_DBGCTRLr 15147
#define UDF_CONFIGr 15148
#define UDF_ETHERTYPE_MATCHr 15149
#define UDF_IPPROTO_MATCHr 15150
#define UFLOW_AGED_COUNTr 15151
#define UFLOW_DEBUG_RANGEr 15152
#define UFLOW_HASH_CONTROL_RTAG7r 15153
#define UFLOW_INACTIVE_COUNTr 15154
#define UFLOW_LFSR_CONTROLr 15155
#define UFLOW_PORT_CONTROLr 15156
#define UFLOW_REBALANCE_COUNTr 15157
#define UFLOW_TABLE_CONTROLr 15158
#define UFLOW_TABLE_SIZEr 15159
#define UFLOW_TIMER_CONTROLr 15160
#define UFLOW_TIMER_STATUSr 15161
#define UMAC_EEE_CTRLr 15162
#define UMAC_EEE_REF_COUNTr 15163
#define UMAC_RX_PKT_DROP_STATUSr 15164
#define UMAC_SYMMETRIC_IDLE_THRESHOLDr 15165
#define UMAC_TIMESTAMP_ADJUSTr 15166
#define UMAN_EP_FLSH_WAIT_CNTRr 15167
#define UMAN_IP_FLSH_WAIT_CNTRr 15168
#define UMAN_LINKUP_DLY_CNTRr 15169
#define UNIMAC_PFC_CTRLr 15170
#define UNKNOWN_HGI_BITMAPr 15171
#define UNKNOWN_HGI_BITMAP_64r 15172
#define UNKNOWN_HGI_BITMAP_PARITY_CONTROLr 15173
#define UNKNOWN_HGI_BITMAP_PARITY_STATUS_INTRr 15174
#define UNKNOWN_HGI_BITMAP_PARITY_STATUS_NACKr 15175
#define UNKNOWN_MCAST_BLOCK_MASKr 15176
#define UNKNOWN_MCAST_BLOCK_MASK_64r 15177
#define UNKNOWN_MCAST_BLOCK_MASK_HIr 15178
#define UNKNOWN_MCAST_BLOCK_MASK_PARITY_CONTROLr 15179
#define UNKNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_INTRr 15180
#define UNKNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_NACKr 15181
#define UNKNOWN_UCAST_BLOCK_MASKr 15182
#define UNKNOWN_UCAST_BLOCK_MASK_64r 15183
#define UNKNOWN_UCAST_BLOCK_MASK_HIr 15184
#define UNKNOWN_UCAST_BLOCK_MASK_PARITY_CONTROLr 15185
#define UNKNOWN_UCAST_BLOCK_MASK_PARITY_STATUS_INTRr 15186
#define UNKNOWN_UCAST_BLOCK_MASK_PARITY_STATUS_NACKr 15187
#define USER_TRUNK_HASH_SELECTr 15188
#define USE_EGRESS_PKT_SIZEr 15189
#define USE_SP_SHAREDr 15190
#define VFI_1_PARITY_CONTROLr 15191
#define VFI_1_PARITY_STATUS_INTRr 15192
#define VFI_1_PARITY_STATUS_NACKr 15193
#define VFI_PARITY_CONTROLr 15194
#define VFI_PARITY_STATUS_INTRr 15195
#define VFI_PARITY_STATUS_NACKr 15196
#define VFP_CAM_BIST_CONFIGr 15197
#define VFP_CAM_BIST_CONTROLr 15198
#define VFP_CAM_BIST_DBG_DATAr 15199
#define VFP_CAM_BIST_S10_STATUSr 15200
#define VFP_CAM_BIST_S12_STATUSr 15201
#define VFP_CAM_BIST_S14_STATUSr 15202
#define VFP_CAM_BIST_S15_STATUSr 15203
#define VFP_CAM_BIST_S2_STATUSr 15204
#define VFP_CAM_BIST_S3_STATUSr 15205
#define VFP_CAM_BIST_S5_STATUSr 15206
#define VFP_CAM_BIST_S6_STATUSr 15207
#define VFP_CAM_BIST_S8_STATUSr 15208
#define VFP_CAM_BIST_STATUSr 15209
#define VFP_CAM_CONTROL_3_THRU_0r 15210
#define VFP_CAM_CONTROL_SLICE_3_0r 15211
#define VFP_CAM_CONTROL_TM_7_THRU_0r 15212
#define VFP_CAM_DEBUG_DATA_0r 15213
#define VFP_CAM_DEBUG_DATA_1r 15214
#define VFP_CAM_DEBUG_DATA_2r 15215
#define VFP_CAM_DEBUG_DATA_3r 15216
#define VFP_CAM_DEBUG_DATA_4r 15217
#define VFP_CAM_DEBUG_DATA_5r 15218
#define VFP_CAM_DEBUG_GLOBAL_MASKr 15219
#define VFP_CAM_DEBUG_SENDr 15220
#define VFP_KEY_CONTROLr 15221
#define VFP_KEY_CONTROL_2r 15222
#define VFP_POLICY_PARITY_CONTROLr 15223
#define VFP_POLICY_PARITY_STATUS_INTRr 15224
#define VFP_POLICY_PARITY_STATUS_NACKr 15225
#define VFP_POLICY_TABLE_PARITY_CONTROLr 15226
#define VFP_POLICY_TABLE_PARITY_STATUSr 15227
#define VFP_POLICY_TABLE_RAM_CONTROLr 15228
#define VFP_SLICE_CONTROLr 15229
#define VFP_SLICE_MAPr 15230
#define VIRT_PORT_EGRPKTUSECOSr 15231
#define VIRT_XQ_PARITYr 15232
#define VLAN_CONTROLr 15233
#define VLAN_COS_MAP_PARITY_CONTROLr 15234
#define VLAN_COS_MAP_PARITY_STATUS_INTRr 15235
#define VLAN_COS_MAP_PARITY_STATUS_NACKr 15236
#define VLAN_CTRLr 15237
#define VLAN_DBGCTRLr 15238
#define VLAN_DEFAULTr 15239
#define VLAN_ECC_STATUSr 15240
#define VLAN_ING_PRI_CNG_MAP_DBGCTRLr 15241
#define VLAN_MAC_AUX_HASH_CONTROLr 15242
#define VLAN_MAC_DBGCTRLr 15243
#define VLAN_MAC_OR_XLATE_PARITY_CONTROLr 15244
#define VLAN_MAC_OR_XLATE_PARITY_STATUSr 15245
#define VLAN_MEMORY_DBGCTRLr 15246
#define VLAN_MPLS_PARITY_CONTROLr 15247
#define VLAN_MPLS_PARITY_STATUS_INTRr 15248
#define VLAN_MPLS_PARITY_STATUS_NACKr 15249
#define VLAN_OR_VFI_MAC_COUNT_PARITY_CONTROLr 15250
#define VLAN_OR_VFI_MAC_COUNT_PARITY_STATUS_INTRr 15251
#define VLAN_OR_VFI_MAC_COUNT_PARITY_STATUS_NACKr 15252
#define VLAN_OR_VFI_MAC_LIMIT_PARITY_CONTROLr 15253
#define VLAN_OR_VFI_MAC_LIMIT_PARITY_STATUS_INTRr 15254
#define VLAN_OR_VFI_MAC_LIMIT_PARITY_STATUS_NACKr 15255
#define VLAN_PARITY_CONTROLr 15256
#define VLAN_PARITY_STATUSr 15257
#define VLAN_PARITY_STATUS_INTRr 15258
#define VLAN_PARITY_STATUS_NACKr 15259
#define VLAN_PROFILE_2_ECC_STATUSr 15260
#define VLAN_PROFILE_2_PARITY_CONTROLr 15261
#define VLAN_PROFILE_2_PARITY_STATUS_INTRr 15262
#define VLAN_PROFILE_2_PARITY_STATUS_NACKr 15263
#define VLAN_PROTOCOLr 15264
#define VLAN_PROTOCOL_DATAr 15265
#define VLAN_PROTOCOL_DATA_DBGCTRLr 15266
#define VLAN_PROTOCOL_DATA_PARITY_CONTROLr 15267
#define VLAN_PROTOCOL_DATA_PARITY_STATUSr 15268
#define VLAN_PROT_PARITY_CONTROLr 15269
#define VLAN_PROT_PARITY_STATUS_INTRr 15270
#define VLAN_PROT_PARITY_STATUS_NACKr 15271
#define VLAN_RANGE_PARITY_CONTROLr 15272
#define VLAN_RANGE_PARITY_STATUS_INTRr 15273
#define VLAN_RANGE_PARITY_STATUS_NACKr 15274
#define VLAN_STACKING_MODEr 15275
#define VLAN_STG_ADDR_MASKr 15276
#define VLAN_STG_DBGCTRLr 15277
#define VLAN_STG_ECC_STATUSr 15278
#define VLAN_STG_PARITY_CONTROLr 15279
#define VLAN_STG_PARITY_STATUSr 15280
#define VLAN_STG_PARITY_STATUS_INTRr 15281
#define VLAN_STG_PARITY_STATUS_NACKr 15282
#define VLAN_SUBNET_CAM_BIST_CONFIGr 15283
#define VLAN_SUBNET_CAM_BIST_CONTROLr 15284
#define VLAN_SUBNET_CAM_BIST_DBG_DATAr 15285
#define VLAN_SUBNET_CAM_BIST_DEBUG_DATA_VALIDr 15286
#define VLAN_SUBNET_CAM_BIST_DEBUG_SENDr 15287
#define VLAN_SUBNET_CAM_BIST_S10_STATUSr 15288
#define VLAN_SUBNET_CAM_BIST_S2_STATUSr 15289
#define VLAN_SUBNET_CAM_BIST_S3_STATUSr 15290
#define VLAN_SUBNET_CAM_BIST_S5_STATUSr 15291
#define VLAN_SUBNET_CAM_BIST_S6_STATUSr 15292
#define VLAN_SUBNET_CAM_BIST_S8_STATUSr 15293
#define VLAN_SUBNET_CAM_BIST_STATUSr 15294
#define VLAN_SUBNET_CAM_CONTROLr 15295
#define VLAN_SUBNET_CAM_DBGCTRLr 15296
#define VLAN_SUBNET_DATA_DBGCTRLr 15297
#define VLAN_SUBNET_DATA_PARITY_CONTROLr 15298
#define VLAN_SUBNET_DATA_PARITY_STATUSr 15299
#define VLAN_SUBNET_PARITY_CONTROLr 15300
#define VLAN_SUBNET_PARITY_STATUS_INTRr 15301
#define VLAN_SUBNET_PARITY_STATUS_NACKr 15302
#define VLAN_XLATE_CAM_BIST_CONFIGr 15303
#define VLAN_XLATE_CAM_BIST_CONTROLr 15304
#define VLAN_XLATE_CAM_BIST_DBG_DATAr 15305
#define VLAN_XLATE_CAM_BIST_DEBUG_DATA_VALIDr 15306
#define VLAN_XLATE_CAM_BIST_DEBUG_SENDr 15307
#define VLAN_XLATE_CAM_BIST_S10_STATUSr 15308
#define VLAN_XLATE_CAM_BIST_S2_STATUSr 15309
#define VLAN_XLATE_CAM_BIST_S3_STATUSr 15310
#define VLAN_XLATE_CAM_BIST_S5_STATUSr 15311
#define VLAN_XLATE_CAM_BIST_S6_STATUSr 15312
#define VLAN_XLATE_CAM_BIST_S8_STATUSr 15313
#define VLAN_XLATE_CAM_BIST_STATUSr 15314
#define VLAN_XLATE_CAM_CONTROLr 15315
#define VLAN_XLATE_CAM_DBGCTRLr 15316
#define VLAN_XLATE_DATA_DBGCTRLr 15317
#define VLAN_XLATE_DATA_DBGCTRL_0r 15318
#define VLAN_XLATE_DATA_DBGCTRL_1r 15319
#define VLAN_XLATE_DATA_DBGCTRL_2r 15320
#define VLAN_XLATE_DATA_DBGCTRL_3r 15321
#define VLAN_XLATE_DBGCTRLr 15322
#define VLAN_XLATE_DEBUG_DATA_0r 15323
#define VLAN_XLATE_DEBUG_DATA_1r 15324
#define VLAN_XLATE_HASH_CONTROLr 15325
#define VLAN_XLATE_PARITY_CONTROLr 15326
#define VLAN_XLATE_PARITY_STATUSr 15327
#define VLAN_XLATE_PARITY_STATUS_0r 15328
#define VLAN_XLATE_PARITY_STATUS_1r 15329
#define VLAN_XLATE_PARITY_STATUS_INTR_0r 15330
#define VLAN_XLATE_PARITY_STATUS_INTR_1r 15331
#define VLAN_XLATE_PARITY_STATUS_NACK_0r 15332
#define VLAN_XLATE_PARITY_STATUS_NACK_1r 15333
#define VOQFC_CNTr 15334
#define VOQFC_MSG_PORT_SEL0r 15335
#define VOQFC_MSG_PORT_SEL1r 15336
#define VOQFC_MSG_PORT_SEL2r 15337
#define VOQFC_MSG_PORT_SEL3r 15338
#define VOQFC_MSG_PORT_SEL4r 15339
#define VOQFC_MSG_PORT_SEL5r 15340
#define VOQFC_MSG_PORT_SEL6r 15341
#define VOQFC_MSG_PORT_SEL7r 15342
#define VOQFC_STATE_MERGE_GRP0r 15343
#define VOQFC_STATE_MERGE_GRP1r 15344
#define VOQFC_STATE_MERGE_GRP2r 15345
#define VOQFC_STATE_MERGE_GRP3r 15346
#define VOQFC_STATE_MERGE_GRP4r 15347
#define VOQFC_STATE_MERGE_GRP5r 15348
#define VOQFC_STATE_MERGE_GRP6r 15349
#define VOQFC_STATE_MERGE_GRP7r 15350
#define VOQFC_STATE_PORT0_64r 15351
#define VOQFC_STATE_PORT1_64r 15352
#define VOQFC_STATE_PORT2_64r 15353
#define VOQFC_STATE_PORT3_64r 15354
#define VOQFC_STATE_PORT4_64r 15355
#define VOQFC_STATE_PORT5_64r 15356
#define VOQFC_STATE_PORT6_64r 15357
#define VOQFC_STATE_PORT7_64r 15358
#define VOQ_COS_MAP_PARITY_CONTROLr 15359
#define VOQ_COS_MAP_PARITY_STATUS_INTRr 15360
#define VOQ_COS_MAP_PARITY_STATUS_NACKr 15361
#define VOQ_WRED_AVG_QSIZEr 15362
#define VRF_MASKr 15363
#define VRF_PARITY_CONTROLr 15364
#define VRF_PARITY_STATUS_INTRr 15365
#define VRF_PARITY_STATUS_NACKr 15366
#define VXLT_DEBUG_CONTROL_0r 15367
#define VXLT_DEBUG_CONTROL_1r 15368
#define VXLT_DEBUG_EVENTr 15369
#define VXLT_DEBUG_EVENT_MASKr 15370
#define VXLT_DEBUG_STATUSr 15371
#define VXLT_DEBUG_STATUS_XLATE_0_Ar 15372
#define VXLT_DEBUG_STATUS_XLATE_0_Br 15373
#define VXLT_DEBUG_STATUS_XLATE_1_Ar 15374
#define VXLT_DEBUG_STATUS_XLATE_1_Br 15375
#define VXLT_PROTOCOL_INIT_DATA_DBGCTRLr 15376
#define VXLT_RAM_CONTROL_DBGCTRLr 15377
#define VXLT_SUBNET_DATA_RAM_DBGCTRLr 15378
#define VXLT_SUBNET_ECC_RAM_DBGCTRLr 15379
#define VXLT_XLATE_INIT_DATA_0_DBGCTRLr 15380
#define VXLT_XLATE_INIT_DATA_1_DBGCTRLr 15381
#define WAMUDROPCNT2BERRr 15382
#define WAMUDROPCNTAGINGr 15383
#define WAMUDROPCNTLENr 15384
#define WAMUDROPCNTLENBYTEr 15385
#define WAMUDROPCNTLRUr 15386
#define WAMUDROPCNTNOLRUr 15387
#define WAMUDROPCNTNOLRUBYTEr 15388
#define WAMUDROPCNTTHDr 15389
#define WAMUDROPCNTTHDBYTEr 15390
#define WAMUDROPCNTTYPEr 15391
#define WAMUMEMDEBUGr 15392
#define WAMUNONFRAGMCNTr 15393
#define WAMUPARITYERRADRr 15394
#define WAMUREASMBCNTr 15395
#define WAMUSTATUSr 15396
#define WAMUTBFRAGMCNTr 15397
#define WDRRCOUNTr 15398
#define WDT0_WDOGCONTROLr 15399
#define WDT0_WDOGINTCLRr 15400
#define WDT0_WDOGITCRr 15401
#define WDT0_WDOGITOPr 15402
#define WDT0_WDOGLOADr 15403
#define WDT0_WDOGLOCKr 15404
#define WDT0_WDOGMISr 15405
#define WDT0_WDOGPCELLID0r 15406
#define WDT0_WDOGPCELLID1r 15407
#define WDT0_WDOGPCELLID2r 15408
#define WDT0_WDOGPCELLID3r 15409
#define WDT0_WDOGPERIPHID0r 15410
#define WDT0_WDOGPERIPHID1r 15411
#define WDT0_WDOGPERIPHID2r 15412
#define WDT0_WDOGPERIPHID3r 15413
#define WDT0_WDOGRISr 15414
#define WDT0_WDOGVALUEr 15415
#define WDT1_WDOGCONTROLr 15416
#define WDT1_WDOGINTCLRr 15417
#define WDT1_WDOGITCRr 15418
#define WDT1_WDOGITOPr 15419
#define WDT1_WDOGLOADr 15420
#define WDT1_WDOGLOCKr 15421
#define WDT1_WDOGMISr 15422
#define WDT1_WDOGPCELLID0r 15423
#define WDT1_WDOGPCELLID1r 15424
#define WDT1_WDOGPCELLID2r 15425
#define WDT1_WDOGPCELLID3r 15426
#define WDT1_WDOGPERIPHID0r 15427
#define WDT1_WDOGPERIPHID1r 15428
#define WDT1_WDOGPERIPHID2r 15429
#define WDT1_WDOGPERIPHID3r 15430
#define WDT1_WDOGRISr 15431
#define WDT1_WDOGVALUEr 15432
#define WDT_0_RESET_MASKr 15433
#define WDT_1_RESET_MASKr 15434
#define WERRCOUNTr 15435
#define WFQCONFIGMOD0_P24r 15436
#define WFQCONFIGMOD0_P25r 15437
#define WFQCONFIGMOD0_P26r 15438
#define WFQCONFIGMOD0_P27r 15439
#define WFQCONFIGMOD0_P28r 15440
#define WFQCONFIGMOD0_P0_7r 15441
#define WFQCONFIGMOD0_P16_23r 15442
#define WFQCONFIGMOD0_P8_15r 15443
#define WFQCONFIGMOD1_P24r 15444
#define WFQCONFIGMOD1_P0_7r 15445
#define WFQCONFIGMOD1_P16_23r 15446
#define WFQCONFIGMOD1_P8_15r 15447
#define WFQCONFIG_GENERALr 15448
#define WFQCONFIG_MASKSr 15449
#define WFQMINBWCOSr 15450
#define WFQWEIGHTSr 15451
#define WLAN_SVP_ECC_CONTROLr 15452
#define WLAN_SVP_ECC_STATUS_INTRr 15453
#define WLAN_SVP_ECC_STATUS_NACKr 15454
#define WL_DROP_POLICYr 15455
#define WL_PORT_COUNT_CELLr 15456
#define WL_PORT_COUNT_PACKETr 15457
#define WL_PORT_SHARED_COUNT_CELLr 15458
#define WL_PORT_SHARED_COUNT_PACKETr 15459
#define WL_PORT_SHARED_LIMIT_CELLr 15460
#define WL_PORT_SHARED_LIMIT_PACKETr 15461
#define WREDAVERAGINGTIMEr 15462
#define WREDAVGQSIZE_CELLr 15463
#define WREDAVGQSIZE_PACKETr 15464
#define WREDCNGPARAMETERCOSr 15465
#define WREDCONFIG_CELLr 15466
#define WREDCONFIG_ECCPr 15467
#define WREDCONFIG_PACKETr 15468
#define WREDFUNCTIONr 15469
#define WREDMEMDEBUG_AVG_QSIZEr 15470
#define WREDMEMDEBUG_CFG_CELLr 15471
#define WREDMEMDEBUG_CFG_PACKETr 15472
#define WREDMEMDEBUG_CONFIGr 15473
#define WREDMEMDEBUG_DROP_THD_UC_DEQ0r 15474
#define WREDMEMDEBUG_DROP_THD_UC_DEQ1r 15475
#define WREDMEMDEBUG_DROP_THD_UC_ENQ0r 15476
#define WREDMEMDEBUG_DROP_THD_UC_ENQ1r 15477
#define WREDMEMDEBUG_OPN_AVG_QSIZEr 15478
#define WREDMEMDEBUG_OPN_CONFIGr 15479
#define WREDMEMDEBUG_OPN_DROP_THD_DEQr 15480
#define WREDMEMDEBUG_OPN_DROP_THD_ENQr 15481
#define WREDMEMDEBUG_PROFILEr 15482
#define WREDMEMDEBUG_QUEUE_AVG_QSIZEr 15483
#define WREDMEMDEBUG_QUEUE_CONFIGr 15484
#define WREDMEMDEBUG_QUEUE_DROP_THD_DEQr 15485
#define WREDMEMDEBUG_QUEUE_DROP_THD_ENQr 15486
#define WREDMEMDEBUG_QUEUE_OPN_MAPr 15487
#define WREDMEMDEBUG_THD_0_CELLr 15488
#define WREDMEMDEBUG_THD_0_PACKETr 15489
#define WREDMEMDEBUG_THD_1_CELLr 15490
#define WREDMEMDEBUG_THD_1_PACKETr 15491
#define WREDPARAMCOSr 15492
#define WREDPARAMETERCOSr 15493
#define WREDPARAMREDCOSr 15494
#define WREDPARAMYELCOSr 15495
#define WREDPARAM_CELLr 15496
#define WREDPARAM_END_CELLr 15497
#define WREDPARAM_NONTCP_CELLr 15498
#define WREDPARAM_NONTCP_PACKETr 15499
#define WREDPARAM_PACKETr 15500
#define WREDPARAM_PRI0_END_CELLr 15501
#define WREDPARAM_PRI0_START_CELLr 15502
#define WREDPARAM_RED_CELLr 15503
#define WREDPARAM_RED_END_CELLr 15504
#define WREDPARAM_RED_PACKETr 15505
#define WREDPARAM_RED_START_CELLr 15506
#define WREDPARAM_START_CELLr 15507
#define WREDPARAM_YELLOW_CELLr 15508
#define WREDPARAM_YELLOW_END_CELLr 15509
#define WREDPARAM_YELLOW_PACKETr 15510
#define WREDPARAM_YELLOW_START_CELLr 15511
#define WRED_AVG_QSIZEr 15512
#define WRED_CONFIGr 15513
#define WRED_DEBUG_ENQ_DROP_GLOBALr 15514
#define WRED_DEBUG_ENQ_DROP_PORTr 15515
#define WRED_MISCCONFIGr 15516
#define WRED_PARITY_ERROR_BITMAPr 15517
#define WRED_PARITY_ERROR_INFOr 15518
#define WRED_PARITY_ERROR_MASKr 15519
#define WRED_PARITY_ERROR_POINTERr 15520
#define WRED_THD_0_ECCPr 15521
#define WRED_THD_1_ECCPr 15522
#define WRRWEIGHTSr 15523
#define WRRWEIGHT_COSr 15524
#define XBOD_OVRFLWr 15525
#define XCON_CCM_DEFECT_STATUSr 15526
#define XEGR_ENABLEr 15527
#define XGPORT_EXTRA_XGXS_NEWCTL_REGr 15528
#define XGPORT_EXTRA_XGXS_NEWSTATUS0_REGr 15529
#define XGPORT_EXTRA_XGXS_NEWSTATUS1_REGr 15530
#define XGPORT_EXTRA_XGXS_NEWSTATUS2_REGr 15531
#define XGPORT_EXTRA_XGXS_NEWSTATUS3_REGr 15532
#define XGPORT_MODE_REGr 15533
#define XGPORT_SERDES_CTLr 15534
#define XGPORT_XGXS_CTRLr 15535
#define XGPORT_XGXS_NEWCTL_REGr 15536
#define XGPORT_XGXS_NEWSTATUS0_REGr 15537
#define XGPORT_XGXS_NEWSTATUS1_REGr 15538
#define XGPORT_XGXS_NEWSTATUS2_REGr 15539
#define XGPORT_XGXS_NEWSTATUS3_REGr 15540
#define XGPORT_XGXS_STATr 15541
#define XHBADE2Er 15542
#define XHOLD0r 15543
#define XHOLD1r 15544
#define XHOLD2r 15545
#define XHOL_D0r 15546
#define XHOL_D1r 15547
#define XHOL_D2r 15548
#define XHOL_D3r 15549
#define XHOL_MH0r 15550
#define XHOL_MH1r 15551
#define XHOL_MH2r 15552
#define XHOL_MH3r 15553
#define XHOL_RX_MH_DATA0r 15554
#define XHOL_RX_MH_DATA1r 15555
#define XHOL_RX_MH_DATA2r 15556
#define XHOL_RX_MH_DATA3r 15557
#define XHOL_RX_MH_MASK0r 15558
#define XHOL_RX_MH_MASK1r 15559
#define XHOL_RX_MH_MASK2r 15560
#define XHOL_RX_MH_MASK3r 15561
#define XHOL_RX_MODID_DATAr 15562
#define XHOL_RX_MODID_MODEr 15563
#define XHOL_RX_PKT_DATA0r 15564
#define XHOL_RX_PKT_DATA1r 15565
#define XHOL_RX_PKT_DATA2r 15566
#define XHOL_RX_PKT_DATA3r 15567
#define XHOL_RX_PKT_MASK0r 15568
#define XHOL_RX_PKT_MASK1r 15569
#define XHOL_RX_PKT_MASK2r 15570
#define XHOL_RX_PKT_MASK3r 15571
#define XH_E2E_CONTROLr 15572
#define XIBP_D0r 15573
#define XIBP_D1r 15574
#define XIBP_D2r 15575
#define XIBP_D3r 15576
#define XIBP_MH0r 15577
#define XIBP_MH1r 15578
#define XIBP_MH2r 15579
#define XIBP_MH3r 15580
#define XIMBPr 15581
#define XIMRPr 15582
#define XLBADE2Er 15583
#define XLPORT_CONFIGr 15584
#define XLPORT_ECC_CONTROLr 15585
#define XLPORT_EEE_DURATION_TIMER_PULSEr 15586
#define XLPORT_FORCE_DOUBLE_BIT_ERRORr 15587
#define XLPORT_FORCE_SINGLE_BIT_ERRORr 15588
#define XLPORT_INTR_ENABLEr 15589
#define XLPORT_INTR_STATUSr 15590
#define XLPORT_LINKSTATUS_DOWNr 15591
#define XLPORT_LINKSTATUS_DOWN_CLEARr 15592
#define XLPORT_MEMORY_CONTROL0r 15593
#define XLPORT_MEMORY_CONTROL1r 15594
#define XLPORT_MEMORY_CONTROL2r 15595
#define XLPORT_MIB_RESETr 15596
#define XLPORT_MIB_RSC_MEM0_ECC_STATUSr 15597
#define XLPORT_MIB_RSC_MEM1_ECC_STATUSr 15598
#define XLPORT_MIB_RSC_MEM2_ECC_STATUSr 15599
#define XLPORT_MIB_RSC_MEM3_ECC_STATUSr 15600
#define XLPORT_MIB_RSC_MEM4_ECC_STATUSr 15601
#define XLPORT_MIB_TSC_MEM0_ECC_STATUSr 15602
#define XLPORT_MIB_TSC_MEM1_ECC_STATUSr 15603
#define XLPORT_MIB_TSC_MEM2_ECC_STATUSr 15604
#define XLPORT_MIB_TSC_MEM3_ECC_STATUSr 15605
#define XLPORT_MODE_REGr 15606
#define XLPORT_PORT_ENABLEr 15607
#define XLPORT_TXFIFO_MEM_ECC_STATUSr 15608
#define XLPORT_WC_UCMEM_CTRLr 15609
#define XLPORT_XGXS0_STATUS0_REGr 15610
#define XLPORT_XGXS0_STATUS1_REGr 15611
#define XLPORT_XGXS1_STATUS0_REGr 15612
#define XLPORT_XGXS1_STATUS1_REGr 15613
#define XLPORT_XGXS2_STATUS0_REGr 15614
#define XLPORT_XGXS2_STATUS1_REGr 15615
#define XLPORT_XGXS3_STATUS0_REGr 15616
#define XLPORT_XGXS3_STATUS1_REGr 15617
#define XLPORT_XGXS_COUNTER_MODEr 15618
#define XLPORT_XGXS_CTRL_REGr 15619
#define XLPORT_XGXS_STATUS_GEN_REGr 15620
#define XLPORT_XMAC_CONTROLr 15621
#define XLP_EEE_COUNTER_MODEr 15622
#define XLP_TO_MMU_BKP_STATUSr 15623
#define XLP_TXFIFO_CELL_CNTr 15624
#define XLP_TXFIFO_CELL_REQ_CNTr 15625
#define XLP_TXFIFO_OVRFLWr 15626
#define XLP_TXFIFO_PKT_DROP_CTLr 15627
#define XL_E2E_CONTROLr 15628
#define XMAC_CLEAR_FIFO_STATUSr 15629
#define XMAC_CLEAR_RX_LSS_STATUSr 15630
#define XMAC_CTRLr 15631
#define XMAC_EEE_CTRLr 15632
#define XMAC_EEE_TIMERSr 15633
#define XMAC_FIFO_STATUSr 15634
#define XMAC_GMII_EEE_CTRLr 15635
#define XMAC_HCFC_CTRLr 15636
#define XMAC_LLFC_CTRLr 15637
#define XMAC_MACSEC_CTRLr 15638
#define XMAC_MODEr 15639
#define XMAC_OSTS_TIMESTAMP_ADJUSTr 15640
#define XMAC_PAUSE_CTRLr 15641
#define XMAC_PFC_CTRLr 15642
#define XMAC_PFC_DAr 15643
#define XMAC_PFC_OPCODEr 15644
#define XMAC_PFC_TYPEr 15645
#define XMAC_RX_CTRLr 15646
#define XMAC_RX_LLFC_MSG_FIELDSr 15647
#define XMAC_RX_LSS_CTRLr 15648
#define XMAC_RX_LSS_STATUSr 15649
#define XMAC_RX_MAC_SAr 15650
#define XMAC_RX_MAX_SIZEr 15651
#define XMAC_RX_VLAN_TAGr 15652
#define XMAC_SPARE0r 15653
#define XMAC_SPARE1r 15654
#define XMAC_TX_CTRLr 15655
#define XMAC_TX_FIFO_CREDITSr 15656
#define XMAC_TX_LLFC_MSG_FIELDSr 15657
#define XMAC_TX_MAC_SAr 15658
#define XMAC_TX_TIMESTAMP_FIFO_DATAr 15659
#define XMAC_TX_TIMESTAMP_FIFO_STATUSr 15660
#define XMODIDr 15661
#define XMODID_DUAL_ENr 15662
#define XMODID_ENr 15663
#define XPAUSE_CTRL_RX_DA_LSr 15664
#define XPAUSE_CTRL_RX_DA_MSr 15665
#define XPAUSE_CTRL_RX_LENGTH_TYPEr 15666
#define XPAUSE_CTRL_RX_OPCODEr 15667
#define XPAUSE_D0r 15668
#define XPAUSE_D1r 15669
#define XPAUSE_D2r 15670
#define XPAUSE_D3r 15671
#define XPAUSE_MH0r 15672
#define XPAUSE_MH1r 15673
#define XPAUSE_MH2r 15674
#define XPAUSE_MH3r 15675
#define XPAUSE_RX_DA_LSr 15676
#define XPAUSE_RX_DA_MSr 15677
#define XPAUSE_RX_LENGTH_TYPEr 15678
#define XPAUSE_RX_OPCODEr 15679
#define XPAUSE_TX_PKT_XOFF_VALr 15680
#define XPAUSE_WATCHDOG_INIT_VALr 15681
#define XPAUSE_WATCHDOG_THRESHr 15682
#define XPC_PARERRr 15683
#define XPC_PARERR_ADDR0r 15684
#define XPC_PARERR_ADDR1r 15685
#define XPC_PARERR_ADDR2r 15686
#define XPC_PARERR_ADDR3r 15687
#define XPC_PARERR_ADDR4r 15688
#define XPC_PARERR_ADDR5r 15689
#define XPC_PARERR_ADDR6r 15690
#define XPC_PARERR_ADDR7r 15691
#define XPC_PARERR_ADDR8r 15692
#define XPC_PARERR_ADDR9r 15693
#define XPC_PARERR_ADDR10r 15694
#define XPC_PARITY_DIAGr 15695
#define XPC_SPARE_REG0r 15696
#define XPC_SPARE_REG1r 15697
#define XPC_SPARE_REG2r 15698
#define XPC_SPARE_REG3r 15699
#define XPDISCr 15700
#define XPORT_CONFIGr 15701
#define XPORT_ECC_CONTROLr 15702
#define XPORT_EEE_DURATION_TIMER_PULSEr 15703
#define XPORT_FORCE_DOUBLE_BIT_ERRORr 15704
#define XPORT_FORCE_SINGLE_BIT_ERRORr 15705
#define XPORT_INTR_ENABLEr 15706
#define XPORT_INTR_STATUSr 15707
#define XPORT_LINKSTATUS_DOWNr 15708
#define XPORT_LINKSTATUS_DOWN_CLEARr 15709
#define XPORT_MEMORY_CONTROLr 15710
#define XPORT_MEMORY_CONTROL0r 15711
#define XPORT_MEMORY_CONTROL1r 15712
#define XPORT_MEMORY_CONTROL2r 15713
#define XPORT_MIB_RESETr 15714
#define XPORT_MIB_RSC_MEM0_ECC_STATUSr 15715
#define XPORT_MIB_RSC_MEM1_ECC_STATUSr 15716
#define XPORT_MIB_RSC_MEM2_ECC_STATUSr 15717
#define XPORT_MIB_RSC_MEM3_ECC_STATUSr 15718
#define XPORT_MIB_RSC_MEM4_ECC_STATUSr 15719
#define XPORT_MIB_TSC_MEM0_ECC_STATUSr 15720
#define XPORT_MIB_TSC_MEM1_ECC_STATUSr 15721
#define XPORT_MIB_TSC_MEM2_ECC_STATUSr 15722
#define XPORT_MIB_TSC_MEM3_ECC_STATUSr 15723
#define XPORT_MODE_REGr 15724
#define XPORT_PORT_ENABLEr 15725
#define XPORT_RXFIFO_MEM0_ECC_STATUSr 15726
#define XPORT_RXFIFO_MEM1_ECC_STATUSr 15727
#define XPORT_RXFIFO_MEM2_ECC_STATUSr 15728
#define XPORT_RXFIFO_MEM3_ECC_STATUSr 15729
#define XPORT_RXFIFO_MEM4_ECC_STATUSr 15730
#define XPORT_RX_FIFO_MEM_ECC_STATUSr 15731
#define XPORT_TO_MMU_BKPr 15732
#define XPORT_TO_MMU_BKP_HGr 15733
#define XPORT_TXFIFO_MEM_ECC_STATUSr 15734
#define XPORT_TX_FIFO_MEM_ECC_STATUSr 15735
#define XPORT_XGXS_COUNTER_MODEr 15736
#define XPORT_XGXS_CTRLr 15737
#define XPORT_XGXS_NEWCTL_REGr 15738
#define XPORT_XGXS_NEWSTATUS0_REGr 15739
#define XPORT_XGXS_NEWSTATUS1_REGr 15740
#define XPORT_XGXS_NEWSTATUS2_REGr 15741
#define XPORT_XGXS_NEWSTATUS3_REGr 15742
#define XPORT_XGXS_STATUS_REGr 15743
#define XPORT_XMAC_CONTROLr 15744
#define XP_EEE_COUNTER_MODEr 15745
#define XP_EGR_PKT_DROP_CTLr 15746
#define XP_TXFIFO_CELL_CNTr 15747
#define XP_TXFIFO_CELL_REQ_CNTr 15748
#define XP_TXFIFO_OVRFLWr 15749
#define XP_TXFIFO_PKT_DROP_CTLr 15750
#define XP_XBODE_CELL_CNTr 15751
#define XP_XBODE_CELL_REQ_CNTr 15752
#define XQCOSARBSELr 15753
#define XQCOSENTRIES0_3r 15754
#define XQCOSENTRIES4_7r 15755
#define XQCOSPTRr 15756
#define XQCOSRANGE1_0r 15757
#define XQCOSRANGE3_0r 15758
#define XQCOSRANGE3_2r 15759
#define XQCOSRANGE5_4r 15760
#define XQCOSRANGE7_4r 15761
#define XQCOSRANGE7_6r 15762
#define XQEMPTYr 15763
#define XQFLLPARITYERRORPTRr 15764
#define XQMEMDEBUGr 15765
#define XQPARITYr 15766
#define XQPARITYERRORPBMr 15767
#define XQPARITYERRORPBM_HIr 15768
#define XQPARITYERRORPTRr 15769
#define XQPORT_EHG_RX_DATA_PARITY_STATUS_INTRr 15770
#define XQPORT_EHG_RX_DATA_PARITY_STATUS_NACKr 15771
#define XQPORT_EHG_RX_MASK_PARITY_STATUS_INTRr 15772
#define XQPORT_EHG_RX_MASK_PARITY_STATUS_NACKr 15773
#define XQPORT_EHG_TX_DATA_PARITY_STATUS_INTRr 15774
#define XQPORT_EHG_TX_DATA_PARITY_STATUS_NACKr 15775
#define XQPORT_FORCE_DOUBLE_BIT_ERRORr 15776
#define XQPORT_FORCE_SINGLE_BIT_ERRORr 15777
#define XQPORT_INTR_ENABLEr 15778
#define XQPORT_INTR_STATUSr 15779
#define XQPORT_MODE_REGr 15780
#define XQPORT_PARITY_CONTROLr 15781
#define XQPORT_XGXS_NEWCTL_REGr 15782
#define XQPORT_XGXS_NEWSTATUS0_REGr 15783
#define XQPORT_XGXS_NEWSTATUS1_REGr 15784
#define XQPORT_XGXS_NEWSTATUS2_REGr 15785
#define XQPORT_XGXS_NEWSTATUS3_REGr 15786
#define XQPORT_XQBODE_TXFIFO_PARITY_STATUS_INTRr 15787
#define XQPORT_XQBOD_RXFIFO_PARITY_STATUS_INTRr 15788
#define XQREADPOINTERr 15789
#define XQ_CTRLr 15790
#define XQ_MEM_FUSEr 15791
#define XQ_MISCr 15792
#define XQ_PARITYr 15793
#define XRDISCr 15794
#define XRDROPr 15795
#define XRFILDRr 15796
#define XRIMDRr 15797
#define XRIPCr 15798
#define XRIPDr 15799
#define XRIPHEr 15800
#define XRITPIDr 15801
#define XRPORTDr 15802
#define XRSTPIDr 15803
#define XRTPIDr 15804
#define XRUCr 15805
#define XRV0r 15806
#define XRV1r 15807
#define XTABRTr 15808
#define XTAGEr 15809
#define XTCEr 15810
#define XTCFIDRr 15811
#define XTHOLr 15812
#define XTIBPr 15813
#define XTIMDRr 15814
#define XTIMTLDr 15815
#define XTIPr 15816
#define XTIPAGEr 15817
#define XTIPDr 15818
#define XTIPREPr 15819
#define XTMSTDRr 15820
#define XTPSEr 15821
#define XTSTPIDr 15822
#define XTV0r 15823
#define XTV1r 15824
#define XTVLANr 15825
#define X_CPU_SLOT_COUNTr 15826
#define X_GPORT_CNTMAXSIZEr 15827
#define X_GPORT_CONFIGr 15828
#define X_GPORT_SGNDET_EARLYCRSr 15829
#define X_TDM_ENr 15830
#define YELLOW_CNG_DROP_CNTr 15831
#define Y_CPU_SLOT_COUNTr 15832
#define Y_TDM_ENr 15833
#define NUM_SOC_REG 15834

typedef int soc_mem_t;

#define INVALIDm -1
#define AGER_EVENTm 0
#define AGER_FLAGSm 1
#define AGER_THRESHOLDm 2
#define AGER_TS_0_HIm 3
#define AGER_TS_0_LOm 4
#define AGER_TS_1_HIm 5
#define AGER_TS_1_LOm 6
#define AGING_CTR_MEMm 7
#define AGING_EXP_MEMm 8
#define ALLOCBUFFSCNTm 9
#define ALTERNATE_EMIRROR_BITMAPm 10
#define ARB_TDM_TABLEm 11
#define ARB_TDM_TABLE_0m 12
#define ARB_TDM_TABLE_1m 13
#define BAA_BUCKET_0m 14
#define BAA_BUCKET_1m 15
#define BAA_BUCKET_2m 16
#define BAA_BUCKET_3m 17
#define BAA_EVENTm 18
#define BAA_LEAK_A0m 19
#define BAA_LEAK_A1m 20
#define BAA_LEAK_A2m 21
#define BAA_LEAK_A3m 22
#define BAA_LEAK_B0m 23
#define BAA_LEAK_B1m 24
#define BAA_LEAK_B2m 25
#define BAA_LEAK_B3m 26
#define BAA_STATE_HUNGRYm 27
#define BAA_STATE_STARVINGm 28
#define BCAST_BLOCK_MASKm 29
#define BSAFE_CMD_DATA_INm 30
#define BSAFE_CMD_DATA_OUTm 31
#define BUFFER_AGEm 32
#define BUFFER_LISTm 33
#define BURST_SIZE_PER_ESETm 34
#define BURST_SIZE_PER_NODEm 35
#define C0_CELLm 36
#define C0_CPU_RQm 37
#define C0_CPU_WQm 38
#define C0_RQm 39
#define C0_WQm 40
#define C1_CELLm 41
#define C1_CPU_RQm 42
#define C1_CPU_WQm 43
#define C1_RQm 44
#define C1_WQm 45
#define C2_CELLm 46
#define C2_RQm 47
#define C2_WQm 48
#define C3_RQm 49
#define C3_WQm 50
#define CALENDARm 51
#define CALENDAR0m 52
#define CALENDAR1m 53
#define CBLOCK_MOD_LOOKUPm 54
#define CCP_MEMm 55
#define CELL_BUFm 56
#define CELL_BUFFER0m 57
#define CELL_BUFFER1m 58
#define CELL_BUFFER2m 59
#define CELL_BUFFER3m 60
#define CELL_CHK_MEMm 61
#define CELL_DATA0_MEMm 62
#define CELL_DATA10_MEMm 63
#define CELL_DATA11_MEMm 64
#define CELL_DATA12_MEMm 65
#define CELL_DATA13_MEMm 66
#define CELL_DATA14_MEMm 67
#define CELL_DATA15_MEMm 68
#define CELL_DATA1_MEMm 69
#define CELL_DATA2_MEMm 70
#define CELL_DATA3_MEMm 71
#define CELL_DATA4_MEMm 72
#define CELL_DATA5_MEMm 73
#define CELL_DATA6_MEMm 74
#define CELL_DATA7_MEMm 75
#define CELL_DATA8_MEMm 76
#define CELL_DATA9_MEMm 77
#define CELL_HDR_MEMm 78
#define CFAP_MEMm 79
#define CHANNEL_MAP_TABLEm 80
#define CHANNEL_SHAPER_TABLEm 81
#define CHANNEL_WERR_TABLEm 82
#define COMMAND_MEMORY_BSEm 83
#define COMMAND_MEMORY_CSEm 84
#define COMMAND_MEMORY_HSEm 85
#define COS_MAP_SELm 86
#define CPU_COS_MAPm 87
#define CPU_COS_MAP_DATA_ONLYm 88
#define CPU_COS_MAP_ONLYm 89
#define CPU_PBMm 90
#define CPU_PBM_2m 91
#define CPU_TS_MAPm 92
#define CS_BRICK_CONFIG_TABLEm 93
#define CS_EJECTION_MESSAGE_TABLEm 94
#define CTR_FLEX_COUNT_0m 95
#define CTR_FLEX_COUNT_1m 96
#define CTR_FLEX_COUNT_2m 97
#define CTR_FLEX_COUNT_3m 98
#define CTR_FLEX_COUNT_4m 99
#define CTR_FLEX_COUNT_5m 100
#define CTR_FLEX_COUNT_6m 101
#define CTR_FLEX_COUNT_7m 102
#define CTR_FLEX_COUNT_8m 103
#define CTR_FLEX_COUNT_9m 104
#define CTR_FLEX_COUNT_10m 105
#define CTR_FLEX_COUNT_11m 106
#define CTR_MEMm 107
#define DC_MEMm 108
#define DEBUG_CAPTUREm 109
#define DEFIPm 110
#define DEFIP_ALLm 111
#define DEFIP_ENTRYm 112
#define DEFIP_HIm 113
#define DEFIP_HITm 114
#define DEFIP_HIT_HIm 115
#define DEFIP_HIT_LOm 116
#define DEFIP_HI_ALLm 117
#define DEFIP_LOm 118
#define DEFIP_LO_ALLm 119
#define DISCARD_COUNTER_TABm 120
#define DLB_HGT_FLOWSET_PORTm 121
#define DLB_HGT_FLOWSET_PORT_Xm 122
#define DLB_HGT_FLOWSET_PORT_Ym 123
#define DLB_HGT_FLOWSET_TIMESTAMPm 124
#define DLB_HGT_FLOWSET_TIMESTAMP_PAGEm 125
#define DLB_HGT_FLOWSET_TIMESTAMP_PAGE_Xm 126
#define DLB_HGT_FLOWSET_TIMESTAMP_PAGE_Ym 127
#define DLB_HGT_FLOWSET_TIMESTAMP_Xm 128
#define DLB_HGT_FLOWSET_TIMESTAMP_Ym 129
#define DLB_HGT_GLB_QUANTIZE_THRESHOLDSm 130
#define DLB_HGT_GROUP_CONTROLm 131
#define DLB_HGT_GROUP_CONTROL_Xm 132
#define DLB_HGT_GROUP_CONTROL_Ym 133
#define DLB_HGT_GROUP_MEMBERSHIPm 134
#define DLB_HGT_GROUP_STATSm 135
#define DLB_HGT_GROUP_STATS_Xm 136
#define DLB_HGT_GROUP_STATS_Ym 137
#define DLB_HGT_LINK_CONTROLm 138
#define DLB_HGT_OPTIMAL_CANDIDATEm 139
#define DLB_HGT_OPTIMAL_CANDIDATE_Xm 140
#define DLB_HGT_OPTIMAL_CANDIDATE_Ym 141
#define DLB_HGT_PORT_QUALITY_MAPPINGm 142
#define DLB_HGT_PORT_STATEm 143
#define DMT_MEMm 144
#define DSCPm 145
#define DSCP_PRIORITY_TABLEm 146
#define DSCP_TABLEm 147
#define DT_MEMm 148
#define E2E_HOL_STATUSm 149
#define E2E_HOL_STATUS_1m 150
#define ECONTEXT_ALLOCBUFFSCNTm 151
#define ECONTEXT_INFLIGHTBUFFCNTm 152
#define ECONTEXT_TAIL_LLAm 153
#define EDC_LOOKUPm 154
#define EFP_COUNTER_TABLEm 155
#define EFP_COUNTER_TABLE_Xm 156
#define EFP_COUNTER_TABLE_Ym 157
#define EFP_METER_TABLEm 158
#define EFP_METER_TABLE_Xm 159
#define EFP_METER_TABLE_Ym 160
#define EFP_POLICY_TABLEm 161
#define EFP_TCAMm 162
#define EGRESS_ADJACENT_MACm 163
#define EGRESS_DSCP_EXPm 164
#define EGRESS_IPMC_LSm 165
#define EGRESS_IPMC_MSm 166
#define EGRESS_IP_TUNNELm 167
#define EGRESS_SPVLAN_IDm 168
#define EGRESS_VLAN_STGm 169
#define EGR_1588_SAm 170
#define EGR_COS_MAPm 171
#define EGR_CPU_COS_MAPm 172
#define EGR_DSCP_ECN_MAPm 173
#define EGR_DSCP_TABLEm 174
#define EGR_DVP_ATTRIBUTEm 175
#define EGR_EHG_QOS_MAPPING_TABLEm 176
#define EGR_EINITBUF_DATA_RAM_0m 177
#define EGR_EINITBUF_DATA_RAM_1m 178
#define EGR_EINITBUF_DATA_RAM_2m 179
#define EGR_EINITBUF_DATA_RAM_3m 180
#define EGR_EINITBUF_ECC_RAMm 181
#define EGR_EM_MTP_INDEXm 182
#define EGR_ENABLEm 183
#define EGR_EP_REDIRECT_EM_MTP_INDEXm 184
#define EGR_ERSPANm 185
#define EGR_FLEX_CTR_COUNTER_TABLE_0m 186
#define EGR_FLEX_CTR_COUNTER_TABLE_1m 187
#define EGR_FLEX_CTR_COUNTER_TABLE_2m 188
#define EGR_FLEX_CTR_COUNTER_TABLE_3m 189
#define EGR_FLEX_CTR_COUNTER_TABLE_4m 190
#define EGR_FLEX_CTR_COUNTER_TABLE_5m 191
#define EGR_FLEX_CTR_COUNTER_TABLE_6m 192
#define EGR_FLEX_CTR_COUNTER_TABLE_7m 193
#define EGR_FLEX_CTR_OFFSET_TABLE_0m 194
#define EGR_FLEX_CTR_OFFSET_TABLE_1m 195
#define EGR_FLEX_CTR_OFFSET_TABLE_2m 196
#define EGR_FLEX_CTR_OFFSET_TABLE_3m 197
#define EGR_FLEX_CTR_OFFSET_TABLE_4m 198
#define EGR_FLEX_CTR_OFFSET_TABLE_5m 199
#define EGR_FLEX_CTR_OFFSET_TABLE_6m 200
#define EGR_FLEX_CTR_OFFSET_TABLE_7m 201
#define EGR_FLEX_CTR_PKT_PRI_MAPm 202
#define EGR_FLEX_CTR_PKT_RES_MAPm 203
#define EGR_FLEX_CTR_PORT_MAPm 204
#define EGR_FLEX_CTR_PRI_CNG_MAPm 205
#define EGR_FLEX_CTR_TOS_MAPm 206
#define EGR_FRAGMENT_ID_TABLEm 207
#define EGR_FRAGMENT_ID_TABLE_Xm 208
#define EGR_FRAGMENT_ID_TABLE_Ym 209
#define EGR_GPP_ATTRIBUTESm 210
#define EGR_GPP_ATTRIBUTES_MODBASEm 211
#define EGR_IL_CHANNEL_MAPm 212
#define EGR_IM_MTP_INDEXm 213
#define EGR_ING_PORTm 214
#define EGR_IPFIX_DSCP_XLATE_TABLEm 215
#define EGR_IPFIX_EOP_BUFFERm 216
#define EGR_IPFIX_EXPORT_FIFOm 217
#define EGR_IPFIX_IPV4_MASK_SET_Am 218
#define EGR_IPFIX_IPV6_MASK_SET_Am 219
#define EGR_IPFIX_PROFILEm 220
#define EGR_IPFIX_SESSION_TABLEm 221
#define EGR_IPMCm 222
#define EGR_IP_TUNNELm 223
#define EGR_IP_TUNNEL_IPV6m 224
#define EGR_IP_TUNNEL_MPLSm 225
#define EGR_L3_INTFm 226
#define EGR_L3_NEXT_HOPm 227
#define EGR_MAC_DA_PROFILEm 228
#define EGR_MAP_MHm 229
#define EGR_MASKm 230
#define EGR_MASK_MODBASEm 231
#define EGR_MAX_USED_ENTRIESm 232
#define EGR_MAX_USED_ENTRIES_Xm 233
#define EGR_MAX_USED_ENTRIES_Ym 234
#define EGR_MIRROR_ENCAP_CONTROLm 235
#define EGR_MIRROR_ENCAP_DATA_1m 236
#define EGR_MIRROR_ENCAP_DATA_2m 237
#define EGR_MMU_REQUESTSm 238
#define EGR_MMU_REQUESTS_Xm 239
#define EGR_MMU_REQUESTS_Ym 240
#define EGR_MOD_MAP_TABLEm 241
#define EGR_MPLS_EXP_MAPPING_1m 242
#define EGR_MPLS_EXP_MAPPING_2m 243
#define EGR_MPLS_EXP_PRI_MAPPINGm 244
#define EGR_MPLS_PRI_MAPPINGm 245
#define EGR_MPLS_VC_AND_SWAP_LABEL_TABLEm 246
#define EGR_PERQ_XMT_COUNTERSm 247
#define EGR_PERQ_XMT_COUNTERS_BASE_ADDRm 248
#define EGR_PERQ_XMT_COUNTERS_Xm 249
#define EGR_PERQ_XMT_COUNTERS_Ym 250
#define EGR_PFC_CONTROLm 251
#define EGR_PORTm 252
#define EGR_PORT_REQUESTSm 253
#define EGR_PORT_REQUESTS_Xm 254
#define EGR_PORT_REQUESTS_Ym 255
#define EGR_PRI_CNG_MAPm 256
#define EGR_PW_INIT_COUNTERSm 257
#define EGR_PW_INIT_COUNTERS_Xm 258
#define EGR_PW_INIT_COUNTERS_Ym 259
#define EGR_QCN_CNM_CONTROL_TABLEm 260
#define EGR_SCI_TABLEm 261
#define EGR_SERVICE_COUNTER_TABLEm 262
#define EGR_SERVICE_COUNTER_TABLE_Xm 263
#define EGR_SERVICE_COUNTER_TABLE_Ym 264
#define EGR_TRILL_PARSE_CONTROLm 265
#define EGR_TRILL_PARSE_CONTROL_2m 266
#define EGR_TRILL_RBRIDGE_NICKNAMESm 267
#define EGR_TRILL_TREE_PROFILEm 268
#define EGR_VFIm 269
#define EGR_VINTF_COUNTER_TABLEm 270
#define EGR_VINTF_COUNTER_TABLE_Xm 271
#define EGR_VINTF_COUNTER_TABLE_Ym 272
#define EGR_VLANm 273
#define EGR_VLAN_STGm 274
#define EGR_VLAN_TAG_ACTION_PROFILEm 275
#define EGR_VLAN_Xm 276
#define EGR_VLAN_XLATEm 277
#define EGR_VLAN_XLATE_DATA_ONLYm 278
#define EGR_VLAN_XLATE_MASKm 279
#define EGR_VLAN_XLATE_ONLYm 280
#define EGR_VLAN_XLATE_SCRATCHm 281
#define EGR_VLAN_Ym 282
#define EGR_WLAN_DVPm 283
#define EG_FDM_PORT_REGSm 284
#define EG_FD_FCTm 285
#define EG_FD_FIFO_COUNTm 286
#define EG_FD_FIFO_THRESHm 287
#define EG_FD_FIFO_THRESH_OFFSET_REDm 288
#define EG_FD_FIFO_THRESH_OFFSET_YELLOWm 289
#define EG_FD_FIFO_THRESH_RESET_OFFSETm 290
#define EG_FD_GMTm 291
#define EG_FD_MDBm 292
#define EG_FD_PER_PORT_DROP_COUNT1m 293
#define EG_FD_PER_PORT_DROP_COUNT2m 294
#define EG_FD_SVTm 295
#define EMIRROR_CONTROLm 296
#define EMIRROR_CONTROL1m 297
#define EMIRROR_CONTROL2m 298
#define EMIRROR_CONTROL3m 299
#define EM_MTP_INDEXm 300
#define EPC_LINK_BMAPm 301
#define EP_CLASS_RESOLUTIONm 302
#define EP_DEST_PORT_MAPm 303
#define EP_HDR_PARSING_CTRLm 304
#define EP_LENGTH_ADJ_MAPm 305
#define EP_OI2QB_MAPm 306
#define EP_PREDICTIVE_RANGINGm 307
#define EP_REDIRECT_EM_MTP_INDEXm 308
#define EP_STATS_CTRLm 309
#define ESBS_PORT_TO_PIPE_MAPPINGm 310
#define ESEC_PKT_HEADER_CAPTURE_BUFFERm 311
#define ESEC_SA_KEY_TABLEm 312
#define ESEC_SA_TABLEm 313
#define ESEC_SC_TABLEm 314
#define ESET_TO_NODE_TYPEm 315
#define ESET_TYPE_TABm 316
#define ESM_RANGE_CHECKm 317
#define ES_ARB_TDM_TABLEm 318
#define ET_INST_OPC_TABLEm 319
#define ET_PA_XLATm 320
#define ET_UINST_MEMm 321
#define EXP_TABLEm 322
#define EXT_ACL144_TCAMm 323
#define EXT_ACL144_TCAM_IPV4m 324
#define EXT_ACL144_TCAM_IPV6m 325
#define EXT_ACL144_TCAM_L2m 326
#define EXT_ACL288_TCAMm 327
#define EXT_ACL288_TCAM_IPV4m 328
#define EXT_ACL288_TCAM_L2m 329
#define EXT_ACL360_TCAM_DATAm 330
#define EXT_ACL360_TCAM_DATA_IPV6_SHORTm 331
#define EXT_ACL360_TCAM_MASKm 332
#define EXT_ACL432_TCAM_DATAm 333
#define EXT_ACL432_TCAM_DATA_IPV6_LONGm 334
#define EXT_ACL432_TCAM_DATA_L2_IPV4m 335
#define EXT_ACL432_TCAM_DATA_L2_IPV6m 336
#define EXT_ACL432_TCAM_MASKm 337
#define EXT_DEFIP_DATAm 338
#define EXT_DEFIP_DATA_IPV4m 339
#define EXT_DEFIP_DATA_IPV6_64m 340
#define EXT_DEFIP_DATA_IPV6_128m 341
#define EXT_DST_HIT_BITSm 342
#define EXT_DST_HIT_BITS_IPV4m 343
#define EXT_DST_HIT_BITS_IPV6_64m 344
#define EXT_DST_HIT_BITS_IPV6_128m 345
#define EXT_DST_HIT_BITS_L2m 346
#define EXT_FP_CNTRm 347
#define EXT_FP_CNTR8m 348
#define EXT_FP_CNTR8_ACL144_IPV4m 349
#define EXT_FP_CNTR8_ACL144_IPV6m 350
#define EXT_FP_CNTR8_ACL144_L2m 351
#define EXT_FP_CNTR8_ACL288_IPV4m 352
#define EXT_FP_CNTR8_ACL288_L2m 353
#define EXT_FP_CNTR8_ACL360_IPV6_SHORTm 354
#define EXT_FP_CNTR8_ACL432_IPV6_LONGm 355
#define EXT_FP_CNTR8_ACL432_L2_IPV4m 356
#define EXT_FP_CNTR8_ACL432_L2_IPV6m 357
#define EXT_FP_CNTR_ACL144_IPV4m 358
#define EXT_FP_CNTR_ACL144_IPV6m 359
#define EXT_FP_CNTR_ACL144_L2m 360
#define EXT_FP_CNTR_ACL288_IPV4m 361
#define EXT_FP_CNTR_ACL288_L2m 362
#define EXT_FP_CNTR_ACL360_IPV6_SHORTm 363
#define EXT_FP_CNTR_ACL432_IPV6_LONGm 364
#define EXT_FP_CNTR_ACL432_L2_IPV4m 365
#define EXT_FP_CNTR_ACL432_L2_IPV6m 366
#define EXT_FP_POLICYm 367
#define EXT_FP_POLICY_ACL144_IPV4m 368
#define EXT_FP_POLICY_ACL144_IPV6m 369
#define EXT_FP_POLICY_ACL144_L2m 370
#define EXT_FP_POLICY_ACL288_IPV4m 371
#define EXT_FP_POLICY_ACL288_L2m 372
#define EXT_FP_POLICY_ACL360_IPV6_SHORTm 373
#define EXT_FP_POLICY_ACL432_IPV6_LONGm 374
#define EXT_FP_POLICY_ACL432_L2_IPV4m 375
#define EXT_FP_POLICY_ACL432_L2_IPV6m 376
#define EXT_IFP_ACTION_PROFILEm 377
#define EXT_IPV4_DEFIPm 378
#define EXT_IPV4_DEFIP_TCAMm 379
#define EXT_IPV6_128_DEFIPm 380
#define EXT_IPV6_128_DEFIP_TCAMm 381
#define EXT_IPV6_64_DEFIPm 382
#define EXT_IPV6_64_DEFIP_TCAMm 383
#define EXT_L2_ENTRYm 384
#define EXT_L2_ENTRY_DATAm 385
#define EXT_L2_ENTRY_TCAMm 386
#define EXT_L2_MOD_FIFOm 387
#define EXT_SRC_HIT_BITSm 388
#define EXT_SRC_HIT_BITS_IPV4m 389
#define EXT_SRC_HIT_BITS_IPV6_64m 390
#define EXT_SRC_HIT_BITS_IPV6_128m 391
#define EXT_SRC_HIT_BITS_L2m 392
#define FC_CREDITSm 393
#define FC_HEADER_TYPEm 394
#define FE_IPMC_VECm 395
#define FE_IPMC_VLANm 396
#define FF_FC_CONFIGm 397
#define FF_FC_MEM_CONFIGm 398
#define FIFO_GROUP_MAP_TABLEm 399
#define FIFO_MAP_TABLEm 400
#define FIFO_SHAPER_TABLE_0m 401
#define FIFO_SHAPER_TABLE_1m 402
#define FIFO_SHAPER_TABLE_2m 403
#define FIFO_SHAPER_TABLE_3m 404
#define FIFO_WERR_TABLEm 405
#define FILTERMATCHCOUNTm 406
#define FILTER_IMASKm 407
#define FILTER_IRULEm 408
#define FLOW_CONTROL_BASE_TABLEm 409
#define FLOW_CONTROL_MAP_TABLEm 410
#define FLOW_CONTROL_STATE_TABLEm 411
#define FLOW_CONTROL_TRANSLATE_TABLEm 412
#define FLUSH_PENDINGm 413
#define FP_COUNTER_EXTm 414
#define FP_COUNTER_INTm 415
#define FP_COUNTER_TABLEm 416
#define FP_COUNTER_TABLE_Xm 417
#define FP_COUNTER_TABLE_Ym 418
#define FP_EXTERNALm 419
#define FP_GLOBAL_MASK_TCAMm 420
#define FP_GLOBAL_MASK_TCAM_Xm 421
#define FP_GLOBAL_MASK_TCAM_Ym 422
#define FP_GM_FIELDSm 423
#define FP_GM_FIELDS_Xm 424
#define FP_GM_FIELDS_Ym 425
#define FP_INTERNALm 426
#define FP_METER_TABLEm 427
#define FP_METER_TABLE_EXTm 428
#define FP_METER_TABLE_INTm 429
#define FP_METER_TABLE_Xm 430
#define FP_METER_TABLE_Ym 431
#define FP_POLICY_EXTERNALm 432
#define FP_POLICY_INTERNALm 433
#define FP_POLICY_TABLEm 434
#define FP_PORT_FIELD_SELm 435
#define FP_PORT_METER_MAPm 436
#define FP_RANGE_CHECKm 437
#define FP_SC_BCAST_METER_TABLEm 438
#define FP_SC_DLF_METER_TABLEm 439
#define FP_SC_MCAST_METER_TABLEm 440
#define FP_SC_METER_TABLEm 441
#define FP_SLICE_ENTRY_PORT_SELm 442
#define FP_SLICE_KEY_CONTROLm 443
#define FP_SLICE_MAPm 444
#define FP_STORM_CONTROL_METERSm 445
#define FP_STORM_CONTROL_METERS_Xm 446
#define FP_STORM_CONTROL_METERS_Ym 447
#define FP_TCAMm 448
#define FP_TCAM_EXTERNALm 449
#define FP_TCAM_INTERNALm 450
#define FP_TCAM_PLUS_POLICYm 451
#define FP_TCAM_Xm 452
#define FP_TCAM_Ym 453
#define FP_TCP_UDP_PORT_RANGEm 454
#define FP_UDF_OFFSETm 455
#define FP_UDF_TCAMm 456
#define FRAME_PARSINGm 457
#define GE_IPMC_VECm 458
#define GE_IPMC_VLANm 459
#define GFILTER_FFPCOUNTERSm 460
#define GFILTER_FFPPACKETCOUNTERSm 461
#define GFILTER_FFP_IN_PROFILE_COUNTERSm 462
#define GFILTER_FFP_OUT_PROFILE_COUNTERSm 463
#define GFILTER_IMASKm 464
#define GFILTER_IRULEm 465
#define GFILTER_IRULELOOKUPm 466
#define GFILTER_IRULE_TEST0m 467
#define GFILTER_IRULE_TEST1m 468
#define GFILTER_IRULE_TEST2m 469
#define GFILTER_IRULE_TEST3m 470
#define GFILTER_METERINGm 471
#define GLOBAL_STATSm 472
#define GPORT_EHG_RX_TUNNEL_DATAm 473
#define GPORT_EHG_RX_TUNNEL_MASKm 474
#define GPORT_EHG_TX_TUNNEL_DATAm 475
#define GROUP_MAX_SHAPER_TABLEm 476
#define GROUP_MEMBER_TABLEm 477
#define HASHINPUTm 478
#define HASH_TRAP_INFOm 479
#define HEAD_LLAm 480
#define HGT_DLB_CONTROLm 481
#define HG_PORT_TABLEm 482
#define HG_TRUNK_BITMAPm 483
#define HG_TRUNK_FAILOVER_ENABLEm 484
#define HG_TRUNK_FAILOVER_SETm 485
#define HG_TRUNK_GROUPm 486
#define HG_TRUNK_MEMBERm 487
#define HIGIG_TRUNK_CONTROLm 488
#define IARB_MAIN_TDMm 489
#define IARB_TDM_TABLEm 490
#define ICONTROL_OPCODE_BITMAPm 491
#define IDP0_DFIFO_0m 492
#define IDP0_DFIFO_1m 493
#define IDP0_EREQFIFOm 494
#define IDP0_ERESPFIFOm 495
#define IDP1_DFIFO_0m 496
#define IDP1_DFIFO_1m 497
#define IDP1_EREQFIFOm 498
#define IDP1_ERESPFIFOm 499
#define IFP_PORT_FIELD_SELm 500
#define IFP_REDIRECTION_PROFILEm 501
#define IGR_VLAN_RANGE_TBLm 502
#define IGR_VLAN_XLATEm 503
#define IL_CHANNEL_REMAP0m 504
#define IL_CHANNEL_REMAP1m 505
#define IL_STAT_MEM_0m 506
#define IL_STAT_MEM_1m 507
#define IL_STAT_MEM_2m 508
#define IL_STAT_MEM_3m 509
#define IL_STAT_MEM_4m 510
#define IMIRROR_BITMAPm 511
#define IM_MTP_INDEXm 512
#define INCTRLBCASTPKTSm 513
#define INCTRLBYTm 514
#define INCTRLDISCPKTSm 515
#define INCTRLERRPKTSm 516
#define INCTRLMCASTPKTSm 517
#define INCTRLUCASTPKTSm 518
#define ING_1588_TS_DISPOSITION_PROFILE_TABLEm 519
#define ING_DVP_2_TABLEm 520
#define ING_DVP_TABLEm 521
#define ING_EGRMSKBMAPm 522
#define ING_EN_EFILTER_BITMAPm 523
#define ING_FLEX_CTR_COUNTER_TABLE_0m 524
#define ING_FLEX_CTR_COUNTER_TABLE_1m 525
#define ING_FLEX_CTR_COUNTER_TABLE_2m 526
#define ING_FLEX_CTR_COUNTER_TABLE_3m 527
#define ING_FLEX_CTR_COUNTER_TABLE_4m 528
#define ING_FLEX_CTR_COUNTER_TABLE_5m 529
#define ING_FLEX_CTR_COUNTER_TABLE_6m 530
#define ING_FLEX_CTR_COUNTER_TABLE_7m 531
#define ING_FLEX_CTR_OFFSET_TABLE_0m 532
#define ING_FLEX_CTR_OFFSET_TABLE_1m 533
#define ING_FLEX_CTR_OFFSET_TABLE_2m 534
#define ING_FLEX_CTR_OFFSET_TABLE_3m 535
#define ING_FLEX_CTR_OFFSET_TABLE_4m 536
#define ING_FLEX_CTR_OFFSET_TABLE_5m 537
#define ING_FLEX_CTR_OFFSET_TABLE_6m 538
#define ING_FLEX_CTR_OFFSET_TABLE_7m 539
#define ING_FLEX_CTR_PKT_PRI_MAPm 540
#define ING_FLEX_CTR_PKT_RES_MAPm 541
#define ING_FLEX_CTR_PORT_MAPm 542
#define ING_FLEX_CTR_PRI_CNG_MAPm 543
#define ING_FLEX_CTR_TOS_MAPm 544
#define ING_HIGIG_TRUNK_OVERRIDE_PROFILEm 545
#define ING_IPFIX_DSCP_XLATE_TABLEm 546
#define ING_IPFIX_EOP_BUFFERm 547
#define ING_IPFIX_EXPORT_FIFOm 548
#define ING_IPFIX_FLOW_RATE_METER_TABLEm 549
#define ING_IPFIX_IPV4_MASK_SET_Am 550
#define ING_IPFIX_IPV4_MASK_SET_Bm 551
#define ING_IPFIX_IPV6_MASK_SET_Am 552
#define ING_IPFIX_IPV6_MASK_SET_Bm 553
#define ING_IPFIX_PROFILEm 554
#define ING_IPFIX_SESSION_TABLEm 555
#define ING_L3_NEXT_HOPm 556
#define ING_L3_NEXT_HOP_Am 557
#define ING_L3_NEXT_HOP_Bm 558
#define ING_MOD_MAP_TABLEm 559
#define ING_MPLS_EXP_MAPPINGm 560
#define ING_OUTER_DOT1P_MAPPING_TABLEm 561
#define ING_PHYSICAL_TO_LOGICAL_PORT_NUMBER_MAPPING_TABLEm 562
#define ING_PRI_CNG_MAPm 563
#define ING_PW_TERM_COUNTERSm 564
#define ING_PW_TERM_SEQ_NUMm 565
#define ING_PW_TERM_SEQ_NUM_Xm 566
#define ING_PW_TERM_SEQ_NUM_Ym 567
#define ING_QUEUE_MAPm 568
#define ING_QUEUE_OFFSET_MAPPING_TABLEm 569
#define ING_ROUTED_INT_PRI_MAPPINGm 570
#define ING_SERVICE_COUNTER_TABLEm 571
#define ING_SERVICE_COUNTER_TABLE_Xm 572
#define ING_SERVICE_COUNTER_TABLE_Ym 573
#define ING_SERVICE_PRI_MAPm 574
#define ING_SVM_PKT_PRI_MAPm 575
#define ING_SVM_PKT_RES_MAPm 576
#define ING_SVM_PORT_MAPm 577
#define ING_SVM_PRI_CNG_MAPm 578
#define ING_SVM_TOS_MAPm 579
#define ING_TRILL_PARSE_CONTROLm 580
#define ING_TRILL_PAYLOAD_PARSE_CONTROLm 581
#define ING_UNTAGGED_PHBm 582
#define ING_VINTF_COUNTER_TABLEm 583
#define ING_VINTF_COUNTER_TABLE_Xm 584
#define ING_VINTF_COUNTER_TABLE_Ym 585
#define ING_VLAN_RANGEm 586
#define ING_VLAN_TAG_ACTION_PROFILEm 587
#define INITIAL_ING_L3_NEXT_HOPm 588
#define INITIAL_L3_ECMPm 589
#define INITIAL_L3_ECMP_COUNTm 590
#define INITIAL_L3_ECMP_GROUPm 591
#define INITIAL_L3_ECMP_Xm 592
#define INITIAL_L3_ECMP_Ym 593
#define INITIAL_PROT_GROUP_TABLEm 594
#define INITIAL_PROT_NHI_TABLEm 595
#define INTERFACE_MAX_SHAPER_TABLEm 596
#define IPMC_GROUP_V4m 597
#define IPMC_GROUP_V6m 598
#define IPMC_VLAN_TBL0m 599
#define IPMC_VLAN_TBL1m 600
#define IPORT_TABLEm 601
#define IPV4_IN_IPV6_PREFIX_MATCH_TABLEm 602
#define IPV6_PROXY_ENABLE_TABLEm 603
#define ISBS_PORT_TO_PIPE_MAPPINGm 604
#define ISEC_BYPASS_FILTER_TABLEm 605
#define ISEC_DEBUG_RAMm 606
#define ISEC_SA_KEY_TABLEm 607
#define ISEC_SA_TABLEm 608
#define ISEC_SC_TABLEm 609
#define KNOWN_MCAST_BLOCK_MASKm 610
#define L1_BKm 611
#define L1_BPm 612
#define L1_LAm 613
#define L1_N0m 614
#define L1_N1m 615
#define L1_N2m 616
#define L1_NGm 617
#define L1_NMm 618
#define L1_NPm 619
#define L2MCm 620
#define L2MC_TABLEm 621
#define L2Xm 622
#define L2X_BASEm 623
#define L2X_HITm 624
#define L2X_MCm 625
#define L2X_PARITYm 626
#define L2X_STATICm 627
#define L2X_VALIDm 628
#define L2_BKm 629
#define L2_BPm 630
#define L2_BULK_MATCH_DATAm 631
#define L2_BULK_MATCH_MASKm 632
#define L2_BULK_REPLACE_DATAm 633
#define L2_BULK_REPLACE_MASKm 634
#define L2_ENTRY_EXTERNALm 635
#define L2_ENTRY_INTERNALm 636
#define L2_ENTRY_ONLYm 637
#define L2_ENTRY_OVERFLOWm 638
#define L2_ENTRY_SCRATCHm 639
#define L2_HITDA_ONLYm 640
#define L2_HITSA_ONLYm 641
#define L2_LAm 642
#define L2_MBm 643
#define L2_MOD_FIFOm 644
#define L2_N0m 645
#define L2_N1m 646
#define L2_N2m 647
#define L2_NGm 648
#define L2_NMm 649
#define L2_NPm 650
#define L2_USER_ENTRYm 651
#define L2_USER_ENTRY_DATAm 652
#define L2_USER_ENTRY_DATA_ONLYm 653
#define L2_USER_ENTRY_ONLYm 654
#define L2_USER_ENTRY_TCAMm 655
#define L3INTFm 656
#define L3INTF_EGR_FILTER_LISTm 657
#define L3INTF_IGR_FILTER_LISTm 658
#define L3INTF_QOSm 659
#define L3Xm 660
#define L3X_BASEm 661
#define L3X_HITm 662
#define L3X_PARITYm 663
#define L3X_VALIDm 664
#define L3_BKm 665
#define L3_BPm 666
#define L3_DEFIPm 667
#define L3_DEFIP_128m 668
#define L3_DEFIP_128_DATA_ONLYm 669
#define L3_DEFIP_128_HIT_ONLYm 670
#define L3_DEFIP_128_HIT_ONLY_Xm 671
#define L3_DEFIP_128_HIT_ONLY_Ym 672
#define L3_DEFIP_128_ONLYm 673
#define L3_DEFIP_128_Xm 674
#define L3_DEFIP_128_Ym 675
#define L3_DEFIP_ALGm 676
#define L3_DEFIP_CAMm 677
#define L3_DEFIP_DATAm 678
#define L3_DEFIP_DATA_ONLYm 679
#define L3_DEFIP_HIT_ONLYm 680
#define L3_DEFIP_HIT_ONLY_Xm 681
#define L3_DEFIP_HIT_ONLY_Ym 682
#define L3_DEFIP_ONLYm 683
#define L3_DEFIP_PAIR_128m 684
#define L3_DEFIP_PAIR_128_DATA_ONLYm 685
#define L3_DEFIP_PAIR_128_HIT_ONLYm 686
#define L3_DEFIP_PAIR_128_ONLYm 687
#define L3_DEFIP_TCAMm 688
#define L3_DEFIP_Xm 689
#define L3_DEFIP_Ym 690
#define L3_ECMPm 691
#define L3_ECMP_COUNTm 692
#define L3_ENTRY_HIT_ONLYm 693
#define L3_ENTRY_HIT_ONLY_Xm 694
#define L3_ENTRY_HIT_ONLY_Ym 695
#define L3_ENTRY_IPV4_MULTICASTm 696
#define L3_ENTRY_IPV4_MULTICAST_SCRATCHm 697
#define L3_ENTRY_IPV4_MULTICAST_Xm 698
#define L3_ENTRY_IPV4_MULTICAST_Ym 699
#define L3_ENTRY_IPV4_UNICASTm 700
#define L3_ENTRY_IPV4_UNICAST_SCRATCHm 701
#define L3_ENTRY_IPV4_UNICAST_Xm 702
#define L3_ENTRY_IPV4_UNICAST_Ym 703
#define L3_ENTRY_IPV6_MULTICASTm 704
#define L3_ENTRY_IPV6_MULTICAST_SCRATCHm 705
#define L3_ENTRY_IPV6_MULTICAST_Xm 706
#define L3_ENTRY_IPV6_MULTICAST_Ym 707
#define L3_ENTRY_IPV6_UNICASTm 708
#define L3_ENTRY_IPV6_UNICAST_SCRATCHm 709
#define L3_ENTRY_IPV6_UNICAST_Xm 710
#define L3_ENTRY_IPV6_UNICAST_Ym 711
#define L3_ENTRY_ONLYm 712
#define L3_ENTRY_V4m 713
#define L3_ENTRY_V6m 714
#define L3_ENTRY_VALID_ONLYm 715
#define L3_IIFm 716
#define L3_INTFm 717
#define L3_IPMCm 718
#define L3_IPMC_1m 719
#define L3_IPMC_REMAPm 720
#define L3_LAm 721
#define L3_LPM_HITBITm 722
#define L3_MBm 723
#define L3_MTU_VALUESm 724
#define L3_N0m 725
#define L3_N1m 726
#define L3_N2m 727
#define L3_NGm 728
#define L3_NMm 729
#define L3_NPm 730
#define L3_TUNNELm 731
#define L3_TUNNEL_DATAm 732
#define L3_TUNNEL_TCAMm 733
#define L4_BKm 734
#define L4_BPm 735
#define L4_FLm 736
#define L4_FSm 737
#define L4_LAm 738
#define L4_MBm 739
#define L4_N0m 740
#define L4_N1m 741
#define L4_N2m 742
#define L4_NGm 743
#define L4_NMm 744
#define L4_NPm 745
#define L5_BKm 746
#define L5_BPm 747
#define L5_FLm 748
#define L5_FSm 749
#define L5_MBm 750
#define L5_N0m 751
#define L5_N1m 752
#define L5_N2m 753
#define L5_NGm 754
#define L5_NMm 755
#define L5_NPm 756
#define L6_BKm 757
#define L6_BPm 758
#define L6_FLm 759
#define L6_FSm 760
#define L6_MBm 761
#define L6_N0m 762
#define L6_N1m 763
#define L6_N2m 764
#define L6_NGm 765
#define L6_NMm 766
#define L6_NPm 767
#define L7_BKm 768
#define L7_BPm 769
#define L7_N0m 770
#define L7_N1m 771
#define L7_N2m 772
#define L7_NGm 773
#define L7_NMm 774
#define L7_NPm 775
#define LAST_SENTm 776
#define LEAFNODE_TO_QUEUEm 777
#define LF_QDm 778
#define LF_QPm 779
#define LINK_STATUSm 780
#define LLA_TRANSm 781
#define LLS_L0_CHILD_STATE1m 782
#define LLS_L0_CHILD_WEIGHT_CFG_CNTm 783
#define LLS_L0_CONFIGm 784
#define LLS_L0_EF_NEXTm 785
#define LLS_L0_ERRORm 786
#define LLS_L0_HEADS_TAILSm 787
#define LLS_L0_MIN_BUCKET_Cm 788
#define LLS_L0_MIN_CONFIG_Cm 789
#define LLS_L0_MIN_NEXTm 790
#define LLS_L0_PARENTm 791
#define LLS_L0_PARENT_STATEm 792
#define LLS_L0_SHAPER_BUCKET_Cm 793
#define LLS_L0_SHAPER_CONFIG_Cm 794
#define LLS_L0_WERR_MAX_SCm 795
#define LLS_L0_WERR_NEXTm 796
#define LLS_L0_XOFFm 797
#define LLS_L1_CHILD_STATE1m 798
#define LLS_L1_CHILD_WEIGHT_CFG_CNTm 799
#define LLS_L1_CONFIGm 800
#define LLS_L1_EF_NEXTm 801
#define LLS_L1_ERRORm 802
#define LLS_L1_HEADS_TAILSm 803
#define LLS_L1_MIN_BUCKET_Cm 804
#define LLS_L1_MIN_CONFIG_Cm 805
#define LLS_L1_MIN_NEXTm 806
#define LLS_L1_PARENTm 807
#define LLS_L1_PARENT_STATEm 808
#define LLS_L1_SHAPER_BUCKET_Cm 809
#define LLS_L1_SHAPER_CONFIG_Cm 810
#define LLS_L1_WERR_MAX_SCm 811
#define LLS_L1_WERR_NEXTm 812
#define LLS_L1_XOFFm 813
#define LLS_L2_ACT_MINm 814
#define LLS_L2_ACT_SHAPERm 815
#define LLS_L2_ACT_XONm 816
#define LLS_L2_CHILD_STATE1m 817
#define LLS_L2_CHILD_WEIGHT_CFG_CNTm 818
#define LLS_L2_EMPTY_STATEm 819
#define LLS_L2_ERRORm 820
#define LLS_L2_MIN_BUCKET_LOWER_Cm 821
#define LLS_L2_MIN_BUCKET_UPPER_Cm 822
#define LLS_L2_MIN_CONFIG_LOWER_Cm 823
#define LLS_L2_MIN_CONFIG_UPPER_Cm 824
#define LLS_L2_MIN_NEXTm 825
#define LLS_L2_PARENTm 826
#define LLS_L2_SHAPER_BUCKET_LOWERm 827
#define LLS_L2_SHAPER_BUCKET_UPPERm 828
#define LLS_L2_SHAPER_CONFIG_LOWERm 829
#define LLS_L2_SHAPER_CONFIG_UPPERm 830
#define LLS_L2_WERR_NEXTm 831
#define LLS_L2_XOFFm 832
#define LLS_PORT_CONFIGm 833
#define LLS_PORT_ERRORm 834
#define LLS_PORT_HEADSm 835
#define LLS_PORT_PARENT_STATEm 836
#define LLS_PORT_SHAPER_BUCKET_Cm 837
#define LLS_PORT_SHAPER_CONFIG_Cm 838
#define LLS_PORT_TAILSm 839
#define LLS_PORT_TDMm 840
#define LLS_PORT_WERR_MAX_SCm 841
#define LLS_PORT_XOFFm 842
#define LMEPm 843
#define LMEP_1m 844
#define LOCAL_SW_DISABLE_DEFAULT_PBMm 845
#define LOCAL_SW_DISABLE_DEFAULT_PBM_MIRRm 846
#define LPORT_TABm 847
#define MAC_BLOCKm 848
#define MAC_LIMIT_PORT_MAP_TABLEm 849
#define MAC_LIMIT_TRUNK_MAP_TABLEm 850
#define MAID_REDUCTIONm 851
#define MA_INDEXm 852
#define MA_STATEm 853
#define MCU_CHANNEL3_DATAm 854
#define MEM_EGR_MODMAPm 855
#define MEM_INGBUFm 856
#define MEM_ING_MODMAPm 857
#define MEM_ING_SRCMODBLKm 858
#define MEM_IPMCm 859
#define MEM_LLAm 860
#define MEM_MCm 861
#define MEM_PPm 862
#define MEM_TRUNK_PORT_POOLm 863
#define MEM_UCm 864
#define MEM_VIDm 865
#define MEM_XQm 866
#define MEM_XQ_PTRSm 867
#define MIRROR_CONTROLm 868
#define MMU_AGING_CTRm 869
#define MMU_AGING_CTR_EXTm 870
#define MMU_AGING_CTR_INTm 871
#define MMU_AGING_EXPm 872
#define MMU_AGING_EXP_EXTm 873
#define MMU_AGING_EXP_INTm 874
#define MMU_AGING_LMT_EXTm 875
#define MMU_AGING_LMT_INTm 876
#define MMU_ARB_TDM_TABLEm 877
#define MMU_CBPCELLHEADERm 878
#define MMU_CBPDATA0m 879
#define MMU_CBPDATA1m 880
#define MMU_CBPDATA2m 881
#define MMU_CBPDATA3m 882
#define MMU_CBPDATA4m 883
#define MMU_CBPDATA5m 884
#define MMU_CBPDATA6m 885
#define MMU_CBPDATA7m 886
#define MMU_CBPDATA8m 887
#define MMU_CBPDATA9m 888
#define MMU_CBPDATA10m 889
#define MMU_CBPDATA11m 890
#define MMU_CBPDATA12m 891
#define MMU_CBPDATA13m 892
#define MMU_CBPDATA14m 893
#define MMU_CBPDATA15m 894
#define MMU_CBPDATA16m 895
#define MMU_CBPDATA17m 896
#define MMU_CBPDATA18m 897
#define MMU_CBPDATA19m 898
#define MMU_CBPDATA20m 899
#define MMU_CBPDATA21m 900
#define MMU_CBPDATA22m 901
#define MMU_CBPDATA23m 902
#define MMU_CBPDATA24m 903
#define MMU_CBPDATA25m 904
#define MMU_CBPDATA26m 905
#define MMU_CBPDATA27m 906
#define MMU_CBPDATA28m 907
#define MMU_CBPDATA29m 908
#define MMU_CBPDATA30m 909
#define MMU_CBPDATA31m 910
#define MMU_CBPDATA32m 911
#define MMU_CBPDATA33m 912
#define MMU_CBPDATA34m 913
#define MMU_CBPDATA35m 914
#define MMU_CBPDATA36m 915
#define MMU_CBPDATA37m 916
#define MMU_CBPDATA38m 917
#define MMU_CBPDATA39m 918
#define MMU_CBPDATA40m 919
#define MMU_CBPDATA41m 920
#define MMU_CBPDATA42m 921
#define MMU_CBPDATA43m 922
#define MMU_CBPDATA44m 923
#define MMU_CBPDATA45m 924
#define MMU_CBPDATA46m 925
#define MMU_CBPDATA47m 926
#define MMU_CBPDATA48m 927
#define MMU_CBPDATA49m 928
#define MMU_CBPDATA50m 929
#define MMU_CBPDATA51m 930
#define MMU_CBPDATA52m 931
#define MMU_CBPDATA53m 932
#define MMU_CBPDATA54m 933
#define MMU_CBPDATA55m 934
#define MMU_CBPDATA56m 935
#define MMU_CBPDATA57m 936
#define MMU_CBPDATA58m 937
#define MMU_CBPDATA59m 938
#define MMU_CBPDATA60m 939
#define MMU_CBPDATA61m 940
#define MMU_CBPDATA62m 941
#define MMU_CBPDATA63m 942
#define MMU_CBPDATA64m 943
#define MMU_CBPDATA65m 944
#define MMU_CBPDATA66m 945
#define MMU_CBPDATA67m 946
#define MMU_CBPDATA68m 947
#define MMU_CBPDATA69m 948
#define MMU_CBPDATA70m 949
#define MMU_CBPDATA71m 950
#define MMU_CBPDATA72m 951
#define MMU_CBPDATA73m 952
#define MMU_CBPDATA74m 953
#define MMU_CBPDATA75m 954
#define MMU_CBPDATA76m 955
#define MMU_CBPDATA77m 956
#define MMU_CBPDATA78m 957
#define MMU_CBPDATA79m 958
#define MMU_CBPDATA80m 959
#define MMU_CBPDATA81m 960
#define MMU_CBPDATA82m 961
#define MMU_CBPDATA83m 962
#define MMU_CBPDATA84m 963
#define MMU_CBPDATA85m 964
#define MMU_CBPDATA86m 965
#define MMU_CBPDATA87m 966
#define MMU_CBPDATA88m 967
#define MMU_CBPDATA89m 968
#define MMU_CBPDATA90m 969
#define MMU_CBPDATA91m 970
#define MMU_CBPDATA92m 971
#define MMU_CBPDATA93m 972
#define MMU_CBPDATA94m 973
#define MMU_CBPDATA95m 974
#define MMU_CBPDATA96m 975
#define MMU_CBPDATA97m 976
#define MMU_CBPDATA98m 977
#define MMU_CBPDATA99m 978
#define MMU_CBPDATA100m 979
#define MMU_CBPDATA101m 980
#define MMU_CBPDATA102m 981
#define MMU_CBPDATA103m 982
#define MMU_CBPI_0m 983
#define MMU_CBPI_1m 984
#define MMU_CBPI_2m 985
#define MMU_CBPI_3m 986
#define MMU_CBPI_4m 987
#define MMU_CBPI_5m 988
#define MMU_CBPI_6m 989
#define MMU_CBPI_7m 990
#define MMU_CBPI_8m 991
#define MMU_CBPI_9m 992
#define MMU_CBPI_10m 993
#define MMU_CBPI_11m 994
#define MMU_CBPPKTHEADER0m 995
#define MMU_CBPPKTHEADER1m 996
#define MMU_CBPPKTHEADER2m 997
#define MMU_CBPPKTHEADER0_MEM0m 998
#define MMU_CBPPKTHEADER0_MEM1m 999
#define MMU_CBPPKTHEADER0_MEM2m 1000
#define MMU_CBPPKTHEADER0_MEM3m 1001
#define MMU_CBPPKTHEADER1_MEM0m 1002
#define MMU_CBPPKTHEADER1_MEM1m 1003
#define MMU_CBPPKTHEADER1_MEM2m 1004
#define MMU_CBPPKTHEADERCPUm 1005
#define MMU_CBPPKTHEADER_EXTm 1006
#define MMU_CBPPKTLENGTHm 1007
#define MMU_CCPm 1008
#define MMU_CCPE_MEMm 1009
#define MMU_CCPI_MEMm 1010
#define MMU_CCPTRm 1011
#define MMU_CCP_MEMm 1012
#define MMU_CCP_RELEASE_FIFOm 1013
#define MMU_CELLCHKm 1014
#define MMU_CELLCHK0m 1015
#define MMU_CELLCHK1m 1016
#define MMU_CELLCHK2m 1017
#define MMU_CELLCHK3m 1018
#define MMU_CELLLINKm 1019
#define MMU_CELLLINKEm 1020
#define MMU_CELLLINKIm 1021
#define MMU_CELLPTRSWAP_CG0_CH0_HIm 1022
#define MMU_CELLPTRSWAP_CG0_CH0_LOm 1023
#define MMU_CELLPTRSWAP_CG0_CH1_HIm 1024
#define MMU_CELLPTRSWAP_CG0_CH1_LOm 1025
#define MMU_CELLPTRSWAP_CG1_CH0_HIm 1026
#define MMU_CELLPTRSWAP_CG1_CH0_LOm 1027
#define MMU_CELLPTRSWAP_CG1_CH1_LOm 1028
#define MMU_CELLPTRSWAP_CH0_HIm 1029
#define MMU_CELLPTRSWAP_CH0_LOm 1030
#define MMU_CELLPTRSWAP_CH1_HIm 1031
#define MMU_CELLPTRSWAP_CH1_LOm 1032
#define MMU_CFAPm 1033
#define MMU_CFAPE_BITMAPm 1034
#define MMU_CFAPE_STACKm 1035
#define MMU_CFAPI_BITMAPm 1036
#define MMU_CFAPI_STACKm 1037
#define MMU_CFAP_BANK0m 1038
#define MMU_CFAP_BANK1m 1039
#define MMU_CFAP_BANK2m 1040
#define MMU_CFAP_BANK3m 1041
#define MMU_CFAP_BANK4m 1042
#define MMU_CFAP_BANK5m 1043
#define MMU_CFAP_BANK6m 1044
#define MMU_CFAP_BANK7m 1045
#define MMU_CFAP_BANK8m 1046
#define MMU_CFAP_BANK9m 1047
#define MMU_CFAP_BANK10m 1048
#define MMU_CFAP_BANK11m 1049
#define MMU_CFAP_BANK12m 1050
#define MMU_CFAP_BANK13m 1051
#define MMU_CFAP_BANK14m 1052
#define MMU_CFAP_BANK15m 1053
#define MMU_CFAP_MEMm 1054
#define MMU_CHFC_SYSPORT_MAPPINGm 1055
#define MMU_CPQLINKm 1056
#define MMU_CTR_COLOR_DROP_MEMm 1057
#define MMU_CTR_MC_DROP_MEMm 1058
#define MMU_CTR_UC_DROP_MEMm 1059
#define MMU_DEQ_AGING_MASK_LOOKUP_TABLE_MEMm 1060
#define MMU_ENQ_CBP_32B_WR_STORE_0m 1061
#define MMU_ENQ_CBP_32B_WR_STORE_1m 1062
#define MMU_ENQ_CBP_32B_WR_STORE_2m 1063
#define MMU_ENQ_FAP_BITMAPm 1064
#define MMU_ENQ_FAP_STACKm 1065
#define MMU_ENQ_RQE_WR_COMPLETE_0m 1066
#define MMU_ENQ_RQE_WR_COMPLETE_1m 1067
#define MMU_ENQ_RQE_WR_COMPLETE_2m 1068
#define MMU_EXT_MC_GROUP_MAPm 1069
#define MMU_EXT_MC_QUEUE_LIST0m 1070
#define MMU_EXT_MC_QUEUE_LIST1m 1071
#define MMU_EXT_MC_QUEUE_LIST4m 1072
#define MMU_FIRSTCELLPTR_CG0m 1073
#define MMU_FIRSTCELLPTR_CG1m 1074
#define MMU_IBPSTATUSm 1075
#define MMU_IBSm 1076
#define MMU_IBS_CG0_CH0m 1077
#define MMU_IBS_CG0_CH1m 1078
#define MMU_IBS_CG1_CH0m 1079
#define MMU_IBS_CG1_CH1m 1080
#define MMU_INGPKTCELLLIMITIBPm 1081
#define MMU_INGPKTCELLUSEm 1082
#define MMU_INTFI_BASE_TBLm 1083
#define MMU_INTFI_DEBUG_MEMm 1084
#define MMU_INTFI_FC_STATE_TBLm 1085
#define MMU_INTFI_MAP_TBLm 1086
#define MMU_INTFI_XLATE_TBLm 1087
#define MMU_INTFO_TC2PRI_MAPPINGm 1088
#define MMU_IPMCBITMAP_CG0m 1089
#define MMU_IPMCBITMAP_CG1m 1090
#define MMU_IPMC_GROUP_TBL0m 1091
#define MMU_IPMC_GROUP_TBL1m 1092
#define MMU_IPMC_GROUP_TBL2m 1093
#define MMU_IPMC_GROUP_TBL3m 1094
#define MMU_IPMC_GROUP_TBL4m 1095
#define MMU_IPMC_GROUP_TBL5m 1096
#define MMU_IPMC_GROUP_TBL6m 1097
#define MMU_IPMC_GROUP_TBL7m 1098
#define MMU_IPMC_GROUP_TBL8m 1099
#define MMU_IPMC_GROUP_TBL9m 1100
#define MMU_IPMC_GROUP_TBL10m 1101
#define MMU_IPMC_GROUP_TBL11m 1102
#define MMU_IPMC_GROUP_TBL12m 1103
#define MMU_IPMC_GROUP_TBL13m 1104
#define MMU_IPMC_GROUP_TBL14m 1105
#define MMU_IPMC_GROUP_TBL15m 1106
#define MMU_IPMC_GROUP_TBL16m 1107
#define MMU_IPMC_GROUP_TBL17m 1108
#define MMU_IPMC_GROUP_TBL18m 1109
#define MMU_IPMC_GROUP_TBL19m 1110
#define MMU_IPMC_GROUP_TBL20m 1111
#define MMU_IPMC_GROUP_TBL21m 1112
#define MMU_IPMC_GROUP_TBL22m 1113
#define MMU_IPMC_GROUP_TBL23m 1114
#define MMU_IPMC_GROUP_TBL24m 1115
#define MMU_IPMC_GROUP_TBL25m 1116
#define MMU_IPMC_GROUP_TBL26m 1117
#define MMU_IPMC_GROUP_TBL27m 1118
#define MMU_IPMC_GROUP_TBL28m 1119
#define MMU_IPMC_GROUP_TBL29m 1120
#define MMU_IPMC_GROUP_TBL30m 1121
#define MMU_IPMC_GROUP_TBL31m 1122
#define MMU_IPMC_GROUP_TBL32m 1123
#define MMU_IPMC_GROUP_TBL33m 1124
#define MMU_IPMC_GROUP_TBL34m 1125
#define MMU_IPMC_GROUP_TBL35m 1126
#define MMU_IPMC_GROUP_TBL36m 1127
#define MMU_IPMC_GROUP_TBL37m 1128
#define MMU_IPMC_GROUP_TBL38m 1129
#define MMU_IPMC_GROUP_TBL39m 1130
#define MMU_IPMC_GROUP_TBL40m 1131
#define MMU_IPMC_GROUP_TBL41m 1132
#define MMU_IPMC_GROUP_TBL42m 1133
#define MMU_IPMC_GROUP_TBL43m 1134
#define MMU_IPMC_GROUP_TBL44m 1135
#define MMU_IPMC_GROUP_TBL45m 1136
#define MMU_IPMC_GROUP_TBL46m 1137
#define MMU_IPMC_GROUP_TBL47m 1138
#define MMU_IPMC_GROUP_TBL48m 1139
#define MMU_IPMC_GROUP_TBL49m 1140
#define MMU_IPMC_GROUP_TBL50m 1141
#define MMU_IPMC_GROUP_TBL51m 1142
#define MMU_IPMC_GROUP_TBL52m 1143
#define MMU_IPMC_GROUP_TBL53m 1144
#define MMU_IPMC_GROUP_TBL54m 1145
#define MMU_IPMC_GROUP_TBL55m 1146
#define MMU_IPMC_GROUP_TBL56m 1147
#define MMU_IPMC_GROUP_TBL57m 1148
#define MMU_IPMC_GROUP_TBL58m 1149
#define MMU_IPMC_GROUP_TBL59m 1150
#define MMU_IPMC_GROUP_TBL60m 1151
#define MMU_IPMC_GROUP_TBL61m 1152
#define MMU_IPMC_GROUP_TBL62m 1153
#define MMU_IPMC_GROUP_TBL63m 1154
#define MMU_IPMC_GROUP_TBL64m 1155
#define MMU_IPMC_GROUP_TBL65m 1156
#define MMU_IPMC_INDEXm 1157
#define MMU_IPMC_PTRm 1158
#define MMU_IPMC_REP_10G_MEMORYm 1159
#define MMU_IPMC_VLAN_TBLm 1160
#define MMU_IPMC_VLAN_TBL_MEM0m 1161
#define MMU_IPMC_VLAN_TBL_MEM1m 1162
#define MMU_ITE_CTRL_0m 1163
#define MMU_ITE_CTRL_1m 1164
#define MMU_ITE_PACKET_PTR_STOREm 1165
#define MMU_ITE_QMGR_FLLm 1166
#define MMU_ITE_QMGR_QLLm 1167
#define MMU_ITE_WORK_QUEUE_0m 1168
#define MMU_ITE_WORK_QUEUE_1m 1169
#define MMU_ITE_WORK_QUEUE_2m 1170
#define MMU_MAX_BUCKET_GPORTm 1171
#define MMU_MC_FIFO1m 1172
#define MMU_MC_FIFO2m 1173
#define MMU_MC_FIFO3m 1174
#define MMU_MC_FIFO4m 1175
#define MMU_MC_FIFO5m 1176
#define MMU_MC_FIFO6m 1177
#define MMU_MC_FIFO7m 1178
#define MMU_MC_FIFO8m 1179
#define MMU_MC_FIFO9m 1180
#define MMU_MC_FIFO10m 1181
#define MMU_MC_FIFO11m 1182
#define MMU_MC_FIFO12m 1183
#define MMU_MC_FIFO13m 1184
#define MMU_MC_FIFO14m 1185
#define MMU_MC_FIFO15m 1186
#define MMU_MC_FIFO16m 1187
#define MMU_MC_FIFO17m 1188
#define MMU_MC_FIFO18m 1189
#define MMU_MC_FIFO19m 1190
#define MMU_MC_FIFO20m 1191
#define MMU_MC_FIFO21m 1192
#define MMU_MC_FIFO22m 1193
#define MMU_MC_FIFO23m 1194
#define MMU_MC_FIFO24m 1195
#define MMU_MC_FIFO25m 1196
#define MMU_MC_FIFO26m 1197
#define MMU_MC_FIFO27m 1198
#define MMU_MC_FIFO28m 1199
#define MMU_MC_FIFO29m 1200
#define MMU_MC_FIFO30m 1201
#define MMU_MC_FIFO31m 1202
#define MMU_MC_FIFO32m 1203
#define MMU_MC_FIFO33m 1204
#define MMU_MC_FIFO34m 1205
#define MMU_MC_FIFO35m 1206
#define MMU_MC_FIFO36m 1207
#define MMU_MC_FIFO37m 1208
#define MMU_MC_FIFO38m 1209
#define MMU_MC_FIFO39m 1210
#define MMU_MC_FIFO40m 1211
#define MMU_MC_FIFO41m 1212
#define MMU_MC_FIFO42m 1213
#define MMU_MC_FIFO43m 1214
#define MMU_MC_FIFO44m 1215
#define MMU_MC_FIFO45m 1216
#define MMU_MC_FIFO46m 1217
#define MMU_MC_FIFO47m 1218
#define MMU_MC_FIFO48m 1219
#define MMU_MC_FIFO49m 1220
#define MMU_MC_FIFO50m 1221
#define MMU_MC_FIFO51m 1222
#define MMU_MC_FIFO52m 1223
#define MMU_MC_FIFO53m 1224
#define MMU_MC_FIFO54m 1225
#define MMU_MC_FIFO55m 1226
#define MMU_MC_FIFO56m 1227
#define MMU_MC_FIFO57m 1228
#define MMU_MC_FIFO58m 1229
#define MMU_MC_FIFO59m 1230
#define MMU_MC_FIFO60m 1231
#define MMU_MC_FIFO61m 1232
#define MMU_MC_FIFO62m 1233
#define MMU_MC_FIFO63m 1234
#define MMU_MC_FIFO64m 1235
#define MMU_MC_FIFO65m 1236
#define MMU_MEMORIES1_AGING_CTRm 1237
#define MMU_MEMORIES1_AGING_EXPm 1238
#define MMU_MEMORIES1_CBPDATA0m 1239
#define MMU_MEMORIES1_CBPDATA1m 1240
#define MMU_MEMORIES1_CBPDATA2m 1241
#define MMU_MEMORIES1_CBPDATA3m 1242
#define MMU_MEMORIES1_CBPHEADERm 1243
#define MMU_MEMORIES1_CCPm 1244
#define MMU_MEMORIES1_CFAPm 1245
#define MMU_MEMORIES1_E2EHOL_BM_0m 1246
#define MMU_MEMORIES1_E2EHOL_BM_1m 1247
#define MMU_MEMORIES1_E2EHOL_BM_2m 1248
#define MMU_MEMORIES1_IPMCREPm 1249
#define MMU_MEMORIES1_IPMC_GROUP_TBLm 1250
#define MMU_MEMORIES1_IPMC_VLAN_TBLm 1251
#define MMU_MEMORIES1_MSTP_TBLm 1252
#define MMU_MEMORIES1_ST_PORT_TBLm 1253
#define MMU_MEMORIES2_EGR_TRUNK_MAPm 1254
#define MMU_MEMORIES2_SRC_TRUNK_MAPm 1255
#define MMU_MEMORIES2_XQ0m 1256
#define MMU_MEMORIES2_XQ1m 1257
#define MMU_MEMORIES2_XQ2m 1258
#define MMU_MEMORIES2_XQ3m 1259
#define MMU_MEMORIES2_XQ4m 1260
#define MMU_MEMORIES2_XQ5m 1261
#define MMU_MEMORIES2_XQ6m 1262
#define MMU_MEMORIES2_XQ7m 1263
#define MMU_MEMORIES2_XQ8m 1264
#define MMU_MEMORIES2_XQ9m 1265
#define MMU_MEMORIES2_XQ10m 1266
#define MMU_MEMORIES2_XQ11m 1267
#define MMU_MEMORIES2_XQ12m 1268
#define MMU_MEMORIES2_XQ13m 1269
#define MMU_MIN_BUCKET_GPORTm 1270
#define MMU_OVQ_BANK0_MEM0m 1271
#define MMU_OVQ_BANK0_MEM1m 1272
#define MMU_OVQ_BANK0_MEM2m 1273
#define MMU_OVQ_BANK0_MEM3m 1274
#define MMU_OVQ_BANK1_MEM0m 1275
#define MMU_OVQ_BANK1_MEM1m 1276
#define MMU_OVQ_BANK1_MEM2m 1277
#define MMU_OVQ_BANK1_MEM3m 1278
#define MMU_OVQ_BANK2_MEM0m 1279
#define MMU_OVQ_BANK2_MEM1m 1280
#define MMU_OVQ_BANK2_MEM2m 1281
#define MMU_OVQ_BANK2_MEM3m 1282
#define MMU_OVQ_BANK3_MEM0m 1283
#define MMU_OVQ_BANK3_MEM1m 1284
#define MMU_OVQ_BANK3_MEM2m 1285
#define MMU_OVQ_BANK3_MEM3m 1286
#define MMU_OVQ_DISTRIBUTOR_MEM0m 1287
#define MMU_OVQ_DISTRIBUTOR_MEM1m 1288
#define MMU_OVQ_DISTRIBUTOR_MEM2m 1289
#define MMU_OVQ_DISTRIBUTOR_MEM3m 1290
#define MMU_PBM_COS_CCPTR_STATUS_CG0m 1291
#define MMU_PBM_COS_CCPTR_STATUS_CG1m 1292
#define MMU_PFAP_MEMm 1293
#define MMU_PKTHDRm 1294
#define MMU_PKTLINKm 1295
#define MMU_PKTLINK0m 1296
#define MMU_PKTLINK1m 1297
#define MMU_PKTLINK2m 1298
#define MMU_PKTLINK3m 1299
#define MMU_PKTLINK4m 1300
#define MMU_PKTLINK5m 1301
#define MMU_PKTLINK6m 1302
#define MMU_PKTLINK7m 1303
#define MMU_PKTLINK8m 1304
#define MMU_PKTLINK9m 1305
#define MMU_PKTLINK10m 1306
#define MMU_PKTLINK11m 1307
#define MMU_PKTLINK12m 1308
#define MMU_PKTLINK13m 1309
#define MMU_PKTLINK14m 1310
#define MMU_PKTLINK15m 1311
#define MMU_PKTLINK16m 1312
#define MMU_PKTLINK17m 1313
#define MMU_PKTLINK18m 1314
#define MMU_PKTLINK19m 1315
#define MMU_PKTLINK20m 1316
#define MMU_PKTLINK21m 1317
#define MMU_PKTLINK22m 1318
#define MMU_PKTLINK23m 1319
#define MMU_PKTLINK24m 1320
#define MMU_PKTLINK25m 1321
#define MMU_PKTLINK26m 1322
#define MMU_PKTLINK27m 1323
#define MMU_PKTLINK28m 1324
#define MMU_PKTLINK29m 1325
#define MMU_PKTLINK30m 1326
#define MMU_PKTLINK31m 1327
#define MMU_PKTLINK32m 1328
#define MMU_PKTLINK33m 1329
#define MMU_PKTLINK34m 1330
#define MMU_PKTLINK35m 1331
#define MMU_PKTLINK36m 1332
#define MMU_PKTLINK37m 1333
#define MMU_PKTLINK38m 1334
#define MMU_PKTLINK39m 1335
#define MMU_PKTLINK40m 1336
#define MMU_PKTLINK41m 1337
#define MMU_PKTLINK42m 1338
#define MMU_PKTLINK43m 1339
#define MMU_PKTLINK44m 1340
#define MMU_PKTLINK45m 1341
#define MMU_PKTLINK46m 1342
#define MMU_PKTLINK47m 1343
#define MMU_PKTLINK48m 1344
#define MMU_PKTLINK49m 1345
#define MMU_PKTLINK50m 1346
#define MMU_PKTLINK51m 1347
#define MMU_PKTLINK52m 1348
#define MMU_PKTLINK53m 1349
#define MMU_PKTLINK54m 1350
#define MMU_PQE_MEMm 1351
#define MMU_PQE_MEM0m 1352
#define MMU_PQE_MEM1m 1353
#define MMU_PTRCACHE_CG0_CH0m 1354
#define MMU_PTRCACHE_CG0_CH1m 1355
#define MMU_PTRCACHE_CG1_CH0m 1356
#define MMU_PTRCACHE_CG1_CH1m 1357
#define MMU_PTRCACHE_CH0m 1358
#define MMU_PTRCACHE_CH1m 1359
#define MMU_QCN_CNM_COUNTERm 1360
#define MMU_QCN_CNM_QUEUE0m 1361
#define MMU_QCN_CNM_QUEUE1m 1362
#define MMU_QCN_CPQCFGm 1363
#define MMU_QCN_CPQST_QLENm 1364
#define MMU_QCN_CPQST_TSSLSm 1365
#define MMU_QCN_ENABLEm 1366
#define MMU_QCN_QFBTBm 1367
#define MMU_QCN_SITBm 1368
#define MMU_QSTRUCT_QBLOCK_BM_0m 1369
#define MMU_QSTRUCT_QBLOCK_BM_1m 1370
#define MMU_QSTRUCT_QBLOCK_BM_2m 1371
#define MMU_QSTRUCT_QBLOCK_BM_3m 1372
#define MMU_QSTRUCT_QBLOCK_BM_FIFO_0m 1373
#define MMU_QSTRUCT_QBLOCK_BM_FIFO_1m 1374
#define MMU_QSTRUCT_QBLOCK_BM_FIFO_2m 1375
#define MMU_QSTRUCT_QBLOCK_BM_FIFO_3m 1376
#define MMU_QSTRUCT_QBLOCK_NEXT_0m 1377
#define MMU_QSTRUCT_QBLOCK_NEXT_1m 1378
#define MMU_QSTRUCT_QBLOCK_NEXT_2m 1379
#define MMU_QSTRUCT_QBLOCK_NEXT_3m 1380
#define MMU_QSTRUCT_QBLOCK_NEXT_4m 1381
#define MMU_QSTRUCT_QBLOCK_NEXT_5m 1382
#define MMU_QSTRUCT_QBLOCK_NEXT_6m 1383
#define MMU_QSTRUCT_QBLOCK_NEXT_7m 1384
#define MMU_QSTRUCT_QENTRY_LOWER_0m 1385
#define MMU_QSTRUCT_QENTRY_LOWER_1m 1386
#define MMU_QSTRUCT_QENTRY_LOWER_2m 1387
#define MMU_QSTRUCT_QENTRY_LOWER_3m 1388
#define MMU_QSTRUCT_QENTRY_LOWER_4m 1389
#define MMU_QSTRUCT_QENTRY_LOWER_5m 1390
#define MMU_QSTRUCT_QENTRY_LOWER_6m 1391
#define MMU_QSTRUCT_QENTRY_LOWER_7m 1392
#define MMU_QSTRUCT_QENTRY_UPPER_0m 1393
#define MMU_QSTRUCT_QENTRY_UPPER_1m 1394
#define MMU_QSTRUCT_QENTRY_UPPER_2m 1395
#define MMU_QSTRUCT_QENTRY_UPPER_3m 1396
#define MMU_QSTRUCT_QENTRY_UPPER_4m 1397
#define MMU_QSTRUCT_QENTRY_UPPER_5m 1398
#define MMU_QSTRUCT_QENTRY_UPPER_6m 1399
#define MMU_QSTRUCT_QENTRY_UPPER_7m 1400
#define MMU_RDEHEADER_MEM0m 1401
#define MMU_RDEHEADER_MEM1m 1402
#define MMU_RDE_COSPCP_MEMm 1403
#define MMU_RDE_DESCP_MEMm 1404
#define MMU_RDE_FREELIST_MEMm 1405
#define MMU_RDE_PKTLINK_MEMm 1406
#define MMU_RDE_PRCP_MEMm 1407
#define MMU_RQE_QMGR_FLLm 1408
#define MMU_RQE_QMGR_QLLm 1409
#define MMU_RQE_QUEUE_OP_NODE_MAPm 1410
#define MMU_RQE_WORK_QUEUEm 1411
#define MMU_THDO_CONFIG_0m 1412
#define MMU_THDO_CONFIG_1m 1413
#define MMU_THDO_CONFIG_EX_0m 1414
#define MMU_THDO_CONFIG_EX_1m 1415
#define MMU_THDO_CONFIG_SP_0m 1416
#define MMU_THDO_CONFIG_SP_1m 1417
#define MMU_THDO_OFFSET_0m 1418
#define MMU_THDO_OFFSET_1m 1419
#define MMU_THDO_OFFSET_EX_0m 1420
#define MMU_THDO_OFFSET_EX_1m 1421
#define MMU_THDO_OFFSET_SP_0m 1422
#define MMU_THDO_OFFSET_SP_1m 1423
#define MMU_THDO_OPNCONFIG_CELLm 1424
#define MMU_THDO_OPNCONFIG_QENTRYm 1425
#define MMU_THDO_OPNCOUNT_CELLm 1426
#define MMU_THDO_OPNOFFSET_CELLm 1427
#define MMU_THDO_OPNOFFSET_QENTRYm 1428
#define MMU_THDO_OPNSTATUS_CELLm 1429
#define MMU_THDO_OPNSTATUS_QENTRYm 1430
#define MMU_THDO_QCONFIG_CELLm 1431
#define MMU_THDO_QCONFIG_QENTRYm 1432
#define MMU_THDO_QCOUNT_CELL_0m 1433
#define MMU_THDO_QDRPRST_0m 1434
#define MMU_THDO_QDRPRST_1m 1435
#define MMU_THDO_QDRPRST_EX_0m 1436
#define MMU_THDO_QDRPRST_EX_1m 1437
#define MMU_THDO_QDRPRST_SP_0m 1438
#define MMU_THDO_QDRPRST_SP_1m 1439
#define MMU_THDO_QOFFSET_CELLm 1440
#define MMU_THDO_QOFFSET_QENTRYm 1441
#define MMU_THDO_QREDRST_0m 1442
#define MMU_THDO_QREDRST_1m 1443
#define MMU_THDO_QREDRST_EX_0m 1444
#define MMU_THDO_QREDRST_EX_1m 1445
#define MMU_THDO_QREDRST_SP_0m 1446
#define MMU_THDO_QREDRST_SP_1m 1447
#define MMU_THDO_QRESET_VALUE_CELL_0m 1448
#define MMU_THDO_QRESET_VALUE_QENTRY_0m 1449
#define MMU_THDO_QSTATUS_CELL_0m 1450
#define MMU_THDO_QSTATUS_QENTRY_0m 1451
#define MMU_THDO_QYELRST_0m 1452
#define MMU_THDO_QYELRST_1m 1453
#define MMU_THDO_QYELRST_EX_0m 1454
#define MMU_THDO_QYELRST_EX_1m 1455
#define MMU_THDO_QYELRST_SP_0m 1456
#define MMU_THDO_QYELRST_SP_1m 1457
#define MMU_TOQRDEm 1458
#define MMU_TOQ_STATE_MEM0m 1459
#define MMU_TOQ_STATE_MEM1m 1460
#define MMU_UCQ_RPm 1461
#define MMU_UCQ_WPm 1462
#define MMU_WAIT_QUEUE_BITMAP_CG0_CH0m 1463
#define MMU_WAIT_QUEUE_BITMAP_CG0_CH1m 1464
#define MMU_WAIT_QUEUE_BITMAP_CG1_CH0m 1465
#define MMU_WAIT_QUEUE_BITMAP_CG1_CH1m 1466
#define MMU_WAIT_QUEUE_CG0_CH0_HIm 1467
#define MMU_WAIT_QUEUE_CG0_CH0_LOm 1468
#define MMU_WAIT_QUEUE_CG0_CH1_HIm 1469
#define MMU_WAIT_QUEUE_CG0_CH1_LOm 1470
#define MMU_WAIT_QUEUE_CG1_CH0_HIm 1471
#define MMU_WAIT_QUEUE_CG1_CH0_LOm 1472
#define MMU_WAIT_QUEUE_CG1_CH1_HIm 1473
#define MMU_WAIT_QUEUE_CG1_CH1_LOm 1474
#define MMU_WAIT_QUEUE_CH0_HIm 1475
#define MMU_WAIT_QUEUE_CH0_LOm 1476
#define MMU_WAIT_QUEUE_CH1_HIm 1477
#define MMU_WAIT_QUEUE_CH1_LOm 1478
#define MMU_WAMU_MEM0m 1479
#define MMU_WAMU_MEM1m 1480
#define MMU_WAMU_MEM2m 1481
#define MMU_WAMU_MEM3m 1482
#define MMU_WRED_CFG_CELLm 1483
#define MMU_WRED_CFG_PACKETm 1484
#define MMU_WRED_DROP_CURVE_PROFILE_0m 1485
#define MMU_WRED_DROP_CURVE_PROFILE_1m 1486
#define MMU_WRED_DROP_CURVE_PROFILE_2m 1487
#define MMU_WRED_DROP_CURVE_PROFILE_3m 1488
#define MMU_WRED_DROP_CURVE_PROFILE_4m 1489
#define MMU_WRED_DROP_CURVE_PROFILE_5m 1490
#define MMU_WRED_DROP_THD_UC_DEQ0m 1491
#define MMU_WRED_DROP_THD_UC_DEQ1m 1492
#define MMU_WRED_DROP_THD_UC_ENQ0m 1493
#define MMU_WRED_DROP_THD_UC_ENQ1m 1494
#define MMU_WRED_OPN_AVG_QSIZE_BUFFERm 1495
#define MMU_WRED_OPN_AVG_QSIZE_QENTRYm 1496
#define MMU_WRED_OPN_CONFIG_BUFFERm 1497
#define MMU_WRED_OPN_CONFIG_QENTRYm 1498
#define MMU_WRED_OPN_DROP_THD_DEQm 1499
#define MMU_WRED_OPN_DROP_THD_ENQm 1500
#define MMU_WRED_PORT_CFG_CELLm 1501
#define MMU_WRED_PORT_CFG_PACKETm 1502
#define MMU_WRED_PORT_THD_0_CELLm 1503
#define MMU_WRED_PORT_THD_0_PACKETm 1504
#define MMU_WRED_PORT_THD_1_CELLm 1505
#define MMU_WRED_PORT_THD_1_PACKETm 1506
#define MMU_WRED_QUEUE_AVG_QSIZE_BUFFERm 1507
#define MMU_WRED_QUEUE_AVG_QSIZE_QENTRYm 1508
#define MMU_WRED_QUEUE_CONFIG_BUFFERm 1509
#define MMU_WRED_QUEUE_CONFIG_QENTRYm 1510
#define MMU_WRED_QUEUE_DROP_THD_DEQm 1511
#define MMU_WRED_QUEUE_DROP_THD_ENQ_0m 1512
#define MMU_WRED_QUEUE_DROP_THD_ENQ_1m 1513
#define MMU_WRED_QUEUE_OP_NODE_MAPm 1514
#define MMU_WRED_THD_0_CELLm 1515
#define MMU_WRED_THD_0_PACKETm 1516
#define MMU_WRED_THD_1_CELLm 1517
#define MMU_WRED_THD_1_PACKETm 1518
#define MMU_XQ0m 1519
#define MMU_XQ1m 1520
#define MMU_XQ2m 1521
#define MMU_XQ3m 1522
#define MMU_XQ4m 1523
#define MMU_XQ5m 1524
#define MMU_XQ6m 1525
#define MMU_XQ7m 1526
#define MMU_XQ8m 1527
#define MMU_XQ9m 1528
#define MMU_XQ10m 1529
#define MMU_XQ11m 1530
#define MMU_XQ12m 1531
#define MMU_XQ13m 1532
#define MMU_XQ14m 1533
#define MMU_XQ15m 1534
#define MMU_XQ16m 1535
#define MMU_XQ17m 1536
#define MMU_XQ18m 1537
#define MMU_XQ19m 1538
#define MMU_XQ20m 1539
#define MMU_XQ21m 1540
#define MMU_XQ22m 1541
#define MMU_XQ23m 1542
#define MMU_XQ24m 1543
#define MMU_XQ25m 1544
#define MMU_XQ26m 1545
#define MMU_XQ27m 1546
#define MMU_XQ28m 1547
#define MMU_XQ29m 1548
#define MMU_XQ30m 1549
#define MMU_XQ31m 1550
#define MMU_XQ32m 1551
#define MMU_XQ33m 1552
#define MMU_XQ34m 1553
#define MMU_XQ35m 1554
#define MMU_XQ36m 1555
#define MMU_XQ37m 1556
#define MMU_XQ38m 1557
#define MMU_XQ39m 1558
#define MMU_XQ40m 1559
#define MMU_XQ41m 1560
#define MMU_XQ42m 1561
#define MMU_XQ43m 1562
#define MMU_XQ44m 1563
#define MMU_XQ45m 1564
#define MMU_XQ46m 1565
#define MMU_XQ47m 1566
#define MMU_XQ48m 1567
#define MMU_XQ49m 1568
#define MMU_XQ50m 1569
#define MMU_XQ51m 1570
#define MMU_XQ52m 1571
#define MMU_XQ53m 1572
#define MMU_XQ54m 1573
#define MMU_XQ55m 1574
#define MODPORT_MAPm 1575
#define MODPORT_MAP_EMm 1576
#define MODPORT_MAP_IMm 1577
#define MODPORT_MAP_M0m 1578
#define MODPORT_MAP_M1m 1579
#define MODPORT_MAP_M2m 1580
#define MODPORT_MAP_M3m 1581
#define MODPORT_MAP_MIRRORm 1582
#define MODPORT_MAP_MIRROR_1m 1583
#define MODPORT_MAP_SWm 1584
#define MPLS_ENTRYm 1585
#define MPLS_ENTRY_SCRATCHm 1586
#define MPLS_EXPm 1587
#define MPLS_STATION_TCAMm 1588
#define MULTIPASS_LOOPBACK_BITMAPm 1589
#define MY_STATIONm 1590
#define MY_STATION_TCAMm 1591
#define MY_STATION_TCAM_DATA_ONLYm 1592
#define MY_STATION_TCAM_ENTRY_ONLYm 1593
#define NEXT_HOP_EXTm 1594
#define NEXT_HOP_INTm 1595
#define NONUCAST_TRUNK_BLOCK_MASKm 1596
#define OAM_LM_COUNTERSm 1597
#define OAM_OPCODE_CONTROL_PROFILEm 1598
#define OUTCTRLBCASTPKTSm 1599
#define OUTCTRLBYTm 1600
#define OUTCTRLERRPKTSm 1601
#define OUTCTRLMCASTPKTSm 1602
#define OUTCTRLUCASTPKTSm 1603
#define OUTUNCTRLBCASTPKTSm 1604
#define OUTUNCTRLBYTm 1605
#define OUTUNCTRLERRPKTSm 1606
#define OUTUNCTRLMCASTPKTSm 1607
#define OUTUNCTRLUCASTPKTSm 1608
#define PBI_DEBUG_TABLEm 1609
#define PFC_ENQ_SRC_PORT_LKUPm 1610
#define PFC_SP_PG_LINE_CNTm 1611
#define PHB2_COS_MAPm 1612
#define PORT_BRIDGE_BMAPm 1613
#define PORT_BRIDGE_MIRROR_BMAPm 1614
#define PORT_CBL_TABLEm 1615
#define PORT_CBL_TABLE_MODBASEm 1616
#define PORT_COS_MAPm 1617
#define PORT_LAG_FAILOVER_SETm 1618
#define PORT_OR_TRUNK_MAC_ACTIONm 1619
#define PORT_OR_TRUNK_MAC_COUNTm 1620
#define PORT_OR_TRUNK_MAC_LIMITm 1621
#define PORT_TABm 1622
#define PORT_TAB1m 1623
#define PRI_LUTm 1624
#define PR_TABm 1625
#define PUPFIFO_HIm 1626
#define PUPFIFO_LOm 1627
#define QBUFFSPROFILEm 1628
#define QDEPTH_THRESH0m 1629
#define QDEPTH_THRESH1m 1630
#define QL_TABLE0m 1631
#define QL_TABLE1m 1632
#define QUEUE_MAPm 1633
#define QUEUE_PARAMETER_HIm 1634
#define QUEUE_PARAMETER_LOm 1635
#define QUEUE_STATE_HIm 1636
#define QUEUE_STATE_LOm 1637
#define QUEUE_TO_SC_0m 1638
#define QUEUE_TO_SC_1m 1639
#define QUEUE_TO_SC_2m 1640
#define QUEUE_TO_SC_3m 1641
#define Q_MAX_BUFFSm 1642
#define Q_MIN_BUFFSm 1643
#define RANDGENm 1644
#define RATE_DELTA_MAXm 1645
#define RMEPm 1646
#define RTAG7_FLOW_BASED_HASHm 1647
#define RT_BKm 1648
#define RT_FMm 1649
#define RT_FSm 1650
#define RT_IFm 1651
#define RT_STm 1652
#define RXBADTAGPKTSm 1653
#define RXNOSCIPKTSm 1654
#define RXNOTAGPKTSm 1655
#define RXSAINVLDPKTSm 1656
#define RXSANOTUSINGSAPKTSm 1657
#define RXSANOTVLDPKTSm 1658
#define RXSAOKPKTSm 1659
#define RXSAUNUSEDSAPKTSm 1660
#define RXSCDCRPTBYTm 1661
#define RXSCDLYPKTSm 1662
#define RXSCINVLDPKTSm 1663
#define RXSCLATEPKTSm 1664
#define RXSCNOTUSINGSAPKTSm 1665
#define RXSCNOTVLDPKTSm 1666
#define RXSCOKPKTSm 1667
#define RXSCUNCHKPKTSm 1668
#define RXSCUNUSEDSAPKTSm 1669
#define RXSCVLDTBYTm 1670
#define RXUNKNOWNSCIPKTSm 1671
#define RXUNTAGPKTSm 1672
#define SHAPER_BUCKET_0m 1673
#define SHAPER_BUCKET_1m 1674
#define SHAPER_BUCKET_2m 1675
#define SHAPER_BUCKET_3m 1676
#define SHAPER_EVENTm 1677
#define SHAPER_LEAK_0m 1678
#define SHAPER_LEAK_1m 1679
#define SHAPER_LEAK_2m 1680
#define SHAPER_LEAK_3m 1681
#define SHAPER_STATEm 1682
#define SLQ_COUNTERm 1683
#define SOURCE_MOD_PROXY_TABLEm 1684
#define SOURCE_NODE_TYPE_TABm 1685
#define SOURCE_TRUNK_MAP_MODBASEm 1686
#define SOURCE_TRUNK_MAP_TABLEm 1687
#define SOURCE_VPm 1688
#define SPORT_EHG_RX_TUNNEL_DATAm 1689
#define SPORT_EHG_RX_TUNNEL_MASKm 1690
#define SPORT_EHG_TX_TUNNEL_DATAm 1691
#define SRC_MODID_BLOCKm 1692
#define SRC_MODID_EGRESSm 1693
#define SRC_MODID_INGRESS_BLOCKm 1694
#define STATSCFGm 1695
#define STG_TABm 1696
#define SUBPORT_MAP_TABLEm 1697
#define SUBPORT_SHAPER_TABLEm 1698
#define SUBPORT_WERR_TABLEm 1699
#define SVM_MACROFLOW_INDEX_TABLEm 1700
#define SVM_METER_TABLEm 1701
#define SVM_OFFSET_TABLEm 1702
#define SVM_POLICY_TABLEm 1703
#define SVP_DISABLE_VLAN_CHECKS_TABm 1704
#define SYSPORT_PRI_HIm 1705
#define SYSPORT_PRI_LOm 1706
#define SYSPORT_TO_NODEm 1707
#define SYSPORT_TO_QUEUEm 1708
#define SYSTEM_CONFIG_TABLEm 1709
#define SYSTEM_CONFIG_TABLE_MODBASEm 1710
#define SYS_PORTMAPm 1711
#define TAIL_LLAm 1712
#define TCP_FNm 1713
#define TC_FREE_POOLm 1714
#define TDM_TABLEm 1715
#define THDO_CONFIG_0Am 1716
#define THDO_CONFIG_0Bm 1717
#define THDO_CONFIG_1Am 1718
#define THDO_CONFIG_1Bm 1719
#define THDO_CONFIG_EX_0Am 1720
#define THDO_CONFIG_EX_0Bm 1721
#define THDO_CONFIG_EX_1Am 1722
#define THDO_CONFIG_EX_1Bm 1723
#define THDO_OFFSET_0Am 1724
#define THDO_OFFSET_0Bm 1725
#define THDO_OFFSET_1Am 1726
#define THDO_OFFSET_1Bm 1727
#define THDO_OFFSET_EX_0Am 1728
#define THDO_OFFSET_EX_0Bm 1729
#define THDO_OFFSET_EX_1Am 1730
#define THDO_OFFSET_EX_1Bm 1731
#define THDO_OPNCOUNT_QENTRYm 1732
#define THDO_QCOUNT_CELL_1m 1733
#define THDO_QCOUNT_QENTRY_0m 1734
#define THDO_QCOUNT_QENTRY_1m 1735
#define THDO_QRESET_VALUE_CELL_1m 1736
#define THDO_QRESET_VALUE_QENTRY_1m 1737
#define THDO_QSTATUS_CELL_1m 1738
#define THDO_QSTATUS_QENTRY_1m 1739
#define TIMESLOT_BURST_SIZE_BYTESm 1740
#define TOS_FNm 1741
#define TRILL_DROP_STATSm 1742
#define TRILL_DROP_STATS_Xm 1743
#define TRILL_DROP_STATS_Ym 1744
#define TRNK_DSTm 1745
#define TRUNK32_CONFIG_TABLEm 1746
#define TRUNK32_PORT_TABLEm 1747
#define TRUNK_BITMAPm 1748
#define TRUNK_CBL_TABLEm 1749
#define TRUNK_EGR_MASKm 1750
#define TRUNK_GROUPm 1751
#define TRUNK_MEMBERm 1752
#define TRUNK_VLAN_RANGE_IDXm 1753
#define TTL_FNm 1754
#define TXSACRPTPKTSm 1755
#define TXSAPRTCPKTSm 1756
#define TXSCCRPTBYTm 1757
#define TXSCCRPTPKTSm 1758
#define TXSCPRTCBYTm 1759
#define TXSCPRTCPKTSm 1760
#define TXUNTAGPKTSm 1761
#define TX_PFC_SRC_PORT_LKUPm 1762
#define TX_SFI_CFIFOm 1763
#define TX_SFI_DFIFOm 1764
#define TYPE_RESOLUTION_TABLEm 1765
#define UDF_OFFSETm 1766
#define UFLOW_Am 1767
#define UFLOW_Bm 1768
#define UNKNOWN_HGI_BITMAPm 1769
#define UNKNOWN_MCAST_BLOCK_MASKm 1770
#define UNKNOWN_UCAST_BLOCK_MASKm 1771
#define VFIm 1772
#define VFI_1m 1773
#define VFI_BITMAPm 1774
#define VFP_POLICY_TABLEm 1775
#define VFP_TCAMm 1776
#define VLAN_COS_MAPm 1777
#define VLAN_DATAm 1778
#define VLAN_MACm 1779
#define VLAN_MAC_ENTRYm 1780
#define VLAN_MAC_SCRATCHm 1781
#define VLAN_MAC_VALIDm 1782
#define VLAN_MPLSm 1783
#define VLAN_OR_VFI_MAC_COUNTm 1784
#define VLAN_OR_VFI_MAC_LIMITm 1785
#define VLAN_PROFILE_2m 1786
#define VLAN_PROFILE_TABm 1787
#define VLAN_PROTOCOLm 1788
#define VLAN_PROTOCOL_DATAm 1789
#define VLAN_RANGE_IDXm 1790
#define VLAN_SUBNETm 1791
#define VLAN_SUBNET_DATAm 1792
#define VLAN_SUBNET_DATA_ONLYm 1793
#define VLAN_SUBNET_ONLYm 1794
#define VLAN_SUBNET_TCAMm 1795
#define VLAN_TABm 1796
#define VLAN_XLATEm 1797
#define VLAN_XLATE_DATA_ONLYm 1798
#define VLAN_XLATE_MASKm 1799
#define VLAN_XLATE_ONLYm 1800
#define VLAN_XLATE_SCRATCHm 1801
#define VOQ_ARRIVALSm 1802
#define VOQ_CONFIGm 1803
#define VOQ_COS_MAPm 1804
#define VPLSTABLEm 1805
#define VPLS_BITMAP_TABLEm 1806
#define VPLS_LABELm 1807
#define VRFm 1808
#define VRF_VFI_INTFm 1809
#define WLAN_SVP_TABLEm 1810
#define WRED_AVG_QUEUE_LENGTHm 1811
#define WRED_CURVEm 1812
#define WRED_STATEm 1813
#define XFILTER_FFPCOUNTERSm 1814
#define XFILTER_FFPCOUNTERS_TEST0m 1815
#define XFILTER_FFPCOUNTERS_TEST1m 1816
#define XFILTER_FFPIPBYTECOUNTERSm 1817
#define XFILTER_FFPIPBYTECOUNTERS_TEST0m 1818
#define XFILTER_FFPIPBYTECOUNTERS_TEST1m 1819
#define XFILTER_FFPIPPACKETCOUNTERSm 1820
#define XFILTER_FFPIPPACKETCOUNTERS_TEST0m 1821
#define XFILTER_FFPIPPACKETCOUNTERS_TEST1m 1822
#define XFILTER_FFPOPBYTECOUNTERSm 1823
#define XFILTER_FFPOPBYTECOUNTERS_TEST0m 1824
#define XFILTER_FFPOPBYTECOUNTERS_TEST1m 1825
#define XFILTER_FFPOPPACKETCOUNTERSm 1826
#define XFILTER_FFPOPPACKETCOUNTERS_TEST0m 1827
#define XFILTER_FFPOPPACKETCOUNTERS_TEST1m 1828
#define XFILTER_METERINGm 1829
#define XFILTER_METERING_TEST0m 1830
#define XFILTER_METERING_TEST1m 1831
#define XFILTER_METERING_TEST2m 1832
#define XFILTER_METERING_TEST3m 1833
#define XLPORT_WC_UCMEM_DATAm 1834
#define XPORT_EHG_RX_TUNNEL_DATAm 1835
#define XPORT_EHG_RX_TUNNEL_MASKm 1836
#define XPORT_EHG_TX_TUNNEL_DATAm 1837
#define XPORT_WC_UCMEM_DATAm 1838
#define XQPORT_EHG_RX_TUNNEL_DATAm 1839
#define XQPORT_EHG_RX_TUNNEL_MASKm 1840
#define XQPORT_EHG_TX_TUNNEL_DATAm 1841
#define X_ARB_TDM_TABLEm 1842
#define Y_ARB_TDM_TABLEm 1843
#define NUM_SOC_MEM 1844

typedef int soc_field_t;

/* NOTE: 'FIELDf' is the zero value */
#define INVALIDf -1
#define Af 0
#define A0_DLLBYP_TXDESKf 1
#define A0_TX_DLLDSK_LOCKEDf 2
#define AAAKf 3
#define AARB_ECO_OFFf 4
#define ABORTf 5
#define ABORT_DMAf 6
#define ABORT_DMA_CH0f 7
#define ABORT_DMA_CH1f 8
#define ABORT_DMA_CH2f 9
#define ABORT_DMA_CH3f 10
#define ABORT_DMA_IF_SER_CHECK_FAILSf 11
#define ABORT_STAT_DMAf 12
#define ABORT_TBL_DMAf 13
#define ACCEPTf 14
#define ACCESS_MODEf 15
#define ACCURACYf 16
#define ACL_END_ADDRf 17
#define ACL_START_ADDRf 18
#define ACR_BLOCK_AFTER_DEQ_DONEf 19
#define ACR_BLOCK_AGER_1_IN_2f 20
#define ACTIONf 21
#define ACTION0f 22
#define ACTION1f 23
#define ACTIVATEQf 24
#define ACTIVATE_PD_CREDITSf 25
#define ACTIVEf 26
#define ACTIVE0f 27
#define ACTIVE1f 28
#define ACTIVE2f 29
#define ACTIVE_COSf 30
#define ACTIVE_PORT_BITMAPf 31
#define ACTIVE_PORT_BITMAP_HIf 32
#define ACTIVE_PORT_BITMAP_LOf 33
#define ACTIVE_PORT_BITMAP_W0f 34
#define ACTIVE_PORT_BITMAP_W1f 35
#define ACTIVE_PORT_BITMAP_W2f 36
#define ACTUAL_ADDROUTf 37
#define ACTUAL_AINDEXf 38
#define ACTUAL_BITPOSf 39
#define ACT_L2_MINf 40
#define ACT_L2_SHAPERf 41
#define ACT_L2_XONf 42
#define ACT_LOW_INTf 43
#define ACT_LOW_INTRf 44
#define AD28_TBXf 45
#define ADD144_IPf 46
#define ADD72_IPf 47
#define ADDMUXf 48
#define ADDRf 49
#define ADDRESSf 50
#define ADDRESS_0f 51
#define ADDRESS_1f 52
#define ADDRFAILf 53
#define ADDRRESSf 54
#define ADDR_0f 55
#define ADDR_1f 56
#define ADDR_2f 57
#define ADDR_3f 58
#define ADDR_4f 59
#define ADDR_5f 60
#define ADDR_ADJ_DIRf 61
#define ADDR_ADJ_VALf 62
#define ADDR_CLASS_2f 63
#define ADDR_CMP_ACCESS_TYPE_1f 64
#define ADDR_CMP_ACCESS_TYPE_2f 65
#define ADDR_CMP_ACCESS_TYPE_3f 66
#define ADDR_CMP_ACCESS_TYPE_4f 67
#define ADDR_CMP_ACCESS_TYPE_5f 68
#define ADDR_CMP_ACCESS_TYPE_6f 69
#define ADDR_CMP_ACCESS_TYPE_7f 70
#define ADDR_CMP_ACCESS_TYPE_8f 71
#define ADDR_CMP_VALUE_1f 72
#define ADDR_CMP_VALUE_2f 73
#define ADDR_CMP_VALUE_3f 74
#define ADDR_CMP_VALUE_4f 75
#define ADDR_CMP_VALUE_5f 76
#define ADDR_CMP_VALUE_6f 77
#define ADDR_CMP_VALUE_7f 78
#define ADDR_CMP_VALUE_8f 79
#define ADDR_PAD_DRIVEf 80
#define ADDR_PAD_SLEWf 81
#define ADDR_SAMP_ERRf 82
#define ADDR_SEL0f 83
#define ADDR_SEL1f 84
#define ADDR_SEL2f 85
#define ADDR_SM_STATEf 86
#define ADD_DELETE_Nf 87
#define ADD_DESTINATION_PORTf 88
#define ADD_EH_QUEUE_TAG_IN_HIGIG_HDRf 89
#define ADD_INNER_TAGf 90
#define ADD_VIDf 91
#define ADFPCNTR_DEDf 92
#define ADFPCNTR_SECf 93
#define ADJf 94
#define ADJUSTf 95
#define ADJ_MAC_INDEXf 96
#define ADL2DST_DEDf 97
#define ADL2DST_SECf 98
#define ADL2SRC_DEDf 99
#define ADL2SRC_SECf 100
#define ADL2_DEDf 101
#define ADL2_SECf 102
#define ADL3DST_DEDf 103
#define ADL3DST_SECf 104
#define ADL3SRC_DEDf 105
#define ADL3SRC_SECf 106
#define ADL3_DEDf 107
#define ADL3_SECf 108
#define ADMIf 109
#define ADOPT_PRI_MAPf 110
#define ADPADf 111
#define ADREQ0FIFOCOUNT_GTE_HITHRf 112
#define ADREQ0FIFO_FULLf 113
#define ADREQ0FIFO_OVERFLOWf 114
#define ADREQ0FIFO_TMf 115
#define ADREQ1FIFOCOUNT_GTE_HITHRf 116
#define ADREQ1FIFO_FULLf 117
#define ADREQ1FIFO_OVERFLOWf 118
#define ADREQ1FIFO_TMf 119
#define ADRSf 120
#define ADR_MODEf 121
#define ADVf 122
#define AD_EXT_CNTRf 123
#define AD_EXT_L2f 124
#define AD_EXT_L3f 125
#define AD_EXT_L4f 126
#define AD_MODEf 127
#define AD_RSVDf 128
#define AD_TBXf 129
#define AD_WIDTHf 130
#define AFIFO_RSTf 131
#define AGED_INDICATORf 132
#define AGED_PKT_COSf 133
#define AGED_PKT_DST_PORT_NUMf 134
#define AGED_PKT_SRC_PORT_NUMf 135
#define AGEENf 136
#define AGER_ACKf 137
#define AGER_DEBUG_DISABLE_AGEFLAGS_SLOTSf 138
#define AGER_DEBUG_DISABLE_AGEFLAGS_WRDELAYf 139
#define AGER_ENABLEf 140
#define AGER_EVENTf 141
#define AGER_FILL_THRESH_HITf 142
#define AGER_FILL_THRESH_HIT_DISINTf 143
#define AGER_FILL_THRESH_HIT_HALT_ENf 144
#define AGER_PENDING_FIFO_OVERFLOWf 145
#define AGER_PENDING_FIFO_OVERFLOW_DISINTf 146
#define AGER_PROFILE0_THRESH0f 147
#define AGER_PROFILE0_THRESH1f 148
#define AGER_PROFILE10_THRESH0f 149
#define AGER_PROFILE10_THRESH1f 150
#define AGER_PROFILE11_THRESH0f 151
#define AGER_PROFILE11_THRESH1f 152
#define AGER_PROFILE12_THRESH0f 153
#define AGER_PROFILE12_THRESH1f 154
#define AGER_PROFILE13_THRESH0f 155
#define AGER_PROFILE13_THRESH1f 156
#define AGER_PROFILE14_THRESH0f 157
#define AGER_PROFILE14_THRESH1f 158
#define AGER_PROFILE15_THRESH0f 159
#define AGER_PROFILE15_THRESH1f 160
#define AGER_PROFILE1_THRESH0f 161
#define AGER_PROFILE1_THRESH1f 162
#define AGER_PROFILE2_THRESH0f 163
#define AGER_PROFILE2_THRESH1f 164
#define AGER_PROFILE3_THRESH0f 165
#define AGER_PROFILE3_THRESH1f 166
#define AGER_PROFILE4_THRESH0f 167
#define AGER_PROFILE4_THRESH1f 168
#define AGER_PROFILE5_THRESH0f 169
#define AGER_PROFILE5_THRESH1f 170
#define AGER_PROFILE6_THRESH0f 171
#define AGER_PROFILE6_THRESH1f 172
#define AGER_PROFILE7_THRESH0f 173
#define AGER_PROFILE7_THRESH1f 174
#define AGER_PROFILE8_THRESH0f 175
#define AGER_PROFILE8_THRESH1f 176
#define AGER_PROFILE9_THRESH0f 177
#define AGER_PROFILE9_THRESH1f 178
#define AGER_QMB_FIFO_OVERFLOWf 179
#define AGER_QMB_FIFO_OVERFLOW_DISINTf 180
#define AGER_RD_FIFO_OVERFLOWf 181
#define AGER_RD_FIFO_OVERFLOW_DISINTf 182
#define AGER_REQf 183
#define AGER_SCALING_FACTORf 184
#define AGER_TAIL_BUFFERf 185
#define AGER_TAIL_QUEUEf 186
#define AGER_TICK_TOO_SMALLf 187
#define AGER_TICK_TOO_SMALL_DISINTf 188
#define AGER_TICK_TOO_SMALL_HALT_ENf 189
#define AGER_WR_FIFO_OVERFLOWf 190
#define AGER_WR_FIFO_OVERFLOW_DISINTf 191
#define AGE_CMD_COMPLETEf 192
#define AGE_COUNTf 193
#define AGE_ENf 194
#define AGE_ENAf 195
#define AGE_ENABLEf 196
#define AGE_FLAGS_QUEUE0f 197
#define AGE_FLAGS_QUEUE1f 198
#define AGE_FLAGS_QUEUE10f 199
#define AGE_FLAGS_QUEUE11f 200
#define AGE_FLAGS_QUEUE12f 201
#define AGE_FLAGS_QUEUE13f 202
#define AGE_FLAGS_QUEUE14f 203
#define AGE_FLAGS_QUEUE15f 204
#define AGE_FLAGS_QUEUE16f 205
#define AGE_FLAGS_QUEUE17f 206
#define AGE_FLAGS_QUEUE18f 207
#define AGE_FLAGS_QUEUE19f 208
#define AGE_FLAGS_QUEUE2f 209
#define AGE_FLAGS_QUEUE20f 210
#define AGE_FLAGS_QUEUE21f 211
#define AGE_FLAGS_QUEUE22f 212
#define AGE_FLAGS_QUEUE23f 213
#define AGE_FLAGS_QUEUE24f 214
#define AGE_FLAGS_QUEUE25f 215
#define AGE_FLAGS_QUEUE26f 216
#define AGE_FLAGS_QUEUE27f 217
#define AGE_FLAGS_QUEUE28f 218
#define AGE_FLAGS_QUEUE29f 219
#define AGE_FLAGS_QUEUE3f 220
#define AGE_FLAGS_QUEUE30f 221
#define AGE_FLAGS_QUEUE31f 222
#define AGE_FLAGS_QUEUE4f 223
#define AGE_FLAGS_QUEUE5f 224
#define AGE_FLAGS_QUEUE6f 225
#define AGE_FLAGS_QUEUE7f 226
#define AGE_FLAGS_QUEUE8f 227
#define AGE_FLAGS_QUEUE9f 228
#define AGE_IPFIX_ERRf 229
#define AGE_MAXCNTf 230
#define AGE_PERIODf 231
#define AGE_PROCf 232
#define AGE_PROC_BUSYf 233
#define AGE_QUEUE0f 234
#define AGE_QUEUE1f 235
#define AGE_QUEUE10f 236
#define AGE_QUEUE11f 237
#define AGE_QUEUE12f 238
#define AGE_QUEUE13f 239
#define AGE_QUEUE14f 240
#define AGE_QUEUE15f 241
#define AGE_QUEUE16f 242
#define AGE_QUEUE17f 243
#define AGE_QUEUE18f 244
#define AGE_QUEUE19f 245
#define AGE_QUEUE2f 246
#define AGE_QUEUE20f 247
#define AGE_QUEUE21f 248
#define AGE_QUEUE22f 249
#define AGE_QUEUE23f 250
#define AGE_QUEUE24f 251
#define AGE_QUEUE25f 252
#define AGE_QUEUE26f 253
#define AGE_QUEUE27f 254
#define AGE_QUEUE28f 255
#define AGE_QUEUE29f 256
#define AGE_QUEUE3f 257
#define AGE_QUEUE30f 258
#define AGE_QUEUE31f 259
#define AGE_QUEUE4f 260
#define AGE_QUEUE5f 261
#define AGE_QUEUE6f 262
#define AGE_QUEUE7f 263
#define AGE_QUEUE8f 264
#define AGE_QUEUE9f 265
#define AGE_START_ADDRf 266
#define AGE_TESTf 267
#define AGE_THRESH_QUEUE0f 268
#define AGE_THRESH_QUEUE1f 269
#define AGE_THRESH_QUEUE10f 270
#define AGE_THRESH_QUEUE11f 271
#define AGE_THRESH_QUEUE12f 272
#define AGE_THRESH_QUEUE13f 273
#define AGE_THRESH_QUEUE14f 274
#define AGE_THRESH_QUEUE15f 275
#define AGE_THRESH_QUEUE16f 276
#define AGE_THRESH_QUEUE17f 277
#define AGE_THRESH_QUEUE18f 278
#define AGE_THRESH_QUEUE19f 279
#define AGE_THRESH_QUEUE2f 280
#define AGE_THRESH_QUEUE20f 281
#define AGE_THRESH_QUEUE21f 282
#define AGE_THRESH_QUEUE22f 283
#define AGE_THRESH_QUEUE23f 284
#define AGE_THRESH_QUEUE24f 285
#define AGE_THRESH_QUEUE25f 286
#define AGE_THRESH_QUEUE26f 287
#define AGE_THRESH_QUEUE27f 288
#define AGE_THRESH_QUEUE28f 289
#define AGE_THRESH_QUEUE29f 290
#define AGE_THRESH_QUEUE3f 291
#define AGE_THRESH_QUEUE30f 292
#define AGE_THRESH_QUEUE31f 293
#define AGE_THRESH_QUEUE4f 294
#define AGE_THRESH_QUEUE5f 295
#define AGE_THRESH_QUEUE6f 296
#define AGE_THRESH_QUEUE7f 297
#define AGE_THRESH_QUEUE8f 298
#define AGE_THRESH_QUEUE9f 299
#define AGE_TICK_COUNTf 300
#define AGE_TICK_OVERFLOWf 301
#define AGE_VALf 302
#define AGGREGATION_GROUP_SELECTf 303
#define AGGRESSIVEf 304
#define AGINGLIMITCOS0f 305
#define AGINGLIMITCOS1f 306
#define AGINGLIMITCOS2f 307
#define AGINGLIMITCOS3f 308
#define AGINGLIMITCOS4f 309
#define AGINGLIMITCOS5f 310
#define AGINGLIMITCOS6f 311
#define AGINGLIMITCOS7f 312
#define AGINGLIMITPRI0f 313
#define AGINGLIMITPRI1f 314
#define AGINGLIMITPRI10f 315
#define AGINGLIMITPRI11f 316
#define AGINGLIMITPRI12f 317
#define AGINGLIMITPRI13f 318
#define AGINGLIMITPRI14f 319
#define AGINGLIMITPRI15f 320
#define AGINGLIMITPRI2f 321
#define AGINGLIMITPRI3f 322
#define AGINGLIMITPRI4f 323
#define AGINGLIMITPRI5f 324
#define AGINGLIMITPRI6f 325
#define AGINGLIMITPRI7f 326
#define AGINGLIMITPRI8f 327
#define AGINGLIMITPRI9f 328
#define AGINGMASKf 329
#define AGINGMBISTDONEf 330
#define AGINGMBISTENf 331
#define AGINGMBISTGOf 332
#define AGINGTICKSELf 333
#define AGING_CTRf 334
#define AGING_CTR_CORRECTED_ERRORf 335
#define AGING_CTR_CORRECTED_ERROR_DISINTf 336
#define AGING_CTR_ENABLE_ECCf 337
#define AGING_CTR_FORCE_UNCORRECTABLE_ERRORf 338
#define AGING_CTR_PAR_ERRf 339
#define AGING_CTR_PAR_ERR_ENf 340
#define AGING_CTR_UNCORRECTED_ERRORf 341
#define AGING_CTR_UNCORRECTED_ERROR_DISINTf 342
#define AGING_EXPf 343
#define AGING_EXP_CORRECTED_ERRORf 344
#define AGING_EXP_CORRECTED_ERROR_DISINTf 345
#define AGING_EXP_ENABLE_ECCf 346
#define AGING_EXP_FORCE_UNCORRECTABLE_ERRORf 347
#define AGING_EXP_PAR_ERRf 348
#define AGING_EXP_PAR_ERR_ENf 349
#define AGING_EXP_UNCORRECTED_ERRORf 350
#define AGING_EXP_UNCORRECTED_ERROR_DISINTf 351
#define AGING_INTRf 352
#define AGING_INTR_DISINTf 353
#define AGING_LIMITf 354
#define AGING_MASK_DATAf 355
#define AGING_PARITY_CHK_ENf 356
#define AINDEXf 357
#define AINDEX_STATUSf 358
#define ALf 359
#define ALGORITHMf 360
#define ALLOCBUFFCNTf 361
#define ALLOCBUFFSCNTf 362
#define ALLOCBUFFSCNT_A_CORRECTED_ERRORf 363
#define ALLOCBUFFSCNT_A_CORRECTED_ERROR_DISINTf 364
#define ALLOCBUFFSCNT_A_UNCORRECTED_ERRORf 365
#define ALLOCBUFFSCNT_A_UNCORRECTED_ERROR_DISINTf 366
#define ALLOCBUFFSCNT_B_CORRECTED_ERRORf 367
#define ALLOCBUFFSCNT_B_CORRECTED_ERROR_DISINTf 368
#define ALLOCBUFFSCNT_B_UNCORRECTED_ERRORf 369
#define ALLOCBUFFSCNT_B_UNCORRECTED_ERROR_DISINTf 370
#define ALLOCBUFFSCNT_ENABLE_ECCf 371
#define ALLOCBUFFSCNT_FORCE_UNCORRECTABLE_ERRORf 372
#define ALLOCBUFFSCNT_MEM_TMf 373
#define ALLOC_LOC_OVERFLOWf 374
#define ALLOWED_PORT_BITMAPf 375
#define ALLOWED_PORT_BITMAP_HIf 376
#define ALLOWED_PORT_BITMAP_LOf 377
#define ALLOWED_PORT_BITMAP_W0f 378
#define ALLOWED_PORT_BITMAP_W1f 379
#define ALLOWED_PORT_BITMAP_W2f 380
#define ALLOW_GLOBAL_ROUTEf 381
#define ALLOW_IPMC_INDEX_WRAP_AROUNDf 382
#define ALLOW_L2MC_INDEX_WRAP_AROUNDf 383
#define ALLOW_MOVE_IN_CLASSf 384
#define ALLOW_NON_TRILL_FRAMESf 385
#define ALLOW_SRC_MODf 386
#define ALLOW_TRILL_FRAMESf 387
#define ALL_CORE_PLL_TO_CMIC_LOCKf 388
#define ALL_DROP_ACCEPTf 389
#define ALL_GLOBAL_MASK_TCAMS_TM_13_0f 390
#define ALL_GLOBAL_MASK_TCAMS_TM_7_0f 391
#define ALL_Q_XOFF_THRESHOLDf 392
#define ALL_Q_XON_THRESHOLDf 393
#define ALL_TCAMS_TM_13_0f 394
#define ALL_TCAMS_TM_7_0f 395
#define ALL_UNDERRUN_Q_XON_THRESHOLDf 396
#define ALMOST_EMPTYf 397
#define ALTERNATE_EMIRROR_BITMAP_PAR_ERRf 398
#define ALTERNATE_EMIRROR_BITMAP_PMf 399
#define ALTERNATE_EMIRROR_BITMAP_TMf 400
#define ALTERNATE_EMIRROR_BITMAP_WWf 401
#define ALWAYS_APPLY_CPU_PRI_SELf 402
#define ALWAYS_CRC_REGENf 403
#define ALWAYS_DRIVE_DBUSf 404
#define ALWAYS_SET_HG_HDR_DONOT_LEARNf 405
#define AMOUNT_HIGHf 406
#define AMOUNT_LOWf 407
#define ANf 408
#define ANACK2f 409
#define ANA_LDO_CTRLf 410
#define ANCPLTf 411
#define AND_ORNf 412
#define ANEMICf 413
#define ANENf 414
#define ANERRf 415
#define ANMSGf 416
#define ANNPf 417
#define ANTOGf 418
#define ANYSTARTf 419
#define ANY_RMEP_TLV_INTERFACE_DORMANT_TO_UP_TRANSITION_INT_ENABLEf 420
#define ANY_RMEP_TLV_INTERFACE_DOWNf 421
#define ANY_RMEP_TLV_INTERFACE_DOWN_INTRf 422
#define ANY_RMEP_TLV_INTERFACE_DOWN_INT_ENABLEf 423
#define ANY_RMEP_TLV_INTERFACE_DOWN_TO_UP_TRANSITION_INT_ENABLEf 424
#define ANY_RMEP_TLV_INTERFACE_LLDOWN_TO_UP_TRANSITION_INT_ENABLEf 425
#define ANY_RMEP_TLV_INTERFACE_NOTPRESENT_TO_UP_TRANSITION_INT_ENABLEf 426
#define ANY_RMEP_TLV_INTERFACE_TESTING_TO_UP_TRANSITION_INT_ENABLEf 427
#define ANY_RMEP_TLV_INTERFACE_UNKNOWN_TO_UP_TRANSITION_INT_ENABLEf 428
#define ANY_RMEP_TLV_INTERFACE_UPf 429
#define ANY_RMEP_TLV_INTERFACE_UP_INTRf 430
#define ANY_RMEP_TLV_INTERFACE_UP_INT_ENABLEf 431
#define ANY_RMEP_TLV_INTERFACE_UP_TO_DORMANT_TRANSITION_INT_ENABLEf 432
#define ANY_RMEP_TLV_INTERFACE_UP_TO_DOWN_TRANSITION_INT_ENABLEf 433
#define ANY_RMEP_TLV_INTERFACE_UP_TO_LLDOWN_TRANSITION_INT_ENABLEf 434
#define ANY_RMEP_TLV_INTERFACE_UP_TO_NOTPRESENT_TRANSITION_INT_ENABLEf 435
#define ANY_RMEP_TLV_INTERFACE_UP_TO_TESTING_TRANSITION_INT_ENABLEf 436
#define ANY_RMEP_TLV_INTERFACE_UP_TO_UNKNOWN_TRANSITION_INT_ENABLEf 437
#define ANY_RMEP_TLV_PORT_DOWNf 438
#define ANY_RMEP_TLV_PORT_DOWN_INTRf 439
#define ANY_RMEP_TLV_PORT_DOWN_INT_ENABLEf 440
#define ANY_RMEP_TLV_PORT_UPf 441
#define ANY_RMEP_TLV_PORT_UP_INTRf 442
#define ANY_RMEP_TLV_PORT_UP_INT_ENABLEf 443
#define AN_CONTROLf 444
#define APB_DEBUG_RESET_Nf 445
#define APERIODIC_INTERVALf 446
#define APPLY_EGR_MASK_ON_L2f 447
#define APPLY_EGR_MASK_ON_L3f 448
#define APPLY_EGR_MASK_ON_UC_ONLYf 449
#define APPLY_MTU_CHECK_ON_HIGIG_IPMCf 450
#define APPLY_SRCMOD_BLOCK_ON_UC_ONLYf 451
#define APRE_BITf 452
#define ARBITERf 453
#define ARBIT_CNT_CONFIGf 454
#define ARB_FIFO_OVERFLOW_ERR_0f 455
#define ARB_FIFO_OVERFLOW_ERR_0_DINSTf 456
#define ARB_FIFO_OVERFLOW_ERR_1f 457
#define ARB_FIFO_OVERFLOW_ERR_1_DINSTf 458
#define ARB_FIFO_OVERFLOW_ERR_2f 459
#define ARB_FIFO_OVERFLOW_ERR_2_DINSTf 460
#define ARB_FIFO_OVERFLOW_ERR_3f 461
#define ARB_FIFO_OVERFLOW_ERR_3_DINSTf 462
#define ARB_MODEf 463
#define ARB_REFRESH_DELAYf 464
#define ARB_STATE_0f 465
#define ARB_STATE_1f 466
#define ARB_STATE_2f 467
#define ARB_STATE_3f 468
#define AREF_COUNTf 469
#define AREF_IDLEf 470
#define AREF_STATE_0f 471
#define AREF_STATE_1f 472
#define AREF_STATE_2f 473
#define AREF_STATE_3f 474
#define AREF_WAIT_TIMEf 475
#define ARESETf 476
#define ARL_BUCKET_OVRf 477
#define ARL_CONFIGf 478
#define ARL_DEFIP_ERRf 479
#define ARL_DMA_CNT0f 480
#define ARL_DMA_DONEf 481
#define ARL_DMA_ENf 482
#define ARL_DMA_XFERf 483
#define ARL_DMA_XFER_DONEf 484
#define ARL_DONE_FAILUREf 485
#define ARL_ERRORf 486
#define ARL_INITf 487
#define ARL_INTERFACE_DONE_FAILUREf 488
#define ARL_IPMC_ERRf 489
#define ARL_L2MC_ERRf 490
#define ARL_L2RAM_1_ERRf 491
#define ARL_L2RAM_2_ERRf 492
#define ARL_L2RAM_3_ERRf 493
#define ARL_L2RAM_4_ERRf 494
#define ARL_L2RAM_5_ERRf 495
#define ARL_L2RAM_6_ERRf 496
#define ARL_L2RAM_7_ERRf 497
#define ARL_L2RAM_8_ERRf 498
#define ARL_L2_PARITY_ERRORf 499
#define ARL_L2_STATIC_ERRf 500
#define ARL_L2_VALID_ERRf 501
#define ARL_L3IF_ERRf 502
#define ARL_L3RAM_1_ERRf 503
#define ARL_L3RAM_2_ERRf 504
#define ARL_L3RAM_3_ERRf 505
#define ARL_L3RAM_4_ERRf 506
#define ARL_L3RAM_5_ERRf 507
#define ARL_L3RAM_6_ERRf 508
#define ARL_L3RAM_7_ERRf 509
#define ARL_L3RAM_8_ERRf 510
#define ARL_L3_PARITY_ERRORf 511
#define ARL_L3_VALID_ERRf 512
#define ARL_LATENCYf 513
#define ARL_LPM_HI_PARITY_ERRORf 514
#define ARL_LPM_LO_PARITY_ERRORf 515
#define ARL_MBUFf 516
#define ARL_MBUF_DROPf 517
#define ARL_MSG_DROPPEDf 518
#define ARL_MSG_RCV_OFFf 519
#define ARL_PHASEf 520
#define ARL_QVLAN_ERRf 521
#define ARL_QVLAN_PARITY_ERRORf 522
#define ARL_RDY_MSG0f 523
#define ARL_RDY_MSG1f 524
#define ARL_RDY_MSG2f 525
#define ARL_RDY_MSG3f 526
#define ARL_REQUESTf 527
#define ARL_SPF_ERRf 528
#define ARL_STG_ERRf 529
#define ARL_TO_FFP_DONE_FAILUREf 530
#define ARMf 531
#define ARP_ETHERTYPEf 532
#define ARP_RARP_TERMINATION_ALLOWEDf 533
#define ARP_RARP_TO_FPf 534
#define ARP_REPLY_DROPf 535
#define ARP_REPLY_TO_CPUf 536
#define ARP_REQUEST_DROPf 537
#define ARP_REQUEST_TO_CPUf 538
#define ARP_VALIDATION_ENf 539
#define ARRIVAL_BYTE_CNTf 540
#define ARRIVAL_BYTE_CNT_INVALIDf 541
#define ARRIVAL_UPDATE_ON_DROPf 542
#define ARRIVAL_USAGE_CTRLf 543
#define ASF_CELL_NUMf 544
#define ASF_ENf 545
#define ASF_ENABLEf 546
#define ASF_PKT_SIZEf 547
#define ASF_PORT_SPEEDf 548
#define ASF_QUEUE_SIZEf 549
#define ASIC_CONTROLf 550
#define ASMDRf 551
#define ASM_FIFO_ERRf 552
#define ASM_IGMU_ERRf 553
#define ASM_PARITY_ERRf 554
#define ASM_PKTID_ERRf 555
#define ASSIGNED_QUALITYf 556
#define ASSOCIATED_DATAf 557
#define ASSUME_MRU_FOR_TAIL_DROPf 558
#define ATCLKENf 559
#define ATE_ERR_THRESHf 560
#define ATE_TEST_ENABLEf 561
#define ATTEN_FREFf 562
#define AUTHENTICATION_STATUSf 563
#define AUTOLOAD_DONEf 564
#define AUTONEG_COMPLETEf 565
#define AUTOSf 566
#define AUTOZf 567
#define AUTO_ADJUSTf 568
#define AUTO_CLEAR_ENf 569
#define AUTO_INCRf 570
#define AUTO_INITf 571
#define AUTO_PADf 572
#define AUTO_SWITCH_EVENT_CTRLf 573
#define AUTO_SWITCH_EVENT_CTRL_DISINTf 574
#define AUTO_SWITCH_EVENT_DATAf 575
#define AUTO_SWITCH_EVENT_DATA_DISINTf 576
#define AUX_CTRLf 577
#define AUX_ING_L3_NEXT_HOP_TMf 578
#define AUX_SELf 579
#define AVAIL_RESETf 580
#define AVERAGE_IPGf 581
#define AVGIPGf 582
#define AVGQSIZEf 583
#define AVGQSIZE_CELLf 584
#define AVGQSIZE_PACKETf 585
#define AVG_PORT_LOADING_FRACTIONf 586
#define AVG_PORT_LOADING_REALNUMf 587
#define AVG_PORT_QSIZE_FRACTIONf 588
#define AVG_PORT_QSIZE_REALNUMf 589
#define AVG_QSIZEf 590
#define AVG_QSIZE_FRACTIONf 591
#define AVS_STATUSf 592
#define B0_EMPTYf 593
#define B0_FLUSHf 594
#define B0_FULLf 595
#define B0_HITf 596
#define B0_MISSf 597
#define B0_PREF_ACTf 598
#define B0_PREF_ADDRf 599
#define B1_EMPTYf 600
#define B1_FLUSHf 601
#define B1_FULLf 602
#define B1_HITf 603
#define B1_MISSf 604
#define B1_PREF_ACTf 605
#define B1_PREF_ADDRf 606
#define BAf 607
#define BAA_ACKf 608
#define BAA_BACKPRESSUREf 609
#define BAA_CHANGE_SOONf 610
#define BAA_CHANGE_SOON_UPDATE_FROM_QPPf 611
#define BAA_EVENT_FIFO_DEPTHf 612
#define BAA_EVENT_FIFO_FULL_HALT_ENf 613
#define BAA_FILL_THRESH_HIT_HALT_ENf 614
#define BAA_FORCE_BACKPRESSURE_FROM_QPPf 615
#define BAA_HUNGRY_FLAGSf 616
#define BAA_LOOP_SIZE_EXP1f 617
#define BAA_LOOP_SIZE_EXP2f 618
#define BAA_NEXT_HUNGRY_MODEf 619
#define BAA_RATE_EXPf 620
#define BAA_RATE_MANTf 621
#define BAA_REQf 622
#define BAA_SATISFIED_FLAGSf 623
#define BAA_WORKINGf 624
#define BACKGROUND_EJECT_ENABLEf 625
#define BACKGROUND_EJECT_RATEf 626
#define BACKGROUND_ESET_REFRESH_RANGEf 627
#define BACKGROUND_SYSPORT_REFRESH_RANGEf 628
#define BACKPRESSUREf 629
#define BACKPRESSURE_ENf 630
#define BACKPRESSURE_STICKYf 631
#define BADQ_DROP_DEQR_CNTf 632
#define BADQ_DROP_ENQR_CNTf 633
#define BAD_MVR_DROP_COUNTf 634
#define BANKf 635
#define BANKCNTf 636
#define BANKCNT_THRSHf 637
#define BANK_SWITCH_TIMERf 638
#define BANK_UNAVAILABLE_RDf 639
#define BANK_UNAVAILABLE_WRf 640
#define BANK_WR_UNAVAILABLEf 641
#define BASEf 642
#define BASE_ADDRf 643
#define BASE_ADDRESSf 644
#define BASE_CNTRIDf 645
#define BASE_OFFSET0f 646
#define BASE_OFFSET1f 647
#define BASE_OFFSET2f 648
#define BASE_OFFSET3f 649
#define BASE_OFFSET4f 650
#define BASE_OFFSET5f 651
#define BASE_OFFSET6f 652
#define BASE_OFFSET7f 653
#define BASE_PTRf 654
#define BASE_PTR_0f 655
#define BASE_PTR_0_RESERVEDf 656
#define BASE_PTR_1f 657
#define BASE_PTR_1_RESERVEDf 658
#define BASE_PTR_2f 659
#define BASE_PTR_2_RESERVEDf 660
#define BASE_PTR_3f 661
#define BASE_PTR_3_RESERVEDf 662
#define BASE_QID0f 663
#define BASE_QID1f 664
#define BASE_QUEUEf 665
#define BASE_QUEUE_NUMf 666
#define BASE_UPDATE_INTERVALf 667
#define BATM_ABCDf 668
#define BATM_AISAf 669
#define BATM_AISEf 670
#define BATM_AISIf 671
#define BATM_AISLf 672
#define BATM_AISSf 673
#define BATM_AOPSTHf 674
#define BATM_APRMf 675
#define BATM_ARBIf 676
#define BATM_ARCHf 677
#define BATM_ATSCOUNTf 678
#define BATM_ATSIGMAf 679
#define BATM_B7SEf 680
#define BATM_BANKf 681
#define BATM_BASETSf 682
#define BATM_BAUDf 683
#define BATM_BOMEf 684
#define BATM_BOMIf 685
#define BATM_BOMSf 686
#define BATM_BORDf 687
#define BATM_BPVEf 688
#define BATM_BPVIf 689
#define BATM_BRGSEL1f 690
#define BATM_BRGSEL2f 691
#define BATM_BRSTRTCf 692
#define BATM_BSLPf 693
#define BATM_BSLPSZf 694
#define BATM_C4MFEf 695
#define BATM_C4MFIf 696
#define BATM_C4MFSf 697
#define BATM_CAISEf 698
#define BATM_CAISIf 699
#define BATM_CAISSf 700
#define BATM_CASPLSZf 701
#define BATM_CASSTf 702
#define BATM_CASWINf 703
#define BATM_CCXPf 704
#define BATM_CESCWf 705
#define BATM_CHENf 706
#define BATM_CHGDELf 707
#define BATM_CHLBf 708
#define BATM_CHPMCNf 709
#define BATM_CHSELf 710
#define BATM_CLOSEf 711
#define BATM_CLOSIf 712
#define BATM_CLOSSf 713
#define BATM_CMCf 714
#define BATM_CMFEf 715
#define BATM_CMFIf 716
#define BATM_CMFSf 717
#define BATM_CNf 718
#define BATM_CNIEf 719
#define BATM_CNISf 720
#define BATM_CODSf 721
#define BATM_COFACf 722
#define BATM_COMSELf 723
#define BATM_COREIDf 724
#define BATM_CRBITf 725
#define BATM_CRCERRCf 726
#define BATM_CRFCSSf 727
#define BATM_CROEf 728
#define BATM_CRPORT1f 729
#define BATM_CRPORT2f 730
#define BATM_CRSEL1f 731
#define BATM_CRSEL2f 732
#define BATM_CSENf 733
#define BATM_CWIf 734
#define BATM_CWIEf 735
#define BATM_DBAf 736
#define BATM_DIRf 737
#define BATM_DLSSf 738
#define BATM_DRO3PCf 739
#define BATM_DROPCf 740
#define BATM_DRPVf 741
#define BATM_E1IDLEf 742
#define BATM_E1LCSf 743
#define BATM_EBECf 744
#define BATM_EC1Df 745
#define BATM_EC2Df 746
#define BATM_ECCIf 747
#define BATM_ECEf 748
#define BATM_ECIEf 749
#define BATM_EPKTPLSZf 750
#define BATM_ERRCPf 751
#define BATM_EXZCf 752
#define BATM_EXZEf 753
#define BATM_EXZIf 754
#define BATM_EXZSf 755
#define BATM_F0IEf 756
#define BATM_F1IEf 757
#define BATM_F1LBf 758
#define BATM_FAECf 759
#define BATM_FAISf 760
#define BATM_FBPVf 761
#define BATM_FCRCf 762
#define BATM_FFAWf 763
#define BATM_FILLBPATf 764
#define BATM_FPDEf 765
#define BATM_FPEf 766
#define BATM_FPHSZf 767
#define BATM_FPHTSf 768
#define BATM_FR0If 769
#define BATM_FR1If 770
#define BATM_FRAIf 771
#define BATM_FSIGSf 772
#define BATM_FTIPf 773
#define BATM_GC1POLf 774
#define BATM_GC2POLf 775
#define BATM_GC3POLf 776
#define BATM_GC4POLf 777
#define BATM_GC5POLf 778
#define BATM_GC6POLf 779
#define BATM_GC7POLf 780
#define BATM_GC8POLf 781
#define BATM_GCXPf 782
#define BATM_GPMCNf 783
#define BATM_GTREf 784
#define BATM_HABEf 785
#define BATM_HABIf 786
#define BATM_HABSf 787
#define BATM_HC16Ef 788
#define BATM_HC16If 789
#define BATM_HC16Sf 790
#define BATM_HCRCf 791
#define BATM_HDLRf 792
#define BATM_HDLTf 793
#define BATM_HDRSZf 794
#define BATM_HDSLf 795
#define BATM_HEMEf 796
#define BATM_HEMIf 797
#define BATM_HEMSf 798
#define BATM_HREEf 799
#define BATM_HREIf 800
#define BATM_HRESf 801
#define BATM_HRFEf 802
#define BATM_HRFIf 803
#define BATM_HRFSf 804
#define BATM_HRHEf 805
#define BATM_HRHIf 806
#define BATM_HRHSf 807
#define BATM_HROEf 808
#define BATM_HROIf 809
#define BATM_HROSf 810
#define BATM_HTEEf 811
#define BATM_HTEIf 812
#define BATM_HTESf 813
#define BATM_HTFEf 814
#define BATM_HTFIf 815
#define BATM_HTFSf 816
#define BATM_HTHEf 817
#define BATM_HTHIf 818
#define BATM_HTHSf 819
#define BATM_HTOEf 820
#define BATM_HTOIf 821
#define BATM_HTOSf 822
#define BATM_IDLEBPATf 823
#define BATM_INRCf 824
#define BATM_INTRCf 825
#define BATM_INVf 826
#define BATM_IPKTPLSZf 827
#define BATM_J1RAIf 828
#define BATM_JBBOPf 829
#define BATM_JBDEPSUMf 830
#define BATM_JBSTATEf 831
#define BATM_L1LBf 832
#define BATM_L2CKf 833
#define BATM_LACTf 834
#define BATM_LACTIf 835
#define BATM_LACTIEf 836
#define BATM_LASTf 837
#define BATM_LCVECf 838
#define BATM_LDACf 839
#define BATM_LDACTf 840
#define BATM_LDAIf 841
#define BATM_LDAIEf 842
#define BATM_LOPSTHf 843
#define BATM_LOSAf 844
#define BATM_LOSEf 845
#define BATM_LOSIf 846
#define BATM_LOSSf 847
#define BATM_LPBf 848
#define BATM_LPRSf 849
#define BATM_LPRUf 850
#define BATM_LSQSIGMAf 851
#define BATM_MAXDEPTHf 852
#define BATM_MBITf 853
#define BATM_MCMLf 854
#define BATM_MIIRf 855
#define BATM_MIITf 856
#define BATM_MINDEPTHf 857
#define BATM_MISPKTCf 858
#define BATM_MNRFf 859
#define BATM_MPRSf 860
#define BATM_MPRUf 861
#define BATM_MSSf 862
#define BATM_NCHGDELf 863
#define BATM_OCTf 864
#define BATM_OOFAf 865
#define BATM_OOFEf 866
#define BATM_OOFIf 867
#define BATM_OOFSf 868
#define BATM_OSCTf 869
#define BATM_PDIRf 870
#define BATM_PDTDCf 871
#define BATM_PEf 872
#define BATM_PIf 873
#define BATM_PKTCOUNTf 874
#define BATM_PLENPCf 875
#define BATM_PLLBf 876
#define BATM_PMIf 877
#define BATM_PMIEf 878
#define BATM_PMRCf 879
#define BATM_PNDCHIDf 880
#define BATM_PNENf 881
#define BATM_PNIf 882
#define BATM_PNIEf 883
#define BATM_POLf 884
#define BATM_PORTSELf 885
#define BATM_PPDEf 886
#define BATM_PPRSf 887
#define BATM_PPRUf 888
#define BATM_PRBFPATf 889
#define BATM_PRBIf 890
#define BATM_PRBIEf 891
#define BATM_PRBMSf 892
#define BATM_PRBSECf 893
#define BATM_PRENf 894
#define BATM_PRMEf 895
#define BATM_PRMIf 896
#define BATM_PRMSf 897
#define BATM_PRTSf 898
#define BATM_PSIf 899
#define BATM_PSIEf 900
#define BATM_PSISf 901
#define BATM_PSLDCf 902
#define BATM_PSLEf 903
#define BATM_PSLPf 904
#define BATM_PSLPSZf 905
#define BATM_PSLTHf 906
#define BATM_PSYNf 907
#define BATM_QUESTATf 908
#define BATM_R1LBf 909
#define BATM_RAIEf 910
#define BATM_RAIIf 911
#define BATM_RAILf 912
#define BATM_RAISf 913
#define BATM_RASIGf 914
#define BATM_RBITf 915
#define BATM_RBOMCf 916
#define BATM_RCI1f 917
#define BATM_RCI2f 918
#define BATM_RCRCf 919
#define BATM_RCSf 920
#define BATM_REO3PCf 921
#define BATM_RESERVEDf 922
#define BATM_REVIDf 923
#define BATM_RHDFDPTHf 924
#define BATM_RHDLCDf 925
#define BATM_RMAIEf 926
#define BATM_RMAIIf 927
#define BATM_RMAISf 928
#define BATM_RNf 929
#define BATM_RNSEf 930
#define BATM_RNSIf 931
#define BATM_RPRSf 932
#define BATM_RPRUf 933
#define BATM_RPSEf 934
#define BATM_RPSIf 935
#define BATM_RSA6f 936
#define BATM_RSFZf 937
#define BATM_RSRCf 938
#define BATM_RSTf 939
#define BATM_RSVf 940
#define BATM_RSVDf 941
#define BATM_RTESf 942
#define BATM_RTPEf 943
#define BATM_RTPTSf 944
#define BATM_RTSMf 945
#define BATM_RTSPf 946
#define BATM_RXFILLTHf 947
#define BATM_RXOf 948
#define BATM_RXSA4f 949
#define BATM_RXSA5f 950
#define BATM_RXSA6f 951
#define BATM_RXSA7f 952
#define BATM_RXSA8f 953
#define BATM_RXSLBRPf 954
#define BATM_RXSLBWPf 955
#define BATM_RXSLIPCf 956
#define BATM_SA68f 957
#define BATM_SA6Af 958
#define BATM_SA6Cf 959
#define BATM_SA6CHf 960
#define BATM_SA6CIf 961
#define BATM_SA6CIEf 962
#define BATM_SA6Df 963
#define BATM_SA6Ef 964
#define BATM_SA6Ff 965
#define BATM_SA6Xf 966
#define BATM_SANSf 967
#define BATM_SBRSEL1f 968
#define BATM_SBRSEL2f 969
#define BATM_SEFCf 970
#define BATM_SEFEf 971
#define BATM_SEFIf 972
#define BATM_SEFSf 973
#define BATM_SIGEf 974
#define BATM_SIGFMTf 975
#define BATM_SIGMSf 976
#define BATM_SLPCHf 977
#define BATM_SMPERf 978
#define BATM_SNf 979
#define BATM_SPCf 980
#define BATM_SPDf 981
#define BATM_SPERSZf 982
#define BATM_STPSZf 983
#define BATM_STRf 984
#define BATM_SYNCf 985
#define BATM_SYSCLKSELf 986
#define BATM_SYSREFSELf 987
#define BATM_SYSTSOMODEf 988
#define BATM_SYS_TSI_PERf 989
#define BATM_SYS_TSTMPf 990
#define BATM_T1D4f 991
#define BATM_T1E1f 992
#define BATM_T1IDLEf 993
#define BATM_T1LCSf 994
#define BATM_T1OOFf 995
#define BATM_TABTf 996
#define BATM_TBOMCf 997
#define BATM_TCRCf 998
#define BATM_TCSf 999
#define BATM_TEOEf 1000
#define BATM_TEOMf 1001
#define BATM_TEOVf 1002
#define BATM_TFMSf 1003
#define BATM_THDLCDf 1004
#define BATM_TIMESTAMPf 1005
#define BATM_TNSEf 1006
#define BATM_TNSIf 1007
#define BATM_TPIf 1008
#define BATM_TPIEf 1009
#define BATM_TPSEf 1010
#define BATM_TPSIf 1011
#define BATM_TRGTCHf 1012
#define BATM_TRGTCHIDf 1013
#define BATM_TRLBf 1014
#define BATM_TRMf 1015
#define BATM_TSBEf 1016
#define BATM_TSEf 1017
#define BATM_TSFZf 1018
#define BATM_TSGf 1019
#define BATM_TSLBf 1020
#define BATM_TSLBNf 1021
#define BATM_TSNf 1022
#define BATM_TSR125f 1023
#define BATM_TSRCf 1024
#define BATM_TSTMPf 1025
#define BATM_TXAEMPTHf 1026
#define BATM_TXAFULLTHf 1027
#define BATM_TXFILLTHf 1028
#define BATM_TXPREAMBLEf 1029
#define BATM_TXSA4f 1030
#define BATM_TXSA5f 1031
#define BATM_TXSA6f 1032
#define BATM_TXSA7f 1033
#define BATM_TXSA8f 1034
#define BATM_TXSLBRPf 1035
#define BATM_TXSLBWPf 1036
#define BATM_TXSLIPCf 1037
#define BATM_TXUf 1038
#define BATM_UFPf 1039
#define BATM_UNDRNCf 1040
#define BATM_VLDf 1041
#define BATM_VLNf 1042
#define BATM_WSZLMTf 1043
#define BCf 1044
#define BCAST_BLOCK_MASK_PAR_ERRf 1045
#define BCAST_BLOCK_MASK_TMf 1046
#define BCAST_ENABLEf 1047
#define BCAST_MASK_SELf 1048
#define BCAST_METER_INDEXf 1049
#define BCM5632_ENf 1050
#define BCOUNTf 1051
#define BC_IDXf 1052
#define BC_INDEXf 1053
#define BC_METER_INDEXf 1054
#define BC_NS_FIFO_OVERFLOWf 1055
#define BC_NS_FIFO_OVERFLOW_DISINTf 1056
#define BC_TRILL_NETWORK_RECEIVERS_PRESENTf 1057
#define BEATSf 1058
#define BEAT_COUNTf 1059
#define BE_CHECK_ENf 1060
#define BFD__ASSOCIATED_DATAf 1061
#define BFD__BFD_CPU_QUEUE_CLASSf 1062
#define BFD__BFD_DST_MODf 1063
#define BFD__BFD_DST_PORTf 1064
#define BFD__BFD_INT_PRIf 1065
#define BFD__BFD_REMOTEf 1066
#define BFD__BFD_RX_SESSION_INDEXf 1067
#define BFD__DATAf 1068
#define BFD__DPf 1069
#define BFD__KEYf 1070
#define BFD__LABELf 1071
#define BFD__PENDINGf 1072
#define BFD__SESSION_IDENTIFIER_TYPEf 1073
#define BFD__STATIC_BITf 1074
#define BFD__YOUR_DISCRIMINATORf 1075
#define BFD_ACH_TYPE_IPV4f 1076
#define BFD_ACH_TYPE_IPV6f 1077
#define BFD_ACH_TYPE_MPLSTP_CCf 1078
#define BFD_ACH_TYPE_MPLSTP_CVf 1079
#define BFD_ACH_TYPE_RAWf 1080
#define BFD_CPU_QUEUE_CLASSf 1081
#define BFD_DST_MODf 1082
#define BFD_DST_PORTf 1083
#define BFD_ENABLEf 1084
#define BFD_INT_PRIf 1085
#define BFD_REMOTEf 1086
#define BFD_RX_SESSION_INDEXf 1087
#define BFD_UDP_PORT1_HOPf 1088
#define BFD_UDP_PORTM_HOPf 1089
#define BFD_UNKNOWN_ACH_CHANNEL_TYPE_TOCPUf 1090
#define BFD_UNKNOWN_ACH_VERSION_TOCPUf 1091
#define BFD_UNKNOWN_CONTROL_PACKET_TOCPUf 1092
#define BFD_UNKNOWN_VERSION_TOCPUf 1093
#define BFD_YOUR_DISCRIMINATOR_NOT_FOUND_TOCPUf 1094
#define BG_ADJf 1095
#define BIASGEN_DAC_CTRLf 1096
#define BIASGEN_DAC_ENf 1097
#define BIASGEN_RESETf 1098
#define BIASIN_ENf 1099
#define BIAS_CTRLf 1100
#define BIGMACRSTLf 1101
#define BIGMAC_RESETf 1102
#define BIG_ICMPV6_PKTf 1103
#define BIG_ICMPV6_PKT_SIZEf 1104
#define BIG_ICMP_PKTf 1105
#define BIG_ICMP_PKT_SIZEf 1106
#define BIG_ING_BUF_CELL_OBSf 1107
#define BIG_ING_BUF_OVERFLOWf 1108
#define BIP_EVEN_ERR_CNTf 1109
#define BIP_ODD_ERR_CNTf 1110
#define BIP_ON_TS_HDRf 1111
#define BISRRDDATAf 1112
#define BISR_LOAD_DONEf 1113
#define BISR_LOAD_GOf 1114
#define BISR_RD_DATAf 1115
#define BISR_RD_DATA_HIf 1116
#define BISR_RSTNf 1117
#define BISTEND_ADDRf 1118
#define BISTFAIL_COUNTf 1119
#define BIST_DBG_COMPARE_ENf 1120
#define BIST_DBG_DATA_SLICE_OR_STATUS_SELf 1121
#define BIST_DBG_DATA_VALIDf 1122
#define BIST_DEBUG_COMPARE_ENf 1123
#define BIST_DONEf 1124
#define BIST_DONE_ALLf 1125
#define BIST_ENf 1126
#define BIST_EN0f 1127
#define BIST_EN1f 1128
#define BIST_EN2f 1129
#define BIST_EN3f 1130
#define BIST_EN4f 1131
#define BIST_EN5f 1132
#define BIST_EN6f 1133
#define BIST_EN7f 1134
#define BIST_ENABLEf 1135
#define BIST_ERRORf 1136
#define BIST_ERR_ANYf 1137
#define BIST_ERR_CNTf 1138
#define BIST_FAILf 1139
#define BIST_GOf 1140
#define BIST_MODEf 1141
#define BIST_PASSf 1142
#define BIST_PASSFAILf 1143
#define BIST_SKIP_ERROR_CNTf 1144
#define BIST_STATUSf 1145
#define BITMAPf 1146
#define BITMAP_CORRECTED_ERRORf 1147
#define BITMAP_CORRECTED_ERROR_DISINTf 1148
#define BITMAP_ECC_ERROR_ADDRESSf 1149
#define BITMAP_ENABLE_ECCf 1150
#define BITMAP_FORCE_UNCORRECTABLE_ERRORf 1151
#define BITMAP_HIf 1152
#define BITMAP_LOf 1153
#define BITMAP_UNCORRECTED_ERRORf 1154
#define BITMAP_UNCORRECTED_ERROR_DISINTf 1155
#define BITMAP_W0f 1156
#define BITMAP_W1f 1157
#define BITMAP_W2f 1158
#define BITPOSf 1159
#define BITSf 1160
#define BITSEf 1161
#define BITS_TO_CLEARf 1162
#define BIT_BANG_ENf 1163
#define BIT_ENABLEf 1164
#define BIT_MASKf 1165
#define BIT_MODEf 1166
#define BIT_POSf 1167
#define BIT_VALf 1168
#define BK2BK_ESM_ELIGIBLEf 1169
#define BKGND_PROC_ERRf 1170
#define BKGND_PROC_SECf 1171
#define BKPDISCARD_ACCT_ENf 1172
#define BKPDISCARD_ENf 1173
#define BKP_DISC_PRIORITY_UPDATE_ENABLEf 1174
#define BKSCAN_DISABLEf 1175
#define BKT_FULL_MIRRORf 1176
#define BKT_SIZEf 1177
#define BKT_UPDATE_SEL_BMPf 1178
#define BKUP_PORT_SELf 1179
#define BLf 1180
#define BLKSELf 1181
#define BLK_BITMAPf 1182
#define BLK_BITMAP_0f 1183
#define BLK_BITMAP_1f 1184
#define BLK_BITMAP_HIf 1185
#define BLK_BITMAP_LOf 1186
#define BLK_BITMAP_W0f 1187
#define BLK_BITMAP_W1f 1188
#define BLK_BITMAP_W2f 1189
#define BLK_SIZEf 1190
#define BLOCK01f 1191
#define BLOCK23f 1192
#define BLOCKCOUNTf 1193
#define BLOCKED_PORTS_FP_DISABLEf 1194
#define BLOCK_ALLOCf 1195
#define BLOCK_COUNTf 1196
#define BLOCK_DISABLEf 1197
#define BLOCK_MASKf 1198
#define BLOCK_MASK_0f 1199
#define BLOCK_MASK_1f 1200
#define BLOCK_MASK_Af 1201
#define BLOCK_MASK_A_HIf 1202
#define BLOCK_MASK_A_LOf 1203
#define BLOCK_MASK_A_W0f 1204
#define BLOCK_MASK_A_W1f 1205
#define BLOCK_MASK_A_W2f 1206
#define BLOCK_MASK_Bf 1207
#define BLOCK_MASK_B_HIf 1208
#define BLOCK_MASK_B_LOf 1209
#define BLOCK_MASK_B_W0f 1210
#define BLOCK_MASK_B_W1f 1211
#define BLOCK_MASK_B_W2f 1212
#define BLOCK_MASK_HIf 1213
#define BLOCK_MASK_LOf 1214
#define BLOCK_MASK_W0f 1215
#define BLOCK_MASK_W1f 1216
#define BLOCK_MASK_W2f 1217
#define BLOCK_MOP_ALSOf 1218
#define BMAPf 1219
#define BM_ADDRf 1220
#define BOD_FIFO_ECC_ENABLEf 1221
#define BOND_1588_ENABLEf 1222
#define BOND_AVS_STATUSf 1223
#define BOND_CBP_BUFFER_SIZEf 1224
#define BOND_CES_ENABLEf 1225
#define BOND_CES_FRAMER_BYP_MODEf 1226
#define BOND_CMICM_MCS_CONFIGf 1227
#define BOND_CMICM_MCS_SRAM_0_PSM_VDDf 1228
#define BOND_CMICM_MCS_SRAM_1_PSM_VDDf 1229
#define BOND_CMICM_MCS_SRAM_2_PSM_VDDf 1230
#define BOND_CMICM_MCS_SRAM_3_PSM_VDDf 1231
#define BOND_CMICM_MCS_SRAM_4_PSM_VDDf 1232
#define BOND_CMICM_MCS_SRAM_5_PSM_VDDf 1233
#define BOND_CMICM_MCS_SRAM_6_PSM_VDDf 1234
#define BOND_CMICM_MCS_SRAM_7_PSM_VDDf 1235
#define BOND_CMICM_MCS_UC_0_DCACHE_PSM_VDDf 1236
#define BOND_CMICM_MCS_UC_0_DTCM_PSM_VDDf 1237
#define BOND_CMICM_MCS_UC_0_ICACHE_PSM_VDDf 1238
#define BOND_CMICM_MCS_UC_0_ITCM_PSM_VDDf 1239
#define BOND_CMICM_MCS_UC_1_DCACHE_PSM_VDDf 1240
#define BOND_CMICM_MCS_UC_1_DTCM_PSM_VDDf 1241
#define BOND_CMICM_MCS_UC_1_ICACHE_PSM_VDDf 1242
#define BOND_CMICM_MCS_UC_1_ITCM_PSM_VDDf 1243
#define BOND_CMICM_PCIE_MAX_LINK_SPEEDf 1244
#define BOND_CMICM_PCIE_MAX_LINK_WIDTHf 1245
#define BOND_EFP_SLICE_ENf 1246
#define BOND_FEATURE_ENf 1247
#define BOND_FORCE_HIGIG_MODE_BIGMACf 1248
#define BOND_FP_SLICE_ENf 1249
#define BOND_GX80_ENf 1250
#define BOND_GX81_ENf 1251
#define BOND_GX82_ENf 1252
#define BOND_HYPERCORE_ENABLEf 1253
#define BOND_IP_MPLS_ENTRY_SIZEf 1254
#define BOND_IP_VLAN_XLATE_SIZEf 1255
#define BOND_L2_ENTRY_SIZEf 1256
#define BOND_L3_DEFIP_CAM_ENf 1257
#define BOND_L3_ENf 1258
#define BOND_L3_ENABLEf 1259
#define BOND_L3_ENTRY_SIZEf 1260
#define BOND_MAX_QUEUESf 1261
#define BOND_METRO_ENf 1262
#define BOND_MIM_ENABLEf 1263
#define BOND_MMU_256K_BUFFERS_ENABLEf 1264
#define BOND_MMU_INT_MEM_SIZEf 1265
#define BOND_MPLS_ENABLEf 1266
#define BOND_OAM_ENABLEf 1267
#define BOND_PORT_16_23_ENf 1268
#define BOND_PORT_16_23_ENABLEf 1269
#define BOND_PORT_8_15_ENf 1270
#define BOND_PORT_8_15_ENABLEf 1271
#define BOND_QSGMII_MODE_ENABLEf 1272
#define BOND_SPI_CODE_SIZEf 1273
#define BOND_SPI_MASTER_CLK_DIVf 1274
#define BOND_TEMP_MON_DATA_25Cf 1275
#define BOND_THROUGHPUTf 1276
#define BOND_TS_HIERARCHYf 1277
#define BOND_UNICORE_ENf 1278
#define BOND_VFP_SLICE_ENf 1279
#define BOND_VT_ENABLEf 1280
#define BOND_XQPORT0_XMODE_ENf 1281
#define BOND_XQPORT1_XMODE_ENf 1282
#define BOND_XQPORT2_XMODE_ENf 1283
#define BOND_XQPORT3_XMODE_ENf 1284
#define BOUNDARY_MPLS_BITSf 1285
#define BPDUf 1286
#define BPDU_HIf 1287
#define BPDU_INVALID_VLAN_DROPf 1288
#define BPDU_LOf 1289
#define BPROFILE_MEM_TMf 1290
#define BP_NO_BOFFf 1291
#define BP_TREX2_DEBUG_ENABLEf 1292
#define BRICK0_COLLISION_ERRORf 1293
#define BRICK0_COLLISION_ERROR_DISINTf 1294
#define BRICK0_EJECT_OVERFLOW_ERRORf 1295
#define BRICK0_EJECT_OVERFLOW_ERROR_DISINTf 1296
#define BRICK0_EJECT_THRESH_ERRORf 1297
#define BRICK0_EJECT_THRESH_ERROR_DISINTf 1298
#define BRICK0_PARITY_ERRORf 1299
#define BRICK0_PARITY_ERROR_ADDRESSf 1300
#define BRICK0_PARITY_ERROR_DISINTf 1301
#define BRICK10_COLLISION_ERRORf 1302
#define BRICK10_COLLISION_ERROR_DISINTf 1303
#define BRICK10_EJECT_OVERFLOW_ERRORf 1304
#define BRICK10_EJECT_OVERFLOW_ERROR_DISINTf 1305
#define BRICK10_EJECT_THRESH_ERRORf 1306
#define BRICK10_EJECT_THRESH_ERROR_DISINTf 1307
#define BRICK10_PARITY_ERRORf 1308
#define BRICK10_PARITY_ERROR_ADDRESSf 1309
#define BRICK10_PARITY_ERROR_DISINTf 1310
#define BRICK11_COLLISION_ERRORf 1311
#define BRICK11_COLLISION_ERROR_DISINTf 1312
#define BRICK11_EJECT_OVERFLOW_ERRORf 1313
#define BRICK11_EJECT_OVERFLOW_ERROR_DISINTf 1314
#define BRICK11_EJECT_THRESH_ERRORf 1315
#define BRICK11_EJECT_THRESH_ERROR_DISINTf 1316
#define BRICK11_PARITY_ERRORf 1317
#define BRICK11_PARITY_ERROR_ADDRESSf 1318
#define BRICK11_PARITY_ERROR_DISINTf 1319
#define BRICK12_COLLISION_ERRORf 1320
#define BRICK12_COLLISION_ERROR_DISINTf 1321
#define BRICK12_EJECT_OVERFLOW_ERRORf 1322
#define BRICK12_EJECT_OVERFLOW_ERROR_DISINTf 1323
#define BRICK12_EJECT_THRESH_ERRORf 1324
#define BRICK12_EJECT_THRESH_ERROR_DISINTf 1325
#define BRICK12_PARITY_ERRORf 1326
#define BRICK12_PARITY_ERROR_ADDRESSf 1327
#define BRICK12_PARITY_ERROR_DISINTf 1328
#define BRICK13_COLLISION_ERRORf 1329
#define BRICK13_COLLISION_ERROR_DISINTf 1330
#define BRICK13_EJECT_OVERFLOW_ERRORf 1331
#define BRICK13_EJECT_OVERFLOW_ERROR_DISINTf 1332
#define BRICK13_EJECT_THRESH_ERRORf 1333
#define BRICK13_EJECT_THRESH_ERROR_DISINTf 1334
#define BRICK13_PARITY_ERRORf 1335
#define BRICK13_PARITY_ERROR_ADDRESSf 1336
#define BRICK13_PARITY_ERROR_DISINTf 1337
#define BRICK14_COLLISION_ERRORf 1338
#define BRICK14_COLLISION_ERROR_DISINTf 1339
#define BRICK14_EJECT_OVERFLOW_ERRORf 1340
#define BRICK14_EJECT_OVERFLOW_ERROR_DISINTf 1341
#define BRICK14_EJECT_THRESH_ERRORf 1342
#define BRICK14_EJECT_THRESH_ERROR_DISINTf 1343
#define BRICK14_PARITY_ERRORf 1344
#define BRICK14_PARITY_ERROR_ADDRESSf 1345
#define BRICK14_PARITY_ERROR_DISINTf 1346
#define BRICK15_COLLISION_ERRORf 1347
#define BRICK15_COLLISION_ERROR_DISINTf 1348
#define BRICK15_EJECT_OVERFLOW_ERRORf 1349
#define BRICK15_EJECT_OVERFLOW_ERROR_DISINTf 1350
#define BRICK15_EJECT_THRESH_ERRORf 1351
#define BRICK15_EJECT_THRESH_ERROR_DISINTf 1352
#define BRICK15_PARITY_ERRORf 1353
#define BRICK15_PARITY_ERROR_ADDRESSf 1354
#define BRICK15_PARITY_ERROR_DISINTf 1355
#define BRICK16_COLLISION_ERRORf 1356
#define BRICK16_COLLISION_ERROR_DISINTf 1357
#define BRICK16_EJECT_OVERFLOW_ERRORf 1358
#define BRICK16_EJECT_OVERFLOW_ERROR_DISINTf 1359
#define BRICK16_EJECT_THRESH_ERRORf 1360
#define BRICK16_EJECT_THRESH_ERROR_DISINTf 1361
#define BRICK16_PARITY_ERRORf 1362
#define BRICK16_PARITY_ERROR_ADDRESSf 1363
#define BRICK16_PARITY_ERROR_DISINTf 1364
#define BRICK17_COLLISION_ERRORf 1365
#define BRICK17_COLLISION_ERROR_DISINTf 1366
#define BRICK17_EJECT_OVERFLOW_ERRORf 1367
#define BRICK17_EJECT_OVERFLOW_ERROR_DISINTf 1368
#define BRICK17_EJECT_THRESH_ERRORf 1369
#define BRICK17_EJECT_THRESH_ERROR_DISINTf 1370
#define BRICK17_PARITY_ERRORf 1371
#define BRICK17_PARITY_ERROR_ADDRESSf 1372
#define BRICK17_PARITY_ERROR_DISINTf 1373
#define BRICK18_COLLISION_ERRORf 1374
#define BRICK18_COLLISION_ERROR_DISINTf 1375
#define BRICK18_EJECT_OVERFLOW_ERRORf 1376
#define BRICK18_EJECT_OVERFLOW_ERROR_DISINTf 1377
#define BRICK18_EJECT_THRESH_ERRORf 1378
#define BRICK18_EJECT_THRESH_ERROR_DISINTf 1379
#define BRICK18_PARITY_ERRORf 1380
#define BRICK18_PARITY_ERROR_ADDRESSf 1381
#define BRICK18_PARITY_ERROR_DISINTf 1382
#define BRICK19_COLLISION_ERRORf 1383
#define BRICK19_COLLISION_ERROR_DISINTf 1384
#define BRICK19_EJECT_OVERFLOW_ERRORf 1385
#define BRICK19_EJECT_OVERFLOW_ERROR_DISINTf 1386
#define BRICK19_EJECT_THRESH_ERRORf 1387
#define BRICK19_EJECT_THRESH_ERROR_DISINTf 1388
#define BRICK19_PARITY_ERRORf 1389
#define BRICK19_PARITY_ERROR_ADDRESSf 1390
#define BRICK19_PARITY_ERROR_DISINTf 1391
#define BRICK1_COLLISION_ERRORf 1392
#define BRICK1_COLLISION_ERROR_DISINTf 1393
#define BRICK1_EJECT_OVERFLOW_ERRORf 1394
#define BRICK1_EJECT_OVERFLOW_ERROR_DISINTf 1395
#define BRICK1_EJECT_THRESH_ERRORf 1396
#define BRICK1_EJECT_THRESH_ERROR_DISINTf 1397
#define BRICK1_PARITY_ERRORf 1398
#define BRICK1_PARITY_ERROR_ADDRESSf 1399
#define BRICK1_PARITY_ERROR_DISINTf 1400
#define BRICK20_COLLISION_ERRORf 1401
#define BRICK20_COLLISION_ERROR_DISINTf 1402
#define BRICK20_EJECT_OVERFLOW_ERRORf 1403
#define BRICK20_EJECT_OVERFLOW_ERROR_DISINTf 1404
#define BRICK20_EJECT_THRESH_ERRORf 1405
#define BRICK20_EJECT_THRESH_ERROR_DISINTf 1406
#define BRICK20_PARITY_ERRORf 1407
#define BRICK20_PARITY_ERROR_ADDRESSf 1408
#define BRICK20_PARITY_ERROR_DISINTf 1409
#define BRICK21_COLLISION_ERRORf 1410
#define BRICK21_COLLISION_ERROR_DISINTf 1411
#define BRICK21_EJECT_OVERFLOW_ERRORf 1412
#define BRICK21_EJECT_OVERFLOW_ERROR_DISINTf 1413
#define BRICK21_EJECT_THRESH_ERRORf 1414
#define BRICK21_EJECT_THRESH_ERROR_DISINTf 1415
#define BRICK21_PARITY_ERRORf 1416
#define BRICK21_PARITY_ERROR_ADDRESSf 1417
#define BRICK21_PARITY_ERROR_DISINTf 1418
#define BRICK22_COLLISION_ERRORf 1419
#define BRICK22_COLLISION_ERROR_DISINTf 1420
#define BRICK22_EJECT_OVERFLOW_ERRORf 1421
#define BRICK22_EJECT_OVERFLOW_ERROR_DISINTf 1422
#define BRICK22_EJECT_THRESH_ERRORf 1423
#define BRICK22_EJECT_THRESH_ERROR_DISINTf 1424
#define BRICK22_PARITY_ERRORf 1425
#define BRICK22_PARITY_ERROR_ADDRESSf 1426
#define BRICK22_PARITY_ERROR_DISINTf 1427
#define BRICK23_COLLISION_ERRORf 1428
#define BRICK23_COLLISION_ERROR_DISINTf 1429
#define BRICK23_EJECT_OVERFLOW_ERRORf 1430
#define BRICK23_EJECT_OVERFLOW_ERROR_DISINTf 1431
#define BRICK23_EJECT_THRESH_ERRORf 1432
#define BRICK23_EJECT_THRESH_ERROR_DISINTf 1433
#define BRICK23_PARITY_ERRORf 1434
#define BRICK23_PARITY_ERROR_ADDRESSf 1435
#define BRICK23_PARITY_ERROR_DISINTf 1436
#define BRICK24_COLLISION_ERRORf 1437
#define BRICK24_COLLISION_ERROR_DISINTf 1438
#define BRICK24_EJECT_OVERFLOW_ERRORf 1439
#define BRICK24_EJECT_OVERFLOW_ERROR_DISINTf 1440
#define BRICK24_EJECT_THRESH_ERRORf 1441
#define BRICK24_EJECT_THRESH_ERROR_DISINTf 1442
#define BRICK24_PARITY_ERRORf 1443
#define BRICK24_PARITY_ERROR_ADDRESSf 1444
#define BRICK24_PARITY_ERROR_DISINTf 1445
#define BRICK25_COLLISION_ERRORf 1446
#define BRICK25_COLLISION_ERROR_DISINTf 1447
#define BRICK25_EJECT_OVERFLOW_ERRORf 1448
#define BRICK25_EJECT_OVERFLOW_ERROR_DISINTf 1449
#define BRICK25_EJECT_THRESH_ERRORf 1450
#define BRICK25_EJECT_THRESH_ERROR_DISINTf 1451
#define BRICK25_PARITY_ERRORf 1452
#define BRICK25_PARITY_ERROR_ADDRESSf 1453
#define BRICK25_PARITY_ERROR_DISINTf 1454
#define BRICK26_COLLISION_ERRORf 1455
#define BRICK26_COLLISION_ERROR_DISINTf 1456
#define BRICK26_EJECT_OVERFLOW_ERRORf 1457
#define BRICK26_EJECT_OVERFLOW_ERROR_DISINTf 1458
#define BRICK26_EJECT_THRESH_ERRORf 1459
#define BRICK26_EJECT_THRESH_ERROR_DISINTf 1460
#define BRICK26_PARITY_ERRORf 1461
#define BRICK26_PARITY_ERROR_ADDRESSf 1462
#define BRICK26_PARITY_ERROR_DISINTf 1463
#define BRICK27_COLLISION_ERRORf 1464
#define BRICK27_COLLISION_ERROR_DISINTf 1465
#define BRICK27_EJECT_OVERFLOW_ERRORf 1466
#define BRICK27_EJECT_OVERFLOW_ERROR_DISINTf 1467
#define BRICK27_EJECT_THRESH_ERRORf 1468
#define BRICK27_EJECT_THRESH_ERROR_DISINTf 1469
#define BRICK27_PARITY_ERRORf 1470
#define BRICK27_PARITY_ERROR_ADDRESSf 1471
#define BRICK27_PARITY_ERROR_DISINTf 1472
#define BRICK28_COLLISION_ERRORf 1473
#define BRICK28_COLLISION_ERROR_DISINTf 1474
#define BRICK28_EJECT_OVERFLOW_ERRORf 1475
#define BRICK28_EJECT_OVERFLOW_ERROR_DISINTf 1476
#define BRICK28_EJECT_THRESH_ERRORf 1477
#define BRICK28_EJECT_THRESH_ERROR_DISINTf 1478
#define BRICK28_PARITY_ERRORf 1479
#define BRICK28_PARITY_ERROR_ADDRESSf 1480
#define BRICK28_PARITY_ERROR_DISINTf 1481
#define BRICK29_COLLISION_ERRORf 1482
#define BRICK29_COLLISION_ERROR_DISINTf 1483
#define BRICK29_EJECT_OVERFLOW_ERRORf 1484
#define BRICK29_EJECT_OVERFLOW_ERROR_DISINTf 1485
#define BRICK29_EJECT_THRESH_ERRORf 1486
#define BRICK29_EJECT_THRESH_ERROR_DISINTf 1487
#define BRICK29_PARITY_ERRORf 1488
#define BRICK29_PARITY_ERROR_ADDRESSf 1489
#define BRICK29_PARITY_ERROR_DISINTf 1490
#define BRICK2_COLLISION_ERRORf 1491
#define BRICK2_COLLISION_ERROR_DISINTf 1492
#define BRICK2_EJECT_OVERFLOW_ERRORf 1493
#define BRICK2_EJECT_OVERFLOW_ERROR_DISINTf 1494
#define BRICK2_EJECT_THRESH_ERRORf 1495
#define BRICK2_EJECT_THRESH_ERROR_DISINTf 1496
#define BRICK2_PARITY_ERRORf 1497
#define BRICK2_PARITY_ERROR_ADDRESSf 1498
#define BRICK2_PARITY_ERROR_DISINTf 1499
#define BRICK30_COLLISION_ERRORf 1500
#define BRICK30_COLLISION_ERROR_DISINTf 1501
#define BRICK30_EJECT_OVERFLOW_ERRORf 1502
#define BRICK30_EJECT_OVERFLOW_ERROR_DISINTf 1503
#define BRICK30_EJECT_THRESH_ERRORf 1504
#define BRICK30_EJECT_THRESH_ERROR_DISINTf 1505
#define BRICK30_PARITY_ERRORf 1506
#define BRICK30_PARITY_ERROR_ADDRESSf 1507
#define BRICK30_PARITY_ERROR_DISINTf 1508
#define BRICK31_COLLISION_ERRORf 1509
#define BRICK31_COLLISION_ERROR_DISINTf 1510
#define BRICK31_EJECT_OVERFLOW_ERRORf 1511
#define BRICK31_EJECT_OVERFLOW_ERROR_DISINTf 1512
#define BRICK31_EJECT_THRESH_ERRORf 1513
#define BRICK31_EJECT_THRESH_ERROR_DISINTf 1514
#define BRICK31_PARITY_ERRORf 1515
#define BRICK31_PARITY_ERROR_ADDRESSf 1516
#define BRICK31_PARITY_ERROR_DISINTf 1517
#define BRICK3_COLLISION_ERRORf 1518
#define BRICK3_COLLISION_ERROR_DISINTf 1519
#define BRICK3_EJECT_OVERFLOW_ERRORf 1520
#define BRICK3_EJECT_OVERFLOW_ERROR_DISINTf 1521
#define BRICK3_EJECT_THRESH_ERRORf 1522
#define BRICK3_EJECT_THRESH_ERROR_DISINTf 1523
#define BRICK3_PARITY_ERRORf 1524
#define BRICK3_PARITY_ERROR_ADDRESSf 1525
#define BRICK3_PARITY_ERROR_DISINTf 1526
#define BRICK4_COLLISION_ERRORf 1527
#define BRICK4_COLLISION_ERROR_DISINTf 1528
#define BRICK4_EJECT_OVERFLOW_ERRORf 1529
#define BRICK4_EJECT_OVERFLOW_ERROR_DISINTf 1530
#define BRICK4_EJECT_THRESH_ERRORf 1531
#define BRICK4_EJECT_THRESH_ERROR_DISINTf 1532
#define BRICK4_PARITY_ERRORf 1533
#define BRICK4_PARITY_ERROR_ADDRESSf 1534
#define BRICK4_PARITY_ERROR_DISINTf 1535
#define BRICK5_COLLISION_ERRORf 1536
#define BRICK5_COLLISION_ERROR_DISINTf 1537
#define BRICK5_EJECT_OVERFLOW_ERRORf 1538
#define BRICK5_EJECT_OVERFLOW_ERROR_DISINTf 1539
#define BRICK5_EJECT_THRESH_ERRORf 1540
#define BRICK5_EJECT_THRESH_ERROR_DISINTf 1541
#define BRICK5_PARITY_ERRORf 1542
#define BRICK5_PARITY_ERROR_ADDRESSf 1543
#define BRICK5_PARITY_ERROR_DISINTf 1544
#define BRICK6_COLLISION_ERRORf 1545
#define BRICK6_COLLISION_ERROR_DISINTf 1546
#define BRICK6_EJECT_OVERFLOW_ERRORf 1547
#define BRICK6_EJECT_OVERFLOW_ERROR_DISINTf 1548
#define BRICK6_EJECT_THRESH_ERRORf 1549
#define BRICK6_EJECT_THRESH_ERROR_DISINTf 1550
#define BRICK6_PARITY_ERRORf 1551
#define BRICK6_PARITY_ERROR_ADDRESSf 1552
#define BRICK6_PARITY_ERROR_DISINTf 1553
#define BRICK7_COLLISION_ERRORf 1554
#define BRICK7_COLLISION_ERROR_DISINTf 1555
#define BRICK7_EJECT_OVERFLOW_ERRORf 1556
#define BRICK7_EJECT_OVERFLOW_ERROR_DISINTf 1557
#define BRICK7_EJECT_THRESH_ERRORf 1558
#define BRICK7_EJECT_THRESH_ERROR_DISINTf 1559
#define BRICK7_PARITY_ERRORf 1560
#define BRICK7_PARITY_ERROR_ADDRESSf 1561
#define BRICK7_PARITY_ERROR_DISINTf 1562
#define BRICK8_COLLISION_ERRORf 1563
#define BRICK8_COLLISION_ERROR_DISINTf 1564
#define BRICK8_EJECT_OVERFLOW_ERRORf 1565
#define BRICK8_EJECT_OVERFLOW_ERROR_DISINTf 1566
#define BRICK8_EJECT_THRESH_ERRORf 1567
#define BRICK8_EJECT_THRESH_ERROR_DISINTf 1568
#define BRICK8_PARITY_ERRORf 1569
#define BRICK8_PARITY_ERROR_ADDRESSf 1570
#define BRICK8_PARITY_ERROR_DISINTf 1571
#define BRICK9_COLLISION_ERRORf 1572
#define BRICK9_COLLISION_ERROR_DISINTf 1573
#define BRICK9_EJECT_OVERFLOW_ERRORf 1574
#define BRICK9_EJECT_OVERFLOW_ERROR_DISINTf 1575
#define BRICK9_EJECT_THRESH_ERRORf 1576
#define BRICK9_EJECT_THRESH_ERROR_DISINTf 1577
#define BRICK9_PARITY_ERRORf 1578
#define BRICK9_PARITY_ERROR_ADDRESSf 1579
#define BRICK9_PARITY_ERROR_DISINTf 1580
#define BRICK_0_ENABLE_PARITYf 1581
#define BRICK_0_FORCE_PARITY_ERRORf 1582
#define BRICK_10_ENABLE_PARITYf 1583
#define BRICK_10_FORCE_PARITY_ERRORf 1584
#define BRICK_11_ENABLE_PARITYf 1585
#define BRICK_11_FORCE_PARITY_ERRORf 1586
#define BRICK_12_ENABLE_PARITYf 1587
#define BRICK_12_FORCE_PARITY_ERRORf 1588
#define BRICK_13_ENABLE_PARITYf 1589
#define BRICK_13_FORCE_PARITY_ERRORf 1590
#define BRICK_14_ENABLE_PARITYf 1591
#define BRICK_14_FORCE_PARITY_ERRORf 1592
#define BRICK_15_ENABLE_PARITYf 1593
#define BRICK_15_FORCE_PARITY_ERRORf 1594
#define BRICK_16_ENABLE_PARITYf 1595
#define BRICK_16_FORCE_PARITY_ERRORf 1596
#define BRICK_17_ENABLE_PARITYf 1597
#define BRICK_17_FORCE_PARITY_ERRORf 1598
#define BRICK_18_ENABLE_PARITYf 1599
#define BRICK_18_FORCE_PARITY_ERRORf 1600
#define BRICK_19_ENABLE_PARITYf 1601
#define BRICK_19_FORCE_PARITY_ERRORf 1602
#define BRICK_1_ENABLE_PARITYf 1603
#define BRICK_1_FORCE_PARITY_ERRORf 1604
#define BRICK_20_ENABLE_PARITYf 1605
#define BRICK_20_FORCE_PARITY_ERRORf 1606
#define BRICK_21_ENABLE_PARITYf 1607
#define BRICK_21_FORCE_PARITY_ERRORf 1608
#define BRICK_22_ENABLE_PARITYf 1609
#define BRICK_22_FORCE_PARITY_ERRORf 1610
#define BRICK_23_ENABLE_PARITYf 1611
#define BRICK_23_FORCE_PARITY_ERRORf 1612
#define BRICK_24_ENABLE_PARITYf 1613
#define BRICK_24_FORCE_PARITY_ERRORf 1614
#define BRICK_25_ENABLE_PARITYf 1615
#define BRICK_25_FORCE_PARITY_ERRORf 1616
#define BRICK_26_ENABLE_PARITYf 1617
#define BRICK_26_FORCE_PARITY_ERRORf 1618
#define BRICK_27_ENABLE_PARITYf 1619
#define BRICK_27_FORCE_PARITY_ERRORf 1620
#define BRICK_28_ENABLE_PARITYf 1621
#define BRICK_28_FORCE_PARITY_ERRORf 1622
#define BRICK_29_ENABLE_PARITYf 1623
#define BRICK_29_FORCE_PARITY_ERRORf 1624
#define BRICK_2_ENABLE_PARITYf 1625
#define BRICK_2_FORCE_PARITY_ERRORf 1626
#define BRICK_30_ENABLE_PARITYf 1627
#define BRICK_30_FORCE_PARITY_ERRORf 1628
#define BRICK_31_ENABLE_PARITYf 1629
#define BRICK_31_FORCE_PARITY_ERRORf 1630
#define BRICK_3_ENABLE_PARITYf 1631
#define BRICK_3_FORCE_PARITY_ERRORf 1632
#define BRICK_4_ENABLE_PARITYf 1633
#define BRICK_4_FORCE_PARITY_ERRORf 1634
#define BRICK_5_ENABLE_PARITYf 1635
#define BRICK_5_FORCE_PARITY_ERRORf 1636
#define BRICK_6_ENABLE_PARITYf 1637
#define BRICK_6_FORCE_PARITY_ERRORf 1638
#define BRICK_7_ENABLE_PARITYf 1639
#define BRICK_7_FORCE_PARITY_ERRORf 1640
#define BRICK_8_ENABLE_PARITYf 1641
#define BRICK_8_FORCE_PARITY_ERRORf 1642
#define BRICK_9_ENABLE_PARITYf 1643
#define BRICK_9_FORCE_PARITY_ERRORf 1644
#define BRKLINKf 1645
#define BROADREACH_MODEf 1646
#define BROADREACH_SPEED_MODEf 1647
#define BROADSYNC_INTERRUPTf 1648
#define BROADSYNC_INTRf 1649
#define BROAD_SYNC_PLL_STATUSf 1650
#define BSAFE_OP_DONEf 1651
#define BSE_CMDMEM_DONEf 1652
#define BSIZEf 1653
#define BSNVALf 1654
#define BSSIDf 1655
#define BS_CLK_OUTPUT_ENABLEf 1656
#define BS_CLK_OUTPUT_LOWf 1657
#define BS_HB_OUTPUT_ENABLEf 1658
#define BS_HB_OUTPUT_LOWf 1659
#define BS_PLL_CLK_IN_SELf 1660
#define BS_TC_OUTPUT_ENABLEf 1661
#define BS_TC_OUTPUT_LOWf 1662
#define BTf 1663
#define BUBBLE_CNTLf 1664
#define BUCKETf 1665
#define BUCKETAGEf 1666
#define BUCKETCOUNTf 1667
#define BUCKETSIZEf 1668
#define BUCKET_BITMAPf 1669
#define BUCKET_COUNTf 1670
#define BUCKET_IDXf 1671
#define BUCKET_IDX_0f 1672
#define BUCKET_IDX_1f 1673
#define BUCKET_INDEXf 1674
#define BUCKET_MAXf 1675
#define BUCKET_MIN_HIGHf 1676
#define BUCKET_MIN_LOWf 1677
#define BUCKET_TABLE_PTRf 1678
#define BUCKET_TYPEf 1679
#define BUFFAGE_CORRECTED_ERRORf 1680
#define BUFFAGE_CORRECTED_ERROR_DISINTf 1681
#define BUFFAGE_ENABLE_ECCf 1682
#define BUFFAGE_FORCE_UNCORRECTABLE_ERRORf 1683
#define BUFFAGE_MEM_TMf 1684
#define BUFFAGE_UNCORRECTED_ERRORf 1685
#define BUFFAGE_UNCORRECTED_ERROR_DISINTf 1686
#define BUFFERf 1687
#define BUFFERLIST_000_CORRECTED_ERRORf 1688
#define BUFFERLIST_000_CORRECTED_ERROR_DISINTf 1689
#define BUFFERLIST_000_UNCORRECTED_ERRORf 1690
#define BUFFERLIST_000_UNCORRECTED_ERROR_DISINTf 1691
#define BUFFERLIST_001_CORRECTED_ERRORf 1692
#define BUFFERLIST_001_CORRECTED_ERROR_DISINTf 1693
#define BUFFERLIST_001_UNCORRECTED_ERRORf 1694
#define BUFFERLIST_001_UNCORRECTED_ERROR_DISINTf 1695
#define BUFFERLIST_010_CORRECTED_ERRORf 1696
#define BUFFERLIST_010_CORRECTED_ERROR_DISINTf 1697
#define BUFFERLIST_010_UNCORRECTED_ERRORf 1698
#define BUFFERLIST_010_UNCORRECTED_ERROR_DISINTf 1699
#define BUFFERLIST_011_CORRECTED_ERRORf 1700
#define BUFFERLIST_011_CORRECTED_ERROR_DISINTf 1701
#define BUFFERLIST_011_UNCORRECTED_ERRORf 1702
#define BUFFERLIST_011_UNCORRECTED_ERROR_DISINTf 1703
#define BUFFERLIST_100_CORRECTED_ERRORf 1704
#define BUFFERLIST_100_CORRECTED_ERROR_DISINTf 1705
#define BUFFERLIST_100_UNCORRECTED_ERRORf 1706
#define BUFFERLIST_100_UNCORRECTED_ERROR_DISINTf 1707
#define BUFFERLIST_101_CORRECTED_ERRORf 1708
#define BUFFERLIST_101_CORRECTED_ERROR_DISINTf 1709
#define BUFFERLIST_101_UNCORRECTED_ERRORf 1710
#define BUFFERLIST_101_UNCORRECTED_ERROR_DISINTf 1711
#define BUFFERLIST_110_CORRECTED_ERRORf 1712
#define BUFFERLIST_110_CORRECTED_ERROR_DISINTf 1713
#define BUFFERLIST_110_UNCORRECTED_ERRORf 1714
#define BUFFERLIST_110_UNCORRECTED_ERROR_DISINTf 1715
#define BUFFERLIST_111_CORRECTED_ERRORf 1716
#define BUFFERLIST_111_CORRECTED_ERROR_DISINTf 1717
#define BUFFERLIST_111_UNCORRECTED_ERRORf 1718
#define BUFFERLIST_111_UNCORRECTED_ERROR_DISINTf 1719
#define BUFFERLIST_ENABLE_ECCf 1720
#define BUFFERLIST_FORCE_UNCORRECTABLE_ERRORf 1721
#define BUFFER_AGEf 1722
#define BUFFER_BMf 1723
#define BUFFER_CELL_OFFSETf 1724
#define BUFFER_COLOR_RESUME_INDEXf 1725
#define BUFFER_EXTf 1726
#define BUFFER_INTf 1727
#define BUFFER_LIST_MEM_TMf 1728
#define BUFFER_MEM_CORRECTED_ERRORf 1729
#define BUFFER_MEM_ECC_ERROR_ADDRESSf 1730
#define BUFFER_MEM_ENABLE_ECCf 1731
#define BUFFER_MEM_FORCE_UNCORRECTABLE_ERRORf 1732
#define BUFFER_MEM_UNCORRECTED_ERRORf 1733
#define BUFFER_OFFSETf 1734
#define BUFFER_SIZEf 1735
#define BUFFS_TEMPLATEf 1736
#define BUFF_LINESf 1737
#define BUFF_RLS_CNTf 1738
#define BUFF_SIZEf 1739
#define BUFF_TEMPLATEf 1740
#define BUFF_TYPEf 1741
#define BUFF_TYPE0f 1742
#define BUFF_TYPE1f 1743
#define BUF_DEPTHf 1744
#define BUF_SHRf 1745
#define BURST_SIZE_BYTESf 1746
#define BURST_SIZE_ESETf 1747
#define BURST_SIZE_NODEf 1748
#define BURST_STAT_SELf 1749
#define BUSf 1750
#define BUS0_1_SELf 1751
#define BUS16f 1752
#define BUS2_SELf 1753
#define BUS8f 1754
#define BUSYf 1755
#define BUS_ENf 1756
#define BUS_IDf 1757
#define BUS_PARITY_ERRORf 1758
#define BUS_PARITY_ERROR_DISINTf 1759
#define BUS_PARITY_TO_CPUf 1760
#define BVIDf 1761
#define BWf 1762
#define BW_PREF_HOLD_TIMERf 1763
#define BW_PREF_LIMIT_TIMERf 1764
#define BW_TIMER_VALUEf 1765
#define BW_TIMER_VALUE_1_8f 1766
#define BW_TIMER_VALUE_9_16f 1767
#define BYPASSf 1768
#define BYPASSMMUf 1769
#define BYPASS_AUTOLOADf 1770
#define BYPASS_ENf 1771
#define BYPASS_LEVELf 1772
#define BYPASS_PORf 1773
#define BYPASS_RESET_FILTERf 1774
#define BYPASS_RSTFSM_CTRLf 1775
#define BYPASS_SDMODf 1776
#define BYPASS_VALf 1777
#define BYP_BIASGENf 1778
#define BYTELANE0f 1779
#define BYTELANE1f 1780
#define BYTELANE2f 1781
#define BYTELANE3f 1782
#define BYTESf 1783
#define BYTE_AMOUNTf 1784
#define BYTE_COUNTf 1785
#define BYTE_COUNT0f 1786
#define BYTE_COUNT1f 1787
#define BYTE_COUNT2f 1788
#define BYTE_COUNT3f 1789
#define BYTE_COUNT4f 1790
#define BYTE_COUNT5f 1791
#define BYTE_COUNT6f 1792
#define BYTE_COUNT7f 1793
#define BYTE_COUNTERf 1794
#define BYTE_COUNTER_HIf 1795
#define BYTE_COUNTER_LOf 1796
#define BYTE_DROP_COUNTf 1797
#define BYTE_MODEf 1798
#define BYTE_OFFSETf 1799
#define BYTE_THRESHOLDf 1800
#define BYTE_VALUEf 1801
#define BYT_CNT_WRAPf 1802
#define C45_SELf 1803
#define CABEB_ENf 1804
#define CALENDAR_ACTIVE_IDf 1805
#define CALENDAR_ENABLEf 1806
#define CALENDAR_GT2_PER_TS_ERRORf 1807
#define CALENDAR_GT2_PER_TS_ERROR_DISINTf 1808
#define CALENDAR_GT2_PER_TS_HALT_ENf 1809
#define CALENDAR_PROFILEf 1810
#define CALENDAR_QUEUE0f 1811
#define CALENDAR_QUEUE1f 1812
#define CALENDAR_SOT_BEFORE_TX_ERRORf 1813
#define CALENDAR_SOT_BEFORE_TX_ERROR_DISINTf 1814
#define CALENDAR_SOT_BEFORE_TX_HALT_ENf 1815
#define CALENDAR_TYPE_DECODEf 1816
#define CAL_ACKf 1817
#define CAL_AGER0_OVERRIDEf 1818
#define CAL_AGER1_OVERRIDEf 1819
#define CAL_EPOCH_MID_CYCLEf 1820
#define CAL_EPOCH_MID_CYCLE_DISINTf 1821
#define CAL_EPOCH_MID_CYCLE_HALT_ENf 1822
#define CAL_QPP_BW_ERRORf 1823
#define CAL_QPP_BW_ERROR_DISINTf 1824
#define CAL_QPP_BW_ERROR_HALT_ENf 1825
#define CAL_REQf 1826
#define CAL_SIZEf 1827
#define CAM0_SAMf 1828
#define CAM0_TMf 1829
#define CAM1_SAMf 1830
#define CAM1_TMf 1831
#define CAM2_SAMf 1832
#define CAM2_TMf 1833
#define CAM3_SAMf 1834
#define CAM3_TMf 1835
#define CAM4_SAMf 1836
#define CAM4_TMf 1837
#define CAM5_SAMf 1838
#define CAM5_TMf 1839
#define CAM6_TMf 1840
#define CAM7_TMf 1841
#define CAMBIST_GOf 1842
#define CAMMBIST_DONEf 1843
#define CAM_0_ENABLEf 1844
#define CAM_1_ENABLEf 1845
#define CAM_2_ENABLEf 1846
#define CAM_3_ENABLEf 1847
#define CAM_4_ENABLEf 1848
#define CAM_5_ENABLEf 1849
#define CAM_6_ENABLEf 1850
#define CAM_7_ENABLEf 1851
#define CAM_BIST_DONEf 1852
#define CAM_BIST_ENf 1853
#define CAM_BIST_ENABLE_SLICE_0f 1854
#define CAM_BIST_ENABLE_SLICE_0_LOWERf 1855
#define CAM_BIST_ENABLE_SLICE_0_UPPERf 1856
#define CAM_BIST_ENABLE_SLICE_1f 1857
#define CAM_BIST_ENABLE_SLICE_1_LOWERf 1858
#define CAM_BIST_ENABLE_SLICE_1_UPPERf 1859
#define CAM_BIST_ENABLE_SLICE_2f 1860
#define CAM_BIST_ENABLE_SLICE_2_LOWERf 1861
#define CAM_BIST_ENABLE_SLICE_2_UPPERf 1862
#define CAM_BIST_ENABLE_SLICE_3f 1863
#define CAM_BIST_ENABLE_SLICE_3_LOWERf 1864
#define CAM_BIST_ENABLE_SLICE_3_UPPERf 1865
#define CAM_BIST_GOf 1866
#define CAM_BIST_SKIP_COUNTf 1867
#define CAM_BIST_STATUSf 1868
#define CAM_BIST_STATUS_DATA_SEL_f 1869
#define CAM_CONTROL_SLICE_0f 1870
#define CAM_CONTROL_SLICE_1f 1871
#define CAM_CONTROL_SLICE_2f 1872
#define CAM_CONTROL_SLICE_3f 1873
#define CAM_CTRLf 1874
#define CAM_DEBUG_ENABLE_SLICE_0f 1875
#define CAM_DEBUG_ENABLE_SLICE_0_LOWERf 1876
#define CAM_DEBUG_ENABLE_SLICE_0_UPPERf 1877
#define CAM_DEBUG_ENABLE_SLICE_1f 1878
#define CAM_DEBUG_ENABLE_SLICE_1_LOWERf 1879
#define CAM_DEBUG_ENABLE_SLICE_1_UPPERf 1880
#define CAM_DEBUG_ENABLE_SLICE_2f 1881
#define CAM_DEBUG_ENABLE_SLICE_2_LOWERf 1882
#define CAM_DEBUG_ENABLE_SLICE_2_UPPERf 1883
#define CAM_DEBUG_ENABLE_SLICE_3f 1884
#define CAM_DEBUG_ENABLE_SLICE_3_LOWERf 1885
#define CAM_DEBUG_ENABLE_SLICE_3_UPPERf 1886
#define CAM_S10_STATUSf 1887
#define CAM_S12_STATUSf 1888
#define CAM_S14_STATUSf 1889
#define CAM_S15_STATUSf 1890
#define CAM_S2_STATUSf 1891
#define CAM_S3_STATUSf 1892
#define CAM_S5_STATUSf 1893
#define CAM_S6_STATUSf 1894
#define CAM_S8_STATUSf 1895
#define CAM_SIZEf 1896
#define CAPFORCESLOWDOWNf 1897
#define CAPFORCESLOWDOWN_ENf 1898
#define CAPRESTARTf 1899
#define CAPSELECTM_ENf 1900
#define CAPSELECT_3_0f 1901
#define CAPSELECT_4f 1902
#define CAPTURED_DATAf 1903
#define CAPTURE_DEQUEUE_REQUESTf 1904
#define CAPTURE_DONEf 1905
#define CAPTURE_ENf 1906
#define CAPTURE_ENABLEf 1907
#define CAPTURE_MODEf 1908
#define CAPTURE_SELf 1909
#define CAPTURE_STATEf 1910
#define CAPTURE_TEST_FRAME_HEADERf 1911
#define CAPT_DATAf 1912
#define CAPWAP_BSSID_ENf 1913
#define CAPWAP_DROPf 1914
#define CAPWAP_IP_PAD_STRIP_ENf 1915
#define CAPWAP_MTU_SELf 1916
#define CAP_AVERAGEf 1917
#define CAP_LOADING_AVERAGEf 1918
#define CAP_QSIZE_AVERAGEf 1919
#define CAP_RETRY_ENf 1920
#define CAT4K_OOBFC_TRANS_DETECTf 1921
#define CAT4K_OOBFC_TRANS_DETECT_POSEDGEf 1922
#define CAT4K_OOBFC_VALUEf 1923
#define CBI_CORRECTED_ERRORf 1924
#define CBI_CORRECTED_ERROR_DISINTf 1925
#define CBI_REQUESTf 1926
#define CBI_UNCORRECTED_ERRORf 1927
#define CBI_UNCORRECTED_ERROR_DISINTf 1928
#define CBLDROPf 1929
#define CBLOCKSf 1930
#define CBLOCKS_MOD_CORRECTED_ERRORf 1931
#define CBLOCKS_MOD_CORRECTED_ERROR_DISINTf 1932
#define CBLOCKS_MOD_ECC_ERROR_ADDRESSf 1933
#define CBLOCKS_MOD_ENABLE_ECCf 1934
#define CBLOCKS_MOD_FORCE_UNCORRECTABLE_ERRORf 1935
#define CBLOCKS_MOD_UNCORRECTED_ERRORf 1936
#define CBLOCKS_MOD_UNCORRECTED_ERROR_DISINTf 1937
#define CBLOCK_MOD_TMf 1938
#define CBL_DCMf 1939
#define CBL_MODBASE_DCMf 1940
#define CBL_MODBASE_PMf 1941
#define CBL_MODBASE_TMf 1942
#define CBL_PMf 1943
#define CBL_TMf 1944
#define CBPCELLHDRPARITYERRORf 1945
#define CBPCELLHDRPARITYERRORINTMASKf 1946
#define CBPD0MBISTDONEf 1947
#define CBPD0MBISTENf 1948
#define CBPD0MBISTGOf 1949
#define CBPD1MBISTDONEf 1950
#define CBPD1MBISTENf 1951
#define CBPD1MBISTGOf 1952
#define CBPD2MBISTDONEf 1953
#define CBPD2MBISTENf 1954
#define CBPD2MBISTGOf 1955
#define CBPD3MBISTDONEf 1956
#define CBPD3MBISTENf 1957
#define CBPD3MBISTGOf 1958
#define CBPDATAf 1959
#define CBPDATA0f 1960
#define CBPDATA1f 1961
#define CBPDATA2f 1962
#define CBPDATA3f 1963
#define CBPERRORPOINTERf 1964
#define CBPFULLSTATUSf 1965
#define CBPHEADERf 1966
#define CBPHMBISTDONEf 1967
#define CBPHMBISTENf 1968
#define CBPHMBISTGOf 1969
#define CBPI_DATAf 1970
#define CBPPKTHDRPARITYERRORf 1971
#define CBPPKTHDRPARITYERRORINTMASKf 1972
#define CBP_32B_WR_STORE_CORRECTED_ERRORf 1973
#define CBP_32B_WR_STORE_CORRECTED_ERROR_DISINTf 1974
#define CBP_32B_WR_STORE_ECC_ERROR_ADDRESSf 1975
#define CBP_32B_WR_STORE_ENABLE_ECCf 1976
#define CBP_32B_WR_STORE_FORCE_UNCORRECTABLE_ERRORf 1977
#define CBP_32B_WR_STORE_UNCORRECTED_ERRORf 1978
#define CBP_32B_WR_STORE_UNCORRECTED_ERROR_DISINTf 1979
#define CBP_FULLf 1980
#define CCMf 1981
#define CCM_2f 1982
#define CCM_3f 1983
#define CCM_4f 1984
#define CCM_5f 1985
#define CCM_6f 1986
#define CCM_7f 1987
#define CCM_COPYTO_CPUf 1988
#define CCM_DROPf 1989
#define CCM_PROCESS_IN_HWf 1990
#define CCPf 1991
#define CCP0_1B_ERRf 1992
#define CCP1_1B_ERRf 1993
#define CCPE_BUFFER_OVERFLOW_ERRORf 1994
#define CCPE_BUFFER_OVERFLOW_ERROR_DISINTf 1995
#define CCPE_BUFFER_TRACK_OVERLOADf 1996
#define CCPE_BUFFER_TRACK_OVERLOAD_DISINTf 1997
#define CCPE_CORRECTED_ERRORf 1998
#define CCPE_CORRECTED_ERROR_DISINTf 1999
#define CCPE_FIFO_NFULL_THRESHOLDf 2000
#define CCPE_FIFO_SCHEDULING_CFGf 2001
#define CCPE_ILLEGAL_SRCPG_INTRf 2002
#define CCPE_ILLEGAL_SRCPG_INTR_DISINTf 2003
#define CCPE_RQE_UPD_NEGATIVEf 2004
#define CCPE_RQE_UPD_NEGATIVE_DISINTf 2005
#define CCPE_SOP_HOLDUP_OVERLOADf 2006
#define CCPE_SOP_HOLDUP_OVERLOAD_DISINTf 2007
#define CCPE_UNCORRECTED_ERRORf 2008
#define CCPE_UNCORRECTED_ERROR_DISINTf 2009
#define CCPI_BUFFER_TRACK_OVERLOADf 2010
#define CCPI_BUFFER_TRACK_OVERLOAD_DISINTf 2011
#define CCPI_CORRECTED_ERRORf 2012
#define CCPI_CORRECTED_ERROR_DISINTf 2013
#define CCPI_ILLEGAL_SRCPG_INTRf 2014
#define CCPI_ILLEGAL_SRCPG_INTR_DISINTf 2015
#define CCPI_RQE_UPD_NEGATIVEf 2016
#define CCPI_RQE_UPD_NEGATIVE_DISINTf 2017
#define CCPI_SOP_HOLDUP_OVERLOADf 2018
#define CCPI_SOP_HOLDUP_OVERLOAD_DISINTf 2019
#define CCPI_UNCORRECTED_ERRORf 2020
#define CCPI_UNCORRECTED_ERROR_DISINTf 2021
#define CCPPARITYERRORf 2022
#define CCPPARITYERRORINTMASKf 2023
#define CCPPARITYERRORPTRf 2024
#define CCPRANGEf 2025
#define CCP_CORRECTED_ERRORf 2026
#define CCP_CORRECTED_ERROR_DISINTf 2027
#define CCP_DATAf 2028
#define CCP_DONEf 2029
#define CCP_EMPTYf 2030
#define CCP_ENABLE_ECCf 2031
#define CCP_FORCE_UNCORRECTABLE_ERRORf 2032
#define CCP_FORMATf 2033
#define CCP_FULLf 2034
#define CCP_INTRf 2035
#define CCP_INTR_DISINTf 2036
#define CCP_NOT_READYf 2037
#define CCP_OVERFLOWf 2038
#define CCP_PARITYf 2039
#define CCP_PARITY_CHK_ENf 2040
#define CCP_PAR_ERRf 2041
#define CCP_PAR_ERR_ENf 2042
#define CCP_UNCORRECTED_ERRORf 2043
#define CCP_UNCORRECTED_ERROR_DISINTf 2044
#define CCP_UPDATEf 2045
#define CCR_Mf 2046
#define CCR_Nf 2047
#define CDR_LOCK_MASKf 2048
#define CELLCOUNTf 2049
#define CELLCRCf 2050
#define CELLCRCCHECKENf 2051
#define CELLCRCERRCOUNTf 2052
#define CELLCRCERRORf 2053
#define CELLCRCERRORSf 2054
#define CELLCRCERRPOINTERf 2055
#define CELLDATA_CORRECTED_ERRORf 2056
#define CELLDATA_CORRECTED_ERROR_DISINTf 2057
#define CELLDATA_ENABLE_ECCf 2058
#define CELLDATA_FORCE_UNCORRECTABLE_ERRORf 2059
#define CELLDATA_UNCORRECTED_ERRORf 2060
#define CELLDATA_UNCORRECTED_ERROR_DISINTf 2061
#define CELLDISCARDSTATUSf 2062
#define CELLDISCARDSTATUS_HG0f 2063
#define CELLDISCARDSTATUS_HG12f 2064
#define CELLECCERRORf 2065
#define CELLECCERRORINTMASKf 2066
#define CELLECCERRORPOINTERf 2067
#define CELLECCERRORTYPEf 2068
#define CELLERRf 2069
#define CELLERRORPOINTERf 2070
#define CELLHOLSTATUSf 2071
#define CELLIBPSTATUSf 2072
#define CELLIBPSTATUS_HG0f 2073
#define CELLIBPSTATUS_HG12f 2074
#define CELLLINK_CORRECTED_ERRORf 2075
#define CELLLINK_CORRECTED_ERROR_DISINTf 2076
#define CELLLINK_ENABLE_ECCf 2077
#define CELLLINK_FORCE_UNCORRECTABLE_ERRORf 2078
#define CELLLINK_UNCORRECTED_ERRORf 2079
#define CELLLINK_UNCORRECTED_ERROR_DISINTf 2080
#define CELLMAXLIMITf 2081
#define CELLMAXRESUMELIMITf 2082
#define CELLNOTIPERRORf 2083
#define CELLNOTIPERRORPOINTERf 2084
#define CELLNOTIPINTMASKf 2085
#define CELLNOTIPSHUTDOWNENf 2086
#define CELLPOINTERf 2087
#define CELLPTRf 2088
#define CELLPTR_MISMATCHf 2089
#define CELLREQUESTCOUNTf 2090
#define CELLRESETLIMITf 2091
#define CELLSf 2092
#define CELLSETLIMITf 2093
#define CELLSIZEf 2094
#define CELLS_IN_PKTf 2095
#define CELL_BUFFER0_CORRECTED_ERRORf 2096
#define CELL_BUFFER0_CORRECTED_ERROR_DISINTf 2097
#define CELL_BUFFER0_ENABLE_ECCf 2098
#define CELL_BUFFER0_FORCE_UNCORRECTABLE_ERRORf 2099
#define CELL_BUFFER0_UNCORRECTED_ERRORf 2100
#define CELL_BUFFER0_UNCORRECTED_ERROR_DISINTf 2101
#define CELL_BUFFER1_CORRECTED_ERRORf 2102
#define CELL_BUFFER1_CORRECTED_ERROR_DISINTf 2103
#define CELL_BUFFER1_ENABLE_ECCf 2104
#define CELL_BUFFER1_FORCE_UNCORRECTABLE_ERRORf 2105
#define CELL_BUFFER1_UNCORRECTED_ERRORf 2106
#define CELL_BUFFER1_UNCORRECTED_ERROR_DISINTf 2107
#define CELL_BUFFER2_CORRECTED_ERRORf 2108
#define CELL_BUFFER2_CORRECTED_ERROR_DISINTf 2109
#define CELL_BUFFER2_ENABLE_ECCf 2110
#define CELL_BUFFER2_FORCE_UNCORRECTABLE_ERRORf 2111
#define CELL_BUFFER2_UNCORRECTED_ERRORf 2112
#define CELL_BUFFER2_UNCORRECTED_ERROR_DISINTf 2113
#define CELL_BUFFER3_CORRECTED_ERRORf 2114
#define CELL_BUFFER3_CORRECTED_ERROR_DISINTf 2115
#define CELL_BUFFER3_ENABLE_ECCf 2116
#define CELL_BUFFER3_FORCE_UNCORRECTABLE_ERRORf 2117
#define CELL_BUFFER3_UNCORRECTED_ERRORf 2118
#define CELL_BUFFER3_UNCORRECTED_ERROR_DISINTf 2119
#define CELL_CHKf 2120
#define CELL_CHK_ECCf 2121
#define CELL_CHK_PARITYf 2122
#define CELL_CNTf 2123
#define CELL_COUNTf 2124
#define CELL_CRC_SUMf 2125
#define CELL_DATAf 2126
#define CELL_DATA_CORRECTED_ERRORf 2127
#define CELL_DATA_CORRECTED_ERROR_DISINTf 2128
#define CELL_DATA_ENABLE_ECCf 2129
#define CELL_DATA_ERROR_INTRf 2130
#define CELL_DATA_FORCE_UNCORRECTABLE_ERRORf 2131
#define CELL_DATA_UNCORRECTED_ERRORf 2132
#define CELL_DATA_UNCORRECTED_ERROR_DISINTf 2133
#define CELL_DISC_LIMITf 2134
#define CELL_EOPf 2135
#define CELL_ERRORf 2136
#define CELL_ERROR_MASKf 2137
#define CELL_ERROR_VALUEf 2138
#define CELL_HDRf 2139
#define CELL_HDR_CORRECTED_ERRORf 2140
#define CELL_HDR_CORRECTED_ERROR_DISINTf 2141
#define CELL_HDR_ENABLE_ECCf 2142
#define CELL_HDR_FORCE_UNCORRECTABLE_ERRORf 2143
#define CELL_HDR_UNCORRECTED_ERRORf 2144
#define CELL_HDR_UNCORRECTED_ERROR_DISINTf 2145
#define CELL_LENGTHf 2146
#define CELL_PKT_LENGTHf 2147
#define CELL_PORT_BITMAPf 2148
#define CELL_PTRf 2149
#define CELL_REQf 2150
#define CELL_RESET_LIMITf 2151
#define CELL_SET_LIMITf 2152
#define CELL_SOPf 2153
#define CES_PLL_CLK_IN_SELf 2154
#define CES_PLL_STATUSf 2155
#define CFAPf 2156
#define CFAPCCPMBISTDONEf 2157
#define CFAPCCPMBISTENf 2158
#define CFAPCCPMBISTGOf 2159
#define CFAPEFULLRESETPOINTf 2160
#define CFAPEFULLSETPOINTf 2161
#define CFAPEPOOLSIZEf 2162
#define CFAPEREADPOINTERf 2163
#define CFAPE_BUFF_FULL_CAPTf 2164
#define CFAPE_BUFF_PTR_CAPTf 2165
#define CFAPE_BUFF_VLD_CAPTf 2166
#define CFAPFAILERRORf 2167
#define CFAPFAILINTMASKf 2168
#define CFAPFAILSHUTDOWNENf 2169
#define CFAPFULLCLEARPOINTf 2170
#define CFAPFULLRESETPOINTf 2171
#define CFAPFULLSETPOINTf 2172
#define CFAPIFULLRESETPOINTf 2173
#define CFAPIFULLSETPOINTf 2174
#define CFAPINITf 2175
#define CFAPIPOOLSIZEf 2176
#define CFAPIREADPOINTERf 2177
#define CFAPI_BUFF_FULL_CAPTf 2178
#define CFAPI_BUFF_PTR_CAPTf 2179
#define CFAPI_BUFF_VLD_CAPTf 2180
#define CFAPPARITYERRORf 2181
#define CFAPPARITYERRORINTMASKf 2182
#define CFAPPARITYERRORPTRf 2183
#define CFAPPOOLSIZEf 2184
#define CFAPREADPOINTERf 2185
#define CFAP_1B_ERRf 2186
#define CFAP_CORRECTED_ERRORf 2187
#define CFAP_CORRECTED_ERROR_DISINTf 2188
#define CFAP_DATAf 2189
#define CFAP_ENABLE_ECCf 2190
#define CFAP_ERRORf 2191
#define CFAP_ERROR_DISINTf 2192
#define CFAP_FORCE_UNCORRECTABLE_ERRORf 2193
#define CFAP_FULLf 2194
#define CFAP_INTRf 2195
#define CFAP_INTR_DISINTf 2196
#define CFAP_MEM_FAILf 2197
#define CFAP_MEM_FAIL_DISINTf 2198
#define CFAP_MEM_FAIL_ENf 2199
#define CFAP_PARITYf 2200
#define CFAP_PARITY_CHK_ENf 2201
#define CFAP_PAR_ERRf 2202
#define CFAP_PAR_ERR_ENf 2203
#define CFAP_PTRf 2204
#define CFAP_PTR_VLDf 2205
#define CFAP_UNCORRECTED_ERRORf 2206
#define CFAP_UNCORRECTED_ERROR_DISINTf 2207
#define CFGATCMSZf 2208
#define CFGBTCMSZf 2209
#define CFGEEf 2210
#define CFGIEf 2211
#define CFGNMFIf 2212
#define CFG_CODEf 2213
#define CFG_CODE_EXTf 2214
#define CFG_FLOWCONTROL_TYPEf 2215
#define CFG_LINK_XOFFf 2216
#define CFG_PTABLE_TMf 2217
#define CFG_RX_CHANNEL_MODEf 2218
#define CFG_RX_IEEE_CRC32_CHECK_ENf 2219
#define CFG_RX_IEEE_CRC32_CHECK_OFFSET16f 2220
#define CFG_RX_IEEE_CRC32_STRIP_ENf 2221
#define CFG_RX_WC_BITFLIPf 2222
#define CFG_SPP_IDLE_CTXTCLOSEf 2223
#define CFG_SPP_IDLE_CUPDf 2224
#define CFG_SPP_IDLE_DEQf 2225
#define CFG_TX_CHANNEL_MODEf 2226
#define CFG_TX_IEEE_CRC32_GEN_APPEND_ENf 2227
#define CFG_TX_IEEE_CRC32_GEN_OFFSET16f 2228
#define CFG_TX_IEEE_CRC32_GEN_STRIP_ENf 2229
#define CFG_TX_WC_BITFLIPf 2230
#define CFG_WDOGINT_MASKf 2231
#define CFIf 2232
#define CFI0_CNGf 2233
#define CFI1_CNGf 2234
#define CFI_0_MAPPINGf 2235
#define CFI_1_MAPPINGf 2236
#define CFI_AS_CNGf 2237
#define CFI_OR_L3DISABLEf 2238
#define CF_UPDATE_ENABLEf 2239
#define CGFCf 2240
#define CH0_ABORT_DMAf 2241
#define CH0_CHAIN_DONEf 2242
#define CH0_COS_BMPf 2243
#define CH0_COS_BMP_HIf 2244
#define CH0_DESCRD_ADDR_DECODE_ERRf 2245
#define CH0_DESCRD_CMPLT_CLRf 2246
#define CH0_DESC_DONEf 2247
#define CH0_DIRECTIONf 2248
#define CH0_DMA_ACTIVEf 2249
#define CH0_DMA_ENf 2250
#define CH0_DROP_RX_PKT_ON_CHAIN_ENDf 2251
#define CH0_DROP_TX_PRTS_ZEROf 2252
#define CH0_INTR_COALESCING_CLRf 2253
#define CH0_INTR_COALESCING_INTRf 2254
#define CH0_MDELf 2255
#define CH0_MDIVf 2256
#define CH0_NO_MOD_PBMPf 2257
#define CH0_PKTWRRD_ADDR_DECODE_ERRf 2258
#define CH0_PKTWR_ECC_ERRf 2259
#define CH0_SEL_INTR_ON_DESC_OR_PKTf 2260
#define CH0_STWR_ECC_ERRf 2261
#define CH0_STWT_ADDR_DECODE_ERRf 2262
#define CH1_ABORT_DMAf 2263
#define CH1_CHAIN_DONEf 2264
#define CH1_COS_BMPf 2265
#define CH1_COS_BMP_HIf 2266
#define CH1_DESCRD_ADDR_DECODE_ERRf 2267
#define CH1_DESCRD_CMPLT_CLRf 2268
#define CH1_DESC_DONEf 2269
#define CH1_DIRECTIONf 2270
#define CH1_DMA_ACTIVEf 2271
#define CH1_DMA_ENf 2272
#define CH1_DROP_RX_PKT_ON_CHAIN_ENDf 2273
#define CH1_DROP_TX_PRTS_ZEROf 2274
#define CH1_INTR_COALESCING_CLRf 2275
#define CH1_INTR_COALESCING_INTRf 2276
#define CH1_MDELf 2277
#define CH1_MDIVf 2278
#define CH1_NO_MOD_PBMPf 2279
#define CH1_PKTWRRD_ADDR_DECODE_ERRf 2280
#define CH1_PKTWR_ECC_ERRf 2281
#define CH1_SEL_INTR_ON_DESC_OR_PKTf 2282
#define CH1_STWR_ECC_ERRf 2283
#define CH1_STWT_ADDR_DECODE_ERRf 2284
#define CH2_ABORT_DMAf 2285
#define CH2_CHAIN_DONEf 2286
#define CH2_COS_BMPf 2287
#define CH2_COS_BMP_HIf 2288
#define CH2_DESCRD_ADDR_DECODE_ERRf 2289
#define CH2_DESCRD_CMPLT_CLRf 2290
#define CH2_DESC_DONEf 2291
#define CH2_DIRECTIONf 2292
#define CH2_DMA_ACTIVEf 2293
#define CH2_DMA_ENf 2294
#define CH2_DROP_RX_PKT_ON_CHAIN_ENDf 2295
#define CH2_DROP_TX_PRTS_ZEROf 2296
#define CH2_INTR_COALESCING_CLRf 2297
#define CH2_INTR_COALESCING_INTRf 2298
#define CH2_MDELf 2299
#define CH2_MDIVf 2300
#define CH2_NO_MOD_PBMPf 2301
#define CH2_PKTWRRD_ADDR_DECODE_ERRf 2302
#define CH2_PKTWR_ECC_ERRf 2303
#define CH2_SEL_INTR_ON_DESC_OR_PKTf 2304
#define CH2_STWR_ECC_ERRf 2305
#define CH2_STWT_ADDR_DECODE_ERRf 2306
#define CH3_ABORT_DMAf 2307
#define CH3_CHAIN_DONEf 2308
#define CH3_COS_BMPf 2309
#define CH3_COS_BMP_HIf 2310
#define CH3_DESCRD_ADDR_DECODE_ERRf 2311
#define CH3_DESCRD_CMPLT_CLRf 2312
#define CH3_DESC_DONEf 2313
#define CH3_DIRECTIONf 2314
#define CH3_DMA_ACTIVEf 2315
#define CH3_DMA_ENf 2316
#define CH3_DROP_RX_PKT_ON_CHAIN_ENDf 2317
#define CH3_DROP_TX_PRTS_ZEROf 2318
#define CH3_INTR_COALESCING_CLRf 2319
#define CH3_INTR_COALESCING_INTRf 2320
#define CH3_MDELf 2321
#define CH3_MDIVf 2322
#define CH3_NO_MOD_PBMPf 2323
#define CH3_PKTWRRD_ADDR_DECODE_ERRf 2324
#define CH3_PKTWR_ECC_ERRf 2325
#define CH3_SEL_INTR_ON_DESC_OR_PKTf 2326
#define CH3_STWR_ECC_ERRf 2327
#define CH3_STWT_ADDR_DECODE_ERRf 2328
#define CH4_MDELf 2329
#define CH4_MDIVf 2330
#define CH5_MDELf 2331
#define CH5_MDIVf 2332
#define CHAINf 2333
#define CHAINTYPEf 2334
#define CHAIN_INDEXf 2335
#define CHAIN_VALIDf 2336
#define CHANGE_CNGf 2337
#define CHANGE_CPU_COSf 2338
#define CHANGE_DSCPf 2339
#define CHANGE_DSCP_TOSf 2340
#define CHANGE_ECNf 2341
#define CHANGE_ECN_MASKf 2342
#define CHANGE_ECN_VALUEf 2343
#define CHANGE_INNER_CFIf 2344
#define CHANGE_INNER_DOT1Pf 2345
#define CHANGE_INT_PRIf 2346
#define CHANGE_INT_PRIORITYf 2347
#define CHANGE_OUTER_CFIf 2348
#define CHANGE_OUTER_DOT1Pf 2349
#define CHANGE_PKT_PRIf 2350
#define CHANGE_PKT_PRIORITYf 2351
#define CHANGE_PRIORITYf 2352
#define CHANGE_VLANf 2353
#define CHANNELf 2354
#define CHANNEL_BASEf 2355
#define CHANNEL_DELAY_DDR333f 2356
#define CHANNEL_DELAY_OTHERSf 2357
#define CHANNEL_ENABLE_TYPE0f 2358
#define CHANNEL_ENABLE_TYPE1f 2359
#define CHANNEL_ENABLE_TYPE2f 2360
#define CHANNEL_ENABLE_TYPE3f 2361
#define CHANNEL_MASK_Af 2362
#define CHANNEL_MASK_A0f 2363
#define CHANNEL_MASK_A1f 2364
#define CHANNEL_MASK_Bf 2365
#define CHANNEL_MASK_B0f 2366
#define CHANNEL_MASK_B1f 2367
#define CHANNEL_NUM_SELf 2368
#define CHANNEL_NUM_VALUEf 2369
#define CHANNEL_OFFSET_0_31f 2370
#define CHANNEL_OFFSET_32_63f 2371
#define CHANNEL_OFFSET_64_95f 2372
#define CHECKSUM_ERRORf 2373
#define CHECK_DAf 2374
#define CHERRORPOINTERf 2375
#define CHILD_ALLOWANCEf 2376
#define CHILD_ALLOWANCE0f 2377
#define CHILD_ALLOWANCE1f 2378
#define CHILD_ALLOWANCE2f 2379
#define CHILD_ALLOWANCE3f 2380
#define CHILD_ALLOWANCE4f 2381
#define CHILD_ALLOWANCE5f 2382
#define CHILD_ALLOWANCE6f 2383
#define CHILD_ALLOWANCE7f 2384
#define CHILD_CREDITOR_STATEf 2385
#define CHILD_PRIf 2386
#define CHILD_PRI0f 2387
#define CHILD_PRI1f 2388
#define CHILD_PRI2f 2389
#define CHILD_PRI3f 2390
#define CHILD_PRI4f 2391
#define CHILD_PRI5f 2392
#define CHILD_PRI6f 2393
#define CHILD_PRI7f 2394
#define CHILD_WEIGHT0f 2395
#define CHILD_WEIGHT1f 2396
#define CHILD_WEIGHT2f 2397
#define CHILD_WEIGHT3f 2398
#define CHILD_WEIGHT4f 2399
#define CHILD_WEIGHT5f 2400
#define CHILD_WEIGHT6f 2401
#define CHILD_WEIGHT7f 2402
#define CHIPIDf 2403
#define CHIP_CONFIG_BITSf 2404
#define CHIP_FUNC_INTRf 2405
#define CHIP_FUNC_INTR_0f 2406
#define CHIP_FUNC_INTR_1f 2407
#define CHIP_FUNC_INTR_2f 2408
#define CHIP_FUNC_INTR_3f 2409
#define CHIP_FUNC_INTR_4f 2410
#define CHIP_FUNC_INTR_5f 2411
#define CHIP_FUNC_INTR_6f 2412
#define CHIP_FUNC_INTR_7f 2413
#define CHIP_IDf 2414
#define CHIP_PARITY_INTERUPT_STATUSf 2415
#define CHIP_SIZEf 2416
#define CHIP_SOFT_RESETf 2417
#define CHIP_SOFT_RESET_MASKf 2418
#define CHIP_WIDTHf 2419
#define CHNf 2420
#define CHN0_INIT_DONEf 2421
#define CHN1_INIT_DONEf 2422
#define CHN2_INIT_DONEf 2423
#define CHN3_INIT_DONEf 2424
#define CHNRESETf 2425
#define CHN_INITf 2426
#define CHN_INIT_DONEf 2427
#define CHN_RESERVEDf 2428
#define CHN_RESETf 2429
#define CHN_SHAPER_CORRECTED_ERRORf 2430
#define CHN_SHAPER_CORRECTED_ERROR_DISINTf 2431
#define CHN_SHAPER_ENABLE_ECCf 2432
#define CHN_SHAPER_FORCE_UNCORRECTABLE_ERRORf 2433
#define CHN_SHAPER_TM_ENABLEf 2434
#define CHN_SHAPER_UNCORRECTED_ERRORf 2435
#define CHN_SHAPER_UNCORRECTED_ERROR_DISINTf 2436
#define CHN_WERR_CORRECTED_ERRORf 2437
#define CHN_WERR_CORRECTED_ERROR_DISINTf 2438
#define CHN_WERR_ENABLE_ECCf 2439
#define CHN_WERR_FORCE_UNCORRECTABLE_ERRORf 2440
#define CHN_WERR_TM_ENABLEf 2441
#define CHN_WERR_UNCORRECTED_ERRORf 2442
#define CHN_WERR_UNCORRECTED_ERROR_DISINTf 2443
#define CH_EN_CNT_Af 2444
#define CH_EN_CNT_Bf 2445
#define CH_MODEf 2446
#define CH_PORT_NUM0f 2447
#define CH_PORT_NUM1f 2448
#define CH_PORT_NUM2f 2449
#define CI0_INTRf 2450
#define CI0_INTR_DISINTf 2451
#define CI0_RD_REQ_FULLf 2452
#define CI0_WR_REQ_FULLf 2453
#define CI1_INTRf 2454
#define CI1_INTR_DISINTf 2455
#define CI1_RD_REQ_FULLf 2456
#define CI1_WR_REQ_FULLf 2457
#define CI2_INTRf 2458
#define CI2_INTR_DISINTf 2459
#define CI2_RD_REQ_FULLf 2460
#define CI2_WR_REQ_FULLf 2461
#define CIFf 2462
#define CIF_LOST2_HITHRf 2463
#define CIF_LOST2_HITHR0f 2464
#define CIF_LOST2_HITHR1f 2465
#define CIN_PIN_G_COLORf 2466
#define CIN_PIN_G_DEC_Cf 2467
#define CIN_PIN_G_DEC_Pf 2468
#define CIN_PIN_R_COLORf 2469
#define CIN_PIN_R_DEC_Cf 2470
#define CIN_PIN_R_DEC_Pf 2471
#define CIN_PIN_Y_COLORf 2472
#define CIN_PIN_Y_DEC_Cf 2473
#define CIN_PIN_Y_DEC_Pf 2474
#define CIN_POUT_G_COLORf 2475
#define CIN_POUT_G_DEC_Cf 2476
#define CIN_POUT_G_DEC_Pf 2477
#define CIN_POUT_R_COLORf 2478
#define CIN_POUT_R_DEC_Cf 2479
#define CIN_POUT_R_DEC_Pf 2480
#define CIN_POUT_Y_COLORf 2481
#define CIN_POUT_Y_DEC_Cf 2482
#define CIN_POUT_Y_DEC_Pf 2483
#define CIPHER_SUITE_PROTECTIONf 2484
#define CISKEW_SEG_RAM_TMf 2485
#define CI_BP_BURST_SIZEf 2486
#define CI_BUFFER_OVERFLOWf 2487
#define CI_BUFFER_OVERFLOW_DISINTf 2488
#define CI_BUFFER_OVERFLOW_MASKf 2489
#define CI_FIFO_OVERFLOW_STATUSf 2490
#define CI_LOOKUP_0f 2491
#define CI_LOOKUP_1f 2492
#define CI_LOOKUP_10f 2493
#define CI_LOOKUP_11f 2494
#define CI_LOOKUP_12f 2495
#define CI_LOOKUP_13f 2496
#define CI_LOOKUP_14f 2497
#define CI_LOOKUP_15f 2498
#define CI_LOOKUP_16f 2499
#define CI_LOOKUP_17f 2500
#define CI_LOOKUP_18f 2501
#define CI_LOOKUP_19f 2502
#define CI_LOOKUP_2f 2503
#define CI_LOOKUP_20f 2504
#define CI_LOOKUP_21f 2505
#define CI_LOOKUP_22f 2506
#define CI_LOOKUP_23f 2507
#define CI_LOOKUP_24f 2508
#define CI_LOOKUP_25f 2509
#define CI_LOOKUP_26f 2510
#define CI_LOOKUP_27f 2511
#define CI_LOOKUP_28f 2512
#define CI_LOOKUP_29f 2513
#define CI_LOOKUP_3f 2514
#define CI_LOOKUP_30f 2515
#define CI_LOOKUP_31f 2516
#define CI_LOOKUP_32f 2517
#define CI_LOOKUP_33f 2518
#define CI_LOOKUP_34f 2519
#define CI_LOOKUP_35f 2520
#define CI_LOOKUP_36f 2521
#define CI_LOOKUP_37f 2522
#define CI_LOOKUP_38f 2523
#define CI_LOOKUP_39f 2524
#define CI_LOOKUP_4f 2525
#define CI_LOOKUP_40f 2526
#define CI_LOOKUP_5f 2527
#define CI_LOOKUP_6f 2528
#define CI_LOOKUP_7f 2529
#define CI_LOOKUP_8f 2530
#define CI_LOOKUP_9f 2531
#define CI_PHY_CKEf 2532
#define CI_PI_FIFO_OVERFLOWf 2533
#define CI_PI_FIFO_OVERFLOW_DISINTf 2534
#define CI_QS_CONGESTION_HALT_ENf 2535
#define CI_WB_FILL_WATERMARKHf 2536
#define CI_WB_FILL_WATERMARKH_CLRf 2537
#define CKEf 2538
#define CKE_INIT_COUNTf 2539
#define CK_DISf 2540
#define CLf 2541
#define CLAIM_TAG_CLEARf 2542
#define CLAIM_TAG_SETf 2543
#define CLASS0_LIMITf 2544
#define CLASS1_LIMITf 2545
#define CLASS2_LIMITf 2546
#define CLASS3_LIMITf 2547
#define CLASSA_THD_SEL_6LSBf 2548
#define CLASSB_THD_SEL_6LSBf 2549
#define CLASSIFICATION_TAGf 2550
#define CLASSIFICATION_TAG_HIf 2551
#define CLASSIFICATION_TAG_UPPERf 2552
#define CLASS_Af 2553
#define CLASS_Bf 2554
#define CLASS_BASED_SMf 2555
#define CLASS_BASED_SM_ENABLEf 2556
#define CLASS_BASED_SM_PREVENTED_DROPf 2557
#define CLASS_BASED_SM_PREVENTED_TOCPUf 2558
#define CLASS_IDf 2559
#define CLASS_ID0f 2560
#define CLASS_ID1f 2561
#define CLASS_ID_0f 2562
#define CLASS_ID_1f 2563
#define CLASS_ID_2f 2564
#define CLASS_ID_3f 2565
#define CLASS_TAGf 2566
#define CLAUSE_22_REGADRf 2567
#define CLAUSE_45_DTYPEf 2568
#define CLAUSE_45_REGADRf 2569
#define CLEARCFGf 2570
#define CLEAR_ADDRf 2571
#define CLEAR_CSf 2572
#define CLEAR_DATAf 2573
#define CLEAR_ECC_STATUSf 2574
#define CLEAR_INCOMING_ECNf 2575
#define CLEAR_LEARN_TRAPf 2576
#define CLEAR_LOCAL_FAULT_STATUSf 2577
#define CLEAR_POOL_DROP_STATE_ON_COLOR_CONFIGf 2578
#define CLEAR_REf 2579
#define CLEAR_REMOTE_FAULT_STATUSf 2580
#define CLEAR_RX_MSG_OVERFLOWf 2581
#define CLEAR_RX_PKT_OVERFLOWf 2582
#define CLEAR_STATUSf 2583
#define CLEAR_TX_HCFC_MSG_OVERFLOWf 2584
#define CLEAR_TX_LLFC_MSG_OVERFLOWf 2585
#define CLEAR_TX_PKT_OVERFLOWf 2586
#define CLEAR_TX_PKT_UNDERFLOWf 2587
#define CLEAR_TX_TS_FIFO_OVERFLOWf 2588
#define CLEAR_WEf 2589
#define CLERRORPOINTERf 2590
#define CLH_ENf 2591
#define CLINKE_CORRECTED_ERRORf 2592
#define CLINKE_CORRECTED_ERROR_DISINTf 2593
#define CLINKE_UNCORRECTED_ERRORf 2594
#define CLINKE_UNCORRECTED_ERROR_DISINTf 2595
#define CLINKI_CORRECTED_ERRORf 2596
#define CLINKI_CORRECTED_ERROR_DISINTf 2597
#define CLINKI_UNCORRECTED_ERRORf 2598
#define CLINKI_UNCORRECTED_ERROR_DISINTf 2599
#define CLKB_PAD_NDRIVEf 2600
#define CLKB_PAD_NSLEWf 2601
#define CLKB_PAD_PDRIVEf 2602
#define CLKB_PAD_PSLEWf 2603
#define CLKSRCSELf 2604
#define CLKS_BETWEEN_PKTSf 2605
#define CLK_CLASS_2f 2606
#define CLK_DIV_RATIOf 2607
#define CLK_DRVf 2608
#define CLK_ENABLEf 2609
#define CLK_GRANf 2610
#define CLK_OUT_ENf 2611
#define CLK_PAD_NDRIVEf 2612
#define CLK_PAD_NSLEWf 2613
#define CLK_PAD_PDRIVEf 2614
#define CLK_PAD_PSLEWf 2615
#define CLK_RECOVERY_BKUP_RESETf 2616
#define CLK_RECOVERY_BKUP_SELECTf 2617
#define CLK_RECOVERY_PRI_RESETf 2618
#define CLK_RECOVERY_PRI_SELECTf 2619
#define CLOCKSf 2620
#define CLOCKS_PER_EPOCHf 2621
#define CLOCK_SCALINGf 2622
#define CLRCNTf 2623
#define CLRDROPCTRf 2624
#define CLR_CMIC_FIFOf 2625
#define CLR_CNTf 2626
#define CLR_LINK_STATUS_CHANGEf 2627
#define CLR_RX_PAUSE_STATUS_CHANGEf 2628
#define CLR_STATUSf 2629
#define CLR_STICKYf 2630
#define CLR_TX_PAUSE_STATUS_CHANGEf 2631
#define CLR_XMIT_CREDITf 2632
#define CMC0_CLK_ENf 2633
#define CMC0_ECC_CHECK_ENf 2634
#define CMC0_MAX_BUFLIMITf 2635
#define CMC0_MIN_BUFLIMITf 2636
#define CMC1_CLK_ENf 2637
#define CMC1_ECC_CHECK_ENf 2638
#define CMC1_MAX_BUFLIMITf 2639
#define CMC1_MIN_BUFLIMITf 2640
#define CMC2_CLK_ENf 2641
#define CMC2_ECC_CHECK_ENf 2642
#define CMC2_MAX_BUFLIMITf 2643
#define CMC2_MIN_BUFLIMITf 2644
#define CMDf 2645
#define CMDERRf 2646
#define CMDQ_EMPTYf 2647
#define CMDQ_ENTRY0_CELLPTRf 2648
#define CMDQ_ENTRY0_CMDf 2649
#define CMDQ_ENTRY0_DSIBSf 2650
#define CMDQ_ENTRY0_PIDf 2651
#define CMDQ_ENTRY1_CELLPTRf 2652
#define CMDQ_ENTRY1_CMDf 2653
#define CMDQ_ENTRY1_DSIBSf 2654
#define CMDQ_ENTRY1_PIDf 2655
#define CMDQ_FULLf 2656
#define CMDQ_POP_ERRORf 2657
#define CMDQ_PUSH_ERRORf 2658
#define CMDQ_READ_PTRf 2659
#define CMDQ_WRITE_PTRf 2660
#define CMDWORD_SHADOW_BSE_BITSf 2661
#define CMDWORD_SHADOW_CSE_BITSf 2662
#define CMDWORD_SHADOW_HSE_BITSf 2663
#define CMD_DATAf 2664
#define CMD_DINf 2665
#define CMD_DOUTf 2666
#define CMD_IRDYf 2667
#define CMD_ISYNCf 2668
#define CMD_ORDYf 2669
#define CMD_OSYNCf 2670
#define CMD_REQf 2671
#define CMICMINTIMERf 2672
#define CMICMODE_I2C_SELf 2673
#define CMICM_OUTSTANDING_REQ_COUNTf 2674
#define CMICSLOTSELf 2675
#define CMICTXCOSMASKf 2676
#define CMIC_BSAFE_CLKGEN_RST_Lf 2677
#define CMIC_BSAFE_RST_Lf 2678
#define CMIC_BUF_ENABLEf 2679
#define CMIC_DDR0_RST_Lf 2680
#define CMIC_DDR1_RST_Lf 2681
#define CMIC_DIAG_MODE_ERRORf 2682
#define CMIC_DIAG_MODE_ERROR_DISINTf 2683
#define CMIC_DIAG_MODE_ERROR_MASKf 2684
#define CMIC_EP_RST_Lf 2685
#define CMIC_ERRORSf 2686
#define CMIC_ESM_RST_Lf 2687
#define CMIC_FP_RST_Lf 2688
#define CMIC_G2P50_RST_Lf 2689
#define CMIC_G2P51_RST_Lf 2690
#define CMIC_G2P52_RST_Lf 2691
#define CMIC_G2P53_RST_Lf 2692
#define CMIC_GP0_RST_Lf 2693
#define CMIC_GP1_RST_Lf 2694
#define CMIC_GP2_RST_Lf 2695
#define CMIC_GP_RST_Lf 2696
#define CMIC_GX12_RST_Lf 2697
#define CMIC_GX2_RST_Lf 2698
#define CMIC_GX4_RST_Lf 2699
#define CMIC_GX8_0_RST_Lf 2700
#define CMIC_GX8_1_RST_Lf 2701
#define CMIC_GX8_2_RST_Lf 2702
#define CMIC_GX8_SERDES_0_RST_Lf 2703
#define CMIC_GX8_SERDES_1_RST_Lf 2704
#define CMIC_GX8_SERDES_2_RST_Lf 2705
#define CMIC_GX9_RST_Lf 2706
#define CMIC_GXP_RST_Lf 2707
#define CMIC_HIG_HDR_UDF20_ENf 2708
#define CMIC_HIG_HDR_UDF21_ENf 2709
#define CMIC_HIG_HDR_UDF22_ENf 2710
#define CMIC_IP_RST_Lf 2711
#define CMIC_LINK_STATUS_CHANGE_STICKYf 2712
#define CMIC_MCS_PING_PONG_RDBUF0_MEM0_STBYf 2713
#define CMIC_MCS_PING_PONG_RDBUF0_MEM0_TMf 2714
#define CMIC_MCS_PING_PONG_RDBUF0_MEM1_STBYf 2715
#define CMIC_MCS_PING_PONG_RDBUF0_MEM1_TMf 2716
#define CMIC_MCS_PING_PONG_RDBUF1_MEM0_STBYf 2717
#define CMIC_MCS_PING_PONG_RDBUF1_MEM0_TMf 2718
#define CMIC_MCS_PING_PONG_RDBUF1_MEM1_STBYf 2719
#define CMIC_MCS_PING_PONG_RDBUF1_MEM1_TMf 2720
#define CMIC_MCS_PING_PONG_WRBUF0_MEM0_STBYf 2721
#define CMIC_MCS_PING_PONG_WRBUF0_MEM0_TMf 2722
#define CMIC_MCS_PING_PONG_WRBUF0_MEM1_STBYf 2723
#define CMIC_MCS_PING_PONG_WRBUF0_MEM1_TMf 2724
#define CMIC_MCS_PING_PONG_WRBUF1_MEM0_STBYf 2725
#define CMIC_MCS_PING_PONG_WRBUF1_MEM0_TMf 2726
#define CMIC_MCS_PING_PONG_WRBUF1_MEM1_STBYf 2727
#define CMIC_MCS_PING_PONG_WRBUF1_MEM1_TMf 2728
#define CMIC_MMU_RST_Lf 2729
#define CMIC_OTPC_RST_Lf 2730
#define CMIC_PG0_RST_Lf 2731
#define CMIC_PG1_RST_Lf 2732
#define CMIC_PG2_RST_Lf 2733
#define CMIC_PG3_RST_Lf 2734
#define CMIC_PVT_RST_Lf 2735
#define CMIC_QGPHY0_RST_Lf 2736
#define CMIC_QGPHY1_RST_Lf 2737
#define CMIC_QSGMII2X0_RST_Lf 2738
#define CMIC_QSGMII2X1_RST_Lf 2739
#define CMIC_QSGMII2X_SERDES_0_RST_Lf 2740
#define CMIC_QSGMII2X_SERDES_1_RST_Lf 2741
#define CMIC_QSGMII2X_SERDES_2_RST_Lf 2742
#define CMIC_REMOVE_HIGIG_HDRf 2743
#define CMIC_REQ_ENABLEf 2744
#define CMIC_SB0_DDR_RST_Lf 2745
#define CMIC_SB1_DDR_RST_Lf 2746
#define CMIC_SP_RST_Lf 2747
#define CMIC_TCAM_RST_Lf 2748
#define CMIC_TDM_CONTROLf 2749
#define CMIC_TEMP_MON_PEAK_RST_Lf 2750
#define CMIC_TO_CORE_PLL_LOADf 2751
#define CMIC_TO_XG_PLL0_SW_OVWRf 2752
#define CMIC_TO_XG_PLL1_SW_OVWRf 2753
#define CMIC_TO_XG_PLL2_SW_OVWRf 2754
#define CMIC_TO_XG_PLL3_SW_OVWRf 2755
#define CMIC_XG0_PLL_RST_Lf 2756
#define CMIC_XG1_PLL_RST_Lf 2757
#define CMIC_XGP0_RST_Lf 2758
#define CMIC_XGP1_RST_Lf 2759
#define CMIC_XGP2_RST_Lf 2760
#define CMIC_XGP3_RST_Lf 2761
#define CMIC_XGPLL_LOCKf 2762
#define CMIC_XGXS_RST_Lf 2763
#define CMIC_XG_PLL0_POST_RST_Lf 2764
#define CMIC_XG_PLL0_RST_Lf 2765
#define CMIC_XG_PLL1_POST_RST_Lf 2766
#define CMIC_XG_PLL1_RST_Lf 2767
#define CMIC_XG_PLL2_POST_RST_Lf 2768
#define CMIC_XG_PLL2_RST_Lf 2769
#define CMIC_XG_PLL3_POST_RST_Lf 2770
#define CMIC_XG_PLL3_RST_Lf 2771
#define CMIC_XG_PLL_LOCKf 2772
#define CMIC_XG_PLL_RST_Lf 2773
#define CMIC_XP0_RST_Lf 2774
#define CMIC_XP1_RST_Lf 2775
#define CMIC_XP2_RST_Lf 2776
#define CMIC_XP3_RST_Lf 2777
#define CMIC_XP_RST_Lf 2778
#define CMIC_XQP0_RST_Lf 2779
#define CMIC_XQP1_RST_Lf 2780
#define CMIC_XQP2_RST_Lf 2781
#define CMIC_XQP3_RST_Lf 2782
#define CMLf 2783
#define CML_2ED_OUT_ENf 2784
#define CML_BMAC_MOVEf 2785
#define CML_BMAC_NEWf 2786
#define CML_BYP_ENf 2787
#define CML_FLAGS_MOVEf 2788
#define CML_FLAGS_NEWf 2789
#define CML_OUTPUT_ENf 2790
#define CMPRf 2791
#define CMP_EM_RDAT_FRf 2792
#define CM_BUFFERf 2793
#define CM_ECC_ENf 2794
#define CM_ECC_ERRf 2795
#define CM_FIFO_OVERFLOWf 2796
#define CM_FIFO_OVERFLOW_DISINTf 2797
#define CM_FIFO_OVERFLOW_MASKf 2798
#define CM_FIFO_UNDERRUNf 2799
#define CM_FIFO_UNDERRUN_DISINTf 2800
#define CM_FIFO_UNDERRUN_MASKf 2801
#define CM_PAR_ERRf 2802
#define CM_RESETf 2803
#define CM_STARTCNTf 2804
#define CM_TMf 2805
#define CNf 2806
#define CNGf 2807
#define CNG00TOCFIf 2808
#define CNG01TOCFIf 2809
#define CNG10TOCFIf 2810
#define CNG11TOCFIf 2811
#define CNGCELLSETLIMITf 2812
#define CNGDYNCELLLIMITf 2813
#define CNGPKTSETLIMITf 2814
#define CNGPKTSETLIMIT0f 2815
#define CNGPKTSETLIMIT1f 2816
#define CNGPORTPKTLIMIT0f 2817
#define CNGPORTPKTLIMIT1f 2818
#define CNGTOTALDYNCELLLIMITf 2819
#define CNG_DROP_ENf 2820
#define CNG_MASKf 2821
#define CNG_VALUEf 2822
#define CNM_CNTf 2823
#define CNP_ES_COUNT_WRAPf 2824
#define CNP_EXT_SEARCHf 2825
#define CNP_EXT_SEARCH_COUNTf 2826
#define CNTf 2827
#define CNTAG_DELETE_PRI_BITMAPf 2828
#define CNTAG_PRESENTf 2829
#define CNTAG_PRESENT_MASKf 2830
#define CNTL_FRAME_COSf 2831
#define CNTL_FRAME_DPf 2832
#define CNTL_FRM_ENAf 2833
#define CNTMAXSIZEf 2834
#define CNTRIDf 2835
#define CNTWIDTHf 2836
#define CNT_0f 2837
#define CNT_1f 2838
#define CNT_MODEf 2839
#define CNT_VALUEf 2840
#define CODEf 2841
#define COLOR_TMf 2842
#define COL_WINf 2843
#define COMBINEf 2844
#define COMMANDf 2845
#define COMMAND_DONEf 2846
#define COMMAND_WORDf 2847
#define COMMITTED_BUCKETCOUNTf 2848
#define COMMITTED_BUCKETSIZEf 2849
#define COMMITTED_REFRESHCOUNTf 2850
#define COMMITTED_REFRESHMAXf 2851
#define COMMON_SCHAN_DONEf 2852
#define COMPARE_VLANf 2853
#define COMPLETEf 2854
#define COMPONENT_ID_0f 2855
#define COMPONENT_ID_1f 2856
#define COMPONENT_ID_2f 2857
#define COMPONENT_ID_3f 2858
#define CONCATENATE_HASH_FIELDSf 2859
#define CONCATENATE_HASH_FIELDS_ENTROPY_LABELf 2860
#define CONCURRENT_AP_MODEf 2861
#define CONDf 2862
#define CONFIDENTIALITY_OFFSETf 2863
#define CONFIGf 2864
#define CONFIGURATIONf 2865
#define CONFIG_INNER_TPID_ENABLEf 2866
#define CONFIG_OUTER_TPID_ENABLEf 2867
#define CONGESTION_STATEf 2868
#define CONG_DETECT_THRESH_0f 2869
#define CONG_DETECT_THRESH_1f 2870
#define CONG_DETECT_THRESH_2f 2871
#define CONG_STATEf 2872
#define CONTf 2873
#define CONTEXT_BREAK_PLANE_A_CNTf 2874
#define CONTEXT_BREAK_PLANE_B_CNTf 2875
#define CONTEXT_CLOSE_GT2_PER_TS_ERRORf 2876
#define CONTEXT_CLOSE_GT2_PER_TS_ERROR_DISINTf 2877
#define CONTEXT_CLOSE_GT2_PER_TS_HALT_ENf 2878
#define CONTEXT_CLOSE_NOT_OPEN_ERRORf 2879
#define CONTEXT_CLOSE_NOT_OPEN_ERROR_DISINTf 2880
#define CONTEXT_CLOSE_NOT_OPEN_HALT_ENf 2881
#define CONTEXT_CLOSE_SAW1_EXP0_ERRORf 2882
#define CONTEXT_CLOSE_SAW1_EXP0_ERROR_DISINTf 2883
#define CONTEXT_CLOSE_SAW1_EXP0_HALT_ENf 2884
#define CONTEXT_CLOSE_SAW2_EXP1_ERRORf 2885
#define CONTEXT_CLOSE_SAW2_EXP1_ERROR_DISINTf 2886
#define CONTEXT_CLOSE_SAW2_EXP1_HALT_ENf 2887
#define CONTEXT_CLOSE_SOT_BEFORE_TX_ERRORf 2888
#define CONTEXT_CLOSE_SOT_BEFORE_TX_ERROR_DISINTf 2889
#define CONTEXT_CLOSE_SOT_BEFORE_TX_HALT_ENf 2890
#define CONTEXT_ID_CMP_MASKf 2891
#define CONTEXT_ID_CMP_VALUEf 2892
#define CONTEXT_TAGf 2893
#define CONTINUOUSf 2894
#define CONTROLLED_PORT_ENABLEDf 2895
#define CONTROL_ERRORf 2896
#define CONTROL_PKT_MIB_COUNTER_MEM0_TMf 2897
#define CONTROL_PKT_MIB_COUNTER_MEM1_TMf 2898
#define COPYCOUNTf 2899
#define COPYCOUNTPOINTERf 2900
#define COPYTO_CPUf 2901
#define COPY_CORE_IS_IS_TO_CPUf 2902
#define COPY_COUNTf 2903
#define COPY_COUNT_0f 2904
#define COPY_COUNT_1f 2905
#define COPY_E2E_TO_CPUf 2906
#define COPY_PSE_TO_CPUf 2907
#define COPY_TO_CPUf 2908
#define COPY_TO_CPU_CAPTf 2909
#define COPY_TO_CPU_MASKf 2910
#define COPY_TO_CPU_VALUEf 2911
#define CORESIGHT_TRACE_IDf 2912
#define CORE_CLK_FREQ_SELf 2913
#define CORE_LOCAL_LPBKf 2914
#define CORE_PERST_Nf 2915
#define CORE_PLL0_TO_CMIC_LOCKf 2916
#define CORE_PLL1_TO_CMIC_LOCKf 2917
#define CORE_PLL2_TO_CMIC_LOCKf 2918
#define CORE_PLL3_TO_CMIC_LOCKf 2919
#define CORE_PLL4_TO_CMIC_LOCKf 2920
#define CORE_PLL5_TO_CMIC_LOCKf 2921
#define CORE_PLL_BYPASSf 2922
#define CORE_PLL_CLKIN_SELf 2923
#define CORE_PLL_CMIC_LOCKf 2924
#define CORE_PLL_LOCKf 2925
#define CORE_PLL_MSTR_TO_CMIC_LOCKf 2926
#define CORE_PLL_STATUSf 2927
#define CORE_PORT_MODEf 2928
#define CORE_RB_RST_Nf 2929
#define CORE_REMOTE_LPBKf 2930
#define CORE_RESET_Nf 2931
#define CORRECTED0f 2932
#define CORRECTED1f 2933
#define CORRECTED10f 2934
#define CORRECTED11f 2935
#define CORRECTED12f 2936
#define CORRECTED13f 2937
#define CORRECTED14f 2938
#define CORRECTED15f 2939
#define CORRECTED16f 2940
#define CORRECTED17f 2941
#define CORRECTED18f 2942
#define CORRECTED19f 2943
#define CORRECTED2f 2944
#define CORRECTED20f 2945
#define CORRECTED21f 2946
#define CORRECTED22f 2947
#define CORRECTED23f 2948
#define CORRECTED24f 2949
#define CORRECTED25f 2950
#define CORRECTED26f 2951
#define CORRECTED27f 2952
#define CORRECTED28f 2953
#define CORRECTED29f 2954
#define CORRECTED3f 2955
#define CORRECTED30f 2956
#define CORRECTED31f 2957
#define CORRECTED32f 2958
#define CORRECTED33f 2959
#define CORRECTED34f 2960
#define CORRECTED35f 2961
#define CORRECTED36f 2962
#define CORRECTED4f 2963
#define CORRECTED5f 2964
#define CORRECTED6f 2965
#define CORRECTED7f 2966
#define CORRECTED8f 2967
#define CORRECTED9f 2968
#define CORRECTED_BITMAP_ERROR_0f 2969
#define CORRECTED_BITMAP_ERROR_0_DISINTf 2970
#define CORRECTED_BITMAP_ERROR_1f 2971
#define CORRECTED_BITMAP_ERROR_1_DISINTf 2972
#define CORRECTED_BITMAP_ERROR_2f 2973
#define CORRECTED_BITMAP_ERROR_2_DISINTf 2974
#define CORRECTED_BITMAP_ERROR_3f 2975
#define CORRECTED_BITMAP_ERROR_3_DISINTf 2976
#define CORRECTED_ERROR_0f 2977
#define CORRECTED_ERROR_0_DISINTf 2978
#define CORRECTED_ERROR_1f 2979
#define CORRECTED_ERROR_1_DISINTf 2980
#define CORRECTED_ERROR_2f 2981
#define CORRECTED_ERROR_2_DISINTf 2982
#define CORRECTED_ERROR_3f 2983
#define CORRECTED_ERROR_3_DISINTf 2984
#define CORRECTED_ERROR_4f 2985
#define CORRECTED_ERROR_4_DISINTf 2986
#define CORRECTED_ERROR_5f 2987
#define CORRECTED_ERROR_5_DISINTf 2988
#define CORRECTED_ERROR_6f 2989
#define CORRECTED_ERROR_6_DISINTf 2990
#define CORRECTED_ERROR_7f 2991
#define CORRECTED_ERROR_7_DISINTf 2992
#define CORRECTED_STACK_ERROR_0f 2993
#define CORRECTED_STACK_ERROR_0_DISINTf 2994
#define CORRECTED_STACK_ERROR_1f 2995
#define CORRECTED_STACK_ERROR_1_DISINTf 2996
#define CORRECTED_STACK_ERROR_2f 2997
#define CORRECTED_STACK_ERROR_2_DISINTf 2998
#define CORRECTED_STACK_ERROR_3f 2999
#define CORRECTED_STACK_ERROR_3_DISINTf 3000
#define COR_1B_ERRf 3001
#define COSf 3002
#define COS0f 3003
#define COS0OR4_HOL_BITMAPf 3004
#define COS0THDMODEf 3005
#define COS0WEIGHTf 3006
#define COS0_23_BMPf 3007
#define COS0_7_BMPf 3008
#define COS0_DROP_STATEf 3009
#define COS0_ENABLEf 3010
#define COS0_ENDADDRESSf 3011
#define COS0_HOL_BITMAPf 3012
#define COS0_HOL_BITMAP_HIf 3013
#define COS0_HOL_BITMAP_LOf 3014
#define COS0_IS_SPf 3015
#define COS0_PGf 3016
#define COS0_SPIDf 3017
#define COS0_USED_PRI0_SHAREDf 3018
#define COS0_USED_Q_MINf 3019
#define COS0_USED_Q_SHAREDf 3020
#define COS0_USED_RED_SHAREDf 3021
#define COS0_USED_YELLOW_SHAREDf 3022
#define COS1f 3023
#define COS10f 3024
#define COS11f 3025
#define COS12f 3026
#define COS13f 3027
#define COS14f 3028
#define COS15f 3029
#define COS15_14_BMPf 3030
#define COS1OR5_HOL_BITMAPf 3031
#define COS1THDMODEf 3032
#define COS1WEIGHTf 3033
#define COS1_DROP_STATEf 3034
#define COS1_ENABLEf 3035
#define COS1_ENDADDRESSf 3036
#define COS1_HOL_BITMAPf 3037
#define COS1_HOL_BITMAP_HIf 3038
#define COS1_HOL_BITMAP_LOf 3039
#define COS1_IS_SPf 3040
#define COS1_PGf 3041
#define COS1_SPIDf 3042
#define COS1_USED_PRI0_SHAREDf 3043
#define COS1_USED_Q_MINf 3044
#define COS1_USED_Q_SHAREDf 3045
#define COS1_USED_RED_SHAREDf 3046
#define COS1_USED_YELLOW_SHAREDf 3047
#define COS2f 3048
#define COS2OR6_HOL_BITMAPf 3049
#define COS2THDMODEf 3050
#define COS2WEIGHTf 3051
#define COS2_DROP_STATEf 3052
#define COS2_ENABLEf 3053
#define COS2_ENDADDRESSf 3054
#define COS2_HOL_BITMAPf 3055
#define COS2_HOL_BITMAP_HIf 3056
#define COS2_HOL_BITMAP_LOf 3057
#define COS2_IS_SPf 3058
#define COS2_PGf 3059
#define COS2_SPIDf 3060
#define COS2_USED_PRI0_SHAREDf 3061
#define COS2_USED_Q_MINf 3062
#define COS2_USED_Q_SHAREDf 3063
#define COS2_USED_RED_SHAREDf 3064
#define COS2_USED_YELLOW_SHAREDf 3065
#define COS3f 3066
#define COS3OR7_HOL_BITMAPf 3067
#define COS3THDMODEf 3068
#define COS3WEIGHTf 3069
#define COS3_DROP_STATEf 3070
#define COS3_ENABLEf 3071
#define COS3_ENDADDRESSf 3072
#define COS3_HOL_BITMAPf 3073
#define COS3_HOL_BITMAP_HIf 3074
#define COS3_HOL_BITMAP_LOf 3075
#define COS3_IS_SPf 3076
#define COS3_PGf 3077
#define COS3_SPIDf 3078
#define COS3_USED_PRI0_SHAREDf 3079
#define COS3_USED_Q_MINf 3080
#define COS3_USED_Q_SHAREDf 3081
#define COS3_USED_RED_SHAREDf 3082
#define COS3_USED_YELLOW_SHAREDf 3083
#define COS4f 3084
#define COS4THDMODEf 3085
#define COS4WEIGHTf 3086
#define COS4_DROP_STATEf 3087
#define COS4_ENABLEf 3088
#define COS4_ENDADDRESSf 3089
#define COS4_HOL_BITMAPf 3090
#define COS4_HOL_BITMAP_HIf 3091
#define COS4_HOL_BITMAP_LOf 3092
#define COS4_IS_SPf 3093
#define COS4_PGf 3094
#define COS4_SPIDf 3095
#define COS4_USED_PRI0_SHAREDf 3096
#define COS4_USED_Q_MINf 3097
#define COS4_USED_Q_SHAREDf 3098
#define COS4_USED_RED_SHAREDf 3099
#define COS4_USED_YELLOW_SHAREDf 3100
#define COS5f 3101
#define COS5THDMODEf 3102
#define COS5WEIGHTf 3103
#define COS5_DROP_STATEf 3104
#define COS5_ENABLEf 3105
#define COS5_ENDADDRESSf 3106
#define COS5_HOL_BITMAPf 3107
#define COS5_HOL_BITMAP_HIf 3108
#define COS5_HOL_BITMAP_LOf 3109
#define COS5_IS_SPf 3110
#define COS5_PGf 3111
#define COS5_SPIDf 3112
#define COS5_USED_PRI0_SHAREDf 3113
#define COS5_USED_Q_MINf 3114
#define COS5_USED_Q_SHAREDf 3115
#define COS5_USED_RED_SHAREDf 3116
#define COS5_USED_YELLOW_SHAREDf 3117
#define COS6f 3118
#define COS6THDMODEf 3119
#define COS6WEIGHTf 3120
#define COS6_DROP_STATEf 3121
#define COS6_ENABLEf 3122
#define COS6_ENDADDRESSf 3123
#define COS6_HOL_BITMAPf 3124
#define COS6_HOL_BITMAP_HIf 3125
#define COS6_HOL_BITMAP_LOf 3126
#define COS6_IS_SPf 3127
#define COS6_PGf 3128
#define COS6_SPIDf 3129
#define COS6_USED_PRI0_SHAREDf 3130
#define COS6_USED_Q_MINf 3131
#define COS6_USED_Q_SHAREDf 3132
#define COS6_USED_RED_SHAREDf 3133
#define COS6_USED_YELLOW_SHAREDf 3134
#define COS7f 3135
#define COS7THDMODEf 3136
#define COS7WEIGHTf 3137
#define COS7_DROP_STATEf 3138
#define COS7_ENABLEf 3139
#define COS7_ENDADDRESSf 3140
#define COS7_HOL_BITMAPf 3141
#define COS7_HOL_BITMAP_HIf 3142
#define COS7_HOL_BITMAP_LOf 3143
#define COS7_IS_SPf 3144
#define COS7_PGf 3145
#define COS7_SPIDf 3146
#define COS7_USED_PRI0_SHAREDf 3147
#define COS7_USED_Q_MINf 3148
#define COS7_USED_Q_SHAREDf 3149
#define COS7_USED_RED_SHAREDf 3150
#define COS7_USED_YELLOW_SHAREDf 3151
#define COS8f 3152
#define COS8_ENABLEf 3153
#define COS8_IS_SPf 3154
#define COS8_SPIDf 3155
#define COS9f 3156
#define COS9_ENABLEf 3157
#define COS9_IS_SPf 3158
#define COS9_SPIDf 3159
#define COSARBf 3160
#define COSCNT0f 3161
#define COSCNT1f 3162
#define COSCNT2f 3163
#define COSCNT3f 3164
#define COSCNT4f 3165
#define COSCNT5f 3166
#define COSCNT6f 3167
#define COSCNT7f 3168
#define COSC_TEST_ENABLEf 3169
#define COSLC_COUNTf 3170
#define COSMASKf 3171
#define COSMASKRXENf 3172
#define COSQUEUESTATf 3173
#define COSWEIGHTSf 3174
#define COS_BITMAPf 3175
#define COS_BIT_OFFSETf 3176
#define COS_BMPf 3177
#define COS_BYTE_OFFSETf 3178
#define COS_COUNTf 3179
#define COS_DSTf 3180
#define COS_ENABLEf 3181
#define COS_IS_SPf 3182
#define COS_MAP_0f 3183
#define COS_MAP_1f 3184
#define COS_MAP_10f 3185
#define COS_MAP_11f 3186
#define COS_MAP_12f 3187
#define COS_MAP_13f 3188
#define COS_MAP_14f 3189
#define COS_MAP_15f 3190
#define COS_MAP_16f 3191
#define COS_MAP_17f 3192
#define COS_MAP_18f 3193
#define COS_MAP_19f 3194
#define COS_MAP_2f 3195
#define COS_MAP_20f 3196
#define COS_MAP_21f 3197
#define COS_MAP_22f 3198
#define COS_MAP_23f 3199
#define COS_MAP_24f 3200
#define COS_MAP_25f 3201
#define COS_MAP_26f 3202
#define COS_MAP_27f 3203
#define COS_MAP_28f 3204
#define COS_MAP_29f 3205
#define COS_MAP_3f 3206
#define COS_MAP_30f 3207
#define COS_MAP_31f 3208
#define COS_MAP_32f 3209
#define COS_MAP_33f 3210
#define COS_MAP_34f 3211
#define COS_MAP_35f 3212
#define COS_MAP_36f 3213
#define COS_MAP_37f 3214
#define COS_MAP_38f 3215
#define COS_MAP_39f 3216
#define COS_MAP_4f 3217
#define COS_MAP_40f 3218
#define COS_MAP_41f 3219
#define COS_MAP_42f 3220
#define COS_MAP_43f 3221
#define COS_MAP_44f 3222
#define COS_MAP_45f 3223
#define COS_MAP_46f 3224
#define COS_MAP_47f 3225
#define COS_MAP_48f 3226
#define COS_MAP_49f 3227
#define COS_MAP_5f 3228
#define COS_MAP_50f 3229
#define COS_MAP_51f 3230
#define COS_MAP_52f 3231
#define COS_MAP_53f 3232
#define COS_MAP_54f 3233
#define COS_MAP_55f 3234
#define COS_MAP_56f 3235
#define COS_MAP_57f 3236
#define COS_MAP_58f 3237
#define COS_MAP_59f 3238
#define COS_MAP_6f 3239
#define COS_MAP_60f 3240
#define COS_MAP_61f 3241
#define COS_MAP_62f 3242
#define COS_MAP_63f 3243
#define COS_MAP_7f 3244
#define COS_MAP_8f 3245
#define COS_MAP_9f 3246
#define COS_MASKf 3247
#define COS_MODEf 3248
#define COS_MODE_SELf 3249
#define COS_PRIf 3250
#define COS_PROFILEf 3251
#define COS_QUEUEf 3252
#define COS_RX_ENf 3253
#define COS_STATEf 3254
#define COS_SWITCH_ERRORf 3255
#define COS_SWITCH_ERROR_DISINTf 3256
#define COS_VALUEf 3257
#define COUNTf 3258
#define COUNTAf 3259
#define COUNTBf 3260
#define COUNTERf 3261
#define COUNTER0f 3262
#define COUNTER1f 3263
#define COUNTER2f 3264
#define COUNTER3f 3265
#define COUNTER_ENABLEf 3266
#define COUNTER_ENABLE_EVENT_1f 3267
#define COUNTER_ENABLE_EVENT_2f 3268
#define COUNTER_IDXf 3269
#define COUNTER_INDEXf 3270
#define COUNTER_MODEf 3271
#define COUNTER_POOL_ENABLEf 3272
#define COUNTER_RELOAD_EVENT_1f 3273
#define COUNTER_RELOAD_EVENT_2f 3274
#define COUNTER_RELOAD_VALUE_1f 3275
#define COUNTER_RELOAD_VALUE_2f 3276
#define COUNTER_ROLLOVERf 3277
#define COUNTER_SLICE_0_CORRECTED_ERRORf 3278
#define COUNTER_SLICE_0_CORRECTED_ERROR_DISINTf 3279
#define COUNTER_SLICE_0_ENABLE_ECCf 3280
#define COUNTER_SLICE_0_ERROR_ADDRf 3281
#define COUNTER_SLICE_0_FORCE_UNCORRECTABLE_ERRORf 3282
#define COUNTER_SLICE_0_INITf 3283
#define COUNTER_SLICE_0_INIT_DONEf 3284
#define COUNTER_SLICE_0_INIT_DONE_DISINTf 3285
#define COUNTER_SLICE_0_UNCORRECTED_ERRORf 3286
#define COUNTER_SLICE_0_UNCORRECTED_ERROR_DISINTf 3287
#define COUNTER_SLICE_1_CORRECTED_ERRORf 3288
#define COUNTER_SLICE_1_CORRECTED_ERROR_DISINTf 3289
#define COUNTER_SLICE_1_ENABLE_ECCf 3290
#define COUNTER_SLICE_1_ERROR_ADDRf 3291
#define COUNTER_SLICE_1_FORCE_UNCORRECTABLE_ERRORf 3292
#define COUNTER_SLICE_1_INITf 3293
#define COUNTER_SLICE_1_INIT_DONEf 3294
#define COUNTER_SLICE_1_INIT_DONE_DISINTf 3295
#define COUNTER_SLICE_1_UNCORRECTED_ERRORf 3296
#define COUNTER_SLICE_1_UNCORRECTED_ERROR_DISINTf 3297
#define COUNTER_SLICE_2_CORRECTED_ERRORf 3298
#define COUNTER_SLICE_2_CORRECTED_ERROR_DISINTf 3299
#define COUNTER_SLICE_2_ENABLE_ECCf 3300
#define COUNTER_SLICE_2_ERROR_ADDRf 3301
#define COUNTER_SLICE_2_FORCE_UNCORRECTABLE_ERRORf 3302
#define COUNTER_SLICE_2_INITf 3303
#define COUNTER_SLICE_2_INIT_DONEf 3304
#define COUNTER_SLICE_2_INIT_DONE_DISINTf 3305
#define COUNTER_SLICE_2_UNCORRECTED_ERRORf 3306
#define COUNTER_SLICE_2_UNCORRECTED_ERROR_DISINTf 3307
#define COUNTER_SLICE_3_CORRECTED_ERRORf 3308
#define COUNTER_SLICE_3_CORRECTED_ERROR_DISINTf 3309
#define COUNTER_SLICE_3_ENABLE_ECCf 3310
#define COUNTER_SLICE_3_ERROR_ADDRf 3311
#define COUNTER_SLICE_3_FORCE_UNCORRECTABLE_ERRORf 3312
#define COUNTER_SLICE_3_INITf 3313
#define COUNTER_SLICE_3_INIT_DONEf 3314
#define COUNTER_SLICE_3_INIT_DONE_DISINTf 3315
#define COUNTER_SLICE_3_UNCORRECTED_ERRORf 3316
#define COUNTER_SLICE_3_UNCORRECTED_ERROR_DISINTf 3317
#define COUNTER_VALUE_1f 3318
#define COUNTER_VALUE_2f 3319
#define COUNTER_WR_ENBf 3320
#define COUNT_0f 3321
#define COUNT_1f 3322
#define COUNT_2f 3323
#define COUNT_3f 3324
#define COUNT_Af 3325
#define COUNT_Bf 3326
#define COUNT_ECC_1Bf 3327
#define COUNT_ENABLEf 3328
#define COUNT_GTE_HITHRf 3329
#define COUNT_HI_THRf 3330
#define COUNT_LO_THRf 3331
#define COUNT_MARGINf 3332
#define COUNT_VALUEf 3333
#define COUPLING_FLAGf 3334
#define COUT_PIN_G_COLORf 3335
#define COUT_PIN_G_DEC_Cf 3336
#define COUT_PIN_G_DEC_Pf 3337
#define COUT_PIN_R_COLORf 3338
#define COUT_PIN_R_DEC_Cf 3339
#define COUT_PIN_R_DEC_Pf 3340
#define COUT_PIN_Y_COLORf 3341
#define COUT_PIN_Y_DEC_Cf 3342
#define COUT_PIN_Y_DEC_Pf 3343
#define COUT_POUT_G_COLORf 3344
#define COUT_POUT_G_DEC_Cf 3345
#define COUT_POUT_G_DEC_Pf 3346
#define COUT_POUT_R_COLORf 3347
#define COUT_POUT_R_DEC_Cf 3348
#define COUT_POUT_R_DEC_Pf 3349
#define COUT_POUT_Y_COLORf 3350
#define COUT_POUT_Y_DEC_Cf 3351
#define COUT_POUT_Y_DEC_Pf 3352
#define CPf 3353
#define CPBUSCHECKOFFf 3354
#define CPBUS_PHASEf 3355
#define CPB_DCMf 3356
#define CPB_PAR_ERRf 3357
#define CPB_PMf 3358
#define CPB_TMf 3359
#define CPHAf 3360
#define CPOLf 3361
#define CPORT_THRESHOLDf 3362
#define CPQEQf 3363
#define CPQERRORPOINTERf 3364
#define CPQLERRf 3365
#define CPQ_COS_QEMPTYf 3366
#define CPQ_EN0f 3367
#define CPQ_EN1f 3368
#define CPQ_EN2f 3369
#define CPQ_EN3f 3370
#define CPQ_EN4f 3371
#define CPQ_EN5f 3372
#define CPQ_EN6f 3373
#define CPQ_EN7f 3374
#define CPQ_EN8f 3375
#define CPQ_EN9f 3376
#define CPQ_JITTERf 3377
#define CPQ_LENOLDf 3378
#define CPQ_PROFILE_INDEX0f 3379
#define CPQ_PROFILE_INDEX1f 3380
#define CPQ_PROFILE_INDEX2f 3381
#define CPQ_PROFILE_INDEX3f 3382
#define CPQ_PROFILE_INDEX4f 3383
#define CPQ_PROFILE_INDEX5f 3384
#define CPQ_PROFILE_INDEX6f 3385
#define CPQ_PROFILE_INDEX7f 3386
#define CPQ_PROFILE_INDEX8f 3387
#define CPQ_PROFILE_INDEX9f 3388
#define CPQ_QNTZFBf 3389
#define CPQ_SIf 3390
#define CPQ_TSSLSf 3391
#define CPRf 3392
#define CPS_RESETf 3393
#define CPS_RESET_MASKf 3394
#define CPTQPf 3395
#define CPUf 3396
#define CPUHALT_Nf 3397
#define CPUPKTMETER_FASTCLKf 3398
#define CPUREQ_IDLEf 3399
#define CPUREQ_READYf 3400
#define CPUREQ_READ_RETURN_QUEUEf 3401
#define CPUREQ_STATE_0f 3402
#define CPUREQ_STATE_1f 3403
#define CPUREQ_STATE_2f 3404
#define CPUREQ_STATE_3f 3405
#define CPUREQ_WRITE_DATA_QUEUEf 3406
#define CPUSLOTMINTIMERf 3407
#define CPUXQ_HEADERf 3408
#define CPU_BIST_ENf 3409
#define CPU_CELL_WAIT_COUNTf 3410
#define CPU_COSf 3411
#define CPU_COS_BUCKET_OVERFLOWf 3412
#define CPU_COS_BUCKET_OVERFLOW_MASKf 3413
#define CPU_COS_CAPTf 3414
#define CPU_COS_MAP_TCAM_TMf 3415
#define CPU_DEFAULT_PRIORITYf 3416
#define CPU_FPCOPY_PRIORITYf 3417
#define CPU_ICMP_REDIRECT_PRIORITYf 3418
#define CPU_LKUPFAIL_PRIORITYf 3419
#define CPU_MAC_LIMIT_PRIORITYf 3420
#define CPU_MEMBIST_ENf 3421
#define CPU_MH_CONTROL_PRIORITYf 3422
#define CPU_MIRROR_PRIORITYf 3423
#define CPU_MTUFAIL_PRIORITYf 3424
#define CPU_NOTIFIEDf 3425
#define CPU_NOTIFYf 3426
#define CPU_OPCODEf 3427
#define CPU_PORTNUMf 3428
#define CPU_PORT_BLOCK_MASKf 3429
#define CPU_PORT_BUCKET_OVERFLOWf 3430
#define CPU_PORT_BUCKET_OVERFLOW_MASKf 3431
#define CPU_PROTOCOL_PRIORITYf 3432
#define CPU_PROTO_ARP_PRIORITYf 3433
#define CPU_PROTO_BPDU_PRIORITYf 3434
#define CPU_PROTO_DHCP_PRIORITYf 3435
#define CPU_PROTO_EXCEPTIONS_PRIORITYf 3436
#define CPU_PROTO_IGMP_PRIORITYf 3437
#define CPU_PROTO_IPMC_RESERVED_PRIORITYf 3438
#define CPU_PROTO_IP_OPTIONS_PRIORITYf 3439
#define CPU_PROTO_MMRP_PRIORITYf 3440
#define CPU_PROTO_SRP_PRIORITYf 3441
#define CPU_PROTO_TS_PRIORITYf 3442
#define CPU_QUEUE_IDf 3443
#define CPU_QUEUE_NUMf 3444
#define CPU_SFLOW_PRIORITYf 3445
#define CPU_STATS_PORT_NUMf 3446
#define CPU_TCf 3447
#define CPU_TC_ENABLEf 3448
#define CPU_TS_POLICY_PAR_ERRf 3449
#define CPU_URGENTf 3450
#define CPU_VFPCOPY_PRIORITYf 3451
#define CPU_WR_TO_ACTIVE_TDMCALf 3452
#define CPU_WR_TO_ACTIVE_TDMCAL_DISINTf 3453
#define CPWf 3454
#define CP_END_END_FAILUREf 3455
#define CP_PORTf 3456
#define CP_QNUMf 3457
#define CP_Q_PROFILE_INDEXf 3458
#define CP_START_AND_END_END_FAILUREf 3459
#define CP_START_START_FAILUREf 3460
#define CQQCFG0_RANGEf 3461
#define CQQCFG1_RANGEf 3462
#define CQ_ACKf 3463
#define CQ_ERRf 3464
#define CQ_REQf 3465
#define CRCf 3466
#define CRCBYTESf 3467
#define CRCENf 3468
#define CRCERRORINTMASKf 3469
#define CRCGENDISf 3470
#define CRCSKIPRXSOPf 3471
#define CRCSKIPTXSOPf 3472
#define CRC_CNT0f 3473
#define CRC_CNT1f 3474
#define CRC_CNT2f 3475
#define CRC_ENf 3476
#define CRC_ERRORf 3477
#define CRC_ERROR_DISINTf 3478
#define CRC_ERROR_DROP_ENABLEf 3479
#define CRC_ERROR_MASKf 3480
#define CRC_ERR_CNT_Af 3481
#define CRC_ERR_CNT_A_DISINTf 3482
#define CRC_ERR_CNT_Bf 3483
#define CRC_ERR_CNT_B_DISINTf 3484
#define CRC_ERR_COUNTERf 3485
#define CRC_FWDf 3486
#define CRC_MODEf 3487
#define CRC_REGEN_MODEf 3488
#define CREDITf 3489
#define CREDITOR_RATE_EXPf 3490
#define CREDITOR_RATE_MANTf 3491
#define CREDITOR_STATEf 3492
#define CREDITOR_STATE0f 3493
#define CREDITOR_STATE1f 3494
#define CREDITOR_STATE2f 3495
#define CREDITOR_STATE3f 3496
#define CREDITOR_STATE_MAPf 3497
#define CREDITSf 3498
#define CREDIT_CELL_XMIT_BUS_ADDRESSf 3499
#define CREDIT_CELL_XMIT_BUS_HITf 3500
#define CREDIT_SHAPE_BUS_ADDRESSf 3501
#define CREDIT_SHAPE_BUS_HITf 3502
#define CROSS_COUPLED_MEMORYDMA_DONEf 3503
#define CRRU_ARBSELf 3504
#define CSf 3505
#define CSAf 3506
#define CSBf 3507
#define CSCf 3508
#define CSDf 3509
#define CSE_CMDMEM_DONEf 3510
#define CSE_SEL_EM_LATENCY7f 3511
#define CSRC_3CI_PLUSf 3512
#define CS_BOND_MAX_COUNTERf 3513
#define CS_DEQUEUE_HIGH_QUEUE_IDf 3514
#define CS_DEQUEUE_LOW_QUEUE_IDf 3515
#define CS_DEQ_SEGMENTf 3516
#define CS_IF0_FIFO_OVERFLOWf 3517
#define CS_IF0_FIFO_OVERFLOW_DISINTf 3518
#define CS_IF1_FIFO_OVERFLOWf 3519
#define CS_IF1_FIFO_OVERFLOW_DISINTf 3520
#define CS_TREX2_DEBUG_ENABLEf 3521
#define CS_VECTOR_ON_GOOD_PACKET_ONLYf 3522
#define CT0f 3523
#define CT1f 3524
#define CT2f 3525
#define CT3f 3526
#define CTAP_ADJf 3527
#define CTLf 3528
#define CTL_RX_BAD_LANEf 3529
#define CTL_RX_BURSTMAXf 3530
#define CTL_RX_FORCE_RESYNC_PULSEf 3531
#define CTL_RX_HAS_BAD_LANEf 3532
#define CTL_RX_LANE_SWAP_0f 3533
#define CTL_RX_LANE_SWAP_1f 3534
#define CTL_RX_LANE_SWAP_10f 3535
#define CTL_RX_LANE_SWAP_11f 3536
#define CTL_RX_LANE_SWAP_12f 3537
#define CTL_RX_LANE_SWAP_13f 3538
#define CTL_RX_LANE_SWAP_14f 3539
#define CTL_RX_LANE_SWAP_15f 3540
#define CTL_RX_LANE_SWAP_2f 3541
#define CTL_RX_LANE_SWAP_3f 3542
#define CTL_RX_LANE_SWAP_4f 3543
#define CTL_RX_LANE_SWAP_5f 3544
#define CTL_RX_LANE_SWAP_6f 3545
#define CTL_RX_LANE_SWAP_7f 3546
#define CTL_RX_LANE_SWAP_8f 3547
#define CTL_RX_LANE_SWAP_9f 3548
#define CTL_RX_LAST_LANEf 3549
#define CTL_RX_MFRAMELEN_MINUS1f 3550
#define CTL_RX_PACKET_MODEf 3551
#define CTL_SEL_WC_TCLK_OUTf 3552
#define CTL_STATE_0f 3553
#define CTL_STATE_1f 3554
#define CTL_STATE_2f 3555
#define CTL_STATE_3f 3556
#define CTL_TX_BAD_LANEf 3557
#define CTL_TX_BURSTMAXf 3558
#define CTL_TX_BURSTSHORTf 3559
#define CTL_TX_CALLEN_MINUS1f 3560
#define CTL_TX_DISABLE_SKIPWORDf 3561
#define CTL_TX_ERRINJ_BADBCTL_DONEf 3562
#define CTL_TX_ERRINJ_BADBCTL_GOf 3563
#define CTL_TX_ERRINJ_BADEOP_DONEf 3564
#define CTL_TX_ERRINJ_BADEOP_GOf 3565
#define CTL_TX_ERRINJ_BADIDLE_DONEf 3566
#define CTL_TX_ERRINJ_BADIDLE_GOf 3567
#define CTL_TX_ERRINJ_BITERR_DONEf 3568
#define CTL_TX_ERRINJ_BITERR_GOf 3569
#define CTL_TX_ERRINJ_BITERR_LANEf 3570
#define CTL_TX_ERRINJ_CRC24_DONEf 3571
#define CTL_TX_ERRINJ_CRC24_GOf 3572
#define CTL_TX_ERRINJ_CRC32_LANEf 3573
#define CTL_TX_ERRINJ_DISPAR_CONTf 3574
#define CTL_TX_ERRINJ_DISPAR_DONEf 3575
#define CTL_TX_ERRINJ_DISPAR_GOf 3576
#define CTL_TX_ERRINJ_DISPAR_LANEf 3577
#define CTL_TX_ERRINJ_FRAMING_CONTf 3578
#define CTL_TX_ERRINJ_FRAMING_DONEf 3579
#define CTL_TX_ERRINJ_FRAMING_GOf 3580
#define CTL_TX_ERRINJ_FRAMING_LANEf 3581
#define CTL_TX_ERRINJ_IEEE_CRC32_DONEf 3582
#define CTL_TX_ERRINJ_IEEE_CRC32_GOf 3583
#define CTL_TX_ERRINJ_IL_CRC32_DONEf 3584
#define CTL_TX_ERRINJ_IL_CRC32_GOf 3585
#define CTL_TX_ERRINJ_MEOP_DONEf 3586
#define CTL_TX_ERRINJ_MEOP_GOf 3587
#define CTL_TX_ERRINJ_MSOP_DONEf 3588
#define CTL_TX_ERRINJ_MSOP_GOf 3589
#define CTL_TX_ERRINJ_SCRAM_CNTf 3590
#define CTL_TX_ERRINJ_SCRAM_DONEf 3591
#define CTL_TX_ERRINJ_SCRAM_GOf 3592
#define CTL_TX_ERRINJ_SCRAM_LANEf 3593
#define CTL_TX_ERRINJ_SYNC_CNTf 3594
#define CTL_TX_ERRINJ_SYNC_DONEf 3595
#define CTL_TX_ERRINJ_SYNC_GOf 3596
#define CTL_TX_ERRINJ_SYNC_LANEf 3597
#define CTL_TX_FC_CALLENf 3598
#define CTL_TX_HAS_BAD_LANEf 3599
#define CTL_TX_LANE_SWAP_0f 3600
#define CTL_TX_LANE_SWAP_1f 3601
#define CTL_TX_LANE_SWAP_10f 3602
#define CTL_TX_LANE_SWAP_11f 3603
#define CTL_TX_LANE_SWAP_12f 3604
#define CTL_TX_LANE_SWAP_13f 3605
#define CTL_TX_LANE_SWAP_14f 3606
#define CTL_TX_LANE_SWAP_15f 3607
#define CTL_TX_LANE_SWAP_2f 3608
#define CTL_TX_LANE_SWAP_3f 3609
#define CTL_TX_LANE_SWAP_4f 3610
#define CTL_TX_LANE_SWAP_5f 3611
#define CTL_TX_LANE_SWAP_6f 3612
#define CTL_TX_LANE_SWAP_7f 3613
#define CTL_TX_LANE_SWAP_8f 3614
#define CTL_TX_LANE_SWAP_9f 3615
#define CTL_TX_LAST_LANEf 3616
#define CTL_TX_MFRAMELEN_MINUS1f 3617
#define CTL_TX_MUBITSf 3618
#define CTL_TX_RDYOUT_THRESHf 3619
#define CTL_TX_RLIM_DELTAf 3620
#define CTL_TX_RLIM_ENABLEf 3621
#define CTL_TX_RLIM_INTVf 3622
#define CTL_TX_RLIM_MAXf 3623
#define CTRL_0f 3624
#define CTRL_1f 3625
#define CTRL_2f 3626
#define CTRL_3f 3627
#define CTRL_4f 3628
#define CTRL_DA1f 3629
#define CTRL_DA2f 3630
#define CTRL_DA3f 3631
#define CTRL_DA4f 3632
#define CTRL_DA5f 3633
#define CTRL_DA6f 3634
#define CTRL_ETHERTYPE1f 3635
#define CTRL_ETHERTYPE2f 3636
#define CTRL_PKTS_TO_CPUf 3637
#define CTRL_SAf 3638
#define CTRREADCLEARENf 3639
#define CTR_COLOR_CNT_ERRf 3640
#define CTR_COLOR_CNT_ERR_ENf 3641
#define CTR_CORRECTED_ERRORf 3642
#define CTR_CORRECTED_ERROR_DISINTf 3643
#define CTR_DEQ_WRAP_ERRORf 3644
#define CTR_DEQ_WRAP_ERROR_DISINTf 3645
#define CTR_ENABLE_PARITYf 3646
#define CTR_ENQ_WRAP_ERRORf 3647
#define CTR_ENQ_WRAP_ERROR_DISINTf 3648
#define CTR_ERRf 3649
#define CTR_FLEX_CNT_CORRECTED_ERRORf 3650
#define CTR_FLEX_CNT_CORRECTED_ERROR_DISINTf 3651
#define CTR_FLEX_CNT_ENABLE_ECCf 3652
#define CTR_FLEX_CNT_FORCE_UNCORRECTABLE_ERRORf 3653
#define CTR_FLEX_CNT_UNCORRECTED_ERRORf 3654
#define CTR_FLEX_CNT_UNCORRECTED_ERROR_DISINTf 3655
#define CTR_FORCE_PARITY_ERRORf 3656
#define CTR_INTRf 3657
#define CTR_INTR_DISINTf 3658
#define CTR_MC_CNTf 3659
#define CTR_MC_CNT_ENf 3660
#define CTR_MEM_CORRECTED_ERRORf 3661
#define CTR_MEM_CORRECTED_ERROR_DISINTf 3662
#define CTR_MEM_ENABLE_ECCf 3663
#define CTR_MEM_FORCE_UNCORRECTABLE_ERRORf 3664
#define CTR_MEM_UNCORRECTED_ERRORf 3665
#define CTR_MEM_UNCORRECTED_ERROR_DISINTf 3666
#define CTR_PARITY_CHK_ENf 3667
#define CTR_UC_CNTf 3668
#define CTR_UC_CNT_ENf 3669
#define CTR_UNCORRECTED_ERRORf 3670
#define CTR_UNCORRECTED_ERROR_DISINTf 3671
#define CTS_IDLEf 3672
#define CTS_READYf 3673
#define CTS_READ_RETURN_QUEUEf 3674
#define CTS_STATE_0f 3675
#define CTS_STATE_1f 3676
#define CTS_STATE_2f 3677
#define CTS_STATE_3f 3678
#define CTS_WRITE_DATA_QUEUEf 3679
#define CTXT_HIT_ALLOWf 3680
#define CTX_ACKf 3681
#define CTX_REQf 3682
#define CT_SLICE0f 3683
#define CT_SLICE1f 3684
#define CT_SLICE2f 3685
#define CT_SLICE3f 3686
#define CT_SLICE4f 3687
#define CT_SLICE5f 3688
#define CT_SLICE6f 3689
#define CT_SLICE7f 3690
#define CUPD40f 3691
#define CUPD_ACKf 3692
#define CUPD_GT2_PER_TS_ERRORf 3693
#define CUPD_GT2_PER_TS_ERROR_DISINTf 3694
#define CUPD_GT2_PER_TS_HALT_ENf 3695
#define CUPD_REQf 3696
#define CUPD_SAW0_ERRORf 3697
#define CUPD_SAW0_ERROR_DISINTf 3698
#define CUPD_SAW0_HALT_ENf 3699
#define CUPD_SAW1_EXP0_ERRORf 3700
#define CUPD_SAW1_EXP0_HALT_ENf 3701
#define CUPD_SAW1_EXP2_ERRORf 3702
#define CUPD_SAW1_EXP2_ERROR_DISINTf 3703
#define CUPD_SAW1_EXP2_HALT_ENf 3704
#define CUPD_SAW2_EXP1_ERRORf 3705
#define CUPD_SAW2_EXP1_ERROR_DISINTf 3706
#define CUPD_SAW2_EXP1_HALT_ENf 3707
#define CUPD_SOT_BEFORE_TX_ERRORf 3708
#define CUPD_SOT_BEFORE_TX_ERROR_DISINTf 3709
#define CUPD_SOT_BEFORE_TX_HALT_ENf 3710
#define CURPCf 3711
#define CURRENT_CALENDARf 3712
#define CURRENT_CHILDf 3713
#define CURRENT_CHILD_ODDf 3714
#define CURRENT_CSf 3715
#define CURRENT_CS_ODDf 3716
#define CURRENT_ERROR_CCM_DEFECTf 3717
#define CURRENT_PRIf 3718
#define CURRENT_PRI_ODDf 3719
#define CURRENT_RMEP_CCM_DEFECTf 3720
#define CURRENT_RMEP_INTERFACE_STATUS_DEFECTf 3721
#define CURRENT_RMEP_LAST_RDIf 3722
#define CURRENT_RMEP_PORT_STATUS_DEFECTf 3723
#define CURRENT_SEQ_STATEf 3724
#define CURRENT_SOME_RDI_DEFECTf 3725
#define CURRENT_SOME_RMEP_CCM_DEFECTf 3726
#define CURRENT_TIMEf 3727
#define CURRENT_TIME_Af 3728
#define CURRENT_TIME_Bf 3729
#define CURRENT_XCON_CCM_DEFECTf 3730
#define CURR_CMC0_CELLCNTf 3731
#define CURR_CMC1_CELLCNTf 3732
#define CURR_CMC2_CELLCNTf 3733
#define CURR_EPOCH_STATEf 3734
#define CURR_FAILOVERf 3735
#define CURR_IP_INTF_OWNER_IDf 3736
#define CURR_RPE_CELLCNTf 3737
#define CUR_ENTRY_ADRf 3738
#define CU_BUF0_CORRECTED_ERRORf 3739
#define CU_BUF0_ECC_ERROR_ADDRESSf 3740
#define CU_BUF0_ENABLE_ECCf 3741
#define CU_BUF0_FORCE_UNCORRECTABLE_ERRORf 3742
#define CU_BUF0_UNCORRECTED_ERRORf 3743
#define CU_BUF1_CORRECTED_ERRORf 3744
#define CU_BUF1_ECC_ERROR_ADDRESSf 3745
#define CU_BUF1_ENABLE_ECCf 3746
#define CU_BUF1_FORCE_UNCORRECTABLE_ERRORf 3747
#define CU_BUF1_UNCORRECTED_ERRORf 3748
#define CU_BUF2_CORRECTED_ERRORf 3749
#define CU_BUF2_ECC_ERROR_ADDRESSf 3750
#define CU_BUF2_ENABLE_ECCf 3751
#define CU_BUF2_FORCE_UNCORRECTABLE_ERRORf 3752
#define CU_BUF2_UNCORRECTED_ERRORf 3753
#define CU_BUF3_CORRECTED_ERRORf 3754
#define CU_BUF3_ECC_ERROR_ADDRESSf 3755
#define CU_BUF3_ENABLE_ECCf 3756
#define CU_BUF3_FORCE_UNCORRECTABLE_ERRORf 3757
#define CU_BUF3_UNCORRECTED_ERRORf 3758
#define CVIDf 3759
#define CVLAN_CFI_AS_CNGf 3760
#define CWLf 3761
#define CWORDf 3762
#define CW_CHECK_CTRLf 3763
#define CW_INSERT_FLAGf 3764
#define CW_PRESENTf 3765
#define CYCLES_PER_COUNTf 3766
#define CYCLES_PER_TICKf 3767
#define CZf 3768
#define C_ACTIVEf 3769
#define C_ACTIVE_0f 3770
#define C_EFf 3771
#define C_EF_NEXTf 3772
#define C_EMPTY_STATEf 3773
#define C_ETHERTYPEf 3774
#define C_ISID_MASKf 3775
#define C_ITAGf 3776
#define C_MAX_BUCKETf 3777
#define C_MAX_BUCKET_0f 3778
#define C_MAX_BUCKET_1f 3779
#define C_MAX_BUCKET_2f 3780
#define C_MAX_BUCKET_3f 3781
#define C_MAX_CYCLE_SELf 3782
#define C_MAX_CYCLE_SEL_0f 3783
#define C_MAX_CYCLE_SEL_1f 3784
#define C_MAX_CYCLE_SEL_2f 3785
#define C_MAX_CYCLE_SEL_3f 3786
#define C_MAX_REF_RATE_EXPf 3787
#define C_MAX_REF_RATE_EXP_0f 3788
#define C_MAX_REF_RATE_EXP_1f 3789
#define C_MAX_REF_RATE_EXP_2f 3790
#define C_MAX_REF_RATE_EXP_3f 3791
#define C_MAX_REF_RATE_MANTf 3792
#define C_MAX_REF_RATE_MANT_0f 3793
#define C_MAX_REF_RATE_MANT_1f 3794
#define C_MAX_REF_RATE_MANT_2f 3795
#define C_MAX_REF_RATE_MANT_3f 3796
#define C_MAX_THLD_EXPf 3797
#define C_MAX_THLD_EXP_0f 3798
#define C_MAX_THLD_EXP_1f 3799
#define C_MAX_THLD_EXP_2f 3800
#define C_MAX_THLD_EXP_3f 3801
#define C_MAX_THLD_MANTf 3802
#define C_MAX_THLD_MANT_0f 3803
#define C_MAX_THLD_MANT_1f 3804
#define C_MAX_THLD_MANT_2f 3805
#define C_MAX_THLD_MANT_3f 3806
#define C_MC_DMAC_Af 3807
#define C_MC_DMAC_Bf 3808
#define C_MID_PKTf 3809
#define C_MID_PKT_0f 3810
#define C_MID_SEGf 3811
#define C_MID_SEG_0f 3812
#define C_MIN_BUCKETf 3813
#define C_MIN_BUCKET_0f 3814
#define C_MIN_BUCKET_1f 3815
#define C_MIN_BUCKET_2f 3816
#define C_MIN_BUCKET_3f 3817
#define C_MIN_CYCLE_SELf 3818
#define C_MIN_CYCLE_SEL_0f 3819
#define C_MIN_CYCLE_SEL_1f 3820
#define C_MIN_CYCLE_SEL_2f 3821
#define C_MIN_CYCLE_SEL_3f 3822
#define C_MIN_NEXTf 3823
#define C_MIN_REF_RATE_EXPf 3824
#define C_MIN_REF_RATE_EXP_0f 3825
#define C_MIN_REF_RATE_EXP_1f 3826
#define C_MIN_REF_RATE_EXP_2f 3827
#define C_MIN_REF_RATE_EXP_3f 3828
#define C_MIN_REF_RATE_MANTf 3829
#define C_MIN_REF_RATE_MANT_0f 3830
#define C_MIN_REF_RATE_MANT_1f 3831
#define C_MIN_REF_RATE_MANT_2f 3832
#define C_MIN_REF_RATE_MANT_3f 3833
#define C_MIN_THLD_EXPf 3834
#define C_MIN_THLD_EXP_0f 3835
#define C_MIN_THLD_EXP_1f 3836
#define C_MIN_THLD_EXP_2f 3837
#define C_MIN_THLD_EXP_3f 3838
#define C_MIN_THLD_MANTf 3839
#define C_MIN_THLD_MANT_0f 3840
#define C_MIN_THLD_MANT_1f 3841
#define C_MIN_THLD_MANT_2f 3842
#define C_MIN_THLD_MANT_3f 3843
#define C_NOT_EMPTYf 3844
#define C_NOT_EMPTY_0f 3845
#define C_ON_EF_LISTf 3846
#define C_ON_EF_LIST_0f 3847
#define C_ON_MIN_LISTf 3848
#define C_ON_MIN_LIST_0f 3849
#define C_PARENTf 3850
#define C_SHAPEDf 3851
#define C_SHAPED_0f 3852
#define C_WEIGHTf 3853
#define C_WEIGHT_COUNTf 3854
#define C_WEIGHT_SURPLUS_COUNTf 3855
#define C_WERR_NEXTf 3856
#define C_XOFFf 3857
#define D0f 3858
#define D1f 3859
#define D2f 3860
#define D2C_HYST_ENf 3861
#define D3f 3862
#define DAf 3863
#define DAPCLKENf 3864
#define DAP_POTRST_Nf 3865
#define DAP_RESET_Nf 3866
#define DATf 3867
#define DATAf 3868
#define DATA0f 3869
#define DATA0_0f 3870
#define DATA0_1f 3871
#define DATA0_2f 3872
#define DATA1f 3873
#define DATA10f 3874
#define DATA11f 3875
#define DATA12f 3876
#define DATA13f 3877
#define DATA14f 3878
#define DATA15f 3879
#define DATA16f 3880
#define DATA1_0f 3881
#define DATA1_1f 3882
#define DATA1_2f 3883
#define DATA2f 3884
#define DATA3f 3885
#define DATA32f 3886
#define DATA4f 3887
#define DATA5f 3888
#define DATA6f 3889
#define DATA64_HIf 3890
#define DATA64_LOf 3891
#define DATA7f 3892
#define DATA8f 3893
#define DATA9f 3894
#define DATAOFFSET1f 3895
#define DATAOFFSET2f 3896
#define DATAOFFSET3f 3897
#define DATAOFFSET4f 3898
#define DATAOFFSET5f 3899
#define DATAOFFSET6f 3900
#define DATAOFFSET7f 3901
#define DATAOFFSET8f 3902
#define DATASIZEf 3903
#define DATAWIDTHf 3904
#define DATA_0f 3905
#define DATA_1f 3906
#define DATA_1023_768f 3907
#define DATA_2f 3908
#define DATA_255_0f 3909
#define DATA_3f 3910
#define DATA_511_256f 3911
#define DATA_767_512f 3912
#define DATA_AGRf 3913
#define DATA_BYTES_0_3f 3914
#define DATA_BYTES_12_15f 3915
#define DATA_BYTES_4_7f 3916
#define DATA_BYTES_8_11f 3917
#define DATA_CLASS_2f 3918
#define DATA_CMP_MASK_1f 3919
#define DATA_CMP_MASK_3f 3920
#define DATA_CMP_VALUE_1f 3921
#define DATA_CMP_VALUE_3f 3922
#define DATA_FIELDSf 3923
#define DATA_INf 3924
#define DATA_INFOf 3925
#define DATA_KEYf 3926
#define DATA_LENf 3927
#define DATA_MASKf 3928
#define DATA_OUTf 3929
#define DATA_PAD_DRIVEf 3930
#define DATA_PAD_SLEWf 3931
#define DATA_WIDTHf 3932
#define DA_15_3f 3933
#define DA_47_16f 3934
#define DA_HIf 3935
#define DA_LOf 3936
#define DBAGEEVENT_CORRECTED_ERRORf 3937
#define DBAGEEVENT_CORRECTED_ERROR_DISINTf 3938
#define DBAGEEVENT_ECC_ERROR_ADDRESSf 3939
#define DBAGEEVENT_ENABLE_ECCf 3940
#define DBAGEEVENT_FORCE_UNCORRECTABLE_ERRORf 3941
#define DBAGEEVENT_TMAf 3942
#define DBAGEEVENT_TMBf 3943
#define DBAGEEVENT_UNCORRECTED_ERRORf 3944
#define DBAGEEVENT_UNCORRECTED_ERROR_DISINTf 3945
#define DBAGEFLAGS_CORRECTED_ERRORf 3946
#define DBAGEFLAGS_CORRECTED_ERROR_DISINTf 3947
#define DBAGEFLAGS_ECC_ERROR_ADDRESSf 3948
#define DBAGEFLAGS_ENABLE_ECCf 3949
#define DBAGEFLAGS_FORCE_UNCORRECTABLE_ERRORf 3950
#define DBAGEFLAGS_TMA_MEM0f 3951
#define DBAGEFLAGS_TMA_MEM1f 3952
#define DBAGEFLAGS_TMB_MEM0f 3953
#define DBAGEFLAGS_TMB_MEM1f 3954
#define DBAGEFLAGS_UNCORRECTED_ERRORf 3955
#define DBAGEFLAGS_UNCORRECTED_ERROR_DISINTf 3956
#define DBAGEH0_CORRECTED_ERRORf 3957
#define DBAGEH0_CORRECTED_ERROR_DISINTf 3958
#define DBAGEH0_ECC_ERROR_ADDRESSf 3959
#define DBAGEH0_ENABLE_ECCf 3960
#define DBAGEH0_FORCE_UNCORRECTABLE_ERRORf 3961
#define DBAGEH0_TMA_MEM0_TMf 3962
#define DBAGEH0_TMA_MEM1_TMf 3963
#define DBAGEH0_TMB_MEM0_TMf 3964
#define DBAGEH0_TMB_MEM1_TMf 3965
#define DBAGEH0_UNCORRECTED_ERRORf 3966
#define DBAGEH0_UNCORRECTED_ERROR_DISINTf 3967
#define DBAGEH1_CORRECTED_ERRORf 3968
#define DBAGEH1_CORRECTED_ERROR_DISINTf 3969
#define DBAGEH1_ECC_ERROR_ADDRESSf 3970
#define DBAGEH1_ENABLE_ECCf 3971
#define DBAGEH1_FORCE_UNCORRECTABLE_ERRORf 3972
#define DBAGEH1_TMA_MEM0_TMf 3973
#define DBAGEH1_TMA_MEM1_TMf 3974
#define DBAGEH1_TMB_MEM0_TMf 3975
#define DBAGEH1_TMB_MEM1_TMf 3976
#define DBAGEH1_UNCORRECTED_ERRORf 3977
#define DBAGEH1_UNCORRECTED_ERROR_DISINTf 3978
#define DBAGEL0_CORRECTED_ERRORf 3979
#define DBAGEL0_CORRECTED_ERROR_DISINTf 3980
#define DBAGEL0_ECC_ERROR_ADDRESSf 3981
#define DBAGEL0_ENABLE_ECCf 3982
#define DBAGEL0_FORCE_UNCORRECTABLE_ERRORf 3983
#define DBAGEL0_TMA_MEM0_TMf 3984
#define DBAGEL0_TMA_MEM1_TMf 3985
#define DBAGEL0_TMB_MEM0_TMf 3986
#define DBAGEL0_TMB_MEM1_TMf 3987
#define DBAGEL0_UNCORRECTED_ERRORf 3988
#define DBAGEL0_UNCORRECTED_ERROR_DISINTf 3989
#define DBAGEL1_CORRECTED_ERRORf 3990
#define DBAGEL1_CORRECTED_ERROR_DISINTf 3991
#define DBAGEL1_ECC_ERROR_ADDRESSf 3992
#define DBAGEL1_ENABLE_ECCf 3993
#define DBAGEL1_FORCE_UNCORRECTABLE_ERRORf 3994
#define DBAGEL1_TMA_MEM0_TMf 3995
#define DBAGEL1_TMA_MEM1_TMf 3996
#define DBAGEL1_TMB_MEM0_TMf 3997
#define DBAGEL1_TMB_MEM1_TMf 3998
#define DBAGEL1_UNCORRECTED_ERRORf 3999
#define DBAGEL1_UNCORRECTED_ERROR_DISINTf 4000
#define DBAGETHRESH_CORRECTED_ERRORf 4001
#define DBAGETHRESH_CORRECTED_ERROR_DISINTf 4002
#define DBAGETHRESH_ECC_ERROR_ADDRESSf 4003
#define DBAGETHRESH_ENABLE_ECCf 4004
#define DBAGETHRESH_FORCE_UNCORRECTABLE_ERRORf 4005
#define DBAGETHRESH_TMf 4006
#define DBAGETHRESH_UNCORRECTED_ERRORf 4007
#define DBAGETHRESH_UNCORRECTED_ERROR_DISINTf 4008
#define DBBAACRED0_CORRECTED_ERRORf 4009
#define DBBAACRED0_CORRECTED_ERROR_DISINTf 4010
#define DBBAACRED0_ECC_ERROR_ADDRESSf 4011
#define DBBAACRED0_ENABLE_ECCf 4012
#define DBBAACRED0_FORCE_UNCORRECTABLE_ERRORf 4013
#define DBBAACRED0_MEM0_TMf 4014
#define DBBAACRED0_MEM1_TMf 4015
#define DBBAACRED0_UNCORRECTED_ERRORf 4016
#define DBBAACRED0_UNCORRECTED_ERROR_DISINTf 4017
#define DBBAACRED1_CORRECTED_ERRORf 4018
#define DBBAACRED1_CORRECTED_ERROR_DISINTf 4019
#define DBBAACRED1_ECC_ERROR_ADDRESSf 4020
#define DBBAACRED1_ENABLE_ECCf 4021
#define DBBAACRED1_FORCE_UNCORRECTABLE_ERRORf 4022
#define DBBAACRED1_MEM0_TMf 4023
#define DBBAACRED1_MEM1_TMf 4024
#define DBBAACRED1_UNCORRECTED_ERRORf 4025
#define DBBAACRED1_UNCORRECTED_ERROR_DISINTf 4026
#define DBBAACRED2_CORRECTED_ERRORf 4027
#define DBBAACRED2_CORRECTED_ERROR_DISINTf 4028
#define DBBAACRED2_ECC_ERROR_ADDRESSf 4029
#define DBBAACRED2_ENABLE_ECCf 4030
#define DBBAACRED2_FORCE_UNCORRECTABLE_ERRORf 4031
#define DBBAACRED2_MEM0_TMf 4032
#define DBBAACRED2_MEM1_TMf 4033
#define DBBAACRED2_UNCORRECTED_ERRORf 4034
#define DBBAACRED2_UNCORRECTED_ERROR_DISINTf 4035
#define DBBAACRED3_CORRECTED_ERRORf 4036
#define DBBAACRED3_CORRECTED_ERROR_DISINTf 4037
#define DBBAACRED3_ECC_ERROR_ADDRESSf 4038
#define DBBAACRED3_ENABLE_ECCf 4039
#define DBBAACRED3_FORCE_UNCORRECTABLE_ERRORf 4040
#define DBBAACRED3_MEM0_TMf 4041
#define DBBAACRED3_MEM1_TMf 4042
#define DBBAACRED3_UNCORRECTED_ERRORf 4043
#define DBBAACRED3_UNCORRECTED_ERROR_DISINTf 4044
#define DBBAAEVENT_CORRECTED_ERRORf 4045
#define DBBAAEVENT_CORRECTED_ERROR_DISINTf 4046
#define DBBAAEVENT_ECC_ERROR_ADDRESSf 4047
#define DBBAAEVENT_ENABLE_ECCf 4048
#define DBBAAEVENT_FORCE_UNCORRECTABLE_ERRORf 4049
#define DBBAAEVENT_TMf 4050
#define DBBAAEVENT_UNCORRECTED_ERRORf 4051
#define DBBAAEVENT_UNCORRECTED_ERROR_DISINTf 4052
#define DBBAALEAKA0_CORRECTED_ERRORf 4053
#define DBBAALEAKA0_CORRECTED_ERROR_DISINTf 4054
#define DBBAALEAKA0_ECC_ERROR_ADDRESSf 4055
#define DBBAALEAKA0_ENABLE_ECCf 4056
#define DBBAALEAKA0_FORCE_UNCORRECTABLE_ERRORf 4057
#define DBBAALEAKA0_TMf 4058
#define DBBAALEAKA0_UNCORRECTED_ERRORf 4059
#define DBBAALEAKA0_UNCORRECTED_ERROR_DISINTf 4060
#define DBBAALEAKA1_CORRECTED_ERRORf 4061
#define DBBAALEAKA1_CORRECTED_ERROR_DISINTf 4062
#define DBBAALEAKA1_ECC_ERROR_ADDRESSf 4063
#define DBBAALEAKA1_ENABLE_ECCf 4064
#define DBBAALEAKA1_FORCE_UNCORRECTABLE_ERRORf 4065
#define DBBAALEAKA1_TMf 4066
#define DBBAALEAKA1_UNCORRECTED_ERRORf 4067
#define DBBAALEAKA1_UNCORRECTED_ERROR_DISINTf 4068
#define DBBAALEAKA2_CORRECTED_ERRORf 4069
#define DBBAALEAKA2_CORRECTED_ERROR_DISINTf 4070
#define DBBAALEAKA2_ECC_ERROR_ADDRESSf 4071
#define DBBAALEAKA2_ENABLE_ECCf 4072
#define DBBAALEAKA2_FORCE_UNCORRECTABLE_ERRORf 4073
#define DBBAALEAKA2_TMf 4074
#define DBBAALEAKA2_UNCORRECTED_ERRORf 4075
#define DBBAALEAKA2_UNCORRECTED_ERROR_DISINTf 4076
#define DBBAALEAKA3_CORRECTED_ERRORf 4077
#define DBBAALEAKA3_CORRECTED_ERROR_DISINTf 4078
#define DBBAALEAKA3_ECC_ERROR_ADDRESSf 4079
#define DBBAALEAKA3_ENABLE_ECCf 4080
#define DBBAALEAKA3_FORCE_UNCORRECTABLE_ERRORf 4081
#define DBBAALEAKA3_TMf 4082
#define DBBAALEAKA3_UNCORRECTED_ERRORf 4083
#define DBBAALEAKA3_UNCORRECTED_ERROR_DISINTf 4084
#define DBBAALEAKB0_CORRECTED_ERRORf 4085
#define DBBAALEAKB0_CORRECTED_ERROR_DISINTf 4086
#define DBBAALEAKB0_ECC_ERROR_ADDRESSf 4087
#define DBBAALEAKB0_ENABLE_ECCf 4088
#define DBBAALEAKB0_FORCE_UNCORRECTABLE_ERRORf 4089
#define DBBAALEAKB0_TMf 4090
#define DBBAALEAKB0_UNCORRECTED_ERRORf 4091
#define DBBAALEAKB0_UNCORRECTED_ERROR_DISINTf 4092
#define DBBAALEAKB1_CORRECTED_ERRORf 4093
#define DBBAALEAKB1_CORRECTED_ERROR_DISINTf 4094
#define DBBAALEAKB1_ECC_ERROR_ADDRESSf 4095
#define DBBAALEAKB1_ENABLE_ECCf 4096
#define DBBAALEAKB1_FORCE_UNCORRECTABLE_ERRORf 4097
#define DBBAALEAKB1_TMf 4098
#define DBBAALEAKB1_UNCORRECTED_ERRORf 4099
#define DBBAALEAKB1_UNCORRECTED_ERROR_DISINTf 4100
#define DBBAALEAKB2_CORRECTED_ERRORf 4101
#define DBBAALEAKB2_CORRECTED_ERROR_DISINTf 4102
#define DBBAALEAKB2_ECC_ERROR_ADDRESSf 4103
#define DBBAALEAKB2_ENABLE_ECCf 4104
#define DBBAALEAKB2_FORCE_UNCORRECTABLE_ERRORf 4105
#define DBBAALEAKB2_TMf 4106
#define DBBAALEAKB2_UNCORRECTED_ERRORf 4107
#define DBBAALEAKB2_UNCORRECTED_ERROR_DISINTf 4108
#define DBBAALEAKB3_CORRECTED_ERRORf 4109
#define DBBAALEAKB3_CORRECTED_ERROR_DISINTf 4110
#define DBBAALEAKB3_ECC_ERROR_ADDRESSf 4111
#define DBBAALEAKB3_ENABLE_ECCf 4112
#define DBBAALEAKB3_FORCE_UNCORRECTABLE_ERRORf 4113
#define DBBAALEAKB3_TMf 4114
#define DBBAALEAKB3_UNCORRECTED_ERRORf 4115
#define DBBAALEAKB3_UNCORRECTED_ERROR_DISINTf 4116
#define DBBAASTATEHUNGRY_CORRECTED_ERRORf 4117
#define DBBAASTATEHUNGRY_CORRECTED_ERROR_DISINTf 4118
#define DBBAASTATEHUNGRY_ECC_ERROR_ADDRESSf 4119
#define DBBAASTATEHUNGRY_ENABLE_ECCf 4120
#define DBBAASTATEHUNGRY_FORCE_UNCORRECTABLE_ERRORf 4121
#define DBBAASTATEHUNGRY_TMf 4122
#define DBBAASTATEHUNGRY_UNCORRECTED_ERRORf 4123
#define DBBAASTATEHUNGRY_UNCORRECTED_ERROR_DISINTf 4124
#define DBBAASTATESTARVING_CORRECTED_ERRORf 4125
#define DBBAASTATESTARVING_CORRECTED_ERROR_DISINTf 4126
#define DBBAASTATESTARVING_ECC_ERROR_ADDRESSf 4127
#define DBBAASTATESTARVING_ENABLE_ECCf 4128
#define DBBAASTATESTARVING_FORCE_UNCORRECTABLE_ERRORf 4129
#define DBBAASTATESTARVING_TMf 4130
#define DBBAASTATESTARVING_UNCORRECTED_ERRORf 4131
#define DBBAASTATESTARVING_UNCORRECTED_ERROR_DISINTf 4132
#define DBBSE_CORRECTED_ERRORf 4133
#define DBBSE_CORRECTED_ERROR_DISINTf 4134
#define DBBSE_ECC_ERROR_ADDRESSf 4135
#define DBBSE_ENABLE_ECCf 4136
#define DBBSE_FORCE_UNCORRECTABLE_ERRORf 4137
#define DBBSE_TMf 4138
#define DBBSE_UNCORRECTED_ERRORf 4139
#define DBBSE_UNCORRECTED_ERROR_DISINTf 4140
#define DBBSN_CORRECTED_ERRORf 4141
#define DBBSN_CORRECTED_ERROR_DISINTf 4142
#define DBBSN_ECC_ERROR_ADDRESSf 4143
#define DBBSN_ENABLE_ECCf 4144
#define DBBSN_FORCE_UNCORRECTABLE_ERRORf 4145
#define DBBSN_TMf 4146
#define DBBSN_UNCORRECTED_ERRORf 4147
#define DBBSN_UNCORRECTED_ERROR_DISINTf 4148
#define DBCAL0_CORRECTED_ERRORf 4149
#define DBCAL0_CORRECTED_ERROR_DISINTf 4150
#define DBCAL0_ECC_ERROR_ADDRESSf 4151
#define DBCAL0_ENABLE_ECCf 4152
#define DBCAL0_FORCE_UNCORRECTABLE_ERRORf 4153
#define DBCAL0_TMf 4154
#define DBCAL0_UNCORRECTED_ERRORf 4155
#define DBCAL0_UNCORRECTED_ERROR_DISINTf 4156
#define DBCAL1_CORRECTED_ERRORf 4157
#define DBCAL1_CORRECTED_ERROR_DISINTf 4158
#define DBCAL1_ECC_ERROR_ADDRESSf 4159
#define DBCAL1_ENABLE_ECCf 4160
#define DBCAL1_FORCE_UNCORRECTABLE_ERRORf 4161
#define DBCAL1_TMf 4162
#define DBCAL1_UNCORRECTED_ERRORf 4163
#define DBCAL1_UNCORRECTED_ERROR_DISINTf 4164
#define DBE2NT_CORRECTED_ERRORf 4165
#define DBE2NT_CORRECTED_ERROR_DISINTf 4166
#define DBE2NT_ECC_ERROR_ADDRESSf 4167
#define DBE2NT_ENABLE_ECCf 4168
#define DBE2NT_FORCE_UNCORRECTABLE_ERRORf 4169
#define DBE2NT_TMf 4170
#define DBE2NT_UNCORRECTED_ERRORf 4171
#define DBE2NT_UNCORRECTED_ERROR_DISINTf 4172
#define DBGACKf 4173
#define DBGENf 4174
#define DBGRESTARTf 4175
#define DBGRESTARTEDf 4176
#define DBGRSTREQf 4177
#define DBG_DATAf 4178
#define DBG_TRIGGERf 4179
#define DBG_UNLOCKf 4180
#define DBG_XLP_FIFO_ENf 4181
#define DBLASTSENT_CORRECTED_ERRORf 4182
#define DBLASTSENT_CORRECTED_ERROR_DISINTf 4183
#define DBLASTSENT_ECC_ERROR_ADDRESSf 4184
#define DBLASTSENT_ENABLE_ECCf 4185
#define DBLASTSENT_FORCE_UNCORRECTABLE_ERRORf 4186
#define DBLASTSENT_TMAf 4187
#define DBLASTSENT_TMBf 4188
#define DBLASTSENT_UNCORRECTED_ERRORf 4189
#define DBLASTSENT_UNCORRECTED_ERROR_DISINTf 4190
#define DBLN2Q_CORRECTED_ERRORf 4191
#define DBLN2Q_CORRECTED_ERROR_DISINTf 4192
#define DBLN2Q_ECC_ERROR_ADDRESSf 4193
#define DBLN2Q_ENABLE_ECCf 4194
#define DBLN2Q_FORCE_UNCORRECTABLE_ERRORf 4195
#define DBLN2Q_TMf 4196
#define DBLN2Q_UNCORRECTED_ERRORf 4197
#define DBLN2Q_UNCORRECTED_ERROR_DISINTf 4198
#define DBPLUT_CORRECTED_ERRORf 4199
#define DBPLUT_CORRECTED_ERROR_DISINTf 4200
#define DBPLUT_ECC_ERROR_ADDRESSf 4201
#define DBPLUT_ENABLE_ECCf 4202
#define DBPLUT_FORCE_UNCORRECTABLE_ERRORf 4203
#define DBPLUT_TMf 4204
#define DBPLUT_UNCORRECTED_ERRORf 4205
#define DBPLUT_UNCORRECTED_ERROR_DISINTf 4206
#define DBPUPFIFO_HI_CORRECTED_ERRORf 4207
#define DBPUPFIFO_HI_CORRECTED_ERROR_DISINTf 4208
#define DBPUPFIFO_HI_ECC_ERROR_ADDRESSf 4209
#define DBPUPFIFO_HI_ENABLE_ECCf 4210
#define DBPUPFIFO_HI_FORCE_UNCORRECTABLE_ERRORf 4211
#define DBPUPFIFO_HI_TMf 4212
#define DBPUPFIFO_HI_UNCORRECTED_ERRORf 4213
#define DBPUPFIFO_HI_UNCORRECTED_ERROR_DISINTf 4214
#define DBPUPFIFO_LO_CORRECTED_ERRORf 4215
#define DBPUPFIFO_LO_CORRECTED_ERROR_DISINTf 4216
#define DBPUPFIFO_LO_ECC_ERROR_ADDRESSf 4217
#define DBPUPFIFO_LO_ENABLE_ECCf 4218
#define DBPUPFIFO_LO_FORCE_UNCORRECTABLE_ERRORf 4219
#define DBPUPFIFO_LO_TMf 4220
#define DBPUPFIFO_LO_UNCORRECTED_ERRORf 4221
#define DBPUPFIFO_LO_UNCORRECTED_ERROR_DISINTf 4222
#define DBQ2SC0_CORRECTED_ERRORf 4223
#define DBQ2SC0_CORRECTED_ERROR_DISINTf 4224
#define DBQ2SC0_ECC_ERROR_ADDRESSf 4225
#define DBQ2SC0_ENABLE_ECCf 4226
#define DBQ2SC0_FORCE_UNCORRECTABLE_ERRORf 4227
#define DBQ2SC0_TMf 4228
#define DBQ2SC0_UNCORRECTED_ERRORf 4229
#define DBQ2SC0_UNCORRECTED_ERROR_DISINTf 4230
#define DBQ2SC1_CORRECTED_ERRORf 4231
#define DBQ2SC1_CORRECTED_ERROR_DISINTf 4232
#define DBQ2SC1_ECC_ERROR_ADDRESSf 4233
#define DBQ2SC1_ENABLE_ECCf 4234
#define DBQ2SC1_FORCE_UNCORRECTABLE_ERRORf 4235
#define DBQ2SC1_TMf 4236
#define DBQ2SC1_UNCORRECTED_ERRORf 4237
#define DBQ2SC1_UNCORRECTED_ERROR_DISINTf 4238
#define DBQ2SC2_CORRECTED_ERRORf 4239
#define DBQ2SC2_CORRECTED_ERROR_DISINTf 4240
#define DBQ2SC2_ECC_ERROR_ADDRESSf 4241
#define DBQ2SC2_ENABLE_ECCf 4242
#define DBQ2SC2_FORCE_UNCORRECTABLE_ERRORf 4243
#define DBQ2SC2_TMf 4244
#define DBQ2SC2_UNCORRECTED_ERRORf 4245
#define DBQ2SC2_UNCORRECTED_ERROR_DISINTf 4246
#define DBQ2SC3_CORRECTED_ERRORf 4247
#define DBQ2SC3_CORRECTED_ERROR_DISINTf 4248
#define DBQ2SC3_ECC_ERROR_ADDRESSf 4249
#define DBQ2SC3_ENABLE_ECCf 4250
#define DBQ2SC3_FORCE_UNCORRECTABLE_ERRORf 4251
#define DBQ2SC3_TMf 4252
#define DBQ2SC3_UNCORRECTED_ERRORf 4253
#define DBQ2SC3_UNCORRECTED_ERROR_DISINTf 4254
#define DBQPARAMS0_CORRECTED_ERRORf 4255
#define DBQPARAMS0_CORRECTED_ERROR_DISINTf 4256
#define DBQPARAMS0_ECC_ERROR_ADDRESSf 4257
#define DBQPARAMS0_ENABLE_ECCf 4258
#define DBQPARAMS0_FORCE_UNCORRECTABLE_ERRORf 4259
#define DBQPARAMS0_TMf 4260
#define DBQPARAMS0_UNCORRECTED_ERRORf 4261
#define DBQPARAMS0_UNCORRECTED_ERROR_DISINTf 4262
#define DBQPARAMS1_CORRECTED_ERRORf 4263
#define DBQPARAMS1_CORRECTED_ERROR_DISINTf 4264
#define DBQPARAMS1_ECC_ERROR_ADDRESSf 4265
#define DBQPARAMS1_ENABLE_ECCf 4266
#define DBQPARAMS1_FORCE_UNCORRECTABLE_ERRORf 4267
#define DBQPARAMS1_TMf 4268
#define DBQPARAMS1_UNCORRECTED_ERRORf 4269
#define DBQPARAMS1_UNCORRECTED_ERROR_DISINTf 4270
#define DBQSTATE0_CORRECTED_ERRORf 4271
#define DBQSTATE0_CORRECTED_ERROR_DISINTf 4272
#define DBQSTATE0_ECC_ERROR_ADDRESSf 4273
#define DBQSTATE0_ENABLE_ECCf 4274
#define DBQSTATE0_FORCE_UNCORRECTABLE_ERRORf 4275
#define DBQSTATE0_TMf 4276
#define DBQSTATE0_UNCORRECTED_ERRORf 4277
#define DBQSTATE0_UNCORRECTED_ERROR_DISINTf 4278
#define DBQSTATE1_CORRECTED_ERRORf 4279
#define DBQSTATE1_CORRECTED_ERROR_DISINTf 4280
#define DBQSTATE1_ECC_ERROR_ADDRESSf 4281
#define DBQSTATE1_ENABLE_ECCf 4282
#define DBQSTATE1_FORCE_UNCORRECTABLE_ERRORf 4283
#define DBQSTATE1_TMf 4284
#define DBQSTATE1_UNCORRECTED_ERRORf 4285
#define DBQSTATE1_UNCORRECTED_ERROR_DISINTf 4286
#define DBQTHRESH0_CORRECTED_ERRORf 4287
#define DBQTHRESH0_CORRECTED_ERROR_DISINTf 4288
#define DBQTHRESH0_ECC_ERROR_ADDRESSf 4289
#define DBQTHRESH0_ENABLE_ECCf 4290
#define DBQTHRESH0_FORCE_UNCORRECTABLE_ERRORf 4291
#define DBQTHRESH0_TMf 4292
#define DBQTHRESH0_UNCORRECTED_ERRORf 4293
#define DBQTHRESH0_UNCORRECTED_ERROR_DISINTf 4294
#define DBQTHRESH1_CORRECTED_ERRORf 4295
#define DBQTHRESH1_CORRECTED_ERROR_DISINTf 4296
#define DBQTHRESH1_ECC_ERROR_ADDRESSf 4297
#define DBQTHRESH1_ENABLE_ECCf 4298
#define DBQTHRESH1_FORCE_UNCORRECTABLE_ERRORf 4299
#define DBQTHRESH1_TMf 4300
#define DBQTHRESH1_UNCORRECTED_ERRORf 4301
#define DBQTHRESH1_UNCORRECTED_ERROR_DISINTf 4302
#define DBS2N_CORRECTED_ERRORf 4303
#define DBS2N_CORRECTED_ERROR_DISINTf 4304
#define DBS2N_ECC_ERROR_ADDRESSf 4305
#define DBS2N_ENABLE_ECCf 4306
#define DBS2N_FORCE_UNCORRECTABLE_ERRORf 4307
#define DBS2N_TMf 4308
#define DBS2N_UNCORRECTED_ERRORf 4309
#define DBS2N_UNCORRECTED_ERROR_DISINTf 4310
#define DBS2Q_CORRECTED_ERRORf 4311
#define DBS2Q_CORRECTED_ERROR_DISINTf 4312
#define DBS2Q_ECC_ERROR_ADDRESSf 4313
#define DBS2Q_ENABLE_ECCf 4314
#define DBS2Q_FORCE_UNCORRECTABLE_ERRORf 4315
#define DBS2Q_TMf 4316
#define DBS2Q_UNCORRECTED_ERRORf 4317
#define DBS2Q_UNCORRECTED_ERROR_DISINTf 4318
#define DBSHAPERCRED0_CORRECTED_ERRORf 4319
#define DBSHAPERCRED0_CORRECTED_ERROR_DISINTf 4320
#define DBSHAPERCRED0_ECC_ERROR_ADDRESSf 4321
#define DBSHAPERCRED0_ENABLE_ECCf 4322
#define DBSHAPERCRED0_FORCE_UNCORRECTABLE_ERRORf 4323
#define DBSHAPERCRED0_TMf 4324
#define DBSHAPERCRED0_UNCORRECTED_ERRORf 4325
#define DBSHAPERCRED0_UNCORRECTED_ERROR_DISINTf 4326
#define DBSHAPERCRED1_CORRECTED_ERRORf 4327
#define DBSHAPERCRED1_CORRECTED_ERROR_DISINTf 4328
#define DBSHAPERCRED1_ECC_ERROR_ADDRESSf 4329
#define DBSHAPERCRED1_ENABLE_ECCf 4330
#define DBSHAPERCRED1_FORCE_UNCORRECTABLE_ERRORf 4331
#define DBSHAPERCRED1_TMf 4332
#define DBSHAPERCRED1_UNCORRECTED_ERRORf 4333
#define DBSHAPERCRED1_UNCORRECTED_ERROR_DISINTf 4334
#define DBSHAPERCRED2_CORRECTED_ERRORf 4335
#define DBSHAPERCRED2_CORRECTED_ERROR_DISINTf 4336
#define DBSHAPERCRED2_ECC_ERROR_ADDRESSf 4337
#define DBSHAPERCRED2_ENABLE_ECCf 4338
#define DBSHAPERCRED2_FORCE_UNCORRECTABLE_ERRORf 4339
#define DBSHAPERCRED2_TMf 4340
#define DBSHAPERCRED2_UNCORRECTED_ERRORf 4341
#define DBSHAPERCRED2_UNCORRECTED_ERROR_DISINTf 4342
#define DBSHAPERCRED3_CORRECTED_ERRORf 4343
#define DBSHAPERCRED3_CORRECTED_ERROR_DISINTf 4344
#define DBSHAPERCRED3_ECC_ERROR_ADDRESSf 4345
#define DBSHAPERCRED3_ENABLE_ECCf 4346
#define DBSHAPERCRED3_FORCE_UNCORRECTABLE_ERRORf 4347
#define DBSHAPERCRED3_TMf 4348
#define DBSHAPERCRED3_UNCORRECTED_ERRORf 4349
#define DBSHAPERCRED3_UNCORRECTED_ERROR_DISINTf 4350
#define DBSHAPEREVENT_CORRECTED_ERRORf 4351
#define DBSHAPEREVENT_CORRECTED_ERROR_DISINTf 4352
#define DBSHAPEREVENT_ECC_ERROR_ADDRESSf 4353
#define DBSHAPEREVENT_ENABLE_ECCf 4354
#define DBSHAPEREVENT_FORCE_UNCORRECTABLE_ERRORf 4355
#define DBSHAPEREVENT_TMf 4356
#define DBSHAPEREVENT_UNCORRECTED_ERRORf 4357
#define DBSHAPEREVENT_UNCORRECTED_ERROR_DISINTf 4358
#define DBSHAPERLEAK0_CORRECTED_ERRORf 4359
#define DBSHAPERLEAK0_CORRECTED_ERROR_DISINTf 4360
#define DBSHAPERLEAK0_ECC_ERROR_ADDRESSf 4361
#define DBSHAPERLEAK0_ENABLE_ECCf 4362
#define DBSHAPERLEAK0_FORCE_UNCORRECTABLE_ERRORf 4363
#define DBSHAPERLEAK0_TMf 4364
#define DBSHAPERLEAK0_UNCORRECTED_ERRORf 4365
#define DBSHAPERLEAK0_UNCORRECTED_ERROR_DISINTf 4366
#define DBSHAPERLEAK1_CORRECTED_ERRORf 4367
#define DBSHAPERLEAK1_CORRECTED_ERROR_DISINTf 4368
#define DBSHAPERLEAK1_ECC_ERROR_ADDRESSf 4369
#define DBSHAPERLEAK1_ENABLE_ECCf 4370
#define DBSHAPERLEAK1_FORCE_UNCORRECTABLE_ERRORf 4371
#define DBSHAPERLEAK1_TMf 4372
#define DBSHAPERLEAK1_UNCORRECTED_ERRORf 4373
#define DBSHAPERLEAK1_UNCORRECTED_ERROR_DISINTf 4374
#define DBSHAPERLEAK2_CORRECTED_ERRORf 4375
#define DBSHAPERLEAK2_CORRECTED_ERROR_DISINTf 4376
#define DBSHAPERLEAK2_ECC_ERROR_ADDRESSf 4377
#define DBSHAPERLEAK2_ENABLE_ECCf 4378
#define DBSHAPERLEAK2_FORCE_UNCORRECTABLE_ERRORf 4379
#define DBSHAPERLEAK2_TMf 4380
#define DBSHAPERLEAK2_UNCORRECTED_ERRORf 4381
#define DBSHAPERLEAK2_UNCORRECTED_ERROR_DISINTf 4382
#define DBSHAPERLEAK3_CORRECTED_ERRORf 4383
#define DBSHAPERLEAK3_CORRECTED_ERROR_DISINTf 4384
#define DBSHAPERLEAK3_ECC_ERROR_ADDRESSf 4385
#define DBSHAPERLEAK3_ENABLE_ECCf 4386
#define DBSHAPERLEAK3_FORCE_UNCORRECTABLE_ERRORf 4387
#define DBSHAPERLEAK3_TMf 4388
#define DBSHAPERLEAK3_UNCORRECTED_ERRORf 4389
#define DBSHAPERLEAK3_UNCORRECTED_ERROR_DISINTf 4390
#define DBSHAPERSTATE_CORRECTED_ERRORf 4391
#define DBSHAPERSTATE_CORRECTED_ERROR_DISINTf 4392
#define DBSHAPERSTATE_ECC_ERROR_ADDRESSf 4393
#define DBSHAPERSTATE_ENABLE_ECCf 4394
#define DBSHAPERSTATE_FORCE_UNCORRECTABLE_ERRORf 4395
#define DBSHAPERSTATE_TMf 4396
#define DBSHAPERSTATE_UNCORRECTED_ERRORf 4397
#define DBSHAPERSTATE_UNCORRECTED_ERROR_DISINTf 4398
#define DBSPPH_CORRECTED_ERRORf 4399
#define DBSPPH_CORRECTED_ERROR_DISINTf 4400
#define DBSPPH_ECC_ERROR_ADDRESSf 4401
#define DBSPPH_ENABLE_ECCf 4402
#define DBSPPH_FORCE_UNCORRECTABLE_ERRORf 4403
#define DBSPPH_TM_MEM0f 4404
#define DBSPPH_TM_MEM1f 4405
#define DBSPPH_UNCORRECTED_ERRORf 4406
#define DBSPPL_CORRECTED_ERRORf 4407
#define DBSPPL_CORRECTED_ERROR_DISINTf 4408
#define DBSPPL_ECC_ERROR_ADDRESSf 4409
#define DBSPPL_ENABLE_ECCf 4410
#define DBSPPL_FORCE_UNCORRECTABLE_ERRORf 4411
#define DBSPPL_TM_MEM0f 4412
#define DBSPPL_TM_MEM1f 4413
#define DBSPPL_UNCORRECTED_ERRORf 4414
#define DBSPPL_UNCORRECTED_ERROR_DISINTf 4415
#define DBTSBSB_CORRECTED_ERRORf 4416
#define DBTSBSB_CORRECTED_ERROR_DISINTf 4417
#define DBTSBSB_ECC_ERROR_ADDRESSf 4418
#define DBTSBSB_ENABLE_ECCf 4419
#define DBTSBSB_FORCE_UNCORRECTABLE_ERRORf 4420
#define DBTSBSB_TMf 4421
#define DBTSBSB_UNCORRECTED_ERRORf 4422
#define DBTSBSB_UNCORRECTED_ERROR_DISINTf 4423
#define DBUS0f 4424
#define DBUS1f 4425
#define DB_L0_1B_ERROR_COUNTERf 4426
#define DB_L0_2B_ERROR_COUNTERf 4427
#define DB_L0_CHILD_STATE1_CORRECTED_ERRORf 4428
#define DB_L0_CHILD_STATE1_CORRECTED_ERROR_DISINTf 4429
#define DB_L0_CHILD_STATE1_DCMf 4430
#define DB_L0_CHILD_STATE1_ECC_ERROR_ADDRESSf 4431
#define DB_L0_CHILD_STATE1_ENABLE_ECCf 4432
#define DB_L0_CHILD_STATE1_FORCE_UNCORRECTABLE_ERRORf 4433
#define DB_L0_CHILD_STATE1_TMf 4434
#define DB_L0_CHILD_STATE1_UNCORRECTED_ERRORf 4435
#define DB_L0_CHILD_STATE1_UNCORRECTED_ERROR_DISINTf 4436
#define DB_L0_CHILD_WEIGHT_CFG_CNT_CORRECTED_ERRORf 4437
#define DB_L0_CHILD_WEIGHT_CFG_CNT_CORRECTED_ERROR_DISINTf 4438
#define DB_L0_CHILD_WEIGHT_CFG_CNT_DCMf 4439
#define DB_L0_CHILD_WEIGHT_CFG_CNT_ECC_ERROR_ADDRESSf 4440
#define DB_L0_CHILD_WEIGHT_CFG_CNT_ENABLE_ECCf 4441
#define DB_L0_CHILD_WEIGHT_CFG_CNT_FORCE_UNCORRECTABLE_ERRORf 4442
#define DB_L0_CHILD_WEIGHT_CFG_CNT_UNCORRECTED_ERRORf 4443
#define DB_L0_CHILD_WEIGHT_CFG_CNT_UNCORRECTED_ERROR_DISINTf 4444
#define DB_L0_CHILD_WEIGHT_CONFIG_CNT_TMf 4445
#define DB_L0_CONFIG_CORRECTED_ERRORf 4446
#define DB_L0_CONFIG_CORRECTED_ERROR_DISINTf 4447
#define DB_L0_CONFIG_DCMf 4448
#define DB_L0_CONFIG_ECC_ERROR_ADDRESSf 4449
#define DB_L0_CONFIG_ENABLE_ECCf 4450
#define DB_L0_CONFIG_FORCE_UNCORRECTABLE_ERRORf 4451
#define DB_L0_CONFIG_TMf 4452
#define DB_L0_CONFIG_UNCORRECTED_ERRORf 4453
#define DB_L0_CONFIG_UNCORRECTED_ERROR_DISINTf 4454
#define DB_L0_EF_NEXT_CORRECTED_ERRORf 4455
#define DB_L0_EF_NEXT_CORRECTED_ERROR_DISINTf 4456
#define DB_L0_EF_NEXT_DCMf 4457
#define DB_L0_EF_NEXT_ECC_ERROR_ADDRESSf 4458
#define DB_L0_EF_NEXT_ENABLE_ECCf 4459
#define DB_L0_EF_NEXT_FORCE_UNCORRECTABLE_ERRORf 4460
#define DB_L0_EF_NEXT_TMf 4461
#define DB_L0_EF_NEXT_UNCORRECTED_ERRORf 4462
#define DB_L0_EF_NEXT_UNCORRECTED_ERROR_DISINTf 4463
#define DB_L0_ERROR_CORRECTED_ERRORf 4464
#define DB_L0_ERROR_CORRECTED_ERROR_DISINTf 4465
#define DB_L0_ERROR_DCMf 4466
#define DB_L0_ERROR_ECC_ERROR_ADDRESSf 4467
#define DB_L0_ERROR_ENABLE_ECCf 4468
#define DB_L0_ERROR_FORCE_UNCORRECTABLE_ERRORf 4469
#define DB_L0_ERROR_TMf 4470
#define DB_L0_ERROR_UNCORRECTED_ERRORf 4471
#define DB_L0_ERROR_UNCORRECTED_ERROR_DISINTf 4472
#define DB_L0_HEADS_TAILS_CORRECTED_ERRORf 4473
#define DB_L0_HEADS_TAILS_CORRECTED_ERROR_DISINTf 4474
#define DB_L0_HEADS_TAILS_DCMf 4475
#define DB_L0_HEADS_TAILS_ECC_ERROR_ADDRESSf 4476
#define DB_L0_HEADS_TAILS_ENABLE_ECCf 4477
#define DB_L0_HEADS_TAILS_FORCE_UNCORRECTABLE_ERRORf 4478
#define DB_L0_HEADS_TAILS_TMf 4479
#define DB_L0_HEADS_TAILS_UNCORRECTED_ERRORf 4480
#define DB_L0_HEADS_TAILS_UNCORRECTED_ERROR_DISINTf 4481
#define DB_L0_MIN_BUCKET_C_CORRECTED_ERRORf 4482
#define DB_L0_MIN_BUCKET_C_CORRECTED_ERROR_DISINTf 4483
#define DB_L0_MIN_BUCKET_C_ECC_ERROR_ADDRESSf 4484
#define DB_L0_MIN_BUCKET_C_ENABLE_ECCf 4485
#define DB_L0_MIN_BUCKET_C_FORCE_UNCORRECTABLE_ERRORf 4486
#define DB_L0_MIN_BUCKET_C_TMf 4487
#define DB_L0_MIN_BUCKET_C_UNCORRECTED_ERRORf 4488
#define DB_L0_MIN_BUCKET_C_UNCORRECTED_ERROR_DISINTf 4489
#define DB_L0_MIN_BUCKET_DCMf 4490
#define DB_L0_MIN_CONFIG_C_CORRECTED_ERRORf 4491
#define DB_L0_MIN_CONFIG_C_CORRECTED_ERROR_DISINTf 4492
#define DB_L0_MIN_CONFIG_C_DCMf 4493
#define DB_L0_MIN_CONFIG_C_ECC_ERROR_ADDRESSf 4494
#define DB_L0_MIN_CONFIG_C_ENABLE_ECCf 4495
#define DB_L0_MIN_CONFIG_C_FORCE_UNCORRECTABLE_ERRORf 4496
#define DB_L0_MIN_CONFIG_C_TMf 4497
#define DB_L0_MIN_CONFIG_C_UNCORRECTED_ERRORf 4498
#define DB_L0_MIN_CONFIG_C_UNCORRECTED_ERROR_DISINTf 4499
#define DB_L0_MIN_NEXT_CORRECTED_ERRORf 4500
#define DB_L0_MIN_NEXT_CORRECTED_ERROR_DISINTf 4501
#define DB_L0_MIN_NEXT_DCMf 4502
#define DB_L0_MIN_NEXT_ECC_ERROR_ADDRESSf 4503
#define DB_L0_MIN_NEXT_ENABLE_ECCf 4504
#define DB_L0_MIN_NEXT_FORCE_UNCORRECTABLE_ERRORf 4505
#define DB_L0_MIN_NEXT_TMf 4506
#define DB_L0_MIN_NEXT_UNCORRECTED_ERRORf 4507
#define DB_L0_MIN_NEXT_UNCORRECTED_ERROR_DISINTf 4508
#define DB_L0_PARENT_CORRECTED_ERRORf 4509
#define DB_L0_PARENT_CORRECTED_ERROR_DISINTf 4510
#define DB_L0_PARENT_DCMf 4511
#define DB_L0_PARENT_ECC_ERROR_ADDRESSf 4512
#define DB_L0_PARENT_ENABLE_ECCf 4513
#define DB_L0_PARENT_FORCE_UNCORRECTABLE_ERRORf 4514
#define DB_L0_PARENT_STATE_CORRECTED_ERRORf 4515
#define DB_L0_PARENT_STATE_CORRECTED_ERROR_DISINTf 4516
#define DB_L0_PARENT_STATE_DCMf 4517
#define DB_L0_PARENT_STATE_ECC_ERROR_ADDRESSf 4518
#define DB_L0_PARENT_STATE_ENABLE_ECCf 4519
#define DB_L0_PARENT_STATE_FORCE_UNCORRECTABLE_ERRORf 4520
#define DB_L0_PARENT_STATE_TMf 4521
#define DB_L0_PARENT_STATE_UNCORRECTED_ERRORf 4522
#define DB_L0_PARENT_STATE_UNCORRECTED_ERROR_DISINTf 4523
#define DB_L0_PARENT_TMf 4524
#define DB_L0_PARENT_UNCORRECTED_ERRORf 4525
#define DB_L0_PARENT_UNCORRECTED_ERROR_DISINTf 4526
#define DB_L0_SHAPER_BUCKET_C_CORRECTED_ERRORf 4527
#define DB_L0_SHAPER_BUCKET_C_CORRECTED_ERROR_DISINTf 4528
#define DB_L0_SHAPER_BUCKET_C_ECC_ERROR_ADDRESSf 4529
#define DB_L0_SHAPER_BUCKET_C_ENABLE_ECCf 4530
#define DB_L0_SHAPER_BUCKET_C_FORCE_UNCORRECTABLE_ERRORf 4531
#define DB_L0_SHAPER_BUCKET_C_TMf 4532
#define DB_L0_SHAPER_BUCKET_C_UNCORRECTED_ERRORf 4533
#define DB_L0_SHAPER_BUCKET_C_UNCORRECTED_ERROR_DISINTf 4534
#define DB_L0_SHAPER_BUCKET_DCMf 4535
#define DB_L0_SHAPER_CONFIG_C_CORRECTED_ERRORf 4536
#define DB_L0_SHAPER_CONFIG_C_CORRECTED_ERROR_DISINTf 4537
#define DB_L0_SHAPER_CONFIG_C_DCMf 4538
#define DB_L0_SHAPER_CONFIG_C_ECC_ERROR_ADDRESSf 4539
#define DB_L0_SHAPER_CONFIG_C_ENABLE_ECCf 4540
#define DB_L0_SHAPER_CONFIG_C_FORCE_UNCORRECTABLE_ERRORf 4541
#define DB_L0_SHAPER_CONFIG_C_TMf 4542
#define DB_L0_SHAPER_CONFIG_C_UNCORRECTED_ERRORf 4543
#define DB_L0_SHAPER_CONFIG_C_UNCORRECTED_ERROR_DISINTf 4544
#define DB_L0_WERR_MAX_SC_CORRECTED_ERRORf 4545
#define DB_L0_WERR_MAX_SC_CORRECTED_ERROR_DISINTf 4546
#define DB_L0_WERR_MAX_SC_DCMf 4547
#define DB_L0_WERR_MAX_SC_ECC_ERROR_ADDRESSf 4548
#define DB_L0_WERR_MAX_SC_ENABLE_ECCf 4549
#define DB_L0_WERR_MAX_SC_FORCE_UNCORRECTABLE_ERRORf 4550
#define DB_L0_WERR_MAX_SC_TMf 4551
#define DB_L0_WERR_MAX_SC_UNCORRECTED_ERRORf 4552
#define DB_L0_WERR_MAX_SC_UNCORRECTED_ERROR_DISINTf 4553
#define DB_L0_WERR_NEXT_CORRECTED_ERRORf 4554
#define DB_L0_WERR_NEXT_CORRECTED_ERROR_DISINTf 4555
#define DB_L0_WERR_NEXT_DCMf 4556
#define DB_L0_WERR_NEXT_ECC_ERROR_ADDRESSf 4557
#define DB_L0_WERR_NEXT_ENABLE_ECCf 4558
#define DB_L0_WERR_NEXT_FORCE_UNCORRECTABLE_ERRORf 4559
#define DB_L0_WERR_NEXT_TMf 4560
#define DB_L0_WERR_NEXT_UNCORRECTED_ERRORf 4561
#define DB_L0_WERR_NEXT_UNCORRECTED_ERROR_DISINTf 4562
#define DB_L1_1B_ERROR_COUNTERf 4563
#define DB_L1_2B_ERROR_COUNTERf 4564
#define DB_L1_CHILD_STATE1_CORRECTED_ERRORf 4565
#define DB_L1_CHILD_STATE1_CORRECTED_ERROR_DISINTf 4566
#define DB_L1_CHILD_STATE1_DCMf 4567
#define DB_L1_CHILD_STATE1_ECC_ERROR_ADDRESSf 4568
#define DB_L1_CHILD_STATE1_ENABLE_ECCf 4569
#define DB_L1_CHILD_STATE1_FORCE_UNCORRECTABLE_ERRORf 4570
#define DB_L1_CHILD_STATE1_TMf 4571
#define DB_L1_CHILD_STATE1_UNCORRECTED_ERRORf 4572
#define DB_L1_CHILD_STATE1_UNCORRECTED_ERROR_DISINTf 4573
#define DB_L1_CHILD_WEIGHT_CFG_CNT_CORRECTED_ERRORf 4574
#define DB_L1_CHILD_WEIGHT_CFG_CNT_CORRECTED_ERROR_DISINTf 4575
#define DB_L1_CHILD_WEIGHT_CFG_CNT_DCMf 4576
#define DB_L1_CHILD_WEIGHT_CFG_CNT_ECC_ERROR_ADDRESSf 4577
#define DB_L1_CHILD_WEIGHT_CFG_CNT_ENABLE_ECCf 4578
#define DB_L1_CHILD_WEIGHT_CFG_CNT_FORCE_UNCORRECTABLE_ERRORf 4579
#define DB_L1_CHILD_WEIGHT_CFG_CNT_UNCORRECTED_ERRORf 4580
#define DB_L1_CHILD_WEIGHT_CFG_CNT_UNCORRECTED_ERROR_DISINTf 4581
#define DB_L1_CHILD_WEIGHT_CONFIG_CNT_TMf 4582
#define DB_L1_CONFIG_CORRECTED_ERRORf 4583
#define DB_L1_CONFIG_CORRECTED_ERROR_DISINTf 4584
#define DB_L1_CONFIG_DCMf 4585
#define DB_L1_CONFIG_ECC_ERROR_ADDRESSf 4586
#define DB_L1_CONFIG_ENABLE_ECCf 4587
#define DB_L1_CONFIG_FORCE_UNCORRECTABLE_ERRORf 4588
#define DB_L1_CONFIG_TMf 4589
#define DB_L1_CONFIG_UNCORRECTED_ERRORf 4590
#define DB_L1_CONFIG_UNCORRECTED_ERROR_DISINTf 4591
#define DB_L1_EF_NEXT_CORRECTED_ERRORf 4592
#define DB_L1_EF_NEXT_CORRECTED_ERROR_DISINTf 4593
#define DB_L1_EF_NEXT_DCMf 4594
#define DB_L1_EF_NEXT_ECC_ERROR_ADDRESSf 4595
#define DB_L1_EF_NEXT_ENABLE_ECCf 4596
#define DB_L1_EF_NEXT_FORCE_UNCORRECTABLE_ERRORf 4597
#define DB_L1_EF_NEXT_TMf 4598
#define DB_L1_EF_NEXT_UNCORRECTED_ERRORf 4599
#define DB_L1_EF_NEXT_UNCORRECTED_ERROR_DISINTf 4600
#define DB_L1_ERROR_CORRECTED_ERRORf 4601
#define DB_L1_ERROR_CORRECTED_ERROR_DISINTf 4602
#define DB_L1_ERROR_DCMf 4603
#define DB_L1_ERROR_ECC_ERROR_ADDRESSf 4604
#define DB_L1_ERROR_ENABLE_ECCf 4605
#define DB_L1_ERROR_FORCE_UNCORRECTABLE_ERRORf 4606
#define DB_L1_ERROR_TMf 4607
#define DB_L1_ERROR_UNCORRECTED_ERRORf 4608
#define DB_L1_ERROR_UNCORRECTED_ERROR_DISINTf 4609
#define DB_L1_HEADS_TAILS_CORRECTED_ERRORf 4610
#define DB_L1_HEADS_TAILS_CORRECTED_ERROR_DISINTf 4611
#define DB_L1_HEADS_TAILS_DCMf 4612
#define DB_L1_HEADS_TAILS_ECC_ERROR_ADDRESSf 4613
#define DB_L1_HEADS_TAILS_ENABLE_ECCf 4614
#define DB_L1_HEADS_TAILS_FORCE_UNCORRECTABLE_ERRORf 4615
#define DB_L1_HEADS_TAILS_TMf 4616
#define DB_L1_HEADS_TAILS_UNCORRECTED_ERRORf 4617
#define DB_L1_HEADS_TAILS_UNCORRECTED_ERROR_DISINTf 4618
#define DB_L1_MIN_BUCKET_C_CORRECTED_ERRORf 4619
#define DB_L1_MIN_BUCKET_C_CORRECTED_ERROR_DISINTf 4620
#define DB_L1_MIN_BUCKET_C_ECC_ERROR_ADDRESSf 4621
#define DB_L1_MIN_BUCKET_C_ENABLE_ECCf 4622
#define DB_L1_MIN_BUCKET_C_FORCE_UNCORRECTABLE_ERRORf 4623
#define DB_L1_MIN_BUCKET_C_TMf 4624
#define DB_L1_MIN_BUCKET_C_UNCORRECTED_ERRORf 4625
#define DB_L1_MIN_BUCKET_C_UNCORRECTED_ERROR_DISINTf 4626
#define DB_L1_MIN_BUCKET_DCMf 4627
#define DB_L1_MIN_CONFIG_C_CORRECTED_ERRORf 4628
#define DB_L1_MIN_CONFIG_C_CORRECTED_ERROR_DISINTf 4629
#define DB_L1_MIN_CONFIG_C_DCMf 4630
#define DB_L1_MIN_CONFIG_C_ECC_ERROR_ADDRESSf 4631
#define DB_L1_MIN_CONFIG_C_ENABLE_ECCf 4632
#define DB_L1_MIN_CONFIG_C_FORCE_UNCORRECTABLE_ERRORf 4633
#define DB_L1_MIN_CONFIG_C_TMf 4634
#define DB_L1_MIN_CONFIG_C_UNCORRECTED_ERRORf 4635
#define DB_L1_MIN_CONFIG_C_UNCORRECTED_ERROR_DISINTf 4636
#define DB_L1_MIN_NEXT_CORRECTED_ERRORf 4637
#define DB_L1_MIN_NEXT_CORRECTED_ERROR_DISINTf 4638
#define DB_L1_MIN_NEXT_DCMf 4639
#define DB_L1_MIN_NEXT_ECC_ERROR_ADDRESSf 4640
#define DB_L1_MIN_NEXT_ENABLE_ECCf 4641
#define DB_L1_MIN_NEXT_FORCE_UNCORRECTABLE_ERRORf 4642
#define DB_L1_MIN_NEXT_TMf 4643
#define DB_L1_MIN_NEXT_UNCORRECTED_ERRORf 4644
#define DB_L1_MIN_NEXT_UNCORRECTED_ERROR_DISINTf 4645
#define DB_L1_PARENT_CORRECTED_ERRORf 4646
#define DB_L1_PARENT_CORRECTED_ERROR_DISINTf 4647
#define DB_L1_PARENT_DCMf 4648
#define DB_L1_PARENT_ECC_ERROR_ADDRESSf 4649
#define DB_L1_PARENT_ENABLE_ECCf 4650
#define DB_L1_PARENT_FORCE_UNCORRECTABLE_ERRORf 4651
#define DB_L1_PARENT_STATE_CORRECTED_ERRORf 4652
#define DB_L1_PARENT_STATE_CORRECTED_ERROR_DISINTf 4653
#define DB_L1_PARENT_STATE_DCMf 4654
#define DB_L1_PARENT_STATE_ECC_ERROR_ADDRESSf 4655
#define DB_L1_PARENT_STATE_ENABLE_ECCf 4656
#define DB_L1_PARENT_STATE_FORCE_UNCORRECTABLE_ERRORf 4657
#define DB_L1_PARENT_STATE_TMf 4658
#define DB_L1_PARENT_STATE_UNCORRECTED_ERRORf 4659
#define DB_L1_PARENT_STATE_UNCORRECTED_ERROR_DISINTf 4660
#define DB_L1_PARENT_TMf 4661
#define DB_L1_PARENT_UNCORRECTED_ERRORf 4662
#define DB_L1_PARENT_UNCORRECTED_ERROR_DISINTf 4663
#define DB_L1_SHAPER_BUCKET_C_CORRECTED_ERRORf 4664
#define DB_L1_SHAPER_BUCKET_C_CORRECTED_ERROR_DISINTf 4665
#define DB_L1_SHAPER_BUCKET_C_ECC_ERROR_ADDRESSf 4666
#define DB_L1_SHAPER_BUCKET_C_ENABLE_ECCf 4667
#define DB_L1_SHAPER_BUCKET_C_FORCE_UNCORRECTABLE_ERRORf 4668
#define DB_L1_SHAPER_BUCKET_C_TMf 4669
#define DB_L1_SHAPER_BUCKET_C_UNCORRECTED_ERRORf 4670
#define DB_L1_SHAPER_BUCKET_C_UNCORRECTED_ERROR_DISINTf 4671
#define DB_L1_SHAPER_BUCKET_DCMf 4672
#define DB_L1_SHAPER_CONFIG_C_CORRECTED_ERRORf 4673
#define DB_L1_SHAPER_CONFIG_C_CORRECTED_ERROR_DISINTf 4674
#define DB_L1_SHAPER_CONFIG_C_DCMf 4675
#define DB_L1_SHAPER_CONFIG_C_ECC_ERROR_ADDRESSf 4676
#define DB_L1_SHAPER_CONFIG_C_ENABLE_ECCf 4677
#define DB_L1_SHAPER_CONFIG_C_FORCE_UNCORRECTABLE_ERRORf 4678
#define DB_L1_SHAPER_CONFIG_C_TMf 4679
#define DB_L1_SHAPER_CONFIG_C_UNCORRECTED_ERRORf 4680
#define DB_L1_SHAPER_CONFIG_C_UNCORRECTED_ERROR_DISINTf 4681
#define DB_L1_WERR_FORCE_UNCORRECTABLE_ERRORf 4682
#define DB_L1_WERR_MAX_SC_CORRECTED_ERRORf 4683
#define DB_L1_WERR_MAX_SC_CORRECTED_ERROR_DISINTf 4684
#define DB_L1_WERR_MAX_SC_DCMf 4685
#define DB_L1_WERR_MAX_SC_ECC_ERROR_ADDRESSf 4686
#define DB_L1_WERR_MAX_SC_ENABLE_ECCf 4687
#define DB_L1_WERR_MAX_SC_FORCE_UNCORRECTABLE_ERRORf 4688
#define DB_L1_WERR_MAX_SC_TMf 4689
#define DB_L1_WERR_MAX_SC_UNCORRECTED_ERRORf 4690
#define DB_L1_WERR_MAX_SC_UNCORRECTED_ERROR_DISINTf 4691
#define DB_L1_WERR_NEXT_CORRECTED_ERRORf 4692
#define DB_L1_WERR_NEXT_CORRECTED_ERROR_DISINTf 4693
#define DB_L1_WERR_NEXT_DCMf 4694
#define DB_L1_WERR_NEXT_ECC_ERROR_ADDRESSf 4695
#define DB_L1_WERR_NEXT_ENABLE_ECCf 4696
#define DB_L1_WERR_NEXT_TMf 4697
#define DB_L1_WERR_NEXT_UNCORRECTED_ERRORf 4698
#define DB_L1_WERR_NEXT_UNCORRECTED_ERROR_DISINTf 4699
#define DB_L2_1B_ERROR_COUNTERf 4700
#define DB_L2_2B_ERROR_COUNTERf 4701
#define DB_L2_ACT_MIN_CORRECTED_ERRORf 4702
#define DB_L2_ACT_MIN_CORRECTED_ERROR_DISINTf 4703
#define DB_L2_ACT_MIN_DCMf 4704
#define DB_L2_ACT_MIN_ECC_ERROR_ADDRESSf 4705
#define DB_L2_ACT_MIN_ENABLE_ECCf 4706
#define DB_L2_ACT_MIN_FORCE_UNCORRECTABLE_ERRORf 4707
#define DB_L2_ACT_MIN_TMf 4708
#define DB_L2_ACT_MIN_UNCORRECTED_ERRORf 4709
#define DB_L2_ACT_MIN_UNCORRECTED_ERROR_DISINTf 4710
#define DB_L2_ACT_SHAPER_CORRECTED_ERRORf 4711
#define DB_L2_ACT_SHAPER_CORRECTED_ERROR_DISINTf 4712
#define DB_L2_ACT_SHAPER_DCMf 4713
#define DB_L2_ACT_SHAPER_ECC_ERROR_ADDRESSf 4714
#define DB_L2_ACT_SHAPER_ENABLE_ECCf 4715
#define DB_L2_ACT_SHAPER_FORCE_UNCORRECTABLE_ERRORf 4716
#define DB_L2_ACT_SHAPER_TMf 4717
#define DB_L2_ACT_SHAPER_UNCORRECTED_ERRORf 4718
#define DB_L2_ACT_SHAPER_UNCORRECTED_ERROR_DISINTf 4719
#define DB_L2_ACT_XON_CORRECTED_ERRORf 4720
#define DB_L2_ACT_XON_CORRECTED_ERROR_DISINTf 4721
#define DB_L2_ACT_XON_DCMf 4722
#define DB_L2_ACT_XON_ECC_ERROR_ADDRESSf 4723
#define DB_L2_ACT_XON_ENABLE_ECCf 4724
#define DB_L2_ACT_XON_FORCE_UNCORRECTABLE_ERRORf 4725
#define DB_L2_ACT_XON_TMf 4726
#define DB_L2_ACT_XON_UNCORRECTED_ERRORf 4727
#define DB_L2_ACT_XON_UNCORRECTED_ERROR_DISINTf 4728
#define DB_L2_CHILD_STATE1_CORRECTED_ERRORf 4729
#define DB_L2_CHILD_STATE1_CORRECTED_ERROR_DISINTf 4730
#define DB_L2_CHILD_STATE1_DCMf 4731
#define DB_L2_CHILD_STATE1_ECC_ERROR_ADDRESSf 4732
#define DB_L2_CHILD_STATE1_ENABLE_ECCf 4733
#define DB_L2_CHILD_STATE1_FORCE_UNCORRECTABLE_ERRORf 4734
#define DB_L2_CHILD_STATE1_TMf 4735
#define DB_L2_CHILD_STATE1_UNCORRECTED_ERRORf 4736
#define DB_L2_CHILD_STATE1_UNCORRECTED_ERROR_DISINTf 4737
#define DB_L2_CHILD_WEIGHT_CFG_CNT_CORRECTED_ERRORf 4738
#define DB_L2_CHILD_WEIGHT_CFG_CNT_CORRECTED_ERROR_DISINTf 4739
#define DB_L2_CHILD_WEIGHT_CFG_CNT_DCMf 4740
#define DB_L2_CHILD_WEIGHT_CFG_CNT_ECC_ERROR_ADDRESSf 4741
#define DB_L2_CHILD_WEIGHT_CFG_CNT_ENABLE_ECCf 4742
#define DB_L2_CHILD_WEIGHT_CFG_CNT_FORCE_UNCORRECTABLE_ERRORf 4743
#define DB_L2_CHILD_WEIGHT_CFG_CNT_TMf 4744
#define DB_L2_CHILD_WEIGHT_CFG_CNT_UNCORRECTED_ERRORf 4745
#define DB_L2_CHILD_WEIGHT_CFG_CNT_UNCORRECTED_ERROR_DISINTf 4746
#define DB_L2_ERROR_CORRECTED_ERRORf 4747
#define DB_L2_ERROR_CORRECTED_ERROR_DISINTf 4748
#define DB_L2_ERROR_DCMf 4749
#define DB_L2_ERROR_ECC_ERROR_ADDRESSf 4750
#define DB_L2_ERROR_ENABLE_ECCf 4751
#define DB_L2_ERROR_FORCE_UNCORRECTABLE_ERRORf 4752
#define DB_L2_ERROR_TMf 4753
#define DB_L2_ERROR_UNCORRECTED_ERRORf 4754
#define DB_L2_ERROR_UNCORRECTED_ERROR_DISINTf 4755
#define DB_L2_MIN_BUCKET_LOWER_C_CORRECTED_ERRORf 4756
#define DB_L2_MIN_BUCKET_LOWER_C_CORRECTED_ERROR_DISINTf 4757
#define DB_L2_MIN_BUCKET_LOWER_C_ECC_ERROR_ADDRESSf 4758
#define DB_L2_MIN_BUCKET_LOWER_C_ENABLE_ECCf 4759
#define DB_L2_MIN_BUCKET_LOWER_C_FORCE_UNCORRECTABLE_ERRORf 4760
#define DB_L2_MIN_BUCKET_LOWER_C_TMf 4761
#define DB_L2_MIN_BUCKET_LOWER_C_UNCORRECTED_ERRORf 4762
#define DB_L2_MIN_BUCKET_LOWER_C_UNCORRECTED_ERROR_DISINTf 4763
#define DB_L2_MIN_BUCKET_LOWER_DCMf 4764
#define DB_L2_MIN_BUCKET_UPPER_C_CORRECTED_ERRORf 4765
#define DB_L2_MIN_BUCKET_UPPER_C_CORRECTED_ERROR_DISINTf 4766
#define DB_L2_MIN_BUCKET_UPPER_C_ECC_ERROR_ADDRESSf 4767
#define DB_L2_MIN_BUCKET_UPPER_C_ENABLE_ECCf 4768
#define DB_L2_MIN_BUCKET_UPPER_C_FORCE_UNCORRECTABLE_ERRORf 4769
#define DB_L2_MIN_BUCKET_UPPER_C_TMf 4770
#define DB_L2_MIN_BUCKET_UPPER_C_UNCORRECTED_ERRORf 4771
#define DB_L2_MIN_BUCKET_UPPER_C_UNCORRECTED_ERROR_DISINTf 4772
#define DB_L2_MIN_BUCKET_UPPER_DCMf 4773
#define DB_L2_MIN_CONFIG_LOWER_C_CORRECTED_ERRORf 4774
#define DB_L2_MIN_CONFIG_LOWER_C_CORRECTED_ERROR_DISINTf 4775
#define DB_L2_MIN_CONFIG_LOWER_C_DCMf 4776
#define DB_L2_MIN_CONFIG_LOWER_C_ECC_ERROR_ADDRESSf 4777
#define DB_L2_MIN_CONFIG_LOWER_C_ENABLE_ECCf 4778
#define DB_L2_MIN_CONFIG_LOWER_C_FORCE_UNCORRECTABLE_ERRORf 4779
#define DB_L2_MIN_CONFIG_LOWER_C_TMf 4780
#define DB_L2_MIN_CONFIG_LOWER_C_UNCORRECTED_ERRORf 4781
#define DB_L2_MIN_CONFIG_LOWER_C_UNCORRECTED_ERROR_DISINTf 4782
#define DB_L2_MIN_CONFIG_UPPER_C_CORRECTED_ERRORf 4783
#define DB_L2_MIN_CONFIG_UPPER_C_CORRECTED_ERROR_DISINTf 4784
#define DB_L2_MIN_CONFIG_UPPER_C_DCMf 4785
#define DB_L2_MIN_CONFIG_UPPER_C_ECC_ERROR_ADDRESSf 4786
#define DB_L2_MIN_CONFIG_UPPER_C_ENABLE_ECCf 4787
#define DB_L2_MIN_CONFIG_UPPER_C_FORCE_UNCORRECTABLE_ERRORf 4788
#define DB_L2_MIN_CONFIG_UPPER_C_TMf 4789
#define DB_L2_MIN_CONFIG_UPPER_C_UNCORRECTED_ERRORf 4790
#define DB_L2_MIN_CONFIG_UPPER_C_UNCORRECTED_ERROR_DISINTf 4791
#define DB_L2_MIN_NEXT_CORRECTED_ERRORf 4792
#define DB_L2_MIN_NEXT_CORRECTED_ERROR_DISINTf 4793
#define DB_L2_MIN_NEXT_DCMf 4794
#define DB_L2_MIN_NEXT_ECC_ERROR_ADDRESSf 4795
#define DB_L2_MIN_NEXT_ENABLE_ECCf 4796
#define DB_L2_MIN_NEXT_FORCE_UNCORRECTABLE_ERRORf 4797
#define DB_L2_MIN_NEXT_TMf 4798
#define DB_L2_MIN_NEXT_UNCORRECTED_ERRORf 4799
#define DB_L2_MIN_NEXT_UNCORRECTED_ERROR_DISINTf 4800
#define DB_L2_PARENT_CORRECTED_ERRORf 4801
#define DB_L2_PARENT_CORRECTED_ERROR_DISINTf 4802
#define DB_L2_PARENT_DCMf 4803
#define DB_L2_PARENT_ECC_ERROR_ADDRESSf 4804
#define DB_L2_PARENT_ENABLE_ECCf 4805
#define DB_L2_PARENT_FORCE_UNCORRECTABLE_ERRORf 4806
#define DB_L2_PARENT_TMf 4807
#define DB_L2_PARENT_UNCORRECTED_ERRORf 4808
#define DB_L2_PARENT_UNCORRECTED_ERROR_DISINTf 4809
#define DB_L2_SHAPER_BUCKET_LOWER_C_CORRECTED_ERRORf 4810
#define DB_L2_SHAPER_BUCKET_LOWER_C_CORRECTED_ERROR_DISINTf 4811
#define DB_L2_SHAPER_BUCKET_LOWER_C_ECC_ERROR_ADDRESSf 4812
#define DB_L2_SHAPER_BUCKET_LOWER_C_ENABLE_ECCf 4813
#define DB_L2_SHAPER_BUCKET_LOWER_C_FORCE_UNCORRECTABLE_ERRORf 4814
#define DB_L2_SHAPER_BUCKET_LOWER_C_TMf 4815
#define DB_L2_SHAPER_BUCKET_LOWER_C_UNCORRECTED_ERRORf 4816
#define DB_L2_SHAPER_BUCKET_LOWER_C_UNCORRECTED_ERROR_DISINTf 4817
#define DB_L2_SHAPER_BUCKET_LOWER_DCMf 4818
#define DB_L2_SHAPER_BUCKET_UPPER_C_CORRECTED_ERRORf 4819
#define DB_L2_SHAPER_BUCKET_UPPER_C_CORRECTED_ERROR_DISINTf 4820
#define DB_L2_SHAPER_BUCKET_UPPER_C_ECC_ERROR_ADDRESSf 4821
#define DB_L2_SHAPER_BUCKET_UPPER_C_ENABLE_ECCf 4822
#define DB_L2_SHAPER_BUCKET_UPPER_C_FORCE_UNCORRECTABLE_ERRORf 4823
#define DB_L2_SHAPER_BUCKET_UPPER_C_TMf 4824
#define DB_L2_SHAPER_BUCKET_UPPER_C_UNCORRECTED_ERRORf 4825
#define DB_L2_SHAPER_BUCKET_UPPER_C_UNCORRECTED_ERROR_DISINTf 4826
#define DB_L2_SHAPER_BUCKET_UPPER_DCMf 4827
#define DB_L2_SHAPER_CONFIG_LOWER_C_CORRECTED_ERRORf 4828
#define DB_L2_SHAPER_CONFIG_LOWER_C_CORRECTED_ERROR_DISINTf 4829
#define DB_L2_SHAPER_CONFIG_LOWER_C_DCMf 4830
#define DB_L2_SHAPER_CONFIG_LOWER_C_ECC_ERROR_ADDRESSf 4831
#define DB_L2_SHAPER_CONFIG_LOWER_C_ENABLE_ECCf 4832
#define DB_L2_SHAPER_CONFIG_LOWER_C_FORCE_UNCORRECTABLE_ERRORf 4833
#define DB_L2_SHAPER_CONFIG_LOWER_C_TMf 4834
#define DB_L2_SHAPER_CONFIG_LOWER_C_UNCORRECTED_ERRORf 4835
#define DB_L2_SHAPER_CONFIG_LOWER_C_UNCORRECTED_ERROR_DISINTf 4836
#define DB_L2_SHAPER_CONFIG_UPPER_C_CORRECTED_ERRORf 4837
#define DB_L2_SHAPER_CONFIG_UPPER_C_CORRECTED_ERROR_DISINTf 4838
#define DB_L2_SHAPER_CONFIG_UPPER_C_DCMf 4839
#define DB_L2_SHAPER_CONFIG_UPPER_C_ECC_ERROR_ADDRESSf 4840
#define DB_L2_SHAPER_CONFIG_UPPER_C_ENABLE_ECCf 4841
#define DB_L2_SHAPER_CONFIG_UPPER_C_FORCE_UNCORRECTABLE_ERRORf 4842
#define DB_L2_SHAPER_CONFIG_UPPER_C_TMf 4843
#define DB_L2_SHAPER_CONFIG_UPPER_C_UNCORRECTED_ERRORf 4844
#define DB_L2_SHAPER_CONFIG_UPPER_C_UNCORRECTED_ERROR_DISINTf 4845
#define DB_L2_WERR_NEXT_CORRECTED_ERRORf 4846
#define DB_L2_WERR_NEXT_CORRECTED_ERROR_DISINTf 4847
#define DB_L2_WERR_NEXT_DCMf 4848
#define DB_L2_WERR_NEXT_ECC_ERROR_ADDRESSf 4849
#define DB_L2_WERR_NEXT_ENABLE_ECCf 4850
#define DB_L2_WERR_NEXT_FORCE_UNCORRECTABLE_ERRORf 4851
#define DB_L2_WERR_NEXT_TMf 4852
#define DB_L2_WERR_NEXT_UNCORRECTED_ERRORf 4853
#define DB_L2_WERR_NEXT_UNCORRECTED_ERROR_DISINTf 4854
#define DB_PORT_1B_ERROR_COUNTERf 4855
#define DB_PORT_2B_ERROR_COUNTERf 4856
#define DB_PORT_SHAPER_CONFIG_C_CORRECTED_ERRORf 4857
#define DB_PORT_SHAPER_CONFIG_C_CORRECTED_ERROR_DISINTf 4858
#define DB_PORT_SHAPER_CONFIG_C_ECC_ERROR_ADDRESSf 4859
#define DB_PORT_SHAPER_CONFIG_C_ENABLE_ECCf 4860
#define DB_PORT_SHAPER_CONFIG_C_FORCE_UNCORRECTABLE_ERRORf 4861
#define DB_PORT_SHAPER_CONFIG_C_TMf 4862
#define DB_PORT_SHAPER_CONFIG_C_UNCORRECTED_ERRORf 4863
#define DB_PORT_SHAPER_CONFIG_C_UNCORRECTED_ERROR_DISINTf 4864
#define DB_PORT_SHAPER_CONFIG_DCMf 4865
#define DB_PORT_TDM_CORRECTED_ERRORf 4866
#define DB_PORT_TDM_CORRECTED_ERROR_DISINTf 4867
#define DB_PORT_TDM_ECC_ERROR_ADDRESSf 4868
#define DB_PORT_TDM_ENABLE_ECCf 4869
#define DB_PORT_TDM_FORCE_UNCORRECTABLE_ERRORf 4870
#define DB_PORT_TDM_TMf 4871
#define DB_PORT_TDM_UNCORRECTED_ERRORf 4872
#define DB_PORT_TDM_UNCORRECTED_ERROR_DISINTf 4873
#define DB_PORT_WERR_MAX_SC_CORRECTED_ERRORf 4874
#define DB_PORT_WERR_MAX_SC_CORRECTED_ERROR_DISINTf 4875
#define DB_PORT_WERR_MAX_SC_DCMf 4876
#define DB_PORT_WERR_MAX_SC_ECC_ERROR_ADDRESSf 4877
#define DB_PORT_WERR_MAX_SC_ENABLE_ECCf 4878
#define DB_PORT_WERR_MAX_SC_FORCE_UNCORRECTABLE_ERRORf 4879
#define DB_PORT_WERR_MAX_SC_TMf 4880
#define DB_PORT_WERR_MAX_SC_UNCORRECTED_ERRORf 4881
#define DB_PORT_WERR_MAX_SC_UNCORRECTED_ERROR_DISINTf 4882
#define DB_QSTRUCT_FAP_BITMAP_0_ENABLE_ECCf 4883
#define DB_QSTRUCT_FAP_BITMAP_0_FORCE_UNCORRECTABLE_ERRORf 4884
#define DB_QSTRUCT_FAP_BITMAP_1_ENABLE_ECCf 4885
#define DB_QSTRUCT_FAP_BITMAP_1_FORCE_UNCORRECTABLE_ERRORf 4886
#define DB_QSTRUCT_FAP_BITMAP_2_ENABLE_ECCf 4887
#define DB_QSTRUCT_FAP_BITMAP_2_FORCE_UNCORRECTABLE_ERRORf 4888
#define DB_QSTRUCT_FAP_BITMAP_3_ENABLE_ECCf 4889
#define DB_QSTRUCT_FAP_BITMAP_3_FORCE_UNCORRECTABLE_ERRORf 4890
#define DB_QSTRUCT_FAP_STACK_0_ENABLE_ECCf 4891
#define DB_QSTRUCT_FAP_STACK_0_FORCE_UNCORRECTABLE_ERRORf 4892
#define DB_QSTRUCT_FAP_STACK_1_ENABLE_ECCf 4893
#define DB_QSTRUCT_FAP_STACK_1_FORCE_UNCORRECTABLE_ERRORf 4894
#define DB_QSTRUCT_FAP_STACK_2_ENABLE_ECCf 4895
#define DB_QSTRUCT_FAP_STACK_2_FORCE_UNCORRECTABLE_ERRORf 4896
#define DB_QSTRUCT_FAP_STACK_3_ENABLE_ECCf 4897
#define DB_QSTRUCT_FAP_STACK_3_FORCE_UNCORRECTABLE_ERRORf 4898
#define DB_QSTRUCT_QBLOCK_NEXT_0_ENABLE_ECCf 4899
#define DB_QSTRUCT_QBLOCK_NEXT_0_FORCE_UNCORRECTABLE_ERRORf 4900
#define DB_QSTRUCT_QBLOCK_NEXT_1_ENABLE_ECCf 4901
#define DB_QSTRUCT_QBLOCK_NEXT_1_FORCE_UNCORRECTABLE_ERRORf 4902
#define DB_QSTRUCT_QBLOCK_NEXT_2_ENABLE_ECCf 4903
#define DB_QSTRUCT_QBLOCK_NEXT_2_FORCE_UNCORRECTABLE_ERRORf 4904
#define DB_QSTRUCT_QBLOCK_NEXT_3_ENABLE_ECCf 4905
#define DB_QSTRUCT_QBLOCK_NEXT_3_FORCE_UNCORRECTABLE_ERRORf 4906
#define DB_QSTRUCT_QBLOCK_NEXT_4_ENABLE_ECCf 4907
#define DB_QSTRUCT_QBLOCK_NEXT_4_FORCE_UNCORRECTABLE_ERRORf 4908
#define DB_QSTRUCT_QBLOCK_NEXT_5_ENABLE_ECCf 4909
#define DB_QSTRUCT_QBLOCK_NEXT_5_FORCE_UNCORRECTABLE_ERRORf 4910
#define DB_QSTRUCT_QBLOCK_NEXT_6_ENABLE_ECCf 4911
#define DB_QSTRUCT_QBLOCK_NEXT_6_FORCE_UNCORRECTABLE_ERRORf 4912
#define DB_QSTRUCT_QBLOCK_NEXT_7_ENABLE_ECCf 4913
#define DB_QSTRUCT_QBLOCK_NEXT_7_FORCE_UNCORRECTABLE_ERRORf 4914
#define DB_QSTRUCT_QENTRY_LOWER_0_ENABLE_ECCf 4915
#define DB_QSTRUCT_QENTRY_LOWER_0_FORCE_UNCORRECTABLE_ERRORf 4916
#define DB_QSTRUCT_QENTRY_LOWER_1_ENABLE_ECCf 4917
#define DB_QSTRUCT_QENTRY_LOWER_1_FORCE_UNCORRECTABLE_ERRORf 4918
#define DB_QSTRUCT_QENTRY_LOWER_2_ENABLE_ECCf 4919
#define DB_QSTRUCT_QENTRY_LOWER_2_FORCE_UNCORRECTABLE_ERRORf 4920
#define DB_QSTRUCT_QENTRY_LOWER_3_ENABLE_ECCf 4921
#define DB_QSTRUCT_QENTRY_LOWER_3_FORCE_UNCORRECTABLE_ERRORf 4922
#define DB_QSTRUCT_QENTRY_LOWER_4_ENABLE_ECCf 4923
#define DB_QSTRUCT_QENTRY_LOWER_4_FORCE_UNCORRECTABLE_ERRORf 4924
#define DB_QSTRUCT_QENTRY_LOWER_5_ENABLE_ECCf 4925
#define DB_QSTRUCT_QENTRY_LOWER_5_FORCE_UNCORRECTABLE_ERRORf 4926
#define DB_QSTRUCT_QENTRY_LOWER_6_ENABLE_ECCf 4927
#define DB_QSTRUCT_QENTRY_LOWER_6_FORCE_UNCORRECTABLE_ERRORf 4928
#define DB_QSTRUCT_QENTRY_LOWER_7_ENABLE_ECCf 4929
#define DB_QSTRUCT_QENTRY_LOWER_7_FORCE_UNCORRECTABLE_ERRORf 4930
#define DB_QSTRUCT_QENTRY_UPPER_0_ENABLE_ECCf 4931
#define DB_QSTRUCT_QENTRY_UPPER_0_FORCE_UNCORRECTABLE_ERRORf 4932
#define DB_QSTRUCT_QENTRY_UPPER_1_ENABLE_ECCf 4933
#define DB_QSTRUCT_QENTRY_UPPER_1_FORCE_UNCORRECTABLE_ERRORf 4934
#define DB_QSTRUCT_QENTRY_UPPER_2_ENABLE_ECCf 4935
#define DB_QSTRUCT_QENTRY_UPPER_2_FORCE_UNCORRECTABLE_ERRORf 4936
#define DB_QSTRUCT_QENTRY_UPPER_3_ENABLE_ECCf 4937
#define DB_QSTRUCT_QENTRY_UPPER_3_FORCE_UNCORRECTABLE_ERRORf 4938
#define DB_QSTRUCT_QENTRY_UPPER_4_ENABLE_ECCf 4939
#define DB_QSTRUCT_QENTRY_UPPER_4_FORCE_UNCORRECTABLE_ERRORf 4940
#define DB_QSTRUCT_QENTRY_UPPER_5_ENABLE_ECCf 4941
#define DB_QSTRUCT_QENTRY_UPPER_5_FORCE_UNCORRECTABLE_ERRORf 4942
#define DB_QSTRUCT_QENTRY_UPPER_6_ENABLE_ECCf 4943
#define DB_QSTRUCT_QENTRY_UPPER_6_FORCE_UNCORRECTABLE_ERRORf 4944
#define DB_QSTRUCT_QENTRY_UPPER_7_ENABLE_ECCf 4945
#define DB_QSTRUCT_QENTRY_UPPER_7_FORCE_UNCORRECTABLE_ERRORf 4946
#define DCBS_FIFO_OVERFLOWf 4947
#define DCBS_FIFO_UNDERFLOWf 4948
#define DCMf 4949
#define DCM0f 4950
#define DCM00f 4951
#define DCM01f 4952
#define DCM1f 4953
#define DCM10f 4954
#define DCM11f 4955
#define DCM2f 4956
#define DCM20f 4957
#define DCM21f 4958
#define DCM3f 4959
#define DCM30f 4960
#define DCM31f 4961
#define DCM4f 4962
#define DCM40f 4963
#define DCM41f 4964
#define DCM5f 4965
#define DCM50f 4966
#define DCM51f 4967
#define DCM6f 4968
#define DCM60f 4969
#define DCM61f 4970
#define DCM7f 4971
#define DCM70f 4972
#define DCM71f 4973
#define DCMAf 4974
#define DCMBf 4975
#define DCML0f 4976
#define DCML1f 4977
#define DCML2f 4978
#define DCML3f 4979
#define DCMU0f 4980
#define DCMU1f 4981
#define DCMU2f 4982
#define DCMU3f 4983
#define DCM_0f 4984
#define DCM_1f 4985
#define DCM_2f 4986
#define DCM_3f 4987
#define DCM_4f 4988
#define DCM_5f 4989
#define DCM_6f 4990
#define DCM_7f 4991
#define DCM_Af 4992
#define DCM_AGER_CTRf 4993
#define DCM_AGER_EXPf 4994
#define DCM_Bf 4995
#define DCM_BMf 4996
#define DCM_BM0f 4997
#define DCM_BM1f 4998
#define DCM_BM2f 4999
#define DCM_BM3f 5000
#define DCM_CBP_0f 5001
#define DCM_CBP_1f 5002
#define DCM_CBP_2f 5003
#define DCM_CBP_3f 5004
#define DCM_CHK_X12f 5005
#define DCM_CHK_X25f 5006
#define DCM_CHK_X32f 5007
#define DCM_CTRf 5008
#define DCM_CTR_COUNTERf 5009
#define DCM_EXPf 5010
#define DCM_LEN_X31f 5011
#define DCM_LEN_X32f 5012
#define DCM_MBXf 5013
#define DCM_MBYf 5014
#define DCM_MEM0f 5015
#define DCM_MEM1f 5016
#define DCM_MEM2f 5017
#define DCM_MEM3f 5018
#define DCM_MEM4f 5019
#define DCM_TOQ_CELLLINKf 5020
#define DCM_TOQ_PKTLINKf 5021
#define DCM_UC0f 5022
#define DCM_UC1f 5023
#define DCM_UCSP0f 5024
#define DCM_UCSP1f 5025
#define DCO_CTRL_BYPASSf 5026
#define DCO_CTRL_BYPASS_ENABLEf 5027
#define DCRC12f 5028
#define DC_BRATE_FIFO_OVERFLOWf 5029
#define DC_BRATE_FIFO_OVERFLOW_DISINTf 5030
#define DC_CMD_FIFO_OVERFLOWf 5031
#define DC_CMD_FIFO_OVERFLOW_DISINTf 5032
#define DC_LEN_FIFO_OVERFLOWf 5033
#define DC_LEN_FIFO_OVERFLOW_DISINTf 5034
#define DC_QLEN_FIFO_OVERFLOWf 5035
#define DC_QLEN_FIFO_OVERFLOW_DISINTf 5036
#define DC_SRATE_FIFO_OVERFLOWf 5037
#define DC_SRATE_FIFO_OVERFLOW_DISINTf 5038
#define DDR0_ECHO_IN_SELf 5039
#define DDR1_ECHO_IN_SELf 5040
#define DDR2_CKE_Nf 5041
#define DDR3f 5042
#define DDR3_PLL_CLK_IN_SELf 5043
#define DDR3_PLL_CLK_OUT_ENf 5044
#define DDR3_PLL_LOCKf 5045
#define DDR3_PLL_LOCK_LOSTf 5046
#define DDR3_PLL_STATUSf 5047
#define DDR_ADDRf 5048
#define DDR_BURSTf 5049
#define DDR_ITERf 5050
#define DDR_MHZf 5051
#define DDR_RESET_Nf 5052
#define DDR_SPEEDf 5053
#define DEBOUNCED_LINK_STATUSf 5054
#define DEBOUNCED_LINK_STATUS_CHANGEf 5055
#define DEBOUNCED_LINK_STATUS_DISINTf 5056
#define DEBOUNCED_LINK_STATUS_STICKYf 5057
#define DEBUGf 5058
#define DEBUGFF_CORRECTED_ERRORf 5059
#define DEBUGFF_CORRECTED_ERROR_MASKf 5060
#define DEBUGFF_ENABLE_ECCf 5061
#define DEBUGFF_FORCE_UNCORRECTABLE_ERRORf 5062
#define DEBUGFF_UNCORRECTED_ERRORf 5063
#define DEBUGFF_UNCORRECTED_ERROR_MASKf 5064
#define DEBUGRAM_CORRECTED_ERRf 5065
#define DEBUGRAM_CORRECTED_ERR_DISINTf 5066
#define DEBUGRAM_EN_ECCf 5067
#define DEBUGRAM_UNCORRECTABLE_ERRf 5068
#define DEBUGRAM_UNCORRECTED_ERRf 5069
#define DEBUGRAM_UNCORRECTED_ERR_DISINTf 5070
#define DEBUG_0f 5071
#define DEBUG_1f 5072
#define DEBUG_CAPTURE_CORRECTED_ERRORf 5073
#define DEBUG_CAPTURE_CORRECTED_ERROR_DISINTf 5074
#define DEBUG_CAPTURE_ENABLE_ECCf 5075
#define DEBUG_CAPTURE_FORCE_UNCORRECTABLE_ERRORf 5076
#define DEBUG_CAPTURE_INITf 5077
#define DEBUG_CAPTURE_INIT_DONEf 5078
#define DEBUG_CAPTURE_UNCORRECTED_ERRORf 5079
#define DEBUG_CAPTURE_UNCORRECTED_ERROR_DISINTf 5080
#define DEBUG_DATAf 5081
#define DEBUG_EGRESS_TABLES_INITf 5082
#define DEBUG_ENf 5083
#define DEBUG_EN0f 5084
#define DEBUG_EN1f 5085
#define DEBUG_EN2f 5086
#define DEBUG_EN3f 5087
#define DEBUG_EN4f 5088
#define DEBUG_EN5f 5089
#define DEBUG_EN6f 5090
#define DEBUG_EN7f 5091
#define DEBUG_ENABLEf 5092
#define DEBUG_ENBf 5093
#define DEBUG_ENQR_FIFO_BPf 5094
#define DEBUG_ENQR_FLIST_BPf 5095
#define DEBUG_ENQR_TAG_BPf 5096
#define DEBUG_ERROR_SELf 5097
#define DEBUG_HOLD_RPTRf 5098
#define DEBUG_ONf 5099
#define DEBUG_PERR_ON_ECC_BITSf 5100
#define DEBUG_PORTf 5101
#define DEBUG_REDUCED_INIT_MODEf 5102
#define DEBUG_RESERVEDf 5103
#define DEBUG_RESERVED_BIT0f 5104
#define DEBUG_RESERVED_BIT15TO14f 5105
#define DEBUG_RESET_Nf 5106
#define DEBUG_RPTRf 5107
#define DEBUG_RULE_INIT_DONT_USEf 5108
#define DEBUG_SELf 5109
#define DEBUG_SLOW_CORE_MODEf 5110
#define DEBUG_SYNf 5111
#define DEBUG_TAP_SELf 5112
#define DEBUG_USE_DEBUG_TAL_SELf 5113
#define DEBUG_USE_DEBUG_TAP_SELf 5114
#define DEBUG_WPTRf 5115
#define DECAP_FCSf 5116
#define DECAP_IPTUNNELf 5117
#define DECAP_USE_EXP_FOR_INNERf 5118
#define DECAP_USE_EXP_FOR_PRIf 5119
#define DECAP_USE_TTLf 5120
#define DEFAULTROUTEf 5121
#define DEFAULTROUTE0f 5122
#define DEFAULTROUTE1f 5123
#define DEFAULT_BMf 5124
#define DEFAULT_CFIf 5125
#define DEFAULT_COS_PROFILEf 5126
#define DEFAULT_COUNTf 5127
#define DEFAULT_DPf 5128
#define DEFAULT_ECNf 5129
#define DEFAULT_MISSf 5130
#define DEFAULT_PORTf 5131
#define DEFAULT_PRIf 5132
#define DEFAULT_ROUTEf 5133
#define DEFAULT_SRC_PORTf 5134
#define DEFAULT_VIDf 5135
#define DEFAULT_VLAN_TAGf 5136
#define DEFAULT_VLAN_TAG_VALIDf 5137
#define DEFER_QOS_MARKINGSf 5138
#define DEFIP_CAM_BIST_SKIP_COUNTf 5139
#define DEFIP_DCMf 5140
#define DEFIP_HITf 5141
#define DEFIP_HIT_CT0f 5142
#define DEFIP_HIT_CT1f 5143
#define DEFIP_HIT_CT2f 5144
#define DEFIP_HIT_SAMf 5145
#define DEFIP_PARITYf 5146
#define DEFIP_PMf 5147
#define DEFIP_RPF_ENABLEf 5148
#define DEFIP_TABLE_HI_MBIST_DONEf 5149
#define DEFIP_TABLE_HI_MBIST_ENf 5150
#define DEFIP_TABLE_HI_MBIST_GOf 5151
#define DEFIP_TABLE_LO_MBIST_DONEf 5152
#define DEFIP_TABLE_LO_MBIST_ENf 5153
#define DEFIP_TABLE_LO_MBIST_GOf 5154
#define DEFIP_TMf 5155
#define DELAY_CALENDARf 5156
#define DELETED_ENQR_DROP_CNTf 5157
#define DELETE_OR_REPL_BMf 5158
#define DELETE_VNTAGf 5159
#define DEL_CRCf 5160
#define DEMAND_ENABLEf 5161
#define DEMAND_FIFO_OVERFLOWf 5162
#define DEMAND_FIFO_OVERFLOW_DISINTf 5163
#define DEMAND_FIFO_UNDERRUNf 5164
#define DEMAND_FIFO_UNDERRUN_DISINTf 5165
#define DEQ0_CELLCRC_ERRf 5166
#define DEQ0_CELLCRC_ERR_ENf 5167
#define DEQ0_LENGTH_PAR_ERRf 5168
#define DEQ0_LENGTH_PAR_ERR_ENf 5169
#define DEQ0_NOT_IP_ERRf 5170
#define DEQ0_NOT_IP_ERR_DISINTf 5171
#define DEQ0_NOT_IP_ERR_ENf 5172
#define DEQ1_CELLCRC_ERRf 5173
#define DEQ1_CELLCRC_ERR_ENf 5174
#define DEQ1_LENGTH_PAR_ERRf 5175
#define DEQ1_LENGTH_PAR_ERR_ENf 5176
#define DEQ1_NOT_IP_ERRf 5177
#define DEQ1_NOT_IP_ERR_ENf 5178
#define DEQCONTEXT_PLANE_A_OVERLOADf 5179
#define DEQCONTEXT_PLANE_A_OVERLOAD_DISINTf 5180
#define DEQCONTEXT_PLANE_B_OVERLOADf 5181
#define DEQCONTEXT_PLANE_B_OVERLOAD_DISINTf 5182
#define DEQCONTEXT_PLANE_OVERLOAD_HALT_ENf 5183
#define DEQCONTEXT_PLANE_SWITCH_ERRORf 5184
#define DEQCONTEXT_PLANE_SWITCH_ERROR_DISINTf 5185
#define DEQCONTEXT_PLANE_SWITCH_ERROR_HALT_ENf 5186
#define DEQDONE_STATUSf 5187
#define DEQDONE_STATUS_DISINTf 5188
#define DEQD_ADJ_BYTESf 5189
#define DEQD_ADJ_BYTES_MASKf 5190
#define DEQD_ADJ_BYTES_VALUEf 5191
#define DEQD_MOLE_INGRESSf 5192
#define DEQD_MOLE_QUEUEf 5193
#define DEQD_PIPELINE_ACTIVEf 5194
#define DEQD_STATUSf 5195
#define DEQD_STATUS_DISINTf 5196
#define DEQR_DISABLED_QUEUE_DETECTf 5197
#define DEQR_DISABLED_QUEUE_DETECT_DISINTf 5198
#define DEQR_PIPELINE_ACTIVEf 5199
#define DEQR_SLOT_DELAYf 5200
#define DEQR_STATUSf 5201
#define DEQR_STATUS_DISINTf 5202
#define DEQR_TAG_CREDIT_UNDERRUNf 5203
#define DEQR_TAG_CREDIT_UNDERRUN_DISINTf 5204
#define DEQR_TAG_UNDERRUN_HALT_ENf 5205
#define DEQUEUE_CONTEXT_FULLf 5206
#define DEQUEUE_CONTEXT_FULL_DISINTf 5207
#define DEQUEUE_CONTEXT_FULL_HALT_ENf 5208
#define DEQUEUE_ENABLEf 5209
#define DEQUEUE_PLANE_MODEf 5210
#define DEQUEUE_VALID_SEENf 5211
#define DEQ_AGING_MASK_MEMORY_CORRECTED_ERRORf 5212
#define DEQ_AGING_MASK_MEMORY_CORRECTED_ERROR_DISINTf 5213
#define DEQ_AGING_MASK_MEMORY_ECC_ENABLEf 5214
#define DEQ_AGING_MASK_MEMORY_FORCE_UNCORRECTABLE_ECC_ERRORf 5215
#define DEQ_AGING_MASK_MEMORY_UNCORRECTED_ERRORf 5216
#define DEQ_AGING_MASK_MEMORY_UNCORRECTED_ERROR_DISINTf 5217
#define DEQ_A_INVALID_Q_CNTf 5218
#define DEQ_A_INVALID_Q_CNT_DISINTf 5219
#define DEQ_BLOCK_ON_0_MATCH_HIERf 5220
#define DEQ_BLOCK_ON_L0_0_MATCHf 5221
#define DEQ_BLOCK_ON_L1_0_MATCHf 5222
#define DEQ_BLOCK_ON_L2_0_MATCHf 5223
#define DEQ_BUFFERPTR1f 5224
#define DEQ_BUFFERPTR1_VALf 5225
#define DEQ_BUFFERPTR2f 5226
#define DEQ_BUFFERPTR2_VALf 5227
#define DEQ_BUFFERPTR3f 5228
#define DEQ_BUFFERPTR3_VALf 5229
#define DEQ_BUFFERPTR4f 5230
#define DEQ_BUFFERPTR4_VALf 5231
#define DEQ_B_INVALID_Q_CNTf 5232
#define DEQ_B_INVALID_Q_CNT_DISINTf 5233
#define DEQ_CONTINUATIONf 5234
#define DEQ_CS_STATS_ENf 5235
#define DEQ_ECC_REPAIR_ENf 5236
#define DEQ_EGRESS_FIFO_AGING_WRED_FIFO_ECC_ENABLEf 5237
#define DEQ_EGRESS_FIFO_AGING_WRED_FIFO_FORCE_UNCORRECTABLE_ECC_ERRORf 5238
#define DEQ_EGRESS_FIFO_AGING_WRED_MEMORY_CORRECTED_ERRORf 5239
#define DEQ_EGRESS_FIFO_AGING_WRED_MEMORY_CORRECTED_ERROR_DISINTf 5240
#define DEQ_EGRESS_FIFO_AGING_WRED_MEMORY_UNCORRECTED_ERRORf 5241
#define DEQ_EGRESS_FIFO_AGING_WRED_MEMORY_UNCORRECTED_ERROR_DISINTf 5242
#define DEQ_EGRESS_FIFO_CONTROL_DATA_FIFO_ECC_ENABLEf 5243
#define DEQ_EGRESS_FIFO_CONTROL_DATA_FIFO_FORCE_UNCORRECTABLE_ECC_ERRORf 5244
#define DEQ_EGRESS_FIFO_CONTROL_DATA_MEMORY_CORRECTED_ERRORf 5245
#define DEQ_EGRESS_FIFO_CONTROL_DATA_MEMORY_CORRECTED_ERROR_DISINTf 5246
#define DEQ_EGRESS_FIFO_CONTROL_DATA_MEMORY_UNCORRECTED_ERRORf 5247
#define DEQ_EGRESS_FIFO_CONTROL_DATA_MEMORY_UNCORRECTED_ERROR_DISINTf 5248
#define DEQ_EGRESS_FIFO_DATA_ECC_FIFO_FORCE_UNCORRECTABLE_ECC_ERRORf 5249
#define DEQ_EGRESS_FIFO_ECC_VERIFICATION_400_CORRECTED_ERRORf 5250
#define DEQ_EGRESS_FIFO_ECC_VERIFICATION_400_CORRECTED_ERROR_DISINTf 5251
#define DEQ_EGRESS_FIFO_ECC_VERIFICATION_400_UNCORRECTED_ERRORf 5252
#define DEQ_EGRESS_FIFO_ECC_VERIFICATION_400_UNCORRECTED_ERROR_DISINTf 5253
#define DEQ_EGRESS_FIFO_MPB_400_ECC_ENABLEf 5254
#define DEQ_EGRESS_FIFO_MPB_400_FORCE_UNCORRECTABLE_ECC_ERRORf 5255
#define DEQ_EOP_SEENf 5256
#define DEQ_ERROR_0f 5257
#define DEQ_ERROR_1f 5258
#define DEQ_ERROR_2f 5259
#define DEQ_ERROR_3f 5260
#define DEQ_FIRSTf 5261
#define DEQ_HEAD_LLAf 5262
#define DEQ_HEAD_MISMATCHf 5263
#define DEQ_HEAD_MISMATCH_DISINTf 5264
#define DEQ_HEAD_MISMATCH_HALT_ENf 5265
#define DEQ_IDLEf 5266
#define DEQ_INFO_ERRORf 5267
#define DEQ_INTRf 5268
#define DEQ_INTR_DISINTf 5269
#define DEQ_LASTf 5270
#define DEQ_MPB_ERRf 5271
#define DEQ_MPB_ERR_ENf 5272
#define DEQ_NOT_IP_ERRf 5273
#define DEQ_NOT_IP_ERR_ENf 5274
#define DEQ_ONE_EXTRA_LINEf 5275
#define DEQ_PARITY_CHK_ENf 5276
#define DEQ_PKTHDR0_ERRf 5277
#define DEQ_PKTHDR0_ERR_ENf 5278
#define DEQ_PKTHDR2_ERR_ENf 5279
#define DEQ_PKTHDR2_PAR_ERRf 5280
#define DEQ_PKTHDR_CPU_ERRf 5281
#define DEQ_PKTHDR_CPU_ERR_ENf 5282
#define DEQ_PKTHDR_ERRf 5283
#define DEQ_PKTHDR_ERR_ENf 5284
#define DEQ_PLANEf 5285
#define DEQ_PRE_EGRESS_FIFO_ECC_VERIFICATION_1520_ECC_ENABLEf 5286
#define DEQ_PRE_EGRESS_FIFO_ECC_VERIFICATION_1520_FORCE_UNCORRECTABLE_ECC_ERRORf 5287
#define DEQ_PRE_EGRESS_FIFO_ECC_VERIFICATION_247_ECC_ENABLEf 5288
#define DEQ_PRE_EGRESS_FIFO_ECC_VERIFICATION_247_FORCE_UNCORRECTABLE_ECC_ERRORf 5289
#define DEQ_PRE_EGRESS_FIFO_ECC_VERIF_EXT_1520_CORRECTED_ERRORf 5290
#define DEQ_PRE_EGRESS_FIFO_ECC_VERIF_EXT_1520_CORRECTED_ERROR_DISINTf 5291
#define DEQ_PRE_EGRESS_FIFO_ECC_VERIF_EXT_1520_UNCORRECTED_ERRORf 5292
#define DEQ_PRE_EGRESS_FIFO_ECC_VERIF_EXT_1520_UNCORRECTED_ERROR_DISINTf 5293
#define DEQ_PRE_EGRESS_FIFO_ECC_VERIF_EXT_247_CORRECTED_ERRORf 5294
#define DEQ_PRE_EGRESS_FIFO_ECC_VERIF_EXT_247_CORRECTED_ERROR_DISINTf 5295
#define DEQ_PRE_EGRESS_FIFO_ECC_VERIF_EXT_247_UNCORRECTED_ERRORf 5296
#define DEQ_PRE_EGRESS_FIFO_ECC_VERIF_EXT_247_UNCORRECTED_ERROR_DISINTf 5297
#define DEQ_PRE_EGRESS_FIFO_ECC_VERIF_INT_1520_CORRECTED_ERRORf 5298
#define DEQ_PRE_EGRESS_FIFO_ECC_VERIF_INT_1520_CORRECTED_ERROR_DISINTf 5299
#define DEQ_PRE_EGRESS_FIFO_ECC_VERIF_INT_1520_UNCORRECTED_ERRORf 5300
#define DEQ_PRE_EGRESS_FIFO_ECC_VERIF_INT_1520_UNCORRECTED_ERROR_DISINTf 5301
#define DEQ_PRE_EGRESS_FIFO_ECC_VERIF_INT_247_CORRECTED_ERRORf 5302
#define DEQ_PRE_EGRESS_FIFO_ECC_VERIF_INT_247_CORRECTED_ERROR_DISINTf 5303
#define DEQ_PRE_EGRESS_FIFO_ECC_VERIF_INT_247_UNCORRECTED_ERRORf 5304
#define DEQ_PRE_EGRESS_FIFO_ECC_VERIF_INT_247_UNCORRECTED_ERROR_DISINTf 5305
#define DEQ_QUEUEf 5306
#define DEQ_RDEHDR_ERRf 5307
#define DEQ_RDEHDR_ERR_ENf 5308
#define DEQ_REQf 5309
#define DEQ_SEENf 5310
#define DEQ_TOQ_CELL_REP_INFO_BUFFER_CORRECTED_ERRORf 5311
#define DEQ_TOQ_CELL_REP_INFO_BUFFER_CORRECTED_ERROR_DISINTf 5312
#define DEQ_TOQ_CELL_REP_INFO_BUFFER_ECC_ENABLEf 5313
#define DEQ_TOQ_CELL_REP_INFO_BUFFER_FORCE_UNCORRECTABLE_ECC_ERRORf 5314
#define DEQ_TOQ_CELL_REP_INFO_BUFFER_UNCORRECTED_ERRORf 5315
#define DEQ_TOQ_CELL_REP_INFO_BUFFER_UNCORRECTED_ERROR_DISINTf 5316
#define DEQ_TO_CFG_TOQ_TO_DEQ_CELL_REP_INFO_BUFFER_RD_REQ_ERROR_DISINTf 5317
#define DEQ_TO_CFG_TOQ_TO_DEQ_CELL_REP_INFO_BUFFER_WR_REQ_ERROR_DISINTf 5318
#define DEQ_TO_EMPTY_QUEUE_ERRORf 5319
#define DEQ_TO_EMPTY_QUEUE_ERROR_DISINTf 5320
#define DEQ_TRACE_EVENTf 5321
#define DEQ_TRACE_EVENT_DISINTf 5322
#define DEQ_TRACE_STATUSf 5323
#define DEQ_TRACE_STATUS_DISINTf 5324
#define DESC_ENDIANESSf 5325
#define DESIGNER0f 5326
#define DESIGNER1f 5327
#define DESTf 5328
#define DEST0f 5329
#define DEST1f 5330
#define DESTINATIONf 5331
#define DESTINATION0f 5332
#define DESTINATION1f 5333
#define DESTINATION2f 5334
#define DESTINATION3f 5335
#define DESTINATION_1f 5336
#define DESTINATION_MSBf 5337
#define DESTINATION_PBMf 5338
#define DEST_ADDRf 5339
#define DEST_ADDR_HIf 5340
#define DEST_ADDR_LOf 5341
#define DEST_ADDR_LOWERf 5342
#define DEST_ADDR_UPPERf 5343
#define DEST_BITMAPf 5344
#define DEST_BITMAP_0f 5345
#define DEST_BITMAP_1f 5346
#define DEST_PORTf 5347
#define DEST_PORT_MAP_TMf 5348
#define DEST_PORT_OFFSETf 5349
#define DEST_TYPEf 5350
#define DEST_TYPE_1f 5351
#define DET_2BIT_ERRf 5352
#define DET_2B_ERRf 5353
#define DEVICE_CONFIGf 5354
#define DEVICE_IDf 5355
#define DEVICE_SELECTf 5356
#define DEVICE_TYPEf 5357
#define DEVICE_TYPE_IDf 5358
#define DEV_IDf 5359
#define DFIFO_END_ADDRf 5360
#define DFIFO_START_ADDRf 5361
#define DGLPf 5362
#define DGLP_MASKf 5363
#define DHCP_PKT_DROPf 5364
#define DHCP_PKT_TO_CPUf 5365
#define DICf 5366
#define DIFFCLKf 5367
#define DIFFSERVf 5368
#define DIG1000X_RX_FIFO_ERRORf 5369
#define DIG1000X_TX_FIFO_ERRORf 5370
#define DIG_LDO_CTRLf 5371
#define DINf 5372
#define DIPf 5373
#define DIP_CAMSf 5374
#define DIP_MASKf 5375
#define DIRECTIONf 5376
#define DISABLEf 5377
#define DISABLECRCMSGSf 5378
#define DISABLELOCKLOSSMSGSf 5379
#define DISABLEPARITYMSGSf 5380
#define DISABLE_ALLf 5381
#define DISABLE_CELL_COMPRESSIONf 5382
#define DISABLE_CELL_SEQUENCE_PTR_DROPf 5383
#define DISABLE_COPY_TO_CPU_FOR_CPU_PORTf 5384
#define DISABLE_CPU_WRITE_TO_LAST_REFRESH_NUMBERf 5385
#define DISABLE_CRC_REGENf 5386
#define DISABLE_DOS_CHECKS_ON_HIGIGf 5387
#define DISABLE_DYNAMIC_LOAD_BALANCINGf 5388
#define DISABLE_E2E_HOL_CHECKf 5389
#define DISABLE_FCOE_HASH_Af 5390
#define DISABLE_FCOE_HASH_Bf 5391
#define DISABLE_HASH_INNER_IPV4_OVER_GRE_Af 5392
#define DISABLE_HASH_INNER_IPV4_OVER_GRE_Bf 5393
#define DISABLE_HASH_INNER_IPV4_OVER_GRE_IPV4_Af 5394
#define DISABLE_HASH_INNER_IPV4_OVER_GRE_IPV4_Bf 5395
#define DISABLE_HASH_INNER_IPV4_OVER_GRE_IPV6_Af 5396
#define DISABLE_HASH_INNER_IPV4_OVER_GRE_IPV6_Bf 5397
#define DISABLE_HASH_INNER_IPV4_OVER_IPV4_Af 5398
#define DISABLE_HASH_INNER_IPV4_OVER_IPV4_Bf 5399
#define DISABLE_HASH_INNER_IPV4_OVER_IPV6_Af 5400
#define DISABLE_HASH_INNER_IPV4_OVER_IPV6_Bf 5401
#define DISABLE_HASH_INNER_IPV6_OVER_GRE_Af 5402
#define DISABLE_HASH_INNER_IPV6_OVER_GRE_Bf 5403
#define DISABLE_HASH_INNER_IPV6_OVER_GRE_IPV4_Af 5404
#define DISABLE_HASH_INNER_IPV6_OVER_GRE_IPV4_Bf 5405
#define DISABLE_HASH_INNER_IPV6_OVER_GRE_IPV6_Af 5406
#define DISABLE_HASH_INNER_IPV6_OVER_GRE_IPV6_Bf 5407
#define DISABLE_HASH_INNER_IPV6_OVER_IPV4_Af 5408
#define DISABLE_HASH_INNER_IPV6_OVER_IPV4_Bf 5409
#define DISABLE_HASH_INNER_IPV6_OVER_IPV6_Af 5410
#define DISABLE_HASH_INNER_IPV6_OVER_IPV6_Bf 5411
#define DISABLE_HASH_IPV4_Af 5412
#define DISABLE_HASH_IPV4_Bf 5413
#define DISABLE_HASH_IPV6_Af 5414
#define DISABLE_HASH_IPV6_Bf 5415
#define DISABLE_HASH_MIM_Af 5416
#define DISABLE_HASH_MIM_Bf 5417
#define DISABLE_HASH_MIM_INNER_L2_Af 5418
#define DISABLE_HASH_MIM_INNER_L2_Bf 5419
#define DISABLE_HASH_MPLS_Af 5420
#define DISABLE_HASH_MPLS_Bf 5421
#define DISABLE_HW_IDLE_PWRDWNf 5422
#define DISABLE_INVALID_RBRIDGE_NICKNAMESf 5423
#define DISABLE_IPEP_IDLE_PWRDWNf 5424
#define DISABLE_MCU_SIZE_PTR_DROPf 5425
#define DISABLE_MIRROR_CHANGEf 5426
#define DISABLE_MIRROR_CHECKSf 5427
#define DISABLE_MIRROR_SRCMODBLKf 5428
#define DISABLE_MIX_THDO_INTEROP_CONFIGf 5429
#define DISABLE_MMU_IDLE_PWRDWNf 5430
#define DISABLE_PPD0_PRESERVE_QOSf 5431
#define DISABLE_PPD2_PRESERVE_QOSf 5432
#define DISABLE_PPD3_PRESERVE_QOSf 5433
#define DISABLE_QM_CONTINUATIONf 5434
#define DISABLE_QM_REORDERf 5435
#define DISABLE_RAND_RANKf 5436
#define DISABLE_REORDERf 5437
#define DISABLE_S3MII_REF_CLKf 5438
#define DISABLE_SA_REPLACEf 5439
#define DISABLE_SBUS_PARALLEL_MODEf 5440
#define DISABLE_SCBf 5441
#define DISABLE_STATIC_MOVE_DROPf 5442
#define DISABLE_TTL_CHECKf 5443
#define DISABLE_TTL_DECREMENTf 5444
#define DISABLE_UC_DEQ_MERGEf 5445
#define DISABLE_VLAN_CHECKSf 5446
#define DISABLE_VP_PRUNINGf 5447
#define DISABLE_VT_IF_IFP_CHANGE_VLANf 5448
#define DISCARDf 5449
#define DISCARDED_FLOWS_MODEf 5450
#define DISCARDLIMITf 5451
#define DISCARDSETLIMITf 5452
#define DISCARD_CAPTf 5453
#define DISCARD_IF_VNTAG_NOT_PRESENTf 5454
#define DISCARD_IF_VNTAG_PRESENTf 5455
#define DISCARD_MASKf 5456
#define DISCARD_NULL_XCONFIG_SOTf 5457
#define DISCARD_PKTLIMITf 5458
#define DISCARD_RESUME_THD_CELLf 5459
#define DISCARD_RESUME_THD_PACKETf 5460
#define DISCARD_SET_THD_CELLf 5461
#define DISCARD_SET_THD_PACKETf 5462
#define DISCARD_STATUS_VECTORf 5463
#define DISCARD_THDf 5464
#define DISCARD_TIMERf 5465
#define DISCARD_VALUEf 5466
#define DISCARD_VNTAG_NOT_PRESENT_TOCPUf 5467
#define DISCARD_VNTAG_PRESENT_TOCPUf 5468
#define DISC_LIMITf 5469
#define DISC_STAGEf 5470
#define DISC_STAGE_DROPf 5471
#define DISC_STAGE_DROP_DISINTf 5472
#define DISC_STAGE_DROP_SELf 5473
#define DIS_CI_RD_REQSf 5474
#define DIS_CI_WR_REQSf 5475
#define DIS_CLEAR_RESET_MEMf 5476
#define DIS_EEE_10Mf 5477
#define DIS_RLD_STAT_UPDATEf 5478
#define DIS_UC_EMR_DROPf 5479
#define DIS_USE_MR_COSf 5480
#define DIVf 5481
#define DIVIDENDf 5482
#define DIVISORf 5483
#define DIV_BY_2f 5484
#define DLABf 5485
#define DLB_DROPSf 5486
#define DLB_HGT_256NS_REFRESH_ENABLEf 5487
#define DLB_HGT_FLOWSET_PORT_DCMf 5488
#define DLB_HGT_FLOWSET_PORT_PAR_ERRf 5489
#define DLB_HGT_FLOWSET_PORT_PMf 5490
#define DLB_HGT_FLOWSET_PORT_TMf 5491
#define DLB_HGT_FLOWSET_TIMESTAMP_DCMf 5492
#define DLB_HGT_FLOWSET_TIMESTAMP_PAGE_DCMf 5493
#define DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PAR_ERRf 5494
#define DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PMf 5495
#define DLB_HGT_FLOWSET_TIMESTAMP_PAGE_TMf 5496
#define DLB_HGT_FLOWSET_TIMESTAMP_PAR_ERRf 5497
#define DLB_HGT_FLOWSET_TIMESTAMP_PMf 5498
#define DLB_HGT_FLOWSET_TIMESTAMP_TMf 5499
#define DLB_HGT_REFRESH_ENABLEf 5500
#define DLB_IDf 5501
#define DLFBC_ENABLEf 5502
#define DLFBC_METER_INDEXf 5503
#define DLF_AS_UNICASTf 5504
#define DLH_IERf 5505
#define DLL90_OFFSET0_QKf 5506
#define DLL90_OFFSET1f 5507
#define DLL90_OFFSET2f 5508
#define DLL90_OFFSET3f 5509
#define DLL90_OFFSET_QKf 5510
#define DLL90_OFFSET_QK4f 5511
#define DLL90_OFFSET_QKBf 5512
#define DLL90_OFFSET_QKB4f 5513
#define DLL90_OFFSET_TXf 5514
#define DLL90_OFFSET_TX4f 5515
#define DLLBYP_QK90f 5516
#define DLLBYP_QKB90f 5517
#define DLLBYP_QKBDESKf 5518
#define DLLBYP_QKDESKf 5519
#define DLLBYP_TX90f 5520
#define DLLBYP_TXDESKf 5521
#define DLLRESETf 5522
#define DLL_BIASGEN_LOCKf 5523
#define DLL_BIAS_BYPASSf 5524
#define DLL_BIAS_GEN_LOCKEDf 5525
#define DLL_DELAYf 5526
#define DLL_ENABLEf 5527
#define DLL_LOCKEDf 5528
#define DLL_LOCK_CNTf 5529
#define DLL_LOCK_STATUS_SELf 5530
#define DLL_MON_SELf 5531
#define DLL_PHASEf 5532
#define DLL_TEST_MODEf 5533
#define DLSf 5534
#define DLY_CH1f 5535
#define DLY_CH2f 5536
#define DLY_CH3f 5537
#define DMASAf 5538
#define DMA_ENf 5539
#define DMA_FIFO0_CORRECTED_ERRORf 5540
#define DMA_FIFO0_ECC_ERROR_ADDRESSf 5541
#define DMA_FIFO0_ENABLE_ECCf 5542
#define DMA_FIFO0_FORCE_UNCORRECTABLE_ERRORf 5543
#define DMA_FIFO0_UNCORRECTED_ERRORf 5544
#define DMA_FIFO1_CORRECTED_ERRORf 5545
#define DMA_FIFO1_ECC_ERROR_ADDRESSf 5546
#define DMA_FIFO1_ENABLE_ECCf 5547
#define DMA_FIFO1_FORCE_UNCORRECTABLE_ERRORf 5548
#define DMA_FIFO1_UNCORRECTED_ERRORf 5549
#define DMA_FIFO_BACKPRESSURE_ENf 5550
#define DMA_FIFO_FORCE_BACKPRESSUREf 5551
#define DMA_FIFO_RESETf 5552
#define DMA_FIFO_STALE_TIMERf 5553
#define DMA_FIFO_THRESHOLDf 5554
#define DMA_GARBAGE_COLLECT_ENf 5555
#define DMA_IC_AR_ARB_MI0f 5556
#define DMA_IC_AR_ARB_MI1f 5557
#define DMA_IC_AW_ARB_MI0f 5558
#define DMA_IC_AW_ARB_MI1f 5559
#define DMA_IC_CFG_REG_0f 5560
#define DMA_IC_CFG_REG_1f 5561
#define DMA_IC_CFG_REG_3f 5562
#define DMA_IC_ID_REG_0f 5563
#define DMA_IC_ID_REG_1f 5564
#define DMA_IC_ID_REG_2f 5565
#define DMA_IC_ID_REG_3f 5566
#define DMA_IC_PER_REG_0f 5567
#define DMA_IC_PER_REG_1f 5568
#define DMA_IC_PER_REG_2f 5569
#define DMA_IC_PER_REG_3f 5570
#define DMA_IC_RST_OVERRIDEf 5571
#define DMA_NUM_PADSf 5572
#define DMA_RESETf 5573
#define DMT_MEM_TMf 5574
#define DMUX_ENABLEf 5575
#define DM_CNTf 5576
#define DOE0f 5577
#define DOE1f 5578
#define DOMAINf 5579
#define DOMAIN_NUMBER0f 5580
#define DOMAIN_NUMBER1f 5581
#define DONEf 5582
#define DONOT_CHANGE_INNER_HDR_DSCPf 5583
#define DONTKILL_SBUSCMDf 5584
#define DONT_PRUNE_VLANf 5585
#define DONT_REGEN_CRCf 5586
#define DOSATTACK_TOCPUf 5587
#define DOT1D_GARPf 5588
#define DOT1P_ADMITTANCE_DROP_TOCPUf 5589
#define DOT1P_MAPPING_PTRf 5590
#define DOT1P_PRI_SELECTf 5591
#define DOT1P_REMAP_POINTERf 5592
#define DOT1Q_DECAP_ENABLEf 5593
#define DOUBLE_BIT_ERRf 5594
#define DOUBLE_BIT_ERR0f 5595
#define DOUBLE_BIT_ERR1f 5596
#define DOUBLE_BIT_ERR2f 5597
#define DOUBLE_BIT_ERR3f 5598
#define DOUBLE_WIDE_KEY_SELECTf 5599
#define DOUBLE_WIDE_MODEf 5600
#define DOUBLE_WIDE_MODE_MASKf 5601
#define DOUTf 5602
#define DOWN_DURATIONf 5603
#define DO_NOT_APPLY_SRCMOD_BLOCK_ON_SCf 5604
#define DO_NOT_CHANGE_TTLf 5605
#define DO_NOT_COPY_FROM_CPU_TO_CPUf 5606
#define DO_NOT_GENERATE_CNMf 5607
#define DO_NOT_LEARNf 5608
#define DO_NOT_LEARN_DHCPf 5609
#define DO_NOT_LEARN_ENABLEf 5610
#define DO_NOT_LEARN_MACSAf 5611
#define DO_NOT_MOD_TPIDf 5612
#define DO_NOT_MOD_TPID_ENABLEf 5613
#define DO_NOT_URPFf 5614
#define DPf 5615
#define DPEO_ERR_CNTf 5616
#define DPEO_ERR_FALLf 5617
#define DPEO_ERR_RISEf 5618
#define DPEO_FALLf 5619
#define DPEO_RISEf 5620
#define DPEO_SYNC_DLYf 5621
#define DPR0f 5622
#define DPR1f 5623
#define DPRERR0f 5624
#define DPRERR1f 5625
#define DP_MAPPING_0f 5626
#define DP_MAPPING_1f 5627
#define DP_MAPPING_2f 5628
#define DP_MAPPING_3f 5629
#define DP_MASKf 5630
#define DP_VALUEf 5631
#define DP_WCURVE_TRANS_ENf 5632
#define DP_WSTATE_TRANS_ENf 5633
#define DQf 5634
#define DQI_ADJ_DIRf 5635
#define DQI_ADJ_VALf 5636
#define DQS_PINSf 5637
#define DQ_BYTESf 5638
#define DQ_FIFO_OVERFLOWf 5639
#define DQ_FIFO_OVERFLOW_DISINTf 5640
#define DRACO1_5_MIRRORf 5641
#define DRACOMODEENf 5642
#define DRACO_1_5_MIRRORING_MODE_ENf 5643
#define DRAIN_CONDITION_ENABLEf 5644
#define DRAM_PAGE_SIZEf 5645
#define DRAM_SIZEf 5646
#define DRESETf 5647
#define DROPf 5648
#define DROPCNT2BERRf 5649
#define DROPCNTAGINGf 5650
#define DROPCNTLENf 5651
#define DROPCNTLENBYTEf 5652
#define DROPCNTLRUf 5653
#define DROPCNTNOLRUf 5654
#define DROPCNTNOLRUBYTEf 5655
#define DROPCNTTHDf 5656
#define DROPCNTTHDBYTEf 5657
#define DROPCNTTYPEf 5658
#define DROPENDPOINTf 5659
#define DROPPEDCELLCOUNTf 5660
#define DROPPEDPKTCOUNTf 5661
#define DROPPED_CELLf 5662
#define DROPPKTCOUNTf 5663
#define DROPRATEf 5664
#define DROPSTARTPOINTf 5665
#define DROP_BAA_EVENT_DEQHITf 5666
#define DROP_BPDUf 5667
#define DROP_CELLS_DLYf 5668
#define DROP_CELLS_ON_TRIGGERf 5669
#define DROP_EAV_PKT_ON_NONEAV_PORTf 5670
#define DROP_ENf 5671
#define DROP_ENABLEf 5672
#define DROP_ERRORf 5673
#define DROP_ERROR_DISINTf 5674
#define DROP_ICV_FAILED_PKTSf 5675
#define DROP_IF_ICV_FAILEDf 5676
#define DROP_IF_SIP_EQUALS_DIPf 5677
#define DROP_INDICATORf 5678
#define DROP_LEVELf 5679
#define DROP_MASKf 5680
#define DROP_NO_SA_SC_ERRORED_PKTSf 5681
#define DROP_ON_WRONG_SOP_EN_S0f 5682
#define DROP_ON_WRONG_SOP_EN_S1f 5683
#define DROP_ON_WRONG_SOP_EN_S3f 5684
#define DROP_ON_WRONG_SOP_EN_S4f 5685
#define DROP_PACKET_ON_PARITY_ERRORf 5686
#define DROP_PG0_1ST_FRAGMENTf 5687
#define DROP_PG0_ANY_FRAGMENTf 5688
#define DROP_PG0_NON_FRAGMENTf 5689
#define DROP_PG1_1ST_FRAGMENTf 5690
#define DROP_PG1_ANY_FRAGMENTf 5691
#define DROP_PG1_NON_FRAGMENTf 5692
#define DROP_PRECEDENCEf 5693
#define DROP_REPLAY_FAILED_PKTSf 5694
#define DROP_RESERVEDf 5695
#define DROP_RESOURCEf 5696
#define DROP_RX_PKT_ON_CHAIN_ENDf 5697
#define DROP_SHAPED_EVENT_DEQHITf 5698
#define DROP_STATEf 5699
#define DROP_THRESHOLDf 5700
#define DROP_TX_PRT_BITS0_CH0f 5701
#define DROP_TX_PRT_BITS0_CH1f 5702
#define DROP_TX_PRT_BITS0_CH2f 5703
#define DROP_TX_PRT_BITS0_CH3f 5704
#define DROP_UNCONTROLLED_PORT_ONLY_PKTSf 5705
#define DROP_VECTORf 5706
#define DRRDf 5707
#define DRV_STR_0f 5708
#define DRV_STR_1f 5709
#define DSf 5710
#define DSCKf 5711
#define DSCPf 5712
#define DSCP_KEYf 5713
#define DSCP_MAPPING_PTRf 5714
#define DSCP_PAR_ERRf 5715
#define DSCP_PMf 5716
#define DSCP_SELf 5717
#define DSCP_TABLE_CORRECTED_ERRORf 5718
#define DSCP_TABLE_CORRECTED_ERROR_DISINTf 5719
#define DSCP_TABLE_ENABLE_ECCf 5720
#define DSCP_TABLE_FORCE_UNCORRECTABLE_ERRORf 5721
#define DSCP_TABLE_INITf 5722
#define DSCP_TABLE_INIT_DONEf 5723
#define DSCP_TABLE_PAR_ERRf 5724
#define DSCP_TABLE_PMf 5725
#define DSCP_TABLE_TMf 5726
#define DSCP_TABLE_UNCORRECTED_ERRORf 5727
#define DSCP_TABLE_UNCORRECTED_ERROR_DISINTf 5728
#define DSCP_TMf 5729
#define DSCP_UNUSEDf 5730
#define DSCP_WWf 5731
#define DSE_MODEf 5732
#define DSFRAGf 5733
#define DSFRAG_DISINTf 5734
#define DSFRAG_SELf 5735
#define DSICMPf 5736
#define DSICMP_DISINTf 5737
#define DSICMP_SELf 5738
#define DSL2HEf 5739
#define DSL2HE_DISINTf 5740
#define DSL2HE_SELf 5741
#define DSL3HEf 5742
#define DSL3HE_DISINTf 5743
#define DSL3HE_SELf 5744
#define DSL4HEf 5745
#define DSL4HE_DISINTf 5746
#define DSL4HE_SELf 5747
#define DSTDISCf 5748
#define DST_CONTAINER_MODEf 5749
#define DST_DISCARDf 5750
#define DST_DISCARD0f 5751
#define DST_DISCARD1f 5752
#define DST_DISCARD_0f 5753
#define DST_DISCARD_1f 5754
#define DST_DISCARD_2f 5755
#define DST_DISCARD_3f 5756
#define DST_HBIT_TMf 5757
#define DST_HBIT_WWf 5758
#define DST_HG_LOOKUP_BITMAPf 5759
#define DST_HITf 5760
#define DST_MODIDf 5761
#define DST_PORTf 5762
#define DST_PORTIDf 5763
#define DST_PORT_MASKf 5764
#define DST_PORT_NUMf 5765
#define DST_PORT_NUM_CAPTf 5766
#define DST_PORT_NUM_MASKf 5767
#define DST_PORT_NUM_VALUEf 5768
#define DST_PVLAN_PORT_TYPEf 5769
#define DTf 5770
#define DTLf 5771
#define DTRDf 5772
#define DTU_ENf 5773
#define DTU_LTE_ADR0f 5774
#define DTU_LTE_ADR1f 5775
#define DTU_LTE_D0F_0f 5776
#define DTU_LTE_D0F_1f 5777
#define DTU_LTE_D0F_2f 5778
#define DTU_LTE_D0F_3f 5779
#define DTU_LTE_D0R_0f 5780
#define DTU_LTE_D0R_1f 5781
#define DTU_LTE_D0R_2f 5782
#define DTU_LTE_D0R_3f 5783
#define DTU_LTE_D1F_0f 5784
#define DTU_LTE_D1F_1f 5785
#define DTU_LTE_D1F_2f 5786
#define DTU_LTE_D1F_3f 5787
#define DTU_LTE_D1R_0f 5788
#define DTU_LTE_D1R_1f 5789
#define DTU_LTE_D1R_2f 5790
#define DTU_LTE_D1R_3f 5791
#define DTYPE0f 5792
#define DTYPE1f 5793
#define DTYPE10f 5794
#define DTYPE11f 5795
#define DTYPE12f 5796
#define DTYPE13f 5797
#define DTYPE14f 5798
#define DTYPE15f 5799
#define DTYPE2f 5800
#define DTYPE3f 5801
#define DTYPE4f 5802
#define DTYPE5f 5803
#define DTYPE6f 5804
#define DTYPE7f 5805
#define DTYPE8f 5806
#define DTYPE9f 5807
#define DT_ICFI_ACTIONf 5808
#define DT_IPRI_ACTIONf 5809
#define DT_ITAG_ACTIONf 5810
#define DT_MODEf 5811
#define DT_OCFI_ACTIONf 5812
#define DT_OPRI_ACTIONf 5813
#define DT_OTAG_ACTIONf 5814
#define DT_PITAG_ACTIONf 5815
#define DT_POTAG_ACTIONf 5816
#define DUAL_MODID_ENf 5817
#define DUAL_MODID_ENABLEf 5818
#define DUAL_PORT_TX_CREDITSf 5819
#define DUAL_RANKf 5820
#define DUAL_XGXS_MODE_SELf 5821
#define DUMMYf 5822
#define DUMMY1f 5823
#define DUMMYTAG_ENABLEf 5824
#define DUMMY_0f 5825
#define DUMMY_1f 5826
#define DUMMY_2f 5827
#define DUMMY_3f 5828
#define DUMMY_BITSf 5829
#define DUMMY_INDEXf 5830
#define DUMMY_VALf 5831
#define DUPf 5832
#define DUPLEX_STATf 5833
#define DUPLEX_STATUSf 5834
#define DUPLICATE_PTRf 5835
#define DUPLICATE_PTR_DISINTf 5836
#define DURATIONSELECTf 5837
#define DVPf 5838
#define DVP_IS_NETWORK_PORTf 5839
#define DVP_RES_INFOf 5840
#define DVP_TMf 5841
#define DWF1f 5842
#define DWF1_MASKf 5843
#define DWF2f 5844
#define DWF2_MASKf 5845
#define DWF3f 5846
#define DWF3_MASKf 5847
#define DWF4f 5848
#define DWF4_MASKf 5849
#define DWORDf 5850
#define DWRESERVEDf 5851
#define DWRESERVED_MASKf 5852
#define DWRR_OR_SHAPINGf 5853
#define DW_CNTf 5854
#define DW_DOUBLE_WIDE_MODEf 5855
#define DW_DOUBLE_WIDE_MODE_MASKf 5856
#define DYNAMICf 5857
#define DYNAMICCELLCOUNTf 5858
#define DYNAMIC_MEMORY_ENf 5859
#define DYNAMIC_MODEf 5860
#define DYNCELLLIMITf 5861
#define DYNCELLRESETLIMITf 5862
#define DYNCELLRESETLIMITSELf 5863
#define DYNCELLSETLIMITf 5864
#define DYNPKTCNTPORTf 5865
#define DYNRESETLIMPORTf 5866
#define DYNXQCNTPORTf 5867
#define DYN_XQ_ENf 5868
#define D_BYTES_0_3f 5869
#define D_BYTES_12_15f 5870
#define D_BYTES_4_7f 5871
#define D_BYTES_8_11f 5872
#define D_RESOURCEf 5873
#define D_RESOURCE_CFAPE_FULLf 5874
#define D_RESOURCE_CFAPE_VLDf 5875
#define D_RESOURCE_CFAPI_FULLf 5876
#define D_RESOURCE_CFAPI_VLDf 5877
#define D_RESOURCE_E2EFCf 5878
#define D_RESOURCE_E2EFC_EMAf 5879
#define D_RESOURCE_E2EFC_EXTf 5880
#define D_RESOURCE_E2EFC_INTf 5881
#define D_RESOURCE_E2EFC_QENf 5882
#define D_RESOURCE_E2EFC_RQEf 5883
#define D_RESOURCE_MTRIf 5884
#define D_RESOURCE_NO_DEST_PORTf 5885
#define D_RESOURCE_ONLY_EMIRRORf 5886
#define D_RESOURCE_PBI_DISCARDf 5887
#define D_RESOURCE_THDI_EMAf 5888
#define D_RESOURCE_THDI_EXTf 5889
#define D_RESOURCE_THDI_INTf 5890
#define D_RESOURCE_THDI_QENf 5891
#define D_RESOURCE_THDI_RQEf 5892
#define D_RESOURCE_THDO_EMAf 5893
#define D_RESOURCE_THDO_RQEEf 5894
#define D_RESOURCE_THDO_RQEIf 5895
#define D_RESOURCE_THDO_RQEQf 5896
#define D_RESOURCE_THDO_UC_BUFFf 5897
#define D_RESOURCE_THDO_UC_QENf 5898
#define D_RESOURCE_TOQ_QEN_FULLf 5899
#define D_RESOURCE_WREDf 5900
#define D_TYPEf 5901
#define D_TYPE_MASKf 5902
#define E2ECC_HCFC_TIMERf 5903
#define E2ECC_HOL_ENf 5904
#define E2ECC_RPT_ENf 5905
#define E2ECNT_PTRf 5906
#define E2EFCPARITYERRORf 5907
#define E2EFCPARITYERRORINTMASKf 5908
#define E2EFC_COUNT_IDf 5909
#define E2EFC_EMA_CNT_OVERFLOWf 5910
#define E2EFC_EMA_CNT_OVERFLOW_DISINTf 5911
#define E2EFC_EMA_CNT_UNDERRUNf 5912
#define E2EFC_EMA_CNT_UNDERRUN_DISINTf 5913
#define E2EFC_EMA_OVERFLOW_CNT_IDf 5914
#define E2EFC_EMA_UNDERRUN_CNT_IDf 5915
#define E2EFC_ERR_ENf 5916
#define E2EFC_EXT_CNT_OVERFLOWf 5917
#define E2EFC_EXT_CNT_OVERFLOW_DISINTf 5918
#define E2EFC_EXT_CNT_UNDERRUNf 5919
#define E2EFC_EXT_CNT_UNDERRUN_DISINTf 5920
#define E2EFC_EXT_OVERFLOW_CNT_IDf 5921
#define E2EFC_EXT_UNDERRUN_CNT_IDf 5922
#define E2EFC_INTRf 5923
#define E2EFC_INTR_DISINTf 5924
#define E2EFC_INT_CNT_OVERFLOWf 5925
#define E2EFC_INT_CNT_OVERFLOW_DISINTf 5926
#define E2EFC_INT_CNT_UNDERRUNf 5927
#define E2EFC_INT_CNT_UNDERRUN_DISINTf 5928
#define E2EFC_INT_OVERFLOW_CNT_IDf 5929
#define E2EFC_INT_UNDERRUN_CNT_IDf 5930
#define E2EFC_PARITY_GEN_ENf 5931
#define E2EFC_PARITY_STAT_CLEARf 5932
#define E2EFC_PAR_ERRf 5933
#define E2EFC_PRI_BKPf 5934
#define E2EFC_QEN_CNT_OVERFLOWf 5935
#define E2EFC_QEN_CNT_OVERFLOW_DISINTf 5936
#define E2EFC_QEN_CNT_UNDERRUNf 5937
#define E2EFC_QEN_CNT_UNDERRUN_DISINTf 5938
#define E2EFC_QEN_OVERFLOW_CNT_IDf 5939
#define E2EFC_QEN_UNDERRUN_CNT_IDf 5940
#define E2EFC_RQE_CNT_OVERFLOWf 5941
#define E2EFC_RQE_CNT_OVERFLOW_DISINTf 5942
#define E2EFC_RQE_CNT_UNDERRUNf 5943
#define E2EFC_RQE_CNT_UNDERRUN_DISINTf 5944
#define E2EFC_RQE_OVERFLOW_CNT_IDf 5945
#define E2EFC_RQE_UNDERRUN_CNT_IDf 5946
#define E2EFC_VLDf 5947
#define E2EHOLCCDONEf 5948
#define E2EHOLCCSTARTf 5949
#define E2EHOLCCSTATUS_P0f 5950
#define E2EHOLCCSTATUS_P1f 5951
#define E2EHOLCCSTATUS_P10f 5952
#define E2EHOLCCSTATUS_P11f 5953
#define E2EHOLCCSTATUS_P12f 5954
#define E2EHOLCCSTATUS_P13f 5955
#define E2EHOLCCSTATUS_P2f 5956
#define E2EHOLCCSTATUS_P3f 5957
#define E2EHOLCCSTATUS_P4f 5958
#define E2EHOLCCSTATUS_P5f 5959
#define E2EHOLCCSTATUS_P6f 5960
#define E2EHOLCCSTATUS_P7f 5961
#define E2EHOLCCSTATUS_P8f 5962
#define E2EHOLCCSTATUS_P9f 5963
#define E2EHOL_BM_0f 5964
#define E2EHOL_BM_1f 5965
#define E2EHOL_BM_2f 5966
#define E2EIBPFCBITMAP1f 5967
#define E2EIBPFCBITMAP2f 5968
#define E2EIBPFCBITMAP3f 5969
#define E2EIBPFCDONEf 5970
#define E2EIBPFCMODf 5971
#define E2EIBPFCSTARTf 5972
#define E2EIBPFCSTATUSf 5973
#define E2EMOD_PTRf 5974
#define E2EPORT_BITMAPf 5975
#define E2ESRC_PIDf 5976
#define E2ESTATUSTIMERLIMITf 5977
#define E2E_CC_DROP_DISINTf 5978
#define E2E_CC_DROP_SELf 5979
#define E2E_DIFFf 5980
#define E2E_ENf 5981
#define E2E_HOL_ENf 5982
#define E2E_HOL_STATUS0_CORRECTED_ERRORf 5983
#define E2E_HOL_STATUS0_CORRECTED_ERROR_DISINTf 5984
#define E2E_HOL_STATUS0_ENABLE_ECCf 5985
#define E2E_HOL_STATUS0_FORCE_UNCORRECTABLE_ERRORf 5986
#define E2E_HOL_STATUS0_INITf 5987
#define E2E_HOL_STATUS0_INIT_DONEf 5988
#define E2E_HOL_STATUS0_PMf 5989
#define E2E_HOL_STATUS0_TMf 5990
#define E2E_HOL_STATUS0_UNCORRECTED_ERRORf 5991
#define E2E_HOL_STATUS0_UNCORRECTED_ERROR_DISINTf 5992
#define E2E_HOL_STATUS1_CORRECTED_ERRORf 5993
#define E2E_HOL_STATUS1_CORRECTED_ERROR_DISINTf 5994
#define E2E_HOL_STATUS1_ENABLE_ECCf 5995
#define E2E_HOL_STATUS1_FORCE_UNCORRECTABLE_ERRORf 5996
#define E2E_HOL_STATUS1_INITf 5997
#define E2E_HOL_STATUS1_INIT_DONEf 5998
#define E2E_HOL_STATUS1_PMf 5999
#define E2E_HOL_STATUS1_TMf 6000
#define E2E_HOL_STATUS1_UNCORRECTED_ERRORf 6001
#define E2E_HOL_STATUS1_UNCORRECTED_ERROR_DISINTf 6002
#define E2E_HOL_STATUS2_CORRECTED_ERRORf 6003
#define E2E_HOL_STATUS2_CORRECTED_ERROR_DISINTf 6004
#define E2E_HOL_STATUS2_ENABLE_ECCf 6005
#define E2E_HOL_STATUS2_FORCE_UNCORRECTABLE_ERRORf 6006
#define E2E_HOL_STATUS2_INITf 6007
#define E2E_HOL_STATUS2_INIT_DONEf 6008
#define E2E_HOL_STATUS2_PMf 6009
#define E2E_HOL_STATUS2_TMf 6010
#define E2E_HOL_STATUS2_UNCORRECTED_ERRORf 6011
#define E2E_HOL_STATUS2_UNCORRECTED_ERROR_DISINTf 6012
#define E2E_HOL_STATUS3_CORRECTED_ERRORf 6013
#define E2E_HOL_STATUS3_CORRECTED_ERROR_DISINTf 6014
#define E2E_HOL_STATUS3_ENABLE_ECCf 6015
#define E2E_HOL_STATUS3_FORCE_UNCORRECTABLE_ERRORf 6016
#define E2E_HOL_STATUS3_INITf 6017
#define E2E_HOL_STATUS3_INIT_DONEf 6018
#define E2E_HOL_STATUS3_PMf 6019
#define E2E_HOL_STATUS3_TMf 6020
#define E2E_HOL_STATUS3_UNCORRECTED_ERRORf 6021
#define E2E_HOL_STATUS3_UNCORRECTED_ERROR_DISINTf 6022
#define E2E_HOL_STATUS_1_DCMf 6023
#define E2E_HOL_STATUS_1_HI_TMf 6024
#define E2E_HOL_STATUS_1_PAR_ERRf 6025
#define E2E_HOL_STATUS_1_PMf 6026
#define E2E_HOL_STATUS_1_TMf 6027
#define E2E_HOL_STATUS_DCMf 6028
#define E2E_HOL_STATUS_HI_TMf 6029
#define E2E_HOL_STATUS_PAR_ERRf 6030
#define E2E_HOL_STATUS_PMf 6031
#define E2E_HOL_STATUS_TMf 6032
#define E2E_HOL_STATUS_WWf 6033
#define E2E_IBP_ENf 6034
#define E2E_IBP_PKT_CAPTf 6035
#define E2E_IBP_PKT_MASKf 6036
#define E2E_IBP_PKT_VALUEf 6037
#define E2E_MARGINf 6038
#define E2E_MAXTIMER_SELf 6039
#define E2E_MINTIMER_SELf 6040
#define E2E_RESETf 6041
#define E2E_XQ_ENABLEf 6042
#define EARLY_CRSf 6043
#define EARLY_DEMAND_REQf 6044
#define EARLY_DEMAND_REQ_DISINTf 6045
#define EARLY_E2E_SELECTf 6046
#define EARLY_GRANT_ERRORf 6047
#define EARLY_GRANT_ERROR_DISINTf 6048
#define EAV_CAPABLEf 6049
#define EAV_DATA_PKTf 6050
#define EAV_MODEf 6051
#define EAV_MODE_0f 6052
#define EAV_MODE_1f 6053
#define EAV_MODE_2f 6054
#define EAV_MODE_3f 6055
#define EAV_THD_SEL_6LSBf 6056
#define EB3_ADDR_PARITY_ENABLEf 6057
#define EB3_DATA_PARITY_ENABLEf 6058
#define EB3_PARITY_DEBUG_CTRL_BITf 6059
#define EB3_PARITY_INTRf 6060
#define EB3_PARITY_INTR_CLEARf 6061
#define EB3_PARITY_INTR_MASKf 6062
#define EB3_PARITY_POLARITY_CFGf 6063
#define EB_ENABLEf 6064
#define EB_TREX2_DEBUG_ENABLEf 6065
#define ECAM_UPDATE_A0f 6066
#define ECB_BP_CLR_THRf 6067
#define ECB_BP_SET_THRf 6068
#define ECB_COUNTf 6069
#define ECB_DED_COUNTf 6070
#define ECB_DED_COUNT_WRAPf 6071
#define ECB_DED_ERRf 6072
#define ECB_EMPTYf 6073
#define ECB_ER_CUR_COUNTf 6074
#define ECB_FIFO_DEPTHf 6075
#define ECB_FULLf 6076
#define ECB_HI_ACCUMf 6077
#define ECB_INJECT_PERRf 6078
#define ECB_PERR_MODE_SINGLEf 6079
#define ECB_RPf 6080
#define ECB_SEC_COUNTf 6081
#define ECB_SEC_COUNT_WRAPf 6082
#define ECB_SEC_ERRf 6083
#define ECB_SHOW_CUR_COUNTf 6084
#define ECB_WPf 6085
#define ECCf 6086
#define ECC0f 6087
#define ECC0_ALLf 6088
#define ECC1f 6089
#define ECC1_ALLf 6090
#define ECC2f 6091
#define ECC2_ALLf 6092
#define ECC3f 6093
#define ECC3_ALLf 6094
#define ECC4f 6095
#define ECC4_ALLf 6096
#define ECC5f 6097
#define ECC5_ALLf 6098
#define ECC6f 6099
#define ECC6_ALLf 6100
#define ECC7f 6101
#define ECC7_ALLf 6102
#define ECCPf 6103
#define ECCP0f 6104
#define ECCP1f 6105
#define ECCP2f 6106
#define ECCP3f 6107
#define ECCP4f 6108
#define ECCP5f 6109
#define ECCP6f 6110
#define ECCP7f 6111
#define ECCPBITSf 6112
#define ECCPDROPCNTf 6113
#define ECCP_0f 6114
#define ECCP_1f 6115
#define ECCP_2f 6116
#define ECCP_3f 6117
#define ECCP_4f 6118
#define ECC_0f 6119
#define ECC_1f 6120
#define ECC_11_0f 6121
#define ECC_127TO0f 6122
#define ECC_1B_BITMAPf 6123
#define ECC_1B_COUNTERf 6124
#define ECC_1B_ERROR_MASKf 6125
#define ECC_1B_ERROR_STATUSf 6126
#define ECC_1B_ERR_ADDRESSf 6127
#define ECC_1B_MASKf 6128
#define ECC_2f 6129
#define ECC_255TO128f 6130
#define ECC_2B_BITMAPf 6131
#define ECC_2B_COUNTERf 6132
#define ECC_2B_ERROR_MASKf 6133
#define ECC_2B_ERROR_STATUSf 6134
#define ECC_2B_ERR_ADDRESSf 6135
#define ECC_2B_MASKf 6136
#define ECC_3f 6137
#define ECC_383TO256f 6138
#define ECC_4f 6139
#define ECC_511TO384f 6140
#define ECC_ALLf 6141
#define ECC_CORRUPTf 6142
#define ECC_DISABLEf 6143
#define ECC_DROPf 6144
#define ECC_DROP_DISINTf 6145
#define ECC_DROP_SELf 6146
#define ECC_ENf 6147
#define ECC_ERRf 6148
#define ECC_ERRORf 6149
#define ECC_ERROR_1Bf 6150
#define ECC_ERROR_2Bf 6151
#define ECC_ERROR_ADDRESSf 6152
#define ECC_ERROR_ADDRESS0f 6153
#define ECC_ERROR_ADDRESS1f 6154
#define ECC_ERROR_ADDRESS2f 6155
#define ECC_ERROR_ADDRESS3f 6156
#define ECC_ERROR_ADDRESS4f 6157
#define ECC_ERROR_ADDRESS5f 6158
#define ECC_ERROR_ADDRESS_127TO0f 6159
#define ECC_ERROR_ADDRESS_255TO128f 6160
#define ECC_ERROR_ADDRESS_383TO256f 6161
#define ECC_ERROR_ADDRESS_511TO384f 6162
#define ECC_ERROR_ADDRESS_CTRL0f 6163
#define ECC_ERROR_ADDRESS_CTRL1f 6164
#define ECC_ERROR_ADDRESS_LSB0f 6165
#define ECC_ERROR_ADDRESS_LSB1f 6166
#define ECC_ERROR_ADDRESS_MSB0f 6167
#define ECC_ERROR_ADDRESS_MSB1f 6168
#define ECC_ERROR_DISINTf 6169
#define ECC_ERROR_TO_CPUf 6170
#define ECC_ERR_2B_MGRPf 6171
#define ECC_ERR_2B_MGRP_0f 6172
#define ECC_ERR_2B_MGRP_1f 6173
#define ECC_ERR_2B_MGRP_10f 6174
#define ECC_ERR_2B_MGRP_11f 6175
#define ECC_ERR_2B_MGRP_12f 6176
#define ECC_ERR_2B_MGRP_13f 6177
#define ECC_ERR_2B_MGRP_14f 6178
#define ECC_ERR_2B_MGRP_15f 6179
#define ECC_ERR_2B_MGRP_2f 6180
#define ECC_ERR_2B_MGRP_3f 6181
#define ECC_ERR_2B_MGRP_4f 6182
#define ECC_ERR_2B_MGRP_5f 6183
#define ECC_ERR_2B_MGRP_6f 6184
#define ECC_ERR_2B_MGRP_7f 6185
#define ECC_ERR_2B_MGRP_8f 6186
#define ECC_ERR_2B_MGRP_9f 6187
#define ECC_ERR_DIST_B1f 6188
#define ECC_ERR_DIST_B2f 6189
#define ECC_ERR_DIST_B3f 6190
#define ECC_ERR_DIST_B4f 6191
#define ECC_ERR_MGRPf 6192
#define ECC_ERR_MGRP_0f 6193
#define ECC_ERR_MGRP_1f 6194
#define ECC_ERR_MGRP_10f 6195
#define ECC_ERR_MGRP_11f 6196
#define ECC_ERR_MGRP_12f 6197
#define ECC_ERR_MGRP_13f 6198
#define ECC_ERR_MGRP_14f 6199
#define ECC_ERR_MGRP_15f 6200
#define ECC_ERR_MGRP_2f 6201
#define ECC_ERR_MGRP_3f 6202
#define ECC_ERR_MGRP_4f 6203
#define ECC_ERR_MGRP_5f 6204
#define ECC_ERR_MGRP_6f 6205
#define ECC_ERR_MGRP_7f 6206
#define ECC_ERR_MGRP_8f 6207
#define ECC_ERR_MGRP_9f 6208
#define ECC_ERR_OVQ_B1f 6209
#define ECC_ERR_OVQ_B2f 6210
#define ECC_ERR_OVQ_B3f 6211
#define ECC_ERR_OVQ_B4f 6212
#define ECC_FIX_ENf 6213
#define ECC_MULTI_MGRPf 6214
#define ECC_MULTI_MGRP_0f 6215
#define ECC_MULTI_MGRP_1f 6216
#define ECC_MULTI_MGRP_10f 6217
#define ECC_MULTI_MGRP_11f 6218
#define ECC_MULTI_MGRP_12f 6219
#define ECC_MULTI_MGRP_13f 6220
#define ECC_MULTI_MGRP_14f 6221
#define ECC_MULTI_MGRP_15f 6222
#define ECC_MULTI_MGRP_2f 6223
#define ECC_MULTI_MGRP_3f 6224
#define ECC_MULTI_MGRP_4f 6225
#define ECC_MULTI_MGRP_5f 6226
#define ECC_MULTI_MGRP_6f 6227
#define ECC_MULTI_MGRP_7f 6228
#define ECC_MULTI_MGRP_8f 6229
#define ECC_MULTI_MGRP_9f 6230
#define ECHO_IN_SELf 6231
#define ECMPf 6232
#define ECMP0f 6233
#define ECMP1f 6234
#define ECMP_COUNTf 6235
#define ECMP_COUNT0f 6236
#define ECMP_COUNT1f 6237
#define ECMP_COUNT_TMf 6238
#define ECMP_GRP_PAR_ERRf 6239
#define ECMP_GT8f 6240
#define ECMP_HASH_16BITSf 6241
#define ECMP_HASH_FIELD_UPPER_BITS_COUNTf 6242
#define ECMP_HASH_NO_TCP_UDP_PORTSf 6243
#define ECMP_HASH_SALTf 6244
#define ECMP_HASH_SELf 6245
#define ECMP_HASH_SELECTf 6246
#define ECMP_HASH_UDFf 6247
#define ECMP_HASH_USE_DIPf 6248
#define ECMP_HASH_USE_RTAG7f 6249
#define ECMP_INDEXf 6250
#define ECMP_NH_INFOf 6251
#define ECMP_PTRf 6252
#define ECMP_PTR0f 6253
#define ECMP_PTR1f 6254
#define ECMP_TMf 6255
#define ECMP_UNUSEDf 6256
#define ECMP_UNUSED0f 6257
#define ECMP_UNUSED1f 6258
#define ECNf 6259
#define ECN0f 6260
#define ECN1f 6261
#define ECN2f 6262
#define ECNEXCEEDED0f 6263
#define ECNEXCEEDED1f 6264
#define ECNEXCEEDED2f 6265
#define ECN_CNGf 6266
#define ECN_ENf 6267
#define ECN_ENABLEf 6268
#define ECN_MARKEDf 6269
#define ECN_MARKINGf 6270
#define ECN_MARKING_ENf 6271
#define ECN_MARKING_ENABLEf 6272
#define ECN_MASKf 6273
#define ECN_MODEf 6274
#define ECN_RFC3168f 6275
#define ECN_VALUEf 6276
#define ECONTEXT_ALLOCBUFFSCNT_CORRECTED_ERRORf 6277
#define ECONTEXT_ALLOCBUFFSCNT_CORRECTED_ERROR_DISINTf 6278
#define ECONTEXT_ALLOCBUFFSCNT_ENABLE_ECCf 6279
#define ECONTEXT_ALLOCBUFFSCNT_FORCE_UNCORRECTABLE_ERRORf 6280
#define ECONTEXT_ALLOCBUFFSCNT_MEM_TMf 6281
#define ECONTEXT_ALLOCBUFFSCNT_UNCORRECTED_ERRORf 6282
#define ECONTEXT_ALLOCBUFFSCNT_UNCORRECTED_ERROR_DISINTf 6283
#define ECONTEXT_INFLIGHTBUFFCNT_CORRECTED_ERRORf 6284
#define ECONTEXT_INFLIGHTBUFFCNT_CORRECTED_ERROR_DISINTf 6285
#define ECONTEXT_INFLIGHTBUFFCNT_ENABLE_ECCf 6286
#define ECONTEXT_INFLIGHTBUFFCNT_FORCE_UNCORRECTABLE_ERRORf 6287
#define ECONTEXT_INFLIGHTBUFFCNT_MEM_TMf 6288
#define ECONTEXT_INFLIGHTBUFFCNT_UNCORRECTED_ERRORf 6289
#define ECONTEXT_INFLIGHTBUFFCNT_UNCORRECTED_ERROR_DISINTf 6290
#define ECONTEXT_TAIL_LLA_CORRECTED_ERRORf 6291
#define ECONTEXT_TAIL_LLA_CORRECTED_ERROR_DISINTf 6292
#define ECONTEXT_TAIL_LLA_ENABLE_ECCf 6293
#define ECONTEXT_TAIL_LLA_FORCE_UNCORRECTABLE_ERRORf 6294
#define ECONTEXT_TAIL_LLA_MEM_TMf 6295
#define ECONTEXT_TAIL_LLA_UNCORRECTED_ERRORf 6296
#define ECONTEXT_TAIL_LLA_UNCORRECTED_ERROR_DISINTf 6297
#define ECO_B0_CFG_SWITCHf 6298
#define ECO_EEE_LINKUP_CONFIG_ENf 6299
#define ED66_DEFf 6300
#define EDBGRQf 6301
#define EDB_BUS_PARITY_ERRORf 6302
#define EDB_ENABLE_PARITYf 6303
#define EDB_FORCE_ERRORf 6304
#define EDCLOOKUP_A_CORRECTED_ERRORf 6305
#define EDCLOOKUP_A_CORRECTED_ERROR_DISINTf 6306
#define EDCLOOKUP_A_UNCORRECTED_ERRORf 6307
#define EDCLOOKUP_A_UNCORRECTED_ERROR_DISINTf 6308
#define EDCLOOKUP_B_CORRECTED_ERRORf 6309
#define EDCLOOKUP_B_CORRECTED_ERROR_DISINTf 6310
#define EDCLOOKUP_B_UNCORRECTED_ERRORf 6311
#define EDCLOOKUP_B_UNCORRECTED_ERROR_DISINTf 6312
#define EDCLOOKUP_ECC_ERROR_ADDRESS_Af 6313
#define EDCLOOKUP_ECC_ERROR_ADDRESS_Bf 6314
#define EDCLOOKUP_ENABLE_ECCf 6315
#define EDCLOOKUP_FORCE_UNCORRECTABLE_ERRORf 6316
#define EDCRTNFIFO_CORRECTED_ERRORf 6317
#define EDCRTNFIFO_CORRECTED_ERROR_DISINTf 6318
#define EDCRTNFIFO_ECC_ERROR_ADDRESSf 6319
#define EDCRTNFIFO_ENABLE_ECCf 6320
#define EDCRTNFIFO_FORCE_UNCORRECTABLE_ERRORf 6321
#define EDCRTNFIFO_UNCORRECTED_ERRORf 6322
#define EDCRTNFIFO_UNCORRECTED_ERROR_DISINTf 6323
#define EDC_MEM_TMf 6324
#define EDC_RTN_NEG_WRAP_ERRORf 6325
#define EDC_RTN_NEG_WRAP_ERROR_DISINTf 6326
#define EDC_RTN_NEG_WRAP_ERROR_MASKf 6327
#define EEE_DELAY_ENTRY_TIMERf 6328
#define EEE_DISABLE_RX_PAUSE_ACTIVEf 6329
#define EEE_DISABLE_TX_PAUSE_XOFFf 6330
#define EEE_DISABLE_TX_PFC_XOFFf 6331
#define EEE_DURATION_TIMER_PULSEf 6332
#define EEE_ENf 6333
#define EEE_LPI_TIMERf 6334
#define EEE_REF_COUNTf 6335
#define EEE_TXCLK_DISf 6336
#define EEE_WAKE_TIMERf 6337
#define EEPROM_MODE_ENABLEf 6338
#define EFf 6339
#define EFPCTR_PAR_ENf 6340
#define EFP_BYPASSf 6341
#define EFP_CAM_SAMf 6342
#define EFP_CAM_SLICE_0_PMf 6343
#define EFP_CAM_SLICE_0_TMf 6344
#define EFP_CAM_SLICE_1_PMf 6345
#define EFP_CAM_SLICE_1_TMf 6346
#define EFP_CAM_SLICE_2_PMf 6347
#define EFP_CAM_SLICE_2_TMf 6348
#define EFP_CAM_SLICE_3_PMf 6349
#define EFP_CAM_SLICE_3_TMf 6350
#define EFP_CAM_TMf 6351
#define EFP_CAM_TM_7_THRU_0f 6352
#define EFP_COUNTER_TABLE_TMf 6353
#define EFP_COUNTER_TMf 6354
#define EFP_CPU_COSf 6355
#define EFP_FILTER_ENABLEf 6356
#define EFP_METER_SPAREf 6357
#define EFP_POLICY_SLICE_0_TMf 6358
#define EFP_POLICY_SLICE_1_TMf 6359
#define EFP_POLICY_SLICE_2_TMf 6360
#define EFP_POLICY_SLICE_3_TMf 6361
#define EFP_POLICY_SPAREf 6362
#define EFP_POLICY_TMf 6363
#define EFP_POLICY_WWf 6364
#define EFP_REFRESH_ENABLEf 6365
#define EFP_SW_ENC_DEC_TCAMf 6366
#define EF_GRANT_SQUELCHf 6367
#define EF_TO_CHN_PROP_ENABLEf 6368
#define EF_TO_INF_PROP_ENABLEf 6369
#define EF_TYPE_DECODEf 6370
#define EGRCELLRESETLIMITf 6371
#define EGRESS_DSCPf 6372
#define EGRESS_EXPf 6373
#define EGRESS_FIFO_CONFIGURATION_COMPLETEf 6374
#define EGRESS_FIFO_DEPTHf 6375
#define EGRESS_FIFO_DISABLE_SCHEDULINGf 6376
#define EGRESS_FIFO_OVERFLOW_ERRORf 6377
#define EGRESS_FIFO_OVERFLOW_ERROR_DISINTf 6378
#define EGRESS_FIFO_OVERFLOW_PORT_IDf 6379
#define EGRESS_FIFO_START_ADDRESSf 6380
#define EGRESS_FIFO_UNDERRUN_ERRORf 6381
#define EGRESS_FIFO_UNDERRUN_ERROR_DISINTf 6382
#define EGRESS_FIFO_UNDERRUN_PORT_IDf 6383
#define EGRESS_FIFO_XMIT_THRESHOLDf 6384
#define EGRESS_FILTER_LISTf 6385
#define EGRESS_MASKf 6386
#define EGRESS_MASK_HIf 6387
#define EGRESS_MASK_LOf 6388
#define EGRESS_MASK_M0f 6389
#define EGRESS_MASK_M1f 6390
#define EGRESS_MASK_W0f 6391
#define EGRESS_MASK_W1f 6392
#define EGRESS_MASK_W2f 6393
#define EGRESS_MIRRORf 6394
#define EGRESS_PORTf 6395
#define EGRESS_RBRIDGE_CHECK_HOPCOUNTf 6396
#define EGRESS_RBRIDGE_NICKNAMEf 6397
#define EGRMASKf 6398
#define EGRPKTRESETLIMITf 6399
#define EGRSMODf 6400
#define EGR_CM_DBUFf 6401
#define EGR_COS_MAP_SELf 6402
#define EGR_DISABLE_IPMC_REPLICATIONf 6403
#define EGR_DSCPf 6404
#define EGR_DSCP_TABLE_PARITY_ENf 6405
#define EGR_DSCP_TABLE_PAR_ERRf 6406
#define EGR_DSCP_TMf 6407
#define EGR_DVP_ATTRIBUTE_PARITY_ENf 6408
#define EGR_DVP_ATTRIBUTE_PAR_ERRf 6409
#define EGR_DVP_ATTRIBUTE_PMf 6410
#define EGR_DVP_ATTRIBUTE_TMf 6411
#define EGR_EDATABUF_DATAPATH_ECC_ERRf 6412
#define EGR_EFP_COUNTER_TABLEf 6413
#define EGR_EFP_COUNTER_TABLE_PAR_ERRf 6414
#define EGR_EFP_COUNTER_TABLE_TMf 6415
#define EGR_EFP_METER_TABLE_PAR_ERRf 6416
#define EGR_EFP_POLICY_TABLE_PAR_ERRf 6417
#define EGR_EFP_PW_INIT_COUNTERS_PAR_ERRf 6418
#define EGR_EFP_PW_INIT_COUNTER_PAR_ERRf 6419
#define EGR_EGESS_STATS_COUNTERf 6420
#define EGR_EHG_QOS_MAP_TABLE_ECC_ERRf 6421
#define EGR_EMOP_BUFFER_ECC_ERRf 6422
#define EGR_ETH_BLK_NUMf 6423
#define EGR_FLEX_CTR_COUNTER_TABLE_0_INTR_STATUSf 6424
#define EGR_FLEX_CTR_COUNTER_TABLE_1_INTR_STATUSf 6425
#define EGR_FLEX_CTR_COUNTER_TABLE_2_INTR_STATUSf 6426
#define EGR_FLEX_CTR_COUNTER_TABLE_3_INTR_STATUSf 6427
#define EGR_FLEX_CTR_COUNTER_TABLE_4_INTR_STATUSf 6428
#define EGR_FLEX_CTR_COUNTER_TABLE_5_INTR_STATUSf 6429
#define EGR_FLEX_CTR_COUNTER_TABLE_6_INTR_STATUSf 6430
#define EGR_FLEX_CTR_COUNTER_TABLE_7_INTR_STATUSf 6431
#define EGR_FLEX_CTR_OFFSET_TABLE_0_INTR_STATUSf 6432
#define EGR_FLEX_CTR_OFFSET_TABLE_1_INTR_STATUSf 6433
#define EGR_FLEX_CTR_OFFSET_TABLE_2_INTR_STATUSf 6434
#define EGR_FLEX_CTR_OFFSET_TABLE_3_INTR_STATUSf 6435
#define EGR_FLEX_CTR_OFFSET_TABLE_4_INTR_STATUSf 6436
#define EGR_FLEX_CTR_OFFSET_TABLE_5_INTR_STATUSf 6437
#define EGR_FLEX_CTR_OFFSET_TABLE_6_INTR_STATUSf 6438
#define EGR_FLEX_CTR_OFFSET_TABLE_7_INTR_STATUSf 6439
#define EGR_FP_COUNTERf 6440
#define EGR_FP_COUNTER_TABLE_PAR_ERRf 6441
#define EGR_FRAGMENT_IDf 6442
#define EGR_FRAGMENT_ID_TABLE_ECC_ERRf 6443
#define EGR_FRAGMENT_ID_TABLE_PARITY_ENf 6444
#define EGR_FRAGMENT_ID_TABLE_PAR_ERRf 6445
#define EGR_FRAGMENT_ID_TMf 6446
#define EGR_FRAG_HEADER_TABLE_ECC_ERRf 6447
#define EGR_FRAG_PKT_TABLE_ECC_ERRf 6448
#define EGR_GP0_DBUFf 6449
#define EGR_GP1_DBUFf 6450
#define EGR_GP2_DBUFf 6451
#define EGR_GPP_ATTRIBUTESf 6452
#define EGR_GPP_ATTRIBUTES_MODBASEf 6453
#define EGR_GPP_ATTRIBUTES_MODBASE_PARITY_ENf 6454
#define EGR_GPP_ATTRIBUTES_MODBASE_PAR_ERRf 6455
#define EGR_GPP_ATTRIBUTES_MODBASE_TMf 6456
#define EGR_GPP_ATTRIBUTES_PARITY_ENf 6457
#define EGR_GPP_ATTRIBUTES_PAR_ERRf 6458
#define EGR_GPP_ATTRIBUTES_TMf 6459
#define EGR_INITBUF_ECC_ERRf 6460
#define EGR_INITBUF_STBYf 6461
#define EGR_IPFIX_EOP_PAR_ERRf 6462
#define EGR_IPFIX_EXPORT_PAR_ERRf 6463
#define EGR_IPFIX_SESS_PAR_ERRf 6464
#define EGR_IPMCDATA_ERRf 6465
#define EGR_IPMCLS_ERRf 6466
#define EGR_IPMCMS_ERRf 6467
#define EGR_IPMC_CFG2_PARITY_ENf 6468
#define EGR_IPMC_CFG2_PAR_ERRf 6469
#define EGR_IPMC_PARITY_ENf 6470
#define EGR_IPMC_PAR_ERRf 6471
#define EGR_IPMC_PMf 6472
#define EGR_IPMC_TMf 6473
#define EGR_IP_TUNNELf 6474
#define EGR_IP_TUNNEL_PARITY_ENf 6475
#define EGR_IP_TUNNEL_PAR_ERRf 6476
#define EGR_IP_TUNNEL_TMf 6477
#define EGR_L3_INTF_PARITY_ENf 6478
#define EGR_L3_INTF_PAR_ERRf 6479
#define EGR_L3_INTF_PMf 6480
#define EGR_L3_INTF_TMf 6481
#define EGR_L3_NEXT_HOP_PARITY_ENf 6482
#define EGR_L3_NEXT_HOP_PMf 6483
#define EGR_L3_NEXT_HOP_TMf 6484
#define EGR_LP_DBUFf 6485
#define EGR_MAC_DA_PROFILE_PARITY_ENf 6486
#define EGR_MAC_DA_PROFILE_PAR_ERRf 6487
#define EGR_MAC_DA_PROFILE_PMf 6488
#define EGR_MAC_DA_PROFILE_TMf 6489
#define EGR_MAP_ENf 6490
#define EGR_MAP_MH_PARITY_ENf 6491
#define EGR_MAP_MH_PAR_ERRf 6492
#define EGR_MAP_MH_PMf 6493
#define EGR_MAP_MH_TMf 6494
#define EGR_MASK_CORRECTED_ERRORf 6495
#define EGR_MASK_CORRECTED_ERROR_DISINTf 6496
#define EGR_MASK_DCMf 6497
#define EGR_MASK_ENABLE_ECCf 6498
#define EGR_MASK_FORCE_UNCORRECTABLE_ERRORf 6499
#define EGR_MASK_INITf 6500
#define EGR_MASK_INIT_DONEf 6501
#define EGR_MASK_MODBASE_TMf 6502
#define EGR_MASK_PAR_ERRf 6503
#define EGR_MASK_PMf 6504
#define EGR_MASK_TMf 6505
#define EGR_MASK_UNCORRECTED_ERRORf 6506
#define EGR_MASK_UNCORRECTED_ERROR_DISINTf 6507
#define EGR_MASK_WWf 6508
#define EGR_MIRROR_ENABLEf 6509
#define EGR_MOD_MAP_IDf 6510
#define EGR_MOD_MAP_TABLE_PAR_ERRf 6511
#define EGR_MOD_MAP_TMf 6512
#define EGR_MPB_ECC_ENf 6513
#define EGR_MPB_ECC_ERRf 6514
#define EGR_MPLS_EXP_MAPPING_1f 6515
#define EGR_MPLS_EXP_MAPPING_1_PARITY_ENf 6516
#define EGR_MPLS_EXP_MAPPING_1_PAR_ERRf 6517
#define EGR_MPLS_EXP_MAPPING_1_TMf 6518
#define EGR_MPLS_EXP_MAPPING_2f 6519
#define EGR_MPLS_EXP_MAPPING_2_PARITY_ENf 6520
#define EGR_MPLS_EXP_MAPPING_2_PAR_ERRf 6521
#define EGR_MPLS_EXP_MAPPING_2_TMf 6522
#define EGR_MPLS_LABEL_PAR_ERRf 6523
#define EGR_MPLS_PRI_MAPPINGf 6524
#define EGR_MPLS_PRI_MAPPING_PARITY_ENf 6525
#define EGR_MPLS_PRI_MAPPING_PAR_ERRf 6526
#define EGR_MPLS_PRI_MAPPING_TMf 6527
#define EGR_MPLS_VC_AND_SWAP_LABEL_PARITY_ENf 6528
#define EGR_MPLS_VC_AND_SWAP_LABEL_TABLE_PARITY_ENf 6529
#define EGR_MPLS_VC_AND_SWAP_LABEL_TABLE_PAR_ERRf 6530
#define EGR_MPLS_VC_AND_SWAP_LABEL_TABLE_PMf 6531
#define EGR_MPLS_VC_AND_SWAP_LABEL_TABLE_TMf 6532
#define EGR_MPLS_VC_AND_SWAP_LABEL_TMf 6533
#define EGR_NHOP_PAR_ERRf 6534
#define EGR_PEf 6535
#define EGR_PERQ_COUNTERf 6536
#define EGR_PERQ_XMT_COUNTERSf 6537
#define EGR_PERQ_XMT_COUNTERS_BASE_ADDRf 6538
#define EGR_PERQ_XMT_COUNTERS_BASE_ADDR_PAR_ERRf 6539
#define EGR_PERQ_XMT_COUNTERS_PAR_ERRf 6540
#define EGR_PERQ_XMT_COUNTERS_TMf 6541
#define EGR_PE_CLRf 6542
#define EGR_PE_ENf 6543
#define EGR_PORT_GROUP_IDf 6544
#define EGR_PORT_PARITY_ENf 6545
#define EGR_PORT_PAR_ERRf 6546
#define EGR_PORT_RESERVED0f 6547
#define EGR_PORT_RESERVED1f 6548
#define EGR_PORT_RESERVED2f 6549
#define EGR_PRI_CNG_MAPf 6550
#define EGR_PRI_CNG_MAP_PARITY_ENf 6551
#define EGR_PRI_CNG_MAP_PAR_ERRf 6552
#define EGR_PRI_CNG_MAP_TMf 6553
#define EGR_PW_COUNT_PAR_ERRf 6554
#define EGR_PW_INIT_COUNTERS_TMf 6555
#define EGR_QUEUE_CHECK_POOL_STATE_ENABLEf 6556
#define EGR_QUEUE_CHECK_POOL_STATE_SP0_ENABLEf 6557
#define EGR_QUEUE_CHECK_POOL_STATE_SP1_ENABLEf 6558
#define EGR_QUEUE_CHECK_POOL_STATE_SP2_ENABLEf 6559
#define EGR_QUEUE_CHECK_POOL_STATE_SP3_ENABLEf 6560
#define EGR_SERVICE_COUNTER_TABLEf 6561
#define EGR_SERVICE_COUNTER_TABLE_PAR_ERRf 6562
#define EGR_SERVICE_COUNTER_TABLE_TMf 6563
#define EGR_SPVLAN_ERRf 6564
#define EGR_STATS_COUNTER_TABLE_PAR_ERRf 6565
#define EGR_STATS_PIPELINE_STAGE_NUMf 6566
#define EGR_STAT_COUNTERS_NUMf 6567
#define EGR_VFI_PARITY_ENf 6568
#define EGR_VFI_PAR_ERRf 6569
#define EGR_VFI_PMf 6570
#define EGR_VFI_TMf 6571
#define EGR_VINTF_COUNTER_TABLEf 6572
#define EGR_VINTF_COUNTER_TABLE_PAR_ERRf 6573
#define EGR_VINTF_COUNTER_TABLE_TMf 6574
#define EGR_VLANf 6575
#define EGR_VLANSTG_ERRf 6576
#define EGR_VLAN_CONTROL_1_PARITY_ENf 6577
#define EGR_VLAN_CONTROL_1_PAR_ERRf 6578
#define EGR_VLAN_PARITY_ENf 6579
#define EGR_VLAN_PAR_ERRf 6580
#define EGR_VLAN_STGf 6581
#define EGR_VLAN_STG_PARITY_ENf 6582
#define EGR_VLAN_STG_PAR_ERRf 6583
#define EGR_VLAN_STG_TMf 6584
#define EGR_VLAN_TMf 6585
#define EGR_VLAN_XLATEf 6586
#define EGR_VLAN_XLATE_PARITY_ENf 6587
#define EGR_VLAN_XLATE_PAR_ERRf 6588
#define EGR_VLAN_XLATE_TMf 6589
#define EGR_VXLT_PAR_ERRf 6590
#define EGR_WLAN_DVP_PARITY_ENf 6591
#define EGR_WLAN_DVP_PAR_ERRf 6592
#define EGR_WLAN_DVP_TMf 6593
#define EGR_XQ0_DBUFf 6594
#define EGR_XQ1_DBUFf 6595
#define EGR_XQ2_DBUFf 6596
#define EGR_XQ3_DBUFf 6597
#define EGR_XQP0_MMU_INT_RESETf 6598
#define EGR_XQP0_PORT_INT_RESETf 6599
#define EGR_XQP1_MMU_INT_RESETf 6600
#define EGR_XQP1_PORT_INT_RESETf 6601
#define EGR_XQP2_MMU_INT_RESETf 6602
#define EGR_XQP2_PORT_INT_RESETf 6603
#define EGR_XQP3_MMU_INT_RESETf 6604
#define EGR_XQP3_PORT_INT_RESETf 6605
#define EGR_XQP_PORT_INT_RESETf 6606
#define EGR_XQP_PORT_MODEf 6607
#define EGS_ERRf 6608
#define EG_CREDIT_BPf 6609
#define EG_SFI_STORE_FORWARD_ERRORf 6610
#define EG_SFI_STORE_FORWARD_ERROR_DISINTf 6611
#define EG_SFI_STORE_FORWARD_ERROR_ENf 6612
#define EG_SFI_STORE_FORWARD_ERROR_MASKf 6613
#define EHCPM_BUS_PARITY_ERRORf 6614
#define EHCPM_ENABLE_PARITYf 6615
#define EHCPM_FORCE_ERRORf 6616
#define EHG_NONHG_TOCPUf 6617
#define EHG_QOS_MAPPING_ECC_ENf 6618
#define EHG_QOS_MAPPING_TMf 6619
#define EHG_RX_DATAf 6620
#define EHG_RX_MASKf 6621
#define EHG_TX_DATAf 6622
#define EH_EXT_HDR_ENABLEf 6623
#define EH_EXT_HDR_LEARN_OVERRIDEf 6624
#define EH_LENGTHf 6625
#define EH_OFFSETf 6626
#define EH_QUEUE_TAGf 6627
#define EH_TAG_TYPEf 6628
#define EH_TMf 6629
#define EIGHTK_NODESf 6630
#define EJECT_DONEf 6631
#define EJECT_MODE_LINKf 6632
#define EJECT_RATEf 6633
#define EL3_BYPASSf 6634
#define EM0_FIFO_OVERFLOWf 6635
#define EM0_FIFO_OVERFLOW_DISINTf 6636
#define EM0_FIFO_OVERFLOW_MASKf 6637
#define EM0_FIFO_UNDERRUNf 6638
#define EM0_FIFO_UNDERRUN_DISINTf 6639
#define EM0_FIFO_UNDERRUN_MASKf 6640
#define EM0_LOCAL_MTPf 6641
#define EM0_MTP_INDEXf 6642
#define EM1_FIFO_OVERFLOWf 6643
#define EM1_FIFO_OVERFLOW_DISINTf 6644
#define EM1_FIFO_OVERFLOW_MASKf 6645
#define EM1_FIFO_UNDERRUNf 6646
#define EM1_FIFO_UNDERRUN_DISINTf 6647
#define EM1_FIFO_UNDERRUN_MASKf 6648
#define EM1_LOCAL_MTPf 6649
#define EM1_MTP_INDEXf 6650
#define EMA_QUEUE_CNG_STATE_REPORT_ENABLEf 6651
#define EMA_QUEUE_PRI_0f 6652
#define EMA_QUEUE_PRI_1f 6653
#define EMA_QUEUE_PRI_10f 6654
#define EMA_QUEUE_PRI_11f 6655
#define EMA_QUEUE_PRI_12f 6656
#define EMA_QUEUE_PRI_13f 6657
#define EMA_QUEUE_PRI_14f 6658
#define EMA_QUEUE_PRI_15f 6659
#define EMA_QUEUE_PRI_2f 6660
#define EMA_QUEUE_PRI_3f 6661
#define EMA_QUEUE_PRI_4f 6662
#define EMA_QUEUE_PRI_5f 6663
#define EMA_QUEUE_PRI_6f 6664
#define EMA_QUEUE_PRI_7f 6665
#define EMA_QUEUE_PRI_8f 6666
#define EMA_QUEUE_PRI_9f 6667
#define EMA_SCHEDULER_MODEf 6668
#define EMA_SHRf 6669
#define EMC_CSDB_0_BUFFER_FORCE_UNCORRECTABLE_PAR_ERRORf 6670
#define EMC_CSDB_0_LOWER_BUFFER_UNCORRECTED_ERRORf 6671
#define EMC_CSDB_0_LOWER_BUFFER_UNCORRECTED_ERROR_DISINTf 6672
#define EMC_CSDB_0_UPPER_BUFFER_UNCORRECTED_ERRORf 6673
#define EMC_CSDB_0_UPPER_BUFFER_UNCORRECTED_ERROR_DISINTf 6674
#define EMC_CSDB_1_BUFFER_FORCE_UNCORRECTABLE_PAR_ERRORf 6675
#define EMC_CSDB_1_LOWER_BUFFER_UNCORRECTED_ERRORf 6676
#define EMC_CSDB_1_LOWER_BUFFER_UNCORRECTED_ERROR_DISINTf 6677
#define EMC_CSDB_1_UPPER_BUFFER_UNCORRECTED_ERRORf 6678
#define EMC_CSDB_1_UPPER_BUFFER_UNCORRECTED_ERROR_DISINTf 6679
#define EMC_CSDB_2_BUFFER_FORCE_UNCORRECTABLE_PAR_ERRORf 6680
#define EMC_CSDB_2_LOWER_BUFFER_UNCORRECTED_ERRORf 6681
#define EMC_CSDB_2_LOWER_BUFFER_UNCORRECTED_ERROR_DISINTf 6682
#define EMC_CSDB_2_UPPER_BUFFER_UNCORRECTED_ERRORf 6683
#define EMC_CSDB_2_UPPER_BUFFER_UNCORRECTED_ERROR_DISINTf 6684
#define EMC_CSDB_BUFFER_PAR_ENABLEf 6685
#define EMC_ERRB_BUFFER_CORRECTED_ERRORf 6686
#define EMC_ERRB_BUFFER_CORRECTED_ERROR_DISINTf 6687
#define EMC_ERRB_BUFFER_ECC_ENABLEf 6688
#define EMC_ERRB_BUFFER_FORCE_UNCORRECTABLE_ECC_ERRORf 6689
#define EMC_ERRB_BUFFER_UNCORRECTED_ERRORf 6690
#define EMC_ERRB_BUFFER_UNCORRECTED_ERROR_DISINTf 6691
#define EMC_ERROR_0f 6692
#define EMC_ERROR_1f 6693
#define EMC_ERROR_2f 6694
#define EMC_EWRB_BUFFER_0_CORRECTED_ERRORf 6695
#define EMC_EWRB_BUFFER_0_CORRECTED_ERROR_DISINTf 6696
#define EMC_EWRB_BUFFER_0_FORCE_UNCORRECTABLE_ECC_ERRORf 6697
#define EMC_EWRB_BUFFER_0_UNCORRECTED_ERRORf 6698
#define EMC_EWRB_BUFFER_0_UNCORRECTED_ERROR_DISINTf 6699
#define EMC_EWRB_BUFFER_1_CORRECTED_ERRORf 6700
#define EMC_EWRB_BUFFER_1_CORRECTED_ERROR_DISINTf 6701
#define EMC_EWRB_BUFFER_1_FORCE_UNCORRECTABLE_ECC_ERRORf 6702
#define EMC_EWRB_BUFFER_1_UNCORRECTED_ERRORf 6703
#define EMC_EWRB_BUFFER_1_UNCORRECTED_ERROR_DISINTf 6704
#define EMC_EWRB_BUFFER_ECC_ENABLEf 6705
#define EMC_INTRf 6706
#define EMC_INTR_DISINTf 6707
#define EMC_IRRB_BUFFER_CORRECTED_ERRORf 6708
#define EMC_IRRB_BUFFER_CORRECTED_ERROR_DISINTf 6709
#define EMC_IRRB_BUFFER_ECC_ENABLEf 6710
#define EMC_IRRB_BUFFER_FORCE_UNCORRECTABLE_ECC_ERRORf 6711
#define EMC_IRRB_BUFFER_OVERFLOW_ERRORf 6712
#define EMC_IRRB_BUFFER_OVERFLOW_ERROR_DISINTf 6713
#define EMC_IRRB_BUFFER_UNCORRECTED_ERRORf 6714
#define EMC_IRRB_BUFFER_UNCORRECTED_ERROR_DISINTf 6715
#define EMC_IWRB_BUFFER_CORRECTED_ERRORf 6716
#define EMC_IWRB_BUFFER_CORRECTED_ERROR_DISINTf 6717
#define EMC_IWRB_BUFFER_ECC_ENABLEf 6718
#define EMC_IWRB_BUFFER_FORCE_UNCORRECTABLE_ECC_ERRORf 6719
#define EMC_IWRB_BUFFER_OVERFLOW_ERRORf 6720
#define EMC_IWRB_BUFFER_OVERFLOW_ERROR_DISINTf 6721
#define EMC_IWRB_BUFFER_UNCORRECTED_ERRORf 6722
#define EMC_IWRB_BUFFER_UNCORRECTED_ERROR_DISINTf 6723
#define EMC_RFCQ_BUFFER_CORRECTED_ERRORf 6724
#define EMC_RFCQ_BUFFER_CORRECTED_ERROR_DISINTf 6725
#define EMC_RFCQ_BUFFER_ECC_ENABLEf 6726
#define EMC_RFCQ_BUFFER_FORCE_UNCORRECTABLE_ECC_ERRORf 6727
#define EMC_RFCQ_BUFFER_UNCORRECTED_ERRORf 6728
#define EMC_RFCQ_BUFFER_UNCORRECTED_ERROR_DISINTf 6729
#define EMC_RSFP_BUFFER_CORRECTED_ERRORf 6730
#define EMC_RSFP_BUFFER_CORRECTED_ERROR_DISINTf 6731
#define EMC_RSFP_BUFFER_ECC_ENABLEf 6732
#define EMC_RSFP_BUFFER_FORCE_UNCORRECTABLE_ECC_ERRORf 6733
#define EMC_RSFP_BUFFER_UNCORRECTED_ERRORf 6734
#define EMC_RSFP_BUFFER_UNCORRECTED_ERROR_DISINTf 6735
#define EMC_SWAT_BUFFER_CORRECTED_ERRORf 6736
#define EMC_SWAT_BUFFER_CORRECTED_ERROR_DISINTf 6737
#define EMC_SWAT_BUFFER_ECC_ENABLEf 6738
#define EMC_SWAT_BUFFER_FORCE_UNCORRECTABLE_ECC_ERRORf 6739
#define EMC_SWAT_BUFFER_UNCORRECTED_ERRORf 6740
#define EMC_SWAT_BUFFER_UNCORRECTED_ERROR_DISINTf 6741
#define EMC_WCMT_BUFFER_CORRECTED_ERRORf 6742
#define EMC_WCMT_BUFFER_CORRECTED_ERROR_DISINTf 6743
#define EMC_WCMT_BUFFER_ECC_ENABLEf 6744
#define EMC_WCMT_BUFFER_FORCE_UNCORRECTABLE_ECC_ERRORf 6745
#define EMC_WCMT_BUFFER_UNCORRECTED_ERRORf 6746
#define EMC_WCMT_BUFFER_UNCORRECTED_ERROR_DISINTf 6747
#define EMC_WLCT0_BUFFER_ECC_ENABLEf 6748
#define EMC_WLCT0_BUFFER_FORCE_UNCORRECTABLE_ECC_ERRORf 6749
#define EMC_WLCT0_LOWER_A_BUFFER_CORRECTED_ERRORf 6750
#define EMC_WLCT0_LOWER_A_BUFFER_CORRECTED_ERROR_DISINTf 6751
#define EMC_WLCT0_LOWER_A_BUFFER_UNCORRECTED_ERRORf 6752
#define EMC_WLCT0_LOWER_A_BUFFER_UNCORRECTED_ERROR_DISINTf 6753
#define EMC_WLCT0_LOWER_B_BUFFER_CORRECTED_ERRORf 6754
#define EMC_WLCT0_LOWER_B_BUFFER_CORRECTED_ERROR_DISINTf 6755
#define EMC_WLCT0_LOWER_B_BUFFER_UNCORRECTED_ERRORf 6756
#define EMC_WLCT0_LOWER_B_BUFFER_UNCORRECTED_ERROR_DISINTf 6757
#define EMC_WLCT0_UPPER_A_BUFFER_CORRECTED_ERRORf 6758
#define EMC_WLCT0_UPPER_A_BUFFER_CORRECTED_ERROR_DISINTf 6759
#define EMC_WLCT0_UPPER_A_BUFFER_UNCORRECTED_ERRORf 6760
#define EMC_WLCT0_UPPER_A_BUFFER_UNCORRECTED_ERROR_DISINTf 6761
#define EMC_WLCT0_UPPER_B_BUFFER_CORRECTED_ERRORf 6762
#define EMC_WLCT0_UPPER_B_BUFFER_CORRECTED_ERROR_DISINTf 6763
#define EMC_WLCT0_UPPER_B_BUFFER_UNCORRECTED_ERRORf 6764
#define EMC_WLCT0_UPPER_B_BUFFER_UNCORRECTED_ERROR_DISINTf 6765
#define EMC_WLCT1_BUFFER_ECC_ENABLEf 6766
#define EMC_WLCT1_BUFFER_FORCE_UNCORRECTABLE_ECC_ERRORf 6767
#define EMC_WLCT1_LOWER_A_BUFFER_CORRECTED_ERRORf 6768
#define EMC_WLCT1_LOWER_A_BUFFER_CORRECTED_ERROR_DISINTf 6769
#define EMC_WLCT1_LOWER_A_BUFFER_UNCORRECTED_ERRORf 6770
#define EMC_WLCT1_LOWER_A_BUFFER_UNCORRECTED_ERROR_DISINTf 6771
#define EMC_WLCT1_LOWER_B_BUFFER_CORRECTED_ERRORf 6772
#define EMC_WLCT1_LOWER_B_BUFFER_CORRECTED_ERROR_DISINTf 6773
#define EMC_WLCT1_LOWER_B_BUFFER_UNCORRECTED_ERRORf 6774
#define EMC_WLCT1_LOWER_B_BUFFER_UNCORRECTED_ERROR_DISINTf 6775
#define EMC_WLCT1_UPPER_A_BUFFER_CORRECTED_ERRORf 6776
#define EMC_WLCT1_UPPER_A_BUFFER_CORRECTED_ERROR_DISINTf 6777
#define EMC_WLCT1_UPPER_A_BUFFER_UNCORRECTED_ERRORf 6778
#define EMC_WLCT1_UPPER_A_BUFFER_UNCORRECTED_ERROR_DISINTf 6779
#define EMC_WLCT1_UPPER_B_BUFFER_CORRECTED_ERRORf 6780
#define EMC_WLCT1_UPPER_B_BUFFER_CORRECTED_ERROR_DISINTf 6781
#define EMC_WLCT1_UPPER_B_BUFFER_UNCORRECTED_ERRORf 6782
#define EMC_WLCT1_UPPER_B_BUFFER_UNCORRECTED_ERROR_DISINTf 6783
#define EMC_WLCT2_BUFFER_ECC_ENABLEf 6784
#define EMC_WLCT2_BUFFER_FORCE_UNCORRECTABLE_ECC_ERRORf 6785
#define EMC_WLCT2_LOWER_A_BUFFER_CORRECTED_ERRORf 6786
#define EMC_WLCT2_LOWER_A_BUFFER_CORRECTED_ERROR_DISINTf 6787
#define EMC_WLCT2_LOWER_A_BUFFER_UNCORRECTED_ERRORf 6788
#define EMC_WLCT2_LOWER_A_BUFFER_UNCORRECTED_ERROR_DISINTf 6789
#define EMC_WLCT2_LOWER_B_BUFFER_CORRECTED_ERRORf 6790
#define EMC_WLCT2_LOWER_B_BUFFER_CORRECTED_ERROR_DISINTf 6791
#define EMC_WLCT2_LOWER_B_BUFFER_UNCORRECTED_ERRORf 6792
#define EMC_WLCT2_LOWER_B_BUFFER_UNCORRECTED_ERROR_DISINTf 6793
#define EMC_WLCT2_UPPER_A_BUFFER_CORRECTED_ERRORf 6794
#define EMC_WLCT2_UPPER_A_BUFFER_CORRECTED_ERROR_DISINTf 6795
#define EMC_WLCT2_UPPER_A_BUFFER_UNCORRECTED_ERRORf 6796
#define EMC_WLCT2_UPPER_A_BUFFER_UNCORRECTED_ERROR_DISINTf 6797
#define EMC_WLCT2_UPPER_B_BUFFER_CORRECTED_ERRORf 6798
#define EMC_WLCT2_UPPER_B_BUFFER_CORRECTED_ERROR_DISINTf 6799
#define EMC_WLCT2_UPPER_B_BUFFER_UNCORRECTED_ERRORf 6800
#define EMC_WLCT2_UPPER_B_BUFFER_UNCORRECTED_ERROR_DISINTf 6801
#define EMC_WTAC_ILLEGAL_SRCPG_ERRORf 6802
#define EMC_WTAC_ILLEGAL_SRCPG_ERROR_DISINTf 6803
#define EMC_WTFP_BUFFER_CORRECTED_ERRORf 6804
#define EMC_WTFP_BUFFER_CORRECTED_ERROR_DISINTf 6805
#define EMC_WTFP_BUFFER_ECC_ENABLEf 6806
#define EMC_WTFP_BUFFER_FORCE_UNCORRECTABLE_ECC_ERRORf 6807
#define EMC_WTFP_BUFFER_UNCORRECTED_ERRORf 6808
#define EMC_WTFP_BUFFER_UNCORRECTED_ERROR_DISINTf 6809
#define EMC_WTOQ_BUFFER_CORRECTED_ERRORf 6810
#define EMC_WTOQ_BUFFER_CORRECTED_ERROR_DISINTf 6811
#define EMC_WTOQ_BUFFER_ECC_ENABLEf 6812
#define EMC_WTOQ_BUFFER_FORCE_UNCORRECTABLE_ECC_ERRORf 6813
#define EMC_WTOQ_BUFFER_UNCORRECTED_ERRORf 6814
#define EMC_WTOQ_BUFFER_UNCORRECTED_ERROR_DISINTf 6815
#define EMIRRORf 6816
#define EMIRROR_CONTROL1_PAR_ERRf 6817
#define EMIRROR_CONTROL1_TMf 6818
#define EMIRROR_CONTROL2_PAR_ERRf 6819
#define EMIRROR_CONTROL2_TMf 6820
#define EMIRROR_CONTROL3_PAR_ERRf 6821
#define EMIRROR_CONTROL3_TMf 6822
#define EMIRROR_CONTROL_PAR_ERRf 6823
#define EMIRROR_CONTROL_TMf 6824
#define EMOP_BUFFER_ECC_ENf 6825
#define EMOP_BUFFER_TMf 6826
#define EMPTYf 6827
#define EMPTY_DEQ_ERRORf 6828
#define EMPTY_DEQ_ERROR_DISINTf 6829
#define EM_COSf 6830
#define EM_COS_ENABLEf 6831
#define EM_IF_TYPE_QDR2f 6832
#define EM_LATENCYf 6833
#define EM_LATENCY7f 6834
#define EM_LATENCY8f 6835
#define EM_LOCAL_MTPf 6836
#define EM_MODEf 6837
#define EM_MTP_INDEXf 6838
#define EM_MTP_INDEX0f 6839
#define EM_MTP_INDEX1f 6840
#define EM_SRCMOD_CHANGEf 6841
#define ENf 6842
#define ENABLEf 6843
#define ENABLE0f 6844
#define ENABLE1f 6845
#define ENABLE2f 6846
#define ENABLEMEMFAILMETERINGf 6847
#define ENABLEMSGPOLLINGf 6848
#define ENABLE_1KTIMESf 6849
#define ENABLE_ALL_BYPASSf 6850
#define ENABLE_AUTO_SWITCHOVERf 6851
#define ENABLE_BIN_12_OVERLAY_Af 6852
#define ENABLE_BIN_12_OVERLAY_Bf 6853
#define ENABLE_CH01f 6854
#define ENABLE_CH23f 6855
#define ENABLE_CHN0f 6856
#define ENABLE_CHN1f 6857
#define ENABLE_CLEARf 6858
#define ENABLE_CMIC_REQUESTf 6859
#define ENABLE_DDRf 6860
#define ENABLE_DEFAULT_NETWORK_SVPf 6861
#define ENABLE_DQ_ODTf 6862
#define ENABLE_DRACO1_5_HASHf 6863
#define ENABLE_DRRf 6864
#define ENABLE_ECCf 6865
#define ENABLE_EXT_QGPHY_CLK_OUTf 6866
#define ENABLE_FLOW_LABEL_IPV6_Af 6867
#define ENABLE_FLOW_LABEL_IPV6_Bf 6868
#define ENABLE_FP_FOR_MIRROR_PKTSf 6869
#define ENABLE_FROMCPU_PACKETf 6870
#define ENABLE_GPORT_IDLE_PWRDWNf 6871
#define ENABLE_HG0f 6872
#define ENABLE_HG12f 6873
#define ENABLE_IFILTERf 6874
#define ENABLE_IGMP_MLD_SNOOPINGf 6875
#define ENABLE_INTRf 6876
#define ENABLE_MEASURE_AVERAGE_CALCULATIONf 6877
#define ENABLE_MEASURE_COLLECTIONf 6878
#define ENABLE_MEM_CG0f 6879
#define ENABLE_MEM_CG1f 6880
#define ENABLE_MSIf 6881
#define ENABLE_MULTIPLE_SBUS_CMDSf 6882
#define ENABLE_ODTf 6883
#define ENABLE_ODT_CKf 6884
#define ENABLE_OPTIMAL_CANDIDATE_UPDATEf 6885
#define ENABLE_OP_DMVOQf 6886
#define ENABLE_OVERRIDE_I2C_DEBUG_MODEf 6887
#define ENABLE_OVERRIDE_I2C_MASTER_SLAVE_MODEf 6888
#define ENABLE_OVERRIDE_SPI_MASTER_SLAVE_MODEf 6889
#define ENABLE_PARITYf 6890
#define ENABLE_PKT_MODf 6891
#define ENABLE_PORT_QUALITY_UPDATEf 6892
#define ENABLE_PORT_STMf 6893
#define ENABLE_QK_ODTf 6894
#define ENABLE_SCHAN_REQUESTf 6895
#define ENABLE_SELECTf 6896
#define ENABLE_SIMPLEXf 6897
#define ENABLE_SOP_EOP_CHKf 6898
#define ENABLE_SWITCHOVERf 6899
#define ENABLE_SW_IDLE_PWRDWNf 6900
#define ENABLE_TCAMf 6901
#define ENABLE_TOCPU_PACKETf 6902
#define ENABLE_UPDATE_COLOR_RESUMEf 6903
#define ENABLE_VALf 6904
#define ENABLE_YELLOW_DS_DROP_RED_PKTf 6905
#define ENA_EXT_CONFIGf 6906
#define ENB_CLKOUTf 6907
#define ENCAP_INCOMING_TAG_STATUSf 6908
#define ENC_DEC_SELECTf 6909
#define ENDCELLLENGTHf 6910
#define ENDIANESSf 6911
#define ENDQPf 6912
#define ENDQUEUEf 6913
#define END_Af 6914
#define END_ADDRf 6915
#define END_Bf 6916
#define END_CELLf 6917
#define END_CELL_CAPTf 6918
#define END_CELL_MASKf 6919
#define END_CELL_VALUEf 6920
#define END_CNTRIDf 6921
#define END_CRC_ERRORf 6922
#define END_FLAGf 6923
#define END_OF_CHAINf 6924
#define ENGG_BASEf 6925
#define ENGMRf 6926
#define ENGM_BASEf 6927
#define ENGU_BASEf 6928
#define ENG_ENf 6929
#define ENG_MODEf 6930
#define ENG_PORT_ENf 6931
#define ENIFILTER_DROP_TOCPUf 6932
#define ENQDEQ_ACKf 6933
#define ENQDEQ_FIFO_DEPTHf 6934
#define ENQDEQ_FIFO_FULLf 6935
#define ENQDEQ_FIFO_FULL_DISINTf 6936
#define ENQDEQ_FIFO_FULL_HALT_ENf 6937
#define ENQDONE_STATUSf 6938
#define ENQDONE_STATUS_DISINTf 6939
#define ENQD_FIFO_BPf 6940
#define ENQD_FIFO_CORRECTED_ERRORf 6941
#define ENQD_FIFO_CORRECTED_ERROR_DISINTf 6942
#define ENQD_FIFO_ENABLE_ECCf 6943
#define ENQD_FIFO_FORCE_UNCORRECTABLE_ERRORf 6944
#define ENQD_FIFO_HIGH_WATERMARKf 6945
#define ENQD_FIFO_HIGH_WATERMARK_UPDf 6946
#define ENQD_FIFO_LEVELf 6947
#define ENQD_FIFO_MEM_TMf 6948
#define ENQD_FIFO_OVERFLOWf 6949
#define ENQD_FIFO_OVERFLOW_DISINTf 6950
#define ENQD_FIFO_OVERFLOW_HALT_ENf 6951
#define ENQD_FIFO_THRESHOLDf 6952
#define ENQD_FIFO_UNCORRECTED_ERRORf 6953
#define ENQD_FIFO_UNCORRECTED_ERROR_DISINTf 6954
#define ENQD_FIFO_UNDERRUNf 6955
#define ENQD_FIFO_UNDERRUN_DISINTf 6956
#define ENQD_PIPELINE_ACTIVEf 6957
#define ENQD_STATUSf 6958
#define ENQD_STATUS_DISINTf 6959
#define ENQIGPERR0f 6960
#define ENQIGPERR1f 6961
#define ENQIGPERR2f 6962
#define ENQIGPERR3f 6963
#define ENQIGPERR4f 6964
#define ENQIGPERR5f 6965
#define ENQIGPERR6f 6966
#define ENQRESP_BADQf 6967
#define ENQRESP_BUFFERPTR1f 6968
#define ENQRESP_DROPf 6969
#define ENQRESP_ECNf 6970
#define ENQRESP_HEAD_LINESf 6971
#define ENQRESP_LENf 6972
#define ENQRESP_LLA0f 6973
#define ENQRESP_QUEUEf 6974
#define ENQRESP_TAGf 6975
#define ENQR_DISABLED_QUEUE_DETECTf 6976
#define ENQR_DISABLED_QUEUE_DETECT_DISINTf 6977
#define ENQR_FIFO_CORRECTED_ERRORf 6978
#define ENQR_FIFO_CORRECTED_ERROR_DISINTf 6979
#define ENQR_FIFO_ENABLE_ECCf 6980
#define ENQR_FIFO_FORCE_UNCORRECTABLE_ERRORf 6981
#define ENQR_FIFO_HIGH_WATERMARKf 6982
#define ENQR_FIFO_HIGH_WATERMARK_UPDf 6983
#define ENQR_FIFO_LEVELf 6984
#define ENQR_FIFO_MEM_TMf 6985
#define ENQR_FIFO_OVERFLOWf 6986
#define ENQR_FIFO_OVERFLOW_DISINTf 6987
#define ENQR_FIFO_OVERFLOW_HALT_ENf 6988
#define ENQR_FIFO_OVF_HALT_ENf 6989
#define ENQR_FIFO_UNCORRECTED_ERRORf 6990
#define ENQR_FIFO_UNCORRECTED_ERROR_DISINTf 6991
#define ENQR_FIFO_UNDERRUNf 6992
#define ENQR_FIFO_UNDERRUN_DISINTf 6993
#define ENQR_INFLIGHT_TERMf 6994
#define ENQR_MIN_ALLOC_ERRORf 6995
#define ENQR_MIN_ALLOC_ERROR_DISINTf 6996
#define ENQR_MIN_ALLOC_ERROR_HALT_ENf 6997
#define ENQR_PIPELINE_ACTIVEf 6998
#define ENQR_PS0_REQ_FIFO_OVERFLOWf 6999
#define ENQR_PS0_REQ_FIFO_OVERFLOW_DISINTf 7000
#define ENQR_PS0_TMf 7001
#define ENQR_STATUSf 7002
#define ENQR_STATUS_DISINTf 7003
#define ENQR_TAG_CREDIT_UNDERRUNf 7004
#define ENQR_TAG_CREDIT_UNDERRUN_DISINTf 7005
#define ENQR_TAG_UNDERRUN_HALT_ENf 7006
#define ENQUEUE_ENABLEf 7007
#define ENQ_BLOCK_ON_L0_MATCHf 7008
#define ENQ_BLOCK_ON_L1_MATCHf 7009
#define ENQ_BLOCK_ON_L2_MATCHf 7010
#define ENQ_BLOCK_ON_PORT_MATCHf 7011
#define ENQ_CONTROLf 7012
#define ENQ_CONTROL_MASKf 7013
#define ENQ_CRDT_BPf 7014
#define ENQ_CRDT_LEVELf 7015
#define ENQ_CRDT_LOW_WATERMARKf 7016
#define ENQ_CRDT_LOW_WATERMARK_UPDf 7017
#define ENQ_CRDT_THRESHOLDf 7018
#define ENQ_DEQf 7019
#define ENQ_DROP_GLOBALf 7020
#define ENQ_DROP_PORT_1f 7021
#define ENQ_DROP_PORT_1_COSf 7022
#define ENQ_INTRf 7023
#define ENQ_INTR_DISINTf 7024
#define ENQ_INVALID_LAST_Qf 7025
#define ENQ_INVALID_Q_CNTf 7026
#define ENQ_INVALID_Q_CNT_DISINTf 7027
#define ENQ_IPMC_TBL_PAR_ERRf 7028
#define ENQ_IPMC_TBL_PAR_ERR_ENf 7029
#define ENQ_NO_FREE_PTR_ERRORf 7030
#define ENQ_NO_FREE_PTR_ERROR_DISINTf 7031
#define ENQ_REQf 7032
#define ENQ_TAGS_BPf 7033
#define ENQ_TAGS_FP_OVERFLOWf 7034
#define ENQ_TAGS_FP_OVERFLOW_DISINTf 7035
#define ENQ_TAGS_FP_OVERFLOW_HALT_ENf 7036
#define ENQ_TAGS_FP_UNDERRUNf 7037
#define ENQ_TAGS_FP_UNDERRUN_DISINTf 7038
#define ENQ_TAGS_FP_UNDERRUN_HALT_ENf 7039
#define ENQ_TAGS_LEVELf 7040
#define ENQ_TAGS_LOW_WATERMARKf 7041
#define ENQ_TAGS_LOW_WATERMARK_UPDf 7042
#define ENQ_TAG_TIMEOUT_ERRORf 7043
#define ENQ_TAG_TIMEOUT_ERROR_DISINTf 7044
#define ENQ_TO_ACTIVE_QUEUE_VIOL_INTERRUPTf 7045
#define ENQ_TO_ACTIVE_QUEUE_VIOL_INTERRUPT_DISINTf 7046
#define ENQ_TRACE_STATUSf 7047
#define ENQ_TRACE_STATUS_DISINTf 7048
#define ENQ_WCE_SEENf 7049
#define ENQ_WCI_SEENf 7050
#define ENTCM1IFf 7051
#define ENTITY_IDf 7052
#define ENTITY_IDENTIFIERf 7053
#define ENTITY_LEVELf 7054
#define ENTITY_TYPEf 7055
#define ENTRIESf 7056
#define ENTRIES_FIFOf 7057
#define ENTRIES_PER_PORTf 7058
#define ENTRIES_PER_PORT_127_96f 7059
#define ENTRIES_PER_PORT_31_0f 7060
#define ENTRIES_PER_PORT_63_32f 7061
#define ENTRIES_PER_PORT_95_64f 7062
#define ENTROPY_LABEL_PRESENTf 7063
#define ENTRYf 7064
#define ENTRY0f 7065
#define ENTRY1f 7066
#define ENTRY2f 7067
#define ENTRY3f 7068
#define ENTRY4f 7069
#define ENTRY5f 7070
#define ENTRY6f 7071
#define ENTRY7f 7072
#define ENTRY_ADRf 7073
#define ENTRY_BMf 7074
#define ENTRY_COUNTf 7075
#define ENTRY_IDXf 7076
#define ENTRY_INDEXf 7077
#define ENTRY_INFO_UPPERf 7078
#define ENTRY_LENf 7079
#define ENTRY_LIMITf 7080
#define ENTRY_LOCf 7081
#define ENTRY_OVERFLOWf 7082
#define ENTRY_TYPEf 7083
#define ENTRY_TYPE_COPYf 7084
#define EN_1588f 7085
#define EN_40Gf 7086
#define EN_ALIGN_ERR_UE_S0_HITf 7087
#define EN_ALIGN_ERR_UE_S1_HITf 7088
#define EN_BIG_ENDIAN_BUS_4_NRM_DMAf 7089
#define EN_BIG_ENDIAN_BUS_4_PIOf 7090
#define EN_BIG_ENDIAN_BUS_4_PKT_DMAf 7091
#define EN_BIG_ENDIAN_WORDS_4_STAT_DMAf 7092
#define EN_CMLBUF1f 7093
#define EN_CMLBUF2f 7094
#define EN_CMLBUF3f 7095
#define EN_CPU_OPTIMIZATIONf 7096
#define EN_CPU_SLOT_SHARINGf 7097
#define EN_ECC_CHK_DEFIP_DATf 7098
#define EN_ECC_CHK_FP_CNTR_DATf 7099
#define EN_ECC_CHK_FP_POLICY_DATf 7100
#define EN_ECC_CHK_L2DATf 7101
#define EN_ECC_GEN_DEFIP_DATf 7102
#define EN_ECC_GEN_FP_CNTR_DATf 7103
#define EN_ECC_GEN_FP_POLICY_DATf 7104
#define EN_ECC_GEN_L2DATf 7105
#define EN_EFILTERf 7106
#define EN_EXT_SEARCH_REQf 7107
#define EN_FLEXIBLE_TDMf 7108
#define EN_GREEN_MODEf 7109
#define EN_IFILTERf 7110
#define EN_INTERNAL_TX_CRSf 7111
#define EN_IPDAf 7112
#define EN_IPMACDAf 7113
#define EN_IPMACSAf 7114
#define EN_IPMC_AGE_OUTf 7115
#define EN_IPSAf 7116
#define EN_IPTYPEf 7117
#define EN_IPVIDf 7118
#define EN_IP_LNGTH_ADJf 7119
#define EN_L4DSf 7120
#define EN_L4SSf 7121
#define EN_LBP_SLOT_STEALINGf 7122
#define EN_MACDAf 7123
#define EN_MACSAf 7124
#define EN_MAXf 7125
#define EN_MC_UPDATE_QSf 7126
#define EN_MINf 7127
#define EN_NIC_SMB_ADDR0f 7128
#define EN_NIC_SMB_ADDR1f 7129
#define EN_NIC_SMB_ADDR2f 7130
#define EN_NIC_SMB_ADDR3f 7131
#define EN_NIC_SMB_ADDR_0f 7132
#define EN_NONCPU_OPTIMIZATIONf 7133
#define EN_PCI_RST_ON_INITf 7134
#define EN_PTR_MISMATCHf 7135
#define EN_PURGE_ON_DEDf 7136
#define EN_RDFIFOf 7137
#define EN_RD_TCAMf 7138
#define EN_RECURSIVE_COSLC_REQ_TO_MMUf 7139
#define EN_RLD_OPNf 7140
#define EN_SER_INTERLEAVE_PARITYf 7141
#define EN_SG_OPNf 7142
#define EN_TR3_SBUS_STYLEf 7143
#define EN_TYPEf 7144
#define EN_VIDf 7145
#define EN_WDQ_EMPTYf 7146
#define EN_XQ_TESTf 7147
#define EN_XQ_TEST2f 7148
#define EN_XQ_TEST3f 7149
#define EOPf 7150
#define EOP_BUF_A_TMf 7151
#define EOP_BUF_B_TMf 7152
#define EOP_BUF_C_TMf 7153
#define EOP_BUF_HI_TMf 7154
#define EOP_BUF_LO_TMf 7155
#define EOP_BYTESf 7156
#define EOP_CELLf 7157
#define EOP_DETECTEDf 7158
#define EOP_MASKf 7159
#define EOP_MISSING_ERR_CNT_Af 7160
#define EOP_MISSING_ERR_CNT_A_DISINTf 7161
#define EOP_MISSING_ERR_CNT_Bf 7162
#define EOP_MISSING_ERR_CNT_B_DISINTf 7163
#define EOP_PKT_METAf 7164
#define EOSf 7165
#define EOTf 7166
#define EOT_0f 7167
#define EOT_1f 7168
#define EOT_2f 7169
#define EOT_3f 7170
#define EOT_4f 7171
#define EPARS_BUS_PARITY_ERRORf 7172
#define EPARS_ENABLE_PARITYf 7173
#define EPARS_FORCE_ERRORf 7174
#define EPIC_ERRORSf 7175
#define EPMOD_BUS_PARITY_ERRORf 7176
#define EPMOD_ENABLE_PARITYf 7177
#define EPMOD_FORCE_ERRORf 7178
#define EPOCHf 7179
#define EPOCH_LENGTHf 7180
#define EPOCH_SEQNUMf 7181
#define EPORTf 7182
#define EPSf 7183
#define EP_CBE_CORRECTED_ERRORf 7184
#define EP_CBE_CORRECTED_ERROR_DISINTf 7185
#define EP_CBE_ENABLE_ECCf 7186
#define EP_CBE_FORCE_UNCORRECTABLE_ERRORf 7187
#define EP_CBE_UNCORRECTED_ERRORf 7188
#define EP_CBE_UNCORRECTED_ERROR_DISINTf 7189
#define EP_CLASS_RESOLUTION_CORRECTED_ERRORf 7190
#define EP_CLASS_RESOLUTION_CORRECTED_ERROR_DISINTf 7191
#define EP_CLASS_RESOLUTION_ENABLE_ECCf 7192
#define EP_CLASS_RESOLUTION_FORCE_UNCORRECTABLE_ERRORf 7193
#define EP_CLASS_RESOLUTION_UNCORRECTED_ERRORf 7194
#define EP_CLASS_RESOLUTION_UNCORRECTED_ERROR_DISINTf 7195
#define EP_CM_BUFFER_CORRECTED_ERRORf 7196
#define EP_CM_BUFFER_CORRECTED_ERROR_DISINTf 7197
#define EP_CM_BUFFER_ENABLE_ECCf 7198
#define EP_CM_BUFFER_FORCE_UNCORRECTABLE_ERRORf 7199
#define EP_CM_BUFFER_UNCORRECTED_ERRORf 7200
#define EP_CM_BUFFER_UNCORRECTED_ERROR_DISINTf 7201
#define EP_CM_CORRECTED_ERRORf 7202
#define EP_CM_CORRECTED_ERROR_DISINTf 7203
#define EP_CM_ENABLE_ECCf 7204
#define EP_CM_FORCE_UNCORRECTABLE_ERRORf 7205
#define EP_CM_UNCORRECTED_ERRORf 7206
#define EP_CM_UNCORRECTED_ERROR_DISINTf 7207
#define EP_DEST_PORT_MAP_CORRECTED_ERRORf 7208
#define EP_DEST_PORT_MAP_CORRECTED_ERROR_DISINTf 7209
#define EP_DEST_PORT_MAP_ENABLE_ECCf 7210
#define EP_DEST_PORT_MAP_FORCE_UNCORRECTABLE_ERRORf 7211
#define EP_DEST_PORT_MAP_UNCORRECTED_ERRORf 7212
#define EP_DEST_PORT_MAP_UNCORRECTED_ERROR_DISINTf 7213
#define EP_DSCP_CORRECTED_ERRORf 7214
#define EP_DSCP_CORRECTED_ERROR_DISINTf 7215
#define EP_DSCP_ENABLE_ECCf 7216
#define EP_DSCP_FORCE_UNCORRECTABLE_ERRORf 7217
#define EP_DSCP_UNCORRECTED_ERRORf 7218
#define EP_DSCP_UNCORRECTED_ERROR_DISINTf 7219
#define EP_EDB_BUS_PARITY_ERRORf 7220
#define EP_EDB_BUS_PARITY_ERROR_DISINTf 7221
#define EP_EHCPM_BUS_PARITY_ERRORf 7222
#define EP_EHCPM_BUS_PARITY_ERROR_DISINTf 7223
#define EP_EINITBUF_RAM_CORRECTED_ERRORf 7224
#define EP_EINITBUF_RAM_CORRECTED_ERROR_DISINTf 7225
#define EP_EINITBUF_RAM_ENABLE_ECCf 7226
#define EP_EINITBUF_RAM_FORCE_UNCORRECTABLE_ERRORf 7227
#define EP_EINITBUF_RAM_UNCORRECTED_ERRORf 7228
#define EP_EINITBUF_RAM_UNCORRECTED_ERROR_DISINTf 7229
#define EP_EPARS_BUS_PARITY_ERRORf 7230
#define EP_EPARS_BUS_PARITY_ERROR_DISINTf 7231
#define EP_EPMOD_BUS_PARITY_ERRORf 7232
#define EP_EPMOD_BUS_PARITY_ERROR_DISINTf 7233
#define EP_EVLAN_BUS_PARITY_ERRORf 7234
#define EP_EVLAN_BUS_PARITY_ERROR_DISINTf 7235
#define EP_EVXLT_BUS_PARITY_ERRORf 7236
#define EP_EVXLT_BUS_PARITY_ERROR_DISINTf 7237
#define EP_GP_CTRL_BUF_TMf 7238
#define EP_GP_DATA_BUF_TMf 7239
#define EP_INITBUF_DBEf 7240
#define EP_INITBUF_SBEf 7241
#define EP_INITBUF_TMf 7242
#define EP_INTRf 7243
#define EP_IX0A_CORRECTED_ERRORf 7244
#define EP_IX0A_CORRECTED_ERROR_DISINTf 7245
#define EP_IX0A_ENABLE_ECCf 7246
#define EP_IX0A_FORCE_UNCORRECTABLE_ERRORf 7247
#define EP_IX0A_UNCORRECTED_ERRORf 7248
#define EP_IX0A_UNCORRECTED_ERROR_DISINTf 7249
#define EP_IX0B_CORRECTED_ERRORf 7250
#define EP_IX0B_CORRECTED_ERROR_DISINTf 7251
#define EP_IX0B_ENABLE_ECCf 7252
#define EP_IX0B_FORCE_UNCORRECTABLE_ERRORf 7253
#define EP_IX0B_UNCORRECTED_ERRORf 7254
#define EP_IX0B_UNCORRECTED_ERROR_DISINTf 7255
#define EP_IX1A_CORRECTED_ERRORf 7256
#define EP_IX1A_CORRECTED_ERROR_DISINTf 7257
#define EP_IX1A_ENABLE_ECCf 7258
#define EP_IX1A_FORCE_UNCORRECTABLE_ERRORf 7259
#define EP_IX1A_UNCORRECTED_ERRORf 7260
#define EP_IX1A_UNCORRECTED_ERROR_DISINTf 7261
#define EP_IX1B_CORRECTED_ERRORf 7262
#define EP_IX1B_CORRECTED_ERROR_DISINTf 7263
#define EP_IX1B_ENABLE_ECCf 7264
#define EP_IX1B_FORCE_UNCORRECTABLE_ERRORf 7265
#define EP_IX1B_UNCORRECTED_ERRORf 7266
#define EP_IX1B_UNCORRECTED_ERROR_DISINTf 7267
#define EP_MS0_CORRECTED_ERRORf 7268
#define EP_MS0_CORRECTED_ERROR_DISINTf 7269
#define EP_MS0_ENABLE_ECCf 7270
#define EP_MS0_FORCE_UNCORRECTABLE_ERRORf 7271
#define EP_MS0_UNCORRECTED_ERRORf 7272
#define EP_MS0_UNCORRECTED_ERROR_DISINTf 7273
#define EP_MS1_CORRECTED_ERRORf 7274
#define EP_MS1_CORRECTED_ERROR_DISINTf 7275
#define EP_MS1_ENABLE_ECCf 7276
#define EP_MS1_FORCE_UNCORRECTABLE_ERRORf 7277
#define EP_MS1_UNCORRECTED_ERRORf 7278
#define EP_MS1_UNCORRECTED_ERROR_DISINTf 7279
#define EP_OI2QB_MAP_CORRECTED_ERRORf 7280
#define EP_OI2QB_MAP_CORRECTED_ERROR_DISINTf 7281
#define EP_OI2QB_MAP_ENABLE_ECCf 7282
#define EP_OI2QB_MAP_FORCE_UNCORRECTABLE_ERRORf 7283
#define EP_OI2QB_MAP_UNCORRECTED_ERRORf 7284
#define EP_OI2QB_MAP_UNCORRECTED_ERROR_DISINTf 7285
#define EP_PBE_CORRECTED_ERRORf 7286
#define EP_PBE_CORRECTED_ERROR_DISINTf 7287
#define EP_PBE_ENABLE_ECCf 7288
#define EP_PBE_FORCE_UNCORRECTABLE_ERRORf 7289
#define EP_PBE_UNCORRECTED_ERRORf 7290
#define EP_PBE_UNCORRECTED_ERROR_DISINTf 7291
#define EP_PERQ_XMT_COUNTER_CORRECTED_ERRORf 7292
#define EP_PERQ_XMT_COUNTER_CORRECTED_ERROR_DISINTf 7293
#define EP_PERQ_XMT_COUNTER_ENABLE_ECCf 7294
#define EP_PERQ_XMT_COUNTER_FORCE_UNCORRECTABLE_ERRORf 7295
#define EP_PERQ_XMT_COUNTER_UNCORRECTED_ERRORf 7296
#define EP_PERQ_XMT_COUNTER_UNCORRECTED_ERROR_DISINTf 7297
#define EP_PRI_CNG_MAP_CORRECTED_ERRORf 7298
#define EP_PRI_CNG_MAP_CORRECTED_ERROR_DISINTf 7299
#define EP_PRI_CNG_MAP_ENABLE_ECCf 7300
#define EP_PRI_CNG_MAP_FORCE_UNCORRECTABLE_ERRORf 7301
#define EP_PRI_CNG_MAP_UNCORRECTED_ERRORf 7302
#define EP_PRI_CNG_MAP_UNCORRECTED_ERROR_DISINTf 7303
#define EP_RDE_INFO_INDEXf 7304
#define EP_REQP_BUFFER_CORRECTED_ERRORf 7305
#define EP_REQP_BUFFER_CORRECTED_ERROR_DISINTf 7306
#define EP_REQP_BUFFER_ENABLE_ECCf 7307
#define EP_REQP_BUFFER_FORCE_UNCORRECTABLE_ERRORf 7308
#define EP_REQP_BUFFER_UNCORRECTED_ERRORf 7309
#define EP_REQP_BUFFER_UNCORRECTED_ERROR_DISINTf 7310
#define EP_RESI_BUF_TMf 7311
#define EP_SCI_TABLE_CORRECTED_ERRORf 7312
#define EP_SCI_TABLE_CORRECTED_ERROR_DISINTf 7313
#define EP_SCI_TABLE_ENABLE_ECCf 7314
#define EP_SCI_TABLE_FORCE_UNCORRECTABLE_ERRORf 7315
#define EP_SCI_TABLE_UNCORRECTED_ERRORf 7316
#define EP_SCI_TABLE_UNCORRECTED_ERROR_DISINTf 7317
#define EP_STATS_COUNTER_CORRECTED_ERRORf 7318
#define EP_STATS_COUNTER_CORRECTED_ERROR_DISINTf 7319
#define EP_STATS_COUNTER_ENABLE_ECCf 7320
#define EP_STATS_COUNTER_FORCE_UNCORRECTABLE_ERRORf 7321
#define EP_STATS_COUNTER_UNCORRECTED_ERRORf 7322
#define EP_STATS_COUNTER_UNCORRECTED_ERROR_DISINTf 7323
#define EP_STATS_CTRL_CORRECTED_ERRORf 7324
#define EP_STATS_CTRL_CORRECTED_ERROR_DISINTf 7325
#define EP_STATS_CTRL_ENABLE_ECCf 7326
#define EP_STATS_CTRL_FORCE_UNCORRECTABLE_ERRORf 7327
#define EP_STATS_CTRL_UNCORRECTED_ERRORf 7328
#define EP_STATS_CTRL_UNCORRECTED_ERROR_DISINTf 7329
#define EP_TO_CMIC_INTRf 7330
#define EP_TO_CMIC_PERR_INTRf 7331
#define EP_TO_PORT_INTF_ENABLEf 7332
#define EP_TREX2_DEBUG_ENABLEf 7333
#define EP_VLAN_CORRECTED_ERRORf 7334
#define EP_VLAN_CORRECTED_ERROR_DISINTf 7335
#define EP_VLAN_ENABLE_ECCf 7336
#define EP_VLAN_FORCE_UNCORRECTABLE_ERRORf 7337
#define EP_VLAN_STG_CORRECTED_ERRORf 7338
#define EP_VLAN_STG_CORRECTED_ERROR_DISINTf 7339
#define EP_VLAN_STG_ENABLE_ECCf 7340
#define EP_VLAN_STG_FORCE_UNCORRECTABLE_ERRORf 7341
#define EP_VLAN_STG_UNCORRECTED_ERRORf 7342
#define EP_VLAN_STG_UNCORRECTED_ERROR_DISINTf 7343
#define EP_VLAN_UNCORRECTED_ERRORf 7344
#define EP_VLAN_UNCORRECTED_ERROR_DISINTf 7345
#define EP_VLAN_XLATE_L_CORRECTED_ERRORf 7346
#define EP_VLAN_XLATE_L_CORRECTED_ERROR_DISINTf 7347
#define EP_VLAN_XLATE_L_ENABLE_ECCf 7348
#define EP_VLAN_XLATE_L_FORCE_UNCORRECTABLE_ERRORf 7349
#define EP_VLAN_XLATE_L_UNCORRECTED_ERRORf 7350
#define EP_VLAN_XLATE_L_UNCORRECTED_ERROR_DISINTf 7351
#define EP_VLAN_XLATE_U_CORRECTED_ERRORf 7352
#define EP_VLAN_XLATE_U_CORRECTED_ERROR_DISINTf 7353
#define EP_VLAN_XLATE_U_ENABLE_ECCf 7354
#define EP_VLAN_XLATE_U_FORCE_UNCORRECTABLE_ERRORf 7355
#define EP_VLAN_XLATE_U_UNCORRECTED_ERRORf 7356
#define EP_VLAN_XLATE_U_UNCORRECTED_ERROR_DISINTf 7357
#define EP_XP_BUFFER_CORRECTED_ERRORf 7358
#define EP_XP_BUFFER_CORRECTED_ERROR_DISINTf 7359
#define EP_XP_BUFFER_ENABLE_ECCf 7360
#define EP_XP_BUFFER_FORCE_UNCORRECTABLE_ERRORf 7361
#define EP_XP_BUFFER_UNCORRECTED_ERRORf 7362
#define EP_XP_BUFFER_UNCORRECTED_ERROR_DISINTf 7363
#define EP_XP_DATA_BUF_TMf 7364
#define EQTB_INDEX0f 7365
#define EQTB_INDEX1f 7366
#define EQ_DEQ_CNT_ERRORf 7367
#define EQ_DEQ_CNT_ERROR_DISINTf 7368
#define EQ_DEQ_CNT_ERROR_MASKf 7369
#define ERB_FULLf 7370
#define ERB_IPCF_PTRf 7371
#define ERB_LIMIT_COUNTf 7372
#define ERB_OVERFLOWf 7373
#define ERB_SHOW_CUR_COUNTf 7374
#define ERB_UNDERRUNf 7375
#define EREQFIFO_END_ADDRf 7376
#define EREQFIFO_START_ADDRf 7377
#define ERESPFIFO_END_ADDRf 7378
#define ERESPFIFO_START_ADDRf 7379
#define ERESP_CAPTURE_TEST_FRAME_DATAf 7380
#define ERESP_TEST_HALT_ENf 7381
#define ERRADDRf 7382
#define ERRBITf 7383
#define ERRB_BUFFER_FULLf 7384
#define ERRCOUNTf 7385
#define ERRENRAMf 7386
#define ERRORf 7387
#define ERRORCODEf 7388
#define ERROREDNEXTCELLPOINTERf 7389
#define ERRORPOINTERf 7390
#define ERRORSf 7391
#define ERROR_ADDRESSf 7392
#define ERROR_ATTENTION_SETf 7393
#define ERROR_BMPf 7394
#define ERROR_CCM_COPY_TOCPUf 7395
#define ERROR_CCM_DEFECTf 7396
#define ERROR_CCM_DEFECT_INTRf 7397
#define ERROR_CCM_DEFECT_INT_ENABLEf 7398
#define ERROR_CCM_DEFECT_RECEIVE_CCMf 7399
#define ERROR_CCM_DEFECT_TIMESTAMPf 7400
#define ERROR_CNTf 7401
#define ERROR_CNT_1Bf 7402
#define ERROR_HAPPENEDf 7403
#define ERROR_MEMf 7404
#define ERROR_POINTERf 7405
#define ERROR_TYPEf 7406
#define ERR_ADDRf 7407
#define ERR_ADRf 7408
#define ERR_BITMAPf 7409
#define ERR_CNTf 7410
#define ERR_CODEf 7411
#define ERR_COSf 7412
#define ERR_DF_0f 7413
#define ERR_DF_1f 7414
#define ERR_DF_2f 7415
#define ERR_DF_3f 7416
#define ERR_DR_0f 7417
#define ERR_DR_1f 7418
#define ERR_DR_2f 7419
#define ERR_DR_3f 7420
#define ERR_INFOf 7421
#define ERR_INFO2_AVAILf 7422
#define ERR_PKT_ENf 7423
#define ERR_PORTf 7424
#define ERR_STATUSf 7425
#define ERR_THRESHf 7426
#define ERSPAN__ADD_ERSPAN_OUTER_VLANf 7427
#define ERSPAN__ADD_OPTIONAL_HEADERf 7428
#define ERSPAN__ADD_TRILL_OUTER_VLANf 7429
#define ERSPAN__ERSPAN_HEADER_DAf 7430
#define ERSPAN__ERSPAN_HEADER_DA_SAf 7431
#define ERSPAN__ERSPAN_HEADER_ETYPEf 7432
#define ERSPAN__ERSPAN_HEADER_ETYPE_V4_GREf 7433
#define ERSPAN__ERSPAN_HEADER_GREf 7434
#define ERSPAN__ERSPAN_HEADER_SAf 7435
#define ERSPAN__ERSPAN_HEADER_V4f 7436
#define ERSPAN__ERSPAN_HEADER_VLAN_TAGf 7437
#define ERSPAN__UNTAG_PAYLOADf 7438
#define ERSPAN_ENABLEf 7439
#define ER_SFLOWf 7440
#define ES01C_INTRf 7441
#define ESET_NODE_TYPE0f 7442
#define ESET_NODE_TYPE1f 7443
#define ESET_NODE_TYPE10f 7444
#define ESET_NODE_TYPE11f 7445
#define ESET_NODE_TYPE12f 7446
#define ESET_NODE_TYPE13f 7447
#define ESET_NODE_TYPE14f 7448
#define ESET_NODE_TYPE15f 7449
#define ESET_NODE_TYPE16f 7450
#define ESET_NODE_TYPE17f 7451
#define ESET_NODE_TYPE18f 7452
#define ESET_NODE_TYPE19f 7453
#define ESET_NODE_TYPE2f 7454
#define ESET_NODE_TYPE20f 7455
#define ESET_NODE_TYPE21f 7456
#define ESET_NODE_TYPE22f 7457
#define ESET_NODE_TYPE23f 7458
#define ESET_NODE_TYPE24f 7459
#define ESET_NODE_TYPE25f 7460
#define ESET_NODE_TYPE26f 7461
#define ESET_NODE_TYPE27f 7462
#define ESET_NODE_TYPE28f 7463
#define ESET_NODE_TYPE29f 7464
#define ESET_NODE_TYPE3f 7465
#define ESET_NODE_TYPE30f 7466
#define ESET_NODE_TYPE31f 7467
#define ESET_NODE_TYPE4f 7468
#define ESET_NODE_TYPE5f 7469
#define ESET_NODE_TYPE6f 7470
#define ESET_NODE_TYPE7f 7471
#define ESET_NODE_TYPE8f 7472
#define ESET_NODE_TYPE9f 7473
#define ESET_TYPEf 7474
#define ESM_AGE_ENABLEf 7475
#define ESM_BP_ENABLEf 7476
#define ESM_ELIGIBLEf 7477
#define ESM_ELIGIBLE_MODEf 7478
#define ESM_ENABLEf 7479
#define ESM_RSP_WORDf 7480
#define ESU_ASF_HI_ACCUMf 7481
#define ES_ARB_TDM_TABLE_CORRECTED_ERRORf 7482
#define ES_ARB_TDM_TABLE_CORRECTED_ERROR_DISINTf 7483
#define ES_ARB_TDM_TABLE_ENABLE_ECCf 7484
#define ES_ARB_TDM_TABLE_FORCE_UNCORRECTABLE_ERRORf 7485
#define ES_ARB_TDM_TABLE_UNCORRECTED_ERRORf 7486
#define ES_ARB_TDM_TABLE_UNCORRECTED_ERROR_DISINTf 7487
#define ES_CNTR_PA_BASEf 7488
#define ES_CREDIT_OVFLf 7489
#define ES_CREDIT_OVFL_MASKf 7490
#define ES_CREDIT_UNDERf 7491
#define ES_CREDIT_UNDER_MASKf 7492
#define ES_DEBUG_EP_CREDITf 7493
#define ES_ERRORf 7494
#define ES_ERROR_DISINTf 7495
#define ES_ID_FP_CNTRf 7496
#define ES_ID_FP_POLICYf 7497
#define ES_ID_L2_DATAf 7498
#define ES_ID_L3_DATAf 7499
#define ES_OVFL_COSf 7500
#define ES_OVFL_PORT_NUMf 7501
#define ES_PARITY_CHK_ENf 7502
#define ES_PAR_ERRf 7503
#define ES_PAR_ERR_ENf 7504
#define ES_PA_BASEf 7505
#define ES_TREX2_DEBUG_ENABLEf 7506
#define ES_UNDER_COSf 7507
#define ES_UNDER_PORT_NUMf 7508
#define ES_WIDTHf 7509
#define ETB_ATRESET_Nf 7510
#define ETB_RAM_TMf 7511
#define ETHERIIf 7512
#define ETHERTYPEf 7513
#define ETHERTYPE0f 7514
#define ETHERTYPE1f 7515
#define ETH_SPEEDf 7516
#define ETM_CONTROLf 7517
#define ETM_IDf 7518
#define ETM_PORESET_Nf 7519
#define ETM_STATUSf 7520
#define ETPAXLAT_TMf 7521
#define ETPAXLAT_WWf 7522
#define ET_DPEO_ERRf 7523
#define ET_DPEO_PERRf 7524
#define ET_INST_REQ_COMPLETEf 7525
#define ET_NO_RD_ACKf 7526
#define ET_NO_RVf 7527
#define ET_PAf 7528
#define ET_PA_XLATf 7529
#define ET_RBUS_PERRf 7530
#define ET_RD_DAT_PERRf 7531
#define ET_S0_MWS_ERRf 7532
#define ET_S0_NORV_ERRf 7533
#define ET_S0_RBUS_PERRf 7534
#define ET_S1_MWS_ERRf 7535
#define ET_S1_NORV_ERRf 7536
#define ET_S1_RBUS_PERRf 7537
#define ET_UINST_MEMf 7538
#define ET_WIDTHf 7539
#define EVENT_BLOCKf 7540
#define EVENT_HIGHf 7541
#define EVENT_IDf 7542
#define EVENT_LOWf 7543
#define EVENT_THRESHf 7544
#define EVENT_THRESHOLDf 7545
#define EVENT_VALUEf 7546
#define EVEN_BUFFER_CNTf 7547
#define EVEN_CH_DATA_SELECTf 7548
#define EVEN_HEAD_PCKT_LENGTHf 7549
#define EVEN_METER_TMf 7550
#define EVEN_PARITYf 7551
#define EVEN_PARITY_0f 7552
#define EVEN_PARITY_0_DOMAINf 7553
#define EVEN_PARITY_1f 7554
#define EVEN_PARITY_1_DOMAINf 7555
#define EVEN_PARITY_2f 7556
#define EVEN_PARITY_3f 7557
#define EVEN_PARITY_LOWERf 7558
#define EVEN_PARITY_UPPERf 7559
#define EVEN_TAIL_PTRf 7560
#define EVLAN_BUS_PARITY_ERRORf 7561
#define EVLAN_ENABLE_PARITYf 7562
#define EVLAN_FORCE_ERRORf 7563
#define EVMASKf 7564
#define EVTX_ENTRY_SRCH_AVAIL_BITSf 7565
#define EVXLT_BUS_PARITY_ERRORf 7566
#define EVXLT_BYPASSf 7567
#define EVXLT_ENABLE_PARITYf 7568
#define EVXLT_FORCE_ERRORf 7569
#define EWRAPf 7570
#define EWRB_BUFFER_FULLf 7571
#define EXCESS_BUCKETCOUNTf 7572
#define EXCESS_BUCKETSIZEf 7573
#define EXCESS_REFRESHCOUNTf 7574
#define EXCESS_REFRESHMAXf 7575
#define EXCL_IPMC_BITf 7576
#define EXCL_NON_PENDINGf 7577
#define EXCL_PENDINGf 7578
#define EXCL_STATICf 7579
#define EXC_DEFf 7580
#define EXPf 7581
#define EXPANDED_QE2K_ESET_SPACEf 7582
#define EXPECTED_ADDROUTf 7583
#define EXPECTED_AINDEXf 7584
#define EXPECTED_DATAf 7585
#define EXPIREf 7586
#define EXPLICIT_RX_PAUSEf 7587
#define EXPORT_FIFO_DISABLEf 7588
#define EXPORT_TMf 7589
#define EXPORT_TM0f 7590
#define EXPORT_TM1f 7591
#define EXP_CORRECTED_ERRORf 7592
#define EXP_CORRECTED_ERROR_DISINTf 7593
#define EXP_DATAf 7594
#define EXP_ENABLE_PARITYf 7595
#define EXP_ERRf 7596
#define EXP_FORCE_PARITY_ERRORf 7597
#define EXP_MAPPING_PTRf 7598
#define EXP_PVLAN_VIDf 7599
#define EXP_UNCORRECTED_ERRORf 7600
#define EXP_UNCORRECTED_ERROR_DISINTf 7601
#define EXT1_SHAPING_CONTROLf 7602
#define EXTENDED_DCB_ENABLEf 7603
#define EXTENDED_EXT_INPUT_SELECTORf 7604
#define EXTERNAL_MDIO_MASTER_ENABLEf 7605
#define EXTERNAL_REQDf 7606
#define EXTFP_CNTR_DEDf 7607
#define EXTFP_CNTR_SECf 7608
#define EXTFP_POLICY_DEDf 7609
#define EXTFP_POLICY_SECf 7610
#define EXTQ_LL_ERRORf 7611
#define EXTQ_LL_ERROR_MASKf 7612
#define EXTQ_LL_ERROR_POINTERf 7613
#define EXTQ_LL_ERROR_TYPEf 7614
#define EXTRA_CLKSRCSELf 7615
#define EXT_CELL_OFFSETf 7616
#define EXT_CELL_REP_INFO_BUFFER_NFULL_THRESHOLDf 7617
#define EXT_COUNTER_MODEf 7618
#define EXT_DISf 7619
#define EXT_DST_HIT_BITSf 7620
#define EXT_ETYPEf 7621
#define EXT_IFP_ACTION_TMf 7622
#define EXT_IFP_ACT_PAR_ERRf 7623
#define EXT_L2_FWD_ENf 7624
#define EXT_L2_MOD_FIFOf 7625
#define EXT_LU_ERRf 7626
#define EXT_MDIO_MSTR_DISf 7627
#define EXT_ONLYf 7628
#define EXT_OUTPUT_EVENT_1f 7629
#define EXT_OUTPUT_EVENT_2f 7630
#define EXT_PARITY_DISf 7631
#define EXT_PER_Q_INDEXf 7632
#define EXT_PKT_PTRf 7633
#define EXT_QGPHY_CLK_SEL_CLK125f 7634
#define EXT_Q_EXTERNALf 7635
#define EXT_Q_FIRST_PTRf 7636
#define EXT_Q_INTERNALf 7637
#define EXT_Q_LAST_LASTf 7638
#define EXT_Q_NUM_COPIESf 7639
#define EXT_Q_NXT_PTR1f 7640
#define EXT_Q_NXT_PTR2f 7641
#define EXT_RESET_L_LPBACKf 7642
#define EXT_SRC_HIT_BITSf 7643
#define EXT_TABLE_CONFIGf 7644
#define EXT_TCAM_INT_POLf 7645
#define EXT_TCAM_MODEf 7646
#define EXT_TCAM_NONIPf 7647
#define EXT_TCAM_RESETf 7648
#define EXT_TCAM_RSTf 7649
#define EXT_TCAM_SE_O_L_PINf 7650
#define EXT_TCAM_SLOWf 7651
#define EX_Q_EXTERNALf 7652
#define EX_Q_EXT_CAPTf 7653
#define EX_Q_EXT_MASKf 7654
#define EX_Q_EXT_VALUEf 7655
#define EX_Q_INTERNALf 7656
#define EX_Q_INT_CAPTf 7657
#define EX_Q_INT_MASKf 7658
#define EX_Q_INT_VALUEf 7659
#define E_Tf 7660
#define E_TYPEf 7661
#define F0f 7662
#define F0_MASKf 7663
#define F1f 7664
#define F1_MASKf 7665
#define F2f 7666
#define F2_MASKf 7667
#define F3f 7668
#define F3_MASKf 7669
#define F4f 7670
#define F4_MASKf 7671
#define FABRIC_GRANT_REQ_STATUSf 7672
#define FABRIC_GRANT_REQ_STATUS_DISINTf 7673
#define FAB_DP3_ECN_EXCEEDEDf 7674
#define FAB_DP3_PDROPf 7675
#define FAB_DP3_TMAX_EXCEEDEDf 7676
#define FAILED_ADDRf 7677
#define FAILED_ADDRESSf 7678
#define FAILED_DATAf 7679
#define FAILED_SOURCE_IDf 7680
#define FAILOVER_SET_SIZEf 7681
#define FAIL_ADDRf 7682
#define FAP0_DUPLICATE_PTR_ERRORf 7683
#define FAP0_DUPLICATE_PTR_ERROR_DISINTf 7684
#define FAP1_DUPLICATE_PTR_ERRORf 7685
#define FAP1_DUPLICATE_PTR_ERROR_DISINTf 7686
#define FAP2_DUPLICATE_PTR_ERRORf 7687
#define FAP2_DUPLICATE_PTR_ERROR_DISINTf 7688
#define FAP3_DUPLICATE_PTR_ERRORf 7689
#define FAP3_DUPLICATE_PTR_ERROR_DISINTf 7690
#define FAPFULLRESETPOINTf 7691
#define FAPFULLSETPOINTf 7692
#define FAPPOOLSIZEf 7693
#define FAPREADPOINTERf 7694
#define FAP_BITMAP_CORRECTED_ERRORf 7695
#define FAP_BITMAP_CORRECTED_ERROR_DISINTf 7696
#define FAP_BITMAP_ECC_ERROR_ADDRESSf 7697
#define FAP_BITMAP_FORCE_UNCORRECTABLE_ERRORf 7698
#define FAP_BITMAP_STORE_ENABLE_ECCf 7699
#define FAP_BITMAP_UNCORRECTED_ERRORf 7700
#define FAP_BITMAP_UNCORRECTED_ERROR_DISINTf 7701
#define FAP_DUPLICATE_PTRf 7702
#define FAP_DUPLICATE_PTR_DISINTf 7703
#define FAP_LOADING_ERRORf 7704
#define FAP_LOADING_ERROR_DISINTf 7705
#define FAP_STACK_CORRECTED_ERRORf 7706
#define FAP_STACK_CORRECTED_ERROR_DISINTf 7707
#define FAP_STACK_ECC_ERROR_ADDRESSf 7708
#define FAP_STACK_ENABLE_ECCf 7709
#define FAP_STACK_FORCE_UNCORRECTABLE_ERRORf 7710
#define FAP_STACK_UNCORRECTED_ERRORf 7711
#define FAP_STACK_UNCORRECTED_ERROR_ERROR_DISINTf 7712
#define FARf 7713
#define FASTREROUTE_LABELf 7714
#define FAST_BIST_ENf 7715
#define FAST_LOCKf 7716
#define FB_A0_COMPATIBLEf 7717
#define FB_OFFSETf 7718
#define FB_PHASE_ENf 7719
#define FCD_DBUS_DPRf 7720
#define FCD_DPEO_0f 7721
#define FCD_DPEO_1f 7722
#define FCD_IBUSf 7723
#define FCD_RBUSf 7724
#define FCD_RD_ACKf 7725
#define FCD_RVf 7726
#define FCD_SMFL_0f 7727
#define FCD_SMFL_1f 7728
#define FCOE_FIELD_BITMAP_Af 7729
#define FCOE_FIELD_BITMAP_Bf 7730
#define FCOE_IFP_KEY_MODEf 7731
#define FCOE_TERMINATION_ALLOWEDf 7732
#define FCOS_LENGTHf 7733
#define FCOS_OFFSETf 7734
#define FCRAM_MODEf 7735
#define FCRXf 7736
#define FCS_CORRUPT_URUN_ENf 7737
#define FCTXf 7738
#define FCT_CORRECTED_ERRORf 7739
#define FCT_CORRECTED_ERROR_DISINTf 7740
#define FCT_ENABLE_ECCf 7741
#define FCT_FORCE_UNCORRECTABLE_ERRORf 7742
#define FCT_TMf 7743
#define FCT_UNCORRECTED_ERRORf 7744
#define FCT_UNCORRECTED_ERROR_DISINTf 7745
#define FC_BASE_CORRECTED_ERRORf 7746
#define FC_BASE_CORRECTED_ERROR_DISINTf 7747
#define FC_BASE_ENABLE_ECCf 7748
#define FC_BASE_FORCE_UNCORRECTABLE_ERRORf 7749
#define FC_BASE_STBYf 7750
#define FC_BASE_TMf 7751
#define FC_BASE_TM_ENABLEf 7752
#define FC_BASE_UNCORRECTED_ERRORf 7753
#define FC_BASE_UNCORRECTED_ERROR_DISINTf 7754
#define FC_BREAK_PKTf 7755
#define FC_CFG_DISABLE_L2_COSMASK_XOFFf 7756
#define FC_CFG_DISABLE_L2_NORMAL_XOFF_47_0f 7757
#define FC_CLASSf 7758
#define FC_DEBUG_TMf 7759
#define FC_DROP_DEQUEUEf 7760
#define FC_ENABLEf 7761
#define FC_EVEN_PORT_STATE_MASKf 7762
#define FC_HCFC_INTF_NUMf 7763
#define FC_HC_MODEf 7764
#define FC_HDR_ENCODEf 7765
#define FC_HDR_ENCODE_1f 7766
#define FC_HDR_ENCODE_1_MASKf 7767
#define FC_HDR_ENCODE_2f 7768
#define FC_HDR_ENCODE_2_MASKf 7769
#define FC_INDEXf 7770
#define FC_INTF_DISABLEf 7771
#define FC_LL_INTF_ENABLEf 7772
#define FC_LL_MSG_INTF0f 7773
#define FC_LL_MSG_INTF1f 7774
#define FC_LL_MSG_INTF2f 7775
#define FC_LL_MSG_INTF3f 7776
#define FC_LL_STATUS_THRESH_IF1f 7777
#define FC_LL_STATUS_THRESH_IF2f 7778
#define FC_LL_STATUS_THRESH_IF3f 7779
#define FC_LL_STATUS_THRESH_IF4f 7780
#define FC_MAP_TBL_ADDR_ENf 7781
#define FC_MAP_TBL_END_ADDRf 7782
#define FC_MAP_TBL_START_ADDRf 7783
#define FC_MAX_PORT_ENABLEf 7784
#define FC_MC_ENABLE_MERGEf 7785
#define FC_MSG_TYPEf 7786
#define FC_NUMf 7787
#define FC_POLARITYf 7788
#define FC_SHAREDf 7789
#define FC_STATEf 7790
#define FC_STATE_XLATEf 7791
#define FC_XLATE_TBL_PTRf 7792
#define FC_XPORT_SELECTf 7793
#define FDf 7794
#define FDM_TREX2_DEBUG_ENABLEf 7795
#define FD_EN_EB_INTERFACEf 7796
#define FD_EN_FF_INTERFACEf 7797
#define FD_EN_FR_INTERFACEf 7798
#define FD_MAX_MVRf 7799
#define FD_PER_PORT_DROP_COUNT1_SELf 7800
#define FD_PER_PORT_DROP_COUNT2_SELf 7801
#define FD_RED_DPf 7802
#define FD_UNIQUE_OIf 7803
#define FD_YELLOW_DPf 7804
#define FFf 7805
#define FFCRf 7806
#define FFP_DEBUG_LATENCYf 7807
#define FFP_DEBUG_LATENCY_ENf 7808
#define FFP_DONE_FAILUREf 7809
#define FFP_IRULE0_ERRf 7810
#define FFP_IRULE1_ERRf 7811
#define FFP_MASK_SELECTf 7812
#define FFP_METER0_ERRf 7813
#define FFP_METER1_ERRf 7814
#define FFP_PHASEf 7815
#define FFP_RULE_INITf 7816
#define FFP_STP_MASK_ENf 7817
#define FFP_STP_MASK_ENABLEf 7818
#define FFSRf 7819
#define FF_CONTROL_MEM_CORRECTED_ERRORf 7820
#define FF_CONTROL_MEM_CORRECTED_ERROR_DISINTf 7821
#define FF_CONTROL_MEM_ENABLE_ECCf 7822
#define FF_CONTROL_MEM_FORCE_UNCORRECTABLE_ERRORf 7823
#define FF_CONTROL_MEM_UNCORRECTED_ERRORf 7824
#define FF_CONTROL_MEM_UNCORRECTED_ERROR_DISINTf 7825
#define FF_DEFERAL_QUEUE0_CORRECTED_ERRORf 7826
#define FF_DEFERAL_QUEUE0_CORRECTED_ERROR_DISINTf 7827
#define FF_DEFERAL_QUEUE0_ENABLE_ECCf 7828
#define FF_DEFERAL_QUEUE0_FORCE_UNCORRECTABLE_ERRORf 7829
#define FF_DEFERAL_QUEUE0_UNCORRECTED_ERRORf 7830
#define FF_DEFERAL_QUEUE0_UNCORRECTED_ERROR_DISINTf 7831
#define FF_DEFERAL_QUEUE10_CORRECTED_ERRORf 7832
#define FF_DEFERAL_QUEUE10_CORRECTED_ERROR_DISINTf 7833
#define FF_DEFERAL_QUEUE10_ENABLE_ECCf 7834
#define FF_DEFERAL_QUEUE10_FORCE_UNCORRECTABLE_ERRORf 7835
#define FF_DEFERAL_QUEUE10_UNCORRECTED_ERRORf 7836
#define FF_DEFERAL_QUEUE10_UNCORRECTED_ERROR_DISINTf 7837
#define FF_DEFERAL_QUEUE1_CORRECTED_ERRORf 7838
#define FF_DEFERAL_QUEUE1_CORRECTED_ERROR_DISINTf 7839
#define FF_DEFERAL_QUEUE1_ENABLE_ECCf 7840
#define FF_DEFERAL_QUEUE1_FORCE_UNCORRECTABLE_ERRORf 7841
#define FF_DEFERAL_QUEUE1_UNCORRECTED_ERRORf 7842
#define FF_DEFERAL_QUEUE1_UNCORRECTED_ERROR_DISINTf 7843
#define FF_DEFERAL_QUEUE2_CORRECTED_ERRORf 7844
#define FF_DEFERAL_QUEUE2_CORRECTED_ERROR_DISINTf 7845
#define FF_DEFERAL_QUEUE2_ENABLE_ECCf 7846
#define FF_DEFERAL_QUEUE2_FORCE_UNCORRECTABLE_ERRORf 7847
#define FF_DEFERAL_QUEUE2_UNCORRECTED_ERRORf 7848
#define FF_DEFERAL_QUEUE2_UNCORRECTED_ERROR_DISINTf 7849
#define FF_DEFERAL_QUEUE3_CORRECTED_ERRORf 7850
#define FF_DEFERAL_QUEUE3_CORRECTED_ERROR_DISINTf 7851
#define FF_DEFERAL_QUEUE3_ENABLE_ECCf 7852
#define FF_DEFERAL_QUEUE3_FORCE_UNCORRECTABLE_ERRORf 7853
#define FF_DEFERAL_QUEUE3_UNCORRECTED_ERRORf 7854
#define FF_DEFERAL_QUEUE3_UNCORRECTED_ERROR_DISINTf 7855
#define FF_DEFERAL_QUEUE4_CORRECTED_ERRORf 7856
#define FF_DEFERAL_QUEUE4_CORRECTED_ERROR_DISINTf 7857
#define FF_DEFERAL_QUEUE4_ENABLE_ECCf 7858
#define FF_DEFERAL_QUEUE4_FORCE_UNCORRECTABLE_ERRORf 7859
#define FF_DEFERAL_QUEUE4_UNCORRECTED_ERRORf 7860
#define FF_DEFERAL_QUEUE4_UNCORRECTED_ERROR_DISINTf 7861
#define FF_DEFERAL_QUEUE5_CORRECTED_ERRORf 7862
#define FF_DEFERAL_QUEUE5_CORRECTED_ERROR_DISINTf 7863
#define FF_DEFERAL_QUEUE5_ENABLE_ECCf 7864
#define FF_DEFERAL_QUEUE5_FORCE_UNCORRECTABLE_ERRORf 7865
#define FF_DEFERAL_QUEUE5_UNCORRECTED_ERRORf 7866
#define FF_DEFERAL_QUEUE5_UNCORRECTED_ERROR_DISINTf 7867
#define FF_DEFERAL_QUEUE6_CORRECTED_ERRORf 7868
#define FF_DEFERAL_QUEUE6_CORRECTED_ERROR_DISINTf 7869
#define FF_DEFERAL_QUEUE6_ENABLE_ECCf 7870
#define FF_DEFERAL_QUEUE6_FORCE_UNCORRECTABLE_ERRORf 7871
#define FF_DEFERAL_QUEUE6_UNCORRECTED_ERRORf 7872
#define FF_DEFERAL_QUEUE6_UNCORRECTED_ERROR_DISINTf 7873
#define FF_DEFERAL_QUEUE7_CORRECTED_ERRORf 7874
#define FF_DEFERAL_QUEUE7_CORRECTED_ERROR_DISINTf 7875
#define FF_DEFERAL_QUEUE7_ENABLE_ECCf 7876
#define FF_DEFERAL_QUEUE7_FORCE_UNCORRECTABLE_ERRORf 7877
#define FF_DEFERAL_QUEUE7_UNCORRECTED_ERRORf 7878
#define FF_DEFERAL_QUEUE7_UNCORRECTED_ERROR_DISINTf 7879
#define FF_DEFERAL_QUEUE8_CORRECTED_ERRORf 7880
#define FF_DEFERAL_QUEUE8_CORRECTED_ERROR_DISINTf 7881
#define FF_DEFERAL_QUEUE8_ENABLE_ECCf 7882
#define FF_DEFERAL_QUEUE8_FORCE_UNCORRECTABLE_ERRORf 7883
#define FF_DEFERAL_QUEUE8_UNCORRECTED_ERRORf 7884
#define FF_DEFERAL_QUEUE8_UNCORRECTED_ERROR_DISINTf 7885
#define FF_DEFERAL_QUEUE9_CORRECTED_ERRORf 7886
#define FF_DEFERAL_QUEUE9_CORRECTED_ERROR_DISINTf 7887
#define FF_DEFERAL_QUEUE9_ENABLE_ECCf 7888
#define FF_DEFERAL_QUEUE9_FORCE_UNCORRECTABLE_ERRORf 7889
#define FF_DEFERAL_QUEUE9_UNCORRECTED_ERRORf 7890
#define FF_DEFERAL_QUEUE9_UNCORRECTED_ERROR_DISINTf 7891
#define FF_ENABLEf 7892
#define FF_FC_MEM_CORRECTED_ERRORf 7893
#define FF_FC_MEM_CORRECTED_ERROR_DISINTf 7894
#define FF_FC_MEM_ENABLE_ECCf 7895
#define FF_FC_MEM_FORCE_UNCORRECTABLE_ERRORf 7896
#define FF_FC_MEM_UNCORRECTED_ERRORf 7897
#define FF_FC_MEM_UNCORRECTED_ERROR_DISINTf 7898
#define FF_FIX_EOP_ENABLEf 7899
#define FF_TREX2_DEBUG_ENABLEf 7900
#define FH_TESTf 7901
#define FH_TEST_0f 7902
#define FH_TEST_1f 7903
#define FH_TEST_2f 7904
#define FH_TEST_3f 7905
#define FH_TEST_4f 7906
#define FIBER_RXACTf 7907
#define FIBER_TXACTf 7908
#define FID_IDf 7909
#define FIELD0f 7910
#define FIELD1f 7911
#define FIELD2f 7912
#define FIELD3f 7913
#define FIELD4f 7914
#define FIELD5f 7915
#define FIELD6f 7916
#define FIELD7f 7917
#define FIELDS_ACTIONf 7918
#define FIELD_OFFSETf 7919
#define FIELD_SELECTf 7920
#define FIFOCOUNTf 7921
#define FIFOEMPTYf 7922
#define FIFOFULL_LEVELf 7923
#define FIFOOVERFLOWf 7924
#define FIFO_CH0_DMA_HOSTMEM_OVERFLOWf 7925
#define FIFO_CH0_DMA_HOSTMEM_TIMEOUTf 7926
#define FIFO_CH0_DMA_INTRf 7927
#define FIFO_CH1_DMA_HOSTMEM_OVERFLOWf 7928
#define FIFO_CH1_DMA_HOSTMEM_TIMEOUTf 7929
#define FIFO_CH1_DMA_INTRf 7930
#define FIFO_CH2_DMA_HOSTMEM_OVERFLOWf 7931
#define FIFO_CH2_DMA_HOSTMEM_TIMEOUTf 7932
#define FIFO_CH2_DMA_INTRf 7933
#define FIFO_CH3_DMA_HOSTMEM_OVERFLOWf 7934
#define FIFO_CH3_DMA_HOSTMEM_TIMEOUTf 7935
#define FIFO_CH3_DMA_INTRf 7936
#define FIFO_CLASSf 7937
#define FIFO_COUNTf 7938
#define FIFO_DEPTHf 7939
#define FIFO_DMA0_MEM_TMf 7940
#define FIFO_DMA1_MEM_TMf 7941
#define FIFO_DMA2_MEM_TMf 7942
#define FIFO_DMA3_MEM_TMf 7943
#define FIFO_DROP_STATEf 7944
#define FIFO_HIGH_WATERMARKf 7945
#define FIFO_LEVELf 7946
#define FIFO_MASKf 7947
#define FIFO_MODEf 7948
#define FIFO_NUM_SELf 7949
#define FIFO_NUM_VALUEf 7950
#define FIFO_OVERFLOWf 7951
#define FIFO_RD_DMA_NACK_FATALf 7952
#define FIFO_REASON_CODEf 7953
#define FIFO_SHAPER0_CORRECTED_ERRORf 7954
#define FIFO_SHAPER0_CORRECTED_ERROR_DISINTf 7955
#define FIFO_SHAPER0_ENABLE_ECCf 7956
#define FIFO_SHAPER0_FORCE_UNCORRECTABLE_ERRORf 7957
#define FIFO_SHAPER0_TM_ENABLEf 7958
#define FIFO_SHAPER0_UNCORRECTED_ERRORf 7959
#define FIFO_SHAPER0_UNCORRECTED_ERROR_DISINTf 7960
#define FIFO_SHAPER1_CORRECTED_ERRORf 7961
#define FIFO_SHAPER1_CORRECTED_ERROR_DISINTf 7962
#define FIFO_SHAPER1_ENABLE_ECCf 7963
#define FIFO_SHAPER1_FORCE_UNCORRECTABLE_ERRORf 7964
#define FIFO_SHAPER1_TM_ENABLEf 7965
#define FIFO_SHAPER1_UNCORRECTED_ERRORf 7966
#define FIFO_SHAPER1_UNCORRECTED_ERROR_DISINTf 7967
#define FIFO_SHAPER2_CORRECTED_ERRORf 7968
#define FIFO_SHAPER2_CORRECTED_ERROR_DISINTf 7969
#define FIFO_SHAPER2_ENABLE_ECCf 7970
#define FIFO_SHAPER2_FORCE_UNCORRECTABLE_ERRORf 7971
#define FIFO_SHAPER2_TM_ENABLEf 7972
#define FIFO_SHAPER2_UNCORRECTED_ERRORf 7973
#define FIFO_SHAPER2_UNCORRECTED_ERROR_DISINTf 7974
#define FIFO_SHAPER3_CORRECTED_ERRORf 7975
#define FIFO_SHAPER3_CORRECTED_ERROR_DISINTf 7976
#define FIFO_SHAPER3_ENABLE_ECCf 7977
#define FIFO_SHAPER3_FORCE_UNCORRECTABLE_ERRORf 7978
#define FIFO_SHAPER3_TM_ENABLEf 7979
#define FIFO_SHAPER3_UNCORRECTED_ERRORf 7980
#define FIFO_SHAPER3_UNCORRECTED_ERROR_DISINTf 7981
#define FIFO_THRESHf 7982
#define FIFO_THRESH_OFFSET_REDf 7983
#define FIFO_THRESH_OFFSET_YELLOWf 7984
#define FIFO_THRESH_RESET_OFFSETf 7985
#define FIFO_WERR_CORRECTED_ERRORf 7986
#define FIFO_WERR_CORRECTED_ERROR_DISINTf 7987
#define FIFO_WERR_ENABLE_ECCf 7988
#define FIFO_WERR_FORCE_UNCORRECTABLE_ERRORf 7989
#define FIFO_WERR_TM_ENABLEf 7990
#define FIFO_WERR_UNCORRECTED_ERRORf 7991
#define FIFO_WERR_UNCORRECTED_ERROR_DISINTf 7992
#define FIFO_WRITE_COMPLETEf 7993
#define FIFO_WRITE_COMPLETE_CLRf 7994
#define FIFO_XFR_EMPTYf 7995
#define FILL_LEVELf 7996
#define FILL_THRESH_HITf 7997
#define FILTERf 7998
#define FILTERMATCHCOUNT_CORRECTED_ERRf 7999
#define FILTERMATCHCOUNT_CORRECTED_ERR_DISINTf 8000
#define FILTERMATCHCOUNT_EN_ECCf 8001
#define FILTERMATCHCOUNT_FORCE_UNCORRECTABLE_ERRf 8002
#define FILTERMATCHCOUNT_UNCORRECTED_ERRf 8003
#define FILTERMATCHCOUNT_UNCORRECTED_ERR_DISINTf 8004
#define FILTER_ENABLEf 8005
#define FILTER_TYPEf 8006
#define FIL_ENf 8007
#define FIPS_TEST_ENABLEf 8008
#define FIRSTf 8009
#define FIRSTCI_SEQREADMASK0f 8010
#define FIRSTCI_SEQREADMASK1f 8011
#define FIRSTCI_SEQREADMASK2f 8012
#define FIRSTCI_SEQREADMASK3f 8013
#define FIRSTCI_SEQREADMASK4f 8014
#define FIRSTCI_SEQREADMASK5f 8015
#define FIRSTCI_SEQREADMASK6f 8016
#define FIRSTCI_SEQREADMASK7f 8017
#define FIRSTCI_SEQREADMASK8f 8018
#define FIRSTCI_SEQREADMASK9f 8019
#define FIRSTCI_SEQSTART0f 8020
#define FIRSTCI_SEQSTART1f 8021
#define FIRSTCI_SEQSTART2f 8022
#define FIRSTCI_SEQSTART3f 8023
#define FIRSTCI_SEQSTART4f 8024
#define FIRSTCI_SEQSTART5f 8025
#define FIRSTCI_SEQSTART6f 8026
#define FIRSTCI_SEQSTART7f 8027
#define FIRSTCI_SEQSTART8f 8028
#define FIRSTCI_SEQSTART9f 8029
#define FIRSTENDf 8030
#define FIRSTSTARTf 8031
#define FIRST_BUFF_EOPf 8032
#define FIRST_CELL_EOPf 8033
#define FIRST_CHILD_NODEf 8034
#define FIRST_DEQf 8035
#define FIRST_FRAG_SIZEf 8036
#define FIRST_MASKf 8037
#define FIRST_MA_INDEXf 8038
#define FIRST_PACKETf 8039
#define FIRST_RMEP_INDEXf 8040
#define FIRST_SERVE_BUFFERS_WITH_EOP_CELLSf 8041
#define FIRST_VALUEf 8042
#define FIXEDf 8043
#define FIXED_MASKf 8044
#define FIX_IPMCf 8045
#define FLAGSf 8046
#define FLCHKf 8047
#define FLEX0_TMf 8048
#define FLEX1_TMf 8049
#define FLEX_CTRf 8050
#define FLEX_CTR_BASE_COUNTER_IDXf 8051
#define FLEX_CTR_OFFSET_MODEf 8052
#define FLEX_CTR_POOL_NUMBERf 8053
#define FLL_EMPTYf 8054
#define FLL_EMPTY_MASKf 8055
#define FLL_ERROR_POINTERf 8056
#define FLL_ERROR_TYPEf 8057
#define FLOOD_BPDUf 8058
#define FLOW_BKT_FULL_MODEf 8059
#define FLOW_ENf 8060
#define FLOW_LABELf 8061
#define FLOW_METER_IDXf 8062
#define FLOW_RATE_ENABLEf 8063
#define FLOW_SET_BASEf 8064
#define FLOW_SET_SIZEf 8065
#define FLOW_TMf 8066
#define FLUSHf 8067
#define FLUSHER_ENABLEf 8068
#define FLUSHPENDING_CORRECTED_ERRORf 8069
#define FLUSHPENDING_CORRECTED_ERROR_DISINTf 8070
#define FLUSHPENDING_ENABLE_ECCf 8071
#define FLUSHPENDING_FORCE_UNCORRECTABLE_ERRORf 8072
#define FLUSHPENDING_UNCORRECTED_ERRORf 8073
#define FLUSHPENDING_UNCORRECTED_ERROR_DISINTf 8074
#define FLUSHPEND_MEM_TMf 8075
#define FLUSH_COMPLETEf 8076
#define FLUSH_COMPLETE_DISINTf 8077
#define FLUSH_DEQR_DROP_CNTf 8078
#define FLUSH_DROP_ENQR_CNTf 8079
#define FLUSH_FIFO_DONEf 8080
#define FLUSH_FIFO_ENABLEf 8081
#define FLUSH_FIFO_NUMf 8082
#define FLUSH_IP_INTF_BUFFERf 8083
#define FLUSH_MASKf 8084
#define FLUSH_PENDINGf 8085
#define FLUSH_STATEf 8086
#define FLUSH_TX_PACKETSf 8087
#define FLUSH_VALUEf 8088
#define FMASKf 8089
#define FN0f 8090
#define FN1f 8091
#define FORCE_ECC_1B_ERRf 8092
#define FORCE_ECC_2B_ERRf 8093
#define FORCE_ERRf 8094
#define FORCE_ERRORf 8095
#define FORCE_FULL_STATUS_DEBUGf 8096
#define FORCE_ITS_SIGN_FROM_TSf 8097
#define FORCE_LINK_ENABLE_Af 8098
#define FORCE_LINK_ENABLE_Bf 8099
#define FORCE_LINK_EN_Af 8100
#define FORCE_LINK_EN_Bf 8101
#define FORCE_MSM_BYTE_ALIGNMENTf 8102
#define FORCE_NOT_READYf 8103
#define FORCE_PFC_XONf 8104
#define FORCE_PPP_XONf 8105
#define FORCE_PP_XONf 8106
#define FORCE_RX_PLANEf 8107
#define FORCE_RX_PLANE_VALUEf 8108
#define FORCE_SOT_EVENf 8109
#define FORCE_SPEED_STRAPf 8110
#define FORCE_STATIC_MH_PFMf 8111
#define FORCE_TIME_ALIGNMENT_EVENf 8112
#define FORCE_TIME_ALIGNMENT_ODDf 8113
#define FORCE_TX_PLANEf 8114
#define FORCE_TX_PLANE_VALUEf 8115
#define FORCE_UNCORRECTABLE_ECCf 8116
#define FORCE_UNCORRECTABLE_ERRf 8117
#define FORCE_UNCORRECTABLE_ERRORf 8118
#define FOREVERf 8119
#define FORMATf 8120
#define FORWARDING_FIELDf 8121
#define FORWARDING_FIELD_TYPEf 8122
#define FORWARD_SRC_ROUTED_PKTSf 8123
#define FOUR_BYTE_REMOVE_ENABLEf 8124
#define FOUR_BYTE_REMOVE_OFFSETf 8125
#define FP0RSPFIFOCOUNT_GTE_HITHRf 8126
#define FP0RSPFIFO_FULLf 8127
#define FP0RSPFIFO_OVERFLOWf 8128
#define FP0RSPFIFO_TMf 8129
#define FP1RSPFIFOCOUNT_GTE_HITHRf 8130
#define FP1RSPFIFO_FULLf 8131
#define FP1RSPFIFO_OVERFLOWf 8132
#define FP1RSPFIFO_TMf 8133
#define FPCF_ENf 8134
#define FPCF_RDMODEf 8135
#define FPCREQFIFO_BK2BK_WRf 8136
#define FPCREQFIFO_EMPTYf 8137
#define FPCREQFIFO_FULLf 8138
#define FPCREQFIFO_OVERFLOWf 8139
#define FPCREQFIFO_RD_DISABLEf 8140
#define FPCREQFIFO_SHOW_CUR_COUNTf 8141
#define FPCREQFIFO_TMf 8142
#define FP_CAM_BIST_DONEf 8143
#define FP_CAM_BIST_DONE_STATUSf 8144
#define FP_CAM_BIST_ENABLE_BITSf 8145
#define FP_CAM_BIST_ENABLE_LOWER_ALLf 8146
#define FP_CAM_BIST_ENABLE_SLICE_0f 8147
#define FP_CAM_BIST_ENABLE_SLICE_0_LOWERf 8148
#define FP_CAM_BIST_ENABLE_SLICE_0_UPPERf 8149
#define FP_CAM_BIST_ENABLE_SLICE_1f 8150
#define FP_CAM_BIST_ENABLE_SLICE_10f 8151
#define FP_CAM_BIST_ENABLE_SLICE_10_LOWERf 8152
#define FP_CAM_BIST_ENABLE_SLICE_10_UPPERf 8153
#define FP_CAM_BIST_ENABLE_SLICE_11f 8154
#define FP_CAM_BIST_ENABLE_SLICE_11_LOWERf 8155
#define FP_CAM_BIST_ENABLE_SLICE_11_UPPERf 8156
#define FP_CAM_BIST_ENABLE_SLICE_12f 8157
#define FP_CAM_BIST_ENABLE_SLICE_12_LOWERf 8158
#define FP_CAM_BIST_ENABLE_SLICE_12_UPPERf 8159
#define FP_CAM_BIST_ENABLE_SLICE_13f 8160
#define FP_CAM_BIST_ENABLE_SLICE_13_LOWERf 8161
#define FP_CAM_BIST_ENABLE_SLICE_13_UPPERf 8162
#define FP_CAM_BIST_ENABLE_SLICE_14f 8163
#define FP_CAM_BIST_ENABLE_SLICE_14_LOWERf 8164
#define FP_CAM_BIST_ENABLE_SLICE_14_UPPERf 8165
#define FP_CAM_BIST_ENABLE_SLICE_15f 8166
#define FP_CAM_BIST_ENABLE_SLICE_15_LOWERf 8167
#define FP_CAM_BIST_ENABLE_SLICE_15_UPPERf 8168
#define FP_CAM_BIST_ENABLE_SLICE_1_LOWERf 8169
#define FP_CAM_BIST_ENABLE_SLICE_1_UPPERf 8170
#define FP_CAM_BIST_ENABLE_SLICE_2f 8171
#define FP_CAM_BIST_ENABLE_SLICE_2_LOWERf 8172
#define FP_CAM_BIST_ENABLE_SLICE_2_UPPERf 8173
#define FP_CAM_BIST_ENABLE_SLICE_3f 8174
#define FP_CAM_BIST_ENABLE_SLICE_3_LOWERf 8175
#define FP_CAM_BIST_ENABLE_SLICE_3_UPPERf 8176
#define FP_CAM_BIST_ENABLE_SLICE_4f 8177
#define FP_CAM_BIST_ENABLE_SLICE_4_LOWERf 8178
#define FP_CAM_BIST_ENABLE_SLICE_4_UPPERf 8179
#define FP_CAM_BIST_ENABLE_SLICE_5f 8180
#define FP_CAM_BIST_ENABLE_SLICE_5_LOWERf 8181
#define FP_CAM_BIST_ENABLE_SLICE_5_UPPERf 8182
#define FP_CAM_BIST_ENABLE_SLICE_6f 8183
#define FP_CAM_BIST_ENABLE_SLICE_6_LOWERf 8184
#define FP_CAM_BIST_ENABLE_SLICE_6_UPPERf 8185
#define FP_CAM_BIST_ENABLE_SLICE_7f 8186
#define FP_CAM_BIST_ENABLE_SLICE_7_LOWERf 8187
#define FP_CAM_BIST_ENABLE_SLICE_7_UPPERf 8188
#define FP_CAM_BIST_ENABLE_SLICE_8f 8189
#define FP_CAM_BIST_ENABLE_SLICE_8_LOWERf 8190
#define FP_CAM_BIST_ENABLE_SLICE_8_UPPERf 8191
#define FP_CAM_BIST_ENABLE_SLICE_9f 8192
#define FP_CAM_BIST_ENABLE_SLICE_9_LOWERf 8193
#define FP_CAM_BIST_ENABLE_SLICE_9_UPPERf 8194
#define FP_CAM_BIST_ENABLE_UPPER_ALLf 8195
#define FP_CAM_BIST_GOf 8196
#define FP_CAM_BIST_GO_STATUSf 8197
#define FP_CAM_BIST_SKIP_COUNTf 8198
#define FP_CAM_CONTROL_SLICE_0f 8199
#define FP_CAM_CONTROL_SLICE_1f 8200
#define FP_CAM_CONTROL_SLICE_10f 8201
#define FP_CAM_CONTROL_SLICE_11f 8202
#define FP_CAM_CONTROL_SLICE_12f 8203
#define FP_CAM_CONTROL_SLICE_13f 8204
#define FP_CAM_CONTROL_SLICE_14f 8205
#define FP_CAM_CONTROL_SLICE_15f 8206
#define FP_CAM_CONTROL_SLICE_2f 8207
#define FP_CAM_CONTROL_SLICE_3f 8208
#define FP_CAM_CONTROL_SLICE_4f 8209
#define FP_CAM_CONTROL_SLICE_5f 8210
#define FP_CAM_CONTROL_SLICE_6f 8211
#define FP_CAM_CONTROL_SLICE_7f 8212
#define FP_CAM_CONTROL_SLICE_8f 8213
#define FP_CAM_CONTROL_SLICE_9f 8214
#define FP_CAM_DEBUG_ENABLE_LOWER_ALLf 8215
#define FP_CAM_DEBUG_ENABLE_SLICE_0f 8216
#define FP_CAM_DEBUG_ENABLE_SLICE_0_LOWERf 8217
#define FP_CAM_DEBUG_ENABLE_SLICE_0_UPPERf 8218
#define FP_CAM_DEBUG_ENABLE_SLICE_1f 8219
#define FP_CAM_DEBUG_ENABLE_SLICE_10f 8220
#define FP_CAM_DEBUG_ENABLE_SLICE_10_LOWERf 8221
#define FP_CAM_DEBUG_ENABLE_SLICE_10_UPPERf 8222
#define FP_CAM_DEBUG_ENABLE_SLICE_11f 8223
#define FP_CAM_DEBUG_ENABLE_SLICE_11_LOWERf 8224
#define FP_CAM_DEBUG_ENABLE_SLICE_11_UPPERf 8225
#define FP_CAM_DEBUG_ENABLE_SLICE_12f 8226
#define FP_CAM_DEBUG_ENABLE_SLICE_12_LOWERf 8227
#define FP_CAM_DEBUG_ENABLE_SLICE_12_UPPERf 8228
#define FP_CAM_DEBUG_ENABLE_SLICE_13f 8229
#define FP_CAM_DEBUG_ENABLE_SLICE_13_LOWERf 8230
#define FP_CAM_DEBUG_ENABLE_SLICE_13_UPPERf 8231
#define FP_CAM_DEBUG_ENABLE_SLICE_14f 8232
#define FP_CAM_DEBUG_ENABLE_SLICE_14_LOWERf 8233
#define FP_CAM_DEBUG_ENABLE_SLICE_14_UPPERf 8234
#define FP_CAM_DEBUG_ENABLE_SLICE_15f 8235
#define FP_CAM_DEBUG_ENABLE_SLICE_15_LOWERf 8236
#define FP_CAM_DEBUG_ENABLE_SLICE_15_UPPERf 8237
#define FP_CAM_DEBUG_ENABLE_SLICE_1_LOWERf 8238
#define FP_CAM_DEBUG_ENABLE_SLICE_1_UPPERf 8239
#define FP_CAM_DEBUG_ENABLE_SLICE_2f 8240
#define FP_CAM_DEBUG_ENABLE_SLICE_2_LOWERf 8241
#define FP_CAM_DEBUG_ENABLE_SLICE_2_UPPERf 8242
#define FP_CAM_DEBUG_ENABLE_SLICE_3f 8243
#define FP_CAM_DEBUG_ENABLE_SLICE_3_LOWERf 8244
#define FP_CAM_DEBUG_ENABLE_SLICE_3_UPPERf 8245
#define FP_CAM_DEBUG_ENABLE_SLICE_4f 8246
#define FP_CAM_DEBUG_ENABLE_SLICE_4_LOWERf 8247
#define FP_CAM_DEBUG_ENABLE_SLICE_4_UPPERf 8248
#define FP_CAM_DEBUG_ENABLE_SLICE_5f 8249
#define FP_CAM_DEBUG_ENABLE_SLICE_5_LOWERf 8250
#define FP_CAM_DEBUG_ENABLE_SLICE_5_UPPERf 8251
#define FP_CAM_DEBUG_ENABLE_SLICE_6f 8252
#define FP_CAM_DEBUG_ENABLE_SLICE_6_LOWERf 8253
#define FP_CAM_DEBUG_ENABLE_SLICE_6_UPPERf 8254
#define FP_CAM_DEBUG_ENABLE_SLICE_7f 8255
#define FP_CAM_DEBUG_ENABLE_SLICE_7_LOWERf 8256
#define FP_CAM_DEBUG_ENABLE_SLICE_7_UPPERf 8257
#define FP_CAM_DEBUG_ENABLE_SLICE_8f 8258
#define FP_CAM_DEBUG_ENABLE_SLICE_8_LOWERf 8259
#define FP_CAM_DEBUG_ENABLE_SLICE_8_UPPERf 8260
#define FP_CAM_DEBUG_ENABLE_SLICE_9f 8261
#define FP_CAM_DEBUG_ENABLE_SLICE_9_LOWERf 8262
#define FP_CAM_DEBUG_ENABLE_SLICE_9_UPPERf 8263
#define FP_CAM_DEBUG_ENABLE_UPPER_ALLf 8264
#define FP_CAM_ENABLE_SLICE_0f 8265
#define FP_CAM_ENABLE_SLICE_1f 8266
#define FP_CAM_ENABLE_SLICE_10f 8267
#define FP_CAM_ENABLE_SLICE_11f 8268
#define FP_CAM_ENABLE_SLICE_12f 8269
#define FP_CAM_ENABLE_SLICE_13f 8270
#define FP_CAM_ENABLE_SLICE_14f 8271
#define FP_CAM_ENABLE_SLICE_15f 8272
#define FP_CAM_ENABLE_SLICE_2f 8273
#define FP_CAM_ENABLE_SLICE_3f 8274
#define FP_CAM_ENABLE_SLICE_4f 8275
#define FP_CAM_ENABLE_SLICE_5f 8276
#define FP_CAM_ENABLE_SLICE_6f 8277
#define FP_CAM_ENABLE_SLICE_7f 8278
#define FP_CAM_ENABLE_SLICE_8f 8279
#define FP_CAM_ENABLE_SLICE_9f 8280
#define FP_CAM_S10_STATUSf 8281
#define FP_CAM_S12_STATUSf 8282
#define FP_CAM_S14_STATUSf 8283
#define FP_CAM_S15_STATUSf 8284
#define FP_CAM_S2_STATUSf 8285
#define FP_CAM_S3_STATUSf 8286
#define FP_CAM_S5_STATUSf 8287
#define FP_CAM_S6_STATUSf 8288
#define FP_CAM_S8_STATUSf 8289
#define FP_COSf 8290
#define FP_COS_CAPTf 8291
#define FP_FIELDSEL_DCMf 8292
#define FP_FIELDSEL_PMf 8293
#define FP_FIELDSEL_TMf 8294
#define FP_FIELD_SEL_PAR_ERRf 8295
#define FP_FIXED_KEY_EXPANSIONf 8296
#define FP_INNER_VLAN_OVERLAY_ENABLEf 8297
#define FP_KEY_FORCE_VIDf 8298
#define FP_LOOKUP_ENABLE_ALLf 8299
#define FP_LOOKUP_ENABLE_ALL_SLICESf 8300
#define FP_LOOKUP_ENABLE_SLICE_0f 8301
#define FP_LOOKUP_ENABLE_SLICE_1f 8302
#define FP_LOOKUP_ENABLE_SLICE_10f 8303
#define FP_LOOKUP_ENABLE_SLICE_11f 8304
#define FP_LOOKUP_ENABLE_SLICE_12f 8305
#define FP_LOOKUP_ENABLE_SLICE_13f 8306
#define FP_LOOKUP_ENABLE_SLICE_14f 8307
#define FP_LOOKUP_ENABLE_SLICE_15f 8308
#define FP_LOOKUP_ENABLE_SLICE_2f 8309
#define FP_LOOKUP_ENABLE_SLICE_3f 8310
#define FP_LOOKUP_ENABLE_SLICE_4f 8311
#define FP_LOOKUP_ENABLE_SLICE_5f 8312
#define FP_LOOKUP_ENABLE_SLICE_6f 8313
#define FP_LOOKUP_ENABLE_SLICE_7f 8314
#define FP_LOOKUP_ENABLE_SLICE_8f 8315
#define FP_LOOKUP_ENABLE_SLICE_9f 8316
#define FP_METER_SPAREf 8317
#define FP_MODIDf 8318
#define FP_NON_ROTATED_CAM_CONTROL_f 8319
#define FP_POLICY_TABLE_TMf 8320
#define FP_POLICY_TABLE_WWf 8321
#define FP_PORT_FIELD_SEL_INDEXf 8322
#define FP_PORT_FIELD_SEL_MODEf 8323
#define FP_PORT_SELECT_TYPEf 8324
#define FP_REFRESH_ENABLEf 8325
#define FP_REFRESH_ERRf 8326
#define FP_REFRESH_MODEf 8327
#define FP_ROTATED_CAM_CONTROL_f 8328
#define FP_SLICE_ENABLE_ALLf 8329
#define FP_SLICE_ENABLE_ALL_SLICESf 8330
#define FP_SLICE_ENABLE_SLICE_0f 8331
#define FP_SLICE_ENABLE_SLICE_1f 8332
#define FP_SLICE_ENABLE_SLICE_10f 8333
#define FP_SLICE_ENABLE_SLICE_11f 8334
#define FP_SLICE_ENABLE_SLICE_12f 8335
#define FP_SLICE_ENABLE_SLICE_13f 8336
#define FP_SLICE_ENABLE_SLICE_14f 8337
#define FP_SLICE_ENABLE_SLICE_15f 8338
#define FP_SLICE_ENABLE_SLICE_2f 8339
#define FP_SLICE_ENABLE_SLICE_3f 8340
#define FP_SLICE_ENABLE_SLICE_4f 8341
#define FP_SLICE_ENABLE_SLICE_5f 8342
#define FP_SLICE_ENABLE_SLICE_6f 8343
#define FP_SLICE_ENABLE_SLICE_7f 8344
#define FP_SLICE_ENABLE_SLICE_8f 8345
#define FP_SLICE_ENABLE_SLICE_9f 8346
#define FP_SNAP_OTHER_DECODE_ENABLEf 8347
#define FP_UDF_CAM_TMf 8348
#define FP_UDF_PAR_ERRf 8349
#define FP_UDF_RAM_PMf 8350
#define FP_UDF_RAM_TMf 8351
#define FP_UDF_TMf 8352
#define FRACf 8353
#define FRAC_NSf 8354
#define FRAGMENTf 8355
#define FRAGMENT_IDf 8356
#define FRAGMENT_ID_ECC_ENf 8357
#define FRAGMENT_ID_TMf 8358
#define FRAGMENT_MASKf 8359
#define FRAGM_DISCf 8360
#define FRAGM_IDf 8361
#define FRAG_HEADER_ECC_ENf 8362
#define FRAG_HEADER_TMf 8363
#define FRAG_ID_MASKf 8364
#define FRAG_PACKET_ECC_ENf 8365
#define FRAG_PACKET_TMf 8366
#define FRAG_VALIDf 8367
#define FRAMECRCERRORf 8368
#define FRAMECRCERRORSf 8369
#define FRAMETYPEf 8370
#define FRAME_PTRf 8371
#define FRAME_TYPEf 8372
#define FREEf 8373
#define FREEFLAGBITMAPf 8374
#define FREELISTf 8375
#define FREEZE_IP_CNTSf 8376
#define FREEZE_IP_DROPf 8377
#define FREEZE_OP_DROPf 8378
#define FREE_HEADf 8379
#define FREE_LIST_BPf 8380
#define FREE_LIST_BP_HYSTERESISf 8381
#define FREE_LIST_BP_THRESHOLDf 8382
#define FREE_LIST_DEPTHf 8383
#define FREE_LIST_ENABLEf 8384
#define FREE_LIST_HEAD_PTRf 8385
#define FREE_LIST_HW_INIT_ENABLEf 8386
#define FREE_LIST_INITf 8387
#define FREE_LIST_LOW_WATERMARKf 8388
#define FREE_LIST_LOW_WATERMARK_UPDf 8389
#define FREE_LIST_OUT_OF_RANGEf 8390
#define FREE_LIST_OUT_OF_RANGE_DISINTf 8391
#define FREE_LIST_OUT_OF_RANGE_HALT_ENf 8392
#define FREE_LIST_OVERFLOWf 8393
#define FREE_LIST_OVERFLOW_DISINTf 8394
#define FREE_LIST_OVERFLOW_HALT_ENf 8395
#define FREE_LIST_TAIL_PTRf 8396
#define FREE_LIST_UNDERFLOW_PKT_CNTf 8397
#define FREE_LIST_UNDERFLOW_PKT_CNT_DISINTf 8398
#define FREE_LOC_COUNTf 8399
#define FREE_LOC_OVERFLOWf 8400
#define FREE_LOC_UNDERRUNf 8401
#define FREE_LOC_WATERMARKf 8402
#define FREE_POINTERf 8403
#define FREE_PTRf 8404
#define FREE_TAILf 8405
#define FREE_XQ_POINTERf 8406
#define FREE_XQ_POINTER_ECCf 8407
#define FREQDETRESTART_ENf 8408
#define FREQDETRETRY_ENf 8409
#define FREQ_DET_DISf 8410
#define FREQ_MONITOR_ENf 8411
#define FRM_TAG_0f 8412
#define FRM_TAG_1f 8413
#define FROM_PORT_REQUESTSf 8414
#define FRXDf 8415
#define FRXDVf 8416
#define FRXENDf 8417
#define FRXERRORf 8418
#define FR_DMT_MEM_CORRECTED_ERRORf 8419
#define FR_DMT_MEM_CORRECTED_ERROR_DINSTf 8420
#define FR_DMT_MEM_ECC_ERROR_ADDRESSf 8421
#define FR_DMT_MEM_ENABLE_ECCf 8422
#define FR_DMT_MEM_FORCE_UNCORRECTABLE_ERRORf 8423
#define FR_DMT_MEM_UNCORRECTED_ERRORf 8424
#define FR_DMT_MEM_UNCORRECTED_ERROR_DINSTf 8425
#define FR_SF_BUFFER_ENABLE_ECCf 8426
#define FR_SF_BUFFER_FORCE_UNCORRECTABLE_ERRORf 8427
#define FR_SF_BUFFER_LOWER_A_CORRECTED_ERRORf 8428
#define FR_SF_BUFFER_LOWER_A_CORRECTED_ERROR_DINSTf 8429
#define FR_SF_BUFFER_LOWER_A_ECC_ERROR_ADDRESSf 8430
#define FR_SF_BUFFER_LOWER_A_UNCORRECTED_ERRORf 8431
#define FR_SF_BUFFER_LOWER_A_UNCORRECTED_ERROR_DINSTf 8432
#define FR_SF_BUFFER_LOWER_B_CORRECTED_ERRORf 8433
#define FR_SF_BUFFER_LOWER_B_CORRECTED_ERROR_DINSTf 8434
#define FR_SF_BUFFER_LOWER_B_ECC_ERROR_ADDRESSf 8435
#define FR_SF_BUFFER_LOWER_B_UNCORRECTED_ERRORf 8436
#define FR_SF_BUFFER_LOWER_B_UNCORRECTED_ERROR_DINSTf 8437
#define FR_SF_BUFFER_UPPER_A_CORRECTED_ERRORf 8438
#define FR_SF_BUFFER_UPPER_A_CORRECTED_ERROR_DINSTf 8439
#define FR_SF_BUFFER_UPPER_A_ECC_ERROR_ADDRESSf 8440
#define FR_SF_BUFFER_UPPER_A_UNCORRECTED_ERRORf 8441
#define FR_SF_BUFFER_UPPER_A_UNCORRECTED_ERROR_DINSTf 8442
#define FR_SF_BUFFER_UPPER_B_CORRECTED_ERRORf 8443
#define FR_SF_BUFFER_UPPER_B_CORRECTED_ERROR_DINSTf 8444
#define FR_SF_BUFFER_UPPER_B_ECC_ERROR_ADDRESSf 8445
#define FR_SF_BUFFER_UPPER_B_UNCORRECTED_ERRORf 8446
#define FR_SF_BUFFER_UPPER_B_UNCORRECTED_ERROR_DINSTf 8447
#define FR_TREX2_DEBUG_ENABLEf 8448
#define FSCHAN_BUSYf 8449
#define FSELf 8450
#define FULLf 8451
#define FULLDf 8452
#define FULLSTATUSf 8453
#define FULLUPDf 8454
#define FULL_CNTf 8455
#define FULL_DUPf 8456
#define FULL_ENABLEf 8457
#define FULL_FLAGf 8458
#define FULL_KEYf 8459
#define FULL_LEVELf 8460
#define FULL_MASKf 8461
#define FULL_MODEf 8462
#define FULL_NODEf 8463
#define FULL_STATEf 8464
#define FULL_STATUSf 8465
#define FULL_STICKYf 8466
#define FULL_THRESHf 8467
#define FULL_UPD_FIFO_ERRORf 8468
#define FULL_UPD_FIFO_ERROR_DISINTf 8469
#define FUSE_BITSf 8470
#define FUSE_DATA_ORf 8471
#define FWDf 8472
#define FWD_LMEP_PKTf 8473
#define FWD_WITH_PKT_VIDf 8474
#define F_STAT_REGf 8475
#define F_STAT_REG_64Bf 8476
#define GAINf 8477
#define GAINED_BYTE_ALIGNMENT_EVENTf 8478
#define GAINED_TIME_ALIGNMENT_EVEN_EVENTf 8479
#define GAINED_TIME_ALIGNMENT_ODD_EVENTf 8480
#define GBL_BUF_SHR_0f 8481
#define GBL_BUF_SHR_1f 8482
#define GBL_BUF_SHR_2f 8483
#define GBL_BUF_SHR_3f 8484
#define GBL_GUARENTEE_BW_LIMITf 8485
#define GBODE_TXFIFOf 8486
#define GBOD_RXFIFOf 8487
#define GBP_FULLf 8488
#define GBP_OKf 8489
#define GBUFFS_CORRECTED_ERRORf 8490
#define GBUFFS_CORRECTED_ERROR_DISINTf 8491
#define GBUFFS_ENABLE_ECCf 8492
#define GBUFFS_FORCE_UNCORRECTABLE_ERRORf 8493
#define GBUFFS_UNCORRECTED_ERRORf 8494
#define GBUFFS_UNCORRECTED_ERROR_DISINTf 8495
#define GBUFF_MEM_TMf 8496
#define GB_PORT0f 8497
#define GB_PORT1f 8498
#define GB_PORT2f 8499
#define GB_PORT3f 8500
#define GCS_ENf 8501
#define GCS_IDf 8502
#define GENSTATUSMEG_ENf 8503
#define GEN_CALL_ENf 8504
#define GE_PORT_BLOCK_MASKf 8505
#define GFPORT_CLOCK_CONFIGf 8506
#define GGPSTROBEf 8507
#define GGP_ENABLEf 8508
#define GGP_OUT_OF_RANGE_MCf 8509
#define GGP_OUT_OF_RANGE_MC_DISINTf 8510
#define GGP_SEEN_ILLEGAL_PRIf 8511
#define GGP_TS_GRANT_TOO_SOONf 8512
#define GGP_TS_GRANT_TOO_SOON_DISINTf 8513
#define GLOBAL_CNG_STATE_REPORT_ENABLEf 8514
#define GLOBAL_COUNTERf 8515
#define GLOBAL_HDRM_COUNTf 8516
#define GLOBAL_HDRM_LIMITf 8517
#define GLOBAL_PKT_HDR_ADJUSTf 8518
#define GLOBAL_PKT_HDR_ADJUST_SIGNf 8519
#define GLOBAL_ROUTEf 8520
#define GLOBAL_ROUTE0f 8521
#define GLOBAL_ROUTE1f 8522
#define GLOBAL_SHARED_FILL_STATE_ENf 8523
#define GLOBAL_THRESH_HIf 8524
#define GLOBAL_THRESH_LOf 8525
#define GLOBAL_TIMERf 8526
#define GLOBAL_USED_PRI0_SHAREDf 8527
#define GLOBAL_USED_RED_SHAREDf 8528
#define GLOBAL_USED_YELLOW_SHAREDf 8529
#define GLPf 8530
#define GLVRf 8531
#define GMII_LPI_PREDICT_MODE_ENf 8532
#define GMII_LPI_PREDICT_THRESHOLDf 8533
#define GMII_PORT_BLOCK_MASKf 8534
#define GMII_TXCLK_DISf 8535
#define GMRf 8536
#define GMR2f 8537
#define GMT_CORRECTED_ERRORf 8538
#define GMT_CORRECTED_ERROR_DISINTf 8539
#define GMT_ENABLE_ECCf 8540
#define GMT_FORCE_UNCORRECTABLE_ERRORf 8541
#define GMT_TMf 8542
#define GMT_UNCORRECTED_ERRORf 8543
#define GMT_UNCORRECTED_ERROR_DISINTf 8544
#define GOf 8545
#define GOODf 8546
#define GOOD_COUNTf 8547
#define GOT_LOCKf 8548
#define GP0_BUFFERf 8549
#define GP0_ECC_ENf 8550
#define GP0_ECC_ERRf 8551
#define GP0_RESETf 8552
#define GP0_TMf 8553
#define GP1_BUFFERf 8554
#define GP1_ECC_ENf 8555
#define GP1_ECC_ERRf 8556
#define GP1_RESETf 8557
#define GP1_TMf 8558
#define GP2_BUFFERf 8559
#define GP2_ECC_ENf 8560
#define GP2_ECC_ERRf 8561
#define GPENf 8562
#define GPIf 8563
#define GPIC_ERRORSf 8564
#define GPIO_INTRf 8565
#define GPIO_RST_OVERRIDEf 8566
#define GPOf 8567
#define GPORT_ENf 8568
#define GPORT_MODE_BITSf 8569
#define GPORT_THRESHOLDf 8570
#define GP_CHANGE_DOT1Pf 8571
#define GP_CHANGE_DSCPf 8572
#define GP_DROPf 8573
#define GP_NEW_DOT1Pf 8574
#define GP_NEW_DSCPf 8575
#define GP_PRB_OEf 8576
#define GP_STARTCNTf 8577
#define GRANT2_ENABLEf 8578
#define GRANT40f 8579
#define GRANTTAG7_SWITCH_ENABLEf 8580
#define GRANT_CMD_CNTf 8581
#define GRANT_CTXT_OVERRUNf 8582
#define GRANT_CTXT_OVERRUN_DISINTf 8583
#define GRANT_CTXT_UNDERRUNf 8584
#define GRANT_CTXT_UNDERRUN_DISINTf 8585
#define GRANT_DYNAMICf 8586
#define GRANT_SCENARIOf 8587
#define GRANT_SFI_DELAYf 8588
#define GRANT_STATUSf 8589
#define GRANT_STATUS_DISINTf 8590
#define GRANT_STBf 8591
#define GRANT_TO_DEQDONE_ERRORf 8592
#define GRANT_TO_DEQDONE_ERROR_DISINTf 8593
#define GRANT_TO_DEQDONE_ERROR_MASKf 8594
#define GRANT_TO_DEQ_WATERMARKf 8595
#define GREEN_DROPENDPOINTf 8596
#define GREEN_DROPSTARTPOINTf 8597
#define GREEN_MARKEDf 8598
#define GREEN_MAXDROPRATEf 8599
#define GREEN_TO_PIDf 8600
#define GRE_PAYLOAD_IPV4f 8601
#define GRE_PAYLOAD_IPV6f 8602
#define GRE_RSV_EQ_0f 8603
#define GRE_SOURCE_ROUTING_TOCPUf 8604
#define GRE_TUNNELf 8605
#define GRE_TUNNEL_MASKf 8606
#define GRE_VER1f 8607
#define GRE_VER2f 8608
#define GROUP0_MODEf 8609
#define GROUP1_MODEf 8610
#define GROUP2_MODEf 8611
#define GROUP3_MODEf 8612
#define GROUP_BITMAP_MOD0f 8613
#define GROUP_BITMAP_MOD1f 8614
#define GROUP_ENABLEf 8615
#define GROUP_IP_ADDRf 8616
#define GROUP_IP_ADDR_LWR_64f 8617
#define GROUP_IP_ADDR_UNUSEDf 8618
#define GROUP_IP_ADDR_UPR_56f 8619
#define GROUP_NUMf 8620
#define GROUP_SHAPER_CORRECTED_ERRORf 8621
#define GROUP_SHAPER_CORRECTED_ERROR_DISINTf 8622
#define GROUP_SHAPER_ENABLE_ECCf 8623
#define GROUP_SHAPER_FORCE_UNCORRECTABLE_ERRORf 8624
#define GROUP_SHAPER_TM_ENABLEf 8625
#define GROUP_SHAPER_UNCORRECTED_ERRORf 8626
#define GROUP_SHAPER_UNCORRECTED_ERROR_DISINTf 8627
#define GROUP_SHAPING_ENABLEf 8628
#define GRP0_LOC_ID0f 8629
#define GRP0_LOC_ID1f 8630
#define GRP0_LOC_ID2f 8631
#define GRP0_LOC_ID3f 8632
#define GRP1_LOC_ID0f 8633
#define GRP1_LOC_ID1f 8634
#define GRP1_LOC_ID2f 8635
#define GRP1_LOC_ID3f 8636
#define GRP2_LOC_ID0f 8637
#define GRP2_LOC_ID1f 8638
#define GRP2_LOC_ID2f 8639
#define GRP2_LOC_ID3f 8640
#define GRP3_LOC_ID0f 8641
#define GRP3_LOC_ID1f 8642
#define GRP3_LOC_ID2f 8643
#define GRP3_LOC_ID3f 8644
#define GRP4_LOC_ID0f 8645
#define GRP4_LOC_ID1f 8646
#define GRP4_LOC_ID2f 8647
#define GRP4_LOC_ID3f 8648
#define GRP5_LOC_ID0f 8649
#define GRP5_LOC_ID1f 8650
#define GRP5_LOC_ID2f 8651
#define GRP5_LOC_ID3f 8652
#define GRPERRf 8653
#define GRPTBLERRORINSTANCEf 8654
#define GRPTBLERRORPOINTERf 8655
#define GRP_VEC_INVALIDf 8656
#define GRP_VEC_INVALID_MASKf 8657
#define GUARANTEED_BUFFS_ALLOCDf 8658
#define GUARANTEED_BUFFS_TOTALf 8659
#define GUARANTEE_BUFF_DROP_PKT_CNTf 8660
#define GUARANTEE_BUFF_DROP_PKT_CNT_DISINTf 8661
#define G_ACTIONSf 8662
#define G_CHANGE_COS_OR_INT_PRIf 8663
#define G_CHANGE_DOT1Pf 8664
#define G_CHANGE_DSCPf 8665
#define G_CHANGE_DSCP_TOSf 8666
#define G_CHANGE_ECNf 8667
#define G_CHANGE_INNER_CFIf 8668
#define G_CHANGE_OUTER_CFIf 8669
#define G_CHANGE_PKT_PRIf 8670
#define G_CHANGE_REDIR_INT_PRIf 8671
#define G_COPY_TO_CPUf 8672
#define G_COS_INT_PRIf 8673
#define G_DROPf 8674
#define G_DROP_PRECEDENCEf 8675
#define G_L2SW_CHANGE_MACDA_OR_VLANf 8676
#define G_L3SW_CHANGE_L2_FIELDSf 8677
#define G_L3SW_CHANGE_MACDA_OR_VLANf 8678
#define G_NEW_DOT1Pf 8679
#define G_NEW_DSCPf 8680
#define G_NEW_DSCP_TOSf 8681
#define G_NEW_INNER_CFIf 8682
#define G_NEW_INNER_PRIf 8683
#define G_NEW_OUTER_CFIf 8684
#define G_NEW_PKT_PRIf 8685
#define G_NEW_REDIR_INT_PRIf 8686
#define G_PACKET_REDIRECTIONf 8687
#define G_REDIR_DROP_PRECEDENCEf 8688
#define G_REPLACE_INNER_PRIf 8689
#define HALTf 8690
#define HALTAf 8691
#define HALT_CNTRIDf 8692
#define HALT_DELAYf 8693
#define HALT_ENf 8694
#define HALT_EVf 8695
#define HALT_SEGMENTf 8696
#define HARD_CORE_RST_Nf 8697
#define HASH_A0_FUNCTION_SELECTf 8698
#define HASH_A1_FUNCTION_SELECTf 8699
#define HASH_B0_FUNCTION_SELECTf 8700
#define HASH_B1_FUNCTION_SELECTf 8701
#define HASH_INDEXf 8702
#define HASH_MODEf 8703
#define HASH_MODE_Af 8704
#define HASH_MODE_Bf 8705
#define HASH_OVERRIDEf 8706
#define HASH_PRE_PROCESSING_ENABLE_Af 8707
#define HASH_PRE_PROCESSING_ENABLE_Bf 8708
#define HASH_SEED_Af 8709
#define HASH_SEED_Bf 8710
#define HASH_SELECTf 8711
#define HASH_SELECT_Af 8712
#define HASH_SELECT_Bf 8713
#define HA_FA_ENABLEf 8714
#define HA_FA_STATEf 8715
#define HBFCf 8716
#define HBIT_ENf 8717
#define HBIT_PA_BASEf 8718
#define HCFC0_CHANNEL_BASEf 8719
#define HCFC1_CHANNEL_BASEf 8720
#define HCFC_COMMON_MODE_PORT_COUNTf 8721
#define HCFC_CONSTANT_MODEf 8722
#define HCFC_CORRUPT_CRCf 8723
#define HCFC_CRC_DROP_VALIDf 8724
#define HCFC_CRC_DROP_VALID_DISINTf 8725
#define HCFC_CRC_IGNOREf 8726
#define HCFC_EARLY_SYNC_DETECTf 8727
#define HCFC_EARLY_SYNC_DETECT_DISINTf 8728
#define HCFC_ENABLEf 8729
#define HCFC_FWDf 8730
#define HCFC_GLOBAL_MODEf 8731
#define HCFC_IGNORE_CRCf 8732
#define HCFC_IMGf 8733
#define HCFC_IN_IPG_ONLYf 8734
#define HCFC_LIMIT_CNTf 8735
#define HCFC_LITTLE_ENDIANf 8736
#define HCFC_LLFCf 8737
#define HCFC_LLFC_XOFFf 8738
#define HCFC_LLFC_XONf 8739
#define HCFC_MSG_DROPPEDf 8740
#define HCFC_MSG_DROPPED_DISINTf 8741
#define HCFC_MSG_TYPEf 8742
#define HCFC_OOB_CAPTURE_FIRSTf 8743
#define HCFC_OUT_OF_BAND_MODEf 8744
#define HCFC_RX_CRC_DROP_COUNTERf 8745
#define HCFC_RX_EARLY_SYNC_DETECTEDf 8746
#define HCFC_RX_ENf 8747
#define HCFC_SOMf 8748
#define HCFC_TIMER_PERIODf 8749
#define HCFC_TX_ENf 8750
#define HCFC_TX_OVERFLOWf 8751
#define HDRFAILSHUTDOWNENf 8752
#define HDRMODEf 8753
#define HDRPARITYERRORf 8754
#define HDR_EXT_OVERLAYf 8755
#define HDR_MODEf 8756
#define HDR_REMOVE_LENGTHf 8757
#define HDR_TMf 8758
#define HDR_XLATE_ECN_ENABLEf 8759
#define HDR_XLATE_ECT_ENABLEf 8760
#define HDR_XLATE_T_ENABLEf 8761
#define HD_ENAf 8762
#define HD_FC_BKOFF_OKf 8763
#define HD_FC_ENAf 8764
#define HEADERPARITYf 8765
#define HEADER_DATAf 8766
#define HEADER_TAGGEDf 8767
#define HEADER_TYPEf 8768
#define HEADER_UNTAGGEDf 8769
#define HEADER_UNTAGGED_UNUSEDf 8770
#define HEADPKTLENf 8771
#define HEADPKTLEN_MASKf 8772
#define HEADPKTLEN_VALIDf 8773
#define HEADPKTLEN_VALID_MASKf 8774
#define HEADPKTLEN_VALID_VALUEf 8775
#define HEADPKTLEN_VALUEf 8776
#define HEADPOINTERf 8777
#define HEAD_LINESf 8778
#define HEAD_LLA_A_CORRECTED_ERRORf 8779
#define HEAD_LLA_A_CORRECTED_ERROR_DISINTf 8780
#define HEAD_LLA_A_UNCORRECTED_ERRORf 8781
#define HEAD_LLA_A_UNCORRECTED_ERROR_DISINTf 8782
#define HEAD_LLA_B_CORRECTED_ERRORf 8783
#define HEAD_LLA_B_CORRECTED_ERROR_DISINTf 8784
#define HEAD_LLA_B_UNCORRECTED_ERRORf 8785
#define HEAD_LLA_B_UNCORRECTED_ERROR_DISINTf 8786
#define HEAD_LLA_ENABLE_ECCf 8787
#define HEAD_LLA_FORCE_UNCORRECTABLE_ERRORf 8788
#define HEAD_LLA_MEM_TM01f 8789
#define HEAD_LLA_MEM_TM2f 8790
#define HEAD_PKT_LENf 8791
#define HEAD_PKT_LEN_ERRf 8792
#define HEAD_PKT_LEN_ERR_STATUS_DISINTf 8793
#define HEAD_PKT_LEN_VLDf 8794
#define HEAD_POINTERf 8795
#define HEAD_SHOT_FIFO_BUFFERf 8796
#define HEAD_SHOT_FIFO_BUFFER_VLDf 8797
#define HEAD_SHOT_FIFO_LEVELf 8798
#define HEAD_SHOT_FIFO_OVERFLOWf 8799
#define HEAD_SHOT_FIFO_OVERFLOW_DISINTf 8800
#define HEAD_SHOT_FIFO_UNDERFLOWf 8801
#define HEAD_SHOT_FSM_STATEf 8802
#define HEC_CORRECTABLE_ERRORf 8803
#define HEC_CORRECTABLE_ERROR_DISINTf 8804
#define HEC_CORRECTABLE_ERROR_MASKf 8805
#define HEC_ERR_CNT_Af 8806
#define HEC_ERR_CNT_A_DISINTf 8807
#define HEC_ERR_CNT_Bf 8808
#define HEC_ERR_CNT_B_DISINTf 8809
#define HEC_UNCORRECTABLE_ERRORf 8810
#define HEC_UNCORRECTABLE_ERROR_DISINTf 8811
#define HEC_UNCORRECTABLE_ERROR_MASKf 8812
#define HELIX_FBB0_MTU_MODEf 8813
#define HG2_FRC_RESERVEDf 8814
#define HGHDREf 8815
#define HGHDRE_DISINTf 8816
#define HGHDRE_SELf 8817
#define HGIf 8818
#define HGIG2_EN_S0f 8819
#define HGIG2_EN_S1f 8820
#define HGIG2_EN_S3f 8821
#define HGIG2_EN_S4f 8822
#define HGTG_RESERVEDf 8823
#define HGTG_RESERVED_HI1f 8824
#define HGTRUNK_RES_ENf 8825
#define HG_16GBPS_BMPf 8826
#define HG_ADD_SYS_RSVD_VIDf 8827
#define HG_CHANGE_DESTINATIONf 8828
#define HG_COSf 8829
#define HG_COS_CAPTf 8830
#define HG_COUNTERS_PAR_ERRf 8831
#define HG_DA_LOOKUP_ENABLEf 8832
#define HG_ERRORSf 8833
#define HG_FAILOVER_PORT_DOWNf 8834
#define HG_GE_PORTf 8835
#define HG_HDR_ERROR_TOCPUf 8836
#define HG_HDR_SELf 8837
#define HG_HDR_TYPE1_TOCPUf 8838
#define HG_L2_LOOKUP_ENABLEf 8839
#define HG_L3_IPMC_HIT_UPDATEf 8840
#define HG_L3_OVERRIDEf 8841
#define HG_LEARN_OVERRIDEf 8842
#define HG_LOOKUP_ENABLEf 8843
#define HG_LPBACK_DROP_ENf 8844
#define HG_MC_DST_MODIDf 8845
#define HG_MC_DST_PORT_NUMf 8846
#define HG_MIRROR_DROP_ENf 8847
#define HG_MODIFY_ENABLEf 8848
#define HG_PBMf 8849
#define HG_SELf 8850
#define HG_SRC_REMOVAL_ENf 8851
#define HG_TCf 8852
#define HG_UNKN_HDR_DROP_ENf 8853
#define HG_UNKN_OP_DROP_ENf 8854
#define HG_VFI_GRP_DROP_ENf 8855
#define HIAREFLIMITf 8856
#define HIDE_ECCf 8857
#define HIEf 8858
#define HIFREQf 8859
#define HIGH_AREF_READYf 8860
#define HIGH_DURATIONf 8861
#define HIGH_WATERMARKf 8862
#define HIGIGf 8863
#define HIGIG2f 8864
#define HIGIG2MODEf 8865
#define HIGIG2_BC_BASE_OFFSETf 8866
#define HIGIG2_BC_SIZEf 8867
#define HIGIG2_IPMC_BASE_OFFSETf 8868
#define HIGIG2_IPMC_SIZEf 8869
#define HIGIG2_L2MC_BASE_OFFSETf 8870
#define HIGIG2_L2MC_SIZEf 8871
#define HIGIG2_MC_BASE_OFFSETf 8872
#define HIGIG2_MC_SIZEf 8873
#define HIGIG2_MODEf 8874
#define HIGIG_ALLOW_SAME_MODIDf 8875
#define HIGIG_CPU_COSf 8876
#define HIGIG_HDR_ERRORf 8877
#define HIGIG_L2_MPLS_ENCAPf 8878
#define HIGIG_MASKf 8879
#define HIGIG_MH_TYPE1f 8880
#define HIGIG_MH_TYPE1_DROP_DISINTf 8881
#define HIGIG_MH_TYPE1_DROP_SELf 8882
#define HIGIG_MODEf 8883
#define HIGIG_PACKETf 8884
#define HIGIG_PKTf 8885
#define HIGIG_PKT_MASKf 8886
#define HIGIG_PORTf 8887
#define HIGIG_PORT_BITMAPf 8888
#define HIGIG_PORT_BITMAP_HIf 8889
#define HIGIG_PORT_BITMAP_LOf 8890
#define HIGIG_RESERVED_HI0f 8891
#define HIGIG_TOCPUf 8892
#define HIGIG_TRUNKf 8893
#define HIGIG_TRUNK0f 8894
#define HIGIG_TRUNK1f 8895
#define HIGIG_TRUNK2f 8896
#define HIGIG_TRUNK3f 8897
#define HIGIG_TRUNK_BITMAPf 8898
#define HIGIG_TRUNK_BITMAP0f 8899
#define HIGIG_TRUNK_BITMAP1f 8900
#define HIGIG_TRUNK_BITMAP_HIf 8901
#define HIGIG_TRUNK_BITMAP_LOf 8902
#define HIGIG_TRUNK_BITMAP_W0f 8903
#define HIGIG_TRUNK_BITMAP_W1f 8904
#define HIGIG_TRUNK_BITMAP_W2f 8905
#define HIGIG_TRUNK_IDf 8906
#define HIGIG_TRUNK_ID0f 8907
#define HIGIG_TRUNK_ID0_PORT0f 8908
#define HIGIG_TRUNK_ID0_PORT1f 8909
#define HIGIG_TRUNK_ID0_PORT2f 8910
#define HIGIG_TRUNK_ID0_PORT3f 8911
#define HIGIG_TRUNK_ID1f 8912
#define HIGIG_TRUNK_ID1_PORT0f 8913
#define HIGIG_TRUNK_ID1_PORT1f 8914
#define HIGIG_TRUNK_ID1_PORT2f 8915
#define HIGIG_TRUNK_ID1_PORT3f 8916
#define HIGIG_TRUNK_ID2f 8917
#define HIGIG_TRUNK_ID3f 8918
#define HIGIG_TRUNK_OVERRIDEf 8919
#define HIGIG_TRUNK_OVERRIDE_BITMAPf 8920
#define HIGIG_TRUNK_OVERRIDE_PROFILE_PTRf 8921
#define HIGIG_TRUNK_PORT0f 8922
#define HIGIG_TRUNK_PORT1f 8923
#define HIGIG_TRUNK_PORT10f 8924
#define HIGIG_TRUNK_PORT11f 8925
#define HIGIG_TRUNK_PORT12f 8926
#define HIGIG_TRUNK_PORT13f 8927
#define HIGIG_TRUNK_PORT14f 8928
#define HIGIG_TRUNK_PORT15f 8929
#define HIGIG_TRUNK_PORT2f 8930
#define HIGIG_TRUNK_PORT3f 8931
#define HIGIG_TRUNK_PORT4f 8932
#define HIGIG_TRUNK_PORT5f 8933
#define HIGIG_TRUNK_PORT6f 8934
#define HIGIG_TRUNK_PORT7f 8935
#define HIGIG_TRUNK_PORT8f 8936
#define HIGIG_TRUNK_PORT9f 8937
#define HIGIG_TRUNK_RTAGf 8938
#define HIGIG_TRUNK_RTAG0f 8939
#define HIGIG_TRUNK_RTAG1f 8940
#define HIGIG_TRUNK_SIZEf 8941
#define HIGIG_TRUNK_SIZE0f 8942
#define HIGIG_TRUNK_SIZE1f 8943
#define HIGIG_XGE_PORT_BLOCK_MASKf 8944
#define HITf 8945
#define HIT0f 8946
#define HIT1f 8947
#define HITBITSf 8948
#define HITDAf 8949
#define HITDA_0f 8950
#define HITDA_0_DCMf 8951
#define HITDA_0_PMf 8952
#define HITDA_0_TMf 8953
#define HITDA_1f 8954
#define HITDA_1_DCMf 8955
#define HITDA_1_PMf 8956
#define HITDA_1_TMf 8957
#define HITDA_2f 8958
#define HITDA_2_DCMf 8959
#define HITDA_2_PMf 8960
#define HITDA_2_TMf 8961
#define HITDA_3f 8962
#define HITDA_3_DCMf 8963
#define HITDA_3_PMf 8964
#define HITDA_3_TMf 8965
#define HITDA_4f 8966
#define HITDA_5f 8967
#define HITDA_6f 8968
#define HITDA_7f 8969
#define HITDA_CCMf 8970
#define HITDA_LEFT_TMf 8971
#define HITDA_RIGHT_TMf 8972
#define HITDA_RMf 8973
#define HITDA_TMf 8974
#define HITSAf 8975
#define HITSA_0f 8976
#define HITSA_0_DCMf 8977
#define HITSA_0_PMf 8978
#define HITSA_0_TMf 8979
#define HITSA_1f 8980
#define HITSA_1_DCMf 8981
#define HITSA_1_PMf 8982
#define HITSA_1_TMf 8983
#define HITSA_2f 8984
#define HITSA_2_DCMf 8985
#define HITSA_2_PMf 8986
#define HITSA_2_TMf 8987
#define HITSA_3f 8988
#define HITSA_3_DCMf 8989
#define HITSA_3_PMf 8990
#define HITSA_3_TMf 8991
#define HITSA_4f 8992
#define HITSA_4_DCMf 8993
#define HITSA_4_PMf 8994
#define HITSA_4_TMf 8995
#define HITSA_5f 8996
#define HITSA_5_DCMf 8997
#define HITSA_5_PMf 8998
#define HITSA_5_TMf 8999
#define HITSA_6f 9000
#define HITSA_6_DCMf 9001
#define HITSA_6_PMf 9002
#define HITSA_6_TMf 9003
#define HITSA_7f 9004
#define HITSA_7_DCMf 9005
#define HITSA_7_PMf 9006
#define HITSA_7_TMf 9007
#define HITSA_CCMf 9008
#define HITSA_LEFT_TMf 9009
#define HITSA_RIGHT_TMf 9010
#define HITSA_RMf 9011
#define HITSA_TMf 9012
#define HIT_0f 9013
#define HIT_1f 9014
#define HIT_10f 9015
#define HIT_11f 9016
#define HIT_12f 9017
#define HIT_13f 9018
#define HIT_14f 9019
#define HIT_15f 9020
#define HIT_2f 9021
#define HIT_3f 9022
#define HIT_4f 9023
#define HIT_5f 9024
#define HIT_6f 9025
#define HIT_7f 9026
#define HIT_8f 9027
#define HIT_9f 9028
#define HIT_BITf 9029
#define HIT_LEFT_TMf 9030
#define HIT_LEFT_WWf 9031
#define HI_DATAf 9032
#define HI_LINE_COUNT_WATERMARKf 9033
#define HI_PRI_ACTION_CONTROLf 9034
#define HI_PRI_RESOLVEf 9035
#define HI_PUP_FIFO_OVERFLOWf 9036
#define HI_PUP_FIFO_OVERFLOW_DISINTf 9037
#define HI_WATERMARKf 9038
#define HOLCOSMINXQCNTf 9039
#define HOLDf 9040
#define HOLD12DROPCOUNTf 9041
#define HOLDPRIf 9042
#define HOLD_CHf 9043
#define HOLD_CH0f 9044
#define HOLD_CH1f 9045
#define HOLD_CH2f 9046
#define HOLD_STBf 9047
#define HOLD_TSf 9048
#define HOLMAXTIMERf 9049
#define HOL_BMPf 9050
#define HOL_CELL_SOP_DROP_ENf 9051
#define HOL_CONTROLf 9052
#define HOL_ENABLEf 9053
#define HOL_PORT_BITMAPf 9054
#define HOL_STAT_UPDATE_ENABLEf 9055
#define HOL_TOCPUf 9056
#define HONOR_PAUSE_FOR_E2Ef 9057
#define HOPCOUNTf 9058
#define HOST_NUM_ENTRIES_SELf 9059
#define HRRFNf 9060
#define HRTFNf 9061
#define HSE_CMDMEM_DONEf 9062
#define HSE_PARITY_DISf 9063
#define HSE_SEL_EM_LATENCY7f 9064
#define HTLS_MODEf 9065
#define HUGENf 9066
#define HUGE_FRf 9067
#define HUNGRYf 9068
#define HUNGRY_PRIf 9069
#define HUNGRY_THRESHf 9070
#define HW_AGE_MODEf 9071
#define HW_CTRL_QBUSf 9072
#define HW_INITf 9073
#define HW_RESETf 9074
#define HW_RESET_OUTf 9075
#define HW_RSTLf 9076
#define HYBRID_GRANT2_ENABLEf 9077
#define HYBRID_L2_LOOKUP_MODEf 9078
#define HYBRID_L2_LOOKUP_MODIDf 9079
#define HYBRID_L2_LOOKUP_PORTf 9080
#define HYBRID_MODE_ENABLEf 9081
#define HYBRID_PLANE_CTXT_OVERFLOWf 9082
#define HYBRID_PLANE_CTXT_OVERFLOW_DISINTf 9083
#define HYBRID_PLANE_CTXT_UNDERFLOWf 9084
#define HYBRID_PLANE_CTXT_UNDERFLOW_DISINTf 9085
#define HYPERCORE0_MDIO_PORT_ADDRf 9086
#define HYPERCORE1_MDIO_PORT_ADDRf 9087
#define HYSTERESISf 9088
#define I2CM_RST_OVERRIDEf 9089
#define I2CS_RST_OVERRIDEf 9090
#define I2C_DEBUG_MODEf 9091
#define I2C_ENf 9092
#define I2C_INTRf 9093
#define I2C_MASTER_SLAVE_MODEf 9094
#define IARBf 9095
#define IARB_HDR_ECC_INTRf 9096
#define IARB_HDR_ERRf 9097
#define IARB_LMEP1_PAR_ERRf 9098
#define IARB_MMU_SYNC_ENf 9099
#define IARB_PIPE_X_LEARN_FIFO_ECC_ERRf 9100
#define IARB_PIPE_X_LERAN_FIFO_ECC_ERRf 9101
#define IARB_PIPE_Y_LERAN_FIFO_ECC_ERRf 9102
#define IARB_PKT_ECC_INTRf 9103
#define IARB_PKT_ERRf 9104
#define IBCAST_RESERVEDf 9105
#define IBPLIMITf 9106
#define IBP_BMPf 9107
#define IBP_ENABLEf 9108
#define IBP_PKTLIMITf 9109
#define IBP_TOCPUf 9110
#define IBSQ_EMPTYf 9111
#define IBSQ_ENTRY_0f 9112
#define IBSQ_ENTRY_1f 9113
#define IBSQ_ENTRY_2f 9114
#define IBSQ_ENTRY_3f 9115
#define IBSQ_FULLf 9116
#define IBSQ_POP_ERRORf 9117
#define IBSQ_PUSH_ERRORf 9118
#define IBSQ_READ_PTRf 9119
#define IBSQ_WRITE_PTRf 9120
#define IBUS0f 9121
#define IBUS1f 9122
#define ICFGf 9123
#define ICFIf 9124
#define ICFI_0_MAPPINGf 9125
#define ICFI_1_MAPPINGf 9126
#define ICMPV6_CHECK_ENABLEf 9127
#define ICMP_CHECK_ENABLEf 9128
#define ICMP_FRAG_PKTS_ENABLEf 9129
#define ICMP_REDIRECT_TOCPUf 9130
#define ICMP_REDIRECT_TO_CPUf 9131
#define ICMP_V4_PING_SIZE_ENABLEf 9132
#define ICMP_V6_PING_SIZE_ENABLEf 9133
#define ICONTROL_OPCODE_BITMAP_PAR_ERRf 9134
#define ICONTROL_OPCODE_BITMAP_TMf 9135
#define ICPXf 9136
#define ICP_OFFf 9137
#define ICTRL_RESERVEDf 9138
#define IDf 9139
#define IDDQf 9140
#define IDDQ_CNTLf 9141
#define IDISCf 9142
#define IDLBf 9143
#define IDLEf 9144
#define IDLE_DEQ_PLANE_A_CNTf 9145
#define IDLE_DEQ_PLANE_B_CNTf 9146
#define IDLE_ENABLEf 9147
#define IDLE_FREQf 9148
#define IDLE_GAPf 9149
#define IDLE_MASKf 9150
#define IDLE_PORT_NUM_SELf 9151
#define IDLE_TIMESLOT_THRESHf 9152
#define IDLE_VALUEf 9153
#define IDP0_DFIFO0_A_CORRECTED_ERRORf 9154
#define IDP0_DFIFO0_A_CORRECTED_ERROR_DISINTf 9155
#define IDP0_DFIFO0_A_UNCORRECTED_ERRORf 9156
#define IDP0_DFIFO0_A_UNCORRECTED_ERROR_DISINTf 9157
#define IDP0_DFIFO0_B_CORRECTED_ERRORf 9158
#define IDP0_DFIFO0_B_CORRECTED_ERROR_DISINTf 9159
#define IDP0_DFIFO0_B_UNCORRECTED_ERRORf 9160
#define IDP0_DFIFO0_B_UNCORRECTED_ERROR_DISINTf 9161
#define IDP0_DFIFO0_ECC_ERROR_ADDRESS_Af 9162
#define IDP0_DFIFO0_ECC_ERROR_ADDRESS_Bf 9163
#define IDP0_DFIFO0_ENABLE_ECCf 9164
#define IDP0_DFIFO0_FORCE_UNCORRECTABLE_ERRORf 9165
#define IDP0_DFIFO1_A_CORRECTED_ERRORf 9166
#define IDP0_DFIFO1_A_CORRECTED_ERROR_DISINTf 9167
#define IDP0_DFIFO1_A_UNCORRECTED_ERRORf 9168
#define IDP0_DFIFO1_A_UNCORRECTED_ERROR_DISINTf 9169
#define IDP0_DFIFO1_B_CORRECTED_ERRORf 9170
#define IDP0_DFIFO1_B_CORRECTED_ERROR_DISINTf 9171
#define IDP0_DFIFO1_B_UNCORRECTED_ERRORf 9172
#define IDP0_DFIFO1_B_UNCORRECTED_ERROR_DISINTf 9173
#define IDP0_DFIFO1_ECC_ERROR_ADDRESS_Af 9174
#define IDP0_DFIFO1_ECC_ERROR_ADDRESS_Bf 9175
#define IDP0_DFIFO1_ENABLE_ECCf 9176
#define IDP0_DFIFO1_FORCE_UNCORRECTABLE_ERRORf 9177
#define IDP0_ENQREQFIFO_A_CORRECTED_ERRORf 9178
#define IDP0_ENQREQFIFO_A_CORRECTED_ERROR_DISINTf 9179
#define IDP0_ENQREQFIFO_A_UNCORRECTED_ERRORf 9180
#define IDP0_ENQREQFIFO_A_UNCORRECTED_ERROR_DISINTf 9181
#define IDP0_ENQREQFIFO_B_CORRECTED_ERRORf 9182
#define IDP0_ENQREQFIFO_B_CORRECTED_ERROR_DISINTf 9183
#define IDP0_ENQREQFIFO_B_UNCORRECTED_ERRORf 9184
#define IDP0_ENQREQFIFO_B_UNCORRECTED_ERROR_DISINTf 9185
#define IDP0_ENQREQFIFO_ECC_ERROR_ADDRESS_Af 9186
#define IDP0_ENQREQFIFO_ECC_ERROR_ADDRESS_Bf 9187
#define IDP0_ENQREQFIFO_ENABLE_ECCf 9188
#define IDP0_ENQREQFIFO_FORCE_UNCORRECTABLE_ERRORf 9189
#define IDP0_ENQRESPFIFO_CORRECTED_ERRORf 9190
#define IDP0_ENQRESPFIFO_CORRECTED_ERROR_DISINTf 9191
#define IDP0_ENQRESPFIFO_ECC_ERROR_ADDRESSf 9192
#define IDP0_ENQRESPFIFO_ENABLE_ECCf 9193
#define IDP0_ENQRESPFIFO_FORCE_UNCORRECTABLE_ERRORf 9194
#define IDP0_ENQRESPFIFO_UNCORRECTED_ERRORf 9195
#define IDP0_ENQRESPFIFO_UNCORRECTED_ERROR_DISINTf 9196
#define IDP1_DFIFO0_A_CORRECTED_ERRORf 9197
#define IDP1_DFIFO0_A_CORRECTED_ERROR_DISINTf 9198
#define IDP1_DFIFO0_A_UNCORRECTED_ERRORf 9199
#define IDP1_DFIFO0_A_UNCORRECTED_ERROR_DISINTf 9200
#define IDP1_DFIFO0_B_CORRECTED_ERRORf 9201
#define IDP1_DFIFO0_B_CORRECTED_ERROR_DISINTf 9202
#define IDP1_DFIFO0_B_UNCORRECTED_ERRORf 9203
#define IDP1_DFIFO0_B_UNCORRECTED_ERROR_DISINTf 9204
#define IDP1_DFIFO0_ECC_ERROR_ADDRESS_Af 9205
#define IDP1_DFIFO0_ECC_ERROR_ADDRESS_Bf 9206
#define IDP1_DFIFO0_ENABLE_ECCf 9207
#define IDP1_DFIFO0_FORCE_UNCORRECTABLE_ERRORf 9208
#define IDP1_DFIFO1_A_CORRECTED_ERRORf 9209
#define IDP1_DFIFO1_A_CORRECTED_ERROR_DISINTf 9210
#define IDP1_DFIFO1_A_UNCORRECTED_ERRORf 9211
#define IDP1_DFIFO1_A_UNCORRECTED_ERROR_DISINTf 9212
#define IDP1_DFIFO1_B_CORRECTED_ERRORf 9213
#define IDP1_DFIFO1_B_CORRECTED_ERROR_DISINTf 9214
#define IDP1_DFIFO1_B_UNCORRECTED_ERRORf 9215
#define IDP1_DFIFO1_B_UNCORRECTED_ERROR_DISINTf 9216
#define IDP1_DFIFO1_ECC_ERROR_ADDRESS_Af 9217
#define IDP1_DFIFO1_ECC_ERROR_ADDRESS_Bf 9218
#define IDP1_DFIFO1_ENABLE_ECCf 9219
#define IDP1_DFIFO1_FORCE_UNCORRECTABLE_ERRORf 9220
#define IDP1_ENQREQFIFO_A_CORRECTED_ERRORf 9221
#define IDP1_ENQREQFIFO_A_CORRECTED_ERROR_DISINTf 9222
#define IDP1_ENQREQFIFO_A_UNCORRECTED_ERRORf 9223
#define IDP1_ENQREQFIFO_A_UNCORRECTED_ERROR_DISINTf 9224
#define IDP1_ENQREQFIFO_B_CORRECTED_ERRORf 9225
#define IDP1_ENQREQFIFO_B_CORRECTED_ERROR_DISINTf 9226
#define IDP1_ENQREQFIFO_B_UNCORRECTED_ERRORf 9227
#define IDP1_ENQREQFIFO_B_UNCORRECTED_ERROR_DISINTf 9228
#define IDP1_ENQREQFIFO_ECC_ERROR_ADDRESS_Af 9229
#define IDP1_ENQREQFIFO_ECC_ERROR_ADDRESS_Bf 9230
#define IDP1_ENQREQFIFO_ENABLE_ECCf 9231
#define IDP1_ENQREQFIFO_FORCE_UNCORRECTABLE_ERRORf 9232
#define IDP1_ENQRESPFIFO_CORRECTED_ERRORf 9233
#define IDP1_ENQRESPFIFO_CORRECTED_ERROR_DISINTf 9234
#define IDP1_ENQRESPFIFO_ECC_ERROR_ADDRESSf 9235
#define IDP1_ENQRESPFIFO_ENABLE_ECCf 9236
#define IDP1_ENQRESPFIFO_FORCE_UNCORRECTABLE_ERRORf 9237
#define IDP1_ENQRESPFIFO_UNCORRECTED_ERRORf 9238
#define IDP1_ENQRESPFIFO_UNCORRECTED_ERROR_DISINTf 9239
#define IDP_DFIFO_MEM_TMf 9240
#define IDP_EREQFIFO_MEM_TMf 9241
#define IDP_ERESPFIFO_MEM_TMf 9242
#define IDSPAREf 9243
#define IDXf 9244
#define IEEE802DOT1PRIf 9245
#define IEEE_802_1AS_ENABLEf 9246
#define IEEE_802_1_Pf 9247
#define IEEE_802_1_PRI_MAP_ENABLEf 9248
#define IEEE_DEVICES_IN_PKGf 9249
#define IEGR_PORT_RESERVEDf 9250
#define IEGR_PORT_RESERVED2f 9251
#define IESMIFf 9252
#define IESMIF_INTRf 9253
#define IF0_2BIT_EXTRACT_BIT_OFFSETf 9254
#define IF0_2BIT_EXTRACT_BYTE_OFFSETf 9255
#define IF0_2BIT_EXTRACT_ENABLEf 9256
#define IF0_2BYTE_DROP_ENABLEf 9257
#define IF0_CAPTURE_TEST_FRAME_DATAf 9258
#define IF0_CRC_BIT_TOGGLEf 9259
#define IF0_DATA_FIFO_OVERFLOWf 9260
#define IF0_DATA_FIFO_OVERFLOW_DISINTf 9261
#define IF0_DATA_FIFO_OVERFLOW_MASKf 9262
#define IF0_DEF_Q_INDEXf 9263
#define IF0_DIAGNOSTIC_MODEf 9264
#define IF0_DROP_COUNTf 9265
#define IF0_DROP_TEST_FRAMESf 9266
#define IF0_DRR_STAGEf 9267
#define IF0_EREQ_FIFO_OVERFLOWf 9268
#define IF0_EREQ_FIFO_OVERFLOW_DISINTf 9269
#define IF0_EREQ_FIFO_OVERFLOW_MASKf 9270
#define IF0_ERRORf 9271
#define IF0_ERROR_DISINTf 9272
#define IF0_ERROR_MASKf 9273
#define IF0_HDR_HEC_BIT_TOGGLEf 9274
#define IF0_MAX_PACKET_ERRORf 9275
#define IF0_MAX_PACKET_ERROR_DISINTf 9276
#define IF0_MAX_PACKET_ERROR_MASKf 9277
#define IF0_MIN_PACKET_ERRORf 9278
#define IF0_MIN_PACKET_ERROR_DISINTf 9279
#define IF0_MIN_PACKET_ERROR_MASKf 9280
#define IF0_MISSING_SOPf 9281
#define IF0_MISSING_SOP_DISINTf 9282
#define IF0_MISSING_SOP_MASKf 9283
#define IF0_TEST_HALT_ENf 9284
#define IF0_UNEXPECTED_SOPf 9285
#define IF0_UNEXPECTED_SOP_DISINTf 9286
#define IF0_UNEXPECTED_SOP_MASKf 9287
#define IF1_2BIT_EXTRACT_BIT_OFFSETf 9288
#define IF1_2BIT_EXTRACT_BYTE_OFFSETf 9289
#define IF1_2BIT_EXTRACT_ENABLEf 9290
#define IF1_2BYTE_DROP_ENABLEf 9291
#define IF1_CAPTURE_TEST_FRAME_DATAf 9292
#define IF1_CRC_BIT_TOGGLEf 9293
#define IF1_DATA_FIFO_OVERFLOWf 9294
#define IF1_DATA_FIFO_OVERFLOW_DISINTf 9295
#define IF1_DATA_FIFO_OVERFLOW_MASKf 9296
#define IF1_DEF_Q_INDEXf 9297
#define IF1_DIAGNOSTIC_MODEf 9298
#define IF1_DROP_COUNTf 9299
#define IF1_DROP_TEST_FRAMESf 9300
#define IF1_DRR_STAGEf 9301
#define IF1_EREQ_FIFO_OVERFLOWf 9302
#define IF1_EREQ_FIFO_OVERFLOW_DISINTf 9303
#define IF1_EREQ_FIFO_OVERFLOW_MASKf 9304
#define IF1_ERRORf 9305
#define IF1_ERROR_DISINTf 9306
#define IF1_ERROR_MASKf 9307
#define IF1_HDR_HEC_BIT_TOGGLEf 9308
#define IF1_MAX_PACKET_ERRORf 9309
#define IF1_MAX_PACKET_ERROR_DISINTf 9310
#define IF1_MAX_PACKET_ERROR_MASKf 9311
#define IF1_MIN_PACKET_ERRORf 9312
#define IF1_MIN_PACKET_ERROR_DISINTf 9313
#define IF1_MIN_PACKET_ERROR_MASKf 9314
#define IF1_MISSING_SOPf 9315
#define IF1_MISSING_SOP_DISINTf 9316
#define IF1_MISSING_SOP_MASKf 9317
#define IF1_TEST_HALT_ENf 9318
#define IF1_UNEXPECTED_SOPf 9319
#define IF1_UNEXPECTED_SOP_DISINTf 9320
#define IF1_UNEXPECTED_SOP_MASKf 9321
#define IF2_2BIT_EXTRACT_BIT_OFFSETf 9322
#define IF2_2BIT_EXTRACT_BYTE_OFFSETf 9323
#define IF2_2BIT_EXTRACT_ENABLEf 9324
#define IF2_2BYTE_DROP_ENABLEf 9325
#define IF2_CAPTURE_TEST_FRAME_DATAf 9326
#define IF2_CRC_BIT_TOGGLEf 9327
#define IF2_DATA_FIFO_OVERFLOWf 9328
#define IF2_DATA_FIFO_OVERFLOW_DISINTf 9329
#define IF2_DATA_FIFO_OVERFLOW_MASKf 9330
#define IF2_DEF_Q_INDEXf 9331
#define IF2_DIAGNOSTIC_MODEf 9332
#define IF2_DROP_COUNTf 9333
#define IF2_DROP_TEST_FRAMESf 9334
#define IF2_DRR_STAGEf 9335
#define IF2_EREQ_FIFO_OVERFLOWf 9336
#define IF2_EREQ_FIFO_OVERFLOW_DISINTf 9337
#define IF2_EREQ_FIFO_OVERFLOW_MASKf 9338
#define IF2_ERRORf 9339
#define IF2_ERROR_DISINTf 9340
#define IF2_ERROR_MASKf 9341
#define IF2_HDR_HEC_BIT_TOGGLEf 9342
#define IF2_MAX_PACKET_ERRORf 9343
#define IF2_MAX_PACKET_ERROR_DISINTf 9344
#define IF2_MAX_PACKET_ERROR_MASKf 9345
#define IF2_MIN_PACKET_ERRORf 9346
#define IF2_MIN_PACKET_ERROR_DISINTf 9347
#define IF2_MIN_PACKET_ERROR_MASKf 9348
#define IF2_MISSING_SOPf 9349
#define IF2_MISSING_SOP_DISINTf 9350
#define IF2_MISSING_SOP_MASKf 9351
#define IF2_TEST_HALT_ENf 9352
#define IF2_UNEXPECTED_SOPf 9353
#define IF2_UNEXPECTED_SOP_DISINTf 9354
#define IF2_UNEXPECTED_SOP_MASKf 9355
#define IF3_2BIT_EXTRACT_BIT_OFFSETf 9356
#define IF3_2BIT_EXTRACT_BYTE_OFFSETf 9357
#define IF3_2BIT_EXTRACT_ENABLEf 9358
#define IF3_2BYTE_DROP_ENABLEf 9359
#define IF3_CAPTURE_TEST_FRAME_DATAf 9360
#define IF3_CRC_BIT_TOGGLEf 9361
#define IF3_DATA_FIFO_OVERFLOWf 9362
#define IF3_DATA_FIFO_OVERFLOW_DISINTf 9363
#define IF3_DATA_FIFO_OVERFLOW_MASKf 9364
#define IF3_DEF_Q_INDEXf 9365
#define IF3_DIAGNOSTIC_MODEf 9366
#define IF3_DROP_COUNTf 9367
#define IF3_DROP_TEST_FRAMESf 9368
#define IF3_DRR_STAGEf 9369
#define IF3_EREQ_FIFO_OVERFLOWf 9370
#define IF3_EREQ_FIFO_OVERFLOW_DISINTf 9371
#define IF3_EREQ_FIFO_OVERFLOW_MASKf 9372
#define IF3_ERRORf 9373
#define IF3_ERROR_DISINTf 9374
#define IF3_ERROR_MASKf 9375
#define IF3_HDR_HEC_BIT_TOGGLEf 9376
#define IF3_MAX_PACKET_ERRORf 9377
#define IF3_MAX_PACKET_ERROR_DISINTf 9378
#define IF3_MAX_PACKET_ERROR_MASKf 9379
#define IF3_MIN_PACKET_ERRORf 9380
#define IF3_MIN_PACKET_ERROR_DISINTf 9381
#define IF3_MIN_PACKET_ERROR_MASKf 9382
#define IF3_MISSING_SOPf 9383
#define IF3_MISSING_SOP_DISINTf 9384
#define IF3_MISSING_SOP_MASKf 9385
#define IF3_TEST_HALT_ENf 9386
#define IF3_UNEXPECTED_SOPf 9387
#define IF3_UNEXPECTED_SOP_DISINTf 9388
#define IF3_UNEXPECTED_SOP_MASKf 9389
#define IF4_2BIT_EXTRACT_BIT_OFFSETf 9390
#define IF4_2BIT_EXTRACT_BYTE_OFFSETf 9391
#define IF4_2BIT_EXTRACT_ENABLEf 9392
#define IF4_2BYTE_DROP_ENABLEf 9393
#define IF4_CAPTURE_TEST_FRAME_DATAf 9394
#define IF4_CRC_BIT_TOGGLEf 9395
#define IF4_DATA_FIFO_OVERFLOWf 9396
#define IF4_DATA_FIFO_OVERFLOW_DISINTf 9397
#define IF4_DATA_FIFO_OVERFLOW_MASKf 9398
#define IF4_DEF_Q_INDEXf 9399
#define IF4_DIAGNOSTIC_MODEf 9400
#define IF4_DROP_COUNTf 9401
#define IF4_DROP_TEST_FRAMESf 9402
#define IF4_DRR_STAGEf 9403
#define IF4_EREQ_FIFO_OVERFLOWf 9404
#define IF4_EREQ_FIFO_OVERFLOW_DISINTf 9405
#define IF4_EREQ_FIFO_OVERFLOW_MASKf 9406
#define IF4_ERRORf 9407
#define IF4_ERROR_DISINTf 9408
#define IF4_ERROR_MASKf 9409
#define IF4_HDR_HEC_BIT_TOGGLEf 9410
#define IF4_MAX_PACKET_ERRORf 9411
#define IF4_MAX_PACKET_ERROR_DISINTf 9412
#define IF4_MAX_PACKET_ERROR_MASKf 9413
#define IF4_MIN_PACKET_ERRORf 9414
#define IF4_MIN_PACKET_ERROR_DISINTf 9415
#define IF4_MIN_PACKET_ERROR_MASKf 9416
#define IF4_MISSING_SOPf 9417
#define IF4_MISSING_SOP_DISINTf 9418
#define IF4_MISSING_SOP_MASKf 9419
#define IF4_TEST_HALT_ENf 9420
#define IF4_UNEXPECTED_SOPf 9421
#define IF4_UNEXPECTED_SOP_DISINTf 9422
#define IF4_UNEXPECTED_SOP_MASKf 9423
#define IF5_2BIT_EXTRACT_BIT_OFFSETf 9424
#define IF5_2BIT_EXTRACT_BYTE_OFFSETf 9425
#define IF5_2BIT_EXTRACT_ENABLEf 9426
#define IF5_2BYTE_DROP_ENABLEf 9427
#define IF5_CAPTURE_TEST_FRAME_DATAf 9428
#define IF5_CRC_BIT_TOGGLEf 9429
#define IF5_DATA_FIFO_OVERFLOWf 9430
#define IF5_DATA_FIFO_OVERFLOW_DISINTf 9431
#define IF5_DATA_FIFO_OVERFLOW_MASKf 9432
#define IF5_DEF_Q_INDEXf 9433
#define IF5_DIAGNOSTIC_MODEf 9434
#define IF5_DROP_COUNTf 9435
#define IF5_DROP_TEST_FRAMESf 9436
#define IF5_DRR_STAGEf 9437
#define IF5_EREQ_FIFO_OVERFLOWf 9438
#define IF5_EREQ_FIFO_OVERFLOW_DISINTf 9439
#define IF5_EREQ_FIFO_OVERFLOW_MASKf 9440
#define IF5_ERRORf 9441
#define IF5_ERROR_DISINTf 9442
#define IF5_ERROR_MASKf 9443
#define IF5_HDR_HEC_BIT_TOGGLEf 9444
#define IF5_MAX_PACKET_ERRORf 9445
#define IF5_MAX_PACKET_ERROR_DISINTf 9446
#define IF5_MAX_PACKET_ERROR_MASKf 9447
#define IF5_MIN_PACKET_ERRORf 9448
#define IF5_MIN_PACKET_ERROR_DISINTf 9449
#define IF5_MIN_PACKET_ERROR_MASKf 9450
#define IF5_MISSING_SOPf 9451
#define IF5_MISSING_SOP_DISINTf 9452
#define IF5_MISSING_SOP_MASKf 9453
#define IF5_TEST_HALT_ENf 9454
#define IF5_UNEXPECTED_SOPf 9455
#define IF5_UNEXPECTED_SOP_DISINTf 9456
#define IF5_UNEXPECTED_SOP_MASKf 9457
#define IF6_2BIT_EXTRACT_BIT_OFFSETf 9458
#define IF6_2BIT_EXTRACT_BYTE_OFFSETf 9459
#define IF6_2BIT_EXTRACT_ENABLEf 9460
#define IF6_2BYTE_DROP_ENABLEf 9461
#define IF6_CAPTURE_TEST_FRAME_DATAf 9462
#define IF6_CRC_BIT_TOGGLEf 9463
#define IF6_DATA_FIFO_OVERFLOWf 9464
#define IF6_DATA_FIFO_OVERFLOW_DISINTf 9465
#define IF6_DATA_FIFO_OVERFLOW_MASKf 9466
#define IF6_DEF_Q_INDEXf 9467
#define IF6_DIAGNOSTIC_MODEf 9468
#define IF6_DROP_COUNTf 9469
#define IF6_DROP_TEST_FRAMESf 9470
#define IF6_DRR_STAGEf 9471
#define IF6_EREQ_FIFO_OVERFLOWf 9472
#define IF6_EREQ_FIFO_OVERFLOW_DISINTf 9473
#define IF6_EREQ_FIFO_OVERFLOW_MASKf 9474
#define IF6_ERRORf 9475
#define IF6_ERROR_DISINTf 9476
#define IF6_ERROR_MASKf 9477
#define IF6_HDR_HEC_BIT_TOGGLEf 9478
#define IF6_MAX_PACKET_ERRORf 9479
#define IF6_MAX_PACKET_ERROR_DISINTf 9480
#define IF6_MAX_PACKET_ERROR_MASKf 9481
#define IF6_MIN_PACKET_ERRORf 9482
#define IF6_MIN_PACKET_ERROR_DISINTf 9483
#define IF6_MIN_PACKET_ERROR_MASKf 9484
#define IF6_MISSING_SOPf 9485
#define IF6_MISSING_SOP_DISINTf 9486
#define IF6_MISSING_SOP_MASKf 9487
#define IF6_TEST_HALT_ENf 9488
#define IF6_UNEXPECTED_SOPf 9489
#define IF6_UNEXPECTED_SOP_DISINTf 9490
#define IF6_UNEXPECTED_SOP_MASKf 9491
#define IFACE_2ND_GRANT_BEFORE_1ST_DQf 9492
#define IFG_ACCT_SELf 9493
#define IFH_31_0f 9494
#define IFH_63_32f 9495
#define IFH_79_64f 9496
#define IFID_MASKf 9497
#define IFID_VALUEf 9498
#define IFPf 9499
#define IFP_ACTIONS__HG_LEARN_OVERRIDEf 9500
#define IFP_ACTIONS__INTF_NUMf 9501
#define IFP_ACTIONS__L3_UC_DA_DISABLEf 9502
#define IFP_ACTIONS__L3_UC_SA_DISABLEf 9503
#define IFP_ACTIONS__L3_UC_TTL_DISABLEf 9504
#define IFP_ACTIONS__L3_UC_VLAN_DISABLEf 9505
#define IFP_ACTIONS__MAC_ADDRESSf 9506
#define IFP_ACTIONS__RESERVED_0f 9507
#define IFP_ACTIONS__VNTAGf 9508
#define IFP_ACTIONS__VNTAG_ACTIONf 9509
#define IFP_BYPASS_ENABLEf 9510
#define IFP_COUNTER_MUX_DATA_STAGING_PAR_ERRf 9511
#define IFP_COUNTER_PAR_ERRf 9512
#define IFP_DEBUG_FILTER_MASKf 9513
#define IFP_DEBUG_FILTER_MODEf 9514
#define IFP_ING_DVP_2_PAR_ERRf 9515
#define IFP_L2_TUNNEL_PAYLOAD_FIELD_SELf 9516
#define IFP_METER_MUX_DATA_STAGING_PAR_ERRf 9517
#define IFP_METER_PAR_ERRf 9518
#define IFP_POLICY_PAR_ERRf 9519
#define IFP_POLICY_TABLE_INTRf 9520
#define IFP_REDIRECTION_PROFILE_DCMf 9521
#define IFP_REDIRECTION_PROFILE_PAR_ERRf 9522
#define IFP_REDIRECTION_PROFILE_PMf 9523
#define IFP_REDIRECTION_PROFILE_TMf 9524
#define IFP_REDIRECTION_PROFILE_WWf 9525
#define IFP_STORM_CONTROL_PAR_ERRf 9526
#define IFP_STORM_PAR_ERRf 9527
#define IF_CONTAINER_MODEf 9528
#define IF_IDf 9529
#define IF_SELf 9530
#define IGBP_FULLf 9531
#define IGBP_OKf 9532
#define IGERRORPOINTERf 9533
#define IGMP_ENABLEf 9534
#define IGMP_PKTS_UNICAST_IGNOREf 9535
#define IGMP_PKT_DROPf 9536
#define IGMP_PKT_TO_CPUf 9537
#define IGMP_QUERY_FWD_ACTIONf 9538
#define IGMP_QUERY_TO_CPUf 9539
#define IGMP_REP_LEAVE_FWD_ACTIONf 9540
#define IGMP_REP_LEAVE_TO_CPUf 9541
#define IGMP_UNKNOWN_MSG_FWD_ACTIONf 9542
#define IGMP_UNKNOWN_MSG_TO_CPUf 9543
#define IGNORECRCf 9544
#define IGNORE_ADR_ALIGN_ENf 9545
#define IGNORE_DBUS_PERRf 9546
#define IGNORE_DPEO0f 9547
#define IGNORE_DPEO1f 9548
#define IGNORE_FRXERRORf 9549
#define IGNORE_GRE_TUNNEL_CHECKSUMf 9550
#define IGNORE_HEC_ERRf 9551
#define IGNORE_HG_HDR_DONOT_LEARNf 9552
#define IGNORE_HG_HDR_HDR_EXT_LENf 9553
#define IGNORE_HG_HDR_LAG_FAILOVERf 9554
#define IGNORE_HG_LAG_FAILOVERf 9555
#define IGNORE_IPMC_L2_BITMAPf 9556
#define IGNORE_IPMC_L3_BITMAPf 9557
#define IGNORE_LOWSIGf 9558
#define IGNORE_MMU_BKP_REMOTE_PKTf 9559
#define IGNORE_MMU_BKP_TXDMA_PKTf 9560
#define IGNORE_MODID_LKUPSf 9561
#define IGNORE_MY_MODIDf 9562
#define IGNORE_PKT_TAGf 9563
#define IGNORE_PORT_FULLf 9564
#define IGNORE_PORT_IDf 9565
#define IGNORE_PPD0_PRESERVE_QOSf 9566
#define IGNORE_PPD2_PRESERVE_QOSf 9567
#define IGNORE_PPD3_PRESERVE_QOSf 9568
#define IGNORE_QTAGf 9569
#define IGNORE_RBUS_PERRf 9570
#define IGNORE_TAGf 9571
#define IGNORE_TX_PAUSEf 9572
#define IGNORE_UDP_CHECKSUMf 9573
#define IGNORE_UDP_TUNNEL_CHECKSUMf 9574
#define IGPERR0f 9575
#define IGPERR1f 9576
#define IGPERR2f 9577
#define IGPERR3f 9578
#define IGPERR4f 9579
#define IGPERR5f 9580
#define IGPERR6f 9581
#define IGPERR7f 9582
#define IGPERR8f 9583
#define IIF_ENTRY_SRCH_AVAIL_BITSf 9584
#define IINTFf 9585
#define IIPMC_RESERVEDf 9586
#define IIR_FCRf 9587
#define IITRFLINf 9588
#define IITRFLINACKf 9589
#define IL0_CTRL_CORRECTED_ERRORf 9590
#define IL0_CTRL_CORRECTED_ERROR_DISINTf 9591
#define IL0_CTRL_ENABLE_ECCf 9592
#define IL0_CTRL_FORCE_UNCORRECTABLE_ERRORf 9593
#define IL0_CTRL_UNCORRECTED_ERRORf 9594
#define IL0_CTRL_UNCORRECTED_ERROR_DISINTf 9595
#define IL0_DCMf 9596
#define IL0_ENf 9597
#define IL0_LOGIC_RESET_Nf 9598
#define IL0_LSB_CORRECTED_ERRORf 9599
#define IL0_LSB_CORRECTED_ERROR_DISINTf 9600
#define IL0_LSB_ENABLE_ECCf 9601
#define IL0_LSB_FORCE_UNCORRECTABLE_ERRORf 9602
#define IL0_LSB_UNCORRECTED_ERRORf 9603
#define IL0_LSB_UNCORRECTED_ERROR_DISINTf 9604
#define IL0_MSB_CORRECTED_ERRORf 9605
#define IL0_MSB_CORRECTED_ERROR_DISINTf 9606
#define IL0_MSB_ENABLE_ECCf 9607
#define IL0_MSB_FORCE_UNCORRECTABLE_ERRORf 9608
#define IL0_MSB_UNCORRECTED_ERRORf 9609
#define IL0_MSB_UNCORRECTED_ERROR_DISINTf 9610
#define IL0_PSM_VDDf 9611
#define IL0_SYS_RESET_Nf 9612
#define IL1_CTRL_CORRECTED_ERRORf 9613
#define IL1_CTRL_CORRECTED_ERROR_DISINTf 9614
#define IL1_CTRL_ENABLE_ECCf 9615
#define IL1_CTRL_FORCE_UNCORRECTABLE_ERRORf 9616
#define IL1_CTRL_UNCORRECTED_ERRORf 9617
#define IL1_CTRL_UNCORRECTED_ERROR_DISINTf 9618
#define IL1_DCMf 9619
#define IL1_ENf 9620
#define IL1_LOGIC_RESET_Nf 9621
#define IL1_LSB_CORRECTED_ERRORf 9622
#define IL1_LSB_CORRECTED_ERROR_DISINTf 9623
#define IL1_LSB_ENABLE_ECCf 9624
#define IL1_LSB_FORCE_UNCORRECTABLE_ERRORf 9625
#define IL1_LSB_UNCORRECTED_ERRORf 9626
#define IL1_LSB_UNCORRECTED_ERROR_DISINTf 9627
#define IL1_MSB_CORRECTED_ERRORf 9628
#define IL1_MSB_CORRECTED_ERROR_DISINTf 9629
#define IL1_MSB_ENABLE_ECCf 9630
#define IL1_MSB_FORCE_UNCORRECTABLE_ERRORf 9631
#define IL1_MSB_UNCORRECTED_ERRORf 9632
#define IL1_MSB_UNCORRECTED_ERROR_DISINTf 9633
#define IL1_PRI_BITMAPf 9634
#define IL1_PSM_VDDf 9635
#define IL1_SYS_RESET_Nf 9636
#define IL2LUf 9637
#define IL2LU_1f 9638
#define IL2LU_2f 9639
#define IL2LU_3f 9640
#define IL2MCf 9641
#define IL3LUf 9642
#define IL3MCf 9643
#define IL3MC_BYPASS_ENABLEf 9644
#define IL3MC_ERB_INTRf 9645
#define IL3_BYPASS_ENABLEf 9646
#define ILLEGAL_CELL_PBIf 9647
#define ILLEGAL_CELL_PBI_DISINTf 9648
#define ILL_SRAM_ACCf 9649
#define ILPMf 9650
#define ILTOMC_RESERVEDf 9651
#define IL_CREDIT_0f 9652
#define IL_CREDIT_INFLIGHTf 9653
#define IL_CREDIT_MAXf 9654
#define IL_CREDIT_RDPTRf 9655
#define IL_CREDIT_WRPTRf 9656
#define IL_ECC_ERROR_L1_STATUSf 9657
#define IL_FIFO0_OVERFLOWf 9658
#define IL_FIFO0_OVERFLOW_DISINTf 9659
#define IL_FIFO1_OVERFLOWf 9660
#define IL_FIFO1_OVERFLOW_DISINTf 9661
#define IL_FLOWCONTROL_IB_RX_INTF_DOWN_DISINTf 9662
#define IL_FLOWCONTROL_IB_RX_LANE_DOWN_DISINTf 9663
#define IL_FLOWCONTROL_INTSTS_IB_RX_INTF_DOWNf 9664
#define IL_FLOWCONTROL_INTSTS_IB_RX_LANE_DOWNf 9665
#define IL_FLOWCONTROL_INTSTS_OOB_CRC4ERRf 9666
#define IL_FLOWCONTROL_INTSTS_OOB_RX_INTF_DOWNf 9667
#define IL_FLOWCONTROL_INTSTS_OOB_RX_LANE_DOWNf 9668
#define IL_FLOWCONTROL_INTSTS_OOB_RX_OVERFLOWf 9669
#define IL_FLOWCONTROL_L1_STATUSf 9670
#define IL_FLOWCONTROL_OOB_RX_CRC4ERR_DISINTf 9671
#define IL_FLOWCONTROL_OOB_RX_INTF_DOWN_DISINTf 9672
#define IL_FLOWCONTROL_OOB_RX_INTF_STATUSf 9673
#define IL_FLOWCONTROL_OOB_RX_LANE_DOWN_DISINTf 9674
#define IL_FLOWCONTROL_OOB_RX_LANE_STATUSf 9675
#define IL_FLOWCONTROL_OOB_RX_OVERFLOW_DISINTf 9676
#define IL_FLOWCONTROL_RXFC_OVERRIDE_ENABLEf 9677
#define IL_FLOWCONTROL_RXFC_OVRVAL0f 9678
#define IL_FLOWCONTROL_RXFC_OVRVAL1f 9679
#define IL_FLOWCONTROL_RXFC_STS0f 9680
#define IL_FLOWCONTROL_RXFC_STS1f 9681
#define IL_FLOWCONTROL_TXFC_OVERRIDE_ENABLEf 9682
#define IL_FLOWCONTROL_TXFC_OVRVAL0f 9683
#define IL_FLOWCONTROL_TXFC_OVRVAL1f 9684
#define IL_FLOWCONTROL_TXFC_STS0f 9685
#define IL_FLOWCONTROL_TXFC_STS1f 9686
#define IL_LOOPBACK_FC_ENABLEf 9687
#define IL_LOOPBACK_L1_ENABLEf 9688
#define IL_LOOPBACK_L2_ENABLEf 9689
#define IL_LOOPBACK_MASK_L1_DATAf 9690
#define IL_LOOPBACK_MASK_L2_DATAf 9691
#define IL_LOOPBACK_MASK_R1_DATAf 9692
#define IL_LOOPBACK_R1_ENABLEf 9693
#define IL_PKTCAP_CAPTURE_MODEf 9694
#define IL_PKTCAP_CHANNEL_SEL0f 9695
#define IL_PKTCAP_CHANNEL_SEL1f 9696
#define IL_PKTCAP_DATAPATH_SELf 9697
#define IL_PKTCAP_DONEf 9698
#define IL_PKTCAP_GOf 9699
#define IL_PKTCAP_PKTHDRf 9700
#define IL_PKTINJ_CHQIDf 9701
#define IL_PKTINJ_DONEf 9702
#define IL_PKTINJ_ENABLEf 9703
#define IL_PKTINJ_GOf 9704
#define IL_PKTINJ_INCRMODE_CHQID_ENABLEf 9705
#define IL_PKTINJ_INCRMODE_MAX_CHQIDf 9706
#define IL_PKTINJ_INCRMODE_MAX_PKTLENf 9707
#define IL_PKTINJ_INCRMODE_PKTLEN_ENABLEf 9708
#define IL_PKTINJ_PAYLOAD_OFFSETf 9709
#define IL_PKTINJ_PAYLOAD_PATTERNf 9710
#define IL_PKTINJ_PKTHDRf 9711
#define IL_PKTINJ_PKTLENf 9712
#define IL_PKTINJ_PKT_COUNTf 9713
#define IL_PKTINJ_PKT_IPGf 9714
#define IL_PKTINJ_RANDOM_RANGEf 9715
#define IL_PKTINJ_SELECT_TX_PATHf 9716
#define IL_PKTINJ_TIMER_VALUEf 9717
#define IL_PKTINJ_TIMER_VALUE_MSBf 9718
#define IL_RX_CHAN_ENABLE0f 9719
#define IL_RX_CHAN_ENABLE1f 9720
#define IL_RX_ERRDET0_L1_STATUSf 9721
#define IL_RX_ERRDET1_L1_STATUSf 9722
#define IL_RX_ERRDET2_L1_STATUSf 9723
#define IL_RX_ERRDET3_L1_STATUSf 9724
#define IL_RX_ERRDET4_L1_STATUSf 9725
#define IL_RX_ERRDET5_L1_STATUSf 9726
#define IL_RX_INVCHAN_ERRSTATf 9727
#define IL_RX_INVCHAN_ERRSTAT_DISINTf 9728
#define IL_RX_LBUS_ERRSTATf 9729
#define IL_RX_LBUS_ERRSTAT_DISINTf 9730
#define IL_RX_MAX_PACKET_SIZEf 9731
#define IL_RX_STAT0_CORRECTED_ERRORf 9732
#define IL_RX_STAT0_CORRECTED_ERROR_DISINTf 9733
#define IL_RX_STAT0_ECC_ERROR_ADDRESSf 9734
#define IL_RX_STAT0_ENABLE_ECCf 9735
#define IL_RX_STAT0_FORCE_UNCORRECTABLE_ERRORf 9736
#define IL_RX_STAT0_UNCORRECTED_ERRORf 9737
#define IL_RX_STAT0_UNCORRECTED_ERROR_DISINTf 9738
#define IL_RX_STAT1_CORRECTED_ERRORf 9739
#define IL_RX_STAT1_CORRECTED_ERROR_DISINTf 9740
#define IL_RX_STAT1_ECC_ERROR_ADDRESSf 9741
#define IL_RX_STAT1_ENABLE_ECCf 9742
#define IL_RX_STAT1_FORCE_UNCORRECTABLE_ERRORf 9743
#define IL_RX_STAT1_UNCORRECTED_ERRORf 9744
#define IL_RX_STAT1_UNCORRECTED_ERROR_DISINTf 9745
#define IL_RX_STAT2_CORRECTED_ERRORf 9746
#define IL_RX_STAT2_CORRECTED_ERROR_DISINTf 9747
#define IL_RX_STAT2_ECC_ERROR_ADDRESSf 9748
#define IL_RX_STAT2_ENABLE_ECCf 9749
#define IL_RX_STAT2_FORCE_UNCORRECTABLE_ERRORf 9750
#define IL_RX_STAT2_UNCORRECTED_ERRORf 9751
#define IL_RX_STAT2_UNCORRECTED_ERROR_DISINTf 9752
#define IL_STATS_RXSAT0_STATUSf 9753
#define IL_STATS_RXSAT1_STATUSf 9754
#define IL_STATS_RX_DISINTf 9755
#define IL_STATS_RX_SATURATEDf 9756
#define IL_STATS_TXSAT0_STATUSf 9757
#define IL_STATS_TXSAT1_STATUSf 9758
#define IL_STATS_TX_DISINTf 9759
#define IL_STATS_TX_SATURATEDf 9760
#define IL_STAT_RX_ALIGNED_ERRf 9761
#define IL_STAT_RX_ALIGNED_ERR_DISINTf 9762
#define IL_STAT_RX_BAD_TYPE_ERRf 9763
#define IL_STAT_RX_BAD_TYPE_ERR_DISINTf 9764
#define IL_STAT_RX_BURSTMAX_ERRf 9765
#define IL_STAT_RX_BURSTMAX_ERR_DISINTf 9766
#define IL_STAT_RX_BURST_ERRf 9767
#define IL_STAT_RX_BURST_ERR_DISINTf 9768
#define IL_STAT_RX_CRC24_ERRf 9769
#define IL_STAT_RX_CRC24_ERR_DISINTf 9770
#define IL_STAT_RX_CRC32_ERRf 9771
#define IL_STAT_RX_CRC32_ERR_DISINTf 9772
#define IL_STAT_RX_DESCRAM_ERRf 9773
#define IL_STAT_RX_DESCRAM_ERR_DISINTf 9774
#define IL_STAT_RX_FRAMING_ERRf 9775
#define IL_STAT_RX_FRAMING_ERR_DISINTf 9776
#define IL_STAT_RX_MEOP_ERRf 9777
#define IL_STAT_RX_MEOP_ERR_DISINTf 9778
#define IL_STAT_RX_MF_ERRf 9779
#define IL_STAT_RX_MF_ERR_DISINTf 9780
#define IL_STAT_RX_MF_LEN_ERRf 9781
#define IL_STAT_RX_MF_LEN_ERR_DISINTf 9782
#define IL_STAT_RX_MF_REPEAT_ERRf 9783
#define IL_STAT_RX_MF_REPEAT_ERR_DISINTf 9784
#define IL_STAT_RX_MISALIGNEDf 9785
#define IL_STAT_RX_MISALIGNED_DISINTf 9786
#define IL_STAT_RX_MSOP_ERRf 9787
#define IL_STAT_RX_MSOP_ERR_DISINTf 9788
#define IL_STAT_RX_OVERFLOW_ERRf 9789
#define IL_STAT_RX_OVERFLOW_ERR_DISINTf 9790
#define IL_STAT_RX_SYNCED_ERRf 9791
#define IL_STAT_RX_SYNCED_ERR_DISINTf 9792
#define IL_STAT_TX_BURST_ERRf 9793
#define IL_STAT_TX_BURST_ERR_DISINTf 9794
#define IL_STAT_TX_OVERFLOW_ERRf 9795
#define IL_STAT_TX_OVERFLOW_ERR_DISINTf 9796
#define IL_STAT_TX_UNDERFLOW_ERRf 9797
#define IL_STAT_TX_UNDERFLOW_ERR_DISINTf 9798
#define IL_TMf 9799
#define IL_TREX2_DEBUG_LOCKf 9800
#define IL_TX_CHAN_ENABLE0f 9801
#define IL_TX_CHAN_ENABLE1f 9802
#define IL_TX_CHUPD_ERRSTATf 9803
#define IL_TX_CHUPD_ERRSTAT_DISINTf 9804
#define IL_TX_ERRDET0_L1_STATUSf 9805
#define IL_TX_INVCHAN_ERRSTATf 9806
#define IL_TX_INVCHAN_ERRSTAT_DISINTf 9807
#define IL_TX_MAX_PACKET_SIZEf 9808
#define IL_TX_OVFOUTf 9809
#define IL_TX_OVFOUT_DISINTf 9810
#define IL_TX_OVF_ERRSTATf 9811
#define IL_TX_OVF_ERRSTAT_DISINTf 9812
#define IL_TX_STAT0_CORRECTED_ERRORf 9813
#define IL_TX_STAT0_CORRECTED_ERROR_DISINTf 9814
#define IL_TX_STAT0_ECC_ERROR_ADDRESSf 9815
#define IL_TX_STAT0_ENABLE_ECCf 9816
#define IL_TX_STAT0_FORCE_UNCORRECTABLE_ERRORf 9817
#define IL_TX_STAT0_UNCORRECTED_ERRORf 9818
#define IL_TX_STAT0_UNCORRECTED_ERROR_DISINTf 9819
#define IL_TX_STAT1_CORRECTED_ERRORf 9820
#define IL_TX_STAT1_CORRECTED_ERROR_DISINTf 9821
#define IL_TX_STAT1_ECC_ERROR_ADDRESSf 9822
#define IL_TX_STAT1_ENABLE_ECCf 9823
#define IL_TX_STAT1_FORCE_UNCORRECTABLE_ERRORf 9824
#define IL_TX_STAT1_UNCORRECTED_ERRORf 9825
#define IL_TX_STAT1_UNCORRECTED_ERROR_DISINTf 9826
#define IM0_LOCAL_MTPf 9827
#define IM0_MTP_INDEXf 9828
#define IM1_LOCAL_MTPf 9829
#define IM1_MTP_INDEXf 9830
#define IMBPf 9831
#define IMIRRORf 9832
#define IMIRROR_BITMAP_PAR_ERRf 9833
#define IMIRROR_BITMAP_TMf 9834
#define IMIRROR_DISINTf 9835
#define IMIRROR_SELf 9836
#define IMPLSf 9837
#define IMPLS_TD_B0f 9838
#define IMPMATCHf 9839
#define IM_LOCAL_MTPf 9840
#define IM_MODEf 9841
#define IM_MTP_INDEXf 9842
#define IM_MTP_INDEX0f 9843
#define IM_MTP_INDEX1f 9844
#define INACTIVITY_DURATIONf 9845
#define INACTIVITY_DURATION_Af 9846
#define INACTIVITY_DURATION_Bf 9847
#define INCf 9848
#define INCLUDE_L2f 9849
#define INCOMING_TAG_STATUSf 9850
#define INCOMING_VIDSf 9851
#define INCOUNTERf 9852
#define INCR_MODEf 9853
#define INCR_PATTf 9854
#define INDEXf 9855
#define INFf 9856
#define INFLIGHTBUFFCNTf 9857
#define INFLIGHT_FLAGf 9858
#define INGBUFOVERFLOWf 9859
#define INGCELLRESETLIMITf 9860
#define INGMASKf 9861
#define INGMRf 9862
#define INGPKTRESETLIMITf 9863
#define INGRESS_FILTER_LISTf 9864
#define INGRESS_MIRRORf 9865
#define INGRESS_PORTf 9866
#define INGRESS_PORT_OFFSETf 9867
#define INGRESS_PORT_PG_CH_BASEf 9868
#define INGRESS_PORT_PG_ENAf 9869
#define INGRESS_RBRIDGE_EQ_EGRESS_RBRIDGE_DROPf 9870
#define INGRESS_TAGGEDf 9871
#define INGRES_PORT_PG_PORT_ENAf 9872
#define INGR_MIRRORf 9873
#define ING_1588_TS_ENABLEf 9874
#define ING_1588_TS_PROFILE_PTRf 9875
#define ING_1588_UNKNOWN_VERSION_TOCPUf 9876
#define ING_BASEf 9877
#define ING_BUF_CELL_OBSf 9878
#define ING_CELLBUF_ERRf 9879
#define ING_DVP_PAR_ERRf 9880
#define ING_DVP_TABLE_PMf 9881
#define ING_DVP_TABLE_TMf 9882
#define ING_EGRMSKBMAP_PAR_ERRf 9883
#define ING_EGRMSKBMAP_TMf 9884
#define ING_ENf 9885
#define ING_ETH_BLK_NUMf 9886
#define ING_EVENT_SEL_MODEf 9887
#define ING_FLEX_CTR_POOL_0_COUNTER_TABLE_INTR_STATUSf 9888
#define ING_FLEX_CTR_POOL_0_OFFSET_TABLE_INTR_STATUSf 9889
#define ING_FLEX_CTR_POOL_1_COUNTER_TABLE_INTR_STATUSf 9890
#define ING_FLEX_CTR_POOL_1_OFFSET_TABLE_INTR_STATUSf 9891
#define ING_FLEX_CTR_POOL_2_COUNTER_TABLE_INTR_STATUSf 9892
#define ING_FLEX_CTR_POOL_2_OFFSET_TABLE_INTR_STATUSf 9893
#define ING_FLEX_CTR_POOL_3_COUNTER_TABLE_INTR_STATUSf 9894
#define ING_FLEX_CTR_POOL_3_OFFSET_TABLE_INTR_STATUSf 9895
#define ING_FLEX_CTR_POOL_4_COUNTER_TABLE_INTR_STATUSf 9896
#define ING_FLEX_CTR_POOL_4_OFFSET_TABLE_INTR_STATUSf 9897
#define ING_FLEX_CTR_POOL_5_COUNTER_TABLE_INTR_STATUSf 9898
#define ING_FLEX_CTR_POOL_5_OFFSET_TABLE_INTR_STATUSf 9899
#define ING_FLEX_CTR_POOL_6_COUNTER_TABLE_INTR_STATUSf 9900
#define ING_FLEX_CTR_POOL_6_OFFSET_TABLE_INTR_STATUSf 9901
#define ING_FLEX_CTR_POOL_7_COUNTER_TABLE_INTR_STATUSf 9902
#define ING_FLEX_CTR_POOL_7_OFFSET_TABLE_INTR_STATUSf 9903
#define ING_HIGIG_TRUNK_OVERRIDE_PROFILE_PAR_ERRf 9904
#define ING_HIGIG_TRUNK_OVERRIDE_PROFILE_PMf 9905
#define ING_HIGIG_TRUNK_OVERRIDE_PROFILE_TMf 9906
#define ING_IPFIX_EOP_PAR_ERRf 9907
#define ING_IPFIX_EXPORT_PAR_ERRf 9908
#define ING_IPFIX_FLOW_PAR_ERRf 9909
#define ING_IPFIX_SESS_PAR_ERRf 9910
#define ING_ITAG_ACTIONf 9911
#define ING_L3_NEXT_HOP_DCMf 9912
#define ING_L3_NEXT_HOP_PMf 9913
#define ING_L3_NEXT_HOP_TMf 9914
#define ING_L3_NEXT_HOP_WWf 9915
#define ING_MAP_ENf 9916
#define ING_MIRROR_ENABLEf 9917
#define ING_MOD_MAP_IDf 9918
#define ING_MOD_MAP_RAM_PMf 9919
#define ING_MOD_MAP_RAM_TMf 9920
#define ING_MOD_TMf 9921
#define ING_MPLS_EXP_MAPPING_PMf 9922
#define ING_MPLS_EXP_MAPPING_TMf 9923
#define ING_NHOP_PAR_ERRf 9924
#define ING_OTAG_ACTIONf 9925
#define ING_OUTER_DOT1P_MAPPING_TABLE_PMf 9926
#define ING_OUTER_DOT1P_MAPPING_TABLE_TMf 9927
#define ING_PEf 9928
#define ING_PE_CLRf 9929
#define ING_PE_ENf 9930
#define ING_PORT_BITMAPf 9931
#define ING_PORT_BITMAP_W0f 9932
#define ING_PORT_BITMAP_W1f 9933
#define ING_PORT_BITMAP_W2f 9934
#define ING_PORT_ENf 9935
#define ING_PORT_NUMf 9936
#define ING_PORT_NUM_MASKf 9937
#define ING_PRI_CNG_MAP_INTRf 9938
#define ING_PRI_CNG_MAP_PAR_ERRf 9939
#define ING_PRI_CNG_MAP_PMf 9940
#define ING_PRI_CNG_MAP_TMf 9941
#define ING_PWE_TERM_BYTE_COUNTERS_TMf 9942
#define ING_PWE_TERM_PACKET_COUNTERS_TMf 9943
#define ING_PWE_TERM_SEQNUM_DCMf 9944
#define ING_PWE_TERM_SEQNUM_PMf 9945
#define ING_PWE_TERM_SEQNUM_TMf 9946
#define ING_PW_TERM_SEQ_NUM_PAR_ERRf 9947
#define ING_QUEUE_MAP_PAR_ERRf 9948
#define ING_QUEUE_MAP_TMf 9949
#define ING_SERVICE_COUNTER_TABLE_DCMf 9950
#define ING_SERVICE_COUNTER_TABLE_PAR_ERRf 9951
#define ING_SERVICE_COUNTER_TABLE_PMf 9952
#define ING_SERVICE_COUNTER_TABLE_TMf 9953
#define ING_STATS_PIPELINE_STAGE_NUMf 9954
#define ING_STAT_COUNTERS_NUMf 9955
#define ING_SW_ENC_DEC_TCAMf 9956
#define ING_TAGGEDf 9957
#define ING_UNTAGGED_PHB_PAR_ERRf 9958
#define ING_VINTF_BYTE_COUNTER_TMf 9959
#define ING_VINTF_COUNTER_TABLE_DCMf 9960
#define ING_VINTF_COUNTER_TABLE_PAR_ERRf 9961
#define ING_VINTF_COUNTER_TABLE_PMf 9962
#define ING_VINTF_COUNTER_TABLE_TMf 9963
#define ING_VINTF_PACKET_COUNTER_TMf 9964
#define ING_VLAN_TAG_ACTION_PROFILE_PMf 9965
#define ING_VLAN_TAG_ACTION_PROFILE_TMf 9966
#define INITf 9967
#define INITAREFINTVf 9968
#define INITBUFf 9969
#define INITBUF_ECC_ENf 9970
#define INITBUF_TMf 9971
#define INITIALIZEf 9972
#define INITIAL_CRCf 9973
#define INITIAL_ING_L3_NEXT_HOP_INTRf 9974
#define INITIAL_ING_L3_NEXT_HOP_PMf 9975
#define INITIAL_ING_L3_NEXT_HOP_TMf 9976
#define INITIAL_ING_L3_NEXT_HOP_WWf 9977
#define INITIAL_ING_NHOP_PAR_ERRf 9978
#define INITIAL_L3_ECMP_GROUP_PMf 9979
#define INITIAL_L3_ECMP_PMf 9980
#define INITIAL_L3_ECMP_TMf 9981
#define INITIAL_L3_ECMP_WWf 9982
#define INITIAL_NHOP_PAR_ERRf 9983
#define INITIAL_PROT_NHI_TABLE_PMf 9984
#define INITRAMAf 9985
#define INITRAMBf 9986
#define INITWAITINTVf 9987
#define INIT_CHN0f 9988
#define INIT_CHN1f 9989
#define INIT_DATAf 9990
#define INIT_DONEf 9991
#define INIT_DONE_CTLf 9992
#define INIT_DONE_DATA0_LSBf 9993
#define INIT_DONE_DATA0_MSBf 9994
#define INIT_DONE_DATA1_LSBf 9995
#define INIT_DONE_DATA1_MSBf 9996
#define INIT_DONE_DISINTf 9997
#define INIT_DONE_MEM0f 9998
#define INIT_DONE_MEM1f 9999
#define INIT_DONE_MEM2f 10000
#define INIT_DONE_MEM3f 10001
#define INIT_DONE_MEM4f 10002
#define INIT_EGR_STATSf 10003
#define INIT_FLLf 10004
#define INIT_IDLEf 10005
#define INIT_ING_STATSf 10006
#define INIT_KEYf 10007
#define INIT_MEM0f 10008
#define INIT_MEM1f 10009
#define INIT_MEM2f 10010
#define INIT_MEM3f 10011
#define INIT_MEM4f 10012
#define INIT_MRS_NUMf 10013
#define INIT_QMGR_FLLf 10014
#define INIT_QMGR_FLL_DONEf 10015
#define INIT_READYf 10016
#define INIT_STATE_0f 10017
#define INIT_STATE_1f 10018
#define INIT_STATE_2f 10019
#define INIT_STATE_3f 10020
#define INIT_VALf 10021
#define INIT_WAIT_DONEf 10022
#define INJECTf 10023
#define INJECT_EP0f 10024
#define INJECT_EP1f 10025
#define INJECT_QM0f 10026
#define INJECT_QM1f 10027
#define INNER_IP_TYPEf 10028
#define INNER_IP_TYPE_MASKf 10029
#define INNER_TAGf 10030
#define INNER_TAG_TYPE_FIELDf 10031
#define INNER_TPIDf 10032
#define INNER_VLAN_ACTIONSf 10033
#define INNER_VLAN_RANGE_IDXf 10034
#define INNER_VLAN_TAGf 10035
#define INNER_VLAN_TAG_ENABLEf 10036
#define INPUT_PORT_RX_ENABLEf 10037
#define INPUT_PORT_RX_ENABLE_HIf 10038
#define INPUT_PORT_RX_ENABLE_LOf 10039
#define INPUT_PRIORITYf 10040
#define INPUT_PRIORITY_CAPTf 10041
#define INPUT_PRIORITY_MASKf 10042
#define INPUT_PRIORITY_VALUEf 10043
#define INPUT_THRESHOLD_BYPASSf 10044
#define INSERT_2B_ENABLEf 10045
#define INSERT_2B_EXTENDf 10046
#define INSERT_2B_SELf 10047
#define INSERT_BUBBLE_ENf 10048
#define INSERT_CLASS_TAGf 10049
#define INSERT_L3_MPLS_LABEL1f 10050
#define INSERT_L3_MPLS_LABEL2f 10051
#define INSERT_LEAST_FULL_HALFf 10052
#define INSERT_SECTAGf 10053
#define INSERT_TLVf 10054
#define INSERT_TUNNEL_LABELf 10055
#define INSTf 10056
#define INSTANCE_NUMf 10057
#define INST_PORT_LOADINGf 10058
#define INST_PORT_QSIZEf 10059
#define INTCLRf 10060
#define INTEGRATION_MODE_CONTROLf 10061
#define INTEG_MODE_CTRLf 10062
#define INTENABLEf 10063
#define INTERFACE_DOWN_INT_VECTORf 10064
#define INTERFACE_NUMf 10065
#define INTERFACE_OVERLAY_ENABLEf 10066
#define INTERFACE_TLVf 10067
#define INTERLAKENf 10068
#define INTERLEAVE_PARITYf 10069
#define INTERNAL_LBCKf 10070
#define INTERNAL_REQDf 10071
#define INTERNAL_SELf 10072
#define INTERRUPTf 10073
#define INTERRUPT_CLRf 10074
#define INTERRUPT_STATUSf 10075
#define INTERVAL_LENGTHf 10076
#define INTFf 10077
#define INTF1_INTR_DISINTf 10078
#define INTFI_INTRf 10079
#define INTF_NUMf 10080
#define INTF_NUM_0f 10081
#define INTF_NUM_1f 10082
#define INTF_NUM_2f 10083
#define INTF_NUM_3f 10084
#define INTR_0f 10085
#define INTR_1f 10086
#define INTR_SEL_DES_PKT_CH0f 10087
#define INTR_SEL_DES_PKT_CH1f 10088
#define INTR_SEL_DES_PKT_CH2f 10089
#define INTR_SEL_DES_PKT_CH3f 10090
#define INTR_WAIT_CYCLESf 10091
#define INT_CLRf 10092
#define INT_CTRf 10093
#define INT_DEf 10094
#define INT_DISf 10095
#define INT_EDGEf 10096
#define INT_ENf 10097
#define INT_ENABLEf 10098
#define INT_ETYPEf 10099
#define INT_EXTf 10100
#define INT_FLAGf 10101
#define INT_MSKf 10102
#define INT_MSTATf 10103
#define INT_PHY_CLAUSE_45f 10104
#define INT_PKT_PTRf 10105
#define INT_PRIf 10106
#define INT_PRI_KEYf 10107
#define INT_PRI_MASKf 10108
#define INT_QUEUE_TYPEf 10109
#define INT_SRC_ENf 10110
#define INT_STATf 10111
#define INT_TYPEf 10112
#define INVALID_ADDRf 10113
#define INVALID_CMDf 10114
#define INVALID_COMMANDf 10115
#define INVALID_DEQUEUE_NUMf 10116
#define INVALID_DEQUEUE_NUM_DISINTf 10117
#define INVALID_PROG_REQf 10118
#define INVALID_VLANf 10119
#define INVERT_BIP8_GENf 10120
#define INVERT_RXCLKf 10121
#define INVERT_RX_CMD_BIPf 10122
#define INVERT_TCP_RANGE_RESULTf 10123
#define INVERT_TXCLKf 10124
#define INVERT_TX_CMD_BIPf 10125
#define INVERT_UDP_RANGE_RESULTf 10126
#define IN_BAND_CRC_ENABLEf 10127
#define IN_BAND_CRC_ERRORf 10128
#define IN_BAND_CRC_ERROR_DISINTf 10129
#define IN_DBUS_CAPT_DLYf 10130
#define IN_DBUS_CAPT_FDATf 10131
#define IN_DPR_ODDf 10132
#define IN_PROFILE_FLAGf 10133
#define IN_RDACK11f 10134
#define IN_RPR_ODDf 10135
#define IN_SMFL00f 10136
#define IN_USEf 10137
#define IPf 10138
#define IP0_TO_CMIC_PERR_INTRf 10139
#define IP1_TO_CMIC_PERR_INTRf 10140
#define IP2_TO_CMIC_PERR_INTRf 10141
#define IP4FDf 10142
#define IP4FD_DISINTf 10143
#define IP4FD_SELf 10144
#define IP6FDf 10145
#define IP6FD_DISINTf 10146
#define IP6FD_SELf 10147
#define IPARSf 10148
#define IPBMf 10149
#define IPBM_MASKf 10150
#define IPBM_SELf 10151
#define IPBM_SEL_MASKf 10152
#define IPCF_PTR_MISMATCHf 10153
#define IPFIX_CONTROLf 10154
#define IPFIX_ENABLEf 10155
#define IPFIX_FLOW_METER_IDf 10156
#define IPFIX_KEY_SELECTf 10157
#define IPFIX_SAMPLE_MODEf 10158
#define IPFIX_TIMEOUT_CNTf 10159
#define IPFIX_TIMEOUT_ENf 10160
#define IPF_BWf 10161
#define IPGR1f 10162
#define IPGR2f 10163
#define IPGTf 10164
#define IPG_CONFIG_RXf 10165
#define IPG_PREAMBLE_ADJf 10166
#define IPHDR_ERROR_L3_LOOKUP_ENABLEf 10167
#define IPIC_CASCADEf 10168
#define IPIC_E2E_HOL_ENBLf 10169
#define IPIC_E2E_IBP_ENBLf 10170
#define IPIC_ERRORSf 10171
#define IPIC_PAUSE_ENBLf 10172
#define IPIPE_IPCF_PTRf 10173
#define IPMCf 10174
#define IPMCBITMAPf 10175
#define IPMCERR_TOCPUf 10176
#define IPMCIDXAHIGHMARKERf 10177
#define IPMCIDXALOWMARKERf 10178
#define IPMCIDXBHIGHMARKERf 10179
#define IPMCIDXBLOWMARKERf 10180
#define IPMCIDXCHIGHMARKERf 10181
#define IPMCIDXCLOWMARKERf 10182
#define IPMCIDXHIGHMARKERf 10183
#define IPMCIDXINCAENf 10184
#define IPMCIDXINCBENf 10185
#define IPMCIDXINCCENf 10186
#define IPMCIDXINCENf 10187
#define IPMCIDXLOWMARKERf 10188
#define IPMCMBISTDONEf 10189
#define IPMCMBISTENf 10190
#define IPMCMBISTGOf 10191
#define IPMCPORTMISS_TOCPUf 10192
#define IPMCREPf 10193
#define IPMCREPCOUNT_STOPf 10194
#define IPMCREPLICATIONENf 10195
#define IPMCREPOVERLIMITBITMAPf 10196
#define IPMCREPOVERLIMITERRORf 10197
#define IPMCREPOVERLIMITERRORINTMASKf 10198
#define IPMCREPOVERLMTPBMf 10199
#define IPMCV4_ENABLEf 10200
#define IPMCV4_L2_ENABLEf 10201
#define IPMCV6_ENABLEf 10202
#define IPMCV6_L2_ENABLEf 10203
#define IPMC_0f 10204
#define IPMC_1f 10205
#define IPMC_2f 10206
#define IPMC_3f 10207
#define IPMC_AGED_BLOCKf 10208
#define IPMC_DO_VLANf 10209
#define IPMC_ENABLEf 10210
#define IPMC_ENTRY_V4_AVAIL_BITSf 10211
#define IPMC_ENTRY_V4_BLKCNT_BITSf 10212
#define IPMC_ENTRY_V6_AVAIL_BITSf 10213
#define IPMC_ENTRY_V6_BITSf 10214
#define IPMC_ENTRY_V6_BLKCNT_BITSf 10215
#define IPMC_ENTRY_VLD_BITSf 10216
#define IPMC_GROUP_ERROR_POINTERf 10217
#define IPMC_GROUP_ERROR_TYPEf 10218
#define IPMC_GROUP_TYPEf 10219
#define IPMC_INDEXf 10220
#define IPMC_IND_MODEf 10221
#define IPMC_INTF_NUM_MODEf 10222
#define IPMC_L3_IIFf 10223
#define IPMC_LASTf 10224
#define IPMC_MASK_LENf 10225
#define IPMC_MISS_AS_L2MCf 10226
#define IPMC_MSBUS_MAX_RETRYf 10227
#define IPMC_MTU_INDEXf 10228
#define IPMC_MTU_INDEX_0f 10229
#define IPMC_MTU_INDEX_1f 10230
#define IPMC_MTU_INDEX_2f 10231
#define IPMC_MTU_INDEX_3f 10232
#define IPMC_PTRf 10233
#define IPMC_PTR_P0f 10234
#define IPMC_PTR_P1f 10235
#define IPMC_PTR_P10f 10236
#define IPMC_PTR_P11f 10237
#define IPMC_PTR_P2f 10238
#define IPMC_PTR_P3f 10239
#define IPMC_PTR_P4f 10240
#define IPMC_PTR_P5f 10241
#define IPMC_PTR_P6f 10242
#define IPMC_PTR_P7f 10243
#define IPMC_PTR_P8f 10244
#define IPMC_PTR_P9f 10245
#define IPMC_REPLICATIONf 10246
#define IPMC_ROUTE_SAME_VLANf 10247
#define IPMC_TTL1_ERR_TOCPUf 10248
#define IPMC_TTL_ERROR_TOCPUf 10249
#define IPMC_TTL_ERR_TOCPUf 10250
#define IPMC_TUNNEL_TO_CPUf 10251
#define IPMC_TUNNEL_TYPEf 10252
#define IPMC_TUNNEL_TYPE_0f 10253
#define IPMC_TUNNEL_TYPE_1f 10254
#define IPMC_TUNNEL_TYPE_2f 10255
#define IPMC_TUNNEL_TYPE_3f 10256
#define IPMC_VLAN_LAST0f 10257
#define IPMC_VLAN_LAST1f 10258
#define IPMC_VLAN_PTR_TYPEf 10259
#define IPMC_VLAN_PTR_TYPE_MASKf 10260
#define IPMC_VLAN_TBL_CORRECTED_ERRORf 10261
#define IPMC_VLAN_TBL_CORRECTED_ERROR_DISINTf 10262
#define IPMC_VLAN_TBL_ENABLE_ECCf 10263
#define IPMC_VLAN_TBL_FORCE_UNCORRECTABLE_ERRORf 10264
#define IPMC_VLAN_TBL_PTRf 10265
#define IPMC_VLAN_TBL_PTR_TYPEf 10266
#define IPMC_VLAN_TBL_RD_SELf 10267
#define IPMC_VLAN_TBL_UNCORRECTED_ERRORf 10268
#define IPMC_VLAN_TBL_UNCORRECTED_ERROR_DISINTf 10269
#define IPORTf 10270
#define IPORT_BITMAPf 10271
#define IPORT_DIRECTIONf 10272
#define IPORT_MODEf 10273
#define IPRIf 10274
#define IPRI_CFI_SELf 10275
#define IPRI_ICFI_MAPPING_PROFILEf 10276
#define IPRI_ICFI_SELf 10277
#define IPRI_MAPPINGf 10278
#define IPRI_MAPPING_PTRf 10279
#define IPV4ENABLEf 10280
#define IPV4L3_ENABLEf 10281
#define IPV4MC__RESERVED_DATA0f 10282
#define IPV4_ACL_144_ENf 10283
#define IPV4_ACL_MODEf 10284
#define IPV4_ACL_TYPEf 10285
#define IPV4_CHKSUM_ENABLEf 10286
#define IPV4_DF_SELf 10287
#define IPV4_DIP_MASKf 10288
#define IPV4_DST_HASH_ENABLEf 10289
#define IPV4_ENABLEf 10290
#define IPV4_FIELD_BITMAP_Af 10291
#define IPV4_FIELD_BITMAP_Bf 10292
#define IPV4_FIRST_FRAG_CHECK_ENABLEf 10293
#define IPV4_FRAGMENTATION_CHECKf 10294
#define IPV4_FWD_MODEf 10295
#define IPV4_HDR_CHECK_DROP_ENABLEf 10296
#define IPV4_HEADER_CHECKSUM_CHECKf 10297
#define IPV4_HEADER_LENGTH_CHECKf 10298
#define IPV4_HIT_BIT_MODEf 10299
#define IPV4_IDf 10300
#define IPV4_ID_MASKf 10301
#define IPV4_KEYf 10302
#define IPV4_KEY_UNUSEDf 10303
#define IPV4_LENGTH_CHECKf 10304
#define IPV4_MC_MACDA_CHECK_ENABLEf 10305
#define IPV4_MC_ROUTER_ADV_PKT_FWD_ACTIONf 10306
#define IPV4_MC_ROUTER_ADV_PKT_TO_CPUf 10307
#define IPV4_MINIMUM_LENGTH_CHECKf 10308
#define IPV4_RESERVED_MC_ADDR_IGMP_ENABLEf 10309
#define IPV4_RESVf 10310
#define IPV4_RESVD_MC_PKT_DROPf 10311
#define IPV4_RESVD_MC_PKT_FWD_ACTIONf 10312
#define IPV4_RESVD_MC_PKT_TO_CPUf 10313
#define IPV4_SIP_MASKf 10314
#define IPV4_SRC_HASH_ENABLEf 10315
#define IPV4_TCP_UDP_FIELD_BITMAP_Af 10316
#define IPV4_TCP_UDP_FIELD_BITMAP_Bf 10317
#define IPV4_TCP_UDP_HASH_ENABLEf 10318
#define IPV4_TCP_UDP_SRC_EQ_DST_FIELD_BITMAP_Af 10319
#define IPV4_TCP_UDP_SRC_EQ_DST_FIELD_BITMAP_Bf 10320
#define IPV4_TERMINATION_ALLOWEDf 10321
#define IPV4_TOTAL_PACKET_LENGTH_CHECKf 10322
#define IPV4_UNUSEDf 10323
#define IPV4_UNUSED_0f 10324
#define IPV4_UNUSED_1f 10325
#define IPV4_UNUSED_2f 10326
#define IPV4_VERSION_CHECKf 10327
#define IPV4_VLAN_HASH_ENABLEf 10328
#define IPV6ENABLEf 10329
#define IPV6L3_ENABLEf 10330
#define IPV6_128_ENf 10331
#define IPV6_ACL_144_ENf 10332
#define IPV6_ACL_FULL_NO_URPFf 10333
#define IPV6_ACL_MODEf 10334
#define IPV6_ACL_TYPEf 10335
#define IPV6_COLLAPSED_ADDR_SELECT_Af 10336
#define IPV6_COLLAPSED_ADDR_SELECT_Bf 10337
#define IPV6_DF_SELf 10338
#define IPV6_DIP_MASKf 10339
#define IPV6_DST_HASH_ENABLEf 10340
#define IPV6_ENABLEf 10341
#define IPV6_FIELD_BITMAP_Af 10342
#define IPV6_FIELD_BITMAP_Bf 10343
#define IPV6_FLf 10344
#define IPV6_FL_MASKf 10345
#define IPV6_FULL_ACLf 10346
#define IPV6_FWD_MODEf 10347
#define IPV6_HDR_CHECK_DROP_ENABLEf 10348
#define IPV6_HIT_BIT_MODEf 10349
#define IPV6_LENGTH_CHECKf 10350
#define IPV6_LOWER_KEYf 10351
#define IPV6_LOWER_KEY_UNUSEDf 10352
#define IPV6_MC_MACDA_CHECK_ENABLEf 10353
#define IPV6_MC_ROUTER_ADV_PKT_FWD_ACTIONf 10354
#define IPV6_MC_ROUTER_ADV_PKT_TO_CPUf 10355
#define IPV6_MIN_FRAG_SIZE_ENABLEf 10356
#define IPV6_PREFIXf 10357
#define IPV6_RESERVED_MC_ADDR_MLD_ENABLEf 10358
#define IPV6_RESVf 10359
#define IPV6_RESVD_MC_PKT_DROPf 10360
#define IPV6_RESVD_MC_PKT_FWD_ACTIONf 10361
#define IPV6_RESVD_MC_PKT_TO_CPUf 10362
#define IPV6_SIP_AND_DIP_LINK_LOCAL_DO_NOT_DROPf 10363
#define IPV6_SIP_LINK_LOCAL_DROPf 10364
#define IPV6_SIP_MASKf 10365
#define IPV6_SRCDST_FIELD_SELf 10366
#define IPV6_SRC_HASH_ENABLEf 10367
#define IPV6_TCP_UDP_FIELD_BITMAP_Af 10368
#define IPV6_TCP_UDP_FIELD_BITMAP_Bf 10369
#define IPV6_TCP_UDP_HASH_ENABLEf 10370
#define IPV6_TCP_UDP_SRC_EQ_DST_FIELD_BITMAP_Af 10371
#define IPV6_TCP_UDP_SRC_EQ_DST_FIELD_BITMAP_Bf 10372
#define IPV6_TERMINATION_ALLOWEDf 10373
#define IPV6_TOTAL_PACKET_LENGTH_CHECKf 10374
#define IPV6_TO_IPV4_ADDRESS_MAP_ENABLEf 10375
#define IPV6_TO_IPV4_MAP_DIP_VALIDf 10376
#define IPV6_TO_IPV4_MAP_OFFSET_DEFAULTf 10377
#define IPV6_TO_IPV4_MAP_OFFSET_SETf 10378
#define IPV6_TO_IPV4_MAP_SIP_VALIDf 10379
#define IPV6_UNUSEDf 10380
#define IPV6_UNUSED_0f 10381
#define IPV6_UNUSED_1f 10382
#define IPV6_UNUSED_2f 10383
#define IPV6_UNUSED_3f 10384
#define IPV6_UPPER_KEYf 10385
#define IPV6_UPPER_KEY_UNUSEDf 10386
#define IPV6_VERSION_CHECKf 10387
#define IPV6_VLAN_HASH_ENABLEf 10388
#define IP_ADDRf 10389
#define IP_ADDR0f 10390
#define IP_ADDR0_LWRf 10391
#define IP_ADDR0_UPRf 10392
#define IP_ADDR1f 10393
#define IP_ADDR1_LWRf 10394
#define IP_ADDR1_UPRf 10395
#define IP_ADDR_HIf 10396
#define IP_ADDR_LOf 10397
#define IP_ADDR_LWR_64f 10398
#define IP_ADDR_MASKf 10399
#define IP_ADDR_MASK0f 10400
#define IP_ADDR_MASK0_LWRf 10401
#define IP_ADDR_MASK0_UPRf 10402
#define IP_ADDR_MASK1f 10403
#define IP_ADDR_MASK1_LWRf 10404
#define IP_ADDR_MASK1_UPRf 10405
#define IP_ADDR_UNUSEDf 10406
#define IP_ADDR_UPR_64f 10407
#define IP_ADDR_V4f 10408
#define IP_ADDR_V6f 10409
#define IP_CNT_CONFIGf 10410
#define IP_COUNTERS_PAR_ERRf 10411
#define IP_DIP_ENABLEf 10412
#define IP_DROP_MASKf 10413
#define IP_DSCP_ENABLEf 10414
#define IP_DSCP_PROFILEf 10415
#define IP_ECN_ENABLEf 10416
#define IP_FIRST_FRAG_CHECK_ENABLEf 10417
#define IP_ICMP_CODE_ENABLEf 10418
#define IP_ICMP_TYPE_ENABLEf 10419
#define IP_INTF_CREDITSf 10420
#define IP_INTRf 10421
#define IP_IPFIX_INTF_ENABLEf 10422
#define IP_IPV4_MASK_PROFILEf 10423
#define IP_IPV6_LABEL_ENABLEf 10424
#define IP_IPV6_MASK_PROFILEf 10425
#define IP_PKT_LENGTHf 10426
#define IP_PORT_1_8_PG0f 10427
#define IP_PORT_1_8_PG1f 10428
#define IP_PORT_1_8_PG2f 10429
#define IP_PORT_1_8_PG3f 10430
#define IP_PORT_1_8_PG4f 10431
#define IP_PORT_1_8_PG5f 10432
#define IP_PORT_1_8_PG6f 10433
#define IP_PORT_1_8_PG7f 10434
#define IP_PORT_9_16_PG0f 10435
#define IP_PORT_9_16_PG1f 10436
#define IP_PORT_9_16_PG2f 10437
#define IP_PORT_9_16_PG3f 10438
#define IP_PORT_9_16_PG4f 10439
#define IP_PORT_9_16_PG5f 10440
#define IP_PORT_9_16_PG6f 10441
#define IP_PORT_9_16_PG7f 10442
#define IP_PROTOCOL_ENABLEf 10443
#define IP_PROT_OVERLAY_ENf 10444
#define IP_SEC_CHECKf 10445
#define IP_SIP_ENABLEf 10446
#define IP_TCP_DEST_PORT_ENABLEf 10447
#define IP_TCP_SRC_PORT_ENABLEf 10448
#define IP_TUNNEL_ID_ENABLEf 10449
#define IP_TUNNEL_INTRf 10450
#define IP_TUNNEL_TMf 10451
#define IP_TUNNEL_WWf 10452
#define IP_TYPEf 10453
#define IP_TYPE_MASKf 10454
#define IREFCf 10455
#define IRHOL_DISINTf 10456
#define IRHOL_SELf 10457
#define IRH_31_0f 10458
#define IRH_63_32f 10459
#define IRH_95_64f 10460
#define IRH_99_96f 10461
#define IROSC_ENf 10462
#define IROSC_SELf 10463
#define IRPEf 10464
#define IRPSE_DISINTf 10465
#define IRPSE_SELf 10466
#define IRRB_BUFFER_FULLf 10467
#define IRSEL1f 10468
#define IRSEL1_BYPASS_ENABLEf 10469
#define IRSEL1_TD_B0f 10470
#define IRSEL2f 10471
#define IRSEL2_BYPASS_ENABLEf 10472
#define IRSEL2_EGR_MASK_MODBASE_PAR_ERRf 10473
#define IRSEL2_ICONTROL_OPCODE_BITMAP_PAR_ERRf 10474
#define IRSEL2_IFP_REDIRECTION_PROFILE_PAR_ERRf 10475
#define IRSEL2_ING_L3_NEXT_HOP_PAR_ERRf 10476
#define IRSEL2_L2MC_PAR_ERRf 10477
#define IRSEL2_L3_ECMP_GROUP_PAR_ERRf 10478
#define IRSEL2_L3_ECMP_PAR_ERRf 10479
#define IRSEL2_L3_IPMC_PAR_ERRf 10480
#define IRSEL2_L3_IPMC_REMAP_PAR_ERRf 10481
#define IRSEL2_NEXTHOP_PARITY_ERRf 10482
#define IRSEL2_TRUNK_GROUP_PAR_ERRf 10483
#define ISTRUNKf 10484
#define ISTRUNK0f 10485
#define ISTRUNK1f 10486
#define ISW1f 10487
#define ISW2f 10488
#define ISW2_EGR_MASK_PARITY_ERRf 10489
#define ISW2_MODPORT_MAP_EM_PARITY_ERRf 10490
#define ISW2_MODPORT_MAP_IM_PARITY_ERRf 10491
#define ISW2_MODPORT_MAP_SW_PARITY_ERRf 10492
#define ISW2_SRC_MODID_BLOCK_PARITY_ERRf 10493
#define ISW2_TD_B0f 10494
#define ITAGf 10495
#define ITATBCTR0f 10496
#define ITATBCTR1f 10497
#define ITATBCTR2f 10498
#define ITATBDATA0f 10499
#define ITENf 10500
#define ITETMIFf 10501
#define ITE_CTRL_CORRECTED_ERRORf 10502
#define ITE_CTRL_CORRECTED_ERROR_DISINTf 10503
#define ITE_CTRL_ECC_ERROR_ADDRESSf 10504
#define ITE_CTRL_EMPTYf 10505
#define ITE_CTRL_ENABLE_ECCf 10506
#define ITE_CTRL_FILL_LEVELf 10507
#define ITE_CTRL_FORCE_UNCORRECTABLE_ERRORf 10508
#define ITE_CTRL_RD_EMPTYf 10509
#define ITE_CTRL_RD_EMPTY_DISINTf 10510
#define ITE_CTRL_UNCORRECTED_ERRORf 10511
#define ITE_CTRL_UNCORRECTED_ERROR_DISINTf 10512
#define ITE_CTRL_WR_FULLf 10513
#define ITE_CTRL_WR_FULL_DISINTf 10514
#define ITE_INTRf 10515
#define ITE_INTR_DISINTf 10516
#define ITE_QMGR_FLL_CORRECTED_ERRORf 10517
#define ITE_QMGR_FLL_ECC_ERROR_ADDRESSf 10518
#define ITE_QMGR_FLL_ENABLE_ECCf 10519
#define ITE_QMGR_FLL_FORCE_CORRECTED_ERROR_DISINTf 10520
#define ITE_QMGR_FLL_FORCE_UNCORRECTABLE_ERRORf 10521
#define ITE_QMGR_FLL_FORCE_UNCORRECTED_ERROR_DISINTf 10522
#define ITE_QMGR_FLL_UNCORRECTED_ERRORf 10523
#define ITE_QMGR_QLL_CORRECTED_ERRORf 10524
#define ITE_QMGR_QLL_CORRECTED_ERROR_DISINTf 10525
#define ITE_QMGR_QLL_ECC_ERROR_ADDRESSf 10526
#define ITE_QMGR_QLL_ENABLE_ECCf 10527
#define ITE_QMGR_QLL_FORCE_UNCORRECTABLE_ERRORf 10528
#define ITE_QMGR_QLL_UNCORRECTED_ERRORf 10529
#define ITE_QMGR_QLL_UNCORRECTED_ERROR_DISINTf 10530
#define ITE_WORK_QUEUE_CORRECTED_ERRORf 10531
#define ITE_WORK_QUEUE_ECC_ERROR_ADDRESSf 10532
#define ITE_WORK_QUEUE_ENABLE_ECCf 10533
#define ITE_WORK_QUEUE_FORCE_CORRECTED_ERROR_DISINTf 10534
#define ITE_WORK_QUEUE_FORCE_UNCORRECTABLE_ERRORf 10535
#define ITE_WORK_QUEUE_FORCE_UNCORRECTED_ERROR_DISINTf 10536
#define ITE_WORK_QUEUE_RD_EMPTYf 10537
#define ITE_WORK_QUEUE_RD_EMPTY_DISINTf 10538
#define ITE_WORK_QUEUE_UNCORRECTED_ERRORf 10539
#define ITE_WORK_QUEUE_WR_FULLf 10540
#define ITE_WORK_QUEUE_WR_FULL_DISINTf 10541
#define ITMISCINf 10542
#define ITMISCOP0f 10543
#define ITTRIGGERACKf 10544
#define ITTRIGGERREQf 10545
#define ITU_MODE_SELf 10546
#define IUNHGI_RESERVEDf 10547
#define IUNKHDR_DISINTf 10548
#define IUNKHDR_SELf 10549
#define IUNKOPC_RESERVEDf 10550
#define IVERRORPOINTERf 10551
#define IVIDf 10552
#define IVID_DVPf 10553
#define IVID_DVP_SELf 10554
#define IVID_VALIDf 10555
#define IVLANf 10556
#define IVPERR0f 10557
#define IVPERR1f 10558
#define IVTX_ENTRY_SRCH_AVAIL_BITSf 10559
#define IVXLTf 10560
#define IVXLT_BYPASS_ENABLEf 10561
#define IWRB_BUFFER_FULLf 10562
#define IWRB_SIZEf 10563
#define IX0A_PORT_MODEf 10564
#define IX0A_RESETf 10565
#define IX0B_PORT_MODEf 10566
#define IX0B_RESETf 10567
#define IX1A_PORT_MODEf 10568
#define IX1A_RESETf 10569
#define IX1B_PORT_MODEf 10570
#define IX1B_RESETf 10571
#define IXA_STARTCNTf 10572
#define IXB_STARTCNTf 10573
#define I_HOLDf 10574
#define I_LOAD_ENf 10575
#define I_NDIV_INTf 10576
#define I_PDIVf 10577
#define I_TEMPMON_CTRLf 10578
#define JAM_ENf 10579
#define JEDECf 10580
#define JITTER_ENf 10581
#define JITTER_MASKf 10582
#define JIT_TOLERANCEf 10583
#define JTAG_OTP_TOP_OTP_CPU_STATUS_15_12f 10584
#define JTRPEf 10585
#define JTRPSf 10586
#define JTRPTf 10587
#define JUMBOf 10588
#define KAf 10589
#define KEYf 10590
#define KEY0f 10591
#define KEY0_LWRf 10592
#define KEY0_UPRf 10593
#define KEY1f 10594
#define KEY1_LWRf 10595
#define KEY1_UPRf 10596
#define KEY_0f 10597
#define KEY_1f 10598
#define KEY_MASKf 10599
#define KEY_RESERVED_0f 10600
#define KEY_RESERVED_0_MASKf 10601
#define KEY_TYPEf 10602
#define KEY_TYPE_0f 10603
#define KEY_TYPE_1f 10604
#define KEY_TYPE_2f 10605
#define KEY_TYPE_3f 10606
#define KEY_TYPE_MASKf 10607
#define KEY_TYPE_VFIf 10608
#define KEY_TYPE_VFI_SHADOWf 10609
#define KEY_V6f 10610
#define KEY_VALIDf 10611
#define KEY_Xf 10612
#define KEY_ZERO_1f 10613
#define KEY_ZERO_2f 10614
#define KEY_ZERO_3f 10615
#define KIf 10616
#define KNOWN_IPMC_ENABLEf 10617
#define KNOWN_IPMC_METER_INDEXf 10618
#define KNOWN_L2MC_ENABLEf 10619
#define KNOWN_L2MC_METER_INDEXf 10620
#define KNOWN_MCAST_BLOCK_MASK_PAR_ERRf 10621
#define KNOWN_MCAST_BLOCK_MASK_TMf 10622
#define KNOWN_MCAST_MASK_SELf 10623
#define KPf 10624
#define KSIZE_SELECTf 10625
#define KS_ACTIVEf 10626
#define KVCO_XFf 10627
#define KVCO_XSf 10628
#define K_FORCE_LOS_ENABLEf 10629
#define K_SOP_S0f 10630
#define K_SOP_S1f 10631
#define K_SOP_S3f 10632
#define K_SOP_S4f 10633
#define L0_CC_MODEf 10634
#define L0_DEQUEUE_PKT_SIZEf 10635
#define L0_DEQ_EMPTY_SEENf 10636
#define L0_DONT_UPDATE_MIN_IF_MIN_FLAG_0f 10637
#define L0_DONT_UPDATE_MIN_IF_MIN_FLAG_1f 10638
#define L0_DONT_UPDATE_MIN_ON_WERRf 10639
#define L0_ENQ_ACT_SEENf 10640
#define L0_ERRORf 10641
#define L0_LOCK_ON_PACKETf 10642
#define L0_LOCK_ON_SEGMENTf 10643
#define L0_MAX_LAST_REFRESH_ADDRf 10644
#define L0_MAX_REFRESH_ENABLEf 10645
#define L0_MAX_REFRESH_INTERVALf 10646
#define L0_MAX_SHAPER_REFRESH_CYCLE_INTERRUPTf 10647
#define L0_MAX_SHAPER_REFRESH_CYCLE_INTERRUPT_DISINTf 10648
#define L0_MCM_MODEf 10649
#define L0_MIN_ACT_SEENf 10650
#define L0_MIN_LAST_REFRESH_ADDRf 10651
#define L0_MIN_REFRESH_ENABLEf 10652
#define L0_MIN_REFRESH_INTERVALf 10653
#define L0_MIN_SHAPER_REFRESH_CYCLE_INTERRUPTf 10654
#define L0_MIN_SHAPER_REFRESH_CYCLE_INTERRUPT_DISINTf 10655
#define L0_SCHEDULED_FROM_EF_SEENf 10656
#define L0_SCHEDULED_FROM_MIN_SEENf 10657
#define L0_SCHEDULED_FROM_SP_SEENf 10658
#define L0_SCHEDULED_FROM_WERR_SEENf 10659
#define L0_SHAPER_ACT_SEENf 10660
#define L0_SHAPER_REMOVE_SEENf 10661
#define L0_SP_MIN_PRIf 10662
#define L0_UCM_MODEf 10663
#define L0_XOFF_REMOVE_SEENf 10664
#define L0_XOFF_SEENf 10665
#define L0_XON_ACT_SEENf 10666
#define L10Bf 10667
#define L1_BK_CORRECTED_ERRORf 10668
#define L1_BK_CORRECTED_ERROR_DISINTf 10669
#define L1_BK_ECC_ERROR_ADDRESSf 10670
#define L1_BK_ENABLE_ECCf 10671
#define L1_BK_FORCE_UNCORRECTABLE_ERRORf 10672
#define L1_BK_TMf 10673
#define L1_BK_UNCORRECTED_ERRORf 10674
#define L1_BK_UNCORRECTED_ERROR_DISINTf 10675
#define L1_BP_CORRECTED_ERRORf 10676
#define L1_BP_CORRECTED_ERROR_DISINTf 10677
#define L1_BP_ECC_ERROR_ADDRESSf 10678
#define L1_BP_ENABLE_ECCf 10679
#define L1_BP_FORCE_UNCORRECTABLE_ERRORf 10680
#define L1_BP_TMf 10681
#define L1_BP_UNCORRECTED_ERRORf 10682
#define L1_BP_UNCORRECTED_ERROR_DISINTf 10683
#define L1_CLK0_RECOVERY_DIV_CTRLf 10684
#define L1_CLK0_RECOVERY_MUXf 10685
#define L1_CLK0_RECOVERY_MUX_SELf 10686
#define L1_CLK1_RECOVERY_DIV_CTRLf 10687
#define L1_CLK1_RECOVERY_MUXf 10688
#define L1_CLK1_RECOVERY_MUX_SELf 10689
#define L1_DEQUEUE_PKT_SIZEf 10690
#define L1_DEQ_EMPTY_SEENf 10691
#define L1_DONT_UPDATE_MIN_IF_MIN_FLAG_0f 10692
#define L1_DONT_UPDATE_MIN_IF_MIN_FLAG_1f 10693
#define L1_DONT_UPDATE_MIN_ON_WERRf 10694
#define L1_ENQ_ACT_SEENf 10695
#define L1_ERRORf 10696
#define L1_LA_TMf 10697
#define L1_LOCK_ON_PACKETf 10698
#define L1_LOCK_ON_SEGMENTf 10699
#define L1_MAX_LAST_REFRESH_ADDRf 10700
#define L1_MAX_REFRESH_ENABLEf 10701
#define L1_MAX_REFRESH_INTERVALf 10702
#define L1_MAX_SHAPER_REFRESH_CYCLE_INTERRUPTf 10703
#define L1_MAX_SHAPER_REFRESH_CYCLE_INTERRUPT_DISINTf 10704
#define L1_MIN_ACT_SEENf 10705
#define L1_MIN_LAST_REFRESH_ADDRf 10706
#define L1_MIN_REFRESH_ENABLEf 10707
#define L1_MIN_REFRESH_INTERVALf 10708
#define L1_MIN_SHAPER_REFRESH_CYCLE_INTERRUPTf 10709
#define L1_MIN_SHAPER_REFRESH_CYCLE_INTERRUPT_DISINTf 10710
#define L1_MODEf 10711
#define L1_N0_CORRECTED_ERRORf 10712
#define L1_N0_CORRECTED_ERROR_DISINTf 10713
#define L1_N0_ECC_ERROR_ADDRESSf 10714
#define L1_N0_ENABLE_ECCf 10715
#define L1_N0_FORCE_UNCORRECTABLE_ERRORf 10716
#define L1_N0_TMf 10717
#define L1_N0_UNCORRECTED_ERRORf 10718
#define L1_N0_UNCORRECTED_ERROR_DISINTf 10719
#define L1_N1_CORRECTED_ERRORf 10720
#define L1_N1_CORRECTED_ERROR_DISINTf 10721
#define L1_N1_ECC_ERROR_ADDRESSf 10722
#define L1_N1_ENABLE_ECCf 10723
#define L1_N1_FORCE_UNCORRECTABLE_ERRORf 10724
#define L1_N1_TMf 10725
#define L1_N1_UNCORRECTED_ERRORf 10726
#define L1_N1_UNCORRECTED_ERROR_DISINTf 10727
#define L1_N2_CORRECTED_ERRORf 10728
#define L1_N2_CORRECTED_ERROR_DISINTf 10729
#define L1_N2_ECC_ERROR_ADDRESSf 10730
#define L1_N2_ENABLE_ECCf 10731
#define L1_N2_FORCE_UNCORRECTABLE_ERRORf 10732
#define L1_N2_TMf 10733
#define L1_N2_UNCORRECTED_ERRORf 10734
#define L1_N2_UNCORRECTED_ERROR_DISINTf 10735
#define L1_NG_CORRECTED_ERRORf 10736
#define L1_NG_CORRECTED_ERROR_DISINTf 10737
#define L1_NG_ECC_ERROR_ADDRESSf 10738
#define L1_NG_ENABLE_ECCf 10739
#define L1_NG_FORCE_UNCORRECTABLE_ERRORf 10740
#define L1_NG_TMf 10741
#define L1_NG_UNCORRECTED_ERRORf 10742
#define L1_NG_UNCORRECTED_ERROR_DISINTf 10743
#define L1_NM_CORRECTED_ERRORf 10744
#define L1_NM_CORRECTED_ERROR_DISINTf 10745
#define L1_NM_ECC_ERROR_ADDRESSf 10746
#define L1_NM_ENABLE_ECCf 10747
#define L1_NM_FORCE_UNCORRECTABLE_ERRORf 10748
#define L1_NM_TMf 10749
#define L1_NM_UNCORRECTED_ERRORf 10750
#define L1_NM_UNCORRECTED_ERROR_DISINTf 10751
#define L1_RCVD_SW_OVWR_BKUP_VALIDf 10752
#define L1_RCVD_SW_OVWR_ENf 10753
#define L1_RCVD_SW_OVWR_VALIDf 10754
#define L1_SCHEDULED_FROM_EF_SEENf 10755
#define L1_SCHEDULED_FROM_MIN_SEENf 10756
#define L1_SCHEDULED_FROM_SP_SEENf 10757
#define L1_SCHEDULED_FROM_WERR_SEENf 10758
#define L1_SHAPER_ACT_SEENf 10759
#define L1_SHAPER_REMOVE_SEENf 10760
#define L1_SP_MIN_PRIf 10761
#define L1_SYNCE_MUXED_CLK0_VALIDf 10762
#define L1_SYNCE_MUXED_CLK1_VALIDf 10763
#define L1_XOFF_REMOVE_SEENf 10764
#define L1_XOFF_SEENf 10765
#define L1_XON_ACT_SEENf 10766
#define L2f 10767
#define L2__ASSOCIATED_DATAf 10768
#define L2__CLASS_IDf 10769
#define L2__CPUf 10770
#define L2__DATAf 10771
#define L2__DESTINATIONf 10772
#define L2__DEST_TYPEf 10773
#define L2__DST_DISCARDf 10774
#define L2__DUMMY_INDEXf 10775
#define L2__EH_QUEUE_TAGf 10776
#define L2__EH_TAG_TYPEf 10777
#define L2__EH_TMf 10778
#define L2__KEYf 10779
#define L2__L2MC_PTRf 10780
#define L2__L3f 10781
#define L2__LIMIT_COUNTEDf 10782
#define L2__MAC_ADDRf 10783
#define L2__MAC_BLOCK_INDEXf 10784
#define L2__MIRRORf 10785
#define L2__MIRROR0f 10786
#define L2__MIRROR1f 10787
#define L2__MODULE_IDf 10788
#define L2__PENDINGf 10789
#define L2__PORT_NUMf 10790
#define L2__PRIf 10791
#define L2__REMOTEf 10792
#define L2__REMOTE_TRUNKf 10793
#define L2__RESERVED_2f 10794
#define L2__RPEf 10795
#define L2__SCPf 10796
#define L2__SRC_DISCARDf 10797
#define L2__STATIC_BITf 10798
#define L2__Tf 10799
#define L2__TGIDf 10800
#define L2__TRILL_NETWORK_RECEIVERS_PRESENTf 10801
#define L2__VFIf 10802
#define L2__VLAN_IDf 10803
#define L2__VPGf 10804
#define L2__VPG_TYPEf 10805
#define L2DHIT_ENABLEf 10806
#define L2DH_ENf 10807
#define L2DST_DISCARDf 10808
#define L2DST_HIT_ENABLEf 10809
#define L2L3RSPFIFOCOUNT_GTE_HITHRf 10810
#define L2L3RSPFIFO_FULLf 10811
#define L2L3RSPFIFO_OVERFLOWf 10812
#define L2L3RSPFIFO_TMf 10813
#define L2MCf 10814
#define L2MC_BMP_FROM_L2f 10815
#define L2MC_DCMf 10816
#define L2MC_INTRf 10817
#define L2MC_MASK_LENf 10818
#define L2MC_PAR_ERRf 10819
#define L2MC_PBMf 10820
#define L2MC_PBMPf 10821
#define L2MC_PMf 10822
#define L2MC_PTRf 10823
#define L2MC_TMf 10824
#define L2MODFIFO_NOTEMPTYf 10825
#define L2MODFIFO_OVERFLOWf 10826
#define L2MODFIFO_PUSH_ENf 10827
#define L2MODFIFO_SHOW_CUR_COUNTf 10828
#define L2MODFIFO_UNDERRUNf 10829
#define L2MODMEM0_TMf 10830
#define L2MODMEM1_TMf 10831
#define L2MODMEM_TMf 10832
#define L2R_LOS_CHAR_CNTf 10833
#define L2R_LOS_CHAR_CNT_RESETf 10834
#define L2R_LOS_ENABLEf 10835
#define L2R_TX_LOS_SELECTf 10836
#define L2SEARCH72_INST_OPCf 10837
#define L2SRC_DISCARDf 10838
#define L2SRC_STATIC_MOVEf 10839
#define L2SWITCH_SAME_VLANf 10840
#define L2_ACL_144_ENf 10841
#define L2_ACL_ENf 10842
#define L2_ACL_PAYLOAD_MODEf 10843
#define L2_AND_VLAN_MAC_HASH_SELECTf 10844
#define L2_BITMAPf 10845
#define L2_BITMAP0f 10846
#define L2_BITMAP1f 10847
#define L2_BITMAP_31_0_CAPTf 10848
#define L2_BITMAP_31_0_MASKf 10849
#define L2_BITMAP_31_0_VALUEf 10850
#define L2_BITMAP_38_32_CAPTf 10851
#define L2_BITMAP_38_32_MASKf 10852
#define L2_BITMAP_38_32_VALUEf 10853
#define L2_BITMAP_COPY_TO_CPUf 10854
#define L2_BITMAP_EXT_UC_ACCEPTf 10855
#define L2_BITMAP_HIf 10856
#define L2_BITMAP_INT_UC_ACCEPTf 10857
#define L2_BITMAP_LOf 10858
#define L2_BITMAP_M0f 10859
#define L2_BITMAP_M1f 10860
#define L2_BITMAP_PASSf 10861
#define L2_BITMAP_UC_BUFF_SHAREDf 10862
#define L2_BITMAP_W0f 10863
#define L2_BITMAP_W1f 10864
#define L2_BITMAP_W2f 10865
#define L2_BK_CORRECTED_ERRORf 10866
#define L2_BK_CORRECTED_ERROR_DISINTf 10867
#define L2_BK_ECC_ERROR_ADDRESSf 10868
#define L2_BK_ENABLE_ECCf 10869
#define L2_BK_FORCE_UNCORRECTABLE_ERRORf 10870
#define L2_BK_TMf 10871
#define L2_BK_UNCORRECTED_ERRORf 10872
#define L2_BK_UNCORRECTED_ERROR_DISINTf 10873
#define L2_BP_CORRECTED_ERRORf 10874
#define L2_BP_CORRECTED_ERROR_DISINTf 10875
#define L2_BP_ECC_ERROR_ADDRESSf 10876
#define L2_BP_ENABLE_ECCf 10877
#define L2_BP_FORCE_UNCORRECTABLE_ERRORf 10878
#define L2_BP_TMf 10879
#define L2_BP_UNCORRECTED_ERRORf 10880
#define L2_BP_UNCORRECTED_ERROR_DISINTf 10881
#define L2_COPY0f 10882
#define L2_COPY1f 10883
#define L2_DEQUEUE_PKT_SIZEf 10884
#define L2_DEQ_EMPTY_SEENf 10885
#define L2_DONEf 10886
#define L2_DONT_UPDATE_MIN_IF_MIN_FLAG_0f 10887
#define L2_DONT_UPDATE_MIN_IF_MIN_FLAG_1f 10888
#define L2_DONT_UPDATE_MIN_ON_WERRf 10889
#define L2_DST_HASH_ENABLEf 10890
#define L2_ENQ_ACT_SEENf 10891
#define L2_ENTRY_DATAf 10892
#define L2_ENTRY_INTRf 10893
#define L2_ENTRY_KEY_TYPEf 10894
#define L2_ENTRY_PAR_ERRf 10895
#define L2_ERRORf 10896
#define L2_ETHER_TYPEf 10897
#define L2_ETHER_TYPE_MASKf 10898
#define L2_ETH_TYPE_ENABLEf 10899
#define L2_EXT_HASH_SELECTf 10900
#define L2_FIELD_BITMAP_Af 10901
#define L2_FIELD_BITMAP_Bf 10902
#define L2_FWD_ENf 10903
#define L2_HDR_ON_DIP_ENf 10904
#define L2_HDR_ON_SIP_ENf 10905
#define L2_HITDA_CCMf 10906
#define L2_HITDA_RMf 10907
#define L2_HITSA_CCMf 10908
#define L2_HITSA_RMf 10909
#define L2_HIT_BIT_MODEf 10910
#define L2_IS_IS_ETHERTYPEf 10911
#define L2_IS_IS_ETHERTYPE_ENABLEf 10912
#define L2_IS_IS_PARSE_MODEf 10913
#define L2_KEYf 10914
#define L2_LA_TMf 10915
#define L2_LOCK_ON_PACKETf 10916
#define L2_LOCK_ON_SEGMENTf 10917
#define L2_LOWER_MAX_SHAPER_REFRESH_CYCLE_INTERRUPTf 10918
#define L2_LOWER_MAX_SHAPER_REFRESH_CYCLE_INTERRUPT_DISINTf 10919
#define L2_LOWER_MIN_SHAPER_REFRESH_CYCLE_INTERRUPTf 10920
#define L2_LOWER_MIN_SHAPER_REFRESH_CYCLE_INTERRUPT_DISINTf 10921
#define L2_MAC_DA_ENABLEf 10922
#define L2_MAC_SA_ENABLEf 10923
#define L2_MASKf 10924
#define L2_MAX_LOWER_LAST_REFRESH_ADDRf 10925
#define L2_MAX_LOWER_REFRESH_INTERVALf 10926
#define L2_MAX_REFRESH_ENABLEf 10927
#define L2_MAX_UPPER_LAST_REFRESH_ADDRf 10928
#define L2_MAX_UPPER_REFRESH_INTERVALf 10929
#define L2_MB_TMf 10930
#define L2_MIN_ACT_SEENf 10931
#define L2_MIN_LOWER_LAST_REFRESH_ADDRf 10932
#define L2_MIN_LOWER_REFRESH_INTERVALf 10933
#define L2_MIN_REFRESH_ENABLEf 10934
#define L2_MIN_UPPER_LAST_REFRESH_ADDRf 10935
#define L2_MIN_UPPER_REFRESH_INTERVALf 10936
#define L2_MISS_DROPf 10937
#define L2_MISS_TOCPUf 10938
#define L2_MOD_FIFO_CNTf 10939
#define L2_MOD_FIFO_ENABLEf 10940
#define L2_MOD_FIFO_ENABLE_AGEf 10941
#define L2_MOD_FIFO_ENABLE_L2_DELETEf 10942
#define L2_MOD_FIFO_ENABLE_L2_INSERTf 10943
#define L2_MOD_FIFO_ENABLE_LEARNf 10944
#define L2_MOD_FIFO_ENABLE_MEMWRf 10945
#define L2_MOD_FIFO_ENABLE_PPA_DELETEf 10946
#define L2_MOD_FIFO_ENABLE_PPA_REPLACEf 10947
#define L2_MOD_FIFO_FULLf 10948
#define L2_MOD_FIFO_INTRf 10949
#define L2_MOD_FIFO_LOCKf 10950
#define L2_MOD_FIFO_NOT_EMPTYf 10951
#define L2_MOD_FIFO_PMf 10952
#define L2_MOD_FIFO_RECORDf 10953
#define L2_MOD_FIFO_TMf 10954
#define L2_N0_CORRECTED_ERRORf 10955
#define L2_N0_CORRECTED_ERROR_DISINTf 10956
#define L2_N0_ECC_ERROR_ADDRESSf 10957
#define L2_N0_ENABLE_ECCf 10958
#define L2_N0_FORCE_UNCORRECTABLE_ERRORf 10959
#define L2_N0_TMf 10960
#define L2_N0_UNCORRECTED_ERRORf 10961
#define L2_N0_UNCORRECTED_ERROR_DISINTf 10962
#define L2_N1_CORRECTED_ERRORf 10963
#define L2_N1_CORRECTED_ERROR_DISINTf 10964
#define L2_N1_ECC_ERROR_ADDRESSf 10965
#define L2_N1_ENABLE_ECCf 10966
#define L2_N1_FORCE_UNCORRECTABLE_ERRORf 10967
#define L2_N1_TMf 10968
#define L2_N1_UNCORRECTED_ERRORf 10969
#define L2_N1_UNCORRECTED_ERROR_DISINTf 10970
#define L2_N2_CORRECTED_ERRORf 10971
#define L2_N2_CORRECTED_ERROR_DISINTf 10972
#define L2_N2_ECC_ERROR_ADDRESSf 10973
#define L2_N2_ENABLE_ECCf 10974
#define L2_N2_FORCE_UNCORRECTABLE_ERRORf 10975
#define L2_N2_TMf 10976
#define L2_N2_UNCORRECTED_ERRORf 10977
#define L2_N2_UNCORRECTED_ERROR_DISINTf 10978
#define L2_NG_CORRECTED_ERRORf 10979
#define L2_NG_CORRECTED_ERROR_DISINTf 10980
#define L2_NG_ECC_ERROR_ADDRESSf 10981
#define L2_NG_ENABLE_ECCf 10982
#define L2_NG_FORCE_UNCORRECTABLE_ERRORf 10983
#define L2_NG_TMf 10984
#define L2_NG_UNCORRECTED_ERRORf 10985
#define L2_NG_UNCORRECTED_ERROR_DISINTf 10986
#define L2_NM_CORRECTED_ERRORf 10987
#define L2_NM_CORRECTED_ERROR_DISINTf 10988
#define L2_NM_ECC_ERROR_ADDRESSf 10989
#define L2_NM_ENABLE_ECCf 10990
#define L2_NM_FORCE_UNCORRECTABLE_ERRORf 10991
#define L2_NM_TMf 10992
#define L2_NM_UNCORRECTED_ERRORf 10993
#define L2_NM_UNCORRECTED_ERROR_DISINTf 10994
#define L2_NON_UCAST_DROPf 10995
#define L2_NON_UCAST_TOCPUf 10996
#define L2_PACKET_FORMATf 10997
#define L2_PFMf 10998
#define L2_PROTOCOL_PKTf 10999
#define L2_PROTOCOL_PKT_DROPf 11000
#define L2_PROTOCOL_TO_CPUf 11001
#define L2_RECORD_OVERFLOW_ENABLEf 11002
#define L2_SA_REPLACEf 11003
#define L2_SCHEDULED_FROM_MIN_SEENf 11004
#define L2_SCHEDULED_FROM_SP_SEENf 11005
#define L2_SCHEDULED_FROM_WERR_SEENf 11006
#define L2_SHAPER_ACT_SEENf 11007
#define L2_SHAPER_REMOVE_SEENf 11008
#define L2_SRC_HASH_ENABLEf 11009
#define L2_SWITCHf 11010
#define L2_TABLE_MBIST_DONEf 11011
#define L2_TABLE_MBIST_ENf 11012
#define L2_TABLE_MBIST_GOf 11013
#define L2_TAGGED_ENABLEf 11014
#define L2_TAG_STATUSf 11015
#define L2_TAG_STATUS_MASKf 11016
#define L2_TUNNEL_PAYLOAD_IGMP_ENABLEf 11017
#define L2_TYPEf 11018
#define L2_TYPE_MASKf 11019
#define L2_UPPER_MAX_SHAPER_REFRESH_CYCLE_INTERRUPTf 11020
#define L2_UPPER_MAX_SHAPER_REFRESH_CYCLE_INTERRUPT_DISINTf 11021
#define L2_UPPER_MIN_SHAPER_REFRESH_CYCLE_INTERRUPTf 11022
#define L2_UPPER_MIN_SHAPER_REFRESH_CYCLE_INTERRUPT_DISINTf 11023
#define L2_USER_ENTRY_CAM_BIST_DONE_STATUSf 11024
#define L2_USER_ENTRY_CAM_BIST_ENABLE_BITf 11025
#define L2_USER_ENTRY_CAM_BIST_GO_STATUSf 11026
#define L2_USER_ENTRY_CAM_S10_STATUSf 11027
#define L2_USER_ENTRY_CAM_S2_STATUSf 11028
#define L2_USER_ENTRY_CAM_S3_STATUSf 11029
#define L2_USER_ENTRY_CAM_S5_STATUSf 11030
#define L2_USER_ENTRY_CAM_S6_STATUSf 11031
#define L2_USER_ENTRY_CAM_S8_STATUSf 11032
#define L2_USER_ENTRY_DATA_INTRf 11033
#define L2_USER_SAM_BITSf 11034
#define L2_VLAN_HASH_ENABLEf 11035
#define L2_VLAN_ID_ENABLEf 11036
#define L2_VLAN_PRI_ENABLEf 11037
#define L2_XOFF_REMOVE_SEENf 11038
#define L2_XOFF_SEENf 11039
#define L2_XON_ACT_SEENf 11040
#define L3f 11041
#define L32Bf 11042
#define L3__EH_QUEUE_TAGf 11043
#define L3__EH_TAG_TYPEf 11044
#define L3__EH_TMf 11045
#define L3__FLEX_CTR_BASE_COUNTER_IDXf 11046
#define L3__FLEX_CTR_OFFSET_MODEf 11047
#define L3__FLEX_CTR_POOL_NUMBERf 11048
#define L3__HG_LEARN_OVERRIDEf 11049
#define L3__INTF_NUMf 11050
#define L3__IVIDf 11051
#define L3__L3_UC_DA_DISABLEf 11052
#define L3__L3_UC_SA_DISABLEf 11053
#define L3__L3_UC_TTL_DISABLEf 11054
#define L3__L3_UC_VLAN_DISABLEf 11055
#define L3__MAC_ADDRESSf 11056
#define L3__OVIDf 11057
#define L3__RESERVEDf 11058
#define L3__RESERVED_0f 11059
#define L3__RESERVED_1f 11060
#define L3__RESERVED_2f 11061
#define L3__USE_VINTF_CTR_IDXf 11062
#define L3__VINTF_CTR_IDXf 11063
#define L3DSTMISS_TOCPUf 11064
#define L3ERR_CPU_COSf 11065
#define L3ERR_TOCPUf 11066
#define L3IIF_URPF_SELECTf 11067
#define L3IPMCf 11068
#define L3LU_ERB_INTRf 11069
#define L3MC_INDEXf 11070
#define L3MC_INDEX_0f 11071
#define L3MC_INDEX_1f 11072
#define L3MC_INDEX_2f 11073
#define L3MC_INDEX_3f 11074
#define L3MC_MH_PFMf 11075
#define L3MC_PAR_ERRf 11076
#define L3PKT_ERR_CPU_COSf 11077
#define L3PKT_ERR_TOCPUf 11078
#define L3SH_ENf 11079
#define L3SRCHIT_ENABLEf 11080
#define L3SRC_HIT_ENABLEf 11081
#define L3SRC_URPF_ERR_TOCPUf 11082
#define L3SW_CHANGE_MACDA_OR_VLANf 11083
#define L3SW_CHANGE_MACDA_VLANf 11084
#define L3TUNNEL_PMf 11085
#define L3TUNNEL_TMf 11086
#define L3TUNNEL_WWf 11087
#define L3UCf 11088
#define L3UC_TTL1_ERR_TOCPUf 11089
#define L3UC_TTL_ERR_TOCPUf 11090
#define L3UC_TUNNEL_TYPEf 11091
#define L3_BITMAPf 11092
#define L3_BITMAP0f 11093
#define L3_BITMAP1f 11094
#define L3_BITMAP2f 11095
#define L3_BITMAP_31_0_CAPTf 11096
#define L3_BITMAP_31_0_MASKf 11097
#define L3_BITMAP_31_0_VALUEf 11098
#define L3_BITMAP_38_32_CAPTf 11099
#define L3_BITMAP_38_32_MASKf 11100
#define L3_BITMAP_38_32_VALUEf 11101
#define L3_BITMAP_COPY_TO_CPUf 11102
#define L3_BITMAP_HIf 11103
#define L3_BITMAP_LOf 11104
#define L3_BITMAP_M0f 11105
#define L3_BITMAP_M1f 11106
#define L3_BITMAP_PASSf 11107
#define L3_BITMAP_W0f 11108
#define L3_BITMAP_W1f 11109
#define L3_BITMAP_W2f 11110
#define L3_BK_CORRECTED_ERRORf 11111
#define L3_BK_CORRECTED_ERROR_DISINTf 11112
#define L3_BK_ECC_ERROR_ADDRESSf 11113
#define L3_BK_ENABLE_ECCf 11114
#define L3_BK_FORCE_UNCORRECTABLE_ERRORf 11115
#define L3_BK_TMf 11116
#define L3_BK_UNCORRECTED_ERRORf 11117
#define L3_BK_UNCORRECTED_ERROR_DISINTf 11118
#define L3_BP_CORRECTED_ERRORf 11119
#define L3_BP_CORRECTED_ERROR_DISINTf 11120
#define L3_BP_ECC_ERROR_ADDRESSf 11121
#define L3_BP_ENABLE_ECCf 11122
#define L3_BP_FORCE_UNCORRECTABLE_ERRORf 11123
#define L3_BP_TMf 11124
#define L3_BP_UNCORRECTED_ERRORf 11125
#define L3_BP_UNCORRECTED_ERROR_DISINTf 11126
#define L3_CURR_LSBf 11127
#define L3_DEFIP_128_DATA_PAR_ERRf 11128
#define L3_DEFIP_128_PAR_ERRf 11129
#define L3_DEFIP_DATA_INTRf 11130
#define L3_DEFIP_DATA_PAR_ERRf 11131
#define L3_DEFIP_PAR_ERRf 11132
#define L3_DONEf 11133
#define L3_ECMP_COUNT_TMf 11134
#define L3_ECMP_GROUP_DST_PMf 11135
#define L3_ECMP_GROUP_DST_TMf 11136
#define L3_ECMP_GROUP_PAR_ERRf 11137
#define L3_ECMP_GROUP_SRC_PMf 11138
#define L3_ECMP_GROUP_SRC_TMf 11139
#define L3_ECMP_PAR_ERRf 11140
#define L3_ECMP_PMf 11141
#define L3_ECMP_TMf 11142
#define L3_ECMP_WWf 11143
#define L3_ENABLEf 11144
#define L3_ENTRY_INTRf 11145
#define L3_ENTRY_PAR_ERRf 11146
#define L3_FIELDSf 11147
#define L3_FIELDS_MASKf 11148
#define L3_HALF_SIZEf 11149
#define L3_HASH_ENABLEf 11150
#define L3_HASH_SELECTf 11151
#define L3_HITf 11152
#define L3_HIT_DCMf 11153
#define L3_HIT_PMf 11154
#define L3_HIT_TMf 11155
#define L3_IIFf 11156
#define L3_IIF_2f 11157
#define L3_IIF_PAR_ERRf 11158
#define L3_IIF_PMf 11159
#define L3_IIF_TMf 11160
#define L3_INDEXf 11161
#define L3_INDEX_HIf 11162
#define L3_INTFf 11163
#define L3_INTF_INTRf 11164
#define L3_INTF_NUMf 11165
#define L3_INTF_NUM_0f 11166
#define L3_INTF_NUM_1f 11167
#define L3_INTF_NUM_2f 11168
#define L3_INTF_NUM_3f 11169
#define L3_INTF_NUM_HIf 11170
#define L3_INTF_TMf 11171
#define L3_INTF_WWf 11172
#define L3_IPMC_1_PAR_ERRf 11173
#define L3_IPMC_1_PMf 11174
#define L3_IPMC_1_TMf 11175
#define L3_IPMC_DCMf 11176
#define L3_IPMC_INDEXf 11177
#define L3_IPMC_INTRf 11178
#define L3_IPMC_PAR_ERRf 11179
#define L3_IPMC_PMf 11180
#define L3_IPMC_REMAP_PAR_ERRf 11181
#define L3_IPMC_REMAP_PMf 11182
#define L3_IPMC_REMAP_TMf 11183
#define L3_IPMC_TMf 11184
#define L3_IPMC_VALID_AS_HITf 11185
#define L3_IPV4_PFMf 11186
#define L3_IPV6_PFMf 11187
#define L3_LASTf 11188
#define L3_MTU_FAILEDf 11189
#define L3_MTU_FAIL_TOCPUf 11190
#define L3_MTU_SIZEf 11191
#define L3_MTU_VALUES_PAR_ERRf 11192
#define L3_MTU_VALUES_PMf 11193
#define L3_MTU_VALUES_TMf 11194
#define L3_N0_CORRECTED_ERRORf 11195
#define L3_N0_CORRECTED_ERROR_DISINTf 11196
#define L3_N0_ECC_ERROR_ADDRESSf 11197
#define L3_N0_ENABLE_ECCf 11198
#define L3_N0_FORCE_UNCORRECTABLE_ERRORf 11199
#define L3_N0_TMf 11200
#define L3_N0_UNCORRECTED_ERRORf 11201
#define L3_N0_UNCORRECTED_ERROR_DISINTf 11202
#define L3_N1_CORRECTED_ERRORf 11203
#define L3_N1_CORRECTED_ERROR_DISINTf 11204
#define L3_N1_ECC_ERROR_ADDRESSf 11205
#define L3_N1_ENABLE_ECCf 11206
#define L3_N1_FORCE_UNCORRECTABLE_ERRORf 11207
#define L3_N1_TMf 11208
#define L3_N1_UNCORRECTED_ERRORf 11209
#define L3_N1_UNCORRECTED_ERROR_DISINTf 11210
#define L3_N2_CORRECTED_ERRORf 11211
#define L3_N2_CORRECTED_ERROR_DISINTf 11212
#define L3_N2_ECC_ERROR_ADDRESSf 11213
#define L3_N2_ENABLE_ECCf 11214
#define L3_N2_FORCE_UNCORRECTABLE_ERRORf 11215
#define L3_N2_TMf 11216
#define L3_N2_UNCORRECTED_ERRORf 11217
#define L3_N2_UNCORRECTED_ERROR_DISINTf 11218
#define L3_NEXT_HOP_INTRf 11219
#define L3_NG_CORRECTED_ERRORf 11220
#define L3_NG_CORRECTED_ERROR_DISINTf 11221
#define L3_NG_ECC_ERROR_ADDRESSf 11222
#define L3_NG_ENABLE_ECCf 11223
#define L3_NG_FORCE_UNCORRECTABLE_ERRORf 11224
#define L3_NG_TMf 11225
#define L3_NG_UNCORRECTED_ERRORf 11226
#define L3_NG_UNCORRECTED_ERROR_DISINTf 11227
#define L3_NM_CORRECTED_ERRORf 11228
#define L3_NM_CORRECTED_ERROR_DISINTf 11229
#define L3_NM_ECC_ERROR_ADDRESSf 11230
#define L3_NM_ENABLE_ECCf 11231
#define L3_NM_FORCE_UNCORRECTABLE_ERRORf 11232
#define L3_NM_TMf 11233
#define L3_NM_UNCORRECTED_ERRORf 11234
#define L3_NM_UNCORRECTED_ERROR_DISINTf 11235
#define L3_OIFf 11236
#define L3_OIF_0f 11237
#define L3_OIF_0_TYPEf 11238
#define L3_OIF_1f 11239
#define L3_OIF_1_TYPEf 11240
#define L3_OIF_2f 11241
#define L3_OIF_2_TYPEf 11242
#define L3_OIF_3f 11243
#define L3_OIF_3_TYPEf 11244
#define L3_OIF_4f 11245
#define L3_OIF_4_TYPEf 11246
#define L3_OIF_5f 11247
#define L3_OIF_5_TYPEf 11248
#define L3_OIF_6f 11249
#define L3_OIF_6_TYPEf 11250
#define L3_OIF_7f 11251
#define L3_OIF_7_TYPEf 11252
#define L3_PARITYf 11253
#define L3_PAYLOADf 11254
#define L3_REPL_PTR0f 11255
#define L3_REPL_PTR1f 11256
#define L3_REPL_TYPE0f 11257
#define L3_REPL_TYPE1f 11258
#define L3_SLOWPATH_TOCPUf 11259
#define L3_STATSf 11260
#define L3_TABLE_MBIST_DONEf 11261
#define L3_TABLE_MBIST_ENf 11262
#define L3_TABLE_MBIST_GOf 11263
#define L3_TUNNEL_PAR_ERRf 11264
#define L3_TUNNEL_RAM_PARITY_ERRf 11265
#define L3_UC_DA_DISABLEf 11266
#define L3_UC_SA_DISABLEf 11267
#define L3_UC_TTL_DISABLEf 11268
#define L3_UC_VLAN_DISABLEf 11269
#define L3_VALIDf 11270
#define L4_BK_CORRECTED_ERRORf 11271
#define L4_BK_CORRECTED_ERROR_DISINTf 11272
#define L4_BK_ECC_ERROR_ADDRESSf 11273
#define L4_BK_ENABLE_ECCf 11274
#define L4_BK_FORCE_UNCORRECTABLE_ERRORf 11275
#define L4_BK_TMf 11276
#define L4_BK_UNCORRECTED_ERRORf 11277
#define L4_BK_UNCORRECTED_ERROR_DISINTf 11278
#define L4_BP_CORRECTED_ERRORf 11279
#define L4_BP_CORRECTED_ERROR_DISINTf 11280
#define L4_BP_ECC_ERROR_ADDRESSf 11281
#define L4_BP_ENABLE_ECCf 11282
#define L4_BP_FORCE_UNCORRECTABLE_ERRORf 11283
#define L4_BP_TMf 11284
#define L4_BP_UNCORRECTED_ERRORf 11285
#define L4_BP_UNCORRECTED_ERROR_DISINTf 11286
#define L4_DATAf 11287
#define L4_DATA_MASKf 11288
#define L4_DEST_PORTf 11289
#define L4_DEST_PORT_MASKf 11290
#define L4_N0_CORRECTED_ERRORf 11291
#define L4_N0_CORRECTED_ERROR_DISINTf 11292
#define L4_N0_ECC_ERROR_ADDRESSf 11293
#define L4_N0_ENABLE_ECCf 11294
#define L4_N0_FORCE_UNCORRECTABLE_ERRORf 11295
#define L4_N0_TMf 11296
#define L4_N0_UNCORRECTED_ERRORf 11297
#define L4_N0_UNCORRECTED_ERROR_DISINTf 11298
#define L4_N1_CORRECTED_ERRORf 11299
#define L4_N1_CORRECTED_ERROR_DISINTf 11300
#define L4_N1_ECC_ERROR_ADDRESSf 11301
#define L4_N1_ENABLE_ECCf 11302
#define L4_N1_FORCE_UNCORRECTABLE_ERRORf 11303
#define L4_N1_TMf 11304
#define L4_N1_UNCORRECTED_ERRORf 11305
#define L4_N1_UNCORRECTED_ERROR_DISINTf 11306
#define L4_N2_CORRECTED_ERRORf 11307
#define L4_N2_CORRECTED_ERROR_DISINTf 11308
#define L4_N2_ECC_ERROR_ADDRESSf 11309
#define L4_N2_ENABLE_ECCf 11310
#define L4_N2_FORCE_UNCORRECTABLE_ERRORf 11311
#define L4_N2_TMf 11312
#define L4_N2_UNCORRECTED_ERRORf 11313
#define L4_N2_UNCORRECTED_ERROR_DISINTf 11314
#define L4_NG_CORRECTED_ERRORf 11315
#define L4_NG_CORRECTED_ERROR_DISINTf 11316
#define L4_NG_ECC_ERROR_ADDRESSf 11317
#define L4_NG_ENABLE_ECCf 11318
#define L4_NG_FORCE_UNCORRECTABLE_ERRORf 11319
#define L4_NG_TMf 11320
#define L4_NG_UNCORRECTED_ERRORf 11321
#define L4_NG_UNCORRECTED_ERROR_DISINTf 11322
#define L4_NM_CORRECTED_ERRORf 11323
#define L4_NM_CORRECTED_ERROR_DISINTf 11324
#define L4_NM_ECC_ERROR_ADDRESSf 11325
#define L4_NM_ENABLE_ECCf 11326
#define L4_NM_FORCE_UNCORRECTABLE_ERRORf 11327
#define L4_NM_TMf 11328
#define L4_NM_UNCORRECTED_ERRORf 11329
#define L4_NM_UNCORRECTED_ERROR_DISINTf 11330
#define L4_PORT_CHECK_ENABLEf 11331
#define L4_SRC_PORTf 11332
#define L4_SRC_PORT_MASKf 11333
#define L5_BK_CORRECTED_ERRORf 11334
#define L5_BK_CORRECTED_ERROR_DISINTf 11335
#define L5_BK_ECC_ERROR_ADDRESSf 11336
#define L5_BK_ENABLE_ECCf 11337
#define L5_BK_FORCE_UNCORRECTABLE_ERRORf 11338
#define L5_BK_TMf 11339
#define L5_BK_UNCORRECTED_ERRORf 11340
#define L5_BK_UNCORRECTED_ERROR_DISINTf 11341
#define L5_BP_CORRECTED_ERRORf 11342
#define L5_BP_CORRECTED_ERROR_DISINTf 11343
#define L5_BP_ECC_ERROR_ADDRESSf 11344
#define L5_BP_ENABLE_ECCf 11345
#define L5_BP_FORCE_UNCORRECTABLE_ERRORf 11346
#define L5_BP_TMf 11347
#define L5_BP_UNCORRECTED_ERRORf 11348
#define L5_BP_UNCORRECTED_ERROR_DISINTf 11349
#define L5_N0_CORRECTED_ERRORf 11350
#define L5_N0_CORRECTED_ERROR_DISINTf 11351
#define L5_N0_ECC_ERROR_ADDRESSf 11352
#define L5_N0_ENABLE_ECCf 11353
#define L5_N0_FORCE_UNCORRECTABLE_ERRORf 11354
#define L5_N0_TMf 11355
#define L5_N0_UNCORRECTED_ERRORf 11356
#define L5_N0_UNCORRECTED_ERROR_DISINTf 11357
#define L5_N1_CORRECTED_ERRORf 11358
#define L5_N1_CORRECTED_ERROR_DISINTf 11359
#define L5_N1_ECC_ERROR_ADDRESSf 11360
#define L5_N1_ENABLE_ECCf 11361
#define L5_N1_FORCE_UNCORRECTABLE_ERRORf 11362
#define L5_N1_TMf 11363
#define L5_N1_UNCORRECTED_ERRORf 11364
#define L5_N1_UNCORRECTED_ERROR_DISINTf 11365
#define LABELf 11366
#define LABEL_OFFSETf 11367
#define LAG0_0f 11368
#define LAG0_1f 11369
#define LAG0_2f 11370
#define LAG0_3f 11371
#define LAG0_4f 11372
#define LAG1_0f 11373
#define LAG1_1f 11374
#define LAG1_2f 11375
#define LAG1_3f 11376
#define LAG1_4f 11377
#define LAGLUPf 11378
#define LAGLUPDf 11379
#define LAG_FAILOVERf 11380
#define LAG_FAILOVER_ENf 11381
#define LAG_FAILOVER_LOOPBACKf 11382
#define LAG_RES_ENf 11383
#define LANEf 11384
#define LANE_MODE_STRAPf 11385
#define LASTf 11386
#define LAST_64_REGf 11387
#define LAST_AGED_Qf 11388
#define LAST_CELL_GT32LE48f 11389
#define LAST_CELL_LE32f 11390
#define LAST_CHILD_OFFSETf 11391
#define LAST_COPYf 11392
#define LAST_DEQf 11393
#define LAST_ENTRY_IN_PBLKf 11394
#define LAST_HEC_ERRORED_Qf 11395
#define LAST_LASTf 11396
#define LAST_MASKf 11397
#define LAST_NODEf 11398
#define LAST_PBLKf 11399
#define LAST_RD_PTRf 11400
#define LAST_REFRESH_NUMBERf 11401
#define LAST_REQf 11402
#define LAST_SATURATED_VOQf 11403
#define LAST_TAIL_DROP_Qf 11404
#define LAST_TRIGGER_PTRf 11405
#define LAST_VALUEf 11406
#define LAST_WR_PTRf 11407
#define LATE_COL_FIXf 11408
#define LBACKf 11409
#define LBA_STATE_TIMEf 11410
#define LBIDf 11411
#define LBID_RTAGf 11412
#define LBIST_CKDISf 11413
#define LBIST_CTL_DONEf 11414
#define LBIST_CTL_PASSf 11415
#define LBIST_DAT_DONEf 11416
#define LBIST_DAT_PASSf 11417
#define LBIST_ENf 11418
#define LBIST_SEEDf 11419
#define LBM_MC_COPYTO_CPUf 11420
#define LBM_MC_DROPf 11421
#define LBM_PROCESS_IN_HWf 11422
#define LBM_UC_COPYTO_CPUf 11423
#define LBM_UC_DROPf 11424
#define LBP_ECC_ENf 11425
#define LBP_PAR_ERRf 11426
#define LBR_COPYTO_CPUf 11427
#define LBR_DROPf 11428
#define LB_AVGQSIZEf 11429
#define LB_AVGQSIZE_CELLf 11430
#define LB_CAP_AVERAGEf 11431
#define LB_ECC_ENf 11432
#define LB_ENABLEf 11433
#define LB_RESETf 11434
#define LB_TIME_DOMAINf 11435
#define LB_TMf 11436
#define LB_WEIGHTf 11437
#define LCCOUNTf 11438
#define LCLLOOPf 11439
#define LCPLL0_SYS_RESET_Nf 11440
#define LCPLL1_SYS_RESET_Nf 11441
#define LCPLL2_SYS_RESET_Nf 11442
#define LCPLL_PWRDWNf 11443
#define LCP_CTRLf 11444
#define LCREFENf 11445
#define LCREF_ENf 11446
#define LDO_CTRLf 11447
#define LEAFf 11448
#define LEAF_BG_PERIODf 11449
#define LEAF_CREDITOR_STATE_MAPf 11450
#define LEAF_DQ_SPACINGf 11451
#define LEAF_FIELDf 11452
#define LEAF_MASKf 11453
#define LEAF_THRESHf 11454
#define LEAF_VALUEf 11455
#define LEAK_CYCLESf 11456
#define LEARNf 11457
#define LEARN_DISABLEf 11458
#define LEARN_LOCALf 11459
#define LEARN_VIDf 11460
#define LEDCLK_HALF_PERIODf 11461
#define LEDUP_ENf 11462
#define LEDUP_INITIALISINGf 11463
#define LEDUP_RUNNINGf 11464
#define LEDUP_SCAN_INTRA_PORT_DELAYf 11465
#define LEDUP_SCAN_START_DELAYf 11466
#define LEDUP_SKIP_PROCESSORf 11467
#define LEDUP_SKIP_SCAN_INf 11468
#define LEDUP_SKIP_SCAN_OUTf 11469
#define LED_MEM_TMf 11470
#define LENGTHf 11471
#define LENGTHERRORPOINTERf 11472
#define LENGTH_FIFO_OVERFLOWf 11473
#define LENGTH_FIFO_OVERFLOW_DISINTf 11474
#define LENGTH_FIFO_UNDERRUNf 11475
#define LENGTH_FIFO_UNDERRUN_DISINTf 11476
#define LENGTH_MODEf 11477
#define LENGTH_SUM_ADJUSTf 11478
#define LENGTH_TYPEf 11479
#define LEN_ADJf 11480
#define LEN_ADJ_IDXf 11481
#define LEN_ADJ_LENGTHf 11482
#define LEN_ADJ_OFFSETf 11483
#define LEN_ADJ_ON_SHAPINGf 11484
#define LEN_QUEUEf 11485
#define LEVELf 11486
#define LEVEL_WATERMARKf 11487
#define LE_DMA_ENf 11488
#define LFSRf 11489
#define LF_ORDERf 11490
#define LF_QD_CORRECTED_ERRORf 11491
#define LF_QD_CORRECTED_ERROR_DISINTf 11492
#define LF_QD_ECC_ERROR_ADDRESSf 11493
#define LF_QD_ENABLE_ECCf 11494
#define LF_QD_FORCE_UNCORRECTABLE_ERRORf 11495
#define LF_QD_TMf 11496
#define LF_QD_UNCORRECTED_ERRORf 11497
#define LF_QD_UNCORRECTED_ERROR_DISINTf 11498
#define LF_QP_CORRECTED_ERRORf 11499
#define LF_QP_CORRECTED_ERROR_DISINTf 11500
#define LF_QP_ECC_ERROR_ADDRESSf 11501
#define LF_QP_ENABLE_ECCf 11502
#define LF_QP_FORCE_UNCORRECTABLE_ERRORf 11503
#define LF_QP_TMf 11504
#define LF_QP_UNCORRECTED_ERRORf 11505
#define LF_QP_UNCORRECTED_ERROR_DISINTf 11506
#define LGf 11507
#define LG_CHKf 11508
#define LIMITf 11509
#define LIMITEDf 11510
#define LIMIT_COUNTEDf 11511
#define LIMIT_RED_CELLf 11512
#define LIMIT_RED_QENTRYf 11513
#define LIMIT_REPLf 11514
#define LIMIT_RESUME_YELLOW_CELLf 11515
#define LIMIT_RESUME_YELLOW_PACKETf 11516
#define LIMIT_STATEf 11517
#define LIMIT_YELLOW_CELLf 11518
#define LIMIT_YELLOW_QENTRYf 11519
#define LINECOUNTf 11520
#define LINE_CNT_UNDERFLOWf 11521
#define LINE_CNT_UNDERFLOW_DISINTf 11522
#define LINE_CNT_UNDERFLOW_SP_PGf 11523
#define LINE_LOCAL_LPBKf 11524
#define LINE_LOOPBACKf 11525
#define LINE_REMOTE_LPBKf 11526
#define LINKf 11527
#define LINK10Gf 11528
#define LINK40G_ENABLEf 11529
#define LINKENf 11530
#define LINKEN_MASKf 11531
#define LINKEN_VALUEf 11532
#define LINKOKf 11533
#define LINKOREDf 11534
#define LINKSERDESf 11535
#define LINK_CONSTf 11536
#define LINK_CRC_ERRORf 11537
#define LINK_DELAYf 11538
#define LINK_DOWNf 11539
#define LINK_DOWN_ENf 11540
#define LINK_ENABLE_REMAP_0f 11541
#define LINK_ENABLE_REMAP_1f 11542
#define LINK_ENABLE_REMAP_10f 11543
#define LINK_ENABLE_REMAP_11f 11544
#define LINK_ENABLE_REMAP_12f 11545
#define LINK_ENABLE_REMAP_13f 11546
#define LINK_ENABLE_REMAP_14f 11547
#define LINK_ENABLE_REMAP_15f 11548
#define LINK_ENABLE_REMAP_16f 11549
#define LINK_ENABLE_REMAP_17f 11550
#define LINK_ENABLE_REMAP_18f 11551
#define LINK_ENABLE_REMAP_19f 11552
#define LINK_ENABLE_REMAP_2f 11553
#define LINK_ENABLE_REMAP_20f 11554
#define LINK_ENABLE_REMAP_21f 11555
#define LINK_ENABLE_REMAP_22f 11556
#define LINK_ENABLE_REMAP_23f 11557
#define LINK_ENABLE_REMAP_3f 11558
#define LINK_ENABLE_REMAP_4f 11559
#define LINK_ENABLE_REMAP_5f 11560
#define LINK_ENABLE_REMAP_6f 11561
#define LINK_ENABLE_REMAP_7f 11562
#define LINK_ENABLE_REMAP_8f 11563
#define LINK_ENABLE_REMAP_9f 11564
#define LINK_SCAN_GIGf 11565
#define LINK_STATUSf 11566
#define LINK_STATUS_CHANGEf 11567
#define LINK_STATUS_DEBOUNCE_TIMEOUTf 11568
#define LINK_STATUS_GLITCH_DETECTf 11569
#define LINK_STATUS_SELf 11570
#define LINK_STATUS_TIMERf 11571
#define LINK_STATUS_UPf 11572
#define LINK_STATUS_UPDATE_ENABLEf 11573
#define LINK_STAT_ENf 11574
#define LINK_STAT_MODf 11575
#define LINK_STAT_MSGf 11576
#define LINK_UPf 11577
#define LINK_UP_CLRf 11578
#define LINK_UP_DOWNf 11579
#define LINK_UP_ENf 11580
#define LKUPFF_CORRECTED_ERRORf 11581
#define LKUPFF_CORRECTED_ERROR_MASKf 11582
#define LKUPFF_ENABLE_ECCf 11583
#define LKUPFF_UNCORRECTED_ERRORf 11584
#define LKUPFF_UNCORRECTED_ERROR_MASKf 11585
#define LLATRANSE_UNCORRECTED_ERRORf 11586
#define LLATRANSE_UNCORRECTED_ERROR_DISINTf 11587
#define LLATRANS_CORRECTED_ERRORf 11588
#define LLATRANS_CORRECTED_ERROR_DISINTf 11589
#define LLATRANS_ENABLE_ECCf 11590
#define LLATRANS_FORCE_UNCORRECTABLE_ERRORf 11591
#define LLATRANS_MEM_TMf 11592
#define LLA_OFFSETf 11593
#define LLA_PEf 11594
#define LLA_PE_CLRf 11595
#define LLA_PE_ENf 11596
#define LLCf 11597
#define LLFC_CRC_IGNOREf 11598
#define LLFC_CUT_THROUGH_MODEf 11599
#define LLFC_ENf 11600
#define LLFC_ENABLEf 11601
#define LLFC_FC_OBJ_LOGICALf 11602
#define LLFC_FC_OBJ_PHYSICALf 11603
#define LLFC_IMGf 11604
#define LLFC_IN_IPG_ONLYf 11605
#define LLFC_MSG_TYPE_LOGICALf 11606
#define LLFC_MSG_TYPE_PHYSICALf 11607
#define LLFC_PAUSE_POLARITYf 11608
#define LLFC_XOFF_TIMEf 11609
#define LLS_INTRf 11610
#define LLS_INTR_DISINTf 11611
#define LLS_TREX2_DEBUG_ENABLEf 11612
#define LMAC0_MATCHf 11613
#define LMAC1_MATCHf 11614
#define LMD_1000BASEX_ENABLEf 11615
#define LMD_ENABLEf 11616
#define LMD_RSTBf 11617
#define LMEP__CCM_ENABLEf 11618
#define LMEP__DATAf 11619
#define LMEP__DM_ENABLEf 11620
#define LMEP__ENTRY_IS_SVPf 11621
#define LMEP__FWD_LMEP_PKTf 11622
#define LMEP__KEYf 11623
#define LMEP__LB_ENABLEf 11624
#define LMEP__LT_ENABLEf 11625
#define LMEP__MA_BASE_PTRf 11626
#define LMEP__MDL_BITMAPf 11627
#define LMEP__RESERVEDf 11628
#define LMEP__RESERVED_0f 11629
#define LMEP__RESERVED_1f 11630
#define LMEP__SGLPf 11631
#define LMEP__VIDf 11632
#define LMEP_1_TMf 11633
#define LMEP_PAR_ERRf 11634
#define LMEP_PMf 11635
#define LMEP_TMf 11636
#define LMT_CORRECTED_ERRORf 11637
#define LMT_CORRECTED_ERROR_DISINTf 11638
#define LMT_UNCORRECTED_ERRORf 11639
#define LMT_UNCORRECTED_ERROR_DISINTf 11640
#define LN2Q_BASE_QUEUEf 11641
#define LOAD_DATAf 11642
#define LOAD_ENf 11643
#define LOAD_EN_CHf 11644
#define LOAD_EN_CH0f 11645
#define LOAD_EN_CH1f 11646
#define LOAD_EN_CH2f 11647
#define LOAREFLIMITf 11648
#define LOCALCOPYCOUNTf 11649
#define LOCALFAULTDISABLEf 11650
#define LOCALFAULTSTATf 11651
#define LOCAL_ADDRESSf 11652
#define LOCAL_BOUNDARYf 11653
#define LOCAL_BURST_SIZEf 11654
#define LOCAL_FAULT_DISABLEf 11655
#define LOCAL_FAULT_STATUSf 11656
#define LOCAL_GRANT_REQ_STATUSf 11657
#define LOCAL_GRANT_REQ_STATUS_DISINTf 11658
#define LOCAL_LPBK_LEAK_ENBf 11659
#define LOCAL_MTP0f 11660
#define LOCAL_MTP1f 11661
#define LOCAL_MTP2f 11662
#define LOCAL_MTP3f 11663
#define LOCAL_SAf 11664
#define LOCAL_SA_0f 11665
#define LOCAL_SA_1f 11666
#define LOCAL_SA_2f 11667
#define LOCAL_SA_3f 11668
#define LOCAL_SA_4f 11669
#define LOCAL_SA_5f 11670
#define LOCAL_SA_6f 11671
#define LOCAL_SA_7f 11672
#define LOCAL_SW_DISABLEf 11673
#define LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PAR_ERRf 11674
#define LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_TMf 11675
#define LOCAL_SW_DISABLE_DEFAULT_PBM_PAR_ERRf 11676
#define LOCAL_SW_DISABLE_DEFAULT_PBM_TMf 11677
#define LOCAL_SW_DISABLE_HGTRUNK_RES_ENf 11678
#define LOCKf 11679
#define LOCK_ACCESSf 11680
#define LOCK_CHANGEf 11681
#define LOCK_DETf 11682
#define LOCK_DETECTf 11683
#define LOCK_STATUSf 11684
#define LOCZRAMAf 11685
#define LOGICAL_PORT_NUMBERf 11686
#define LOGIC_PORTf 11687
#define LONGPf 11688
#define LONG_PREf 11689
#define LOOKUP_BASE0f 11690
#define LOOKUP_BASE1f 11691
#define LOOKUP_BASE2f 11692
#define LOOKUP_ENABLE_SLICE_0f 11693
#define LOOKUP_ENABLE_SLICE_1f 11694
#define LOOKUP_ENABLE_SLICE_2f 11695
#define LOOKUP_ENABLE_SLICE_3f 11696
#define LOOKUP_L2MC_WITH_FID_IDf 11697
#define LOOKUP_WITH_MH_SRC_PORTf 11698
#define LOOPBACK_ENf 11699
#define LOOPBACK_FIFO_THRESHOLDf 11700
#define LOOPBACK_PKT_TYPEf 11701
#define LOOPBACK_PKT_TYPE_MASKf 11702
#define LOOPQf 11703
#define LOOP_COUNTf 11704
#define LOOP_ENAf 11705
#define LOOP_MODEf 11706
#define LOSSLESSENf 11707
#define LOSSLESS_COUNTf 11708
#define LOSS_OF_SYNC_EVENTf 11709
#define LOST_BYTE_ALIGNMENT_EVENTf 11710
#define LOST_LOCKf 11711
#define LOST_TIME_ALIGNMENT_EVEN_EVENTf 11712
#define LOST_TIME_ALIGNMENT_ODD_EVENTf 11713
#define LOWCUR_ENf 11714
#define LOWER_BOUNDSf 11715
#define LOWER_IDLEf 11716
#define LOWER_IDLE_KBITf 11717
#define LOWER_LIMITf 11718
#define LOWESTALARMPRIf 11719
#define LOWSIG_ASSERT_FILTERf 11720
#define LOWSIG_NEGATE_FILTERf 11721
#define LOWWATERMARKf 11722
#define LOW_AREF_READYf 11723
#define LOW_DURATIONf 11724
#define LOW_WATERMARKf 11725
#define LO_MASKf 11726
#define LO_PUP_FIFO_OVERFLOWf 11727
#define LO_PUP_FIFO_OVERFLOW_DISINTf 11728
#define LO_WATERMARKf 11729
#define LPACK2f 11730
#define LPANERRf 11731
#define LPASMDRf 11732
#define LPBK_SEO_LFALLf 11733
#define LPCFf 11734
#define LPDLHf 11735
#define LPDLLf 11736
#define LPFDf 11737
#define LPMSGf 11738
#define LPM_END_ADDRf 11739
#define LPM_ENTRY_DUP_AVAIL_BITSf 11740
#define LPM_ENTRY_DUP_BITSf 11741
#define LPM_ENTRY_DUP_BLKCNT_BITSf 11742
#define LPM_ENTRY_SRCH_AVAIL_BITSf 11743
#define LPM_ENTRY_SRCH_BLKCNT_BITSf 11744
#define LPM_ENTRY_VLD_BITSf 11745
#define LPM_START_ADDRf 11746
#define LPM_TOTAL_ADDRf 11747
#define LPNEXTPf 11748
#define LPNPf 11749
#define LPORT_PAR_ERRf 11750
#define LPORT_PROFILE_IDXf 11751
#define LPORT_TMf 11752
#define LPPAUSEf 11753
#define LPTOGf 11754
#define LP_BUFFERf 11755
#define LP_ECC_ENf 11756
#define LP_ECC_ERRf 11757
#define LP_HIGH_PRI_REQf 11758
#define LP_HIGH_PRI_REQ_DISINTf 11759
#define LP_IDLE_PREDICTION_MODEf 11760
#define LQ_PDROPMAX0f 11761
#define LQ_PDROPMAX1f 11762
#define LQ_PDROPMAX2f 11763
#define LQ_PDROPMAX3f 11764
#define LRU_ENf 11765
#define LSBf 11766
#define LSB_RAM_OUTPUTf 11767
#define LSB_VLAN_BMf 11768
#define LSB_VLAN_BM_LOWERf 11769
#define LSB_VLAN_BM_UPPERf 11770
#define LSRf 11771
#define LS_ERR_CNTf 11772
#define LS_ERR_THRESHf 11773
#define LS_ERR_WINDOWf 11774
#define LS_NEXTPRIORITYf 11775
#define LS_PIMSM_HDRf 11776
#define LS_PRIORITYf 11777
#define LS_START_ID0f 11778
#define LS_VECTORf 11779
#define LTM_COPYTO_CPUf 11780
#define LTM_DROPf 11781
#define LTR_COPYTO_CPUf 11782
#define LTR_DROPf 11783
#define LUREQFIFOCOUNT_GTE_HITHRf 11784
#define LUREQFIFO_FULLf 11785
#define LUREQMEM0_TMf 11786
#define LUREQMEM1_TMf 11787
#define LUREQMEM2_TMf 11788
#define LUREQMEM3_TMf 11789
#define LUREQMEM4_TMf 11790
#define LUREQMEM_TMf 11791
#define LWR_S_RF_BITSf 11792
#define L_STAT_REGf 11793
#define L_STAT_REG_64Bf 11794
#define M1DIVf 11795
#define M2DIVf 11796
#define M3DIVf 11797
#define MAC0_HIf 11798
#define MAC0_LOf 11799
#define MAC1_HIf 11800
#define MAC1_LOf 11801
#define MACDAf 11802
#define MACLMTf 11803
#define MACLMT_DROPf 11804
#define MACLMT_STNMV_TOCPUf 11805
#define MACROFLOW_INDEXf 11806
#define MACRO_FLOW_HASH_BYTE_SELf 11807
#define MACRO_FLOW_HASH_FUNC_SELf 11808
#define MACSAf 11809
#define MACSA0f 11810
#define MACSA0_DROPf 11811
#define MACSA0_DROP_DISINTf 11812
#define MACSA0_DROP_SELf 11813
#define MACSA_ALL_ZERO_DROPf 11814
#define MACSA_EQUALS_MACDA_DROPf 11815
#define MACSEC_ENABLEf 11816
#define MACSEC_PROG_TX_CRCf 11817
#define MACSEC_SCIf 11818
#define MACSEC_TX_CRC_CORRUPTION_MODEf 11819
#define MACSEC_TX_CRC_CORRUPT_ENf 11820
#define MACSEC_TX_LAUNCH_ENf 11821
#define MAC_ADDRf 11822
#define MAC_ADDR0f 11823
#define MAC_ADDR1f 11824
#define MAC_ADDR40f 11825
#define MAC_ADDR40_SHADOWf 11826
#define MAC_ADDRESSf 11827
#define MAC_ADDR_MASKf 11828
#define MAC_BASED_VID_ENABLEf 11829
#define MAC_BIND_FAILf 11830
#define MAC_BLOCK_INDEXf 11831
#define MAC_BLOCK_INDEX_OVERLAYf 11832
#define MAC_BLOCK_MASKf 11833
#define MAC_BLOCK_MASK_HIf 11834
#define MAC_BLOCK_MASK_LOf 11835
#define MAC_BLOCK_MASK_M0f 11836
#define MAC_BLOCK_MASK_M1f 11837
#define MAC_BLOCK_MASK_W0f 11838
#define MAC_BLOCK_MASK_W1f 11839
#define MAC_BLOCK_MASK_W2f 11840
#define MAC_BLOCK_TABLE_PAR_ERRf 11841
#define MAC_BLOCK_TABLE_TMf 11842
#define MAC_CONTROL_FRAME_ENABLEf 11843
#define MAC_CRS_SELf 11844
#define MAC_DA_LOWERf 11845
#define MAC_DA_PROFILE_INDEXf 11846
#define MAC_DA_UPPERf 11847
#define MAC_DUPLEXf 11848
#define MAC_G_STAT_COUNTERS_NUMf 11849
#define MAC_HIf 11850
#define MAC_IP_BIND__DATAf 11851
#define MAC_IP_BIND__HPAE_MAC_ADDRf 11852
#define MAC_IP_BIND__IPFIX_FLOW_METER_IDf 11853
#define MAC_IP_BIND__KEYf 11854
#define MAC_IP_BIND__RESERVED_0f 11855
#define MAC_IP_BIND__SIPf 11856
#define MAC_IP_BIND__SRC_MODIDf 11857
#define MAC_IP_BIND__SRC_PORTf 11858
#define MAC_IP_BIND__SRC_Tf 11859
#define MAC_LIMIT_USE_SYS_ACTIONf 11860
#define MAC_LOf 11861
#define MAC_LOOP_CONf 11862
#define MAC_RATE_LIMITf 11863
#define MAC_RX_PAUSEf 11864
#define MAC_SPEEDf 11865
#define MAC_STATS_PIPELINE_STAGE_NUMf 11866
#define MAC_TX_PAUSEf 11867
#define MAC_X_STAT_COUNTERS_NUMf 11868
#define MAIDf 11869
#define MAID_INDEXf 11870
#define MAID_PAR_ERRf 11871
#define MAID_REDUCTION_PAR_ERRf 11872
#define MAID_REDUCTION_PMf 11873
#define MAID_REDUCTION_TMf 11874
#define MAID_TMf 11875
#define MAPPED_PORT_NUMf 11876
#define MAP_0f 11877
#define MAP_00f 11878
#define MAP_01f 11879
#define MAP_1f 11880
#define MAP_10f 11881
#define MAP_11f 11882
#define MAP_12f 11883
#define MAP_13f 11884
#define MAP_14f 11885
#define MAP_15f 11886
#define MAP_2f 11887
#define MAP_3f 11888
#define MAP_4f 11889
#define MAP_5f 11890
#define MAP_6f 11891
#define MAP_7f 11892
#define MAP_8f 11893
#define MAP_9f 11894
#define MAP_FID_ID_TO_INNER_TAGf 11895
#define MAP_FID_ID_TO_OUTER_TAGf 11896
#define MAP_INDEXf 11897
#define MAP_TAG_PKT_PRIORITYf 11898
#define MARTIAN_ADDR_TOCPUf 11899
#define MARTINI_MC_TYPEf 11900
#define MASKf 11901
#define MASK0f 11902
#define MASK0_LWRf 11903
#define MASK0_UPRf 11904
#define MASK1f 11905
#define MASK1_LWRf 11906
#define MASK1_UPRf 11907
#define MASK_BITMAPf 11908
#define MASK_BKT_OVFLWf 11909
#define MASK_CELL_ERRORf 11910
#define MASK_FOR_VFI_11_10f 11911
#define MASK_FREEf 11912
#define MASK_IP_ADDRf 11913
#define MASK_IP_ADDR_HIf 11914
#define MASK_IP_ADDR_LOf 11915
#define MASK_KEY_TYPE_VFIf 11916
#define MASK_MAC_ADDRf 11917
#define MASK_PARITY_ERRf 11918
#define MASK_RESERVEDf 11919
#define MASK_VFIf 11920
#define MASK_VLAN_IDf 11921
#define MASK_VRF_HIf 11922
#define MASK_VRF_LOf 11923
#define MASK_Xf 11924
#define MASTER_ABORTf 11925
#define MASTER_LCPLL_LOCK_STATf 11926
#define MASTER_PECf 11927
#define MASTER_RD_STATUSf 11928
#define MASTER_RTRY_CNTf 11929
#define MASTER_RX_EVENTf 11930
#define MASTER_RX_EVENT_ENf 11931
#define MASTER_RX_FIFO_FLUSHf 11932
#define MASTER_RX_FIFO_FULLf 11933
#define MASTER_RX_FIFO_FULL_ENf 11934
#define MASTER_RX_FIFO_THRESHOLDf 11935
#define MASTER_RX_PKT_COUNTf 11936
#define MASTER_RX_THRESHOLD_HITf 11937
#define MASTER_RX_THRESHOLD_HIT_ENf 11938
#define MASTER_SMBUS_RD_DATAf 11939
#define MASTER_SMBUS_WR_DATAf 11940
#define MASTER_START_BUSYf 11941
#define MASTER_START_BUSY_COMMANDf 11942
#define MASTER_START_BUSY_ENf 11943
#define MASTER_STATUSf 11944
#define MASTER_TX_FIFO_FLUSHf 11945
#define MASTER_TX_UNDERRUNf 11946
#define MASTER_TX_UNDERRUN_ENf 11947
#define MASTER_WR_STATUSf 11948
#define MAST_N_BOOTf 11949
#define MATCHf 11950
#define MATCHED_INDEXf 11951
#define MATCHED_RULEf 11952
#define MATCHFAILf 11953
#define MATCHLOWERf 11954
#define MATCHUPPERf 11955
#define MATCH_FIELDf 11956
#define MATCH_STATUSf 11957
#define MAXf 11958
#define MAX0f 11959
#define MAX1f 11960
#define MAX2f 11961
#define MAXBWf 11962
#define MAXBWCG0f 11963
#define MAXBWCG1f 11964
#define MAXDROPRATEf 11965
#define MAXFRf 11966
#define MAXFULLSETf 11967
#define MAXPRIf 11968
#define MAX_8B10B_PACKLETSf 11969
#define MAX_ADDITION_SIZEf 11970
#define MAX_ARL_LATENCYf 11971
#define MAX_ARRIVAL_BYTESf 11972
#define MAX_BKTf 11973
#define MAX_BUBBLEf 11974
#define MAX_BUCKETf 11975
#define MAX_BUFFSf 11976
#define MAX_BUF_DEPTHf 11977
#define MAX_BWf 11978
#define MAX_CELL_LIMITf 11979
#define MAX_CIf 11980
#define MAX_CONTEXTf 11981
#define MAX_CREDITSf 11982
#define MAX_DEPTH_EXPf 11983
#define MAX_DEPTH_MANTf 11984
#define MAX_DROP_RATEf 11985
#define MAX_FIFO_DEPTHf 11986
#define MAX_FIFO_ENTRIESf 11987
#define MAX_GRANT_TO_DEQf 11988
#define MAX_IDLE_AGEf 11989
#define MAX_IDLE_AGE_PROFILEf 11990
#define MAX_IDXf 11991
#define MAX_LATENCYf 11992
#define MAX_LATENCY_EMPTYf 11993
#define MAX_LIVE_TIME_PROFILEf 11994
#define MAX_NUMBER_OF_ENTRIES_ENCf 11995
#define MAX_OVQ_BLOCK_CNTf 11996
#define MAX_PACKET_LATENCYf 11997
#define MAX_PENDING_SLDMA_CMDSf 11998
#define MAX_PENDING_TBDMA_CMDSf 11999
#define MAX_RECORD_LIFEf 12000
#define MAX_REFRESHf 12001
#define MAX_REF_RATEf 12002
#define MAX_SEQVALUEf 12003
#define MAX_SHAPER_BUCKET_OVERFLOW_L0f 12004
#define MAX_SHAPER_BUCKET_OVERFLOW_L0_DISINTf 12005
#define MAX_SHAPER_BUCKET_OVERFLOW_L1f 12006
#define MAX_SHAPER_BUCKET_OVERFLOW_L1_DISINTf 12007
#define MAX_SHAPER_BUCKET_OVERFLOW_L2_LOWERf 12008
#define MAX_SHAPER_BUCKET_OVERFLOW_L2_LOWER_DISINTf 12009
#define MAX_SHAPER_BUCKET_OVERFLOW_L2_UPPERf 12010
#define MAX_SHAPER_BUCKET_OVERFLOW_L2_UPPER_DISINTf 12011
#define MAX_SHAPER_BUCKET_OVERFLOW_PORTf 12012
#define MAX_SHAPER_BUCKET_OVERFLOW_PORT_DISINTf 12013
#define MAX_SHAPER_BUCKET_UNDERFLOW_L0f 12014
#define MAX_SHAPER_BUCKET_UNDERFLOW_L0_DISINTf 12015
#define MAX_SHAPER_BUCKET_UNDERFLOW_L1f 12016
#define MAX_SHAPER_BUCKET_UNDERFLOW_L1_DISINTf 12017
#define MAX_SHAPER_BUCKET_UNDERFLOW_L2_LOWERf 12018
#define MAX_SHAPER_BUCKET_UNDERFLOW_L2_LOWER_DISINTf 12019
#define MAX_SHAPER_BUCKET_UNDERFLOW_L2_UPPERf 12020
#define MAX_SHAPER_BUCKET_UNDERFLOW_L2_UPPER_DISINTf 12021
#define MAX_SHAPER_BUCKET_UNDERFLOW_PORTf 12022
#define MAX_SHAPER_BUCKET_UNDERFLOW_PORT_DISINTf 12023
#define MAX_SPf 12024
#define MAX_THDf 12025
#define MAX_THD_SELf 12026
#define MAX_THLDf 12027
#define MAX_THRESHOLDf 12028
#define MAX_TICK_COUNTf 12029
#define MAX_TOTAL_COUNTf 12030
#define MAX_USED_ENTRIESf 12031
#define MAX_USED_ENTRIES_Af 12032
#define MAX_USED_ENTRIES_Bf 12033
#define MAX_WRITE_POINTERf 12034
#define MAX_WRITE_PTRSf 12035
#define MA_INDEX_PAR_ERRf 12036
#define MA_INDEX_PMf 12037
#define MA_INDEX_TMf 12038
#define MA_PTRf 12039
#define MA_STATE_DCMf 12040
#define MA_STATE_PAR_ERRf 12041
#define MA_STATE_PMf 12042
#define MA_STATE_TMf 12043
#define MBISTMASTERENf 12044
#define MBIST_DONEf 12045
#define MBIST_GOf 12046
#define MBUFFS_CORRECTED_ERRORf 12047
#define MBUFFS_CORRECTED_ERROR_DISINTf 12048
#define MBUFFS_ENABLE_ECCf 12049
#define MBUFFS_FORCE_UNCORRECTABLE_ERRORf 12050
#define MBUFFS_UNCORRECTED_ERRORf 12051
#define MBUFFS_UNCORRECTED_ERROR_DISINTf 12052
#define MBUFF_MEM_TMf 12053
#define MCf 12054
#define MCASTf 12055
#define MCAST_ENABLEf 12056
#define MCBITMAPf 12057
#define MCFIFOERRf 12058
#define MCFIFOERRORINSTANCEf 12059
#define MCFIFOERRORPOINTERf 12060
#define MCIDXEf 12061
#define MCPTR_RDYf 12062
#define MCQ_FIFO_QEMPTYf 12063
#define MCRf 12064
#define MCSTf 12065
#define MCS_IC_AR_ARB_MI0f 12066
#define MCS_IC_AR_ARB_MI1f 12067
#define MCS_IC_AR_ARB_MI10f 12068
#define MCS_IC_AR_ARB_MI11f 12069
#define MCS_IC_AR_ARB_MI12f 12070
#define MCS_IC_AR_ARB_MI13f 12071
#define MCS_IC_AR_ARB_MI2f 12072
#define MCS_IC_AR_ARB_MI3f 12073
#define MCS_IC_AR_ARB_MI4f 12074
#define MCS_IC_AR_ARB_MI5f 12075
#define MCS_IC_AR_ARB_MI6f 12076
#define MCS_IC_AR_ARB_MI7f 12077
#define MCS_IC_AR_ARB_MI8f 12078
#define MCS_IC_AR_ARB_MI9f 12079
#define MCS_IC_AW_ARB_MI0f 12080
#define MCS_IC_AW_ARB_MI1f 12081
#define MCS_IC_AW_ARB_MI10f 12082
#define MCS_IC_AW_ARB_MI11f 12083
#define MCS_IC_AW_ARB_MI12f 12084
#define MCS_IC_AW_ARB_MI13f 12085
#define MCS_IC_AW_ARB_MI2f 12086
#define MCS_IC_AW_ARB_MI3f 12087
#define MCS_IC_AW_ARB_MI4f 12088
#define MCS_IC_AW_ARB_MI5f 12089
#define MCS_IC_AW_ARB_MI6f 12090
#define MCS_IC_AW_ARB_MI7f 12091
#define MCS_IC_AW_ARB_MI8f 12092
#define MCS_IC_AW_ARB_MI9f 12093
#define MCS_IC_CFG_REG_0f 12094
#define MCS_IC_CFG_REG_1f 12095
#define MCS_IC_CFG_REG_3f 12096
#define MCS_IC_ID_REG_0f 12097
#define MCS_IC_ID_REG_1f 12098
#define MCS_IC_ID_REG_2f 12099
#define MCS_IC_ID_REG_3f 12100
#define MCS_IC_PER_REG_0f 12101
#define MCS_IC_PER_REG_1f 12102
#define MCS_IC_PER_REG_2f 12103
#define MCS_IC_PER_REG_3f 12104
#define MCS_IC_RST_OVERRIDEf 12105
#define MCU_ENf 12106
#define MCU_ENABLEf 12107
#define MCU_REQ_FIFO_ERRf 12108
#define MC_BASEf 12109
#define MC_CLEARf 12110
#define MC_COS0_5_BMPf 12111
#define MC_COS1f 12112
#define MC_COS2f 12113
#define MC_COS_ENf 12114
#define MC_DROPCNTf 12115
#define MC_ENf 12116
#define MC_ENABLEf 12117
#define MC_FIELDf 12118
#define MC_FLAGf 12119
#define MC_FLOW_CTL_METHODf 12120
#define MC_GROUPf 12121
#define MC_GROUP_ERROR_POINTERf 12122
#define MC_GROUP_ERROR_TYPEf 12123
#define MC_INDEXf 12124
#define MC_INDEX_CAPTf 12125
#define MC_INDEX_ERROR_TOCPUf 12126
#define MC_INDEX_MASKf 12127
#define MC_INDEX_VALUEf 12128
#define MC_MASKf 12129
#define MC_METER_INDEXf 12130
#define MC_SC_ENf 12131
#define MC_SELf 12132
#define MC_TBL_LKUPf 12133
#define MC_TMf 12134
#define MC_TYPEf 12135
#define MC_USE_GLOBAL_LEN_ADJ_IDXf 12136
#define MC_VALUEf 12137
#define MDB_A_CORRECTED_ERRORf 12138
#define MDB_A_CORRECTED_ERROR_DISINTf 12139
#define MDB_A_UNCORRECTED_ERRORf 12140
#define MDB_A_UNCORRECTED_ERROR_DISINTf 12141
#define MDB_B_CORRECTED_ERRORf 12142
#define MDB_B_CORRECTED_ERROR_DISINTf 12143
#define MDB_B_UNCORRECTED_ERRORf 12144
#define MDB_B_UNCORRECTED_ERROR_DISINTf 12145
#define MDB_ENABLE_ECCf 12146
#define MDB_FORCE_UNCORRECTABLE_ERRORf 12147
#define MDB_TMf 12148
#define MDC1_OEB_CTRLf 12149
#define MDC2_OEB_CTRLf 12150
#define MDIOREGS_RESETf 12151
#define MDIO_OUT_DELAYf 12152
#define MDIO_SELf 12153
#define MDIVf 12154
#define MDIV_CH0f 12155
#define MDIV_CH1f 12156
#define MDIV_CH2f 12157
#define MDLf 12158
#define MD_DEVADf 12159
#define MD_STf 12160
#define MEASUREMENT_CALLIBRATIONf 12161
#define MEM0_TMf 12162
#define MEM1_INTRf 12163
#define MEM1_INTR_DISINTf 12164
#define MEM1_IPMC_TBL_PAR_ERRf 12165
#define MEM1_IPMC_TBL_PAR_ERR_ENf 12166
#define MEM1_TMf 12167
#define MEM1_VLAN_TBL_PAR_ERRf 12168
#define MEM1_VLAN_TBL_PAR_ERR_ENf 12169
#define MEM2_RESERVEDf 12170
#define MEM2_TMf 12171
#define MEM3_TMf 12172
#define MEM4_TMf 12173
#define MEMCNTWIDTHf 12174
#define MEMFAILERRORf 12175
#define MEMFAILINTCOUNTf 12176
#define MEMFAILMSGCOUNTf 12177
#define MEMFAILSHUTDOWNENf 12178
#define MEMFAIL_SHUTDOWNf 12179
#define MEMIDf 12180
#define MEMINIT_DONEf 12181
#define MEMORYf 12182
#define MEMORY_CELL_DATAf 12183
#define MEMORY_GROUP_ENABLEf 12184
#define MEMORY_IDf 12185
#define MEMORY_IDXf 12186
#define MEM_000_ECC_ERROR_ADDRESSf 12187
#define MEM_001_ECC_ERROR_ADDRESSf 12188
#define MEM_010_ECC_ERROR_ADDRESSf 12189
#define MEM_011_ECC_ERROR_ADDRESSf 12190
#define MEM_100_ECC_ERROR_ADDRESSf 12191
#define MEM_101_ECC_ERROR_ADDRESSf 12192
#define MEM_110_ECC_ERROR_ADDRESSf 12193
#define MEM_111_ECC_ERROR_ADDRESSf 12194
#define MEM_ACC_ACKf 12195
#define MEM_ACC_ADDRf 12196
#define MEM_ACC_RD_WR_Nf 12197
#define MEM_ACC_REQf 12198
#define MEM_ACC_USE_DYN_VDLf 12199
#define MEM_ADDRESSf 12200
#define MEM_A_ECC_ERROR_ADDRESSf 12201
#define MEM_B_ECC_ERROR_ADDRESSf 12202
#define MEM_CH0_RDYf 12203
#define MEM_CH1_RDYf 12204
#define MEM_CONFIGf 12205
#define MEM_C_ECC_ERROR_ADDRESSf 12206
#define MEM_FAILf 12207
#define MEM_RESET_COMPLETEf 12208
#define MEM_SELf 12209
#define MEM_SIZEf 12210
#define MEM_START_ADDRf 12211
#define MEM_TYPEf 12212
#define MEPIDf 12213
#define MERGE_ST_BMPf 12214
#define MESSAGE_MODEf 12215
#define MESSAGE_READYf 12216
#define MESSAGE_READY_DISINTf 12217
#define MESSAGE_SIZEf 12218
#define MESSAGE_TYPE_0_COPY_TO_CPUf 12219
#define MESSAGE_TYPE_0_DROPf 12220
#define MESSAGE_TYPE_10_COPY_TO_CPUf 12221
#define MESSAGE_TYPE_10_DROPf 12222
#define MESSAGE_TYPE_11_COPY_TO_CPUf 12223
#define MESSAGE_TYPE_11_DROPf 12224
#define MESSAGE_TYPE_12_COPY_TO_CPUf 12225
#define MESSAGE_TYPE_12_DROPf 12226
#define MESSAGE_TYPE_13_COPY_TO_CPUf 12227
#define MESSAGE_TYPE_13_DROPf 12228
#define MESSAGE_TYPE_14_COPY_TO_CPUf 12229
#define MESSAGE_TYPE_14_DROPf 12230
#define MESSAGE_TYPE_15_COPY_TO_CPUf 12231
#define MESSAGE_TYPE_15_DROPf 12232
#define MESSAGE_TYPE_1_COPY_TO_CPUf 12233
#define MESSAGE_TYPE_1_DROPf 12234
#define MESSAGE_TYPE_2_COPY_TO_CPUf 12235
#define MESSAGE_TYPE_2_DROPf 12236
#define MESSAGE_TYPE_3_COPY_TO_CPUf 12237
#define MESSAGE_TYPE_3_DROPf 12238
#define MESSAGE_TYPE_4_COPY_TO_CPUf 12239
#define MESSAGE_TYPE_4_DROPf 12240
#define MESSAGE_TYPE_5_COPY_TO_CPUf 12241
#define MESSAGE_TYPE_5_DROPf 12242
#define MESSAGE_TYPE_6_COPY_TO_CPUf 12243
#define MESSAGE_TYPE_6_DROPf 12244
#define MESSAGE_TYPE_7_COPY_TO_CPUf 12245
#define MESSAGE_TYPE_7_DROPf 12246
#define MESSAGE_TYPE_8_COPY_TO_CPUf 12247
#define MESSAGE_TYPE_8_DROPf 12248
#define MESSAGE_TYPE_9_COPY_TO_CPUf 12249
#define MESSAGE_TYPE_9_DROPf 12250
#define META_SELf 12251
#define METERIDf 12252
#define METERINGPERIODf 12253
#define METERING_CLK_ENf 12254
#define METER_BG_DISf 12255
#define METER_CNT_FP2_ENABLEf 12256
#define METER_COUNT_BYTESf 12257
#define METER_ENf 12258
#define METER_ENABLEf 12259
#define METER_EVEN_SLICE_0_CORRECTED_ERRORf 12260
#define METER_EVEN_SLICE_0_CORRECTED_ERROR_DISINTf 12261
#define METER_EVEN_SLICE_0_ENABLE_ECCf 12262
#define METER_EVEN_SLICE_0_ERROR_ADDRf 12263
#define METER_EVEN_SLICE_0_FORCE_UNCORRECTABLE_ERRORf 12264
#define METER_EVEN_SLICE_0_INITf 12265
#define METER_EVEN_SLICE_0_INIT_DONEf 12266
#define METER_EVEN_SLICE_0_INIT_DONE_DISINTf 12267
#define METER_EVEN_SLICE_0_UNCORRECTED_ERRORf 12268
#define METER_EVEN_SLICE_0_UNCORRECTED_ERROR_DISINTf 12269
#define METER_EVEN_SLICE_1_CORRECTED_ERRORf 12270
#define METER_EVEN_SLICE_1_CORRECTED_ERROR_DISINTf 12271
#define METER_EVEN_SLICE_1_ENABLE_ECCf 12272
#define METER_EVEN_SLICE_1_ERROR_ADDRf 12273
#define METER_EVEN_SLICE_1_FORCE_UNCORRECTABLE_ERRORf 12274
#define METER_EVEN_SLICE_1_INITf 12275
#define METER_EVEN_SLICE_1_INIT_DONEf 12276
#define METER_EVEN_SLICE_1_INIT_DONE_DISINTf 12277
#define METER_EVEN_SLICE_1_UNCORRECTED_ERRORf 12278
#define METER_EVEN_SLICE_1_UNCORRECTED_ERROR_DISINTf 12279
#define METER_EVEN_SLICE_2_CORRECTED_ERRORf 12280
#define METER_EVEN_SLICE_2_CORRECTED_ERROR_DISINTf 12281
#define METER_EVEN_SLICE_2_ENABLE_ECCf 12282
#define METER_EVEN_SLICE_2_ERROR_ADDRf 12283
#define METER_EVEN_SLICE_2_FORCE_UNCORRECTABLE_ERRORf 12284
#define METER_EVEN_SLICE_2_INITf 12285
#define METER_EVEN_SLICE_2_INIT_DONEf 12286
#define METER_EVEN_SLICE_2_INIT_DONE_DISINTf 12287
#define METER_EVEN_SLICE_2_UNCORRECTED_ERRORf 12288
#define METER_EVEN_SLICE_2_UNCORRECTED_ERROR_DISINTf 12289
#define METER_EVEN_SLICE_3_CORRECTED_ERRORf 12290
#define METER_EVEN_SLICE_3_CORRECTED_ERROR_DISINTf 12291
#define METER_EVEN_SLICE_3_ENABLE_ECCf 12292
#define METER_EVEN_SLICE_3_ERROR_ADDRf 12293
#define METER_EVEN_SLICE_3_FORCE_UNCORRECTABLE_ERRORf 12294
#define METER_EVEN_SLICE_3_INITf 12295
#define METER_EVEN_SLICE_3_INIT_DONEf 12296
#define METER_EVEN_SLICE_3_INIT_DONE_DISINTf 12297
#define METER_EVEN_SLICE_3_UNCORRECTED_ERRORf 12298
#define METER_EVEN_SLICE_3_UNCORRECTED_ERROR_DISINTf 12299
#define METER_GRANf 12300
#define METER_GRANULARITYf 12301
#define METER_GROUP_TRAFFIC_COUNTER_NUMBERf 12302
#define METER_INDEX_EVENf 12303
#define METER_INDEX_ODDf 12304
#define METER_MODEf 12305
#define METER_MODE_EXTf 12306
#define METER_MODE_INTf 12307
#define METER_MODIFIERf 12308
#define METER_ODD_SLICE_0_CORRECTED_ERRORf 12309
#define METER_ODD_SLICE_0_CORRECTED_ERROR_DISINTf 12310
#define METER_ODD_SLICE_0_ENABLE_ECCf 12311
#define METER_ODD_SLICE_0_ERROR_ADDRf 12312
#define METER_ODD_SLICE_0_FORCE_UNCORRECTABLE_ERRORf 12313
#define METER_ODD_SLICE_0_INITf 12314
#define METER_ODD_SLICE_0_INIT_DONEf 12315
#define METER_ODD_SLICE_0_INIT_DONE_DISINTf 12316
#define METER_ODD_SLICE_0_UNCORRECTED_ERRORf 12317
#define METER_ODD_SLICE_0_UNCORRECTED_ERROR_DISINTf 12318
#define METER_ODD_SLICE_1_CORRECTED_ERRORf 12319
#define METER_ODD_SLICE_1_CORRECTED_ERROR_DISINTf 12320
#define METER_ODD_SLICE_1_ENABLE_ECCf 12321
#define METER_ODD_SLICE_1_ERROR_ADDRf 12322
#define METER_ODD_SLICE_1_FORCE_UNCORRECTABLE_ERRORf 12323
#define METER_ODD_SLICE_1_INITf 12324
#define METER_ODD_SLICE_1_INIT_DONEf 12325
#define METER_ODD_SLICE_1_INIT_DONE_DISINTf 12326
#define METER_ODD_SLICE_1_UNCORRECTED_ERRORf 12327
#define METER_ODD_SLICE_1_UNCORRECTED_ERROR_DISINTf 12328
#define METER_ODD_SLICE_2_CORRECTED_ERRORf 12329
#define METER_ODD_SLICE_2_CORRECTED_ERROR_DISINTf 12330
#define METER_ODD_SLICE_2_ENABLE_ECCf 12331
#define METER_ODD_SLICE_2_ERROR_ADDRf 12332
#define METER_ODD_SLICE_2_FORCE_UNCORRECTABLE_ERRORf 12333
#define METER_ODD_SLICE_2_INITf 12334
#define METER_ODD_SLICE_2_INIT_DONEf 12335
#define METER_ODD_SLICE_2_INIT_DONE_DISINTf 12336
#define METER_ODD_SLICE_2_UNCORRECTED_ERRORf 12337
#define METER_ODD_SLICE_2_UNCORRECTED_ERROR_DISINTf 12338
#define METER_ODD_SLICE_3_CORRECTED_ERRORf 12339
#define METER_ODD_SLICE_3_CORRECTED_ERROR_DISINTf 12340
#define METER_ODD_SLICE_3_ENABLE_ECCf 12341
#define METER_ODD_SLICE_3_ERROR_ADDRf 12342
#define METER_ODD_SLICE_3_FORCE_UNCORRECTABLE_ERRORf 12343
#define METER_ODD_SLICE_3_INITf 12344
#define METER_ODD_SLICE_3_INIT_DONEf 12345
#define METER_ODD_SLICE_3_INIT_DONE_DISINTf 12346
#define METER_ODD_SLICE_3_UNCORRECTED_ERRORf 12347
#define METER_ODD_SLICE_3_UNCORRECTED_ERROR_DISINTf 12348
#define METER_PAIR_INDEXf 12349
#define METER_PAIR_INDEX_EVENf 12350
#define METER_PAIR_INDEX_ODDf 12351
#define METER_PAIR_MODEf 12352
#define METER_PAIR_MODE_MODIFIERf 12353
#define METER_PORT_NUMf 12354
#define METER_SHARING_MODEf 12355
#define METER_SHARING_MODE_MODIFIERf 12356
#define METER_SPAREf 12357
#define METER_TEST_EVENf 12358
#define METER_TEST_ODDf 12359
#define METER_UPDATE_EVENf 12360
#define METER_UPDATE_ODDf 12361
#define METHODf 12362
#define MGID_PKT0f 12363
#define MGID_PKT1f 12364
#define MGMT_CONTEXTf 12365
#define MGMT_FRAME_COSf 12366
#define MGMT_FRAME_DPf 12367
#define MGMT_UPDATE_HITf 12368
#define MHf 12369
#define MH0f 12370
#define MH1f 12371
#define MH2f 12372
#define MH3f 12373
#define MHMf 12374
#define MHZf 12375
#define MH_BYTES_0_3f 12376
#define MH_BYTES_12_15f 12377
#define MH_BYTES_4_7f 12378
#define MH_BYTES_8_11f 12379
#define MH_INBANDf 12380
#define MH_INGRESS_TAGGED_SELf 12381
#define MH_L3f 12382
#define MH_OPCODEf 12383
#define MH_OPCODE_5f 12384
#define MH_OPCODE_OVERLAYf 12385
#define MH_PFMf 12386
#define MH_PRI0f 12387
#define MH_PRI1f 12388
#define MH_PRI10f 12389
#define MH_PRI11f 12390
#define MH_PRI12f 12391
#define MH_PRI13f 12392
#define MH_PRI14f 12393
#define MH_PRI15f 12394
#define MH_PRI2f 12395
#define MH_PRI3f 12396
#define MH_PRI4f 12397
#define MH_PRI5f 12398
#define MH_PRI6f 12399
#define MH_PRI7f 12400
#define MH_PRI8f 12401
#define MH_PRI9f 12402
#define MH_PRIORITYf 12403
#define MH_SRC_PID_ENABLEf 12404
#define MH_TCf 12405
#define MH_TC_MAP_ENABLEf 12406
#define MIB1_CORRECTED_ERRORf 12407
#define MIB1_CORRECTED_ERROR_MASKf 12408
#define MIB1_ENABLE_ECCf 12409
#define MIB1_FORCE_UNCORRECTABLE_ERRORf 12410
#define MIB1_UNCORRECTED_ERRORf 12411
#define MIB1_UNCORRECTED_ERROR_MASKf 12412
#define MIB2_CORRECTED_ERRORf 12413
#define MIB2_CORRECTED_ERROR_MASKf 12414
#define MIB2_ENABLE_ECCf 12415
#define MIB2_FORCE_UNCORRECTABLE_ERRORf 12416
#define MIB2_UNCORRECTED_ERRORf 12417
#define MIB2_UNCORRECTED_ERROR_MASKf 12418
#define MIB3_CORRECTED_ERRORf 12419
#define MIB3_CORRECTED_ERROR_MASKf 12420
#define MIB3_ENABLE_ECCf 12421
#define MIB3_FORCE_UNCORRECTABLE_ERRORf 12422
#define MIB3_UNCORRECTED_ERRORf 12423
#define MIB3_UNCORRECTED_ERROR_MASKf 12424
#define MIB4_CORRECTED_ERRORf 12425
#define MIB4_CORRECTED_ERROR_MASKf 12426
#define MIB4_ENABLE_ECCf 12427
#define MIB4_FORCE_UNCORRECTABLE_ERRORf 12428
#define MIB4_UNCORRECTED_ERRORf 12429
#define MIB4_UNCORRECTED_ERROR_MASKf 12430
#define MIB5_CORRECTED_ERRORf 12431
#define MIB5_CORRECTED_ERROR_MASKf 12432
#define MIB5_ENABLE_ECCf 12433
#define MIB5_FORCE_UNCORRECTABLE_ERRORf 12434
#define MIB5_UNCORRECTED_ERRORf 12435
#define MIB5_UNCORRECTED_ERROR_MASKf 12436
#define MIB_RSC_MEM0f 12437
#define MIB_RSC_MEM0_ERRf 12438
#define MIB_RSC_MEM0_TMf 12439
#define MIB_RSC_MEM1f 12440
#define MIB_RSC_MEM1_ERRf 12441
#define MIB_RSC_MEM1_TMf 12442
#define MIB_RSC_MEM2f 12443
#define MIB_RSC_MEM2_ERRf 12444
#define MIB_RSC_MEM2_TMf 12445
#define MIB_RSC_MEM3f 12446
#define MIB_RSC_MEM3_ERRf 12447
#define MIB_RSC_MEM4f 12448
#define MIB_RSC_MEM4_ERRf 12449
#define MIB_RSC_MEM_ENf 12450
#define MIB_TSC_MEM0f 12451
#define MIB_TSC_MEM0_ERRf 12452
#define MIB_TSC_MEM0_TMf 12453
#define MIB_TSC_MEM1f 12454
#define MIB_TSC_MEM1_ERRf 12455
#define MIB_TSC_MEM1_TMf 12456
#define MIB_TSC_MEM2f 12457
#define MIB_TSC_MEM2_ERRf 12458
#define MIB_TSC_MEM2_TMf 12459
#define MIB_TSC_MEM3f 12460
#define MIB_TSC_MEM3_ERRf 12461
#define MIB_TSC_MEM_ENf 12462
#define MIDL_RX_ENf 12463
#define MIDL_TX_ENf 12464
#define MIDPKT_SHAPE_ENABLEf 12465
#define MIFGf 12466
#define MIIM_ADDR_MAP_ENABLEf 12467
#define MIIM_CYCLEf 12468
#define MIIM_DEVICE_ADDRESSf 12469
#define MIIM_DEVICE_ADDRESS_ENABLEf 12470
#define MIIM_FLIP_STATUS_BITf 12471
#define MIIM_LINK_SCAN_ENf 12472
#define MIIM_LINK_STATUS_BIT_POSITIONf 12473
#define MIIM_OPN_DONEf 12474
#define MIIM_OP_DONEf 12475
#define MIIM_PAUSE_SCAN_ENf 12476
#define MIIM_RD_STARTf 12477
#define MIIM_SCAN_BUSYf 12478
#define MIIM_WR_STARTf 12479
#define MIM__ADD_ISID_TO_MACDAf 12480
#define MIM__BC_DROPf 12481
#define MIM__BVIDf 12482
#define MIM__BVID_VALIDf 12483
#define MIM__DELETE_VNTAGf 12484
#define MIM__DOT1P_MAPPING_PTRf 12485
#define MIM__DOT1P_PRI_SELECTf 12486
#define MIM__DVPf 12487
#define MIM__DVP_IS_NETWORK_PORTf 12488
#define MIM__EH_QUEUE_TAGf 12489
#define MIM__EH_TAG_TYPEf 12490
#define MIM__EH_TMf 12491
#define MIM__FLEX_CTR_BASE_COUNTER_IDXf 12492
#define MIM__FLEX_CTR_OFFSET_MODEf 12493
#define MIM__FLEX_CTR_POOL_NUMBERf 12494
#define MIM__HG_ADD_SYS_RSVD_VIDf 12495
#define MIM__HG_CHANGE_DESTINATIONf 12496
#define MIM__HG_HDR_SELf 12497
#define MIM__HG_L3_OVERRIDEf 12498
#define MIM__HG_LEARN_OVERRIDEf 12499
#define MIM__HG_MC_DST_MODIDf 12500
#define MIM__HG_MC_DST_PORT_NUMf 12501
#define MIM__HG_MODIFY_ENABLEf 12502
#define MIM__INTF_NUMf 12503
#define MIM__ISID_LOOKUP_TYPEf 12504
#define MIM__MAC_DA_PROFILE_INDEXf 12505
#define MIM__NEW_CFIf 12506
#define MIM__NEW_PRIf 12507
#define MIM__RESERVED_0f 12508
#define MIM__RESERVED_1f 12509
#define MIM__RESERVED_2f 12510
#define MIM__RESERVED_3f 12511
#define MIM__UMC_DROPf 12512
#define MIM__USE_VINTF_CTR_IDXf 12513
#define MIM__UUC_DROPf 12514
#define MIM__VINTF_CTR_IDXf 12515
#define MIM_ENABLE_DEFAULT_NETWORK_SVPf 12516
#define MIM_EN_DEF_NETWORK_SVPf 12517
#define MIM_ISID__DATAf 12518
#define MIM_ISID__DOT1P_MAPPING_PTRf 12519
#define MIM_ISID__DVPf 12520
#define MIM_ISID__FLEX_CTR_BASE_COUNTER_IDXf 12521
#define MIM_ISID__FLEX_CTR_OFFSET_MODEf 12522
#define MIM_ISID__FLEX_CTR_POOL_NUMBERf 12523
#define MIM_ISID__ISIDf 12524
#define MIM_ISID__ISID_DOT1P_PRI_SELECTf 12525
#define MIM_ISID__KEYf 12526
#define MIM_ISID__NEW_CFIf 12527
#define MIM_ISID__NEW_PRIf 12528
#define MIM_ISID__RESERVEDf 12529
#define MIM_ISID__RESERVED_0f 12530
#define MIM_ISID__RESERVED_1f 12531
#define MIM_ISID__SD_TAG_ACTION_IF_NOT_PRESENTf 12532
#define MIM_ISID__SD_TAG_ACTION_IF_PRESENTf 12533
#define MIM_ISID__SD_TAG_DOT1P_PRI_SELECTf 12534
#define MIM_ISID__SD_TAG_REMARK_CFIf 12535
#define MIM_ISID__SD_TAG_TPID_INDEXf 12536
#define MIM_ISID__SD_TAG_VIDf 12537
#define MIM_ISID__SVPf 12538
#define MIM_ISID__VFIf 12539
#define MIM_MC_PROXY_ENABLEf 12540
#define MIM_MC_TERM_ENABLEf 12541
#define MIM_NVP__BMACSAf 12542
#define MIM_NVP__BVIDf 12543
#define MIM_NVP__DATAf 12544
#define MIM_NVP__FLEX_CTR_BASE_COUNTER_IDXf 12545
#define MIM_NVP__FLEX_CTR_OFFSET_MODEf 12546
#define MIM_NVP__FLEX_CTR_POOL_NUMBERf 12547
#define MIM_NVP__ISID_LOOKUP_TYPEf 12548
#define MIM_NVP__KEYf 12549
#define MIM_NVP__MODULE_IDf 12550
#define MIM_NVP__PORT_NUMf 12551
#define MIM_NVP__RESERVED_0f 12552
#define MIM_NVP__SVPf 12553
#define MIM_NVP__Tf 12554
#define MIM_NVP__TGIDf 12555
#define MIM_OUTER_BITMAP_Af 12556
#define MIM_OUTER_BITMAP_Bf 12557
#define MIM_PAYLOAD_BITMAP_Af 12558
#define MIM_PAYLOAD_BITMAP_Bf 12559
#define MIM_PAYLOAD_TPID_ENABLEf 12560
#define MIM_TERMINATION_ALLOWEDf 12561
#define MIM_TERM_ENABLEf 12562
#define MIN_BKTf 12563
#define MIN_BUCKETf 12564
#define MIN_BUFFSf 12565
#define MIN_BWf 12566
#define MIN_BW_MASKf 12567
#define MIN_BW_VALUEf 12568
#define MIN_CAP_BYTESf 12569
#define MIN_COUNTf 12570
#define MIN_ENABLEf 12571
#define MIN_FIRST_READ_DELAYf 12572
#define MIN_FRM_SIZEf 12573
#define MIN_HI_THD_SELf 12574
#define MIN_IDXf 12575
#define MIN_INCOMING_HOPCOUNTf 12576
#define MIN_LATENCYf 12577
#define MIN_LIVE_TIME_PROFILEf 12578
#define MIN_LO_THD_SELf 12579
#define MIN_MTUf 12580
#define MIN_PLUS_CAP_ENABLEf 12581
#define MIN_RECORD_LIFEf 12582
#define MIN_REFRESHf 12583
#define MIN_REF_RATEf 12584
#define MIN_RESETf 12585
#define MIN_SHAPER_BUCKET_OVERFLOW_L0f 12586
#define MIN_SHAPER_BUCKET_OVERFLOW_L0_DISINTf 12587
#define MIN_SHAPER_BUCKET_OVERFLOW_L1f 12588
#define MIN_SHAPER_BUCKET_OVERFLOW_L1_DISINTf 12589
#define MIN_SHAPER_BUCKET_OVERFLOW_L2_LOWERf 12590
#define MIN_SHAPER_BUCKET_OVERFLOW_L2_LOWER_DISINTf 12591
#define MIN_SHAPER_BUCKET_OVERFLOW_L2_UPPERf 12592
#define MIN_SHAPER_BUCKET_OVERFLOW_L2_UPPER_DISINTf 12593
#define MIN_SHAPER_BUCKET_UNDERFLOW_L0f 12594
#define MIN_SHAPER_BUCKET_UNDERFLOW_L0_DISINTf 12595
#define MIN_SHAPER_BUCKET_UNDERFLOW_L1f 12596
#define MIN_SHAPER_BUCKET_UNDERFLOW_L1_DISINTf 12597
#define MIN_SHAPER_BUCKET_UNDERFLOW_L2_LOWERf 12598
#define MIN_SHAPER_BUCKET_UNDERFLOW_L2_LOWER_DISINTf 12599
#define MIN_SHAPER_BUCKET_UNDERFLOW_L2_UPPERf 12600
#define MIN_SHAPER_BUCKET_UNDERFLOW_L2_UPPER_DISINTf 12601
#define MIN_SPf 12602
#define MIN_TCPHDR_SIZEf 12603
#define MIN_THDf 12604
#define MIN_THD_SELf 12605
#define MIN_THLDf 12606
#define MIN_THRESH1f 12607
#define MIN_THRESH2f 12608
#define MIP_HDR_NEXT_HDRf 12609
#define MIP_HDR_RESERVEDf 12610
#define MIP_HDR_TYPEf 12611
#define MIP_NHf 12612
#define MIP_TYPEf 12613
#define MIRR0_LOCAL_MTP_CAPTf 12614
#define MIRR1_LOCAL_MTP_CAPTf 12615
#define MIRR2_LOCAL_MTP_CAPTf 12616
#define MIRR3_LOCAL_MTP_CAPTf 12617
#define MIRRORf 12618
#define MIRROR0f 12619
#define MIRROR1f 12620
#define MIRROR_CAPTf 12621
#define MIRROR_CHECKS_DISABLEf 12622
#define MIRROR_COPY_INCR_ENABLEf 12623
#define MIRROR_COUNTf 12624
#define MIRROR_ENf 12625
#define MIRROR_ENCAP_ENABLEf 12626
#define MIRROR_ENCAP_INDEXf 12627
#define MIRROR_INDEXf 12628
#define MIRROR_INDEX_MASKf 12629
#define MIRROR_INDEX_VALUEf 12630
#define MIRROR_INVALID_VLAN_DROPf 12631
#define MIRROR_MASKf 12632
#define MIRROR_OVERRIDEf 12633
#define MIRROR_VALUEf 12634
#define MIRR_BITMAPf 12635
#define MIRR_COSf 12636
#define MIRR_COS0f 12637
#define MIRR_COS0_ENABLEf 12638
#define MIRR_COS1f 12639
#define MIRR_COS1_ENABLEf 12640
#define MIRR_COS2f 12641
#define MIRR_COS2_ENABLEf 12642
#define MIRR_COS3f 12643
#define MIRR_COS3_ENABLEf 12644
#define MIRR_PKT_KEYf 12645
#define MIRR_PKT_MASKf 12646
#define MISCf 12647
#define MISC_CTRLf 12648
#define MISC_PCIE_PARITY_MODEf 12649
#define MISC_STATUSf 12650
#define MISMATCHEDf 12651
#define MISSED_REFRESHf 12652
#define MISSED_REFRESH_DISINTf 12653
#define MISSING_GRANT_ERRORf 12654
#define MISSING_GRANT_ERROR_DISINTf 12655
#define MISSING_SOP_EOP_DROPf 12656
#define MISSING_SOP_EOP_DROP_DISINTf 12657
#define MISSING_SOP_EOP_DROP_SELf 12658
#define MISSING_START_ERRf 12659
#define MISSING_START_ERR_DISINTf 12660
#define MIS_ALIGN_DMA_MRD_ADDR_ENf 12661
#define MLD_CHECKS_ENABLEf 12662
#define MLD_ENABLEf 12663
#define MLD_PKTS_UNICAST_IGNOREf 12664
#define MLD_PKT_DROPf 12665
#define MLD_PKT_TO_CPUf 12666
#define MLD_QUERY_FWD_ACTIONf 12667
#define MLD_QUERY_TO_CPUf 12668
#define MLD_REP_DONE_FWD_ACTIONf 12669
#define MLD_REP_DONE_TO_CPUf 12670
#define MMRP_FWD_ACTIONf 12671
#define MMRP_PKT_TO_CPUf 12672
#define MMU0f 12673
#define MMU0_SYS_RESET_Nf 12674
#define MMU1f 12675
#define MMU2f 12676
#define MMU3f 12677
#define MMU4f 12678
#define MMU5f 12679
#define MMU6f 12680
#define MMU7f 12681
#define MMU8f 12682
#define MMUBKP_LOOPBACK_ENf 12683
#define MMUECCOVERRIDEf 12684
#define MMUPORTENABLEf 12685
#define MMUPORTTXENABLEf 12686
#define MMU_CFAPE_1G_MODEf 12687
#define MMU_CPU_COS_MEM_STBYf 12688
#define MMU_CPU_COS_MEM_TMf 12689
#define MMU_CREDIT_DELAYf 12690
#define MMU_FULL_UPDATE_ENABLEf 12691
#define MMU_GROUP_INTRf 12692
#define MMU_MC_REDIRECTION_PTRf 12693
#define MMU_MEMFAILSTATUSf 12694
#define MMU_PARITYERRORf 12695
#define MMU_PARITYERROR_CCPf 12696
#define MMU_PARITYERROR_CFAPf 12697
#define MMU_PARITYERROR_XQ0f 12698
#define MMU_PARITYERROR_XQ1f 12699
#define MMU_PARITYERROR_XQ2f 12700
#define MMU_PASSTHRU_0f 12701
#define MMU_PASSTHRU_1f 12702
#define MMU_PASSTHRU_2f 12703
#define MMU_PLL1_LOCKf 12704
#define MMU_PLL2_LOCKf 12705
#define MMU_PLL3_LOCKf 12706
#define MMU_PP_NONPC_STATS_REGS_BMAPf 12707
#define MMU_PP_PC_STATS_REGS_BMAPf 12708
#define MMU_SET_ECNf 12709
#define MMU_SET_ECN_MASKf 12710
#define MMU_SET_ECN_VALUEf 12711
#define MMU_SOFT_RESET_Lf 12712
#define MMU_SOFT_RESET_Nf 12713
#define MMU_STATS_COS_BMAPf 12714
#define MMU_STATS_ENf 12715
#define MMU_STATS_PORTS_BMAPf 12716
#define MMU_TO_CMIC_MEMFAIL_INTRf 12717
#define MMU_XQEG_ERRf 12718
#define MM_STPf 12719
#define MM_STRTf 12720
#define MODf 12721
#define MOD1_SELf 12722
#define MODEf 12723
#define MODE0f 12724
#define MODE0_LWRf 12725
#define MODE0_UPRf 12726
#define MODE1f 12727
#define MODE1_LWRf 12728
#define MODE1_UPRf 12729
#define MODEFORCEf 12730
#define MODE_1_BITMAPf 12731
#define MODE_2f 12732
#define MODE_4f 12733
#define MODE_400f 12734
#define MODE_BITf 12735
#define MODE_MASKf 12736
#define MODE_MASK0f 12737
#define MODE_MASK0_LWRf 12738
#define MODE_MASK0_UPRf 12739
#define MODE_MASK1f 12740
#define MODE_MASK1_LWRf 12741
#define MODE_MASK1_UPRf 12742
#define MODE_RBf 12743
#define MODIDf 12744
#define MODID0f 12745
#define MODID1f 12746
#define MODID2f 12747
#define MODID3f 12748
#define MODID_0f 12749
#define MODID_1f 12750
#define MODID_2f 12751
#define MODID_3f 12752
#define MODID_EN0f 12753
#define MODID_EN1f 12754
#define MODID_EN2f 12755
#define MODID_EN3f 12756
#define MODPORT_MAP_EM_PAR_ERRf 12757
#define MODPORT_MAP_EM_TMf 12758
#define MODPORT_MAP_EM_WWf 12759
#define MODPORT_MAP_IM_PAR_ERRf 12760
#define MODPORT_MAP_IM_TMf 12761
#define MODPORT_MAP_IM_WWf 12762
#define MODPORT_MAP_INDEX_UPPERf 12763
#define MODPORT_MAP_M0_PAR_ERRf 12764
#define MODPORT_MAP_M0_PMf 12765
#define MODPORT_MAP_M0_TMf 12766
#define MODPORT_MAP_M1_PAR_ERRf 12767
#define MODPORT_MAP_M1_PMf 12768
#define MODPORT_MAP_M1_TMf 12769
#define MODPORT_MAP_M2_PAR_ERRf 12770
#define MODPORT_MAP_M2_PMf 12771
#define MODPORT_MAP_M2_TMf 12772
#define MODPORT_MAP_M3_PAR_ERRf 12773
#define MODPORT_MAP_M3_PMf 12774
#define MODPORT_MAP_M3_TMf 12775
#define MODPORT_MAP_MIRROR_1_PAR_ERRf 12776
#define MODPORT_MAP_MIRROR_PAR_ERRf 12777
#define MODPORT_MAP_SELf 12778
#define MODPORT_MAP_SW_PAR_ERRf 12779
#define MODPORT_MAP_SW_PMf 12780
#define MODPORT_MAP_SW_TMf 12781
#define MODPORT_MAP_SW_WWf 12782
#define MODPORT_TABLE_SELf 12783
#define MODULE0f 12784
#define MODULE1f 12785
#define MODULE2f 12786
#define MODULE3f 12787
#define MODULE4f 12788
#define MODULE5f 12789
#define MODULE6f 12790
#define MODULE7f 12791
#define MODULEID_OFFSETf 12792
#define MODULE_HEADERf 12793
#define MODULE_IDf 12794
#define MODULE_ID_0f 12795
#define MODULE_ID_1f 12796
#define MODULE_ID_2f 12797
#define MODULE_ID_3f 12798
#define MODULE_ID_4f 12799
#define MODULE_ID_5f 12800
#define MODULE_ID_6f 12801
#define MODULE_ID_7f 12802
#define MODULE_ID_OFFSETf 12803
#define MOD_64_MODEf 12804
#define MOD_Af 12805
#define MOD_Bf 12806
#define MOD_Cf 12807
#define MOD_Df 12808
#define MOD_IDf 12809
#define MOD_MAPf 12810
#define MOD_MAP_PARITY_ENf 12811
#define MOD_MAP_PAR_ERRf 12812
#define MOD_MAP_TMf 12813
#define MOD_MAP_WWf 12814
#define MOLEf 12815
#define MOLE_MASKf 12816
#define MOLE_VALUEf 12817
#define MONTHf 12818
#define MON_DLL_MODEf 12819
#define MON_SLICE_NUMf 12820
#define MON_TX_DLLf 12821
#define MOP_POLICYf 12822
#define MOTP_CHECKSUM_ERRf 12823
#define MOTP_CHECKSUM_ORf 12824
#define MOVE_RSVD_ENABLEf 12825
#define MPBERRORPOINTERf 12826
#define MPLS__BC_DROPf 12827
#define MPLS__DECAP_USE_TTLf 12828
#define MPLS__DELETE_VNTAGf 12829
#define MPLS__DISABLE_TTL_DECREMENTf 12830
#define MPLS__DVPf 12831
#define MPLS__DVP_IS_NETWORK_PORTf 12832
#define MPLS__EH_QUEUE_TAGf 12833
#define MPLS__EH_TAG_TYPEf 12834
#define MPLS__EH_TMf 12835
#define MPLS__FLEX_CTR_BASE_COUNTER_IDXf 12836
#define MPLS__FLEX_CTR_OFFSET_MODEf 12837
#define MPLS__FLEX_CTR_POOL_NUMBERf 12838
#define MPLS__HG_ADD_SYS_RSVD_VIDf 12839
#define MPLS__HG_CHANGE_DESTINATIONf 12840
#define MPLS__HG_HDR_SELf 12841
#define MPLS__HG_L3_OVERRIDEf 12842
#define MPLS__HG_LEARN_OVERRIDEf 12843
#define MPLS__HG_MC_DST_MODIDf 12844
#define MPLS__HG_MC_DST_PORT_NUMf 12845
#define MPLS__HG_MODIFY_ENABLEf 12846
#define MPLS__INTF_NUMf 12847
#define MPLS__LABEL_ACTION_PHPf 12848
#define MPLS__LABEL_ACTION_SWAPf 12849
#define MPLS__MAC_DA_PROFILE_INDEXf 12850
#define MPLS__PW_INIT_NUMf 12851
#define MPLS__RESERVEDf 12852
#define MPLS__RESERVED_0f 12853
#define MPLS__RESERVED_1f 12854
#define MPLS__RESERVED_2f 12855
#define MPLS__RESERVED_3f 12856
#define MPLS__UMC_DROPf 12857
#define MPLS__USE_VINTF_CTR_IDXf 12858
#define MPLS__UUC_DROPf 12859
#define MPLS__VC_AND_SWAP_INDEXf 12860
#define MPLS__VINTF_CTR_IDXf 12861
#define MPLSERR_TOCPUf 12862
#define MPLS_ACTIONf 12863
#define MPLS_ACTION_IF_BOSf 12864
#define MPLS_ACTION_IF_NOT_BOSf 12865
#define MPLS_DECAPf 12866
#define MPLS_DONOT_CHANGE_INNER_L2f 12867
#define MPLS_DONT_CHANGE_INNER_EXPf 12868
#define MPLS_ENABLEf 12869
#define MPLS_ENTRY_0f 12870
#define MPLS_ENTRY_1f 12871
#define MPLS_ENTRY_2f 12872
#define MPLS_ENTRY_3f 12873
#define MPLS_ENTRY_PAR_ERRf 12874
#define MPLS_ETHERTYPE0f 12875
#define MPLS_ETHERTYPE1f 12876
#define MPLS_EXPf 12877
#define MPLS_EXP_0f 12878
#define MPLS_EXP_1f 12879
#define MPLS_EXP_2f 12880
#define MPLS_EXP_3f 12881
#define MPLS_EXP_MAPPING_PTRf 12882
#define MPLS_EXP_MAPPING_PTR_0f 12883
#define MPLS_EXP_MAPPING_PTR_1f 12884
#define MPLS_EXP_MAPPING_PTR_2f 12885
#define MPLS_EXP_MAPPING_PTR_3f 12886
#define MPLS_EXP_SELECTf 12887
#define MPLS_EXP_SELECT_0f 12888
#define MPLS_EXP_SELECT_1f 12889
#define MPLS_EXP_SELECT_2f 12890
#define MPLS_EXP_SELECT_3f 12891
#define MPLS_EXP_SOURCEf 12892
#define MPLS_FIELD_BITMAP_Af 12893
#define MPLS_FIELD_BITMAP_Bf 12894
#define MPLS_HASH_ENABLEf 12895
#define MPLS_IINTFf 12896
#define MPLS_INSERT_ENTROPY_LABELf 12897
#define MPLS_INSERT_ENTROPY_LABEL_0f 12898
#define MPLS_INSERT_ENTROPY_LABEL_1f 12899
#define MPLS_INSERT_ENTROPY_LABEL_2f 12900
#define MPLS_INSERT_ENTROPY_LABEL_3f 12901
#define MPLS_INVALID_ACTIONf 12902
#define MPLS_INVALID_PAYLOADf 12903
#define MPLS_L2_PAYLOAD_BITMAP_Af 12904
#define MPLS_L2_PAYLOAD_BITMAP_Bf 12905
#define MPLS_L3_PAYLOAD_BITMAP_Af 12906
#define MPLS_L3_PAYLOAD_BITMAP_Bf 12907
#define MPLS_LABELf 12908
#define MPLS_LABEL1f 12909
#define MPLS_LABEL2f 12910
#define MPLS_LABEL_0f 12911
#define MPLS_LABEL_1f 12912
#define MPLS_LABEL_2f 12913
#define MPLS_LABEL_3f 12914
#define MPLS_LABEL_ACTIONf 12915
#define MPLS_LABEL_HASH_ENABLEf 12916
#define MPLS_LABEL_MISSf 12917
#define MPLS_LABEL_PRIf 12918
#define MPLS_LSR_PEf 12919
#define MPLS_MODIFY_INNER_TTLf 12920
#define MPLS_NEW_LABELf 12921
#define MPLS_OUTER_BITMAP_Af 12922
#define MPLS_OUTER_BITMAP_Bf 12923
#define MPLS_PER_VLAN_ENABLEf 12924
#define MPLS_PORT_CHECKf 12925
#define MPLS_PUSH_ACTION_0f 12926
#define MPLS_PUSH_ACTION_1f 12927
#define MPLS_PUSH_ACTION_2f 12928
#define MPLS_PUSH_ACTION_3f 12929
#define MPLS_SECOND_PASS_ACTION_IF_BOSf 12930
#define MPLS_SECOND_PASS_ACTION_IF_NOT_BOSf 12931
#define MPLS_SECOND_PASS_ACTION_VALIDf 12932
#define MPLS_SEQ_NUM_FAIL_TOCPUf 12933
#define MPLS_STAGEf 12934
#define MPLS_TERMINATION_ALLOWEDf 12935
#define MPLS_TTLf 12936
#define MPLS_TTL_0f 12937
#define MPLS_TTL_1f 12938
#define MPLS_TTL_2f 12939
#define MPLS_TTL_3f 12940
#define MPLS_TTL_CHECK_FAILf 12941
#define MPLS_TUNNEL_INDEXf 12942
#define MPLS_TUNNEL_LABEL1f 12943
#define MPLS_TUNNEL_LABEL2f 12944
#define MPLS_TUNNEL_LABEL_QOS_INDEXf 12945
#define MPLS_UNUSEDf 12946
#define MPLS_UNUSED_0f 12947
#define MPLS_UNUSED_1f 12948
#define MPLS_UNUSED_2f 12949
#define MPLS_UNUSED_3f 12950
#define MPLS_USE_OUTER_EXPf 12951
#define MPLS_USE_OUTER_TTLf 12952
#define MPLS_USE_PRIf 12953
#define MPLS_VLAN_HASH_ENABLEf 12954
#define MP_OFFSETf 12955
#define MP_PRIf 12956
#define MRf 12957
#define MR0f 12958
#define MR1f 12959
#define MR2f 12960
#define MR3f 12961
#define MRST_COMPLETEf 12962
#define MRS_CMDf 12963
#define MRS_SELECTf 12964
#define MRU_IN_LINES_DIV_BUFFSIZEf 12965
#define MRU_IN_LINES_MOD_BUFFSIZEf 12966
#define MR_DONEf 12967
#define MS0_PORT_MODEf 12968
#define MS0_RESETf 12969
#define MS0_SYS_RESET_Nf 12970
#define MS1_PORT_MODEf 12971
#define MS1_RESETf 12972
#define MS1_SYS_RESET_Nf 12973
#define MSBf 12974
#define MSBMIDL_OFFSET_RXf 12975
#define MSBMIDL_OFFSET_TXf 12976
#define MSB_RAM_OUTPUTf 12977
#define MSB_VLANf 12978
#define MSGPOLLINGPERIODf 12979
#define MSG_DONEf 12980
#define MSG_PORTf 12981
#define MSG_REGf 12982
#define MSG_STARTf 12983
#define MSG_TYPEf 12984
#define MSINVSEf 12985
#define MSINVSE_DISINTf 12986
#define MSINVSE_SELf 12987
#define MSI_PACING_DELAYf 12988
#define MSI_PACING_DELAY_GRANULARITYf 12989
#define MSM_LOST_BYTE_ALIGNMENTf 12990
#define MSM_OFFf 12991
#define MSM_RUN_BYTE_ALIGNMENTf 12992
#define MSM_RUN_TIME_ALIGNf 12993
#define MSRf 12994
#define MSTATEf 12995
#define MSTP_PKT_DROP_CTRf 12996
#define MSTP_TBLf 12997
#define MSTRf 12998
#define MSTR_KAf 12999
#define MSTR_KIf 13000
#define MSTR_KPf 13001
#define MSTR_Q_MAX_ENf 13002
#define MST_ENf 13003
#define MST_MODEf 13004
#define MSYS_CELL_0_ERRf 13005
#define MSYS_CELL_1_ERRf 13006
#define MSYS_COPYCNT_COUNT_ERRf 13007
#define MSYS_COPYCNT_PTR_ERRf 13008
#define MSYS_INGBUF_CELL_INCONSISTENCY_ERRf 13009
#define MSYS_INGBUF_OVERFLOW_ERRf 13010
#define MSYS_ING_STAT_ERRf 13011
#define MSYS_IPMC_IF_NO_ERRf 13012
#define MSYS_IPMC_PTR_ERRf 13013
#define MSYS_NXTPTR_0_ERRf 13014
#define MSYS_NXTPTR_1_ERRf 13015
#define MSYS_PKT_0_ERRf 13016
#define MSYS_PKT_1_ERRf 13017
#define MSYS_PTR_BLOCK_0_ERRf 13018
#define MSYS_PTR_BLOCK_1_ERRf 13019
#define MSYS_PTR_CTRL0_ERRf 13020
#define MSYS_PTR_CTRL1_ERRf 13021
#define MSYS_PTR_RELEASE_MGR_ERRf 13022
#define MS_ICV_FAILED_DROPf 13023
#define MS_ICV_FAILED_DROP_DISINTf 13024
#define MS_ICV_FAILED_DROP_SELf 13025
#define MS_NO_SA_SC_ERR_DROPf 13026
#define MS_NO_SA_SC_ERR_DROP_DISINTf 13027
#define MS_NO_SA_SC_ERR_DROP_SELf 13028
#define MS_PIMSM_HDRf 13029
#define MS_REPLAY_FAILED_DROPf 13030
#define MS_REPLAY_FAILED_DROP_DISINTf 13031
#define MS_REPLAY_FAILED_DROP_SELf 13032
#define MS_STARTCNTf 13033
#define MS_UPORT_DROPf 13034
#define MS_UPORT_DROP_DISINTf 13035
#define MS_UPORT_DROP_SELf 13036
#define MS_VECTORf 13037
#define MTP_0f 13038
#define MTP_1f 13039
#define MTP_2f 13040
#define MTP_3f 13041
#define MTP_COSf 13042
#define MTP_COS_ENABLEf 13043
#define MTP_DST_MODIDf 13044
#define MTP_DST_PORTf 13045
#define MTP_INDEXf 13046
#define MTP_INDEX0f 13047
#define MTP_INDEX1f 13048
#define MTP_INDEX2f 13049
#define MTP_INDEX3f 13050
#define MTP_INDEX_SPAREf 13051
#define MTP_MODEf 13052
#define MTP_TYPEf 13053
#define MTP_USE_MODEf 13054
#define MTRIf 13055
#define MTRI_ERRORf 13056
#define MTRI_ERROR_DISINTf 13057
#define MTRI_PRI_BKPf 13058
#define MTRO_CPU_PKT_CORRECTED_ERRORf 13059
#define MTRO_CPU_PKT_CORRECTED_ERROR_DISINTf 13060
#define MTRO_CPU_PKT_ENABLE_ECCf 13061
#define MTRO_CPU_PKT_FORCE_UNCORRECTABLE_ERRORf 13062
#define MTRO_CPU_PKT_UNCORRECTED_ERRORf 13063
#define MTRO_CPU_PKT_UNCORRECTED_ERROR_DISINTf 13064
#define MTRO_ERRORf 13065
#define MTRO_ERROR_DISINTf 13066
#define MTRO_PARITY_CHK_ENf 13067
#define MTRO_PAR_ERRf 13068
#define MTRO_PAR_ERR_ENf 13069
#define MTRO_SHAPE_G0_BUCKET_CORRECTED_ERRORf 13070
#define MTRO_SHAPE_G0_BUCKET_CORRECTED_ERROR_DISINTf 13071
#define MTRO_SHAPE_G0_BUCKET_ENABLE_ECCf 13072
#define MTRO_SHAPE_G0_BUCKET_FORCE_UNCORRECTABLE_ERRORf 13073
#define MTRO_SHAPE_G0_BUCKET_UNCORRECTED_ERRORf 13074
#define MTRO_SHAPE_G0_BUCKET_UNCORRECTED_ERROR_DISINTf 13075
#define MTRO_SHAPE_G0_CONFIG_CORRECTED_ERRORf 13076
#define MTRO_SHAPE_G0_CONFIG_CORRECTED_ERROR_DISINTf 13077
#define MTRO_SHAPE_G0_CONFIG_ENABLE_ECCf 13078
#define MTRO_SHAPE_G0_CONFIG_FORCE_UNCORRECTABLE_ERRORf 13079
#define MTRO_SHAPE_G0_CONFIG_UNCORRECTED_ERRORf 13080
#define MTRO_SHAPE_G0_CONFIG_UNCORRECTED_ERROR_DISINTf 13081
#define MTRO_SHAPE_G1_BUCKET_CORRECTED_ERRORf 13082
#define MTRO_SHAPE_G1_BUCKET_CORRECTED_ERROR_DISINTf 13083
#define MTRO_SHAPE_G1_BUCKET_ENABLE_ECCf 13084
#define MTRO_SHAPE_G1_BUCKET_FORCE_UNCORRECTABLE_ERRORf 13085
#define MTRO_SHAPE_G1_BUCKET_UNCORRECTED_ERRORf 13086
#define MTRO_SHAPE_G1_BUCKET_UNCORRECTED_ERROR_DISINTf 13087
#define MTRO_SHAPE_G1_CONFIG_CORRECTED_ERRORf 13088
#define MTRO_SHAPE_G1_CONFIG_CORRECTED_ERROR_DISINTf 13089
#define MTRO_SHAPE_G1_CONFIG_ENABLE_ECCf 13090
#define MTRO_SHAPE_G1_CONFIG_FORCE_UNCORRECTABLE_ERRORf 13091
#define MTRO_SHAPE_G1_CONFIG_UNCORRECTED_ERRORf 13092
#define MTRO_SHAPE_G1_CONFIG_UNCORRECTED_ERROR_DISINTf 13093
#define MTRO_SHAPE_G2_BUCKET_CORRECTED_ERRORf 13094
#define MTRO_SHAPE_G2_BUCKET_CORRECTED_ERROR_DISINTf 13095
#define MTRO_SHAPE_G2_BUCKET_ENABLE_ECCf 13096
#define MTRO_SHAPE_G2_BUCKET_FORCE_UNCORRECTABLE_ERRORf 13097
#define MTRO_SHAPE_G2_BUCKET_UNCORRECTED_ERRORf 13098
#define MTRO_SHAPE_G2_BUCKET_UNCORRECTED_ERROR_DISINTf 13099
#define MTRO_SHAPE_G2_CONFIG_CORRECTED_ERRORf 13100
#define MTRO_SHAPE_G2_CONFIG_CORRECTED_ERROR_DISINTf 13101
#define MTRO_SHAPE_G2_CONFIG_ENABLE_ECCf 13102
#define MTRO_SHAPE_G2_CONFIG_FORCE_UNCORRECTABLE_ERRORf 13103
#define MTRO_SHAPE_G2_CONFIG_UNCORRECTED_ERRORf 13104
#define MTRO_SHAPE_G2_CONFIG_UNCORRECTED_ERROR_DISINTf 13105
#define MTRO_SHAPE_G3_BUCKET_CORRECTED_ERRORf 13106
#define MTRO_SHAPE_G3_BUCKET_CORRECTED_ERROR_DISINTf 13107
#define MTRO_SHAPE_G3_BUCKET_ENABLE_ECCf 13108
#define MTRO_SHAPE_G3_BUCKET_FORCE_UNCORRECTABLE_ERRORf 13109
#define MTRO_SHAPE_G3_BUCKET_UNCORRECTED_ERRORf 13110
#define MTRO_SHAPE_G3_BUCKET_UNCORRECTED_ERROR_DISINTf 13111
#define MTRO_SHAPE_G3_CONFIG_CORRECTED_ERRORf 13112
#define MTRO_SHAPE_G3_CONFIG_CORRECTED_ERROR_DISINTf 13113
#define MTRO_SHAPE_G3_CONFIG_ENABLE_ECCf 13114
#define MTRO_SHAPE_G3_CONFIG_FORCE_UNCORRECTABLE_ERRORf 13115
#define MTRO_SHAPE_G3_CONFIG_UNCORRECTED_ERRORf 13116
#define MTRO_SHAPE_G3_CONFIG_UNCORRECTED_ERROR_DISINTf 13117
#define MTUf 13118
#define MTUERRf 13119
#define MTU_CPU_COSf 13120
#define MTU_ENABLEf 13121
#define MTU_LENf 13122
#define MTU_QUANTAf 13123
#define MTU_QUANTA_SELECTf 13124
#define MTU_SIZEf 13125
#define MTU_TOCPUf 13126
#define MTU_VALUEf 13127
#define MULT1f 13128
#define MULT2f 13129
#define MULTIf 13130
#define MULTICASTf 13131
#define MULTIPLE_ACCOUNTING_FIX_ENf 13132
#define MULTIPLE_ERRf 13133
#define MULTIPLE_ERR_0f 13134
#define MULTIPLE_ERR_1f 13135
#define MULTIPLE_ITERf 13136
#define MULTIPLE_SBUS_CMD_SPACINGf 13137
#define MULTIPRTS_DEFf 13138
#define MULTI_USEf 13139
#define MUXED_STATUSf 13140
#define MUX_CTRLf 13141
#define MVRPf 13142
#define MVR_ENTRYf 13143
#define MY_MODIDf 13144
#define MY_MODID0f 13145
#define MY_MODID1f 13146
#define MY_MODULE_IDf 13147
#define MY_STATIONf 13148
#define MY_STATION_DATA_PAR_INTRf 13149
#define MY_STATION_DATA_PMf 13150
#define MY_STATION_DATA_TMf 13151
#define MY_STATION_TCAM_DATA_ONLY_PAR_ERRf 13152
#define MY_TGIDf 13153
#define M_ENABLEf 13154
#define M_ON_PORTf 13155
#define M_PORTf 13156
#define M_PRESERVE_FMTf 13157
#define M_STACKf 13158
#define M_UNTAGf 13159
#define N1DIVf 13160
#define NACKf 13161
#define NACK_FATALf 13162
#define NDIV_DITHER_MFBf 13163
#define NDIV_FRACf 13164
#define NDIV_INTf 13165
#define NDIV_MODEf 13166
#define NDIV_PWRDNf 13167
#define NDIV_RELOCKf 13168
#define NDRIVER_PVT_DONEf 13169
#define ND_PKT_DROPf 13170
#define ND_PKT_TO_CPUf 13171
#define NEIGHBOR_DISCf 13172
#define NETLOGIC_XYf 13173
#define NETWORK_PORTf 13174
#define NEWCMDf 13175
#define NEWDSCP_TOSf 13176
#define NEWPRIf 13177
#define NEWQPf 13178
#define NEW_CFIf 13179
#define NEW_CFI_0f 13180
#define NEW_CFI_1f 13181
#define NEW_CFI_2f 13182
#define NEW_CFI_3f 13183
#define NEW_CNGf 13184
#define NEW_COSf 13185
#define NEW_CPU_COSf 13186
#define NEW_DOT1Pf 13187
#define NEW_DSCPf 13188
#define NEW_ICFIf 13189
#define NEW_INNER_CFIf 13190
#define NEW_INNER_DOT1Pf 13191
#define NEW_INNER_VLANf 13192
#define NEW_INT_PRIf 13193
#define NEW_INT_PRIORITYf 13194
#define NEW_IPRIf 13195
#define NEW_IRPEf 13196
#define NEW_IVIDf 13197
#define NEW_IVID_SPAREf 13198
#define NEW_IVID_SVPGf 13199
#define NEW_IVID_SVPG_SELf 13200
#define NEW_MAX_LATENCYf 13201
#define NEW_OCFIf 13202
#define NEW_OPRIf 13203
#define NEW_ORPEf 13204
#define NEW_OTAG_VPTAGf 13205
#define NEW_OTAG_VPTAG_SELf 13206
#define NEW_OUTER_CFIf 13207
#define NEW_OUTER_DOT1Pf 13208
#define NEW_OUTER_VLANf 13209
#define NEW_OVIDf 13210
#define NEW_PKT_PRIORITYf 13211
#define NEW_PRIf 13212
#define NEW_PRIORITYf 13213
#define NEW_PRI_0f 13214
#define NEW_PRI_1f 13215
#define NEW_PRI_2f 13216
#define NEW_PRI_3f 13217
#define NEW_TCP_FLAGSf 13218
#define NEW_TTLf 13219
#define NEW_VIDf 13220
#define NEW_VLANf 13221
#define NEW_VLAN_IDf 13222
#define NEW_VPTAGf 13223
#define NEXTCELLPOINTERf 13224
#define NEXTPf 13225
#define NEXTPOINTERCRCERRORf 13226
#define NEXTPOINTERCRCERRORSf 13227
#define NEXTPTRf 13228
#define NEXT_BUFFERf 13229
#define NEXT_CELL_ENDf 13230
#define NEXT_CELL_PTRf 13231
#define NEXT_CELL_SHAREDf 13232
#define NEXT_FRAG_PKTf 13233
#define NEXT_HOPf 13234
#define NEXT_HOP_INDEXf 13235
#define NEXT_HOP_INDEX0f 13236
#define NEXT_HOP_INDEX1f 13237
#define NEXT_HOP_INDEX_0f 13238
#define NEXT_HOP_INDEX_1f 13239
#define NEXT_HOP_INDEX_UNUSEDf 13240
#define NEXT_HOP_INDEX_UNUSED_0f 13241
#define NEXT_HOP_INDEX_UNUSED_1f 13242
#define NEXT_HOP_INDEX_UNUSED_2f 13243
#define NEXT_HOP_INDEX_UNUSED_3f 13244
#define NEXT_HOP_TMf 13245
#define NEXT_HOP_WWf 13246
#define NEXT_PKTf 13247
#define NEXT_PNf 13248
#define NEXT_POINTERf 13249
#define NEXT_PRIf 13250
#define NEXT_PTRf 13251
#define NEXT_PTR_HIf 13252
#define NEXT_QBLOCK_PTRf 13253
#define NEXT_SCPf 13254
#define NEXT_XQ_POINTERf 13255
#define NEXT_XQ_POINTER_ECCf 13256
#define NHG_ERRORSf 13257
#define NHIf 13258
#define NHI_TMf 13259
#define NHOP_INDEXf 13260
#define NHOP_INDXf 13261
#define NHOP_PAR_ERRf 13262
#define NH_OFFSETf 13263
#define NIC_SMB_ADDR0f 13264
#define NIC_SMB_ADDR1f 13265
#define NIC_SMB_ADDR2f 13266
#define NIC_SMB_ADDR3f 13267
#define NIDENf 13268
#define NIP_L3ERR_TOCPUf 13269
#define NIV_ERROR_DROP_PAR_ERRf 13270
#define NIV_FORWARDING_DROP_PAR_ERRf 13271
#define NIV_FORWARDING_DROP_TOCPUf 13272
#define NIV_NAMESPACEf 13273
#define NIV_PRUNE_ENABLEf 13274
#define NIV_RPF_CHECK_ENABLEf 13275
#define NIV_RPF_CHECK_FAIL_TOCPUf 13276
#define NIV_UPLINK_PORTf 13277
#define NIV_VIF_IDf 13278
#define NIV_VIF_LOOKUP_ENABLEf 13279
#define NIV_VLAN_TAGGED_PAR_ERRf 13280
#define NL7K_350_MODEf 13281
#define NMP_PRIf 13282
#define NNIf 13283
#define NNI_PORTf 13284
#define NOCOPY_ON_OVERFLOWf 13285
#define NODE_PROFILE_PTRf 13286
#define NODE_TYPEf 13287
#define NOHEAD_DPf 13288
#define NOHEAD_ECNf 13289
#define NOHEAD_ECTf 13290
#define NOHEAD_LBIDf 13291
#define NOHEAD_LEN_ADJ_IDXf 13292
#define NOHEAD_MCf 13293
#define NOHEAD_QUEUEf 13294
#define NOHEAD_SIDf 13295
#define NOHEAD_Tf 13296
#define NOHEAD_TYPEf 13297
#define NOMATCHACTIONf 13298
#define NONCPU_CELL_WAIT_COUNTf 13299
#define NONFRAGMCNTf 13300
#define NONSTATICMOVE_TOCPUf 13301
#define NONTCP_DROPENDPOINTf 13302
#define NONTCP_DROPSTARTPOINTf 13303
#define NONTCP_DROP_THDf 13304
#define NONTCP_MAXDROPRATEf 13305
#define NONTCP_RED_DROP_THDf 13306
#define NONTCP_YELLOW_DROP_THDf 13307
#define NONUCAST_TRUNK_BLOCK_MASK_PAR_ERRf 13308
#define NONUCAST_TRUNK_BLOCK_MASK_PMf 13309
#define NONUCAST_TRUNK_BLOCK_MASK_TMf 13310
#define NONUC_VLAN_SHAPING_ENABLEf 13311
#define NONZERO_CBLOCKSf 13312
#define NON_BROADREACH_SPEED_MODEf 13313
#define NON_FRAGMENT_MASKf 13314
#define NON_UC_EM_MTP_INDEXf 13315
#define NON_UC_EM_MTP_INDEX0f 13316
#define NON_UC_EM_MTP_INDEX1f 13317
#define NON_UC_EM_MTP_INDEX2f 13318
#define NON_UC_EM_MTP_INDEX3f 13319
#define NON_UC_TRUNK_HASH_DST_ENABLEf 13320
#define NON_UC_TRUNK_HASH_MOD_PORT_ENABLEf 13321
#define NON_UC_TRUNK_HASH_SRC_ENABLEf 13322
#define NON_UC_TRUNK_HASH_USE_RTAG7f 13323
#define NOPRIf 13324
#define NOP_CLOCKSf 13325
#define NOT_ACTIVE_IN_LLSf 13326
#define NOT_ACTIVE_IN_LLS_0f 13327
#define NOT_ACTIVE_IN_LLS_1f 13328
#define NOT_ACTIVE_IN_LLS_2f 13329
#define NOT_ACTIVE_IN_LLS_3f 13330
#define NOT_EMPTYf 13331
#define NOT_EMPTY_0f 13332
#define NOT_EMPTY_1f 13333
#define NOT_EMPTY_2f 13334
#define NOT_EMPTY_3f 13335
#define NOT_FOUNDf 13336
#define NOT_USEDf 13337
#define NOW_LOCKEDf 13338
#define NO_BOFFf 13339
#define NO_CONNECTf 13340
#define NO_L2MPLS_ENCAPf 13341
#define NO_LGTH_CHECKf 13342
#define NO_MPLS_DECAPf 13343
#define NO_PKT_MODf 13344
#define NO_SOM_FOR_CRC_HCFCf 13345
#define NO_SOM_FOR_CRC_LLFCf 13346
#define NO_SOP_FOR_CRC_HGf 13347
#define NO_SW_COPYf 13348
#define NO_UDP_TNL_CSf 13349
#define NO_USE_1f 13350
#define NPLPCFf 13351
#define NSf 13352
#define NS_COUNTf 13353
#define NS_INVALID_CHILD_NUMf 13354
#define NS_INVLAID_CHILD_NUM_DISINTf 13355
#define NS_RST_Lf 13356
#define NS_TIMEf 13357
#define NS_VALUEf 13358
#define NTH_CAPTf 13359
#define NTH_CAPTUREf 13360
#define NULL_FIELDf 13361
#define NULL_GRANTf 13362
#define NULL_MASKf 13363
#define NULL_MVR_DROP_COUNTf 13364
#define NULL_REPL_PKTf 13365
#define NULL_REPL_PKT_MASKf 13366
#define NULL_VALUEf 13367
#define NUMBER_OF_FREE_ENTRIESf 13368
#define NUMBYTESf 13369
#define NUM_32B_WRf 13370
#define NUM_BK2BK_CRWf 13371
#define NUM_BUFFSf 13372
#define NUM_CISf 13373
#define NUM_COL_BITSf 13374
#define NUM_GRANTSf 13375
#define NUM_INST_DOPSf 13376
#define NUM_OF_CELLSf 13377
#define NUM_OF_ENTRIESf 13378
#define NUM_PORTSf 13379
#define NUM_PRE_DNOPSf 13380
#define NUM_PST_DNOPSf 13381
#define NUM_R2W_NOPSf 13382
#define NUM_SEGf 13383
#define NUM_W2R_NOPSf 13384
#define NVM_SADBYPf 13385
#define NVM_TMf 13386
#define NXTMAXPRIf 13387
#define NXTMAXPRI_MASKf 13388
#define NXTMAXPRI_VALUEf 13389
#define NXTPRIf 13390
#define NXTPRI_MASKf 13391
#define NXTPRI_VALUEf 13392
#define NXT_PTRf 13393
#define OACf 13394
#define OAM_DM_ENf 13395
#define OAM_DO_NOT_MODIFYf 13396
#define OAM_DO_NOT_MODIFY_PBMf 13397
#define OAM_ENABLEf 13398
#define OAM_HEADER_ERROR_TOCPUf 13399
#define OAM_LCPU_RX_CNT_DISABLEf 13400
#define OAM_LCPU_TX_CNT_DISABLEf 13401
#define OAM_LMEP_ENf 13402
#define OAM_LMEP_MDLf 13403
#define OAM_LM_BASE_PTRf 13404
#define OAM_LM_COUNTERS_DCMf 13405
#define OAM_LM_COUNTERS_PAR_ERRf 13406
#define OAM_LM_COUNTERS_PMf 13407
#define OAM_LM_COUNTERS_TMf 13408
#define OAM_LM_ENf 13409
#define OAM_MESSAGEf 13410
#define OAM_OPCODE_CONTROL_PROFILE_PTRf 13411
#define OAM_PACKETf 13412
#define OAM_PBBTE_LOOKUP_ENABLEf 13413
#define OAM_SERVICE_PRI_MAPPING_PTRf 13414
#define OAM_SRCPORT0_RX_CNT_DISABLEf 13415
#define OAM_SRCPORT0_TX_CNT_DISABLEf 13416
#define OAM_TERMINATION_ALLOWEDf 13417
#define OAM_TXf 13418
#define OAM_UNEXPECTED_PKT_TOCPUf 13419
#define OAM_UNKNOWN_OPCODE_VERSION_DROPf 13420
#define OAM_UNKNOWN_OPCODE_VERSION_TOCPUf 13421
#define OAM_UP_MEPf 13422
#define OBSERVATION_TIMESTAMPf 13423
#define OCFIf 13424
#define OCST_ENf 13425
#define ODD_BUFFER_CNTf 13426
#define ODD_HEAD_PCKT_LENGTHf 13427
#define ODD_METER_TMf 13428
#define ODD_PARITYf 13429
#define ODD_PARITY_0f 13430
#define ODD_PARITY_1f 13431
#define ODD_PARITY_2f 13432
#define ODD_PARITY_3f 13433
#define ODD_TAIL_PTRf 13434
#define ODP_MISSING_EOP_ERRORf 13435
#define ODP_MISSING_EOP_ERROR_DISINTf 13436
#define ODP_MISSING_EOP_ERROR_MASKf 13437
#define ODP_UNEXPECTED_EOP_ERRORf 13438
#define ODP_UNEXPECTED_EOP_ERROR_DISINTf 13439
#define ODP_UNEXPECTED_EOP_ERROR_MASKf 13440
#define ODT_CLK500_If 13441
#define ODT_ENABLEf 13442
#define ODT_PVT_DONEf 13443
#define OFFSETf 13444
#define OFFSET_BITSf 13445
#define OFFSET_ECMPf 13446
#define OFFSET_ENABLEf 13447
#define OFFSET_ENTROPY_LABELf 13448
#define OFFSET_NONUCf 13449
#define OFFSET_PAGEf 13450
#define OFFSET_UCf 13451
#define OFFSET_VALIDf 13452
#define OFFSET_VALUE0f 13453
#define OFFSET_VALUE1f 13454
#define OFFSET_VALUE2f 13455
#define OFFSET_VALUE3f 13456
#define OFFSET_VALUE4f 13457
#define OFFSET_VALUE5f 13458
#define OFFSET_VALUE6f 13459
#define OFFSET_VALUE7f 13460
#define OI2QB_TMf 13461
#define OI_INDEX_OFFSETf 13462
#define OI_RD_LENGTHf 13463
#define OI_RD_OFFSETf 13464
#define OI_WR_LENGTHf 13465
#define OI_WR_OFFSETf 13466
#define OLD_VLAN_IDf 13467
#define ONDIETERMf 13468
#define ONEK_TESTf 13469
#define ONESHOTf 13470
#define ONE_IN_FOURf 13471
#define ONLY_CLEAR_VALIDf 13472
#define OOBFC_CH_BASE0f 13473
#define OOBFC_CH_BASE1f 13474
#define OOBFC_CH_BASE2f 13475
#define OOBFC_CH_EN0f 13476
#define OOBFC_CH_EN1f 13477
#define OOBFC_CH_EN2f 13478
#define OOBFC_RX_ENABLEf 13479
#define OOBIF_IDf 13480
#define OOB_FC_SELf 13481
#define OOB_HCFC_GCS_ENABLEf 13482
#define OOR_LOWER_POINTERf 13483
#define OOR_UPPER_POINTERf 13484
#define OPCODEf 13485
#define OPCODEWIDTHf 13486
#define OPCODE_SELf 13487
#define OPERf 13488
#define OPERATIONf 13489
#define OPER_POINTTOPOINT_MACf 13490
#define OPER_REASONf 13491
#define OPN_ADDRESSf 13492
#define OPN_ADDRESS_TYPEf 13493
#define OPN_DROP_STATEf 13494
#define OPN_ERROR_TYPEf 13495
#define OPN_RED_DROP_STATEf 13496
#define OPN_SELf 13497
#define OPN_SHARED_LIMIT_CELLf 13498
#define OPN_SHARED_LIMIT_QENTRYf 13499
#define OPN_SHARED_RESET_VALUE_CELLf 13500
#define OPN_SHARED_RESET_VALUE_QENTRYf 13501
#define OPN_YELLOW_DROP_STATEf 13502
#define OPRIf 13503
#define OPRI_CFI_SELf 13504
#define OPRI_MAPPING_PTRf 13505
#define OPRI_OCFI_MAPPING_PROFILEf 13506
#define OPRI_OCFI_SELf 13507
#define OPTIMAL_CANDIDATEf 13508
#define OPTIMAL_CANDIDATE_VALIDf 13509
#define OP_BUFFER_LIMIT_PRI0f 13510
#define OP_BUFFER_LIMIT_REDf 13511
#define OP_BUFFER_LIMIT_RED_CELLf 13512
#define OP_BUFFER_LIMIT_RED_CELLEf 13513
#define OP_BUFFER_LIMIT_RED_CELLIf 13514
#define OP_BUFFER_LIMIT_RED_PACKETf 13515
#define OP_BUFFER_LIMIT_RED_QENTRYf 13516
#define OP_BUFFER_LIMIT_RESUME_REDf 13517
#define OP_BUFFER_LIMIT_RESUME_RED_CELLf 13518
#define OP_BUFFER_LIMIT_RESUME_RED_CELLEf 13519
#define OP_BUFFER_LIMIT_RESUME_RED_CELLIf 13520
#define OP_BUFFER_LIMIT_RESUME_RED_PACKETf 13521
#define OP_BUFFER_LIMIT_RESUME_RED_QENTRYf 13522
#define OP_BUFFER_LIMIT_RESUME_YELLOWf 13523
#define OP_BUFFER_LIMIT_RESUME_YELLOW_CELLf 13524
#define OP_BUFFER_LIMIT_RESUME_YELLOW_CELLEf 13525
#define OP_BUFFER_LIMIT_RESUME_YELLOW_CELLIf 13526
#define OP_BUFFER_LIMIT_RESUME_YELLOW_PACKETf 13527
#define OP_BUFFER_LIMIT_RESUME_YELLOW_QENTRYf 13528
#define OP_BUFFER_LIMIT_YELLOWf 13529
#define OP_BUFFER_LIMIT_YELLOW_CELLf 13530
#define OP_BUFFER_LIMIT_YELLOW_CELLEf 13531
#define OP_BUFFER_LIMIT_YELLOW_CELLIf 13532
#define OP_BUFFER_LIMIT_YELLOW_PACKETf 13533
#define OP_BUFFER_LIMIT_YELLOW_QENTRYf 13534
#define OP_BUFFER_SHARED_COUNTf 13535
#define OP_BUFFER_SHARED_COUNT_CELLf 13536
#define OP_BUFFER_SHARED_COUNT_CELLEf 13537
#define OP_BUFFER_SHARED_COUNT_CELLIf 13538
#define OP_BUFFER_SHARED_COUNT_OVERFLOWf 13539
#define OP_BUFFER_SHARED_COUNT_OVERFLOW_DISINTf 13540
#define OP_BUFFER_SHARED_COUNT_PACKETf 13541
#define OP_BUFFER_SHARED_COUNT_QENTRYf 13542
#define OP_BUFFER_SHARED_COUNT_UNDERRUNf 13543
#define OP_BUFFER_SHARED_COUNT_UNDERRUN_DISINTf 13544
#define OP_BUFFER_SHARED_LIMITf 13545
#define OP_BUFFER_SHARED_LIMIT_CELLf 13546
#define OP_BUFFER_SHARED_LIMIT_CELLEf 13547
#define OP_BUFFER_SHARED_LIMIT_CELLIf 13548
#define OP_BUFFER_SHARED_LIMIT_PACKETf 13549
#define OP_BUFFER_SHARED_LIMIT_QENTRYf 13550
#define OP_BUFFER_SHARED_LIMIT_RESUMEf 13551
#define OP_BUFFER_SHARED_LIMIT_RESUME_CELLf 13552
#define OP_BUFFER_SHARED_LIMIT_RESUME_CELLEf 13553
#define OP_BUFFER_SHARED_LIMIT_RESUME_CELLIf 13554
#define OP_BUFFER_SHARED_LIMIT_RESUME_PACKETf 13555
#define OP_BUFFER_SHARED_LIMIT_RESUME_QENTRYf 13556
#define OP_BUFFER_TOTAL_COUNTf 13557
#define OP_BUFFER_TOTAL_COUNT_CELLf 13558
#define OP_BUFFER_TOTAL_COUNT_PACKETf 13559
#define OP_CNT_CFGf 13560
#define OP_CODEf 13561
#define OP_DROP_MASKf 13562
#define OP_LIMIT_PRI0f 13563
#define OP_LIMIT_REDf 13564
#define OP_LIMIT_YELLOWf 13565
#define OP_MODE0f 13566
#define OP_MODE1f 13567
#define OP_MODE_RESETDLLf 13568
#define OP_NODEf 13569
#define OP_PORTf 13570
#define OP_PORT_1_8_COS0f 13571
#define OP_PORT_1_8_COS1f 13572
#define OP_PORT_1_8_COS2f 13573
#define OP_PORT_1_8_COS3f 13574
#define OP_PORT_1_8_COS4f 13575
#define OP_PORT_1_8_COS5f 13576
#define OP_PORT_1_8_COS6f 13577
#define OP_PORT_1_8_COS7f 13578
#define OP_PORT_1_8_COS8f 13579
#define OP_PORT_1_8_COS9f 13580
#define OP_PORT_9_16_COS0f 13581
#define OP_PORT_9_16_COS1f 13582
#define OP_PORT_9_16_COS2f 13583
#define OP_PORT_9_16_COS3f 13584
#define OP_PORT_9_16_COS4f 13585
#define OP_PORT_9_16_COS5f 13586
#define OP_PORT_9_16_COS6f 13587
#define OP_PORT_9_16_COS7f 13588
#define OP_PORT_9_16_COS8f 13589
#define OP_PORT_9_16_COS9f 13590
#define OP_PORT_DROP_STATE_BMPf 13591
#define OP_PORT_DROP_STATE_CELL_BMP0f 13592
#define OP_PORT_DROP_STATE_CELL_BMP1f 13593
#define OP_PORT_DROP_STATE_PACKET_BMP0f 13594
#define OP_PORT_DROP_STATE_PACKET_BMP1f 13595
#define OP_PORT_LIMIT_RED_CELLf 13596
#define OP_PORT_LIMIT_RED_PACKETf 13597
#define OP_PORT_LIMIT_RESUME_RED_CELLf 13598
#define OP_PORT_LIMIT_RESUME_RED_PACKETf 13599
#define OP_PORT_LIMIT_RESUME_YELLOW_CELLf 13600
#define OP_PORT_LIMIT_RESUME_YELLOW_PACKETf 13601
#define OP_PORT_LIMIT_YELLOW_CELLf 13602
#define OP_PORT_LIMIT_YELLOW_PACKETf 13603
#define OP_PORT_SHARED_COUNTf 13604
#define OP_PORT_SHARED_COUNT_CELLf 13605
#define OP_PORT_SHARED_COUNT_OVERFLOWf 13606
#define OP_PORT_SHARED_COUNT_OVERFLOW_DISINTf 13607
#define OP_PORT_SHARED_COUNT_PACKETf 13608
#define OP_PORT_SHARED_COUNT_UNDERRUNf 13609
#define OP_PORT_SHARED_COUNT_UNDERRUN_DISINTf 13610
#define OP_PORT_TOTAL_COUNTf 13611
#define OP_PORT_TOTAL_COUNT_CELLf 13612
#define OP_PORT_TOTAL_COUNT_PACKETf 13613
#define OP_QUEUE_MIN_COUNT_OVERFLOWf 13614
#define OP_QUEUE_MIN_COUNT_OVERFLOW_DISINTf 13615
#define OP_QUEUE_MIN_COUNT_UNDERRUNf 13616
#define OP_QUEUE_MIN_COUNT_UNDERRUN_DISINTf 13617
#define OP_QUEUE_SHARED_COUNT_OVERFLOWf 13618
#define OP_QUEUE_SHARED_COUNT_OVERFLOW_DISINTf 13619
#define OP_QUEUE_SHARED_COUNT_UNDERRUNf 13620
#define OP_QUEUE_SHARED_COUNT_UNDERRUN_DISINTf 13621
#define OP_SHARED_LIMITf 13622
#define OP_SHARED_LIMIT_CELLf 13623
#define OP_SHARED_LIMIT_PACKETf 13624
#define OP_SHARED_RESET_VALUEf 13625
#define OP_SHARED_RESET_VALUE_CELLf 13626
#define OP_SHARED_RESET_VALUE_PACKETf 13627
#define OP_TYPf 13628
#define OP_UC_PORT_DROP_STATE_CELL_BMP0f 13629
#define OP_UC_PORT_DROP_STATE_CELL_BMP1f 13630
#define OP_UC_PORT_SHARED_COUNT_CELLf 13631
#define ORDERf 13632
#define ORIGINAL_PKTf 13633
#define ORPEf 13634
#define OSC_0_SELf 13635
#define OSC_1_SELf 13636
#define OSC_CNT_RSTBf 13637
#define OSC_CNT_STARTf 13638
#define OSC_ENABLEf 13639
#define OSC_PW_ENf 13640
#define OSC_SELf 13641
#define OSC_TEST_ENABLEf 13642
#define OTAGf 13643
#define OTAG_VPTAGf 13644
#define OTAG_VPTAG_SELf 13645
#define OTHER_CW_TYPE_TOCPUf 13646
#define OTHER_OPCODE_COPYTO_CPUf 13647
#define OTHER_OPCODE_DROPf 13648
#define OTIMEf 13649
#define OTPC_CPU_ADDRESSf 13650
#define OTPC_MODEf 13651
#define OTPC_SFT_RSTf 13652
#define OTPC_WRITE_DATAf 13653
#define OTP_CPU_DATAf 13654
#define OTP_DEBUG_MODEf 13655
#define OTP_PROG_ENf 13656
#define OTP_STBY_REGf 13657
#define OUIf 13658
#define OUI_BASED_Q_ASSIGNMENTf 13659
#define OUTCOUNTERf 13660
#define OUTENf 13661
#define OUTER_IP_TYPEf 13662
#define OUTER_IP_TYPE_MASKf 13663
#define OUTER_TPIDf 13664
#define OUTER_TPID_ENABLEf 13665
#define OUTER_TPID_INDEXf 13666
#define OUTER_TPID_SELf 13667
#define OUTER_TPID_VERIFYf 13668
#define OUTER_VLAN_ACTIONSf 13669
#define OUTER_VLAN_TAGf 13670
#define OUTER_VLAN_TAG_ENABLEf 13671
#define OUTPUTMODf 13672
#define OUTPUTMODMASKf 13673
#define OUTPUTPORTf 13674
#define OUTPUT_CODEf 13675
#define OUTPUT_ENABLEf 13676
#define OUTPUT_PORT_RX_ENABLEf 13677
#define OUTPUT_PORT_RX_ENABLE0f 13678
#define OUTPUT_PORT_RX_ENABLE0_HIf 13679
#define OUTPUT_PORT_RX_ENABLE0_LOf 13680
#define OUTPUT_PORT_RX_ENABLE1f 13681
#define OUTPUT_PORT_RX_ENABLE1_HIf 13682
#define OUTPUT_PORT_RX_ENABLE1_LOf 13683
#define OUTPUT_PORT_RX_ENABLE_HIf 13684
#define OUTPUT_PORT_RX_ENABLE_LOf 13685
#define OUTPUT_THRESHOLD_BYPASSf 13686
#define OUTSTANDING_MMU_REQUESTSf 13687
#define OUTSTANDING_PORT_REQUESTSf 13688
#define OUT_ACTIONSf 13689
#define OUT_DBUS_CTLf 13690
#define OUT_DPR_ODD_FALLf 13691
#define OUT_DPR_ODD_RISEf 13692
#define OUT_DSCPf 13693
#define OUT_ECNf 13694
#define OUT_ENABLEf 13695
#define OUT_IBUS_CTLf 13696
#define OUT_PROFILE_FLAGf 13697
#define OVERFLOW_ADDR_Af 13698
#define OVERFLOW_ADDR_Bf 13699
#define OVERFLOW_BUCKET_ENABLEf 13700
#define OVERFLOW_ENf 13701
#define OVERFLOW_UNDERFLOW_ERRORf 13702
#define OVERLAPSf 13703
#define OVERRIDEf 13704
#define OVERRIDE_IARB_BLOCK_EOPf 13705
#define OVERWRITE_DESTf 13706
#define OVERWRITE_OTP_CONFIGf 13707
#define OVERWRITE_OTP_SETTINGf 13708
#define OVERWRITE_OTP_STATUSf 13709
#define OVER_LIMIT_DROPf 13710
#define OVER_LIMIT_TOCPUf 13711
#define OVER_RIDE_EXT_MDIO_MSTR_CNTRLf 13712
#define OVF_DISf 13713
#define OVIDf 13714
#define OVQ_ADDRESS_RANGE0_DISABLEf 13715
#define OVQ_ADDRESS_RANGE0_HIGf 13716
#define OVQ_ADDRESS_RANGE0_LOWf 13717
#define OVQ_ADDRESS_RANGE1_DISABLEf 13718
#define OVQ_ADDRESS_RANGE1_HIGf 13719
#define OVQ_ADDRESS_RANGE1_LOWf 13720
#define OVQ_ADDRESS_RANGE2_DISABLEf 13721
#define OVQ_ADDRESS_RANGE2_HIGf 13722
#define OVQ_ADDRESS_RANGE2_LOWf 13723
#define OVQ_ADDRESS_RANGE3_DISABLEf 13724
#define OVQ_ADDRESS_RANGE3_HIGf 13725
#define OVQ_ADDRESS_RANGE3_LOWf 13726
#define OVQ_BLOCK_CNTf 13727
#define OVQ_BUBBLE_SIZEf 13728
#define OVQ_BUBBLE_THRESHOLDf 13729
#define OVQ_BUBBLE_THRESHOLD_ENABLEf 13730
#define OVQ_DCMf 13731
#define OVQ_DIST_FIX_ECC_ENf 13732
#define OVQ_DIST_STBYf 13733
#define OVQ_DIST_TMf 13734
#define OVQ_DROP_THRESHOLDf 13735
#define OVQ_DROP_THRESHOLD0f 13736
#define OVQ_DROP_THRESHOLD_RESET_LIMITf 13737
#define OVQ_FC_ENABLEf 13738
#define OVQ_FC_THRESHOLDf 13739
#define OVQ_FC_THRESHOLD_RESET_LIMITf 13740
#define OVQ_FIX_ECC_ENf 13741
#define OVQ_FLOWCONTROL_COUNTERf 13742
#define OVQ_HEADf 13743
#define OVQ_LINKED_NEXT_PTRf 13744
#define OVQ_LINKED_REG_NUMf 13745
#define OVQ_LL_SELECTIONf 13746
#define OVQ_MAX_BUBBLE_SIZEf 13747
#define OVQ_PARITY_CHK_ENf 13748
#define OVQ_PAR_ERRf 13749
#define OVQ_PAR_ERR_ENf 13750
#define OVQ_PAUSE_ENABLEf 13751
#define OVQ_PMf 13752
#define OVQ_TAILf 13753
#define OVQ_TMf 13754
#define OVRD_ADDR_SM_ENf 13755
#define OVRD_DRIVER_PVTf 13756
#define OVRD_EN_DRIVER_PVTf 13757
#define OVRD_EN_ODTRES_PVTf 13758
#define OVRD_EN_SLEW_PVTf 13759
#define OVRD_ODTRES_PVTf 13760
#define OVRD_SLEW_PVTf 13761
#define OVRD_SM0_ENf 13762
#define OVRD_SM1_ENf 13763
#define OVRD_SM2_ENf 13764
#define OVRD_SM3_ENf 13765
#define OVRD_SM_ENf 13766
#define OVRFLWf 13767
#define OVWR_DSTf 13768
#define P0XG_BURST_ENABLEf 13769
#define P0XG_BURST_THRESHOLDf 13770
#define P0_EP_BP_DETECTf 13771
#define P10_EP_BP_DETECTf 13772
#define P11_EP_BP_DETECTf 13773
#define P12_EP_BP_DETECTf 13774
#define P12_HIG_HDR_UDF20_ENf 13775
#define P12_HIG_HDR_UDF21_ENf 13776
#define P12_HIG_HDR_UDF22_ENf 13777
#define P13_EP_BP_DETECTf 13778
#define P14_EP_BP_DETECTf 13779
#define P15_EP_BP_DETECTf 13780
#define P16_EP_BP_DETECTf 13781
#define P1DIVf 13782
#define P1_DIVIDERf 13783
#define P1_EP_BP_DETECTf 13784
#define P26f 13785
#define P27f 13786
#define P28f 13787
#define P29f 13788
#define P2DIVf 13789
#define P2_DIVIDERf 13790
#define P2_EP_BP_DETECTf 13791
#define P30f 13792
#define P31f 13793
#define P34f 13794
#define P38f 13795
#define P39f 13796
#define P3_EP_BP_DETECTf 13797
#define P42f 13798
#define P43f 13799
#define P46f 13800
#define P4_EP_BP_DETECTf 13801
#define P50f 13802
#define P51f 13803
#define P54f 13804
#define P5_EP_BP_DETECTf 13805
#define P6_EP_BP_DETECTf 13806
#define P7_EP_BP_DETECTf 13807
#define P8_EP_BP_DETECTf 13808
#define P9_EP_BP_DETECTf 13809
#define PACING_DELAYf 13810
#define PACKET_COUNTf 13811
#define PACKET_COUNT0f 13812
#define PACKET_COUNT1f 13813
#define PACKET_COUNT2f 13814
#define PACKET_COUNT3f 13815
#define PACKET_COUNT4f 13816
#define PACKET_COUNT5f 13817
#define PACKET_COUNT6f 13818
#define PACKET_COUNT7f 13819
#define PACKET_COUNTERf 13820
#define PACKET_COUNT_LOWf 13821
#define PACKET_DROP_COUNTf 13822
#define PACKET_DROP_COUNT_REDf 13823
#define PACKET_DROP_COUNT_YELLOWf 13824
#define PACKET_IFG_BYTESf 13825
#define PACKET_IFG_BYTES_2f 13826
#define PACKET_MODE_SHAPER_ACCOUNTING_ENABLEf 13827
#define PACKET_MODE_WRR_ACCOUNTING_ENABLEf 13828
#define PACKET_PORT_BITMAPf 13829
#define PACKET_PTR_EXTf 13830
#define PACKET_PTR_INTf 13831
#define PACKET_PTR_STORE_CORRECTED_ERRORf 13832
#define PACKET_PTR_STORE_ECC_ERROR_ADDRESSf 13833
#define PACKET_PTR_STORE_ENABLE_ECCf 13834
#define PACKET_PTR_STORE_FORCE_CORRECTED_ERROR_DISINTf 13835
#define PACKET_PTR_STORE_FORCE_UNCORRECTABLE_ERRORf 13836
#define PACKET_PTR_STORE_FORCE_UNCORRECTED_ERROR_DISINTf 13837
#define PACKET_PTR_STORE_UNCORRECTED_ERRORf 13838
#define PACKET_QUANTUMf 13839
#define PACKET_REDIRECTIONf 13840
#define PADDING_IPV4f 13841
#define PADDING_TO_MINIMUMf 13842
#define PADENf 13843
#define PAD_ENf 13844
#define PAD_RESf 13845
#define PAD_THRESHOLDf 13846
#define PAGEf 13847
#define PAIRING_F1f 13848
#define PAIRING_F1_MASKf 13849
#define PAIRING_F2f 13850
#define PAIRING_F2_MASKf 13851
#define PAIRING_F3f 13852
#define PAIRING_F3_MASKf 13853
#define PAIRING_F4f 13854
#define PAIRING_F4_MASKf 13855
#define PAIRING_FIXEDf 13856
#define PAIRING_FIXED_MASKf 13857
#define PAIRING_RESERVEDf 13858
#define PAIRING_RESERVED_MASKf 13859
#define PAR0f 13860
#define PAR1f 13861
#define PAR2f 13862
#define PAR3f 13863
#define PARECCENRAMf 13864
#define PARENT_NODEf 13865
#define PARFf 13866
#define PARITYf 13867
#define PARITY0f 13868
#define PARITY0_0f 13869
#define PARITY0_1f 13870
#define PARITY0_2f 13871
#define PARITY0_DATAf 13872
#define PARITY1f 13873
#define PARITY1_0f 13874
#define PARITY1_1f 13875
#define PARITY1_2f 13876
#define PARITY1_DATAf 13877
#define PARITY2f 13878
#define PARITY3f 13879
#define PARITY4f 13880
#define PARITY5f 13881
#define PARITY6f 13882
#define PARITY7f 13883
#define PARITY8f 13884
#define PARITYDf 13885
#define PARITYD_DISINTf 13886
#define PARITYD_SELf 13887
#define PARITYERRORPTRf 13888
#define PARITY_0f 13889
#define PARITY_1f 13890
#define PARITY_10f 13891
#define PARITY_11f 13892
#define PARITY_2f 13893
#define PARITY_3f 13894
#define PARITY_4f 13895
#define PARITY_8f 13896
#define PARITY_9f 13897
#define PARITY_BITf 13898
#define PARITY_BIT_WRITE_ACCESSf 13899
#define PARITY_CHECK_ENf 13900
#define PARITY_CHECK_FAIL_CNTf 13901
#define PARITY_CHK_ENf 13902
#define PARITY_DATAf 13903
#define PARITY_DIAGf 13904
#define PARITY_DIAGNOSIS_ENf 13905
#define PARITY_DIAG_ENABLEf 13906
#define PARITY_DISf 13907
#define PARITY_ENf 13908
#define PARITY_ERRf 13909
#define PARITY_ERRORf 13910
#define PARITY_ERROR_ENABLEf 13911
#define PARITY_ERROR_STATUSf 13912
#define PARITY_ERR_BMf 13913
#define PARITY_ERR_BM_0f 13914
#define PARITY_ERR_BM_1f 13915
#define PARITY_ERR_TOCPUf 13916
#define PARITY_GEN_ENf 13917
#define PARITY_IRQ_ENf 13918
#define PARITY_STAT_CLEARf 13919
#define PARITY_STAT_CLRf 13920
#define PARITY_XQf 13921
#define PARITY_XQTf 13922
#define PARLVRAMf 13923
#define PARSE_IPV4_PAYLOADf 13924
#define PARSE_IPV6_PAYLOADf 13925
#define PARSE_Q_LEN_ERRORf 13926
#define PARSE_Q_LEN_ERROR_DISINTf 13927
#define PARSE_Q_LEN_ERROR_MASKf 13928
#define PARSE_STATS_LEN_ERRORf 13929
#define PARSE_STATS_LEN_ERROR_DISINTf 13930
#define PARSE_STATS_LEN_ERROR_MASKf 13931
#define PARTIAL_PKT_CNTf 13932
#define PARTIAL_PKT_LINESf 13933
#define PARTNUMBER0f 13934
#define PARTNUMBER1f 13935
#define PASSALLf 13936
#define PASSTHRUf 13937
#define PASSTHRU_MODE_ENABLEf 13938
#define PASS_CONTROL_FRAMESf 13939
#define PASS_CRC_ERR_PKTSf 13940
#define PAUSEf 13941
#define PAUSEENf 13942
#define PAUSE_ENf 13943
#define PAUSE_FWDf 13944
#define PAUSE_GMII_ON_TX_LINE_SIDEf 13945
#define PAUSE_IGNOREf 13946
#define PAUSE_REFRESH_ENf 13947
#define PAUSE_REFRESH_TIMERf 13948
#define PAUSE_SCAN_PORTSf 13949
#define PAUSE_STATf 13950
#define PAUSE_STATEf 13951
#define PAUSE_THDf 13952
#define PAYLOAD_IPV4f 13953
#define PAYLOAD_IPV6f 13954
#define PAYLOAD_LENGTH_ADJUSTMENTf 13955
#define PB20f 13956
#define PBI_CAPTUREDf 13957
#define PBI_DATAf 13958
#define PBI_DISCARDf 13959
#define PBI_ILLEGAL_COSf 13960
#define PBI_ILLEGAL_COS_DISINTf 13961
#define PBI_ILLEGAL_DST_PORTf 13962
#define PBI_ILLEGAL_DST_PORT_DISINTf 13963
#define PBI_ILLEGAL_SRC_PORTf 13964
#define PBI_ILLEGAL_SRC_PORT_DISINTf 13965
#define PBI_RESERVEDf 13966
#define PBI_RESERVED_BIT_0f 13967
#define PBI_RESERVED_BIT_1f 13968
#define PBI_RESERVED_BIT_2f 13969
#define PBI_RESERVED_BIT_3f 13970
#define PBI_SRC_PORT_GAPf 13971
#define PBI_SRC_PORT_GAP_DISINTf 13972
#define PBMf 13973
#define PBMPf 13974
#define PBM_MACRO_DCMf 13975
#define PBM_MACRO_PMf 13976
#define PBM_MACRO_TMf 13977
#define PB_CMD_CNTf 13978
#define PCIE_CORE_RB_MEM_PMf 13979
#define PCIE_CORE_RB_PMf 13980
#define PCIE_DLP2TLP_BUF_STBYf 13981
#define PCIE_DLP2TLP_STBYf 13982
#define PCIE_I2C_RST_OVERRIDEf 13983
#define PCIE_LINK_IN_L23f 13984
#define PCIE_LINK_UPf 13985
#define PCIE_PARITY_MODEf 13986
#define PCIE_PHYLINKUPf 13987
#define PCIE_PHY_LINKUPf 13988
#define PCIE_PLL_LOCKf 13989
#define PCIE_RCV_FIFO_STBYf 13990
#define PCIE_RCV_FIFO_TMf 13991
#define PCIE_REPLAY_ADDR_STBYf 13992
#define PCIE_REPLAY_MEM_STBYf 13993
#define PCIE_REPLAY_PERRf 13994
#define PCIE_RX_FIFO_TMf 13995
#define PCIE_TGT_IF_RCV_DATA0_FIFOf 13996
#define PCIE_TGT_IF_RCV_DATA1_FIFOf 13997
#define PCIE_TX_FIFO_TMf 13998
#define PCIE_XMT_FIFO_STBYf 13999
#define PCIE_XMT_FIFO_TMf 14000
#define PCI_FATAL_ERRf 14001
#define PCI_PARITY_ERRf 14002
#define PCLKENDBGf 14003
#define PCP_BASED_Q_ASSIGNMENTf 14004
#define PCSf 14005
#define PDAf 14006
#define PDAHf 14007
#define PDAH_MBXf 14008
#define PDAH_MBYf 14009
#define PDCFF_CORRECTED_ERRORf 14010
#define PDCFF_CORRECTED_ERROR_MASKf 14011
#define PDCFF_ENABLE_ECCf 14012
#define PDCFF_UNCORRECTED_ERRORf 14013
#define PDCFF_UNCORRECTED_ERROR_MASKf 14014
#define PDISCf 14015
#define PDISC_CAUSEf 14016
#define PDISC_DISINTf 14017
#define PDISC_SELf 14018
#define PDIVf 14019
#define PDRIVER_PVT_DONEf 14020
#define PDROP0f 14021
#define PDROP1f 14022
#define PDROP2f 14023
#define PDROP_MAXf 14024
#define PDU0_CORRECTED_ERRORf 14025
#define PDU0_CORRECTED_ERROR_DISINTf 14026
#define PDU0_ENABLE_ECCf 14027
#define PDU0_FORCE_UNCORRECTABLE_ERRORf 14028
#define PDU0_UNCORRECTED_ERRORf 14029
#define PDU0_UNCORRECTED_ERROR_DISINTf 14030
#define PDU1_CORRECTED_ERRORf 14031
#define PDU1_CORRECTED_ERROR_DISINTf 14032
#define PDU1_ENABLE_ECCf 14033
#define PDU1_FORCE_UNCORRECTABLE_ERRORf 14034
#define PDU1_UNCORRECTED_ERRORf 14035
#define PDU1_UNCORRECTED_ERROR_DISINTf 14036
#define PDU2_CORRECTED_ERRORf 14037
#define PDU2_CORRECTED_ERROR_DISINTf 14038
#define PDU2_ENABLE_ECCf 14039
#define PDU2_FORCE_UNCORRECTABLE_ERRORf 14040
#define PDU2_UNCORRECTED_ERRORf 14041
#define PDU2_UNCORRECTED_ERROR_DISINTf 14042
#define PDU3_CORRECTED_ERRORf 14043
#define PDU3_CORRECTED_ERROR_DISINTf 14044
#define PDU3_ENABLE_ECCf 14045
#define PDU3_FORCE_UNCORRECTABLE_ERRORf 14046
#define PDU3_UNCORRECTED_ERRORf 14047
#define PDU3_UNCORRECTED_ERROR_DISINTf 14048
#define PDU4_CORRECTED_ERRORf 14049
#define PDU4_CORRECTED_ERROR_DISINTf 14050
#define PDU4_ENABLE_ECCf 14051
#define PDU4_FORCE_UNCORRECTABLE_ERRORf 14052
#define PDU4_UNCORRECTED_ERRORf 14053
#define PDU4_UNCORRECTED_ERROR_DISINTf 14054
#define PDU5_CORRECTED_ERRORf 14055
#define PDU5_CORRECTED_ERROR_DISINTf 14056
#define PDU5_ENABLE_ECCf 14057
#define PDU5_FORCE_UNCORRECTABLE_ERRORf 14058
#define PDU5_UNCORRECTED_ERRORf 14059
#define PDU5_UNCORRECTED_ERROR_DISINTf 14060
#define PDU_TMf 14061
#define PD_SYS_RESET_Nf 14062
#define PE0_LOGIC_RESET_Nf 14063
#define PE0_SYS_RESET_Nf 14064
#define PE1_SYS_RESET_Nf 14065
#define PEAK_PVTTEMP_DATAf 14066
#define PEAK_TEMP_DATAf 14067
#define PEC_ERRf 14068
#define PENf 14069
#define PENDINGf 14070
#define PENDING_AREF_COUNTf 14071
#define PERIODIC_SLAVE_STRETCHf 14072
#define PERIPHERAL_IDf 14073
#define PERIPHERAL_ID_0f 14074
#define PERIPHERAL_ID_1f 14075
#define PERIPHERAL_ID_2f 14076
#define PERIPHERAL_ID_3f 14077
#define PERIPHERAL_ID_4f 14078
#define PERIPHERAL_ID_5f 14079
#define PERIPHERAL_ID_6f 14080
#define PERIPHERAL_ID_7f 14081
#define PERQ_BASE_ADDR_PAR_ENf 14082
#define PERQ_PAR_ENf 14083
#define PERRf 14084
#define PERR_DISABLEf 14085
#define PER_MODID_QUEUEING_ENABLEf 14086
#define PER_Q_ENf 14087
#define PFAPFULLRESETPOINTf 14088
#define PFAPFULLSETPOINTf 14089
#define PFAPPARITYERRORPTRf 14090
#define PFAPPOOLSIZEf 14091
#define PFAPREADPOINTERf 14092
#define PFAP_MEM_FAILf 14093
#define PFAP_MEM_FAIL_ENf 14094
#define PFAP_PAR_ERRf 14095
#define PFAP_PAR_ERR_ENf 14096
#define PFCf 14097
#define PFC_CLR_ECNf 14098
#define PFC_CONCAT_MODEf 14099
#define PFC_COS_ENABLEf 14100
#define PFC_COS_MAPPING0f 14101
#define PFC_COS_MAPPING1f 14102
#define PFC_COS_MAPPING2f 14103
#define PFC_COS_MAPPING3f 14104
#define PFC_COS_MAPPING4f 14105
#define PFC_COS_MAPPING5f 14106
#define PFC_COS_MAPPING6f 14107
#define PFC_COS_MAPPING7f 14108
#define PFC_EIGHT_CLASSf 14109
#define PFC_ENf 14110
#define PFC_ENABLEf 14111
#define PFC_ETH_TYPEf 14112
#define PFC_FUNC_MODE_ENABLEf 14113
#define PFC_LAST_SP_PG_DROPf 14114
#define PFC_LINE_CNT_TMf 14115
#define PFC_LOSSLESS_ENf 14116
#define PFC_LOSSLESS_RESERVEDf 14117
#define PFC_MACDAf 14118
#define PFC_MACDA_0f 14119
#define PFC_MACDA_1f 14120
#define PFC_MACDA_HIf 14121
#define PFC_MACDA_LOf 14122
#define PFC_OPCODEf 14123
#define PFC_PGf 14124
#define PFC_PG_XSTATEf 14125
#define PFC_PG_XSTATE_IDf 14126
#define PFC_PG_XSTATE_LOADf 14127
#define PFC_REFRESH_ENf 14128
#define PFC_REFRESH_TIMERf 14129
#define PFC_RX_ENBLf 14130
#define PFC_SP_PG_LINE_CNT_CORRECTED_ERRORf 14131
#define PFC_SP_PG_LINE_CNT_CORRECTED_ERROR_DISINTf 14132
#define PFC_SP_PG_LINE_CNT_ENABLE_ECCf 14133
#define PFC_SP_PG_LINE_CNT_FORCE_UNCORRECTABLE_ERRORf 14134
#define PFC_SP_PG_LINE_CNT_UNCORRECTED_ERRORf 14135
#define PFC_SP_PG_LINE_CNT_UNCORRECTED_ERROR_DISINTf 14136
#define PFC_SP_PG_XSTATEf 14137
#define PFC_SP_PG_XSTATE_IDf 14138
#define PFC_SP_PG_XSTATE_LOADf 14139
#define PFC_SRC_EXTRACT_BIT_OFFSETf 14140
#define PFC_SRC_EXTRACT_BYTE_OFFSETf 14141
#define PFC_STATS_ENf 14142
#define PFC_TX_ENBLf 14143
#define PFC_XOFF_TIMERf 14144
#define PFMf 14145
#define PFM_RULE_APPLYf 14146
#define PG0f 14147
#define PG0_GRPf 14148
#define PG0_HDRM_LIMIT_OFFSETf 14149
#define PG0_RESET_SELf 14150
#define PG0_SPIDf 14151
#define PG0_THRESH_SELf 14152
#define PG1f 14153
#define PG10_GRPf 14154
#define PG11_GRPf 14155
#define PG12_GRPf 14156
#define PG13_GRPf 14157
#define PG1_GRPf 14158
#define PG1_HDRM_LIMIT_OFFSETf 14159
#define PG1_RESET_SELf 14160
#define PG1_SPIDf 14161
#define PG1_THRESH_SELf 14162
#define PG2_GRPf 14163
#define PG2_HDRM_LIMIT_OFFSETf 14164
#define PG2_RESET_SELf 14165
#define PG2_SPIDf 14166
#define PG2_THRESH_SELf 14167
#define PG3_GRPf 14168
#define PG3_HDRM_LIMIT_OFFSETf 14169
#define PG3_SPIDf 14170
#define PG3_THRESH_SELf 14171
#define PG4_GRPf 14172
#define PG4_HDRM_LIMIT_OFFSETf 14173
#define PG4_ISO_ENABLEf 14174
#define PG4_PERR_INTRf 14175
#define PG4_SPIDf 14176
#define PG4_THRESH_SELf 14177
#define PG5_GRPf 14178
#define PG5_HDRM_LIMIT_OFFSETf 14179
#define PG5_ISO_ENABLEf 14180
#define PG5_PERR_INTRf 14181
#define PG5_SPIDf 14182
#define PG5_THRESH_SELf 14183
#define PG6_GRPf 14184
#define PG6_HDRM_LIMIT_OFFSETf 14185
#define PG6_SPIDf 14186
#define PG6_THRESH_SELf 14187
#define PG7_GRPf 14188
#define PG7_HDRM_LIMIT_OFFSETf 14189
#define PG7_SPIDf 14190
#define PG7_THRESH_SELf 14191
#define PG8_GRPf 14192
#define PG9_GRPf 14193
#define PGQUEUESTATf 14194
#define PGRXf 14195
#define PG_BITMAPf 14196
#define PG_BMPf 14197
#define PG_COUNTf 14198
#define PG_COUNT_ERR_PGf 14199
#define PG_COUNT_ERR_PORTf 14200
#define PG_COUNT_OVERFLOWf 14201
#define PG_COUNT_OVERFLOW_DISINTf 14202
#define PG_COUNT_UNDERRUNf 14203
#define PG_COUNT_UNDERRUN_DISINTf 14204
#define PG_GBL_COUNT_ERR_PGf 14205
#define PG_GBL_COUNT_ERR_PORTf 14206
#define PG_GBL_COUNT_OVERFLOWf 14207
#define PG_GBL_COUNT_OVERFLOW_DISINTf 14208
#define PG_GBL_COUNT_UNDERRUNf 14209
#define PG_GBL_COUNT_UNDERRUN_DISINTf 14210
#define PG_GBL_HDRM_COUNTf 14211
#define PG_GEf 14212
#define PG_HDRM_COUNTf 14213
#define PG_HDRM_COUNT_ERR_PGf 14214
#define PG_HDRM_COUNT_ERR_PORTf 14215
#define PG_HDRM_COUNT_OVERFLOWf 14216
#define PG_HDRM_COUNT_OVERFLOW_DISINTf 14217
#define PG_HDRM_COUNT_UNDERRUNf 14218
#define PG_HDRM_COUNT_UNDERRUN_DISINTf 14219
#define PG_HDRM_LIMITf 14220
#define PG_IBP_DROP_STATEf 14221
#define PG_LIMIT_STATEf 14222
#define PG_MINf 14223
#define PG_MIN_COUNTf 14224
#define PG_MIN_COUNT_ERR_PGf 14225
#define PG_MIN_COUNT_ERR_PORTf 14226
#define PG_MIN_COUNT_OVERFLOWf 14227
#define PG_MIN_COUNT_OVERFLOW_DISINTf 14228
#define PG_MIN_COUNT_UNDERRUNf 14229
#define PG_MIN_COUNT_UNDERRUN_DISINTf 14230
#define PG_PORT_MIN_COUNTf 14231
#define PG_PORT_MIN_COUNT_ERR_PGf 14232
#define PG_PORT_MIN_COUNT_ERR_PORTf 14233
#define PG_PORT_MIN_COUNT_MSBf 14234
#define PG_PORT_MIN_COUNT_OVERFLOWf 14235
#define PG_PORT_MIN_COUNT_OVERFLOW_DISINTf 14236
#define PG_PORT_MIN_COUNT_UNDERRUNf 14237
#define PG_PORT_MIN_COUNT_UNDERRUN_DISINTf 14238
#define PG_RESET_FLOORf 14239
#define PG_RESET_OFFSETf 14240
#define PG_RESET_VALUEf 14241
#define PG_SHARED_COUNTf 14242
#define PG_SHARED_COUNT_ERR_PGf 14243
#define PG_SHARED_COUNT_ERR_PORTf 14244
#define PG_SHARED_COUNT_OVERFLOWf 14245
#define PG_SHARED_COUNT_OVERFLOW_DISINTf 14246
#define PG_SHARED_COUNT_UNDERRUNf 14247
#define PG_SHARED_COUNT_UNDERRUN_DISINTf 14248
#define PG_SHARED_DYNAMICf 14249
#define PG_SHARED_LIMITf 14250
#define PG_WDRR_CREDIT_OVFLf 14251
#define PG_WDRR_CREDIT_OVFL_MASKf 14252
#define PG_WDRR_CREDIT_UNDERf 14253
#define PG_WDRR_CREDIT_UNDER_MASKf 14254
#define PG_WDRR_MTU_QUANTA_SELECTf 14255
#define PG_WDRR_OVFL_PORT_NUMf 14256
#define PG_WDRR_UNDER_PORT_NUMf 14257
#define PH0ERRORPOINTERf 14258
#define PH1ERRORPOINTERf 14259
#define PH2ERRORPOINTERf 14260
#define PHASEf 14261
#define PHASE8_ENf 14262
#define PHASE_CTLf 14263
#define PHASE_SELf 14264
#define PHASE_SEL0f 14265
#define PHASE_SEL1f 14266
#define PHASE_SEL2f 14267
#define PHASE_SEL3f 14268
#define PHASE_SELADDRf 14269
#define PHB2_COS_MAP_PAR_ERRf 14270
#define PHB2_COS_MODEf 14271
#define PHB2_DOT1P_MAPPING_PTRf 14272
#define PHB2_ENABLEf 14273
#define PHB2_USE_INNER_DOT1Pf 14274
#define PHERRORPOINTERf 14275
#define PHYMODf 14276
#define PHYSICALf 14277
#define PHYSICAL_PORT_NUMf 14278
#define PHYSICAL_PORT_NUMBERf 14279
#define PHYS_PORT_IDf 14280
#define PHY_BL0_RD_FIFO_ERRORf 14281
#define PHY_BL1_RD_FIFO_ERRORf 14282
#define PHY_DATAf 14283
#define PHY_DYN_VDL_TIMERf 14284
#define PHY_IDf 14285
#define PHY_ID_0f 14286
#define PHY_ID_1f 14287
#define PHY_ID_10f 14288
#define PHY_ID_11f 14289
#define PHY_ID_12f 14290
#define PHY_ID_13f 14291
#define PHY_ID_14f 14292
#define PHY_ID_15f 14293
#define PHY_ID_16f 14294
#define PHY_ID_17f 14295
#define PHY_ID_18f 14296
#define PHY_ID_19f 14297
#define PHY_ID_2f 14298
#define PHY_ID_20f 14299
#define PHY_ID_21f 14300
#define PHY_ID_22f 14301
#define PHY_ID_23f 14302
#define PHY_ID_24f 14303
#define PHY_ID_25f 14304
#define PHY_ID_26f 14305
#define PHY_ID_27f 14306
#define PHY_ID_28f 14307
#define PHY_ID_29f 14308
#define PHY_ID_3f 14309
#define PHY_ID_30f 14310
#define PHY_ID_31f 14311
#define PHY_ID_32f 14312
#define PHY_ID_33f 14313
#define PHY_ID_34f 14314
#define PHY_ID_35f 14315
#define PHY_ID_36f 14316
#define PHY_ID_37f 14317
#define PHY_ID_38f 14318
#define PHY_ID_39f 14319
#define PHY_ID_4f 14320
#define PHY_ID_40f 14321
#define PHY_ID_41f 14322
#define PHY_ID_42f 14323
#define PHY_ID_43f 14324
#define PHY_ID_44f 14325
#define PHY_ID_45f 14326
#define PHY_ID_46f 14327
#define PHY_ID_47f 14328
#define PHY_ID_48f 14329
#define PHY_ID_49f 14330
#define PHY_ID_5f 14331
#define PHY_ID_50f 14332
#define PHY_ID_51f 14333
#define PHY_ID_52f 14334
#define PHY_ID_53f 14335
#define PHY_ID_54f 14336
#define PHY_ID_55f 14337
#define PHY_ID_56f 14338
#define PHY_ID_57f 14339
#define PHY_ID_58f 14340
#define PHY_ID_59f 14341
#define PHY_ID_6f 14342
#define PHY_ID_60f 14343
#define PHY_ID_61f 14344
#define PHY_ID_62f 14345
#define PHY_ID_63f 14346
#define PHY_ID_64f 14347
#define PHY_ID_65f 14348
#define PHY_ID_66f 14349
#define PHY_ID_67f 14350
#define PHY_ID_68f 14351
#define PHY_ID_69f 14352
#define PHY_ID_7f 14353
#define PHY_ID_70f 14354
#define PHY_ID_71f 14355
#define PHY_ID_72f 14356
#define PHY_ID_73f 14357
#define PHY_ID_74f 14358
#define PHY_ID_75f 14359
#define PHY_ID_76f 14360
#define PHY_ID_77f 14361
#define PHY_ID_78f 14362
#define PHY_ID_79f 14363
#define PHY_ID_8f 14364
#define PHY_ID_80f 14365
#define PHY_ID_81f 14366
#define PHY_ID_82f 14367
#define PHY_ID_83f 14368
#define PHY_ID_84f 14369
#define PHY_ID_85f 14370
#define PHY_ID_86f 14371
#define PHY_ID_87f 14372
#define PHY_ID_88f 14373
#define PHY_ID_89f 14374
#define PHY_ID_9f 14375
#define PHY_ID_90f 14376
#define PHY_ID_91f 14377
#define PHY_ID_92f 14378
#define PHY_ID_93f 14379
#define PHY_ID_94f 14380
#define PHY_ID_95f 14381
#define PHY_LINKSCAN_LINKSTATUS_CHDf 14382
#define PHY_LSSf 14383
#define PHY_PAUSESCAN_PAUSESTATUS_CHDf 14384
#define PHY_PORTf 14385
#define PHY_PORT_MODEf 14386
#define PHY_READYf 14387
#define PHY_READY_EVENTf 14388
#define PHY_REG_ACKf 14389
#define PHY_REG_ADDRf 14390
#define PHY_REG_ERR_ACKf 14391
#define PHY_REG_OFFSETf 14392
#define PHY_REG_RD_WR_Nf 14393
#define PHY_REG_REQf 14394
#define PHY_SW_INITf 14395
#define PHY_SW_RESETf 14396
#define PHY_UPD_VDL_ADDRf 14397
#define PHY_UPD_VDL_BL0f 14398
#define PHY_UPD_VDL_BL1f 14399
#define PH_DET_DISf 14400
#define PIDQ_EMPTYf 14401
#define PIDQ_ENTRY_0f 14402
#define PIDQ_ENTRY_1f 14403
#define PIDQ_ENTRY_2f 14404
#define PIDQ_ENTRY_3f 14405
#define PIDQ_FULLf 14406
#define PIDQ_POP_ERRORf 14407
#define PIDQ_PUSH_ERRORf 14408
#define PIDQ_READ_PTRf 14409
#define PIDQ_WRITE_PTRf 14410
#define PID_COUNTER_INDEXf 14411
#define PID_COUNTER_MODEf 14412
#define PID_INCR_COUNTERf 14413
#define PID_IPFIX_ACTIONSf 14414
#define PID_NEW_INNER_PRIf 14415
#define PID_NEW_INNER_VIDf 14416
#define PID_NEW_OUTER_VIDf 14417
#define PID_OUTER_TPID_INDEXf 14418
#define PID_REPLACE_INNER_PRIf 14419
#define PID_REPLACE_INNER_VIDf 14420
#define PID_REPLACE_OUTER_TPIDf 14421
#define PID_REPLACE_OUTER_VIDf 14422
#define PID_TPID_INDEXf 14423
#define PIM_DM_SM_ENABLEf 14424
#define PIM_RPf 14425
#define PIM_VER1f 14426
#define PIM_VER2f 14427
#define PIO_IC_AR_ARB_MI0f 14428
#define PIO_IC_AR_ARB_MI1f 14429
#define PIO_IC_AR_ARB_MI2f 14430
#define PIO_IC_AR_ARB_MI3f 14431
#define PIO_IC_AR_ARB_MI4f 14432
#define PIO_IC_AR_ARB_MI5f 14433
#define PIO_IC_AR_ARB_MI6f 14434
#define PIO_IC_AR_ARB_MI7f 14435
#define PIO_IC_AW_ARB_MI0f 14436
#define PIO_IC_AW_ARB_MI1f 14437
#define PIO_IC_AW_ARB_MI2f 14438
#define PIO_IC_AW_ARB_MI3f 14439
#define PIO_IC_AW_ARB_MI4f 14440
#define PIO_IC_AW_ARB_MI5f 14441
#define PIO_IC_AW_ARB_MI6f 14442
#define PIO_IC_AW_ARB_MI7f 14443
#define PIO_IC_CFG_REG_0f 14444
#define PIO_IC_CFG_REG_1f 14445
#define PIO_IC_CFG_REG_3f 14446
#define PIO_IC_ID_REG_0f 14447
#define PIO_IC_ID_REG_1f 14448
#define PIO_IC_ID_REG_2f 14449
#define PIO_IC_ID_REG_3f 14450
#define PIO_IC_PER_REG_0f 14451
#define PIO_IC_PER_REG_1f 14452
#define PIO_IC_PER_REG_2f 14453
#define PIO_IC_PER_REG_3f 14454
#define PIO_IC_RST_OVERRIDEf 14455
#define PIO_WAIT_CYCLESf 14456
#define PIPE_SELECTf 14457
#define PI_CI_FIFO_OVERFLOWf 14458
#define PI_CI_FIFO_OVERFLOW_DISINTf 14459
#define PI_OC_FIFO_OVERFLOWf 14460
#define PI_OC_FIFO_OVERFLOW_DISINTf 14461
#define PKTAGETIMERf 14462
#define PKTCNGSTATUSf 14463
#define PKTCOUNTf 14464
#define PKTDISCARDSTATUSf 14465
#define PKTDISCARDSTATUS_HG0f 14466
#define PKTDISCARDSTATUS_HG12f 14467
#define PKTDMA_ENDIANESSf 14468
#define PKTERRORPOINTERf 14469
#define PKTFORMATf 14470
#define PKTFORMATMASKf 14471
#define PKTHDR0_CORRECTED_ERRORf 14472
#define PKTHDR0_CORRECTED_ERROR_DISINTf 14473
#define PKTHDR0_ENABLE_ECCf 14474
#define PKTHDR0_FORCE_UNCORRECTABLE_ERRORf 14475
#define PKTHDR0_UNCORRECTED_ERRORf 14476
#define PKTHDR0_UNCORRECTED_ERROR_DISINTf 14477
#define PKTHOLSTATUSf 14478
#define PKTIBPSTATUSf 14479
#define PKTIBPSTATUS_HG0f 14480
#define PKTIBPSTATUS_HG12f 14481
#define PKTLENf 14482
#define PKTLENGTHf 14483
#define PKTLENGTH_CORRECTED_ERRORf 14484
#define PKTLENGTH_CORRECTED_ERROR_DISINTf 14485
#define PKTLENGTH_ENABLE_ECCf 14486
#define PKTLENGTH_FORCE_UNCORRECTABLE_ERRORf 14487
#define PKTLENGTH_UNCORRECTED_ERRORf 14488
#define PKTLENGTH_UNCORRECTED_ERROR_DISINTf 14489
#define PKTLERRf 14490
#define PKTLINKf 14491
#define PKTLINK_CORRECTED_ERRORf 14492
#define PKTLINK_CORRECTED_ERROR_DISINTf 14493
#define PKTLINK_ENABLE_ECCf 14494
#define PKTLINK_FORCE_UNCORRECTABLE_ERRORf 14495
#define PKTLINK_UNCORRECTED_ERRORf 14496
#define PKTLINK_UNCORRECTED_ERROR_DISINTf 14497
#define PKTPTRf 14498
#define PKTREDSTATUSf 14499
#define PKTREQUESTCOUNTf 14500
#define PKTRESETLIMITf 14501
#define PKTSf 14502
#define PKTSETLIMITf 14503
#define PKTS_BYTESf 14504
#define PKTYELLOWSTATUSf 14505
#define PKT_AGEDf 14506
#define PKT_AGED_MASKf 14507
#define PKT_AGED_VALUEf 14508
#define PKT_AMOUNTf 14509
#define PKT_BUF_PTRf 14510
#define PKT_BUF_TMf 14511
#define PKT_BVf 14512
#define PKT_BYTESf 14513
#define PKT_CFIf 14514
#define PKT_CHf 14515
#define PKT_CNTf 14516
#define PKT_CNT_MODEf 14517
#define PKT_CNT_WRAPf 14518
#define PKT_COUNTf 14519
#define PKT_DATAf 14520
#define PKT_DCMf 14521
#define PKT_DISC_LIMITf 14522
#define PKT_DROP_ENABLEf 14523
#define PKT_EOPf 14524
#define PKT_ERRf 14525
#define PKT_ERRORf 14526
#define PKT_HDR_ADJUST0f 14527
#define PKT_HDR_ADJUST1f 14528
#define PKT_HDR_ADJUST10f 14529
#define PKT_HDR_ADJUST11f 14530
#define PKT_HDR_ADJUST12f 14531
#define PKT_HDR_ADJUST13f 14532
#define PKT_HDR_ADJUST14f 14533
#define PKT_HDR_ADJUST15f 14534
#define PKT_HDR_ADJUST2f 14535
#define PKT_HDR_ADJUST3f 14536
#define PKT_HDR_ADJUST4f 14537
#define PKT_HDR_ADJUST5f 14538
#define PKT_HDR_ADJUST6f 14539
#define PKT_HDR_ADJUST7f 14540
#define PKT_HDR_ADJUST8f 14541
#define PKT_HDR_ADJUST9f 14542
#define PKT_HDR_ADJUST_SIGN0f 14543
#define PKT_HDR_ADJUST_SIGN1f 14544
#define PKT_HDR_ADJUST_SIGN10f 14545
#define PKT_HDR_ADJUST_SIGN11f 14546
#define PKT_HDR_ADJUST_SIGN12f 14547
#define PKT_HDR_ADJUST_SIGN13f 14548
#define PKT_HDR_ADJUST_SIGN14f 14549
#define PKT_HDR_ADJUST_SIGN15f 14550
#define PKT_HDR_ADJUST_SIGN2f 14551
#define PKT_HDR_ADJUST_SIGN3f 14552
#define PKT_HDR_ADJUST_SIGN4f 14553
#define PKT_HDR_ADJUST_SIGN5f 14554
#define PKT_HDR_ADJUST_SIGN6f 14555
#define PKT_HDR_ADJUST_SIGN7f 14556
#define PKT_HDR_ADJUST_SIGN8f 14557
#define PKT_HDR_ADJUST_SIGN9f 14558
#define PKT_HG_LOOKUPf 14559
#define PKT_LENGTHf 14560
#define PKT_MAX_BUCKETf 14561
#define PKT_MAX_REFRESHf 14562
#define PKT_MAX_THD_SELf 14563
#define PKT_PMf 14564
#define PKT_PORT_MAX_BUCKETf 14565
#define PKT_PORT_MAX_REFRESHf 14566
#define PKT_PORT_MAX_THD_SELf 14567
#define PKT_PRIf 14568
#define PKT_PRI_FNf 14569
#define PKT_PTRf 14570
#define PKT_PTR_EQ_0f 14571
#define PKT_PTR_EQ_0_MASKf 14572
#define PKT_RD_PTRf 14573
#define PKT_RESET_LIMITf 14574
#define PKT_RES_FNf 14575
#define PKT_SCPf 14576
#define PKT_SENTf 14577
#define PKT_SET_LIMITf 14578
#define PKT_SHAREDf 14579
#define PKT_SIZE_SO_FARf 14580
#define PKT_SOPf 14581
#define PKT_SOP_PTRf 14582
#define PKT_TEST_CNT_Af 14583
#define PKT_TEST_CNT_Bf 14584
#define PKT_TMf 14585
#define PKT_TYPEf 14586
#define PKT_TYPE_MASKf 14587
#define PKT_VIDf 14588
#define PKT_VLAN_TAGf 14589
#define PKT_WR_PTRf 14590
#define PLAf 14591
#define PLANEf 14592
#define PLANE_A_EMPTY_QUEUE_GRANTf 14593
#define PLANE_A_NODETYPE_8B10Bf 14594
#define PLANE_A_NODETYPE_TESTf 14595
#define PLANE_B_EMPTY_QUEUE_GRANTf 14596
#define PLANE_B_NODETYPE_8B10Bf 14597
#define PLANE_B_NODETYPE_TESTf 14598
#define PLANE_CROSSOVER_LINKSf 14599
#define PLANE_CROSSOVER_LINKS_ENABLEf 14600
#define PLANE_MASKf 14601
#define PLANE_VALUEf 14602
#define PLA_8_0_0f 14603
#define PLA_COL3_1f 14604
#define PLEERRf 14605
#define PLERRORPOINTERf 14606
#define PLFS_TMf 14607
#define PLL1_POST_RESETBf 14608
#define PLL1_RESETBf 14609
#define PLL1_STAT_OUTf 14610
#define PLL2_POST_RESETBf 14611
#define PLL2_RESETBf 14612
#define PLL2_STAT_OUTf 14613
#define PLL3_POST_RESETBf 14614
#define PLL3_RESETBf 14615
#define PLL3_STAT_OUTf 14616
#define PLL468_BYPEN1f 14617
#define PLL468_LOCKEDf 14618
#define PLL468_PDNf 14619
#define PLL468_RESETf 14620
#define PLL468_VOLTAGEf 14621
#define PLL600_BYPENf 14622
#define PLL600_PWRDNf 14623
#define PLL600_SLOWCLK_ENf 14624
#define PLLBYPf 14625
#define PLLCTRL127_96f 14626
#define PLLCTRL31_0f 14627
#define PLLCTRL63_32f 14628
#define PLLCTRL95_64f 14629
#define PLLFORCECAPDONEf 14630
#define PLLFORCECAPDONE_ENf 14631
#define PLLFORCECAPPASSf 14632
#define PLLFORCECAPPASS_ENf 14633
#define PLLFORCEDONE_ENf 14634
#define PLLFORCEFDONEf 14635
#define PLLFORCEFPASSf 14636
#define PLL_CONTROL_0f 14637
#define PLL_CONTROL_10f 14638
#define PLL_CONTROL_11f 14639
#define PLL_CONTROL_12f 14640
#define PLL_CONTROL_124_96f 14641
#define PLL_CONTROL_13f 14642
#define PLL_CONTROL_14_5f 14643
#define PLL_CONTROL_20_15f 14644
#define PLL_CONTROL_26_21f 14645
#define PLL_CONTROL_31_14f 14646
#define PLL_CONTROL_31_27f 14647
#define PLL_CONTROL_43_32f 14648
#define PLL_CONTROL_4_1f 14649
#define PLL_CONTROL_63_32f 14650
#define PLL_CONTROL_95_64f 14651
#define PLL_CONTROL_9_0f 14652
#define PLL_CONTROL_9_1f 14653
#define PLL_CTRL_AUXCTRLf 14654
#define PLL_CTRL_DCO_CTRL_BYPASSf 14655
#define PLL_CTRL_DCO_CTRL_BYPASS_ENf 14656
#define PLL_CTRL_FAST_LOCKf 14657
#define PLL_CTRL_NDIV_RELOCKf 14658
#define PLL_CTRL_PWM_RATEf 14659
#define PLL_CTRL_REFCLKOUTf 14660
#define PLL_CTRL_RSVf 14661
#define PLL_CTRL_STAT_MODEf 14662
#define PLL_CTRL_STAT_RESETf 14663
#define PLL_CTRL_STAT_SELECTf 14664
#define PLL_CTRL_STAT_UPDATEf 14665
#define PLL_CTRL_VCO_DIV2f 14666
#define PLL_CTRL_VCO_DIV2_POSTf 14667
#define PLL_CTRL_VCO_DLYf 14668
#define PLL_MODE_DEF_S0f 14669
#define PLL_MODE_DEF_S1f 14670
#define PLL_OBSERVEf 14671
#define PLL_PWRDNf 14672
#define PLL_RESETf 14673
#define PLL_SEQSTARTf 14674
#define PLL_SM_FREQ_PASSf 14675
#define PLL_STATUSf 14676
#define PLL_STATUS_SELf 14677
#define PLL_STAT_OUTf 14678
#define PLL_TEST_ENf 14679
#define PMf 14680
#define PM_0f 14681
#define PM_1f 14682
#define PM_2f 14683
#define PM_3f 14684
#define PM_4f 14685
#define PM_5f 14686
#define PM_6f 14687
#define PM_7f 14688
#define PM_CTRf 14689
#define PM_EXPf 14690
#define PM_MBXf 14691
#define PM_MBYf 14692
#define PM_MEM0f 14693
#define PM_MEM1f 14694
#define PM_MEM2f 14695
#define PM_MEM3f 14696
#define PM_MEM4f 14697
#define PM_UC0f 14698
#define PM_UC1f 14699
#define PM_UCSP0f 14700
#define PM_UCSP1f 14701
#define PN_EXPIRE_THDf 14702
#define POINTERf 14703
#define POINTERBLOCKCRCERRORf 14704
#define POINTERBLOCKCRCERRORSf 14705
#define POLICYTABLE_TM_0f 14706
#define POLICYTABLE_TM_1f 14707
#define POLICYTABLE_TM_2f 14708
#define POLICYTABLE_TM_3f 14709
#define POLICYTABLE_TM_4f 14710
#define POLICYTABLE_TM_5f 14711
#define POLICYTABLE_TM_6f 14712
#define POLICYTABLE_TM_7f 14713
#define POLICY_SLICE_0_CORRECTED_ERRORf 14714
#define POLICY_SLICE_0_CORRECTED_ERROR_DISINTf 14715
#define POLICY_SLICE_0_ENABLE_ECCf 14716
#define POLICY_SLICE_0_ERROR_ADDRf 14717
#define POLICY_SLICE_0_FORCE_UNCORRECTABLE_ERRORf 14718
#define POLICY_SLICE_0_INITf 14719
#define POLICY_SLICE_0_INIT_DONEf 14720
#define POLICY_SLICE_0_INIT_DONE_DISINTf 14721
#define POLICY_SLICE_0_TMf 14722
#define POLICY_SLICE_0_UNCORRECTED_ERRORf 14723
#define POLICY_SLICE_0_UNCORRECTED_ERROR_DISINTf 14724
#define POLICY_SLICE_1_CORRECTED_ERRORf 14725
#define POLICY_SLICE_1_CORRECTED_ERROR_DISINTf 14726
#define POLICY_SLICE_1_ENABLE_ECCf 14727
#define POLICY_SLICE_1_ERROR_ADDRf 14728
#define POLICY_SLICE_1_FORCE_UNCORRECTABLE_ERRORf 14729
#define POLICY_SLICE_1_INITf 14730
#define POLICY_SLICE_1_INIT_DONEf 14731
#define POLICY_SLICE_1_INIT_DONE_DISINTf 14732
#define POLICY_SLICE_1_TMf 14733
#define POLICY_SLICE_1_UNCORRECTED_ERRORf 14734
#define POLICY_SLICE_1_UNCORRECTED_ERROR_DISINTf 14735
#define POLICY_SLICE_2_CORRECTED_ERRORf 14736
#define POLICY_SLICE_2_CORRECTED_ERROR_DISINTf 14737
#define POLICY_SLICE_2_ENABLE_ECCf 14738
#define POLICY_SLICE_2_ERROR_ADDRf 14739
#define POLICY_SLICE_2_FORCE_UNCORRECTABLE_ERRORf 14740
#define POLICY_SLICE_2_INITf 14741
#define POLICY_SLICE_2_INIT_DONEf 14742
#define POLICY_SLICE_2_INIT_DONE_DISINTf 14743
#define POLICY_SLICE_2_TMf 14744
#define POLICY_SLICE_2_UNCORRECTED_ERRORf 14745
#define POLICY_SLICE_2_UNCORRECTED_ERROR_DISINTf 14746
#define POLICY_SLICE_3_CORRECTED_ERRORf 14747
#define POLICY_SLICE_3_CORRECTED_ERROR_DISINTf 14748
#define POLICY_SLICE_3_ENABLE_ECCf 14749
#define POLICY_SLICE_3_ERROR_ADDRf 14750
#define POLICY_SLICE_3_FORCE_UNCORRECTABLE_ERRORf 14751
#define POLICY_SLICE_3_INITf 14752
#define POLICY_SLICE_3_INIT_DONEf 14753
#define POLICY_SLICE_3_INIT_DONE_DISINTf 14754
#define POLICY_SLICE_3_TMf 14755
#define POLICY_SLICE_3_UNCORRECTED_ERRORf 14756
#define POLICY_SLICE_3_UNCORRECTED_ERROR_DISINTf 14757
#define POLICY_TABLE_INDEXf 14758
#define POLLING_SWITCH_ENABLEf 14759
#define POLLING_SWITCH_QUEUEf 14760
#define POLLING_SWITCH_SELECTf 14761
#define POLY_SELECTf 14762
#define POL_START_ADDRf 14763
#define POOL_0f 14764
#define POOL_1f 14765
#define POOL_2f 14766
#define POOL_3f 14767
#define POOL_CH_BASEf 14768
#define POOL_ENAf 14769
#define POOL_MODEf 14770
#define POOL_OFFSETf 14771
#define POPERRf 14772
#define PORTf 14773
#define PORT0f 14774
#define PORT0_1STPTRf 14775
#define PORT0_COSARBf 14776
#define PORT0_FC_INDEXf 14777
#define PORT0_LASTf 14778
#define PORT0_LINKDOWN_CLEARf 14779
#define PORT0_LINKSTATUSf 14780
#define PORT0_MAC_MODEf 14781
#define PORT0_RESETLIMITf 14782
#define PORT1f 14783
#define PORT10f 14784
#define PORT10_1STPTRf 14785
#define PORT10_COSARBf 14786
#define PORT10_LASTf 14787
#define PORT10_MAPPINGf 14788
#define PORT10_PTR_TYPEf 14789
#define PORT10_RESETLIMITf 14790
#define PORT11f 14791
#define PORT11_1STPTRf 14792
#define PORT11_COSARBf 14793
#define PORT11_LASTf 14794
#define PORT11_MAPPINGf 14795
#define PORT11_PTR_TYPEf 14796
#define PORT11_RESETLIMITf 14797
#define PORT12f 14798
#define PORT12_1STPTRf 14799
#define PORT12_LASTf 14800
#define PORT12_MAPPINGf 14801
#define PORT12_PTR_TYPEf 14802
#define PORT13f 14803
#define PORT13_1STPTRf 14804
#define PORT13_BUSY_BIT_OFFSETf 14805
#define PORT13_LASTf 14806
#define PORT13_MAPPINGf 14807
#define PORT13_PTR_TYPEf 14808
#define PORT14f 14809
#define PORT14_1STPTRf 14810
#define PORT14_BUSY_BIT_OFFSETf 14811
#define PORT14_LASTf 14812
#define PORT14_MAPPINGf 14813
#define PORT14_PTR_TYPEf 14814
#define PORT15f 14815
#define PORT15_1STPTRf 14816
#define PORT15_BUSY_BIT_OFFSETf 14817
#define PORT15_LASTf 14818
#define PORT15_MAPPINGf 14819
#define PORT15_PTR_TYPEf 14820
#define PORT16_1STPTRf 14821
#define PORT16_BUSY_BIT_OFFSETf 14822
#define PORT16_LASTf 14823
#define PORT16_MAPPINGf 14824
#define PORT16_PTR_TYPEf 14825
#define PORT17_1STPTRf 14826
#define PORT17_LASTf 14827
#define PORT17_PTR_TYPEf 14828
#define PORT18_1STPTRf 14829
#define PORT18_LASTf 14830
#define PORT18_PTR_TYPEf 14831
#define PORT19_1STPTRf 14832
#define PORT19_LASTf 14833
#define PORT19_PTR_TYPEf 14834
#define PORT1_1STPTRf 14835
#define PORT1_COSARBf 14836
#define PORT1_FC_INDEXf 14837
#define PORT1_LASTf 14838
#define PORT1_LINKDOWN_CLEARf 14839
#define PORT1_LINKSTATUSf 14840
#define PORT1_MAC_MODEf 14841
#define PORT1_MAPPINGf 14842
#define PORT1_PTR_TYPEf 14843
#define PORT1_RESETLIMITf 14844
#define PORT2f 14845
#define PORT20_1STPTRf 14846
#define PORT20_LASTf 14847
#define PORT20_PTR_TYPEf 14848
#define PORT21_1STPTRf 14849
#define PORT21_LASTf 14850
#define PORT21_PTR_TYPEf 14851
#define PORT22_1STPTRf 14852
#define PORT22_LASTf 14853
#define PORT22_PTR_TYPEf 14854
#define PORT23_1STPTRf 14855
#define PORT23_LASTf 14856
#define PORT23_PTR_TYPEf 14857
#define PORT24_1STPTRf 14858
#define PORT24_LASTf 14859
#define PORT24_LMD_ENABLEf 14860
#define PORT24_PTR_TYPEf 14861
#define PORT25_1STPTRf 14862
#define PORT25_LASTf 14863
#define PORT25_LMD_ENABLEf 14864
#define PORT25_PTR_TYPEf 14865
#define PORT26_1STPTRf 14866
#define PORT26_LASTf 14867
#define PORT26_LMD_ENABLEf 14868
#define PORT26_PTR_TYPEf 14869
#define PORT27_1STPTRf 14870
#define PORT27_LASTf 14871
#define PORT27_LMD_ENABLEf 14872
#define PORT27_PTR_TYPEf 14873
#define PORT28_1STPTRf 14874
#define PORT28_LASTf 14875
#define PORT28_PTR_TYPEf 14876
#define PORT29_1STPTRf 14877
#define PORT29_LASTf 14878
#define PORT29_PTR_TYPEf 14879
#define PORT2_1STPTRf 14880
#define PORT2_COSARBf 14881
#define PORT2_LASTf 14882
#define PORT2_LINKDOWN_CLEARf 14883
#define PORT2_LINKSTATUSf 14884
#define PORT2_MAC_MODEf 14885
#define PORT2_MAPPINGf 14886
#define PORT2_PTR_TYPEf 14887
#define PORT2_RESETLIMITf 14888
#define PORT3f 14889
#define PORT30_1STPTRf 14890
#define PORT30_LASTf 14891
#define PORT30_PTR_TYPEf 14892
#define PORT31_1STPTRf 14893
#define PORT31_LASTf 14894
#define PORT31_PTR_TYPEf 14895
#define PORT32_1STPTRf 14896
#define PORT32_LASTf 14897
#define PORT32_PTR_TYPEf 14898
#define PORT33_1STPTRf 14899
#define PORT33_LASTf 14900
#define PORT33_PTR_TYPEf 14901
#define PORT34_1STPTRf 14902
#define PORT34_LASTf 14903
#define PORT34_PTR_TYPEf 14904
#define PORT35_1STPTRf 14905
#define PORT35_LASTf 14906
#define PORT35_PTR_TYPEf 14907
#define PORT36_1STPTRf 14908
#define PORT36_LASTf 14909
#define PORT37_1STPTRf 14910
#define PORT37_LASTf 14911
#define PORT38_1STPTRf 14912
#define PORT38_LASTf 14913
#define PORT39_1STPTRf 14914
#define PORT39_LASTf 14915
#define PORT3_1STPTRf 14916
#define PORT3_COSARBf 14917
#define PORT3_LASTf 14918
#define PORT3_LINKDOWN_CLEARf 14919
#define PORT3_LINKSTATUSf 14920
#define PORT3_MAC_MODEf 14921
#define PORT3_MAPPINGf 14922
#define PORT3_PTR_TYPEf 14923
#define PORT3_RESETLIMITf 14924
#define PORT4f 14925
#define PORT40_1STPTRf 14926
#define PORT40_LASTf 14927
#define PORT41_1STPTRf 14928
#define PORT41_LASTf 14929
#define PORT42_1STPTRf 14930
#define PORT42_LASTf 14931
#define PORT43_1STPTRf 14932
#define PORT43_LASTf 14933
#define PORT44_1STPTRf 14934
#define PORT44_LASTf 14935
#define PORT45_1STPTRf 14936
#define PORT45_LASTf 14937
#define PORT46_1STPTRf 14938
#define PORT46_LASTf 14939
#define PORT47_1STPTRf 14940
#define PORT47_LASTf 14941
#define PORT48_1STPTRf 14942
#define PORT48_LASTf 14943
#define PORT49_1STPTRf 14944
#define PORT49_LASTf 14945
#define PORT4_1STPTRf 14946
#define PORT4_COSARBf 14947
#define PORT4_LASTf 14948
#define PORT4_MAPPINGf 14949
#define PORT4_PTR_TYPEf 14950
#define PORT4_RESETLIMITf 14951
#define PORT5f 14952
#define PORT50_1STPTRf 14953
#define PORT50_LASTf 14954
#define PORT51_1STPTRf 14955
#define PORT51_LASTf 14956
#define PORT52_1STPTRf 14957
#define PORT52_LASTf 14958
#define PORT53_1STPTRf 14959
#define PORT53_LASTf 14960
#define PORT5_1STPTRf 14961
#define PORT5_COSARBf 14962
#define PORT5_LASTf 14963
#define PORT5_MAPPINGf 14964
#define PORT5_PTR_TYPEf 14965
#define PORT5_RESETLIMITf 14966
#define PORT6f 14967
#define PORT6_1STPTRf 14968
#define PORT6_COSARBf 14969
#define PORT6_LASTf 14970
#define PORT6_MAPPINGf 14971
#define PORT6_PTR_TYPEf 14972
#define PORT6_RESETLIMITf 14973
#define PORT7f 14974
#define PORT7_1STPTRf 14975
#define PORT7_COSARBf 14976
#define PORT7_LASTf 14977
#define PORT7_MAPPINGf 14978
#define PORT7_PTR_TYPEf 14979
#define PORT7_RESETLIMITf 14980
#define PORT8f 14981
#define PORT8_1STPTRf 14982
#define PORT8_COSARBf 14983
#define PORT8_LASTf 14984
#define PORT8_MAPPINGf 14985
#define PORT8_PTR_TYPEf 14986
#define PORT8_RESETLIMITf 14987
#define PORT9f 14988
#define PORT9_1STPTRf 14989
#define PORT9_COSARBf 14990
#define PORT9_LASTf 14991
#define PORT9_MAPPINGf 14992
#define PORT9_PTR_TYPEf 14993
#define PORT9_RESETLIMITf 14994
#define PORTCPU_COSARBf 14995
#define PORTCPU_RESETLIMITf 14996
#define PORTGROUP_BUCKET_OVERFLOWf 14997
#define PORTGROUP_BUCKET_OVERFLOW_MASKf 14998
#define PORTIDf 14999
#define PORTIPIC_COSARBf 15000
#define PORTIPIC_RESETLIMITf 15001
#define PORTLINK_E2ECC_CONTOLf 15002
#define PORTNUMf 15003
#define PORTOFF_Af 15004
#define PORTOFF_Bf 15005
#define PORTOFF_Cf 15006
#define PORTOFF_Df 15007
#define PORTSf 15008
#define PORTSPEEDf 15009
#define PORTSPEED24f 15010
#define PORTSPEED25f 15011
#define PORTSPEED26f 15012
#define PORTSPEED27f 15013
#define PORTSPEED28f 15014
#define PORTS_DEBUG_PAUSE_BKPf 15015
#define PORTS_DEBUG_PAUSE_ENf 15016
#define PORTS_HIf 15017
#define PORTWEIGHTSf 15018
#define PORT_00_EFIFO_UNDERRUN_ERRORf 15019
#define PORT_00_EFIFO_UNDERRUN_ERROR_DISINTf 15020
#define PORT_01_EFIFO_UNDERRUN_ERRORf 15021
#define PORT_01_EFIFO_UNDERRUN_ERROR_DISINTf 15022
#define PORT_02_EFIFO_UNDERRUN_ERRORf 15023
#define PORT_02_EFIFO_UNDERRUN_ERROR_DISINTf 15024
#define PORT_03_EFIFO_UNDERRUN_ERRORf 15025
#define PORT_03_EFIFO_UNDERRUN_ERROR_DISINTf 15026
#define PORT_04_EFIFO_UNDERRUN_ERRORf 15027
#define PORT_04_EFIFO_UNDERRUN_ERROR_DISINTf 15028
#define PORT_05_EFIFO_UNDERRUN_ERRORf 15029
#define PORT_05_EFIFO_UNDERRUN_ERROR_DISINTf 15030
#define PORT_06_EFIFO_UNDERRUN_ERRORf 15031
#define PORT_06_EFIFO_UNDERRUN_ERROR_DISINTf 15032
#define PORT_07_EFIFO_UNDERRUN_ERRORf 15033
#define PORT_07_EFIFO_UNDERRUN_ERROR_DISINTf 15034
#define PORT_08_EFIFO_UNDERRUN_ERRORf 15035
#define PORT_08_EFIFO_UNDERRUN_ERROR_DISINTf 15036
#define PORT_09_EFIFO_UNDERRUN_ERRORf 15037
#define PORT_09_EFIFO_UNDERRUN_ERROR_DISINTf 15038
#define PORT_0_5_BLOCK_MASKf 15039
#define PORT_0_BUS_NUMf 15040
#define PORT_0_CAPT_DONEf 15041
#define PORT_10_BUS_NUMf 15042
#define PORT_10_EFIFO_UNDERRUN_ERRORf 15043
#define PORT_10_EFIFO_UNDERRUN_ERROR_DISINTf 15044
#define PORT_11_BUS_NUMf 15045
#define PORT_11_EFIFO_UNDERRUN_ERRORf 15046
#define PORT_11_EFIFO_UNDERRUN_ERROR_DISINTf 15047
#define PORT_12_BUS_NUMf 15048
#define PORT_12_EFIFO_UNDERRUN_ERRORf 15049
#define PORT_12_EFIFO_UNDERRUN_ERROR_DISINTf 15050
#define PORT_13_BUS_NUMf 15051
#define PORT_13_EFIFO_UNDERRUN_ERRORf 15052
#define PORT_13_EFIFO_UNDERRUN_ERROR_DISINTf 15053
#define PORT_14_BUS_NUMf 15054
#define PORT_14_EFIFO_UNDERRUN_ERRORf 15055
#define PORT_14_EFIFO_UNDERRUN_ERROR_DISINTf 15056
#define PORT_15_BUS_NUMf 15057
#define PORT_15_EFIFO_UNDERRUN_ERRORf 15058
#define PORT_15_EFIFO_UNDERRUN_ERROR_DISINTf 15059
#define PORT_16_BUS_NUMf 15060
#define PORT_16_EFIFO_UNDERRUN_ERRORf 15061
#define PORT_16_EFIFO_UNDERRUN_ERROR_DISINTf 15062
#define PORT_17_1_IN_3_VIOLf 15063
#define PORT_17_1_IN_3_VIOL_DISINTf 15064
#define PORT_17_BUS_NUMf 15065
#define PORT_17_EFIFO_UNDERRUN_ERRORf 15066
#define PORT_17_EFIFO_UNDERRUN_ERROR_DISINTf 15067
#define PORT_17_UNDERRUN_OVERFLOWf 15068
#define PORT_17_UNDERRUN_OVERFLOW_DISINTf 15069
#define PORT_18_1_IN_3_VIOLf 15070
#define PORT_18_1_IN_3_VIOL_DISINTf 15071
#define PORT_18_BUS_NUMf 15072
#define PORT_18_EFIFO_UNDERRUN_ERRORf 15073
#define PORT_18_EFIFO_UNDERRUN_ERROR_DISINTf 15074
#define PORT_18_UNDERRUN_OVERFLOWf 15075
#define PORT_18_UNDERRUN_OVERFLOW_DISINTf 15076
#define PORT_19_BUS_NUMf 15077
#define PORT_19_EFIFO_UNDERRUN_ERRORf 15078
#define PORT_19_EFIFO_UNDERRUN_ERROR_DISINTf 15079
#define PORT_1STPTRf 15080
#define PORT_1_BUS_NUMf 15081
#define PORT_1_CAPT_DONEf 15082
#define PORT_1_IN_4_DEQ_VIOL_INTERRUPTf 15083
#define PORT_1_IN_4_DEQ_VIOL_INTERRUPT_DISINTf 15084
#define PORT_20_BUS_NUMf 15085
#define PORT_20_EFIFO_UNDERRUN_ERRORf 15086
#define PORT_20_EFIFO_UNDERRUN_ERROR_DISINTf 15087
#define PORT_21_BUS_NUMf 15088
#define PORT_21_EFIFO_UNDERRUN_ERRORf 15089
#define PORT_21_EFIFO_UNDERRUN_ERROR_DISINTf 15090
#define PORT_22_BUS_NUMf 15091
#define PORT_22_EFIFO_UNDERRUN_ERRORf 15092
#define PORT_22_EFIFO_UNDERRUN_ERROR_DISINTf 15093
#define PORT_23_BUS_NUMf 15094
#define PORT_23_EFIFO_UNDERRUN_ERRORf 15095
#define PORT_23_EFIFO_UNDERRUN_ERROR_DISINTf 15096
#define PORT_24_BUS_NUMf 15097
#define PORT_24_EFIFO_UNDERRUN_ERRORf 15098
#define PORT_24_EFIFO_UNDERRUN_ERROR_DISINTf 15099
#define PORT_25_BUS_NUMf 15100
#define PORT_25_EFIFO_UNDERRUN_ERRORf 15101
#define PORT_25_EFIFO_UNDERRUN_ERROR_DISINTf 15102
#define PORT_26_BUS_NUMf 15103
#define PORT_26_EFIFO_UNDERRUN_ERRORf 15104
#define PORT_26_EFIFO_UNDERRUN_ERROR_DISINTf 15105
#define PORT_27_BUS_NUMf 15106
#define PORT_27_EFIFO_UNDERRUN_ERRORf 15107
#define PORT_27_EFIFO_UNDERRUN_ERROR_DISINTf 15108
#define PORT_28_BUS_NUMf 15109
#define PORT_28_EFIFO_UNDERRUN_ERRORf 15110
#define PORT_28_EFIFO_UNDERRUN_ERROR_DISINTf 15111
#define PORT_29_BUS_NUMf 15112
#define PORT_29_EFIFO_UNDERRUN_ERRORf 15113
#define PORT_29_EFIFO_UNDERRUN_ERROR_DISINTf 15114
#define PORT_2_BUS_NUMf 15115
#define PORT_2_CAPT_DONEf 15116
#define PORT_30_BUS_NUMf 15117
#define PORT_30_EFIFO_UNDERRUN_ERRORf 15118
#define PORT_30_EFIFO_UNDERRUN_ERROR_DISINTf 15119
#define PORT_31_BUS_NUMf 15120
#define PORT_31_EFIFO_UNDERRUN_ERRORf 15121
#define PORT_31_EFIFO_UNDERRUN_ERROR_DISINTf 15122
#define PORT_32_BUS_NUMf 15123
#define PORT_32_EFIFO_UNDERRUN_ERRORf 15124
#define PORT_32_EFIFO_UNDERRUN_ERROR_DISINTf 15125
#define PORT_33_BUS_NUMf 15126
#define PORT_33_EFIFO_UNDERRUN_ERRORf 15127
#define PORT_33_EFIFO_UNDERRUN_ERROR_DISINTf 15128
#define PORT_34_BUS_NUMf 15129
#define PORT_34_EFIFO_UNDERRUN_ERRORf 15130
#define PORT_34_EFIFO_UNDERRUN_ERROR_DISINTf 15131
#define PORT_35_BUS_NUMf 15132
#define PORT_35_EFIFO_UNDERRUN_ERRORf 15133
#define PORT_35_EFIFO_UNDERRUN_ERROR_DISINTf 15134
#define PORT_36_BUS_NUMf 15135
#define PORT_37_BUS_NUMf 15136
#define PORT_38_BUS_NUMf 15137
#define PORT_39_BUS_NUMf 15138
#define PORT_3_BUS_NUMf 15139
#define PORT_3_CAPT_DONEf 15140
#define PORT_40_BUS_NUMf 15141
#define PORT_41_BUS_NUMf 15142
#define PORT_42_BUS_NUMf 15143
#define PORT_43_BUS_NUMf 15144
#define PORT_44_BUS_NUMf 15145
#define PORT_45_BUS_NUMf 15146
#define PORT_46_BUS_NUMf 15147
#define PORT_47_BUS_NUMf 15148
#define PORT_48_BUS_NUMf 15149
#define PORT_49_BUS_NUMf 15150
#define PORT_4_BUS_NUMf 15151
#define PORT_50_BUS_NUMf 15152
#define PORT_51_BUS_NUMf 15153
#define PORT_52_BUS_NUMf 15154
#define PORT_53_BUS_NUMf 15155
#define PORT_54_BUS_NUMf 15156
#define PORT_55_BUS_NUMf 15157
#define PORT_56_BUS_NUMf 15158
#define PORT_57_BUS_NUMf 15159
#define PORT_58_BUS_NUMf 15160
#define PORT_59_BUS_NUMf 15161
#define PORT_5_BUS_NUMf 15162
#define PORT_60_BUS_NUMf 15163
#define PORT_61_BUS_NUMf 15164
#define PORT_62_BUS_NUMf 15165
#define PORT_63_BUS_NUMf 15166
#define PORT_64_BUS_NUMf 15167
#define PORT_65_BUS_NUMf 15168
#define PORT_66_BUS_NUMf 15169
#define PORT_67_BUS_NUMf 15170
#define PORT_68_BUS_NUMf 15171
#define PORT_69_BUS_NUMf 15172
#define PORT_6_BUS_NUMf 15173
#define PORT_70_BUS_NUMf 15174
#define PORT_71_BUS_NUMf 15175
#define PORT_72_BUS_NUMf 15176
#define PORT_73_BUS_NUMf 15177
#define PORT_74_BUS_NUMf 15178
#define PORT_75_BUS_NUMf 15179
#define PORT_76_BUS_NUMf 15180
#define PORT_77_BUS_NUMf 15181
#define PORT_78_BUS_NUMf 15182
#define PORT_79_BUS_NUMf 15183
#define PORT_7_BUS_NUMf 15184
#define PORT_80_BUS_NUMf 15185
#define PORT_81_BUS_NUMf 15186
#define PORT_82_BUS_NUMf 15187
#define PORT_83_BUS_NUMf 15188
#define PORT_84_BUS_NUMf 15189
#define PORT_85_BUS_NUMf 15190
#define PORT_86_BUS_NUMf 15191
#define PORT_87_BUS_NUMf 15192
#define PORT_88_BUS_NUMf 15193
#define PORT_89_BUS_NUMf 15194
#define PORT_8_BUS_NUMf 15195
#define PORT_90_BUS_NUMf 15196
#define PORT_91_BUS_NUMf 15197
#define PORT_92_BUS_NUMf 15198
#define PORT_93_BUS_NUMf 15199
#define PORT_94_BUS_NUMf 15200
#define PORT_95_BUS_NUMf 15201
#define PORT_9_BUS_NUMf 15202
#define PORT_ACTIVATE_PIPE0f 15203
#define PORT_ACTIVATE_PIPE1f 15204
#define PORT_ALLOW_MASKf 15205
#define PORT_ASSIGNMENT_MODEf 15206
#define PORT_BITMAPf 15207
#define PORT_BITMAP_0f 15208
#define PORT_BITMAP_1f 15209
#define PORT_BITMAP_HIf 15210
#define PORT_BITMAP_LOf 15211
#define PORT_BITMAP_M0f 15212
#define PORT_BITMAP_M1f 15213
#define PORT_BITMAP_W0f 15214
#define PORT_BITMAP_W1f 15215
#define PORT_BITMAP_W2f 15216
#define PORT_BLOCK_ENf 15217
#define PORT_BLOCK_MASK_BITMAPf 15218
#define PORT_BLOCK_MASK_BITMAP_HIf 15219
#define PORT_BLOCK_MASK_BITMAP_LOf 15220
#define PORT_BLOCK_MASK_BITMAP_W0f 15221
#define PORT_BLOCK_MASK_BITMAP_W1f 15222
#define PORT_BLOCK_MASK_BITMAP_W2f 15223
#define PORT_BRIDGEf 15224
#define PORT_BUCKET_OVERFLOWf 15225
#define PORT_BUCKET_OVERFLOW_MASKf 15226
#define PORT_BWf 15227
#define PORT_CBL_MODBASE_PAR_ERRf 15228
#define PORT_CBL_PAR_ERRf 15229
#define PORT_CBL_TABLE_PAR_ERRf 15230
#define PORT_CBL_TABLE_TMf 15231
#define PORT_CBL_TABLE_WWf 15232
#define PORT_CNGf 15233
#define PORT_CNTf 15234
#define PORT_COLOR_RESUME_INDEXf 15235
#define PORT_COUNTf 15236
#define PORT_COUNT_ERR_PORTf 15237
#define PORT_COUNT_OVERFLOWf 15238
#define PORT_COUNT_OVERFLOW_DISINTf 15239
#define PORT_COUNT_UNDERRUNf 15240
#define PORT_COUNT_UNDERRUN_DISINTf 15241
#define PORT_DEQUEUE_PKT_SIZEf 15242
#define PORT_DEQ_EMPTY_SEENf 15243
#define PORT_DIS_ALLf 15244
#define PORT_DIS_TAGf 15245
#define PORT_DIS_UNTAGf 15246
#define PORT_DROP_STATEf 15247
#define PORT_ENABLEf 15248
#define PORT_ENABLE_0f 15249
#define PORT_ENABLE_1f 15250
#define PORT_ENABLE_2f 15251
#define PORT_ENABLE_3f 15252
#define PORT_ENABLE_4f 15253
#define PORT_ENQ_ACT_SEENf 15254
#define PORT_ERRORf 15255
#define PORT_FIELD_SEL_INDEXf 15256
#define PORT_FIELD_SEL_INDEX0f 15257
#define PORT_FIELD_SEL_INDEX1f 15258
#define PORT_FIELD_SEL_INDEX_MASKf 15259
#define PORT_FNf 15260
#define PORT_FOR_MOD0f 15261
#define PORT_FOR_MOD1f 15262
#define PORT_FOR_MOD10f 15263
#define PORT_FOR_MOD11f 15264
#define PORT_FOR_MOD12f 15265
#define PORT_FOR_MOD13f 15266
#define PORT_FOR_MOD14f 15267
#define PORT_FOR_MOD15f 15268
#define PORT_FOR_MOD16f 15269
#define PORT_FOR_MOD17f 15270
#define PORT_FOR_MOD18f 15271
#define PORT_FOR_MOD19f 15272
#define PORT_FOR_MOD2f 15273
#define PORT_FOR_MOD20f 15274
#define PORT_FOR_MOD21f 15275
#define PORT_FOR_MOD22f 15276
#define PORT_FOR_MOD23f 15277
#define PORT_FOR_MOD24f 15278
#define PORT_FOR_MOD25f 15279
#define PORT_FOR_MOD26f 15280
#define PORT_FOR_MOD27f 15281
#define PORT_FOR_MOD28f 15282
#define PORT_FOR_MOD29f 15283
#define PORT_FOR_MOD3f 15284
#define PORT_FOR_MOD30f 15285
#define PORT_FOR_MOD31f 15286
#define PORT_FOR_MOD32f 15287
#define PORT_FOR_MOD33f 15288
#define PORT_FOR_MOD34f 15289
#define PORT_FOR_MOD35f 15290
#define PORT_FOR_MOD36f 15291
#define PORT_FOR_MOD37f 15292
#define PORT_FOR_MOD38f 15293
#define PORT_FOR_MOD39f 15294
#define PORT_FOR_MOD4f 15295
#define PORT_FOR_MOD40f 15296
#define PORT_FOR_MOD41f 15297
#define PORT_FOR_MOD42f 15298
#define PORT_FOR_MOD43f 15299
#define PORT_FOR_MOD44f 15300
#define PORT_FOR_MOD45f 15301
#define PORT_FOR_MOD46f 15302
#define PORT_FOR_MOD47f 15303
#define PORT_FOR_MOD48f 15304
#define PORT_FOR_MOD49f 15305
#define PORT_FOR_MOD5f 15306
#define PORT_FOR_MOD50f 15307
#define PORT_FOR_MOD51f 15308
#define PORT_FOR_MOD52f 15309
#define PORT_FOR_MOD53f 15310
#define PORT_FOR_MOD54f 15311
#define PORT_FOR_MOD55f 15312
#define PORT_FOR_MOD56f 15313
#define PORT_FOR_MOD57f 15314
#define PORT_FOR_MOD58f 15315
#define PORT_FOR_MOD59f 15316
#define PORT_FOR_MOD6f 15317
#define PORT_FOR_MOD60f 15318
#define PORT_FOR_MOD61f 15319
#define PORT_FOR_MOD62f 15320
#define PORT_FOR_MOD63f 15321
#define PORT_FOR_MOD7f 15322
#define PORT_FOR_MOD8f 15323
#define PORT_FOR_MOD9f 15324
#define PORT_GBL_CELLS_NEEDEDf 15325
#define PORT_GMII_MII_ENABLEf 15326
#define PORT_GROUPf 15327
#define PORT_GROUP4_XLPORT0_BOD_FIFO_FULL_ERR_STATUSf 15328
#define PORT_GROUP4_XLPORT0_CTRL_FIFO_FULL_ERR_STATUSf 15329
#define PORT_GROUP4_XLPORT0_POWER_DOWN_ENABLEf 15330
#define PORT_GROUP4_XLPORT1_BOD_FIFO_FULL_ERR_STATUSf 15331
#define PORT_GROUP4_XLPORT1_CTRL_FIFO_FULL_ERR_STATUSf 15332
#define PORT_GROUP4_XLPORT1_POWER_DOWN_ENABLEf 15333
#define PORT_GROUP4_XLPORT2_BOD_FIFO_FULL_ERR_STATUSf 15334
#define PORT_GROUP4_XLPORT2_CTRL_FIFO_FULL_ERR_STATUSf 15335
#define PORT_GROUP4_XLPORT2_POWER_DOWN_ENABLEf 15336
#define PORT_GROUP4_XLPORT3_BOD_FIFO_FULL_ERR_STATUSf 15337
#define PORT_GROUP4_XLPORT3_CTRL_FIFO_FULL_ERR_STATUSf 15338
#define PORT_GROUP4_XLPORT3_POWER_DOWN_ENABLEf 15339
#define PORT_GROUP5_XLPORT0_BOD_FIFO_FULL_ERR_STATUSf 15340
#define PORT_GROUP5_XLPORT0_CTRL_FIFO_FULL_ERR_STATUSf 15341
#define PORT_GROUP5_XLPORT0_POWER_DOWN_ENABLEf 15342
#define PORT_GROUP5_XLPORT1_BOD_FIFO_FULL_ERR_STATUSf 15343
#define PORT_GROUP5_XLPORT1_CTRL_FIFO_FULL_ERR_STATUSf 15344
#define PORT_GROUP5_XLPORT1_POWER_DOWN_ENABLEf 15345
#define PORT_GROUP5_XLPORT2_BOD_FIFO_FULL_ERR_STATUSf 15346
#define PORT_GROUP5_XLPORT2_CTRL_FIFO_FULL_ERR_STATUSf 15347
#define PORT_GROUP5_XLPORT2_POWER_DOWN_ENABLEf 15348
#define PORT_GROUP5_XLPORT3_BOD_FIFO_FULL_ERR_STATUSf 15349
#define PORT_GROUP5_XLPORT3_CTRL_FIFO_FULL_ERR_STATUSf 15350
#define PORT_GROUP5_XLPORT3_POWER_DOWN_ENABLEf 15351
#define PORT_GROUP5_XLPORT4_BOD_FIFO_FULL_ERR_STATUSf 15352
#define PORT_GROUP5_XLPORT4_CTRL_FIFO_FULL_ERR_STATUSf 15353
#define PORT_GROUP5_XLPORT4_POWER_DOWN_ENABLEf 15354
#define PORT_GROUP_IDf 15355
#define PORT_HDRM_COUNTf 15356
#define PORT_HDRM_COUNT_ERR_PORTf 15357
#define PORT_HDRM_COUNT_OVERFLOWf 15358
#define PORT_HDRM_COUNT_OVERFLOW_DISINTf 15359
#define PORT_HDRM_COUNT_UNDERRUNf 15360
#define PORT_HDRM_COUNT_UNDERRUN_DISINTf 15361
#define PORT_HDRM_ENABLE_0f 15362
#define PORT_HDRM_ENABLE_1f 15363
#define PORT_HDRM_ENABLE_10f 15364
#define PORT_HDRM_ENABLE_11f 15365
#define PORT_HDRM_ENABLE_12f 15366
#define PORT_HDRM_ENABLE_13f 15367
#define PORT_HDRM_ENABLE_14f 15368
#define PORT_HDRM_ENABLE_15f 15369
#define PORT_HDRM_ENABLE_16f 15370
#define PORT_HDRM_ENABLE_2f 15371
#define PORT_HDRM_ENABLE_3f 15372
#define PORT_HDRM_ENABLE_4f 15373
#define PORT_HDRM_ENABLE_5f 15374
#define PORT_HDRM_ENABLE_6f 15375
#define PORT_HDRM_ENABLE_7f 15376
#define PORT_HDRM_ENABLE_8f 15377
#define PORT_HDRM_ENABLE_9f 15378
#define PORT_IDXf 15379
#define PORT_ID_0f 15380
#define PORT_ID_0_ENABLEf 15381
#define PORT_ID_1f 15382
#define PORT_ID_1_ENABLEf 15383
#define PORT_INACT_STATUS_PIPE0f 15384
#define PORT_INACT_STATUS_PIPE1f 15385
#define PORT_INT_PRIf 15386
#define PORT_L3_INTFf 15387
#define PORT_LAG_FAILOVER_SET_PAR_ERRf 15388
#define PORT_LASTf 15389
#define PORT_LB_WREDAVGQSIZE_CELL_REGf 15390
#define PORT_LEARNING_CLASSf 15391
#define PORT_LEARNING_PRIORITYf 15392
#define PORT_LIMIT_ENABLEf 15393
#define PORT_LIMIT_ENABLE_CELLf 15394
#define PORT_LIMIT_ENABLE_PACKETf 15395
#define PORT_LIMIT_ENABLE_QENTRYf 15396
#define PORT_LIMIT_PROFILEf 15397
#define PORT_LIMIT_STATEf 15398
#define PORT_LMSTATf 15399
#define PORT_LOADING_THRESHOLD_1f 15400
#define PORT_LOADING_THRESHOLD_2f 15401
#define PORT_LOADING_THRESHOLD_3f 15402
#define PORT_LOADING_THRESHOLD_4f 15403
#define PORT_LOADING_THRESHOLD_5f 15404
#define PORT_LOADING_THRESHOLD_6f 15405
#define PORT_LOADING_THRESHOLD_7f 15406
#define PORT_LOADING_THRESHOLD_SCALING_FACTORf 15407
#define PORT_LOADING_WEIGHTf 15408
#define PORT_MAPf 15409
#define PORT_MAPPING_ENf 15410
#define PORT_MAP_W0f 15411
#define PORT_MAP_W1f 15412
#define PORT_MAP_W2f 15413
#define PORT_MASKf 15414
#define PORT_MAXf 15415
#define PORT_MAX_LAST_REFRESH_ADDRf 15416
#define PORT_MAX_PKT_SIZEf 15417
#define PORT_MAX_REFRESH_ENABLEf 15418
#define PORT_MAX_REFRESH_INTERVALf 15419
#define PORT_MAX_SHAPER_REFRESH_CYCLE_INTERRUPTf 15420
#define PORT_MAX_SHAPER_REFRESH_CYCLE_INTERRUPT_DISINTf 15421
#define PORT_MINf 15422
#define PORT_MIN_ALLf 15423
#define PORT_MIN_COUNTf 15424
#define PORT_MIN_COUNT_ALLf 15425
#define PORT_MIN_COUNT_ERR_PORTf 15426
#define PORT_MIN_COUNT_MSBf 15427
#define PORT_MIN_COUNT_OVERFLOWf 15428
#define PORT_MIN_COUNT_OVERFLOW_DISINTf 15429
#define PORT_MIN_COUNT_UNDERRUNf 15430
#define PORT_MIN_COUNT_UNDERRUN_DISINTf 15431
#define PORT_MIN_MSBf 15432
#define PORT_MULTICELL_STR_TDM_ENf 15433
#define PORT_NOT_EMPTY_PIPE0f 15434
#define PORT_NOT_EMPTY_PIPE1f 15435
#define PORT_NO_0f 15436
#define PORT_NO_1f 15437
#define PORT_NO_2f 15438
#define PORT_NO_3f 15439
#define PORT_NUMf 15440
#define PORT_NUM_0f 15441
#define PORT_NUM_1f 15442
#define PORT_NUM_2f 15443
#define PORT_NUM_3f 15444
#define PORT_NUM_4f 15445
#define PORT_NUM_5f 15446
#define PORT_NUM_6f 15447
#define PORT_NUM_7f 15448
#define PORT_OFFf 15449
#define PORT_OFFSETf 15450
#define PORT_OPERATIONf 15451
#define PORT_OR_TRUNK_MAC_COUNT_INTRf 15452
#define PORT_OR_TRUNK_MAC_COUNT_TMf 15453
#define PORT_OR_TRUNK_MAC_LIMIT_INTRf 15454
#define PORT_OR_TRUNK_MAC_LIMIT_TMf 15455
#define PORT_PAUSE_ENABLEf 15456
#define PORT_PAUSE_ENABLE_HIf 15457
#define PORT_PAUSE_ENABLE_LOf 15458
#define PORT_PG2PAUSE_DISABLEf 15459
#define PORT_PG7PAUSE_DISABLEf 15460
#define PORT_PG_PAUSE_DISABLEf 15461
#define PORT_PRIf 15462
#define PORT_PRI_XON_ENABLEf 15463
#define PORT_QMIN_DROP_STATE_CELLf 15464
#define PORT_QMIN_DROP_STATE_PACKETf 15465
#define PORT_QMIN_DSf 15466
#define PORT_QMIN_HYS_SELf 15467
#define PORT_QMIN_HYS_SEL_CELLf 15468
#define PORT_QMIN_HYS_SEL_PACKETf 15469
#define PORT_QM_MINf 15470
#define PORT_QM_MIN_COUNTf 15471
#define PORT_QM_MIN_COUNT_ERR_PORTf 15472
#define PORT_QM_MIN_COUNT_OVERFLOWf 15473
#define PORT_QM_MIN_COUNT_OVERFLOW_DISINTf 15474
#define PORT_QM_MIN_COUNT_UNDERRUNf 15475
#define PORT_QM_MIN_COUNT_UNDERRUN_DISINTf 15476
#define PORT_QM_SHARED_COUNTf 15477
#define PORT_QM_SHARED_COUNT_ERR_PORTf 15478
#define PORT_QM_SHARED_COUNT_OVERFLOWf 15479
#define PORT_QM_SHARED_COUNT_OVERFLOW_DISINTf 15480
#define PORT_QM_SHARED_COUNT_UNDERRUNf 15481
#define PORT_QM_SHARED_COUNT_UNDERRUN_DISINTf 15482
#define PORT_QSIZE_THRESHOLD_1f 15483
#define PORT_QSIZE_THRESHOLD_2f 15484
#define PORT_QSIZE_THRESHOLD_3f 15485
#define PORT_QSIZE_THRESHOLD_4f 15486
#define PORT_QSIZE_THRESHOLD_5f 15487
#define PORT_QSIZE_THRESHOLD_6f 15488
#define PORT_QSIZE_THRESHOLD_7f 15489
#define PORT_QSIZE_THRESHOLD_SCALING_FACTORf 15490
#define PORT_QSIZE_WEIGHTf 15491
#define PORT_QSTATf 15492
#define PORT_QSTAT_MASKf 15493
#define PORT_QUALITY_MAPPING_PROFILE_PTRf 15494
#define PORT_RESET_FLOORf 15495
#define PORT_RESET_OFFSETf 15496
#define PORT_RESET_VALUEf 15497
#define PORT_RESURRECTf 15498
#define PORT_SCHEDULER_ENABLEf 15499
#define PORT_SC_MINf 15500
#define PORT_SC_MIN_COUNTf 15501
#define PORT_SC_MIN_COUNT_ERR_PORTf 15502
#define PORT_SC_MIN_COUNT_OVERFLOWf 15503
#define PORT_SC_MIN_COUNT_OVERFLOW_DISINTf 15504
#define PORT_SC_MIN_COUNT_UNDERRUNf 15505
#define PORT_SC_MIN_COUNT_UNDERRUN_DISINTf 15506
#define PORT_SC_SHARED_COUNTf 15507
#define PORT_SC_SHARED_COUNT_ERR_PORTf 15508
#define PORT_SC_SHARED_COUNT_OVERFLOWf 15509
#define PORT_SC_SHARED_COUNT_OVERFLOW_DISINTf 15510
#define PORT_SC_SHARED_COUNT_UNDERRUNf 15511
#define PORT_SC_SHARED_COUNT_UNDERRUN_DISINTf 15512
#define PORT_SEGMENTf 15513
#define PORT_SHAPER_ACT_SEENf 15514
#define PORT_SHARED_COUNTf 15515
#define PORT_SHARED_COUNT_ERR_PORTf 15516
#define PORT_SHARED_COUNT_OVERFLOWf 15517
#define PORT_SHARED_COUNT_OVERFLOW_DISINTf 15518
#define PORT_SHARED_COUNT_UNDERRUNf 15519
#define PORT_SHARED_COUNT_UNDERRUN_DISINTf 15520
#define PORT_SHARED_DYNAMICf 15521
#define PORT_SHARED_LIMITf 15522
#define PORT_SIDf 15523
#define PORT_SPEEDf 15524
#define PORT_SP_MIN_PRIf 15525
#define PORT_TABLE_PAR_ERRf 15526
#define PORT_TABLE_TMf 15527
#define PORT_TDM_ERRORf 15528
#define PORT_TDM_ERROR_MASKf 15529
#define PORT_TDM_VLD_SEENf 15530
#define PORT_TGIDf 15531
#define PORT_TGID_0f 15532
#define PORT_TGID_1f 15533
#define PORT_TGID_2f 15534
#define PORT_TGID_3f 15535
#define PORT_TLVf 15536
#define PORT_TRUNK_MAC_COUNTf 15537
#define PORT_TRUNK_MAC_LIMITf 15538
#define PORT_TYPEf 15539
#define PORT_USED_PRI0_SHAREDf 15540
#define PORT_USED_RED_SHAREDf 15541
#define PORT_USED_YELLOW_SHAREDf 15542
#define PORT_VECTORf 15543
#define PORT_VFIf 15544
#define PORT_VIDf 15545
#define PORT_VRFf 15546
#define PORT_WREDAVGQSIZE_CELL_REGf 15547
#define PORT_WREDCONFIG_CELL_REGf 15548
#define PORT_WREDCONFIG_ECCP_REGf 15549
#define PORT_WREDPARAM_GREEN_END_CELL_REGf 15550
#define PORT_WREDPARAM_GREEN_START_CELL_REGf 15551
#define PORT_WREDPARAM_PRI0_END_CELL_REGf 15552
#define PORT_WREDPARAM_PRI0_START_CELL_REGf 15553
#define PORT_WREDPARAM_RED_END_CELL_REGf 15554
#define PORT_WREDPARAM_RED_START_CELL_REGf 15555
#define PORT_WREDPARAM_YELLOW_END_CELL_REGf 15556
#define PORT_WREDPARAM_YELLOW_START_CELL_REGf 15557
#define PORT_WRED_THD_0_ECCP_REGf 15558
#define PORT_WRED_THD_1_ECCP_REGf 15559
#define PORT_XOFF_SEENf 15560
#define PORT_XON_ACT_SEENf 15561
#define PORT_XON_ENABLEf 15562
#define POR_BYPASSf 15563
#define POST_STATf 15564
#define POST_TRIGGERf 15565
#define POWER_DOWNf 15566
#define POWER_DOWN_STATUSf 15567
#define PPA_CMD_COMPLETEf 15568
#define PPA_COMPLETEf 15569
#define PPA_ENf 15570
#define PPA_MODEf 15571
#define PPA_VPG_TYPEf 15572
#define PPD0_ADD_SYSTEM_SRC_PORTf 15573
#define PPD1_CLASS_TAGf 15574
#define PPD2_ADD_SYSTEM_SRC_PORTf 15575
#define PPD3_CLASS_TAGf 15576
#define PPFC_FEATURE_ENf 15577
#define PPFC_TX_PRIORITY_0_ENf 15578
#define PPFC_TX_PRIORITY_1_ENf 15579
#define PPFC_TX_PRIORITY_2_ENf 15580
#define PPFC_TX_PRIORITY_3_ENf 15581
#define PPFC_TX_PRIORITY_4_ENf 15582
#define PPFC_TX_PRIORITY_5_ENf 15583
#define PPFC_TX_PRIORITY_6_ENf 15584
#define PPFC_TX_PRIORITY_7_ENf 15585
#define PPP_ENABLEf 15586
#define PPP_EN_RXf 15587
#define PPP_EN_TXf 15588
#define PPP_REFRESH_ENf 15589
#define PPP_REFRESH_TIMERf 15590
#define PP_DBEf 15591
#define PP_DBE_CLRf 15592
#define PP_DBE_ENf 15593
#define PP_EIGHT_CLASSf 15594
#define PP_REFRESH_ENf 15595
#define PP_REFRESH_TIMERf 15596
#define PP_RX_ENABLEf 15597
#define PP_RX_ENBLf 15598
#define PP_SBEf 15599
#define PP_SBE_CLRf 15600
#define PP_SBE_ENf 15601
#define PP_TX_ENABLEf 15602
#define PP_TX_ENBLf 15603
#define PQf 15604
#define PQEPARITYERRADRf 15605
#define PQEPARITYERRMEMIDf 15606
#define PQE_ERR_ENf 15607
#define PQE_PARITY_CHK_ENf 15608
#define PQE_PAR_ERRf 15609
#define PQE_PAR_ERR_ENf 15610
#define PRBL_ENAf 15611
#define PRBS_ERROR_OCCUREDf 15612
#define PRBS_ERR_CNTf 15613
#define PRBS_GENERATOR_ENABLEf 15614
#define PRBS_INVERTf 15615
#define PRBS_MONITOR_ENABLEf 15616
#define PRBS_PASS_ERRORSf 15617
#define PRBS_POLY_SELECTf 15618
#define PRB_SELf 15619
#define PRCPWIDTHf 15620
#define PRED0_FIELD_OFFSETf 15621
#define PRED0_HI_DATAf 15622
#define PRED0_LO_MASKf 15623
#define PRED0_METAf 15624
#define PRED0_RANGEf 15625
#define PRED1_FIELD_OFFSETf 15626
#define PRED1_HI_DATAf 15627
#define PRED1_LO_MASKf 15628
#define PRED1_METAf 15629
#define PRED1_RANGEf 15630
#define PRED2_FIELD_OFFSETf 15631
#define PRED2_HI_DATAf 15632
#define PRED2_LO_MASKf 15633
#define PRED2_METAf 15634
#define PRED2_RANGEf 15635
#define PRED3_FIELD_OFFSETf 15636
#define PRED3_HI_DATAf 15637
#define PRED3_LO_MASKf 15638
#define PRED3_METAf 15639
#define PRED3_RANGEf 15640
#define PRED4_FIELD_OFFSETf 15641
#define PRED4_HI_DATAf 15642
#define PRED4_LO_MASKf 15643
#define PRED4_METAf 15644
#define PRED4_RANGEf 15645
#define PRED5_FIELD_OFFSETf 15646
#define PRED5_HI_DATAf 15647
#define PRED5_LO_MASKf 15648
#define PRED5_METAf 15649
#define PRED5_RANGEf 15650
#define PRED6_FIELD_OFFSETf 15651
#define PRED6_HI_DATAf 15652
#define PRED6_LO_MASKf 15653
#define PRED6_METAf 15654
#define PRED6_RANGEf 15655
#define PRED7_FIELD_OFFSETf 15656
#define PRED7_HI_DATAf 15657
#define PRED7_LO_MASKf 15658
#define PRED7_METAf 15659
#define PRED7_RANGEf 15660
#define PRED8_FIELD_OFFSETf 15661
#define PRED8_HI_DATAf 15662
#define PRED8_LO_MASKf 15663
#define PRED8_METAf 15664
#define PRED8_RANGEf 15665
#define PRED9_FIELD_OFFSETf 15666
#define PRED9_HI_DATAf 15667
#define PRED9_LO_MASKf 15668
#define PRED9_METAf 15669
#define PRED9_RANGEf 15670
#define PREFIX_LENGTHf 15671
#define PREMATURE_EXPORT_ENABLEf 15672
#define PRESCALEf 15673
#define PRESERVECRCf 15674
#define PRESERVE_CPU_TAGf 15675
#define PRESERVE_DOT1Pf 15676
#define PRESERVE_DSCPf 15677
#define PRESERVE_FMTf 15678
#define PRESERVE_SECTAGf 15679
#define PREV_EPOCH_STATEf 15680
#define PREV_FAILOVERf 15681
#define PRG_ENf 15682
#define PRIf 15683
#define PRI0f 15684
#define PRI0_BKPf 15685
#define PRI0_DROPENDPOINTf 15686
#define PRI0_DROPSTARTPOINTf 15687
#define PRI0_GRPf 15688
#define PRI0_LIMITf 15689
#define PRI0_MAPPING_COSf 15690
#define PRI0_MARKEDf 15691
#define PRI0_MAXDROPRATEf 15692
#define PRI0_XOFF_STATUSf 15693
#define PRI1f 15694
#define PRI10f 15695
#define PRI10_BKPf 15696
#define PRI10_GRPf 15697
#define PRI10_LIMITf 15698
#define PRI10_MAPPING_COSf 15699
#define PRI10_XOFF_STATUSf 15700
#define PRI11f 15701
#define PRI11_BKPf 15702
#define PRI11_GRPf 15703
#define PRI11_LIMITf 15704
#define PRI11_MAPPING_COSf 15705
#define PRI11_XOFF_STATUSf 15706
#define PRI12f 15707
#define PRI12_BKPf 15708
#define PRI12_GRPf 15709
#define PRI12_LIMITf 15710
#define PRI12_MAPPING_COSf 15711
#define PRI12_XOFF_STATUSf 15712
#define PRI13f 15713
#define PRI13_BKPf 15714
#define PRI13_GRPf 15715
#define PRI13_LIMITf 15716
#define PRI13_MAPPING_COSf 15717
#define PRI13_XOFF_STATUSf 15718
#define PRI14f 15719
#define PRI14_BKPf 15720
#define PRI14_GRPf 15721
#define PRI14_LIMITf 15722
#define PRI14_MAPPING_COSf 15723
#define PRI14_XOFF_STATUSf 15724
#define PRI15f 15725
#define PRI15_0_BKPf 15726
#define PRI15_BKPf 15727
#define PRI15_GRPf 15728
#define PRI15_LIMITf 15729
#define PRI15_MAPPING_COSf 15730
#define PRI15_XOFF_STATUSf 15731
#define PRI1_BKPf 15732
#define PRI1_GRPf 15733
#define PRI1_LIMITf 15734
#define PRI1_MAPPING_COSf 15735
#define PRI1_XOFF_STATUSf 15736
#define PRI2f 15737
#define PRI2_BKPf 15738
#define PRI2_GRPf 15739
#define PRI2_LIMITf 15740
#define PRI2_MAPPING_COSf 15741
#define PRI2_XOFF_STATUSf 15742
#define PRI3f 15743
#define PRI3_BKPf 15744
#define PRI3_GRPf 15745
#define PRI3_LIMITf 15746
#define PRI3_MAPPING_COSf 15747
#define PRI3_XOFF_STATUSf 15748
#define PRI4f 15749
#define PRI4_BKPf 15750
#define PRI4_GRPf 15751
#define PRI4_LIMITf 15752
#define PRI4_MAPPING_COSf 15753
#define PRI4_XOFF_STATUSf 15754
#define PRI5f 15755
#define PRI5_BKPf 15756
#define PRI5_GRPf 15757
#define PRI5_LIMITf 15758
#define PRI5_MAPPING_COSf 15759
#define PRI5_XOFF_STATUSf 15760
#define PRI6f 15761
#define PRI6_BKPf 15762
#define PRI6_GRPf 15763
#define PRI6_LIMITf 15764
#define PRI6_MAPPING_COSf 15765
#define PRI6_XOFF_STATUSf 15766
#define PRI7f 15767
#define PRI7_BKPf 15768
#define PRI7_GRPf 15769
#define PRI7_LIMITf 15770
#define PRI7_MAPPING_COSf 15771
#define PRI7_XOFF_STATUSf 15772
#define PRI8f 15773
#define PRI8_BKPf 15774
#define PRI8_GRPf 15775
#define PRI8_LIMITf 15776
#define PRI8_MAPPING_COSf 15777
#define PRI8_XOFF_STATUSf 15778
#define PRI9f 15779
#define PRI9_BKPf 15780
#define PRI9_GRPf 15781
#define PRI9_LIMITf 15782
#define PRI9_MAPPING_COSf 15783
#define PRI9_XOFF_STATUSf 15784
#define PRILUT_ADDRf 15785
#define PRIO2COS_SELf 15786
#define PRIORITYf 15787
#define PRIORITY0_CNGf 15788
#define PRIORITY1_CNGf 15789
#define PRIORITY2_CNGf 15790
#define PRIORITY3_CNGf 15791
#define PRIORITY4_CNGf 15792
#define PRIORITY5_CNGf 15793
#define PRIORITY6_CNGf 15794
#define PRIORITY7_CNGf 15795
#define PRIORITY_IBP_DROP_STATEf 15796
#define PRIORITY_THRESH0f 15797
#define PRIORITY_THRESH1f 15798
#define PRIORITY_THRESH2f 15799
#define PRIORITY_THRESH3f 15800
#define PRIO_0f 15801
#define PRIO_1f 15802
#define PRIO_2f 15803
#define PRIO_3f 15804
#define PRIO_4f 15805
#define PRIO_5f 15806
#define PRIO_6f 15807
#define PRIO_7f 15808
#define PRIO_8f 15809
#define PRIO_9f 15810
#define PRIUPD1f 15811
#define PRIUPD2f 15812
#define PRIUPD3f 15813
#define PRI_0f 15814
#define PRI_1f 15815
#define PRI_2f 15816
#define PRI_3f 15817
#define PRI_BITMAPf 15818
#define PRI_BKPf 15819
#define PRI_BMPf 15820
#define PRI_CNG_FNf 15821
#define PRI_CNG_MAP_PMf 15822
#define PRI_CNG_MAP_TMf 15823
#define PRI_CNG_MAP_WWf 15824
#define PRI_FIFO_OVERFLOWf 15825
#define PRI_FIFO_OVERFLOW_DISINTf 15826
#define PRI_GRPf 15827
#define PRI_MAPPINGf 15828
#define PRI_MAP_MEM_TMf 15829
#define PRI_MASKf 15830
#define PRI_MODEf 15831
#define PRI_PGf 15832
#define PRI_PORT_SELf 15833
#define PRI_STATUSf 15834
#define PRI_STATUS_DISINTf 15835
#define PRI_STBf 15836
#define PRI_UPD_FIFO_OVERFLOWf 15837
#define PRI_UPD_FIFO_OVERFLOW_DISINTf 15838
#define PRI_UPD_FIFO_PURGEDf 15839
#define PRI_UPD_FIFO_PURGED_DISINTf 15840
#define PRI_UPD_FIFO_UNDERRUNf 15841
#define PRI_UPD_FIFO_UNDERRUN_DISINTf 15842
#define PRI_VALUEf 15843
#define PROB_SIGNALSf 15844
#define PROCESSOR0_ENDIANESSf 15845
#define PROCESSOR1_ENDIANESSf 15846
#define PROCESS_LOOPED_BITf 15847
#define PROCESS_VARIABLE_PREAMBLEf 15848
#define PROD_CFGf 15849
#define PROD_CFG_VLDf 15850
#define PROFILE_INDEXf 15851
#define PROFILE_PTRf 15852
#define PROGRAM_COUNTERf 15853
#define PROG_BLOCKEDf 15854
#define PROG_DOZEN_SERDES_PLLDIV_CTRL_DEFf 15855
#define PROG_RESISTERf 15856
#define PROG_RESISTORf 15857
#define PROHIBITED_DOT1Pf 15858
#define PROMISCOUS_MODEf 15859
#define PROMIS_ENf 15860
#define PROTECT_FRAMEf 15861
#define PROTOCOLf 15862
#define PROTOCOL0f 15863
#define PROTOCOL1f 15864
#define PROTOCOL_IDf 15865
#define PROTOCOL_MASKf 15866
#define PROTOCOL_PKTf 15867
#define PROTOCOL_PKT_DROPf 15868
#define PROTOCOL_PKT_DROP_DISINTf 15869
#define PROTOCOL_PKT_DROP_SELf 15870
#define PROTOCOL_PKT_INDEXf 15871
#define PROTOCOL_PKT_INDEX_PRECEDENCE_MODEf 15872
#define PROT_GROUPf 15873
#define PROT_NEXT_HOP_INDEXf 15874
#define PROT_NHI_PAR_ERRf 15875
#define PROT_NHI_TMf 15876
#define PROXY__EH_QUEUE_TAGf 15877
#define PROXY__EH_TAG_TYPEf 15878
#define PROXY__EH_TMf 15879
#define PROXY__FLEX_CTR_BASE_COUNTER_IDXf 15880
#define PROXY__FLEX_CTR_OFFSET_MODEf 15881
#define PROXY__FLEX_CTR_POOL_NUMBERf 15882
#define PROXY__HG_ADD_SYS_RSVD_VIDf 15883
#define PROXY__HG_CHANGE_DESTINATIONf 15884
#define PROXY__HG_HDR_SELf 15885
#define PROXY__HG_L3_OVERRIDEf 15886
#define PROXY__HG_LEARN_OVERRIDEf 15887
#define PROXY__HG_MC_DST_MODIDf 15888
#define PROXY__HG_MC_DST_PORT_NUMf 15889
#define PROXY__HG_MODIFY_ENABLEf 15890
#define PROXY__INTF_NUMf 15891
#define PROXY__MAC_DA_PROFILE_INDEXf 15892
#define PROXY__RESERVEDf 15893
#define PROXY__RESERVED_1f 15894
#define PROXY__RESERVED_2f 15895
#define PROXY__USE_VINTF_CTR_IDXf 15896
#define PROXY__VINTF_CTR_IDXf 15897
#define PROXY_MODEf 15898
#define PRT_ENABLEf 15899
#define PRUNE_CPU_COSf 15900
#define PRUNE_ENABLEf 15901
#define PRUNE_TOCPUf 15902
#define PSMVDDf 15903
#define PSM_VDDf 15904
#define PTf 15905
#define PT2PT_ENf 15906
#define PTABLE_TMf 15907
#define PTAP_ADJf 15908
#define PTHRESHf 15909
#define PTRf 15910
#define PTRCOUNTf 15911
#define PTRERRORSf 15912
#define PTR_0f 15913
#define PTR_1f 15914
#define PTR_2f 15915
#define PTR_3f 15916
#define PTR_BLOCK_START_ADDRf 15917
#define PTR_COUNTf 15918
#define PTR_DONEf 15919
#define PTR_ERRORSf 15920
#define PTR_HG0f 15921
#define PTR_HG12f 15922
#define PTR_RANGEf 15923
#define PT_BITSf 15924
#define PUP_ACR_CAL_CTXT_TO_HIGHf 15925
#define PUP_DISABLE_HOLDDOFF_PRI_UPDATES_UNTIL_CUPDf 15926
#define PUREPf 15927
#define PURE_PADf 15928
#define PURGEf 15929
#define PURGE_CELLf 15930
#define PURGE_CELL_MASKf 15931
#define PURGE_CELL_VALUEf 15932
#define PUSHERRf 15933
#define PVIDf 15934
#define PVLAN_ENABLEf 15935
#define PVLAN_OR_DEFAULT_VID_CONTROLf 15936
#define PVLAN_PRIf 15937
#define PVLAN_PVIDf 15938
#define PVLAN_RPEf 15939
#define PVLAN_UNTAGf 15940
#define PVLAN_VIDf 15941
#define PVLAN_VID_MISMATCH_TOCPUf 15942
#define PVTMON_POWER_DOWNf 15943
#define PVTMON_POWREDOWNf 15944
#define PVTMON_RESET_Nf 15945
#define PVTMON_RSTBf 15946
#define PVTMON_SELECTf 15947
#define PVTTEMP_DATAf 15948
#define PVT_COMP_PAD_ENf 15949
#define PVT_NDRIVE_VALf 15950
#define PVT_ODTRES_VALf 15951
#define PVT_ODT_VALf 15952
#define PVT_PDRIVE_VALf 15953
#define PVT_RESTARTf 15954
#define PVT_SLEW_VALf 15955
#define PWACH_TOCPUf 15956
#define PWDNf 15957
#define PWM_RATEf 15958
#define PWN_RATEf 15959
#define PWRDNf 15960
#define PWRDN_CH1f 15961
#define PWRDN_CH2f 15962
#define PWRDN_CH3f 15963
#define PWRDN_CK_DRIVERf 15964
#define PWRDWNf 15965
#define PWRDWN_PLLf 15966
#define PWRUP_RSBf 15967
#define PWRUP_STATE_0f 15968
#define PWRUP_STATE_1f 15969
#define PWRUP_STATE_2f 15970
#define PWRUP_STATE_3f 15971
#define PW_CC_TYPEf 15972
#define PW_COUNT_ALLf 15973
#define PW_INIT_COUNTER_DCMf 15974
#define PW_INIT_COUNTER_PMf 15975
#define PW_INIT_COUNTER_TMf 15976
#define PW_INIT_NUMf 15977
#define PW_TERM_NUMf 15978
#define PW_TERM_NUM_VALIDf 15979
#define P_CFG_EF_PROPAGATEf 15980
#define P_EF_HEADf 15981
#define P_EF_LIST_HEADf 15982
#define P_EF_LIST_TAILf 15983
#define P_EF_NOT_EMPTYf 15984
#define P_EF_TAILf 15985
#define P_L0_MID_PKTf 15986
#define P_L0_MID_PKT_CODEf 15987
#define P_L0_MID_PKT_IDf 15988
#define P_L1_MID_PKTf 15989
#define P_L1_MID_PKT_CODEf 15990
#define P_L1_MID_PKT_IDf 15991
#define P_L2_MID_PKTf 15992
#define P_L2_MID_PKT_CODEf 15993
#define P_L2_MID_PKT_IDf 15994
#define P_MIN_HEADf 15995
#define P_MIN_LIST_HEADf 15996
#define P_MIN_LIST_TAILf 15997
#define P_MIN_NOT_EMPTYf 15998
#define P_MIN_TAILf 15999
#define P_NUM_SPRIf 16000
#define P_SPRI_EFf 16001
#define P_SPRI_MAX_OKf 16002
#define P_SPRI_MIN_OKf 16003
#define P_SPRI_NOT_EMPTYf 16004
#define P_START_SPRIf 16005
#define P_WERR_MAX_SCf 16006
#define P_WERR_MAX_SC_NEXTf 16007
#define P_WRR_0_NOT_EMPTYf 16008
#define P_WRR_1_NOT_EMPTYf 16009
#define P_WRR_ACTIVE_LIST_POINTERf 16010
#define P_WRR_IN_USEf 16011
#define P_WRR_LIST0_HEADf 16012
#define P_WRR_LIST0_TAILf 16013
#define P_WRR_LIST1_HEADf 16014
#define P_WRR_LIST1_TAILf 16015
#define Q0_ENABLEf 16016
#define Q0_SPIDf 16017
#define Q10_ENABLEf 16018
#define Q10_SPIDf 16019
#define Q11_ENABLEf 16020
#define Q11_SPIDf 16021
#define Q12_ENABLEf 16022
#define Q12_SPIDf 16023
#define Q13_ENABLEf 16024
#define Q13_SPIDf 16025
#define Q14_ENABLEf 16026
#define Q14_SPIDf 16027
#define Q15_ENABLEf 16028
#define Q15_SPIDf 16029
#define Q16_ENABLEf 16030
#define Q16_SPIDf 16031
#define Q17_ENABLEf 16032
#define Q17_SPIDf 16033
#define Q18_ENABLEf 16034
#define Q18_SPIDf 16035
#define Q19_ENABLEf 16036
#define Q19_SPIDf 16037
#define Q1_ENABLEf 16038
#define Q1_SPIDf 16039
#define Q20_ENABLEf 16040
#define Q20_SPIDf 16041
#define Q21_ENABLEf 16042
#define Q21_SPIDf 16043
#define Q22_ENABLEf 16044
#define Q22_SPIDf 16045
#define Q23_ENABLEf 16046
#define Q23_SPIDf 16047
#define Q24_ENABLEf 16048
#define Q24_SPIDf 16049
#define Q25_ENABLEf 16050
#define Q25_SPIDf 16051
#define Q26_ENABLEf 16052
#define Q26_SPIDf 16053
#define Q27_ENABLEf 16054
#define Q27_SPIDf 16055
#define Q28_ENABLEf 16056
#define Q28_SPIDf 16057
#define Q29_ENABLEf 16058
#define Q29_SPIDf 16059
#define Q2_ENABLEf 16060
#define Q2_SPIDf 16061
#define Q30_ENABLEf 16062
#define Q30_SPIDf 16063
#define Q31_ENABLEf 16064
#define Q31_SPIDf 16065
#define Q32_ENABLEf 16066
#define Q32_SPIDf 16067
#define Q33_ENABLEf 16068
#define Q33_SPIDf 16069
#define Q34_ENABLEf 16070
#define Q34_SPIDf 16071
#define Q35_ENABLEf 16072
#define Q35_SPIDf 16073
#define Q36_ENABLEf 16074
#define Q36_SPIDf 16075
#define Q37_ENABLEf 16076
#define Q37_SPIDf 16077
#define Q38_ENABLEf 16078
#define Q38_SPIDf 16079
#define Q39_ENABLEf 16080
#define Q39_SPIDf 16081
#define Q3_ENABLEf 16082
#define Q3_SPIDf 16083
#define Q40_ENABLEf 16084
#define Q40_SPIDf 16085
#define Q41_ENABLEf 16086
#define Q41_SPIDf 16087
#define Q42_ENABLEf 16088
#define Q42_SPIDf 16089
#define Q43_ENABLEf 16090
#define Q43_SPIDf 16091
#define Q44_ENABLEf 16092
#define Q44_SPIDf 16093
#define Q45_ENABLEf 16094
#define Q45_SPIDf 16095
#define Q46_ENABLEf 16096
#define Q46_SPIDf 16097
#define Q47_ENABLEf 16098
#define Q47_SPIDf 16099
#define Q48_ENABLEf 16100
#define Q48_SPIDf 16101
#define Q49_ENABLEf 16102
#define Q49_SPIDf 16103
#define Q4_ENABLEf 16104
#define Q4_SPIDf 16105
#define Q50_ENABLEf 16106
#define Q50_SPIDf 16107
#define Q51_ENABLEf 16108
#define Q51_SPIDf 16109
#define Q52_ENABLEf 16110
#define Q52_SPIDf 16111
#define Q53_ENABLEf 16112
#define Q53_SPIDf 16113
#define Q54_ENABLEf 16114
#define Q54_SPIDf 16115
#define Q55_ENABLEf 16116
#define Q55_SPIDf 16117
#define Q56_ENABLEf 16118
#define Q56_SPIDf 16119
#define Q57_ENABLEf 16120
#define Q57_SPIDf 16121
#define Q58_ENABLEf 16122
#define Q58_SPIDf 16123
#define Q59_ENABLEf 16124
#define Q59_SPIDf 16125
#define Q5_ENABLEf 16126
#define Q5_SPIDf 16127
#define Q60_ENABLEf 16128
#define Q60_SPIDf 16129
#define Q61_ENABLEf 16130
#define Q61_SPIDf 16131
#define Q62_ENABLEf 16132
#define Q62_SPIDf 16133
#define Q63_ENABLEf 16134
#define Q63_SPIDf 16135
#define Q64_ENABLEf 16136
#define Q64_SPIDf 16137
#define Q65_ENABLEf 16138
#define Q65_SPIDf 16139
#define Q66_ENABLEf 16140
#define Q66_SPIDf 16141
#define Q67_ENABLEf 16142
#define Q67_SPIDf 16143
#define Q68_ENABLEf 16144
#define Q68_SPIDf 16145
#define Q69_ENABLEf 16146
#define Q69_SPIDf 16147
#define Q6_ENABLEf 16148
#define Q6_SPIDf 16149
#define Q70_ENABLEf 16150
#define Q70_SPIDf 16151
#define Q71_ENABLEf 16152
#define Q71_SPIDf 16153
#define Q72_ENABLEf 16154
#define Q72_SPIDf 16155
#define Q73_ENABLEf 16156
#define Q73_SPIDf 16157
#define Q7_ENABLEf 16158
#define Q7_SPIDf 16159
#define Q8_ENABLEf 16160
#define Q8_SPIDf 16161
#define Q9_ENABLEf 16162
#define Q9_SPIDf 16163
#define QAVG_CORRECTED_ERRORf 16164
#define QAVG_CORRECTED_ERROR_DISINTf 16165
#define QAVG_CURRENT_FIFO_OVERFLOWf 16166
#define QAVG_CURRENT_FIFO_OVERFLOW_DISINTf 16167
#define QAVG_ENABLEf 16168
#define QAVG_ENABLE_ECCf 16169
#define QAVG_EXPONENTf 16170
#define QAVG_FORCE_UNCORRECTABLE_ERRORf 16171
#define QAVG_GAIN_FIFO_OVERFLOWf 16172
#define QAVG_GAIN_FIFO_OVERFLOW_DISINTf 16173
#define QAVG_MANTISSAf 16174
#define QAVG_MEM_TMf 16175
#define QAVG_PENDING_FIFO_OVERFLOWf 16176
#define QAVG_PENDING_FIFO_OVERFLOW_DISINTf 16177
#define QAVG_QLEN_FIFO_OVERFLOWf 16178
#define QAVG_QLEN_FIFO_OVERFLOW_DISINTf 16179
#define QAVG_TAIL_QUEUEf 16180
#define QAVG_UNCORRECTED_ERRORf 16181
#define QAVG_UNCORRECTED_ERROR_DISINTf 16182
#define QBLOCK_NEXTf 16183
#define QBLOCK_NEXT_ERRORf 16184
#define QBLOCK_NEXT_ERROR_DISINTf 16185
#define QBLOCK_NEXT_VLDf 16186
#define QBUFFSPROFILE_A_CORRECTED_ERRORf 16187
#define QBUFFSPROFILE_A_CORRECTED_ERROR_DISINTf 16188
#define QBUFFSPROFILE_A_UNCORRECTED_ERRORf 16189
#define QBUFFSPROFILE_A_UNCORRECTED_ERROR_DISINTf 16190
#define QBUFFSPROFILE_B_CORRECTED_ERRORf 16191
#define QBUFFSPROFILE_B_CORRECTED_ERROR_DISINTf 16192
#define QBUFFSPROFILE_B_UNCORRECTED_ERRORf 16193
#define QBUFFSPROFILE_B_UNCORRECTED_ERROR_DISINTf 16194
#define QBUFFSPROFILE_ENABLE_ECCf 16195
#define QBUFFSPROFILE_FORCE_UNCORRECTABLE_ERRORf 16196
#define QBUSf 16197
#define QCN_CNM_CHANGE_INNER_CFIf 16198
#define QCN_CNM_CHANGE_INNER_DOT1Pf 16199
#define QCN_CNM_CHANGE_OUTER_CFIf 16200
#define QCN_CNM_CHANGE_OUTER_DOT1Pf 16201
#define QCN_CNM_CNGf 16202
#define QCN_CNM_CPID_MODEf 16203
#define QCN_CNM_CPID_PORT_PREFIXf 16204
#define QCN_CNM_DEFAULT_OUTER_TPIDf 16205
#define QCN_CNM_DEFAULT_OUTER_VLAN_IDf 16206
#define QCN_CNM_INNER_CFIf 16207
#define QCN_CNM_INNER_DOT1Pf 16208
#define QCN_CNM_INTERNAL_PRIORITYf 16209
#define QCN_CNM_MESSAGE_DRAFT_24f 16210
#define QCN_CNM_OUTER_CFIf 16211
#define QCN_CNM_OUTER_DOT1Pf 16212
#define QCN_CNM_RESERVEDf 16213
#define QCN_CNM_SRC_MODIDf 16214
#define QCN_CNM_SRC_PORTf 16215
#define QCN_CNM_SRC_SELf 16216
#define QCN_CNM_SWITCH_MAC_ADDRESSf 16217
#define QCN_CNM_USE_DEFAULT_OUTER_TPIDf 16218
#define QCN_CNM_USE_DEFAULT_OUTER_VLAN_IDf 16219
#define QCN_CNM_VERSIONf 16220
#define QCN_CPID_PREFIXf 16221
#define QCN_CP_INDEXf 16222
#define QCN_CP_PORTf 16223
#define QCN_CP_QUEUEf 16224
#define QCN_DO_NOT_GENERATE_CNM_IF_NO_CNTAGf 16225
#define QCN_ENCAPSULATED_PRIORITY_MAPf 16226
#define QCN_MSGf 16227
#define QCN_OPERATION_MODEf 16228
#define QCN_PARITY_CHK_ENf 16229
#define QCN_PAR_ERRf 16230
#define QCN_PAR_ERR_ENf 16231
#define QCN_QNTZ_FBf 16232
#define QCN_Q_DELTAf 16233
#define QCN_Q_OFFSETf 16234
#define QCN_SEND_NULL_CNTAG_IF_NO_CNTAGf 16235
#define QCON_FIFO_EMPTYf 16236
#define QCON_LOCAL_BUSYf 16237
#define QDELTAf 16238
#define QDIS_FIFO_OVERFLOWf 16239
#define QDIS_FIFO_OVERFLOW_DISINTf 16240
#define QDRP_CELL_RESETf 16241
#define QDRP_QENTRY_RESETf 16242
#define QDRP_RESETf 16243
#define QEMPTYf 16244
#define QENTRY_FAP_ERRORf 16245
#define QENTRY_FAP_ERROR_DISINTf 16246
#define QENTRY_LOWER_ERRORf 16247
#define QENTRY_LOWER_ERROR_DISINTf 16248
#define QENTRY_UPPER_ERRORf 16249
#define QENTRY_UPPER_ERROR_DISINTf 16250
#define QEN_ACCOUNT_ENf 16251
#define QEN_ALLOC_OVERFLOWf 16252
#define QEN_ALLOC_OVERFLOW_DISINTf 16253
#define QEN_ALLOC_UNDERRUNf 16254
#define QEN_ALLOC_UNDERRUN_DISINTf 16255
#define QEN_SHRf 16256
#define QE_INTEROP_ENf 16257
#define QE_PKLT_CRC_ERR_CNT_Af 16258
#define QE_PKLT_CRC_ERR_CNT_Bf 16259
#define QE_TYPEf 16260
#define QE_TYPE_CHANNEL_MASK_A0f 16261
#define QE_TYPE_CHANNEL_MASK_A1f 16262
#define QE_TYPE_CHANNEL_MASK_A2f 16263
#define QE_TYPE_CHANNEL_MASK_A3f 16264
#define QE_TYPE_CHANNEL_MASK_B0f 16265
#define QE_TYPE_CHANNEL_MASK_B1f 16266
#define QE_TYPE_CHANNEL_MASK_B2f 16267
#define QE_TYPE_CHANNEL_MASK_B3f 16268
#define QFABSRANGEf 16269
#define QFULLf 16270
#define QGI_ENABLEf 16271
#define QGPHY0_PLL_LOCKf 16272
#define QGPHY1_PLL_LOCKf 16273
#define QGPHY_EEE_DISABLEf 16274
#define QGPHY_ENABLE_BIAS_10BTEf 16275
#define QGPHY_MODE_SEL_DEFf 16276
#define QGPORT_ENABLEf 16277
#define QGP_RST_Lf 16278
#define QIDf 16279
#define QID_BASEf 16280
#define QID_FIFO_EMPTYf 16281
#define QID_HOQ_EMPTYf 16282
#define QID_MASKf 16283
#define QINQ_PROXYf 16284
#define QINQ_PROXY_UNTAG_AS_TWO_TAGf 16285
#define QKB_DLL90_LOCKEDf 16286
#define QKB_DLLDSKW_LOCKEDf 16287
#define QK_DLL90_LOCKEDf 16288
#define QK_DLLDSKW_LOCKEDf 16289
#define QK_DLLDSK_LOCKEDf 16290
#define QLENGTHf 16291
#define QLL_ERROR_POINTERf 16292
#define QLL_ERROR_TYPEf 16293
#define QLOCSRANGEf 16294
#define QMf 16295
#define QMAP0_CORRECTED_ERRORf 16296
#define QMAP0_CORRECTED_ERROR_DISINTf 16297
#define QMAP0_ECC_ERROR_ADDRESSf 16298
#define QMAP0_UNCORRECTED_ERRORf 16299
#define QMAP0_UNCORRECTED_ERROR_DISINTf 16300
#define QMAP1_CORRECTED_ERRORf 16301
#define QMAP1_CORRECTED_ERROR_DISINTf 16302
#define QMAP1_ECC_ERROR_ADDRESSf 16303
#define QMAP1_UNCORRECTED_ERRORf 16304
#define QMAP1_UNCORRECTED_ERROR_DISINTf 16305
#define QMAPLOOKUP_ENABLE_ECCf 16306
#define QMAPLOOKUP_FORCE_UNCORRECTABLE_ERRORf 16307
#define QMAP_MEM_TMf 16308
#define QMA_ENQR_MOLEf 16309
#define QMA_ENQR_STARTf 16310
#define QMA_HALT_DELAYf 16311
#define QMA_HALT_ENf 16312
#define QMA_HALT_MODEf 16313
#define QMA_HALT_STATUSf 16314
#define QMA_LAST_QUEUEf 16315
#define QMA_TREX2_DEBUG_ENABLEf 16316
#define QMB_ENQR_DROP_CODEf 16317
#define QMB_HALT_DELAYf 16318
#define QMB_HALT_ENf 16319
#define QMB_HALT_MODEf 16320
#define QMB_HALT_STATUSf 16321
#define QMB_LAST_QUEUEf 16322
#define QMB_TREX2_DEBUG_ENABLEf 16323
#define QMC_QAVG_FIFO_OVERFLOWf 16324
#define QMC_QAVG_FIFO_OVERFLOW_DISINTf 16325
#define QMC_TREX2_DEBUG_ENABLEf 16326
#define QMIF_ERROR_DEQ_DONE_OUTSTANDINGf 16327
#define QMIF_ERROR_DEQ_DONE_OUTSTANDING_DISINTf 16328
#define QMIN_THD_METf 16329
#define QMIN_THD_MET_CELLf 16330
#define QMIN_THD_MET_PACKETf 16331
#define QMI_DRR_QUANTUM0f 16332
#define QMI_DRR_QUANTUM1f 16333
#define QMI_DRR_QUANTUM2f 16334
#define QMI_DRR_QUANTUM3f 16335
#define QMI_DRR_QUANTUM4f 16336
#define QMI_DRR_QUANTUM5f 16337
#define QMI_DRR_QUANTUM6f 16338
#define QM_BP_BURST_SIZEf 16339
#define QM_CONTINUATION_CLEARED_TXf 16340
#define QM_CONTINUATION_ERRORf 16341
#define QM_CONTINUATION_ERROR_DISINTf 16342
#define QM_CONTINUATION_ERROR_MASKf 16343
#define QM_CS_ENf 16344
#define QM_PHASE_SYNCf 16345
#define QM_QS_RATE_READ_STATUSf 16346
#define QM_QS_RATE_READ_STATUS_DISINTf 16347
#define QM_QS_TAG_BP_HALT_ENf 16348
#define QM_RI_ENABLEf 16349
#define QNTZFBf 16350
#define QNTZ_ACT_OFFSET0f 16351
#define QNTZ_ACT_OFFSET1f 16352
#define QOFFSETf 16353
#define QOS_FIFO_OVERFLOWf 16354
#define QOS_FIFO_OVERFLOW_DISINTf 16355
#define QOS_INDEXf 16356
#define QRED_CELL_RESETf 16357
#define QRED_QENTRY_RESETf 16358
#define QRED_RESETf 16359
#define QREVERSEf 16360
#define QRSTf 16361
#define QSA_HALT_DELAYf 16362
#define QSA_HALT_ENf 16363
#define QSA_HALT_MODEf 16364
#define QSA_HALT_STATUSf 16365
#define QSA_PHASE_SYNCf 16366
#define QSA_QPP_ENABLEf 16367
#define QSA_TREX2_DEBUG_ENABLEf 16368
#define QSB_BAAf 16369
#define QSB_GGPf 16370
#define QSB_HALT_DELAYf 16371
#define QSB_HALT_ENf 16372
#define QSB_HALT_MODEf 16373
#define QSB_HALT_STATUSf 16374
#define QSB_PUPf 16375
#define QSB_QPPf 16376
#define QSB_QPP_HZ_BLOCK_B2B_QUEUEf 16377
#define QSB_QPP_HZ_BLOCK_B2B_SYSPORTf 16378
#define QSB_SHAPERf 16379
#define QSB_SPPf 16380
#define QSB_TREX2_DEBUG_ENABLEf 16381
#define QSGMII_RX_TERM_STRAPf 16382
#define QSTRUCT_EMPTY_ERRORf 16383
#define QSTRUCT_EMPTY_ERROR_DISINTf 16384
#define QSTRUCT_INTRf 16385
#define QSTRUCT_INTR_DISINTf 16386
#define QS_SC_PU_CAPTf 16387
#define QS_SC_PU_MASKf 16388
#define QS_SC_PU_STATUSf 16389
#define QS_SC_PU_STATUS_DISINTf 16390
#define QS_SC_PU_VALUEf 16391
#define QS_SHAPER_LIMIT_ENABLEf 16392
#define QS_TAGBP_THRESHOLDf 16393
#define QS_TO_SC_FIFO_OVERFLOWf 16394
#define QS_TO_SC_FIFO_OVERFLOW_DISINTf 16395
#define QS_TS_QT_HIPRIf 16396
#define QTMASKf 16397
#define QTYPEf 16398
#define QUAD_PORT_TX_CREDITSf 16399
#define QUALITYf 16400
#define QUANTIZED_PORT_LOADINGf 16401
#define QUANTIZED_PORT_QSIZEf 16402
#define QUERESETf 16403
#define QUEUEf 16404
#define QUEUEDEPTHf 16405
#define QUEUEDEPTH_MASKf 16406
#define QUEUEDEPTH_VALUEf 16407
#define QUEUEEMPTY_CPUPURGEQf 16408
#define QUEUEEMPTY_Q23_TO_Q8f 16409
#define QUEUEEMPTY_Q23_TO_Q9f 16410
#define QUEUEEMPTY_Q24_OR_HGPUGREQf 16411
#define QUEUEEMPTY_Q31_TO_Q24f 16412
#define QUEUEEMPTY_Q31_TO_Q25f 16413
#define QUEUEEMPTY_Q47_TO_Q32f 16414
#define QUEUEEMPTY_Q7_TO_Q0f 16415
#define QUEUEEMPTY_Q8_OR_GEPUGREQf 16416
#define QUEUESTATf 16417
#define QUEUE_ADDRESSf 16418
#define QUEUE_ADDRESS_TYPEf 16419
#define QUEUE_AGED_CNTf 16420
#define QUEUE_AGED_CNT_DISINTf 16421
#define QUEUE_A_ENf 16422
#define QUEUE_BASEf 16423
#define QUEUE_BITMAPf 16424
#define QUEUE_B_ENf 16425
#define QUEUE_CH_BASEf 16426
#define QUEUE_EARLY_E2E_STATEf 16427
#define QUEUE_ENAf 16428
#define QUEUE_ERROR_TYPEf 16429
#define QUEUE_MAP_POINTERf 16430
#define QUEUE_MASKf 16431
#define QUEUE_MODEf 16432
#define QUEUE_NUMf 16433
#define QUEUE_NUMBERf 16434
#define QUEUE_NUM_MASKf 16435
#define QUEUE_NUM_VALUEf 16436
#define QUEUE_OFFSETf 16437
#define QUEUE_OFFSET_PROFILE_INDEXf 16438
#define QUEUE_OUT_OF_BAA_RANGEf 16439
#define QUEUE_OUT_OF_BAA_RANGE_DISINTf 16440
#define QUEUE_OVELOAD_ERRORf 16441
#define QUEUE_OVELOAD_ERROR_DISINTf 16442
#define QUEUE_RANGE_FIRSTf 16443
#define QUEUE_RANGE_LASTf 16444
#define QUEUE_RDf 16445
#define QUEUE_RESETf 16446
#define QUEUE_SELf 16447
#define QUEUE_SET_BASEf 16448
#define QUEUE_TYPEf 16449
#define QUEUE_VALUEf 16450
#define QUEUE_WRf 16451
#define QU_CNTR_GRP0f 16452
#define QU_CNTR_GRP1f 16453
#define QU_CNTR_GRP10f 16454
#define QU_CNTR_GRP11f 16455
#define QU_CNTR_GRP12f 16456
#define QU_CNTR_GRP13f 16457
#define QU_CNTR_GRP14f 16458
#define QU_CNTR_GRP15f 16459
#define QU_CNTR_GRP2f 16460
#define QU_CNTR_GRP3f 16461
#define QU_CNTR_GRP4f 16462
#define QU_CNTR_GRP5f 16463
#define QU_CNTR_GRP6f 16464
#define QU_CNTR_GRP7f 16465
#define QU_CNTR_GRP8f 16466
#define QU_CNTR_GRP9f 16467
#define QVLAN_SPF_L3IF_MBIST_DONEf 16468
#define QVLAN_SPF_L3IF_MBIST_ENf 16469
#define QVLAN_SPF_L3IF_MBIST_GOf 16470
#define QYEL_CELL_RESETf 16471
#define QYEL_QENTRY_RESETf 16472
#define QYEL_RESETf 16473
#define Q_BIT_OFFSET0f 16474
#define Q_BIT_OFFSET1f 16475
#define Q_BYTE_OFFSET0f 16476
#define Q_BYTE_OFFSET1f 16477
#define Q_COLOR_DYNAMICf 16478
#define Q_COLOR_DYNAMIC_CELLf 16479
#define Q_COLOR_DYNAMIC_PACKETf 16480
#define Q_COLOR_ENABLEf 16481
#define Q_COLOR_ENABLE_CELLf 16482
#define Q_COLOR_ENABLE_PACKETf 16483
#define Q_COLOR_ENABLE_QENTRYf 16484
#define Q_COLOR_LIMIT_DYNAMIC_CELLf 16485
#define Q_COLOR_LIMIT_DYNAMIC_PACKETf 16486
#define Q_COLOR_LIMIT_DYNAMIC_QENTRYf 16487
#define Q_COLOR_RESUME_INDEXf 16488
#define Q_DEPTH_THRESH0f 16489
#define Q_DEPTH_THRESH1f 16490
#define Q_DEPTH_THRESH10f 16491
#define Q_DEPTH_THRESH11f 16492
#define Q_DEPTH_THRESH12f 16493
#define Q_DEPTH_THRESH13f 16494
#define Q_DEPTH_THRESH14f 16495
#define Q_DEPTH_THRESH15f 16496
#define Q_DEPTH_THRESH2f 16497
#define Q_DEPTH_THRESH3f 16498
#define Q_DEPTH_THRESH4f 16499
#define Q_DEPTH_THRESH5f 16500
#define Q_DEPTH_THRESH6f 16501
#define Q_DEPTH_THRESH7f 16502
#define Q_DEPTH_THRESH8f 16503
#define Q_DEPTH_THRESH9f 16504
#define Q_DROP_STATEf 16505
#define Q_DROP_STATE_CELLf 16506
#define Q_DROP_STATE_HIf 16507
#define Q_DROP_STATE_LOf 16508
#define Q_DROP_STATE_PACKETf 16509
#define Q_E2E_DS_ENf 16510
#define Q_E2E_DS_ENABLEf 16511
#define Q_E2E_DS_EN_CELLf 16512
#define Q_E2E_DS_EN_PACKETf 16513
#define Q_EARLY_E2E_STATE_CELLf 16514
#define Q_EARLY_E2E_STATE_PACKETf 16515
#define Q_FLUSH_ACTIVEf 16516
#define Q_FLUSH_EXTERNALf 16517
#define Q_FLUSH_ID0f 16518
#define Q_FLUSH_ID1f 16519
#define Q_FLUSH_ID2f 16520
#define Q_FLUSH_ID3f 16521
#define Q_FLUSH_ID4f 16522
#define Q_FLUSH_ID5f 16523
#define Q_FLUSH_ID6f 16524
#define Q_FLUSH_ID7f 16525
#define Q_FLUSH_NUMf 16526
#define Q_FLUSH_STATEf 16527
#define Q_LENGTH0f 16528
#define Q_LENGTH1f 16529
#define Q_LIMIT_DYNAMICf 16530
#define Q_LIMIT_DYNAMIC_CELLf 16531
#define Q_LIMIT_DYNAMIC_PACKETf 16532
#define Q_LIMIT_DYNAMIC_QENTRYf 16533
#define Q_LIMIT_ENABLEf 16534
#define Q_LIMIT_ENABLE_CELLf 16535
#define Q_LIMIT_ENABLE_PACKETf 16536
#define Q_LIMIT_ENABLE_QENTRYf 16537
#define Q_LIMIT_PRI0f 16538
#define Q_LIMIT_REDf 16539
#define Q_LIMIT_RED_CELLf 16540
#define Q_LIMIT_RED_PACKETf 16541
#define Q_LIMIT_YELLOWf 16542
#define Q_LIMIT_YELLOW_CELLf 16543
#define Q_LIMIT_YELLOW_PACKETf 16544
#define Q_MCQ_FIFO_BASEf 16545
#define Q_MET_MIN_STATEf 16546
#define Q_MINf 16547
#define Q_MIN_CELLf 16548
#define Q_MIN_COUNTf 16549
#define Q_MIN_COUNT_ALLf 16550
#define Q_MIN_COUNT_CELLf 16551
#define Q_MIN_COUNT_MSBf 16552
#define Q_MIN_COUNT_PACKETf 16553
#define Q_MIN_MSBf 16554
#define Q_MIN_PACKETf 16555
#define Q_MIN_QENTRYf 16556
#define Q_NUM0f 16557
#define Q_NUM1f 16558
#define Q_NUM2f 16559
#define Q_NUM3f 16560
#define Q_OFFSET0f 16561
#define Q_OFFSET1f 16562
#define Q_OFFSET2f 16563
#define Q_OFFSET3f 16564
#define Q_OFFSET_PROF0f 16565
#define Q_OFFSET_PROF1f 16566
#define Q_OPN_ERROR_POINTERf 16567
#define Q_OPN_ERROR_TYPEf 16568
#define Q_RDPTRf 16569
#define Q_RED_DROP_STATEf 16570
#define Q_RED_DROP_STATE_CELLf 16571
#define Q_RESET_OFFSETf 16572
#define Q_RESET_OFFSET_CELLf 16573
#define Q_RESET_OFFSET_PACKETf 16574
#define Q_RESET_SELf 16575
#define Q_RESET_VALUEf 16576
#define Q_RESET_VALUE_CELLf 16577
#define Q_RESET_VALUE_PACKETf 16578
#define Q_SEL_P1f 16579
#define Q_SEL_P2f 16580
#define Q_SEL_P3f 16581
#define Q_SEL_P34f 16582
#define Q_SEL_P35f 16583
#define Q_SEL_P36f 16584
#define Q_SEL_P37f 16585
#define Q_SEL_P4f 16586
#define Q_SHARED_ALPHA_CELLf 16587
#define Q_SHARED_ALPHA_PACKETf 16588
#define Q_SHARED_ALPHA_QENTRYf 16589
#define Q_SHARED_COUNTf 16590
#define Q_SHARED_COUNT_CELLf 16591
#define Q_SHARED_COUNT_PACKETf 16592
#define Q_SHARED_LIMITf 16593
#define Q_SHARED_LIMIT_CELLf 16594
#define Q_SHARED_LIMIT_PACKETf 16595
#define Q_SHARED_LIMIT_QENTRYf 16596
#define Q_SPIDf 16597
#define Q_TOTAL_COUNTf 16598
#define Q_TOTAL_COUNT_CELLf 16599
#define Q_TOTAL_COUNT_PACKETf 16600
#define Q_TYPEf 16601
#define Q_TYPE_MASKf 16602
#define Q_VLD0f 16603
#define Q_VLD1f 16604
#define Q_VLD2f 16605
#define Q_VLD3f 16606
#define Q_WAS_FLUSHEDf 16607
#define Q_WRPTRf 16608
#define Q_WR_LENGTHf 16609
#define Q_WR_OFFSETf 16610
#define Q_YELLOW_DROP_STATEf 16611
#define Q_YELLOW_DROP_STATE_CELLf 16612
#define R2R_ERR_CHAR_CNTf 16613
#define R2R_ERR_CHAR_CNT_RESETf 16614
#define R2W_NOPSf 16615
#define RAf 16616
#define RAM0_0_TMf 16617
#define RAM0_1_TMf 16618
#define RAM0_CT0f 16619
#define RAM0_CT1f 16620
#define RAM0_CT2f 16621
#define RAM0_DCMf 16622
#define RAM0_PMf 16623
#define RAM0_PSM_VDDf 16624
#define RAM0_SAMf 16625
#define RAM0_TMf 16626
#define RAM0_WWf 16627
#define RAM10_DCMf 16628
#define RAM10_PMf 16629
#define RAM10_PSM_VDDf 16630
#define RAM10_TMf 16631
#define RAM11_DCMf 16632
#define RAM11_PMf 16633
#define RAM11_PSM_VDDf 16634
#define RAM11_TMf 16635
#define RAM12_DCMf 16636
#define RAM12_PMf 16637
#define RAM12_PSM_VDDf 16638
#define RAM12_TMf 16639
#define RAM13_DCMf 16640
#define RAM13_PMf 16641
#define RAM13_PSM_VDDf 16642
#define RAM13_TMf 16643
#define RAM14_DCMf 16644
#define RAM14_PMf 16645
#define RAM14_PSM_VDDf 16646
#define RAM14_TMf 16647
#define RAM15_DCMf 16648
#define RAM15_PMf 16649
#define RAM15_PSM_VDDf 16650
#define RAM15_TMf 16651
#define RAM1_0_TMf 16652
#define RAM1_1_TMf 16653
#define RAM1_CT0f 16654
#define RAM1_CT1f 16655
#define RAM1_CT2f 16656
#define RAM1_DCMf 16657
#define RAM1_PMf 16658
#define RAM1_PSM_VDDf 16659
#define RAM1_SAMf 16660
#define RAM1_TMf 16661
#define RAM2_0_TMf 16662
#define RAM2_1_TMf 16663
#define RAM2_CT0f 16664
#define RAM2_CT1f 16665
#define RAM2_CT2f 16666
#define RAM2_DCMf 16667
#define RAM2_PMf 16668
#define RAM2_PSM_VDDf 16669
#define RAM2_SAMf 16670
#define RAM2_TMf 16671
#define RAM3_0_TMf 16672
#define RAM3_1_TMf 16673
#define RAM3_CT0f 16674
#define RAM3_CT1f 16675
#define RAM3_CT2f 16676
#define RAM3_DCMf 16677
#define RAM3_PMf 16678
#define RAM3_PSM_VDDf 16679
#define RAM3_SAMf 16680
#define RAM3_TMf 16681
#define RAM4_0_TMf 16682
#define RAM4_1_TMf 16683
#define RAM4_DCMf 16684
#define RAM4_PMf 16685
#define RAM4_PSM_VDDf 16686
#define RAM4_TMf 16687
#define RAM5_0_TMf 16688
#define RAM5_1_TMf 16689
#define RAM5_DCMf 16690
#define RAM5_PMf 16691
#define RAM5_PSM_VDDf 16692
#define RAM5_TMf 16693
#define RAM6_0_TMf 16694
#define RAM6_1_TMf 16695
#define RAM6_DCMf 16696
#define RAM6_PMf 16697
#define RAM6_PSM_VDDf 16698
#define RAM6_TMf 16699
#define RAM7_0_TMf 16700
#define RAM7_1_TMf 16701
#define RAM7_DCMf 16702
#define RAM7_PMf 16703
#define RAM7_PSM_VDDf 16704
#define RAM7_TMf 16705
#define RAM8_DCMf 16706
#define RAM8_PMf 16707
#define RAM8_PSM_VDDf 16708
#define RAM8_TMf 16709
#define RAM9_DCMf 16710
#define RAM9_PMf 16711
#define RAM9_PSM_VDDf 16712
#define RAM9_TMf 16713
#define RAM_0_DCMf 16714
#define RAM_0_PMf 16715
#define RAM_0_PSM_VDDf 16716
#define RAM_0_TMf 16717
#define RAM_1_DCMf 16718
#define RAM_1_PMf 16719
#define RAM_1_TMf 16720
#define RAM_2_DCMf 16721
#define RAM_2_PMf 16722
#define RAM_2_TMf 16723
#define RAM_3_DCMf 16724
#define RAM_3_PMf 16725
#define RAM_3_TMf 16726
#define RAM_BOTTOM_PDAHf 16727
#define RAM_DONEf 16728
#define RAM_PDAHf 16729
#define RAM_TESTf 16730
#define RAM_TEST_FAILf 16731
#define RAM_TMf 16732
#define RAM_TOP_PDAHf 16733
#define RANDGEN_A_CORRECTED_ERRORf 16734
#define RANDGEN_A_CORRECTED_ERROR_DISINTf 16735
#define RANDGEN_A_FORCE_UNCORRECTABLE_ERRORf 16736
#define RANDGEN_A_UNCORRECTED_ERRORf 16737
#define RANDGEN_A_UNCORRECTED_ERROR_DISINTf 16738
#define RANDGEN_B_CORRECTED_ERRORf 16739
#define RANDGEN_B_CORRECTED_ERROR_DISINTf 16740
#define RANDGEN_B_FORCE_UNCORRECTABLE_ERRORf 16741
#define RANDGEN_B_UNCORRECTED_ERRORf 16742
#define RANDGEN_B_UNCORRECTED_ERROR_DISINTf 16743
#define RANDGEN_C_CORRECTED_ERRORf 16744
#define RANDGEN_C_CORRECTED_ERROR_DISINTf 16745
#define RANDGEN_C_FORCE_UNCORRECTABLE_ERRORf 16746
#define RANDGEN_C_UNCORRECTED_ERRORf 16747
#define RANDGEN_C_UNCORRECTED_ERROR_DISINTf 16748
#define RANDGEN_ENABLE_ECCf 16749
#define RANDGEN_MEM_TMf 16750
#define RANDOM_SLAVE_STRETCHf 16751
#define RAND_ENTRYf 16752
#define RAND_NUMf 16753
#define RANGEf 16754
#define RANGE_0_PARITY_BITSf 16755
#define RANGE_10_PARITY_BITSf 16756
#define RANGE_11_PARITY_BITSf 16757
#define RANGE_12_PARITY_BITSf 16758
#define RANGE_13_PARITY_BITSf 16759
#define RANGE_14_PARITY_BITSf 16760
#define RANGE_15_PARITY_BITSf 16761
#define RANGE_16_PARITY_BITSf 16762
#define RANGE_17_PARITY_BITSf 16763
#define RANGE_18_PARITY_BITSf 16764
#define RANGE_19_PARITY_BITSf 16765
#define RANGE_1_PARITY_BITSf 16766
#define RANGE_20_PARITY_BITSf 16767
#define RANGE_21_PARITY_BITSf 16768
#define RANGE_22_PARITY_BITSf 16769
#define RANGE_23_PARITY_BITSf 16770
#define RANGE_24_PARITY_BITSf 16771
#define RANGE_25_PARITY_BITSf 16772
#define RANGE_26_PARITY_BITSf 16773
#define RANGE_27_PARITY_BITSf 16774
#define RANGE_28_PARITY_BITSf 16775
#define RANGE_29_PARITY_BITSf 16776
#define RANGE_2_PARITY_BITSf 16777
#define RANGE_30_PARITY_BITSf 16778
#define RANGE_31_PARITY_BITSf 16779
#define RANGE_3_PARITY_BITSf 16780
#define RANGE_4_PARITY_BITSf 16781
#define RANGE_5_PARITY_BITSf 16782
#define RANGE_6_PARITY_BITSf 16783
#define RANGE_7_PARITY_BITSf 16784
#define RANGE_8_PARITY_BITSf 16785
#define RANGE_9_PARITY_BITSf 16786
#define RARP_ETHERTYPEf 16787
#define RATEf 16788
#define RATE20f 16789
#define RATE_CMD_CNTf 16790
#define RATE_DELTA_MAX_INDEXf 16791
#define RATE_MASKf 16792
#define RATE_MAX_DELTAf 16793
#define RATE_SHIFTf 16794
#define RATE_SHIFT_MSBf 16795
#define RATE_UPDATE_SCALEf 16796
#define RATE_UPDATE_SCALE_DIRf 16797
#define RATE_VALUEf 16798
#define RAW_LINK_STATUSf 16799
#define RAW_LINK_STATUS_CHANGEf 16800
#define RAW_LINK_STATUS_DISINTf 16801
#define RAW_LINK_STATUS_STICKYf 16802
#define RBCf 16803
#define RBC_DISINTf 16804
#define RBC_SELf 16805
#define RBENQR_CORRECTED_ERRORf 16806
#define RBENQR_CORRECTED_ERROR_DISINTf 16807
#define RBENQR_ENABLE_ECCf 16808
#define RBENQR_FORCE_UNCORRECTABLE_ERRORf 16809
#define RBENQR_UNCORRECTED_ERRORf 16810
#define RBENQR_UNCORRECTED_ERROR_DISINTf 16811
#define RBRIDGE_NICKNAMEf 16812
#define RBR_THR_DLLf 16813
#define RBUSf 16814
#define RBUS0_HITf 16815
#define RBUS0_PERRf 16816
#define RBUS0_VALIDf 16817
#define RBUS1_HITf 16818
#define RBUS1_PERRf 16819
#define RBUS1_VALIDf 16820
#define RBUS_EN_19_12f 16821
#define RBUS_PARf 16822
#define RBUS_SYNC_DLYf 16823
#define RB_ENQREQ_FIFO_THRESHOLDf 16824
#define RB_ENQR_BPf 16825
#define RB_ENQR_FIFO_OVERFLOWf 16826
#define RB_ENQR_FIFO_OVERFLOW_DISINTf 16827
#define RB_ENQR_HIGH_WATERMARKf 16828
#define RB_ENQR_HIGH_WATERMARK_UPDf 16829
#define RB_ENQR_LEVELf 16830
#define RB_ENQ_TMf 16831
#define RB_HALT_STATUSf 16832
#define RB_STATUSf 16833
#define RB_STATUS_DISINTf 16834
#define RB_TAGf 16835
#define RB_TREX2_DEBUG_ENABLEf 16836
#define RCSELf 16837
#define RCV_COS_BYTES_CORRECTED_ERRORf 16838
#define RCV_COS_BYTES_CORRECTED_ERROR_DISINTf 16839
#define RCV_COS_BYTES_ENABLE_ECCf 16840
#define RCV_COS_BYTES_FORCE_UNCORRECTABLE_ERRORf 16841
#define RCV_COS_BYTES_INITf 16842
#define RCV_COS_BYTES_INIT_DONEf 16843
#define RCV_COS_BYTES_UNCORRECTED_ERRORf 16844
#define RCV_COS_BYTES_UNCORRECTED_ERROR_DISINTf 16845
#define RCV_COS_PKTS_CORRECTED_ERRORf 16846
#define RCV_COS_PKTS_CORRECTED_ERROR_DISINTf 16847
#define RCV_COS_PKTS_ENABLE_ECCf 16848
#define RCV_COS_PKTS_FORCE_UNCORRECTABLE_ERRORf 16849
#define RCV_COS_PKTS_INITf 16850
#define RCV_COS_PKTS_INIT_DONEf 16851
#define RCV_COS_PKTS_UNCORRECTED_ERRORf 16852
#define RCV_COS_PKTS_UNCORRECTED_ERROR_DISINTf 16853
#define RCV_DROP_AGG_CORRECTED_ERRORf 16854
#define RCV_DROP_AGG_CORRECTED_ERROR_DISINTf 16855
#define RCV_DROP_AGG_ENABLE_ECCf 16856
#define RCV_DROP_AGG_FORCE_UNCORRECTABLE_ERRORf 16857
#define RCV_DROP_AGG_INITf 16858
#define RCV_DROP_AGG_INIT_DONEf 16859
#define RCV_DROP_AGG_UNCORRECTED_ERRORf 16860
#define RCV_DROP_AGG_UNCORRECTED_ERROR_DISINTf 16861
#define RCV_DROP_BYTES_CORRECTED_ERRORf 16862
#define RCV_DROP_BYTES_CORRECTED_ERROR_DISINTf 16863
#define RCV_DROP_BYTES_ENABLE_ECCf 16864
#define RCV_DROP_BYTES_FORCE_UNCORRECTABLE_ERRORf 16865
#define RCV_DROP_BYTES_INITf 16866
#define RCV_DROP_BYTES_INIT_DONEf 16867
#define RCV_DROP_BYTES_UNCORRECTED_ERRORf 16868
#define RCV_DROP_BYTES_UNCORRECTED_ERROR_DISINTf 16869
#define RCV_DROP_PKTS_CORRECTED_ERRORf 16870
#define RCV_DROP_PKTS_CORRECTED_ERROR_DISINTf 16871
#define RCV_DROP_PKTS_ENABLE_ECCf 16872
#define RCV_DROP_PKTS_FORCE_UNCORRECTABLE_ERRORf 16873
#define RCV_DROP_PKTS_INITf 16874
#define RCV_DROP_PKTS_INIT_DONEf 16875
#define RCV_DROP_PKTS_UNCORRECTED_ERRORf 16876
#define RCV_DROP_PKTS_UNCORRECTED_ERROR_DISINTf 16877
#define RCV_HIGIG_CMD_STATS_CORRECTED_ERRORf 16878
#define RCV_HIGIG_CMD_STATS_CORRECTED_ERROR_DISINTf 16879
#define RCV_HIGIG_CMD_STATS_ENABLE_ECCf 16880
#define RCV_HIGIG_CMD_STATS_FORCE_UNCORRECTABLE_ERRORf 16881
#define RCV_HIGIG_CMD_STATS_INITf 16882
#define RCV_HIGIG_CMD_STATS_INIT_DONEf 16883
#define RCV_HIGIG_CMD_STATS_UNCORRECTED_ERRORf 16884
#define RCV_HIGIG_CMD_STATS_UNCORRECTED_ERROR_DISINTf 16885
#define RCV_IPHCKS_CORRECTED_ERRORf 16886
#define RCV_IPHCKS_CORRECTED_ERROR_DISINTf 16887
#define RCV_IPHCKS_ENABLE_ECCf 16888
#define RCV_IPHCKS_FORCE_UNCORRECTABLE_ERRORf 16889
#define RCV_IPHCKS_INITf 16890
#define RCV_IPHCKS_INIT_DONEf 16891
#define RCV_IPHCKS_UNCORRECTED_ERRORf 16892
#define RCV_IPHCKS_UNCORRECTED_ERROR_DISINTf 16893
#define RCV_IP_STATS_CORRECTED_ERRORf 16894
#define RCV_IP_STATS_CORRECTED_ERROR_DISINTf 16895
#define RCV_IP_STATS_ENABLE_ECCf 16896
#define RCV_IP_STATS_FORCE_UNCORRECTABLE_ERRORf 16897
#define RCV_IP_STATS_INITf 16898
#define RCV_IP_STATS_INIT_DONEf 16899
#define RCV_IP_STATS_UNCORRECTED_ERRORf 16900
#define RCV_IP_STATS_UNCORRECTED_ERROR_DISINTf 16901
#define RCV_L2_BYTES_CORRECTED_ERRORf 16902
#define RCV_L2_BYTES_CORRECTED_ERROR_DISINTf 16903
#define RCV_L2_BYTES_ENABLE_ECCf 16904
#define RCV_L2_BYTES_FORCE_UNCORRECTABLE_ERRORf 16905
#define RCV_L2_BYTES_INITf 16906
#define RCV_L2_BYTES_INIT_DONEf 16907
#define RCV_L2_BYTES_UNCORRECTED_ERRORf 16908
#define RCV_L2_BYTES_UNCORRECTED_ERROR_DISINTf 16909
#define RCV_L2_PKTS_CORRECTED_ERRORf 16910
#define RCV_L2_PKTS_CORRECTED_ERROR_DISINTf 16911
#define RCV_L2_PKTS_ENABLE_ECCf 16912
#define RCV_L2_PKTS_FORCE_UNCORRECTABLE_ERRORf 16913
#define RCV_L2_PKTS_INITf 16914
#define RCV_L2_PKTS_INIT_DONEf 16915
#define RCV_L2_PKTS_UNCORRECTED_ERRORf 16916
#define RCV_L2_PKTS_UNCORRECTED_ERROR_DISINTf 16917
#define RCV_SKIP_STOP_STATS_INITf 16918
#define RCV_SKIP_STOP_STATS_INIT_DONEf 16919
#define RCV_SM_STATEf 16920
#define RCV_VLAN_STATS_CORRECTED_ERRORf 16921
#define RCV_VLAN_STATS_CORRECTED_ERROR_DISINTf 16922
#define RCV_VLAN_STATS_ENABLE_ECCf 16923
#define RCV_VLAN_STATS_FORCE_UNCORRECTABLE_ERRORf 16924
#define RCV_VLAN_STATS_INITf 16925
#define RCV_VLAN_STATS_INIT_DONEf 16926
#define RCV_VLAN_STATS_UNCORRECTED_ERRORf 16927
#define RCV_VLAN_STATS_UNCORRECTED_ERROR_DISINTf 16928
#define RCYC_ENf 16929
#define RD72_IPf 16930
#define RDACKf 16931
#define RDBGC0_CORRECTED_ERRORf 16932
#define RDBGC0_CORRECTED_ERROR_DISINTf 16933
#define RDBGC0_ENABLE_ECCf 16934
#define RDBGC0_FORCE_UNCORRECTABLE_ERRORf 16935
#define RDBGC0_INITf 16936
#define RDBGC0_INIT_DONEf 16937
#define RDBGC0_UNCORRECTED_ERRORf 16938
#define RDBGC0_UNCORRECTED_ERROR_DISINTf 16939
#define RDBGC1_CORRECTED_ERRORf 16940
#define RDBGC1_CORRECTED_ERROR_DISINTf 16941
#define RDBGC1_ENABLE_ECCf 16942
#define RDBGC1_FORCE_UNCORRECTABLE_ERRORf 16943
#define RDBGC1_INITf 16944
#define RDBGC1_INIT_DONEf 16945
#define RDBGC1_UNCORRECTED_ERRORf 16946
#define RDBGC1_UNCORRECTED_ERROR_DISINTf 16947
#define RDBGC2_CORRECTED_ERRORf 16948
#define RDBGC2_CORRECTED_ERROR_DISINTf 16949
#define RDBGC2_ENABLE_ECCf 16950
#define RDBGC2_FORCE_UNCORRECTABLE_ERRORf 16951
#define RDBGC2_INITf 16952
#define RDBGC2_INIT_DONEf 16953
#define RDBGC2_UNCORRECTED_ERRORf 16954
#define RDBGC2_UNCORRECTED_ERROR_DISINTf 16955
#define RDBGC3_CORRECTED_ERRORf 16956
#define RDBGC3_CORRECTED_ERROR_DISINTf 16957
#define RDBGC3_ENABLE_ECCf 16958
#define RDBGC3_FORCE_UNCORRECTABLE_ERRORf 16959
#define RDBGC3_INITf 16960
#define RDBGC3_INIT_DONEf 16961
#define RDBGC3_UNCORRECTED_ERRORf 16962
#define RDBGC3_UNCORRECTED_ERROR_DISINTf 16963
#define RDBGC4_CORRECTED_ERRORf 16964
#define RDBGC4_CORRECTED_ERROR_DISINTf 16965
#define RDBGC4_ENABLE_ECCf 16966
#define RDBGC4_FORCE_UNCORRECTABLE_ERRORf 16967
#define RDBGC4_INITf 16968
#define RDBGC4_INIT_DONEf 16969
#define RDBGC4_UNCORRECTED_ERRORf 16970
#define RDBGC4_UNCORRECTED_ERROR_DISINTf 16971
#define RDBGC5_CORRECTED_ERRORf 16972
#define RDBGC5_CORRECTED_ERROR_DISINTf 16973
#define RDBGC5_ENABLE_ECCf 16974
#define RDBGC5_FORCE_UNCORRECTABLE_ERRORf 16975
#define RDBGC5_INITf 16976
#define RDBGC5_INIT_DONEf 16977
#define RDBGC5_UNCORRECTED_ERRORf 16978
#define RDBGC5_UNCORRECTED_ERROR_DISINTf 16979
#define RDBGC6_CORRECTED_ERRORf 16980
#define RDBGC6_CORRECTED_ERROR_DISINTf 16981
#define RDBGC6_ENABLE_ECCf 16982
#define RDBGC6_FORCE_UNCORRECTABLE_ERRORf 16983
#define RDBGC6_INITf 16984
#define RDBGC6_INIT_DONEf 16985
#define RDBGC6_UNCORRECTED_ERRORf 16986
#define RDBGC6_UNCORRECTED_ERROR_DISINTf 16987
#define RDBGC7_CORRECTED_ERRORf 16988
#define RDBGC7_CORRECTED_ERROR_DISINTf 16989
#define RDBGC7_ENABLE_ECCf 16990
#define RDBGC7_FORCE_UNCORRECTABLE_ERRORf 16991
#define RDBGC7_INITf 16992
#define RDBGC7_INIT_DONEf 16993
#define RDBGC7_UNCORRECTED_ERRORf 16994
#define RDBGC7_UNCORRECTED_ERROR_DISINTf 16995
#define RDBGC8_CORRECTED_ERRORf 16996
#define RDBGC8_CORRECTED_ERROR_DISINTf 16997
#define RDBGC8_ENABLE_ECCf 16998
#define RDBGC8_FORCE_UNCORRECTABLE_ERRORf 16999
#define RDBGC8_INITf 17000
#define RDBGC8_INIT_DONEf 17001
#define RDBGC8_UNCORRECTED_ERRORf 17002
#define RDBGC8_UNCORRECTED_ERROR_DISINTf 17003
#define RDBGC_MEM_INST0_PAR_ERRf 17004
#define RDBGC_MEM_INST1_PAR_ERRf 17005
#define RDBGC_MEM_INST2_PAR_ERRf 17006
#define RDBGC_TRIGGER_RESERVEDf 17007
#define RDDATA72_INST_OPCf 17008
#define RDEERRORPOINTERf 17009
#define RDELTA_CORRECTED_ERRORf 17010
#define RDELTA_CORRECTED_ERROR_DISINTf 17011
#define RDELTA_ENABLE_ECCf 17012
#define RDELTA_FORCE_UNCORRECTABLE_ERRORf 17013
#define RDELTA_MEM_TMf 17014
#define RDELTA_UNCORRECTED_ERRORf 17015
#define RDELTA_UNCORRECTED_ERROR_DISINTf 17016
#define RDEOVERLIMITDROPCNTf 17017
#define RDEPARITYERRORBMf 17018
#define RDEPARITYERRORPTRf 17019
#define RDEQFULLDROPCNTf 17020
#define RDEQPKTCNTf 17021
#define RDERDLIMITf 17022
#define RDETHDIDROPCNTf 17023
#define RDETHDODROPCNTf 17024
#define RDE_ERR_ENf 17025
#define RDE_PAR_ERRf 17026
#define RDISC_CAUSEf 17027
#define RDMASK72_INST_OPCf 17028
#define RDMFf 17029
#define RDMRf 17030
#define RDPf 17031
#define RDPTRf 17032
#define RDPTRWRAPf 17033
#define RDPTR_OFFSETf 17034
#define RDROPf 17035
#define RDROP_DISINTf 17036
#define RDROP_SELf 17037
#define RDRTNQ_EMPTYf 17038
#define RDRTNQ_ENDOFCELLf 17039
#define RDRTNQ_ENDOFCELL_FLAGSf 17040
#define RDRTNQ_FULLf 17041
#define RDRTNQ_MARGINf 17042
#define RDRTNQ_POP_ERRORf 17043
#define RDRTNQ_POP_STATE_0f 17044
#define RDRTNQ_POP_STATE_1f 17045
#define RDRTNQ_POP_STATE_2f 17046
#define RDRTNQ_POP_STATE_3f 17047
#define RDRTNQ_PUSH_ERRORf 17048
#define RDRTNQ_PUSH_STATE_0f 17049
#define RDRTNQ_PUSH_STATE_1f 17050
#define RDRTNQ_PUSH_STATE_2f 17051
#define RDRTNQ_PUSH_STATE_3f 17052
#define RDRTNQ_READ_PTRf 17053
#define RDRTNQ_WRITE_PTRf 17054
#define RDRTN_DLY_CYCLESf 17055
#define RDRTN_DLY_ENf 17056
#define RDSCLKf 17057
#define RDWR_EQ_FLAGf 17058
#define RDWR_FIFO_EQ_RSTf 17059
#define RD_BRST_ENf 17060
#define RD_BYTE_COUNTf 17061
#define RD_DATAf 17062
#define RD_DISABLEf 17063
#define RD_EN_BIST_RSLTSf 17064
#define RD_MARGINf 17065
#define RD_PHASEf 17066
#define RD_PTRf 17067
#define REf 17068
#define READPOINTERf 17069
#define READREQ_PLD_SIZEf 17070
#define READYf 17071
#define READ_DATAf 17072
#define READ_DATA_READY_QUEUEf 17073
#define READ_DONEf 17074
#define READ_FIFO_EMPTYf 17075
#define READ_FIFO_FULLf 17076
#define READ_FIFO_POP_ERRORf 17077
#define READ_FIFO_PUSH_ERRORf 17078
#define READ_LATENCYf 17079
#define READ_POINTERf 17080
#define READ_PTRSf 17081
#define READ_PTRS_ZEROf 17082
#define READ_STARTf 17083
#define REASMBCNTf 17084
#define REASONSf 17085
#define REASONS_KEY_HIGHf 17086
#define REASONS_KEY_LOWf 17087
#define REASONS_MASKf 17088
#define REASONS_MASK_HIGHf 17089
#define REASONS_MASK_LOWf 17090
#define REASSEMBLY_MATRIX_TMf 17091
#define REASSEMBLY_OVERFLOW_ERR_Af 17092
#define REASSEMBLY_OVERFLOW_ERR_A_DINSTf 17093
#define REASSEMBLY_OVERFLOW_ERR_Bf 17094
#define REASSEMBLY_OVERFLOW_ERR_B_DINSTf 17095
#define REASSIGNMENTSf 17096
#define RECALCf 17097
#define RECEIVE_18_BYTE_PKTSf 17098
#define RECORD0_ADDR_SELf 17099
#define RECORD0_EVENT_SELf 17100
#define RECORD0_SEGMENT_SELf 17101
#define RECORD1_ADDR_SELf 17102
#define RECORD1_EVENT_SELf 17103
#define RECORD1_SEGMENT_SELf 17104
#define RECORD2_ADDR_SELf 17105
#define RECORD2_EVENT_SELf 17106
#define RECORD2_SEGMENT_SELf 17107
#define RECORDLOOKUP_CORRECTED_ERRORf 17108
#define RECORDLOOKUP_CORRECTED_ERROR_DISINTf 17109
#define RECORDLOOKUP_ECC_ERROR_ADDRESSf 17110
#define RECORDLOOKUP_ENABLE_ECCf 17111
#define RECORDLOOKUP_FORCE_UNCORRECTABLE_ERRORf 17112
#define RECORDLOOKUP_UNCORRECTED_ERRORf 17113
#define RECORDLOOKUP_UNCORRECTED_ERROR_DISINTf 17114
#define RECORD_MEM_TMf 17115
#define REDf 17116
#define REDIRECTEDf 17117
#define REDIRECTIONf 17118
#define REDIRECTION_DGLPf 17119
#define REDIRECTION_HIf 17120
#define REDIRECTION_LOf 17121
#define REDIRECTION_NHf 17122
#define REDIRECTION_NHIf 17123
#define REDIRECTION_PROFILE_INDEXf 17124
#define REDIRECTION_TYPEf 17125
#define REDIRECT_COSf 17126
#define REDIRECT_DROP_PRECEDENCEf 17127
#define REDIRECT_EGRf 17128
#define REDIRECT_INT_PRIf 17129
#define REDIRECT_INT_PRI_SELf 17130
#define REDIRECT_TO_NHIf 17131
#define REDIRECT_TYPEf 17132
#define REDUCED_MAIDf 17133
#define RED_DROPENDPOINTf 17134
#define RED_DROPSTARTPOINTf 17135
#define RED_MARKEDf 17136
#define RED_MAXDROPRATEf 17137
#define REFCLKOUTf 17138
#define REFCOMP_PWRDNf 17139
#define REFCOUNTf 17140
#define REFDIVf 17141
#define REFMULTICOSf 17142
#define REFOUT_ENf 17143
#define REFPARITYf 17144
#define REFRESHf 17145
#define REFRESHCOUNTf 17146
#define REFRESH_CYCLE_PERIODf 17147
#define REFRESH_ENf 17148
#define REFRESH_ENABLEf 17149
#define REFRESH_ERRORf 17150
#define REFRESH_ERROR_DISINTf 17151
#define REFRESH_GRANf 17152
#define REFRESH_HOLDOFFf 17153
#define REFRESH_INTERVALf 17154
#define REFRESH_LATENCYf 17155
#define REFRESH_MODEf 17156
#define REFRESH_OVERRIDEf 17157
#define REFRESH_TIMER_MAXf 17158
#define REFSELf 17159
#define REF_TERM_SELf 17160
#define REGEN_CRCf 17161
#define REG_HARD_CORE_RST_Nf 17162
#define RELATIVE_WFQf 17163
#define RELEASE_ALL_CREDITSf 17164
#define RELOCK_DLLf 17165
#define REMAPPED_SFI_NUM_0f 17166
#define REMAP_CLASS_Af 17167
#define REMAP_CLASS_Bf 17168
#define REMAP_LINKENf 17169
#define REMAP_LINKEN_MASKf 17170
#define REMAP_LINKEN_VALUEf 17171
#define REMAP_PORT_0f 17172
#define REMAP_PORT_1f 17173
#define REMAP_PORT_10f 17174
#define REMAP_PORT_11f 17175
#define REMAP_PORT_12f 17176
#define REMAP_PORT_13f 17177
#define REMAP_PORT_14f 17178
#define REMAP_PORT_15f 17179
#define REMAP_PORT_16f 17180
#define REMAP_PORT_17f 17181
#define REMAP_PORT_18f 17182
#define REMAP_PORT_19f 17183
#define REMAP_PORT_2f 17184
#define REMAP_PORT_20f 17185
#define REMAP_PORT_21f 17186
#define REMAP_PORT_22f 17187
#define REMAP_PORT_23f 17188
#define REMAP_PORT_24f 17189
#define REMAP_PORT_25f 17190
#define REMAP_PORT_26f 17191
#define REMAP_PORT_27f 17192
#define REMAP_PORT_28f 17193
#define REMAP_PORT_29f 17194
#define REMAP_PORT_3f 17195
#define REMAP_PORT_30f 17196
#define REMAP_PORT_31f 17197
#define REMAP_PORT_32f 17198
#define REMAP_PORT_33f 17199
#define REMAP_PORT_34f 17200
#define REMAP_PORT_35f 17201
#define REMAP_PORT_36f 17202
#define REMAP_PORT_37f 17203
#define REMAP_PORT_38f 17204
#define REMAP_PORT_39f 17205
#define REMAP_PORT_4f 17206
#define REMAP_PORT_40f 17207
#define REMAP_PORT_41f 17208
#define REMAP_PORT_42f 17209
#define REMAP_PORT_43f 17210
#define REMAP_PORT_44f 17211
#define REMAP_PORT_45f 17212
#define REMAP_PORT_46f 17213
#define REMAP_PORT_47f 17214
#define REMAP_PORT_48f 17215
#define REMAP_PORT_49f 17216
#define REMAP_PORT_5f 17217
#define REMAP_PORT_50f 17218
#define REMAP_PORT_51f 17219
#define REMAP_PORT_52f 17220
#define REMAP_PORT_53f 17221
#define REMAP_PORT_54f 17222
#define REMAP_PORT_55f 17223
#define REMAP_PORT_56f 17224
#define REMAP_PORT_57f 17225
#define REMAP_PORT_58f 17226
#define REMAP_PORT_59f 17227
#define REMAP_PORT_6f 17228
#define REMAP_PORT_60f 17229
#define REMAP_PORT_61f 17230
#define REMAP_PORT_62f 17231
#define REMAP_PORT_63f 17232
#define REMAP_PORT_7f 17233
#define REMAP_PORT_8f 17234
#define REMAP_PORT_9f 17235
#define REMARK_CFIf 17236
#define REMARK_DOT1Pf 17237
#define REMARK_OUTER_DOT1Pf 17238
#define REMARK_OUTER_DSCPf 17239
#define REMOTEf 17240
#define REMOTEFAULTDISABLEf 17241
#define REMOTEFAULTSTATf 17242
#define REMOTE_CPU_ENf 17243
#define REMOTE_FAULT_DISABLEf 17244
#define REMOTE_FAULT_STATUSf 17245
#define REMOTE_LPBK_LEAK_ENBf 17246
#define REMOTE_SRCMODIDf 17247
#define REMOTE_TERM_GPPf 17248
#define REMOTE_TRUNKf 17249
#define REMOTE_TRUNK_1f 17250
#define REMOVE_FAILOVER_LPBKf 17251
#define REMOVE_HG_HDR_SRC_PORTf 17252
#define REMOVE_INNER_TAGf 17253
#define REMOVE_MH_SRC_PORTf 17254
#define REMOVE_SGLP_FROM_L3_BITMAPf 17255
#define REPEAT_MODEf 17256
#define REPLACED_ASSOC_DATAf 17257
#define REPLACE_MODULE_IDf 17258
#define REPLACE_PBM_BC_TYPEf 17259
#define REPLACE_PORT_TGIDf 17260
#define REPLAY_CONTROLf 17261
#define REPLAY_PROTECT_WINDOWf 17262
#define REPLICATIONSf 17263
#define REPLICATION_COSf 17264
#define REPLICATION_COUNTf 17265
#define REPLICATION_COUNT_ENf 17266
#define REPLICATION_ENABLEf 17267
#define REPLICATION_FAIL_MGIDf 17268
#define REPLICATION_FAIL_SELECTf 17269
#define REPLICATION_LIMITf 17270
#define REPLICATION_OVER_LIMITf 17271
#define REPLICATION_OVER_LIMIT_MASKf 17272
#define REPLICATION_PORTf 17273
#define REPLICATION_SRCH_FAILf 17274
#define REPLICATION_SRCH_FAIL_MASKf 17275
#define REPLICATION_TYPEf 17276
#define REPL_QUANTA_SELf 17277
#define REQf 17278
#define REQP_BUFFER_TMf 17279
#define REQUESTf 17280
#define REQUESTCOUNTf 17281
#define REQ_CNTf 17282
#define REQ_DEMAND_CMD_CNTf 17283
#define REQ_LENGTH_CMD_CNTf 17284
#define REQ_OI_SELf 17285
#define REQ_RESP_ADDED_LATENCYf 17286
#define REQ_TBL_LKUPf 17287
#define RESERVEf 17288
#define RESERVEDf 17289
#define RESERVED0f 17290
#define RESERVED1f 17291
#define RESERVED2f 17292
#define RESERVED20f 17293
#define RESERVED25f 17294
#define RESERVED3f 17295
#define RESERVED4f 17296
#define RESERVEDDWf 17297
#define RESERVEDDW_MASKf 17298
#define RESERVED_0f 17299
#define RESERVED_0_Af 17300
#define RESERVED_0_Bf 17301
#define RESERVED_0_LWRf 17302
#define RESERVED_0_MASKf 17303
#define RESERVED_0_UPRf 17304
#define RESERVED_1f 17305
#define RESERVED_106f 17306
#define RESERVED_148f 17307
#define RESERVED_16f 17308
#define RESERVED_19f 17309
#define RESERVED_193f 17310
#define RESERVED_1_CH0f 17311
#define RESERVED_1_CH1f 17312
#define RESERVED_1_CH2f 17313
#define RESERVED_1_CH3f 17314
#define RESERVED_1_LWRf 17315
#define RESERVED_1_MASKf 17316
#define RESERVED_1_UPRf 17317
#define RESERVED_2f 17318
#define RESERVED_21f 17319
#define RESERVED_29f 17320
#define RESERVED_2_1f 17321
#define RESERVED_2_CH0f 17322
#define RESERVED_2_CH1f 17323
#define RESERVED_2_CH2f 17324
#define RESERVED_2_CH3f 17325
#define RESERVED_2_LWRf 17326
#define RESERVED_2_UPRf 17327
#define RESERVED_3f 17328
#define RESERVED_31_1f 17329
#define RESERVED_3_CH0f 17330
#define RESERVED_3_CH1f 17331
#define RESERVED_3_CH2f 17332
#define RESERVED_3_CH3f 17333
#define RESERVED_3_LWRf 17334
#define RESERVED_3_UPRf 17335
#define RESERVED_4f 17336
#define RESERVED_40f 17337
#define RESERVED_42f 17338
#define RESERVED_43f 17339
#define RESERVED_5f 17340
#define RESERVED_5_4f 17341
#define RESERVED_6f 17342
#define RESERVED_7f 17343
#define RESERVED_AUX_ARB_CONTROL_2f 17344
#define RESERVED_BC_INDEXf 17345
#define RESERVED_BITf 17346
#define RESERVED_BIT6f 17347
#define RESERVED_BITSf 17348
#define RESERVED_BIT_0f 17349
#define RESERVED_BIT_1f 17350
#define RESERVED_BIT_2f 17351
#define RESERVED_BIT_3f 17352
#define RESERVED_BIT_4f 17353
#define RESERVED_CTLf 17354
#define RESERVED_DATAf 17355
#define RESERVED_DATA0f 17356
#define RESERVED_DATA00f 17357
#define RESERVED_DATA01f 17358
#define RESERVED_DATA1f 17359
#define RESERVED_DEBUGf 17360
#define RESERVED_DISCf 17361
#define RESERVED_ECMP_PTRf 17362
#define RESERVED_ECMP_PTR0f 17363
#define RESERVED_ECMP_PTR1f 17364
#define RESERVED_EOFHf 17365
#define RESERVED_FIELDf 17366
#define RESERVED_HIGIGf 17367
#define RESERVED_IVIDf 17368
#define RESERVED_KEYf 17369
#define RESERVED_KEY0f 17370
#define RESERVED_KEY1f 17371
#define RESERVED_KEY2f 17372
#define RESERVED_MASKf 17373
#define RESERVED_MASK0f 17374
#define RESERVED_MASK1f 17375
#define RESERVED_MA_INDEX_0f 17376
#define RESERVED_MA_INDEX_1f 17377
#define RESERVED_MBZf 17378
#define RESERVED_MISCf 17379
#define RESERVED_MY_MODIDf 17380
#define RESERVED_NC_1f 17381
#define RESERVED_NNIf 17382
#define RESERVED_PARS_RAM_CONTROLf 17383
#define RESERVED_PRIORITYf 17384
#define RESERVED_PT1f 17385
#define RESERVED_RESETf 17386
#define RESERVED_RSEL2_RAM_CONTROLf 17387
#define RESERVED_RSEL2_RAM_CONTROL_2f 17388
#define RESERVED_RSEL2_RAM_CONTROL_3f 17389
#define RESERVED_SETf 17390
#define RESERVED_SINGLE_WIDEf 17391
#define RESERVED_SINGLE_WIDE_MASKf 17392
#define RESERVED_SWf 17393
#define RESERVED_UNUSEDf 17394
#define RESERVED_UUC_INDEXf 17395
#define RESERVED_VFIf 17396
#define RESERVED_WORDf 17397
#define RESERVED_WORD_10f 17398
#define RESERVED_WORD_11f 17399
#define RESERVED_WORD_9f 17400
#define RESERVED_Xf 17401
#define RESERVERD_WORD_10f 17402
#define RESERVERD_WORD_8f 17403
#define RESERVERD_WORD_9f 17404
#define RESERVE_SLICE0f 17405
#define RESERVE_SLICE1f 17406
#define RESERVE_SLICE10f 17407
#define RESERVE_SLICE11f 17408
#define RESERVE_SLICE12f 17409
#define RESERVE_SLICE13f 17410
#define RESERVE_SLICE14f 17411
#define RESERVE_SLICE15f 17412
#define RESERVE_SLICE2f 17413
#define RESERVE_SLICE3f 17414
#define RESERVE_SLICE4f 17415
#define RESERVE_SLICE5f 17416
#define RESERVE_SLICE6f 17417
#define RESERVE_SLICE7f 17418
#define RESERVE_SLICE8f 17419
#define RESERVE_SLICE9f 17420
#define RESETf 17421
#define RESETBf 17422
#define RESETLIMITf 17423
#define RESETLIMITSELf 17424
#define RESET_ALLf 17425
#define RESET_CNTf 17426
#define RESET_CONTROLf 17427
#define RESET_CPSf 17428
#define RESET_DONEf 17429
#define RESET_FLOOR_ADDRf 17430
#define RESET_FLOOR_DCMf 17431
#define RESET_FLOOR_HITf 17432
#define RESET_FLOOR_PMf 17433
#define RESET_FLOOR_TMf 17434
#define RESET_LIMITf 17435
#define RESET_MRSf 17436
#define RESET_Nf 17437
#define RESET_OFFSET_ADDRf 17438
#define RESET_OFFSET_CELLf 17439
#define RESET_OFFSET_DCMf 17440
#define RESET_OFFSET_HITf 17441
#define RESET_OFFSET_PACKETf 17442
#define RESET_OFFSET_PMf 17443
#define RESET_OFFSET_QENTRYf 17444
#define RESET_OFFSET_RED_CELLf 17445
#define RESET_OFFSET_RED_QENTRYf 17446
#define RESET_OFFSET_TMf 17447
#define RESET_OFFSET_YELLOW_CELLf 17448
#define RESET_OFFSET_YELLOW_QENTRYf 17449
#define RESET_OUTf 17450
#define RESET_PCI_ENf 17451
#define RESET_VALUE_RED_CELLf 17452
#define RESET_VALUE_RED_QENTRYf 17453
#define RESET_VALUE_YELLOW_CELLf 17454
#define RESET_VALUE_YELLOW_QENTRYf 17455
#define RESIDBUF_ECC_ENf 17456
#define RESIDBUF_TMf 17457
#define RESI_ECC_ENf 17458
#define RESI_ECC_ERRf 17459
#define RESPONSEf 17460
#define RESULTf 17461
#define RESUME_OFFSET_REDf 17462
#define RESUME_OFFSET_RED_CELLf 17463
#define RESUME_OFFSET_RED_PACKETf 17464
#define RESUME_OFFSET_YELLOWf 17465
#define RESUME_OFFSET_YELLOW_CELLf 17466
#define RESUME_OFFSET_YELLOW_PACKETf 17467
#define RESUME_OPTION_CELLf 17468
#define RESUME_OPTION_PACKETf 17469
#define RESUME_THDf 17470
#define RESURRECTf 17471
#define RESVf 17472
#define RESVD0f 17473
#define RESVD1f 17474
#define RES_ENf 17475
#define RES_SELf 17476
#define RETRYf 17477
#define REVf 17478
#define REVERSED_BITSf 17479
#define REVIDf 17480
#define REVISIONf 17481
#define REVISION_IDf 17482
#define REV_IDf 17483
#define REV_MODULO_COUNTf 17484
#define REWOUND_LINES_PLANE_A_CNTf 17485
#define REWOUND_LINES_PLANE_B_CNTf 17486
#define RFCQ_BUFFER_FULLf 17487
#define RFIFO_ALMOST_FULL_THRESHOLDf 17488
#define RFIFO_CTL_CORRECTED_ERRORf 17489
#define RFIFO_CTL_CORRECTED_ERROR_DISINTf 17490
#define RFIFO_CTL_ECC_CORRUPTf 17491
#define RFIFO_CTL_ECC_ERROR_ADDRf 17492
#define RFIFO_CTL_ENABLE_ECCf 17493
#define RFIFO_CTL_INIT_DONEf 17494
#define RFIFO_CTL_TMf 17495
#define RFIFO_CTL_UNCORRECTED_ERRORf 17496
#define RFIFO_CTL_UNCORRECTED_ERROR_DISINTf 17497
#define RFIFO_FILL_WATERMARKHf 17498
#define RFIFO_FILL_WATERMARKH_CLRf 17499
#define RFIFO_FULL_THRESHOLDf 17500
#define RFIFO_OVERFLOWf 17501
#define RFIFO_OVERFLOW_DISINTf 17502
#define RFILDRf 17503
#define RFILDR_DISINTf 17504
#define RFILDR_SELf 17505
#define RFINDf 17506
#define RFLf 17507
#define RFWf 17508
#define RIDf 17509
#define RIMDRf 17510
#define RINGENf 17511
#define RING_MODEf 17512
#define RING_NUM_SBUS_IDf 17513
#define RING_NUM_SBUS_ID_0f 17514
#define RING_NUM_SBUS_ID_1f 17515
#define RING_NUM_SBUS_ID_10f 17516
#define RING_NUM_SBUS_ID_11f 17517
#define RING_NUM_SBUS_ID_12f 17518
#define RING_NUM_SBUS_ID_13f 17519
#define RING_NUM_SBUS_ID_14f 17520
#define RING_NUM_SBUS_ID_15f 17521
#define RING_NUM_SBUS_ID_16f 17522
#define RING_NUM_SBUS_ID_17f 17523
#define RING_NUM_SBUS_ID_18f 17524
#define RING_NUM_SBUS_ID_19f 17525
#define RING_NUM_SBUS_ID_2f 17526
#define RING_NUM_SBUS_ID_20f 17527
#define RING_NUM_SBUS_ID_21f 17528
#define RING_NUM_SBUS_ID_22f 17529
#define RING_NUM_SBUS_ID_23f 17530
#define RING_NUM_SBUS_ID_24f 17531
#define RING_NUM_SBUS_ID_25f 17532
#define RING_NUM_SBUS_ID_26f 17533
#define RING_NUM_SBUS_ID_27f 17534
#define RING_NUM_SBUS_ID_28f 17535
#define RING_NUM_SBUS_ID_29f 17536
#define RING_NUM_SBUS_ID_3f 17537
#define RING_NUM_SBUS_ID_30f 17538
#define RING_NUM_SBUS_ID_31f 17539
#define RING_NUM_SBUS_ID_32f 17540
#define RING_NUM_SBUS_ID_33f 17541
#define RING_NUM_SBUS_ID_34f 17542
#define RING_NUM_SBUS_ID_35f 17543
#define RING_NUM_SBUS_ID_36f 17544
#define RING_NUM_SBUS_ID_37f 17545
#define RING_NUM_SBUS_ID_38f 17546
#define RING_NUM_SBUS_ID_39f 17547
#define RING_NUM_SBUS_ID_4f 17548
#define RING_NUM_SBUS_ID_40f 17549
#define RING_NUM_SBUS_ID_41f 17550
#define RING_NUM_SBUS_ID_42f 17551
#define RING_NUM_SBUS_ID_43f 17552
#define RING_NUM_SBUS_ID_44f 17553
#define RING_NUM_SBUS_ID_45f 17554
#define RING_NUM_SBUS_ID_46f 17555
#define RING_NUM_SBUS_ID_47f 17556
#define RING_NUM_SBUS_ID_48f 17557
#define RING_NUM_SBUS_ID_49f 17558
#define RING_NUM_SBUS_ID_5f 17559
#define RING_NUM_SBUS_ID_50f 17560
#define RING_NUM_SBUS_ID_51f 17561
#define RING_NUM_SBUS_ID_52f 17562
#define RING_NUM_SBUS_ID_53f 17563
#define RING_NUM_SBUS_ID_54f 17564
#define RING_NUM_SBUS_ID_55f 17565
#define RING_NUM_SBUS_ID_56f 17566
#define RING_NUM_SBUS_ID_57f 17567
#define RING_NUM_SBUS_ID_58f 17568
#define RING_NUM_SBUS_ID_59f 17569
#define RING_NUM_SBUS_ID_6f 17570
#define RING_NUM_SBUS_ID_60f 17571
#define RING_NUM_SBUS_ID_61f 17572
#define RING_NUM_SBUS_ID_62f 17573
#define RING_NUM_SBUS_ID_63f 17574
#define RING_NUM_SBUS_ID_7f 17575
#define RING_NUM_SBUS_ID_8f 17576
#define RING_NUM_SBUS_ID_9f 17577
#define RIPC4f 17578
#define RIPC4_DISINTf 17579
#define RIPC4_SELf 17580
#define RIPD4f 17581
#define RIPD4_DISINTf 17582
#define RIPD4_SELf 17583
#define RIPD6f 17584
#define RIPD6_DISINTf 17585
#define RIPD6_SELf 17586
#define RIPHCKSf 17587
#define RIPHCKS_DISINTf 17588
#define RIPHCKS_SELf 17589
#define RIPHE4f 17590
#define RIPHE4_DISINTf 17591
#define RIPHE4_SELf 17592
#define RLD_STS_UPD_DISf 17593
#define RLSCNT_MASKf 17594
#define RLSCNT_VALUEf 17595
#define RLS_ENf 17596
#define RMf 17597
#define RM72_IPf 17598
#define RMCf 17599
#define RMC_DISINTf 17600
#define RMC_SELf 17601
#define RMEP__CCMf 17602
#define RMEP__DATAf 17603
#define RMEP__ENTRY_IS_SVPf 17604
#define RMEP__KEYf 17605
#define RMEP__MDLf 17606
#define RMEP__MEPIDf 17607
#define RMEP__RESERVEDf 17608
#define RMEP__RESERVED_0f 17609
#define RMEP__RMEP_PTRf 17610
#define RMEP__SGLPf 17611
#define RMEP__VIDf 17612
#define RMEP_DCMf 17613
#define RMEP_LAST_INTERFACE_STATUSf 17614
#define RMEP_PAR_ERRf 17615
#define RMEP_PMf 17616
#define RMEP_RECEIVED_CCMf 17617
#define RMEP_TIMESTAMPf 17618
#define RMEP_TIMESTAMP_VALIDf 17619
#define RMEP_TMf 17620
#define RMOD_ID0f 17621
#define RMOD_ID1f 17622
#define RMOD_ID2f 17623
#define RMOD_ID3f 17624
#define RMOD_PTRf 17625
#define RMTFLTf 17626
#define RMTLOOPf 17627
#define RMT_DISC_BMP0f 17628
#define RMT_DISC_BMP1f 17629
#define RMT_IBP_BMP0f 17630
#define RMT_IBP_BMP1f 17631
#define RMT_SRC_PORT_IDf 17632
#define RMWENRAMf 17633
#define RM_START_ADDRf 17634
#define RNf 17635
#define RNG_EXTENDf 17636
#define RNG_GATEf 17637
#define ROM_TESTf 17638
#define ROOT_BREAK_HOLDPRI_PRIf 17639
#define ROOT_DELAY1f 17640
#define ROOT_DELAY2f 17641
#define ROOT_FULL_MAXf 17642
#define ROOT_FULL_PERIODf 17643
#define ROOT_RBRIDGE_NICKNAMEf 17644
#define ROUTER_ADDRf 17645
#define ROUTE_UC_TO_S2f 17646
#define ROWADDRf 17647
#define ROW_ADDR_BITSf 17648
#define ROW_BITSf 17649
#define RPf 17650
#define RPEf 17651
#define RPE0f 17652
#define RPE0_ECCERRf 17653
#define RPE0_ECCERR_CLRf 17654
#define RPE1f 17655
#define RPE1_ECCERRf 17656
#define RPE1_ECCERR_CLRf 17657
#define RPE_0f 17658
#define RPE_1f 17659
#define RPE_2f 17660
#define RPE_3f 17661
#define RPE_ECC_CHECK_ENf 17662
#define RPE_MAX_BUFLIMITf 17663
#define RPE_MIN_BUFLIMITf 17664
#define RPF_CHECK_FAIL_DROPf 17665
#define RPIO_PRIORITY_ABOVE_SWPIOf 17666
#define RPORTDf 17667
#define RPORTD_DISINTf 17668
#define RPORTD_SELf 17669
#define RPRERRf 17670
#define RPTRf 17671
#define RP_CHANGE_DOT1Pf 17672
#define RP_CHANGE_DSCPf 17673
#define RP_CHANGE_PRIORITYf 17674
#define RP_COPYTOCPUf 17675
#define RP_COPY_TO_CPUf 17676
#define RP_DROPf 17677
#define RP_DROP_PRECEDENCEf 17678
#define RP_DSCPf 17679
#define RP_NEWPRIf 17680
#define RP_NEW_DOT1Pf 17681
#define RP_NEW_DSCPf 17682
#define RQEE_BUFF_SHRf 17683
#define RQEI_BUFF_SHRf 17684
#define RQEQ_BUFF_SHRf 17685
#define RQE_CPU_COSf 17686
#define RQE_DROP_FREEZEf 17687
#define RQE_ENQ0_SEENf 17688
#define RQE_ENQ1_SEENf 17689
#define RQE_ENQ2_SEENf 17690
#define RQE_ENQ3_SEENf 17691
#define RQE_FIFO_BPf 17692
#define RQE_FIFO_CORRECTED_ERRORf 17693
#define RQE_FIFO_CORRECTED_ERROR_DISINTf 17694
#define RQE_FIFO_ENABLE_ECCf 17695
#define RQE_FIFO_FORCE_UNCORRECTABLE_ERRORf 17696
#define RQE_FIFO_OVERFLOWf 17697
#define RQE_FIFO_OVERFLOW_DISINTf 17698
#define RQE_FIFO_THRESHOLDf 17699
#define RQE_FIFO_UNCORRECTED_ERRORf 17700
#define RQE_FIFO_UNCORRECTED_ERROR_DISINTf 17701
#define RQE_INTRf 17702
#define RQE_INTR_DISINTf 17703
#define RQE_QUEUEf 17704
#define RQE_QUEUE_PRI_0f 17705
#define RQE_QUEUE_PRI_1f 17706
#define RQE_QUEUE_PRI_10f 17707
#define RQE_QUEUE_PRI_11f 17708
#define RQE_QUEUE_PRI_12f 17709
#define RQE_QUEUE_PRI_13f 17710
#define RQE_QUEUE_PRI_14f 17711
#define RQE_QUEUE_PRI_15f 17712
#define RQE_QUEUE_PRI_2f 17713
#define RQE_QUEUE_PRI_3f 17714
#define RQE_QUEUE_PRI_4f 17715
#define RQE_QUEUE_PRI_5f 17716
#define RQE_QUEUE_PRI_6f 17717
#define RQE_QUEUE_PRI_7f 17718
#define RQE_QUEUE_PRI_8f 17719
#define RQE_QUEUE_PRI_9f 17720
#define RQE_WR_COMPLETE_CORRECTED_ERRORf 17721
#define RQE_WR_COMPLETE_CORRECTED_ERROR_DISINTf 17722
#define RQE_WR_COMPLETE_ECC_ERROR_ADDRESSf 17723
#define RQE_WR_COMPLETE_ENABLE_ECCf 17724
#define RQE_WR_COMPLETE_FORCE_UNCORRECTABLE_ERRORf 17725
#define RQE_WR_COMPLETE_PTRf 17726
#define RQE_WR_COMPLETE_UNCORRECTED_ERRORf 17727
#define RQE_WR_COMPLETE_UNCORRECTED_ERROR_DISINTf 17728
#define RRDf 17729
#define RRF_ENf 17730
#define RRF_RDMODEf 17731
#define RRPf 17732
#define RR_BANK_SEARCHf 17733
#define RR_READf 17734
#define RR_WRITEf 17735
#define RSELf 17736
#define RSFP_BUFFER_EMPTYf 17737
#define RSFP_SIZEf 17738
#define RSH1_ADRf 17739
#define RSPANf 17740
#define RSPAN__ADD_OPTIONAL_HEADERf 17741
#define RSPAN__ADD_TRILL_OUTER_VLANf 17742
#define RSPAN__RSPAN_VLAN_TAGf 17743
#define RSRVf 17744
#define RSRV_0f 17745
#define RSRV_1f 17746
#define RSTANf 17747
#define RSTB_HWf 17748
#define RSTB_MDIOREGSf 17749
#define RSTB_PLLf 17750
#define RSTFLTRBYPf 17751
#define RST_MODEf 17752
#define RST_Nf 17753
#define RST_SIMf 17754
#define RSVf 17755
#define RSVDf 17756
#define RSVD0f 17757
#define RSVD1f 17758
#define RSVD1_ETPAXLAT_WWf 17759
#define RSVD2f 17760
#define RSVD2_SRC_HBIT_WWf 17761
#define RSVD3f 17762
#define RSVD3_DST_HBIT_WWf 17763
#define RSVD4f 17764
#define RSVD_DROP_PKT_CNT_0f 17765
#define RSVD_DROP_PKT_CNT_1f 17766
#define RSVD_DROP_PKT_CNT_2f 17767
#define RSVD_DROP_PKT_CNT_3f 17768
#define RSVD_DROP_PKT_CNT_4f 17769
#define RSVD_DROP_PKT_CNT_5f 17770
#define RSVD_DROP_PKT_CNT_6f 17771
#define RSVD_DROP_PKT_CNT_7f 17772
#define RSVD_KEYf 17773
#define RSVD_KEY_MASKf 17774
#define RSVD_THRESHOLDf 17775
#define RSVEDf 17776
#define RS_SOFT_RESETf 17777
#define RTAGf 17778
#define RTAG7_FLOW_BASED_HASH_PAR_INTRf 17779
#define RTAG7_FLOW_BASED_HASH_PMf 17780
#define RTAG7_FLOW_BASED_HASH_TMf 17781
#define RTAG7_HASH_BIN_0_SELECT_Af 17782
#define RTAG7_HASH_BIN_0_SELECT_Bf 17783
#define RTAG7_HASH_BIN_1_SELECT_Af 17784
#define RTAG7_HASH_BIN_1_SELECT_Bf 17785
#define RTAG7_HASH_CFG_SEL_ECMPf 17786
#define RTAG7_HASH_CFG_SEL_ENTROPY_LABELf 17787
#define RTAG7_HASH_CFG_SEL_HIGIG_TRUNKf 17788
#define RTAG7_HASH_CFG_SEL_LBIDf 17789
#define RTAG7_HASH_CFG_SEL_MPLS_ECMPf 17790
#define RTAG7_HASH_CFG_SEL_TRILL_ECMPf 17791
#define RTAG7_HASH_CFG_SEL_TRUNKf 17792
#define RTAG7_PORT_LBNf 17793
#define RTHRESHf 17794
#define RTUNf 17795
#define RTUNEf 17796
#define RUCf 17797
#define RUC_DISINTf 17798
#define RUC_SELf 17799
#define RULEf 17800
#define RULES_SIZEf 17801
#define RULES_STARTf 17802
#define RULEWIDTHf 17803
#define RUNNINGf 17804
#define RUNT_51B_MODEf 17805
#define RUNT_FILTER_DISf 17806
#define RUNT_THRESHOLDf 17807
#define RVf 17808
#define RWDf 17809
#define RWPf 17810
#define RXf 17811
#define RX0_ACTf 17812
#define RX0_BIP8_ERR_CNTf 17813
#define RX0_BIP8_ERR_CNT_DISINTf 17814
#define RX0_INVALID_CMD_ERRORf 17815
#define RX0_INVALID_CMD_ERROR_DISINTf 17816
#define RX0_SAMP_ERRf 17817
#define RX0_SOT_ERROR_CNTf 17818
#define RX0_SOT_ERROR_CNT_DISINTf 17819
#define RX0_SOT_WATCHDOG_TIMEOUTf 17820
#define RX0_SOT_WATCHDOG_TIMEOUT_DISINTf 17821
#define RX1_ACTf 17822
#define RX1_BIP8_ERR_CNTf 17823
#define RX1_BIP8_ERR_CNT_DISINTf 17824
#define RX1_INVALID_CMD_ERRORf 17825
#define RX1_INVALID_CMD_ERROR_DISINTf 17826
#define RX1_SAMP_ERRf 17827
#define RX1_SOT_ERROR_CNTf 17828
#define RX1_SOT_ERROR_CNT_DISINTf 17829
#define RX1_SOT_WATCHDOG_TIMEOUTf 17830
#define RX1_SOT_WATCHDOG_TIMEOUT_DISINTf 17831
#define RX2_ACTf 17832
#define RX2_SAMP_ERRf 17833
#define RX3_ACTf 17834
#define RX3_SAMP_ERRf 17835
#define RXACTf 17836
#define RXBUF_THRESHOLDf 17837
#define RXENf 17838
#define RXEN0f 17839
#define RXERRDSCRDSPKTS_CORRECTED_ERRf 17840
#define RXERRDSCRDSPKTS_CORRECTED_ERR_DISINTf 17841
#define RXERRDSCRDSPKTS_EN_ECCf 17842
#define RXERRDSCRDSPKTS_FORCE_UNCORRECTABLE_ERRf 17843
#define RXERRDSCRDSPKTS_UNCORRECTED_ERRf 17844
#define RXERRDSCRDSPKTS_UNCORRECTED_ERR_DISINTf 17845
#define RXFIFO_MEM0f 17846
#define RXFIFO_MEM0_ERRf 17847
#define RXFIFO_MEM1f 17848
#define RXFIFO_MEM1_ERRf 17849
#define RXFIFO_MEM2f 17850
#define RXFIFO_MEM2_ERRf 17851
#define RXFIFO_MEM3f 17852
#define RXFIFO_MEM3_ERRf 17853
#define RXFIFO_MEM4f 17854
#define RXFIFO_MEM4_ERRf 17855
#define RXFIFO_MEM_ENf 17856
#define RXFIFO_OVERRUNf 17857
#define RXFIFO_UNDERRUNf 17858
#define RXLANESWAPf 17859
#define RXPACKETTYPE_CORRECTED_ERRf 17860
#define RXPACKETTYPE_CORRECTED_ERR_DISINTf 17861
#define RXPACKETTYPE_EN_ECCf 17862
#define RXPACKETTYPE_FORCE_UNCORRECTABLE_ERRf 17863
#define RXPACKETTYPE_UNCORRECTED_ERRf 17864
#define RXPACKETTYPE_UNCORRECTED_ERR_DISINTf 17865
#define RXPASSCTRLf 17866
#define RXPAUSENf 17867
#define RXPKTBUF_ECC_PROTECTION_ENf 17868
#define RXRAMf 17869
#define RXRESETf 17870
#define RXSASTATSINVALIDPKTS_CORRECTED_ERRf 17871
#define RXSASTATSINVALIDPKTS_CORRECTED_ERR_DISINTf 17872
#define RXSASTATSINVALIDPKTS_EN_ECCf 17873
#define RXSASTATSINVALIDPKTS_FORCE_UNCORRECTABLE_ERRf 17874
#define RXSASTATSINVALIDPKTS_UNCORRECTED_ERRf 17875
#define RXSASTATSINVALIDPKTS_UNCORRECTED_ERR_DISINTf 17876
#define RXSASTATSNOTUSINGSAPKTS_CORRECTED_ERRf 17877
#define RXSASTATSNOTUSINGSAPKTS_CORRECTED_ERR_DISINTf 17878
#define RXSASTATSNOTUSINGSAPKTS_EN_ECCf 17879
#define RXSASTATSNOTUSINGSAPKTS_FORCE_UNCORRECTABLE_ERRf 17880
#define RXSASTATSNOTUSINGSAPKTS_UNCORRECTED_ERRf 17881
#define RXSASTATSNOTUSINGSAPKTS_UNCORRECTED_ERR_DISINTf 17882
#define RXSASTATSNOTVALIDPKTS_CORRECTED_ERRf 17883
#define RXSASTATSNOTVALIDPKTS_CORRECTED_ERR_DISINTf 17884
#define RXSASTATSNOTVALIDPKTS_EN_ECCf 17885
#define RXSASTATSNOTVALIDPKTS_FORCE_UNCORRECTABLE_ERRf 17886
#define RXSASTATSNOTVALIDPKTS_UNCORRECTED_ERRf 17887
#define RXSASTATSNOTVALIDPKTS_UNCORRECTED_ERR_DISINTf 17888
#define RXSASTATSOKPKTS_CORRECTED_ERRf 17889
#define RXSASTATSOKPKTS_CORRECTED_ERR_DISINTf 17890
#define RXSASTATSOKPKTS_EN_ECCf 17891
#define RXSASTATSOKPKTS_FORCE_UNCORRECTABLE_ERRf 17892
#define RXSASTATSOKPKTS_UNCORRECTED_ERRf 17893
#define RXSASTATSOKPKTS_UNCORRECTED_ERR_DISINTf 17894
#define RXSASTATSUNUSEDSAPKTS_CORRECTED_ERRf 17895
#define RXSASTATSUNUSEDSAPKTS_CORRECTED_ERR_DISINTf 17896
#define RXSASTATSUNUSEDSAPKTS_EN_ECCf 17897
#define RXSASTATSUNUSEDSAPKTS_FORCE_UNCORRECTABLE_ERRf 17898
#define RXSASTATSUNUSEDSAPKTS_UNCORRECTED_ERRf 17899
#define RXSASTATSUNUSEDSAPKTS_UNCORRECTED_ERR_DISINTf 17900
#define RXSCIUNKNOWNNONEPKTS_CORRECTED_ERRf 17901
#define RXSCIUNKNOWNNONEPKTS_CORRECTED_ERR_DISINTf 17902
#define RXSCIUNKNOWNNONEPKTS_EN_ECCf 17903
#define RXSCIUNKNOWNNONEPKTS_FORCE_UNCORRECTABLE_ERRf 17904
#define RXSCIUNKNOWNNONEPKTS_UNCORRECTED_ERRf 17905
#define RXSCIUNKNOWNNONEPKTS_UNCORRECTED_ERR_DISINTf 17906
#define RXSCSTATSDELAYEDPKTS_CORRECTED_ERRf 17907
#define RXSCSTATSDELAYEDPKTS_CORRECTED_ERR_DISINTf 17908
#define RXSCSTATSDELAYEDPKTS_EN_ECCf 17909
#define RXSCSTATSDELAYEDPKTS_FORCE_UNCORRECTABLE_ERRf 17910
#define RXSCSTATSDELAYEDPKTS_UNCORRECTED_ERRf 17911
#define RXSCSTATSDELAYEDPKTS_UNCORRECTED_ERR_DISINTf 17912
#define RXSCSTATSINVALIDPKTS_CORRECTED_ERRf 17913
#define RXSCSTATSINVALIDPKTS_CORRECTED_ERR_DISINTf 17914
#define RXSCSTATSINVALIDPKTS_EN_ECCf 17915
#define RXSCSTATSINVALIDPKTS_FORCE_UNCORRECTABLE_ERRf 17916
#define RXSCSTATSINVALIDPKTS_UNCORRECTED_ERRf 17917
#define RXSCSTATSINVALIDPKTS_UNCORRECTED_ERR_DISINTf 17918
#define RXSCSTATSLATEPKTS_CORRECTED_ERRf 17919
#define RXSCSTATSLATEPKTS_CORRECTED_ERR_DISINTf 17920
#define RXSCSTATSLATEPKTS_EN_ECCf 17921
#define RXSCSTATSLATEPKTS_FORCE_UNCORRECTABLE_ERRf 17922
#define RXSCSTATSLATEPKTS_UNCORRECTED_ERRf 17923
#define RXSCSTATSLATEPKTS_UNCORRECTED_ERR_DISINTf 17924
#define RXSCSTATSNOTUSINGSAPKTS_CORRECTED_ERRf 17925
#define RXSCSTATSNOTUSINGSAPKTS_CORRECTED_ERR_DISINTf 17926
#define RXSCSTATSNOTUSINGSAPKTS_EN_ECCf 17927
#define RXSCSTATSNOTUSINGSAPKTS_FORCE_UNCORRECTABLE_ERRf 17928
#define RXSCSTATSNOTUSINGSAPKTS_UNCORRECTED_ERRf 17929
#define RXSCSTATSNOTUSINGSAPKTS_UNCORRECTED_ERR_DISINTf 17930
#define RXSCSTATSNOTVALIDPKTS_CORRECTED_ERRf 17931
#define RXSCSTATSNOTVALIDPKTS_CORRECTED_ERR_DISINTf 17932
#define RXSCSTATSNOTVALIDPKTS_EN_ECCf 17933
#define RXSCSTATSNOTVALIDPKTS_FORCE_UNCORRECTABLE_ERRf 17934
#define RXSCSTATSNOTVALIDPKTS_UNCORRECTED_ERRf 17935
#define RXSCSTATSNOTVALIDPKTS_UNCORRECTED_ERR_DISINTf 17936
#define RXSCSTATSOCTETSDECRYPTED_CORRECTED_ERRf 17937
#define RXSCSTATSOCTETSDECRYPTED_CORRECTED_ERR_DISINTf 17938
#define RXSCSTATSOCTETSDECRYPTED_EN_ECCf 17939
#define RXSCSTATSOCTETSDECRYPTED_FORCE_UNCORRECTABLE_ERRf 17940
#define RXSCSTATSOCTETSDECRYPTED_UNCORRECTED_ERRf 17941
#define RXSCSTATSOCTETSDECRYPTED_UNCORRECTED_ERR_DISINTf 17942
#define RXSCSTATSOCTETSVALIDATED_CORRECTED_ERRf 17943
#define RXSCSTATSOCTETSVALIDATED_CORRECTED_ERR_DISINTf 17944
#define RXSCSTATSOCTETSVALIDATED_EN_ECCf 17945
#define RXSCSTATSOCTETSVALIDATED_FORCE_UNCORRECTABLE_ERRf 17946
#define RXSCSTATSOCTETSVALIDATED_UNCORRECTED_ERRf 17947
#define RXSCSTATSOCTETSVALIDATED_UNCORRECTED_ERR_DISINTf 17948
#define RXSCSTATSOKPKTS_CORRECTED_ERRf 17949
#define RXSCSTATSOKPKTS_CORRECTED_ERR_DISINTf 17950
#define RXSCSTATSOKPKTS_EN_ECCf 17951
#define RXSCSTATSOKPKTS_FORCE_UNCORRECTABLE_ERRf 17952
#define RXSCSTATSOKPKTS_UNCORRECTED_ERRf 17953
#define RXSCSTATSOKPKTS_UNCORRECTED_ERR_DISINTf 17954
#define RXSCSTATSUNCHECKEDPKTS_CORRECTED_ERRf 17955
#define RXSCSTATSUNCHECKEDPKTS_CORRECTED_ERR_DISINTf 17956
#define RXSCSTATSUNCHECKEDPKTS_EN_ECCf 17957
#define RXSCSTATSUNCHECKEDPKTS_FORCE_UNCORRECTABLE_ERRf 17958
#define RXSCSTATSUNCHECKEDPKTS_UNCORRECTED_ERRf 17959
#define RXSCSTATSUNCHECKEDPKTS_UNCORRECTED_ERR_DISINTf 17960
#define RXSCSTATSUNUSEDSAPKTS_CORRECTED_ERRf 17961
#define RXSCSTATSUNUSEDSAPKTS_CORRECTED_ERR_DISINTf 17962
#define RXSCSTATSUNUSEDSAPKTS_EN_ECCf 17963
#define RXSCSTATSUNUSEDSAPKTS_FORCE_UNCORRECTABLE_ERRf 17964
#define RXSCSTATSUNUSEDSAPKTS_UNCORRECTED_ERRf 17965
#define RXSCSTATSUNUSEDSAPKTS_UNCORRECTED_ERR_DISINTf 17966
#define RXSTATUSBUF_ECC_PROTECTION_ENf 17967
#define RXTAGUNTAGNONEBAD_CORRECTED_ERRf 17968
#define RXTAGUNTAGNONEBAD_CORRECTED_ERR_DISINTf 17969
#define RXTAGUNTAGNONEBAD_EN_ECCf 17970
#define RXTAGUNTAGNONEBAD_FORCE_UNCORRECTABLE_ERRf 17971
#define RXTAGUNTAGNONEBAD_UNCORRECTED_ERRf 17972
#define RXTAGUNTAGNONEBAD_UNCORRECTED_ERR_DISINTf 17973
#define RXTRIMf 17974
#define RXTYPEf 17975
#define RX_ANY_STARTf 17976
#define RX_BYTE_SWAPf 17977
#define RX_CODE_GROUP_BADf 17978
#define RX_COMMA_DETECTEDf 17979
#define RX_E2E_MAXTIMER_SELf 17980
#define RX_ENf 17981
#define RX_ENAf 17982
#define RX_ENABLEf 17983
#define RX_ERR_CNTf 17984
#define RX_ERR_DISCf 17985
#define RX_FIFO_CHECKf 17986
#define RX_FIFO_MEMf 17987
#define RX_FIFO_MEM0_TMf 17988
#define RX_FIFO_MEM1_TMf 17989
#define RX_FIFO_MEM_ECC_ENf 17990
#define RX_FIFO_MEM_ERRf 17991
#define RX_FORCE_LOCKf 17992
#define RX_HB_STATUSf 17993
#define RX_HB_STATUS_CLRf 17994
#define RX_HB_STATUS_ENABLEf 17995
#define RX_HCFC_ENf 17996
#define RX_IPG_INVALf 17997
#define RX_LLFC_ENf 17998
#define RX_LLFC_FC_OBJ_LOGICALf 17999
#define RX_LLFC_FC_OBJ_PHYSICALf 18000
#define RX_LLFC_MSG_TYPE_LOGICALf 18001
#define RX_LLFC_MSG_TYPE_PHYSICALf 18002
#define RX_LOS_EVENTf 18003
#define RX_LOW_LATENCY_ENf 18004
#define RX_MAX_SIZEf 18005
#define RX_MH_D0f 18006
#define RX_MH_D1f 18007
#define RX_MH_D2f 18008
#define RX_MH_D3f 18009
#define RX_MH_M0f 18010
#define RX_MH_M1f 18011
#define RX_MH_M2f 18012
#define RX_MH_M3f 18013
#define RX_MIB_COUNTER_MEM0_TMf 18014
#define RX_MIB_COUNTER_MEM1_TMf 18015
#define RX_MSG_OVERFLOWf 18016
#define RX_MSM_LBA_DEBUGf 18017
#define RX_OAM_DROPf 18018
#define RX_PASS_CTRLf 18019
#define RX_PASS_PAUSEf 18020
#define RX_PASS_PFCf 18021
#define RX_PASS_PFC_FRMf 18022
#define RX_PAUf 18023
#define RX_PAUSE_BIT_POSf 18024
#define RX_PAUSE_CAPABILITYf 18025
#define RX_PAUSE_ENf 18026
#define RX_PAUSE_OVERRIDE_CONTROLf 18027
#define RX_PAUSE_STATUS_CHANGEf 18028
#define RX_PAUSE_STAT_MODf 18029
#define RX_PFC_ENf 18030
#define RX_PKT_D0f 18031
#define RX_PKT_D1f 18032
#define RX_PKT_D2f 18033
#define RX_PKT_D3f 18034
#define RX_PKT_M0f 18035
#define RX_PKT_M1f 18036
#define RX_PKT_M2f 18037
#define RX_PKT_M3f 18038
#define RX_PKT_OVERFLOWf 18039
#define RX_POLARITYf 18040
#define RX_PWRDWNf 18041
#define RX_SAf 18042
#define RX_SAMP_ERRf 18043
#define RX_SEQ_DONEf 18044
#define RX_STATUSf 18045
#define RX_STAT_BAD_PKT_ILERR_COUNTf 18046
#define RX_STAT_BYTE_COUNTf 18047
#define RX_STAT_EQMTU_PKT_COUNTf 18048
#define RX_STAT_GTMTU_PKT_COUNTf 18049
#define RX_STAT_IEEE_CRCERR_PKT_COUNTf 18050
#define RX_STAT_PKT_COUNTf 18051
#define RX_SYNC_STATUSf 18052
#define RX_TEST_CNTf 18053
#define RX_XOFF_LHf 18054
#define RZf 18055
#define R_ACTIONSf 18056
#define R_CHANGE_COS_OR_INT_PRIf 18057
#define R_CHANGE_DOT1Pf 18058
#define R_CHANGE_DSCPf 18059
#define R_CHANGE_ECNf 18060
#define R_CHANGE_INNER_CFIf 18061
#define R_CHANGE_OUTER_CFIf 18062
#define R_CHANGE_PKT_PRIf 18063
#define R_CHANGE_REDIR_INT_PRIf 18064
#define R_COPY_TO_CPUf 18065
#define R_COS_INT_PRIf 18066
#define R_DROPf 18067
#define R_DROP_PRECEDENCEf 18068
#define R_EXTEND_RANDOM_NUMBER_GENERATORf 18069
#define R_NEW_DOT1Pf 18070
#define R_NEW_DSCPf 18071
#define R_NEW_INNER_CFIf 18072
#define R_NEW_INNER_PRIf 18073
#define R_NEW_OUTER_CFIf 18074
#define R_NEW_PKT_PRIf 18075
#define R_NEW_REDIR_INT_PRIf 18076
#define R_REDIR_DROP_PRECEDENCEf 18077
#define R_REPLACE_INNER_PRIf 18078
#define R_RNG_GATEf 18079
#define S0_CNTf 18080
#define S10_STATUSf 18081
#define S12_STATUSf 18082
#define S144_IPf 18083
#define S1_CNTf 18084
#define S2N_NODEf 18085
#define S2Q_BASE_QUEUEf 18086
#define S2_ACTUAL_ADDROUTf 18087
#define S2_ACTUAL_BITPOSf 18088
#define S2_MATCH_STATUSf 18089
#define S2_STATUSf 18090
#define S3MII_LOOPBACK_CTRLf 18091
#define S3MII_REMOTE_0_RST_Lf 18092
#define S3MII_REMOTE_1_RST_Lf 18093
#define S3MII_REMOTE_2_RST_Lf 18094
#define S3MII_REMOTE_LOOPBACK_CTRLf 18095
#define S3_ACTUAL_ADDROUTf 18096
#define S3_ADDROUT_STATUSf 18097
#define S3_CNTf 18098
#define S3_ENf 18099
#define S3_EXPECT_ADDROUTf 18100
#define S3_GROUP_NO_I0f 18101
#define S3_GROUP_NO_I1f 18102
#define S3_GROUP_NO_I2f 18103
#define S3_GROUP_NO_I3f 18104
#define S3_GROUP_NO_I4f 18105
#define S3_GROUP_NO_I5f 18106
#define S3_GROUP_NO_I6f 18107
#define S3_GROUP_NO_I7f 18108
#define S3_GROUP_NO_I8f 18109
#define S3_MATCH_STATUSf 18110
#define S3_STATUSf 18111
#define S4_CNTf 18112
#define S5_ACTUAL_ADDROUTf 18113
#define S5_ACTUAL_BITPOSf 18114
#define S5_MATCH_STATUSf 18115
#define S5_STATUSf 18116
#define S6_ACTUAL_ADDROUTf 18117
#define S6_ADDROUT_STATUSf 18118
#define S6_EXPECT_ADDROUTf 18119
#define S6_MATCH_STATUSf 18120
#define S6_STATUSf 18121
#define S72_INS_IPf 18122
#define S72_IPf 18123
#define S8_ACTUAL_ADDROUTf 18124
#define S8_ADDROUT_STATUSf 18125
#define S8_EXPECT_ADDROUTf 18126
#define S8_MATCH_STATUSf 18127
#define S8_STATUSf 18128
#define SAf 18129
#define SA0_INTf 18130
#define SA0_INT_MASKf 18131
#define SA10_INTf 18132
#define SA10_INT_MASKf 18133
#define SA11_INTf 18134
#define SA11_INT_MASKf 18135
#define SA12_INTf 18136
#define SA12_INT_MASKf 18137
#define SA13_INTf 18138
#define SA13_INT_MASKf 18139
#define SA14_INTf 18140
#define SA14_INT_MASKf 18141
#define SA15_INTf 18142
#define SA15_INT_MASKf 18143
#define SA16_INTf 18144
#define SA16_INT_MASKf 18145
#define SA17_INTf 18146
#define SA17_INT_MASKf 18147
#define SA18_INTf 18148
#define SA18_INT_MASKf 18149
#define SA19_INTf 18150
#define SA19_INT_MASKf 18151
#define SA1_CORRECTED_ERRf 18152
#define SA1_CORRECTED_ERR_DISINTf 18153
#define SA1_EN_ECCf 18154
#define SA1_FORCE_UNCORRECTABLE_ERRf 18155
#define SA1_INTf 18156
#define SA1_INT_MASKf 18157
#define SA1_UNCORRECTED_ERRf 18158
#define SA1_UNCORRECTED_ERR_DISINTf 18159
#define SA20_INTf 18160
#define SA20_INT_MASKf 18161
#define SA21_INTf 18162
#define SA21_INT_MASKf 18163
#define SA22_INTf 18164
#define SA22_INT_MASKf 18165
#define SA23_INTf 18166
#define SA23_INT_MASKf 18167
#define SA24_INTf 18168
#define SA24_INT_MASKf 18169
#define SA25_INTf 18170
#define SA25_INT_MASKf 18171
#define SA26_INTf 18172
#define SA26_INT_MASKf 18173
#define SA27_INTf 18174
#define SA27_INT_MASKf 18175
#define SA28_INTf 18176
#define SA28_INT_MASKf 18177
#define SA29_INTf 18178
#define SA29_INT_MASKf 18179
#define SA2_CORRECTED_ERRf 18180
#define SA2_CORRECTED_ERR_DISINTf 18181
#define SA2_EN_ECCf 18182
#define SA2_FORCE_UNCORRECTABLE_ERRf 18183
#define SA2_INTf 18184
#define SA2_INT_MASKf 18185
#define SA2_UNCORRECTED_ERRf 18186
#define SA2_UNCORRECTED_ERR_DISINTf 18187
#define SA30_INTf 18188
#define SA30_INT_MASKf 18189
#define SA31_INTf 18190
#define SA31_INT_MASKf 18191
#define SA3_INTf 18192
#define SA3_INT_MASKf 18193
#define SA4_INTf 18194
#define SA4_INT_MASKf 18195
#define SA5_INTf 18196
#define SA5_INT_MASKf 18197
#define SA6_INTf 18198
#define SA6_INT_MASKf 18199
#define SA7_INTf 18200
#define SA7_INT_MASKf 18201
#define SA8_INTf 18202
#define SA8_INT_MASKf 18203
#define SA9_INTf 18204
#define SA9_INT_MASKf 18205
#define SADB_CORRECTED_ERRORf 18206
#define SADB_CORRECTED_ERROR_MASKf 18207
#define SADB_ENABLE_ECCf 18208
#define SADB_FORCE_UNCORRECTABLE_ERRORf 18209
#define SADB_UNCORRECTED_ERRORf 18210
#define SADB_UNCORRECTED_ERROR_MASKf 18211
#define SAFC_RX_ENf 18212
#define SAKf 18213
#define SAKEY_CORRECTED_ERRORf 18214
#define SAKEY_CORRECTED_ERROR_MASKf 18215
#define SAKEY_ENABLE_ECCf 18216
#define SAKEY_FORCE_UNCORRECTABLE_ERRORf 18217
#define SAKEY_UNCORRECTED_ERRORf 18218
#define SAKEY_UNCORRECTED_ERROR_MASKf 18219
#define SAMf 18220
#define SAMPLING_LIMITf 18221
#define SAMPLING_LIMIT_PROFILEf 18222
#define SAMPLING_PERIODf 18223
#define SAM_SLICE0f 18224
#define SAM_SLICE1f 18225
#define SAM_SLICE10f 18226
#define SAM_SLICE11f 18227
#define SAM_SLICE12f 18228
#define SAM_SLICE13f 18229
#define SAM_SLICE14f 18230
#define SAM_SLICE15f 18231
#define SAM_SLICE2f 18232
#define SAM_SLICE3f 18233
#define SAM_SLICE4f 18234
#define SAM_SLICE5f 18235
#define SAM_SLICE6f 18236
#define SAM_SLICE7f 18237
#define SAM_SLICE8f 18238
#define SAM_SLICE9f 18239
#define SAND_COS_ENABLEf 18240
#define SAP_VALUE0f 18241
#define SAP_VALUE1f 18242
#define SATISFIEDf 18243
#define SATISFIED_MISMATCHf 18244
#define SATISFIED_MISMATCH_DISINTf 18245
#define SATISFIED_OVERRUNf 18246
#define SATISFIED_OVERRUN_DISINTf 18247
#define SATISFIED_UNDERRUNf 18248
#define SATISFIED_UNDERRUN_DISINTf 18249
#define SA_BYTE1_0f 18250
#define SA_BYTE5_2f 18251
#define SA_HIf 18252
#define SA_LOf 18253
#define SA_START_TIMERf 18254
#define SA_STOP_TIMERf 18255
#define SA_UPDATE_ENABLEf 18256
#define SBCRf 18257
#define SBUS_ACCTYPEf 18258
#define SBUS_ADDRESSf 18259
#define SBUS_ADDR_INCREMENT_STEPf 18260
#define SBUS_ARB_BLOCK_CNTf 18261
#define SBUS_BLKNUM_0f 18262
#define SBUS_BLKNUM_1f 18263
#define SBUS_BLKNUM_10f 18264
#define SBUS_BLKNUM_11f 18265
#define SBUS_BLKNUM_12f 18266
#define SBUS_BLKNUM_13f 18267
#define SBUS_BLKNUM_14f 18268
#define SBUS_BLKNUM_15f 18269
#define SBUS_BLKNUM_16f 18270
#define SBUS_BLKNUM_17f 18271
#define SBUS_BLKNUM_18f 18272
#define SBUS_BLKNUM_19f 18273
#define SBUS_BLKNUM_2f 18274
#define SBUS_BLKNUM_20f 18275
#define SBUS_BLKNUM_21f 18276
#define SBUS_BLKNUM_22f 18277
#define SBUS_BLKNUM_23f 18278
#define SBUS_BLKNUM_24f 18279
#define SBUS_BLKNUM_25f 18280
#define SBUS_BLKNUM_26f 18281
#define SBUS_BLKNUM_27f 18282
#define SBUS_BLKNUM_28f 18283
#define SBUS_BLKNUM_29f 18284
#define SBUS_BLKNUM_3f 18285
#define SBUS_BLKNUM_30f 18286
#define SBUS_BLKNUM_31f 18287
#define SBUS_BLKNUM_32f 18288
#define SBUS_BLKNUM_33f 18289
#define SBUS_BLKNUM_34f 18290
#define SBUS_BLKNUM_35f 18291
#define SBUS_BLKNUM_36f 18292
#define SBUS_BLKNUM_37f 18293
#define SBUS_BLKNUM_38f 18294
#define SBUS_BLKNUM_39f 18295
#define SBUS_BLKNUM_4f 18296
#define SBUS_BLKNUM_40f 18297
#define SBUS_BLKNUM_41f 18298
#define SBUS_BLKNUM_42f 18299
#define SBUS_BLKNUM_43f 18300
#define SBUS_BLKNUM_44f 18301
#define SBUS_BLKNUM_45f 18302
#define SBUS_BLKNUM_46f 18303
#define SBUS_BLKNUM_47f 18304
#define SBUS_BLKNUM_48f 18305
#define SBUS_BLKNUM_49f 18306
#define SBUS_BLKNUM_5f 18307
#define SBUS_BLKNUM_50f 18308
#define SBUS_BLKNUM_51f 18309
#define SBUS_BLKNUM_52f 18310
#define SBUS_BLKNUM_53f 18311
#define SBUS_BLKNUM_54f 18312
#define SBUS_BLKNUM_55f 18313
#define SBUS_BLKNUM_56f 18314
#define SBUS_BLKNUM_57f 18315
#define SBUS_BLKNUM_58f 18316
#define SBUS_BLKNUM_59f 18317
#define SBUS_BLKNUM_6f 18318
#define SBUS_BLKNUM_60f 18319
#define SBUS_BLKNUM_61f 18320
#define SBUS_BLKNUM_62f 18321
#define SBUS_BLKNUM_63f 18322
#define SBUS_BLKNUM_64f 18323
#define SBUS_BLKNUM_65f 18324
#define SBUS_BLKNUM_66f 18325
#define SBUS_BLKNUM_67f 18326
#define SBUS_BLKNUM_68f 18327
#define SBUS_BLKNUM_69f 18328
#define SBUS_BLKNUM_7f 18329
#define SBUS_BLKNUM_70f 18330
#define SBUS_BLKNUM_71f 18331
#define SBUS_BLKNUM_72f 18332
#define SBUS_BLKNUM_73f 18333
#define SBUS_BLKNUM_74f 18334
#define SBUS_BLKNUM_75f 18335
#define SBUS_BLKNUM_76f 18336
#define SBUS_BLKNUM_77f 18337
#define SBUS_BLKNUM_78f 18338
#define SBUS_BLKNUM_79f 18339
#define SBUS_BLKNUM_8f 18340
#define SBUS_BLKNUM_80f 18341
#define SBUS_BLKNUM_81f 18342
#define SBUS_BLKNUM_82f 18343
#define SBUS_BLKNUM_83f 18344
#define SBUS_BLKNUM_84f 18345
#define SBUS_BLKNUM_85f 18346
#define SBUS_BLKNUM_86f 18347
#define SBUS_BLKNUM_87f 18348
#define SBUS_BLKNUM_88f 18349
#define SBUS_BLKNUM_89f 18350
#define SBUS_BLKNUM_9f 18351
#define SBUS_BLKNUM_90f 18352
#define SBUS_BLKNUM_91f 18353
#define SBUS_BLKNUM_92f 18354
#define SBUS_BLKNUM_93f 18355
#define SBUS_BLKNUM_94f 18356
#define SBUS_BLKNUM_95f 18357
#define SBUS_BLOCKIDf 18358
#define SBUS_BLOCK_INTERRUPTf 18359
#define SBUS_BLOCK_INTERRUPT_MASKf 18360
#define SBUS_CMD_ERRf 18361
#define SBUS_CMD_SECf 18362
#define SBUS_DMAf 18363
#define SBUS_ON_ESM_ELIGIBLEf 18364
#define SBUS_PORTNUM_0f 18365
#define SBUS_PORTNUM_1f 18366
#define SBUS_PORTNUM_10f 18367
#define SBUS_PORTNUM_11f 18368
#define SBUS_PORTNUM_12f 18369
#define SBUS_PORTNUM_13f 18370
#define SBUS_PORTNUM_14f 18371
#define SBUS_PORTNUM_15f 18372
#define SBUS_PORTNUM_16f 18373
#define SBUS_PORTNUM_17f 18374
#define SBUS_PORTNUM_18f 18375
#define SBUS_PORTNUM_19f 18376
#define SBUS_PORTNUM_2f 18377
#define SBUS_PORTNUM_20f 18378
#define SBUS_PORTNUM_21f 18379
#define SBUS_PORTNUM_22f 18380
#define SBUS_PORTNUM_23f 18381
#define SBUS_PORTNUM_24f 18382
#define SBUS_PORTNUM_25f 18383
#define SBUS_PORTNUM_26f 18384
#define SBUS_PORTNUM_27f 18385
#define SBUS_PORTNUM_28f 18386
#define SBUS_PORTNUM_29f 18387
#define SBUS_PORTNUM_3f 18388
#define SBUS_PORTNUM_30f 18389
#define SBUS_PORTNUM_31f 18390
#define SBUS_PORTNUM_32f 18391
#define SBUS_PORTNUM_33f 18392
#define SBUS_PORTNUM_34f 18393
#define SBUS_PORTNUM_35f 18394
#define SBUS_PORTNUM_36f 18395
#define SBUS_PORTNUM_37f 18396
#define SBUS_PORTNUM_38f 18397
#define SBUS_PORTNUM_39f 18398
#define SBUS_PORTNUM_4f 18399
#define SBUS_PORTNUM_40f 18400
#define SBUS_PORTNUM_41f 18401
#define SBUS_PORTNUM_42f 18402
#define SBUS_PORTNUM_43f 18403
#define SBUS_PORTNUM_44f 18404
#define SBUS_PORTNUM_45f 18405
#define SBUS_PORTNUM_46f 18406
#define SBUS_PORTNUM_47f 18407
#define SBUS_PORTNUM_48f 18408
#define SBUS_PORTNUM_49f 18409
#define SBUS_PORTNUM_5f 18410
#define SBUS_PORTNUM_50f 18411
#define SBUS_PORTNUM_51f 18412
#define SBUS_PORTNUM_52f 18413
#define SBUS_PORTNUM_53f 18414
#define SBUS_PORTNUM_54f 18415
#define SBUS_PORTNUM_55f 18416
#define SBUS_PORTNUM_56f 18417
#define SBUS_PORTNUM_57f 18418
#define SBUS_PORTNUM_58f 18419
#define SBUS_PORTNUM_59f 18420
#define SBUS_PORTNUM_6f 18421
#define SBUS_PORTNUM_60f 18422
#define SBUS_PORTNUM_61f 18423
#define SBUS_PORTNUM_62f 18424
#define SBUS_PORTNUM_63f 18425
#define SBUS_PORTNUM_64f 18426
#define SBUS_PORTNUM_65f 18427
#define SBUS_PORTNUM_66f 18428
#define SBUS_PORTNUM_67f 18429
#define SBUS_PORTNUM_68f 18430
#define SBUS_PORTNUM_69f 18431
#define SBUS_PORTNUM_7f 18432
#define SBUS_PORTNUM_70f 18433
#define SBUS_PORTNUM_71f 18434
#define SBUS_PORTNUM_72f 18435
#define SBUS_PORTNUM_73f 18436
#define SBUS_PORTNUM_74f 18437
#define SBUS_PORTNUM_75f 18438
#define SBUS_PORTNUM_76f 18439
#define SBUS_PORTNUM_77f 18440
#define SBUS_PORTNUM_78f 18441
#define SBUS_PORTNUM_79f 18442
#define SBUS_PORTNUM_8f 18443
#define SBUS_PORTNUM_80f 18444
#define SBUS_PORTNUM_81f 18445
#define SBUS_PORTNUM_82f 18446
#define SBUS_PORTNUM_83f 18447
#define SBUS_PORTNUM_84f 18448
#define SBUS_PORTNUM_85f 18449
#define SBUS_PORTNUM_86f 18450
#define SBUS_PORTNUM_87f 18451
#define SBUS_PORTNUM_88f 18452
#define SBUS_PORTNUM_89f 18453
#define SBUS_PORTNUM_9f 18454
#define SBUS_PORTNUM_90f 18455
#define SBUS_PORTNUM_91f 18456
#define SBUS_PORTNUM_92f 18457
#define SBUS_PORTNUM_93f 18458
#define SBUS_PORTNUM_94f 18459
#define SBUS_PORTNUM_95f 18460
#define SBUS_REQACK_ERRf 18461
#define SBUS_SLAVE_INTERRUPTSf 18462
#define SBUS_SPACINGf 18463
#define SBUS_START_ADDRESS_GPORTf 18464
#define SBUS_START_ADDRESS_XPORTf 18465
#define SBUS_TIMEOUT_CNTf 18466
#define SBUS_TIMEOUT_ENf 18467
#define SCf 18468
#define SCALEf 18469
#define SCALE_CONTROLf 18470
#define SCALE_FIXf 18471
#define SCALE_VALUEf 18472
#define SCANCHAIN_ASSEMBLY_ST_ADDRf 18473
#define SCDB_CORRECTED_ERRORf 18474
#define SCDB_CORRECTED_ERROR_MASKf 18475
#define SCDB_ENABLE_ECCf 18476
#define SCDB_FORCE_UNCORRECTABLE_ERRORf 18477
#define SCDB_UNCORRECTED_ERRORf 18478
#define SCDB_UNCORRECTED_ERROR_MASKf 18479
#define SCHAN_ABORTf 18480
#define SCHAN_ERRf 18481
#define SCHAN_OP_DONEf 18482
#define SCHEDULER_MODEf 18483
#define SCHEDULING_SELECTf 18484
#define SCHEDULING_SELECT_Bf 18485
#define SCH_MSG_DONEf 18486
#define SCH_REMAP_DROPf 18487
#define SCH_REMAP_DROP_DISINTf 18488
#define SCIf 18489
#define SCI_ASSGN_ENABLEf 18490
#define SCI_INDEXf 18491
#define SCI_MASKf 18492
#define SCI_MUX_ENABLE_0f 18493
#define SCI_MUX_ENABLE_1f 18494
#define SCI_MUX_ENABLE_2f 18495
#define SCI_MUX_ENABLE_3f 18496
#define SCI_QS_RATE_UPD_STATUSf 18497
#define SCI_QS_RATE_UPD_STATUS_DISINTf 18498
#define SCI_RI_ENABLEf 18499
#define SCI_SI0_MUX_INPUT_SELf 18500
#define SCI_SI1_MUX_INPUT_SELf 18501
#define SCI_TBL_PMf 18502
#define SCI_TBL_TMf 18503
#define SCLTf 18504
#define SCPf 18505
#define SCPB_IF_FIFO_OVERFLOWf 18506
#define SCPB_IF_FIFO_OVERFLOW_DISINTf 18507
#define SCPB_STATUSf 18508
#define SCPB_STATUS_DISINTf 18509
#define SCRf 18510
#define SC_BROADCAST_DROPf 18511
#define SC_BROADCAST_DROP_DISINTf 18512
#define SC_BROADCAST_DROP_SELf 18513
#define SC_CPU_PRI_MODEf 18514
#define SC_DEFAULT_EPOCH_PERIODf 18515
#define SC_DEFAULT_GRANT_PERIODf 18516
#define SC_DMND_EG_FIFO_OVERFLOWf 18517
#define SC_DMND_EG_FIFO_OVERFLOW_DISINTf 18518
#define SC_DMND_IG_FIFO_OVERFLOWf 18519
#define SC_DMND_IG_FIFO_OVERFLOW_DISINTf 18520
#define SC_ENABLE_SI_PORT0_BACKPRESSUREf 18521
#define SC_ENABLE_SI_PORT1_BACKPRESSUREf 18522
#define SC_GRANTS_TO_OK_GRANT_LOSSf 18523
#define SC_GRANT_TOLERANCEf 18524
#define SC_LEN_FORMATf 18525
#define SC_LINK_ENABLE_REMAP00f 18526
#define SC_LINK_ENABLE_REMAP01f 18527
#define SC_LINK_ENABLE_REMAP02f 18528
#define SC_LINK_ENABLE_REMAP03f 18529
#define SC_LINK_ENABLE_REMAP04f 18530
#define SC_LINK_ENABLE_REMAP05f 18531
#define SC_LINK_ENABLE_REMAP06f 18532
#define SC_LINK_ENABLE_REMAP07f 18533
#define SC_LINK_ENABLE_REMAP08f 18534
#define SC_LINK_ENABLE_REMAP09f 18535
#define SC_LINK_ENABLE_REMAP10f 18536
#define SC_LINK_ENABLE_REMAP11f 18537
#define SC_LINK_ENABLE_REMAP12f 18538
#define SC_LINK_ENABLE_REMAP13f 18539
#define SC_LINK_ENABLE_REMAP14f 18540
#define SC_LINK_ENABLE_REMAP15f 18541
#define SC_LINK_ENABLE_REMAP16f 18542
#define SC_LINK_ENABLE_REMAP17f 18543
#define SC_LINK_ENABLE_REMAP18f 18544
#define SC_LINK_ENABLE_REMAP19f 18545
#define SC_LINK_ENABLE_REMAP20f 18546
#define SC_LINK_ENABLE_REMAP21f 18547
#define SC_LINK_ENABLE_REMAP22f 18548
#define SC_LINK_ENABLE_REMAP23f 18549
#define SC_LINK_STATUS_REMAP00f 18550
#define SC_LINK_STATUS_REMAP01f 18551
#define SC_LINK_STATUS_REMAP02f 18552
#define SC_LINK_STATUS_REMAP03f 18553
#define SC_LINK_STATUS_REMAP04f 18554
#define SC_LINK_STATUS_REMAP05f 18555
#define SC_LINK_STATUS_REMAP06f 18556
#define SC_LINK_STATUS_REMAP07f 18557
#define SC_LINK_STATUS_REMAP08f 18558
#define SC_LINK_STATUS_REMAP09f 18559
#define SC_LINK_STATUS_REMAP10f 18560
#define SC_LINK_STATUS_REMAP11f 18561
#define SC_LINK_STATUS_REMAP12f 18562
#define SC_LINK_STATUS_REMAP13f 18563
#define SC_LINK_STATUS_REMAP14f 18564
#define SC_LINK_STATUS_REMAP15f 18565
#define SC_LINK_STATUS_REMAP16f 18566
#define SC_LINK_STATUS_REMAP17f 18567
#define SC_LINK_STATUS_REMAP18f 18568
#define SC_LINK_STATUS_REMAP19f 18569
#define SC_LINK_STATUS_REMAP20f 18570
#define SC_LINK_STATUS_REMAP21f 18571
#define SC_LINK_STATUS_REMAP22f 18572
#define SC_LINK_STATUS_REMAP23f 18573
#define SC_LINK_STATUS_REMAP24f 18574
#define SC_LINK_STATUS_REMAP25f 18575
#define SC_LINK_STATUS_REMAP26f 18576
#define SC_LINK_STATUS_REMAP27f 18577
#define SC_LINK_STATUS_REMAP28f 18578
#define SC_LINK_STATUS_REMAP29f 18579
#define SC_LINK_STATUS_REMAP30f 18580
#define SC_LINK_STATUS_REMAP31f 18581
#define SC_MIN_TIMESLOTf 18582
#define SC_MULTICAST_DROPf 18583
#define SC_MULTICAST_DROP_DISINTf 18584
#define SC_MULTICAST_DROP_SELf 18585
#define SC_PRI_UPD_CORRECTED_ERRORf 18586
#define SC_PRI_UPD_CORRECTED_ERROR_DISINTf 18587
#define SC_PRI_UPD_ECC_ENABLEf 18588
#define SC_PRI_UPD_ECC_ERROR_ADDRESSf 18589
#define SC_PRI_UPD_FORCE_UNCORRECTABLE_ERRORf 18590
#define SC_PRI_UPD_RF_TMf 18591
#define SC_PRI_UPD_UNCORRECTED_ERRORf 18592
#define SC_PRI_UPD_UNCORRECTED_ERROR_DISINTf 18593
#define SC_QLEN_EG_FIFO_OVERFLOWf 18594
#define SC_QLEN_EG_FIFO_OVERFLOW_DISINTf 18595
#define SC_QLEN_IG_FIFO_OVERFLOWf 18596
#define SC_QLEN_IG_FIFO_OVERFLOW_DISINTf 18597
#define SC_RX_BYTE_SWAPf 18598
#define SC_SWITCH_DEMAND_WORD_ORDERf 18599
#define SC_SWITCH_LENGTH_WORD_ORDERf 18600
#define SC_TO_QS_FIFO_OVERFLOWf 18601
#define SC_TO_QS_FIFO_OVERFLOW_DISINTf 18602
#define SC_TO_QS_RATE_FIFO_OVERFLOWf 18603
#define SC_TO_QS_RATE_FIFO_OVERFLOW_DISINTf 18604
#define SC_TREX2_DEBUG_ENABLEf 18605
#define SC_TX_BYTE_SWAPf 18606
#define SC_UNICAST_DROPf 18607
#define SC_UNICAST_DROP_DISINTf 18608
#define SC_UNICAST_DROP_SELf 18609
#define SDATAf 18610
#define SDMAMf 18611
#define SD_TAG__BC_DROPf 18612
#define SD_TAG__DVPf 18613
#define SD_TAG__DVP_IS_NETWORK_PORTf 18614
#define SD_TAG__EH_QUEUE_TAGf 18615
#define SD_TAG__EH_TAG_TYPEf 18616
#define SD_TAG__EH_TMf 18617
#define SD_TAG__FLEX_CTR_BASE_COUNTER_IDXf 18618
#define SD_TAG__FLEX_CTR_OFFSET_MODEf 18619
#define SD_TAG__FLEX_CTR_POOL_NUMBERf 18620
#define SD_TAG__HG_ADD_SYS_RSVD_VIDf 18621
#define SD_TAG__HG_CHANGE_DESTINATIONf 18622
#define SD_TAG__HG_HDR_SELf 18623
#define SD_TAG__HG_L3_OVERRIDEf 18624
#define SD_TAG__HG_LEARN_OVERRIDEf 18625
#define SD_TAG__HG_MC_DST_MODIDf 18626
#define SD_TAG__HG_MC_DST_PORT_NUMf 18627
#define SD_TAG__HG_MODIFY_ENABLEf 18628
#define SD_TAG__NEW_CFIf 18629
#define SD_TAG__NEW_PRIf 18630
#define SD_TAG__RESERVEDf 18631
#define SD_TAG__RESERVED_0f 18632
#define SD_TAG__RESERVED_1f 18633
#define SD_TAG__RESERVED_2f 18634
#define SD_TAG__RESERVED_3f 18635
#define SD_TAG__SD_TAG_ACTION_IF_NOT_PRESENTf 18636
#define SD_TAG__SD_TAG_ACTION_IF_PRESENTf 18637
#define SD_TAG__SD_TAG_DOT1P_MAPPING_PTRf 18638
#define SD_TAG__SD_TAG_DOT1P_PRI_SELECTf 18639
#define SD_TAG__SD_TAG_REMARK_CFIf 18640
#define SD_TAG__SD_TAG_TPID_INDEXf 18641
#define SD_TAG__SD_TAG_VIDf 18642
#define SD_TAG__UMC_DROPf 18643
#define SD_TAG__USE_VINTF_CTR_IDXf 18644
#define SD_TAG__UUC_DROPf 18645
#define SD_TAG__VINTF_CTR_IDXf 18646
#define SD_TAG__VNTAG_ACTIONSf 18647
#define SD_TAG__VNTAG_DST_VIFf 18648
#define SD_TAG__VNTAG_FORCE_Lf 18649
#define SD_TAG__VNTAG_Pf 18650
#define SD_TAG_ACTION_IF_NOT_PRESENTf 18651
#define SD_TAG_ACTION_IF_PRESENTf 18652
#define SD_TAG_DOT1P_MAPPING_PTRf 18653
#define SD_TAG_DOT1P_PRI_SELECTf 18654
#define SD_TAG_MODEf 18655
#define SD_TAG_NEW_CFIf 18656
#define SD_TAG_NEW_PRIf 18657
#define SD_TAG_PRESENTf 18658
#define SD_TAG_REMARK_CFIf 18659
#define SD_TAG_TPID_INDEXf 18660
#define SD_TAG_VFI_ENABLEf 18661
#define SD_TAG_VIDf 18662
#define SEARCH0_ERR_CNTf 18663
#define SEARCH1_ERR_CNTf 18664
#define SEARCH_TYPf 18665
#define SECf 18666
#define SECINFOf 18667
#define SECONDf 18668
#define SECONDENDf 18669
#define SECOND_PASS_DECAP_USE_EXP_FOR_PRIf 18670
#define SECOND_TIMEf 18671
#define SECOND_VALUEf 18672
#define SECRET_CHAIN_MODEf 18673
#define SECTAG_TCIf 18674
#define SEC_COUNTf 18675
#define SEEDf 18676
#define SEG0f 18677
#define SEG1f 18678
#define SEG2f 18679
#define SEGMENTf 18680
#define SEGMENT_BASE_1f 18681
#define SEGMENT_BASE_2f 18682
#define SEGMENT_BASE_3f 18683
#define SEGMENT_BASE_4f 18684
#define SEGMENT_BASE_5f 18685
#define SEGMENT_BASE_6f 18686
#define SEGMENT_BASE_7f 18687
#define SEGMENT_SELf 18688
#define SEG_STARTf 18689
#define SELECTf 18690
#define SELECT0f 18691
#define SELECT1f 18692
#define SELECT2f 18693
#define SELECT3f 18694
#define SELECT4f 18695
#define SELECT5f 18696
#define SELECT6f 18697
#define SELECT7f 18698
#define SELECTED_BMf 18699
#define SELECTED_Qf 18700
#define SELECTOR_0_ENf 18701
#define SELECTOR_1_ENf 18702
#define SELECTOR_2_ENf 18703
#define SELECTOR_3_ENf 18704
#define SELECTOR_4_ENf 18705
#define SELECTOR_5_ENf 18706
#define SELECTOR_6_ENf 18707
#define SELECTOR_7_ENf 18708
#define SELECTOR_FOR_BIT_0f 18709
#define SELECTOR_FOR_BIT_1f 18710
#define SELECTOR_FOR_BIT_2f 18711
#define SELECTOR_FOR_BIT_3f 18712
#define SELECTOR_FOR_BIT_4f 18713
#define SELECTOR_FOR_BIT_5f 18714
#define SELECTOR_FOR_BIT_6f 18715
#define SELECTOR_FOR_BIT_7f 18716
#define SELECT_0f 18717
#define SELECT_1f 18718
#define SELECT_TEST_PATHf 18719
#define SEL_ADDR_HISTf 18720
#define SEL_AVG_ALGf 18721
#define SEL_COMBO_SERDES_0_REF_CLK_SRCf 18722
#define SEL_COMBO_SERDES_1_REF_CLK_SRCf 18723
#define SEL_COSf 18724
#define SEL_DIFF_CLOCKf 18725
#define SEL_DOZEN_SERDES_0_REF_CLK_SRCf 18726
#define SEL_DOZEN_SERDES_1_REF_CLK_SRCf 18727
#define SEL_DSFRAGf 18728
#define SEL_DSICMPf 18729
#define SEL_DSL3HEf 18730
#define SEL_DSL4HEf 18731
#define SEL_EARLY1_0f 18732
#define SEL_EARLY1_1f 18733
#define SEL_EARLY1_2f 18734
#define SEL_EARLY1_3f 18735
#define SEL_EARLY2_0f 18736
#define SEL_EARLY2_1f 18737
#define SEL_EARLY2_2f 18738
#define SEL_EARLY2_3f 18739
#define SEL_FCf 18740
#define SEL_FILT_CNT_0f 18741
#define SEL_FILT_CNT_1f 18742
#define SEL_HIST0f 18743
#define SEL_HIST1f 18744
#define SEL_HIST2f 18745
#define SEL_HIST3f 18746
#define SEL_HISTORYf 18747
#define SEL_IMBPf 18748
#define SEL_IMRP4f 18749
#define SEL_IMRP6f 18750
#define SEL_INTR_ON_DESC_OR_PKTf 18751
#define SEL_IRPSEf 18752
#define SEL_LCPLL_S0f 18753
#define SEL_LCPLL_S1f 18754
#define SEL_LEDRAM_SERIAL_DATAf 18755
#define SEL_LTEf 18756
#define SEL_MPLSf 18757
#define SEL_MPLS_ERRf 18758
#define SEL_MTUERRf 18759
#define SEL_PDISCf 18760
#define SEL_PORTf 18761
#define SEL_QSGMII_REF_CLK_SRCf 18762
#define SEL_RDISCf 18763
#define SEL_RDROPf 18764
#define SEL_RFILDRf 18765
#define SEL_RIMDRf 18766
#define SEL_RIPC4f 18767
#define SEL_RIPC6f 18768
#define SEL_RIPD4f 18769
#define SEL_RIPD6f 18770
#define SEL_RIPHE4f 18771
#define SEL_RIPHE6f 18772
#define SEL_RPORTDf 18773
#define SEL_RSV1f 18774
#define SEL_RSV2f 18775
#define SEL_RTUNf 18776
#define SEL_RTUNEf 18777
#define SEL_RUCf 18778
#define SEL_RX_CLKDLY_BLKf 18779
#define SEL_S3MII_REF_CLK_SRCf 18780
#define SEL_SWAP_LED_LINK_ACT_STATUSf 18781
#define SEL_TX_CLKDLY_BLKf 18782
#define SEL_TX_CORECLK_MONf 18783
#define SEL_URPF_ERRORf 18784
#define SEL_VLANDRf 18785
#define SEL_WRFIFO_PTR_CLKf 18786
#define SEMAPHOREf 18787
#define SEND_EARLY_E2E_CC_SELf 18788
#define SEND_RSP_WORD_DYNAMICf 18789
#define SEND_RSP_WORD_RDf 18790
#define SEND_RSP_WORD_WRf 18791
#define SEND_RX_E2E_BKP_ENf 18792
#define SEQDONEf 18793
#define SEQNUMf 18794
#define SEQUENCE_IDf 18795
#define SEQ_DPEO_ERRf 18796
#define SEQ_NUMf 18797
#define SEQ_READMASK0f 18798
#define SEQ_READMASK1f 18799
#define SEQ_READMASK2f 18800
#define SEQ_READMASK3f 18801
#define SEQ_START_2ND_HALF0f 18802
#define SEQ_START_2ND_HALF1f 18803
#define SEQ_START_2ND_HALF2f 18804
#define SEQ_START_2ND_HALF3f 18805
#define SEQ_STATEf 18806
#define SEQ_STATE_TRN_EVENT_1f 18807
#define SEQ_STATE_TRN_EVENT_2f 18808
#define SEQ_STATE_TRN_EVENT_3f 18809
#define SEQ_STATE_TRN_EVENT_4f 18810
#define SEQ_STATE_TRN_EVENT_5f 18811
#define SEQ_STATE_TRN_EVENT_6f 18812
#define SER0_MEM_TMf 18813
#define SER1_MEM_TMf 18814
#define SERDES0_PORT_1_TO_8_LINK_STATf 18815
#define SERDES1_PORT_9_TO_16_LINK_STATf 18816
#define SERDES2_PORT_17_TO_24_LINK_STATf 18817
#define SERDES_LCPLL_LOCK_STATf 18818
#define SERVICE_CTR_IDXf 18819
#define SER_CHECK_FAILf 18820
#define SER_MEM_TMf 18821
#define SESSION_IDf 18822
#define SESSION_IDENTIFIER_TYPEf 18823
#define SESSION_INDEXf 18824
#define SESSION_INFOf 18825
#define SESSION_TMf 18826
#define SESSION_TM0f 18827
#define SESSION_TM1f 18828
#define SETf 18829
#define SETLIMITf 18830
#define SET_INVALID_IPf 18831
#define SET_LIMITf 18832
#define SET_PPD2_OPCODEf 18833
#define SET_SCI_INDEXf 18834
#define SET_VALID_IPf 18835
#define SFD_OFFSETf 18836
#define SFEf 18837
#define SFI_8B10B_CAP_ERRORf 18838
#define SFI_8B10B_CAP_ERROR_DISINTf 18839
#define SFI_CBUFFER_A_CORRECTED_ERRORf 18840
#define SFI_CBUFFER_A_CORRECTED_ERROR_DISINTf 18841
#define SFI_CBUFFER_A_ECC_ERROR_ADDRESSf 18842
#define SFI_CBUFFER_A_UNCORRECTED_ERRORf 18843
#define SFI_CBUFFER_A_UNCORRECTED_ERROR_DISINTf 18844
#define SFI_CBUFFER_B_CORRECTED_ERRORf 18845
#define SFI_CBUFFER_B_CORRECTED_ERROR_DISINTf 18846
#define SFI_CBUFFER_B_ECC_ERROR_ADDRESSf 18847
#define SFI_CBUFFER_B_UNCORRECTED_ERRORf 18848
#define SFI_CBUFFER_B_UNCORRECTED_ERROR_DISINTf 18849
#define SFI_CBUFFER_ENABLE_ECCf 18850
#define SFI_CBUFFER_FORCE_UNCORRECTABLE_ERRORf 18851
#define SFI_CBUFFER_OVERFLOWf 18852
#define SFI_CBUFFER_OVERFLOW_DISINTf 18853
#define SFI_CBUFFER_OVERFLOW_MASKf 18854
#define SFI_CBUFFER_TMf 18855
#define SFI_CBUFFER_UNDERRUNf 18856
#define SFI_CBUFFER_UNDERRUN_DISINTf 18857
#define SFI_CBUFFER_UNDERRUN_MASKf 18858
#define SFI_DBUFFER_OVERFLOWf 18859
#define SFI_DBUFFER_OVERFLOW_DISINTf 18860
#define SFI_DBUFFER_OVERFLOW_MASKf 18861
#define SFI_DBUFFER_TMf 18862
#define SFI_DBUFFER_UNDERRUNf 18863
#define SFI_DBUFFER_UNDERRUN_DISINTf 18864
#define SFI_DBUFFER_UNDERRUN_MASKf 18865
#define SFI_FR_RX_ERRf 18866
#define SFI_FR_RX_ERR_0f 18867
#define SFI_FR_RX_ERR_1f 18868
#define SFI_FR_RX_ERR_2f 18869
#define SFI_FR_RX_ERR_3f 18870
#define SFI_FR_RX_PKLT_HDRf 18871
#define SFI_FR_RX_PKLT_HDR_0f 18872
#define SFI_FR_RX_PKLT_HDR_1f 18873
#define SFI_FR_RX_PKLT_HDR_2f 18874
#define SFI_FR_RX_PKLT_HDR_3f 18875
#define SFI_FR_RX_REMAPPED_SFI_NUMf 18876
#define SFI_FR_RX_REMAPPED_SFI_NUM_0f 18877
#define SFI_FR_RX_REMAPPED_SFI_NUM_1f 18878
#define SFI_FR_RX_REMAPPED_SFI_NUM_2f 18879
#define SFI_FR_RX_REMAPPED_SFI_NUM_3f 18880
#define SFI_FR_RX_SOTf 18881
#define SFI_FR_RX_SOT_0f 18882
#define SFI_FR_RX_SOT_1f 18883
#define SFI_FR_RX_SOT_2f 18884
#define SFI_FR_RX_SOT_3f 18885
#define SFI_FR_RX_STATIC_SFI_NUMf 18886
#define SFI_FR_RX_STATIC_SFI_NUM_0f 18887
#define SFI_FR_RX_STATIC_SFI_NUM_1f 18888
#define SFI_FR_RX_STATIC_SFI_NUM_2f 18889
#define SFI_FR_RX_STATIC_SFI_NUM_3f 18890
#define SFI_PLANE_A_CFIFO_HIGH_WATERMARKf 18891
#define SFI_PLANE_A_CFIFO_HIGH_WATERMARK_UPDf 18892
#define SFI_PLANE_B_CFIFO_HIGH_WATERMARKf 18893
#define SFI_PLANE_B_CFIFO_HIGH_WATERMARK_UPDf 18894
#define SFI_READY_ERRORf 18895
#define SFI_READY_ERROR_DISINTf 18896
#define SFI_RND_LENGTH_ERRORf 18897
#define SFI_RND_LENGTH_ERROR_DISINTf 18898
#define SFI_RND_LENGTH_ERROR_MASKf 18899
#define SFI_RND_LENGTH_HIGH_WATERMARKf 18900
#define SFI_RND_LENGTH_HIGH_WATERMARK_UPDf 18901
#define SFI_RND_SIZEf 18902
#define SFI_RX_FIFO_OVERFLOWf 18903
#define SFI_RX_FIFO_OVERFLOW_DISINTf 18904
#define SFI_SKEW_TOLf 18905
#define SFI_TIMER_BUSY_ERRORf 18906
#define SFI_TIMER_BUSY_ERROR_DISINTf 18907
#define SFI_TIMER_BUSY_ERROR_ENf 18908
#define SFI_TIMER_BUSY_ERROR_MASKf 18909
#define SFI_TX_FIFO_OVERFLOWf 18910
#define SFI_TX_FIFO_OVERFLOW_DISINTf 18911
#define SFI_UNEXPECTED_SOTf 18912
#define SFI_UNEXPECTED_SOT_DISINTf 18913
#define SFLOW_RN_PPf 18914
#define SF_BUFFER_A_TMf 18915
#define SF_BUFFER_B_TMf 18916
#define SF_BUFFER_OVERFLOW_ERR_Af 18917
#define SF_BUFFER_OVERFLOW_ERR_A_DINSTf 18918
#define SF_BUFFER_OVERFLOW_ERR_Bf 18919
#define SF_BUFFER_OVERFLOW_ERR_B_DINSTf 18920
#define SF_MODID0f 18921
#define SF_MODID0_VALIDf 18922
#define SF_MODID1f 18923
#define SF_MODID1_VALIDf 18924
#define SF_TOP_TREX2_DEBUG_ENABLEf 18925
#define SGMIIf 18926
#define SGN_DETf 18927
#define SGN_DET_SELf 18928
#define SGPPf 18929
#define SGPP_SVP_SELf 18930
#define SG_ENABLEf 18931
#define SG_RELOAD_ENABLEf 18932
#define SHAPED_BITSf 18933
#define SHAPED_CHANGE_SOON_UPDATE_FROM_QPPf 18934
#define SHAPER_ACKf 18935
#define SHAPER_BACKPRESSUREf 18936
#define SHAPER_ENf 18937
#define SHAPER_ENABLEf 18938
#define SHAPER_EVENT_FIFO_DEPTHf 18939
#define SHAPER_EVENT_FIFO_FULL_HALT_ENf 18940
#define SHAPER_FILL_THRESH_HIT_HALT_ENf 18941
#define SHAPER_FORCE_BACKPRESSURE_FROM_QPPf 18942
#define SHAPER_IDf 18943
#define SHAPER_MAXBURST_EXPf 18944
#define SHAPER_MAXBURST_MANTf 18945
#define SHAPER_MAX_BUCKET_OVERFLOWf 18946
#define SHAPER_MAX_BUCKET_OVERFLOW_MASKf 18947
#define SHAPER_MAX_COSf 18948
#define SHAPER_MAX_PORT_NUMf 18949
#define SHAPER_MIN_BUCKET_OVERFLOWf 18950
#define SHAPER_MIN_BUCKET_OVERFLOW_MASKf 18951
#define SHAPER_MIN_COSf 18952
#define SHAPER_MIN_PORT_NUMf 18953
#define SHAPER_RATE_EXPf 18954
#define SHAPER_RATE_MANTf 18955
#define SHAPER_REQf 18956
#define SHAPE_CHANGE_SOONf 18957
#define SHAPE_LOOP_SIZE_EXP1f 18958
#define SHAPE_LOOP_SIZE_EXP2f 18959
#define SHAPE_RATE_EXPf 18960
#define SHAPE_RATE_MANTf 18961
#define SHAPE_THRESH_EXPf 18962
#define SHAPE_THRESH_MANTf 18963
#define SHAPE_WORKINGf 18964
#define SHAPING_BUS_LENGTH_ADJf 18965
#define SHARED_CELLf 18966
#define SHARED_COUNTf 18967
#define SHARED_FRAG_ID_ENABLEf 18968
#define SHARED_LIMIT_ADDRf 18969
#define SHARED_LIMIT_DCMf 18970
#define SHARED_LIMIT_HITf 18971
#define SHARED_LIMIT_PMf 18972
#define SHARED_LIMIT_TMf 18973
#define SHARED_METER_PAIR_INDEXf 18974
#define SHARED_PKTf 18975
#define SHARED_TABLE_IPMC_SIZEf 18976
#define SHARED_TABLE_L2MC_SIZEf 18977
#define SHIFT_SEG0f 18978
#define SHIFT_SEG1f 18979
#define SHIFT_SEG10f 18980
#define SHIFT_SEG11f 18981
#define SHIFT_SEG12f 18982
#define SHIFT_SEG13f 18983
#define SHIFT_SEG14f 18984
#define SHIFT_SEG15f 18985
#define SHIFT_SEG16f 18986
#define SHIFT_SEG17f 18987
#define SHIFT_SEG18f 18988
#define SHIFT_SEG19f 18989
#define SHIFT_SEG2f 18990
#define SHIFT_SEG20f 18991
#define SHIFT_SEG21f 18992
#define SHIFT_SEG22f 18993
#define SHIFT_SEG23f 18994
#define SHIFT_SEG24f 18995
#define SHIFT_SEG25f 18996
#define SHIFT_SEG26f 18997
#define SHIFT_SEG27f 18998
#define SHIFT_SEG28f 18999
#define SHIFT_SEG29f 19000
#define SHIFT_SEG3f 19001
#define SHIFT_SEG30f 19002
#define SHIFT_SEG31f 19003
#define SHIFT_SEG4f 19004
#define SHIFT_SEG5f 19005
#define SHIFT_SEG6f 19006
#define SHIFT_SEG7f 19007
#define SHIFT_SEG8f 19008
#define SHIFT_SEG9f 19009
#define SHORTCIRCUITENf 19010
#define SHORT_QNTAf 19011
#define SHOW_CUR_COUNTf 19012
#define SH_PRUNE_ENABLEf 19013
#define SIGNf 19014
#define SIGNATUREf 19015
#define SIGN_BITf 19016
#define SIMPLEX_MCNTf 19017
#define SINGLEBITKILLf 19018
#define SINGLECELLf 19019
#define SINGLESTEPENf 19020
#define SINGLESTEP_ENABLEDf 19021
#define SINGLE_BIT_ERRf 19022
#define SINGLE_BIT_ERR0f 19023
#define SINGLE_BIT_ERR1f 19024
#define SINGLE_BIT_ERR2f 19025
#define SINGLE_BIT_ERR3f 19026
#define SINGLE_PORT_TX_CREDITSf 19027
#define SIPf 19028
#define SIP_MASKf 19029
#define SIRIUS__CHIP_RST_Nf 19030
#define SIRIUS__XP4_RST_Lf 19031
#define SIRIUS__XP5_5ST_Lf 19032
#define SIRIUS__XP6_RST_Lf 19033
#define SIRIUS__XP7_RST_Lf 19034
#define SITB_SEL0f 19035
#define SITB_SEL1f 19036
#define SIT_ICFI_ACTIONf 19037
#define SIT_IPRI_ACTIONf 19038
#define SIT_ITAG_ACTIONf 19039
#define SIT_OCFI_ACTIONf 19040
#define SIT_OPRI_ACTIONf 19041
#define SIT_OTAG_ACTIONf 19042
#define SIT_PITAG_ACTIONf 19043
#define SIZEf 19044
#define SIZE_Af 19045
#define SIZE_Bf 19046
#define SIZE_SELECTf 19047
#define SI_SC_RX_PORT0_CAPTf 19048
#define SI_SC_RX_PORT0_MASKf 19049
#define SI_SC_RX_PORT0_STATUSf 19050
#define SI_SC_RX_PORT0_STATUS_DISINTf 19051
#define SI_SC_RX_PORT0_VALUEf 19052
#define SI_SC_RX_PORT1_CAPTf 19053
#define SI_SC_RX_PORT1_MASKf 19054
#define SI_SC_RX_PORT1_STATUSf 19055
#define SI_SC_RX_PORT1_STATUS_DISINTf 19056
#define SI_SC_RX_PORT1_VALUEf 19057
#define SKEW_VIOLATION_CH_EN_CNT_Af 19058
#define SKEW_VIOLATION_CH_EN_CNT_Bf 19059
#define SKEW_VIOLATION_ERR_Af 19060
#define SKEW_VIOLATION_ERR_A_DINSTf 19061
#define SKEW_VIOLATION_ERR_Bf 19062
#define SKEW_VIOLATION_ERR_B_DINSTf 19063
#define SKEW_VIOLATION_MEM_Af 19064
#define SKEW_VIOLATION_MEM_Bf 19065
#define SKEW_VIOLATION_PKLT_NUM_Af 19066
#define SKEW_VIOLATION_PKLT_NUM_Bf 19067
#define SKIDMARKERf 19068
#define SKIPf 19069
#define SKIP_CRC0f 19070
#define SKIP_CRC1f 19071
#define SKIP_CRC2f 19072
#define SKIP_DOS_ATTACK_DROPf 19073
#define SKIP_F_STAT_REGf 19074
#define SKIP_GRE_VER_CHKf 19075
#define SKIP_IG_TBL_INITf 19076
#define SKIP_IPV4_PROT_DROPf 19077
#define SKIP_L_STAT_REGf 19078
#define SKIP_MIP_NH_CHKf 19079
#define SKIP_MIP_TYPE_CHKf 19080
#define SKIP_NUM_BYTES0f 19081
#define SKIP_NUM_BYTES1f 19082
#define SKIP_NUM_BYTES2f 19083
#define SKIP_PIM_NULL_CHKf 19084
#define SKIP_PIM_TYPE_CHKf 19085
#define SKIP_PIM_VER_CHKf 19086
#define SKIP_SOME_STAT_REGSf 19087
#define SKIP_TNL_FRAGf 19088
#define SKIP_TNL_TTLf 19089
#define SKIP_UDP_LEN_CHKf 19090
#define SLAM_DMA_COMPLETEf 19091
#define SLAM_DMA_DONEf 19092
#define SLAM_ENf 19093
#define SLAM_MEMf 19094
#define SLAVE_ABORTf 19095
#define SLAVE_PECf 19096
#define SLAVE_RD_EVENT_ENf 19097
#define SLAVE_RD_STATUSf 19098
#define SLAVE_RX_EVENTf 19099
#define SLAVE_RX_EVENT_ENf 19100
#define SLAVE_RX_FIFO_FLUSHf 19101
#define SLAVE_RX_FIFO_FULLf 19102
#define SLAVE_RX_FIFO_FULL_ENf 19103
#define SLAVE_RX_FIFO_THRESHOLDf 19104
#define SLAVE_RX_PKT_COUNTf 19105
#define SLAVE_RX_THRESHOLD_HITf 19106
#define SLAVE_RX_THRESHOLD_HIT_ENf 19107
#define SLAVE_SMBUS_RD_DATAf 19108
#define SLAVE_SMBUS_WR_DATAf 19109
#define SLAVE_START_BUSYf 19110
#define SLAVE_START_BUSY_COMMANDf 19111
#define SLAVE_START_BUSY_ENf 19112
#define SLAVE_STATUSf 19113
#define SLAVE_TX_FIFO_FLUSHf 19114
#define SLAVE_TX_UNDERRUN_ENf 19115
#define SLAVE_WR_STATUSf 19116
#define SLBTCMSBf 19117
#define SLDMA_MEM_TMf 19118
#define SLICE0_AUX_TAG_1_SELf 19119
#define SLICE0_AUX_TAG_2_SELf 19120
#define SLICE0_DOUBLE_WIDE_KEY_SELECTf 19121
#define SLICE0_DOUBLE_WIDE_MODEf 19122
#define SLICE0_D_TYPE_SELf 19123
#define SLICE0_F0f 19124
#define SLICE0_F1f 19125
#define SLICE0_F2f 19126
#define SLICE0_F3f 19127
#define SLICE0_F4f 19128
#define SLICE0_RANGE_CHECKER_OR_UDF_CHUNK_VALID_SELf 19129
#define SLICE0_RANGE_CHECK_SELf 19130
#define SLICE0_S_TYPE_SELf 19131
#define SLICE10_AUX_TAG_1_SELf 19132
#define SLICE10_AUX_TAG_2_SELf 19133
#define SLICE10_DOUBLE_WIDE_KEY_SELECTf 19134
#define SLICE10_DOUBLE_WIDE_MODEf 19135
#define SLICE10_D_TYPE_SELf 19136
#define SLICE10_F0f 19137
#define SLICE10_F1f 19138
#define SLICE10_F2f 19139
#define SLICE10_F3f 19140
#define SLICE10_F4f 19141
#define SLICE10_RANGE_CHECK_SELf 19142
#define SLICE10_S_TYPE_SELf 19143
#define SLICE11_10_PAIRINGf 19144
#define SLICE11_AUX_TAG_1_SELf 19145
#define SLICE11_AUX_TAG_2_SELf 19146
#define SLICE11_DOUBLE_WIDE_KEY_SELECTf 19147
#define SLICE11_DOUBLE_WIDE_MODEf 19148
#define SLICE11_D_TYPE_SELf 19149
#define SLICE11_F0f 19150
#define SLICE11_F1f 19151
#define SLICE11_F2f 19152
#define SLICE11_F3f 19153
#define SLICE11_F4f 19154
#define SLICE11_RANGE_CHECK_SELf 19155
#define SLICE11_S_TYPE_SELf 19156
#define SLICE12_DOUBLE_WIDE_KEY_SELECTf 19157
#define SLICE12_DOUBLE_WIDE_MODEf 19158
#define SLICE12_D_TYPE_SELf 19159
#define SLICE12_F0f 19160
#define SLICE12_F1f 19161
#define SLICE12_F2f 19162
#define SLICE12_F3f 19163
#define SLICE12_F4f 19164
#define SLICE12_RANGE_CHECK_SELf 19165
#define SLICE12_S_TYPE_SELf 19166
#define SLICE13_12_PAIRINGf 19167
#define SLICE13_DOUBLE_WIDE_KEY_SELECTf 19168
#define SLICE13_DOUBLE_WIDE_MODEf 19169
#define SLICE13_D_TYPE_SELf 19170
#define SLICE13_F0f 19171
#define SLICE13_F1f 19172
#define SLICE13_F2f 19173
#define SLICE13_F3f 19174
#define SLICE13_F4f 19175
#define SLICE13_RANGE_CHECK_SELf 19176
#define SLICE13_S_TYPE_SELf 19177
#define SLICE14_DOUBLE_WIDE_KEY_SELECTf 19178
#define SLICE14_DOUBLE_WIDE_MODEf 19179
#define SLICE14_D_TYPE_SELf 19180
#define SLICE14_F0f 19181
#define SLICE14_F1f 19182
#define SLICE14_F2f 19183
#define SLICE14_F3f 19184
#define SLICE14_F4f 19185
#define SLICE14_RANGE_CHECK_SELf 19186
#define SLICE14_S_TYPE_SELf 19187
#define SLICE15_14_PAIRINGf 19188
#define SLICE15_DOUBLE_WIDE_KEY_SELECTf 19189
#define SLICE15_DOUBLE_WIDE_MODEf 19190
#define SLICE15_D_TYPE_SELf 19191
#define SLICE15_F0f 19192
#define SLICE15_F1f 19193
#define SLICE15_F2f 19194
#define SLICE15_F3f 19195
#define SLICE15_F4f 19196
#define SLICE15_RANGE_CHECK_SELf 19197
#define SLICE15_S_TYPE_SELf 19198
#define SLICE16_F2f 19199
#define SLICE16_F3f 19200
#define SLICE1_0_PAIRINGf 19201
#define SLICE1_AUX_TAG_1_SELf 19202
#define SLICE1_AUX_TAG_2_SELf 19203
#define SLICE1_DOUBLE_WIDE_KEY_SELECTf 19204
#define SLICE1_DOUBLE_WIDE_MODEf 19205
#define SLICE1_D_TYPE_SELf 19206
#define SLICE1_F0f 19207
#define SLICE1_F1f 19208
#define SLICE1_F2f 19209
#define SLICE1_F3f 19210
#define SLICE1_F4f 19211
#define SLICE1_RANGE_CHECKER_OR_UDF_CHUNK_VALID_SELf 19212
#define SLICE1_RANGE_CHECK_SELf 19213
#define SLICE1_S_TYPE_SELf 19214
#define SLICE2_AUX_TAG_1_SELf 19215
#define SLICE2_AUX_TAG_2_SELf 19216
#define SLICE2_DOUBLE_WIDE_KEY_SELECTf 19217
#define SLICE2_DOUBLE_WIDE_MODEf 19218
#define SLICE2_D_TYPE_SELf 19219
#define SLICE2_F0f 19220
#define SLICE2_F1f 19221
#define SLICE2_F2f 19222
#define SLICE2_F3f 19223
#define SLICE2_F4f 19224
#define SLICE2_RANGE_CHECKER_OR_UDF_CHUNK_VALID_SELf 19225
#define SLICE2_RANGE_CHECK_SELf 19226
#define SLICE2_S_TYPE_SELf 19227
#define SLICE3_2_PAIRINGf 19228
#define SLICE3_AUX_TAG_1_SELf 19229
#define SLICE3_AUX_TAG_2_SELf 19230
#define SLICE3_DOUBLE_WIDE_KEY_SELECTf 19231
#define SLICE3_DOUBLE_WIDE_MODEf 19232
#define SLICE3_D_TYPE_SELf 19233
#define SLICE3_F0f 19234
#define SLICE3_F1f 19235
#define SLICE3_F2f 19236
#define SLICE3_F3f 19237
#define SLICE3_F4f 19238
#define SLICE3_RANGE_CHECKER_OR_UDF_CHUNK_VALID_SELf 19239
#define SLICE3_RANGE_CHECK_SELf 19240
#define SLICE3_S_TYPE_SELf 19241
#define SLICE4_AUX_TAG_1_SELf 19242
#define SLICE4_AUX_TAG_2_SELf 19243
#define SLICE4_DOUBLE_WIDE_KEY_SELECTf 19244
#define SLICE4_DOUBLE_WIDE_MODEf 19245
#define SLICE4_D_TYPE_SELf 19246
#define SLICE4_F0f 19247
#define SLICE4_F1f 19248
#define SLICE4_F2f 19249
#define SLICE4_F3f 19250
#define SLICE4_F4f 19251
#define SLICE4_RANGE_CHECKER_OR_UDF_CHUNK_VALID_SELf 19252
#define SLICE4_RANGE_CHECK_SELf 19253
#define SLICE4_S_TYPE_SELf 19254
#define SLICE5_4_PAIRINGf 19255
#define SLICE5_AUX_TAG_1_SELf 19256
#define SLICE5_AUX_TAG_2_SELf 19257
#define SLICE5_DOUBLE_WIDE_KEY_SELECTf 19258
#define SLICE5_DOUBLE_WIDE_MODEf 19259
#define SLICE5_D_TYPE_SELf 19260
#define SLICE5_F0f 19261
#define SLICE5_F1f 19262
#define SLICE5_F2f 19263
#define SLICE5_F3f 19264
#define SLICE5_F4f 19265
#define SLICE5_RANGE_CHECKER_OR_UDF_CHUNK_VALID_SELf 19266
#define SLICE5_RANGE_CHECK_SELf 19267
#define SLICE5_S_TYPE_SELf 19268
#define SLICE6_AUX_TAG_1_SELf 19269
#define SLICE6_AUX_TAG_2_SELf 19270
#define SLICE6_DOUBLE_WIDE_KEY_SELECTf 19271
#define SLICE6_DOUBLE_WIDE_MODEf 19272
#define SLICE6_D_TYPE_SELf 19273
#define SLICE6_F0f 19274
#define SLICE6_F1f 19275
#define SLICE6_F2f 19276
#define SLICE6_F3f 19277
#define SLICE6_F4f 19278
#define SLICE6_RANGE_CHECKER_OR_UDF_CHUNK_VALID_SELf 19279
#define SLICE6_RANGE_CHECK_SELf 19280
#define SLICE6_S_TYPE_SELf 19281
#define SLICE7_6_PAIRINGf 19282
#define SLICE7_AUX_TAG_1_SELf 19283
#define SLICE7_AUX_TAG_2_SELf 19284
#define SLICE7_DOUBLE_WIDE_KEY_SELECTf 19285
#define SLICE7_DOUBLE_WIDE_MODEf 19286
#define SLICE7_D_TYPE_SELf 19287
#define SLICE7_F0f 19288
#define SLICE7_F1f 19289
#define SLICE7_F2f 19290
#define SLICE7_F3f 19291
#define SLICE7_F4f 19292
#define SLICE7_RANGE_CHECKER_OR_UDF_CHUNK_VALID_SELf 19293
#define SLICE7_RANGE_CHECK_SELf 19294
#define SLICE7_S_TYPE_SELf 19295
#define SLICE8_AUX_TAG_1_SELf 19296
#define SLICE8_AUX_TAG_2_SELf 19297
#define SLICE8_DOUBLE_WIDE_KEY_SELECTf 19298
#define SLICE8_DOUBLE_WIDE_MODEf 19299
#define SLICE8_D_TYPE_SELf 19300
#define SLICE8_F0f 19301
#define SLICE8_F1f 19302
#define SLICE8_F2f 19303
#define SLICE8_F3f 19304
#define SLICE8_F4f 19305
#define SLICE8_RANGE_CHECKER_OR_UDF_CHUNK_VALID_SELf 19306
#define SLICE8_RANGE_CHECK_SELf 19307
#define SLICE8_S_TYPE_SELf 19308
#define SLICE9_8_PAIRINGf 19309
#define SLICE9_AUX_TAG_1_SELf 19310
#define SLICE9_AUX_TAG_2_SELf 19311
#define SLICE9_DOUBLE_WIDE_KEY_SELECTf 19312
#define SLICE9_DOUBLE_WIDE_MODEf 19313
#define SLICE9_D_TYPE_SELf 19314
#define SLICE9_F0f 19315
#define SLICE9_F1f 19316
#define SLICE9_F2f 19317
#define SLICE9_F3f 19318
#define SLICE9_F4f 19319
#define SLICE9_RANGE_CHECKER_OR_UDF_CHUNK_VALID_SELf 19320
#define SLICE9_RANGE_CHECK_SELf 19321
#define SLICE9_S_TYPE_SELf 19322
#define SLICE_0f 19323
#define SLICE_0_DOS_ATTACK_ENABLEf 19324
#define SLICE_0_DOUBLE_WIDE_KEY_SELECTf 19325
#define SLICE_0_DOUBLE_WIDE_MODEf 19326
#define SLICE_0_DST_CLASS_ID_SELf 19327
#define SLICE_0_ENABLEf 19328
#define SLICE_0_F2f 19329
#define SLICE_0_F3f 19330
#define SLICE_0_F4f 19331
#define SLICE_0_INTERFACE_CLASS_ID_SELf 19332
#define SLICE_0_IPV6_KEY_MODEf 19333
#define SLICE_0_IP_FIELD_SELECTf 19334
#define SLICE_0_LOWER_TMf 19335
#define SLICE_0_LOWER_TM_9_8f 19336
#define SLICE_0_MODEf 19337
#define SLICE_0_PMf 19338
#define SLICE_0_SOURCE_TYPE_SELf 19339
#define SLICE_0_SRC_CLASS_ID_SELf 19340
#define SLICE_0_TCP_FN_SELf 19341
#define SLICE_0_TMf 19342
#define SLICE_0_TM_9_8f 19343
#define SLICE_0_TOS_FN_SELf 19344
#define SLICE_0_TTL_FN_SELf 19345
#define SLICE_0_UPPER_TMf 19346
#define SLICE_0_UPPER_TM_9_8f 19347
#define SLICE_0_WWf 19348
#define SLICE_1f 19349
#define SLICE_10_DST_CLASS_ID_SELf 19350
#define SLICE_10_ENABLEf 19351
#define SLICE_10_F4f 19352
#define SLICE_10_INTERFACE_CLASS_ID_SELf 19353
#define SLICE_10_LOWER_TM_9_8f 19354
#define SLICE_10_MODEf 19355
#define SLICE_10_SRC_CLASS_ID_SELf 19356
#define SLICE_10_TCP_FN_SELf 19357
#define SLICE_10_TMf 19358
#define SLICE_10_TOS_FN_SELf 19359
#define SLICE_10_TTL_FN_SELf 19360
#define SLICE_10_UPPER_TM_9_8f 19361
#define SLICE_11_DST_CLASS_ID_SELf 19362
#define SLICE_11_ENABLEf 19363
#define SLICE_11_F4f 19364
#define SLICE_11_INTERFACE_CLASS_ID_SELf 19365
#define SLICE_11_LOWER_TM_9_8f 19366
#define SLICE_11_MODEf 19367
#define SLICE_11_SRC_CLASS_ID_SELf 19368
#define SLICE_11_TCP_FN_SELf 19369
#define SLICE_11_TMf 19370
#define SLICE_11_TOS_FN_SELf 19371
#define SLICE_11_TTL_FN_SELf 19372
#define SLICE_11_UPPER_TM_9_8f 19373
#define SLICE_12_DST_CLASS_ID_SELf 19374
#define SLICE_12_ENABLEf 19375
#define SLICE_12_F4f 19376
#define SLICE_12_INTERFACE_CLASS_ID_SELf 19377
#define SLICE_12_LOWER_TM_9_8f 19378
#define SLICE_12_MODEf 19379
#define SLICE_12_SRC_CLASS_ID_SELf 19380
#define SLICE_12_TCP_FN_SELf 19381
#define SLICE_12_TMf 19382
#define SLICE_12_TOS_FN_SELf 19383
#define SLICE_12_TTL_FN_SELf 19384
#define SLICE_12_UPPER_TM_9_8f 19385
#define SLICE_13_DST_CLASS_ID_SELf 19386
#define SLICE_13_ENABLEf 19387
#define SLICE_13_F4f 19388
#define SLICE_13_INTERFACE_CLASS_ID_SELf 19389
#define SLICE_13_LOWER_TM_9_8f 19390
#define SLICE_13_MODEf 19391
#define SLICE_13_SRC_CLASS_ID_SELf 19392
#define SLICE_13_TCP_FN_SELf 19393
#define SLICE_13_TMf 19394
#define SLICE_13_TOS_FN_SELf 19395
#define SLICE_13_TTL_FN_SELf 19396
#define SLICE_13_UPPER_TM_9_8f 19397
#define SLICE_14_DST_CLASS_ID_SELf 19398
#define SLICE_14_ENABLEf 19399
#define SLICE_14_F4f 19400
#define SLICE_14_INTERFACE_CLASS_ID_SELf 19401
#define SLICE_14_LOWER_TM_9_8f 19402
#define SLICE_14_MODEf 19403
#define SLICE_14_SRC_CLASS_ID_SELf 19404
#define SLICE_14_TCP_FN_SELf 19405
#define SLICE_14_TMf 19406
#define SLICE_14_TOS_FN_SELf 19407
#define SLICE_14_TTL_FN_SELf 19408
#define SLICE_14_UPPER_TM_9_8f 19409
#define SLICE_15_DST_CLASS_ID_SELf 19410
#define SLICE_15_ENABLEf 19411
#define SLICE_15_F4f 19412
#define SLICE_15_INTERFACE_CLASS_ID_SELf 19413
#define SLICE_15_LOWER_TM_9_8f 19414
#define SLICE_15_MODEf 19415
#define SLICE_15_SRC_CLASS_ID_SELf 19416
#define SLICE_15_TCP_FN_SELf 19417
#define SLICE_15_TMf 19418
#define SLICE_15_TOS_FN_SELf 19419
#define SLICE_15_TTL_FN_SELf 19420
#define SLICE_15_UPPER_TM_9_8f 19421
#define SLICE_16_ENABLEf 19422
#define SLICE_1_DOS_ATTACK_ENABLEf 19423
#define SLICE_1_DOUBLE_WIDE_KEY_SELECTf 19424
#define SLICE_1_DOUBLE_WIDE_MODEf 19425
#define SLICE_1_DST_CLASS_ID_SELf 19426
#define SLICE_1_ENABLEf 19427
#define SLICE_1_F2f 19428
#define SLICE_1_F3f 19429
#define SLICE_1_F4f 19430
#define SLICE_1_INTERFACE_CLASS_ID_SELf 19431
#define SLICE_1_IPV6_KEY_MODEf 19432
#define SLICE_1_IP_FIELD_SELECTf 19433
#define SLICE_1_LOWER_TMf 19434
#define SLICE_1_LOWER_TM_9_8f 19435
#define SLICE_1_MODEf 19436
#define SLICE_1_PMf 19437
#define SLICE_1_SOURCE_TYPE_SELf 19438
#define SLICE_1_SRC_CLASS_ID_SELf 19439
#define SLICE_1_TCP_FN_SELf 19440
#define SLICE_1_TMf 19441
#define SLICE_1_TM_9_8f 19442
#define SLICE_1_TOS_FN_SELf 19443
#define SLICE_1_TTL_FN_SELf 19444
#define SLICE_1_UPPER_TMf 19445
#define SLICE_1_UPPER_TM_9_8f 19446
#define SLICE_1_WWf 19447
#define SLICE_2f 19448
#define SLICE_2_DOS_ATTACK_ENABLEf 19449
#define SLICE_2_DOUBLE_WIDE_KEY_SELECTf 19450
#define SLICE_2_DOUBLE_WIDE_MODEf 19451
#define SLICE_2_DST_CLASS_ID_SELf 19452
#define SLICE_2_ENABLEf 19453
#define SLICE_2_F2f 19454
#define SLICE_2_F3f 19455
#define SLICE_2_F4f 19456
#define SLICE_2_INTERFACE_CLASS_ID_SELf 19457
#define SLICE_2_IPV6_KEY_MODEf 19458
#define SLICE_2_IP_FIELD_SELECTf 19459
#define SLICE_2_LOWER_TMf 19460
#define SLICE_2_LOWER_TM_9_8f 19461
#define SLICE_2_MODEf 19462
#define SLICE_2_PMf 19463
#define SLICE_2_SOURCE_TYPE_SELf 19464
#define SLICE_2_SRC_CLASS_ID_SELf 19465
#define SLICE_2_TCP_FN_SELf 19466
#define SLICE_2_TMf 19467
#define SLICE_2_TM_9_8f 19468
#define SLICE_2_TOS_FN_SELf 19469
#define SLICE_2_TTL_FN_SELf 19470
#define SLICE_2_UPPER_TMf 19471
#define SLICE_2_UPPER_TM_9_8f 19472
#define SLICE_2_WWf 19473
#define SLICE_3f 19474
#define SLICE_3_DOS_ATTACK_ENABLEf 19475
#define SLICE_3_DOUBLE_WIDE_KEY_SELECTf 19476
#define SLICE_3_DOUBLE_WIDE_MODEf 19477
#define SLICE_3_DST_CLASS_ID_SELf 19478
#define SLICE_3_ENABLEf 19479
#define SLICE_3_F2f 19480
#define SLICE_3_F3f 19481
#define SLICE_3_F4f 19482
#define SLICE_3_INTERFACE_CLASS_ID_SELf 19483
#define SLICE_3_IPV6_KEY_MODEf 19484
#define SLICE_3_IP_FIELD_SELECTf 19485
#define SLICE_3_LOWER_TMf 19486
#define SLICE_3_LOWER_TM_9_8f 19487
#define SLICE_3_MODEf 19488
#define SLICE_3_PMf 19489
#define SLICE_3_SOURCE_TYPE_SELf 19490
#define SLICE_3_SRC_CLASS_ID_SELf 19491
#define SLICE_3_TCP_FN_SELf 19492
#define SLICE_3_TMf 19493
#define SLICE_3_TM_9_8f 19494
#define SLICE_3_TOS_FN_SELf 19495
#define SLICE_3_TTL_FN_SELf 19496
#define SLICE_3_UPPER_TMf 19497
#define SLICE_3_UPPER_TM_9_8f 19498
#define SLICE_3_WWf 19499
#define SLICE_4f 19500
#define SLICE_4_DST_CLASS_ID_SELf 19501
#define SLICE_4_ENABLEf 19502
#define SLICE_4_F4f 19503
#define SLICE_4_INTERFACE_CLASS_ID_SELf 19504
#define SLICE_4_LOWER_TM_9_8f 19505
#define SLICE_4_MODEf 19506
#define SLICE_4_PMf 19507
#define SLICE_4_SRC_CLASS_ID_SELf 19508
#define SLICE_4_TCP_FN_SELf 19509
#define SLICE_4_TMf 19510
#define SLICE_4_TM_9_8f 19511
#define SLICE_4_TOS_FN_SELf 19512
#define SLICE_4_TTL_FN_SELf 19513
#define SLICE_4_UPPER_TM_9_8f 19514
#define SLICE_5f 19515
#define SLICE_5_DST_CLASS_ID_SELf 19516
#define SLICE_5_ENABLEf 19517
#define SLICE_5_F4f 19518
#define SLICE_5_INTERFACE_CLASS_ID_SELf 19519
#define SLICE_5_LOWER_TM_9_8f 19520
#define SLICE_5_MODEf 19521
#define SLICE_5_PMf 19522
#define SLICE_5_SRC_CLASS_ID_SELf 19523
#define SLICE_5_TCP_FN_SELf 19524
#define SLICE_5_TMf 19525
#define SLICE_5_TM_9_8f 19526
#define SLICE_5_TOS_FN_SELf 19527
#define SLICE_5_TTL_FN_SELf 19528
#define SLICE_5_UPPER_TM_9_8f 19529
#define SLICE_6f 19530
#define SLICE_6_DST_CLASS_ID_SELf 19531
#define SLICE_6_ENABLEf 19532
#define SLICE_6_F4f 19533
#define SLICE_6_INTERFACE_CLASS_ID_SELf 19534
#define SLICE_6_LOWER_TM_9_8f 19535
#define SLICE_6_MODEf 19536
#define SLICE_6_PMf 19537
#define SLICE_6_SRC_CLASS_ID_SELf 19538
#define SLICE_6_TCP_FN_SELf 19539
#define SLICE_6_TMf 19540
#define SLICE_6_TM_9_8f 19541
#define SLICE_6_TOS_FN_SELf 19542
#define SLICE_6_TTL_FN_SELf 19543
#define SLICE_6_UPPER_TM_9_8f 19544
#define SLICE_7f 19545
#define SLICE_7_DST_CLASS_ID_SELf 19546
#define SLICE_7_ENABLEf 19547
#define SLICE_7_F4f 19548
#define SLICE_7_INTERFACE_CLASS_ID_SELf 19549
#define SLICE_7_LOWER_TM_9_8f 19550
#define SLICE_7_MODEf 19551
#define SLICE_7_PMf 19552
#define SLICE_7_SRC_CLASS_ID_SELf 19553
#define SLICE_7_TCP_FN_SELf 19554
#define SLICE_7_TMf 19555
#define SLICE_7_TM_9_8f 19556
#define SLICE_7_TOS_FN_SELf 19557
#define SLICE_7_TTL_FN_SELf 19558
#define SLICE_7_UPPER_TM_9_8f 19559
#define SLICE_8f 19560
#define SLICE_8_DST_CLASS_ID_SELf 19561
#define SLICE_8_ENABLEf 19562
#define SLICE_8_F4f 19563
#define SLICE_8_INTERFACE_CLASS_ID_SELf 19564
#define SLICE_8_LOWER_TM_9_8f 19565
#define SLICE_8_MODEf 19566
#define SLICE_8_PMf 19567
#define SLICE_8_SRC_CLASS_ID_SELf 19568
#define SLICE_8_TCP_FN_SELf 19569
#define SLICE_8_TMf 19570
#define SLICE_8_TOS_FN_SELf 19571
#define SLICE_8_TTL_FN_SELf 19572
#define SLICE_8_UPPER_TM_9_8f 19573
#define SLICE_9f 19574
#define SLICE_9_DST_CLASS_ID_SELf 19575
#define SLICE_9_ENABLEf 19576
#define SLICE_9_F4f 19577
#define SLICE_9_INTERFACE_CLASS_ID_SELf 19578
#define SLICE_9_LOWER_TM_9_8f 19579
#define SLICE_9_MODEf 19580
#define SLICE_9_PMf 19581
#define SLICE_9_SRC_CLASS_ID_SELf 19582
#define SLICE_9_TCP_FN_SELf 19583
#define SLICE_9_TMf 19584
#define SLICE_9_TOS_FN_SELf 19585
#define SLICE_9_TTL_FN_SELf 19586
#define SLICE_9_UPPER_TM_9_8f 19587
#define SLICE_ENABLE_SLICE_0f 19588
#define SLICE_ENABLE_SLICE_1f 19589
#define SLICE_ENABLE_SLICE_2f 19590
#define SLICE_ENABLE_SLICE_3f 19591
#define SLICE_IDXf 19592
#define SLICE_SELECT_BITMAPf 19593
#define SLOPEf 19594
#define SLOT_BITMAPf 19595
#define SLOWDOWN_XORf 19596
#define SLQ_BYTE_CNTf 19597
#define SLQ_CORRECTED_ERRORf 19598
#define SLQ_CORRECTED_ERROR_DISINTf 19599
#define SLQ_ENABLE_ECCf 19600
#define SLQ_FORCE_UNCORRECTABLE_ERRORf 19601
#define SLQ_MEM_TMf 19602
#define SLQ_PKT_CNTf 19603
#define SLQ_PTRf 19604
#define SLQ_UNCORRECTED_ERRORf 19605
#define SLQ_UNCORRECTED_ERROR_DISINTf 19606
#define SLV0_CH0_MDELf 19607
#define SLV0_FB_OFFSETf 19608
#define SLV1_CH0_MDELf 19609
#define SLV1_FB_OFFSETf 19610
#define SLV2_CH0_MDELf 19611
#define SLV2_FB_OFFSETf 19612
#define SLV3_CH0_MDELf 19613
#define SLV3_FB_OFFSETf 19614
#define SLV4_FB_OFFSETf 19615
#define SLV5_FB_OFFSETf 19616
#define SLV_CH0_MDIVf 19617
#define SLV_I_NDIV_INTf 19618
#define SLV_I_PDIVf 19619
#define SLV_KAf 19620
#define SLV_KIf 19621
#define SLV_KPf 19622
#define SL_BIT_OFFSET0f 19623
#define SL_BIT_OFFSET1f 19624
#define SL_BYTE_OFFSET0f 19625
#define SL_BYTE_OFFSET1f 19626
#define SL_LENGTH0f 19627
#define SL_LENGTH1f 19628
#define SM0_STATEf 19629
#define SM1_STATEf 19630
#define SM2_STATEf 19631
#define SM3_STATEf 19632
#define SMALL_CNTRSf 19633
#define SMALL_ING_BUF_CELL_OBSf 19634
#define SMALL_ING_BUF_OVERFLOWf 19635
#define SMBCLK_INf 19636
#define SMBCLK_OUT_ENf 19637
#define SMBDAT_INf 19638
#define SMBDAT_OUT_ENf 19639
#define SMBUS_IDLE_TIMEf 19640
#define SMBUS_PROTOCOLf 19641
#define SMB_ENf 19642
#define SMPf 19643
#define SNAPf 19644
#define SNAP_OTHER_DECODE_ENABLEf 19645
#define SNGL_ENABLEf 19646
#define SNGL_PKT_MODE_ENf 19647
#define SNGL_PKT_OUTf 19648
#define SOBMHf 19649
#define SOEf 19650
#define SOE_MASKf 19651
#define SOE_VALUEf 19652
#define SOFTRESETERRORf 19653
#define SOFTRESETINTMASKf 19654
#define SOFTRESETPBMf 19655
#define SOFTRESETPORTBITMAPf 19656
#define SOFTRESETSHUTDOWNENf 19657
#define SOFT_RESETf 19658
#define SOFT_RESET_REG_2f 19659
#define SOFT_RESET_VALUEf 19660
#define SOFT_RESET_XP4f 19661
#define SOFT_RESET_XP5f 19662
#define SOFT_RESET_XP6f 19663
#define SOFT_RESET_XP7f 19664
#define SOFT_RSTf 19665
#define SOFT_RST_WRPTRf 19666
#define SOFT_SA0_INTf 19667
#define SOFT_SA0_INT_MASKf 19668
#define SOFT_SA10_INTf 19669
#define SOFT_SA10_INT_MASKf 19670
#define SOFT_SA11_INTf 19671
#define SOFT_SA11_INT_MASKf 19672
#define SOFT_SA12_INTf 19673
#define SOFT_SA12_INT_MASKf 19674
#define SOFT_SA13_INTf 19675
#define SOFT_SA13_INT_MASKf 19676
#define SOFT_SA14_INTf 19677
#define SOFT_SA14_INT_MASKf 19678
#define SOFT_SA15_INTf 19679
#define SOFT_SA15_INT_MASKf 19680
#define SOFT_SA16_INTf 19681
#define SOFT_SA16_INT_MASKf 19682
#define SOFT_SA17_INTf 19683
#define SOFT_SA17_INT_MASKf 19684
#define SOFT_SA18_INTf 19685
#define SOFT_SA18_INT_MASKf 19686
#define SOFT_SA19_INTf 19687
#define SOFT_SA19_INT_MASKf 19688
#define SOFT_SA1_INTf 19689
#define SOFT_SA1_INT_MASKf 19690
#define SOFT_SA20_INTf 19691
#define SOFT_SA20_INT_MASKf 19692
#define SOFT_SA21_INTf 19693
#define SOFT_SA21_INT_MASKf 19694
#define SOFT_SA22_INTf 19695
#define SOFT_SA22_INT_MASKf 19696
#define SOFT_SA23_INTf 19697
#define SOFT_SA23_INT_MASKf 19698
#define SOFT_SA24_INTf 19699
#define SOFT_SA24_INT_MASKf 19700
#define SOFT_SA25_INTf 19701
#define SOFT_SA25_INT_MASKf 19702
#define SOFT_SA26_INTf 19703
#define SOFT_SA26_INT_MASKf 19704
#define SOFT_SA27_INTf 19705
#define SOFT_SA27_INT_MASKf 19706
#define SOFT_SA28_INTf 19707
#define SOFT_SA28_INT_MASKf 19708
#define SOFT_SA29_INTf 19709
#define SOFT_SA29_INT_MASKf 19710
#define SOFT_SA2_INTf 19711
#define SOFT_SA2_INT_MASKf 19712
#define SOFT_SA30_INTf 19713
#define SOFT_SA30_INT_MASKf 19714
#define SOFT_SA31_INTf 19715
#define SOFT_SA31_INT_MASKf 19716
#define SOFT_SA3_INTf 19717
#define SOFT_SA3_INT_MASKf 19718
#define SOFT_SA4_INTf 19719
#define SOFT_SA4_INT_MASKf 19720
#define SOFT_SA5_INTf 19721
#define SOFT_SA5_INT_MASKf 19722
#define SOFT_SA6_INTf 19723
#define SOFT_SA6_INT_MASKf 19724
#define SOFT_SA7_INTf 19725
#define SOFT_SA7_INT_MASKf 19726
#define SOFT_SA8_INTf 19727
#define SOFT_SA8_INT_MASKf 19728
#define SOFT_SA9_INTf 19729
#define SOFT_SA9_INT_MASKf 19730
#define SOME_RDI_DEFECTf 19731
#define SOME_RDI_DEFECT_COUNTERf 19732
#define SOME_RDI_DEFECT_INTRf 19733
#define SOME_RDI_DEFECT_INT_ENABLEf 19734
#define SOME_RMEP_CCM_DEFECTf 19735
#define SOME_RMEP_CCM_DEFECT_COUNTERf 19736
#define SOME_RMEP_CCM_DEFECT_INTRf 19737
#define SOME_RMEP_CCM_DEFECT_INT_ENABLEf 19738
#define SOPf 19739
#define SOP_CELL_PTRf 19740
#define SOP_DROP_ONLY_POLICY_ENf 19741
#define SOP_EOPf 19742
#define SOP_EOP_THRESHOLDf 19743
#define SOP_ERRf 19744
#define SOP_MASKf 19745
#define SOP_MISSING_ERR_CNT_Af 19746
#define SOP_MISSING_ERR_CNT_A_DISINTf 19747
#define SOP_MISSING_ERR_CNT_Bf 19748
#define SOP_MISSING_ERR_CNT_B_DISINTf 19749
#define SOP_MOP_EOP_MASKf 19750
#define SOP_PKT_METAf 19751
#define SOP_POLICYf 19752
#define SOP_THRESHOLDf 19753
#define SOSf 19754
#define SOTf 19755
#define SOT_0f 19756
#define SOT_1f 19757
#define SOT_2f 19758
#define SOT_3f 19759
#define SOT_4f 19760
#define SOT_ADDR_Af 19761
#define SOT_ADDR_Bf 19762
#define SOT_CNTf 19763
#define SOT_ICFI_ACTIONf 19764
#define SOT_IPRI_ACTIONf 19765
#define SOT_ITAG_ACTIONf 19766
#define SOT_MASKf 19767
#define SOT_OCFI_ACTIONf 19768
#define SOT_OPRI_ACTIONf 19769
#define SOT_OR_K_IDLE_LOW_BYTEf 19770
#define SOT_OTAG_ACTIONf 19771
#define SOT_POTAG_ACTIONf 19772
#define SOT_TO_GRANT1f 19773
#define SOT_TO_GRANT2f 19774
#define SOT_VALUEf 19775
#define SOT_WATCHDOG_THRESHf 19776
#define SOURCEf 19777
#define SOURCE_DESTINATION_SELECTf 19778
#define SOURCE_FIELDf 19779
#define SOURCE_FIELD_MASKf 19780
#define SOURCE_IDf 19781
#define SOURCE_ID_MASKf 19782
#define SOURCE_IP_ADDRf 19783
#define SOURCE_IP_ADDR_LWR_64f 19784
#define SOURCE_IP_ADDR_UPR_64f 19785
#define SOURCE_NODEf 19786
#define SOURCE_NODE_TYPEf 19787
#define SOURCE_OVERFLOWf 19788
#define SOURCE_PORT_LOWERf 19789
#define SOURCE_PORT_NUMBERf 19790
#define SOURCE_PORT_NUMBER_MASKf 19791
#define SOURCE_PORT_UPPERf 19792
#define SOURCE_TRUNK_MAP_INTRf 19793
#define SOURCE_TRUNK_MAP_MODVIEW_PAR_ERRf 19794
#define SOURCE_TRUNK_MAP_PARITY_ERRf 19795
#define SOURCE_TYPEf 19796
#define SOURCE_TYPE_MASKf 19797
#define SOURCE_VPf 19798
#define SOURCE_VP_PAR_ERRf 19799
#define SOURCE_VP_PMf 19800
#define SOURCE_VP_TMf 19801
#define SP0f 19802
#define SP1f 19803
#define SP2f 19804
#define SP3f 19805
#define SP4f 19806
#define SP5f 19807
#define SP6f 19808
#define SP7f 19809
#define SPACE_ALL_SBUS_OPSf 19810
#define SPAREf 19811
#define SPARE0f 19812
#define SPARE1f 19813
#define SPARE_16_13f 19814
#define SPARE_18f 19815
#define SPARE_MASKf 19816
#define SPBRf 19817
#define SPEf 19818
#define SPEEDf 19819
#define SPEEDUP_MODEf 19820
#define SPEED_10f 19821
#define SPEED_100f 19822
#define SPEED_1000f 19823
#define SPEED_10000f 19824
#define SPEED_10000_CX4f 19825
#define SPEED_12000f 19826
#define SPEED_12500f 19827
#define SPEED_13000f 19828
#define SPEED_15000f 19829
#define SPEED_16000f 19830
#define SPEED_2500f 19831
#define SPEED_5000f 19832
#define SPEED_6000f 19833
#define SPEED_MODEf 19834
#define SPEED_SELECTf 19835
#define SPIDf 19836
#define SPID_BMPf 19837
#define SPID_OVERRIDEf 19838
#define SPIFf 19839
#define SPIFEf 19840
#define SPIM_RST_OVERRIDEf 19841
#define SPIS_RST_OVERRIDEf 19842
#define SPI_INTERRUPTf 19843
#define SPI_MASTER_SLAVE_MODEf 19844
#define SPLIT_DROP_RESOLVEf 19845
#define SPORT_EN_BITf 19846
#define SPP_FIFO_OVERFLOWf 19847
#define SPP_FIFO_OVERFLOW_DISINTf 19848
#define SPQCTf 19849
#define SPTf 19850
#define SPT_SHAPER_CORRECTED_ERRORf 19851
#define SPT_SHAPER_CORRECTED_ERROR_DISINTf 19852
#define SPT_SHAPER_ENABLE_ECCf 19853
#define SPT_SHAPER_FORCE_UNCORRECTABLE_ERRORf 19854
#define SPT_SHAPER_TM_ENABLEf 19855
#define SPT_SHAPER_UNCORRECTED_ERRORf 19856
#define SPT_SHAPER_UNCORRECTED_ERROR_DISINTf 19857
#define SPT_WERR_CORRECTED_ERRORf 19858
#define SPT_WERR_CORRECTED_ERROR_DISINTf 19859
#define SPT_WERR_ENABLE_ECCf 19860
#define SPT_WERR_FORCE_UNCORRECTABLE_ERRORf 19861
#define SPT_WERR_TM_ENABLEf 19862
#define SPT_WERR_UNCORRECTED_ERRORf 19863
#define SPT_WERR_UNCORRECTED_ERROR_DISINTf 19864
#define SP_ECC_ENf 19865
#define SP_PG0_NONZERO_ENTRYf 19866
#define SP_PG0_NONZERO_ENTRY_DISINTf 19867
#define SP_PG1_NONZERO_ENTRYf 19868
#define SP_PG1_NONZERO_ENTRY_DISINTf 19869
#define SP_PG2_NONZERO_ENTRYf 19870
#define SP_PG2_NONZERO_ENTRY_DISINTf 19871
#define SP_PG3_NONZERO_ENTRYf 19872
#define SP_PG3_NONZERO_ENTRY_DISINTf 19873
#define SP_PG4_NONZERO_ENTRYf 19874
#define SP_PG4_NONZERO_ENTRY_DISINTf 19875
#define SP_PG5_NONZERO_ENTRYf 19876
#define SP_PG5_NONZERO_ENTRY_DISINTf 19877
#define SP_PG6_NONZERO_ENTRYf 19878
#define SP_PG6_NONZERO_ENTRY_DISINTf 19879
#define SP_PG7_NONZERO_ENTRYf 19880
#define SP_PG7_NONZERO_ENTRY_DISINTf 19881
#define SP_PG_ACTIVE_BANKf 19882
#define SP_PG_BANK_SWITCHf 19883
#define SP_PG_ENABLEf 19884
#define SP_RESETf 19885
#define SP_SOP_CELL_PTRf 19886
#define SP_STARTCNTf 19887
#define SP_TMf 19888
#define SP_TREE_PORT0f 19889
#define SP_TREE_PORT0_M0f 19890
#define SP_TREE_PORT0_M1f 19891
#define SP_TREE_PORT1f 19892
#define SP_TREE_PORT10f 19893
#define SP_TREE_PORT10_M0f 19894
#define SP_TREE_PORT10_M1f 19895
#define SP_TREE_PORT11f 19896
#define SP_TREE_PORT11_M0f 19897
#define SP_TREE_PORT11_M1f 19898
#define SP_TREE_PORT12f 19899
#define SP_TREE_PORT12_M0f 19900
#define SP_TREE_PORT12_M1f 19901
#define SP_TREE_PORT13f 19902
#define SP_TREE_PORT13_M0f 19903
#define SP_TREE_PORT13_M1f 19904
#define SP_TREE_PORT14f 19905
#define SP_TREE_PORT14_M0f 19906
#define SP_TREE_PORT14_M1f 19907
#define SP_TREE_PORT15f 19908
#define SP_TREE_PORT15_M0f 19909
#define SP_TREE_PORT15_M1f 19910
#define SP_TREE_PORT16f 19911
#define SP_TREE_PORT16_M0f 19912
#define SP_TREE_PORT16_M1f 19913
#define SP_TREE_PORT17f 19914
#define SP_TREE_PORT17_M0f 19915
#define SP_TREE_PORT17_M1f 19916
#define SP_TREE_PORT18f 19917
#define SP_TREE_PORT18_M0f 19918
#define SP_TREE_PORT18_M1f 19919
#define SP_TREE_PORT19f 19920
#define SP_TREE_PORT19_M0f 19921
#define SP_TREE_PORT19_M1f 19922
#define SP_TREE_PORT1_M0f 19923
#define SP_TREE_PORT1_M1f 19924
#define SP_TREE_PORT2f 19925
#define SP_TREE_PORT20f 19926
#define SP_TREE_PORT20_M0f 19927
#define SP_TREE_PORT20_M1f 19928
#define SP_TREE_PORT21f 19929
#define SP_TREE_PORT21_M0f 19930
#define SP_TREE_PORT21_M1f 19931
#define SP_TREE_PORT22f 19932
#define SP_TREE_PORT22_M0f 19933
#define SP_TREE_PORT22_M1f 19934
#define SP_TREE_PORT23f 19935
#define SP_TREE_PORT23_M0f 19936
#define SP_TREE_PORT23_M1f 19937
#define SP_TREE_PORT24f 19938
#define SP_TREE_PORT24_M0f 19939
#define SP_TREE_PORT24_M1f 19940
#define SP_TREE_PORT25f 19941
#define SP_TREE_PORT25_M0f 19942
#define SP_TREE_PORT26f 19943
#define SP_TREE_PORT26_M0f 19944
#define SP_TREE_PORT27f 19945
#define SP_TREE_PORT27_M0f 19946
#define SP_TREE_PORT28f 19947
#define SP_TREE_PORT29f 19948
#define SP_TREE_PORT2_M0f 19949
#define SP_TREE_PORT2_M1f 19950
#define SP_TREE_PORT3f 19951
#define SP_TREE_PORT30f 19952
#define SP_TREE_PORT31f 19953
#define SP_TREE_PORT32f 19954
#define SP_TREE_PORT33f 19955
#define SP_TREE_PORT34f 19956
#define SP_TREE_PORT35f 19957
#define SP_TREE_PORT36f 19958
#define SP_TREE_PORT37f 19959
#define SP_TREE_PORT38f 19960
#define SP_TREE_PORT39f 19961
#define SP_TREE_PORT3_M0f 19962
#define SP_TREE_PORT3_M1f 19963
#define SP_TREE_PORT4f 19964
#define SP_TREE_PORT40f 19965
#define SP_TREE_PORT41f 19966
#define SP_TREE_PORT42f 19967
#define SP_TREE_PORT43f 19968
#define SP_TREE_PORT44f 19969
#define SP_TREE_PORT45f 19970
#define SP_TREE_PORT46f 19971
#define SP_TREE_PORT47f 19972
#define SP_TREE_PORT48f 19973
#define SP_TREE_PORT49f 19974
#define SP_TREE_PORT4_M0f 19975
#define SP_TREE_PORT4_M1f 19976
#define SP_TREE_PORT5f 19977
#define SP_TREE_PORT50f 19978
#define SP_TREE_PORT51f 19979
#define SP_TREE_PORT52f 19980
#define SP_TREE_PORT53f 19981
#define SP_TREE_PORT54f 19982
#define SP_TREE_PORT55f 19983
#define SP_TREE_PORT56f 19984
#define SP_TREE_PORT57f 19985
#define SP_TREE_PORT58f 19986
#define SP_TREE_PORT59f 19987
#define SP_TREE_PORT5_M0f 19988
#define SP_TREE_PORT5_M1f 19989
#define SP_TREE_PORT6f 19990
#define SP_TREE_PORT60f 19991
#define SP_TREE_PORT61f 19992
#define SP_TREE_PORT62f 19993
#define SP_TREE_PORT63f 19994
#define SP_TREE_PORT64f 19995
#define SP_TREE_PORT65f 19996
#define SP_TREE_PORT6_M0f 19997
#define SP_TREE_PORT6_M1f 19998
#define SP_TREE_PORT7f 19999
#define SP_TREE_PORT7_M0f 20000
#define SP_TREE_PORT7_M1f 20001
#define SP_TREE_PORT8f 20002
#define SP_TREE_PORT8_M0f 20003
#define SP_TREE_PORT8_M1f 20004
#define SP_TREE_PORT9f 20005
#define SP_TREE_PORT9_M0f 20006
#define SP_TREE_PORT9_M1f 20007
#define SRAM_0_ERR_ADDRf 20008
#define SRAM_0_PSM_VDDf 20009
#define SRAM_0_TMf 20010
#define SRAM_1_ERR_ADDRf 20011
#define SRAM_1_PSM_VDDf 20012
#define SRAM_1_TMf 20013
#define SRAM_2_ERR_ADDRf 20014
#define SRAM_2_PSM_VDDf 20015
#define SRAM_2_TMf 20016
#define SRAM_3_ERR_ADDRf 20017
#define SRAM_3_PSM_VDDf 20018
#define SRAM_3_TMf 20019
#define SRAM_4_ERR_ADDRf 20020
#define SRAM_4_PSM_VDDf 20021
#define SRAM_4_TMf 20022
#define SRAM_5_ERR_ADDRf 20023
#define SRAM_5_PSM_VDDf 20024
#define SRAM_5_TMf 20025
#define SRAM_6_ERR_ADDRf 20026
#define SRAM_6_PSM_VDDf 20027
#define SRAM_6_TMf 20028
#define SRAM_7_ERR_ADDRf 20029
#define SRAM_7_PSM_VDDf 20030
#define SRAM_7_TMf 20031
#define SRAM_ECC_FIX_ENf 20032
#define SRAM_MODEf 20033
#define SRBR_STHRf 20034
#define SRCf 20035
#define SRCHFAIL0f 20036
#define SRCHFAIL1f 20037
#define SRCMODf 20038
#define SRCMOD2IBP_MODULE1f 20039
#define SRCMOD2IBP_MODULE1_ENf 20040
#define SRCMOD2IBP_MODULE2f 20041
#define SRCMOD2IBP_MODULE2_ENf 20042
#define SRCMOD2IBP_MODULE3f 20043
#define SRCMOD2IBP_MODULE3_ENf 20044
#define SRCMOD_INDEXf 20045
#define SRCPGf 20046
#define SRCPORTf 20047
#define SRCROUTE_TOCPUf 20048
#define SRCTRUNKMAP_PMf 20049
#define SRCTRUNKMAP_TMf 20050
#define SRCTRUNKMAP_WWf 20051
#define SRC_CDONEf 20052
#define SRC_CERRf 20053
#define SRC_CONTAINER_MODEf 20054
#define SRC_CONTAINER_OVERLAY_ENABLEf 20055
#define SRC_DEV_FAILUREf 20056
#define SRC_DISCARDf 20057
#define SRC_DISCARD0f 20058
#define SRC_DISCARD1f 20059
#define SRC_HBIT_TMf 20060
#define SRC_HBIT_WWf 20061
#define SRC_HIGIGf 20062
#define SRC_HIGIG_MASKf 20063
#define SRC_HIGIG_VALUEf 20064
#define SRC_HITf 20065
#define SRC_IP_ADDRf 20066
#define SRC_IP_CFGf 20067
#define SRC_IS_NIV_UPLINK_PORTf 20068
#define SRC_MODf 20069
#define SRC_MODIDf 20070
#define SRC_MODID_BLOCK_MIRROR_COPYf 20071
#define SRC_MODID_BLOCK_MIRROR_ONLY_PKTf 20072
#define SRC_MODID_BLOCK_TMf 20073
#define SRC_MODID_BLOCK_WWf 20074
#define SRC_MODID_EGRESS_BLOCK_PMf 20075
#define SRC_MODID_EGRESS_BLOCK_TMf 20076
#define SRC_MODID_EGRESS_PAR_ERRf 20077
#define SRC_MODID_INGRESS_BLOCK_PAR_ERRf 20078
#define SRC_MODID_INGRESS_BLOCK_PMf 20079
#define SRC_MODID_INGRESS_BLOCK_TMf 20080
#define SRC_NIV_VIF_IDf 20081
#define SRC_PORTf 20082
#define SRC_PORT_LOOKUP_FAILEDf 20083
#define SRC_PORT_LOOKUP_FAILED_DISINTf 20084
#define SRC_PORT_NUMf 20085
#define SRC_PORT_NUM_CAPTf 20086
#define SRC_PORT_NUM_MASKf 20087
#define SRC_PORT_NUM_VALUEf 20088
#define SRC_PORT_TGIDf 20089
#define SRC_PVLAN_PORT_TYPEf 20090
#define SRC_RDYf 20091
#define SRC_REMOVAL_ENf 20092
#define SRC_REMOVAL_EN_FOR_REDIRECT_TO_NHIf 20093
#define SRC_ROUTEf 20094
#define SRC_SALf 20095
#define SRC_SYS_PORT_IDf 20096
#define SRC_Tf 20097
#define SRC_TGIDf 20098
#define SRC_TGID_PORTf 20099
#define SRC_TRUNK_PAR_ERRf 20100
#define SRP_FWD_ACTIONf 20101
#define SRP_PKT_TO_CPUf 20102
#define SRRf 20103
#define SRSTf 20104
#define SRTf 20105
#define SRTSf 20106
#define SSf 20107
#define SSC_LIMITf 20108
#define SSC_MODEf 20109
#define SSC_STEPf 20110
#define SSC_STEP_LOWERf 20111
#define SSC_STEP_UPPERf 20112
#define SSRf 20113
#define STACKVLDf 20114
#define STACK_ARCH_ENf 20115
#define STACK_CORRECTED_ERRORf 20116
#define STACK_CORRECTED_ERROR_DISINTf 20117
#define STACK_ECC_ERROR_ADDRESSf 20118
#define STACK_ENABLE_ECCf 20119
#define STACK_FORCE_UNCORRECTABLE_ERRORf 20120
#define STACK_MODEf 20121
#define STACK_OOR_RCYC_PTR_ERRORf 20122
#define STACK_OOR_RCYC_PTR_ERROR_DISINTf 20123
#define STACK_OOR_RLS_PTR_ERRORf 20124
#define STACK_OOR_RLS_PTR_ERROR_DISINTf 20125
#define STACK_OVERFLOW_ERRORf 20126
#define STACK_OVERFLOW_ERROR_DISINTf 20127
#define STACK_UNCORRECTED_ERRORf 20128
#define STACK_UNCORRECTED_ERROR_DISINTf 20129
#define STACK_UNDERRUN_ERRORf 20130
#define STACK_UNDERRUN_ERROR_DISINTf 20131
#define STAD0f 20132
#define STAD1f 20133
#define STAD2f 20134
#define STAGE_NUMBERf 20135
#define STALE_GRANT_Af 20136
#define STALE_GRANT_A_DISINTf 20137
#define STALE_GRANT_Bf 20138
#define STALE_GRANT_B_DISINTf 20139
#define STANDBYf 20140
#define STANDBYWFIf 20141
#define STARTf 20142
#define STARTQUEUEf 20143
#define START_ADDRf 20144
#define START_ADDRESSf 20145
#define START_BY_START_ERRf 20146
#define START_BY_START_ERR_DISINTf 20147
#define START_BY_START_ERR_ENf 20148
#define START_CAPTUREf 20149
#define START_CELLf 20150
#define START_CELL_CAPTf 20151
#define START_CELL_MASKf 20152
#define START_CELL_VALUEf 20153
#define START_CFAPE_INITf 20154
#define START_CFAPI_INITf 20155
#define START_CFAP_INITf 20156
#define START_CNTRIDf 20157
#define START_FAP_INITf 20158
#define START_FLAGf 20159
#define START_IPV4_IDf 20160
#define START_LAB_TESTf 20161
#define START_OF_CHAINf 20162
#define START_PFAP_INITf 20163
#define START_POLLING_STATEf 20164
#define START_SFI_SEQf 20165
#define START_THRESHOLDf 20166
#define STARVING_THRESHf 20167
#define STATf 20168
#define STAT0_ADJUSTf 20169
#define STAT0_LENGTH0f 20170
#define STAT0_LENGTH1f 20171
#define STAT0_META0_SELf 20172
#define STAT0_META1_SELf 20173
#define STAT0_OFFSET0f 20174
#define STAT0_OFFSET1f 20175
#define STAT0_PER_FRAME_ADJf 20176
#define STAT0_SEGMENTf 20177
#define STAT1_ADJUSTf 20178
#define STAT1_LENGTH0f 20179
#define STAT1_LENGTH1f 20180
#define STAT1_META0_SELf 20181
#define STAT1_META1_SELf 20182
#define STAT1_OFFSET0f 20183
#define STAT1_OFFSET1f 20184
#define STAT1_PER_FRAME_ADJf 20185
#define STAT1_SEGMENTf 20186
#define STATEf 20187
#define STATICMOVE_TOCPUf 20188
#define STATIC_BITf 20189
#define STATIC_L3MC_PFMf 20190
#define STATIC_LEARN_TIMER_CTLf 20191
#define STATIC_MH_PFMf 20192
#define STATION_MOVEf 20193
#define STATSCFG_CORRECTED_ERRORf 20194
#define STATSCFG_CORRECTED_ERROR_DISINTf 20195
#define STATSCFG_ENABLE_ECCf 20196
#define STATSCFG_FORCE_UNCORRECTABLE_ERRORf 20197
#define STATSCFG_UNCORRECTED_ERRORf 20198
#define STATSCFG_UNCORRECTED_ERROR_DISINTf 20199
#define STATS_ACCOUNTING_MODEf 20200
#define STATS_CFG_MEM_TMf 20201
#define STATS_DMA_ACTIVEf 20202
#define STATS_DMA_DONEf 20203
#define STATS_DMA_ERRORf 20204
#define STATS_DMA_ITER_DONEf 20205
#define STATS_DMA_OPN_COMPLETEf 20206
#define STATS_LABELf 20207
#define STATS_PAR_ENf 20208
#define STATS_RSV_FIFO_OVERFLOWf 20209
#define STATUSf 20210
#define STATUS_BITMAPf 20211
#define STATUS_DISINTf 20212
#define STATUS_RSVf 20213
#define STAT_CLEARf 20214
#define STAT_CLRf 20215
#define STAT_DMA_ACTIVEf 20216
#define STAT_DMA_DONEf 20217
#define STAT_DMA_ITR_DONEf 20218
#define STAT_DMA_OPN_CMPLTf 20219
#define STAT_MODEf 20220
#define STAT_PORTS_31_0f 20221
#define STAT_PORTS_35_32f 20222
#define STAT_RESETf 20223
#define STAT_RX_ALIGNEDf 20224
#define STAT_RX_CRC32_VALIDf 20225
#define STAT_RX_DIAGWORD_INTFSTATf 20226
#define STAT_RX_DIAGWORD_LANESTATf 20227
#define STAT_RX_MUBITSf 20228
#define STAT_RX_SYNCEDf 20229
#define STAT_SELECTf 20230
#define STAT_UPDATEf 20231
#define STBYf 20232
#define STBY_0f 20233
#define STBY_1f 20234
#define STBY_2f 20235
#define STBY_3f 20236
#define STBY_4f 20237
#define STBY_5f 20238
#define STBY_CTRf 20239
#define STBY_EXPf 20240
#define STDMA_MEM_TMf 20241
#define STEPf 20242
#define STEP_ADDRESSf 20243
#define STETf 20244
#define STGf 20245
#define STG_CHECK_ENABLEf 20246
#define STG_CPU_COSf 20247
#define STG_L2MC_IPMC_MBIST_DONEf 20248
#define STG_L2MC_IPMC_MBIST_ENf 20249
#define STG_L2MC_IPMC_MBIST_GOf 20250
#define STG_TOCPUf 20251
#define STG_VECTORf 20252
#define STICKY_BMPf 20253
#define STICKY_ERROR_CCM_DEFECTf 20254
#define STICKY_FLAGf 20255
#define STICKY_LOCK_DETf 20256
#define STICKY_PAUSEf 20257
#define STICKY_RMEP_CCM_DEFECTf 20258
#define STICKY_RMEP_INTERFACE_STATUSUPf 20259
#define STICKY_RMEP_INTERFACE_STATUS_DEFECTf 20260
#define STICKY_RMEP_LAST_RDIf 20261
#define STICKY_RMEP_PORT_STATUSUPf 20262
#define STICKY_RMEP_PORT_STATUS_DEFECTf 20263
#define STICKY_SOME_RDI_DEFECTf 20264
#define STICKY_SOME_RMEP_CCM_DEFECTf 20265
#define STICKY_XCON_CCM_DEFECTf 20266
#define STKPTRf 20267
#define STM_CORRECTED_ERRORf 20268
#define STM_CORRECTED_ERROR_DISINTf 20269
#define STM_DCMf 20270
#define STM_ECC_ERROR_ADDRESSf 20271
#define STM_ENABLE_ECCf 20272
#define STM_FORCE_UNCORRECTABLE_ERRORf 20273
#define STM_INITf 20274
#define STM_INIT_DONEf 20275
#define STM_TMf 20276
#define STM_UNCORRECTED_ERRORf 20277
#define STM_UNCORRECTED_ERROR_DISINTf 20278
#define STNMOVE_ON_L2SRC_DISCf 20279
#define STOPf 20280
#define STOP_AUTO_SCAN_ON_LCHGf 20281
#define STOP_DKf 20282
#define STOP_EMA_READf 20283
#define STOP_LS_ON_CHANGEf 20284
#define STOP_LS_ON_FIRST_CHANGEf 20285
#define STOP_PAUSE_SCAN_ON_CHANGEf 20286
#define STOP_PAUSE_SCAN_ON_FIRST_CHANGEf 20287
#define STORM_CONTROL_PTRf 20288
#define STORM_CORRECTED_ERRORf 20289
#define STORM_CORRECTED_ERROR_DISINTf 20290
#define STORM_ENABLE_ECCf 20291
#define STORM_ERROR_ADDRf 20292
#define STORM_FORCE_UNCORRECTABLE_ERRORf 20293
#define STORM_INITf 20294
#define STORM_INIT_DONEf 20295
#define STORM_INIT_DONE_DISINTf 20296
#define STORM_UNCORRECTED_ERRORf 20297
#define STORM_UNCORRECTED_ERROR_DISINTf 20298
#define STRAP_CMICM_CHIPID_TO_SPI_SLAVEf 20299
#define STRAP_CMICM_EEPROM_LOAD_ENABLEf 20300
#define STRAP_CMICM_EXT_UC_IS_SPIf 20301
#define STRAP_CMICM_EXT_UC_PRESENTf 20302
#define STRAP_CMICM_I2C_DEBUG_MODEf 20303
#define STRAP_CMICM_I2C_SA0f 20304
#define STRAP_CMICM_I2C_SA1f 20305
#define STRAP_CMICM_LED0_RETIMINGFLOPSf 20306
#define STRAP_CMICM_LED1_RETIMINGFLOPSf 20307
#define STRAP_CMICM_MCS_PRESENTf 20308
#define STRAP_CMICM_PCIE_PRESENTf 20309
#define STRAP_CMICM_RESET_SEQf 20310
#define STRAP_CMICM_SPI_CODE_SIZEf 20311
#define STRAP_CMICM_SPI_MASTER_CLK_DIVf 20312
#define STRAP_OPTIONSf 20313
#define STRICTPRMBLf 20314
#define STRICT_PREAMBLEf 20315
#define STRIPCRCf 20316
#define STRIPRXPADDINGf 20317
#define STRIP_CRCf 20318
#define STRIP_HG_EXTf 20319
#define STRIP_PAD_ENf 20320
#define STSf 20321
#define STS_SELECTf 20322
#define ST_COUNTf 20323
#define ST_DMA_ITER_DONE_CLRf 20324
#define ST_MCNTf 20325
#define ST_MODULEf 20326
#define ST_PORT_TBLf 20327
#define ST_SIMPLEXf 20328
#define SUBNET_BASED_VID_ENABLEf 20329
#define SUBNET_VLAN_CAM_BIST_DONE_STATUSf 20330
#define SUBNET_VLAN_CAM_BIST_ENABLE_BITf 20331
#define SUBNET_VLAN_CAM_BIST_GO_STATUSf 20332
#define SUBNET_VLAN_CAM_S10_STATUSf 20333
#define SUBNET_VLAN_CAM_S2_STATUSf 20334
#define SUBNET_VLAN_CAM_S3_STATUSf 20335
#define SUBNET_VLAN_CAM_S5_STATUSf 20336
#define SUBNET_VLAN_CAM_S6_STATUSf 20337
#define SUBNET_VLAN_CAM_S8_STATUSf 20338
#define SUBNET_VLAN_SAM_BITSf 20339
#define SUBPORT_ID_SRCf 20340
#define SUBTRACTf 20341
#define SUB_CMDf 20342
#define SUB_N2NT0f 20343
#define SUB_N2NT1f 20344
#define SUB_N2NT10f 20345
#define SUB_N2NT11f 20346
#define SUB_N2NT12f 20347
#define SUB_N2NT13f 20348
#define SUB_N2NT14f 20349
#define SUB_N2NT15f 20350
#define SUB_N2NT2f 20351
#define SUB_N2NT3f 20352
#define SUB_N2NT4f 20353
#define SUB_N2NT5f 20354
#define SUB_N2NT6f 20355
#define SUB_N2NT7f 20356
#define SUB_N2NT8f 20357
#define SUB_N2NT9f 20358
#define SUB_PORT_SELf 20359
#define SUB_PORT_VALUEf 20360
#define SUB_SELf 20361
#define SUB_SEL_ECMPf 20362
#define SUB_SEL_ENTROPY_LABELf 20363
#define SUB_SEL_NONUCf 20364
#define SUB_SEL_PAGEf 20365
#define SUB_SEL_UCf 20366
#define SUB_TUNNEL_TYPEf 20367
#define SUPER_EFf 20368
#define SUPPORT_8K_VPf 20369
#define SUPPRESS_COLOR_SENSITIVE_ACTIONSf 20370
#define SUPPRESS_MEMFULLf 20371
#define SUPPRESS_SW_ACTIONSf 20372
#define SUPPRESS_VXLTf 20373
#define SURPLUS_COUNTf 20374
#define SUSPECT_FLOW_CONVERT_DISABLEf 20375
#define SUSPECT_FLOW_INSERT_DISABLEf 20376
#define SVCCTR_PAR_ENf 20377
#define SVC_CTR_TMf 20378
#define SVC_MACROFLOW_TABLE_PAR_ERRf 20379
#define SVC_METER_INDEXf 20380
#define SVC_METER_INDEX_PRIORITYf 20381
#define SVC_METER_OFFSET_MODEf 20382
#define SVC_METER_TABLE_PAR_ERRf 20383
#define SVC_OFFSET_TABLE_PAR_ERRf 20384
#define SVC_POLICY_TABLE_PAR_ERRf 20385
#define SVIDf 20386
#define SVL_ENABLEf 20387
#define SVM_MASTER_REFRESH_ENABLEf 20388
#define SVM_MASTER_REFRESH_RATEf 20389
#define SVPf 20390
#define SVP_DISABLE_VLAN_CHECKS_TMf 20391
#define SVP_NETWORK_PORTf 20392
#define SVP_PAR_ERRf 20393
#define SVP_UNUSEDf 20394
#define SVP_VALIDf 20395
#define SVP_VALID_MASKf 20396
#define SVT_CORRECTED_ERRORf 20397
#define SVT_CORRECTED_ERROR_DISINTf 20398
#define SVT_ENABLE_ECCf 20399
#define SVT_ENTRYf 20400
#define SVT_FORCE_UNCORRECTABLE_ERRORf 20401
#define SVT_TMf 20402
#define SVT_UNCORRECTED_ERRORf 20403
#define SVT_UNCORRECTED_ERROR_DISINTf 20404
#define SW1_INVALID_VLANf 20405
#define SW1_INVALID_VLAN_DROPf 20406
#define SW1_INVALID_VLAN_DROP_DISINTf 20407
#define SW1_INVALID_VLAN_DROP_SELf 20408
#define SW2_EOP_BUFFER_A_PAR_ERRf 20409
#define SW2_EOP_BUFFER_B_PAR_ERRf 20410
#define SW2_EOP_BUFFER_C_PAR_ERRf 20411
#define SW2_INIT_DATA127_96f 20412
#define SW2_INIT_DATA137_128f 20413
#define SW2_INIT_DATA31_0f 20414
#define SW2_INIT_DATA63_32f 20415
#define SW2_INIT_DATA95_64f 20416
#define SW2_RAM_CONTROL_3_RESERVEDf 20417
#define SW2_RAM_CONTROL_4_RESERVEDf 20418
#define SW2_RAM_CONTROL_5_RESERVEDf 20419
#define SWCTRL_CTL_TX_DIAGWORD_INTFSTATf 20420
#define SWCTRL_CTL_TX_DIAGWORD_LANESTATf 20421
#define SWCTRL_CTL_TX_ENABLEf 20422
#define SWITCHf 20423
#define SWITCHLINK13_16_FC_CONFIGf 20424
#define SWITCHLINK13_16_FC_CONFIG_ENf 20425
#define SWITCHLINK_E2ECC_CONTOLf 20426
#define SWITCH_CALENDARf 20427
#define SWITCH_ENf 20428
#define SWO_CTL_TX_DIAGWORD_INTFSTATf 20429
#define SWO_CTL_TX_DIAGWORD_LANESTATf 20430
#define SWO_CTL_TX_ENABLEf 20431
#define SW_AUTOLOADf 20432
#define SW_BITf 20433
#define SW_CTRL_RXTX_AFTER_LKUPf 20434
#define SW_ENC_DEC_TCAM_KEY_MASKf 20435
#define SW_INTRf 20436
#define SW_INTR_STAT_BIT_POSITIONf 20437
#define SW_INTR_STAT_BIT_VALUEf 20438
#define SW_MODEf 20439
#define SW_OVERRIDE_PORT_MAPf 20440
#define SW_OVERRIDE_PORT_MAP_W0f 20441
#define SW_OVERRIDE_PORT_MAP_W1f 20442
#define SW_OVERRIDE_PORT_MAP_W2f 20443
#define SW_OVERRIDE_RXf 20444
#define SW_OVERRIDE_TXf 20445
#define SW_PKT_TYPE_KEYf 20446
#define SW_PKT_TYPE_MASKf 20447
#define SW_PORT_STATEf 20448
#define SW_PORT_STATE_W0f 20449
#define SW_PORT_STATE_W1f 20450
#define SW_PORT_STATE_W2f 20451
#define SW_RDIf 20452
#define SW_RESETf 20453
#define SW_RESET_OUTf 20454
#define SYNCOKf 20455
#define SYNC_AB_PLANESf 20456
#define SYNC_FREQf 20457
#define SYNC_MODEf 20458
#define SYND0f 20459
#define SYND1f 20460
#define SYND2f 20461
#define SYND3f 20462
#define SYNDROMEf 20463
#define SYNDROME0f 20464
#define SYNDROME1f 20465
#define SYNDROME2f 20466
#define SYNDROME3f 20467
#define SYSCFG_PMf 20468
#define SYSCFG_TMf 20469
#define SYSPORESET_Nf 20470
#define SYSPORTf 20471
#define SYSPORT_FIELDf 20472
#define SYSPORT_MASKf 20473
#define SYSPORT_VALUEf 20474
#define SYSTEM_CFGf 20475
#define SYSTEM_CONFIG_MODVIEW_PAR_ERRf 20476
#define SYSTEM_PORTf 20477
#define SYS_CONFIG_PAR_ERRf 20478
#define SYS_LIMITf 20479
#define SYS_MAC_COUNTf 20480
#define SYS_MAC_LIMITf 20481
#define SYS_OVER_LIMIT_DROPf 20482
#define SYS_OVER_LIMIT_TOCPUf 20483
#define SYS_PORESET_Nf 20484
#define SYS_PORTf 20485
#define SYS_PORT_BASEf 20486
#define SZf 20487
#define S_FIELDf 20488
#define S_FIELD_MASKf 20489
#define S_MSM_LOST_BYTE_ALIGNMENTf 20490
#define S_MSM_OFFf 20491
#define S_MSM_RUN_BYTE_ALIGNMENTf 20492
#define S_MSM_RUN_TIME_ALIGNf 20493
#define S_RFf 20494
#define S_RF_BITSf 20495
#define S_TASM_EVEN_IDLEf 20496
#define S_TASM_EVEN_SOT_EARLYf 20497
#define S_TASM_EVEN_SOT_MISSINGf 20498
#define S_TASM_EVEN_SOT_SEARCHf 20499
#define S_TASM_EVEN_SOT_WINDOW_CLOSEDf 20500
#define S_TASM_EVEN_SOT_WINDOW_OPENf 20501
#define S_TASM_EVEN_START_TS_COUNTERf 20502
#define S_TASM_ODD_IDLEf 20503
#define S_TASM_ODD_SOT_EARLYf 20504
#define S_TASM_ODD_SOT_MISSINGf 20505
#define S_TASM_ODD_SOT_SEARCHf 20506
#define S_TASM_ODD_SOT_WINDOW_CLOSEDf 20507
#define S_TASM_ODD_SOT_WINDOW_OPENf 20508
#define S_TASM_ODD_START_TS_COUNTERf 20509
#define Tf 20510
#define TABLE_DMA_COMPLETEf 20511
#define TABLE_DMA_DONEf 20512
#define TAB_FULLf 20513
#define TAGf 20514
#define TAGEDf 20515
#define TAGED_BPf 20516
#define TAG_ACTION_PROFILE_PTRf 20517
#define TAG_AGER_ENf 20518
#define TAG_AGER_PERIODf 20519
#define TAG_RTN_FIFO_OVERFLOWf 20520
#define TAG_RTN_FIFO_OVERFLOW_DISINTf 20521
#define TAG_RTN_FIFO_OVERFLOW_MASKf 20522
#define TAG_RTN_FIFO_UNDERRUNf 20523
#define TAG_RTN_FIFO_UNDERRUN_DISINTf 20524
#define TAG_RTN_FIFO_UNDERRUN_MASKf 20525
#define TAG_TIMEOUT_TAGf 20526
#define TAILPOINTERf 20527
#define TAIL_DROP_ERRORf 20528
#define TAIL_DROP_ERROR_DISINTf 20529
#define TAIL_DROP_PKT_CNTf 20530
#define TAIL_DROP_PKT_CNT_0f 20531
#define TAIL_DROP_PKT_CNT_1f 20532
#define TAIL_DROP_PKT_CNT_2f 20533
#define TAIL_DROP_PKT_CNT_3f 20534
#define TAIL_DROP_PKT_CNT_4f 20535
#define TAIL_DROP_PKT_CNT_5f 20536
#define TAIL_DROP_PKT_CNT_6f 20537
#define TAIL_DROP_PKT_CNT_7f 20538
#define TAIL_DROP_PKT_CNT_DISINTf 20539
#define TAIL_LLAf 20540
#define TAIL_LLA_A_CORRECTED_ERRORf 20541
#define TAIL_LLA_A_CORRECTED_ERROR_DISINTf 20542
#define TAIL_LLA_A_UNCORRECTED_ERRORf 20543
#define TAIL_LLA_A_UNCORRECTED_ERROR_DISINTf 20544
#define TAIL_LLA_B_CORRECTED_ERRORf 20545
#define TAIL_LLA_B_CORRECTED_ERROR_DISINTf 20546
#define TAIL_LLA_B_UNCORRECTED_ERRORf 20547
#define TAIL_LLA_B_UNCORRECTED_ERROR_DISINTf 20548
#define TAIL_LLA_ENABLE_ECCf 20549
#define TAIL_LLA_FORCE_UNCORRECTABLE_ERRORf 20550
#define TAIL_LLA_MEM_TM01f 20551
#define TAIL_LLA_MEM_TM2f 20552
#define TAIL_LLA_OFFSETf 20553
#define TALf 20554
#define TAP_OTP_RESETB_UDRf 20555
#define TARGET_TABf 20556
#define TASM_EVEN_IDLEf 20557
#define TASM_EVEN_SOT_EARLYf 20558
#define TASM_EVEN_SOT_MISSINGf 20559
#define TASM_EVEN_SOT_SEARCHf 20560
#define TASM_EVEN_SOT_WINDOW_CLOSEDf 20561
#define TASM_EVEN_SOT_WINDOW_OPENf 20562
#define TASM_EVEN_START_TS_COUNTERf 20563
#define TASM_ODD_IDLEf 20564
#define TASM_ODD_SOT_EARLYf 20565
#define TASM_ODD_SOT_MISSINGf 20566
#define TASM_ODD_SOT_SEARCHf 20567
#define TASM_ODD_SOT_WINDOW_CLOSEDf 20568
#define TASM_ODD_SOT_WINDOW_OPENf 20569
#define TASM_ODD_START_TS_COUNTERf 20570
#define TA_EVEN_ERR_CNTf 20571
#define TA_ODD_ERR_CNTf 20572
#define TBD0f 20573
#define TBD1f 20574
#define TBDMA_MEM_TMf 20575
#define TBFRAGMCNTf 20576
#define TBUS_PARITY_ERRf 20577
#define TCf 20578
#define TC8_CMODEf 20579
#define TCAM_CORRECTED_ERRORf 20580
#define TCAM_CORRECTED_ERROR_DISINTf 20581
#define TCAM_ECC_RAM_INITf 20582
#define TCAM_ECC_RAM_INIT_DONEf 20583
#define TCAM_ECC_RAM_INIT_DONE_DISINTf 20584
#define TCAM_ECC_RAM_TMf 20585
#define TCAM_ENABLE_ECCf 20586
#define TCAM_ENCODER_DISABLEf 20587
#define TCAM_ERROR_ADDRf 20588
#define TCAM_ERROR_INJECT_DBEf 20589
#define TCAM_ERROR_INJECT_SBEf 20590
#define TCAM_MODEf 20591
#define TCAM_OFFSET_OVRDf 20592
#define TCAM_SCAN_DEC_INVALIDf 20593
#define TCAM_SCAN_SEC_CORRECTf 20594
#define TCAM_SCAN_SEC_INVALIDf 20595
#define TCAM_SCAN_WINDOWf 20596
#define TCAM_SELf 20597
#define TCAM_SRC_LATENCYf 20598
#define TCAM_TYPEf 20599
#define TCAM_UNCORRECTED_ERRORf 20600
#define TCAM_UNCORRECTED_ERROR_DISINTf 20601
#define TCCDf 20602
#define TCFIDf 20603
#define TCFID_BPf 20604
#define TCKf 20605
#define TCLf 20606
#define TCPf 20607
#define TCP_END_DETECT_ENABLEf 20608
#define TCP_FLAGS_CHECK_ENABLEf 20609
#define TCP_FLAGS_CTRL0_SEQ0_ENABLEf 20610
#define TCP_FLAGS_FIN_URG_PSH_SEQ0_ENABLEf 20611
#define TCP_FLAGS_SYN_FIN_ENABLEf 20612
#define TCP_FLAGS_SYN_FRAG_ENABLEf 20613
#define TCP_FLAG_MASKf 20614
#define TCP_FLAG_MODEf 20615
#define TCP_FRAG_CHECK_ENABLEf 20616
#define TCP_GREEN_DROP_THDf 20617
#define TCP_HDR_OFFSET_EQ1_ENABLEf 20618
#define TCP_HDR_PARTIAL_ENABLEf 20619
#define TCP_MAXf 20620
#define TCP_MINf 20621
#define TCP_PROTOCOL0f 20622
#define TCP_PROTOCOL1f 20623
#define TCP_RED_DROP_THDf 20624
#define TCP_SPORT_EQ_DPORT_ENABLEf 20625
#define TCP_SRCf 20626
#define TCP_YELLOW_DROP_THDf 20627
#define TCRDf 20628
#define TCRDHf 20629
#define TCWDf 20630
#define TC_FP_CORRECTED_ERRORf 20631
#define TC_FP_CORRECTED_ERROR_DISINTf 20632
#define TC_FP_ENABLE_ECCf 20633
#define TC_FP_FIFO_FIFO_LEVEL_GT_ONEf 20634
#define TC_FP_FIFO_RDATA_VLDf 20635
#define TC_FP_FORCE_UNCORRECTABLE_ERRORf 20636
#define TC_FP_MEM_TMf 20637
#define TC_FP_RF_RADDRf 20638
#define TC_FP_RF_WADDRf 20639
#define TC_FP_TAGIDf 20640
#define TC_FP_UNCORRECTED_ERRORf 20641
#define TC_FP_UNCORRECTED_ERROR_DISINTf 20642
#define TDIf 20643
#define TDLLf 20644
#define TDMMODE0f 20645
#define TDMMODE1f 20646
#define TDM_ENABLEf 20647
#define TDM_ENTRY0_PORT_IDf 20648
#define TDM_ENTRY10_PORT_IDf 20649
#define TDM_ENTRY11_PORT_IDf 20650
#define TDM_ENTRY12_PORT_IDf 20651
#define TDM_ENTRY13_PORT_IDf 20652
#define TDM_ENTRY14_PORT_IDf 20653
#define TDM_ENTRY15_PORT_IDf 20654
#define TDM_ENTRY16_PORT_IDf 20655
#define TDM_ENTRY17_PORT_IDf 20656
#define TDM_ENTRY18_PORT_IDf 20657
#define TDM_ENTRY19_PORT_IDf 20658
#define TDM_ENTRY1_PORT_IDf 20659
#define TDM_ENTRY20_PORT_IDf 20660
#define TDM_ENTRY21_PORT_IDf 20661
#define TDM_ENTRY22_PORT_IDf 20662
#define TDM_ENTRY23_PORT_IDf 20663
#define TDM_ENTRY24_PORT_IDf 20664
#define TDM_ENTRY25_PORT_IDf 20665
#define TDM_ENTRY26_PORT_IDf 20666
#define TDM_ENTRY27_PORT_IDf 20667
#define TDM_ENTRY28_PORT_IDf 20668
#define TDM_ENTRY29_PORT_IDf 20669
#define TDM_ENTRY2_PORT_IDf 20670
#define TDM_ENTRY30_PORT_IDf 20671
#define TDM_ENTRY31_PORT_IDf 20672
#define TDM_ENTRY3_PORT_IDf 20673
#define TDM_ENTRY4_PORT_IDf 20674
#define TDM_ENTRY5_PORT_IDf 20675
#define TDM_ENTRY6_PORT_IDf 20676
#define TDM_ENTRY7_PORT_IDf 20677
#define TDM_ENTRY8_PORT_IDf 20678
#define TDM_ENTRY9_PORT_IDf 20679
#define TDM_MODEf 20680
#define TDM_SLOTf 20681
#define TDM_START_CALENDARf 20682
#define TDM_VIOLATION_ERRORf 20683
#define TDM_VIOLATION_ERROR_DISINTf 20684
#define TDM_WRAP_PTRf 20685
#define TDOf 20686
#define TDS_DRVf 20687
#define TDW0f 20688
#define TDW1f 20689
#define TDW2f 20690
#define TDW3f 20691
#define TDW4f 20692
#define TDW5f 20693
#define TEf 20694
#define TECNf 20695
#define TEINITf 20696
#define TEMP_DATAf 20697
#define TEMP_DATA_25f 20698
#define TEMP_MON_PEAK_RESET_Nf 20699
#define TEP_ADDITIONS_TOO_LARGEf 20700
#define TESTf 20701
#define TESTA_ENf 20702
#define TESTA_SELf 20703
#define TESTCLKOUTf 20704
#define TESTDBUS_RBUS_BITf 20705
#define TESTD_ENf 20706
#define TESTD_SELf 20707
#define TESTOUT2_ENf 20708
#define TESTOUT_15f 20709
#define TESTOUT_18_19f 20710
#define TESTOUT_ENf 20711
#define TEST_BACKf 20712
#define TEST_CTRLf 20713
#define TEST_DATAf 20714
#define TEST_DISABLEf 20715
#define TEST_ENf 20716
#define TEST_ENABLEf 20717
#define TEST_INPUTf 20718
#define TEST_MODEf 20719
#define TEST_OUTPUTf 20720
#define TEST_PAUSEf 20721
#define TEST_PCKT_BYTE_CNT_MODEf 20722
#define TEST_SELf 20723
#define TEST_SELECTf 20724
#define TFAWf 20725
#define TFLf 20726
#define TFRf 20727
#define TFRAME_LESS_THAN_MIN_SIZEf 20728
#define TGIDf 20729
#define TGID_1f 20730
#define TGID_HIf 20731
#define TGID_LOf 20732
#define TGID_PORTf 20733
#define TGIP4f 20734
#define TGIP4_BPf 20735
#define TGIP6f 20736
#define TGIP6_BPf 20737
#define TGIPMC4f 20738
#define TGIPMC4_BPf 20739
#define TGIPMC6f 20740
#define TGIPMC6_BPf 20741
#define TG_SIZEf 20742
#define THDIf 20743
#define THDIQEN_SRCPG_ILLEGALf 20744
#define THDIQEN_SRCPG_ILLEGAL_MASKf 20745
#define THDIRQE_SRCPG_ILLEGALf 20746
#define THDIRQE_SRCPG_ILLEGAL_MASKf 20747
#define THDI_ERRORf 20748
#define THDI_ERROR_DISINTf 20749
#define THDI_INTRf 20750
#define THDI_INTR_0f 20751
#define THDI_INTR_0_DISINTf 20752
#define THDI_INTR_1f 20753
#define THDI_INTR_1_DISINTf 20754
#define THDI_INTR_2f 20755
#define THDI_INTR_2_DISINTf 20756
#define THDI_INTR_3f 20757
#define THDI_INTR_3_DISINTf 20758
#define THDI_INTR_4f 20759
#define THDI_INTR_4_DISINTf 20760
#define THDI_INTR_DISINTf 20761
#define THDI_PARITY_CHK_ENf 20762
#define THDI_PAR_ERRf 20763
#define THDI_PAR_ERR_ENf 20764
#define THDO_BUFFER_DROP_MASKf 20765
#define THDO_COLORf 20766
#define THDO_EMA_DROP_MASKf 20767
#define THDO_ERRORf 20768
#define THDO_ERROR_DISINTf 20769
#define THDO_HOLf 20770
#define THDO_INTRf 20771
#define THDO_INTR_DISINTf 20772
#define THDO_PARITY_CHK_ENf 20773
#define THDO_PAR_ERRf 20774
#define THDO_PAR_ERR_ENf 20775
#define THDO_QENTRY_DROP_MASKf 20776
#define THDO_RQEE_DROP_MASKf 20777
#define THDO_RQEI_DROP_MASKf 20778
#define THDO_RQEQ_DROP_MASKf 20779
#define THD_SELf 20780
#define THERMAL_MON_PWRDWNf 20781
#define THERMAL_MON_RESETf 20782
#define THERMAL_MON_SELf 20783
#define THERMAL_PVTMON0_PEAK_DATA_RST_Lf 20784
#define THERMAL_PVTMON1_PEAK_DATA_RST_Lf 20785
#define THERMAL_PVTMON2_PEAK_DATA_RST_Lf 20786
#define THERMAL_PVTMON3_PEAK_DATA_RST_Lf 20787
#define THEVENIN_75_SELf 20788
#define THGIf 20789
#define THREE_MPLS_LABELf 20790
#define THRESHf 20791
#define THRESH0f 20792
#define THRESH1f 20793
#define THRESH1_EXPf 20794
#define THRESH1_MANTf 20795
#define THRESH2f 20796
#define THRESH2_EXPf 20797
#define THRESH2_MANTf 20798
#define THRESH3f 20799
#define THRESH3_EXPf 20800
#define THRESH3_MANTf 20801
#define THRESH4_EXPf 20802
#define THRESH4_MANTf 20803
#define THRESH5_EXPf 20804
#define THRESH5_MANTf 20805
#define THRESH6_EXPf 20806
#define THRESH6_MANTf 20807
#define THRESH7_EXPf 20808
#define THRESH7_MANTf 20809
#define THRESHOLDf 20810
#define THRESHOLD0f 20811
#define THRESHOLD1f 20812
#define THRESHOLD2f 20813
#define THRESHOLD3f 20814
#define THRESHOLD_EJECT_ENf 20815
#define THRESHOLD_ERRORf 20816
#define THRESHOLD_ERROR_DISINTf 20817
#define THRESHOLD_OFFSETf 20818
#define THRESHOLD_VALUEf 20819
#define THRESH_Af 20820
#define THRESH_Bf 20821
#define THRESH_Cf 20822
#define THROTDENOMf 20823
#define THROTNUMf 20824
#define THROTNUMERf 20825
#define THROTTLEf 20826
#define THROT_DENOMf 20827
#define THROT_NUMf 20828
#define TI2RIDLEf 20829
#define TI2WIDLEf 20830
#define TICKf 20831
#define TICK_CYCLESf 20832
#define TICK_MODE_SELf 20833
#define TICK_PERIOD_TOO_SMALLf 20834
#define TICK_SELf 20835
#define TICK_TIME_ENf 20836
#define TIM0_INTR1f 20837
#define TIM0_INTR2f 20838
#define TIM1_INTR1f 20839
#define TIM1_INTR2f 20840
#define TIMEf 20841
#define TIMEOUTf 20842
#define TIMEOUT_COUNTf 20843
#define TIMEOUT_VALf 20844
#define TIMERf 20845
#define TIMER1BGLOADf 20846
#define TIMER1LOADf 20847
#define TIMER1MISf 20848
#define TIMER1RISf 20849
#define TIMER1VALUEf 20850
#define TIMER2BGLOADf 20851
#define TIMER2LOADf 20852
#define TIMER2MISf 20853
#define TIMER2RISf 20854
#define TIMER2VALUEf 20855
#define TIMERENf 20856
#define TIMERMODEf 20857
#define TIMERPCELLID0f 20858
#define TIMERPCELLID1f 20859
#define TIMERPCELLID2f 20860
#define TIMERPCELLID3f 20861
#define TIMERPREf 20862
#define TIMERSIZEf 20863
#define TIMER_0_RST_OVERRIDEf 20864
#define TIMER_1_RST_OVERRIDEf 20865
#define TIMER_COUNTERf 20866
#define TIMER_ENABLEf 20867
#define TIMESLOTf 20868
#define TIMESTAMPf 20869
#define TIMESTAMP_CNT_ENf 20870
#define TIMESTAMP_LSBf 20871
#define TIMESTAMP_MSBf 20872
#define TIMESTAMP_PACKETf 20873
#define TIMESTAMP_PAGE_BITSf 20874
#define TIMESYNC_ATTRIBUTESf 20875
#define TIMESYNC_INTRf 20876
#define TIMESYNC_MODEf 20877
#define TIMESYNC_TIMERf 20878
#define TIME_0f 20879
#define TIME_1f 20880
#define TIME_2f 20881
#define TIME_3f 20882
#define TIME_CAPTURE_COMPLETEf 20883
#define TIME_CAPTURE_COMPLETE_CLRf 20884
#define TIME_CAPTURE_ENABLEf 20885
#define TIME_CAPTURE_MODEf 20886
#define TIME_CODE_ENABLEf 20887
#define TIME_DOMAIN0f 20888
#define TIME_DOMAIN1f 20889
#define TIME_DOMAIN2f 20890
#define TIME_DOMAIN3f 20891
#define TIME_DOMAIN_SELf 20892
#define TIME_STAMPf 20893
#define TIME_STAMP_RX_ENf 20894
#define TIME_STAMP_TX_ENf 20895
#define TIME_STAMP_UPD_DISf 20896
#define TIME_SYNCf 20897
#define TIME_SYNC_PACKET_DROPf 20898
#define TIME_SYNC_PLL_STATUSf 20899
#define TIME_TICKf 20900
#define TIME_VALf 20901
#define TIMINT1f 20902
#define TIMINT2f 20903
#define TINITf 20904
#define TIP4MSECf 20905
#define TIP6MSECf 20906
#define TIPD4f 20907
#define TIPD4_BPf 20908
#define TIPD6f 20909
#define TIPD6_BPf 20910
#define TIPMCD4f 20911
#define TIPMCD4_BPf 20912
#define TIPMCD6f 20913
#define TIPMCD6_BPf 20914
#define TL2MCDf 20915
#define TL2MCD_BPf 20916
#define TL2_MPLS_BPf 20917
#define TL2_MTUf 20918
#define TL3_MPLS_BPf 20919
#define TMf 20920
#define TM0f 20921
#define TM1f 20922
#define TM2f 20923
#define TM3f 20924
#define TM4f 20925
#define TMAf 20926
#define TMAXf 20927
#define TMAXEXCEEDED0f 20928
#define TMAXEXCEEDED1f 20929
#define TMAXEXCEEDED2f 20930
#define TMBf 20931
#define TMDSf 20932
#define TMEM_ECC_ERRf 20933
#define TME_ONLYf 20934
#define TMINf 20935
#define TMIRRf 20936
#define TMIRR_BPf 20937
#define TMODID_GRT_31f 20938
#define TMPLS_BPf 20939
#define TMRDf 20940
#define TMRDTMODf 20941
#define TMRSCf 20942
#define TMSf 20943
#define TMSECf 20944
#define TMTUD_BPf 20945
#define TMW0f 20946
#define TMW1f 20947
#define TMW2f 20948
#define TMW3f 20949
#define TMW4f 20950
#define TMW5f 20951
#define TM_0f 20952
#define TM_1f 20953
#define TM_10f 20954
#define TM_11f 20955
#define TM_2f 20956
#define TM_3f 20957
#define TM_4f 20958
#define TM_5f 20959
#define TM_6f 20960
#define TM_7f 20961
#define TM_8f 20962
#define TM_9f 20963
#define TM_Af 20964
#define TM_Bf 20965
#define TM_BMf 20966
#define TM_CNG_MAPf 20967
#define TM_COSPCPf 20968
#define TM_CTRf 20969
#define TM_DEFIP_HITf 20970
#define TM_DESCPf 20971
#define TM_DSCP_TABLEf 20972
#define TM_EGR_MASKf 20973
#define TM_EXPf 20974
#define TM_FLNKf 20975
#define TM_FP_PORT_FIELD_SELECTf 20976
#define TM_FP_UDFf 20977
#define TM_ING_L3_NEXT_HOPf 20978
#define TM_INITIAL_ING_L3_NEXT_HOPf 20979
#define TM_INITIAL_L3_ECMPf 20980
#define TM_L2MCf 20981
#define TM_L2_ENTRYf 20982
#define TM_L2_HITf 20983
#define TM_L2_USER_ENTRYf 20984
#define TM_L2_USER_ENTRY_DATAf 20985
#define TM_L3MCf 20986
#define TM_L3_DEFIPf 20987
#define TM_L3_DEFIP_DATAf 20988
#define TM_L3_ECMPf 20989
#define TM_L3_ENTRYf 20990
#define TM_L3_HITf 20991
#define TM_L3_INTFf 20992
#define TM_MBXf 20993
#define TM_MBYf 20994
#define TM_MPRFf 20995
#define TM_NEXT_HOPf 20996
#define TM_PDf 20997
#define TM_PLNKf 20998
#define TM_PRCPf 20999
#define TM_PRI_CNGf 21000
#define TM_PROTOCOL_DATAf 21001
#define TM_RELEASE_FIFOf 21002
#define TM_SRC_TRUNKf 21003
#define TM_STACKf 21004
#define TM_SUBNET_DATAf 21005
#define TM_VLANf 21006
#define TM_VLAN_MACf 21007
#define TM_VLAN_STGf 21008
#define TM_VLAN_SUBNET_CAMf 21009
#define TM_VLAN_XLATE_CAMf 21010
#define TM_VXLT_CAMf 21011
#define TM_VXLT_DATAf 21012
#define TM_XLATE_DATAf 21013
#define TM_X_S1f 21014
#define TM_X_S2f 21015
#define TM_X_S3f 21016
#define TM_Y_S1f 21017
#define TM_Y_S2f 21018
#define TM_Y_S3f 21019
#define TOCPU_TRUNCATION_SIZEf 21020
#define TOPOFSTACKf 21021
#define TOP_BOTTOMf 21022
#define TOP_BROAD_SYNC_PLL_LOCKf 21023
#define TOP_BROAD_SYNC_PLL_LOCK_LOSTf 21024
#define TOP_BS_PLL_POST_RST_Lf 21025
#define TOP_BS_PLL_RST_Lf 21026
#define TOP_CES_PLL_LOCKf 21027
#define TOP_CES_PLL_LOCK_LOSTf 21028
#define TOP_CES_PLL_POST_RST_Lf 21029
#define TOP_CES_PLL_RST_Lf 21030
#define TOP_CES_RST_Lf 21031
#define TOP_CORE_PLL_LOCKf 21032
#define TOP_CORE_PLL_LOCK_LOSTf 21033
#define TOP_DDR3_PLL_POST_RST_Lf 21034
#define TOP_DDR3_PLL_RST_Lf 21035
#define TOP_EP_RST_Lf 21036
#define TOP_GP0_RST_Lf 21037
#define TOP_GP1_RST_Lf 21038
#define TOP_GP2_RST_Lf 21039
#define TOP_IP_RST_Lf 21040
#define TOP_MMU_RST_Lf 21041
#define TOP_MXQ0_HOTSWAP_RST_Lf 21042
#define TOP_MXQ0_RST_Lf 21043
#define TOP_MXQ1_HOTSWAP_RST_Lf 21044
#define TOP_MXQ1_RST_Lf 21045
#define TOP_MXQ2_HOTSWAP_RST_Lf 21046
#define TOP_MXQ2_RST_Lf 21047
#define TOP_MXQ3_HOTSWAP_RST_Lf 21048
#define TOP_MXQ3_RST_Lf 21049
#define TOP_NS_RST_Lf 21050
#define TOP_OOBFC0_RST_Lf 21051
#define TOP_OOBFC1_RST_Lf 21052
#define TOP_TIME_SYNC_PLL_LOCKf 21053
#define TOP_TIME_SYNC_PLL_LOCK_LOSTf 21054
#define TOP_TS_PLL_POST_RST_Lf 21055
#define TOP_TS_PLL_RST_Lf 21056
#define TOP_XG0_PLL_POST_RST_Lf 21057
#define TOP_XG0_PLL_RST_Lf 21058
#define TOP_XG1_PLL_POST_RST_Lf 21059
#define TOP_XG1_PLL_RST_Lf 21060
#define TOP_XGPLL0_LOCKf 21061
#define TOP_XGPLL1_LOCKf 21062
#define TOQ0_CELLHDR_ERRf 21063
#define TOQ0_CELLHDR_PAR_ERRf 21064
#define TOQ0_CELLHDR_PAR_ERR_ENf 21065
#define TOQ0_CELLLINK_ERRf 21066
#define TOQ0_CELLLINK_PAR_ERRf 21067
#define TOQ0_CELLLINK_PAR_ERR_ENf 21068
#define TOQ0_CPQLINK_PAR_ERRf 21069
#define TOQ0_CPQLINK_PAR_ERR_ENf 21070
#define TOQ0_IPMC_MC_FIFO_PAR_ERRf 21071
#define TOQ0_IPMC_MC_FIFO_PAR_ERR_ENf 21072
#define TOQ0_IPMC_TBL_PAR_ERRf 21073
#define TOQ0_IPMC_TBL_PAR_ERR_ENf 21074
#define TOQ0_PKTHDR1_ERRf 21075
#define TOQ0_PKTHDR1_PAR_ERRf 21076
#define TOQ0_PKTHDR1_PAR_ERR_ENf 21077
#define TOQ0_PKTLINK_ERRf 21078
#define TOQ0_PKTLINK_PAR_ERRf 21079
#define TOQ0_PKTLINK_PAR_ERR_ENf 21080
#define TOQ0_UCQ_RP_PAR_ERRf 21081
#define TOQ0_UCQ_RP_PAR_ERR_ENf 21082
#define TOQ0_UCQ_WP_PAR_ERRf 21083
#define TOQ0_UCQ_WP_PAR_ERR_ENf 21084
#define TOQ0_VLAN_TBL_PAR_ERRf 21085
#define TOQ0_VLAN_TBL_PAR_ERR_ENf 21086
#define TOQ1_CELLHDR_ERRf 21087
#define TOQ1_CELLHDR_PAR_ERRf 21088
#define TOQ1_CELLHDR_PAR_ERR_ENf 21089
#define TOQ1_CELLLINK_ERRf 21090
#define TOQ1_CELLLINK_PAR_ERRf 21091
#define TOQ1_CELLLINK_PAR_ERR_ENf 21092
#define TOQ1_IPMC_TBL_PAR_ERRf 21093
#define TOQ1_IPMC_TBL_PAR_ERR_ENf 21094
#define TOQ1_PKTHDR1_ERRf 21095
#define TOQ1_PKTHDR1_PAR_ERRf 21096
#define TOQ1_PKTHDR1_PAR_ERR_ENf 21097
#define TOQ1_PKTLINK_ERRf 21098
#define TOQ1_PKTLINK_PAR_ERRf 21099
#define TOQ1_PKTLINK_PAR_ERR_ENf 21100
#define TOQ1_VLAN_TBL_PAR_ERRf 21101
#define TOQ1_VLAN_TBL_PAR_ERR_ENf 21102
#define TOQ_CREDIT_INITIALIZATION_COMPLETEf 21103
#define TOQ_ERRORf 21104
#define TOQ_ERROR_DISINTf 21105
#define TOQ_INTRf 21106
#define TOQ_INTR_DISINTf 21107
#define TOQ_PARITY_CHK_ENf 21108
#define TOQ_STATE_CORRECTED_ERRORf 21109
#define TOQ_STATE_CORRECTED_ERROR_DISINTf 21110
#define TOQ_STATE_ENABLE_ECCf 21111
#define TOQ_STATE_FORCE_UNCORRECTABLE_ERRORf 21112
#define TOQ_STATE_LOWER_127_64_DCMf 21113
#define TOQ_STATE_LOWER_63_0_DCMf 21114
#define TOQ_STATE_TMf 21115
#define TOQ_STATE_UNCORRECTED_ERRORf 21116
#define TOQ_STATE_UNCORRECTED_ERROR_DISINTf 21117
#define TOQ_STATE_UPPER_127_64_DCMf 21118
#define TOQ_STATE_UPPER_63_0_DCMf 21119
#define TOQ_TO_DEQ_CELL_REP_INFO_BUFFER_RD_REQ_ERRORf 21120
#define TOQ_TO_DEQ_CELL_REP_INFO_BUFFER_WR_REQ_ERRORf 21121
#define TOS_FNf 21122
#define TOS_FN_PAR_ERRf 21123
#define TOS_Pf 21124
#define TOTALDYNCELLLIMITf 21125
#define TOTALDYNCELLRESETLIMITf 21126
#define TOTALDYNCELLRESETLIMITSELf 21127
#define TOTALDYNCELLSETLIMITf 21128
#define TOTALDYNCELLUSEDf 21129
#define TOTAL_BUFFER_COUNTf 21130
#define TOTAL_BUFFER_LIMITf 21131
#define TOTAL_BUFFER_LIMIT_REDf 21132
#define TOTAL_BUFFER_LIMIT_YELLOWf 21133
#define TOTAL_COUNTf 21134
#define TOTAL_LIMIT_STATEf 21135
#define TOTAL_MARGINf 21136
#define TOTAL_SHARED_AVAIL_THRESHf 21137
#define TOTAL_SHARED_COUNTf 21138
#define TOTAL_SHARED_LIMITf 21139
#define TO_ES_REQUESTSf 21140
#define TPAUSEf 21141
#define TPIDf 21142
#define TPID_ENABLEf 21143
#define TPID_SELf 21144
#define TPID_SOURCEf 21145
#define TPKTDf 21146
#define TPKTD_BPf 21147
#define TP_ENf 21148
#define TQINQf 21149
#define TR2WIDLEf 21150
#define TRACE_CTRLf 21151
#define TRACE_DEQ_EVENTf 21152
#define TRACE_DEQ_EVENT_DISINTf 21153
#define TRACE_ENQ_EVENTf 21154
#define TRACE_ENQ_EVENT_DISINTf 21155
#define TRAFFIC_COUNTERf 21156
#define TRAFFIC_COUNTER_MODEf 21157
#define TRANSMIT_PACKET_WITHOUT_CRCf 21158
#define TRANSPORT_BASED_Q_ASSIGNMENTf 21159
#define TRASf 21160
#define TRCf 21161
#define TRCDRf 21162
#define TRCDWf 21163
#define TREAD_ENBf 21164
#define TREAT_ALL_PKTS_AS_TCPf 21165
#define TREAT_PKTPRI_AS_DOT1Pf 21166
#define TREAT_PPD2_AS_KNOWN_PPDf 21167
#define TREFf 21168
#define TREX2_DEBUG_ENABLEf 21169
#define TRFCf 21170
#define TRIGGER_EVENTf 21171
#define TRILL__CLASS_IDf 21172
#define TRILL__DATAf 21173
#define TRILL__DECAP_TRILL_TUNNELf 21174
#define TRILL__DST_COPY_TO_CPUf 21175
#define TRILL__ECMPf 21176
#define TRILL__ECMP_PTRf 21177
#define TRILL__EXPECTED_MODULE_IDf 21178
#define TRILL__EXPECTED_PORT_NUMf 21179
#define TRILL__EXPECTED_Tf 21180
#define TRILL__EXPECTED_TGIDf 21181
#define TRILL__INGRESS_RBRIDGE_NICKNAMEf 21182
#define TRILL__KEYf 21183
#define TRILL__L3MC_INDEXf 21184
#define TRILL__MCAST_DST_DISCARDf 21185
#define TRILL__NEXT_HOP_INDEXf 21186
#define TRILL__PHB_FROM_OUTER_L2_HEADERf 21187
#define TRILL__RBRIDGE_NICKNAMEf 21188
#define TRILL__RESERVED_0f 21189
#define TRILL__SRC_COPY_TO_CPUf 21190
#define TRILL__SRC_DISCARDf 21191
#define TRILL__TREE_IDf 21192
#define TRILL__UCAST_DST_DISCARDf 21193
#define TRILL__VIRTUAL_PORTf 21194
#define TRILL_ACCESS_RECEIVERS_PRESENTf 21195
#define TRILL_ADJACENCY_FAIL_DROPf 21196
#define TRILL_ALL_ESADI_PARSE_MODEf 21197
#define TRILL_ALL_ESADI_RBRIDGES_MAC_ADDRESSf 21198
#define TRILL_ALL_ESADI_RBRIDGES_MAC_ADDRESS_ENABLEf 21199
#define TRILL_ALL_IS_IS_RBRIDGES_MAC_ADDRESSf 21200
#define TRILL_ALL_IS_IS_RBRIDGES_MAC_ADDRESS_ENABLEf 21201
#define TRILL_ALL_RBRIDGES_MAC_ADDRESSf 21202
#define TRILL_ALL_RBRIDGES_MAC_ADDRESS_ENABLEf 21203
#define TRILL_DOMAIN_NONUC_REPL_INDEXf 21204
#define TRILL_ENABLEf 21205
#define TRILL_ERROR_DROPSf 21206
#define TRILL_ERROR_FRAMES_TOCPUf 21207
#define TRILL_ETHERTYPEf 21208
#define TRILL_ETHERTYPE_ENABLEf 21209
#define TRILL_HDR_VERSION_NON_ZERO_DROPf 21210
#define TRILL_HEADER_WITHOUT_VLAN_TAGf 21211
#define TRILL_HEADER_WITH_VLAN_TAGf 21212
#define TRILL_HOPCOUNT_CHECK_FAIL_DROPSf 21213
#define TRILL_HOPCOUNT_CHECK_FAIL_TOCPUf 21214
#define TRILL_L2_IS_IS_ETHERTYPEf 21215
#define TRILL_L2_IS_IS_ETHERTYPE_ENABLEf 21216
#define TRILL_L2_IS_IS_PARSE_MODEf 21217
#define TRILL_NETWORK_RECEIVERS_PRESENTf 21218
#define TRILL_NONUC_ACCESS__ASSOCIATED_DATAf 21219
#define TRILL_NONUC_ACCESS__CLASS_IDf 21220
#define TRILL_NONUC_ACCESS__CPUf 21221
#define TRILL_NONUC_ACCESS__DATAf 21222
#define TRILL_NONUC_ACCESS__DEST_TYPEf 21223
#define TRILL_NONUC_ACCESS__DST_DISCARDf 21224
#define TRILL_NONUC_ACCESS__KEYf 21225
#define TRILL_NONUC_ACCESS__L3MC_PTRf 21226
#define TRILL_NONUC_ACCESS__MAC_ADDRf 21227
#define TRILL_NONUC_ACCESS__MAC_BLOCK_INDEXf 21228
#define TRILL_NONUC_ACCESS__PENDINGf 21229
#define TRILL_NONUC_ACCESS__PRIf 21230
#define TRILL_NONUC_ACCESS__RPEf 21231
#define TRILL_NONUC_ACCESS__SCPf 21232
#define TRILL_NONUC_ACCESS__SRC_DISCARDf 21233
#define TRILL_NONUC_ACCESS__STATIC_BITf 21234
#define TRILL_NONUC_ACCESS__VLAN_IDf 21235
#define TRILL_NONUC_NETWORK_LONG__ASSOCIATED_DATAf 21236
#define TRILL_NONUC_NETWORK_LONG__DATAf 21237
#define TRILL_NONUC_NETWORK_LONG__DEST_TYPEf 21238
#define TRILL_NONUC_NETWORK_LONG__KEYf 21239
#define TRILL_NONUC_NETWORK_LONG__L3MC_INDEXf 21240
#define TRILL_NONUC_NETWORK_LONG__MAC_ADDRESSf 21241
#define TRILL_NONUC_NETWORK_LONG__RESERVED_0f 21242
#define TRILL_NONUC_NETWORK_LONG__TREE_IDf 21243
#define TRILL_NONUC_NETWORK_LONG__TRILL_ACCESS_RECEIVERS_PRESENTf 21244
#define TRILL_NONUC_NETWORK_LONG__VLAN_IDf 21245
#define TRILL_NONUC_NETWORK_SHORT__ASSOCIATED_DATAf 21246
#define TRILL_NONUC_NETWORK_SHORT__DATAf 21247
#define TRILL_NONUC_NETWORK_SHORT__DEST_TYPEf 21248
#define TRILL_NONUC_NETWORK_SHORT__KEYf 21249
#define TRILL_NONUC_NETWORK_SHORT__L3MC_INDEXf 21250
#define TRILL_NONUC_NETWORK_SHORT__RESERVED_0f 21251
#define TRILL_NONUC_NETWORK_SHORT__RESERVED_1f 21252
#define TRILL_NONUC_NETWORK_SHORT__TREE_IDf 21253
#define TRILL_NONUC_NETWORK_SHORT__TRILL_ACCESS_RECEIVERS_PRESENTf 21254
#define TRILL_NONUC_NETWORK_SHORT__VLAN_IDf 21255
#define TRILL_OPTIONS_TOCPUf 21256
#define TRILL_PAYLOAD_HASH_SELECT_Af 21257
#define TRILL_PAYLOAD_HASH_SELECT_Bf 21258
#define TRILL_PAYLOAD_L2_BITMAP_Af 21259
#define TRILL_PAYLOAD_L2_BITMAP_Bf 21260
#define TRILL_PAYLOAD_L3_BITMAP_Af 21261
#define TRILL_PAYLOAD_L3_BITMAP_Bf 21262
#define TRILL_RBRIDGE_LOOKUP_MISS_DROPSf 21263
#define TRILL_RBRIDGE_LOOKUP_MISS_TOCPUf 21264
#define TRILL_RBRIDGE_NICKNAME_INDEXf 21265
#define TRILL_RPF_CHECK_FAIL_DROPSf 21266
#define TRILL_RPF_CHECK_FAIL_TOCPUf 21267
#define TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_PAR_ERRf 21268
#define TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_PAR_ERRf 21269
#define TRILL_RX_PKTS_PAR_ERRf 21270
#define TRILL_TERMINATION_ALLOWEDf 21271
#define TRILL_TRANSIT_IGMP_MLD_PAYLOAD_TO_CPUf 21272
#define TRILL_TRANSIT_MTU_CHECK_ENHANCEDf 21273
#define TRILL_TREE_PROFILE_PTRf 21274
#define TRILL_TUNNEL_BITMAP_Af 21275
#define TRILL_TUNNEL_BITMAP_Bf 21276
#define TRILL_TUNNEL_HASH_SELECT_Af 21277
#define TRILL_TUNNEL_HASH_SELECT_Bf 21278
#define TRILL_UNEXPECTED_FRAMES_TOCPUf 21279
#define TRIMAC_RESETf 21280
#define TRLf 21281
#define TRPf 21282
#define TRP_READf 21283
#define TRP_WRITEf 21284
#define TRRDf 21285
#define TRSTf 21286
#define TRSTBf 21287
#define TRTWf 21288
#define TRUNKf 21289
#define TRUNK0_OVER_IPMCf 21290
#define TRUNK0_OVER_MCf 21291
#define TRUNK0_OVER_UCf 21292
#define TRUNK0_OVER_VIDf 21293
#define TRUNK1_OVER_IPMCf 21294
#define TRUNK1_OVER_MCf 21295
#define TRUNK1_OVER_UCf 21296
#define TRUNK1_OVER_VIDf 21297
#define TRUNK2_OVER_IPMCf 21298
#define TRUNK2_OVER_MCf 21299
#define TRUNK2_OVER_UCf 21300
#define TRUNK2_OVER_VIDf 21301
#define TRUNK3_OVER_IPMCf 21302
#define TRUNK3_OVER_MCf 21303
#define TRUNK3_OVER_UCf 21304
#define TRUNK3_OVER_VIDf 21305
#define TRUNKENf 21306
#define TRUNKS128f 21307
#define TRUNK_BITMAPf 21308
#define TRUNK_BITMAP_CORRECTED_ERRORf 21309
#define TRUNK_BITMAP_CORRECTED_ERROR_DISINTf 21310
#define TRUNK_BITMAP_ENABLE_ECCf 21311
#define TRUNK_BITMAP_FORCE_UNCORRECTABLE_ERRORf 21312
#define TRUNK_BITMAP_HIf 21313
#define TRUNK_BITMAP_INITf 21314
#define TRUNK_BITMAP_INIT_DONEf 21315
#define TRUNK_BITMAP_LOf 21316
#define TRUNK_BITMAP_M0f 21317
#define TRUNK_BITMAP_M1f 21318
#define TRUNK_BITMAP_PAR_ERRf 21319
#define TRUNK_BITMAP_PMf 21320
#define TRUNK_BITMAP_TMf 21321
#define TRUNK_BITMAP_UNCORRECTED_ERRORf 21322
#define TRUNK_BITMAP_UNCORRECTED_ERROR_DISINTf 21323
#define TRUNK_BITMAP_W0f 21324
#define TRUNK_BITMAP_W1f 21325
#define TRUNK_BITMAP_W2f 21326
#define TRUNK_BITMAP_WWf 21327
#define TRUNK_CFG_VALf 21328
#define TRUNK_EGRESS_MASKf 21329
#define TRUNK_EGRESS_MASK_HIf 21330
#define TRUNK_EGRESS_MASK_LOf 21331
#define TRUNK_EGRESS_MASK_M0f 21332
#define TRUNK_EGRESS_MASK_M1f 21333
#define TRUNK_EGR_MASK_PAR_ERRf 21334
#define TRUNK_EGR_MASK_TMf 21335
#define TRUNK_EGR_MASK_WWf 21336
#define TRUNK_GROUP_PAR_ERRf 21337
#define TRUNK_GROUP_PMf 21338
#define TRUNK_GROUP_SW_TMf 21339
#define TRUNK_GROUP_TMf 21340
#define TRUNK_GROUP_WWf 21341
#define TRUNK_MEMBER_PAR_ERRf 21342
#define TRUNK_MEMBER_PMf 21343
#define TRUNK_MEMBER_TMf 21344
#define TRUNK_POOL_SIZEf 21345
#define TRUST_DOT1Pf 21346
#define TRUST_DOT1P_PTRf 21347
#define TRUST_DSCPf 21348
#define TRUST_DSCP_PTRf 21349
#define TRUST_DSCP_V4f 21350
#define TRUST_DSCP_V6f 21351
#define TRUST_INCOMING_VIDf 21352
#define TRUST_OUTER_DOT1Pf 21353
#define TRUST_OUTER_DOT1P_PTRf 21354
#define TR_EN_CTRL_1f 21355
#define TR_EN_CTRL_2f 21356
#define TR_EN_EVENTf 21357
#define TR_EN_START_STOP_RESOURCE_CTRLf 21358
#define TSf 21359
#define TSAMPLEf 21360
#define TSIPLf 21361
#define TSLLD_BPf 21362
#define TSLOTS_IN_EPOCH_COUNTERf 21363
#define TSLOTS_IN_PREV_EPOCHf 21364
#define TSTAGf 21365
#define TSTAG_MASKf 21366
#define TSTAG_VALUEf 21367
#define TSTGDf 21368
#define TSTGD_BPf 21369
#define TSTMODEENf 21370
#define TSTMUXf 21371
#define TSTS_SEQ_IDf 21372
#define TSTS_VALIDf 21373
#define TS_ADJUSTf 21374
#define TS_ADJUST_DEMUX_DELAY_0f 21375
#define TS_ADJUST_DEMUX_DELAY_1f 21376
#define TS_ADJUST_DEMUX_DELAY_2f 21377
#define TS_ADJUST_DEMUX_DELAY_3f 21378
#define TS_BURST_SIZEf 21379
#define TS_ENTRY_VALIDf 21380
#define TS_EVENT_BLOCK_IF_IN_CTXTf 21381
#define TS_FWD_ACTIONf 21382
#define TS_HDR_PARITY_ERR_Af 21383
#define TS_HDR_PARITY_ERR_A_DINSTf 21384
#define TS_HDR_PARITY_ERR_Bf 21385
#define TS_HDR_PARITY_ERR_B_DINSTf 21386
#define TS_HEADER_ENf 21387
#define TS_HOLD_MODEf 21388
#define TS_LENGTHf 21389
#define TS_MSG_BITMAPf 21390
#define TS_NUMf 21391
#define TS_PKTf 21392
#define TS_PKT_TO_CPUf 21393
#define TS_PLL_CLK_IN_SELf 21394
#define TS_QS_PRI_THROTTLE_HALT_ENf 21395
#define TS_TAG_Af 21396
#define TS_TAG_Bf 21397
#define TS_TAG_MASK_Af 21398
#define TS_TAG_MASK_Bf 21399
#define TS_TAG_PARITY_ENf 21400
#define TS_TEST_CNTf 21401
#define TS_TREX2_DEBUG_ENABLEf 21402
#define TTLf 21403
#define TTL_DROP_CPU_COSf 21404
#define TTL_DROP_TOCPUf 21405
#define TTL_FN_PAR_ERRf 21406
#define TTL_RANGE_CHECK_ENABLEf 21407
#define TTL_RANGE_VALf 21408
#define TTL_THRESHf 21409
#define TTL_THRESHOLDf 21410
#define TTNLf 21411
#define TTNLEf 21412
#define TTNLE_BPf 21413
#define TTNL_BPf 21414
#define TTTLDf 21415
#define TTTLD_BPf 21416
#define TUNNEL_CAM_BIST_DONE_STATUSf 21417
#define TUNNEL_CAM_BIST_ENABLE_BITf 21418
#define TUNNEL_CAM_BIST_GO_STATUSf 21419
#define TUNNEL_CAM_S2_STATUSf 21420
#define TUNNEL_CAM_S3_STATUSf 21421
#define TUNNEL_CAM_S5_STATUSf 21422
#define TUNNEL_CAM_S6_STATUSf 21423
#define TUNNEL_CAM_S8_STATUSf 21424
#define TUNNEL_CLASS_IDf 21425
#define TUNNEL_CPU_COSf 21426
#define TUNNEL_DATAf 21427
#define TUNNEL_DECAP_TYPEf 21428
#define TUNNEL_ERR_TOCPUf 21429
#define TUNNEL_IDf 21430
#define TUNNEL_INDEXf 21431
#define TUNNEL_IPV4_DIP_MASKf 21432
#define TUNNEL_IPV4_SIP_MASKf 21433
#define TUNNEL_IPV6_DIP_MASKf 21434
#define TUNNEL_IPV6_SIP_MASKf 21435
#define TUNNEL_LABELf 21436
#define TUNNEL_MASKf 21437
#define TUNNEL_SAM_BITSf 21438
#define TUNNEL_TOCPUf 21439
#define TUNNEL_TPID_INDEXf 21440
#define TUNNEL_TTLf 21441
#define TUNNEL_TYPEf 21442
#define TUNNEL_URPF_DEFAULTROUTECHECKf 21443
#define TUNNEL_URPF_MODEf 21444
#define TUNNEL_VLAN_IDf 21445
#define TUNNEL_VRF_IDf 21446
#define TUNNEL_VRF_OVERRIDEf 21447
#define TVLANf 21448
#define TVLANDf 21449
#define TVLAND_BPf 21450
#define TVLAN_BPf 21451
#define TVXLTMDf 21452
#define TVXLTMD_BPf 21453
#define TW2RIDLEf 21454
#define TWLf 21455
#define TWRf 21456
#define TWTRf 21457
#define TX0_ACTf 21458
#define TX1_ACTf 21459
#define TX2_ACTf 21460
#define TX3_ACTf 21461
#define TXACTf 21462
#define TXCOSNUMf 21463
#define TXD10G_FIFO_RSTBf 21464
#define TXD1G_FIFO_RSTBf 21465
#define TXENf 21466
#define TXEN0f 21467
#define TXEPORTNUMf 21468
#define TXFIFO_ERRf 21469
#define TXFIFO_EVEN_CORRECTED_ERRORf 21470
#define TXFIFO_EVEN_CORRECTED_ERROR_DINSTf 21471
#define TXFIFO_EVEN_ECC_ERROR_ADDRESSf 21472
#define TXFIFO_EVEN_ENABLE_ECCf 21473
#define TXFIFO_EVEN_FORCE_UNCORRECTABLE_ERRORf 21474
#define TXFIFO_EVEN_TMf 21475
#define TXFIFO_EVEN_UNCORRECTED_ERRORf 21476
#define TXFIFO_EVEN_UNCORRECTED_ERROR_DINSTf 21477
#define TXFIFO_MEMf 21478
#define TXFIFO_MEM0_TMf 21479
#define TXFIFO_MEM1_TMf 21480
#define TXFIFO_MEM_ENf 21481
#define TXFIFO_MEM_ERRf 21482
#define TXFIFO_ODD_CORRECTED_ERRORf 21483
#define TXFIFO_ODD_CORRECTED_ERROR_DINSTf 21484
#define TXFIFO_ODD_ECC_ERROR_ADDRESSf 21485
#define TXFIFO_ODD_ENABLE_ECCf 21486
#define TXFIFO_ODD_FORCE_UNCORRECTABLE_ERRORf 21487
#define TXFIFO_ODD_TMf 21488
#define TXFIFO_ODD_UNCORRECTED_ERRORf 21489
#define TXFIFO_ODD_UNCORRECTED_ERROR_DINSTf 21490
#define TXFIFO_OVERRUNf 21491
#define TXFIFO_RESETf 21492
#define TXFIFO_RSTLf 21493
#define TXFIFO_UNDERRUNf 21494
#define TXIPORTNUMf 21495
#define TXLANESWAPf 21496
#define TXLLFCMSGCNT_STATSf 21497
#define TXPKTBUF_ECC_ERRORf 21498
#define TXPKTBUF_ECC_ERROR_CLRf 21499
#define TXPKTBUF_ECC_PROTECTION_ENf 21500
#define TXPKTCOUNTf 21501
#define TXPKTCOUNT_ENf 21502
#define TXPKTCOUNT_SELf 21503
#define TXPLL_LOCKf 21504
#define TXPORTNUMf 21505
#define TXPRf 21506
#define TXRAMf 21507
#define TXRESETf 21508
#define TXSTATUSBUF_ECC_ERRORf 21509
#define TXSTATUSBUF_ECC_ERROR_CLRf 21510
#define TXSTATUSBUF_ECC_PROTECTION_ENf 21511
#define TX_32CHANNELSf 21512
#define TX_64BYTE_BUFFER_ENf 21513
#define TX_ADDR_INSf 21514
#define TX_ANY_STARTf 21515
#define TX_BYTE_SWAPf 21516
#define TX_CRC_CORUPT_ENf 21517
#define TX_CRC_PROGRAMf 21518
#define TX_DEBUGf 21519
#define TX_DEST_PORTf 21520
#define TX_DEST_PORT_ENABLEf 21521
#define TX_DLL90_LOCKEDf 21522
#define TX_DLLDSKW_LOCKEDf 21523
#define TX_DMA_ABORT_NEEDS_CLEANUPf 21524
#define TX_EARLY_SOT_ERRORf 21525
#define TX_EARLY_SOT_ERROR_DISINTf 21526
#define TX_ENf 21527
#define TX_ENAf 21528
#define TX_ENABLEf 21529
#define TX_ENABLE_BMPf 21530
#define TX_FATAL_ERROR_STATEf 21531
#define TX_FATAL_ERROR_STATE_ENf 21532
#define TX_FIFO_AFULL_THRESHf 21533
#define TX_FIFO_ERRORf 21534
#define TX_FIFO_EVEN_AFULL_THRESH_REACHEDf 21535
#define TX_FIFO_EVEN_OVERFLOWf 21536
#define TX_FIFO_EVEN_UNDERRUNf 21537
#define TX_FIFO_MEMf 21538
#define TX_FIFO_MEM0_TMf 21539
#define TX_FIFO_MEM1_TMf 21540
#define TX_FIFO_MEM_ECC_ENf 21541
#define TX_FIFO_MEM_ERRf 21542
#define TX_FIFO_ODD_AFULL_THRESH_REACHEDf 21543
#define TX_FIFO_ODD_OVERFLOWf 21544
#define TX_FIFO_ODD_UNDERRUNf 21545
#define TX_FIFO_RESETf 21546
#define TX_FIFO_UNDERRUN_CHK_ENf 21547
#define TX_HB_STATUSf 21548
#define TX_HB_STATUS_CLRf 21549
#define TX_HB_STATUS_ENABLEf 21550
#define TX_HCFC_ENf 21551
#define TX_HCFC_MSG_OVERFLOWf 21552
#define TX_HEC_ERR_CNTf 21553
#define TX_HG_RMOD0f 21554
#define TX_HG_RMOD1f 21555
#define TX_HG_RMOD2f 21556
#define TX_HG_RMOD3f 21557
#define TX_IPG_LENGTHf 21558
#define TX_LAUNCH_ENf 21559
#define TX_LLFC_ENf 21560
#define TX_LLFC_FC_OBJ_LOGICALf 21561
#define TX_LLFC_MSG_OVERFLOWf 21562
#define TX_LLFC_MSG_TYPE_LOGICALf 21563
#define TX_MESSAGE_GAPf 21564
#define TX_MIB_COUNTER_MEM0_TMf 21565
#define TX_MIB_COUNTER_MEM1_TMf 21566
#define TX_MODEf 21567
#define TX_PAUf 21568
#define TX_PAUSE_BIT_POSf 21569
#define TX_PAUSE_CAPABILITYf 21570
#define TX_PAUSE_ENf 21571
#define TX_PAUSE_OVERRIDE_CONTROLf 21572
#define TX_PAUSE_STATUS_CHANGEf 21573
#define TX_PAUSE_STAT_MODf 21574
#define TX_PFC_ENf 21575
#define TX_PKT_OVERFLOWf 21576
#define TX_PKT_UNDERFLOWf 21577
#define TX_PLL_LOCKf 21578
#define TX_POLARITYf 21579
#define TX_PORTS_NUMf 21580
#define TX_PREAMBLEf 21581
#define TX_PREAMBLE_LENGTHf 21582
#define TX_PWRDWNf 21583
#define TX_RESCALf 21584
#define TX_STATUSf 21585
#define TX_STATUS_DISINTf 21586
#define TX_STAT_BAD_PKT_PERR_COUNTf 21587
#define TX_STAT_BYTE_COUNTf 21588
#define TX_STAT_EQMTU_PKT_COUNTf 21589
#define TX_STAT_GTMTU_PKT_COUNTf 21590
#define TX_STAT_PKT_COUNTf 21591
#define TX_TEST_CNTf 21592
#define TX_THROTTLE0f 21593
#define TX_THROTTLE1f 21594
#define TX_TREX2_DEBUG_ENABLEf 21595
#define TX_TS_DATAf 21596
#define TX_TS_DELAY_REQf 21597
#define TX_TS_FIFO_EMPTYf 21598
#define TX_TS_FIFO_FULLf 21599
#define TX_TS_FIFO_OVERFLOWf 21600
#define TX_TS_PDELAY_REQf 21601
#define TX_TS_PDELAY_RESPf 21602
#define TX_TS_SYNCf 21603
#define TX_XOFF_LHf 21604
#define TYPf 21605
#define TYPEf 21606
#define TYPE0f 21607
#define TYPE1f 21608
#define TYPE10f 21609
#define TYPE11f 21610
#define TYPE12f 21611
#define TYPE13f 21612
#define TYPE14f 21613
#define TYPE15f 21614
#define TYPE2f 21615
#define TYPE3f 21616
#define TYPE4f 21617
#define TYPE5f 21618
#define TYPE6f 21619
#define TYPE7f 21620
#define TYPE8f 21621
#define TYPE9f 21622
#define TYPELOOKUP_CORRECTED_ERRORf 21623
#define TYPELOOKUP_CORRECTED_ERROR_DISINTf 21624
#define TYPELOOKUP_ECC_ERROR_ADDRESSf 21625
#define TYPELOOKUP_ENABLE_ECCf 21626
#define TYPELOOKUP_FORCE_UNCORRECTABLE_ERRORf 21627
#define TYPELOOKUP_UNCORRECTED_ERRORf 21628
#define TYPELOOKUP_UNCORRECTED_ERROR_DISINTf 21629
#define TYPE_MEM_TMf 21630
#define TZQf 21631
#define T_1f 21632
#define UART0_INTERRUPTf 21633
#define UART1_INTERRUPTf 21634
#define UART_0_RST_OVERRIDEf 21635
#define UART_1_RST_OVERRIDEf 21636
#define UCf 21637
#define UCBITMAPf 21638
#define UCMEM_CTRL_RESERVEDf 21639
#define UCQRPERRf 21640
#define UCQRPERRORPOINTERf 21641
#define UCQWPERRf 21642
#define UCQWPERRORPOINTERf 21643
#define UCQ_COS_QEMPTYf 21644
#define UCQ_EXTCOS1_QEMPTYf 21645
#define UC_0_DCACHE_PSM_VDDf 21646
#define UC_0_DDATA_BANK0_TMf 21647
#define UC_0_DDATA_BANK1_TMf 21648
#define UC_0_DDATA_BANK2_TMf 21649
#define UC_0_DDATA_BANK3_TMf 21650
#define UC_0_DDATA_BANK4_TMf 21651
#define UC_0_DDATA_BANK5_TMf 21652
#define UC_0_DDATA_BANK6_TMf 21653
#define UC_0_DDATA_BANK7_TMf 21654
#define UC_0_DDIRTY_RAM_TMf 21655
#define UC_0_DTAG_BANK0_TMf 21656
#define UC_0_DTAG_BANK1_TMf 21657
#define UC_0_DTAG_BANK2_TMf 21658
#define UC_0_DTAG_BANK3_TMf 21659
#define UC_0_DTCM_0_TMf 21660
#define UC_0_DTCM_1_TMf 21661
#define UC_0_DTCM_PSM_VDDf 21662
#define UC_0_ICACHE_PSM_VDDf 21663
#define UC_0_IDATA_BANK0_TMf 21664
#define UC_0_IDATA_BANK1_TMf 21665
#define UC_0_IDATA_BANK2_TMf 21666
#define UC_0_IDATA_BANK3_TMf 21667
#define UC_0_IDATA_BANK4_TMf 21668
#define UC_0_IDATA_BANK5_TMf 21669
#define UC_0_IDATA_BANK6_TMf 21670
#define UC_0_IDATA_BANK7_TMf 21671
#define UC_0_ITAG_BANK0_TMf 21672
#define UC_0_ITAG_BANK1_TMf 21673
#define UC_0_ITAG_BANK2_TMf 21674
#define UC_0_ITAG_BANK3_TMf 21675
#define UC_0_ITCM_0_TMf 21676
#define UC_0_ITCM_1_TMf 21677
#define UC_0_ITCM_PSM_VDDf 21678
#define UC_0_MASK_FOR_TIM0_INTR1f 21679
#define UC_0_MASK_FOR_TIM0_INTR2f 21680
#define UC_0_MASK_FOR_TIM1_INTR1f 21681
#define UC_0_MASK_FOR_TIM1_INTR2f 21682
#define UC_0_PMUIRQf 21683
#define UC_1_DCACHE_PSM_VDDf 21684
#define UC_1_DDATA_BANK0_TMf 21685
#define UC_1_DDATA_BANK1_TMf 21686
#define UC_1_DDATA_BANK2_TMf 21687
#define UC_1_DDATA_BANK3_TMf 21688
#define UC_1_DDATA_BANK4_TMf 21689
#define UC_1_DDATA_BANK5_TMf 21690
#define UC_1_DDATA_BANK6_TMf 21691
#define UC_1_DDATA_BANK7_TMf 21692
#define UC_1_DDIRTY_RAM_TMf 21693
#define UC_1_DTAG_BANK0_TMf 21694
#define UC_1_DTAG_BANK1_TMf 21695
#define UC_1_DTAG_BANK2_TMf 21696
#define UC_1_DTAG_BANK3_TMf 21697
#define UC_1_DTCM_0_TMf 21698
#define UC_1_DTCM_1_TMf 21699
#define UC_1_DTCM_PSM_VDDf 21700
#define UC_1_ICACHE_PSM_VDDf 21701
#define UC_1_IDATA_BANK0_TMf 21702
#define UC_1_IDATA_BANK1_TMf 21703
#define UC_1_IDATA_BANK2_TMf 21704
#define UC_1_IDATA_BANK3_TMf 21705
#define UC_1_IDATA_BANK4_TMf 21706
#define UC_1_IDATA_BANK5_TMf 21707
#define UC_1_IDATA_BANK6_TMf 21708
#define UC_1_IDATA_BANK7_TMf 21709
#define UC_1_ITAG_BANK0_TMf 21710
#define UC_1_ITAG_BANK1_TMf 21711
#define UC_1_ITAG_BANK2_TMf 21712
#define UC_1_ITAG_BANK3_TMf 21713
#define UC_1_ITCM_0_TMf 21714
#define UC_1_ITCM_1_TMf 21715
#define UC_1_ITCM_PSM_VDDf 21716
#define UC_1_MASK_FOR_TIM0_INTR1f 21717
#define UC_1_MASK_FOR_TIM0_INTR2f 21718
#define UC_1_MASK_FOR_TIM1_INTR1f 21719
#define UC_1_MASK_FOR_TIM1_INTR2f 21720
#define UC_1_PMUIRQf 21721
#define UC_BUFF_SHRf 21722
#define UC_COS0_10_BMPf 21723
#define UC_COS1f 21724
#define UC_COS2f 21725
#define UC_COS_ENf 21726
#define UC_COUNTERf 21727
#define UC_DATAf 21728
#define UC_ENABLEf 21729
#define UC_EXT_Qf 21730
#define UC_MCf 21731
#define UC_METER_INDEXf 21732
#define UC_QEN_SHRf 21733
#define UC_QM_ENf 21734
#define UC_QUEUEf 21735
#define UC_QUEUE_NUM_CAPTf 21736
#define UC_QUEUE_NUM_MASKf 21737
#define UC_QUEUE_NUM_VALUEf 21738
#define UC_Q_CONFIG1f 21739
#define UC_SC_ENf 21740
#define UC_THRESH_HIf 21741
#define UC_THRESH_LOf 21742
#define UC_TMf 21743
#define UC_TRILL_HDR_MC_MACDA_DROPf 21744
#define UC_TRUNK_HASH_USE_SRC_PORTf 21745
#define UC_TYPEf 21746
#define UDF1_ADD_GRE_OPTIONS0f 21747
#define UDF1_ADD_GRE_OPTIONS1f 21748
#define UDF1_ADD_GRE_OPTIONS2f 21749
#define UDF1_ADD_GRE_OPTIONS3f 21750
#define UDF1_ADD_IPV4_OPTIONS0f 21751
#define UDF1_ADD_IPV4_OPTIONS1f 21752
#define UDF1_ADD_IPV4_OPTIONS2f 21753
#define UDF1_ADD_IPV4_OPTIONS3f 21754
#define UDF1_BASE_OFFSET_0f 21755
#define UDF1_BASE_OFFSET_1f 21756
#define UDF1_BASE_OFFSET_2f 21757
#define UDF1_BASE_OFFSET_3f 21758
#define UDF1_BASE_OFFSET_4f 21759
#define UDF1_BASE_OFFSET_5f 21760
#define UDF1_BASE_OFFSET_6f 21761
#define UDF1_BASE_OFFSET_7f 21762
#define UDF1_OFFSET0f 21763
#define UDF1_OFFSET1f 21764
#define UDF1_OFFSET2f 21765
#define UDF1_OFFSET3f 21766
#define UDF1_OFFSET4f 21767
#define UDF1_OFFSET5f 21768
#define UDF1_OFFSET6f 21769
#define UDF1_OFFSET7f 21770
#define UDF2_ADD_GRE_OPTIONS0f 21771
#define UDF2_ADD_GRE_OPTIONS1f 21772
#define UDF2_ADD_GRE_OPTIONS2f 21773
#define UDF2_ADD_GRE_OPTIONS3f 21774
#define UDF2_ADD_IPV4_OPTIONS0f 21775
#define UDF2_ADD_IPV4_OPTIONS1f 21776
#define UDF2_ADD_IPV4_OPTIONS2f 21777
#define UDF2_ADD_IPV4_OPTIONS3f 21778
#define UDF2_BASE_OFFSET_0f 21779
#define UDF2_BASE_OFFSET_1f 21780
#define UDF2_BASE_OFFSET_2f 21781
#define UDF2_BASE_OFFSET_3f 21782
#define UDF2_BASE_OFFSET_4f 21783
#define UDF2_BASE_OFFSET_5f 21784
#define UDF2_BASE_OFFSET_6f 21785
#define UDF2_BASE_OFFSET_7f 21786
#define UDF2_OFFSET0f 21787
#define UDF2_OFFSET1f 21788
#define UDF2_OFFSET2f 21789
#define UDF2_OFFSET3f 21790
#define UDF2_OFFSET4f 21791
#define UDF2_OFFSET5f 21792
#define UDF2_OFFSET6f 21793
#define UDF2_OFFSET7f 21794
#define UDF_CORRECTED_ERRORf 21795
#define UDF_CORRECTED_ERROR_DISINTf 21796
#define UDF_ECC_ERROR_ADDRESSf 21797
#define UDF_ENABLE_ECCf 21798
#define UDF_FORCE_UNCORRECTABLE_ERRORf 21799
#define UDF_INITf 21800
#define UDF_INIT_DONEf 21801
#define UDF_PORT_GROUP_IDf 21802
#define UDF_TMf 21803
#define UDF_UNCORRECTED_ERRORf 21804
#define UDF_UNCORRECTED_ERROR_DISINTf 21805
#define UDPf 21806
#define UDP_DST_PORTf 21807
#define UDP_MAXf 21808
#define UDP_MINf 21809
#define UDP_PROTOCOL0f 21810
#define UDP_PROTOCOL1f 21811
#define UDP_SPORT_EQ_DPORT_ENABLEf 21812
#define UDP_SRCf 21813
#define UDP_SRC_PORTf 21814
#define UDP_TUNNELf 21815
#define UDP_TUNNEL_TYPEf 21816
#define UDP_TUN_SPf 21817
#define UFLOW_A_0_CORRECTED_ERRORf 21818
#define UFLOW_A_0_CORRECTED_ERROR_DISINTf 21819
#define UFLOW_A_0_ENABLE_ECCf 21820
#define UFLOW_A_0_FORCE_UNCORRECTABLE_ERRORf 21821
#define UFLOW_A_0_INITf 21822
#define UFLOW_A_0_INIT_DONEf 21823
#define UFLOW_A_0_UNCORRECTED_ERRORf 21824
#define UFLOW_A_0_UNCORRECTED_ERROR_DISINTf 21825
#define UFLOW_A_1_CORRECTED_ERRORf 21826
#define UFLOW_A_1_CORRECTED_ERROR_DISINTf 21827
#define UFLOW_A_1_ENABLE_ECCf 21828
#define UFLOW_A_1_FORCE_UNCORRECTABLE_ERRORf 21829
#define UFLOW_A_1_INITf 21830
#define UFLOW_A_1_INIT_DONEf 21831
#define UFLOW_A_1_UNCORRECTED_ERRORf 21832
#define UFLOW_A_1_UNCORRECTED_ERROR_DISINTf 21833
#define UFLOW_A_AGING_ERRORf 21834
#define UFLOW_A_AGING_ERROR_DISINTf 21835
#define UFLOW_B_0_CORRECTED_ERRORf 21836
#define UFLOW_B_0_CORRECTED_ERROR_DISINTf 21837
#define UFLOW_B_0_ENABLE_ECCf 21838
#define UFLOW_B_0_FORCE_UNCORRECTABLE_ERRORf 21839
#define UFLOW_B_0_INITf 21840
#define UFLOW_B_0_INIT_DONEf 21841
#define UFLOW_B_0_UNCORRECTED_ERRORf 21842
#define UFLOW_B_0_UNCORRECTED_ERROR_DISINTf 21843
#define UFLOW_B_1_CORRECTED_ERRORf 21844
#define UFLOW_B_1_CORRECTED_ERROR_DISINTf 21845
#define UFLOW_B_1_ENABLE_ECCf 21846
#define UFLOW_B_1_FORCE_UNCORRECTABLE_ERRORf 21847
#define UFLOW_B_1_INITf 21848
#define UFLOW_B_1_INIT_DONEf 21849
#define UFLOW_B_1_UNCORRECTED_ERRORf 21850
#define UFLOW_B_1_UNCORRECTED_ERROR_DISINTf 21851
#define UFLOW_B_AGING_ERRORf 21852
#define UFLOW_B_AGING_ERROR_DISINTf 21853
#define UFLOW_DCMf 21854
#define UFLOW_INVALID_DROPf 21855
#define UFLOW_INVALID_DROP_DISINTf 21856
#define UFLOW_INVALID_DROP_SELf 21857
#define UFLOW_PMf 21858
#define UFLOW_TMf 21859
#define UGf 21860
#define UHSM_CFGf 21861
#define UIPMC_TOCPUf 21862
#define UMAC0_RESETf 21863
#define UMAC1_RESETf 21864
#define UMAC2_RESETf 21865
#define UMAC3_RESETf 21866
#define UMAC4_RESETf 21867
#define UMAC5_RESETf 21868
#define UMAC6_RESETf 21869
#define UMAC7_RESETf 21870
#define UMAN_EP_FLSH_WAIT_CNTRf 21871
#define UMAN_IP_FLSH_WAIT_CNTRf 21872
#define UMAN_LINKUP_DLY_CNTRf 21873
#define UMC_IDXf 21874
#define UMC_INDEXf 21875
#define UMC_TOCPUf 21876
#define UMC_TRILL_NETWORK_RECEIVERS_PRESENTf 21877
#define UNCONTROLLEDf 21878
#define UNCORRECTED0f 21879
#define UNCORRECTED1f 21880
#define UNCORRECTED10f 21881
#define UNCORRECTED11f 21882
#define UNCORRECTED12f 21883
#define UNCORRECTED13f 21884
#define UNCORRECTED14f 21885
#define UNCORRECTED15f 21886
#define UNCORRECTED16f 21887
#define UNCORRECTED17f 21888
#define UNCORRECTED18f 21889
#define UNCORRECTED19f 21890
#define UNCORRECTED2f 21891
#define UNCORRECTED20f 21892
#define UNCORRECTED21f 21893
#define UNCORRECTED22f 21894
#define UNCORRECTED23f 21895
#define UNCORRECTED24f 21896
#define UNCORRECTED25f 21897
#define UNCORRECTED26f 21898
#define UNCORRECTED27f 21899
#define UNCORRECTED28f 21900
#define UNCORRECTED29f 21901
#define UNCORRECTED3f 21902
#define UNCORRECTED30f 21903
#define UNCORRECTED31f 21904
#define UNCORRECTED32f 21905
#define UNCORRECTED33f 21906
#define UNCORRECTED34f 21907
#define UNCORRECTED35f 21908
#define UNCORRECTED36f 21909
#define UNCORRECTED4f 21910
#define UNCORRECTED5f 21911
#define UNCORRECTED6f 21912
#define UNCORRECTED7f 21913
#define UNCORRECTED8f 21914
#define UNCORRECTED9f 21915
#define UNCORRECTED_BITMAP_ERROR_0f 21916
#define UNCORRECTED_BITMAP_ERROR_0_DISINTf 21917
#define UNCORRECTED_BITMAP_ERROR_1f 21918
#define UNCORRECTED_BITMAP_ERROR_1_DISINTf 21919
#define UNCORRECTED_BITMAP_ERROR_2f 21920
#define UNCORRECTED_BITMAP_ERROR_2_DISINTf 21921
#define UNCORRECTED_BITMAP_ERROR_3f 21922
#define UNCORRECTED_BITMAP_ERROR_3_DISINTf 21923
#define UNCORRECTED_ERROR_0f 21924
#define UNCORRECTED_ERROR_0_DISINTf 21925
#define UNCORRECTED_ERROR_1f 21926
#define UNCORRECTED_ERROR_1_DISINTf 21927
#define UNCORRECTED_ERROR_2f 21928
#define UNCORRECTED_ERROR_2_DISINTf 21929
#define UNCORRECTED_ERROR_3f 21930
#define UNCORRECTED_ERROR_3_DISINTf 21931
#define UNCORRECTED_ERROR_4f 21932
#define UNCORRECTED_ERROR_4_DISINTf 21933
#define UNCORRECTED_ERROR_5f 21934
#define UNCORRECTED_ERROR_5_DISINTf 21935
#define UNCORRECTED_ERROR_6f 21936
#define UNCORRECTED_ERROR_6_DISINTf 21937
#define UNCORRECTED_ERROR_7f 21938
#define UNCORRECTED_ERROR_7_DISINTf 21939
#define UNCORRECTED_STACK_ERROR_0f 21940
#define UNCORRECTED_STACK_ERROR_0_DISINTf 21941
#define UNCORRECTED_STACK_ERROR_1f 21942
#define UNCORRECTED_STACK_ERROR_1_DISINTf 21943
#define UNCORRECTED_STACK_ERROR_2f 21944
#define UNCORRECTED_STACK_ERROR_2_DISINTf 21945
#define UNCORRECTED_STACK_ERROR_3f 21946
#define UNCORRECTED_STACK_ERROR_3_DISINTf 21947
#define UNDERFLOW_FIFO_NUMf 21948
#define UNDERFLOW_HAPPENEDf 21949
#define UNICAST_CAPTf 21950
#define UNICAST_MASKf 21951
#define UNICAST_VALUEf 21952
#define UNICORE0_PORT_25_LINK_STATf 21953
#define UNICORE1_PORT_26_LINK_STATf 21954
#define UNICORE2_PORT_27_LINK_STATf 21955
#define UNICORE2_PORT_32_TO_34_LINK_STATf 21956
#define UNICORE3_PORT_28_TO_31_LINK_STATf 21957
#define UNIFORM_HG_TRUNK_DIST_ENABLEf 21958
#define UNIFORM_TRUNK_DIST_ENABLEf 21959
#define UNIMAC_HD_ECO_ENABLEf 21960
#define UNKNOWN_HGI_BITMAP_PAR_ERRf 21961
#define UNKNOWN_HGI_BITMAP_TMf 21962
#define UNKNOWN_HGI_BMAPf 21963
#define UNKNOWN_INGRESS_RBRIDGE_DROPf 21964
#define UNKNOWN_IPMC_ENABLEf 21965
#define UNKNOWN_IPMC_METER_INDEXf 21966
#define UNKNOWN_IPV4_MC_TOCPUf 21967
#define UNKNOWN_IPV6_MC_TOCPUf 21968
#define UNKNOWN_L2MC_ENABLEf 21969
#define UNKNOWN_L2MC_METER_INDEXf 21970
#define UNKNOWN_MCAST_BLOCK_MASK_PAR_ERRf 21971
#define UNKNOWN_MCAST_BLOCK_MASK_TMf 21972
#define UNKNOWN_MCAST_MASK_SELf 21973
#define UNKNOWN_OPCODE_BITMAPf 21974
#define UNKNOWN_OPCODE_ENABLEf 21975
#define UNKNOWN_PPD_FIELD_BITMAP_Af 21976
#define UNKNOWN_PPD_FIELD_BITMAP_Bf 21977
#define UNKNOWN_TUNNEL_IPMC_DROPf 21978
#define UNKNOWN_UCAST_BLOCK_MASK_PAR_ERRf 21979
#define UNKNOWN_UCAST_BLOCK_MASK_TMf 21980
#define UNKNOWN_UCAST_MASK_SELf 21981
#define UNMANAGED_MODEf 21982
#define UNMAPPED_ERRORf 21983
#define UNMAPPED_ERROR_DISINTf 21984
#define UNMOD_PKT_VALIDf 21985
#define UNRESOLVEDL3SRC_TOCPUf 21986
#define UNTAGf 21987
#define UNTAG_ALL_RCV_ENf 21988
#define UNTAG_ENf 21989
#define UNTAG_PAYLOADf 21990
#define UNTAG_PKTf 21991
#define UNTAG_VLANf 21992
#define UNUSEDf 21993
#define UNUSED1f 21994
#define UNUSED2f 21995
#define UNUSED_0f 21996
#define UNUSED_16f 21997
#define UNUSED_18f 21998
#define UNUSED_20f 21999
#define UNUSED_22f 22000
#define UNUSED_23f 22001
#define UNUSED_31_28f 22002
#define UNUSED_47_17f 22003
#define UNUSED_IVIDf 22004
#define UNUSED_MODEf 22005
#define UNUSED_NEXT_HOP_INDEXf 22006
#define UNUSED_SOURCE_VPf 22007
#define UPD2_L0_ERROR_OVERFLOW_INTERRUPTf 22008
#define UPD2_L0_ERROR_OVERFLOW_INTERRUPT_DISINTf 22009
#define UPD2_L0_ERROR_UNDERRUN_INTERRUPTf 22010
#define UPD2_L0_ERROR_UNDERRUN_INTERRUPT_DISINTf 22011
#define UPD2_L1_ERROR_OVERFLOW_INTERRUPTf 22012
#define UPD2_L1_ERROR_OVERFLOW_INTERRUPT_DISINTf 22013
#define UPD2_L1_ERROR_UNDERRUN_INTERRUPTf 22014
#define UPD2_L1_ERROR_UNDERRUN_INTERRUPT_DISINTf 22015
#define UPD2_L2_ERROR_OVERFLOW_INTERRUPTf 22016
#define UPD2_L2_ERROR_OVERFLOW_INTERRUPT_DISINTf 22017
#define UPD2_L2_ERROR_UNDERRUN_INTERRUPTf 22018
#define UPD2_L2_ERROR_UNDERRUN_INTERRUPT_DISINTf 22019
#define UPD2_PORT_1_IN_4_VIOLATED_INTERRUPTf 22020
#define UPD2_PORT_1_IN_4_VIOLATED_INTERRUPT_DISINTf 22021
#define UPD2_PORT_ERROR_OVERFLOW_INTERRUPTf 22022
#define UPD2_PORT_ERROR_OVERFLOW_INTERRUPT_DISINTf 22023
#define UPD2_PORT_ERROR_UNDERRUN_INTERRUPTf 22024
#define UPD2_PORT_ERROR_UNDERRUN_INTERRUPT_DISINTf 22025
#define UPDATEf 22026
#define UPDATE_DSCPf 22027
#define UPDATE_HG_FABRIC_SRC_FOR_L2f 22028
#define UPDATE_HG_FABRIC_SRC_FOR_L3f 22029
#define UPDATE_INTRPT_MASKf 22030
#define UPDATE_INTRPT_STATUSf 22031
#define UPDATE_IPf 22032
#define UPDATE_PW_INIT_COUNTERSf 22033
#define UPDATE_SECTAG_TCIf 22034
#define UPDATE_VLAN_PRI_CFIf 22035
#define UPD_TSf 22036
#define UPK_PEf 22037
#define UPK_PE_CLRf 22038
#define UPK_PE_ENf 22039
#define UPLINKf 22040
#define UPLINK_PORT_BLOCK_MASKf 22041
#define UPLINK_SELECTf 22042
#define UPPER_BOUNDSf 22043
#define UPPER_LIMITf 22044
#define UPPER_NEXT_HOP_INDEX0f 22045
#define UPPER_NEXT_HOP_INDEX1f 22046
#define UPR_S_RF_BITSf 22047
#define UP_DURATIONf 22048
#define URPFf 22049
#define URPF_COUNTf 22050
#define URPF_DEFAULTROUTECHECKf 22051
#define URPF_LOOKUP_CAM0f 22052
#define URPF_LOOKUP_CAM1f 22053
#define URPF_LOOKUP_CAM2f 22054
#define URPF_LOOKUP_CAM3f 22055
#define URPF_LOOKUP_CAM4f 22056
#define URPF_LOOKUP_CAM5f 22057
#define URPF_MISS_TOCPUf 22058
#define URPF_MODEf 22059
#define USEf 22060
#define USED_GLOBAL_SHAREDf 22061
#define USED_PORT_SHAREDf 22062
#define USER_LENGTHf 22063
#define USER_SPECIFIED_UDF_VALIDf 22064
#define USE_468_FROM_PLL468f 22065
#define USE_COMPRESSED_PKT_KEYf 22066
#define USE_CRCf 22067
#define USE_DEFAULT_DPf 22068
#define USE_DEFAULT_ECNf 22069
#define USE_DEFAULT_INDEXf 22070
#define USE_DEST_PORTf 22071
#define USE_EPC_LINK_BMPf 22072
#define USE_EXPf 22073
#define USE_EXTERNAL_FAULTS_FOR_TXf 22074
#define USE_FLOW_HASHf 22075
#define USE_FLOW_METER_IDXf 22076
#define USE_GRANT_SCENARIO_FOR_BOUNDARYf 22077
#define USE_IGR_PAUSE_FRAME_DETf 22078
#define USE_INCOMING_DOT1Pf 22079
#define USE_INNER_PRIf 22080
#define USE_INPUT_PRIORIYf 22081
#define USE_IP_LENGTHf 22082
#define USE_IVID_AS_OVIDf 22083
#define USE_LEARN_VIDf 22084
#define USE_LEN_ADJ_IDXf 22085
#define USE_MC_GROUPf 22086
#define USE_MH_INTERNAL_PRIf 22087
#define USE_MH_PKT_PRIf 22088
#define USE_MH_PRIORITYf 22089
#define USE_MH_VIDf 22090
#define USE_MPLS_STACK_FOR_HASHINGf 22091
#define USE_OLD_LIMIT_COUNTEDf 22092
#define USE_OLD_REMOTEf 22093
#define USE_OUTER_HDR_DSCPf 22094
#define USE_OUTER_HDR_TTLf 22095
#define USE_PORT_TABLE_GROUP_IDf 22096
#define USE_PPD3_DROP_ENABLEf 22097
#define USE_PPD3_DSCP_ENABLEf 22098
#define USE_PPD3_PKT_PRI_ENABLEf 22099
#define USE_PPD_SOURCEf 22100
#define USE_QM_FOR_COS_SELf 22101
#define USE_QM_FOR_MH_PRIf 22102
#define USE_RBRIDGES_NICKNAMES_TABLEf 22103
#define USE_SA_TABLE_FOR_SBUS_MEMRDf 22104
#define USE_SC_FOR_COS_SELf 22105
#define USE_SC_FOR_MH_PRIf 22106
#define USE_SERVICE_CTR_IDXf 22107
#define USE_SVC_METER_COLORf 22108
#define USE_SVPf 22109
#define USE_TAGGED_HEADERf 22110
#define USE_TCP_UDP_PORTSf 22111
#define USE_TUNNEL_DSCPf 22112
#define USE_TUNNEL_PHBf 22113
#define USE_UDF_KEYf 22114
#define USE_UPPERf 22115
#define USE_VFP_CLASS_IDf 22116
#define USE_VFP_CLASS_ID_Hf 22117
#define USE_VFP_CLASS_ID_Lf 22118
#define USE_VFP_VRF_IDf 22119
#define USE_VINTF_CTR_IDXf 22120
#define USE_VLANf 22121
#define USE_VLAN_ING_PORT_BITMAPf 22122
#define USRf 22123
#define UT_BITMAPf 22124
#define UT_BITMAP_HIf 22125
#define UT_BITMAP_LOf 22126
#define UT_BITMAP_M0f 22127
#define UT_BITMAP_M1f 22128
#define UT_BITMAP_W0f 22129
#define UT_BITMAP_W1f 22130
#define UT_BITMAP_W2f 22131
#define UT_ICFI_ACTIONf 22132
#define UT_IPRI_ACTIONf 22133
#define UT_ITAG_ACTIONf 22134
#define UT_OCFI_ACTIONf 22135
#define UT_OPRI_ACTIONf 22136
#define UT_OTAG_ACTIONf 22137
#define UT_PORT_BITMAPf 22138
#define UT_PORT_BITMAP_HIf 22139
#define UT_PORT_BITMAP_LOf 22140
#define UT_PORT_BITMAP_W0f 22141
#define UT_PORT_BITMAP_W1f 22142
#define UT_PORT_BITMAP_W2f 22143
#define UUCAST_TOCPUf 22144
#define UUC_IDXf 22145
#define UUC_INDEXf 22146
#define UUC_TRILL_NETWORK_RECEIVERS_PRESENTf 22147
#define UVLAN_TOCPUf 22148
#define Vf 22149
#define V0f 22150
#define V1f 22151
#define V2f 22152
#define V3f 22153
#define V4DSTMISS_TOCPUf 22154
#define V4IPMC_ENABLEf 22155
#define V4IPMC_L2_ENABLEf 22156
#define V4L3DSTMISS_TOCPUf 22157
#define V4L3ERR_TOCPUf 22158
#define V4L3_ENABLEf 22159
#define V4_BOUNDARYf 22160
#define V4_ENABLEf 22161
#define V6f 22162
#define V6DSTMISS_TOCPUf 22163
#define V6IPMC_ENABLEf 22164
#define V6IPMC_L2_ENABLEf 22165
#define V6L3DSTMISS_TOCPUf 22166
#define V6L3ERR_TOCPUf 22167
#define V6L3_ENABLEf 22168
#define V6_0f 22169
#define V6_1f 22170
#define V6_2f 22171
#define V6_3f 22172
#define V6_BOUNDARYf 22173
#define V6_ENABLEf 22174
#define V6_EN_L2FWD_4NONROUTABLEf 22175
#define V6_KEY_SEL_CAM0_1f 22176
#define V6_KEY_SEL_CAM2_3f 22177
#define V6_KEY_SEL_CAM4_5f 22178
#define VALIDf 22179
#define VALID0f 22180
#define VALID0_LWRf 22181
#define VALID0_UPRf 22182
#define VALID1f 22183
#define VALID1_LWRf 22184
#define VALID1_UPRf 22185
#define VALIDATE_FRAMEf 22186
#define VALIDMASKf 22187
#define VALID_0f 22188
#define VALID_1f 22189
#define VALID_10f 22190
#define VALID_11f 22191
#define VALID_12f 22192
#define VALID_13f 22193
#define VALID_14f 22194
#define VALID_15f 22195
#define VALID_2f 22196
#define VALID_3f 22197
#define VALID_4f 22198
#define VALID_5f 22199
#define VALID_6f 22200
#define VALID_7f 22201
#define VALID_8f 22202
#define VALID_9f 22203
#define VALID_BITf 22204
#define VALID_DEQ_PLANE_A_CNTf 22205
#define VALID_DEQ_PLANE_B_CNTf 22206
#define VALID_ENTRIESf 22207
#define VALID_LOWERf 22208
#define VALID_RANGE_BITMAPf 22209
#define VALID_UPPERf 22210
#define VALUEf 22211
#define VALUE0f 22212
#define VALUE1f 22213
#define VALUE10f 22214
#define VALUE11f 22215
#define VALUE12f 22216
#define VALUE13f 22217
#define VALUE14f 22218
#define VALUE15f 22219
#define VALUE2f 22220
#define VALUE3f 22221
#define VALUE4f 22222
#define VALUE5f 22223
#define VALUE6f 22224
#define VALUE7f 22225
#define VALUE8f 22226
#define VALUE9f 22227
#define VBMf 22228
#define VCDL_RX_BYPASSf 22229
#define VCDL_RX_OFFSETf 22230
#define VCDL_TX_BYPASSf 22231
#define VCDL_TX_OFFSETf 22232
#define VCLABELf 22233
#define VCLABELMISS_TOCPUf 22234
#define VCODIV2f 22235
#define VCO_DIV2f 22236
#define VCO_DLYf 22237
#define VCO_RNGf 22238
#define VC_AND_SWAP_INDEXf 22239
#define VC_ENf 22240
#define VC_LABELf 22241
#define VC_LABEL_VALIDf 22242
#define VERf 22243
#define VERSIONf 22244
#define VERSION_CONTROLf 22245
#define VERSION_NUMf 22246
#define VERSION_NUM_CHECK_ENf 22247
#define VER_CHECK_CTRLf 22248
#define VFIf 22249
#define VFI_1_INTRf 22250
#define VFI_1_PAR_ERRf 22251
#define VFI_1_PAR_INTRf 22252
#define VFI_1_PMf 22253
#define VFI_1_TMf 22254
#define VFI_GROUPf 22255
#define VFI_IDf 22256
#define VFI_INTRf 22257
#define VFI_PAR_ERRf 22258
#define VFI_PMf 22259
#define VFI_SHADOWf 22260
#define VFI_TMf 22261
#define VFI_VALIDf 22262
#define VFPf 22263
#define VFPDRf 22264
#define VFP_CLASS_IDf 22265
#define VFP_CLASS_ID_Hf 22266
#define VFP_CLASS_ID_Lf 22267
#define VFP_ENABLEf 22268
#define VFP_MATCHED_RULEf 22269
#define VFP_POLICY_PAR_ERRf 22270
#define VFP_POLICY_TABLE_INTRf 22271
#define VFP_PORT_GROUP_IDf 22272
#define VFP_PRI_ACTION_FB2_MODEf 22273
#define VFP_VRF_IDf 22274
#define VFP_VRF_ID_UNSEDf 22275
#define VIDf 22276
#define VIDBITMAPf 22277
#define VID_OR_PORTf 22278
#define VIEW_DATA_CONTROL_1f 22279
#define VIEW_DATA_EVENTf 22280
#define VIF__ASSOCIATED_DATAf 22281
#define VIF__CLASS_IDf 22282
#define VIF__CPUf 22283
#define VIF__DATAf 22284
#define VIF__DESTINATIONf 22285
#define VIF__DEST_TYPEf 22286
#define VIF__DISABLE_VLAN_CHECKSf 22287
#define VIF__DST_DISCARDf 22288
#define VIF__DST_VIFf 22289
#define VIF__DUMMYf 22290
#define VIF__DUMMY_INDEXf 22291
#define VIF__GLPf 22292
#define VIF__KEYf 22293
#define VIF__L2MC_PTRf 22294
#define VIF__L3_IIFf 22295
#define VIF__MAC_BLOCK_INDEXf 22296
#define VIF__MODULE_IDf 22297
#define VIF__MPLS_ACTIONf 22298
#define VIF__NAMESPACEf 22299
#define VIF__NEW_ICFIf 22300
#define VIF__NEW_IPRIf 22301
#define VIF__NEW_IVIDf 22302
#define VIF__NEW_OCFIf 22303
#define VIF__NEW_OPRIf 22304
#define VIF__NEW_OVIDf 22305
#define VIF__NEW_VLAN_IDf 22306
#define VIF__OPRIf 22307
#define VIF__Pf 22308
#define VIF__PENDINGf 22309
#define VIF__PORT_NUMf 22310
#define VIF__PRIf 22311
#define VIF__REMOTE_TRUNKf 22312
#define VIF__RESERVED_0f 22313
#define VIF__RPEf 22314
#define VIF__SCPf 22315
#define VIF__SOURCE_VPf 22316
#define VIF__SRC_DISCARDf 22317
#define VIF__SRC_VIFf 22318
#define VIF__STATIC_BITf 22319
#define VIF__Tf 22320
#define VIF__TAG_ACTION_PROFILE_PTRf 22321
#define VIF__TGIDf 22322
#define VIF__USE_AS_DEFAULT_VLANf 22323
#define VIF__USE_VINTF_CTR_IDXf 22324
#define VIF__VINTF_CTR_IDXf 22325
#define VIF__VLANf 22326
#define VIF__VPGf 22327
#define VIF__VPG_TYPEf 22328
#define VINITHIf 22329
#define VINTFCTR_PAR_ENf 22330
#define VINTF_CTR_IDXf 22331
#define VINTF_CTR_TMf 22332
#define VIRTUAL_PORT_ENf 22333
#define VIRTUAL_PORT_LEARNING_CLASSf 22334
#define VIRTUAL_SLICE_0_PHYSICAL_SLICE_NUMBERf 22335
#define VIRTUAL_SLICE_0_PHYSICAL_SLICE_NUMBER_ENTRY_0f 22336
#define VIRTUAL_SLICE_0_PHYSICAL_SLICE_NUMBER_ENTRY_1f 22337
#define VIRTUAL_SLICE_0_PHYSICAL_SLICE_NUMBER_ENTRY_2f 22338
#define VIRTUAL_SLICE_0_VIRTUAL_SLICE_GROUPf 22339
#define VIRTUAL_SLICE_0_VIRTUAL_SLICE_GROUP_ENTRY_0f 22340
#define VIRTUAL_SLICE_0_VIRTUAL_SLICE_GROUP_ENTRY_1f 22341
#define VIRTUAL_SLICE_0_VIRTUAL_SLICE_GROUP_ENTRY_2f 22342
#define VIRTUAL_SLICE_10_PHYSICAL_SLICE_NUMBERf 22343
#define VIRTUAL_SLICE_10_PHYSICAL_SLICE_NUMBER_ENTRY_0f 22344
#define VIRTUAL_SLICE_10_PHYSICAL_SLICE_NUMBER_ENTRY_1f 22345
#define VIRTUAL_SLICE_10_PHYSICAL_SLICE_NUMBER_ENTRY_2f 22346
#define VIRTUAL_SLICE_10_VIRTUAL_SLICE_GROUPf 22347
#define VIRTUAL_SLICE_10_VIRTUAL_SLICE_GROUP_ENTRY_0f 22348
#define VIRTUAL_SLICE_10_VIRTUAL_SLICE_GROUP_ENTRY_1f 22349
#define VIRTUAL_SLICE_10_VIRTUAL_SLICE_GROUP_ENTRY_2f 22350
#define VIRTUAL_SLICE_11_PHYSICAL_SLICE_NUMBERf 22351
#define VIRTUAL_SLICE_11_PHYSICAL_SLICE_NUMBER_ENTRY_0f 22352
#define VIRTUAL_SLICE_11_PHYSICAL_SLICE_NUMBER_ENTRY_1f 22353
#define VIRTUAL_SLICE_11_PHYSICAL_SLICE_NUMBER_ENTRY_2f 22354
#define VIRTUAL_SLICE_11_VIRTUAL_SLICE_GROUPf 22355
#define VIRTUAL_SLICE_11_VIRTUAL_SLICE_GROUP_ENTRY_0f 22356
#define VIRTUAL_SLICE_11_VIRTUAL_SLICE_GROUP_ENTRY_1f 22357
#define VIRTUAL_SLICE_11_VIRTUAL_SLICE_GROUP_ENTRY_2f 22358
#define VIRTUAL_SLICE_12_PHYSICAL_SLICE_NUMBERf 22359
#define VIRTUAL_SLICE_12_PHYSICAL_SLICE_NUMBER_ENTRY_0f 22360
#define VIRTUAL_SLICE_12_PHYSICAL_SLICE_NUMBER_ENTRY_1f 22361
#define VIRTUAL_SLICE_12_PHYSICAL_SLICE_NUMBER_ENTRY_2f 22362
#define VIRTUAL_SLICE_12_VIRTUAL_SLICE_GROUPf 22363
#define VIRTUAL_SLICE_12_VIRTUAL_SLICE_GROUP_ENTRY_0f 22364
#define VIRTUAL_SLICE_12_VIRTUAL_SLICE_GROUP_ENTRY_1f 22365
#define VIRTUAL_SLICE_12_VIRTUAL_SLICE_GROUP_ENTRY_2f 22366
#define VIRTUAL_SLICE_13_PHYSICAL_SLICE_NUMBERf 22367
#define VIRTUAL_SLICE_13_PHYSICAL_SLICE_NUMBER_ENTRY_0f 22368
#define VIRTUAL_SLICE_13_PHYSICAL_SLICE_NUMBER_ENTRY_1f 22369
#define VIRTUAL_SLICE_13_PHYSICAL_SLICE_NUMBER_ENTRY_2f 22370
#define VIRTUAL_SLICE_13_VIRTUAL_SLICE_GROUPf 22371
#define VIRTUAL_SLICE_13_VIRTUAL_SLICE_GROUP_ENTRY_0f 22372
#define VIRTUAL_SLICE_13_VIRTUAL_SLICE_GROUP_ENTRY_1f 22373
#define VIRTUAL_SLICE_13_VIRTUAL_SLICE_GROUP_ENTRY_2f 22374
#define VIRTUAL_SLICE_14_PHYSICAL_SLICE_NUMBERf 22375
#define VIRTUAL_SLICE_14_PHYSICAL_SLICE_NUMBER_ENTRY_0f 22376
#define VIRTUAL_SLICE_14_PHYSICAL_SLICE_NUMBER_ENTRY_1f 22377
#define VIRTUAL_SLICE_14_PHYSICAL_SLICE_NUMBER_ENTRY_2f 22378
#define VIRTUAL_SLICE_14_VIRTUAL_SLICE_GROUPf 22379
#define VIRTUAL_SLICE_14_VIRTUAL_SLICE_GROUP_ENTRY_0f 22380
#define VIRTUAL_SLICE_14_VIRTUAL_SLICE_GROUP_ENTRY_1f 22381
#define VIRTUAL_SLICE_14_VIRTUAL_SLICE_GROUP_ENTRY_2f 22382
#define VIRTUAL_SLICE_15_PHYSICAL_SLICE_NUMBERf 22383
#define VIRTUAL_SLICE_15_PHYSICAL_SLICE_NUMBER_ENTRY_0f 22384
#define VIRTUAL_SLICE_15_PHYSICAL_SLICE_NUMBER_ENTRY_1f 22385
#define VIRTUAL_SLICE_15_PHYSICAL_SLICE_NUMBER_ENTRY_2f 22386
#define VIRTUAL_SLICE_15_VIRTUAL_SLICE_GROUPf 22387
#define VIRTUAL_SLICE_15_VIRTUAL_SLICE_GROUP_ENTRY_0f 22388
#define VIRTUAL_SLICE_15_VIRTUAL_SLICE_GROUP_ENTRY_1f 22389
#define VIRTUAL_SLICE_15_VIRTUAL_SLICE_GROUP_ENTRY_2f 22390
#define VIRTUAL_SLICE_16_PHYSICAL_SLICE_NUMBER_ENTRY_0f 22391
#define VIRTUAL_SLICE_16_PHYSICAL_SLICE_NUMBER_ENTRY_1f 22392
#define VIRTUAL_SLICE_16_PHYSICAL_SLICE_NUMBER_ENTRY_2f 22393
#define VIRTUAL_SLICE_16_VIRTUAL_SLICE_GROUP_ENTRY_0f 22394
#define VIRTUAL_SLICE_16_VIRTUAL_SLICE_GROUP_ENTRY_1f 22395
#define VIRTUAL_SLICE_16_VIRTUAL_SLICE_GROUP_ENTRY_2f 22396
#define VIRTUAL_SLICE_1_PHYSICAL_SLICE_NUMBERf 22397
#define VIRTUAL_SLICE_1_PHYSICAL_SLICE_NUMBER_ENTRY_0f 22398
#define VIRTUAL_SLICE_1_PHYSICAL_SLICE_NUMBER_ENTRY_1f 22399
#define VIRTUAL_SLICE_1_PHYSICAL_SLICE_NUMBER_ENTRY_2f 22400
#define VIRTUAL_SLICE_1_VIRTUAL_SLICE_GROUPf 22401
#define VIRTUAL_SLICE_1_VIRTUAL_SLICE_GROUP_ENTRY_0f 22402
#define VIRTUAL_SLICE_1_VIRTUAL_SLICE_GROUP_ENTRY_1f 22403
#define VIRTUAL_SLICE_1_VIRTUAL_SLICE_GROUP_ENTRY_2f 22404
#define VIRTUAL_SLICE_2_PHYSICAL_SLICE_NUMBERf 22405
#define VIRTUAL_SLICE_2_PHYSICAL_SLICE_NUMBER_ENTRY_0f 22406
#define VIRTUAL_SLICE_2_PHYSICAL_SLICE_NUMBER_ENTRY_1f 22407
#define VIRTUAL_SLICE_2_PHYSICAL_SLICE_NUMBER_ENTRY_2f 22408
#define VIRTUAL_SLICE_2_VIRTUAL_SLICE_GROUPf 22409
#define VIRTUAL_SLICE_2_VIRTUAL_SLICE_GROUP_ENTRY_0f 22410
#define VIRTUAL_SLICE_2_VIRTUAL_SLICE_GROUP_ENTRY_1f 22411
#define VIRTUAL_SLICE_2_VIRTUAL_SLICE_GROUP_ENTRY_2f 22412
#define VIRTUAL_SLICE_3_PHYSICAL_SLICE_NUMBERf 22413
#define VIRTUAL_SLICE_3_PHYSICAL_SLICE_NUMBER_ENTRY_0f 22414
#define VIRTUAL_SLICE_3_PHYSICAL_SLICE_NUMBER_ENTRY_1f 22415
#define VIRTUAL_SLICE_3_PHYSICAL_SLICE_NUMBER_ENTRY_2f 22416
#define VIRTUAL_SLICE_3_VIRTUAL_SLICE_GROUPf 22417
#define VIRTUAL_SLICE_3_VIRTUAL_SLICE_GROUP_ENTRY_0f 22418
#define VIRTUAL_SLICE_3_VIRTUAL_SLICE_GROUP_ENTRY_1f 22419
#define VIRTUAL_SLICE_3_VIRTUAL_SLICE_GROUP_ENTRY_2f 22420
#define VIRTUAL_SLICE_4_PHYSICAL_SLICE_NUMBERf 22421
#define VIRTUAL_SLICE_4_PHYSICAL_SLICE_NUMBER_ENTRY_0f 22422
#define VIRTUAL_SLICE_4_PHYSICAL_SLICE_NUMBER_ENTRY_1f 22423
#define VIRTUAL_SLICE_4_PHYSICAL_SLICE_NUMBER_ENTRY_2f 22424
#define VIRTUAL_SLICE_4_VIRTUAL_SLICE_GROUPf 22425
#define VIRTUAL_SLICE_4_VIRTUAL_SLICE_GROUP_ENTRY_0f 22426
#define VIRTUAL_SLICE_4_VIRTUAL_SLICE_GROUP_ENTRY_1f 22427
#define VIRTUAL_SLICE_4_VIRTUAL_SLICE_GROUP_ENTRY_2f 22428
#define VIRTUAL_SLICE_5_PHYSICAL_SLICE_NUMBERf 22429
#define VIRTUAL_SLICE_5_PHYSICAL_SLICE_NUMBER_ENTRY_0f 22430
#define VIRTUAL_SLICE_5_PHYSICAL_SLICE_NUMBER_ENTRY_1f 22431
#define VIRTUAL_SLICE_5_PHYSICAL_SLICE_NUMBER_ENTRY_2f 22432
#define VIRTUAL_SLICE_5_VIRTUAL_SLICE_GROUPf 22433
#define VIRTUAL_SLICE_5_VIRTUAL_SLICE_GROUP_ENTRY_0f 22434
#define VIRTUAL_SLICE_5_VIRTUAL_SLICE_GROUP_ENTRY_1f 22435
#define VIRTUAL_SLICE_5_VIRTUAL_SLICE_GROUP_ENTRY_2f 22436
#define VIRTUAL_SLICE_6_PHYSICAL_SLICE_NUMBERf 22437
#define VIRTUAL_SLICE_6_PHYSICAL_SLICE_NUMBER_ENTRY_0f 22438
#define VIRTUAL_SLICE_6_PHYSICAL_SLICE_NUMBER_ENTRY_1f 22439
#define VIRTUAL_SLICE_6_PHYSICAL_SLICE_NUMBER_ENTRY_2f 22440
#define VIRTUAL_SLICE_6_VIRTUAL_SLICE_GROUPf 22441
#define VIRTUAL_SLICE_6_VIRTUAL_SLICE_GROUP_ENTRY_0f 22442
#define VIRTUAL_SLICE_6_VIRTUAL_SLICE_GROUP_ENTRY_1f 22443
#define VIRTUAL_SLICE_6_VIRTUAL_SLICE_GROUP_ENTRY_2f 22444
#define VIRTUAL_SLICE_7_PHYSICAL_SLICE_NUMBERf 22445
#define VIRTUAL_SLICE_7_PHYSICAL_SLICE_NUMBER_ENTRY_0f 22446
#define VIRTUAL_SLICE_7_PHYSICAL_SLICE_NUMBER_ENTRY_1f 22447
#define VIRTUAL_SLICE_7_PHYSICAL_SLICE_NUMBER_ENTRY_2f 22448
#define VIRTUAL_SLICE_7_VIRTUAL_SLICE_GROUPf 22449
#define VIRTUAL_SLICE_7_VIRTUAL_SLICE_GROUP_ENTRY_0f 22450
#define VIRTUAL_SLICE_7_VIRTUAL_SLICE_GROUP_ENTRY_1f 22451
#define VIRTUAL_SLICE_7_VIRTUAL_SLICE_GROUP_ENTRY_2f 22452
#define VIRTUAL_SLICE_8_PHYSICAL_SLICE_NUMBERf 22453
#define VIRTUAL_SLICE_8_PHYSICAL_SLICE_NUMBER_ENTRY_0f 22454
#define VIRTUAL_SLICE_8_PHYSICAL_SLICE_NUMBER_ENTRY_1f 22455
#define VIRTUAL_SLICE_8_PHYSICAL_SLICE_NUMBER_ENTRY_2f 22456
#define VIRTUAL_SLICE_8_VIRTUAL_SLICE_GROUPf 22457
#define VIRTUAL_SLICE_8_VIRTUAL_SLICE_GROUP_ENTRY_0f 22458
#define VIRTUAL_SLICE_8_VIRTUAL_SLICE_GROUP_ENTRY_1f 22459
#define VIRTUAL_SLICE_8_VIRTUAL_SLICE_GROUP_ENTRY_2f 22460
#define VIRTUAL_SLICE_9_PHYSICAL_SLICE_NUMBERf 22461
#define VIRTUAL_SLICE_9_PHYSICAL_SLICE_NUMBER_ENTRY_0f 22462
#define VIRTUAL_SLICE_9_PHYSICAL_SLICE_NUMBER_ENTRY_1f 22463
#define VIRTUAL_SLICE_9_PHYSICAL_SLICE_NUMBER_ENTRY_2f 22464
#define VIRTUAL_SLICE_9_VIRTUAL_SLICE_GROUPf 22465
#define VIRTUAL_SLICE_9_VIRTUAL_SLICE_GROUP_ENTRY_0f 22466
#define VIRTUAL_SLICE_9_VIRTUAL_SLICE_GROUP_ENTRY_1f 22467
#define VIRTUAL_SLICE_9_VIRTUAL_SLICE_GROUP_ENTRY_2f 22468
#define VLANf 22469
#define VLAN__ASSOCIATED_DATAf 22470
#define VLAN__CLASS_IDf 22471
#define VLAN__CPUf 22472
#define VLAN__DATAf 22473
#define VLAN__DESTINATIONf 22474
#define VLAN__DESTINATION_1f 22475
#define VLAN__DEST_TYPEf 22476
#define VLAN__DEST_TYPE_1f 22477
#define VLAN__DST_DISCARDf 22478
#define VLAN__DUMMY_INDEXf 22479
#define VLAN__EH_QUEUE_TAGf 22480
#define VLAN__EH_TAG_TYPEf 22481
#define VLAN__EH_TMf 22482
#define VLAN__IVIDf 22483
#define VLAN__KEYf 22484
#define VLAN__L3f 22485
#define VLAN__LIMIT_COUNTEDf 22486
#define VLAN__MAC_BLOCK_INDEXf 22487
#define VLAN__MIRRORf 22488
#define VLAN__MIRROR0f 22489
#define VLAN__MIRROR1f 22490
#define VLAN__MODULE_IDf 22491
#define VLAN__MODULE_ID_1f 22492
#define VLAN__OVIDf 22493
#define VLAN__PENDINGf 22494
#define VLAN__PORT_NUMf 22495
#define VLAN__PORT_NUM_1f 22496
#define VLAN__PRIf 22497
#define VLAN__REMOTEf 22498
#define VLAN__REMOTE_TRUNKf 22499
#define VLAN__REMOTE_TRUNK_1f 22500
#define VLAN__RESERVED_1f 22501
#define VLAN__RPEf 22502
#define VLAN__SCPf 22503
#define VLAN__SRC_DISCARDf 22504
#define VLAN__STATIC_BITf 22505
#define VLAN__Tf 22506
#define VLAN__TGIDf 22507
#define VLAN__TGID_1f 22508
#define VLAN__T_1f 22509
#define VLAN__VPGf 22510
#define VLAN__VPG_1f 22511
#define VLAN__VPG_TYPEf 22512
#define VLAN__VPG_TYPE_1f 22513
#define VLANDRf 22514
#define VLANDR_DISINTf 22515
#define VLANDR_SELf 22516
#define VLANERRf 22517
#define VLANIDf 22518
#define VLANTBLERRORINSTANCEf 22519
#define VLANTBLERRORPOINTERf 22520
#define VLAN_ASSIGN_POLICYf 22521
#define VLAN_BLOCK_ENf 22522
#define VLAN_CC_OR_PBTf 22523
#define VLAN_CFIf 22524
#define VLAN_CHECK_ENf 22525
#define VLAN_CLASS_IDf 22526
#define VLAN_CORRECTED_ERRORf 22527
#define VLAN_CORRECTED_ERROR_DISINTf 22528
#define VLAN_COSf 22529
#define VLAN_COS_CAPTf 22530
#define VLAN_COS_MAP_PAR_ERRf 22531
#define VLAN_COS_MAP_PMf 22532
#define VLAN_COS_MAP_TMf 22533
#define VLAN_COS_MAP_WWf 22534
#define VLAN_CPU_COSf 22535
#define VLAN_ENABLE_ECCf 22536
#define VLAN_FORCE_UNCORRECTABLE_ERRORf 22537
#define VLAN_FWD_STATEf 22538
#define VLAN_FWD_STATE0f 22539
#define VLAN_FWD_STATE1f 22540
#define VLAN_FWD_STATE2f 22541
#define VLAN_FWD_STATE3f 22542
#define VLAN_FWD_STATE4f 22543
#define VLAN_FWD_STATE5f 22544
#define VLAN_FWD_STATE6f 22545
#define VLAN_FWD_STATE7f 22546
#define VLAN_GROUP_BITMAPf 22547
#define VLAN_IDf 22548
#define VLAN_ID_0f 22549
#define VLAN_ID_1f 22550
#define VLAN_ID_2f 22551
#define VLAN_ID_3f 22552
#define VLAN_ID_BIT12f 22553
#define VLAN_ID_MASKf 22554
#define VLAN_ID_SHADOWf 22555
#define VLAN_ID_UNUSED_0f 22556
#define VLAN_ID_UNUSED_1f 22557
#define VLAN_INITf 22558
#define VLAN_INIT_DATA31_0f 22559
#define VLAN_INIT_DATA63_32f 22560
#define VLAN_INIT_DONEf 22561
#define VLAN_INTRf 22562
#define VLAN_MAC_OR_XLATE_INTRf 22563
#define VLAN_MATCHf 22564
#define VLAN_MAX0f 22565
#define VLAN_MAX1f 22566
#define VLAN_MAX2f 22567
#define VLAN_MAX3f 22568
#define VLAN_MAX4f 22569
#define VLAN_MAX5f 22570
#define VLAN_MAX_0f 22571
#define VLAN_MAX_1f 22572
#define VLAN_MAX_2f 22573
#define VLAN_MAX_3f 22574
#define VLAN_MAX_4f 22575
#define VLAN_MAX_5f 22576
#define VLAN_MAX_6f 22577
#define VLAN_MAX_7f 22578
#define VLAN_MEMBERSHIP_PROFILEf 22579
#define VLAN_MEMBER_PMf 22580
#define VLAN_MEMBER_TMf 22581
#define VLAN_MEMBER_WWf 22582
#define VLAN_MIN0f 22583
#define VLAN_MIN1f 22584
#define VLAN_MIN2f 22585
#define VLAN_MIN3f 22586
#define VLAN_MIN4f 22587
#define VLAN_MIN5f 22588
#define VLAN_MIN_0f 22589
#define VLAN_MIN_1f 22590
#define VLAN_MIN_2f 22591
#define VLAN_MIN_3f 22592
#define VLAN_MIN_4f 22593
#define VLAN_MIN_5f 22594
#define VLAN_MIN_6f 22595
#define VLAN_MIN_7f 22596
#define VLAN_MPLS_INTRf 22597
#define VLAN_MPLS_PAR_ERRf 22598
#define VLAN_MPLS_PMf 22599
#define VLAN_MPLS_TMf 22600
#define VLAN_OR_VFI_MAC_COUNT_INTRf 22601
#define VLAN_OR_VFI_MAC_COUNT_PAR_ERRf 22602
#define VLAN_OR_VFI_MAC_COUNT_TMf 22603
#define VLAN_OR_VFI_MAC_LIMIT_INTRf 22604
#define VLAN_OR_VFI_MAC_LIMIT_PAR_ERRf 22605
#define VLAN_OR_VFI_MAC_LIMIT_TMf 22606
#define VLAN_OVERLAY_ENABLEf 22607
#define VLAN_PADf 22608
#define VLAN_PARITY_ERRf 22609
#define VLAN_PAR_ERRf 22610
#define VLAN_PMf 22611
#define VLAN_PRECEDENCEf 22612
#define VLAN_PRIf 22613
#define VLAN_PROFILE_2_CORRECTED_ERRORf 22614
#define VLAN_PROFILE_2_CORRECTED_ERROR_DISINTf 22615
#define VLAN_PROFILE_2_ENABLE_ECCf 22616
#define VLAN_PROFILE_2_FORCE_UNCORRECTABLE_ERRORf 22617
#define VLAN_PROFILE_2_INITf 22618
#define VLAN_PROFILE_2_INIT_DONEf 22619
#define VLAN_PROFILE_2_PAR_ERRf 22620
#define VLAN_PROFILE_2_PMf 22621
#define VLAN_PROFILE_2_TMf 22622
#define VLAN_PROFILE_2_UNCORRECTED_ERRORf 22623
#define VLAN_PROFILE_2_UNCORRECTED_ERROR_DISINTf 22624
#define VLAN_PROFILE_PMf 22625
#define VLAN_PROFILE_PTRf 22626
#define VLAN_PROFILE_TMf 22627
#define VLAN_PROTOCOL_CORRECTED_ERRORf 22628
#define VLAN_PROTOCOL_CORRECTED_ERROR_DISINTf 22629
#define VLAN_PROTOCOL_DATA_INDEXf 22630
#define VLAN_PROTOCOL_DATA_PARITY_ERRf 22631
#define VLAN_PROTOCOL_ENABLE_ECCf 22632
#define VLAN_PROTOCOL_ERROR_ADDRf 22633
#define VLAN_PROTOCOL_FORCE_UNCORRECTABLE_ERRORf 22634
#define VLAN_PROTOCOL_INITf 22635
#define VLAN_PROTOCOL_INIT_DONEf 22636
#define VLAN_PROTOCOL_INIT_DONE_DISINTf 22637
#define VLAN_PROTOCOL_TMf 22638
#define VLAN_PROTOCOL_UNCORRECTED_ERRORf 22639
#define VLAN_PROTOCOL_UNCORRECTED_ERROR_DISINTf 22640
#define VLAN_PROT_PAR_ERRf 22641
#define VLAN_RANGE_DCMf 22642
#define VLAN_RANGE_IDXf 22643
#define VLAN_RANGE_INDEXf 22644
#define VLAN_RANGE_PAR_ERRf 22645
#define VLAN_RANGE_PMf 22646
#define VLAN_RANGE_TMf 22647
#define VLAN_STG_CORRECTED_ERRORf 22648
#define VLAN_STG_CORRECTED_ERROR_DISINTf 22649
#define VLAN_STG_ENABLE_ECCf 22650
#define VLAN_STG_FORCE_UNCORRECTABLE_ERRORf 22651
#define VLAN_STG_INITf 22652
#define VLAN_STG_INIT_DONEf 22653
#define VLAN_STG_INTRf 22654
#define VLAN_STG_PARITY_ERRf 22655
#define VLAN_STG_PAR_ERRf 22656
#define VLAN_STG_PMf 22657
#define VLAN_STG_TMf 22658
#define VLAN_STG_UNCORRECTED_ERRORf 22659
#define VLAN_STG_UNCORRECTED_ERROR_DISINTf 22660
#define VLAN_STG_WWf 22661
#define VLAN_SUBNET_CORRECTED_ERRORf 22662
#define VLAN_SUBNET_CORRECTED_ERROR_DISINTf 22663
#define VLAN_SUBNET_DATA_CORRECTED_ERRORf 22664
#define VLAN_SUBNET_DATA_CORRECTED_ERROR_DISINTf 22665
#define VLAN_SUBNET_DATA_ENABLE_ECCf 22666
#define VLAN_SUBNET_DATA_ERROR_ADDRf 22667
#define VLAN_SUBNET_DATA_FORCE_UNCORRECTABLE_ERRORf 22668
#define VLAN_SUBNET_DATA_INITf 22669
#define VLAN_SUBNET_DATA_INIT_DONEf 22670
#define VLAN_SUBNET_DATA_INIT_DONE_DISINTf 22671
#define VLAN_SUBNET_DATA_PARITY_ERRf 22672
#define VLAN_SUBNET_DATA_TMf 22673
#define VLAN_SUBNET_DATA_UNCORRECTED_ERRORf 22674
#define VLAN_SUBNET_DATA_UNCORRECTED_ERROR_DISINTf 22675
#define VLAN_SUBNET_ECC_RAM_INITf 22676
#define VLAN_SUBNET_ECC_RAM_INIT_DONEf 22677
#define VLAN_SUBNET_ECC_RAM_INIT_DONE_DISINTf 22678
#define VLAN_SUBNET_ECC_RAM_TMf 22679
#define VLAN_SUBNET_ENABLE_ECCf 22680
#define VLAN_SUBNET_ENCODER_DISABLEf 22681
#define VLAN_SUBNET_ERROR_ADDRf 22682
#define VLAN_SUBNET_ERROR_INJECT_DBEf 22683
#define VLAN_SUBNET_ERROR_INJECT_SBEf 22684
#define VLAN_SUBNET_PAR_ERRf 22685
#define VLAN_SUBNET_RAM0_TMf 22686
#define VLAN_SUBNET_RAM1_TMf 22687
#define VLAN_SUBNET_SCAN_DEC_INVALIDf 22688
#define VLAN_SUBNET_SCAN_SEC_CORRECTf 22689
#define VLAN_SUBNET_SCAN_SEC_INVALIDf 22690
#define VLAN_SUBNET_SCAN_WINDOWf 22691
#define VLAN_SUBNET_UNCORRECTED_ERRORf 22692
#define VLAN_SUBNET_UNCORRECTED_ERROR_DISINTf 22693
#define VLAN_TABLE_INTRf 22694
#define VLAN_TAG_CONTROLf 22695
#define VLAN_TBL_TMf 22696
#define VLAN_TMf 22697
#define VLAN_TOCPUf 22698
#define VLAN_UNCORRECTED_ERRORf 22699
#define VLAN_UNCORRECTED_ERROR_DISINTf 22700
#define VLAN_VALIDATION_PTRf 22701
#define VLAN_XLATE_0_ERROR_ADDRf 22702
#define VLAN_XLATE_1_ERROR_ADDRf 22703
#define VLAN_XLATE_2_ERROR_ADDRf 22704
#define VLAN_XLATE_3_ERROR_ADDRf 22705
#define VLAN_XLATE_4_ERROR_ADDRf 22706
#define VLAN_XLATE_5_ERROR_ADDRf 22707
#define VLAN_XLATE_6_ERROR_ADDRf 22708
#define VLAN_XLATE_7_ERROR_ADDRf 22709
#define VLAN_XLATE_DCMf 22710
#define VLAN_XLATE_INITf 22711
#define VLAN_XLATE_INTRf 22712
#define VLAN_XLATE_MEM_0_ENABLE_ECCf 22713
#define VLAN_XLATE_MEM_0_FORCE_UNCORRECTABLE_ERRORf 22714
#define VLAN_XLATE_MEM_1_ENABLE_ECCf 22715
#define VLAN_XLATE_MEM_1_FORCE_UNCORRECTABLE_ERRORf 22716
#define VLAN_XLATE_MEM_2_ENABLE_ECCf 22717
#define VLAN_XLATE_MEM_2_FORCE_UNCORRECTABLE_ERRORf 22718
#define VLAN_XLATE_MEM_3_ENABLE_ECCf 22719
#define VLAN_XLATE_MEM_3_FORCE_UNCORRECTABLE_ERRORf 22720
#define VLAN_XLATE_MEM_4_ENABLE_ECCf 22721
#define VLAN_XLATE_MEM_4_FORCE_UNCORRECTABLE_ERRORf 22722
#define VLAN_XLATE_MEM_5_ENABLE_ECCf 22723
#define VLAN_XLATE_MEM_5_FORCE_UNCORRECTABLE_ERRORf 22724
#define VLAN_XLATE_MEM_6_ENABLE_ECCf 22725
#define VLAN_XLATE_MEM_6_FORCE_UNCORRECTABLE_ERRORf 22726
#define VLAN_XLATE_MEM_7_ENABLE_ECCf 22727
#define VLAN_XLATE_MEM_7_FORCE_UNCORRECTABLE_ERRORf 22728
#define VLAN_XLATE_MEM_A_0_CORRECTED_ERRORf 22729
#define VLAN_XLATE_MEM_A_0_CORRECTED_ERROR_DISINTf 22730
#define VLAN_XLATE_MEM_A_0_UNCORRECTED_ERRORf 22731
#define VLAN_XLATE_MEM_A_0_UNCORRECTED_ERROR_DISINTf 22732
#define VLAN_XLATE_MEM_A_1_CORRECTED_ERRORf 22733
#define VLAN_XLATE_MEM_A_1_CORRECTED_ERROR_DISINTf 22734
#define VLAN_XLATE_MEM_A_1_UNCORRECTED_ERRORf 22735
#define VLAN_XLATE_MEM_A_1_UNCORRECTED_ERROR_DISINTf 22736
#define VLAN_XLATE_MEM_A_2_CORRECTED_ERRORf 22737
#define VLAN_XLATE_MEM_A_2_CORRECTED_ERROR_DISINTf 22738
#define VLAN_XLATE_MEM_A_2_UNCORRECTED_ERRORf 22739
#define VLAN_XLATE_MEM_A_2_UNCORRECTED_ERROR_DISINTf 22740
#define VLAN_XLATE_MEM_A_3_CORRECTED_ERRORf 22741
#define VLAN_XLATE_MEM_A_3_CORRECTED_ERROR_DISINTf 22742
#define VLAN_XLATE_MEM_A_3_UNCORRECTED_ERRORf 22743
#define VLAN_XLATE_MEM_A_3_UNCORRECTED_ERROR_DISINTf 22744
#define VLAN_XLATE_MEM_A_4_CORRECTED_ERRORf 22745
#define VLAN_XLATE_MEM_A_4_CORRECTED_ERROR_DISINTf 22746
#define VLAN_XLATE_MEM_A_4_UNCORRECTED_ERRORf 22747
#define VLAN_XLATE_MEM_A_4_UNCORRECTED_ERROR_DISINTf 22748
#define VLAN_XLATE_MEM_A_5_CORRECTED_ERRORf 22749
#define VLAN_XLATE_MEM_A_5_CORRECTED_ERROR_DISINTf 22750
#define VLAN_XLATE_MEM_A_5_UNCORRECTED_ERRORf 22751
#define VLAN_XLATE_MEM_A_5_UNCORRECTED_ERROR_DISINTf 22752
#define VLAN_XLATE_MEM_A_6_CORRECTED_ERRORf 22753
#define VLAN_XLATE_MEM_A_6_CORRECTED_ERROR_DISINTf 22754
#define VLAN_XLATE_MEM_A_6_UNCORRECTED_ERRORf 22755
#define VLAN_XLATE_MEM_A_6_UNCORRECTED_ERROR_DISINTf 22756
#define VLAN_XLATE_MEM_A_7_CORRECTED_ERRORf 22757
#define VLAN_XLATE_MEM_A_7_CORRECTED_ERROR_DISINTf 22758
#define VLAN_XLATE_MEM_A_7_UNCORRECTED_ERRORf 22759
#define VLAN_XLATE_MEM_A_7_UNCORRECTED_ERROR_DISINTf 22760
#define VLAN_XLATE_MEM_B_0_CORRECTED_ERRORf 22761
#define VLAN_XLATE_MEM_B_0_CORRECTED_ERROR_DISINTf 22762
#define VLAN_XLATE_MEM_B_0_UNCORRECTED_ERRORf 22763
#define VLAN_XLATE_MEM_B_0_UNCORRECTED_ERROR_DISINTf 22764
#define VLAN_XLATE_MEM_B_1_CORRECTED_ERRORf 22765
#define VLAN_XLATE_MEM_B_1_CORRECTED_ERROR_DISINTf 22766
#define VLAN_XLATE_MEM_B_1_UNCORRECTED_ERRORf 22767
#define VLAN_XLATE_MEM_B_1_UNCORRECTED_ERROR_DISINTf 22768
#define VLAN_XLATE_MEM_B_2_CORRECTED_ERRORf 22769
#define VLAN_XLATE_MEM_B_2_CORRECTED_ERROR_DISINTf 22770
#define VLAN_XLATE_MEM_B_2_UNCORRECTED_ERRORf 22771
#define VLAN_XLATE_MEM_B_2_UNCORRECTED_ERROR_DISINTf 22772
#define VLAN_XLATE_MEM_B_3_CORRECTED_ERRORf 22773
#define VLAN_XLATE_MEM_B_3_CORRECTED_ERROR_DISINTf 22774
#define VLAN_XLATE_MEM_B_3_UNCORRECTED_ERRORf 22775
#define VLAN_XLATE_MEM_B_3_UNCORRECTED_ERROR_DISINTf 22776
#define VLAN_XLATE_MEM_B_4_CORRECTED_ERRORf 22777
#define VLAN_XLATE_MEM_B_4_CORRECTED_ERROR_DISINTf 22778
#define VLAN_XLATE_MEM_B_4_UNCORRECTED_ERRORf 22779
#define VLAN_XLATE_MEM_B_4_UNCORRECTED_ERROR_DISINTf 22780
#define VLAN_XLATE_MEM_B_5_CORRECTED_ERRORf 22781
#define VLAN_XLATE_MEM_B_5_CORRECTED_ERROR_DISINTf 22782
#define VLAN_XLATE_MEM_B_5_UNCORRECTED_ERRORf 22783
#define VLAN_XLATE_MEM_B_5_UNCORRECTED_ERROR_DISINTf 22784
#define VLAN_XLATE_MEM_B_6_CORRECTED_ERRORf 22785
#define VLAN_XLATE_MEM_B_6_CORRECTED_ERROR_DISINTf 22786
#define VLAN_XLATE_MEM_B_6_UNCORRECTED_ERRORf 22787
#define VLAN_XLATE_MEM_B_6_UNCORRECTED_ERROR_DISINTf 22788
#define VLAN_XLATE_MEM_B_7_CORRECTED_ERRORf 22789
#define VLAN_XLATE_MEM_B_7_CORRECTED_ERROR_DISINTf 22790
#define VLAN_XLATE_MEM_B_7_UNCORRECTED_ERRORf 22791
#define VLAN_XLATE_MEM_B_7_UNCORRECTED_ERROR_DISINTf 22792
#define VLAN_XLATE_MEM_INIT_DONEf 22793
#define VLAN_XLATE_MEM_INIT_DONE_DISINTf 22794
#define VLAN_XLATE_MISS_DROPf 22795
#define VLAN_XLATE_MISS_DROP_DISINTf 22796
#define VLAN_XLATE_MISS_DROP_SELf 22797
#define VLAN_XLATE_PMf 22798
#define VLAN_XLATE_TMf 22799
#define VLAN_XLATE_WWf 22800
#define VLDf 22801
#define VLIDf 22802
#define VLI_PARITY_DEBUG_CTRL_BITf 22803
#define VLI_PARITY_ENABLEf 22804
#define VLI_PARITY_INTRf 22805
#define VLI_PARITY_INTR_CLEARf 22806
#define VLI_PARITY_INTR_MASKf 22807
#define VLI_PARITY_POLARITY_CFGf 22808
#define VLPADf 22809
#define VLR0_CORRECTED_ERRORf 22810
#define VLR0_CORRECTED_ERROR_DISINTf 22811
#define VLR0_ECC_ERROR_ADDRESSf 22812
#define VLR0_ENABLE_ECCf 22813
#define VLR0_FORCE_UNCORRECTABLE_ERRORf 22814
#define VLR0_UNCORRECTED_ERRORf 22815
#define VLR0_UNCORRECTED_ERROR_DISINTf 22816
#define VLR1_CORRECTED_ERRORf 22817
#define VLR1_CORRECTED_ERROR_DISINTf 22818
#define VLR1_ECC_ERROR_ADDRESSf 22819
#define VLR1_ENABLE_ECCf 22820
#define VLR1_FORCE_UNCORRECTABLE_ERRORf 22821
#define VLR1_UNCORRECTED_ERRORf 22822
#define VLR1_UNCORRECTED_ERROR_DISINTf 22823
#define VLR_INITf 22824
#define VLR_INIT_DONEf 22825
#define VLR_TMf 22826
#define VNTAG_ACTIONf 22827
#define VNTAG_ACTIONS_IF_NOT_PRESENTf 22828
#define VNTAG_ACTIONS_IF_PRESENTf 22829
#define VNTAG_DST_VIFf 22830
#define VNTAG_FORMAT_DROP_TOCPUf 22831
#define VNTAG_HEADERf 22832
#define VNTAG_Lf 22833
#define VNTAG_Pf 22834
#define VNTAG_PRESENTf 22835
#define VNTAG_PRESENT_MASKf 22836
#define VNTAG_Rf 22837
#define VNTAG_Vf 22838
#define VNTAG_VERSIONf 22839
#define VOLTSf 22840
#define VOQARRIVALS_A_CORRECTED_ERRORf 22841
#define VOQARRIVALS_A_CORRECTED_ERROR_DISINTf 22842
#define VOQARRIVALS_A_UNCORRECTED_ERRORf 22843
#define VOQARRIVALS_A_UNCORRECTED_ERROR_DISINTf 22844
#define VOQARRIVALS_B_CORRECTED_ERRORf 22845
#define VOQARRIVALS_B_CORRECTED_ERROR_DISINTf 22846
#define VOQARRIVALS_B_UNCORRECTED_ERRORf 22847
#define VOQARRIVALS_B_UNCORRECTED_ERROR_DISINTf 22848
#define VOQARRIVALS_ENABLE_ECCf 22849
#define VOQARRIVALS_FORCE_UNCORRECTABLE_ERRORf 22850
#define VOQARRIVALS_MEM_TMf 22851
#define VOQCONFIG_CORRECTED_ERRORf 22852
#define VOQCONFIG_CORRECTED_ERROR_DISINTf 22853
#define VOQCONFIG_ENABLE_ECCf 22854
#define VOQCONFIG_FORCE_UNCORRECTABLE_ERRORf 22855
#define VOQCONFIG_MEM_TMf 22856
#define VOQCONFIG_UNCORRECTED_ERRORf 22857
#define VOQCONFIG_UNCORRECTED_ERROR_DISINTf 22858
#define VOQFC_ENABLEf 22859
#define VOQFC_TO_CPUf 22860
#define VOQ_ARRIVAL_SATURATIONf 22861
#define VOQ_ARRIVAL_SATURATION_DISINTf 22862
#define VOQ_COSf 22863
#define VOQ_COS_MAP_PAR_ERRf 22864
#define VOQ_COS_MAP_PMf 22865
#define VOQ_COS_MAP_TMf 22866
#define VOQ_COS_VALIDf 22867
#define VOQ_GRP_IDf 22868
#define VOQ_PDROPMAX0f 22869
#define VOQ_PDROPMAX1f 22870
#define VOQ_PDROPMAX2f 22871
#define VOQ_PDROPMAX3f 22872
#define VOQ_THRESHOLDf 22873
#define VPGf 22874
#define VPG_1f 22875
#define VPG_TYPEf 22876
#define VPG_TYPE_1f 22877
#define VPLSINDEXf 22878
#define VPLSINDEXTYPEf 22879
#define VPLS_BITMAP_M0f 22880
#define VPLS_BITMAP_M1f 22881
#define VPLS_TABLE_ERRf 22882
#define VPTAGf 22883
#define VP_0f 22884
#define VP_1f 22885
#define VP_GROUP_BITMAPf 22886
#define VP_TYPEf 22887
#define VRFf 22888
#define VRF_HIf 22889
#define VRF_IDf 22890
#define VRF_ID_0f 22891
#define VRF_ID_0_LWRf 22892
#define VRF_ID_0_UPRf 22893
#define VRF_ID_1f 22894
#define VRF_ID_1_LWRf 22895
#define VRF_ID_1_UPRf 22896
#define VRF_ID_2f 22897
#define VRF_ID_3f 22898
#define VRF_ID_MASKf 22899
#define VRF_ID_MASK0f 22900
#define VRF_ID_MASK0_LWRf 22901
#define VRF_ID_MASK0_UPRf 22902
#define VRF_ID_MASK1f 22903
#define VRF_ID_MASK1_LWRf 22904
#define VRF_ID_MASK1_UPRf 22905
#define VRF_INTRf 22906
#define VRF_LOf 22907
#define VRF_OVERLAY_MODEf 22908
#define VRF_PAR_ERRf 22909
#define VRF_PMf 22910
#define VRF_PORT_ENABLEf 22911
#define VRF_TMf 22912
#define VRF_VFIf 22913
#define VTH_CTRLf 22914
#define VTMON_7_OR_PVTMON_SELf 22915
#define VTMON_RSTBf 22916
#define VT_ENABLEf 22917
#define VT_KEY_TYPEf 22918
#define VT_KEY_TYPE_2f 22919
#define VT_KEY_TYPE_2_USE_GLPf 22920
#define VT_KEY_TYPE_USE_GLPf 22921
#define VT_MISS_DROPf 22922
#define VT_MISS_UNTAGf 22923
#define VT_MISS_UT_DROPf 22924
#define VT_PORT_GROUP_IDf 22925
#define VT_SYS_PORT_OVERRIDEf 22926
#define VXLT_CPU_COSf 22927
#define VXLT_MISSf 22928
#define VXLT_MISS_TOCPUf 22929
#define VXLT_PAR_ERRf 22930
#define VXLT_TOCPUf 22931
#define W1TC_WR_ENBf 22932
#define W2R_NOPSf 22933
#define WAf 22934
#define WAIT_FOR_5_EP_CELLSf 22935
#define WAMU_ERR_ENf 22936
#define WAMU_PAR_ERRf 22937
#define WAN_MODEf 22938
#define WARMSTARTf 22939
#define WATCHDOG_FREQ_DISf 22940
#define WATERMARKf 22941
#define WB_CONGEST_THRESHOLDf 22942
#define WB_FULL_THRESHOLDf 22943
#define WB_OVERFLOWf 22944
#define WB_OVERFLOW_DISINTf 22945
#define WCD_DA_MISSf 22946
#define WCD_SA_MISSf 22947
#define WC_CONFIG_BROADCAST_ENf 22948
#define WC_CONFIG_CAT4K_OOB_FCf 22949
#define WC_CONFIG_CAT4K_OOB_FC_LB_DEBUGf 22950
#define WC_CONFIG_CHANNEL_SELf 22951
#define WC_CONFIG_IL_ENf 22952
#define WC_CONFIG_IL_MODEf 22953
#define WD72_IPf 22954
#define WDAT36_RMWf 22955
#define WDMFf 22956
#define WDMRf 22957
#define WDOEBFf 22958
#define WDOEBRf 22959
#define WDOGCONTROLf 22960
#define WDOGINTCLRf 22961
#define WDOGLOADf 22962
#define WDOGLOCKf 22963
#define WDOGMISf 22964
#define WDOGPCELLID0f 22965
#define WDOGPCELLID1f 22966
#define WDOGPCELLID2f 22967
#define WDOGPCELLID3f 22968
#define WDOGPERIPHID0f 22969
#define WDOGPERIPHID1f 22970
#define WDOGPERIPHID2f 22971
#define WDOGPERIPHID3f 22972
#define WDOGRISf 22973
#define WDOGVALUEf 22974
#define WDRR_CREDITf 22975
#define WDRR_RESIDUEf 22976
#define WDRR_RESIDUE_SIGNf 22977
#define WDT_0_INTRf 22978
#define WDT_0_RST_OVERRIDEf 22979
#define WDT_1_INTRf 22980
#define WDT_1_RST_OVERRIDEf 22981
#define WEf 22982
#define WEAf 22983
#define WEBf 22984
#define WECf 22985
#define WEDf 22986
#define WEIGHTf 22987
#define WEIGHT_CELL_XMIT_BUS_ADDRESSf 22988
#define WEIGHT_CELL_XMIT_BUS_HITf 22989
#define WEIGHT_COUNTf 22990
#define WEIGHT_RECIPf 22991
#define WEIGHT_SHAPE_BUS_ADDRESSf 22992
#define WEIGHT_SHAPE_BUS_HITf 22993
#define WESP_DRAFT_11f 22994
#define WESP_PROTO_NUMBERf 22995
#define WESP_PROTO_NUMBER_ENABLEf 22996
#define WFIFO_ALMOST_FULL_THRESHOLDf 22997
#define WFIFO_CTL_CORRECTED_ERRORf 22998
#define WFIFO_CTL_CORRECTED_ERROR_DISINTf 22999
#define WFIFO_CTL_ECC_CORRUPTf 23000
#define WFIFO_CTL_ECC_ERROR_ADDRf 23001
#define WFIFO_CTL_ENABLE_ECCf 23002
#define WFIFO_CTL_ERROR_ADDRESSf 23003
#define WFIFO_CTL_FORCE_UNCORRECTABLE_ERRORf 23004
#define WFIFO_CTL_INIT_DONEf 23005
#define WFIFO_CTL_TMf 23006
#define WFIFO_CTL_UNCORRECTED_ERRORf 23007
#define WFIFO_CTL_UNCORRECTED_ERROR_DISINTf 23008
#define WFIFO_D0_INIT_DONEf 23009
#define WFIFO_D0_TMf 23010
#define WFIFO_D1_INIT_DONEf 23011
#define WFIFO_D1_TMf 23012
#define WFIFO_D2_INIT_DONEf 23013
#define WFIFO_D2_TMf 23014
#define WFIFO_D3_INIT_DONEf 23015
#define WFIFO_D3_TMf 23016
#define WFIFO_DATA0_LSB_TMf 23017
#define WFIFO_DATA0_MSB_TMf 23018
#define WFIFO_DATA1_LSB_TMf 23019
#define WFIFO_DATA1_MSB_TMf 23020
#define WFIFO_FILL_WATERMARKHf 23021
#define WFIFO_FILL_WATERMARKH_CLRf 23022
#define WFIFO_FULL_THRESHOLDf 23023
#define WFIFO_OVERFLOWf 23024
#define WFQ_PRIOS_MAX_BW_MASKf 23025
#define WFQ_PRIOS_MIN_BW_MASKf 23026
#define WFQ_SP_MASKf 23027
#define WGTf 23028
#define WIRE_DELAYf 23029
#define WLANf 23030
#define WLAN__CAPWAP_WLAN_MC_BITMAPf 23031
#define WLAN__DVPf 23032
#define WLAN__INTF_NUMf 23033
#define WLAN__MAC_ADDRESSf 23034
#define WLAN__RESERVEDf 23035
#define WLAN__VINTF_CTR_IDXf 23036
#define WLAN_DOT1X_DROPf 23037
#define WLAN_MAC__DOT1X_STATEf 23038
#define WLAN_MAC__MAC_ADDRf 23039
#define WLAN_MAC__RESERVED_0f 23040
#define WLAN_MAC__RICf 23041
#define WLAN_MAC__RIC_HA_VPf 23042
#define WLAN_MAC__RIC_WTP_VPf 23043
#define WLAN_MAC__ROCf 23044
#define WLAN_MOVE_CPU_COSf 23045
#define WLAN_MOVE_DROPf 23046
#define WLAN_MOVE_TOCPUf 23047
#define WLAN_ROAM_ERRORf 23048
#define WLAN_ROAM_ERROR_DROPf 23049
#define WLAN_SVP__BSSIDf 23050
#define WLAN_SVP__DATAf 23051
#define WLAN_SVP__EXP_TUNNEL_IDf 23052
#define WLAN_SVP__KEYf 23053
#define WLAN_SVP__RESERVEDf 23054
#define WLAN_SVP__RIDf 23055
#define WLAN_SVP__SVPf 23056
#define WLAN_SVP__TUNNEL_IDf 23057
#define WLAN_SVP_MISS_CPU_COSf 23058
#define WLAN_SVP_MISS_TOCPUf 23059
#define WLAN_SVP_PAR_ERRf 23060
#define WLAN_TMf 23061
#define WM72_IPf 23062
#define WORD0f 23063
#define WORD1f 23064
#define WORD2f 23065
#define WORD3f 23066
#define WORD_AVAILf 23067
#define WORK_Q_EMPTYf 23068
#define WORK_Q_FILL_LEVELf 23069
#define WPf 23070
#define WPTRf 23071
#define WQ_ERROR_POINTERf 23072
#define WQ_ERROR_TYPEf 23073
#define WRf 23074
#define WRAP_ENf 23075
#define WRDATAQ_EMPTYf 23076
#define WRDATAQ_FULLf 23077
#define WRDATAQ_POP_ERRORf 23078
#define WRDATAQ_POP_STATE_0f 23079
#define WRDATAQ_POP_STATE_1f 23080
#define WRDATAQ_POP_STATE_2f 23081
#define WRDATAQ_POP_STATE_3f 23082
#define WRDATAQ_PUSH_ERRORf 23083
#define WRDATAQ_READ_FLAGSf 23084
#define WRDATAQ_READ_PTRf 23085
#define WRDATAQ_WRITE_FLAGSf 23086
#define WRDATAQ_WRITE_PTRf 23087
#define WRDM72_INST_OPCf 23088
#define WREDAVGQSIZE_CELL_REGf 23089
#define WREDCONFIG_CELL_REGf 23090
#define WREDCONFIG_ECCP_REGf 23091
#define WREDCURVE_CORRECTED_ERRORf 23092
#define WREDCURVE_CORRECTED_ERROR_DISINTf 23093
#define WREDCURVE_ENABLE_ECCf 23094
#define WREDCURVE_FORCE_UNCORRECTABLE_ERRORf 23095
#define WREDCURVE_MEM_TMf 23096
#define WREDCURVE_UNCORRECTED_ERRORf 23097
#define WREDCURVE_UNCORRECTED_ERROR_DISINTf 23098
#define WREDPARAM_GREEN_END_CELL_REGf 23099
#define WREDPARAM_GREEN_START_CELL_REGf 23100
#define WREDPARAM_PRI0_END_CELL_REGf 23101
#define WREDPARAM_PRI0_START_CELL_REGf 23102
#define WREDPARAM_RED_END_CELL_REGf 23103
#define WREDPARAM_RED_START_CELL_REGf 23104
#define WREDPARAM_YELLOW_END_CELL_REGf 23105
#define WREDPARAM_YELLOW_START_CELL_REGf 23106
#define WREDSTATE_CORRECTED_ERRORf 23107
#define WREDSTATE_CORRECTED_ERROR_DISINTf 23108
#define WREDSTATE_ENABLE_ECCf 23109
#define WREDSTATE_FORCE_UNCORRECTABLE_ERRORf 23110
#define WREDSTATE_MEM_TM01f 23111
#define WREDSTATE_MEM_TM2f 23112
#define WREDSTATE_UNCORRECTED_ERRORf 23113
#define WREDSTATE_UNCORRECTED_ERROR_DISINTf 23114
#define WRED_AVG_QSIZEf 23115
#define WRED_CFG_CORRECTED_ERRORf 23116
#define WRED_CFG_CORRECTED_ERROR_DISINTf 23117
#define WRED_CFG_ENABLE_ECCf 23118
#define WRED_CFG_FORCE_UNCORRECTABLE_ERRORf 23119
#define WRED_CFG_UNCORRECTED_ERRORf 23120
#define WRED_CFG_UNCORRECTED_ERROR_DISINTf 23121
#define WRED_COLORf 23122
#define WRED_DROP_MASKf 23123
#define WRED_ENf 23124
#define WRED_ENABLEf 23125
#define WRED_INTRf 23126
#define WRED_INTR_DISINTf 23127
#define WRED_PARITY_CHK_ENf 23128
#define WRED_PAR_ERRf 23129
#define WRED_PAR_ERR_ENf 23130
#define WRED_PORT_CFG_CORRECTED_ERRORf 23131
#define WRED_PORT_CFG_CORRECTED_ERROR_DISINTf 23132
#define WRED_PORT_CFG_ENABLE_ECCf 23133
#define WRED_PORT_CFG_FORCE_UNCORRECTABLE_ERRORf 23134
#define WRED_PORT_CFG_UNCORRECTED_ERRORf 23135
#define WRED_PORT_CFG_UNCORRECTED_ERROR_DISINTf 23136
#define WRED_PORT_THD_0_CORRECTED_ERRORf 23137
#define WRED_PORT_THD_0_CORRECTED_ERROR_DISINTf 23138
#define WRED_PORT_THD_0_ENABLE_ECCf 23139
#define WRED_PORT_THD_0_FORCE_UNCORRECTABLE_ERRORf 23140
#define WRED_PORT_THD_0_UNCORRECTED_ERRORf 23141
#define WRED_PORT_THD_0_UNCORRECTED_ERROR_DISINTf 23142
#define WRED_PORT_THD_1_CORRECTED_ERRORf 23143
#define WRED_PORT_THD_1_CORRECTED_ERROR_DISINTf 23144
#define WRED_PORT_THD_1_ENABLE_ECCf 23145
#define WRED_PORT_THD_1_FORCE_UNCORRECTABLE_ERRORf 23146
#define WRED_PORT_THD_1_UNCORRECTED_ERRORf 23147
#define WRED_PORT_THD_1_UNCORRECTED_ERROR_DISINTf 23148
#define WRED_THD_0_CORRECTED_ERRORf 23149
#define WRED_THD_0_CORRECTED_ERROR_DISINTf 23150
#define WRED_THD_0_ECCP_REGf 23151
#define WRED_THD_0_ENABLE_ECCf 23152
#define WRED_THD_0_FORCE_UNCORRECTABLE_ERRORf 23153
#define WRED_THD_0_UNCORRECTED_ERRORf 23154
#define WRED_THD_0_UNCORRECTED_ERROR_DISINTf 23155
#define WRED_THD_1_CORRECTED_ERRORf 23156
#define WRED_THD_1_CORRECTED_ERROR_DISINTf 23157
#define WRED_THD_1_ECCP_REGf 23158
#define WRED_THD_1_ENABLE_ECCf 23159
#define WRED_THD_1_FORCE_UNCORRECTABLE_ERRORf 23160
#define WRED_THD_1_UNCORRECTED_ERRORf 23161
#define WRED_THD_1_UNCORRECTED_ERROR_DISINTf 23162
#define WRENf 23163
#define WRITE1CLR_DATAf 23164
#define WRITEREQ_PLD_SIZEf 23165
#define WRITE_DATAf 23166
#define WRITE_FIFO_EMPTYf 23167
#define WRITE_FIFO_FULLf 23168
#define WRITE_FIFO_POP_ERRORf 23169
#define WRITE_FIFO_PUSH_ERRORf 23170
#define WRITE_POINTERf 23171
#define WRITE_PTRSf 23172
#define WRITE_TO_READ_DELAYf 23173
#define WRPTRf 23174
#define WRPTRWRAPf 23175
#define WRP_BUSYf 23176
#define WRP_CONTINUE_TO_FAILf 23177
#define WRP_DATA_READYf 23178
#define WRP_DOUTf 23179
#define WRP_ERRORf 23180
#define WRP_FAILf 23181
#define WRP_PBYPf 23182
#define WRP_PCOUNTf 23183
#define WRP_PROG_SELf 23184
#define WRP_SADBYPf 23185
#define WRP_TIME_MARGINf 23186
#define WRP_VSELf 23187
#define WRRD_EQ_FLAGf 23188
#define WRRD_FIFO_EQ_RSTf 23189
#define WRR_WEIGHTf 23190
#define WRT0f 23191
#define WR_BRST_ENf 23192
#define WR_COMPLETE_PTR_PKT0f 23193
#define WR_COMPLETE_PTR_PKT1f 23194
#define WR_DATAf 23195
#define WR_DATA_MARGINf 23196
#define WR_DATA_OR_REPL_DEL_BMf 23197
#define WR_HOLD_MARGINf 23198
#define WR_IP_INTF_CREDITSf 23199
#define WR_PHASEf 23200
#define WR_PKLT_SFI_NUMf 23201
#define WR_PKLT_SFI_NUM_0f 23202
#define WR_PKLT_SFI_NUM_1f 23203
#define WR_PKLT_SFI_NUM_2f 23204
#define WR_PKLT_SFI_NUM_3f 23205
#define WR_PKLT_SFI_NUM_4f 23206
#define WR_PTRf 23207
#define WR_RD_Nf 23208
#define WR_SETUP_MARGINf 23209
#define WTFP_BUFFER_EMPTYf 23210
#define WTFP_SIZEf 23211
#define WTIMEf 23212
#define WTOQ_BUFFER_FULLf 23213
#define WWf 23214
#define WW_CNG_MAPf 23215
#define WW_DSCP_TABLEf 23216
#define WW_EGR_MASKf 23217
#define WW_FP_UDFf 23218
#define WW_L2MCf 23219
#define WW_L2_ENTRYf 23220
#define WW_L2_HITf 23221
#define WW_L2_USER_ENTRY_DATAf 23222
#define WW_PRI_CNGf 23223
#define WW_PROTOCOL_DATAf 23224
#define WW_VLANf 23225
#define WW_VLAN_STGf 23226
#define XAUI1_LANE_MODEf 23227
#define XAUI_1000BASEX_MODEf 23228
#define XCONFIGf 23229
#define XCONFIG_LOCAL_ACTIVE_VALUEf 23230
#define XCONFIG_LOCAL_NULL_VALUEf 23231
#define XCONFIG_MASKf 23232
#define XCONFIG_VALUEf 23233
#define XCON_CCM_COPY_TOCPUf 23234
#define XCON_CCM_DEFECTf 23235
#define XCON_CCM_DEFECT_INTRf 23236
#define XCON_CCM_DEFECT_INT_ENABLEf 23237
#define XCON_CCM_DEFECT_RECEIVE_CCMf 23238
#define XCON_CCM_DEFECT_TIMESTAMPf 23239
#define XCON_OTHER_COPY_TOCPUf 23240
#define XGMDC1_OEB_CTRLf 23241
#define XGMII_IPG_CHECK_DISABLEf 23242
#define XGPLL0_STATUSf 23243
#define XGPLL1_STATUSf 23244
#define XGPLL_BYPASS_CLK156f 23245
#define XGPLL_BYPASS_CMLf 23246
#define XGPLL_BYPASS_CMOSf 23247
#define XGPLL_CONTROL_PWRDNf 23248
#define XGPLL_CONTROL_PWRDN_INDEXf 23249
#define XGPLL_EN125f 23250
#define XGPLL_STATUSf 23251
#define XGPORT_MODE_BITSf 23252
#define XGSf 23253
#define XGS_COUNTER_COMPAT_MODEf 23254
#define XGS_MODEf 23255
#define XGS_MP_CLEARf 23256
#define XGS_OVERLAYf 23257
#define XGS_OVERLAY_MODEf 23258
#define XGXS0_AUTONEG_COMPLETEf 23259
#define XGXS0_DUPLEX_STATUSf 23260
#define XGXS0_FIBER_RXACTf 23261
#define XGXS0_FIBER_TXACTf 23262
#define XGXS0_LINKf 23263
#define XGXS0_LINK10Gf 23264
#define XGXS0_LINK_STATUSf 23265
#define XGXS0_PLL_PWRDWNf 23266
#define XGXS0_RX_TICKf 23267
#define XGXS0_SGMIIf 23268
#define XGXS0_SPEED1000f 23269
#define XGXS0_SPEED10000f 23270
#define XGXS0_SPEED10000_CX4f 23271
#define XGXS0_SPEED10000_DUALf 23272
#define XGXS0_SPEED10000_DXGXSf 23273
#define XGXS0_SPEED10000_HI_DUALf 23274
#define XGXS0_SPEED10000_HI_DXGXSf 23275
#define XGXS0_SPEED10000_KRf 23276
#define XGXS0_SPEED10000_KX4f 23277
#define XGXS0_SPEED1000_KXf 23278
#define XGXS0_SPEED10500_DUALf 23279
#define XGXS0_SPEED10500_DXGXSf 23280
#define XGXS0_SPEED10500_HI_DUALf 23281
#define XGXS0_SPEED10500_HI_DXGXSf 23282
#define XGXS0_SPEED10G_CX1f 23283
#define XGXS0_SPEED10G_ERf 23284
#define XGXS0_SPEED10G_LRf 23285
#define XGXS0_SPEED10G_LRMf 23286
#define XGXS0_SPEED10G_SFIf 23287
#define XGXS0_SPEED10G_SINGLEf 23288
#define XGXS0_SPEED10G_SRf 23289
#define XGXS0_SPEED12000f 23290
#define XGXS0_SPEED12500f 23291
#define XGXS0_SPEED12773_DUALf 23292
#define XGXS0_SPEED12773_DXGXSf 23293
#define XGXS0_SPEED12773_HI_DUALf 23294
#define XGXS0_SPEED12773_HI_DXGXSf 23295
#define XGXS0_SPEED13000f 23296
#define XGXS0_SPEED15000f 23297
#define XGXS0_SPEED15750_HI_DXGXSf 23298
#define XGXS0_SPEED16000f 23299
#define XGXS0_SPEED1G_CX1f 23300
#define XGXS0_SPEED20000f 23301
#define XGXS0_SPEED20G_CR2f 23302
#define XGXS0_SPEED20G_DXGXSf 23303
#define XGXS0_SPEED20G_HI_DXGXSf 23304
#define XGXS0_SPEED20G_KR2f 23305
#define XGXS0_SPEED21000f 23306
#define XGXS0_SPEED2500f 23307
#define XGXS0_SPEED25455f 23308
#define XGXS0_SPEED31500f 23309
#define XGXS0_SPEED40Gf 23310
#define XGXS0_SPEED40G_CR4f 23311
#define XGXS0_SPEED40G_KR4f 23312
#define XGXS0_SPEED40G_LR4f 23313
#define XGXS0_SPEED40G_SR4f 23314
#define XGXS0_SPEED5000f 23315
#define XGXS0_SPEED5000_DUALf 23316
#define XGXS0_SPEED5000_HI_DUALf 23317
#define XGXS0_SPEED5000_SINGLEf 23318
#define XGXS0_SPEED6000f 23319
#define XGXS0_SPEED6364_SINGLEf 23320
#define XGXS0_SPEED_10f 23321
#define XGXS0_SPEED_100f 23322
#define XGXS0_SPEED_R2_12000f 23323
#define XGXS0_SPEED_X2_10000f 23324
#define XGXS0_TICKf 23325
#define XGXS1_AUTONEG_COMPLETEf 23326
#define XGXS1_DUPLEX_STATUSf 23327
#define XGXS1_FIBER_RXACTf 23328
#define XGXS1_FIBER_TXACTf 23329
#define XGXS1_LINKf 23330
#define XGXS1_LINK10Gf 23331
#define XGXS1_LINK_STATUSf 23332
#define XGXS1_PLL_PWRDWNf 23333
#define XGXS1_RX_TICKf 23334
#define XGXS1_SGMIIf 23335
#define XGXS1_SPEED1000f 23336
#define XGXS1_SPEED10000f 23337
#define XGXS1_SPEED10000_CX4f 23338
#define XGXS1_SPEED10000_DXGXSf 23339
#define XGXS1_SPEED10000_HI_DXGXSf 23340
#define XGXS1_SPEED10000_KRf 23341
#define XGXS1_SPEED10000_KX4f 23342
#define XGXS1_SPEED1000_KXf 23343
#define XGXS1_SPEED10500_DXGXSf 23344
#define XGXS1_SPEED10500_HI_DXGXSf 23345
#define XGXS1_SPEED10G_CX1f 23346
#define XGXS1_SPEED10G_ERf 23347
#define XGXS1_SPEED10G_LRf 23348
#define XGXS1_SPEED10G_LRMf 23349
#define XGXS1_SPEED10G_SFIf 23350
#define XGXS1_SPEED10G_SINGLEf 23351
#define XGXS1_SPEED10G_SRf 23352
#define XGXS1_SPEED12000f 23353
#define XGXS1_SPEED12500f 23354
#define XGXS1_SPEED12773_DXGXSf 23355
#define XGXS1_SPEED12773_HI_DXGXSf 23356
#define XGXS1_SPEED13000f 23357
#define XGXS1_SPEED15000f 23358
#define XGXS1_SPEED15750_HI_DXGXSf 23359
#define XGXS1_SPEED16000f 23360
#define XGXS1_SPEED1G_CX1f 23361
#define XGXS1_SPEED20000f 23362
#define XGXS1_SPEED20G_CR2f 23363
#define XGXS1_SPEED20G_DXGXSf 23364
#define XGXS1_SPEED20G_HI_DXGXSf 23365
#define XGXS1_SPEED20G_KR2f 23366
#define XGXS1_SPEED21000f 23367
#define XGXS1_SPEED2500f 23368
#define XGXS1_SPEED25455f 23369
#define XGXS1_SPEED31500f 23370
#define XGXS1_SPEED40Gf 23371
#define XGXS1_SPEED40G_CR4f 23372
#define XGXS1_SPEED40G_KR4f 23373
#define XGXS1_SPEED40G_LR4f 23374
#define XGXS1_SPEED40G_SR4f 23375
#define XGXS1_SPEED5000f 23376
#define XGXS1_SPEED5000_SINGLEf 23377
#define XGXS1_SPEED6000f 23378
#define XGXS1_SPEED6364_SINGLEf 23379
#define XGXS1_SPEED_10f 23380
#define XGXS1_SPEED_100f 23381
#define XGXS1_SPEED_R2_12000f 23382
#define XGXS1_SPEED_X2_10000f 23383
#define XGXS1_TICKf 23384
#define XGXS2_AUTONEG_COMPLETEf 23385
#define XGXS2_DUPLEX_STATUSf 23386
#define XGXS2_FIBER_RXACTf 23387
#define XGXS2_FIBER_TXACTf 23388
#define XGXS2_LINKf 23389
#define XGXS2_LINK10Gf 23390
#define XGXS2_LINK_STATUSf 23391
#define XGXS2_PLL_PWRDWNf 23392
#define XGXS2_RX_TICKf 23393
#define XGXS2_SGMIIf 23394
#define XGXS2_SPEED1000f 23395
#define XGXS2_SPEED10000f 23396
#define XGXS2_SPEED10000_CX4f 23397
#define XGXS2_SPEED10000_DXGXSf 23398
#define XGXS2_SPEED10000_HI_DXGXSf 23399
#define XGXS2_SPEED10000_KRf 23400
#define XGXS2_SPEED10000_KX4f 23401
#define XGXS2_SPEED1000_KXf 23402
#define XGXS2_SPEED10500_DXGXSf 23403
#define XGXS2_SPEED10500_HI_DXGXSf 23404
#define XGXS2_SPEED10G_CX1f 23405
#define XGXS2_SPEED10G_ERf 23406
#define XGXS2_SPEED10G_LRf 23407
#define XGXS2_SPEED10G_LRMf 23408
#define XGXS2_SPEED10G_SFIf 23409
#define XGXS2_SPEED10G_SINGLEf 23410
#define XGXS2_SPEED10G_SRf 23411
#define XGXS2_SPEED12000f 23412
#define XGXS2_SPEED12500f 23413
#define XGXS2_SPEED12773_DXGXSf 23414
#define XGXS2_SPEED12773_HI_DXGXSf 23415
#define XGXS2_SPEED13000f 23416
#define XGXS2_SPEED15000f 23417
#define XGXS2_SPEED15750_HI_DXGXSf 23418
#define XGXS2_SPEED16000f 23419
#define XGXS2_SPEED1G_CX1f 23420
#define XGXS2_SPEED20000f 23421
#define XGXS2_SPEED20G_CR2f 23422
#define XGXS2_SPEED20G_DXGXSf 23423
#define XGXS2_SPEED20G_HI_DXGXSf 23424
#define XGXS2_SPEED20G_KR2f 23425
#define XGXS2_SPEED21000f 23426
#define XGXS2_SPEED2500f 23427
#define XGXS2_SPEED25455f 23428
#define XGXS2_SPEED31500f 23429
#define XGXS2_SPEED40Gf 23430
#define XGXS2_SPEED40G_CR4f 23431
#define XGXS2_SPEED40G_KR4f 23432
#define XGXS2_SPEED40G_LR4f 23433
#define XGXS2_SPEED40G_SR4f 23434
#define XGXS2_SPEED5000f 23435
#define XGXS2_SPEED5000_SINGLEf 23436
#define XGXS2_SPEED6000f 23437
#define XGXS2_SPEED6364_SINGLEf 23438
#define XGXS2_SPEED_10f 23439
#define XGXS2_SPEED_100f 23440
#define XGXS2_SPEED_R2_12000f 23441
#define XGXS2_SPEED_X2_10000f 23442
#define XGXS2_TICKf 23443
#define XGXS3_AUTONEG_COMPLETEf 23444
#define XGXS3_DUPLEX_STATUSf 23445
#define XGXS3_FIBER_RXACTf 23446
#define XGXS3_FIBER_TXACTf 23447
#define XGXS3_LINKf 23448
#define XGXS3_LINK10Gf 23449
#define XGXS3_LINK_STATUSf 23450
#define XGXS3_PLL_PWRDWNf 23451
#define XGXS3_RX_TICKf 23452
#define XGXS3_SGMIIf 23453
#define XGXS3_SPEED1000f 23454
#define XGXS3_SPEED10000f 23455
#define XGXS3_SPEED10000_CX4f 23456
#define XGXS3_SPEED10000_DXGXSf 23457
#define XGXS3_SPEED10000_HI_DXGXSf 23458
#define XGXS3_SPEED10000_KRf 23459
#define XGXS3_SPEED10000_KX4f 23460
#define XGXS3_SPEED1000_KXf 23461
#define XGXS3_SPEED10500_DXGXSf 23462
#define XGXS3_SPEED10500_HI_DXGXSf 23463
#define XGXS3_SPEED10G_CX1f 23464
#define XGXS3_SPEED10G_ERf 23465
#define XGXS3_SPEED10G_LRf 23466
#define XGXS3_SPEED10G_LRMf 23467
#define XGXS3_SPEED10G_SFIf 23468
#define XGXS3_SPEED10G_SINGLEf 23469
#define XGXS3_SPEED10G_SRf 23470
#define XGXS3_SPEED12000f 23471
#define XGXS3_SPEED12500f 23472
#define XGXS3_SPEED12773_DXGXSf 23473
#define XGXS3_SPEED12773_HI_DXGXSf 23474
#define XGXS3_SPEED13000f 23475
#define XGXS3_SPEED15000f 23476
#define XGXS3_SPEED15750_HI_DXGXSf 23477
#define XGXS3_SPEED16000f 23478
#define XGXS3_SPEED1G_CX1f 23479
#define XGXS3_SPEED20000f 23480
#define XGXS3_SPEED20G_CR2f 23481
#define XGXS3_SPEED20G_DXGXSf 23482
#define XGXS3_SPEED20G_HI_DXGXSf 23483
#define XGXS3_SPEED20G_KR2f 23484
#define XGXS3_SPEED21000f 23485
#define XGXS3_SPEED2500f 23486
#define XGXS3_SPEED25455f 23487
#define XGXS3_SPEED31500f 23488
#define XGXS3_SPEED40Gf 23489
#define XGXS3_SPEED40G_CR4f 23490
#define XGXS3_SPEED40G_KR4f 23491
#define XGXS3_SPEED40G_LR4f 23492
#define XGXS3_SPEED40G_SR4f 23493
#define XGXS3_SPEED5000f 23494
#define XGXS3_SPEED5000_SINGLEf 23495
#define XGXS3_SPEED6000f 23496
#define XGXS3_SPEED6364_SINGLEf 23497
#define XGXS3_SPEED_10f 23498
#define XGXS3_SPEED_100f 23499
#define XGXS3_SPEED_R2_12000f 23500
#define XGXS3_SPEED_X2_10000f 23501
#define XGXS3_TICKf 23502
#define XG_PKTBUF_DELAYf 23503
#define XG_PKTBUF_READ_PROTECT_DISABLEf 23504
#define XG_PLL2_RST_Lf 23505
#define XG_PLL_BYPASSf 23506
#define XLCFF_CORRECTED_ERRORf 23507
#define XLCFF_CORRECTED_ERROR_MASKf 23508
#define XLCFF_ENABLE_ECCf 23509
#define XLCFF_UNCORRECTED_ERRORf 23510
#define XLCFF_UNCORRECTED_ERROR_MASKf 23511
#define XLGMII_ALIGN_ENBf 23512
#define XLP0_ECC_ENf 23513
#define XLP0_PAR_ERRf 23514
#define XLP0_PERR_INTRf 23515
#define XLP1_ECC_ENf 23516
#define XLP1_PAR_ERRf 23517
#define XLP1_PERR_INTRf 23518
#define XLP2_ECC_ENf 23519
#define XLP2_PAR_ERRf 23520
#define XLP2_PERR_INTRf 23521
#define XLP3_ECC_ENf 23522
#define XLP3_PAR_ERRf 23523
#define XLP3_PERR_INTRf 23524
#define XLP4_ECC_ENf 23525
#define XLP4_PAR_ERRf 23526
#define XLP4_PERR_INTRf 23527
#define XLP5_ECC_ENf 23528
#define XLP5_PAR_ERRf 23529
#define XLP6_ECC_ENf 23530
#define XLP6_PAR_ERRf 23531
#define XLP7_ECC_ENf 23532
#define XLP7_PAR_ERRf 23533
#define XLP8_ECC_ENf 23534
#define XLP8_PAR_ERRf 23535
#define XLPORT0_LOGIC_RESET_Nf 23536
#define XLPORT0_SYS_RESET_Nf 23537
#define XLPORT1_LOGIC_RESET_Nf 23538
#define XLPORT1_SYS_RESET_Nf 23539
#define XLPORT2_LOGIC_RESET_Nf 23540
#define XLPORT2_SYS_RESET_Nf 23541
#define XLPORT3_LOGIC_RESET_Nf 23542
#define XLPORT3_SYS_RESET_Nf 23543
#define XLPORT4_LOGIC_RESET_Nf 23544
#define XLPORT4_SYS_RESET_Nf 23545
#define XLPORT5_LOGIC_RESET_Nf 23546
#define XLPORT5_SYS_RESET_Nf 23547
#define XLPORT_BITMAPf 23548
#define XLP_BUFFERf 23549
#define XLP_RES_0f 23550
#define XLP_RES_4_3f 23551
#define XLP_XGXS_RESERVED0f 23552
#define XLP_XGXS_RESERVED1f 23553
#define XL_MS_BVf 23554
#define XL_MS_DATAf 23555
#define XL_MS_EOPf 23556
#define XL_MS_ERRf 23557
#define XL_MS_PAUSEf 23558
#define XL_MS_PFCf 23559
#define XL_MS_RUNTf 23560
#define XL_MS_SOPf 23561
#define XL_MS_VALIDf 23562
#define XMAC_EEE_TIMERS_HIf 23563
#define XMAC_EEE_TIMERS_LOf 23564
#define XMAC_MACSEC_CTRL_HIf 23565
#define XMAC_MACSEC_CTRL_LOf 23566
#define XMAC_OSTS_TIMESTAMP_ADJUST_HIf 23567
#define XMAC_OSTS_TIMESTAMP_ADJUST_LOf 23568
#define XMAC_RESETf 23569
#define XMAC_TX_CTRL_HIf 23570
#define XMAC_TX_CTRL_LOf 23571
#define XMISSION_STATUSf 23572
#define XMIT_THRESHOLDf 23573
#define XMODEf 23574
#define XOFFf 23575
#define XOFF0f 23576
#define XOFF1f 23577
#define XOFF_0_VALf 23578
#define XOFF_1_VALf 23579
#define XOFF_2_VALf 23580
#define XOFF_3_VALf 23581
#define XOFF_4_VALf 23582
#define XOFF_5_VALf 23583
#define XOFF_6_VALf 23584
#define XOFF_7_VALf 23585
#define XOFF_PORT_REMOVE_SEENf 23586
#define XOFF_REFRESH_TIMEf 23587
#define XOFF_REFRESH_TIME_1_8f 23588
#define XOFF_REFRESH_TIME_9_16f 23589
#define XOFF_THRESHOLDf 23590
#define XOFF_TIMEOUT_VALUEf 23591
#define XOFF_VALf 23592
#define XONf 23593
#define XON_THRESHOLDf 23594
#define XP0_CFG_PROTOCOLf 23595
#define XP0_E2ECC_NUM_PORTSf 23596
#define XP0_ECC_ENf 23597
#define XP0_FIFO_OVERFLOWf 23598
#define XP0_FIFO_OVERFLOW_DISINTf 23599
#define XP0_FIFO_OVERFLOW_MASKf 23600
#define XP0_FIFO_UNDERRUNf 23601
#define XP0_FIFO_UNDERRUN_DISINTf 23602
#define XP0_FIFO_UNDERRUN_MASKf 23603
#define XP0_RESETf 23604
#define XP0_SEND_XOFF_MESSAGEf 23605
#define XP0_SEND_XON_MESSAGEf 23606
#define XP0_TMf 23607
#define XP1_CFG_PROTOCOLf 23608
#define XP1_E2ECC_NUM_PORTSf 23609
#define XP1_ECC_ENf 23610
#define XP1_FIFO_OVERFLOWf 23611
#define XP1_FIFO_OVERFLOW_DISINTf 23612
#define XP1_FIFO_OVERFLOW_MASKf 23613
#define XP1_FIFO_UNDERRUNf 23614
#define XP1_FIFO_UNDERRUN_DISINTf 23615
#define XP1_FIFO_UNDERRUN_MASKf 23616
#define XP1_RESETf 23617
#define XP1_SEND_XOFF_MESSAGEf 23618
#define XP1_SEND_XON_MESSAGEf 23619
#define XP1_TMf 23620
#define XP2_CFG_PROTOCOLf 23621
#define XP2_E2ECC_NUM_PORTSf 23622
#define XP2_ECC_ENf 23623
#define XP2_FIFO_OVERFLOWf 23624
#define XP2_FIFO_OVERFLOW_DISINTf 23625
#define XP2_FIFO_OVERFLOW_MASKf 23626
#define XP2_FIFO_UNDERRUNf 23627
#define XP2_FIFO_UNDERRUN_DISINTf 23628
#define XP2_FIFO_UNDERRUN_MASKf 23629
#define XP2_RESETf 23630
#define XP2_SEND_XOFF_MESSAGEf 23631
#define XP2_SEND_XON_MESSAGEf 23632
#define XP2_TMf 23633
#define XP3_CFG_PROTOCOLf 23634
#define XP3_E2ECC_NUM_PORTSf 23635
#define XP3_ECC_ENf 23636
#define XP3_FIFO_OVERFLOWf 23637
#define XP3_FIFO_OVERFLOW_DISINTf 23638
#define XP3_FIFO_OVERFLOW_MASKf 23639
#define XP3_FIFO_UNDERRUNf 23640
#define XP3_FIFO_UNDERRUN_DISINTf 23641
#define XP3_FIFO_UNDERRUN_MASKf 23642
#define XP3_RESETf 23643
#define XP3_SEND_XOFF_MESSAGEf 23644
#define XP3_SEND_XON_MESSAGEf 23645
#define XP3_TMf 23646
#define XP4_DP_B0f 23647
#define XP4_DP_B1f 23648
#define XP4_DP_CORRECTED_ERRORf 23649
#define XP4_DP_CORRECTED_ERROR_DISINTf 23650
#define XP4_DP_ECC_ERROR_ADDRESSf 23651
#define XP4_DP_ENABLE_ECCf 23652
#define XP4_DP_FIFO_OVERFLOW_ERRORf 23653
#define XP4_DP_FIFO_OVERFLOW_ERROR_DISINTf 23654
#define XP4_DP_FORCE_UNCORRECTABLE_ERRORf 23655
#define XP4_DP_UNCORRECTED_ERRORf 23656
#define XP4_DP_UNCORRECTED_ERROR_DISINTf 23657
#define XP4_FC_FIFO_OVERFLOW_ERRORf 23658
#define XP4_FC_FIFO_OVERFLOW_ERROR_DISINTf 23659
#define XP4_FC_SIZE_ERRORf 23660
#define XP4_FC_SIZE_ERROR_DISINTf 23661
#define XP5_DP_B0f 23662
#define XP5_DP_B1f 23663
#define XP5_DP_CORRECTED_ERRORf 23664
#define XP5_DP_CORRECTED_ERROR_DISINTf 23665
#define XP5_DP_ECC_ERROR_ADDRESSf 23666
#define XP5_DP_ENABLE_ECCf 23667
#define XP5_DP_FIFO_OVERFLOW_ERRORf 23668
#define XP5_DP_FIFO_OVERFLOW_ERROR_DISINTf 23669
#define XP5_DP_FORCE_UNCORRECTABLE_ERRORf 23670
#define XP5_DP_UNCORRECTED_ERRORf 23671
#define XP5_DP_UNCORRECTED_ERROR_DISINTf 23672
#define XP5_FC_FIFO_OVERFLOW_ERRORf 23673
#define XP5_FC_FIFO_OVERFLOW_ERROR_DISINTf 23674
#define XP5_FC_SIZE_ERRORf 23675
#define XP5_FC_SIZE_ERROR_DISINTf 23676
#define XP6_DP_B0f 23677
#define XP6_DP_B1f 23678
#define XP6_DP_CORRECTED_ERRORf 23679
#define XP6_DP_CORRECTED_ERROR_DISINTf 23680
#define XP6_DP_ECC_ERROR_ADDRESSf 23681
#define XP6_DP_ENABLE_ECCf 23682
#define XP6_DP_FIFO_OVERFLOW_ERRORf 23683
#define XP6_DP_FIFO_OVERFLOW_ERROR_DISINTf 23684
#define XP6_DP_FORCE_UNCORRECTABLE_ERRORf 23685
#define XP6_DP_UNCORRECTED_ERRORf 23686
#define XP6_DP_UNCORRECTED_ERROR_DISINTf 23687
#define XP6_FC_FIFO_OVERFLOW_ERRORf 23688
#define XP6_FC_FIFO_OVERFLOW_ERROR_DISINTf 23689
#define XP6_FC_SIZE_ERRORf 23690
#define XP6_FC_SIZE_ERROR_DISINTf 23691
#define XP7_DP_B0f 23692
#define XP7_DP_B1f 23693
#define XP7_DP_CORRECTED_ERRORf 23694
#define XP7_DP_CORRECTED_ERROR_DISINTf 23695
#define XP7_DP_ECC_ERROR_ADDRESSf 23696
#define XP7_DP_ENABLE_ECCf 23697
#define XP7_DP_FIFO_OVERFLOW_ERRORf 23698
#define XP7_DP_FIFO_OVERFLOW_ERROR_DISINTf 23699
#define XP7_DP_FORCE_UNCORRECTABLE_ERRORf 23700
#define XP7_DP_UNCORRECTED_ERRORf 23701
#define XP7_DP_UNCORRECTED_ERROR_DISINTf 23702
#define XP7_FC_FIFO_OVERFLOW_ERRORf 23703
#define XP7_FC_FIFO_OVERFLOW_ERROR_DISINTf 23704
#define XP7_FC_SIZE_ERRORf 23705
#define XP7_FC_SIZE_ERROR_DISINTf 23706
#define XPAUSE_ENf 23707
#define XPAUSE_RX_ENf 23708
#define XPAUSE_TX_ENf 23709
#define XPORT0f 23710
#define XPORT1f 23711
#define XPORT2f 23712
#define XPORT24_SEND_E2E_HOLf 23713
#define XPORT24_SEND_E2E_IBPf 23714
#define XPORT25_SEND_E2E_HOLf 23715
#define XPORT25_SEND_E2E_IBPf 23716
#define XPORT26_SEND_E2E_HOLf 23717
#define XPORT26_SEND_E2E_IBPf 23718
#define XPORT27_SEND_E2E_HOLf 23719
#define XPORT27_SEND_E2E_IBPf 23720
#define XPORT2_MULTI_PORTf 23721
#define XPORT3f 23722
#define XPORT3_MULTI_PORTf 23723
#define XPORT4f 23724
#define XPORT5f 23725
#define XPORT6f 23726
#define XPORT7f 23727
#define XPORT_ENf 23728
#define XPORT_MODE_BITSf 23729
#define XPORT_THRESHOLDf 23730
#define XP_BUFFER_TMf 23731
#define XP_FC_DISABLEf 23732
#define XP_RES_0f 23733
#define XP_RES_4_3f 23734
#define XP_STARTCNTf 23735
#define XQ0f 23736
#define XQ0_BUFFERf 23737
#define XQ0_DATAf 23738
#define XQ0_ECC_ENf 23739
#define XQ0_ECC_ERRf 23740
#define XQ0_HOTSWAP_RST_Lf 23741
#define XQ0_MMU_INTF_RESETf 23742
#define XQ0_PARITYf 23743
#define XQ0_PORT_INTF_RESETf 23744
#define XQ0_RST_Lf 23745
#define XQ1f 23746
#define XQ10f 23747
#define XQ11f 23748
#define XQ12f 23749
#define XQ13f 23750
#define XQ1_BUFFERf 23751
#define XQ1_DATAf 23752
#define XQ1_ECC_ENf 23753
#define XQ1_ECC_ERRf 23754
#define XQ1_HOTSWAP_RST_Lf 23755
#define XQ1_MMU_INTF_RESETf 23756
#define XQ1_PARITYf 23757
#define XQ1_PORT_INTF_RESETf 23758
#define XQ1_RST_Lf 23759
#define XQ2f 23760
#define XQ2_BUFFERf 23761
#define XQ2_DATAf 23762
#define XQ2_ECC_ENf 23763
#define XQ2_ECC_ERRf 23764
#define XQ2_HOTSWAP_RST_Lf 23765
#define XQ2_MMU_INTF_RESETf 23766
#define XQ2_PARITYf 23767
#define XQ2_PORT_INTF_RESETf 23768
#define XQ2_RST_Lf 23769
#define XQ3f 23770
#define XQ3_BUFFERf 23771
#define XQ3_ECC_ENf 23772
#define XQ3_ECC_ERRf 23773
#define XQ3_HOTSWAP_RST_Lf 23774
#define XQ3_MMU_INTF_RESETf 23775
#define XQ3_PORT_INTF_RESETf 23776
#define XQ3_RST_Lf 23777
#define XQ4f 23778
#define XQ4_HOTSWAP_RST_Lf 23779
#define XQ4_RST_Lf 23780
#define XQ5f 23781
#define XQ5_HOTSWAP_RST_Lf 23782
#define XQ5_RST_Lf 23783
#define XQ6f 23784
#define XQ7f 23785
#define XQ8f 23786
#define XQ9f 23787
#define XQBODE_TXFIFOf 23788
#define XQBOD_RXFIFOf 23789
#define XQFLLPARITYERRORf 23790
#define XQFLLPARITYERRORINTMASKf 23791
#define XQFLLPARITYERRORPTRf 23792
#define XQFLLPARITYERRORTYPEf 23793
#define XQMBISTDONEf 23794
#define XQMBISTENf 23795
#define XQMBISTGOf 23796
#define XQMINENTRYf 23797
#define XQP0_ECC_ENf 23798
#define XQP0_RESETf 23799
#define XQP0_TMf 23800
#define XQP0_TO_CMIC_PERR_INTRf 23801
#define XQP1_ECC_ENf 23802
#define XQP1_RESETf 23803
#define XQP1_TMf 23804
#define XQP1_TO_CMIC_PERR_INTRf 23805
#define XQP2_ECC_ENf 23806
#define XQP2_RESETf 23807
#define XQP2_TMf 23808
#define XQP2_TO_CMIC_PERR_INTRf 23809
#define XQP3_ECC_ENf 23810
#define XQP3_RESETf 23811
#define XQP3_TMf 23812
#define XQP3_TO_CMIC_PERR_INTRf 23813
#define XQP4_ECC_ENf 23814
#define XQP4_RESETf 23815
#define XQP4_TMf 23816
#define XQP5_ECC_ENf 23817
#define XQP5_RESETf 23818
#define XQP5_TMf 23819
#define XQPARITYERRORf 23820
#define XQPARITYERRORINTMASKf 23821
#define XQPARITYERRORPBMf 23822
#define XQPARITYERRORPBM_HIf 23823
#define XQPARITYERRORPKTPTRf 23824
#define XQPARITYERRORPTRf 23825
#define XQPARITYERRORTYPEf 23826
#define XQPORT_MODE_BITSf 23827
#define XQP_STARTCNTf 23828
#define XQREDLIMITf 23829
#define XQSETLIMITf 23830
#define XQYELLIMITf 23831
#define XQ_COSf 23832
#define XQ_CPU_COSf 23833
#define XQ_ERRf 23834
#define XQ_MARGINf 23835
#define XQ_PARITY_ERRf 23836
#define XQ_PEf 23837
#define XQ_PE_CLRf 23838
#define XQ_PE_ENf 23839
#define XQ_RDYf 23840
#define XQ_STARTCNTf 23841
#define XSTATEf 23842
#define YEARf 23843
#define YELf 23844
#define YELLOW_CELL_DS_SELECTf 23845
#define YELLOW_DROPENDPOINTf 23846
#define YELLOW_DROPSTARTPOINTf 23847
#define YELLOW_MARKEDf 23848
#define YELLOW_MAXDROPRATEf 23849
#define YELLOW_RESUME_OFFSETf 23850
#define YOUR_DISCRIMINATORf 23851
#define YP_CHANGE_DOT1Pf 23852
#define YP_CHANGE_DSCPf 23853
#define YP_CHANGE_PRIORITYf 23854
#define YP_COPYTOCPUf 23855
#define YP_COPY_TO_CPUf 23856
#define YP_DROPf 23857
#define YP_DROP_PRECEDENCEf 23858
#define YP_DSCPf 23859
#define YP_NEWPRIf 23860
#define YP_NEW_DOT1Pf 23861
#define YP_NEW_DSCPf 23862
#define Y_ACTIONSf 23863
#define Y_CHANGE_COS_OR_INT_PRIf 23864
#define Y_CHANGE_DOT1Pf 23865
#define Y_CHANGE_DSCPf 23866
#define Y_CHANGE_ECNf 23867
#define Y_CHANGE_INNER_CFIf 23868
#define Y_CHANGE_OUTER_CFIf 23869
#define Y_CHANGE_PKT_PRIf 23870
#define Y_CHANGE_REDIR_INT_PRIf 23871
#define Y_COPY_TO_CPUf 23872
#define Y_COS_INT_PRIf 23873
#define Y_DROPf 23874
#define Y_DROP_PRECEDENCEf 23875
#define Y_NEW_DOT1Pf 23876
#define Y_NEW_DSCPf 23877
#define Y_NEW_INNER_CFIf 23878
#define Y_NEW_INNER_PRIf 23879
#define Y_NEW_OUTER_CFIf 23880
#define Y_NEW_PKT_PRIf 23881
#define Y_NEW_REDIR_INT_PRIf 23882
#define Y_REDIR_DROP_PRECEDENCEf 23883
#define Y_REPLACE_INNER_PRIf 23884
#define ZERO_CREDIT_INTf 23885
#define ZERO_CREDIT_INT_MASKf 23886
#define ZERO_OUT_ERROR_CTRL_PKTSf 23887
#define ZQ_CAL_MRS_Nf 23888
#define NUM_SOC_FIELD 23889

/* Some basic definitions */
#define SOC_BLOCK_MSB_BP                30
#define SOC_BLOCK_BP                    20
#define SOC_MEMOFS_BP                   16
#define SOC_REGIDX_BP                   12
#define SOC_RT_BP                       25

/* Maximum values across all chips */
#define SOC_NUM_SUPPORTED_CHIPS         50
#define SOC_MAX_NUM_COS                 48

/* defaults until maximized below */
#define SOC_MAX_NUM_BLKS                0	/* max 38 */
#define SOC_MAX_NUM_PORTS               0	/* max 74 */
#define SOC_MAX_MEM_BYTES               0	/* max 85 */

#ifdef	BCM_5690_A0
#if	16 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                16
#endif
#if	14 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               14
#endif
#if	48 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               48
#endif
#endif	/* BCM_5690_A0 */

#ifdef	BCM_5670_A0
#if	10 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                10
#endif
#if	9 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               9
#endif
#if	85 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               85
#endif
#endif	/* BCM_5670_A0 */

#ifdef	BCM_5673_A0
#if	5 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                5
#endif
#if	3 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               3
#endif
#if	48 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               48
#endif
#endif	/* BCM_5673_A0 */

#ifdef	BCM_5674_A0
#if	5 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                5
#endif
#if	3 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               3
#endif
#if	48 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               48
#endif
#endif	/* BCM_5674_A0 */

#ifdef	BCM_5665_A0
#if	15 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                15
#endif
#if	57 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               57
#endif
#if	80 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               80
#endif
#endif	/* BCM_5665_A0 */

#ifdef	BCM_5665_B0
#if	15 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                15
#endif
#if	57 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               57
#endif
#if	80 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               80
#endif
#endif	/* BCM_5665_B0 */

#ifdef	BCM_5650_C0
#if	15 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                15
#endif
#if	57 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               57
#endif
#if	80 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               80
#endif
#endif	/* BCM_5650_C0 */

#ifdef	BCM_5695_A0
#if	16 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                16
#endif
#if	14 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               14
#endif
#if	48 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               48
#endif
#endif	/* BCM_5695_A0 */

#ifdef	BCM_5675_A0
#if	10 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                10
#endif
#if	9 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               9
#endif
#if	85 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               85
#endif
#endif	/* BCM_5675_A0 */

#ifdef	BCM_56601_A0
#if	11 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                11
#endif
#if	14 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               14
#endif
#if	80 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               80
#endif
#endif	/* BCM_56601_A0 */

#ifdef	BCM_56601_B0
#if	11 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                11
#endif
#if	14 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               14
#endif
#if	80 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               80
#endif
#endif	/* BCM_56601_B0 */

#ifdef	BCM_56601_C0
#if	11 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                11
#endif
#if	14 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               14
#endif
#if	80 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               80
#endif
#endif	/* BCM_56601_C0 */

#ifdef	BCM_56602_A0
#if	11 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                11
#endif
#if	14 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               14
#endif
#if	80 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               80
#endif
#endif	/* BCM_56602_A0 */

#ifdef	BCM_56602_B0
#if	11 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                11
#endif
#if	14 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               14
#endif
#if	80 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               80
#endif
#endif	/* BCM_56602_B0 */

#ifdef	BCM_56602_C0
#if	11 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                11
#endif
#if	14 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               14
#endif
#if	80 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               80
#endif
#endif	/* BCM_56602_C0 */

#ifdef	BCM_56504_A0
#if	13 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                13
#endif
#if	29 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               29
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56504_A0 */

#ifdef	BCM_56504_B0
#if	13 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                13
#endif
#if	29 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               29
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56504_B0 */

#ifdef	BCM_56304_B0
#if	15 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                15
#endif
#if	29 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               29
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56304_B0 */

#ifdef	BCM_56314_A0
#if	15 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                15
#endif
#if	29 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               29
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56314_A0 */

#ifdef	BCM_56102_A0
#if	15 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                15
#endif
#if	29 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               29
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56102_A0 */

#ifdef	BCM_56112_A0
#if	15 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                15
#endif
#if	29 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               29
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56112_A0 */

#ifdef	BCM_56800_A0
#if	6 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                6
#endif
#if	21 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               21
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56800_A0 */

#ifdef	BCM_56218_A0
#if	12 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                12
#endif
#if	54 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               54
#endif
#if	47 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               47
#endif
#endif	/* BCM_56218_A0 */

#ifdef	BCM_56514_A0
#if	13 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                13
#endif
#if	29 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               29
#endif
#if	53 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               53
#endif
#endif	/* BCM_56514_A0 */

#ifdef	BCM_56624_A0
#if	15 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                15
#endif
#if	54 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               54
#endif
#if	72 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               72
#endif
#endif	/* BCM_56624_A0 */

#ifdef	BCM_56624_B0
#if	15 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                15
#endif
#if	54 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               54
#endif
#if	72 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               72
#endif
#endif	/* BCM_56624_B0 */

#ifdef	BCM_56680_A0
#if	14 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                14
#endif
#if	48 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               48
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56680_A0 */

#ifdef	BCM_56680_B0
#if	14 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                14
#endif
#if	48 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               48
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56680_B0 */

#ifdef	BCM_56224_A0
#if	10 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                10
#endif
#if	30 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               30
#endif
#if	53 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               53
#endif
#endif	/* BCM_56224_A0 */

#ifdef	BCM_56224_B0
#if	10 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                10
#endif
#if	30 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               30
#endif
#if	53 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               53
#endif
#endif	/* BCM_56224_B0 */

#ifdef	BCM_56820_A0
#if	7 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                7
#endif
#if	29 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               29
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56820_A0 */

#ifdef	BCM_56725_A0
#if	7 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                7
#endif
#if	29 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               29
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56725_A0 */

#ifdef	BCM_53314_A0
#if	10 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                10
#endif
#if	25 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               25
#endif
#if	53 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               53
#endif
#endif	/* BCM_53314_A0 */

#ifdef	BCM_53324_A0
#if	10 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                10
#endif
#if	25 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               25
#endif
#if	53 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               53
#endif
#endif	/* BCM_53324_A0 */

#ifdef	BCM_56634_A0
#if	19 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                19
#endif
#if	57 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               57
#endif
#if	72 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               72
#endif
#endif	/* BCM_56634_A0 */

#ifdef	BCM_56634_B0
#if	19 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                19
#endif
#if	57 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               57
#endif
#if	72 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               72
#endif
#endif	/* BCM_56634_B0 */

#ifdef	BCM_56524_A0
#if	18 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                18
#endif
#if	57 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               57
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56524_A0 */

#ifdef	BCM_56524_B0
#if	18 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                18
#endif
#if	57 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               57
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56524_B0 */

#ifdef	BCM_56685_A0
#if	16 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                16
#endif
#if	57 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               57
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56685_A0 */

#ifdef	BCM_56685_B0
#if	16 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                16
#endif
#if	57 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               57
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56685_B0 */

#ifdef	BCM_56334_A0
#if	12 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                12
#endif
#if	30 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               30
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56334_A0 */

#ifdef	BCM_56334_B0
#if	12 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                12
#endif
#if	30 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               30
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56334_B0 */

#ifdef	BCM_88230_A0
#if	38 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                38
#endif
#if	96 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               96
#endif
#if	42 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               42
#endif
#endif	/* BCM_88230_A0 */

#ifdef	BCM_88230_B0
#if	38 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                38
#endif
#if	96 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               96
#endif
#if	42 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               42
#endif
#endif	/* BCM_88230_B0 */

#ifdef	BCM_88230_C0
#if	38 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                38
#endif
#if	96 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               96
#endif
#if	42 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               42
#endif
#endif	/* BCM_88230_C0 */

#ifdef	BCM_56840_A0
#if	28 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                28
#endif
#if	77 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               77
#endif
#if	59 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               59
#endif
#endif	/* BCM_56840_A0 */

#ifdef	BCM_56840_B0
#if	30 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                30
#endif
#if	74 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               74
#endif
#if	59 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               59
#endif
#endif	/* BCM_56840_B0 */

#ifdef	BCM_56142_A0
#if	12 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                12
#endif
#if	30 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               30
#endif
#if	58 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               58
#endif
#endif	/* BCM_56142_A0 */

#ifdef	BCM_88732_A0
#if	19 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                19
#endif
#if	17 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               17
#endif
#if	62 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               62
#endif
#endif	/* BCM_88732_A0 */

#ifdef	BCM_56440_A0
#if	18 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                18
#endif
#if	39 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               39
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56440_A0 */

#define SOC_MAX_REG_FIELD_BITS          64
#define SOC_MAX_MEM_FIELD_BITS          640
#if	SOC_MAX_REG_FIELD_BITS > SOC_MAX_MEM_FIELD_BITS
#define SOC_MAX_FIELD_BITS              SOC_MAX_REG_FIELD_BITS
#else
#define SOC_MAX_FIELD_BITS              SOC_MAX_MEM_FIELD_BITS
#endif
#define SOC_MAX_MEM_WORDS               BYTES2WORDS(SOC_MAX_MEM_BYTES)
#define SOC_MAX_REG_FIELD_WORDS         BITS2WORDS(SOC_MAX_REG_FIELD_BITS)
#define SOC_MAX_MEM_FIELD_WORDS         BITS2WORDS(SOC_MAX_MEM_FIELD_BITS)
#define SOC_MAX_FIELD_WORDS             BITS2WORDS(SOC_MAX_FIELD_BITS)

#endif	/* !_SOC_ALLENUM_H */
