[09/08 22:39:29      0s] 
[09/08 22:39:29      0s] Cadence Innovus(TM) Implementation System.
[09/08 22:39:29      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[09/08 22:39:29      0s] 
[09/08 22:39:29      0s] Version:	v20.10-p004_1, built Thu May 7 20:02:41 PDT 2020
[09/08 22:39:29      0s] Options:	-log ./log/PD1_20250908_223928.log 
[09/08 22:39:29      0s] Date:		Mon Sep  8 22:39:29 2025
[09/08 22:39:29      0s] Host:		ictc-eda-be-9-ldap-1 (x86_64 w/Linux 5.14.0-570.33.2.el9_6.x86_64) (20cores*40cpus*QEMU Virtual CPU version 2.5+ 16384KB)
[09/08 22:39:29      0s] OS:		Rocky Linux release 9.6 (Blue Onyx)
[09/08 22:39:29      0s] 
[09/08 22:39:29      0s] License:
[09/08 22:39:29      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[09/08 22:39:29      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[09/08 22:39:44     22s] **WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
[09/08 22:39:46     24s] @(#)CDS: Innovus v20.10-p004_1 (64bit) 05/07/2020 20:02 (Linux 2.6.32-431.11.2.el6.x86_64)
[09/08 22:39:46     24s] @(#)CDS: NanoRoute 20.10-p004_1 NR200413-0234/20_10-UB (database version 18.20.505) {superthreading v1.69}
[09/08 22:39:46     24s] @(#)CDS: AAE 20.10-p005 (64bit) 05/07/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[09/08 22:39:46     24s] @(#)CDS: CTE 20.10-p005_1 () Apr 14 2020 09:14:28 ( )
[09/08 22:39:46     24s] @(#)CDS: SYNTECH 20.10-b004_1 () Mar 12 2020 22:18:21 ( )
[09/08 22:39:46     24s] @(#)CDS: CPE v20.10-p006
[09/08 22:39:46     24s] @(#)CDS: IQuantus/TQuantus 19.1.3-s155 (64bit) Sun Nov 3 18:26:52 PST 2019 (Linux 2.6.32-431.11.2.el6.x86_64)
[09/08 22:39:46     24s] @(#)CDS: OA 22.60-p028 Tue Dec  3 14:08:48 2019
[09/08 22:39:46     24s] @(#)CDS: SGN 19.10-d001 (24-May-2019) (64 bit executable, Qt5.9.0)
[09/08 22:39:46     24s] @(#)CDS: RCDB 11.15.0
[09/08 22:39:46     24s] @(#)CDS: STYLUS 20.10-p002_1 (03/12/2020 10:11 PDT)
[09/08 22:39:46     24s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_1201089_ictc-eda-be-9-ldap-1_vantruong_Q5IRdu.

[09/08 22:39:46     24s] Change the soft stacksize limit to 0.2%RAM (514 mbytes). Set global soft_stack_size_limit to change the value.
[09/08 22:39:48     25s] 
[09/08 22:39:48     25s] **INFO:  MMMC transition support version v31-84 
[09/08 22:39:48     25s] 
[09/08 22:39:48     25s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[09/08 22:39:48     25s] <CMD> suppressMessage ENCEXT-2799
[09/08 22:39:48     25s] <CMD> win
[09/08 22:40:00     27s] <CMD> is_common_ui_mode
[09/08 22:40:00     27s] <CMD> restoreDesign /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat croc_chip
[09/08 22:40:00     27s] #% Begin load design ... (date=09/08 22:40:00, mem=659.5M)
[09/08 22:40:01     27s] Set Default Input Pin Transition as 0.1 ps.
[09/08 22:40:01     27s] Loading design 'croc_chip' saved by 'Innovus' '20.10-p004_1' on 'Tue Sep 2 23:24:48 2025'.
[09/08 22:40:01     28s] % Begin Load MMMC data ... (date=09/08 22:40:01, mem=661.6M)
[09/08 22:40:01     28s] % End Load MMMC data ... (date=09/08 22:40:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=661.6M, current mem=661.6M)
[09/08 22:40:01     28s] 
[09/08 22:40:01     28s] Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/sg13g2_tech.lef ...
[09/08 22:40:01     28s] 
[09/08 22:40:01     28s] Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/sg13g2_stdcell_weltap.lef ...
[09/08 22:40:01     28s] Set DBUPerIGU to M1 pitch 480.
[09/08 22:40:01     28s] 
[09/08 22:40:01     28s] Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/RM_IHPSG13_1P_2048x64_c2_bm_bist.lef ...
[09/08 22:40:01     28s] 
[09/08 22:40:01     28s] Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/RM_IHPSG13_1P_4096x8_c3_bm_bist.lef ...
[09/08 22:40:01     28s] 
[09/08 22:40:01     28s] Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/RM_IHPSG13_1P_4096x16_c3_bm_bist.lef ...
[09/08 22:40:01     28s] 
[09/08 22:40:01     28s] Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/RM_IHPSG13_1P_64x64_c2_bm_bist.lef ...
[09/08 22:40:01     28s] 
[09/08 22:40:01     28s] Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/RM_IHPSG13_1P_1024x16_c2_bm_bist.lef ...
[09/08 22:40:01     28s] 
[09/08 22:40:01     28s] Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/RM_IHPSG13_1P_256x48_c2_bm_bist.lef ...
[09/08 22:40:01     28s] 
[09/08 22:40:01     28s] Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/RM_IHPSG13_1P_1024x64_c2_bm_bist.lef ...
[09/08 22:40:01     28s] 
[09/08 22:40:01     28s] Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/RM_IHPSG13_1P_1024x8_c2_bm_bist.lef ...
[09/08 22:40:02     28s] 
[09/08 22:40:02     28s] Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/RM_IHPSG13_1P_256x64_c2_bm_bist.lef ...
[09/08 22:40:02     28s] 
[09/08 22:40:02     28s] Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/RM_IHPSG13_1P_512x64_c2_bm_bist.lef ...
[09/08 22:40:02     28s] 
[09/08 22:40:02     28s] Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/sg13g2_io_notracks.lef ...
[09/08 22:40:02     28s] 
[09/08 22:40:02     28s] Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/sg13g2_io.lef ...
[09/08 22:40:02     28s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Corner' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/08 22:40:02     28s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/08 22:40:02     28s] Type 'man IMPLF-58' for more detail.
[09/08 22:40:02     28s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler200' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/08 22:40:02     28s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/08 22:40:02     28s] Type 'man IMPLF-58' for more detail.
[09/08 22:40:02     28s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler400' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/08 22:40:02     28s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/08 22:40:02     28s] Type 'man IMPLF-58' for more detail.
[09/08 22:40:02     28s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler1000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/08 22:40:02     28s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/08 22:40:02     28s] Type 'man IMPLF-58' for more detail.
[09/08 22:40:02     28s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler2000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/08 22:40:02     28s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/08 22:40:02     28s] Type 'man IMPLF-58' for more detail.
[09/08 22:40:02     28s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler4000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/08 22:40:02     28s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/08 22:40:02     28s] Type 'man IMPLF-58' for more detail.
[09/08 22:40:02     28s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler10000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/08 22:40:02     28s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/08 22:40:02     28s] Type 'man IMPLF-58' for more detail.
[09/08 22:40:02     28s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadIn' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/08 22:40:02     28s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/08 22:40:02     28s] Type 'man IMPLF-58' for more detail.
[09/08 22:40:02     28s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadOut4mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/08 22:40:02     28s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/08 22:40:02     28s] Type 'man IMPLF-58' for more detail.
[09/08 22:40:02     28s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadOut16mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/08 22:40:02     28s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/08 22:40:02     28s] Type 'man IMPLF-58' for more detail.
[09/08 22:40:02     28s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadOut30mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/08 22:40:02     28s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/08 22:40:02     28s] Type 'man IMPLF-58' for more detail.
[09/08 22:40:02     28s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadTriOut4mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/08 22:40:02     28s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/08 22:40:02     28s] Type 'man IMPLF-58' for more detail.
[09/08 22:40:02     28s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadTriOut16mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/08 22:40:02     28s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/08 22:40:02     28s] Type 'man IMPLF-58' for more detail.
[09/08 22:40:02     28s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadTriOut30mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/08 22:40:02     28s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/08 22:40:02     28s] Type 'man IMPLF-58' for more detail.
[09/08 22:40:02     28s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadInOut4mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/08 22:40:02     28s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/08 22:40:02     28s] Type 'man IMPLF-58' for more detail.
[09/08 22:40:02     28s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadInOut16mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/08 22:40:02     28s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/08 22:40:02     28s] Type 'man IMPLF-58' for more detail.
[09/08 22:40:02     28s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadInOut30mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/08 22:40:02     28s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/08 22:40:02     28s] Type 'man IMPLF-58' for more detail.
[09/08 22:40:02     28s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadAnalog' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/08 22:40:02     28s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/08 22:40:02     28s] Type 'man IMPLF-58' for more detail.
[09/08 22:40:02     28s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadIOVss' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/08 22:40:02     28s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/08 22:40:02     28s] Type 'man IMPLF-58' for more detail.
[09/08 22:40:02     28s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadIOVdd' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/08 22:40:02     28s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/08 22:40:02     28s] Type 'man IMPLF-58' for more detail.
[09/08 22:40:02     28s] **WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
[09/08 22:40:02     28s] To increase the message display limit, refer to the product command reference manual.
[09/08 22:40:02     28s] 
[09/08 22:40:02     28s] Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/bondpad_70x70.lef ...
[09/08 22:40:02     28s] **WARN: (IMPLF-61):	22 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[09/08 22:40:02     28s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/08 22:40:02     28s] Type 'man IMPLF-61' for more detail.
[09/08 22:40:02     28s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadAnalog' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 22:40:02     28s] Type 'man IMPLF-201' for more detail.
[09/08 22:40:02     28s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadAnalog' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 22:40:02     28s] Type 'man IMPLF-200' for more detail.
[09/08 22:40:02     28s] **WARN: (IMPLF-201):	Pin 'padres' in macro 'sg13g2_IOPadAnalog' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 22:40:02     28s] Type 'man IMPLF-201' for more detail.
[09/08 22:40:02     28s] **WARN: (IMPLF-200):	Pin 'padres' in macro 'sg13g2_IOPadAnalog' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 22:40:02     28s] Type 'man IMPLF-200' for more detail.
[09/08 22:40:02     28s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 22:40:02     28s] Type 'man IMPLF-200' for more detail.
[09/08 22:40:02     28s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 22:40:02     28s] Type 'man IMPLF-200' for more detail.
[09/08 22:40:02     28s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 22:40:02     28s] Type 'man IMPLF-201' for more detail.
[09/08 22:40:02     28s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 22:40:02     28s] Type 'man IMPLF-201' for more detail.
[09/08 22:40:02     28s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 22:40:02     28s] Type 'man IMPLF-200' for more detail.
[09/08 22:40:02     28s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 22:40:02     28s] Type 'man IMPLF-200' for more detail.
[09/08 22:40:02     28s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 22:40:02     28s] Type 'man IMPLF-200' for more detail.
[09/08 22:40:02     28s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 22:40:02     28s] Type 'man IMPLF-201' for more detail.
[09/08 22:40:02     28s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 22:40:02     28s] Type 'man IMPLF-201' for more detail.
[09/08 22:40:02     28s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 22:40:02     28s] Type 'man IMPLF-200' for more detail.
[09/08 22:40:02     28s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 22:40:02     28s] Type 'man IMPLF-200' for more detail.
[09/08 22:40:02     28s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 22:40:02     28s] Type 'man IMPLF-200' for more detail.
[09/08 22:40:02     28s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 22:40:02     28s] Type 'man IMPLF-201' for more detail.
[09/08 22:40:02     28s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 22:40:02     28s] Type 'man IMPLF-201' for more detail.
[09/08 22:40:02     28s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 22:40:02     28s] Type 'man IMPLF-200' for more detail.
[09/08 22:40:02     28s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 22:40:02     28s] Type 'man IMPLF-200' for more detail.
[09/08 22:40:02     28s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 22:40:02     28s] Type 'man IMPLF-200' for more detail.
[09/08 22:40:02     28s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 22:40:02     28s] Type 'man IMPLF-201' for more detail.
[09/08 22:40:02     28s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 22:40:02     28s] Type 'man IMPLF-200' for more detail.
[09/08 22:40:02     28s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 22:40:02     28s] Type 'man IMPLF-200' for more detail.
[09/08 22:40:02     28s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 22:40:02     28s] Type 'man IMPLF-200' for more detail.
[09/08 22:40:02     28s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 22:40:02     28s] Type 'man IMPLF-201' for more detail.
[09/08 22:40:02     28s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 22:40:02     28s] Type 'man IMPLF-200' for more detail.
[09/08 22:40:02     28s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 22:40:02     28s] Type 'man IMPLF-200' for more detail.
[09/08 22:40:02     28s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 22:40:02     28s] Type 'man IMPLF-200' for more detail.
[09/08 22:40:02     28s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 22:40:02     28s] Type 'man IMPLF-201' for more detail.
[09/08 22:40:02     28s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 22:40:02     28s] Type 'man IMPLF-200' for more detail.
[09/08 22:40:02     28s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[09/08 22:40:02     28s] To increase the message display limit, refer to the product command reference manual.
[09/08 22:40:02     28s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 22:40:02     28s] Type 'man IMPLF-201' for more detail.
[09/08 22:40:02     28s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 22:40:02     28s] Type 'man IMPLF-201' for more detail.
[09/08 22:40:02     28s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 22:40:02     28s] Type 'man IMPLF-201' for more detail.
[09/08 22:40:02     28s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadIn' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 22:40:02     28s] Type 'man IMPLF-201' for more detail.
[09/08 22:40:02     28s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadIn' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 22:40:02     28s] Type 'man IMPLF-201' for more detail.
[09/08 22:40:02     28s] 
[09/08 22:40:02     28s] viaInitial starts at Mon Sep  8 22:40:02 2025
viaInitial ends at Mon Sep  8 22:40:02 2025

##  Check design process and node:  
##  Both design process and tech node are not set.

[09/08 22:40:02     28s] Loading view definition file from /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/viewDefinition.tcl
[09/08 22:40:02     28s] Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/sg13g2_stdcell_slow_1p08V_125C.lib' ...
[09/08 22:40:02     28s] Read 78 cells in library 'sg13g2_stdcell_slow_1p08V_125C' 
[09/08 22:40:02     28s] Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_slow_1p35V_3p0V_125C.lib' ...
[09/08 22:40:02     28s] Read 14 cells in library 'sg13g2_io_slow_1p35V_3p0V_125C' 
[09/08 22:40:02     28s] Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_slow_1p08V_3p0V_125C.lib' ...
[09/08 22:40:02     28s] Read 14 cells in library 'sg13g2_io_slow_1p08V_3p0V_125C' 
[09/08 22:40:02     28s] Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_slow_1p08V_125C.lib' ...
[09/08 22:40:02     28s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_slow_1p08V_125C.lib)
[09/08 22:40:02     28s] Read 1 cells in library 'RM_IHPSG13_1P_1024x64_c2_bm_bist_slow_1p08V_125C' 
[09/08 22:40:02     28s] Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_slow_1p08V_125C.lib' ...
[09/08 22:40:02     28s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_2048x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_slow_1p08V_125C.lib)
[09/08 22:40:02     28s] Read 1 cells in library 'RM_IHPSG13_1P_2048x64_c2_bm_bist_slow_1p08V_125C' 
[09/08 22:40:02     28s] Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_slow_1p08V_125C.lib' ...
[09/08 22:40:02     28s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_4096x8_c3_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_slow_1p08V_125C.lib)
[09/08 22:40:02     28s] Read 1 cells in library 'RM_IHPSG13_1P_4096x8_c3_bm_bist_slow_1p08V_125C' 
[09/08 22:40:02     28s] Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_slow_1p08V_125C.lib' ...
[09/08 22:40:02     28s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x16_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_slow_1p08V_125C.lib)
[09/08 22:40:02     28s] Read 1 cells in library 'RM_IHPSG13_1P_1024x16_c2_bm_bist_slow_1p08V_125C' 
[09/08 22:40:02     28s] Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_slow_1p08V_125C.lib' ...
[09/08 22:40:02     28s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_256x48_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_slow_1p08V_125C.lib)
[09/08 22:40:02     28s] Read 1 cells in library 'RM_IHPSG13_1P_256x48_c2_bm_bist_slow_1p08V_125C' 
[09/08 22:40:02     28s] Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_slow_1p08V_125C.lib' ...
[09/08 22:40:02     28s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_512x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_slow_1p08V_125C.lib)
[09/08 22:40:02     28s] Read 1 cells in library 'RM_IHPSG13_1P_512x64_c2_bm_bist_slow_1p08V_125C' 
[09/08 22:40:02     28s] Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_slow_1p08V_125C.lib' ...
[09/08 22:40:02     28s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_256x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_slow_1p08V_125C.lib)
[09/08 22:40:02     28s] Read 1 cells in library 'RM_IHPSG13_1P_256x64_c2_bm_bist_slow_1p08V_125C' 
[09/08 22:40:02     28s] Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_slow_1p08V_125C.lib' ...
[09/08 22:40:02     28s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x8_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_slow_1p08V_125C.lib)
[09/08 22:40:02     28s] Read 1 cells in library 'RM_IHPSG13_1P_1024x8_c2_bm_bist_slow_1p08V_125C' 
[09/08 22:40:02     28s] Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_slow_1p08V_125C.lib' ...
[09/08 22:40:02     29s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_4096x16_c3_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_slow_1p08V_125C.lib)
[09/08 22:40:02     29s] Read 1 cells in library 'RM_IHPSG13_1P_4096x16_c3_bm_bist_slow_1p08V_125C' 
[09/08 22:40:02     29s] Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_slow_1p08V_125C.lib' ...
[09/08 22:40:02     29s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_64x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_slow_1p08V_125C.lib)
[09/08 22:40:02     29s] Read 1 cells in library 'RM_IHPSG13_1P_64x64_c2_bm_bist_slow_1p08V_125C' 
[09/08 22:40:02     29s] Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/sg13g2_stdcell_fast_1p32V_m40C.lib' ...
[09/08 22:40:02     29s] Read 78 cells in library 'sg13g2_stdcell_fast_1p32V_m40C' 
[09/08 22:40:02     29s] Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_fast_1p32V_3p6V_m40C.lib' ...
[09/08 22:40:02     29s] Read 14 cells in library 'sg13g2_io_fast_1p32V_3p6V_m40C' 
[09/08 22:40:02     29s] Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_fast_1p65V_3p6V_m40C.lib' ...
[09/08 22:40:02     29s] Read 14 cells in library 'sg13g2_io_fast_1p65V_3p6V_m40C' 
[09/08 22:40:02     29s] Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_fast_1p32V_m55C.lib' ...
[09/08 22:40:02     29s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_2048x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_fast_1p32V_m55C.lib)
[09/08 22:40:02     29s] Read 1 cells in library 'RM_IHPSG13_1P_2048x64_c2_bm_bist_fast_1p32V_m55C' 
[09/08 22:40:02     29s] Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_fast_1p32V_m55C.lib' ...
[09/08 22:40:02     29s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_4096x16_c3_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_fast_1p32V_m55C.lib)
[09/08 22:40:02     29s] Read 1 cells in library 'RM_IHPSG13_1P_4096x16_c3_bm_bist_fast_1p32V_m55C' 
[09/08 22:40:02     29s] Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_fast_1p32V_m55C.lib' ...
[09/08 22:40:02     29s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_64x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_fast_1p32V_m55C.lib)
[09/08 22:40:02     29s] Read 1 cells in library 'RM_IHPSG13_1P_64x64_c2_bm_bist_fast_1p32V_m55C' 
[09/08 22:40:02     29s] Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_fast_1p32V_m55C.lib' ...
[09/08 22:40:02     29s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x8_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_fast_1p32V_m55C.lib)
[09/08 22:40:02     29s] Read 1 cells in library 'RM_IHPSG13_1P_1024x8_c2_bm_bist_fast_1p32V_m55C' 
[09/08 22:40:02     29s] Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_fast_1p32V_m55C.lib' ...
[09/08 22:40:02     29s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_256x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_fast_1p32V_m55C.lib)
[09/08 22:40:02     29s] Read 1 cells in library 'RM_IHPSG13_1P_256x64_c2_bm_bist_fast_1p32V_m55C' 
[09/08 22:40:02     29s] Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_fast_1p32V_m55C.lib' ...
[09/08 22:40:02     29s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_256x48_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_fast_1p32V_m55C.lib)
[09/08 22:40:02     29s] Read 1 cells in library 'RM_IHPSG13_1P_256x48_c2_bm_bist_fast_1p32V_m55C' 
[09/08 22:40:02     29s] Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_fast_1p32V_m55C.lib' ...
[09/08 22:40:03     29s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_fast_1p32V_m55C.lib)
[09/08 22:40:03     29s] Read 1 cells in library 'RM_IHPSG13_1P_1024x64_c2_bm_bist_fast_1p32V_m55C' 
[09/08 22:40:03     29s] Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_fast_1p32V_m55C.lib' ...
[09/08 22:40:03     29s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_4096x8_c3_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_fast_1p32V_m55C.lib)
[09/08 22:40:03     29s] Read 1 cells in library 'RM_IHPSG13_1P_4096x8_c3_bm_bist_fast_1p32V_m55C' 
[09/08 22:40:03     29s] Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_fast_1p32V_m55C.lib' ...
[09/08 22:40:03     29s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x16_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_fast_1p32V_m55C.lib)
[09/08 22:40:03     29s] Read 1 cells in library 'RM_IHPSG13_1P_1024x16_c2_bm_bist_fast_1p32V_m55C' 
[09/08 22:40:03     29s] Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_fast_1p32V_m55C.lib' ...
[09/08 22:40:03     29s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_512x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_fast_1p32V_m55C.lib)
[09/08 22:40:03     29s] Read 1 cells in library 'RM_IHPSG13_1P_512x64_c2_bm_bist_fast_1p32V_m55C' 
[09/08 22:40:03     29s] Ending "PreSetAnalysisView" (total cpu=0:00:01.6, real=0:00:01.0, peak res=726.4M, current mem=683.2M)
[09/08 22:40:03     29s] *** End library_loading (cpu=0.03min, real=0.02min, mem=36.4M, fe_cpu=0.50min, fe_real=0.57min, fe_mem=712.3M) ***
[09/08 22:40:03     29s] % Begin Load netlist data ... (date=09/08 22:40:03, mem=683.5M)
[09/08 22:40:03     29s] *** Begin netlist parsing (mem=712.3M) ***
[09/08 22:40:03     29s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_xor2_1' is defined in LEF but not in the timing library.
[09/08 22:40:03     29s] Type 'man IMPVL-159' for more detail.
[09/08 22:40:03     29s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_xor2_1' is defined in LEF but not in the timing library.
[09/08 22:40:03     29s] Type 'man IMPVL-159' for more detail.
[09/08 22:40:03     29s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_xnor2_1' is defined in LEF but not in the timing library.
[09/08 22:40:03     29s] Type 'man IMPVL-159' for more detail.
[09/08 22:40:03     29s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_xnor2_1' is defined in LEF but not in the timing library.
[09/08 22:40:03     29s] Type 'man IMPVL-159' for more detail.
[09/08 22:40:03     29s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_tielo' is defined in LEF but not in the timing library.
[09/08 22:40:03     29s] Type 'man IMPVL-159' for more detail.
[09/08 22:40:03     29s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_tielo' is defined in LEF but not in the timing library.
[09/08 22:40:03     29s] Type 'man IMPVL-159' for more detail.
[09/08 22:40:03     29s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_tiehi' is defined in LEF but not in the timing library.
[09/08 22:40:03     29s] Type 'man IMPVL-159' for more detail.
[09/08 22:40:03     29s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_tiehi' is defined in LEF but not in the timing library.
[09/08 22:40:03     29s] Type 'man IMPVL-159' for more detail.
[09/08 22:40:03     29s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_slgcp_1' is defined in LEF but not in the timing library.
[09/08 22:40:03     29s] Type 'man IMPVL-159' for more detail.
[09/08 22:40:03     29s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_slgcp_1' is defined in LEF but not in the timing library.
[09/08 22:40:03     29s] Type 'man IMPVL-159' for more detail.
[09/08 22:40:03     29s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_sighold' is defined in LEF but not in the timing library.
[09/08 22:40:03     29s] Type 'man IMPVL-159' for more detail.
[09/08 22:40:03     29s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_sighold' is defined in LEF but not in the timing library.
[09/08 22:40:03     29s] Type 'man IMPVL-159' for more detail.
[09/08 22:40:03     29s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_sdfbbp_1' is defined in LEF but not in the timing library.
[09/08 22:40:03     29s] Type 'man IMPVL-159' for more detail.
[09/08 22:40:03     29s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_sdfbbp_1' is defined in LEF but not in the timing library.
[09/08 22:40:03     29s] Type 'man IMPVL-159' for more detail.
[09/08 22:40:03     29s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or4_2' is defined in LEF but not in the timing library.
[09/08 22:40:03     29s] Type 'man IMPVL-159' for more detail.
[09/08 22:40:03     29s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or4_2' is defined in LEF but not in the timing library.
[09/08 22:40:03     29s] Type 'man IMPVL-159' for more detail.
[09/08 22:40:03     29s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or4_1' is defined in LEF but not in the timing library.
[09/08 22:40:03     29s] Type 'man IMPVL-159' for more detail.
[09/08 22:40:03     29s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or4_1' is defined in LEF but not in the timing library.
[09/08 22:40:03     29s] Type 'man IMPVL-159' for more detail.
[09/08 22:40:03     29s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or3_2' is defined in LEF but not in the timing library.
[09/08 22:40:03     29s] Type 'man IMPVL-159' for more detail.
[09/08 22:40:03     29s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or3_2' is defined in LEF but not in the timing library.
[09/08 22:40:03     29s] Type 'man IMPVL-159' for more detail.
[09/08 22:40:03     29s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[09/08 22:40:03     29s] To increase the message display limit, refer to the product command reference manual.
[09/08 22:40:03     29s] Created 102 new cells from 26 timing libraries.
[09/08 22:40:03     29s] Reading netlist ...
[09/08 22:40:03     29s] Backslashed names will retain backslash and a trailing blank character.
[09/08 22:40:03     29s] Reading verilogBinary netlist '/ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/croc_chip.v.bin'
[09/08 22:40:03     29s] Reading binary database version 2 in 1-threaded mode
[09/08 22:40:03     30s] 
[09/08 22:40:03     30s] *** Memory Usage v#1 (Current mem = 730.289M, initial mem = 273.906M) ***
[09/08 22:40:03     30s] *** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=730.3M) ***
[09/08 22:40:03     30s] % End Load netlist data ... (date=09/08 22:40:03, total cpu=0:00:00.3, real=0:00:00.0, peak res=703.7M, current mem=703.7M)
[09/08 22:40:03     30s] Set top cell to croc_chip.
[09/08 22:40:03     30s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/08 22:40:03     30s] Type 'man IMPTS-282' for more detail.
[09/08 22:40:03     30s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/08 22:40:03     30s] Type 'man IMPTS-282' for more detail.
[09/08 22:40:03     30s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/08 22:40:03     30s] Type 'man IMPTS-282' for more detail.
[09/08 22:40:03     30s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/08 22:40:03     30s] Type 'man IMPTS-282' for more detail.
[09/08 22:40:03     30s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/08 22:40:03     30s] Type 'man IMPTS-282' for more detail.
[09/08 22:40:03     30s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/08 22:40:03     30s] Type 'man IMPTS-282' for more detail.
[09/08 22:40:03     30s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadIn' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/08 22:40:03     30s] Type 'man IMPTS-282' for more detail.
[09/08 22:40:03     30s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/08 22:40:03     30s] Type 'man IMPTS-282' for more detail.
[09/08 22:40:03     30s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/08 22:40:03     30s] Type 'man IMPTS-282' for more detail.
[09/08 22:40:03     30s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/08 22:40:03     30s] Type 'man IMPTS-282' for more detail.
[09/08 22:40:03     30s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/08 22:40:03     30s] Type 'man IMPTS-282' for more detail.
[09/08 22:40:03     30s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/08 22:40:03     30s] Type 'man IMPTS-282' for more detail.
[09/08 22:40:03     30s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/08 22:40:03     30s] Type 'man IMPTS-282' for more detail.
[09/08 22:40:03     30s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadIn' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/08 22:40:03     30s] Type 'man IMPTS-282' for more detail.
[09/08 22:40:03     30s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/08 22:40:03     30s] Type 'man IMPTS-282' for more detail.
[09/08 22:40:03     30s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/08 22:40:03     30s] Type 'man IMPTS-282' for more detail.
[09/08 22:40:03     30s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/08 22:40:03     30s] Type 'man IMPTS-282' for more detail.
[09/08 22:40:03     30s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/08 22:40:03     30s] Type 'man IMPTS-282' for more detail.
[09/08 22:40:03     30s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/08 22:40:03     30s] Type 'man IMPTS-282' for more detail.
[09/08 22:40:03     30s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/08 22:40:03     30s] Type 'man IMPTS-282' for more detail.
[09/08 22:40:03     30s] **WARN: (EMS-27):	Message (IMPTS-282) has exceeded the current message display limit of 20.
[09/08 22:40:03     30s] To increase the message display limit, refer to the product command reference manual.
[09/08 22:40:03     30s] Hooked 232 DB cells to tlib cells.
[09/08 22:40:03     30s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=715.9M, current mem=715.9M)
[09/08 22:40:03     30s] 1 empty module found.
[09/08 22:40:03     30s] Starting recursive module instantiation check.
[09/08 22:40:03     30s] No recursion found.
[09/08 22:40:03     30s] Building hierarchical netlist for Cell croc_chip ...
[09/08 22:40:03     30s] *** Netlist is unique.
[09/08 22:40:03     30s] Setting Std. cell height to 3780 DBU (smallest netlist inst).
[09/08 22:40:03     30s] ** info: there are 329 modules.
[09/08 22:40:03     30s] ** info: there are 43966 stdCell insts.
[09/08 22:40:03     30s] ** info: there are 64 Pad insts.
[09/08 22:40:03     30s] ** info: there are 2 macros.
[09/08 22:40:03     30s] 
[09/08 22:40:03     30s] *** Memory Usage v#1 (Current mem = 790.203M, initial mem = 273.906M) ***
[09/08 22:40:03     30s] *info: set bottom ioPad orient R0
[09/08 22:40:03     30s] Initializing I/O assignment ...
[09/08 22:40:03     30s] Adjusting Core to Bottom to: 168.1800.
[09/08 22:40:03     30s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[09/08 22:40:03     30s] Type 'man IMPFP-3961' for more detail.
[09/08 22:40:03     30s] Adjust TopMetal1 preferred direction offset from 1.64 to 0.
[09/08 22:40:03     30s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[09/08 22:40:03     30s] Set Default Net Delay as 1000 ps.
[09/08 22:40:03     30s] Set Default Net Load as 0.5 pF. 
[09/08 22:40:03     30s] Set Default Input Pin Transition as 0.1 ps.
[09/08 22:40:04     30s] Loading preference file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/gui.pref.tcl ...
[09/08 22:40:04     30s] ##  Process: 130           (User Set)               
[09/08 22:40:04     30s] ##     Node: (not set)                           
[09/08 22:40:04     30s] 
##  Check design process and node:  
##  Design tech node is not set.

[09/08 22:40:04     30s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[09/08 22:40:04     30s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[09/08 22:40:04     30s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[09/08 22:40:04     30s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[09/08 22:40:04     30s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[09/08 22:40:04     30s] **WARN: (IMPOPT-3602):	The specified path group name reg2reg is not defined.
[09/08 22:40:04     30s] Type 'man IMPOPT-3602' for more detail.
[09/08 22:40:04     30s] Effort level <high> specified for reg2reg path_group
[09/08 22:40:04     30s] **WARN: (IMPOPT-3602):	The specified path group name reg2out is not defined.
[09/08 22:40:04     30s] Type 'man IMPOPT-3602' for more detail.
[09/08 22:40:04     30s] Effort level <low> specified for reg2out path_group
[09/08 22:40:04     30s] **WARN: (IMPOPT-3602):	The specified path group name reg2mem is not defined.
[09/08 22:40:04     30s] Type 'man IMPOPT-3602' for more detail.
[09/08 22:40:04     30s] Effort level <high> specified for reg2mem path_group
[09/08 22:40:04     30s] **WARN: (IMPOPT-3602):	The specified path group name mem2reg is not defined.
[09/08 22:40:04     30s] Type 'man IMPOPT-3602' for more detail.
[09/08 22:40:04     30s] Effort level <high> specified for mem2reg path_group
[09/08 22:40:04     30s] **WARN: (IMPOPT-3602):	The specified path group name in2reg is not defined.
[09/08 22:40:04     30s] Type 'man IMPOPT-3602' for more detail.
[09/08 22:40:04     30s] Effort level <low> specified for in2reg path_group
[09/08 22:40:04     30s] **WARN: (IMPOPT-3602):	The specified path group name in2out is not defined.
[09/08 22:40:04     30s] Type 'man IMPOPT-3602' for more detail.
[09/08 22:40:04     30s] Effort level <low> specified for in2out path_group
[09/08 22:40:04     31s] **WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[09/08 22:40:04     31s] **WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[09/08 22:40:04     31s] **WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
[09/08 22:40:04     31s] **WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
[09/08 22:40:04     31s] **WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
[09/08 22:40:04     31s] **WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
[09/08 22:40:04     31s] **WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
[09/08 22:40:04     31s] **WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
[09/08 22:40:04     31s] Change floorplan default-technical-site to 'CoreSite'.
[09/08 22:40:04     31s] Extraction setup Delayed 
[09/08 22:40:04     31s] *Info: initialize multi-corner CTS.
[09/08 22:40:04     31s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=933.3M, current mem=765.4M)
[09/08 22:40:04     31s] Creating Cell Server ...(0, 1, 1, 1)
[09/08 22:40:04     31s] Summary for sequential cells identification: 
[09/08 22:40:04     31s]   Identified SBFF number: 3
[09/08 22:40:04     31s]   Identified MBFF number: 0
[09/08 22:40:04     31s]   Identified SB Latch number: 0
[09/08 22:40:04     31s]   Identified MB Latch number: 0
[09/08 22:40:04     31s]   Not identified SBFF number: 0
[09/08 22:40:04     31s]   Not identified MBFF number: 0
[09/08 22:40:04     31s]   Not identified SB Latch number: 0
[09/08 22:40:04     31s]   Not identified MB Latch number: 0
[09/08 22:40:04     31s]   Number of sequential cells which are not FFs: 7
[09/08 22:40:04     31s] Total number of combinational cells: 62
[09/08 22:40:04     31s] Total number of sequential cells: 10
[09/08 22:40:04     31s] Total number of tristate cells: 6
[09/08 22:40:04     31s] Total number of level shifter cells: 0
[09/08 22:40:04     31s] Total number of power gating cells: 0
[09/08 22:40:04     31s] Total number of isolation cells: 0
[09/08 22:40:04     31s] Total number of power switch cells: 0
[09/08 22:40:04     31s] Total number of pulse generator cells: 0
[09/08 22:40:04     31s] Total number of always on buffers: 0
[09/08 22:40:04     31s] Total number of retention cells: 0
[09/08 22:40:04     31s] List of usable buffers: sg13g2_buf_1 sg13g2_buf_16 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8
[09/08 22:40:04     31s] Total number of usable buffers: 5
[09/08 22:40:04     31s] List of unusable buffers:
[09/08 22:40:04     31s] Total number of unusable buffers: 0
[09/08 22:40:04     31s] List of usable inverters: sg13g2_inv_1 sg13g2_inv_16 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8
[09/08 22:40:04     31s] Total number of usable inverters: 5
[09/08 22:40:04     31s] List of unusable inverters:
[09/08 22:40:04     31s] Total number of unusable inverters: 0
[09/08 22:40:04     31s] List of identified usable delay cells: sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1
[09/08 22:40:04     31s] Total number of identified usable delay cells: 3
[09/08 22:40:04     31s] List of identified unusable delay cells:
[09/08 22:40:04     31s] Total number of identified unusable delay cells: 0
[09/08 22:40:04     31s] Creating Cell Server, finished. 
[09/08 22:40:04     31s] 
[09/08 22:40:04     31s] Deleting Cell Server ...
[09/08 22:40:04     31s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=937.7M, current mem=937.7M)
[09/08 22:40:04     31s] Creating Cell Server ...(0, 0, 0, 0)
[09/08 22:40:04     31s] Summary for sequential cells identification: 
[09/08 22:40:04     31s]   Identified SBFF number: 3
[09/08 22:40:04     31s]   Identified MBFF number: 0
[09/08 22:40:04     31s]   Identified SB Latch number: 0
[09/08 22:40:04     31s]   Identified MB Latch number: 0
[09/08 22:40:04     31s]   Not identified SBFF number: 0
[09/08 22:40:04     31s]   Not identified MBFF number: 0
[09/08 22:40:04     31s]   Not identified SB Latch number: 0
[09/08 22:40:04     31s]   Not identified MB Latch number: 0
[09/08 22:40:04     31s]   Number of sequential cells which are not FFs: 7
[09/08 22:40:04     31s]  Visiting view : func_view_wc
[09/08 22:40:04     31s]    : PowerDomain = none : Weighted F : unweighted  = 37.70 (1.000) with rcCorner = 0
[09/08 22:40:04     31s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[09/08 22:40:04     31s]  Visiting view : func_view_bc
[09/08 22:40:04     31s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 0
[09/08 22:40:04     31s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[09/08 22:40:04     31s]  Setting StdDelay to 37.70
[09/08 22:40:04     31s] Creating Cell Server, finished. 
[09/08 22:40:04     31s] 
[09/08 22:40:04     31s] % Begin Load MMMC data ... (date=09/08 22:40:04, mem=937.7M)
[09/08 22:40:04     31s] % End Load MMMC data ... (date=09/08 22:40:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=937.7M, current mem=937.7M)
[09/08 22:40:04     31s] Reading floorplan file - /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/croc_chip.fp.gz (mem = 971.3M).
[09/08 22:40:04     31s] % Begin Load floorplan data ... (date=09/08 22:40:04, mem=938.6M)
[09/08 22:40:04     31s] *info: reset 50810 existing net BottomPreferredLayer and AvoidDetour
[09/08 22:40:04     31s] Deleting old partition specification.
[09/08 22:40:04     31s] Set FPlanBox to (0 0 1840320 1840020)
[09/08 22:40:04     31s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[09/08 22:40:04     31s] Type 'man IMPFP-3961' for more detail.
[09/08 22:40:04     31s] Adjust TopMetal1 preferred direction offset from 1.64 to 0.
[09/08 22:40:04     31s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[09/08 22:40:04     31s]  ... processed partition successfully.
[09/08 22:40:04     31s] Reading binary special route file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/croc_chip.fp.spr.gz (Created by Innovus v20.10-p004_1 on Tue Sep  2 23:24:42 2025, version: 1)
[09/08 22:40:04     31s] Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=943.9M, current mem=943.9M)
[09/08 22:40:04     31s] There are 64 io inst loaded
[09/08 22:40:04     31s] There are 241 nets with weight being set
[09/08 22:40:04     31s] There are 241 nets with bottomPreferredRoutingLayer being set
[09/08 22:40:04     31s] There are 241 nets with avoidDetour being set
[09/08 22:40:05     31s] Extracting standard cell pins and blockage ...... 
[09/08 22:40:05     31s] **WARN: (IMPTR-2104):	Layer M6: Pitch=2280 is less than min width=1640 + min spacing=1640.
[09/08 22:40:05     31s] Temporarily expand pitch on layer M6 from 2280 to 4560 (2x).
[09/08 22:40:05     31s] **WARN: (IMPTR-2108):	For layer M6, the gaps of 729 out of 729 tracks are narrower than 3.280um (space 1.640 + width 1.640).
[09/08 22:40:05     31s] Type 'man IMPTR-2108' for more detail.
[09/08 22:40:05     31s]  As a result, your trialRoute congestion could be incorrect.
[09/08 22:40:05     31s] Pin and blockage extraction finished
[09/08 22:40:05     31s] % End Load floorplan data ... (date=09/08 22:40:05, total cpu=0:00:00.2, real=0:00:01.0, peak res=944.9M, current mem=944.9M)
[09/08 22:40:05     31s] Reading congestion map file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/croc_chip.route.congmap.gz ...
[09/08 22:40:05     31s] % Begin Load SymbolTable ... (date=09/08 22:40:05, mem=945.2M)
[09/08 22:40:05     31s] Suppress "**WARN ..." messages.
[09/08 22:40:05     31s] routingBox: (480 240) (1840000 1839840)
[09/08 22:40:05     31s] coreBox:    (348000 348000) (1492320 1492020)
[09/08 22:40:05     31s] Un-suppress "**WARN ..." messages.
[09/08 22:40:05     31s] % End Load SymbolTable ... (date=09/08 22:40:05, total cpu=0:00:00.2, real=0:00:00.0, peak res=957.6M, current mem=957.6M)
[09/08 22:40:05     31s] Loading place ...
[09/08 22:40:05     31s] % Begin Load placement data ... (date=09/08 22:40:05, mem=957.6M)
[09/08 22:40:05     31s] Reading placement file - /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/croc_chip.place.gz.
[09/08 22:40:05     31s] ** Reading stdCellPlacement_binary (Created by Innovus v20.10-p004_1 on Tue Sep  2 23:24:42 2025, version# 2) ...
[09/08 22:40:05     31s] Read Views for adaptive view pruning ...
[09/08 22:40:05     31s] Read 0 views from Binary DB for adaptive view pruning
[09/08 22:40:05     31s] *** Checked 6 GNC rules.
[09/08 22:40:05     31s] *** applyConnectGlobalNets disabled.
[09/08 22:40:05     32s] *** Completed restorePlace (cpu=0:00:00.1 real=0:00:00.0 mem=997.0M) ***
[09/08 22:40:05     32s] Total net length = 1.814e+06 (8.980e+05 9.162e+05) (ext = 0.000e+00)
[09/08 22:40:05     32s] % End Load placement data ... (date=09/08 22:40:05, total cpu=0:00:00.1, real=0:00:00.0, peak res=967.4M, current mem=964.5M)
[09/08 22:40:05     32s] Reading PG file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/croc_chip.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on       Tue Sep  2 23:24:42 2025)
[09/08 22:40:05     32s] *** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=994.0M) ***
[09/08 22:40:05     32s] % Begin Load routing data ... (date=09/08 22:40:05, mem=965.4M)
[09/08 22:40:05     32s] Reading routing file - /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/croc_chip.route.gz.
[09/08 22:40:05     32s] Reading Innovus routing data (Created by Innovus v20.10-p004_1 on Tue Sep  2 23:24:42 2025 Format: 20.1) ...
[09/08 22:40:06     32s] *** Total 49455 nets are successfully restored.
[09/08 22:40:06     32s] *** Completed restoreRoute (cpu=0:00:00.4 real=0:00:01.0 mem=1048.0M) ***
[09/08 22:40:06     32s] % End Load routing data ... (date=09/08 22:40:06, total cpu=0:00:00.5, real=0:00:01.0, peak res=1016.1M, current mem=1016.1M)
[09/08 22:40:06     32s] Loading Drc markers ...
[09/08 22:40:06     32s] ... 2012 markers are loaded ...
[09/08 22:40:06     32s] ... 1000 geometry drc markers are loaded ...
[09/08 22:40:06     32s] ... 0 antenna drc markers are loaded ...
[09/08 22:40:06     32s] TAT_INFO: restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
[09/08 22:40:06     32s] Reading property file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/croc_chip.prop
[09/08 22:40:06     32s] *** Completed restoreProperty (cpu=0:00:00.1 real=0:00:00.0 mem=1055.0M) ***
[09/08 22:40:06     32s] Reading dirtyarea snapshot file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/croc_chip.db.da.gz (Create by Innovus v20.10-p004_1 on Tue Sep  2 23:24:43 2025, version: 4).
[09/08 22:40:07     33s] Set Default Input Pin Transition as 0.1 ps.
[09/08 22:40:07     33s] Extraction setup Started 
[09/08 22:40:07     33s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[09/08 22:40:07     33s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[09/08 22:40:07     33s] Type 'man IMPEXT-2773' for more detail.
[09/08 22:40:07     33s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/08 22:40:07     33s] Type 'man IMPEXT-2776' for more detail.
[09/08 22:40:07     33s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/08 22:40:07     33s] Type 'man IMPEXT-2776' for more detail.
[09/08 22:40:07     33s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/08 22:40:07     33s] Type 'man IMPEXT-2776' for more detail.
[09/08 22:40:07     33s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/08 22:40:07     33s] Type 'man IMPEXT-2776' for more detail.
[09/08 22:40:07     33s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/08 22:40:07     33s] Type 'man IMPEXT-2776' for more detail.
[09/08 22:40:07     33s] **WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 2.2 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/08 22:40:07     33s] Type 'man IMPEXT-2776' for more detail.
[09/08 22:40:07     33s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.135 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/08 22:40:07     33s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/08 22:40:07     33s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/08 22:40:07     33s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/08 22:40:07     33s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/08 22:40:07     33s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.021 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/08 22:40:07     33s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.0145 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/08 22:40:07     33s] Summary of Active RC-Corners : 
[09/08 22:40:07     33s]  
[09/08 22:40:07     33s]  Analysis View: func_view_wc
[09/08 22:40:07     33s]     RC-Corner Name        : default_rc_corner
[09/08 22:40:07     33s]     RC-Corner Index       : 0
[09/08 22:40:07     33s]     RC-Corner Temperature : 25 Celsius
[09/08 22:40:07     33s]     RC-Corner Cap Table   : ''
[09/08 22:40:07     33s]     RC-Corner PreRoute Res Factor         : 1
[09/08 22:40:07     33s]     RC-Corner PreRoute Cap Factor         : 1
[09/08 22:40:07     33s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/08 22:40:07     33s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/08 22:40:07     33s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/08 22:40:07     33s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/08 22:40:07     33s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/08 22:40:07     33s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/08 22:40:07     33s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/08 22:40:07     33s]  
[09/08 22:40:07     33s]  Analysis View: func_view_bc
[09/08 22:40:07     33s]     RC-Corner Name        : default_rc_corner
[09/08 22:40:07     33s]     RC-Corner Index       : 0
[09/08 22:40:07     33s]     RC-Corner Temperature : 25 Celsius
[09/08 22:40:07     33s]     RC-Corner Cap Table   : ''
[09/08 22:40:07     33s]     RC-Corner PreRoute Res Factor         : 1
[09/08 22:40:07     33s]     RC-Corner PreRoute Cap Factor         : 1
[09/08 22:40:07     33s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/08 22:40:07     33s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/08 22:40:07     33s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/08 22:40:07     33s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/08 22:40:07     33s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/08 22:40:07     33s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/08 22:40:07     33s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/08 22:40:07     33s] LayerId::1 widthSet size::1
[09/08 22:40:07     33s] LayerId::2 widthSet size::3
[09/08 22:40:07     33s] LayerId::3 widthSet size::3
[09/08 22:40:07     33s] LayerId::4 widthSet size::3
[09/08 22:40:07     33s] LayerId::5 widthSet size::3
[09/08 22:40:07     33s] LayerId::6 widthSet size::1
[09/08 22:40:07     33s] LayerId::7 widthSet size::1
[09/08 22:40:07     33s] Updating RC grid for preRoute extraction ...
[09/08 22:40:07     33s] Initializing multi-corner resistance tables ...
[09/08 22:40:07     33s] Loading rc congestion map /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/croc_chip.congmap.gz ...
[09/08 22:40:07     33s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 22:40:07     33s] {RT default_rc_corner 0 4 4 0}
[09/08 22:40:07     33s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.305481 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.835300 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/08 22:40:07     33s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 22:40:07     33s] {RT default_rc_corner 0 4 4 0}
[09/08 22:40:07     33s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.305481 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.835300 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/08 22:40:07     33s] Start generating vias ..
[09/08 22:40:07     33s] #create default rule from bind_ndr_rule rule=0x7fcbda676270 0x7fcbbcfa8a98
[09/08 22:40:07     33s] #WARNING (NRDB-407) pitch for LAYER TopMetal1 is defined too small, reset to 2280
[09/08 22:40:07     33s] ### import design signature (1): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[09/08 22:40:07     33s] #Skip building auto via since it is not turned on.
[09/08 22:40:08     33s] Extracting standard cell pins and blockage ...... 
[09/08 22:40:08     33s] **WARN: (IMPTR-2104):	Layer M6: Pitch=2280 is less than min width=1640 + min spacing=1640.
[09/08 22:40:08     33s] Temporarily expand pitch on layer M6 from 2280 to 4560 (2x).
[09/08 22:40:08     33s] **WARN: (IMPTR-2108):	For layer M6, the gaps of 729 out of 729 tracks are narrower than 3.280um (space 1.640 + width 1.640).
[09/08 22:40:08     33s] Type 'man IMPTR-2108' for more detail.
[09/08 22:40:08     33s]  As a result, your trialRoute congestion could be incorrect.
[09/08 22:40:08     33s] Pin and blockage extraction finished
[09/08 22:40:08     33s] Via generation completed.
[09/08 22:40:08     33s] % Begin Load power constraints ... (date=09/08 22:40:08, mem=1039.2M)
[09/08 22:40:08     33s] % End Load power constraints ... (date=09/08 22:40:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1045.7M, current mem=1045.7M)
[09/08 22:40:08     34s] % Begin load AAE data ... (date=09/08 22:40:08, mem=1098.9M)
[09/08 22:40:08     34s] **WARN: (IMPESI-3505):	setDelayCalMode -eng_copyNetPropToNewNet true (default=false) will be obsoleted along with its sgs2set equivalent.  This parameter will continue to be supported in the current release, but will be removed in the next major release of the software.
[09/08 22:40:08     34s] AAE DB initialization (MEM=1163.38 CPU=0:00:00.0 REAL=0:00:00.0) 
[09/08 22:40:08     34s] % End load AAE data ... (date=09/08 22:40:08, total cpu=0:00:00.3, real=0:00:00.0, peak res=1113.0M, current mem=1113.0M)
[09/08 22:40:08     34s] Restoring CCOpt config...
[09/08 22:40:08     34s]   Extracting original clock gating for clk_sys...
[09/08 22:40:08     34s]     clock_tree clk_sys contains 4983 sinks and 0 clock gates.
[09/08 22:40:08     34s]     Extraction for clk_sys complete.
[09/08 22:40:08     34s]   Extracting original clock gating for clk_sys done.
[09/08 22:40:08     34s]   Extracting original clock gating for clk_rtc...
[09/08 22:40:08     34s]     clock_tree clk_rtc contains 1 sinks and 0 clock gates.
[09/08 22:40:08     34s]     Extraction for clk_rtc complete.
[09/08 22:40:08     34s]   Extracting original clock gating for clk_rtc done.
[09/08 22:40:08     34s]   Extracting original clock gating for clk_jtg...
[09/08 22:40:08     34s]     clock_tree clk_jtg contains 290 sinks and 0 clock gates.
[09/08 22:40:08     34s]     Extraction for clk_jtg complete.
[09/08 22:40:08     34s]   Extracting original clock gating for clk_jtg done.
[09/08 22:40:08     34s]   The skew group clk_jtg/func_mode_ideal_bc was created. It contains 290 sinks and 1 sources.
[09/08 22:40:08     34s]   The skew group clk_jtg/func_mode_ideal_wc was created. It contains 290 sinks and 1 sources.
[09/08 22:40:08     34s]   The skew group clk_rtc/func_mode_ideal_bc was created. It contains 1 sinks and 1 sources.
[09/08 22:40:08     34s]   The skew group clk_rtc/func_mode_ideal_wc was created. It contains 1 sinks and 1 sources.
[09/08 22:40:08     34s]   The skew group clk_sys/func_mode_ideal_bc was created. It contains 4983 sinks and 1 sources.
[09/08 22:40:08     34s]   The skew group clk_sys/func_mode_ideal_wc was created. It contains 4983 sinks and 1 sources.
[09/08 22:40:08     34s]   Added 1 ignore pin (of 1 specified) to skew group 1. Skew group now contains 1 ignore pin.
[09/08 22:40:08     34s]   Added 1 ignore pin (of 1 specified) to skew group 4. Skew group now contains 1 ignore pin.
[09/08 22:40:08     34s]   Added 1 ignore pin (of 1 specified) to skew group 7. Skew group now contains 1 ignore pin.
[09/08 22:40:08     34s]   The skew group clk_jtg/func_mode_ideal_bc was created. It contains 290 sinks and 1 sources.
[09/08 22:40:08     34s]   The skew group clk_rtc/func_mode_ideal_bc was created. It contains 1 sinks and 1 sources.
[09/08 22:40:08     34s]   The skew group clk_sys/func_mode_ideal_bc was created. It contains 4983 sinks and 1 sources.
[09/08 22:40:08     34s] Restoring CCOpt config done.
[09/08 22:40:08     34s] Deleting Cell Server ...
[09/08 22:40:08     34s] Creating Cell Server ...(0, 1, 1, 1)
[09/08 22:40:08     34s] Summary for sequential cells identification: 
[09/08 22:40:08     34s]   Identified SBFF number: 3
[09/08 22:40:08     34s]   Identified MBFF number: 0
[09/08 22:40:08     34s]   Identified SB Latch number: 0
[09/08 22:40:08     34s]   Identified MB Latch number: 0
[09/08 22:40:08     34s]   Not identified SBFF number: 0
[09/08 22:40:08     34s]   Not identified MBFF number: 0
[09/08 22:40:08     34s]   Not identified SB Latch number: 0
[09/08 22:40:08     34s]   Not identified MB Latch number: 0
[09/08 22:40:08     34s]   Number of sequential cells which are not FFs: 7
[09/08 22:40:08     34s] Total number of combinational cells: 62
[09/08 22:40:08     34s] Total number of sequential cells: 10
[09/08 22:40:08     34s] Total number of tristate cells: 6
[09/08 22:40:08     34s] Total number of level shifter cells: 0
[09/08 22:40:08     34s] Total number of power gating cells: 0
[09/08 22:40:08     34s] Total number of isolation cells: 0
[09/08 22:40:08     34s] Total number of power switch cells: 0
[09/08 22:40:08     34s] Total number of pulse generator cells: 0
[09/08 22:40:08     34s] Total number of always on buffers: 0
[09/08 22:40:08     34s] Total number of retention cells: 0
[09/08 22:40:08     34s] List of usable buffers: sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8
[09/08 22:40:08     34s] Total number of usable buffers: 4
[09/08 22:40:08     34s] List of unusable buffers: sg13g2_buf_16
[09/08 22:40:08     34s] Total number of unusable buffers: 1
[09/08 22:40:08     34s] List of usable inverters: sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8
[09/08 22:40:08     34s] Total number of usable inverters: 4
[09/08 22:40:08     34s] List of unusable inverters: sg13g2_inv_16
[09/08 22:40:08     34s] Total number of unusable inverters: 1
[09/08 22:40:08     34s] List of identified usable delay cells: sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1
[09/08 22:40:08     34s] Total number of identified usable delay cells: 3
[09/08 22:40:08     34s] List of identified unusable delay cells:
[09/08 22:40:08     34s] Total number of identified unusable delay cells: 0
[09/08 22:40:08     34s] Creating Cell Server, finished. 
[09/08 22:40:08     34s] 
[09/08 22:40:08     34s] Deleting Cell Server ...
[09/08 22:40:08     34s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version 20.10-p004_1. They will be removed in the next release. 
[09/08 22:40:08     34s] timing_enable_default_delay_arc
[09/08 22:40:08     34s] #% End load design ... (date=09/08 22:40:08, total cpu=0:00:07.4, real=0:00:08.0, peak res=1131.0M, current mem=1125.2M)
[09/08 22:40:08     34s] 
[09/08 22:40:08     34s] *** Summary of all messages that are not suppressed in this session:
[09/08 22:40:08     34s] Severity  ID               Count  Summary                                  
[09/08 22:40:08     34s] WARNING   IMPLF-58            22  MACRO '%s' has been found in the databas...
[09/08 22:40:08     34s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[09/08 22:40:08     34s] WARNING   IMPLF-200           28  Pin '%s' in macro '%s' has no ANTENNAGAT...
[09/08 22:40:08     34s] WARNING   IMPLF-201           16  Pin '%s' in macro '%s' has no ANTENNADIF...
[09/08 22:40:08     34s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[09/08 22:40:08     34s] WARNING   IMPTS-282           28  Cell '%s' is not a level shifter cell bu...
[09/08 22:40:08     34s] WARNING   IMPEXT-2766          7  The sheet resistance for layer %s is not...
[09/08 22:40:08     34s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[09/08 22:40:08     34s] WARNING   IMPEXT-2776          6  The via resistance between layers %s and...
[09/08 22:40:08     34s] WARNING   IMPCK-8086           2  The command %s is obsolete and will be r...
[09/08 22:40:08     34s] WARNING   IMPVL-159          186  Pin '%s' of cell '%s' is defined in LEF ...
[09/08 22:40:08     34s] WARNING   IMPESI-3505          1  setDelayCalMode -eng_%s (default=%s) wil...
[09/08 22:40:08     34s] WARNING   IMPOPT-3602          6  The specified path group name %s is not ...
[09/08 22:40:08     34s] WARNING   IMPTR-2104           2  Layer %s: Pitch=%d is less than min widt...
[09/08 22:40:08     34s] WARNING   IMPTR-2108           2  For layer M%d, the gaps of %d out of %d ...
[09/08 22:40:08     34s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[09/08 22:40:08     34s] WARNING   TECHLIB-302         20  No function defined for cell '%s'. The c...
[09/08 22:40:08     34s] *** Message Summary: 331 warning(s), 0 error(s)
[09/08 22:40:08     34s] 
[09/08 22:43:48     58s] <CMD> timeDesign -hold -postcTS -slackReports
[09/08 22:43:48     59s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 22:43:48     59s] All LLGs are deleted
[09/08 22:43:48     59s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1190.0M
[09/08 22:43:48     59s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1190.0M
[09/08 22:43:48     59s] Start to check current routing status for nets...
[09/08 22:43:48     59s] All nets are already routed correctly.
[09/08 22:43:48     59s] End to check current routing status for nets (mem=1190.0M)
[09/08 22:43:48     59s] Extraction called for design 'croc_chip' of instances=52136 and nets=50810 using extraction engine 'preRoute' .
[09/08 22:43:48     59s] PreRoute RC Extraction called for design croc_chip.
[09/08 22:43:48     59s] RC Extraction called in multi-corner(1) mode.
[09/08 22:43:48     59s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/08 22:43:48     59s] Type 'man IMPEXT-6197' for more detail.
[09/08 22:43:48     59s] RCMode: PreRoute
[09/08 22:43:48     59s]       RC Corner Indexes            0   
[09/08 22:43:48     59s] Capacitance Scaling Factor   : 1.00000 
[09/08 22:43:48     59s] Resistance Scaling Factor    : 1.00000 
[09/08 22:43:48     59s] Clock Cap. Scaling Factor    : 1.00000 
[09/08 22:43:48     59s] Clock Res. Scaling Factor    : 1.00000 
[09/08 22:43:48     59s] Shrink Factor                : 1.00000
[09/08 22:43:48     59s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/08 22:43:48     59s] RC Grid backup saved.
[09/08 22:43:48     59s] LayerId::1 widthSet size::1
[09/08 22:43:48     59s] LayerId::2 widthSet size::3
[09/08 22:43:48     59s] LayerId::3 widthSet size::3
[09/08 22:43:48     59s] LayerId::4 widthSet size::3
[09/08 22:43:48     59s] LayerId::5 widthSet size::3
[09/08 22:43:48     59s] LayerId::6 widthSet size::1
[09/08 22:43:48     59s] LayerId::7 widthSet size::1
[09/08 22:43:48     59s] Skipped RC grid update for preRoute extraction.
[09/08 22:43:48     59s] Initializing multi-corner resistance tables ...
[09/08 22:43:48     59s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 22:43:48     59s] {RT default_rc_corner 0 4 4 0}
[09/08 22:43:48     59s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.305481 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.835300 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/08 22:43:49     59s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1199.531M)
[09/08 22:43:49     60s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1206.5M
[09/08 22:43:49     60s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1206.5M
[09/08 22:43:49     60s] Use non-trimmed site array because memory saving is not enough.
[09/08 22:43:49     60s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1234.5M
[09/08 22:43:49     60s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.079, REAL:0.079, MEM:1234.5M
[09/08 22:43:49     60s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.234, REAL:0.134, MEM:1234.5M
[09/08 22:43:49     60s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.263, REAL:0.163, MEM:1234.5M
[09/08 22:43:49     60s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1234.5M
[09/08 22:43:49     60s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:1234.5M
[09/08 22:43:49     60s] Starting delay calculation for Hold views
[09/08 22:43:49     60s] #################################################################################
[09/08 22:43:49     60s] # Design Stage: PreRoute
[09/08 22:43:49     60s] # Design Name: croc_chip
[09/08 22:43:49     60s] # Design Mode: 130nm
[09/08 22:43:49     60s] # Analysis Mode: MMMC OCV 
[09/08 22:43:49     60s] # Parasitics Mode: No SPEF/RCDB
[09/08 22:43:49     60s] # Signoff Settings: SI Off 
[09/08 22:43:49     60s] #################################################################################
[09/08 22:43:51     62s] Calculate late delays in OCV mode...
[09/08 22:43:51     62s] Calculate early delays in OCV mode...
[09/08 22:43:51     62s] Topological Sorting (REAL = 0:00:00.0, MEM = 1276.4M, InitMEM = 1276.4M)
[09/08 22:43:51     62s] Start delay calculation (fullDC) (1 T). (MEM=1276.41)
[09/08 22:43:51     62s] *** Calculating scaling factor for sky130_bc libraries using the default operating condition of each library.
[09/08 22:43:51     62s] Start AAE Lib Loading. (MEM=1301.55)
[09/08 22:43:51     62s] End AAE Lib Loading. (MEM=1311.09 CPU=0:00:00.1 Real=0:00:00.0)
[09/08 22:43:51     62s] End AAE Lib Interpolated Model. (MEM=1311.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 22:43:51     62s] First Iteration Infinite Tw... 
[09/08 22:43:53     64s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 22:43:53     64s] Type 'man IMPESI-3194' for more detail.
[09/08 22:43:53     64s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 22:43:53     64s] Type 'man IMPESI-3199' for more detail.
[09/08 22:43:53     64s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 22:43:53     64s] Type 'man IMPESI-3194' for more detail.
[09/08 22:43:53     64s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 22:43:53     64s] Type 'man IMPESI-3199' for more detail.
[09/08 22:43:53     64s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 22:43:53     64s] Type 'man IMPESI-3194' for more detail.
[09/08 22:43:53     64s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 22:43:53     64s] Type 'man IMPESI-3199' for more detail.
[09/08 22:43:53     64s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 22:43:53     64s] Type 'man IMPESI-3194' for more detail.
[09/08 22:43:53     64s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 22:43:53     64s] Type 'man IMPESI-3199' for more detail.
[09/08 22:43:53     64s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 22:43:53     64s] Type 'man IMPESI-3194' for more detail.
[09/08 22:43:53     64s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 22:43:53     64s] Type 'man IMPESI-3199' for more detail.
[09/08 22:43:53     64s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 22:43:53     64s] Type 'man IMPESI-3194' for more detail.
[09/08 22:43:53     64s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 22:43:53     64s] Type 'man IMPESI-3199' for more detail.
[09/08 22:43:53     64s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 22:43:53     64s] Type 'man IMPESI-3194' for more detail.
[09/08 22:43:53     64s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 22:43:53     64s] Type 'man IMPESI-3199' for more detail.
[09/08 22:43:53     64s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 22:43:53     64s] Type 'man IMPESI-3194' for more detail.
[09/08 22:43:53     64s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 22:43:53     64s] Type 'man IMPESI-3199' for more detail.
[09/08 22:43:53     64s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 22:43:53     64s] Type 'man IMPESI-3194' for more detail.
[09/08 22:43:53     64s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 22:43:53     64s] Type 'man IMPESI-3199' for more detail.
[09/08 22:43:53     64s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 22:43:53     64s] Type 'man IMPESI-3194' for more detail.
[09/08 22:43:53     64s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 22:43:53     64s] Type 'man IMPESI-3199' for more detail.
[09/08 22:43:53     64s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 22:43:53     64s] Type 'man IMPESI-3194' for more detail.
[09/08 22:43:53     64s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 22:43:53     64s] Type 'man IMPESI-3199' for more detail.
[09/08 22:43:53     64s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 22:43:53     64s] Type 'man IMPESI-3194' for more detail.
[09/08 22:43:53     64s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 22:43:53     64s] Type 'man IMPESI-3199' for more detail.
[09/08 22:43:53     64s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 22:43:53     64s] Type 'man IMPESI-3194' for more detail.
[09/08 22:43:53     64s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 22:43:53     64s] Type 'man IMPESI-3199' for more detail.
[09/08 22:43:53     64s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 22:43:53     64s] Type 'man IMPESI-3194' for more detail.
[09/08 22:43:53     64s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 22:43:53     64s] Type 'man IMPESI-3199' for more detail.
[09/08 22:43:53     64s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 22:43:53     64s] Type 'man IMPESI-3194' for more detail.
[09/08 22:43:53     64s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 22:43:53     64s] Type 'man IMPESI-3199' for more detail.
[09/08 22:43:53     64s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 22:43:53     64s] Type 'man IMPESI-3194' for more detail.
[09/08 22:43:53     64s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 22:43:53     64s] Type 'man IMPESI-3199' for more detail.
[09/08 22:43:53     64s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 22:43:53     64s] Type 'man IMPESI-3194' for more detail.
[09/08 22:43:53     64s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 22:43:53     64s] Type 'man IMPESI-3199' for more detail.
[09/08 22:43:53     64s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 22:43:53     64s] Type 'man IMPESI-3194' for more detail.
[09/08 22:43:53     64s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 22:43:53     64s] Type 'man IMPESI-3199' for more detail.
[09/08 22:43:53     64s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 22:43:53     64s] Type 'man IMPESI-3194' for more detail.
[09/08 22:43:53     64s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 22:43:53     64s] Type 'man IMPESI-3199' for more detail.
[09/08 22:43:53     64s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 22:43:53     64s] Type 'man IMPESI-3194' for more detail.
[09/08 22:43:53     64s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 22:43:53     64s] Type 'man IMPESI-3199' for more detail.
[09/08 22:43:53     64s] **WARN: (EMS-27):	Message (IMPESI-3194) has exceeded the current message display limit of 20.
[09/08 22:43:53     64s] To increase the message display limit, refer to the product command reference manual.
[09/08 22:43:53     64s] **WARN: (EMS-27):	Message (IMPESI-3199) has exceeded the current message display limit of 20.
[09/08 22:43:53     64s] To increase the message display limit, refer to the product command reference manual.
[09/08 22:44:02     73s] Total number of fetched objects 49485
[09/08 22:44:02     73s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[09/08 22:44:02     73s] End delay calculation. (MEM=1363.41 CPU=0:00:08.8 REAL=0:00:09.0)
[09/08 22:44:02     73s] End delay calculation (fullDC). (MEM=1363.41 CPU=0:00:10.9 REAL=0:00:11.0)
[09/08 22:44:02     73s] *** CDM Built up (cpu=0:00:12.8  real=0:00:13.0  mem= 1363.4M) ***
[09/08 22:44:04     74s] *** Done Building Timing Graph (cpu=0:00:14.5 real=0:00:15.0 totSessionCpu=0:01:15 mem=1355.4M)
[09/08 22:44:04     75s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 func_view_bc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.009  |  0.071  |  2.648  |   N/A   |  0.000  |  2.325  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10405  |  10058  |   43    |   35    |   N/A   |    0    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

Density: 61.265%
Routing Overflow: 0.13% H and 4.27% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[09/08 22:44:05     75s] Total CPU time: 16.78 sec
[09/08 22:44:05     75s] Total Real time: 17.0 sec
[09/08 22:44:05     75s] Total Memory Usage: 1265.261719 Mbytes
[09/08 22:44:05     75s] 
[09/08 22:44:05     75s] =============================================================================================
[09/08 22:44:05     75s]  Final TAT Report for timeDesign
[09/08 22:44:05     75s] =============================================================================================
[09/08 22:44:05     75s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/08 22:44:05     75s] ---------------------------------------------------------------------------------------------
[09/08 22:44:05     75s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 22:44:05     75s] [ TimingUpdate           ]      1   0:00:01.6  (   9.8 % )     0:00:14.6 /  0:00:14.5    1.0
[09/08 22:44:05     75s] [ FullDelayCalc          ]      1   0:00:13.0  (  77.2 % )     0:00:13.0 /  0:00:12.9    1.0
[09/08 22:44:05     75s] [ OptSummaryReport       ]      1   0:00:00.3  (   1.7 % )     0:00:15.5 /  0:00:15.5    1.0
[09/08 22:44:05     75s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.4 /  0:00:00.4    1.0
[09/08 22:44:05     75s] [ GenerateReports        ]      1   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.2    1.0
[09/08 22:44:05     75s] [ ReportAnalysisSummary  ]      2   0:00:00.4  (   2.7 % )     0:00:00.4 /  0:00:00.4    1.0
[09/08 22:44:05     75s] [ MISC                   ]          0:00:01.3  (   7.5 % )     0:00:01.3 /  0:00:01.2    1.0
[09/08 22:44:05     75s] ---------------------------------------------------------------------------------------------
[09/08 22:44:05     75s]  timeDesign TOTAL                   0:00:16.8  ( 100.0 % )     0:00:16.8 /  0:00:16.8    1.0
[09/08 22:44:05     75s] ---------------------------------------------------------------------------------------------
[09/08 22:44:05     75s] 
[09/08 22:44:39     79s] <CMD> timeDesign -postcTS -slackReports
[09/08 22:44:39     79s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 22:44:39     79s] All LLGs are deleted
[09/08 22:44:39     79s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1265.3M
[09/08 22:44:39     79s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1265.3M
[09/08 22:44:39     79s] Start to check current routing status for nets...
[09/08 22:44:39     79s] All nets are already routed correctly.
[09/08 22:44:39     79s] End to check current routing status for nets (mem=1265.3M)
[09/08 22:44:39     80s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1263.3M
[09/08 22:44:39     80s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1263.3M
[09/08 22:44:39     80s] Fast DP-INIT is on for default
[09/08 22:44:39     80s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.134, REAL:0.045, MEM:1296.3M
[09/08 22:44:39     80s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.166, REAL:0.078, MEM:1296.3M
[09/08 22:44:39     80s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1296.3M
[09/08 22:44:39     80s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:1296.3M
[09/08 22:44:39     80s] Starting delay calculation for Setup views
[09/08 22:44:39     80s] #################################################################################
[09/08 22:44:39     80s] # Design Stage: PreRoute
[09/08 22:44:39     80s] # Design Name: croc_chip
[09/08 22:44:39     80s] # Design Mode: 130nm
[09/08 22:44:39     80s] # Analysis Mode: MMMC OCV 
[09/08 22:44:39     80s] # Parasitics Mode: No SPEF/RCDB
[09/08 22:44:39     80s] # Signoff Settings: SI Off 
[09/08 22:44:39     80s] #################################################################################
[09/08 22:44:41     81s] Calculate early delays in OCV mode...
[09/08 22:44:41     81s] Calculate late delays in OCV mode...
[09/08 22:44:41     81s] Topological Sorting (REAL = 0:00:00.0, MEM = 1330.1M, InitMEM = 1323.4M)
[09/08 22:44:41     81s] Start delay calculation (fullDC) (1 T). (MEM=1330.14)
[09/08 22:44:41     81s] *** Calculating scaling factor for sky130_wc libraries using the default operating condition of each library.
[09/08 22:44:41     82s] End AAE Lib Interpolated Model. (MEM=1355.28 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 22:44:43     83s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 22:44:43     83s] Type 'man IMPESI-3194' for more detail.
[09/08 22:44:43     83s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 22:44:43     83s] Type 'man IMPESI-3199' for more detail.
[09/08 22:44:43     83s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 22:44:43     83s] Type 'man IMPESI-3194' for more detail.
[09/08 22:44:43     83s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 22:44:43     83s] Type 'man IMPESI-3199' for more detail.
[09/08 22:44:43     83s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 22:44:43     83s] Type 'man IMPESI-3194' for more detail.
[09/08 22:44:43     83s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 22:44:43     83s] Type 'man IMPESI-3199' for more detail.
[09/08 22:44:43     83s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 22:44:43     83s] Type 'man IMPESI-3194' for more detail.
[09/08 22:44:43     83s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 22:44:43     83s] Type 'man IMPESI-3199' for more detail.
[09/08 22:44:43     83s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 22:44:43     83s] Type 'man IMPESI-3194' for more detail.
[09/08 22:44:43     83s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 22:44:43     83s] Type 'man IMPESI-3199' for more detail.
[09/08 22:44:43     83s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 22:44:43     83s] Type 'man IMPESI-3194' for more detail.
[09/08 22:44:43     83s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 22:44:43     83s] Type 'man IMPESI-3199' for more detail.
[09/08 22:44:43     83s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 22:44:43     83s] Type 'man IMPESI-3194' for more detail.
[09/08 22:44:43     83s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 22:44:43     83s] Type 'man IMPESI-3199' for more detail.
[09/08 22:44:43     83s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 22:44:43     83s] Type 'man IMPESI-3194' for more detail.
[09/08 22:44:43     83s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 22:44:43     83s] Type 'man IMPESI-3199' for more detail.
[09/08 22:44:43     83s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 22:44:43     83s] Type 'man IMPESI-3194' for more detail.
[09/08 22:44:43     83s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 22:44:43     83s] Type 'man IMPESI-3199' for more detail.
[09/08 22:44:43     83s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 22:44:43     83s] Type 'man IMPESI-3194' for more detail.
[09/08 22:44:43     83s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 22:44:43     83s] Type 'man IMPESI-3199' for more detail.
[09/08 22:44:43     83s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 22:44:43     83s] Type 'man IMPESI-3194' for more detail.
[09/08 22:44:43     83s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 22:44:43     83s] Type 'man IMPESI-3199' for more detail.
[09/08 22:44:43     83s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 22:44:43     83s] Type 'man IMPESI-3194' for more detail.
[09/08 22:44:43     83s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 22:44:43     83s] Type 'man IMPESI-3199' for more detail.
[09/08 22:44:43     83s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 22:44:43     83s] Type 'man IMPESI-3194' for more detail.
[09/08 22:44:43     83s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 22:44:43     83s] Type 'man IMPESI-3199' for more detail.
[09/08 22:44:43     83s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 22:44:43     83s] Type 'man IMPESI-3194' for more detail.
[09/08 22:44:43     83s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 22:44:43     83s] Type 'man IMPESI-3199' for more detail.
[09/08 22:44:43     83s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 22:44:43     83s] Type 'man IMPESI-3194' for more detail.
[09/08 22:44:43     83s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 22:44:43     83s] Type 'man IMPESI-3199' for more detail.
[09/08 22:44:43     83s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 22:44:43     83s] Type 'man IMPESI-3194' for more detail.
[09/08 22:44:43     83s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 22:44:43     83s] Type 'man IMPESI-3199' for more detail.
[09/08 22:44:43     83s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 22:44:43     83s] Type 'man IMPESI-3194' for more detail.
[09/08 22:44:43     83s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 22:44:43     83s] Type 'man IMPESI-3199' for more detail.
[09/08 22:44:43     83s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 22:44:43     83s] Type 'man IMPESI-3194' for more detail.
[09/08 22:44:43     83s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 22:44:43     83s] Type 'man IMPESI-3199' for more detail.
[09/08 22:44:43     83s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 22:44:43     83s] Type 'man IMPESI-3194' for more detail.
[09/08 22:44:43     83s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 22:44:43     83s] Type 'man IMPESI-3199' for more detail.
[09/08 22:44:43     83s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 22:44:43     83s] Type 'man IMPESI-3194' for more detail.
[09/08 22:44:43     83s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 22:44:43     83s] Type 'man IMPESI-3199' for more detail.
[09/08 22:44:51     92s] Total number of fetched objects 49485
[09/08 22:44:51     92s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[09/08 22:44:51     92s] End delay calculation. (MEM=1370.98 CPU=0:00:08.5 REAL=0:00:08.0)
[09/08 22:44:51     92s] End delay calculation (fullDC). (MEM=1370.98 CPU=0:00:10.4 REAL=0:00:10.0)
[09/08 22:44:51     92s] *** CDM Built up (cpu=0:00:12.1  real=0:00:12.0  mem= 1371.0M) ***
[09/08 22:44:53     94s] *** Done Building Timing Graph (cpu=0:00:14.0 real=0:00:14.0 totSessionCpu=0:01:34 mem=1371.0M)
[09/08 22:44:55     95s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.111  |  0.006  |  1.815  | -3.111  |   N/A   |  6.812  |  0.012  |  0.663  |
|           TNS (ns):| -57.198 |  0.000  |  0.000  | -57.198 |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|   35    |    0    |    0    |   35    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.251   |    168 (168)     |
|   max_tran     |      2 (4)       |   -0.224   |     46 (183)     |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.265%
Routing Overflow: 0.13% H and 4.27% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[09/08 22:44:55     95s] Total CPU time: 16.44 sec
[09/08 22:44:55     95s] Total Real time: 16.0 sec
[09/08 22:44:55     95s] Total Memory Usage: 1353.238281 Mbytes
[09/08 22:44:55     95s] 
[09/08 22:44:55     95s] =============================================================================================
[09/08 22:44:55     95s]  Final TAT Report for timeDesign
[09/08 22:44:55     95s] =============================================================================================
[09/08 22:44:55     95s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/08 22:44:55     95s] ---------------------------------------------------------------------------------------------
[09/08 22:44:55     95s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 22:44:55     95s] [ TimingUpdate           ]      1   0:00:01.9  (  11.4 % )     0:00:14.1 /  0:00:14.0    1.0
[09/08 22:44:55     95s] [ FullDelayCalc          ]      1   0:00:12.2  (  74.3 % )     0:00:12.2 /  0:00:12.2    1.0
[09/08 22:44:55     95s] [ OptSummaryReport       ]      1   0:00:00.2  (   1.1 % )     0:00:16.0 /  0:00:16.0    1.0
[09/08 22:44:55     95s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.5 /  0:00:00.5    1.0
[09/08 22:44:55     95s] [ DrvReport              ]      1   0:00:00.0  (   0.0 % )     0:00:00.9 /  0:00:00.9    1.0
[09/08 22:44:55     95s] [ GenerateReports        ]      1   0:00:00.3  (   1.7 % )     0:00:00.3 /  0:00:00.3    1.0
[09/08 22:44:55     95s] [ ReportLenViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 22:44:55     95s] [ GenerateDrvReportData  ]      1   0:00:00.9  (   5.7 % )     0:00:00.9 /  0:00:00.9    1.0
[09/08 22:44:55     95s] [ ReportAnalysisSummary  ]      2   0:00:00.5  (   3.1 % )     0:00:00.5 /  0:00:00.5    1.0
[09/08 22:44:55     95s] [ MISC                   ]          0:00:00.4  (   2.5 % )     0:00:00.4 /  0:00:00.4    1.0
[09/08 22:44:55     95s] ---------------------------------------------------------------------------------------------
[09/08 22:44:55     95s]  timeDesign TOTAL                   0:00:16.5  ( 100.0 % )     0:00:16.5 /  0:00:16.4    1.0
[09/08 22:44:55     95s] ---------------------------------------------------------------------------------------------
[09/08 22:44:55     95s] 
[09/08 22:44:55     95s] Info: pop threads available for lower-level modules during optimization.
[09/08 22:46:43    107s] <CMD> setNanoRouteMode -reset
[09/08 22:46:43    107s] <CMD> setDesignMode -topRoutingLayer Metal5
[09/08 22:46:43    107s] <CMD> setNanoRouteMode -dbProcessNode 130
[09/08 22:46:43    107s] <CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 1
[09/08 22:46:43    107s] <CMD> setNanoRouteMode -quiet -routeAntennaCellName sky130_fd_sc_hd__diode_2
[09/08 22:46:43    107s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[09/08 22:46:43    107s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[09/08 22:46:43    107s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
[09/08 22:46:43    107s] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
[09/08 22:46:43    107s] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[09/08 22:46:43    107s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/08 22:46:43    107s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[09/08 22:46:43    107s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[09/08 22:46:43    107s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[09/08 22:46:43    107s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[09/08 22:46:43    107s] <CMD> setNanoRouteMode -routeExpAdvancedPinAccess 2
[09/08 22:46:43    107s] <CMD> setNanoRouteMode -drouteUseMultiCutViaEffort default
[09/08 22:46:57    109s] <CMD> routeDesign -globalDetail
[09/08 22:46:57    109s] #% Begin routeDesign (date=09/08 22:46:57, mem=1280.4M)
[09/08 22:46:57    109s] ### Time Record (routeDesign) is installed.
[09/08 22:46:57    109s] #WARNING (NRDB-2014) In option 'dbProcessNode 130', 130 is an unknown string and will be ignored.
[09/08 22:46:57    109s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1280.38 (MB), peak = 1289.21 (MB)
[09/08 22:46:57    109s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[09/08 22:46:57    109s] **INFO: User settings:
[09/08 22:46:57    109s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[09/08 22:46:57    109s] setNanoRouteMode -routeAntennaCellName                          sky130_fd_sc_hd__diode_2
[09/08 22:46:57    109s] setNanoRouteMode -routeExpAdvancedPinAccess                     2
[09/08 22:46:57    109s] setNanoRouteMode -routeInsertAntennaDiode                       true
[09/08 22:46:57    109s] setNanoRouteMode -routeWithSiDriven                             true
[09/08 22:46:57    109s] setNanoRouteMode -routeWithSiPostRouteFix                       false
[09/08 22:46:57    109s] setNanoRouteMode -routeWithTimingDriven                         true
[09/08 22:46:57    109s] setNanoRouteMode -timingEngine                                  {}
[09/08 22:46:57    109s] setDesignMode -bottomRoutingLayer                               Metal2
[09/08 22:46:57    109s] setDesignMode -congEffort                                       high
[09/08 22:46:57    109s] setDesignMode -flowEffort                                       standard
[09/08 22:46:57    109s] setDesignMode -process                                          130
[09/08 22:46:57    109s] setDesignMode -topRoutingLayer                                  Metal5
[09/08 22:46:57    109s] setExtractRCMode -coupling_c_th                                 0.4
[09/08 22:46:57    109s] setExtractRCMode -defViaCap                                     true
[09/08 22:46:57    109s] setExtractRCMode -engine                                        preRoute
[09/08 22:46:57    109s] setExtractRCMode -layerIndependent                              1
[09/08 22:46:57    109s] setExtractRCMode -relative_c_th                                 1
[09/08 22:46:57    109s] setExtractRCMode -total_c_th                                    0
[09/08 22:46:57    109s] setDelayCalMode -enable_high_fanout                             true
[09/08 22:46:57    109s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[09/08 22:46:57    109s] setDelayCalMode -engine                                         aae
[09/08 22:46:57    109s] setDelayCalMode -ignoreNetLoad                                  false
[09/08 22:46:57    109s] setSIMode -separate_delta_delay_on_data                         true
[09/08 22:46:57    109s] 
[09/08 22:46:57    109s] #default_rc_corner has no qx tech file defined
[09/08 22:46:57    109s] #No active RC corner or QRC tech file is missing.
[09/08 22:46:57    109s] #**INFO: setDesignMode -flowEffort standard
[09/08 22:46:57    109s] #**INFO: multi-cut via swapping will not be performed after routing.
[09/08 22:46:57    109s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[09/08 22:46:57    109s] OPERPROF: Starting checkPlace at level 1, MEM:1353.2M
[09/08 22:46:57    109s] #spOpts: N=130 
[09/08 22:46:57    109s] All LLGs are deleted
[09/08 22:46:57    109s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1355.2M
[09/08 22:46:57    109s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1355.2M
[09/08 22:46:57    109s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1355.2M
[09/08 22:46:57    109s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1355.2M
[09/08 22:46:57    109s] Core basic site is CoreSite
[09/08 22:46:57    109s] SiteArray: non-trimmed site array dimensions = 302 x 2384
[09/08 22:46:57    109s] SiteArray: use 3,092,480 bytes
[09/08 22:46:57    109s] SiteArray: current memory after site array memory allocation 1373.0M
[09/08 22:46:57    109s] SiteArray: FP blocked sites are writable
[09/08 22:46:57    109s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.195, REAL:0.049, MEM:1373.0M
[09/08 22:46:57    109s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.201, REAL:0.055, MEM:1373.0M
[09/08 22:46:57    109s] Begin checking placement ... (start mem=1353.2M, init mem=1373.0M)
[09/08 22:46:57    109s] 
[09/08 22:46:57    109s] Running CheckPlace using 1 thread in normal mode...
[09/08 22:46:58    109s] 
[09/08 22:46:58    109s] ...checkPlace normal is done!
[09/08 22:46:58    109s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1387.0M
[09/08 22:46:58    109s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.021, REAL:0.021, MEM:1387.0M
[09/08 22:46:58    109s] *info: Placed = 52072          (Fixed = 8322)
[09/08 22:46:58    109s] *info: Unplaced = 0           
[09/08 22:46:58    109s] Placement Density:61.26%(651683/1063714)
[09/08 22:46:58    109s] Placement Density (including fixed std cells):61.88%(668946/1080976)
[09/08 22:46:58    109s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1387.0M
[09/08 22:46:58    109s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.027, REAL:0.027, MEM:1387.0M
[09/08 22:46:58    109s] Finished checkPlace (total: cpu=0:00:00.8, real=0:00:01.0; vio checks: cpu=0:00:00.5, real=0:00:01.0; mem=1387.0M)
[09/08 22:46:58    109s] OPERPROF: Finished checkPlace at level 1, CPU:0.838, REAL:0.696, MEM:1387.0M
[09/08 22:46:58    109s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[09/08 22:46:58    109s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[09/08 22:46:58    109s] 
[09/08 22:46:58    109s] changeUseClockNetStatus Option :  -noFixedNetWires 
[09/08 22:46:58    109s] *** Changed status on (216) nets in Clock.
[09/08 22:46:58    109s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1387.0M) ***
[09/08 22:46:58    109s] % Begin globalDetailRoute (date=09/08 22:46:58, mem=1288.6M)
[09/08 22:46:58    109s] 
[09/08 22:46:58    109s] globalDetailRoute
[09/08 22:46:58    109s] 
[09/08 22:46:58    109s] ### Time Record (globalDetailRoute) is installed.
[09/08 22:46:58    109s] #Start globalDetailRoute on Mon Sep  8 22:46:58 2025
[09/08 22:46:58    109s] #
[09/08 22:46:58    109s] ### Time Record (Pre Callback) is installed.
[09/08 22:46:58    109s] ### Time Record (Pre Callback) is uninstalled.
[09/08 22:46:58    109s] ### Time Record (DB Import) is installed.
[09/08 22:46:58    109s] ### Time Record (Timing Data Generation) is installed.
[09/08 22:46:58    109s] #Generating timing data, please wait...
[09/08 22:46:58    110s] #49455 total nets, 44576 already routed, 44576 will ignore in trialRoute
[09/08 22:46:58    110s] ### run_trial_route starts on Mon Sep  8 22:46:58 2025 with memory = 1266.05 (MB), peak = 1304.55 (MB)
[09/08 22:46:59    111s] ### run_trial_route cpu:00:00:01, real:00:00:01, mem:1.3 GB, peak:1.3 GB
[09/08 22:46:59    111s] ### dump_timing_file starts on Mon Sep  8 22:46:59 2025 with memory = 1299.23 (MB), peak = 1304.55 (MB)
[09/08 22:46:59    111s] ### extractRC starts on Mon Sep  8 22:46:59 2025 with memory = 1299.23 (MB), peak = 1304.55 (MB)
[09/08 22:46:59    111s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/08 22:46:59    111s] {RT default_rc_corner 0 5 5 0}
[09/08 22:47:00    111s] ### extractRC cpu:00:00:01, real:00:00:01, mem:1.3 GB, peak:1.3 GB
[09/08 22:47:00    111s] #Dump tif for version 2.1
[09/08 22:47:02    113s] End AAE Lib Interpolated Model. (MEM=1402.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 22:47:03    115s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 22:47:03    115s] Type 'man IMPESI-3194' for more detail.
[09/08 22:47:03    115s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 22:47:03    115s] Type 'man IMPESI-3199' for more detail.
[09/08 22:47:03    115s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 22:47:03    115s] Type 'man IMPESI-3194' for more detail.
[09/08 22:47:03    115s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 22:47:03    115s] Type 'man IMPESI-3199' for more detail.
[09/08 22:47:03    115s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 22:47:03    115s] Type 'man IMPESI-3194' for more detail.
[09/08 22:47:03    115s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 22:47:03    115s] Type 'man IMPESI-3199' for more detail.
[09/08 22:47:03    115s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 22:47:03    115s] Type 'man IMPESI-3194' for more detail.
[09/08 22:47:03    115s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 22:47:03    115s] Type 'man IMPESI-3199' for more detail.
[09/08 22:47:03    115s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 22:47:03    115s] Type 'man IMPESI-3194' for more detail.
[09/08 22:47:03    115s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 22:47:03    115s] Type 'man IMPESI-3199' for more detail.
[09/08 22:47:03    115s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 22:47:03    115s] Type 'man IMPESI-3194' for more detail.
[09/08 22:47:03    115s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 22:47:03    115s] Type 'man IMPESI-3199' for more detail.
[09/08 22:47:03    115s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 22:47:03    115s] Type 'man IMPESI-3194' for more detail.
[09/08 22:47:03    115s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 22:47:03    115s] Type 'man IMPESI-3199' for more detail.
[09/08 22:47:03    115s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 22:47:03    115s] Type 'man IMPESI-3194' for more detail.
[09/08 22:47:03    115s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 22:47:03    115s] Type 'man IMPESI-3199' for more detail.
[09/08 22:47:03    115s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 22:47:03    115s] Type 'man IMPESI-3194' for more detail.
[09/08 22:47:03    115s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 22:47:03    115s] Type 'man IMPESI-3199' for more detail.
[09/08 22:47:03    115s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 22:47:03    115s] Type 'man IMPESI-3194' for more detail.
[09/08 22:47:03    115s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 22:47:03    115s] Type 'man IMPESI-3199' for more detail.
[09/08 22:47:03    115s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 22:47:03    115s] Type 'man IMPESI-3194' for more detail.
[09/08 22:47:03    115s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 22:47:03    115s] Type 'man IMPESI-3199' for more detail.
[09/08 22:47:03    115s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 22:47:03    115s] Type 'man IMPESI-3194' for more detail.
[09/08 22:47:03    115s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 22:47:03    115s] Type 'man IMPESI-3199' for more detail.
[09/08 22:47:03    115s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 22:47:03    115s] Type 'man IMPESI-3194' for more detail.
[09/08 22:47:03    115s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 22:47:03    115s] Type 'man IMPESI-3199' for more detail.
[09/08 22:47:03    115s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 22:47:03    115s] Type 'man IMPESI-3194' for more detail.
[09/08 22:47:03    115s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 22:47:03    115s] Type 'man IMPESI-3199' for more detail.
[09/08 22:47:03    115s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 22:47:03    115s] Type 'man IMPESI-3194' for more detail.
[09/08 22:47:03    115s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 22:47:03    115s] Type 'man IMPESI-3199' for more detail.
[09/08 22:47:03    115s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 22:47:03    115s] Type 'man IMPESI-3194' for more detail.
[09/08 22:47:03    115s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 22:47:03    115s] Type 'man IMPESI-3199' for more detail.
[09/08 22:47:03    115s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 22:47:03    115s] Type 'man IMPESI-3194' for more detail.
[09/08 22:47:03    115s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 22:47:03    115s] Type 'man IMPESI-3199' for more detail.
[09/08 22:47:03    115s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 22:47:03    115s] Type 'man IMPESI-3194' for more detail.
[09/08 22:47:03    115s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 22:47:03    115s] Type 'man IMPESI-3199' for more detail.
[09/08 22:47:03    115s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 22:47:03    115s] Type 'man IMPESI-3194' for more detail.
[09/08 22:47:03    115s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 22:47:03    115s] Type 'man IMPESI-3199' for more detail.
[09/08 22:47:03    115s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 22:47:03    115s] Type 'man IMPESI-3194' for more detail.
[09/08 22:47:03    115s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 22:47:03    115s] Type 'man IMPESI-3199' for more detail.
[09/08 22:47:11    123s] Total number of fetched objects 49485
[09/08 22:47:11    123s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[09/08 22:47:11    123s] End delay calculation. (MEM=1390.55 CPU=0:00:08.3 REAL=0:00:08.0)
[09/08 22:47:17    129s] #Generating timing data took: cpu time = 00:00:18, elapsed time = 00:00:18, memory = 1226.34 (MB), peak = 1334.72 (MB)
[09/08 22:47:17    129s] ### dump_timing_file cpu:00:00:18, real:00:00:18, mem:1.2 GB, peak:1.3 GB
[09/08 22:47:17    129s] #Done generating timing data.
[09/08 22:47:17    129s] ### Time Record (Timing Data Generation) is uninstalled.
[09/08 22:47:17    129s] #create default rule from bind_ndr_rule rule=0x7fcbda676270 0x7fcbc0e8ea98
[09/08 22:47:18    129s] #WARNING (NRDB-407) pitch for LAYER TopMetal1 is defined too small, reset to 2280
[09/08 22:47:18    129s] #WARNING (NRDB-733) PIN iovdd in CELL_VIEW sg13g2_IOPadVdd does not have physical port.
[09/08 22:47:18    129s] #WARNING (NRDB-733) PIN iovss in CELL_VIEW sg13g2_IOPadVdd does not have physical port.
[09/08 22:47:18    129s] #WARNING (NRDB-733) PIN vss in CELL_VIEW sg13g2_IOPadVdd does not have physical port.
[09/08 22:47:18    129s] #WARNING (NRDB-733) PIN iovdd in CELL_VIEW sg13g2_IOPadVss does not have physical port.
[09/08 22:47:18    129s] #WARNING (NRDB-733) PIN iovss in CELL_VIEW sg13g2_IOPadVss does not have physical port.
[09/08 22:47:18    129s] #WARNING (NRDB-733) PIN vdd in CELL_VIEW sg13g2_IOPadVss does not have physical port.
[09/08 22:47:18    129s] #WARNING (NRDB-733) PIN iovss in CELL_VIEW sg13g2_IOPadIOVdd does not have physical port.
[09/08 22:47:18    129s] #WARNING (NRDB-733) PIN vdd in CELL_VIEW sg13g2_IOPadIOVdd does not have physical port.
[09/08 22:47:18    129s] #WARNING (NRDB-733) PIN vss in CELL_VIEW sg13g2_IOPadIOVdd does not have physical port.
[09/08 22:47:18    129s] #WARNING (NRDB-733) PIN iovdd in CELL_VIEW sg13g2_IOPadIOVss does not have physical port.
[09/08 22:47:18    129s] #WARNING (NRDB-733) PIN vdd in CELL_VIEW sg13g2_IOPadIOVss does not have physical port.
[09/08 22:47:18    129s] #WARNING (NRDB-733) PIN vss in CELL_VIEW sg13g2_IOPadIOVss does not have physical port.
[09/08 22:47:18    129s] #WARNING (NRDB-733) PIN iovdd in CELL_VIEW sg13g2_IOPadAnalog does not have physical port.
[09/08 22:47:18    129s] #WARNING (NRDB-733) PIN iovss in CELL_VIEW sg13g2_IOPadAnalog does not have physical port.
[09/08 22:47:18    129s] #WARNING (NRDB-733) PIN vdd in CELL_VIEW sg13g2_IOPadAnalog does not have physical port.
[09/08 22:47:18    129s] #WARNING (NRDB-733) PIN vss in CELL_VIEW sg13g2_IOPadAnalog does not have physical port.
[09/08 22:47:18    129s] #WARNING (NRDB-733) PIN iovdd in CELL_VIEW sg13g2_IOPadInOut30mA does not have physical port.
[09/08 22:47:18    129s] #WARNING (NRDB-733) PIN iovss in CELL_VIEW sg13g2_IOPadInOut30mA does not have physical port.
[09/08 22:47:18    129s] #WARNING (NRDB-733) PIN vdd in CELL_VIEW sg13g2_IOPadInOut30mA does not have physical port.
[09/08 22:47:18    129s] #WARNING (NRDB-733) PIN vss in CELL_VIEW sg13g2_IOPadInOut30mA does not have physical port.
[09/08 22:47:18    129s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[09/08 22:47:18    129s] #To increase the message display limit, refer to the product command reference manual.
[09/08 22:47:18    129s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[09/08 22:47:18    129s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 22:47:18    129s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 22:47:18    129s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 22:47:18    129s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 22:47:18    129s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 22:47:18    129s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 22:47:18    129s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 22:47:18    129s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 22:47:18    129s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 22:47:18    129s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 22:47:18    129s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 22:47:18    129s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 22:47:18    129s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 22:47:18    129s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 22:47:18    129s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 22:47:18    129s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 22:47:18    129s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 22:47:18    129s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 22:47:18    129s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 22:47:18    129s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 22:47:18    129s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[09/08 22:47:18    129s] #To increase the message display limit, refer to the product command reference manual.
[09/08 22:47:18    129s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk_i of net clk_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 22:47:18    129s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_ni of net rst_ni because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 22:47:18    129s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ref_clk_i of net ref_clk_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 22:47:18    129s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tck_i of net jtag_tck_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 22:47:18    129s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_trst_ni of net jtag_trst_ni because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 22:47:18    129s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tms_i of net jtag_tms_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 22:47:18    129s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tdi_i of net jtag_tdi_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 22:47:18    129s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tdo_o of net jtag_tdo_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 22:47:18    129s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/uart_rx_i of net uart_rx_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 22:47:18    129s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/uart_tx_o of net uart_tx_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 22:47:18    129s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/fetch_en_i of net fetch_en_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 22:47:18    129s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/status_o of net status_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 22:47:18    129s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio0_io of net gpio0_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 22:47:18    129s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio1_io of net gpio1_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 22:47:18    129s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio2_io of net gpio2_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 22:47:18    129s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio3_io of net gpio3_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 22:47:18    129s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio4_io of net gpio4_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 22:47:18    129s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio5_io of net gpio5_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 22:47:18    129s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio6_io of net gpio6_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 22:47:18    129s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio7_io of net gpio7_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 22:47:18    129s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[09/08 22:47:18    129s] #To increase the message display limit, refer to the product command reference manual.
[09/08 22:47:18    130s] ### Net info: total nets: 50810
[09/08 22:47:18    130s] ### Net info: dirty nets: 305
[09/08 22:47:18    130s] ### Net info: marked as disconnected nets: 0
[09/08 22:47:18    130s] #num needed restored net=48
[09/08 22:47:18    130s] #need_extraction net=48 (total=50810)
[09/08 22:47:18    130s] ### Net info: fully routed nets: 216
[09/08 22:47:18    130s] ### Net info: trivial (< 2 pins) nets: 6234
[09/08 22:47:18    130s] ### Net info: unrouted nets: 44360
[09/08 22:47:18    130s] ### Net info: re-extraction nets: 0
[09/08 22:47:18    130s] ### Net info: ignored nets: 0
[09/08 22:47:18    130s] ### Net info: skip routing nets: 48
[09/08 22:47:18    130s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/08 22:47:18    130s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/08 22:47:18    130s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/08 22:47:18    130s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/08 22:47:18    130s] #WARNING (NRDB-629) NanoRoute cannot route PIN VSS of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VSS. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/08 22:47:18    130s] #WARNING (NRDB-629) NanoRoute cannot route PIN VSS of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VSS. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/08 22:47:19    130s] #WARNING (NRDB-976) The TRACK STEP 2.5200 for preferred direction tracks is smaller than the PITCH 3.2800 for LAYER TopMetal1. This will cause routability problems for NanoRoute.
[09/08 22:47:19    130s] #Start reading timing information from file .timing_file_1201089.tif.gz ...
[09/08 22:47:19    131s] #Read in timing information for 48 ports, 44032 instances from timing file .timing_file_1201089.tif.gz.
[09/08 22:47:19    131s] ### import design signature (2): route=1008556143 flt_obj=0 vio=1881248819 swire=282492057 shield_wire=1 net_attr=1207614461 dirty_area=1620198374, del_dirty_area=0 cell=1297058440 placement=1238756726 pin_access=1
[09/08 22:47:19    131s] ### Time Record (DB Import) is uninstalled.
[09/08 22:47:19    131s] #NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
[09/08 22:47:19    131s] #RTESIG:78da8dd04d4fc3300c0660cefb1556b64391e870bed6f48ab4eb4015708dba25fdd0b614
[09/08 22:47:19    131s] #       25e9817f4f24aeb4e166c98f2dfbddee3e8f0d10867b8ae517a2d0144e0d4b05e525322e
[09/08 22:47:19    131s] #       9e19ead4fa78219bedeef5ed9dd70a108ad145db5bff0473b01e828d7174fde32fa15c4a
[09/08 22:47:19    131s] #       e8da5bb0509ca7e9f637128ce791a408245cbf2947dd191d2e7a305a9b71325633024588
[09/08 22:47:19    131s] #       3ee98559c6800c633fe49cac52003954f374486c9d69bd49d6baf9be2405103739bbaaaa
[09/08 22:47:19    131s] #       0342f4f3eaf395a259a3a4f88739e493562985e5450f3f398fa69f
[09/08 22:47:19    131s] #
[09/08 22:47:19    131s] ### Time Record (Data Preparation) is installed.
[09/08 22:47:19    131s] #RTESIG:78da8dd1b16ec3201006e0ce798a13c9e0484d7b1c6093b552d6b68adaaec809c4b69ae0
[09/08 22:47:19    131s] #       08f0d0b72f6ad73a743b89ef0ef86fb9fad8ed81113e70dc5c11a5e1f0bca75c70b14112
[09/08 22:47:19    131s] #       f291d0e4a3f727b658ae5e5edfc456034235f8e43a17ee618a2e4074290dbe5bff122e94
[09/08 22:47:19    131s] #       82537b8e0eaac3389eff46924419298ec0e2e71717684ed6c4a3e9ad317618ad33c4a08a
[09/08 22:47:19    131s] #       29643dd34b04ac1fbabee454930328a1adc80f49adb76db0d93a3f5de6a404e647ef6eaa
[09/08 22:47:19    131s] #       9a34b09fef172e6e6a8414a69b29359a178d56f21fa62eaf44e7b8e607dd7d03dfa8b354
[09/08 22:47:19    131s] #
[09/08 22:47:19    131s] ### Time Record (Data Preparation) is uninstalled.
[09/08 22:47:19    131s] ### Time Record (Data Preparation) is installed.
[09/08 22:47:20    131s] #Start routing data preparation on Mon Sep  8 22:47:20 2025
[09/08 22:47:20    131s] #
[09/08 22:47:21    132s] #Minimum voltage of a net in the design = 0.000.
[09/08 22:47:21    132s] #Maximum voltage of a net in the design = 1.320.
[09/08 22:47:21    132s] #Voltage range [0.000 - 1.320] has 50808 nets.
[09/08 22:47:21    132s] #Voltage range [1.080 - 1.320] has 1 net.
[09/08 22:47:21    132s] #Voltage range [0.000 - 0.000] has 1 net.
[09/08 22:47:21    132s] ### Time Record (Cell Pin Access) is installed.
[09/08 22:47:21    132s] #Restoring pin access data from file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/croc_chip.apa ...
[09/08 22:47:21    132s] #WARNING (NRDB-2002) Failed to read APA of cell sg13g2_mux2_1.
[09/08 22:47:21    132s] #Could not restore pin access data
[09/08 22:47:21    132s] #WARNING (NRDB-1026) Fail to import pin access information for croc_chip. Pin access information is recalculated.
[09/08 22:47:37    148s] ### Time Record (Cell Pin Access) is uninstalled.
[09/08 22:47:38    149s] # Metal1       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3650
[09/08 22:47:38    149s] # Metal2       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
[09/08 22:47:38    149s] # Metal3       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
[09/08 22:47:38    149s] # Metal4       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
[09/08 22:47:38    149s] # Metal5       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
[09/08 22:47:38    149s] # TopMetal1    H   Track-Pitch = 2.5200    Line-2-Via Pitch = 3.2800
[09/08 22:47:38    149s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[09/08 22:47:38    149s] # TopMetal2    V   Track-Pitch = 4.0000    Line-2-Via Pitch = 4.0000
[09/08 22:47:38    149s] #Monitoring time of adding inner blkg by smac
[09/08 22:47:38    149s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1347.78 (MB), peak = 1377.03 (MB)
[09/08 22:47:39    150s] #Regenerating Ggrids automatically.
[09/08 22:47:39    150s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.4800.
[09/08 22:47:39    150s] #Using automatically generated G-grids.
[09/08 22:47:39    150s] #Done routing data preparation.
[09/08 22:47:39    150s] #cpu time = 00:00:19, elapsed time = 00:00:19, memory = 1586.53 (MB), peak = 1586.53 (MB)
[09/08 22:47:39    150s] #Start instance access analysis using 1 thread...
[09/08 22:47:39    150s] ### Time Record (Instance Pin Access) is installed.
[09/08 22:47:39    151s] #0 instance pins are hard to access
[09/08 22:47:39    151s] #Instance access analysis statistics:
[09/08 22:47:39    151s] #Cpu time = 00:00:00
[09/08 22:47:39    151s] #Elapsed time = 00:00:00
[09/08 22:47:39    151s] #Increased memory = 4.26 (MB)
[09/08 22:47:39    151s] #Total memory = 1590.79 (MB)
[09/08 22:47:39    151s] #Peak memory = 1599.24 (MB)
[09/08 22:47:39    151s] ### Time Record (Instance Pin Access) is uninstalled.
[09/08 22:47:39    151s] #
[09/08 22:47:39    151s] #Finished routing data preparation on Mon Sep  8 22:47:39 2025
[09/08 22:47:39    151s] #
[09/08 22:47:39    151s] #Cpu time = 00:00:20
[09/08 22:47:39    151s] #Elapsed time = 00:00:20
[09/08 22:47:39    151s] #Increased memory = 265.11 (MB)
[09/08 22:47:39    151s] #Total memory = 1590.79 (MB)
[09/08 22:47:39    151s] #Peak memory = 1599.24 (MB)
[09/08 22:47:39    151s] #
[09/08 22:47:39    151s] ### Time Record (Data Preparation) is uninstalled.
[09/08 22:47:39    151s] ### Time Record (Global Routing) is installed.
[09/08 22:47:39    151s] #
[09/08 22:47:39    151s] #Start global routing on Mon Sep  8 22:47:39 2025
[09/08 22:47:39    151s] #
[09/08 22:47:39    151s] #
[09/08 22:47:39    151s] #Start global routing initialization on Mon Sep  8 22:47:39 2025
[09/08 22:47:39    151s] #
[09/08 22:47:39    151s] #Number of eco nets is 194
[09/08 22:47:39    151s] #
[09/08 22:47:39    151s] #Start global routing data preparation on Mon Sep  8 22:47:39 2025
[09/08 22:47:39    151s] #
[09/08 22:47:39    151s] ### build_merged_routing_blockage_rect_list starts on Mon Sep  8 22:47:39 2025 with memory = 1591.10 (MB), peak = 1599.24 (MB)
[09/08 22:47:39    151s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[09/08 22:47:39    151s] #Start routing resource analysis on Mon Sep  8 22:47:39 2025
[09/08 22:47:39    151s] #
[09/08 22:47:39    151s] ### init_is_bin_blocked starts on Mon Sep  8 22:47:39 2025 with memory = 1591.10 (MB), peak = 1599.24 (MB)
[09/08 22:47:39    151s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[09/08 22:47:39    151s] ### PDHT_Row_Thread::compute_flow_cap starts on Mon Sep  8 22:47:39 2025 with memory = 1595.24 (MB), peak = 1599.24 (MB)
[09/08 22:47:40    152s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:01, real:00:00:01, mem:1.6 GB, peak:1.6 GB
[09/08 22:47:40    152s] ### adjust_flow_cap starts on Mon Sep  8 22:47:40 2025 with memory = 1595.55 (MB), peak = 1599.24 (MB)
[09/08 22:47:40    152s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[09/08 22:47:40    152s] ### adjust_partial_route_blockage starts on Mon Sep  8 22:47:40 2025 with memory = 1595.55 (MB), peak = 1599.24 (MB)
[09/08 22:47:40    152s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[09/08 22:47:40    152s] ### set_via_blocked starts on Mon Sep  8 22:47:40 2025 with memory = 1595.55 (MB), peak = 1599.24 (MB)
[09/08 22:47:40    152s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[09/08 22:47:40    152s] ### copy_flow starts on Mon Sep  8 22:47:40 2025 with memory = 1595.55 (MB), peak = 1599.24 (MB)
[09/08 22:47:40    152s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[09/08 22:47:40    152s] #Routing resource analysis is done on Mon Sep  8 22:47:40 2025
[09/08 22:47:40    152s] #
[09/08 22:47:40    152s] ### report_flow_cap starts on Mon Sep  8 22:47:40 2025 with memory = 1595.55 (MB), peak = 1599.24 (MB)
[09/08 22:47:40    152s] #  Resource Analysis:
[09/08 22:47:40    152s] #
[09/08 22:47:40    152s] #               Routing  #Avail      #Track     #Total     %Gcell
[09/08 22:47:40    152s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[09/08 22:47:40    152s] #  --------------------------------------------------------------
[09/08 22:47:40    152s] #  Metal1         V        2515        1318       65536    64.99%
[09/08 22:47:40    152s] #  Metal2         H        2873        1508       65536    33.29%
[09/08 22:47:40    152s] #  Metal3         V        2519        1314       65536    32.91%
[09/08 22:47:40    152s] #  Metal4         H        3122        1259       65536    32.99%
[09/08 22:47:40    152s] #  Metal5         V        2732        1101       65536    27.42%
[09/08 22:47:40    152s] #  --------------------------------------------------------------
[09/08 22:47:40    152s] #  Total                  13762      32.11%      327680    38.32%
[09/08 22:47:40    152s] #
[09/08 22:47:40    152s] #
[09/08 22:47:40    152s] #
[09/08 22:47:40    152s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[09/08 22:47:40    152s] ### analyze_m2_tracks starts on Mon Sep  8 22:47:40 2025 with memory = 1595.55 (MB), peak = 1599.24 (MB)
[09/08 22:47:40    152s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[09/08 22:47:40    152s] ### report_initial_resource starts on Mon Sep  8 22:47:40 2025 with memory = 1595.55 (MB), peak = 1599.24 (MB)
[09/08 22:47:40    152s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[09/08 22:47:40    152s] ### mark_pg_pins_accessibility starts on Mon Sep  8 22:47:40 2025 with memory = 1595.55 (MB), peak = 1599.24 (MB)
[09/08 22:47:40    152s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[09/08 22:47:40    152s] ### set_net_region starts on Mon Sep  8 22:47:40 2025 with memory = 1595.55 (MB), peak = 1599.24 (MB)
[09/08 22:47:40    152s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[09/08 22:47:40    152s] #
[09/08 22:47:40    152s] #Global routing data preparation is done on Mon Sep  8 22:47:40 2025
[09/08 22:47:40    152s] #
[09/08 22:47:40    152s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1595.55 (MB), peak = 1599.24 (MB)
[09/08 22:47:40    152s] #
[09/08 22:47:40    152s] ### prepare_level starts on Mon Sep  8 22:47:40 2025 with memory = 1595.55 (MB), peak = 1599.24 (MB)
[09/08 22:47:40    152s] ### init level 1 starts on Mon Sep  8 22:47:40 2025 with memory = 1595.87 (MB), peak = 1599.24 (MB)
[09/08 22:47:40    152s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[09/08 22:47:40    152s] ### Level 1 hgrid = 256 X 256
[09/08 22:47:40    152s] ### init level 2 starts on Mon Sep  8 22:47:40 2025 with memory = 1595.87 (MB), peak = 1599.24 (MB)
[09/08 22:47:40    152s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[09/08 22:47:40    152s] ### Level 2 hgrid = 64 X 64
[09/08 22:47:40    152s] ### prepare_level_flow starts on Mon Sep  8 22:47:40 2025 with memory = 1596.80 (MB), peak = 1599.24 (MB)
[09/08 22:47:40    152s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[09/08 22:47:40    152s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[09/08 22:47:40    152s] #
[09/08 22:47:40    152s] #Global routing initialization is done on Mon Sep  8 22:47:40 2025
[09/08 22:47:40    152s] #
[09/08 22:47:40    152s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1596.80 (MB), peak = 1599.24 (MB)
[09/08 22:47:40    152s] #
[09/08 22:47:40    152s] #start global routing iteration 1...
[09/08 22:47:40    152s] ### init_flow_edge starts on Mon Sep  8 22:47:40 2025 with memory = 1596.80 (MB), peak = 1599.24 (MB)
[09/08 22:47:40    152s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[09/08 22:47:40    152s] ### Uniform Hboxes (7x7)
[09/08 22:47:40    152s] ### routing at level 1 iter 0 for 0 hboxes
[09/08 22:47:45    156s] ### measure_qor starts on Mon Sep  8 22:47:45 2025 with memory = 1665.39 (MB), peak = 1665.39 (MB)
[09/08 22:47:45    156s] ### measure_congestion starts on Mon Sep  8 22:47:45 2025 with memory = 1665.39 (MB), peak = 1665.39 (MB)
[09/08 22:47:45    156s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[09/08 22:47:45    156s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[09/08 22:47:45    156s] ### Uniform Hboxes (7x7)
[09/08 22:47:45    156s] ### routing at level 1 iter 1 for 0 hboxes
[09/08 22:47:51    163s] ### measure_qor starts on Mon Sep  8 22:47:51 2025 with memory = 1666.02 (MB), peak = 1666.02 (MB)
[09/08 22:47:51    163s] ### measure_congestion starts on Mon Sep  8 22:47:51 2025 with memory = 1666.02 (MB), peak = 1666.02 (MB)
[09/08 22:47:51    163s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[09/08 22:47:51    163s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[09/08 22:47:51    163s] ### Uniform Hboxes (7x7)
[09/08 22:47:51    163s] ### routing at level 1 iter 2 for 0 hboxes
[09/08 22:47:57    168s] ### measure_qor starts on Mon Sep  8 22:47:57 2025 with memory = 1666.33 (MB), peak = 1666.33 (MB)
[09/08 22:47:57    168s] ### measure_congestion starts on Mon Sep  8 22:47:57 2025 with memory = 1666.33 (MB), peak = 1666.33 (MB)
[09/08 22:47:57    168s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[09/08 22:47:57    169s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[09/08 22:47:57    169s] #cpu time = 00:00:17, elapsed time = 00:00:17, memory = 1621.86 (MB), peak = 1666.33 (MB)
[09/08 22:47:57    169s] #
[09/08 22:47:57    169s] #start global routing iteration 2...
[09/08 22:47:57    169s] ### init_flow_edge starts on Mon Sep  8 22:47:57 2025 with memory = 1621.86 (MB), peak = 1666.33 (MB)
[09/08 22:47:57    169s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[09/08 22:47:57    169s] ### routing at level 2 (topmost level) iter 0
[09/08 22:47:58    169s] ### measure_qor starts on Mon Sep  8 22:47:58 2025 with memory = 1621.86 (MB), peak = 1666.33 (MB)
[09/08 22:47:58    169s] ### measure_congestion starts on Mon Sep  8 22:47:58 2025 with memory = 1621.86 (MB), peak = 1666.33 (MB)
[09/08 22:47:58    169s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[09/08 22:47:58    169s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[09/08 22:47:58    169s] ### routing at level 2 (topmost level) iter 1
[09/08 22:47:59    170s] ### measure_qor starts on Mon Sep  8 22:47:59 2025 with memory = 1622.18 (MB), peak = 1666.33 (MB)
[09/08 22:47:59    170s] ### measure_congestion starts on Mon Sep  8 22:47:59 2025 with memory = 1622.18 (MB), peak = 1666.33 (MB)
[09/08 22:47:59    170s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[09/08 22:47:59    170s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[09/08 22:47:59    170s] ### routing at level 2 (topmost level) iter 2
[09/08 22:48:00    171s] ### measure_qor starts on Mon Sep  8 22:48:00 2025 with memory = 1622.18 (MB), peak = 1666.33 (MB)
[09/08 22:48:00    171s] ### measure_congestion starts on Mon Sep  8 22:48:00 2025 with memory = 1622.18 (MB), peak = 1666.33 (MB)
[09/08 22:48:00    171s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[09/08 22:48:00    171s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[09/08 22:48:00    171s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1620.29 (MB), peak = 1666.33 (MB)
[09/08 22:48:00    171s] #
[09/08 22:48:00    171s] #start global routing iteration 3...
[09/08 22:48:00    171s] ### Uniform Hboxes (7x7)
[09/08 22:48:00    171s] ### routing at level 1 iter 0 for 0 hboxes
[09/08 22:48:02    173s] ### measure_qor starts on Mon Sep  8 22:48:02 2025 with memory = 1649.98 (MB), peak = 1666.33 (MB)
[09/08 22:48:02    173s] ### measure_congestion starts on Mon Sep  8 22:48:02 2025 with memory = 1649.98 (MB), peak = 1666.33 (MB)
[09/08 22:48:02    173s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[09/08 22:48:02    173s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[09/08 22:48:02    173s] ### measure_congestion starts on Mon Sep  8 22:48:02 2025 with memory = 1649.98 (MB), peak = 1666.33 (MB)
[09/08 22:48:02    173s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[09/08 22:48:02    173s] ### Uniform Hboxes (7x7)
[09/08 22:48:02    173s] ### routing at level 1 iter 1 for 0 hboxes
[09/08 22:48:04    175s] ### measure_qor starts on Mon Sep  8 22:48:04 2025 with memory = 1650.60 (MB), peak = 1666.33 (MB)
[09/08 22:48:04    175s] ### measure_congestion starts on Mon Sep  8 22:48:04 2025 with memory = 1650.60 (MB), peak = 1666.33 (MB)
[09/08 22:48:04    175s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[09/08 22:48:04    175s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[09/08 22:48:04    175s] ### measure_congestion starts on Mon Sep  8 22:48:04 2025 with memory = 1650.60 (MB), peak = 1666.33 (MB)
[09/08 22:48:04    175s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[09/08 22:48:04    175s] ### Uniform Hboxes (7x7)
[09/08 22:48:04    175s] ### routing at level 1 iter 2 for 0 hboxes
[09/08 22:48:06    177s] ### measure_qor starts on Mon Sep  8 22:48:06 2025 with memory = 1650.60 (MB), peak = 1666.33 (MB)
[09/08 22:48:06    177s] ### measure_congestion starts on Mon Sep  8 22:48:06 2025 with memory = 1650.60 (MB), peak = 1666.33 (MB)
[09/08 22:48:06    177s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[09/08 22:48:06    177s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[09/08 22:48:06    177s] ### measure_congestion starts on Mon Sep  8 22:48:06 2025 with memory = 1650.60 (MB), peak = 1666.33 (MB)
[09/08 22:48:06    177s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[09/08 22:48:06    177s] ### Uniform Hboxes (7x7)
[09/08 22:48:06    177s] ### routing at level 1 iter 3 for 0 hboxes
[09/08 22:48:15    186s] ### measure_qor starts on Mon Sep  8 22:48:15 2025 with memory = 1660.91 (MB), peak = 1666.33 (MB)
[09/08 22:48:15    186s] ### measure_congestion starts on Mon Sep  8 22:48:15 2025 with memory = 1660.91 (MB), peak = 1666.33 (MB)
[09/08 22:48:15    186s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[09/08 22:48:15    186s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[09/08 22:48:15    186s] ### measure_congestion starts on Mon Sep  8 22:48:15 2025 with memory = 1660.91 (MB), peak = 1666.33 (MB)
[09/08 22:48:15    186s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[09/08 22:48:15    186s] ### Uniform Hboxes (7x7)
[09/08 22:48:15    186s] ### routing at level 1 iter 4 for 0 hboxes
[09/08 22:48:24    195s] ### measure_qor starts on Mon Sep  8 22:48:24 2025 with memory = 1662.16 (MB), peak = 1666.33 (MB)
[09/08 22:48:24    195s] ### measure_congestion starts on Mon Sep  8 22:48:24 2025 with memory = 1662.16 (MB), peak = 1666.33 (MB)
[09/08 22:48:24    195s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[09/08 22:48:24    195s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[09/08 22:48:24    195s] ### measure_congestion starts on Mon Sep  8 22:48:24 2025 with memory = 1662.16 (MB), peak = 1666.33 (MB)
[09/08 22:48:24    195s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[09/08 22:48:24    195s] ### routing at level 1 iter 5 for 0 hboxes
[09/08 22:48:24    195s] ### measure_qor starts on Mon Sep  8 22:48:24 2025 with memory = 1662.16 (MB), peak = 1666.33 (MB)
[09/08 22:48:24    195s] ### measure_congestion starts on Mon Sep  8 22:48:24 2025 with memory = 1662.16 (MB), peak = 1666.33 (MB)
[09/08 22:48:24    195s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[09/08 22:48:24    195s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[09/08 22:48:24    195s] #cpu time = 00:00:24, elapsed time = 00:00:25, memory = 1625.79 (MB), peak = 1666.33 (MB)
[09/08 22:48:24    195s] #
[09/08 22:48:24    195s] ### route_end starts on Mon Sep  8 22:48:24 2025 with memory = 1625.79 (MB), peak = 1666.33 (MB)
[09/08 22:48:24    195s] #
[09/08 22:48:24    195s] #Total number of trivial nets (e.g. < 2 pins) = 6234 (skipped).
[09/08 22:48:24    195s] #Total number of routable nets = 44576.
[09/08 22:48:24    195s] #Total number of nets in the design = 50810.
[09/08 22:48:24    195s] #
[09/08 22:48:24    195s] #44554 routable nets have only global wires.
[09/08 22:48:24    195s] #22 routable nets have only detail routed wires.
[09/08 22:48:24    195s] #219 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[09/08 22:48:24    195s] #22 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[09/08 22:48:24    195s] #
[09/08 22:48:24    195s] #Routed nets constraints summary:
[09/08 22:48:24    195s] #------------------------------------------
[09/08 22:48:24    195s] #        Rules   Pref Layer   Unconstrained  
[09/08 22:48:24    195s] #------------------------------------------
[09/08 22:48:24    195s] #      Default            0           44335  
[09/08 22:48:24    195s] #     ndr_3w3s           40               0  
[09/08 22:48:24    195s] #     ndr_2w2s          179               0  
[09/08 22:48:24    195s] #------------------------------------------
[09/08 22:48:24    195s] #        Total          219           44335  
[09/08 22:48:24    195s] #------------------------------------------
[09/08 22:48:24    195s] #
[09/08 22:48:24    195s] #Routing constraints summary of the whole design:
[09/08 22:48:24    195s] #------------------------------------------
[09/08 22:48:24    195s] #        Rules   Pref Layer   Unconstrained  
[09/08 22:48:24    195s] #------------------------------------------
[09/08 22:48:24    195s] #      Default            0           44335  
[09/08 22:48:24    195s] #     ndr_3w3s           58               0  
[09/08 22:48:24    195s] #     ndr_2w2s          183               0  
[09/08 22:48:24    195s] #------------------------------------------
[09/08 22:48:24    195s] #        Total          241           44335  
[09/08 22:48:24    195s] #------------------------------------------
[09/08 22:48:24    195s] #
[09/08 22:48:24    195s] ### cal_base_flow starts on Mon Sep  8 22:48:24 2025 with memory = 1625.79 (MB), peak = 1666.33 (MB)
[09/08 22:48:24    195s] ### init_flow_edge starts on Mon Sep  8 22:48:24 2025 with memory = 1625.79 (MB), peak = 1666.33 (MB)
[09/08 22:48:24    195s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[09/08 22:48:24    195s] ### cal_flow starts on Mon Sep  8 22:48:24 2025 with memory = 1625.79 (MB), peak = 1666.33 (MB)
[09/08 22:48:24    195s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[09/08 22:48:24    195s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[09/08 22:48:24    195s] ### report_overcon starts on Mon Sep  8 22:48:24 2025 with memory = 1625.79 (MB), peak = 1666.33 (MB)
[09/08 22:48:24    195s] #
[09/08 22:48:24    195s] #  Congestion Analysis: (blocked Gcells are excluded)
[09/08 22:48:24    195s] #
[09/08 22:48:24    195s] #                 OverCon       OverCon       OverCon       OverCon          
[09/08 22:48:24    195s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[09/08 22:48:24    195s] #     Layer         (1-2)         (3-4)         (5-6)         (7-8)   OverCon  Flow/Cap
[09/08 22:48:24    195s] #  ----------------------------------------------------------------------------------------
[09/08 22:48:24    195s] #  Metal2      181(0.41%)     28(0.06%)      3(0.01%)      2(0.00%)   (0.49%)     0.32  
[09/08 22:48:24    195s] #  Metal3       67(0.15%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.15%)     0.32  
[09/08 22:48:24    195s] #  Metal4        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.18  
[09/08 22:48:24    195s] #  Metal5        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.22  
[09/08 22:48:24    195s] #  ----------------------------------------------------------------------------------------
[09/08 22:48:24    195s] #     Total    248(0.14%)     28(0.02%)      3(0.00%)      2(0.00%)   (0.16%)
[09/08 22:48:24    195s] #
[09/08 22:48:24    195s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 8
[09/08 22:48:24    195s] #  Overflow after GR: 0.12% H + 0.04% V
[09/08 22:48:24    195s] #
[09/08 22:48:24    195s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[09/08 22:48:24    195s] ### cal_base_flow starts on Mon Sep  8 22:48:24 2025 with memory = 1625.79 (MB), peak = 1666.33 (MB)
[09/08 22:48:24    195s] ### init_flow_edge starts on Mon Sep  8 22:48:24 2025 with memory = 1625.79 (MB), peak = 1666.33 (MB)
[09/08 22:48:24    195s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[09/08 22:48:24    195s] ### cal_flow starts on Mon Sep  8 22:48:24 2025 with memory = 1625.79 (MB), peak = 1666.33 (MB)
[09/08 22:48:25    196s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[09/08 22:48:25    196s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[09/08 22:48:25    196s] ### export_cong_map starts on Mon Sep  8 22:48:25 2025 with memory = 1625.79 (MB), peak = 1666.33 (MB)
[09/08 22:48:25    196s] ### PDZT_Export::export_cong_map starts on Mon Sep  8 22:48:25 2025 with memory = 1625.79 (MB), peak = 1666.33 (MB)
[09/08 22:48:25    196s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[09/08 22:48:25    196s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[09/08 22:48:25    196s] ### import_cong_map starts on Mon Sep  8 22:48:25 2025 with memory = 1625.79 (MB), peak = 1666.33 (MB)
[09/08 22:48:25    196s] #Hotspot report including placement blocked areas
[09/08 22:48:25    196s] OPERPROF: Starting HotSpotCal at level 1, MEM:1730.9M
[09/08 22:48:25    196s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[09/08 22:48:25    196s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[09/08 22:48:25    196s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[09/08 22:48:25    196s] [hotspot] |   Metal1(V)    |           4394.49 |           4394.49 |   362.88   362.88  1481.76  1481.76 |
[09/08 22:48:25    196s] [hotspot] |   Metal2(H)    |              0.26 |              1.84 |  1058.39   332.63  1118.88   393.12 |
[09/08 22:48:25    196s] [hotspot] |   Metal3(V)    |              2.10 |              4.72 |  1028.15   695.51  1088.63   756.00 |
[09/08 22:48:25    196s] [hotspot] |   Metal4(H)    |            363.74 |            656.39 |   665.27   574.56  1421.28   665.27 |
[09/08 22:48:25    196s] [hotspot] |   Metal5(V)    |              0.00 |              0.00 |   (none)                            |
[09/08 22:48:25    196s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[09/08 22:48:25    196s] [hotspot] |      worst     | (Metal1)  4394.49 | (Metal1)  4394.49 |                                     |
[09/08 22:48:25    196s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[09/08 22:48:25    196s] [hotspot] |   all layers   |            363.74 |            656.39 |                                     |
[09/08 22:48:25    196s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[09/08 22:48:25    196s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 363.74, normalized total congestion hotspot area = 656.39 (area is in unit of 4 std-cell row bins)
[09/08 22:48:25    196s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 363.74/656.39 (area is in unit of 4 std-cell row bins)
[09/08 22:48:25    196s] [hotspot] max/total 363.74/656.39, big hotspot (>10) total 656.39
[09/08 22:48:25    196s] [hotspot] top 5 congestion hotspot bounding boxes and scores of all layers hotspot
[09/08 22:48:25    196s] [hotspot] +-----+-------------------------------------+---------------+
[09/08 22:48:25    196s] [hotspot] | top |            hotspot bbox             | hotspot score |
[09/08 22:48:25    196s] [hotspot] +-----+-------------------------------------+---------------+
[09/08 22:48:25    196s] [hotspot] |  1  |   665.27   574.56  1421.28   665.27 |      300.00   |
[09/08 22:48:25    196s] [hotspot] +-----+-------------------------------------+---------------+
[09/08 22:48:25    196s] [hotspot] |  2  |   665.27   453.60  1421.28   514.08 |      200.00   |
[09/08 22:48:25    196s] [hotspot] +-----+-------------------------------------+---------------+
[09/08 22:48:25    196s] [hotspot] |  3  |   665.27   514.08   725.75   574.56 |        7.08   |
[09/08 22:48:25    196s] [hotspot] +-----+-------------------------------------+---------------+
[09/08 22:48:25    196s] [hotspot] |  4  |   725.75   514.08   786.24   574.56 |        7.08   |
[09/08 22:48:25    196s] [hotspot] +-----+-------------------------------------+---------------+
[09/08 22:48:25    196s] [hotspot] |  5  |   786.24   514.08   846.72   574.56 |        7.08   |
[09/08 22:48:25    196s] [hotspot] +-----+-------------------------------------+---------------+
[09/08 22:48:25    196s] Top 5 hotspots total area: 521.25
[09/08 22:48:25    196s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.067, REAL:0.068, MEM:1730.9M
[09/08 22:48:25    196s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[09/08 22:48:25    196s] ### update starts on Mon Sep  8 22:48:25 2025 with memory = 1627.04 (MB), peak = 1666.33 (MB)
[09/08 22:48:25    196s] #Complete Global Routing.
[09/08 22:48:25    196s] #Total number of nets with non-default rule or having extra spacing = 241
[09/08 22:48:25    196s] #Total wire length = 1929296 um.
[09/08 22:48:25    196s] #Total half perimeter of net bounding box = 1916947 um.
[09/08 22:48:25    196s] #Total wire length on LAYER Metal1 = 0 um.
[09/08 22:48:25    196s] #Total wire length on LAYER Metal2 = 469539 um.
[09/08 22:48:25    196s] #Total wire length on LAYER Metal3 = 531128 um.
[09/08 22:48:25    196s] #Total wire length on LAYER Metal4 = 520476 um.
[09/08 22:48:25    196s] #Total wire length on LAYER Metal5 = 408153 um.
[09/08 22:48:25    196s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 22:48:25    196s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 22:48:25    196s] #Total number of vias = 256184
[09/08 22:48:25    196s] #Up-Via Summary (total 256184):
[09/08 22:48:25    196s] #           
[09/08 22:48:25    196s] #-----------------------
[09/08 22:48:25    196s] # Metal1         131638
[09/08 22:48:25    196s] # Metal2          87401
[09/08 22:48:25    196s] # Metal3          26482
[09/08 22:48:25    196s] # Metal4          10663
[09/08 22:48:25    196s] #-----------------------
[09/08 22:48:25    196s] #                256184 
[09/08 22:48:25    196s] #
[09/08 22:48:25    196s] ### update cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[09/08 22:48:25    196s] ### report_overcon starts on Mon Sep  8 22:48:25 2025 with memory = 1627.36 (MB), peak = 1666.33 (MB)
[09/08 22:48:25    196s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[09/08 22:48:25    196s] ### report_overcon starts on Mon Sep  8 22:48:25 2025 with memory = 1627.36 (MB), peak = 1666.33 (MB)
[09/08 22:48:25    196s] #Max overcon = 8 tracks.
[09/08 22:48:25    196s] #Total overcon = 0.16%.
[09/08 22:48:25    196s] #Worst layer Gcell overcon rate = 0.15%.
[09/08 22:48:25    196s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[09/08 22:48:25    196s] ### route_end cpu:00:00:01, real:00:00:01, mem:1.6 GB, peak:1.6 GB
[09/08 22:48:25    196s] ### global_route design signature (5): route=2137308643 net_attr=2104849866
[09/08 22:48:25    196s] #
[09/08 22:48:25    196s] #Global routing statistics:
[09/08 22:48:25    196s] #Cpu time = 00:00:46
[09/08 22:48:25    196s] #Elapsed time = 00:00:46
[09/08 22:48:25    196s] #Increased memory = 28.31 (MB)
[09/08 22:48:25    196s] #Total memory = 1619.10 (MB)
[09/08 22:48:25    196s] #Peak memory = 1666.33 (MB)
[09/08 22:48:25    196s] #
[09/08 22:48:25    196s] #Finished global routing on Mon Sep  8 22:48:25 2025
[09/08 22:48:25    196s] #
[09/08 22:48:25    196s] #
[09/08 22:48:25    196s] ### Time Record (Global Routing) is uninstalled.
[09/08 22:48:25    196s] ### Time Record (Data Preparation) is installed.
[09/08 22:48:25    196s] ### Time Record (Data Preparation) is uninstalled.
[09/08 22:48:26    197s] ### track-assign external-init starts on Mon Sep  8 22:48:26 2025 with memory = 1614.74 (MB), peak = 1666.33 (MB)
[09/08 22:48:26    197s] ### Time Record (Track Assignment) is installed.
[09/08 22:48:26    197s] ### Time Record (Track Assignment) is uninstalled.
[09/08 22:48:26    197s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[09/08 22:48:26    197s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1614.74 (MB), peak = 1666.33 (MB)
[09/08 22:48:26    197s] ### track-assign engine-init starts on Mon Sep  8 22:48:26 2025 with memory = 1614.74 (MB), peak = 1666.33 (MB)
[09/08 22:48:26    197s] ### Time Record (Track Assignment) is installed.
[09/08 22:48:26    197s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[09/08 22:48:26    197s] ### track-assign core-engine starts on Mon Sep  8 22:48:26 2025 with memory = 1614.74 (MB), peak = 1666.33 (MB)
[09/08 22:48:26    197s] #Start Track Assignment.
[09/08 22:48:31    202s] #Done with 62645 horizontal wires in 8 hboxes and 53842 vertical wires in 8 hboxes.
[09/08 22:48:37    208s] #Done with 17397 horizontal wires in 8 hboxes and 9172 vertical wires in 8 hboxes.
[09/08 22:48:38    209s] #Done with 8 horizontal wires in 8 hboxes and 8 vertical wires in 8 hboxes.
[09/08 22:48:38    209s] #
[09/08 22:48:38    209s] #Track assignment summary:
[09/08 22:48:38    209s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[09/08 22:48:38    209s] #------------------------------------------------------------------------
[09/08 22:48:38    209s] # Metal2    436561.22 	  0.26%  	  0.00% 	  0.04%
[09/08 22:48:38    209s] # Metal3    485104.70 	  0.49%  	  0.08% 	  0.25%
[09/08 22:48:38    209s] # Metal4    499307.35 	  0.04%  	  0.00% 	  0.00%
[09/08 22:48:38    209s] # Metal5    407481.23 	  0.01%  	  0.00% 	  0.00%
[09/08 22:48:38    209s] #------------------------------------------------------------------------
[09/08 22:48:38    209s] # All     1828454.51  	  0.20% 	  0.02% 	  0.00%
[09/08 22:48:38    209s] #Complete Track Assignment.
[09/08 22:48:38    209s] #Total number of nets with non-default rule or having extra spacing = 241
[09/08 22:48:38    209s] #Total wire length = 1962514 um.
[09/08 22:48:38    209s] #Total half perimeter of net bounding box = 1916947 um.
[09/08 22:48:38    209s] #Total wire length on LAYER Metal1 = 0 um.
[09/08 22:48:38    209s] #Total wire length on LAYER Metal2 = 502844 um.
[09/08 22:48:38    209s] #Total wire length on LAYER Metal3 = 523730 um.
[09/08 22:48:38    209s] #Total wire length on LAYER Metal4 = 526954 um.
[09/08 22:48:38    209s] #Total wire length on LAYER Metal5 = 408986 um.
[09/08 22:48:38    209s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 22:48:38    209s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 22:48:38    209s] #Total number of vias = 256184
[09/08 22:48:38    209s] #Up-Via Summary (total 256184):
[09/08 22:48:38    209s] #           
[09/08 22:48:38    209s] #-----------------------
[09/08 22:48:38    209s] # Metal1         131638
[09/08 22:48:38    209s] # Metal2          87401
[09/08 22:48:38    209s] # Metal3          26482
[09/08 22:48:38    209s] # Metal4          10663
[09/08 22:48:38    209s] #-----------------------
[09/08 22:48:38    209s] #                256184 
[09/08 22:48:38    209s] #
[09/08 22:48:38    209s] ### track_assign design signature (8): route=1560200593
[09/08 22:48:38    209s] ### track-assign core-engine cpu:00:00:12, real:00:00:12, mem:1.6 GB, peak:1.6 GB
[09/08 22:48:38    209s] ### Time Record (Track Assignment) is uninstalled.
[09/08 22:48:38    209s] #cpu time = 00:00:12, elapsed time = 00:00:13, memory = 1622.30 (MB), peak = 1666.33 (MB)
[09/08 22:48:38    209s] #
[09/08 22:48:38    209s] #number of short segments in preferred routing layers
[09/08 22:48:38    209s] #	Metal2    Metal3    Metal4    Total 
[09/08 22:48:38    209s] #	481       111       22        614       
[09/08 22:48:38    209s] #
[09/08 22:48:39    209s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[09/08 22:48:39    209s] #Cpu time = 00:01:18
[09/08 22:48:39    209s] #Elapsed time = 00:01:19
[09/08 22:48:39    209s] #Increased memory = 297.55 (MB)
[09/08 22:48:39    209s] #Total memory = 1623.23 (MB)
[09/08 22:48:39    209s] #Peak memory = 1666.33 (MB)
[09/08 22:48:39    210s] ### Time Record (Detail Routing) is installed.
[09/08 22:48:39    210s] ### max drc and si pitch = 1950 (  1.9500 um) MT-safe pitch = 1530 (  1.5300 um) patch pitch = 6930 (  6.9300 um)
[09/08 22:48:48    219s] #
[09/08 22:48:48    219s] #Start Detail Routing..
[09/08 22:48:48    219s] #start initial detail routing ...
[09/08 22:48:48    219s] ### Design has 75 dirty nets, 58426 dirty-areas)
[09/08 23:00:45    930s] #   number of violations = 1181
[09/08 23:00:45    930s] #
[09/08 23:00:45    930s] #    By Layer and Type :
[09/08 23:00:45    930s] #	         MetSpc    Short     Loop      Mar WireFuse   Totals
[09/08 23:00:45    930s] #	Metal1        5        0        0        0        0        5
[09/08 23:00:45    930s] #	Metal2      849      277        1        4        4     1135
[09/08 23:00:45    930s] #	Metal3       20       12        0        3        3       38
[09/08 23:00:45    930s] #	Metal4        2        0        0        0        0        2
[09/08 23:00:45    930s] #	Metal5        0        1        0        0        0        1
[09/08 23:00:45    930s] #	Totals      876      290        1        7        7     1181
[09/08 23:00:45    930s] #32192 out of 52136 instances (61.7%) need to be verified(marked ipoed), dirty area = 13.7%.
[09/08 23:01:21    966s] #   number of violations = 1225
[09/08 23:01:21    966s] #
[09/08 23:01:21    966s] #    By Layer and Type :
[09/08 23:01:21    966s] #	         MetSpc    Short     Loop      Mar WireFuse   Totals
[09/08 23:01:21    966s] #	Metal1        5        0        0        0        0        5
[09/08 23:01:21    966s] #	Metal2      892      277        1        4        4     1178
[09/08 23:01:21    966s] #	Metal3       21       12        0        3        3       39
[09/08 23:01:21    966s] #	Metal4        2        0        0        0        0        2
[09/08 23:01:21    966s] #	Metal5        0        1        0        0        0        1
[09/08 23:01:21    966s] #	Totals      920      290        1        7        7     1225
[09/08 23:01:21    966s] #cpu time = 00:12:28, elapsed time = 00:12:33, memory = 1686.47 (MB), peak = 1888.79 (MB)
[09/08 23:01:24    969s] #start 1st optimization iteration ...
[09/08 23:01:48    993s] #   number of violations = 704
[09/08 23:01:48    993s] #
[09/08 23:01:48    993s] #    By Layer and Type :
[09/08 23:01:48    993s] #	         MetSpc    Short      Mar WireFuse   Totals
[09/08 23:01:48    993s] #	Metal1        5        0        0        0        5
[09/08 23:01:48    993s] #	Metal2      596       71        5        2      674
[09/08 23:01:48    993s] #	Metal3       15        4        0        3       22
[09/08 23:01:48    993s] #	Metal4        3        0        0        0        3
[09/08 23:01:48    993s] #	Totals      619       75        5        5      704
[09/08 23:01:48    993s] #    number of process antenna violations = 483
[09/08 23:01:48    993s] #cpu time = 00:00:24, elapsed time = 00:00:24, memory = 1681.90 (MB), peak = 1888.79 (MB)
[09/08 23:01:48    993s] #start 2nd optimization iteration ...
[09/08 23:01:56   1001s] #   number of violations = 664
[09/08 23:01:56   1001s] #
[09/08 23:01:56   1001s] #    By Layer and Type :
[09/08 23:01:56   1001s] #	         MetSpc    Short     Loop      Mar WireFuse   Totals
[09/08 23:01:56   1001s] #	Metal1        5        0        0        0        0        5
[09/08 23:01:56   1001s] #	Metal2      572       59        1        4        2      638
[09/08 23:01:56   1001s] #	Metal3       13        3        0        0        3       19
[09/08 23:01:56   1001s] #	Metal4        2        0        0        0        0        2
[09/08 23:01:56   1001s] #	Totals      592       62        1        4        5      664
[09/08 23:01:56   1001s] #    number of process antenna violations = 483
[09/08 23:01:56   1001s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1682.25 (MB), peak = 1888.79 (MB)
[09/08 23:01:57   1001s] #start 3rd optimization iteration ...
[09/08 23:03:10   1074s] #   number of violations = 424
[09/08 23:03:10   1074s] #
[09/08 23:03:10   1074s] #    By Layer and Type :
[09/08 23:03:10   1074s] #	         MetSpc    Short     Loop WireFuse   Totals
[09/08 23:03:10   1074s] #	Metal1        3        0        0        0        3
[09/08 23:03:10   1074s] #	Metal2      392        5        1        5      403
[09/08 23:03:10   1074s] #	Metal3       13        3        0        0       16
[09/08 23:03:10   1074s] #	Metal4        2        0        0        0        2
[09/08 23:03:10   1074s] #	Totals      410        8        1        5      424
[09/08 23:03:10   1074s] #    number of process antenna violations = 483
[09/08 23:03:10   1074s] #cpu time = 00:01:13, elapsed time = 00:01:14, memory = 1676.73 (MB), peak = 1888.79 (MB)
[09/08 23:03:11   1075s] #start 4th optimization iteration ...
[09/08 23:04:02   1125s] #   number of violations = 390
[09/08 23:04:02   1125s] #
[09/08 23:04:02   1125s] #    By Layer and Type :
[09/08 23:04:02   1125s] #	         MetSpc    Short     Loop WireFuse   Totals
[09/08 23:04:02   1125s] #	Metal1        2        0        0        0        2
[09/08 23:04:02   1125s] #	Metal2      356        5        5        3      369
[09/08 23:04:02   1125s] #	Metal3       15        2        0        0       17
[09/08 23:04:02   1125s] #	Metal4        2        0        0        0        2
[09/08 23:04:02   1125s] #	Totals      375        7        5        3      390
[09/08 23:04:02   1125s] #    number of process antenna violations = 510
[09/08 23:04:02   1125s] #cpu time = 00:00:51, elapsed time = 00:00:51, memory = 1681.56 (MB), peak = 1888.79 (MB)
[09/08 23:04:02   1126s] #start 5th optimization iteration ...
[09/08 23:05:08   1192s] #   number of violations = 370
[09/08 23:05:08   1192s] #
[09/08 23:05:08   1192s] #    By Layer and Type :
[09/08 23:05:08   1192s] #	         MetSpc    Short     Loop      Mar WireFuse   Totals
[09/08 23:05:08   1192s] #	Metal1        2        0        0        0        0        2
[09/08 23:05:08   1192s] #	Metal2      340        5        1        1        2      349
[09/08 23:05:08   1192s] #	Metal3       16        1        0        0        0       17
[09/08 23:05:08   1192s] #	Metal4        2        0        0        0        0        2
[09/08 23:05:08   1192s] #	Totals      360        6        1        1        2      370
[09/08 23:05:08   1192s] #    number of process antenna violations = 510
[09/08 23:05:08   1192s] #cpu time = 00:01:06, elapsed time = 00:01:07, memory = 1681.08 (MB), peak = 1888.79 (MB)
[09/08 23:05:09   1192s] #start 6th optimization iteration ...
[09/08 23:06:50   1293s] #   number of violations = 351
[09/08 23:06:50   1293s] #
[09/08 23:06:50   1293s] #    By Layer and Type :
[09/08 23:06:50   1293s] #	         MetSpc    Short     Loop WireFuse   Totals
[09/08 23:06:50   1293s] #	Metal1        1        0        0        0        1
[09/08 23:06:50   1293s] #	Metal2      322        3        9        3      337
[09/08 23:06:50   1293s] #	Metal3        9        2        0        0       11
[09/08 23:06:50   1293s] #	Metal4        2        0        0        0        2
[09/08 23:06:50   1293s] #	Totals      334        5        9        3      351
[09/08 23:06:50   1293s] #    number of process antenna violations = 510
[09/08 23:06:50   1293s] #cpu time = 00:01:41, elapsed time = 00:01:41, memory = 1685.25 (MB), peak = 1927.89 (MB)
[09/08 23:06:50   1293s] #start 7th optimization iteration ...
[09/08 23:08:56   1417s] #   number of violations = 228
[09/08 23:08:56   1417s] #
[09/08 23:08:56   1417s] #    By Layer and Type :
[09/08 23:08:56   1417s] #	         MetSpc    Short     Loop      Mar WireFuse   Totals
[09/08 23:08:56   1417s] #	Metal1        1        0        0        0        0        1
[09/08 23:08:56   1417s] #	Metal2      200        3        1        1        3      208
[09/08 23:08:56   1417s] #	Metal3       16        1        0        0        0       17
[09/08 23:08:56   1417s] #	Metal4        2        0        0        0        0        2
[09/08 23:08:56   1417s] #	Totals      219        4        1        1        3      228
[09/08 23:08:56   1417s] #    number of process antenna violations = 514
[09/08 23:08:56   1417s] #cpu time = 00:02:05, elapsed time = 00:02:05, memory = 1689.91 (MB), peak = 1992.31 (MB)
[09/08 23:08:56   1418s] #start 8th optimization iteration ...
[09/08 23:10:45   1526s] #   number of violations = 210
[09/08 23:10:45   1526s] #
[09/08 23:10:45   1526s] #    By Layer and Type :
[09/08 23:10:45   1526s] #	         MetSpc    Short     Loop WireFuse   Totals
[09/08 23:10:45   1526s] #	Metal1        1        0        0        0        1
[09/08 23:10:45   1526s] #	Metal2      184        1        4        4      193
[09/08 23:10:45   1526s] #	Metal3       12        1        0        0       13
[09/08 23:10:45   1526s] #	Metal4        3        0        0        0        3
[09/08 23:10:45   1526s] #	Totals      200        2        4        4      210
[09/08 23:10:45   1526s] #    number of process antenna violations = 514
[09/08 23:10:45   1526s] #cpu time = 00:01:49, elapsed time = 00:01:49, memory = 1689.69 (MB), peak = 2015.71 (MB)
[09/08 23:10:45   1526s] #start 9th optimization iteration ...
[09/08 23:11:10   1551s] #   number of violations = 202
[09/08 23:11:10   1551s] #
[09/08 23:11:10   1551s] #    By Layer and Type :
[09/08 23:11:10   1551s] #	         MetSpc    Short     Loop WireFuse   Totals
[09/08 23:11:10   1551s] #	Metal1        1        0        0        0        1
[09/08 23:11:10   1551s] #	Metal2      175        2        5        3      185
[09/08 23:11:10   1551s] #	Metal3       12        1        0        0       13
[09/08 23:11:10   1551s] #	Metal4        3        0        0        0        3
[09/08 23:11:10   1551s] #	Totals      191        3        5        3      202
[09/08 23:11:10   1551s] #    number of process antenna violations = 514
[09/08 23:11:10   1551s] #cpu time = 00:00:25, elapsed time = 00:00:25, memory = 1688.40 (MB), peak = 2015.71 (MB)
[09/08 23:11:10   1551s] #start 10th optimization iteration ...
[09/08 23:11:40   1580s] #   number of violations = 197
[09/08 23:11:40   1580s] #
[09/08 23:11:40   1580s] #    By Layer and Type :
[09/08 23:11:40   1580s] #	         MetSpc    Short     Loop WireFuse   Totals
[09/08 23:11:40   1580s] #	Metal1        1        0        0        0        1
[09/08 23:11:40   1580s] #	Metal2      171        1        5        4      181
[09/08 23:11:40   1580s] #	Metal3       11        1        0        0       12
[09/08 23:11:40   1580s] #	Metal4        3        0        0        0        3
[09/08 23:11:40   1580s] #	Totals      186        2        5        4      197
[09/08 23:11:40   1580s] #    number of process antenna violations = 514
[09/08 23:11:40   1580s] #cpu time = 00:00:29, elapsed time = 00:00:30, memory = 1686.69 (MB), peak = 2015.71 (MB)
[09/08 23:11:40   1581s] #start 11th optimization iteration ...
[09/08 23:12:22   1622s] #   number of violations = 174
[09/08 23:12:22   1622s] #
[09/08 23:12:22   1622s] #    By Layer and Type :
[09/08 23:12:22   1622s] #	         MetSpc    Short     Loop WireFuse   Totals
[09/08 23:12:22   1622s] #	Metal1        1        0        0        0        1
[09/08 23:12:22   1622s] #	Metal2      149        1        3        2      155
[09/08 23:12:22   1622s] #	Metal3       14        1        0        0       15
[09/08 23:12:22   1622s] #	Metal4        3        0        0        0        3
[09/08 23:12:22   1622s] #	Totals      167        2        3        2      174
[09/08 23:12:22   1622s] #    number of process antenna violations = 514
[09/08 23:12:22   1622s] #cpu time = 00:00:42, elapsed time = 00:00:42, memory = 1686.02 (MB), peak = 2015.71 (MB)
[09/08 23:12:22   1622s] #start 12th optimization iteration ...
[09/08 23:13:12   1672s] #   number of violations = 169
[09/08 23:13:12   1672s] #
[09/08 23:13:12   1672s] #    By Layer and Type :
[09/08 23:13:12   1672s] #	         MetSpc    Short     Loop WireFuse   Totals
[09/08 23:13:12   1672s] #	Metal1        1        0        0        0        1
[09/08 23:13:12   1672s] #	Metal2      145        1        5        2      153
[09/08 23:13:12   1672s] #	Metal3       11        1        0        0       12
[09/08 23:13:12   1672s] #	Metal4        3        0        0        0        3
[09/08 23:13:12   1672s] #	Totals      160        2        5        2      169
[09/08 23:13:12   1672s] #    number of process antenna violations = 514
[09/08 23:13:12   1672s] #cpu time = 00:00:50, elapsed time = 00:00:50, memory = 1685.63 (MB), peak = 2015.71 (MB)
[09/08 23:13:12   1673s] #start 13th optimization iteration ...
[09/08 23:14:15   1735s] #   number of violations = 168
[09/08 23:14:15   1735s] #
[09/08 23:14:15   1735s] #    By Layer and Type :
[09/08 23:14:15   1735s] #	         MetSpc    Short     Loop WireFuse   Totals
[09/08 23:14:15   1735s] #	Metal1        1        0        0        0        1
[09/08 23:14:15   1735s] #	Metal2      143        1        5        2      151
[09/08 23:14:15   1735s] #	Metal3       12        1        0        0       13
[09/08 23:14:15   1735s] #	Metal4        3        0        0        0        3
[09/08 23:14:15   1735s] #	Totals      159        2        5        2      168
[09/08 23:14:15   1735s] #    number of process antenna violations = 514
[09/08 23:14:15   1735s] #cpu time = 00:01:02, elapsed time = 00:01:03, memory = 1688.10 (MB), peak = 2015.71 (MB)
[09/08 23:14:15   1735s] #start 14th optimization iteration ...
[09/08 23:15:42   1821s] #   number of violations = 169
[09/08 23:15:42   1821s] #
[09/08 23:15:42   1821s] #    By Layer and Type :
[09/08 23:15:42   1821s] #	         MetSpc    Short     Loop WireFuse   Totals
[09/08 23:15:42   1821s] #	Metal1        1        0        0        0        1
[09/08 23:15:42   1821s] #	Metal2      144        1        6        2      153
[09/08 23:15:42   1821s] #	Metal3       11        1        0        0       12
[09/08 23:15:42   1821s] #	Metal4        3        0        0        0        3
[09/08 23:15:42   1821s] #	Totals      159        2        6        2      169
[09/08 23:15:42   1821s] #    number of process antenna violations = 514
[09/08 23:15:42   1821s] #cpu time = 00:01:26, elapsed time = 00:01:26, memory = 1693.84 (MB), peak = 2015.71 (MB)
[09/08 23:15:42   1821s] #start 15th optimization iteration ...
[09/08 23:16:09   1848s] #   number of violations = 167
[09/08 23:16:09   1848s] #
[09/08 23:16:09   1848s] #    By Layer and Type :
[09/08 23:16:09   1848s] #	         MetSpc    NSMet    Short     Loop WireFuse   Totals
[09/08 23:16:09   1848s] #	Metal1        1        0        0        0        0        1
[09/08 23:16:09   1848s] #	Metal2      139        1        1        9        1      151
[09/08 23:16:09   1848s] #	Metal3       11        0        1        0        0       12
[09/08 23:16:09   1848s] #	Metal4        3        0        0        0        0        3
[09/08 23:16:09   1848s] #	Totals      154        1        2        9        1      167
[09/08 23:16:09   1848s] #    number of process antenna violations = 514
[09/08 23:16:09   1848s] #cpu time = 00:00:27, elapsed time = 00:00:27, memory = 1688.39 (MB), peak = 2015.71 (MB)
[09/08 23:16:09   1848s] #start 16th optimization iteration ...
[09/08 23:17:01   1900s] #   number of violations = 7
[09/08 23:17:01   1900s] #
[09/08 23:17:01   1900s] #    By Layer and Type :
[09/08 23:17:01   1900s] #	         MetSpc   Totals
[09/08 23:17:01   1900s] #	Metal1        0        0
[09/08 23:17:01   1900s] #	Metal2        5        5
[09/08 23:17:01   1900s] #	Metal3        2        2
[09/08 23:17:01   1900s] #	Totals        7        7
[09/08 23:17:01   1900s] #    number of process antenna violations = 514
[09/08 23:17:01   1900s] #cpu time = 00:00:52, elapsed time = 00:00:52, memory = 1688.89 (MB), peak = 2015.71 (MB)
[09/08 23:17:01   1900s] #start 17th optimization iteration ...
[09/08 23:17:04   1903s] #   number of violations = 1
[09/08 23:17:04   1903s] #
[09/08 23:17:04   1903s] #    By Layer and Type :
[09/08 23:17:04   1903s] #	         MetSpc   Totals
[09/08 23:17:04   1903s] #	Metal1        0        0
[09/08 23:17:04   1903s] #	Metal2        1        1
[09/08 23:17:04   1903s] #	Totals        1        1
[09/08 23:17:04   1903s] #    number of process antenna violations = 516
[09/08 23:17:04   1903s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1683.77 (MB), peak = 2015.71 (MB)
[09/08 23:17:05   1903s] #start 18th optimization iteration ...
[09/08 23:17:07   1905s] #   number of violations = 0
[09/08 23:17:07   1905s] #    number of process antenna violations = 516
[09/08 23:17:07   1905s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1687.21 (MB), peak = 2015.71 (MB)
[09/08 23:17:07   1906s] #Complete Detail Routing.
[09/08 23:17:07   1906s] #Total number of nets with non-default rule or having extra spacing = 241
[09/08 23:17:07   1906s] #Total wire length = 2048681 um.
[09/08 23:17:07   1906s] #Total half perimeter of net bounding box = 1916947 um.
[09/08 23:17:07   1906s] #Total wire length on LAYER Metal1 = 1 um.
[09/08 23:17:07   1906s] #Total wire length on LAYER Metal2 = 585557 um.
[09/08 23:17:07   1906s] #Total wire length on LAYER Metal3 = 525054 um.
[09/08 23:17:07   1906s] #Total wire length on LAYER Metal4 = 547016 um.
[09/08 23:17:07   1906s] #Total wire length on LAYER Metal5 = 391054 um.
[09/08 23:17:07   1906s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 23:17:07   1906s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 23:17:07   1906s] #Total number of vias = 287449
[09/08 23:17:07   1906s] #Up-Via Summary (total 287449):
[09/08 23:17:07   1906s] #           
[09/08 23:17:07   1906s] #-----------------------
[09/08 23:17:07   1906s] # Metal1         140573
[09/08 23:17:07   1906s] # Metal2          98307
[09/08 23:17:07   1906s] # Metal3          37411
[09/08 23:17:07   1906s] # Metal4          11158
[09/08 23:17:07   1906s] #-----------------------
[09/08 23:17:07   1906s] #                287449 
[09/08 23:17:07   1906s] #
[09/08 23:17:07   1906s] #Total number of DRC violations = 0
[09/08 23:17:08   1906s] ### Time Record (Detail Routing) is uninstalled.
[09/08 23:17:08   1906s] #Cpu time = 00:28:17
[09/08 23:17:08   1906s] #Elapsed time = 00:28:29
[09/08 23:17:08   1906s] #Increased memory = 35.63 (MB)
[09/08 23:17:08   1906s] #Total memory = 1658.86 (MB)
[09/08 23:17:08   1906s] #Peak memory = 2015.71 (MB)
[09/08 23:17:08   1906s] ### Time Record (Antenna Fixing) is installed.
[09/08 23:17:08   1906s] #
[09/08 23:17:08   1906s] #start routing for process antenna violation fix ...
[09/08 23:17:09   1907s] ### max drc and si pitch = 1950 (  1.9500 um) MT-safe pitch = 1530 (  1.5300 um) patch pitch = 6930 (  6.9300 um)
[09/08 23:17:23   1921s] #cpu time = 00:00:15, elapsed time = 00:00:15, memory = 1680.66 (MB), peak = 2015.71 (MB)
[09/08 23:17:23   1921s] #
[09/08 23:17:23   1921s] #Total number of nets with non-default rule or having extra spacing = 241
[09/08 23:17:23   1921s] #Total wire length = 2048793 um.
[09/08 23:17:23   1921s] #Total half perimeter of net bounding box = 1916947 um.
[09/08 23:17:23   1921s] #Total wire length on LAYER Metal1 = 1 um.
[09/08 23:17:23   1921s] #Total wire length on LAYER Metal2 = 585277 um.
[09/08 23:17:23   1921s] #Total wire length on LAYER Metal3 = 524457 um.
[09/08 23:17:23   1921s] #Total wire length on LAYER Metal4 = 547331 um.
[09/08 23:17:23   1921s] #Total wire length on LAYER Metal5 = 391727 um.
[09/08 23:17:23   1921s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 23:17:23   1921s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 23:17:23   1921s] #Total number of vias = 287905
[09/08 23:17:23   1921s] #Up-Via Summary (total 287905):
[09/08 23:17:23   1921s] #           
[09/08 23:17:23   1921s] #-----------------------
[09/08 23:17:23   1921s] # Metal1         140573
[09/08 23:17:23   1921s] # Metal2          98351
[09/08 23:17:23   1921s] # Metal3          37559
[09/08 23:17:23   1921s] # Metal4          11422
[09/08 23:17:23   1921s] #-----------------------
[09/08 23:17:23   1921s] #                287905 
[09/08 23:17:23   1921s] #
[09/08 23:17:23   1921s] #Total number of DRC violations = 0
[09/08 23:17:23   1921s] #Total number of process antenna violations = 8
[09/08 23:17:23   1921s] #Total number of net violated process antenna rule = 8 ant fix stage
[09/08 23:17:23   1921s] #
[09/08 23:17:23   1922s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/08 23:17:25   1923s] #
[09/08 23:17:25   1923s] # start diode insertion for process antenna violation fix ...
[09/08 23:17:25   1923s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/08 23:17:25   1923s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1658.75 (MB), peak = 2015.71 (MB)
[09/08 23:17:25   1923s] #
[09/08 23:17:25   1923s] #Total number of nets with non-default rule or having extra spacing = 241
[09/08 23:17:25   1923s] #Total wire length = 2048793 um.
[09/08 23:17:25   1923s] #Total half perimeter of net bounding box = 1916947 um.
[09/08 23:17:25   1923s] #Total wire length on LAYER Metal1 = 1 um.
[09/08 23:17:25   1923s] #Total wire length on LAYER Metal2 = 585277 um.
[09/08 23:17:25   1923s] #Total wire length on LAYER Metal3 = 524457 um.
[09/08 23:17:25   1923s] #Total wire length on LAYER Metal4 = 547331 um.
[09/08 23:17:25   1923s] #Total wire length on LAYER Metal5 = 391727 um.
[09/08 23:17:25   1923s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 23:17:25   1923s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 23:17:25   1923s] #Total number of vias = 287905
[09/08 23:17:25   1923s] #Up-Via Summary (total 287905):
[09/08 23:17:25   1923s] #           
[09/08 23:17:25   1923s] #-----------------------
[09/08 23:17:25   1923s] # Metal1         140573
[09/08 23:17:25   1923s] # Metal2          98351
[09/08 23:17:25   1923s] # Metal3          37559
[09/08 23:17:25   1923s] # Metal4          11422
[09/08 23:17:25   1923s] #-----------------------
[09/08 23:17:25   1923s] #                287905 
[09/08 23:17:25   1923s] #
[09/08 23:17:25   1923s] #Total number of DRC violations = 0
[09/08 23:17:25   1923s] #Total number of process antenna violations = 18
[09/08 23:17:25   1923s] #Total number of net violated process antenna rule = 8 
[09/08 23:17:25   1923s] #
[09/08 23:17:25   1923s] #
[09/08 23:17:25   1923s] #start delete and reroute for process antenna violation fix ...
[09/08 23:18:25   1983s] #cpu time = 00:00:59, elapsed time = 00:01:00, memory = 1655.87 (MB), peak = 2015.71 (MB)
[09/08 23:18:25   1983s] #Total number of nets with non-default rule or having extra spacing = 241
[09/08 23:18:25   1983s] #Total wire length = 2048793 um.
[09/08 23:18:25   1983s] #Total half perimeter of net bounding box = 1916947 um.
[09/08 23:18:25   1983s] #Total wire length on LAYER Metal1 = 1 um.
[09/08 23:18:25   1983s] #Total wire length on LAYER Metal2 = 585277 um.
[09/08 23:18:25   1983s] #Total wire length on LAYER Metal3 = 524457 um.
[09/08 23:18:25   1983s] #Total wire length on LAYER Metal4 = 547329 um.
[09/08 23:18:25   1983s] #Total wire length on LAYER Metal5 = 391729 um.
[09/08 23:18:25   1983s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 23:18:25   1983s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 23:18:25   1983s] #Total number of vias = 287909
[09/08 23:18:25   1983s] #Up-Via Summary (total 287909):
[09/08 23:18:25   1983s] #           
[09/08 23:18:25   1983s] #-----------------------
[09/08 23:18:25   1983s] # Metal1         140573
[09/08 23:18:25   1983s] # Metal2          98351
[09/08 23:18:25   1983s] # Metal3          37559
[09/08 23:18:25   1983s] # Metal4          11426
[09/08 23:18:25   1983s] #-----------------------
[09/08 23:18:25   1983s] #                287909 
[09/08 23:18:25   1983s] #
[09/08 23:18:25   1983s] #Total number of DRC violations = 0
[09/08 23:18:25   1983s] #Total number of process antenna violations = 8
[09/08 23:18:25   1983s] #Total number of net violated process antenna rule = 8 ant fix stage
[09/08 23:18:25   1983s] #
[09/08 23:18:25   1983s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/08 23:18:27   1985s] #
[09/08 23:18:27   1985s] #Total number of nets with non-default rule or having extra spacing = 241
[09/08 23:18:27   1985s] #Total wire length = 2048793 um.
[09/08 23:18:27   1985s] #Total half perimeter of net bounding box = 1916947 um.
[09/08 23:18:27   1985s] #Total wire length on LAYER Metal1 = 1 um.
[09/08 23:18:27   1985s] #Total wire length on LAYER Metal2 = 585277 um.
[09/08 23:18:27   1985s] #Total wire length on LAYER Metal3 = 524457 um.
[09/08 23:18:27   1985s] #Total wire length on LAYER Metal4 = 547329 um.
[09/08 23:18:27   1985s] #Total wire length on LAYER Metal5 = 391729 um.
[09/08 23:18:27   1985s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 23:18:27   1985s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 23:18:27   1985s] #Total number of vias = 287909
[09/08 23:18:27   1985s] #Up-Via Summary (total 287909):
[09/08 23:18:27   1985s] #           
[09/08 23:18:27   1985s] #-----------------------
[09/08 23:18:27   1985s] # Metal1         140573
[09/08 23:18:27   1985s] # Metal2          98351
[09/08 23:18:27   1985s] # Metal3          37559
[09/08 23:18:27   1985s] # Metal4          11426
[09/08 23:18:27   1985s] #-----------------------
[09/08 23:18:27   1985s] #                287909 
[09/08 23:18:27   1985s] #
[09/08 23:18:27   1985s] #Total number of DRC violations = 0
[09/08 23:18:27   1985s] #Total number of process antenna violations = 18
[09/08 23:18:27   1985s] #Total number of net violated process antenna rule = 8 
[09/08 23:18:27   1985s] #
[09/08 23:18:27   1985s] ### Time Record (Antenna Fixing) is uninstalled.
[09/08 23:18:27   1985s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/08 23:18:29   1987s] ### Time Record (Post Route Wire Spreading) is installed.
[09/08 23:18:29   1987s] ### max drc and si pitch = 1950 (  1.9500 um) MT-safe pitch = 1530 (  1.5300 um) patch pitch = 6930 (  6.9300 um)
[09/08 23:18:38   1996s] #
[09/08 23:18:38   1996s] #Start Post Route wire spreading..
[09/08 23:18:38   1996s] ### max drc and si pitch = 1950 (  1.9500 um) MT-safe pitch = 1530 (  1.5300 um) patch pitch = 6930 (  6.9300 um)
[09/08 23:18:38   1996s] #
[09/08 23:18:38   1996s] #Start DRC checking..
[09/08 23:19:07   2025s] #   number of violations = 0
[09/08 23:19:07   2025s] #cpu time = 00:00:29, elapsed time = 00:00:29, memory = 1681.58 (MB), peak = 2015.71 (MB)
[09/08 23:19:07   2025s] #CELL_VIEW croc_chip,init has 0 DRC violations
[09/08 23:19:07   2025s] #Total number of DRC violations = 0
[09/08 23:19:07   2025s] #Total number of process antenna violations = 18
[09/08 23:19:07   2025s] #Total number of net violated process antenna rule = 8 
[09/08 23:19:08   2025s] #
[09/08 23:19:08   2025s] #Start data preparation for wire spreading...
[09/08 23:19:08   2025s] #
[09/08 23:19:08   2025s] #Data preparation is done on Mon Sep  8 23:19:08 2025
[09/08 23:19:08   2025s] #
[09/08 23:19:08   2025s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/08 23:19:10   2027s] ### track-assign engine-init starts on Mon Sep  8 23:19:10 2025 with memory = 1681.58 (MB), peak = 2015.71 (MB)
[09/08 23:19:10   2028s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:2.0 GB
[09/08 23:19:10   2028s] #
[09/08 23:19:10   2028s] #Start Post Route Wire Spread.
[09/08 23:19:16   2034s] #Done with 17337 horizontal wires in 16 hboxes and 14936 vertical wires in 16 hboxes.
[09/08 23:19:16   2034s] #Complete Post Route Wire Spread.
[09/08 23:19:16   2034s] #
[09/08 23:19:17   2034s] #Total number of nets with non-default rule or having extra spacing = 241
[09/08 23:19:17   2034s] #Total wire length = 2072909 um.
[09/08 23:19:17   2034s] #Total half perimeter of net bounding box = 1916947 um.
[09/08 23:19:17   2034s] #Total wire length on LAYER Metal1 = 1 um.
[09/08 23:19:17   2034s] #Total wire length on LAYER Metal2 = 588889 um.
[09/08 23:19:17   2034s] #Total wire length on LAYER Metal3 = 533102 um.
[09/08 23:19:17   2034s] #Total wire length on LAYER Metal4 = 555519 um.
[09/08 23:19:17   2034s] #Total wire length on LAYER Metal5 = 395399 um.
[09/08 23:19:17   2034s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 23:19:17   2034s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 23:19:17   2034s] #Total number of vias = 287909
[09/08 23:19:17   2034s] #Up-Via Summary (total 287909):
[09/08 23:19:17   2034s] #           
[09/08 23:19:17   2034s] #-----------------------
[09/08 23:19:17   2034s] # Metal1         140573
[09/08 23:19:17   2034s] # Metal2          98351
[09/08 23:19:17   2034s] # Metal3          37559
[09/08 23:19:17   2034s] # Metal4          11426
[09/08 23:19:17   2034s] #-----------------------
[09/08 23:19:17   2034s] #                287909 
[09/08 23:19:17   2034s] #
[09/08 23:19:18   2035s] ### max drc and si pitch = 1950 (  1.9500 um) MT-safe pitch = 1530 (  1.5300 um) patch pitch = 6930 (  6.9300 um)
[09/08 23:19:18   2035s] #
[09/08 23:19:18   2035s] #Start DRC checking..
[09/08 23:19:51   2069s] #   number of violations = 0
[09/08 23:19:51   2069s] #cpu time = 00:00:33, elapsed time = 00:00:34, memory = 1697.48 (MB), peak = 2015.71 (MB)
[09/08 23:19:51   2069s] #CELL_VIEW croc_chip,init has 0 DRC violations
[09/08 23:19:51   2069s] #Total number of DRC violations = 0
[09/08 23:19:51   2069s] #Total number of process antenna violations = 18
[09/08 23:19:51   2069s] #Total number of net violated process antenna rule = 8 
[09/08 23:19:52   2069s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/08 23:19:54   2072s] #   number of violations = 0
[09/08 23:19:54   2072s] #cpu time = 00:00:47, elapsed time = 00:00:47, memory = 1697.48 (MB), peak = 2015.71 (MB)
[09/08 23:19:54   2072s] #CELL_VIEW croc_chip,init has 0 DRC violations
[09/08 23:19:54   2072s] #Total number of DRC violations = 0
[09/08 23:19:54   2072s] #Total number of process antenna violations = 19
[09/08 23:19:54   2072s] #Total number of net violated process antenna rule = 9 
[09/08 23:19:54   2072s] #Post Route wire spread is done.
[09/08 23:19:54   2072s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[09/08 23:19:55   2072s] #Total number of nets with non-default rule or having extra spacing = 241
[09/08 23:19:55   2072s] #Total wire length = 2072909 um.
[09/08 23:19:55   2072s] #Total half perimeter of net bounding box = 1916947 um.
[09/08 23:19:55   2072s] #Total wire length on LAYER Metal1 = 1 um.
[09/08 23:19:55   2072s] #Total wire length on LAYER Metal2 = 588889 um.
[09/08 23:19:55   2072s] #Total wire length on LAYER Metal3 = 533102 um.
[09/08 23:19:55   2072s] #Total wire length on LAYER Metal4 = 555519 um.
[09/08 23:19:55   2072s] #Total wire length on LAYER Metal5 = 395399 um.
[09/08 23:19:55   2072s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 23:19:55   2072s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 23:19:55   2072s] #Total number of vias = 287909
[09/08 23:19:55   2072s] #Up-Via Summary (total 287909):
[09/08 23:19:55   2072s] #           
[09/08 23:19:55   2072s] #-----------------------
[09/08 23:19:55   2072s] # Metal1         140573
[09/08 23:19:55   2072s] # Metal2          98351
[09/08 23:19:55   2072s] # Metal3          37559
[09/08 23:19:55   2072s] # Metal4          11426
[09/08 23:19:55   2072s] #-----------------------
[09/08 23:19:55   2072s] #                287909 
[09/08 23:19:55   2072s] #
[09/08 23:19:55   2072s] #detailRoute Statistics:
[09/08 23:19:55   2072s] #Cpu time = 00:31:03
[09/08 23:19:55   2072s] #Elapsed time = 00:31:16
[09/08 23:19:55   2072s] #Increased memory = 48.11 (MB)
[09/08 23:19:55   2072s] #Total memory = 1671.34 (MB)
[09/08 23:19:55   2072s] #Peak memory = 2015.71 (MB)
[09/08 23:19:55   2072s] ### global_detail_route design signature (79): route=792977181 flt_obj=0 vio=919475278 shield_wire=1
[09/08 23:19:55   2073s] ### Time Record (DB Export) is installed.
[09/08 23:19:55   2073s] ### export design design signature (80): route=792977181 flt_obj=0 vio=919475278 swire=282492057 shield_wire=1 net_attr=1552134652 dirty_area=0, del_dirty_area=0 cell=1297058440 placement=1238756726 pin_access=1629576558
[09/08 23:19:58   2075s] ### Time Record (DB Export) is uninstalled.
[09/08 23:19:58   2075s] ### Time Record (Post Callback) is installed.
[09/08 23:19:58   2075s] ### Time Record (Post Callback) is uninstalled.
[09/08 23:19:58   2075s] #
[09/08 23:19:58   2075s] #globalDetailRoute statistics:
[09/08 23:19:58   2075s] #Cpu time = 00:32:46
[09/08 23:19:58   2075s] #Elapsed time = 00:33:00
[09/08 23:19:58   2075s] #Increased memory = 114.74 (MB)
[09/08 23:19:58   2075s] #Total memory = 1403.64 (MB)
[09/08 23:19:58   2075s] #Peak memory = 2015.71 (MB)
[09/08 23:19:58   2075s] #Number of warnings = 81
[09/08 23:19:58   2075s] #Total number of warnings = 85
[09/08 23:19:58   2075s] #Number of fails = 0
[09/08 23:19:58   2075s] #Total number of fails = 0
[09/08 23:19:58   2075s] #Complete globalDetailRoute on Mon Sep  8 23:19:58 2025
[09/08 23:19:58   2075s] #
[09/08 23:19:58   2075s] ### Time Record (globalDetailRoute) is uninstalled.
[09/08 23:19:58   2075s] % End globalDetailRoute (date=09/08 23:19:58, total cpu=0:32:46, real=0:33:00, peak res=2015.7M, current mem=1400.5M)
[09/08 23:19:58   2075s] #Default setup view is reset to func_view_wc.
[09/08 23:19:58   2075s] #Default setup view is reset to func_view_wc.
[09/08 23:19:58   2075s] #routeDesign: cpu time = 00:32:47, elapsed time = 00:33:01, memory = 1357.38 (MB), peak = 2015.71 (MB)
[09/08 23:19:58   2075s] 
[09/08 23:19:58   2075s] *** Summary of all messages that are not suppressed in this session:
[09/08 23:19:58   2075s] Severity  ID               Count  Summary                                  
[09/08 23:19:58   2075s] WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
[09/08 23:19:58   2075s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[09/08 23:19:58   2075s] WARNING   IMPESI-3194        116  Unable to interpolate for instance '%s' ...
[09/08 23:19:58   2075s] WARNING   IMPESI-3199        116  Unable to find proper library binding be...
[09/08 23:19:58   2075s] *** Message Summary: 234 warning(s), 0 error(s)
[09/08 23:19:58   2075s] 
[09/08 23:19:58   2075s] ### Time Record (routeDesign) is uninstalled.
[09/08 23:19:58   2075s] ### 
[09/08 23:19:58   2075s] ###   Scalability Statistics
[09/08 23:19:58   2075s] ### 
[09/08 23:19:58   2075s] ### --------------------------------+----------------+----------------+----------------+
[09/08 23:19:58   2075s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[09/08 23:19:58   2075s] ### --------------------------------+----------------+----------------+----------------+
[09/08 23:19:58   2075s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[09/08 23:19:58   2075s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[09/08 23:19:58   2075s] ###   Timing Data Generation        |        00:00:19|        00:00:20|             1.0|
[09/08 23:19:58   2075s] ###   DB Import                     |        00:00:02|        00:00:02|             1.0|
[09/08 23:19:58   2075s] ###   DB Export                     |        00:00:03|        00:00:03|             1.0|
[09/08 23:19:58   2075s] ###   Cell Pin Access               |        00:00:16|        00:00:16|             1.0|
[09/08 23:19:58   2075s] ###   Instance Pin Access           |        00:00:00|        00:00:00|             1.0|
[09/08 23:19:58   2075s] ###   Data Preparation              |        00:00:04|        00:00:04|             1.0|
[09/08 23:19:58   2075s] ###   Global Routing                |        00:00:46|        00:00:46|             1.0|
[09/08 23:19:58   2075s] ###   Track Assignment              |        00:00:12|        00:00:12|             1.0|
[09/08 23:19:58   2075s] ###   Detail Routing                |        00:28:17|        00:28:29|             1.0|
[09/08 23:19:58   2075s] ###   Antenna Fixing                |        00:01:18|        00:01:19|             1.0|
[09/08 23:19:58   2075s] ###   Post Route Wire Spreading     |        00:01:25|        00:01:25|             1.0|
[09/08 23:19:58   2075s] ###   Entire Command                |        00:32:47|        00:33:01|             1.0|
[09/08 23:19:58   2075s] ### --------------------------------+----------------+----------------+----------------+
[09/08 23:19:58   2075s] ### 
[09/08 23:19:58   2075s] #% End routeDesign (date=09/08 23:19:58, total cpu=0:32:47, real=0:33:01, peak res=2015.7M, current mem=1357.4M)
[09/09 08:17:07   5402s] <CMD> timeDesign -postRoute -slackReports
[09/09 08:17:07   5402s] Switching SI Aware to true by default in postroute mode   
[09/09 08:17:07   5402s]  Reset EOS DB
[09/09 08:17:07   5402s] Ignoring AAE DB Resetting ...
[09/09 08:17:07   5402s] Extraction called for design 'croc_chip' of instances=52136 and nets=50810 using extraction engine 'postRoute' at effort level 'low' .
[09/09 08:17:07   5402s] PostRoute (effortLevel low) RC Extraction called for design croc_chip.
[09/09 08:17:07   5402s] RC Extraction called in multi-corner(1) mode.
[09/09 08:17:07   5402s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/09 08:17:07   5402s] Type 'man IMPEXT-6197' for more detail.
[09/09 08:17:07   5402s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[09/09 08:17:07   5402s] * Layer Id             : 1 - M1
[09/09 08:17:07   5402s]       Thickness        : 0.4
[09/09 08:17:07   5402s]       Min Width        : 0.16
[09/09 08:17:07   5402s]       Layer Dielectric : 4.1
[09/09 08:17:07   5402s] * Layer Id             : 2 - M2
[09/09 08:17:07   5402s]       Thickness        : 0.45
[09/09 08:17:07   5402s]       Min Width        : 0.2
[09/09 08:17:07   5402s]       Layer Dielectric : 4.1
[09/09 08:17:07   5402s] * Layer Id             : 3 - M3
[09/09 08:17:07   5402s]       Thickness        : 0.45
[09/09 08:17:07   5402s]       Min Width        : 0.2
[09/09 08:17:07   5402s]       Layer Dielectric : 4.1
[09/09 08:17:07   5402s] * Layer Id             : 4 - M4
[09/09 08:17:07   5402s]       Thickness        : 0.45
[09/09 08:17:07   5402s]       Min Width        : 0.2
[09/09 08:17:07   5402s]       Layer Dielectric : 4.1
[09/09 08:17:07   5402s] * Layer Id             : 5 - M5
[09/09 08:17:07   5402s]       Thickness        : 0.45
[09/09 08:17:07   5402s]       Min Width        : 0.2
[09/09 08:17:07   5402s]       Layer Dielectric : 4.1
[09/09 08:17:07   5402s] * Layer Id             : 6 - M6
[09/09 08:17:07   5402s]       Thickness        : 2
[09/09 08:17:07   5402s]       Min Width        : 1.64
[09/09 08:17:07   5402s]       Layer Dielectric : 4.1
[09/09 08:17:07   5402s] * Layer Id             : 7 - M7
[09/09 08:17:07   5402s]       Thickness        : 3
[09/09 08:17:07   5402s]       Min Width        : 2
[09/09 08:17:07   5402s]       Layer Dielectric : 4.1
[09/09 08:17:07   5402s] extractDetailRC Option : -outfile /tmp/innovus_temp_1201089_ictc-eda-be-9-ldap-1_vantruong_Q5IRdu/croc_chip_1201089_gHF6d6.rcdb.d  -basic
[09/09 08:17:07   5402s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[09/09 08:17:07   5402s]       RC Corner Indexes            0   
[09/09 08:17:07   5402s] Capacitance Scaling Factor   : 1.00000 
[09/09 08:17:07   5402s] Coupling Cap. Scaling Factor : 1.00000 
[09/09 08:17:07   5402s] Resistance Scaling Factor    : 1.00000 
[09/09 08:17:07   5402s] Clock Cap. Scaling Factor    : 1.00000 
[09/09 08:17:07   5402s] Clock Res. Scaling Factor    : 1.00000 
[09/09 08:17:07   5402s] Shrink Factor                : 1.00000
[09/09 08:17:08   5403s] LayerId::1 widthSet size::1
[09/09 08:17:08   5403s] LayerId::2 widthSet size::3
[09/09 08:17:08   5403s] LayerId::3 widthSet size::3
[09/09 08:17:08   5403s] LayerId::4 widthSet size::3
[09/09 08:17:08   5403s] LayerId::5 widthSet size::3
[09/09 08:17:08   5403s] LayerId::6 widthSet size::1
[09/09 08:17:08   5403s] LayerId::7 widthSet size::1
[09/09 08:17:08   5403s] Initializing multi-corner resistance tables ...
[09/09 08:17:08   5403s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.290319 ; uaWl: 1.000000 ; uaWlH: 0.462468 ; aWlH: 0.000000 ; Pmax: 0.894900 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/09 08:17:09   5404s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 1516.0M)
[09/09 08:17:09   5404s] Creating parasitic data file '/tmp/innovus_temp_1201089_ictc-eda-be-9-ldap-1_vantruong_Q5IRdu/croc_chip_1201089_gHF6d6.rcdb.d' for storing RC.
[09/09 08:17:10   5405s] Extracted 10.0003% (CPU Time= 0:00:02.2  MEM= 1572.0M)
[09/09 08:17:10   5406s] Extracted 20.0002% (CPU Time= 0:00:02.8  MEM= 1572.0M)
[09/09 08:17:12   5407s] Extracted 30.0003% (CPU Time= 0:00:04.3  MEM= 1576.0M)
[09/09 08:17:12   5407s] Extracted 40.0003% (CPU Time= 0:00:04.7  MEM= 1576.0M)
[09/09 08:17:13   5408s] Extracted 50.0004% (CPU Time= 0:00:05.3  MEM= 1576.0M)
[09/09 08:17:15   5410s] Extracted 60.0003% (CPU Time= 0:00:07.1  MEM= 1576.0M)
[09/09 08:17:15   5410s] Extracted 70.0002% (CPU Time= 0:00:07.4  MEM= 1576.0M)
[09/09 08:17:16   5411s] Extracted 80.0003% (CPU Time= 0:00:07.8  MEM= 1576.0M)
[09/09 08:17:16   5412s] Extracted 90.0003% (CPU Time= 0:00:08.7  MEM= 1576.0M)
[09/09 08:17:18   5414s] Extracted 100% (CPU Time= 0:00:10.8  MEM= 1576.0M)
[09/09 08:17:19   5414s] Number of Extracted Resistors     : 850997
[09/09 08:17:19   5414s] Number of Extracted Ground Cap.   : 869983
[09/09 08:17:19   5414s] Number of Extracted Coupling Cap. : 1783424
[09/09 08:17:19   5414s] Opening parasitic data file '/tmp/innovus_temp_1201089_ictc-eda-be-9-ldap-1_vantruong_Q5IRdu/croc_chip_1201089_gHF6d6.rcdb.d' for reading (mem: 1560.043M)
[09/09 08:17:19   5414s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
[09/09 08:17:19   5414s] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1560.0M)
[09/09 08:17:19   5414s] Creating parasitic data file '/tmp/innovus_temp_1201089_ictc-eda-be-9-ldap-1_vantruong_Q5IRdu/croc_chip_1201089_gHF6d6.rcdb_Filter.rcdb.d' for storing RC.
[09/09 08:17:19   5415s] Closing parasitic data file '/tmp/innovus_temp_1201089_ictc-eda-be-9-ldap-1_vantruong_Q5IRdu/croc_chip_1201089_gHF6d6.rcdb.d': 44624 access done (mem: 1564.043M)
[09/09 08:17:19   5415s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1564.043M)
[09/09 08:17:19   5415s] Opening parasitic data file '/tmp/innovus_temp_1201089_ictc-eda-be-9-ldap-1_vantruong_Q5IRdu/croc_chip_1201089_gHF6d6.rcdb.d' for reading (mem: 1564.043M)
[09/09 08:17:19   5415s] processing rcdb (/tmp/innovus_temp_1201089_ictc-eda-be-9-ldap-1_vantruong_Q5IRdu/croc_chip_1201089_gHF6d6.rcdb.d) for hinst (top) of cell (croc_chip);
[09/09 08:17:20   5416s] Closing parasitic data file '/tmp/innovus_temp_1201089_ictc-eda-be-9-ldap-1_vantruong_Q5IRdu/croc_chip_1201089_gHF6d6.rcdb.d': 0 access done (mem: 1564.043M)
[09/09 08:17:20   5416s] Lumped Parasitic Loading Completed (total cpu=0:00:00.9, real=0:00:01.0, current mem=1564.043M)
[09/09 08:17:20   5416s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:13.6  Real Time: 0:00:13.0  MEM: 1564.043M)
[09/09 08:17:20   5416s] Starting delay calculation for Setup views
[09/09 08:17:20   5416s] AAE DB initialization (MEM=1581.12 CPU=0:00:00.0 REAL=0:00:00.0) 
[09/09 08:17:20   5416s] Starting SI iteration 1 using Infinite Timing Windows
[09/09 08:17:20   5416s] #################################################################################
[09/09 08:17:20   5416s] # Design Stage: PostRoute
[09/09 08:17:20   5416s] # Design Name: croc_chip
[09/09 08:17:20   5416s] # Design Mode: 130nm
[09/09 08:17:20   5416s] # Analysis Mode: MMMC OCV 
[09/09 08:17:20   5416s] # Parasitics Mode: SPEF/RCDB
[09/09 08:17:20   5416s] # Signoff Settings: SI On 
[09/09 08:17:20   5416s] #################################################################################
[09/09 08:17:22   5417s] AAE_INFO: 1 threads acquired from CTE.
[09/09 08:17:22   5417s] Setting infinite Tws ...
[09/09 08:17:22   5417s] First Iteration Infinite Tw... 
[09/09 08:17:22   5417s] Calculate early delays in OCV mode...
[09/09 08:17:22   5417s] Calculate late delays in OCV mode...
[09/09 08:17:22   5418s] Topological Sorting (REAL = 0:00:00.0, MEM = 1600.2M, InitMEM = 1600.2M)
[09/09 08:17:22   5418s] Start delay calculation (fullDC) (1 T). (MEM=1600.2)
[09/09 08:17:22   5418s] LayerId::1 widthSet size::1
[09/09 08:17:22   5418s] LayerId::2 widthSet size::3
[09/09 08:17:22   5418s] LayerId::3 widthSet size::3
[09/09 08:17:22   5418s] LayerId::4 widthSet size::3
[09/09 08:17:22   5418s] LayerId::5 widthSet size::3
[09/09 08:17:22   5418s] LayerId::6 widthSet size::1
[09/09 08:17:22   5418s] LayerId::7 widthSet size::1
[09/09 08:17:22   5418s] Initializing multi-corner resistance tables ...
[09/09 08:17:22   5418s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.290319 ; uaWl: 1.000000 ; uaWlH: 0.462468 ; aWlH: 0.000000 ; Pmax: 0.894900 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/09 08:17:23   5418s] Start AAE Lib Loading. (MEM=1617.23)
[09/09 08:17:23   5418s] End AAE Lib Loading. (MEM=1626.77 CPU=0:00:00.1 Real=0:00:00.0)
[09/09 08:17:23   5419s] End AAE Lib Interpolated Model. (MEM=1626.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 08:17:23   5419s] Opening parasitic data file '/tmp/innovus_temp_1201089_ictc-eda-be-9-ldap-1_vantruong_Q5IRdu/croc_chip_1201089_gHF6d6.rcdb.d' for reading (mem: 1626.766M)
[09/09 08:17:23   5419s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1626.8M)
[09/09 08:17:24   5419s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 08:17:24   5419s] Type 'man IMPESI-3194' for more detail.
[09/09 08:17:24   5419s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 08:17:24   5419s] Type 'man IMPESI-3199' for more detail.
[09/09 08:17:24   5419s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/09 08:17:24   5419s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 08:17:24   5419s] Type 'man IMPESI-3194' for more detail.
[09/09 08:17:24   5419s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 08:17:24   5419s] Type 'man IMPESI-3199' for more detail.
[09/09 08:17:24   5419s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/09 08:17:24   5419s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 08:17:24   5419s] Type 'man IMPESI-3194' for more detail.
[09/09 08:17:24   5419s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 08:17:24   5419s] Type 'man IMPESI-3199' for more detail.
[09/09 08:17:24   5419s] **WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
[09/09 08:17:24   5419s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 08:17:24   5419s] Type 'man IMPESI-3194' for more detail.
[09/09 08:17:24   5419s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 08:17:24   5419s] Type 'man IMPESI-3199' for more detail.
[09/09 08:17:24   5419s] **WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
[09/09 08:17:24   5419s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 08:17:24   5419s] Type 'man IMPESI-3194' for more detail.
[09/09 08:17:24   5419s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 08:17:24   5419s] Type 'man IMPESI-3199' for more detail.
[09/09 08:17:24   5419s] **WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
[09/09 08:17:24   5419s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 08:17:24   5419s] Type 'man IMPESI-3194' for more detail.
[09/09 08:17:24   5419s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 08:17:24   5419s] Type 'man IMPESI-3199' for more detail.
[09/09 08:17:24   5419s] **WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
[09/09 08:17:24   5419s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 08:17:24   5419s] Type 'man IMPESI-3194' for more detail.
[09/09 08:17:24   5419s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 08:17:24   5419s] Type 'man IMPESI-3199' for more detail.
[09/09 08:17:24   5419s] **WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
[09/09 08:17:24   5419s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 08:17:24   5419s] Type 'man IMPESI-3194' for more detail.
[09/09 08:17:24   5419s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 08:17:24   5419s] Type 'man IMPESI-3199' for more detail.
[09/09 08:17:24   5419s] **WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
[09/09 08:17:24   5419s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 08:17:24   5419s] Type 'man IMPESI-3194' for more detail.
[09/09 08:17:24   5419s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 08:17:24   5419s] Type 'man IMPESI-3199' for more detail.
[09/09 08:17:24   5419s] **WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
[09/09 08:17:24   5419s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 08:17:24   5419s] Type 'man IMPESI-3194' for more detail.
[09/09 08:17:24   5419s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 08:17:24   5419s] Type 'man IMPESI-3199' for more detail.
[09/09 08:17:24   5419s] **WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
[09/09 08:17:24   5419s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 08:17:24   5419s] Type 'man IMPESI-3194' for more detail.
[09/09 08:17:24   5419s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 08:17:24   5419s] Type 'man IMPESI-3199' for more detail.
[09/09 08:17:24   5419s] **WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
[09/09 08:17:24   5419s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 08:17:24   5419s] Type 'man IMPESI-3194' for more detail.
[09/09 08:17:24   5419s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 08:17:24   5419s] Type 'man IMPESI-3199' for more detail.
[09/09 08:17:24   5419s] **WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
[09/09 08:17:24   5419s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 08:17:24   5419s] Type 'man IMPESI-3194' for more detail.
[09/09 08:17:24   5419s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 08:17:24   5419s] Type 'man IMPESI-3199' for more detail.
[09/09 08:17:24   5419s] **WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
[09/09 08:17:24   5419s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 08:17:24   5419s] Type 'man IMPESI-3194' for more detail.
[09/09 08:17:24   5419s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 08:17:24   5419s] Type 'man IMPESI-3199' for more detail.
[09/09 08:17:24   5419s] **WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
[09/09 08:17:24   5419s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 08:17:24   5419s] Type 'man IMPESI-3194' for more detail.
[09/09 08:17:24   5419s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 08:17:24   5419s] Type 'man IMPESI-3199' for more detail.
[09/09 08:17:24   5419s] **WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
[09/09 08:17:24   5419s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 08:17:24   5419s] Type 'man IMPESI-3194' for more detail.
[09/09 08:17:24   5419s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 08:17:24   5419s] Type 'man IMPESI-3199' for more detail.
[09/09 08:17:24   5419s] **WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
[09/09 08:17:24   5419s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 08:17:24   5419s] Type 'man IMPESI-3194' for more detail.
[09/09 08:17:24   5419s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 08:17:24   5419s] Type 'man IMPESI-3199' for more detail.
[09/09 08:17:24   5419s] **WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
[09/09 08:17:24   5419s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 08:17:24   5419s] Type 'man IMPESI-3194' for more detail.
[09/09 08:17:24   5419s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 08:17:24   5419s] Type 'man IMPESI-3199' for more detail.
[09/09 08:17:24   5419s] **WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
[09/09 08:17:24   5419s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 08:17:24   5419s] Type 'man IMPESI-3194' for more detail.
[09/09 08:17:24   5419s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 08:17:24   5419s] Type 'man IMPESI-3199' for more detail.
[09/09 08:17:24   5419s] **WARN: (IMPESI-3095):	Net: 'gpio9_io' has no receivers. SI analysis is not performed.
[09/09 08:17:24   5419s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 08:17:24   5419s] Type 'man IMPESI-3194' for more detail.
[09/09 08:17:24   5419s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 08:17:24   5419s] Type 'man IMPESI-3199' for more detail.
[09/09 08:17:24   5419s] **WARN: (IMPESI-3095):	Net: 'gpio9_io' has no receivers. SI analysis is not performed.
[09/09 08:17:39   5435s] Total number of fetched objects 49485
[09/09 08:17:39   5435s] AAE_INFO-618: Total number of nets in the design is 50810,  97.5 percent of the nets selected for SI analysis
[09/09 08:17:40   5435s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:01.0)
[09/09 08:17:40   5435s] End delay calculation. (MEM=1660 CPU=0:00:15.9 REAL=0:00:16.0)
[09/09 08:17:40   5435s] End delay calculation (fullDC). (MEM=1660 CPU=0:00:17.9 REAL=0:00:18.0)
[09/09 08:17:40   5435s] *** CDM Built up (cpu=0:00:19.5  real=0:00:20.0  mem= 1660.0M) ***
[09/09 08:17:42   5438s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1652.0M)
[09/09 08:17:42   5438s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/09 08:17:43   5438s] Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:01.0, MEM = 1652.0M)
[09/09 08:17:43   5438s] Starting SI iteration 2
[09/09 08:17:43   5439s] Calculate early delays in OCV mode...
[09/09 08:17:43   5439s] Calculate late delays in OCV mode...
[09/09 08:17:43   5439s] Start delay calculation (fullDC) (1 T). (MEM=1605.12)
[09/09 08:17:43   5439s] End AAE Lib Interpolated Model. (MEM=1605.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 08:17:44   5440s] Glitch Analysis: View func_view_wc -- Total Number of Nets Skipped = 2. 
[09/09 08:17:44   5440s] Glitch Analysis: View func_view_wc -- Total Number of Nets Analyzed = 49485. 
[09/09 08:17:44   5440s] Total number of fetched objects 49485
[09/09 08:17:44   5440s] AAE_INFO-618: Total number of nets in the design is 50810,  1.4 percent of the nets selected for SI analysis
[09/09 08:17:44   5440s] End delay calculation. (MEM=1643.27 CPU=0:00:01.0 REAL=0:00:01.0)
[09/09 08:17:44   5440s] End delay calculation (fullDC). (MEM=1643.27 CPU=0:00:01.2 REAL=0:00:01.0)
[09/09 08:17:44   5440s] *** CDM Built up (cpu=0:00:01.2  real=0:00:01.0  mem= 1643.3M) ***
[09/09 08:17:46   5441s] *** Done Building Timing Graph (cpu=0:00:25.7 real=0:00:26.0 totSessionCpu=1:30:42 mem=1643.3M)
[09/09 08:17:46   5441s] All LLGs are deleted
[09/09 08:17:46   5441s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1605.3M
[09/09 08:17:46   5441s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1605.3M
[09/09 08:17:46   5441s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1605.3M
[09/09 08:17:46   5441s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1605.3M
[09/09 08:17:46   5442s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1637.3M
[09/09 08:17:46   5442s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.079, REAL:0.080, MEM:1637.3M
[09/09 08:17:46   5442s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.217, REAL:0.123, MEM:1637.3M
[09/09 08:17:46   5442s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.250, REAL:0.156, MEM:1637.3M
[09/09 08:17:46   5442s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1637.3M
[09/09 08:17:46   5442s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.002, REAL:0.002, MEM:1637.3M
[09/09 08:17:48   5443s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.726  |  0.082  |  1.590  | -2.726  |   N/A   |  6.810  |  0.325  |  0.864  |
|           TNS (ns):| -49.185 |  0.000  |  0.000  | -49.185 |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|   35    |    0    |    0    |   35    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.075   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.265%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir ./timingReports
[09/09 08:17:48   5443s] Total CPU time: 41.41 sec
[09/09 08:17:48   5443s] Total Real time: 41.0 sec
[09/09 08:17:48   5443s] Total Memory Usage: 1639.28125 Mbytes
[09/09 08:17:48   5443s] Info: pop threads available for lower-level modules during optimization.
[09/09 08:17:48   5443s] Reset AAE Options
[09/09 08:17:48   5443s] 
[09/09 08:17:48   5443s] =============================================================================================
[09/09 08:17:48   5443s]  Final TAT Report for timeDesign
[09/09 08:17:48   5443s] =============================================================================================
[09/09 08:17:48   5443s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 08:17:48   5443s] ---------------------------------------------------------------------------------------------
[09/09 08:17:48   5443s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 08:17:48   5443s] [ ExtractRC              ]      1   0:00:12.8  (  31.6 % )     0:00:12.8 /  0:00:13.6    1.1
[09/09 08:17:48   5443s] [ TimingUpdate           ]      2   0:00:01.6  (   3.8 % )     0:00:25.9 /  0:00:25.8    1.0
[09/09 08:17:48   5443s] [ FullDelayCalc          ]      1   0:00:24.3  (  59.9 % )     0:00:24.3 /  0:00:24.2    1.0
[09/09 08:17:48   5443s] [ OptSummaryReport       ]      1   0:00:00.3  (   0.7 % )     0:00:01.9 /  0:00:01.9    1.0
[09/09 08:17:48   5443s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.4 /  0:00:00.4    1.0
[09/09 08:17:48   5443s] [ DrvReport              ]      1   0:00:00.1  (   0.2 % )     0:00:01.0 /  0:00:01.0    1.0
[09/09 08:17:48   5443s] [ GenerateReports        ]      1   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[09/09 08:17:48   5443s] [ ReportLenViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 08:17:48   5443s] [ ReportGlitchViolation  ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[09/09 08:17:48   5443s] [ GenerateDrvReportData  ]      1   0:00:00.8  (   2.0 % )     0:00:00.8 /  0:00:00.8    1.0
[09/09 08:17:48   5443s] [ ReportAnalysisSummary  ]      2   0:00:00.4  (   0.9 % )     0:00:00.4 /  0:00:00.4    1.0
[09/09 08:17:48   5443s] [ MISC                   ]          0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.0    0.7
[09/09 08:17:48   5443s] ---------------------------------------------------------------------------------------------
[09/09 08:17:48   5443s]  timeDesign TOTAL                   0:00:40.6  ( 100.0 % )     0:00:40.6 /  0:00:41.3    1.0
[09/09 08:17:48   5443s] ---------------------------------------------------------------------------------------------
[09/09 08:17:48   5443s] 
[09/09 08:19:03   5451s] <CMD> timeDesign -hold -postRoute -slackReports
[09/09 08:19:04   5451s]  Reset EOS DB
[09/09 08:19:04   5451s] Ignoring AAE DB Resetting ...
[09/09 08:19:04   5451s] Closing parasitic data file '/tmp/innovus_temp_1201089_ictc-eda-be-9-ldap-1_vantruong_Q5IRdu/croc_chip_1201089_gHF6d6.rcdb.d': 44624 access done (mem: 1639.281M)
[09/09 08:19:04   5451s] Extraction called for design 'croc_chip' of instances=52136 and nets=50810 using extraction engine 'postRoute' at effort level 'low' .
[09/09 08:19:04   5451s] PostRoute (effortLevel low) RC Extraction called for design croc_chip.
[09/09 08:19:04   5451s] RC Extraction called in multi-corner(1) mode.
[09/09 08:19:04   5451s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/09 08:19:04   5451s] Type 'man IMPEXT-6197' for more detail.
[09/09 08:19:04   5451s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[09/09 08:19:04   5451s] * Layer Id             : 1 - M1
[09/09 08:19:04   5451s]       Thickness        : 0.4
[09/09 08:19:04   5451s]       Min Width        : 0.16
[09/09 08:19:04   5451s]       Layer Dielectric : 4.1
[09/09 08:19:04   5451s] * Layer Id             : 2 - M2
[09/09 08:19:04   5451s]       Thickness        : 0.45
[09/09 08:19:04   5451s]       Min Width        : 0.2
[09/09 08:19:04   5451s]       Layer Dielectric : 4.1
[09/09 08:19:04   5451s] * Layer Id             : 3 - M3
[09/09 08:19:04   5451s]       Thickness        : 0.45
[09/09 08:19:04   5451s]       Min Width        : 0.2
[09/09 08:19:04   5451s]       Layer Dielectric : 4.1
[09/09 08:19:04   5451s] * Layer Id             : 4 - M4
[09/09 08:19:04   5451s]       Thickness        : 0.45
[09/09 08:19:04   5451s]       Min Width        : 0.2
[09/09 08:19:04   5451s]       Layer Dielectric : 4.1
[09/09 08:19:04   5451s] * Layer Id             : 5 - M5
[09/09 08:19:04   5451s]       Thickness        : 0.45
[09/09 08:19:04   5451s]       Min Width        : 0.2
[09/09 08:19:04   5451s]       Layer Dielectric : 4.1
[09/09 08:19:04   5451s] * Layer Id             : 6 - M6
[09/09 08:19:04   5451s]       Thickness        : 2
[09/09 08:19:04   5451s]       Min Width        : 1.64
[09/09 08:19:04   5451s]       Layer Dielectric : 4.1
[09/09 08:19:04   5451s] * Layer Id             : 7 - M7
[09/09 08:19:04   5451s]       Thickness        : 3
[09/09 08:19:04   5451s]       Min Width        : 2
[09/09 08:19:04   5451s]       Layer Dielectric : 4.1
[09/09 08:19:04   5451s] extractDetailRC Option : -outfile /tmp/innovus_temp_1201089_ictc-eda-be-9-ldap-1_vantruong_Q5IRdu/croc_chip_1201089_gHF6d6.rcdb.d -maxResLength 200  -basic
[09/09 08:19:04   5451s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[09/09 08:19:04   5451s]       RC Corner Indexes            0   
[09/09 08:19:04   5451s] Capacitance Scaling Factor   : 1.00000 
[09/09 08:19:04   5451s] Coupling Cap. Scaling Factor : 1.00000 
[09/09 08:19:04   5451s] Resistance Scaling Factor    : 1.00000 
[09/09 08:19:04   5451s] Clock Cap. Scaling Factor    : 1.00000 
[09/09 08:19:04   5451s] Clock Res. Scaling Factor    : 1.00000 
[09/09 08:19:04   5451s] Shrink Factor                : 1.00000
[09/09 08:19:05   5452s] LayerId::1 widthSet size::1
[09/09 08:19:05   5452s] LayerId::2 widthSet size::3
[09/09 08:19:05   5452s] LayerId::3 widthSet size::3
[09/09 08:19:05   5452s] LayerId::4 widthSet size::3
[09/09 08:19:05   5452s] LayerId::5 widthSet size::3
[09/09 08:19:05   5452s] LayerId::6 widthSet size::1
[09/09 08:19:05   5452s] LayerId::7 widthSet size::1
[09/09 08:19:05   5452s] Initializing multi-corner resistance tables ...
[09/09 08:19:05   5452s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.290319 ; uaWl: 1.000000 ; uaWlH: 0.462468 ; aWlH: 0.000000 ; Pmax: 0.894900 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/09 08:19:05   5453s] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1639.3M)
[09/09 08:19:05   5453s] Creating parasitic data file '/tmp/innovus_temp_1201089_ictc-eda-be-9-ldap-1_vantruong_Q5IRdu/croc_chip_1201089_gHF6d6.rcdb.d' for storing RC.
[09/09 08:19:06   5454s] Extracted 10.0003% (CPU Time= 0:00:02.0  MEM= 1695.3M)
[09/09 08:19:07   5454s] Extracted 20.0002% (CPU Time= 0:00:02.5  MEM= 1695.3M)
[09/09 08:19:08   5456s] Extracted 30.0003% (CPU Time= 0:00:03.9  MEM= 1699.3M)
[09/09 08:19:09   5456s] Extracted 40.0003% (CPU Time= 0:00:04.3  MEM= 1699.3M)
[09/09 08:19:09   5457s] Extracted 50.0004% (CPU Time= 0:00:04.9  MEM= 1699.3M)
[09/09 08:19:11   5459s] Extracted 60.0003% (CPU Time= 0:00:06.6  MEM= 1699.3M)
[09/09 08:19:11   5459s] Extracted 70.0002% (CPU Time= 0:00:07.0  MEM= 1699.3M)
[09/09 08:19:12   5459s] Extracted 80.0003% (CPU Time= 0:00:07.4  MEM= 1699.3M)
[09/09 08:19:12   5460s] Extracted 90.0003% (CPU Time= 0:00:08.1  MEM= 1699.3M)
[09/09 08:19:14   5462s] Extracted 100% (CPU Time= 0:00:10.0  MEM= 1699.3M)
[09/09 08:19:15   5462s] Number of Extracted Resistors     : 850997
[09/09 08:19:15   5462s] Number of Extracted Ground Cap.   : 869983
[09/09 08:19:15   5462s] Number of Extracted Coupling Cap. : 1783424
[09/09 08:19:15   5462s] Opening parasitic data file '/tmp/innovus_temp_1201089_ictc-eda-be-9-ldap-1_vantruong_Q5IRdu/croc_chip_1201089_gHF6d6.rcdb.d' for reading (mem: 1667.281M)
[09/09 08:19:15   5462s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
[09/09 08:19:15   5462s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 1667.3M)
[09/09 08:19:15   5462s] Creating parasitic data file '/tmp/innovus_temp_1201089_ictc-eda-be-9-ldap-1_vantruong_Q5IRdu/croc_chip_1201089_gHF6d6.rcdb_Filter.rcdb.d' for storing RC.
[09/09 08:19:15   5463s] Closing parasitic data file '/tmp/innovus_temp_1201089_ictc-eda-be-9-ldap-1_vantruong_Q5IRdu/croc_chip_1201089_gHF6d6.rcdb.d': 44624 access done (mem: 1667.281M)
[09/09 08:19:15   5463s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1667.281M)
[09/09 08:19:15   5463s] Opening parasitic data file '/tmp/innovus_temp_1201089_ictc-eda-be-9-ldap-1_vantruong_Q5IRdu/croc_chip_1201089_gHF6d6.rcdb.d' for reading (mem: 1667.281M)
[09/09 08:19:15   5463s] processing rcdb (/tmp/innovus_temp_1201089_ictc-eda-be-9-ldap-1_vantruong_Q5IRdu/croc_chip_1201089_gHF6d6.rcdb.d) for hinst (top) of cell (croc_chip);
[09/09 08:19:16   5464s] Closing parasitic data file '/tmp/innovus_temp_1201089_ictc-eda-be-9-ldap-1_vantruong_Q5IRdu/croc_chip_1201089_gHF6d6.rcdb.d': 0 access done (mem: 1667.281M)
[09/09 08:19:16   5464s] Lumped Parasitic Loading Completed (total cpu=0:00:00.8, real=0:00:01.0, current mem=1667.281M)
[09/09 08:19:16   5464s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:13.0  Real Time: 0:00:12.0  MEM: 1667.281M)
[09/09 08:19:16   5465s] All LLGs are deleted
[09/09 08:19:16   5465s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1594.1M
[09/09 08:19:16   5465s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1594.1M
[09/09 08:19:16   5465s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1594.1M
[09/09 08:19:16   5465s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1594.1M
[09/09 08:19:16   5465s] Fast DP-INIT is on for default
[09/09 08:19:16   5465s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.127, REAL:0.039, MEM:1594.1M
[09/09 08:19:16   5465s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.160, REAL:0.072, MEM:1594.1M
[09/09 08:19:16   5465s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1594.1M
[09/09 08:19:16   5465s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:1594.1M
[09/09 08:19:16   5465s] Starting delay calculation for Hold views
[09/09 08:19:17   5465s] Starting SI iteration 1 using Infinite Timing Windows
[09/09 08:19:17   5465s] #################################################################################
[09/09 08:19:17   5465s] # Design Stage: PostRoute
[09/09 08:19:17   5465s] # Design Name: croc_chip
[09/09 08:19:17   5465s] # Design Mode: 130nm
[09/09 08:19:17   5465s] # Analysis Mode: MMMC OCV 
[09/09 08:19:17   5465s] # Parasitics Mode: SPEF/RCDB
[09/09 08:19:17   5465s] # Signoff Settings: SI On 
[09/09 08:19:17   5465s] #################################################################################
[09/09 08:19:18   5467s] AAE_INFO: 1 threads acquired from CTE.
[09/09 08:19:18   5467s] Setting infinite Tws ...
[09/09 08:19:18   5467s] First Iteration Infinite Tw... 
[09/09 08:19:18   5467s] Calculate late delays in OCV mode...
[09/09 08:19:18   5467s] Calculate early delays in OCV mode...
[09/09 08:19:18   5467s] Topological Sorting (REAL = 0:00:00.0, MEM = 1612.4M, InitMEM = 1605.7M)
[09/09 08:19:18   5467s] Start delay calculation (fullDC) (1 T). (MEM=1612.41)
[09/09 08:19:18   5467s] *** Calculating scaling factor for sky130_bc libraries using the default operating condition of each library.
[09/09 08:19:19   5467s] LayerId::1 widthSet size::1
[09/09 08:19:19   5467s] LayerId::2 widthSet size::3
[09/09 08:19:19   5467s] LayerId::3 widthSet size::3
[09/09 08:19:19   5467s] LayerId::4 widthSet size::3
[09/09 08:19:19   5467s] LayerId::5 widthSet size::3
[09/09 08:19:19   5467s] LayerId::6 widthSet size::1
[09/09 08:19:19   5467s] LayerId::7 widthSet size::1
[09/09 08:19:19   5467s] Initializing multi-corner resistance tables ...
[09/09 08:19:19   5467s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.290319 ; uaWl: 1.000000 ; uaWlH: 0.462468 ; aWlH: 0.000000 ; Pmax: 0.894900 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/09 08:19:20   5468s] End AAE Lib Interpolated Model. (MEM=1629.44 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 08:19:20   5468s] Opening parasitic data file '/tmp/innovus_temp_1201089_ictc-eda-be-9-ldap-1_vantruong_Q5IRdu/croc_chip_1201089_gHF6d6.rcdb.d' for reading (mem: 1629.438M)
[09/09 08:19:20   5468s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1629.4M)
[09/09 08:19:21   5469s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 08:19:21   5469s] Type 'man IMPESI-3194' for more detail.
[09/09 08:19:21   5469s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 08:19:21   5469s] Type 'man IMPESI-3199' for more detail.
[09/09 08:19:21   5469s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/09 08:19:21   5469s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 08:19:21   5469s] Type 'man IMPESI-3194' for more detail.
[09/09 08:19:21   5469s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 08:19:21   5469s] Type 'man IMPESI-3199' for more detail.
[09/09 08:19:21   5469s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/09 08:19:21   5469s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 08:19:21   5469s] Type 'man IMPESI-3194' for more detail.
[09/09 08:19:21   5469s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 08:19:21   5469s] Type 'man IMPESI-3199' for more detail.
[09/09 08:19:21   5469s] **WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
[09/09 08:19:21   5469s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 08:19:21   5469s] Type 'man IMPESI-3194' for more detail.
[09/09 08:19:21   5469s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 08:19:21   5469s] Type 'man IMPESI-3199' for more detail.
[09/09 08:19:21   5469s] **WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
[09/09 08:19:21   5469s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 08:19:21   5469s] Type 'man IMPESI-3194' for more detail.
[09/09 08:19:21   5469s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 08:19:21   5469s] Type 'man IMPESI-3199' for more detail.
[09/09 08:19:21   5469s] **WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
[09/09 08:19:21   5469s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 08:19:21   5469s] Type 'man IMPESI-3194' for more detail.
[09/09 08:19:21   5469s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 08:19:21   5469s] Type 'man IMPESI-3199' for more detail.
[09/09 08:19:21   5469s] **WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
[09/09 08:19:21   5469s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 08:19:21   5469s] Type 'man IMPESI-3194' for more detail.
[09/09 08:19:21   5469s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 08:19:21   5469s] Type 'man IMPESI-3199' for more detail.
[09/09 08:19:21   5469s] **WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
[09/09 08:19:21   5469s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 08:19:21   5469s] Type 'man IMPESI-3194' for more detail.
[09/09 08:19:21   5469s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 08:19:21   5469s] Type 'man IMPESI-3199' for more detail.
[09/09 08:19:21   5469s] **WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
[09/09 08:19:21   5469s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 08:19:21   5469s] Type 'man IMPESI-3194' for more detail.
[09/09 08:19:21   5469s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 08:19:21   5469s] Type 'man IMPESI-3199' for more detail.
[09/09 08:19:21   5469s] **WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
[09/09 08:19:21   5469s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 08:19:21   5469s] Type 'man IMPESI-3194' for more detail.
[09/09 08:19:21   5469s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 08:19:21   5469s] Type 'man IMPESI-3199' for more detail.
[09/09 08:19:21   5469s] **WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
[09/09 08:19:21   5469s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 08:19:21   5469s] Type 'man IMPESI-3194' for more detail.
[09/09 08:19:21   5469s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 08:19:21   5469s] Type 'man IMPESI-3199' for more detail.
[09/09 08:19:21   5469s] **WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
[09/09 08:19:21   5469s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 08:19:21   5469s] Type 'man IMPESI-3194' for more detail.
[09/09 08:19:21   5469s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 08:19:21   5469s] Type 'man IMPESI-3199' for more detail.
[09/09 08:19:21   5469s] **WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
[09/09 08:19:21   5469s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 08:19:21   5469s] Type 'man IMPESI-3194' for more detail.
[09/09 08:19:21   5469s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 08:19:21   5469s] Type 'man IMPESI-3199' for more detail.
[09/09 08:19:21   5469s] **WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
[09/09 08:19:21   5469s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 08:19:21   5469s] Type 'man IMPESI-3194' for more detail.
[09/09 08:19:21   5469s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 08:19:21   5469s] Type 'man IMPESI-3199' for more detail.
[09/09 08:19:21   5469s] **WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
[09/09 08:19:21   5469s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 08:19:21   5469s] Type 'man IMPESI-3194' for more detail.
[09/09 08:19:21   5469s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 08:19:21   5469s] Type 'man IMPESI-3199' for more detail.
[09/09 08:19:21   5469s] **WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
[09/09 08:19:21   5469s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 08:19:21   5469s] Type 'man IMPESI-3194' for more detail.
[09/09 08:19:21   5469s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 08:19:21   5469s] Type 'man IMPESI-3199' for more detail.
[09/09 08:19:21   5469s] **WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
[09/09 08:19:21   5469s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 08:19:21   5469s] Type 'man IMPESI-3194' for more detail.
[09/09 08:19:21   5469s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 08:19:21   5469s] Type 'man IMPESI-3199' for more detail.
[09/09 08:19:21   5469s] **WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
[09/09 08:19:21   5469s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 08:19:21   5469s] Type 'man IMPESI-3194' for more detail.
[09/09 08:19:21   5469s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 08:19:21   5469s] Type 'man IMPESI-3199' for more detail.
[09/09 08:19:21   5469s] **WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
[09/09 08:19:21   5469s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 08:19:21   5469s] Type 'man IMPESI-3194' for more detail.
[09/09 08:19:21   5469s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 08:19:21   5469s] Type 'man IMPESI-3199' for more detail.
[09/09 08:19:21   5469s] **WARN: (IMPESI-3095):	Net: 'gpio9_io' has no receivers. SI analysis is not performed.
[09/09 08:19:21   5469s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 08:19:21   5469s] Type 'man IMPESI-3194' for more detail.
[09/09 08:19:21   5469s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 08:19:21   5469s] Type 'man IMPESI-3199' for more detail.
[09/09 08:19:21   5469s] **WARN: (IMPESI-3095):	Net: 'gpio9_io' has no receivers. SI analysis is not performed.
[09/09 08:19:36   5485s] Total number of fetched objects 49485
[09/09 08:19:36   5485s] AAE_INFO-618: Total number of nets in the design is 50810,  97.6 percent of the nets selected for SI analysis
[09/09 08:19:37   5485s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:01.0)
[09/09 08:19:37   5485s] End delay calculation. (MEM=1645.13 CPU=0:00:16.0 REAL=0:00:16.0)
[09/09 08:19:37   5485s] End delay calculation (fullDC). (MEM=1645.13 CPU=0:00:18.0 REAL=0:00:19.0)
[09/09 08:19:37   5485s] *** CDM Built up (cpu=0:00:19.9  real=0:00:20.0  mem= 1645.1M) ***
[09/09 08:19:39   5487s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1645.1M)
[09/09 08:19:39   5487s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/09 08:19:39   5487s] Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 1645.1M)
[09/09 08:19:39   5488s] Starting SI iteration 2
[09/09 08:19:40   5488s] Calculate late delays in OCV mode...
[09/09 08:19:40   5488s] Calculate early delays in OCV mode...
[09/09 08:19:40   5488s] Start delay calculation (fullDC) (1 T). (MEM=1602.25)
[09/09 08:19:40   5488s] End AAE Lib Interpolated Model. (MEM=1602.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 08:19:40   5489s] Glitch Analysis: View func_view_bc -- Total Number of Nets Skipped = 8. 
[09/09 08:19:40   5489s] Glitch Analysis: View func_view_bc -- Total Number of Nets Analyzed = 49485. 
[09/09 08:19:40   5489s] Total number of fetched objects 49485
[09/09 08:19:40   5489s] AAE_INFO-618: Total number of nets in the design is 50810,  0.5 percent of the nets selected for SI analysis
[09/09 08:19:40   5489s] End delay calculation. (MEM=1640.41 CPU=0:00:00.4 REAL=0:00:00.0)
[09/09 08:19:40   5489s] End delay calculation (fullDC). (MEM=1640.41 CPU=0:00:00.6 REAL=0:00:00.0)
[09/09 08:19:40   5489s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 1640.4M) ***
[09/09 08:19:42   5490s] *** Done Building Timing Graph (cpu=0:00:25.1 real=0:00:26.0 totSessionCpu=1:31:30 mem=1640.4M)
[09/09 08:19:42   5491s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 func_view_bc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.012  |  0.007  |  0.126  |  2.600  |   N/A   |  0.000  |  2.191  | -0.012  |
|           TNS (ns):| -0.021  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |  0.000  | -0.021  |
|    Violating Paths:|    2    |    0    |    0    |    0    |   N/A   |    0    |    0    |    2    |
|          All Paths:|  10405  |  10058  |   43    |   35    |   N/A   |    0    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

Density: 61.265%
------------------------------------------------------------
Reported timing to dir ./timingReports
[09/09 08:19:43   5491s] Total CPU time: 39.98 sec
[09/09 08:19:43   5491s] Total Real time: 40.0 sec
[09/09 08:19:43   5491s] Total Memory Usage: 1566.261719 Mbytes
[09/09 08:19:43   5491s] Reset AAE Options
[09/09 08:19:43   5491s] 
[09/09 08:19:43   5491s] =============================================================================================
[09/09 08:19:43   5491s]  Final TAT Report for timeDesign
[09/09 08:19:43   5491s] =============================================================================================
[09/09 08:19:43   5491s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 08:19:43   5491s] ---------------------------------------------------------------------------------------------
[09/09 08:19:43   5491s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 08:19:43   5491s] [ ExtractRC              ]      1   0:00:12.6  (  32.1 % )     0:00:12.6 /  0:00:13.4    1.1
[09/09 08:19:43   5491s] [ TimingUpdate           ]      1   0:00:01.4  (   3.5 % )     0:00:25.3 /  0:00:25.1    1.0
[09/09 08:19:43   5491s] [ FullDelayCalc          ]      1   0:00:23.9  (  60.8 % )     0:00:23.9 /  0:00:23.8    1.0
[09/09 08:19:43   5491s] [ OptSummaryReport       ]      1   0:00:00.2  (   0.4 % )     0:00:26.1 /  0:00:26.1    1.0
[09/09 08:19:43   5491s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.5 /  0:00:00.5    1.0
[09/09 08:19:43   5491s] [ GenerateReports        ]      1   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.3    1.0
[09/09 08:19:43   5491s] [ ReportAnalysisSummary  ]      2   0:00:00.5  (   1.2 % )     0:00:00.5 /  0:00:00.5    1.0
[09/09 08:19:43   5491s] [ MISC                   ]          0:00:00.5  (   1.3 % )     0:00:00.5 /  0:00:00.5    1.0
[09/09 08:19:43   5491s] ---------------------------------------------------------------------------------------------
[09/09 08:19:43   5491s]  timeDesign TOTAL                   0:00:39.3  ( 100.0 % )     0:00:39.3 /  0:00:40.0    1.0
[09/09 08:19:43   5491s] ---------------------------------------------------------------------------------------------
[09/09 08:19:43   5491s] 
[09/09 08:20:40   5497s] <CMD> verify_drc -limit 0
[09/09 08:20:40   5497s] **WARN: (IMPVFG-1209):	The value of -limit setting is too large or not positive; changed into maximum integer 2147483647 automatically.
[09/09 08:20:40   5497s] #-limit 2147483646                       # int, default=2147483646, user setting
[09/09 08:20:40   5497s]  *** Starting Verify DRC (MEM: 1566.3) ***
[09/09 08:20:40   5497s] 
[09/09 08:20:40   5497s] ### import design signature (81): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1629576558
[09/09 08:20:40   5497s]   VERIFY DRC ...... Starting Verification
[09/09 08:20:40   5497s]   VERIFY DRC ...... Initializing
[09/09 08:20:40   5497s]   VERIFY DRC ...... Deleting Existing Violations
[09/09 08:20:40   5497s]   VERIFY DRC ...... Creating Sub-Areas
[09/09 08:20:40   5497s]   VERIFY DRC ...... Using new threading
[09/09 08:20:40   5497s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 184.960 184.960} 1 of 100
[09/09 08:20:40   5497s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[09/09 08:20:40   5497s]   VERIFY DRC ...... Sub-Area: {184.960 0.000 369.920 184.960} 2 of 100
[09/09 08:20:40   5497s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[09/09 08:20:40   5497s]   VERIFY DRC ...... Sub-Area: {369.920 0.000 554.880 184.960} 3 of 100
[09/09 08:20:40   5497s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[09/09 08:20:40   5497s]   VERIFY DRC ...... Sub-Area: {554.880 0.000 739.840 184.960} 4 of 100
[09/09 08:20:40   5497s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[09/09 08:20:40   5497s]   VERIFY DRC ...... Sub-Area: {739.840 0.000 924.800 184.960} 5 of 100
[09/09 08:20:40   5497s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[09/09 08:20:40   5497s]   VERIFY DRC ...... Sub-Area: {924.800 0.000 1109.760 184.960} 6 of 100
[09/09 08:20:41   5497s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[09/09 08:20:41   5497s]   VERIFY DRC ...... Sub-Area: {1109.760 0.000 1294.720 184.960} 7 of 100
[09/09 08:20:41   5497s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[09/09 08:20:41   5497s]   VERIFY DRC ...... Sub-Area: {1294.720 0.000 1479.680 184.960} 8 of 100
[09/09 08:20:41   5497s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[09/09 08:20:41   5497s]   VERIFY DRC ...... Sub-Area: {1479.680 0.000 1664.640 184.960} 9 of 100
[09/09 08:20:41   5497s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[09/09 08:20:41   5497s]   VERIFY DRC ...... Sub-Area: {1664.640 0.000 1840.320 184.960} 10 of 100
[09/09 08:20:41   5497s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[09/09 08:20:41   5497s]   VERIFY DRC ...... Sub-Area: {0.000 184.960 184.960 369.920} 11 of 100
[09/09 08:20:41   5497s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[09/09 08:20:41   5497s]   VERIFY DRC ...... Sub-Area: {184.960 184.960 369.920 369.920} 12 of 100
[09/09 08:20:41   5497s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[09/09 08:20:41   5497s]   VERIFY DRC ...... Sub-Area: {369.920 184.960 554.880 369.920} 13 of 100
[09/09 08:20:41   5497s]   VERIFY DRC ...... Sub-Area : 13 complete 12 Viols.
[09/09 08:20:41   5497s]   VERIFY DRC ...... Sub-Area: {554.880 184.960 739.840 369.920} 14 of 100
[09/09 08:20:41   5497s]   VERIFY DRC ...... Sub-Area : 14 complete 9 Viols.
[09/09 08:20:41   5497s]   VERIFY DRC ...... Sub-Area: {739.840 184.960 924.800 369.920} 15 of 100
[09/09 08:20:41   5497s]   VERIFY DRC ...... Sub-Area : 15 complete 18 Viols.
[09/09 08:20:41   5497s]   VERIFY DRC ...... Sub-Area: {924.800 184.960 1109.760 369.920} 16 of 100
[09/09 08:20:41   5497s]   VERIFY DRC ...... Sub-Area : 16 complete 20 Viols.
[09/09 08:20:41   5497s]   VERIFY DRC ...... Sub-Area: {1109.760 184.960 1294.720 369.920} 17 of 100
[09/09 08:20:41   5497s]   VERIFY DRC ...... Sub-Area : 17 complete 21 Viols.
[09/09 08:20:41   5497s]   VERIFY DRC ...... Sub-Area: {1294.720 184.960 1479.680 369.920} 18 of 100
[09/09 08:20:41   5497s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[09/09 08:20:41   5497s]   VERIFY DRC ...... Sub-Area: {1479.680 184.960 1664.640 369.920} 19 of 100
[09/09 08:20:41   5497s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[09/09 08:20:41   5497s]   VERIFY DRC ...... Sub-Area: {1664.640 184.960 1840.320 369.920} 20 of 100
[09/09 08:20:41   5497s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[09/09 08:20:41   5497s]   VERIFY DRC ...... Sub-Area: {0.000 369.920 184.960 554.880} 21 of 100
[09/09 08:20:41   5497s]   VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
[09/09 08:20:41   5497s]   VERIFY DRC ...... Sub-Area: {184.960 369.920 369.920 554.880} 22 of 100
[09/09 08:20:41   5497s]   VERIFY DRC ...... Sub-Area : 22 complete 3 Viols.
[09/09 08:20:41   5497s]   VERIFY DRC ...... Sub-Area: {369.920 369.920 554.880 554.880} 23 of 100
[09/09 08:20:41   5498s]   VERIFY DRC ...... Sub-Area : 23 complete 114 Viols.
[09/09 08:20:41   5498s]   VERIFY DRC ...... Sub-Area: {554.880 369.920 739.840 554.880} 24 of 100
[09/09 08:20:41   5498s]   VERIFY DRC ...... Sub-Area : 24 complete 19 Viols.
[09/09 08:20:41   5498s]   VERIFY DRC ...... Sub-Area: {739.840 369.920 924.800 554.880} 25 of 100
[09/09 08:20:41   5498s]   VERIFY DRC ...... Sub-Area : 25 complete 19 Viols.
[09/09 08:20:41   5498s]   VERIFY DRC ...... Sub-Area: {924.800 369.920 1109.760 554.880} 26 of 100
[09/09 08:20:42   5498s]   VERIFY DRC ...... Sub-Area : 26 complete 18 Viols.
[09/09 08:20:42   5498s]   VERIFY DRC ...... Sub-Area: {1109.760 369.920 1294.720 554.880} 27 of 100
[09/09 08:20:42   5498s]   VERIFY DRC ...... Sub-Area : 27 complete 27 Viols.
[09/09 08:20:42   5498s]   VERIFY DRC ...... Sub-Area: {1294.720 369.920 1479.680 554.880} 28 of 100
[09/09 08:20:42   5498s]   VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
[09/09 08:20:42   5498s]   VERIFY DRC ...... Sub-Area: {1479.680 369.920 1664.640 554.880} 29 of 100
[09/09 08:20:42   5498s]   VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
[09/09 08:20:42   5498s]   VERIFY DRC ...... Sub-Area: {1664.640 369.920 1840.320 554.880} 30 of 100
[09/09 08:20:42   5498s]   VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
[09/09 08:20:42   5498s]   VERIFY DRC ...... Sub-Area: {0.000 554.880 184.960 739.840} 31 of 100
[09/09 08:20:42   5498s]   VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
[09/09 08:20:42   5498s]   VERIFY DRC ...... Sub-Area: {184.960 554.880 369.920 739.840} 32 of 100
[09/09 08:20:42   5498s]   VERIFY DRC ...... Sub-Area : 32 complete 3 Viols.
[09/09 08:20:42   5498s]   VERIFY DRC ...... Sub-Area: {369.920 554.880 554.880 739.840} 33 of 100
[09/09 08:20:42   5499s]   VERIFY DRC ...... Sub-Area : 33 complete 92 Viols.
[09/09 08:20:42   5499s]   VERIFY DRC ...... Sub-Area: {554.880 554.880 739.840 739.840} 34 of 100
[09/09 08:20:42   5499s]   VERIFY DRC ...... Sub-Area : 34 complete 18 Viols.
[09/09 08:20:42   5499s]   VERIFY DRC ...... Sub-Area: {739.840 554.880 924.800 739.840} 35 of 100
[09/09 08:20:42   5499s]   VERIFY DRC ...... Sub-Area : 35 complete 13 Viols.
[09/09 08:20:42   5499s]   VERIFY DRC ...... Sub-Area: {924.800 554.880 1109.760 739.840} 36 of 100
[09/09 08:20:42   5499s]   VERIFY DRC ...... Sub-Area : 36 complete 69 Viols.
[09/09 08:20:42   5499s]   VERIFY DRC ...... Sub-Area: {1109.760 554.880 1294.720 739.840} 37 of 100
[09/09 08:20:43   5499s]   VERIFY DRC ...... Sub-Area : 37 complete 12 Viols.
[09/09 08:20:43   5499s]   VERIFY DRC ...... Sub-Area: {1294.720 554.880 1479.680 739.840} 38 of 100
[09/09 08:20:43   5499s]   VERIFY DRC ...... Sub-Area : 38 complete 23 Viols.
[09/09 08:20:43   5499s]   VERIFY DRC ...... Sub-Area: {1479.680 554.880 1664.640 739.840} 39 of 100
[09/09 08:20:43   5499s]   VERIFY DRC ...... Sub-Area : 39 complete 0 Viols.
[09/09 08:20:43   5499s]   VERIFY DRC ...... Sub-Area: {1664.640 554.880 1840.320 739.840} 40 of 100
[09/09 08:20:43   5499s]   VERIFY DRC ...... Sub-Area : 40 complete 0 Viols.
[09/09 08:20:43   5499s]   VERIFY DRC ...... Sub-Area: {0.000 739.840 184.960 924.800} 41 of 100
[09/09 08:20:43   5499s]   VERIFY DRC ...... Sub-Area : 41 complete 0 Viols.
[09/09 08:20:43   5499s]   VERIFY DRC ...... Sub-Area: {184.960 739.840 369.920 924.800} 42 of 100
[09/09 08:20:43   5499s]   VERIFY DRC ...... Sub-Area : 42 complete 20 Viols.
[09/09 08:20:43   5499s]   VERIFY DRC ...... Sub-Area: {369.920 739.840 554.880 924.800} 43 of 100
[09/09 08:20:43   5500s]   VERIFY DRC ...... Sub-Area : 43 complete 153 Viols.
[09/09 08:20:43   5500s]   VERIFY DRC ...... Sub-Area: {554.880 739.840 739.840 924.800} 44 of 100
[09/09 08:20:44   5500s]   VERIFY DRC ...... Sub-Area : 44 complete 149 Viols.
[09/09 08:20:44   5500s]   VERIFY DRC ...... Sub-Area: {739.840 739.840 924.800 924.800} 45 of 100
[09/09 08:20:44   5501s]   VERIFY DRC ...... Sub-Area : 45 complete 166 Viols.
[09/09 08:20:44   5501s]   VERIFY DRC ...... Sub-Area: {924.800 739.840 1109.760 924.800} 46 of 100
[09/09 08:20:45   5501s]   VERIFY DRC ...... Sub-Area : 46 complete 223 Viols.
[09/09 08:20:45   5501s]   VERIFY DRC ...... Sub-Area: {1109.760 739.840 1294.720 924.800} 47 of 100
[09/09 08:20:45   5502s]   VERIFY DRC ...... Sub-Area : 47 complete 165 Viols.
[09/09 08:20:45   5502s]   VERIFY DRC ...... Sub-Area: {1294.720 739.840 1479.680 924.800} 48 of 100
[09/09 08:20:46   5502s]   VERIFY DRC ...... Sub-Area : 48 complete 191 Viols.
[09/09 08:20:46   5502s]   VERIFY DRC ...... Sub-Area: {1479.680 739.840 1664.640 924.800} 49 of 100
[09/09 08:20:46   5502s]   VERIFY DRC ...... Sub-Area : 49 complete 0 Viols.
[09/09 08:20:46   5502s]   VERIFY DRC ...... Sub-Area: {1664.640 739.840 1840.320 924.800} 50 of 100
[09/09 08:20:46   5502s]   VERIFY DRC ...... Sub-Area : 50 complete 0 Viols.
[09/09 08:20:46   5502s]   VERIFY DRC ...... Sub-Area: {0.000 924.800 184.960 1109.760} 51 of 100
[09/09 08:20:46   5502s]   VERIFY DRC ...... Sub-Area : 51 complete 0 Viols.
[09/09 08:20:46   5502s]   VERIFY DRC ...... Sub-Area: {184.960 924.800 369.920 1109.760} 52 of 100
[09/09 08:20:46   5502s]   VERIFY DRC ...... Sub-Area : 52 complete 10 Viols.
[09/09 08:20:46   5502s]   VERIFY DRC ...... Sub-Area: {369.920 924.800 554.880 1109.760} 53 of 100
[09/09 08:20:46   5503s]   VERIFY DRC ...... Sub-Area : 53 complete 122 Viols.
[09/09 08:20:46   5503s]   VERIFY DRC ...... Sub-Area: {554.880 924.800 739.840 1109.760} 54 of 100
[09/09 08:20:47   5503s]   VERIFY DRC ...... Sub-Area : 54 complete 160 Viols.
[09/09 08:20:47   5503s]   VERIFY DRC ...... Sub-Area: {739.840 924.800 924.800 1109.760} 55 of 100
[09/09 08:20:48   5504s]   VERIFY DRC ...... Sub-Area : 55 complete 198 Viols.
[09/09 08:20:48   5504s]   VERIFY DRC ...... Sub-Area: {924.800 924.800 1109.760 1109.760} 56 of 100
[09/09 08:20:48   5504s]   VERIFY DRC ...... Sub-Area : 56 complete 154 Viols.
[09/09 08:20:48   5504s]   VERIFY DRC ...... Sub-Area: {1109.760 924.800 1294.720 1109.760} 57 of 100
[09/09 08:20:48   5505s]   VERIFY DRC ...... Sub-Area : 57 complete 162 Viols.
[09/09 08:20:48   5505s]   VERIFY DRC ...... Sub-Area: {1294.720 924.800 1479.680 1109.760} 58 of 100
[09/09 08:20:49   5505s]   VERIFY DRC ...... Sub-Area : 58 complete 121 Viols.
[09/09 08:20:49   5505s]   VERIFY DRC ...... Sub-Area: {1479.680 924.800 1664.640 1109.760} 59 of 100
[09/09 08:20:49   5505s]   VERIFY DRC ...... Sub-Area : 59 complete 0 Viols.
[09/09 08:20:49   5505s]   VERIFY DRC ...... Sub-Area: {1664.640 924.800 1840.320 1109.760} 60 of 100
[09/09 08:20:49   5505s]   VERIFY DRC ...... Sub-Area : 60 complete 0 Viols.
[09/09 08:20:49   5505s]   VERIFY DRC ...... Sub-Area: {0.000 1109.760 184.960 1294.720} 61 of 100
[09/09 08:20:49   5505s]   VERIFY DRC ...... Sub-Area : 61 complete 0 Viols.
[09/09 08:20:49   5505s]   VERIFY DRC ...... Sub-Area: {184.960 1109.760 369.920 1294.720} 62 of 100
[09/09 08:20:49   5505s]   VERIFY DRC ...... Sub-Area : 62 complete 9 Viols.
[09/09 08:20:49   5505s]   VERIFY DRC ...... Sub-Area: {369.920 1109.760 554.880 1294.720} 63 of 100
[09/09 08:20:49   5506s]   VERIFY DRC ...... Sub-Area : 63 complete 132 Viols.
[09/09 08:20:49   5506s]   VERIFY DRC ...... Sub-Area: {554.880 1109.760 739.840 1294.720} 64 of 100
[09/09 08:20:50   5506s]   VERIFY DRC ...... Sub-Area : 64 complete 132 Viols.
[09/09 08:20:50   5506s]   VERIFY DRC ...... Sub-Area: {739.840 1109.760 924.800 1294.720} 65 of 100
[09/09 08:20:50   5507s]   VERIFY DRC ...... Sub-Area : 65 complete 108 Viols.
[09/09 08:20:50   5507s]   VERIFY DRC ...... Sub-Area: {924.800 1109.760 1109.760 1294.720} 66 of 100
[09/09 08:20:50   5507s]   VERIFY DRC ...... Sub-Area : 66 complete 95 Viols.
[09/09 08:20:50   5507s]   VERIFY DRC ...... Sub-Area: {1109.760 1109.760 1294.720 1294.720} 67 of 100
[09/09 08:20:51   5507s]   VERIFY DRC ...... Sub-Area : 67 complete 91 Viols.
[09/09 08:20:51   5507s]   VERIFY DRC ...... Sub-Area: {1294.720 1109.760 1479.680 1294.720} 68 of 100
[09/09 08:20:51   5508s]   VERIFY DRC ...... Sub-Area : 68 complete 144 Viols.
[09/09 08:20:51   5508s]   VERIFY DRC ...... Sub-Area: {1479.680 1109.760 1664.640 1294.720} 69 of 100
[09/09 08:20:51   5508s]   VERIFY DRC ...... Sub-Area : 69 complete 0 Viols.
[09/09 08:20:51   5508s]   VERIFY DRC ...... Sub-Area: {1664.640 1109.760 1840.320 1294.720} 70 of 100
[09/09 08:20:51   5508s]   VERIFY DRC ...... Sub-Area : 70 complete 0 Viols.
[09/09 08:20:51   5508s]   VERIFY DRC ...... Sub-Area: {0.000 1294.720 184.960 1479.680} 71 of 100
[09/09 08:20:51   5508s]   VERIFY DRC ...... Sub-Area : 71 complete 0 Viols.
[09/09 08:20:51   5508s]   VERIFY DRC ...... Sub-Area: {184.960 1294.720 369.920 1479.680} 72 of 100
[09/09 08:20:51   5508s]   VERIFY DRC ...... Sub-Area : 72 complete 9 Viols.
[09/09 08:20:51   5508s]   VERIFY DRC ...... Sub-Area: {369.920 1294.720 554.880 1479.680} 73 of 100
[09/09 08:20:52   5508s]   VERIFY DRC ...... Sub-Area : 73 complete 112 Viols.
[09/09 08:20:52   5508s]   VERIFY DRC ...... Sub-Area: {554.880 1294.720 739.840 1479.680} 74 of 100
[09/09 08:20:52   5509s]   VERIFY DRC ...... Sub-Area : 74 complete 119 Viols.
[09/09 08:20:52   5509s]   VERIFY DRC ...... Sub-Area: {739.840 1294.720 924.800 1479.680} 75 of 100
[09/09 08:20:53   5509s]   VERIFY DRC ...... Sub-Area : 75 complete 117 Viols.
[09/09 08:20:53   5509s]   VERIFY DRC ...... Sub-Area: {924.800 1294.720 1109.760 1479.680} 76 of 100
[09/09 08:20:54   5510s]   VERIFY DRC ...... Sub-Area : 76 complete 195 Viols.
[09/09 08:20:54   5510s]   VERIFY DRC ...... Sub-Area: {1109.760 1294.720 1294.720 1479.680} 77 of 100
[09/09 08:20:54   5510s]   VERIFY DRC ...... Sub-Area : 77 complete 112 Viols.
[09/09 08:20:54   5510s]   VERIFY DRC ...... Sub-Area: {1294.720 1294.720 1479.680 1479.680} 78 of 100
[09/09 08:20:54   5511s]   VERIFY DRC ...... Sub-Area : 78 complete 165 Viols.
[09/09 08:20:54   5511s]   VERIFY DRC ...... Sub-Area: {1479.680 1294.720 1664.640 1479.680} 79 of 100
[09/09 08:20:55   5511s]   VERIFY DRC ...... Sub-Area : 79 complete 1 Viols.
[09/09 08:20:55   5511s]   VERIFY DRC ...... Sub-Area: {1664.640 1294.720 1840.320 1479.680} 80 of 100
[09/09 08:20:55   5511s]   VERIFY DRC ...... Sub-Area : 80 complete 0 Viols.
[09/09 08:20:55   5511s]   VERIFY DRC ...... Sub-Area: {0.000 1479.680 184.960 1664.640} 81 of 100
[09/09 08:20:55   5511s]   VERIFY DRC ...... Sub-Area : 81 complete 0 Viols.
[09/09 08:20:55   5511s]   VERIFY DRC ...... Sub-Area: {184.960 1479.680 369.920 1664.640} 82 of 100
[09/09 08:20:55   5511s]   VERIFY DRC ...... Sub-Area : 82 complete 0 Viols.
[09/09 08:20:55   5511s]   VERIFY DRC ...... Sub-Area: {369.920 1479.680 554.880 1664.640} 83 of 100
[09/09 08:20:55   5511s]   VERIFY DRC ...... Sub-Area : 83 complete 0 Viols.
[09/09 08:20:55   5511s]   VERIFY DRC ...... Sub-Area: {554.880 1479.680 739.840 1664.640} 84 of 100
[09/09 08:20:55   5511s]   VERIFY DRC ...... Sub-Area : 84 complete 0 Viols.
[09/09 08:20:55   5511s]   VERIFY DRC ...... Sub-Area: {739.840 1479.680 924.800 1664.640} 85 of 100
[09/09 08:20:55   5511s]   VERIFY DRC ...... Sub-Area : 85 complete 0 Viols.
[09/09 08:20:55   5511s]   VERIFY DRC ...... Sub-Area: {924.800 1479.680 1109.760 1664.640} 86 of 100
[09/09 08:20:55   5511s]   VERIFY DRC ...... Sub-Area : 86 complete 1 Viols.
[09/09 08:20:55   5511s]   VERIFY DRC ...... Sub-Area: {1109.760 1479.680 1294.720 1664.640} 87 of 100
[09/09 08:20:55   5511s]   VERIFY DRC ...... Sub-Area : 87 complete 0 Viols.
[09/09 08:20:55   5511s]   VERIFY DRC ...... Sub-Area: {1294.720 1479.680 1479.680 1664.640} 88 of 100
[09/09 08:20:55   5511s]   VERIFY DRC ...... Sub-Area : 88 complete 0 Viols.
[09/09 08:20:55   5511s]   VERIFY DRC ...... Sub-Area: {1479.680 1479.680 1664.640 1664.640} 89 of 100
[09/09 08:20:55   5511s]   VERIFY DRC ...... Sub-Area : 89 complete 0 Viols.
[09/09 08:20:55   5511s]   VERIFY DRC ...... Sub-Area: {1664.640 1479.680 1840.320 1664.640} 90 of 100
[09/09 08:20:55   5511s]   VERIFY DRC ...... Sub-Area : 90 complete 0 Viols.
[09/09 08:20:55   5511s]   VERIFY DRC ...... Sub-Area: {0.000 1664.640 184.960 1840.020} 91 of 100
[09/09 08:20:55   5511s]   VERIFY DRC ...... Sub-Area : 91 complete 0 Viols.
[09/09 08:20:55   5511s]   VERIFY DRC ...... Sub-Area: {184.960 1664.640 369.920 1840.020} 92 of 100
[09/09 08:20:55   5511s]   VERIFY DRC ...... Sub-Area : 92 complete 0 Viols.
[09/09 08:20:55   5511s]   VERIFY DRC ...... Sub-Area: {369.920 1664.640 554.880 1840.020} 93 of 100
[09/09 08:20:55   5511s]   VERIFY DRC ...... Sub-Area : 93 complete 0 Viols.
[09/09 08:20:55   5511s]   VERIFY DRC ...... Sub-Area: {554.880 1664.640 739.840 1840.020} 94 of 100
[09/09 08:20:55   5511s]   VERIFY DRC ...... Sub-Area : 94 complete 0 Viols.
[09/09 08:20:55   5511s]   VERIFY DRC ...... Sub-Area: {739.840 1664.640 924.800 1840.020} 95 of 100
[09/09 08:20:55   5511s]   VERIFY DRC ...... Sub-Area : 95 complete 0 Viols.
[09/09 08:20:55   5511s]   VERIFY DRC ...... Sub-Area: {924.800 1664.640 1109.760 1840.020} 96 of 100
[09/09 08:20:55   5511s]   VERIFY DRC ...... Sub-Area : 96 complete 0 Viols.
[09/09 08:20:55   5511s]   VERIFY DRC ...... Sub-Area: {1109.760 1664.640 1294.720 1840.020} 97 of 100
[09/09 08:20:55   5511s]   VERIFY DRC ...... Sub-Area : 97 complete 0 Viols.
[09/09 08:20:55   5511s]   VERIFY DRC ...... Sub-Area: {1294.720 1664.640 1479.680 1840.020} 98 of 100
[09/09 08:20:55   5511s]   VERIFY DRC ...... Sub-Area : 98 complete 0 Viols.
[09/09 08:20:55   5511s]   VERIFY DRC ...... Sub-Area: {1479.680 1664.640 1664.640 1840.020} 99 of 100
[09/09 08:20:55   5511s]   VERIFY DRC ...... Sub-Area : 99 complete 0 Viols.
[09/09 08:20:55   5511s]   VERIFY DRC ...... Sub-Area: {1664.640 1664.640 1840.320 1840.020} 100 of 100
[09/09 08:20:55   5511s]   VERIFY DRC ...... Sub-Area : 100 complete 0 Viols.
[09/09 08:20:55   5511s] 
[09/09 08:20:55   5511s]   Verification Complete : 4046 Viols.
[09/09 08:20:55   5511s] 
[09/09 08:20:55   5511s]  Violation Summary By Layer and Type:
[09/09 08:20:55   5511s] 
[09/09 08:20:55   5511s] 	         MetSpc   Totals
[09/09 08:20:55   5511s] 	Metal1     4046     4046
[09/09 08:20:55   5511s] 	Totals     4046     4046
[09/09 08:20:55   5511s] 
[09/09 08:20:55   5511s]  *** End Verify DRC (CPU: 0:00:14.2  ELAPSED TIME: 15.00  MEM: 0.0M) ***
[09/09 08:20:55   5511s] 
[09/09 08:21:12   5513s] <CMD> verify_connectivity -type regular
[09/09 08:21:12   5513s] VERIFY_CONNECTIVITY use new engine.
[09/09 08:21:12   5513s] 
[09/09 08:21:12   5513s] ******** Start: VERIFY CONNECTIVITY ********
[09/09 08:21:12   5513s] Start Time: Tue Sep  9 08:21:12 2025
[09/09 08:21:12   5513s] 
[09/09 08:21:12   5513s] Design Name: croc_chip
[09/09 08:21:12   5513s] Database Units: 1000
[09/09 08:21:12   5513s] Design Boundary: (0.0000, 0.0000) (1840.3200, 1840.0200)
[09/09 08:21:12   5513s] Error Limit = 1000; Warning Limit = 50
[09/09 08:21:12   5513s] Check specified nets
[09/09 08:21:12   5514s] **** 08:21:12 **** Processed 5000 nets.
[09/09 08:21:12   5514s] **** 08:21:12 **** Processed 10000 nets.
[09/09 08:21:13   5514s] **** 08:21:13 **** Processed 15000 nets.
[09/09 08:21:13   5514s] **** 08:21:13 **** Processed 20000 nets.
[09/09 08:21:13   5515s] **** 08:21:13 **** Processed 25000 nets.
[09/09 08:21:13   5515s] **** 08:21:13 **** Processed 30000 nets.
[09/09 08:21:13   5515s] **** 08:21:13 **** Processed 35000 nets.
[09/09 08:21:14   5515s] **** 08:21:14 **** Processed 40000 nets.
[09/09 08:21:14   5516s] **** 08:21:14 **** Processed 45000 nets.
[09/09 08:21:14   5516s] **** 08:21:14 **** Processed 50000 nets.
[09/09 08:21:14   5516s] 
[09/09 08:21:14   5516s] Begin Summary 
[09/09 08:21:14   5516s]   Found no problems or warnings.
[09/09 08:21:14   5516s] End Summary
[09/09 08:21:14   5516s] 
[09/09 08:21:14   5516s] End Time: Tue Sep  9 08:21:14 2025
[09/09 08:21:14   5516s] Time Elapsed: 0:00:02.0
[09/09 08:21:14   5516s] 
[09/09 08:21:14   5516s] ******** End: VERIFY CONNECTIVITY ********
[09/09 08:21:14   5516s]   Verification Complete : 0 Viols.  0 Wrngs.
[09/09 08:21:14   5516s]   (CPU Time: 0:00:02.5  MEM: 0.000M)
[09/09 08:21:14   5516s] 
[09/09 08:21:29   5518s] <CMD> win
[09/09 08:21:30   5518s] <CMD> fit
[09/09 08:21:31   5518s] <CMD> fit
[09/09 08:21:38   5519s] <CMD> checkPlace
[09/09 08:21:38   5519s] OPERPROF: Starting checkPlace at level 1, MEM:1566.3M
[09/09 08:21:38   5519s] #spOpts: N=130 
[09/09 08:21:38   5519s] All LLGs are deleted
[09/09 08:21:38   5519s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1566.3M
[09/09 08:21:38   5519s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1566.3M
[09/09 08:21:38   5519s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1566.3M
[09/09 08:21:38   5519s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1566.3M
[09/09 08:21:38   5519s] Core basic site is CoreSite
[09/09 08:21:38   5519s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/09 08:21:38   5519s] SiteArray: non-trimmed site array dimensions = 302 x 2384
[09/09 08:21:38   5519s] SiteArray: use 3,092,480 bytes
[09/09 08:21:38   5519s] SiteArray: current memory after site array memory allocation 1598.3M
[09/09 08:21:38   5519s] SiteArray: FP blocked sites are writable
[09/09 08:21:38   5519s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[09/09 08:21:38   5519s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1598.3M
[09/09 08:21:39   5519s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.058, REAL:0.059, MEM:1598.3M
[09/09 08:21:39   5519s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.185, REAL:0.104, MEM:1598.3M
[09/09 08:21:39   5519s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.191, REAL:0.110, MEM:1598.3M
[09/09 08:21:39   5519s] Begin checking placement ... (start mem=1566.3M, init mem=1598.3M)
[09/09 08:21:39   5519s] 
[09/09 08:21:39   5519s] Running CheckPlace using 1 thread in normal mode...
[09/09 08:21:40   5520s] 
[09/09 08:21:40   5520s] ...checkPlace normal is done!
[09/09 08:21:40   5520s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1605.3M
[09/09 08:21:40   5520s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.022, REAL:0.022, MEM:1605.3M
[09/09 08:21:40   5520s] Pre-route DRC Violation:	194
[09/09 08:21:40   5520s] *info: Placed = 52072          (Fixed = 8322)
[09/09 08:21:40   5520s] *info: Unplaced = 0           
[09/09 08:21:40   5520s] Placement Density:61.26%(651683/1063714)
[09/09 08:21:40   5520s] Placement Density (including fixed std cells):61.88%(668946/1080976)
[09/09 08:21:40   5520s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1605.3M
[09/09 08:21:40   5520s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.019, REAL:0.019, MEM:1605.3M
[09/09 08:21:40   5520s] Finished checkPlace (total: cpu=0:00:01.3, real=0:00:02.0; vio checks: cpu=0:00:01.0, real=0:00:01.0; mem=1605.3M)
[09/09 08:21:40   5520s] OPERPROF: Finished checkPlace at level 1, CPU:1.283, REAL:1.210, MEM:1605.3M
[09/09 08:23:58   5535s] <CMD> timeDesign -postRoute -slackReports
[09/09 08:23:58   5535s]  Reset EOS DB
[09/09 08:23:58   5535s] Ignoring AAE DB Resetting ...
[09/09 08:23:58   5535s] Closing parasitic data file '/tmp/innovus_temp_1201089_ictc-eda-be-9-ldap-1_vantruong_Q5IRdu/croc_chip_1201089_gHF6d6.rcdb.d': 44624 access done (mem: 1607.496M)
[09/09 08:23:58   5535s] Extraction called for design 'croc_chip' of instances=52136 and nets=50810 using extraction engine 'postRoute' at effort level 'low' .
[09/09 08:23:58   5535s] PostRoute (effortLevel low) RC Extraction called for design croc_chip.
[09/09 08:23:58   5535s] RC Extraction called in multi-corner(1) mode.
[09/09 08:23:58   5535s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/09 08:23:58   5535s] Type 'man IMPEXT-6197' for more detail.
[09/09 08:23:59   5535s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[09/09 08:23:59   5535s] * Layer Id             : 1 - M1
[09/09 08:23:59   5535s]       Thickness        : 0.4
[09/09 08:23:59   5535s]       Min Width        : 0.16
[09/09 08:23:59   5535s]       Layer Dielectric : 4.1
[09/09 08:23:59   5535s] * Layer Id             : 2 - M2
[09/09 08:23:59   5535s]       Thickness        : 0.45
[09/09 08:23:59   5535s]       Min Width        : 0.2
[09/09 08:23:59   5535s]       Layer Dielectric : 4.1
[09/09 08:23:59   5535s] * Layer Id             : 3 - M3
[09/09 08:23:59   5535s]       Thickness        : 0.45
[09/09 08:23:59   5535s]       Min Width        : 0.2
[09/09 08:23:59   5535s]       Layer Dielectric : 4.1
[09/09 08:23:59   5535s] * Layer Id             : 4 - M4
[09/09 08:23:59   5535s]       Thickness        : 0.45
[09/09 08:23:59   5535s]       Min Width        : 0.2
[09/09 08:23:59   5535s]       Layer Dielectric : 4.1
[09/09 08:23:59   5535s] * Layer Id             : 5 - M5
[09/09 08:23:59   5535s]       Thickness        : 0.45
[09/09 08:23:59   5535s]       Min Width        : 0.2
[09/09 08:23:59   5535s]       Layer Dielectric : 4.1
[09/09 08:23:59   5535s] * Layer Id             : 6 - M6
[09/09 08:23:59   5535s]       Thickness        : 2
[09/09 08:23:59   5535s]       Min Width        : 1.64
[09/09 08:23:59   5535s]       Layer Dielectric : 4.1
[09/09 08:23:59   5535s] * Layer Id             : 7 - M7
[09/09 08:23:59   5535s]       Thickness        : 3
[09/09 08:23:59   5535s]       Min Width        : 2
[09/09 08:23:59   5535s]       Layer Dielectric : 4.1
[09/09 08:23:59   5535s] extractDetailRC Option : -outfile /tmp/innovus_temp_1201089_ictc-eda-be-9-ldap-1_vantruong_Q5IRdu/croc_chip_1201089_gHF6d6.rcdb.d -maxResLength 200  -basic
[09/09 08:23:59   5535s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[09/09 08:23:59   5535s]       RC Corner Indexes            0   
[09/09 08:23:59   5535s] Capacitance Scaling Factor   : 1.00000 
[09/09 08:23:59   5535s] Coupling Cap. Scaling Factor : 1.00000 
[09/09 08:23:59   5535s] Resistance Scaling Factor    : 1.00000 
[09/09 08:23:59   5535s] Clock Cap. Scaling Factor    : 1.00000 
[09/09 08:23:59   5535s] Clock Res. Scaling Factor    : 1.00000 
[09/09 08:23:59   5535s] Shrink Factor                : 1.00000
[09/09 08:23:59   5536s] LayerId::1 widthSet size::1
[09/09 08:23:59   5536s] LayerId::2 widthSet size::3
[09/09 08:23:59   5536s] LayerId::3 widthSet size::3
[09/09 08:23:59   5536s] LayerId::4 widthSet size::3
[09/09 08:23:59   5536s] LayerId::5 widthSet size::3
[09/09 08:23:59   5536s] LayerId::6 widthSet size::1
[09/09 08:23:59   5536s] LayerId::7 widthSet size::1
[09/09 08:23:59   5536s] Initializing multi-corner resistance tables ...
[09/09 08:24:00   5536s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.290319 ; uaWl: 1.000000 ; uaWlH: 0.462468 ; aWlH: 0.000000 ; Pmax: 0.894900 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/09 08:24:00   5537s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 1607.5M)
[09/09 08:24:01   5537s] Creating parasitic data file '/tmp/innovus_temp_1201089_ictc-eda-be-9-ldap-1_vantruong_Q5IRdu/croc_chip_1201089_gHF6d6.rcdb.d' for storing RC.
[09/09 08:24:01   5538s] Extracted 10.0003% (CPU Time= 0:00:02.2  MEM= 1663.5M)
[09/09 08:24:02   5539s] Extracted 20.0002% (CPU Time= 0:00:02.8  MEM= 1663.5M)
[09/09 08:24:03   5540s] Extracted 30.0003% (CPU Time= 0:00:04.3  MEM= 1667.5M)
[09/09 08:24:04   5541s] Extracted 40.0003% (CPU Time= 0:00:04.7  MEM= 1667.5M)
[09/09 08:24:04   5541s] Extracted 50.0004% (CPU Time= 0:00:05.3  MEM= 1667.5M)
[09/09 08:24:06   5543s] Extracted 60.0003% (CPU Time= 0:00:07.1  MEM= 1667.5M)
[09/09 08:24:07   5543s] Extracted 70.0002% (CPU Time= 0:00:07.4  MEM= 1667.5M)
[09/09 08:24:07   5544s] Extracted 80.0003% (CPU Time= 0:00:07.9  MEM= 1667.5M)
[09/09 08:24:08   5545s] Extracted 90.0003% (CPU Time= 0:00:08.7  MEM= 1667.5M)
[09/09 08:24:10   5547s] Extracted 100% (CPU Time= 0:00:10.6  MEM= 1667.5M)
[09/09 08:24:10   5547s] Number of Extracted Resistors     : 850997
[09/09 08:24:10   5547s] Number of Extracted Ground Cap.   : 869983
[09/09 08:24:10   5547s] Number of Extracted Coupling Cap. : 1783424
[09/09 08:24:10   5547s] Opening parasitic data file '/tmp/innovus_temp_1201089_ictc-eda-be-9-ldap-1_vantruong_Q5IRdu/croc_chip_1201089_gHF6d6.rcdb.d' for reading (mem: 1635.496M)
[09/09 08:24:10   5547s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
[09/09 08:24:10   5547s] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1635.5M)
[09/09 08:24:10   5547s] Creating parasitic data file '/tmp/innovus_temp_1201089_ictc-eda-be-9-ldap-1_vantruong_Q5IRdu/croc_chip_1201089_gHF6d6.rcdb_Filter.rcdb.d' for storing RC.
[09/09 08:24:11   5548s] Closing parasitic data file '/tmp/innovus_temp_1201089_ictc-eda-be-9-ldap-1_vantruong_Q5IRdu/croc_chip_1201089_gHF6d6.rcdb.d': 44624 access done (mem: 1635.496M)
[09/09 08:24:11   5548s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1635.496M)
[09/09 08:24:11   5548s] Opening parasitic data file '/tmp/innovus_temp_1201089_ictc-eda-be-9-ldap-1_vantruong_Q5IRdu/croc_chip_1201089_gHF6d6.rcdb.d' for reading (mem: 1635.496M)
[09/09 08:24:11   5548s] processing rcdb (/tmp/innovus_temp_1201089_ictc-eda-be-9-ldap-1_vantruong_Q5IRdu/croc_chip_1201089_gHF6d6.rcdb.d) for hinst (top) of cell (croc_chip);
[09/09 08:24:11   5549s] Closing parasitic data file '/tmp/innovus_temp_1201089_ictc-eda-be-9-ldap-1_vantruong_Q5IRdu/croc_chip_1201089_gHF6d6.rcdb.d': 0 access done (mem: 1635.496M)
[09/09 08:24:11   5549s] Lumped Parasitic Loading Completed (total cpu=0:00:00.8, real=0:00:00.0, current mem=1635.496M)
[09/09 08:24:11   5549s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:13.5  Real Time: 0:00:13.0  MEM: 1635.496M)
[09/09 08:24:11   5549s] Starting delay calculation for Setup views
[09/09 08:24:11   5549s] Starting SI iteration 1 using Infinite Timing Windows
[09/09 08:24:11   5549s] #################################################################################
[09/09 08:24:11   5549s] # Design Stage: PostRoute
[09/09 08:24:11   5549s] # Design Name: croc_chip
[09/09 08:24:11   5549s] # Design Mode: 130nm
[09/09 08:24:11   5549s] # Analysis Mode: MMMC OCV 
[09/09 08:24:11   5549s] # Parasitics Mode: SPEF/RCDB
[09/09 08:24:11   5549s] # Signoff Settings: SI On 
[09/09 08:24:11   5549s] #################################################################################
[09/09 08:24:13   5550s] AAE_INFO: 1 threads acquired from CTE.
[09/09 08:24:13   5550s] Setting infinite Tws ...
[09/09 08:24:13   5550s] First Iteration Infinite Tw... 
[09/09 08:24:13   5550s] Calculate early delays in OCV mode...
[09/09 08:24:13   5550s] Calculate late delays in OCV mode...
[09/09 08:24:13   5550s] Topological Sorting (REAL = 0:00:00.0, MEM = 1640.2M, InitMEM = 1633.5M)
[09/09 08:24:13   5550s] Start delay calculation (fullDC) (1 T). (MEM=1640.22)
[09/09 08:24:13   5550s] *** Calculating scaling factor for sky130_wc libraries using the default operating condition of each library.
[09/09 08:24:13   5551s] LayerId::1 widthSet size::1
[09/09 08:24:13   5551s] LayerId::2 widthSet size::3
[09/09 08:24:13   5551s] LayerId::3 widthSet size::3
[09/09 08:24:13   5551s] LayerId::4 widthSet size::3
[09/09 08:24:13   5551s] LayerId::5 widthSet size::3
[09/09 08:24:13   5551s] LayerId::6 widthSet size::1
[09/09 08:24:13   5551s] LayerId::7 widthSet size::1
[09/09 08:24:13   5551s] Initializing multi-corner resistance tables ...
[09/09 08:24:13   5551s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.290319 ; uaWl: 1.000000 ; uaWlH: 0.462468 ; aWlH: 0.000000 ; Pmax: 0.894900 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/09 08:24:14   5551s] End AAE Lib Interpolated Model. (MEM=1657.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 08:24:14   5551s] Opening parasitic data file '/tmp/innovus_temp_1201089_ictc-eda-be-9-ldap-1_vantruong_Q5IRdu/croc_chip_1201089_gHF6d6.rcdb.d' for reading (mem: 1657.250M)
[09/09 08:24:14   5551s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1657.2M)
[09/09 08:24:15   5552s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 08:24:15   5552s] Type 'man IMPESI-3194' for more detail.
[09/09 08:24:15   5552s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 08:24:15   5552s] Type 'man IMPESI-3199' for more detail.
[09/09 08:24:15   5552s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/09 08:24:15   5552s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 08:24:15   5552s] Type 'man IMPESI-3194' for more detail.
[09/09 08:24:15   5552s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 08:24:15   5552s] Type 'man IMPESI-3199' for more detail.
[09/09 08:24:15   5552s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/09 08:24:15   5552s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 08:24:15   5552s] Type 'man IMPESI-3194' for more detail.
[09/09 08:24:15   5552s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 08:24:15   5552s] Type 'man IMPESI-3199' for more detail.
[09/09 08:24:15   5552s] **WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
[09/09 08:24:15   5552s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 08:24:15   5552s] Type 'man IMPESI-3194' for more detail.
[09/09 08:24:15   5552s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 08:24:15   5552s] Type 'man IMPESI-3199' for more detail.
[09/09 08:24:15   5552s] **WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
[09/09 08:24:15   5552s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 08:24:15   5552s] Type 'man IMPESI-3194' for more detail.
[09/09 08:24:15   5552s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 08:24:15   5552s] Type 'man IMPESI-3199' for more detail.
[09/09 08:24:15   5552s] **WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
[09/09 08:24:15   5552s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 08:24:15   5552s] Type 'man IMPESI-3194' for more detail.
[09/09 08:24:15   5552s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 08:24:15   5552s] Type 'man IMPESI-3199' for more detail.
[09/09 08:24:15   5552s] **WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
[09/09 08:24:15   5552s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 08:24:15   5552s] Type 'man IMPESI-3194' for more detail.
[09/09 08:24:15   5552s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 08:24:15   5552s] Type 'man IMPESI-3199' for more detail.
[09/09 08:24:15   5552s] **WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
[09/09 08:24:15   5552s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 08:24:15   5552s] Type 'man IMPESI-3194' for more detail.
[09/09 08:24:15   5552s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 08:24:15   5552s] Type 'man IMPESI-3199' for more detail.
[09/09 08:24:15   5552s] **WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
[09/09 08:24:15   5552s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 08:24:15   5552s] Type 'man IMPESI-3194' for more detail.
[09/09 08:24:15   5552s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 08:24:15   5552s] Type 'man IMPESI-3199' for more detail.
[09/09 08:24:15   5552s] **WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
[09/09 08:24:15   5552s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 08:24:15   5552s] Type 'man IMPESI-3194' for more detail.
[09/09 08:24:15   5552s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 08:24:15   5552s] Type 'man IMPESI-3199' for more detail.
[09/09 08:24:15   5552s] **WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
[09/09 08:24:15   5552s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 08:24:15   5552s] Type 'man IMPESI-3194' for more detail.
[09/09 08:24:15   5552s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 08:24:15   5552s] Type 'man IMPESI-3199' for more detail.
[09/09 08:24:15   5552s] **WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
[09/09 08:24:15   5552s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 08:24:15   5552s] Type 'man IMPESI-3194' for more detail.
[09/09 08:24:15   5552s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 08:24:15   5552s] Type 'man IMPESI-3199' for more detail.
[09/09 08:24:15   5552s] **WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
[09/09 08:24:15   5552s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 08:24:15   5552s] Type 'man IMPESI-3194' for more detail.
[09/09 08:24:15   5552s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 08:24:15   5552s] Type 'man IMPESI-3199' for more detail.
[09/09 08:24:15   5552s] **WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
[09/09 08:24:15   5552s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 08:24:15   5552s] Type 'man IMPESI-3194' for more detail.
[09/09 08:24:15   5552s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 08:24:15   5552s] Type 'man IMPESI-3199' for more detail.
[09/09 08:24:15   5552s] **WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
[09/09 08:24:15   5552s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 08:24:15   5552s] Type 'man IMPESI-3194' for more detail.
[09/09 08:24:15   5552s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 08:24:15   5552s] Type 'man IMPESI-3199' for more detail.
[09/09 08:24:15   5552s] **WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
[09/09 08:24:15   5552s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 08:24:15   5552s] Type 'man IMPESI-3194' for more detail.
[09/09 08:24:15   5552s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 08:24:15   5552s] Type 'man IMPESI-3199' for more detail.
[09/09 08:24:15   5552s] **WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
[09/09 08:24:15   5552s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 08:24:15   5552s] Type 'man IMPESI-3194' for more detail.
[09/09 08:24:15   5552s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 08:24:15   5552s] Type 'man IMPESI-3199' for more detail.
[09/09 08:24:15   5552s] **WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
[09/09 08:24:15   5552s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 08:24:15   5552s] Type 'man IMPESI-3194' for more detail.
[09/09 08:24:15   5552s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 08:24:15   5552s] Type 'man IMPESI-3199' for more detail.
[09/09 08:24:15   5552s] **WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
[09/09 08:24:15   5552s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 08:24:15   5552s] Type 'man IMPESI-3194' for more detail.
[09/09 08:24:15   5552s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 08:24:15   5552s] Type 'man IMPESI-3199' for more detail.
[09/09 08:24:15   5552s] **WARN: (IMPESI-3095):	Net: 'gpio9_io' has no receivers. SI analysis is not performed.
[09/09 08:24:15   5552s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 08:24:15   5552s] Type 'man IMPESI-3194' for more detail.
[09/09 08:24:15   5552s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 08:24:15   5552s] Type 'man IMPESI-3199' for more detail.
[09/09 08:24:15   5552s] **WARN: (IMPESI-3095):	Net: 'gpio9_io' has no receivers. SI analysis is not performed.
[09/09 08:24:30   5567s] Total number of fetched objects 49485
[09/09 08:24:30   5567s] AAE_INFO-618: Total number of nets in the design is 50810,  97.5 percent of the nets selected for SI analysis
[09/09 08:24:30   5567s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[09/09 08:24:30   5567s] End delay calculation. (MEM=1672.95 CPU=0:00:15.1 REAL=0:00:15.0)
[09/09 08:24:30   5567s] End delay calculation (fullDC). (MEM=1672.95 CPU=0:00:16.9 REAL=0:00:17.0)
[09/09 08:24:30   5567s] *** CDM Built up (cpu=0:00:18.5  real=0:00:19.0  mem= 1672.9M) ***
[09/09 08:24:33   5570s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1672.9M)
[09/09 08:24:33   5570s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/09 08:24:33   5570s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 1672.9M)
[09/09 08:24:33   5570s] Starting SI iteration 2
[09/09 08:24:33   5571s] Calculate early delays in OCV mode...
[09/09 08:24:33   5571s] Calculate late delays in OCV mode...
[09/09 08:24:34   5571s] Start delay calculation (fullDC) (1 T). (MEM=1639.06)
[09/09 08:24:34   5571s] End AAE Lib Interpolated Model. (MEM=1639.06 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 08:24:35   5572s] Glitch Analysis: View func_view_wc -- Total Number of Nets Skipped = 2. 
[09/09 08:24:35   5572s] Glitch Analysis: View func_view_wc -- Total Number of Nets Analyzed = 49485. 
[09/09 08:24:35   5572s] Total number of fetched objects 49485
[09/09 08:24:35   5572s] AAE_INFO-618: Total number of nets in the design is 50810,  1.4 percent of the nets selected for SI analysis
[09/09 08:24:35   5572s] End delay calculation. (MEM=1679.23 CPU=0:00:00.9 REAL=0:00:01.0)
[09/09 08:24:35   5572s] End delay calculation (fullDC). (MEM=1679.23 CPU=0:00:01.0 REAL=0:00:01.0)
[09/09 08:24:35   5572s] *** CDM Built up (cpu=0:00:01.1  real=0:00:02.0  mem= 1679.2M) ***
[09/09 08:24:36   5573s] *** Done Building Timing Graph (cpu=0:00:24.4 real=0:00:25.0 totSessionCpu=1:32:54 mem=1679.2M)
[09/09 08:24:36   5573s] All LLGs are deleted
[09/09 08:24:36   5573s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1641.2M
[09/09 08:24:36   5573s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1641.2M
[09/09 08:24:36   5573s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1641.2M
[09/09 08:24:36   5573s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1641.2M
[09/09 08:24:36   5573s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1673.2M
[09/09 08:24:36   5573s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.061, REAL:0.061, MEM:1673.2M
[09/09 08:24:36   5573s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.201, REAL:0.102, MEM:1673.2M
[09/09 08:24:36   5573s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.227, REAL:0.128, MEM:1673.2M
[09/09 08:24:36   5573s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1673.2M
[09/09 08:24:36   5573s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:1673.2M
[09/09 08:24:38   5575s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.726  |  0.082  |  1.590  | -2.726  |   N/A   |  6.810  |  0.325  |  0.864  |
|           TNS (ns):| -49.185 |  0.000  |  0.000  | -49.185 |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|   35    |    0    |    0    |   35    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.075   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.265%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir ./timingReports
[09/09 08:24:38   5575s] Total CPU time: 40.0 sec
[09/09 08:24:38   5575s] Total Real time: 40.0 sec
[09/09 08:24:38   5575s] Total Memory Usage: 1675.234375 Mbytes
[09/09 08:24:38   5575s] Info: pop threads available for lower-level modules during optimization.
[09/09 08:24:38   5575s] Reset AAE Options
[09/09 08:24:38   5575s] 
[09/09 08:24:38   5575s] =============================================================================================
[09/09 08:24:38   5575s]  Final TAT Report for timeDesign
[09/09 08:24:38   5575s] =============================================================================================
[09/09 08:24:38   5575s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 08:24:38   5575s] ---------------------------------------------------------------------------------------------
[09/09 08:24:38   5575s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 08:24:38   5575s] [ ExtractRC              ]      1   0:00:13.0  (  33.0 % )     0:00:13.0 /  0:00:13.7    1.1
[09/09 08:24:38   5575s] [ TimingUpdate           ]      2   0:00:01.3  (   3.4 % )     0:00:24.6 /  0:00:24.4    1.0
[09/09 08:24:38   5575s] [ FullDelayCalc          ]      1   0:00:23.2  (  59.1 % )     0:00:23.2 /  0:00:23.1    1.0
[09/09 08:24:38   5575s] [ OptSummaryReport       ]      1   0:00:00.2  (   0.6 % )     0:00:01.7 /  0:00:01.8    1.1
[09/09 08:24:38   5575s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.4 /  0:00:00.4    1.0
[09/09 08:24:38   5575s] [ DrvReport              ]      1   0:00:00.1  (   0.2 % )     0:00:00.9 /  0:00:00.9    1.0
[09/09 08:24:38   5575s] [ GenerateReports        ]      1   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[09/09 08:24:38   5575s] [ ReportLenViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 08:24:38   5575s] [ ReportGlitchViolation  ]      1   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.0
[09/09 08:24:38   5575s] [ GenerateDrvReportData  ]      1   0:00:00.7  (   1.8 % )     0:00:00.7 /  0:00:00.7    1.0
[09/09 08:24:38   5575s] [ ReportAnalysisSummary  ]      2   0:00:00.4  (   0.9 % )     0:00:00.4 /  0:00:00.4    1.0
[09/09 08:24:38   5575s] [ MISC                   ]          0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.0    0.6
[09/09 08:24:38   5575s] ---------------------------------------------------------------------------------------------
[09/09 08:24:38   5575s]  timeDesign TOTAL                   0:00:39.3  ( 100.0 % )     0:00:39.3 /  0:00:39.9    1.0
[09/09 08:24:38   5575s] ---------------------------------------------------------------------------------------------
[09/09 08:24:38   5575s] 
[09/09 08:27:22   5592s] <CMD> saveDesign 05timingclean
[09/09 08:27:22   5592s] The in-memory database contained RC information but was not saved. To save 
[09/09 08:27:22   5592s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[09/09 08:27:22   5592s] so it should only be saved when it is really desired.
[09/09 08:27:22   5592s] #% Begin save design ... (date=09/09 08:27:22, mem=1589.1M)
[09/09 08:27:22   5592s] % Begin Save ccopt configuration ... (date=09/09 08:27:22, mem=1592.4M)
[09/09 08:27:22   5592s] % End Save ccopt configuration ... (date=09/09 08:27:22, total cpu=0:00:00.2, real=0:00:00.0, peak res=1593.3M, current mem=1593.3M)
[09/09 08:27:22   5592s] % Begin Save netlist data ... (date=09/09 08:27:22, mem=1593.3M)
[09/09 08:27:22   5592s] Writing Binary DB to 05timingclean.dat/croc_chip.v.bin in single-threaded mode...
[09/09 08:27:23   5593s] % End Save netlist data ... (date=09/09 08:27:23, total cpu=0:00:00.2, real=0:00:01.0, peak res=1593.7M, current mem=1593.7M)
[09/09 08:27:23   5593s] Saving symbol-table file ...
[09/09 08:27:23   5593s] Saving congestion map file 05timingclean.dat/croc_chip.route.congmap.gz ...
[09/09 08:27:23   5593s] % Begin Save AAE data ... (date=09/09 08:27:23, mem=1594.6M)
[09/09 08:27:23   5593s] Saving AAE Data ...
[09/09 08:27:23   5593s] % End Save AAE data ... (date=09/09 08:27:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=1594.6M, current mem=1594.6M)
[09/09 08:27:23   5593s] Saving /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/scheduling_file.cts in 05timingclean.dat/scheduling_file.cts
[09/09 08:27:23   5593s] Saving preference file 05timingclean.dat/gui.pref.tcl ...
[09/09 08:27:23   5593s] Saving mode setting ...
[09/09 08:27:23   5593s] Saving global file ...
[09/09 08:27:23   5593s] % Begin Save floorplan data ... (date=09/09 08:27:23, mem=1595.3M)
[09/09 08:27:23   5593s] Saving floorplan file ...
[09/09 08:27:24   5593s] % End Save floorplan data ... (date=09/09 08:27:24, total cpu=0:00:00.3, real=0:00:01.0, peak res=1595.9M, current mem=1595.9M)
[09/09 08:27:24   5593s] Saving PG file 05timingclean.dat/croc_chip.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Tue Sep  9 08:27:24 2025)
[09/09 08:27:24   5593s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1676.8M) ***
[09/09 08:27:24   5593s] Saving Drc markers ...
[09/09 08:27:24   5593s] ... 4271 markers are saved ...
[09/09 08:27:24   5593s] ... 4046 geometry drc markers are saved ...
[09/09 08:27:24   5593s] ... 19 antenna drc markers are saved ...
[09/09 08:27:24   5593s] % Begin Save placement data ... (date=09/09 08:27:24, mem=1595.8M)
[09/09 08:27:24   5593s] ** Saving stdCellPlacement_binary (version# 2) ...
[09/09 08:27:24   5593s] Save Adaptive View Pruning View Names to Binary file
[09/09 08:27:24   5593s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1679.8M) ***
[09/09 08:27:24   5593s] % End Save placement data ... (date=09/09 08:27:24, total cpu=0:00:00.1, real=0:00:00.0, peak res=1596.1M, current mem=1596.1M)
[09/09 08:27:24   5593s] % Begin Save routing data ... (date=09/09 08:27:24, mem=1596.1M)
[09/09 08:27:24   5593s] Saving route file ...
[09/09 08:27:25   5594s] *** Completed saveRoute (cpu=0:00:00.6 real=0:00:01.0 mem=1676.8M) ***
[09/09 08:27:25   5594s] % End Save routing data ... (date=09/09 08:27:25, total cpu=0:00:00.6, real=0:00:01.0, peak res=1596.7M, current mem=1596.7M)
[09/09 08:27:25   5594s] Saving property file 05timingclean.dat/croc_chip.prop
[09/09 08:27:25   5594s] *** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=1679.8M) ***
[09/09 08:27:25   5594s] #Saving pin access data to file 05timingclean.dat/croc_chip.apa ...
[09/09 08:27:26   5595s] #
[09/09 08:27:26   5595s] % Begin Save power constraints data ... (date=09/09 08:27:26, mem=1597.1M)
[09/09 08:27:26   5595s] % End Save power constraints data ... (date=09/09 08:27:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1597.4M, current mem=1597.4M)
[09/09 08:27:32   5600s] Generated self-contained design 05timingclean.dat
[09/09 08:27:32   5600s] #% End save design ... (date=09/09 08:27:32, total cpu=0:00:07.9, real=0:00:10.0, peak res=1599.9M, current mem=1599.9M)
[09/09 08:27:32   5600s] *** Message Summary: 0 warning(s), 0 error(s)
[09/09 08:27:32   5600s] 
[09/09 12:36:20   7111s] <CMD> win
[09/09 12:36:24   7111s] <CMD> setLayerPreference violation -isVisible 0
[09/09 12:36:25   7111s] <CMD> zoomBox 576.05000 253.90900 1644.40900 1277.01500
[09/09 12:36:26   7112s] <CMD> zoomBox 1078.07800 508.63200 1552.11600 962.59100
[09/09 12:36:27   7112s] <CMD> zoomBox 1285.88700 644.25000 1533.33800 881.22000
[09/09 12:36:28   7112s] <CMD> zoomBox 1394.36400 715.04300 1523.53500 838.74300
[09/09 12:36:28   7112s] <CMD> zoomBox 1445.95300 754.64300 1503.26800 809.53000
[09/09 12:36:30   7112s] <CMD> zoomBox 1460.48100 765.95200 1495.68100 799.66100
[09/09 12:36:31   7112s] <CMD> zoomBox 1439.64700 750.03300 1507.07700 814.60700
[09/09 12:36:31   7112s] <CMD> zoomBox 1368.99700 696.34800 1547.78900 867.56700
[09/09 12:36:31   7113s] <CMD> zoomBox 1185.62800 557.51000 1659.69000 1011.49200
[09/09 12:36:32   7113s] <CMD> zoomBox 709.52200 191.13600 1966.48700 1394.85900
[09/09 12:36:32   7113s] <CMD> zoomBox 231.55600 -178.30900 2278.31600 1781.75600
[09/09 12:36:34   7113s] <CMD> zoomBox 423.40300 376.84900 1526.68800 1433.40200
[09/09 12:36:35   7114s] <CMD> zoomBox 768.89100 695.76100 1184.99500 1094.24000
[09/09 12:36:35   7114s] <CMD> zoomBox 884.84200 802.76000 1069.47000 979.56800
[09/09 12:36:35   7114s] <CMD> zoomBox 942.44500 855.91600 1012.07800 922.60000
[09/09 12:36:36   7114s] <CMD> zoomBox 964.16900 875.96200 990.43300 901.11400
[09/09 12:36:36   7114s] <CMD> zoomBox 972.36200 883.52200 982.26900 893.00900
[09/09 12:36:38   7114s] <CMD> zoomBox 964.16600 875.95700 990.43600 901.11400
[09/09 12:36:38   7114s] <CMD> zoomBox 952.11500 864.83800 1002.44100 913.03200
[09/09 12:36:41   7115s] <CMD> setLayerPreference node_layer -isVisible 0
[09/09 12:36:43   7115s] <CMD> setLayerPreference TopVia1 -isVisible 1
[09/09 12:36:46   7116s] <CMD> setLayerPreference Metal5 -isVisible 1
[09/09 12:36:47   7116s] <CMD> zoomBox 648.87500 412.26300 1445.99900 1175.62300
[09/09 12:36:48   7116s] <CMD> zoomBox 872.01400 601.01800 1288.11800 999.49700
[09/09 12:36:48   7116s] <CMD> zoomBox 1007.57500 727.62600 1192.20300 904.43400
[09/09 12:36:49   7116s] <CMD> zoomBox 1065.26500 784.56100 1147.18600 863.01200
[09/09 12:36:49   7116s] <CMD> zoomBox 1072.16700 791.37200 1141.80000 858.05600
[09/09 12:36:51   7117s] <CMD> zoomBox 1047.59000 767.11800 1160.97800 875.70300
[09/09 12:36:52   7117s] <CMD> zoomBox 1023.12800 742.97600 1180.06600 893.26700
[09/09 12:36:52   7117s] <CMD> zoomBox 1007.57100 727.62400 1192.20500 904.43700
[09/09 12:36:53   7117s] <CMD> zoomBox 877.54700 599.30600 1293.66500 997.79800
[09/09 12:36:53   7117s] <CMD> zoomBox 836.30000 558.60000 1325.85100 1027.41500
[09/09 12:36:54   7117s] <CMD> zoomBox 584.50400 310.10700 1522.33300 1208.21200
[09/09 12:36:54   7117s] <CMD> zoomBox 253.51400 -16.54200 1780.61200 1445.87200
[09/09 12:36:55   7118s] <CMD> zoomBox -75.93900 -341.67500 2037.69300 1682.42900
[09/09 12:36:55   7118s] <CMD> zoomBox 199.43000 218.36400 1302.75900 1274.95900
[09/09 12:36:56   7118s] <CMD> zoomBox 343.17300 510.70700 919.11900 1062.25700
[09/09 12:36:56   7118s] <CMD> zoomBox 430.50000 688.31100 686.05000 933.03700
[09/09 12:36:57   7118s] <CMD> zoomBox 457.37500 742.97300 614.31600 893.26600
[09/09 12:36:57   7118s] <CMD> zoomBox 469.24400 767.11300 582.63500 875.70100
[09/09 12:37:00   7119s] <CMD> zoomBox 348.98100 529.41200 1452.26600 1585.96500
[09/09 12:37:00   7119s] <CMD> zoomBox 615.30800 853.79300 1191.23000 1405.32100
[09/09 12:37:01   7119s] <CMD> zoomBox 828.23600 1014.50300 1128.87200 1302.40500
[09/09 12:37:01   7119s] <CMD> zoomBox 863.11600 1040.82900 1118.65700 1285.54600
[09/09 12:37:03   7120s] <CMD> zoomBox 938.84200 1098.21300 1095.77600 1248.50000
[09/09 12:37:03   7120s] <CMD> zoomBox 996.44700 1141.86600 1078.36900 1220.31800
[09/09 12:37:07   7120s] <CMD> zoomBox 415.96100 267.07700 1519.24600 1323.63000
[09/09 12:37:07   7121s] <CMD> zoomBox 630.21600 347.18600 1427.34100 1110.54700
[09/09 12:37:09   7121s] <CMD> zoomBox 934.86400 433.60700 1350.97000 832.08800
[09/09 12:37:12   7121s] <CMD> setLayerPreference Metal5 -isVisible 0
[09/09 12:37:13   7121s] <CMD> setLayerPreference TopVia1 -isVisible 0
[09/09 12:37:14   7122s] <CMD> setLayerPreference Via3 -isVisible 1
[09/09 12:37:16   7122s] <CMD> setLayerPreference Metal4 -isVisible 1
[09/09 12:37:18   7122s] <CMD> setLayerPreference Via3 -isVisible 0
[09/09 12:37:19   7122s] <CMD> zoomBox 740.81800 363.78900 1418.37900 1012.65000
[09/09 12:37:19   7122s] <CMD> zoomBox 289.48800 188.67800 1587.48400 1431.69400
[09/09 12:37:19   7123s] <CMD> zoomBox 122.86200 119.07500 1649.91600 1581.44700
[09/09 12:37:20   7123s] <CMD> zoomBox -73.16900 37.18800 1723.36600 1757.62700
[09/09 12:37:22   7123s] <CMD> setLayerPreference Metal3 -isVisible 1
[09/09 12:37:25   7124s] <CMD> setLayerPreference Metal2 -isVisible 1
[09/09 12:37:27   7124s] <CMD> setLayerPreference Metal1 -isVisible 1
[09/09 12:37:30   7125s] <CMD> zoomBox 568.22100 182.73000 1671.51900 1239.29500
[09/09 12:37:30   7125s] <CMD> zoomBox 1023.71800 290.53400 1599.64800 842.06900
[09/09 12:37:31   7125s] <CMD> setLayerPreference node_layer -isVisible 1
[09/09 12:37:32   7125s] <CMD> setLayerPreference Metal1 -isVisible 0
[09/09 12:37:33   7125s] <CMD> setLayerPreference node_layer -isVisible 1
[09/09 12:37:34   7126s] <CMD> setLayerPreference node_layer -isVisible 0
[09/09 12:37:35   7126s] <CMD> setLayerPreference Cont -isVisible 1
[09/09 12:37:37   7126s] <CMD> setLayerPreference Metal1 -isVisible 1
[09/09 12:37:38   7126s] <CMD> zoomBox 759.86300 129.25400 1697.67000 1027.33800
[09/09 12:37:38   7126s] <CMD> zoomBox 343.69000 -134.56400 1870.75300 1327.81700
[09/09 12:37:39   7126s] <CMD> zoomBox 61.07000 -426.37900 2174.65300 1597.67800
[09/09 12:37:39   7127s] <CMD> zoomBox 197.16800 -59.13000 1724.23200 1403.25200
[09/09 12:37:40   7127s] <CMD> zoomBox 397.04700 472.78300 1074.61500 1121.65100
[09/09 12:37:40   7127s] <CMD> zoomBox 493.67100 671.40100 847.36700 1010.11500
[09/09 12:37:40   7127s] <CMD> zoomBox 575.92600 783.00400 732.86300 933.29400
[09/09 12:37:41   7127s] <CMD> zoomBox 587.76100 795.31600 721.15800 923.06300
[09/09 12:37:41   7127s] <CMD> zoomBox 597.82100 805.74500 711.20900 914.33000
[09/09 12:37:41   7127s] <CMD> zoomBox 606.40300 814.60900 702.78300 906.90700
[09/09 12:37:41   7127s] <CMD> zoomBox 613.69800 822.14400 695.62100 900.59700
[09/09 12:37:42   7127s] <CMD> zoomBox 637.03000 845.64400 673.38000 880.45400
[09/09 12:37:43   7128s] <CMD> zoomBox 639.83200 848.45600 670.72900 878.04400
[09/09 12:37:43   7128s] <CMD> zoomBox 647.41900 856.07000 663.54900 871.51700
[09/09 12:37:44   7128s] <CMD> zoomBox 652.02800 860.69600 659.18600 867.55100
[09/09 12:37:45   7128s] <CMD> zoomBox 647.41700 856.06900 663.54900 871.51800
[09/09 12:37:45   7128s] <CMD> zoomBox 637.02400 845.63900 673.38300 880.45800
[09/09 12:37:45   7128s] <CMD> zoomBox 633.72700 842.36600 676.50200 883.32900
[09/09 12:37:46   7128s] <CMD> zoomBox 625.28500 833.98400 684.49000 890.68100
[09/09 12:37:46   7128s] <CMD> zoomBox 597.42900 806.32700 710.84900 914.94300
[09/09 12:37:47   7128s] <CMD> zoomBox 544.06400 753.72700 761.34400 961.80400
[09/09 12:37:47   7128s] <CMD> zoomBox 441.83400 652.96300 858.07600 1051.57400
[09/09 12:37:49   7128s] <CMD> zoomBox 307.45200 520.98900 985.23300 1170.06100
[09/09 12:37:51   7129s] <CMD> setLayerPreference Metal2 -isVisible 1
[09/09 12:37:52   7129s] <CMD> zoomBox 488.23300 640.91200 842.04000 979.73300
[09/09 12:37:52   7129s] <CMD> zoomBox 596.97100 713.40500 753.95900 863.74300
[09/09 12:37:53   7129s] <CMD> zoomBox 638.29100 741.04200 720.24100 819.52100
[09/09 12:37:53   7129s] <CMD> zoomBox 663.39300 757.83300 699.75600 792.65600
[09/09 12:37:56   7130s] <CMD> setLayerPreference TopVia1 -isVisible 1
[09/09 12:37:57   7130s] <CMD> setLayerPreference TopVia1 -isVisible 0
[09/09 22:06:32  10555s] <CMD> win
[09/09 22:06:36  10556s] <CMD> fit
[09/09 22:06:37  10556s] <CMD> zoomBox -288.29300 117.46900 2354.05900 1174.02200
[09/09 22:06:37  10556s] <CMD> zoomBox -78.63000 156.43500 2167.36900 1054.50500
[09/09 22:06:38  10556s] <CMD> zoomBox 582.29600 279.27000 1578.85900 677.74900
[09/09 22:06:38  10557s] <CMD> zoomBox 728.58300 306.45800 1448.60000 594.35900
[09/09 22:06:38  10557s] <CMD> zoomBox 832.07600 326.68700 1352.28900 534.69600
[09/09 22:06:38  10557s] <CMD> zoomBox 906.85000 341.30200 1282.70500 491.58900
[09/09 22:06:39  10557s] <CMD> zoomBox 784.52100 317.39100 1396.54100 562.10900
[09/09 22:06:41  10557s] <CMD> setLayerPreference node_layer -isVisible 1
[09/09 22:06:42  10557s] <CMD> setLayerPreference node_layer -isVisible 0
[09/09 22:06:43  10557s] <CMD> zoomBox 568.68200 278.40700 1565.25600 676.89000
[09/09 22:06:44  10558s] <CMD> zoomBox 226.59800 212.25100 1849.35200 861.11400
[09/09 22:06:45  10558s] <CMD> zoomBox 355.77800 310.37500 1528.21800 779.17900
[09/09 22:06:46  10558s] <CMD> zoomBox 456.03200 320.18100 1452.60800 718.66500
[09/09 22:06:46  10558s] <CMD> zoomBox 541.24800 328.51600 1388.33900 667.22800
[09/09 22:06:48  10558s] <CMD> zoomBox 611.16600 338.58400 1331.19300 626.48900
[09/09 22:06:50  10558s] <CMD> zoomBox 541.24800 328.51600 1388.33900 667.22800
[09/09 22:06:51  10559s] <CMD> zoomBox 221.81500 285.56000 1601.16300 837.09700
[09/09 22:06:52  10559s] <CMD> zoomBox 408.07100 304.23100 1580.51900 773.03800
[09/09 22:06:53  10559s] <CMD> zoomBox 563.03500 320.36000 1559.61600 718.84600
[09/09 22:32:40  10719s] <CMD> win
[09/09 22:32:41  10719s] <CMD> zoomBox 434.97700 247.08600 1814.32800 798.62400
[09/09 22:32:42  10719s] <CMD> zoomBox 353.36300 201.18900 1976.12800 850.05700
[09/09 22:32:42  10719s] <CMD> zoomBox 425.05600 303.27700 1597.50500 772.08500
[09/09 22:32:42  10719s] <CMD> zoomBox 452.79600 343.40500 1449.37900 741.89200
[09/09 22:32:43  10719s] <CMD> zoomBox 533.73800 471.93600 975.92800 648.74700
[09/09 22:32:44  10719s] <CMD> zoomBox 544.00600 486.68100 919.86700 636.97000
[09/09 22:32:44  10719s] <CMD> fit
[09/09 22:32:45  10719s] <CMD> zoomBox -1610.79600 -92.00100 3451.11600 1932.02100
[09/09 22:32:45  10719s] <CMD> zoomBox -1242.01600 45.03800 3060.61000 1765.45700
[09/09 22:32:46  10720s] <CMD> zoomBox -435.63200 344.69100 2206.72000 1401.24400
[09/09 22:32:46  10720s] <CMD> zoomBox -243.12700 416.22600 2002.87400 1314.29700
[09/09 22:32:46  10720s] <CMD> zoomBox 59.58700 528.71500 1682.32500 1177.57200
[09/09 22:36:11  10741s] <CMD> setMultiCpuUsage -localCpu 8
[09/09 22:36:11  10741s] <CMD> setPreference ConstraintUserXGrid 0.1
[09/09 22:36:11  10741s] <CMD> setPreference ConstraintUserXOffset 0.1
[09/09 22:36:11  10741s] <CMD> setPreference ConstraintUserYGrid 0.1
[09/09 22:36:11  10741s] <CMD> setPreference ConstraintUserYOffset 0.1
[09/09 22:36:11  10741s] <CMD> setPreference SnapAllCorners 1
[09/09 22:36:11  10741s] <CMD> setAnalysisMode -analysisType onchipvariation
[09/09 22:36:11  10741s] <CMD> all_constraint_modes -active
[09/09 22:36:11  10741s] <CMD> set_interactive_constraint_modes [all_constraint_modes -active]
[09/09 22:36:11  10741s] <CMD> set_propagated_clock [all_clocks]
[09/09 22:36:11  10741s] <CMD> current_design
[09/09 22:36:11  10741s] <CMD> set_max_fanout 32 [current_design]
[09/09 22:36:11  10741s] <CMD> current_design
[09/09 22:36:11  10741s] <CMD> set_max_transition 0.5 [current_design] 
[09/09 22:36:11  10741s] <CMD> setExtractRCMode -layerIndependent 1
[09/09 22:36:11  10741s] Closing parasitic data file '/tmp/innovus_temp_1201089_ictc-eda-be-9-ldap-1_vantruong_Q5IRdu/croc_chip_1201089_gHF6d6.rcdb.d': 44624 access done (mem: 1764.297M)
[09/09 22:36:11  10741s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[09/09 22:36:11  10741s] Type 'man IMPEXT-3493' for more detail.
[09/09 22:36:11  10741s] <CMD> setExtractRCMode -defViaCap true
[09/09 22:36:11  10741s] <CMD> setDesignMode -reset -congEffort
[09/09 22:36:11  10741s] -congEffort auto
[09/09 22:36:11  10741s] <CMD> setDesignMode -flowEffort standard -process 130
[09/09 22:36:11  10741s] ##  Process: 130           (User Set)               
[09/09 22:36:11  10741s] ##     Node: (not set)                           
[09/09 22:36:11  10741s] 
##  Check design process and node:  
##  Design tech node is not set.

[09/09 22:36:11  10741s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[09/09 22:36:11  10741s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[09/09 22:36:11  10741s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[09/09 22:36:11  10741s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[09/09 22:36:11  10741s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[09/09 22:36:11  10741s] <CMD> setDesignMode -topRoutingLayer Metal5
[09/09 22:36:11  10741s] <CMD> setDesignMode -bottomRoutingLayer Metal2
[09/09 22:36:11  10741s] <CMD> setDesignMode -congEffort high
[09/09 22:36:11  10741s] <CMD> setPlaceMode -place_opt_post_place_tcl /ictc/student_data/vantruong/final_pj/fn_prj_here/data/scripts/common/place_opt_post_place.tcl
[09/09 22:36:11  10741s] <CMD> set_table_style -no_frame_fix_width
[09/09 22:36:11  10741s] <CMD> set_global timing_report_enable_auto_column_width true
[09/09 22:36:11  10741s] <CMD> set_global report_timing_format {hpin cell fanout load slew delay arrival pin_location}
[09/09 22:36:11  10741s] <CMD> reset_path_group -all
[09/09 22:36:11  10741s] Multithreaded Timing Analysis is initialized with 8 threads
[09/09 22:36:11  10741s] 
[09/09 22:36:11  10741s] <CMD> group_path -name reg2reg -from [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"] -to [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"]
[09/09 22:36:11  10741s] <CMD> group_path -name reg2icg -from [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"] -to [filter_collection [all_registers] "is_integrated_clock_gating_cell == true"]
[09/09 22:36:11  10741s] <CMD> group_path -name reg2mem -from [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"] -to [filter_collection [all_registers -macros] "is_memory_cell == true"]
[09/09 22:36:11  10741s] <CMD> group_path -name mem2reg -from [filter_collection [all_registers -macros] "is_memory_cell == true"] -to  [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"]
[09/09 22:36:11  10741s] <CMD> group_path -name reg2out -from [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"] -to [all_outputs]
[09/09 22:36:11  10741s] <CMD> group_path -name in2reg  -from [all_inputs -no_clocks] -to [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"]
[09/09 22:36:11  10741s] <CMD> group_path -name in2icg  -from [all_inputs -no_clocks] -to [filter_collection [all_registers] "is_integrated_clock_gating_cell == true"]
[09/09 22:36:11  10741s] <CMD> group_path -name in2out  -from [all_inputs -no_clocks] -to [all_outputs]
[09/09 22:36:11  10741s] <CMD> setPathGroupOptions reg2reg -effortLevel high
[09/09 22:36:11  10741s] Effort level <high> specified for reg2reg path_group
[09/09 22:36:11  10741s] <CMD> setPathGroupOptions reg2icg -effortLevel high
[09/09 22:36:11  10741s] **WARN: (IMPOPT-3602):	The specified path group name reg2icg is not defined.
[09/09 22:36:11  10741s] Type 'man IMPOPT-3602' for more detail.
[09/09 22:36:11  10741s] Effort level <high> specified for reg2icg path_group
[09/09 22:36:11  10741s] <CMD> setPathGroupOptions reg2mem -effortLevel high
[09/09 22:36:11  10741s] Effort level <high> specified for reg2mem path_group
[09/09 22:36:11  10741s] <CMD> setPathGroupOptions mem2reg -effortLevel high
[09/09 22:36:11  10741s] Effort level <high> specified for mem2reg path_group
[09/09 22:36:11  10741s] <CMD> setPathGroupOptions reg2out -effortLevel low
[09/09 22:36:11  10741s] Effort level <low> specified for reg2out path_group
[09/09 22:36:11  10741s] <CMD> setPathGroupOptions in2reg -effortLevel low
[09/09 22:36:11  10741s] Effort level <low> specified for in2reg path_group
[09/09 22:36:11  10741s] <CMD> setPathGroupOptions in2icg -effortLevel low
[09/09 22:36:11  10741s] **WARN: (IMPOPT-3602):	The specified path group name in2icg is not defined.
[09/09 22:36:11  10741s] Type 'man IMPOPT-3602' for more detail.
[09/09 22:36:11  10741s] Effort level <low> specified for in2icg path_group
[09/09 22:36:11  10741s] <CMD> setPathGroupOptions in2out -effortLevel low
[09/09 22:36:11  10741s] Effort level <low> specified for in2out path_group
[09/09 22:36:11  10741s] <CMD> reportPathGroupOptions
[09/09 22:36:11  10741s]  ------------------------------------------------------------------------------------------------------------------------
[09/09 22:36:11  10741s] | Path Group |  Effort | Adjustment (early/late) | Target Slack | weight | SkewingSlackCons |           view             |
[09/09 22:36:11  10741s]  ------------------------------------------------------------------------------------------------------------------------
[09/09 22:36:11  10741s] | reg2reg    |   high  |          0 /        0   |          0   |    0   |                  |                            |
[09/09 22:36:11  10741s] | in2reg     |    low  |          0 /        0   |          0   |    0   |                  |                            |
[09/09 22:36:11  10741s] | reg2out    |    low  |          0 /        0   |          0   |    0   |                  |                            |
[09/09 22:36:11  10741s] | in2out     |    low  |          0 /        0   |          0   |    0   |                  |                            |
[09/09 22:36:11  10741s] | mem2reg    |   high  |          0 /        0   |          0   |    0   |                  |                            |
[09/09 22:36:11  10741s] | reg2mem    |   high  |          0 /        0   |          0   |    0   |                  |                            |
[09/09 22:36:11  10741s]  ------------------------------------------------------------------------------------------------------------------------
[09/09 22:36:12  10742s] **WARN: (IMPOPT-6115):	ECO batch mode has been activated, and '(batch mode)' has been added to the prompt as a reminder of that situation. Specify 'setEcoMode -batchMode  false' after all ECOs are over.
[09/09 22:36:12  10742s] Type 'man IMPOPT-6115' for more detail.
[09/09 22:36:12  10742s] #################################################################################
[09/09 22:36:12  10742s] # Design Stage: PostRoute
[09/09 22:36:12  10742s] # Design Name: croc_chip
[09/09 22:36:12  10742s] # Design Mode: 130nm
[09/09 22:36:12  10742s] # Analysis Mode: MMMC OCV 
[09/09 22:36:12  10742s] # Parasitics Mode: No SPEF/RCDB
[09/09 22:36:12  10742s] # Signoff Settings: SI On 
[09/09 22:36:12  10742s] #################################################################################
[09/09 22:36:12  10742s] **Info: Trial Route has Max Route Layer 15/7.
[09/09 22:36:12  10742s] **Info: Trial Route has Max Route Layer 15/7.
[09/09 22:36:12  10742s] **Info: Trial Route has Max Route Layer 15/7.
[09/09 22:36:12  10742s] **Info: Trial Route has Max Route Layer 15/7.
[09/09 22:36:12  10742s] **Info: Trial Route has Max Route Layer 15/7.
[09/09 22:36:12  10742s] **Info: Trial Route has Max Route Layer 15/7.
[09/09 22:36:12  10742s] **Info: Trial Route has Max Route Layer 15/7.
[09/09 22:36:12  10742s] **Info: Trial Route has Max Route Layer 15/7.
[09/09 22:36:12  10742s] **Info: Trial Route has Max Route Layer 15/7.
[09/09 22:36:12  10742s] **Info: Trial Route has Max Route Layer 15/7.
[09/09 22:36:12  10742s] **Info: Trial Route has Max Route Layer 15/7.
[09/09 22:36:12  10742s] #################################################################################
[09/09 22:36:12  10742s] # Design Stage: PostRoute
[09/09 22:36:12  10742s] # Design Name: croc_chip
[09/09 22:36:12  10742s] # Design Mode: 130nm
[09/09 22:36:12  10742s] # Analysis Mode: MMMC OCV 
[09/09 22:36:12  10742s] # Parasitics Mode: No SPEF/RCDB
[09/09 22:36:12  10742s] # Signoff Settings: SI On 
[09/09 22:36:12  10742s] #################################################################################
[09/09 22:36:12  10742s] Add inst i_croc_soc/i_croc/i_timer/clockman_RO571XYP (sg13g2_buf_1) to drive load i_croc_soc/i_croc/i_timer/_1546_/B 
[09/09 22:36:12  10742s] Add inst i_croc_soc/i_croc/i_timer/backintime_RO812VXY (sg13g2_buf_1) to drive load i_croc_soc/i_croc/i_timer/_1546_/B 
[09/09 22:36:12  10742s] **WARN: (IMPOPT-6115):	ECO batch mode has been activated, and '(batch mode)' has been added to the prompt as a reminder of that situation. Specify 'setEcoMode -batchMode  false' after all ECOs are over.
[09/09 22:36:12  10742s] Type 'man IMPOPT-6115' for more detail.
[09/09 22:36:12  10742s] Add inst i_croc_soc/i_croc/i_timer/clockman_RO581XYP (sg13g2_buf_1) to drive load i_croc_soc/i_croc/i_timer/_1546_/B 
[09/09 22:36:12  10742s] Add inst i_croc_soc/i_croc/i_timer/backintime_RO842VXY (sg13g2_buf_1) to drive load i_croc_soc/i_croc/i_timer/_1546_/B 
[09/09 22:36:12  10742s] <CMD> setNanoRouteMode -reset
[09/09 22:36:12  10742s] -routeAntennaCellName ""
[09/09 22:36:12  10742s] -routeInsertAntennaDiode false
[09/09 22:36:12  10742s] -routeWithSiDriven false
[09/09 22:36:12  10742s] -routeWithTimingDriven false
[09/09 22:36:12  10742s] <CMD> setDesignMode -topRoutingLayer Metal5
[09/09 22:36:12  10742s] <CMD> setNanoRouteMode -dbProcessNode 130
[09/09 22:36:12  10742s] <CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 1
[09/09 22:36:12  10742s] <CMD> setNanoRouteMode -quiet -routeAntennaCellName sky130_fd_sc_hd__diode_2
[09/09 22:36:13  10742s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[09/09 22:36:13  10742s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[09/09 22:36:13  10742s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
[09/09 22:36:13  10742s] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
[09/09 22:36:13  10742s] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[09/09 22:36:13  10742s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/09 22:36:13  10742s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[09/09 22:36:13  10742s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[09/09 22:36:13  10742s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[09/09 22:36:13  10742s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[09/09 22:36:13  10742s] <CMD> setNanoRouteMode -routeExpAdvancedPinAccess 2
[09/09 22:36:13  10742s] <CMD> setNanoRouteMode -drouteUseMultiCutViaEffort default
[09/09 22:36:13  10742s] <CMD> setOptMode -addInstancePrefix ictc_postRoute_setup_
[09/09 22:36:13  10742s] <CMD> optDesign -postRoute
[09/09 22:36:13  10742s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1608.3M, totSessionCpu=2:59:03 **
[09/09 22:36:13  10742s] **INFO: User settings:
[09/09 22:36:13  10742s] setNanoRouteMode -dbProcessNode                 130
[09/09 22:36:13  10742s] setNanoRouteMode -routeAntennaCellName          sky130_fd_sc_hd__diode_2
[09/09 22:36:13  10742s] setNanoRouteMode -routeExpAdvancedPinAccess     2
[09/09 22:36:13  10742s] setNanoRouteMode -routeInsertAntennaDiode       true
[09/09 22:36:13  10742s] setNanoRouteMode -routeWithSiDriven             true
[09/09 22:36:13  10742s] setNanoRouteMode -routeWithSiPostRouteFix       false
[09/09 22:36:13  10742s] setNanoRouteMode -routeWithTimingDriven         true
[09/09 22:36:13  10742s] setNanoRouteMode -timingEngine                  {}
[09/09 22:36:13  10742s] setDesignMode -bottomRoutingLayer               Metal2
[09/09 22:36:13  10742s] setDesignMode -congEffort                       high
[09/09 22:36:13  10742s] setDesignMode -flowEffort                       standard
[09/09 22:36:13  10742s] setDesignMode -process                          130
[09/09 22:36:13  10742s] setDesignMode -topRoutingLayer                  Metal5
[09/09 22:36:13  10742s] setExtractRCMode -basic                         true
[09/09 22:36:13  10742s] setExtractRCMode -coupled                       true
[09/09 22:36:13  10742s] setExtractRCMode -coupling_c_th                 0.4
[09/09 22:36:13  10742s] setExtractRCMode -defViaCap                     true
[09/09 22:36:13  10742s] setExtractRCMode -engine                        postRoute
[09/09 22:36:13  10742s] setExtractRCMode -extended                      false
[09/09 22:36:13  10742s] setExtractRCMode -layerIndependent              1
[09/09 22:36:13  10742s] setExtractRCMode -relative_c_th                 1
[09/09 22:36:13  10742s] setExtractRCMode -total_c_th                    0
[09/09 22:36:13  10742s] setUsefulSkewMode -ecoRoute                     false
[09/09 22:36:13  10742s] setDelayCalMode -enable_high_fanout             true
[09/09 22:36:13  10742s] setDelayCalMode -eng_copyNetPropToNewNet        true
[09/09 22:36:13  10742s] setDelayCalMode -engine                         aae
[09/09 22:36:13  10742s] setDelayCalMode -ignoreNetLoad                  false
[09/09 22:36:13  10742s] setDelayCalMode -SIAware                        true
[09/09 22:36:13  10742s] setOptMode -activeHoldViews                     { func_view_bc }
[09/09 22:36:13  10742s] setOptMode -activeSetupViews                    { func_view_wc }
[09/09 22:36:13  10742s] setOptMode -addInstancePrefix                   ictc_postRoute_setup_
[09/09 22:36:13  10742s] setOptMode -autoHoldViews                       { func_view_bc}
[09/09 22:36:13  10742s] setOptMode -autoSetupViews                      { func_view_wc}
[09/09 22:36:13  10742s] setOptMode -autoTDGRSetupViews                  { func_view_wc}
[09/09 22:36:13  10742s] setOptMode -autoViewHoldTargetSlack             0
[09/09 22:36:13  10742s] setOptMode -drcMargin                           0
[09/09 22:36:13  10742s] setOptMode -expExtremeCongestionAwareBuffering  true
[09/09 22:36:13  10742s] setOptMode -fixCap                              true
[09/09 22:36:13  10742s] setOptMode -fixDrc                              true
[09/09 22:36:13  10742s] setOptMode -fixFanoutLoad                       true
[09/09 22:36:13  10742s] setOptMode -fixTran                             true
[09/09 22:36:13  10742s] setOptMode -optimizeFF                          true
[09/09 22:36:13  10742s] setOptMode -preserveAllSequential               false
[09/09 22:36:13  10742s] setOptMode -setupTargetSlack                    0
[09/09 22:36:13  10742s] setSIMode -separate_delta_delay_on_data         true
[09/09 22:36:13  10742s] setPlaceMode -place_opt_post_place_tcl          /ictc/student_data/vantruong/final_pj/fn_prj_here/data/scripts/common/place_opt_post_place.tcl
[09/09 22:36:13  10742s] setAnalysisMode -analysisType                   onChipVariation
[09/09 22:36:13  10742s] setAnalysisMode -checkType                      setup
[09/09 22:36:13  10742s] setAnalysisMode -clkSrcPath                     true
[09/09 22:36:13  10742s] setAnalysisMode -clockGatingCheck               true
[09/09 22:36:13  10742s] setAnalysisMode -clockPropagation               sdcControl
[09/09 22:36:13  10742s] setAnalysisMode -cppr                           both
[09/09 22:36:13  10742s] setAnalysisMode -enableMultipleDriveNet         true
[09/09 22:36:13  10742s] setAnalysisMode -log                            true
[09/09 22:36:13  10742s] setAnalysisMode -sequentialConstProp            true
[09/09 22:36:13  10742s] setAnalysisMode -skew                           true
[09/09 22:36:13  10742s] setAnalysisMode -timeBorrowing                  true
[09/09 22:36:13  10742s] setAnalysisMode -timingSelfLoopsNoSkew          false
[09/09 22:36:13  10742s] setAnalysisMode -usefulSkew                     true
[09/09 22:36:13  10742s] setAnalysisMode -useOutputPinCap                true
[09/09 22:36:13  10742s] setAnalysisMode -warn                           true
[09/09 22:36:13  10742s] 
[09/09 22:36:13  10742s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[09/09 22:36:13  10742s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[09/09 22:36:14  10744s] Creating Cell Server ...(0, 0, 0, 0)
[09/09 22:36:14  10744s] Summary for sequential cells identification: 
[09/09 22:36:14  10744s]   Identified SBFF number: 3
[09/09 22:36:14  10744s]   Identified MBFF number: 0
[09/09 22:36:14  10744s]   Identified SB Latch number: 0
[09/09 22:36:14  10744s]   Identified MB Latch number: 0
[09/09 22:36:14  10744s]   Not identified SBFF number: 0
[09/09 22:36:14  10744s]   Not identified MBFF number: 0
[09/09 22:36:14  10744s]   Not identified SB Latch number: 0
[09/09 22:36:14  10744s]   Not identified MB Latch number: 0
[09/09 22:36:14  10744s]   Number of sequential cells which are not FFs: 7
[09/09 22:36:14  10744s]  Visiting view : func_view_wc
[09/09 22:36:14  10744s]    : PowerDomain = none : Weighted F : unweighted  = 38.40 (1.000) with rcCorner = 0
[09/09 22:36:14  10744s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[09/09 22:36:14  10744s]  Visiting view : func_view_bc
[09/09 22:36:14  10744s]    : PowerDomain = none : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = 0
[09/09 22:36:14  10744s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[09/09 22:36:14  10744s]  Setting StdDelay to 38.40
[09/09 22:36:14  10744s] Creating Cell Server, finished. 
[09/09 22:36:14  10744s] 
[09/09 22:36:14  10744s] Need call spDPlaceInit before registerPrioInstLoc.
[09/09 22:36:14  10744s] **Info: Trial Route has Max Route Layer 15/7.
[09/09 22:36:14  10744s] GigaOpt running with 8 threads.
[09/09 22:36:14  10744s] Info: 8 threads available for lower-level modules during optimization.
[09/09 22:36:14  10744s] OPERPROF: Starting DPlace-Init at level 1, MEM:1840.0M
[09/09 22:36:14  10744s] #spOpts: N=130 mergeVia=F 
[09/09 22:36:14  10744s] All LLGs are deleted
[09/09 22:36:14  10744s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1840.0M
[09/09 22:36:14  10744s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1840.0M
[09/09 22:36:14  10744s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1840.0M
[09/09 22:36:14  10744s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1840.0M
[09/09 22:36:14  10744s] Core basic site is CoreSite
[09/09 22:36:14  10744s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/09 22:36:14  10744s] Fast DP-INIT is on for default
[09/09 22:36:14  10744s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[09/09 22:36:14  10744s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.150, REAL:0.047, MEM:1872.0M
[09/09 22:36:14  10744s] OPERPROF:     Starting CMU at level 3, MEM:1872.0M
[09/09 22:36:14  10744s] OPERPROF:     Finished CMU at level 3, CPU:0.011, REAL:0.008, MEM:1872.0M
[09/09 22:36:14  10744s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.186, REAL:0.080, MEM:1872.0M
[09/09 22:36:14  10744s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=1872.0MB).
[09/09 22:36:14  10744s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.265, REAL:0.160, MEM:1872.0M
[09/09 22:36:14  10744s] **Info: Trial Route has Max Route Layer 15/7.
[09/09 22:36:14  10744s] 
[09/09 22:36:14  10744s] Creating Lib Analyzer ...
[09/09 22:36:14  10744s] **Info: Trial Route has Max Route Layer 15/7.
[09/09 22:36:14  10744s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[09/09 22:36:14  10744s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[09/09 22:36:14  10744s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[09/09 22:36:14  10744s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[09/09 22:36:14  10744s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[09/09 22:36:14  10744s] 
[09/09 22:36:14  10744s] {RT default_rc_corner 0 5 5 0}
[09/09 22:36:15  10745s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=2:59:05 mem=1872.0M
[09/09 22:36:15  10745s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=2:59:05 mem=1872.0M
[09/09 22:36:15  10745s] Creating Lib Analyzer, finished. 
[09/09 22:36:15  10745s] **optDesign ... cpu = 0:00:03, real = 0:00:02, mem = 1629.4M, totSessionCpu=2:59:06 **
[09/09 22:36:15  10745s] Existing Dirty Nets : 4
[09/09 22:36:15  10745s] New Signature Flow (optDesignCheckOptions) ....
[09/09 22:36:15  10745s] #WARNING (NRDB-2014) In option 'dbProcessNode 130', 130 is an unknown string and will be ignored.
[09/09 22:36:15  10745s] #Taking db snapshot
[09/09 22:36:15  10745s] #Taking db snapshot ... done
[09/09 22:36:15  10745s] OPERPROF: Starting checkPlace at level 1, MEM:1841.0M
[09/09 22:36:15  10745s] #spOpts: N=130 
[09/09 22:36:15  10745s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1841.0M
[09/09 22:36:15  10745s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/09 22:36:15  10745s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.044, REAL:0.044, MEM:1841.0M
[09/09 22:36:15  10745s] Begin checking placement ... (start mem=1841.0M, init mem=1841.0M)
[09/09 22:36:16  10746s] 
[09/09 22:36:16  10746s] Running CheckPlace using 8 threads!...
[09/09 22:36:16  10746s] 
[09/09 22:36:16  10746s] ...checkPlace MT is done!
[09/09 22:36:16  10746s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1841.0M
[09/09 22:36:16  10746s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.032, REAL:0.033, MEM:1841.0M
[09/09 22:36:16  10746s] Overlapping with other instance:	5
[09/09 22:36:16  10746s] Pre-route DRC Violation:	194
[09/09 22:36:16  10746s] *info: Placed = 52076          (Fixed = 8322)
[09/09 22:36:16  10746s] *info: Unplaced = 0           
[09/09 22:36:16  10746s] Placement Density:61.27%(651713/1063714)
[09/09 22:36:16  10746s] Placement Density (including fixed std cells):61.89%(668975/1080976)
[09/09 22:36:16  10747s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1841.0M
[09/09 22:36:16  10747s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.023, REAL:0.023, MEM:1841.0M
[09/09 22:36:16  10747s] Finished checkPlace (total: cpu=0:00:01.2, real=0:00:01.0; vio checks: cpu=0:00:01.1, real=0:00:01.0; mem=1841.0M)
[09/09 22:36:16  10747s] OPERPROF: Finished checkPlace at level 1, CPU:1.181, REAL:0.452, MEM:1841.0M
[09/09 22:36:16  10747s] **WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
[09/09 22:36:16  10747s] **INFO: It is recommended to fix the placement violations and reroute the design
[09/09 22:36:16  10747s] **INFO: Command refinePlace may be used to fix the placement violations
[09/09 22:36:16  10747s]  Initial DC engine is -> aae
[09/09 22:36:16  10747s]  
[09/09 22:36:16  10747s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[09/09 22:36:16  10747s]  
[09/09 22:36:16  10747s]  
[09/09 22:36:16  10747s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[09/09 22:36:16  10747s]  
[09/09 22:36:16  10747s] Reset EOS DB
[09/09 22:36:16  10747s] Ignoring AAE DB Resetting ...
[09/09 22:36:16  10747s]  Set Options for AAE Based Opt flow 
[09/09 22:36:16  10747s] *** optDesign -postRoute ***
[09/09 22:36:16  10747s] DRC Margin: user margin 0.0; extra margin 0
[09/09 22:36:16  10747s] Setup Target Slack: user slack 0
[09/09 22:36:16  10747s] Hold Target Slack: user slack 0
[09/09 22:36:16  10747s] Opt: RC extraction mode changed to 'detail'
[09/09 22:36:16  10747s] All LLGs are deleted
[09/09 22:36:16  10747s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1841.0M
[09/09 22:36:16  10747s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1841.0M
[09/09 22:36:16  10747s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1841.0M
[09/09 22:36:16  10747s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1841.0M
[09/09 22:36:16  10747s] Fast DP-INIT is on for default
[09/09 22:36:16  10747s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.110, REAL:0.035, MEM:1841.0M
[09/09 22:36:16  10747s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.143, REAL:0.068, MEM:1841.0M
[09/09 22:36:16  10747s] Multi-VT timing optimization disabled based on library information.
[09/09 22:36:16  10747s] Deleting Cell Server ...
[09/09 22:36:16  10747s] Deleting Lib Analyzer.
[09/09 22:36:16  10747s] Creating Cell Server ...(0, 0, 0, 0)
[09/09 22:36:16  10747s] Summary for sequential cells identification: 
[09/09 22:36:16  10747s]   Identified SBFF number: 3
[09/09 22:36:16  10747s]   Identified MBFF number: 0
[09/09 22:36:16  10747s]   Identified SB Latch number: 0
[09/09 22:36:16  10747s]   Identified MB Latch number: 0
[09/09 22:36:16  10747s]   Not identified SBFF number: 0
[09/09 22:36:16  10747s]   Not identified MBFF number: 0
[09/09 22:36:16  10747s]   Not identified SB Latch number: 0
[09/09 22:36:16  10747s]   Not identified MB Latch number: 0
[09/09 22:36:16  10747s]   Number of sequential cells which are not FFs: 7
[09/09 22:36:16  10747s]  Visiting view : func_view_wc
[09/09 22:36:16  10747s]    : PowerDomain = none : Weighted F : unweighted  = 38.40 (1.000) with rcCorner = 0
[09/09 22:36:16  10747s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[09/09 22:36:16  10747s]  Visiting view : func_view_bc
[09/09 22:36:16  10747s]    : PowerDomain = none : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = 0
[09/09 22:36:16  10747s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[09/09 22:36:16  10747s]  Setting StdDelay to 38.40
[09/09 22:36:16  10747s] Creating Cell Server, finished. 
[09/09 22:36:16  10747s] 
[09/09 22:36:16  10747s] Deleting Cell Server ...
[09/09 22:36:16  10747s] ** INFO : this run is activating 'postRoute' automaton
[09/09 22:36:16  10747s] Extraction called for design 'croc_chip' of instances=52140 and nets=50814 using extraction engine 'postRoute' at effort level 'low' .
[09/09 22:36:16  10747s] PostRoute (effortLevel low) RC Extraction called for design croc_chip.
[09/09 22:36:16  10747s] RC Extraction called in multi-corner(1) mode.
[09/09 22:36:16  10747s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/09 22:36:16  10747s] Type 'man IMPEXT-6197' for more detail.
[09/09 22:36:16  10747s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[09/09 22:36:16  10747s] * Layer Id             : 1 - M1
[09/09 22:36:16  10747s]       Thickness        : 0.4
[09/09 22:36:16  10747s]       Min Width        : 0.16
[09/09 22:36:16  10747s]       Layer Dielectric : 4.1
[09/09 22:36:16  10747s] * Layer Id             : 2 - M2
[09/09 22:36:16  10747s]       Thickness        : 0.45
[09/09 22:36:16  10747s]       Min Width        : 0.2
[09/09 22:36:16  10747s]       Layer Dielectric : 4.1
[09/09 22:36:16  10747s] * Layer Id             : 3 - M3
[09/09 22:36:16  10747s]       Thickness        : 0.45
[09/09 22:36:16  10747s]       Min Width        : 0.2
[09/09 22:36:16  10747s]       Layer Dielectric : 4.1
[09/09 22:36:16  10747s] * Layer Id             : 4 - M4
[09/09 22:36:16  10747s]       Thickness        : 0.45
[09/09 22:36:16  10747s]       Min Width        : 0.2
[09/09 22:36:16  10747s]       Layer Dielectric : 4.1
[09/09 22:36:16  10747s] * Layer Id             : 5 - M5
[09/09 22:36:16  10747s]       Thickness        : 0.45
[09/09 22:36:16  10747s]       Min Width        : 0.2
[09/09 22:36:16  10747s]       Layer Dielectric : 4.1
[09/09 22:36:16  10747s] * Layer Id             : 6 - M6
[09/09 22:36:16  10747s]       Thickness        : 2
[09/09 22:36:16  10747s]       Min Width        : 1.64
[09/09 22:36:16  10747s]       Layer Dielectric : 4.1
[09/09 22:36:16  10747s] * Layer Id             : 7 - M7
[09/09 22:36:16  10747s]       Thickness        : 3
[09/09 22:36:16  10747s]       Min Width        : 2
[09/09 22:36:16  10747s]       Layer Dielectric : 4.1
[09/09 22:36:16  10747s] extractDetailRC Option : -outfile /tmp/innovus_temp_1201089_ictc-eda-be-9-ldap-1_vantruong_Q5IRdu/croc_chip_1201089_gHF6d6.rcdb.d -maxResLength 200  -basic
[09/09 22:36:16  10747s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[09/09 22:36:16  10747s]       RC Corner Indexes            0   
[09/09 22:36:16  10747s] Capacitance Scaling Factor   : 1.00000 
[09/09 22:36:16  10747s] Coupling Cap. Scaling Factor : 1.00000 
[09/09 22:36:16  10747s] Resistance Scaling Factor    : 1.00000 
[09/09 22:36:16  10747s] Clock Cap. Scaling Factor    : 1.00000 
[09/09 22:36:16  10747s] Clock Res. Scaling Factor    : 1.00000 
[09/09 22:36:16  10747s] Shrink Factor                : 1.00000
[09/09 22:36:17  10748s] LayerId::1 widthSet size::1
[09/09 22:36:17  10748s] LayerId::2 widthSet size::3
[09/09 22:36:17  10748s] LayerId::3 widthSet size::3
[09/09 22:36:17  10748s] LayerId::4 widthSet size::3
[09/09 22:36:17  10748s] LayerId::5 widthSet size::3
[09/09 22:36:17  10748s] LayerId::6 widthSet size::1
[09/09 22:36:17  10748s] LayerId::7 widthSet size::1
[09/09 22:36:17  10748s] Initializing multi-corner resistance tables ...
[09/09 22:36:17  10748s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.290319 ; uaWl: 1.000000 ; uaWlH: 0.462468 ; aWlH: 0.000000 ; Pmax: 0.894900 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/09 22:36:18  10749s] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1841.0M)
[09/09 22:36:18  10749s] Creating parasitic data file '/tmp/innovus_temp_1201089_ictc-eda-be-9-ldap-1_vantruong_Q5IRdu/croc_chip_1201089_gHF6d6.rcdb.d' for storing RC.
[09/09 22:36:19  10750s] Extracted 10.0003% (CPU Time= 0:00:02.0  MEM= 1900.0M)
[09/09 22:36:19  10750s] Extracted 20.0003% (CPU Time= 0:00:02.7  MEM= 1905.0M)
[09/09 22:36:21  10752s] Extracted 30.0002% (CPU Time= 0:00:04.3  MEM= 1918.0M)
[09/09 22:36:21  10752s] Extracted 40.0003% (CPU Time= 0:00:04.7  MEM= 1923.0M)
[09/09 22:36:22  10753s] Extracted 50.0004% (CPU Time= 0:00:05.2  MEM= 1928.0M)
[09/09 22:36:24  10755s] Extracted 60.0003% (CPU Time= 0:00:07.0  MEM= 1931.0M)
[09/09 22:36:24  10755s] Extracted 70.0003% (CPU Time= 0:00:07.3  MEM= 1932.0M)
[09/09 22:36:25  10756s] Extracted 80.0002% (CPU Time= 0:00:07.9  MEM= 1934.0M)
[09/09 22:36:25  10756s] Extracted 90.0003% (CPU Time= 0:00:08.7  MEM= 1938.0M)
[09/09 22:36:27  10758s] Extracted 100% (CPU Time= 0:00:10.7  MEM= 1940.0M)
[09/09 22:36:28  10759s] Number of Extracted Resistors     : 851000
[09/09 22:36:28  10759s] Number of Extracted Ground Cap.   : 869986
[09/09 22:36:28  10759s] Number of Extracted Coupling Cap. : 1783428
[09/09 22:36:28  10759s] Opening parasitic data file '/tmp/innovus_temp_1201089_ictc-eda-be-9-ldap-1_vantruong_Q5IRdu/croc_chip_1201089_gHF6d6.rcdb.d' for reading (mem: 1908.035M)
[09/09 22:36:28  10759s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
[09/09 22:36:28  10759s] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1908.0M)
[09/09 22:36:28  10759s] Creating parasitic data file '/tmp/innovus_temp_1201089_ictc-eda-be-9-ldap-1_vantruong_Q5IRdu/croc_chip_1201089_gHF6d6.rcdb_Filter.rcdb.d' for storing RC.
[09/09 22:36:28  10760s] Closing parasitic data file '/tmp/innovus_temp_1201089_ictc-eda-be-9-ldap-1_vantruong_Q5IRdu/croc_chip_1201089_gHF6d6.rcdb.d': 44628 access done (mem: 1908.035M)
[09/09 22:36:28  10760s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1908.035M)
[09/09 22:36:28  10760s] Opening parasitic data file '/tmp/innovus_temp_1201089_ictc-eda-be-9-ldap-1_vantruong_Q5IRdu/croc_chip_1201089_gHF6d6.rcdb.d' for reading (mem: 1908.035M)
[09/09 22:36:28  10760s] processing rcdb (/tmp/innovus_temp_1201089_ictc-eda-be-9-ldap-1_vantruong_Q5IRdu/croc_chip_1201089_gHF6d6.rcdb.d) for hinst (top) of cell (croc_chip);
[09/09 22:36:29  10760s] Closing parasitic data file '/tmp/innovus_temp_1201089_ictc-eda-be-9-ldap-1_vantruong_Q5IRdu/croc_chip_1201089_gHF6d6.rcdb.d': 0 access done (mem: 1908.035M)
[09/09 22:36:29  10760s] Lumped Parasitic Loading Completed (total cpu=0:00:00.8, real=0:00:01.0, current mem=1908.035M)
[09/09 22:36:29  10760s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:13.5  Real Time: 0:00:13.0  MEM: 1908.035M)
[09/09 22:36:29  10760s] Opening parasitic data file '/tmp/innovus_temp_1201089_ictc-eda-be-9-ldap-1_vantruong_Q5IRdu/croc_chip_1201089_gHF6d6.rcdb.d' for reading (mem: 1908.035M)
[09/09 22:36:29  10760s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1908.0M)
[09/09 22:36:29  10761s] LayerId::1 widthSet size::1
[09/09 22:36:29  10761s] LayerId::2 widthSet size::3
[09/09 22:36:29  10761s] LayerId::3 widthSet size::3
[09/09 22:36:29  10761s] LayerId::4 widthSet size::3
[09/09 22:36:29  10761s] LayerId::5 widthSet size::3
[09/09 22:36:29  10761s] LayerId::6 widthSet size::1
[09/09 22:36:29  10761s] LayerId::7 widthSet size::1
[09/09 22:36:29  10761s] Initializing multi-corner resistance tables ...
[09/09 22:36:29  10761s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.290319 ; uaWl: 1.000000 ; uaWlH: 0.462468 ; aWlH: 0.000000 ; Pmax: 0.894900 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/09 22:36:30  10763s] Starting delay calculation for Hold views
[09/09 22:36:30  10764s] #################################################################################
[09/09 22:36:30  10764s] # Design Stage: PostRoute
[09/09 22:36:30  10764s] # Design Name: croc_chip
[09/09 22:36:30  10764s] # Design Mode: 130nm
[09/09 22:36:30  10764s] # Analysis Mode: MMMC OCV 
[09/09 22:36:30  10764s] # Parasitics Mode: SPEF/RCDB
[09/09 22:36:30  10764s] # Signoff Settings: SI Off 
[09/09 22:36:30  10764s] #################################################################################
[09/09 22:36:30  10764s] Topological Sorting (REAL = 0:00:00.0, MEM = 1964.7M, InitMEM = 1958.0M)
[09/09 22:36:30  10764s] Calculate late delays in OCV mode...
[09/09 22:36:30  10764s] Calculate early delays in OCV mode...
[09/09 22:36:30  10764s] Start delay calculation (fullDC) (8 T). (MEM=1964.71)
[09/09 22:36:30  10764s] *** Calculating scaling factor for sky130_bc libraries using the default operating condition of each library.
[09/09 22:36:31  10764s] End AAE Lib Interpolated Model. (MEM=1989.85 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 22:36:31  10765s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 22:36:31  10765s] Type 'man IMPESI-3194' for more detail.
[09/09 22:36:31  10765s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 22:36:31  10765s] Type 'man IMPESI-3199' for more detail.
[09/09 22:36:31  10765s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 22:36:31  10765s] Type 'man IMPESI-3194' for more detail.
[09/09 22:36:31  10765s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 22:36:31  10765s] Type 'man IMPESI-3199' for more detail.
[09/09 22:36:31  10765s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 22:36:31  10765s] Type 'man IMPESI-3194' for more detail.
[09/09 22:36:31  10765s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 22:36:31  10765s] Type 'man IMPESI-3199' for more detail.
[09/09 22:36:31  10765s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 22:36:31  10765s] Type 'man IMPESI-3194' for more detail.
[09/09 22:36:31  10765s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 22:36:31  10765s] Type 'man IMPESI-3199' for more detail.
[09/09 22:36:31  10765s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 22:36:31  10765s] Type 'man IMPESI-3194' for more detail.
[09/09 22:36:31  10765s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 22:36:31  10765s] Type 'man IMPESI-3199' for more detail.
[09/09 22:36:31  10765s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 22:36:31  10765s] Type 'man IMPESI-3194' for more detail.
[09/09 22:36:31  10765s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 22:36:31  10765s] Type 'man IMPESI-3199' for more detail.
[09/09 22:36:31  10765s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 22:36:31  10765s] Type 'man IMPESI-3194' for more detail.
[09/09 22:36:31  10765s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 22:36:31  10765s] Type 'man IMPESI-3199' for more detail.
[09/09 22:36:31  10765s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 22:36:31  10765s] Type 'man IMPESI-3194' for more detail.
[09/09 22:36:31  10765s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 22:36:31  10765s] Type 'man IMPESI-3199' for more detail.
[09/09 22:36:31  10765s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 22:36:31  10765s] Type 'man IMPESI-3194' for more detail.
[09/09 22:36:31  10765s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 22:36:31  10765s] Type 'man IMPESI-3199' for more detail.
[09/09 22:36:31  10765s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 22:36:31  10765s] Type 'man IMPESI-3194' for more detail.
[09/09 22:36:31  10765s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 22:36:31  10765s] Type 'man IMPESI-3199' for more detail.
[09/09 22:36:31  10765s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 22:36:31  10765s] Type 'man IMPESI-3194' for more detail.
[09/09 22:36:31  10765s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 22:36:31  10765s] Type 'man IMPESI-3199' for more detail.
[09/09 22:36:31  10765s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 22:36:31  10765s] Type 'man IMPESI-3194' for more detail.
[09/09 22:36:31  10765s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 22:36:31  10765s] Type 'man IMPESI-3199' for more detail.
[09/09 22:36:31  10765s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 22:36:31  10765s] Type 'man IMPESI-3194' for more detail.
[09/09 22:36:31  10765s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 22:36:31  10765s] Type 'man IMPESI-3199' for more detail.
[09/09 22:36:31  10765s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 22:36:31  10765s] Type 'man IMPESI-3194' for more detail.
[09/09 22:36:31  10765s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 22:36:31  10765s] Type 'man IMPESI-3199' for more detail.
[09/09 22:36:31  10765s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 22:36:31  10765s] Type 'man IMPESI-3194' for more detail.
[09/09 22:36:31  10765s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 22:36:31  10765s] Type 'man IMPESI-3199' for more detail.
[09/09 22:36:31  10765s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 22:36:31  10765s] Type 'man IMPESI-3194' for more detail.
[09/09 22:36:31  10765s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 22:36:31  10765s] Type 'man IMPESI-3199' for more detail.
[09/09 22:36:31  10765s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 22:36:31  10765s] Type 'man IMPESI-3194' for more detail.
[09/09 22:36:31  10765s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 22:36:31  10765s] Type 'man IMPESI-3199' for more detail.
[09/09 22:36:31  10765s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 22:36:31  10765s] Type 'man IMPESI-3194' for more detail.
[09/09 22:36:31  10765s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 22:36:31  10765s] Type 'man IMPESI-3199' for more detail.
[09/09 22:36:31  10765s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 22:36:31  10765s] Type 'man IMPESI-3194' for more detail.
[09/09 22:36:31  10765s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 22:36:31  10765s] Type 'man IMPESI-3199' for more detail.
[09/09 22:36:31  10765s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio22_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 22:36:31  10765s] Type 'man IMPESI-3194' for more detail.
[09/09 22:36:31  10765s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio22_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 22:36:31  10765s] Type 'man IMPESI-3199' for more detail.
[09/09 22:36:32  10774s] Glitch Analysis: View func_view_bc -- Total Number of Nets Skipped = 0. 
[09/09 22:36:32  10774s] Glitch Analysis: View func_view_bc -- Total Number of Nets Analyzed = 49489. 
[09/09 22:36:32  10774s] Total number of fetched objects 49489
[09/09 22:36:32  10775s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[09/09 22:36:32  10775s] End delay calculation. (MEM=2303.26 CPU=0:00:09.4 REAL=0:00:01.0)
[09/09 22:36:32  10775s] End delay calculation (fullDC). (MEM=2303.26 CPU=0:00:10.8 REAL=0:00:02.0)
[09/09 22:36:32  10775s] *** CDM Built up (cpu=0:00:11.1  real=0:00:02.0  mem= 2303.3M) ***
[09/09 22:36:33  10778s] *** Done Building Timing Graph (cpu=0:00:14.4 real=0:00:03.0 totSessionCpu=2:59:38 mem=2303.3M)
[09/09 22:36:33  10778s] Done building cte hold timing graph (HoldAware) cpu=0:00:16.8 real=0:00:04.0 totSessionCpu=2:59:38 mem=2303.3M ***
[09/09 22:36:35  10781s] Starting delay calculation for Setup views
[09/09 22:36:35  10781s] Starting SI iteration 1 using Infinite Timing Windows
[09/09 22:36:35  10781s] #################################################################################
[09/09 22:36:35  10781s] # Design Stage: PostRoute
[09/09 22:36:35  10781s] # Design Name: croc_chip
[09/09 22:36:35  10781s] # Design Mode: 130nm
[09/09 22:36:35  10781s] # Analysis Mode: MMMC OCV 
[09/09 22:36:35  10781s] # Parasitics Mode: SPEF/RCDB
[09/09 22:36:35  10781s] # Signoff Settings: SI On 
[09/09 22:36:35  10781s] #################################################################################
[09/09 22:36:35  10782s] Topological Sorting (REAL = 0:00:00.0, MEM = 2308.6M, InitMEM = 2308.6M)
[09/09 22:36:35  10782s] Setting infinite Tws ...
[09/09 22:36:35  10782s] First Iteration Infinite Tw... 
[09/09 22:36:35  10782s] Calculate early delays in OCV mode...
[09/09 22:36:35  10782s] Calculate late delays in OCV mode...
[09/09 22:36:35  10782s] Start delay calculation (fullDC) (8 T). (MEM=2308.64)
[09/09 22:36:35  10782s] *** Calculating scaling factor for sky130_wc libraries using the default operating condition of each library.
[09/09 22:36:36  10783s] End AAE Lib Interpolated Model. (MEM=2325.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 22:36:36  10784s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/09 22:36:36  10784s] **WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
[09/09 22:36:36  10784s] **WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
[09/09 22:36:36  10784s] **WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
[09/09 22:36:36  10784s] **WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
[09/09 22:36:36  10784s] **WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
[09/09 22:36:36  10784s] **WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
[09/09 22:36:36  10784s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/09 22:36:36  10784s] **WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
[09/09 22:36:36  10784s] **WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
[09/09 22:36:36  10784s] **WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
[09/09 22:36:36  10784s] **WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
[09/09 22:36:36  10784s] **WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
[09/09 22:36:36  10784s] **WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
[09/09 22:36:36  10784s] **WARN: (IMPESI-3095):	Net: 'gpio10_io' has no receivers. SI analysis is not performed.
[09/09 22:36:36  10784s] **WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
[09/09 22:36:36  10784s] **WARN: (IMPESI-3095):	Net: 'gpio11_io' has no receivers. SI analysis is not performed.
[09/09 22:36:36  10784s] **WARN: (IMPESI-3095):	Net: 'gpio9_io' has no receivers. SI analysis is not performed.
[09/09 22:36:36  10784s] **WARN: (IMPESI-3095):	Net: 'gpio13_io' has no receivers. SI analysis is not performed.
[09/09 22:36:36  10784s] **WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
[09/09 22:36:38  10800s] Total number of fetched objects 49489
[09/09 22:36:38  10800s] AAE_INFO-618: Total number of nets in the design is 50814,  97.5 percent of the nets selected for SI analysis
[09/09 22:36:38  10800s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[09/09 22:36:38  10800s] End delay calculation. (MEM=2438.69 CPU=0:00:16.3 REAL=0:00:02.0)
[09/09 22:36:38  10800s] End delay calculation (fullDC). (MEM=2438.69 CPU=0:00:17.6 REAL=0:00:03.0)
[09/09 22:36:38  10800s] *** CDM Built up (cpu=0:00:18.6  real=0:00:03.0  mem= 2438.7M) ***
[09/09 22:36:39  10803s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2438.7M)
[09/09 22:36:39  10803s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/09 22:36:39  10804s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 2438.7M)
[09/09 22:36:39  10804s] 
[09/09 22:36:39  10804s] Executing IPO callback for view pruning ..
[09/09 22:36:39  10804s] Starting SI iteration 2
[09/09 22:36:40  10804s] Calculate early delays in OCV mode...
[09/09 22:36:40  10804s] Calculate late delays in OCV mode...
[09/09 22:36:40  10804s] Start delay calculation (fullDC) (8 T). (MEM=2194.82)
[09/09 22:36:40  10804s] End AAE Lib Interpolated Model. (MEM=2194.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 22:36:40  10807s] Glitch Analysis: View func_view_wc -- Total Number of Nets Skipped = 2. 
[09/09 22:36:40  10807s] Glitch Analysis: View func_view_wc -- Total Number of Nets Analyzed = 49489. 
[09/09 22:36:40  10807s] Total number of fetched objects 49489
[09/09 22:36:40  10807s] AAE_INFO-618: Total number of nets in the design is 50814,  3.2 percent of the nets selected for SI analysis
[09/09 22:36:40  10807s] End delay calculation. (MEM=2513.13 CPU=0:00:02.1 REAL=0:00:00.0)
[09/09 22:36:40  10807s] End delay calculation (fullDC). (MEM=2513.13 CPU=0:00:02.3 REAL=0:00:00.0)
[09/09 22:36:40  10807s] *** CDM Built up (cpu=0:00:02.3  real=0:00:00.0  mem= 2513.1M) ***
[09/09 22:36:41  10810s] *** Done Building Timing Graph (cpu=0:00:28.9 real=0:00:06.0 totSessionCpu=3:00:10 mem=2511.1M)
[09/09 22:36:41  10810s] End AAE Lib Interpolated Model. (MEM=2511.13 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 22:36:41  10810s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2511.1M
[09/09 22:36:41  10810s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.051, MEM:2511.1M
[09/09 22:36:42  10812s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.726  |  0.043  |  1.590  | -2.726  |   N/A   |  6.810  |  0.325  |  1.020  |
|           TNS (ns):| -49.185 |  0.000  |  0.000  | -49.185 |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|   35    |    0    |    0    |   35    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.075   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.268%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:10, real = 0:00:29, mem = 2054.8M, totSessionCpu=3:00:12 **
[09/09 22:36:42  10812s] Setting latch borrow mode to budget during optimization.
[09/09 22:36:43  10817s] Info: Done creating the CCOpt slew target map.
[09/09 22:36:43  10817s] Glitch fixing enabled
[09/09 22:36:43  10817s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[09/09 22:36:43  10817s] Running CCOpt-PRO on entire clock network
[09/09 22:36:43  10817s] Net route status summary:
[09/09 22:36:43  10817s]   Clock:       244 (unrouted=3, trialRouted=0, noStatus=0, routed=241, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[09/09 22:36:43  10817s]   Non-clock: 50570 (unrouted=6232, trialRouted=0, noStatus=0, routed=44338, fixed=0, [crossesIlmBoundary=0, tooFewTerms=6186, (crossesIlmBoundary AND tooFewTerms=0)])
[09/09 22:36:43  10817s] Clock tree cells fixed by user: 1 out of 241 (0.415%)
[09/09 22:36:43  10817s] PRO...
[09/09 22:36:43  10817s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[09/09 22:36:43  10817s] Initializing clock structures...
[09/09 22:36:43  10817s]   Creating own balancer
[09/09 22:36:43  10817s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[09/09 22:36:43  10817s]   Removing CTS place status from clock tree and sinks.
[09/09 22:36:43  10817s] Removed CTS place status from 217 clock cells (out of 247 ) and 0 clock sinks (out of 0 ).
[09/09 22:36:43  10817s]   Initializing legalizer
[09/09 22:36:43  10817s]   Using cell based legalization.
[09/09 22:36:44  10817s] OPERPROF: Starting DPlace-Init at level 1, MEM:2224.7M
[09/09 22:36:44  10817s] #spOpts: N=130 mergeVia=F 
[09/09 22:36:44  10817s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2224.7M
[09/09 22:36:44  10817s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/09 22:36:44  10817s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.046, REAL:0.047, MEM:2224.7M
[09/09 22:36:44  10817s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=2224.7MB).
[09/09 22:36:44  10817s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.101, MEM:2224.7M
[09/09 22:36:44  10817s] (I)       Load db... (mem=2224.7M)
[09/09 22:36:44  10817s] (I)       Read data from FE... (mem=2224.7M)
[09/09 22:36:44  10817s] (I)       Read nodes and places... (mem=2224.7M)
[09/09 22:36:44  10817s] (I)       Number of ignored instance 0
[09/09 22:36:44  10817s] (I)       Number of inbound cells 0
[09/09 22:36:44  10817s] (I)       numMoveCells=43969, numMacros=66  numPads=48  numMultiRowHeightInsts=0
[09/09 22:36:44  10817s] (I)       cell height: 3780, count: 43969
[09/09 22:36:44  10817s] (I)       Done Read nodes and places (cpu=0.074s, mem=2240.6M)
[09/09 22:36:44  10817s] (I)       Read rows... (mem=2240.6M)
[09/09 22:36:44  10817s] (I)       rowRegion is not equal to core box, resetting core box
[09/09 22:36:44  10817s] (I)       rowRegion : (348000, 348000) - (1492320, 1489560)
[09/09 22:36:44  10817s] (I)       coreBox   : (348000, 348000) - (1492320, 1492020)
[09/09 22:36:44  10817s] (I)       Done Read rows (cpu=0.000s, mem=2240.6M)
[09/09 22:36:44  10817s] (I)       Done Read data from FE (cpu=0.075s, mem=2240.6M)
[09/09 22:36:44  10817s] (I)       Done Load db (cpu=0.075s, mem=2240.6M)
[09/09 22:36:44  10817s] (I)       Constructing placeable region... (mem=2240.6M)
[09/09 22:36:44  10817s] (I)       Constructing bin map
[09/09 22:36:44  10817s] (I)       Initialize bin information with width=37800 height=37800
[09/09 22:36:44  10817s] (I)       Done constructing bin map
[09/09 22:36:44  10817s] (I)       Removing 147 blocked bin with high fixed inst density
[09/09 22:36:44  10818s] (I)       Compute region effective width... (mem=2240.6M)
[09/09 22:36:44  10818s] (I)       Done Compute region effective width (cpu=0.002s, mem=2240.6M)
[09/09 22:36:44  10818s] (I)       Done Constructing placeable region (cpu=0.016s, mem=2240.6M)
[09/09 22:36:44  10818s] Accumulated time to calculate placeable region: 0.000856
[09/09 22:36:44  10818s] Accumulated time to calculate placeable region: 0.00113
[09/09 22:36:44  10818s] Accumulated time to calculate placeable region: 0.00148
[09/09 22:36:44  10818s] Accumulated time to calculate placeable region: 0.00157
[09/09 22:36:44  10818s] Accumulated time to calculate placeable region: 0.00162
[09/09 22:36:44  10818s] Accumulated time to calculate placeable region: 0.00179
[09/09 22:36:44  10818s]   Reconstructing clock tree datastructures...
[09/09 22:36:44  10818s]     Validating CTS configuration...
[09/09 22:36:44  10818s]     Checking module port directions...
[09/09 22:36:44  10818s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 22:36:44  10818s]     Non-default CCOpt properties:
[09/09 22:36:44  10818s]     adjacent_rows_legal: true (default: false)
[09/09 22:36:44  10818s]     allow_non_fterm_identical_swaps: 0 (default: true)
[09/09 22:36:44  10818s]     buffer_cells is set for at least one object
[09/09 22:36:44  10818s]     cannot_merge_reason is set for at least one object
[09/09 22:36:44  10818s]     cell_density is set for at least one object
[09/09 22:36:44  10818s]     cell_halo_rows: 0 (default: 1)
[09/09 22:36:44  10818s]     cell_halo_sites: 0 (default: 4)
[09/09 22:36:44  10818s]     clock_nets_detailed_routed: 1 (default: false)
[09/09 22:36:44  10818s]     force_design_routing_status: 1 (default: auto)
[09/09 22:36:44  10818s]     original_names is set for at least one object
[09/09 22:36:44  10818s]     override_minimum_skew_target: 1 (default: false)
[09/09 22:36:44  10818s]     primary_delay_corner: delay_wc (default: )
[09/09 22:36:44  10818s]     route_type is set for at least one object
[09/09 22:36:44  10818s]     source_driver is set for at least one object
[09/09 22:36:44  10818s]     target_insertion_delay is set for at least one object
[09/09 22:36:44  10818s]     target_max_trans is set for at least one object
[09/09 22:36:44  10818s]     target_max_trans_sdc is set for at least one object
[09/09 22:36:44  10818s]     target_skew is set for at least one object
[09/09 22:36:44  10818s]     target_skew_wire is set for at least one object
[09/09 22:36:44  10818s]     Route type trimming info:
[09/09 22:36:44  10818s]       No route type modifications were made.
[09/09 22:36:44  10818s] (I)       Initializing Steiner engine. 
[09/09 22:36:44  10818s] End AAE Lib Interpolated Model. (MEM=2303.94 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 22:36:44  10818s]     Library trimming buffers in power domain auto-default and half-corner delay_wc:setup.late removed 0 of 4 cells
[09/09 22:36:44  10818s]     Original list had 4 cells:
[09/09 22:36:44  10818s]     sg13g2_buf_16 sg13g2_buf_8 sg13g2_buf_4 sg13g2_buf_2 
[09/09 22:36:44  10818s]     Library trimming was not able to trim any cells:
[09/09 22:36:44  10818s]     sg13g2_buf_16 sg13g2_buf_8 sg13g2_buf_4 sg13g2_buf_2 
[09/09 22:36:44  10818s] Accumulated time to calculate placeable region: 0.00185
[09/09 22:36:44  10818s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk_jtg. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[09/09 22:36:44  10818s]     Library trimming inverters in power domain auto-default and half-corner delay_wc:setup.late removed 0 of 4 cells
[09/09 22:36:44  10818s]     Original list had 4 cells:
[09/09 22:36:44  10818s]     sg13g2_inv_8 sg13g2_inv_4 sg13g2_inv_2 sg13g2_inv_1 
[09/09 22:36:44  10818s]     Library trimming was not able to trim any cells:
[09/09 22:36:44  10818s]     sg13g2_inv_8 sg13g2_inv_4 sg13g2_inv_2 sg13g2_inv_1 
[09/09 22:36:44  10818s] Accumulated time to calculate placeable region: 0.00202
[09/09 22:36:46  10820s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk_rtc. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[09/09 22:36:46  10820s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk_sys. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[09/09 22:36:46  10820s]     Clock tree balancer configuration for clock_trees clk_jtg clk_rtc clk_sys:
[09/09 22:36:46  10820s]     Non-default CCOpt properties:
[09/09 22:36:46  10820s]       cell_density: 1 (default: 0.75)
[09/09 22:36:46  10820s]       route_type (leaf): clk_leaf_ccopt_autotrimmed (default: default)
[09/09 22:36:46  10820s]       route_type (trunk): clk_trunk (default: default)
[09/09 22:36:46  10820s]       route_type (top): default_route_type_nonleaf (default: default)
[09/09 22:36:46  10820s]       source_driver: sg13g2_IOPadOut16mA/c2p sg13g2_IOPadOut16mA/pad (default: )
[09/09 22:36:46  10820s]     For power domain auto-default:
[09/09 22:36:46  10820s]       Buffers:     sg13g2_buf_16 sg13g2_buf_8 sg13g2_buf_4 sg13g2_buf_2 
[09/09 22:36:46  10820s]       Inverters:   sg13g2_inv_8 sg13g2_inv_4 sg13g2_inv_2 sg13g2_inv_1 
[09/09 22:36:46  10820s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 1073442.132um^2
[09/09 22:36:46  10820s]     Top Routing info:
[09/09 22:36:46  10820s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[09/09 22:36:46  10820s]       Unshielded; Mask Constraint: 0; Source: route_type.
[09/09 22:36:46  10820s]     Trunk Routing info:
[09/09 22:36:46  10820s]       Route-type name: clk_trunk; Top/bottom preferred layer name: Metal5/Metal3; 
[09/09 22:36:46  10820s]       Non-default rule name: ndr_3w3s; Unshielded; Mask Constraint: 0; Source: route_type.
[09/09 22:36:46  10820s]     Leaf Routing info:
[09/09 22:36:46  10820s]       Route-type name: clk_leaf_ccopt_autotrimmed; Top/bottom preferred layer name: Metal4/Metal2; 
[09/09 22:36:46  10820s]       Non-default rule name: ndr_2w2s; Unshielded; Mask Constraint: 0; Source: route_type.
[09/09 22:36:46  10820s]     For timing_corner delay_wc:setup, late and power domain auto-default:
[09/09 22:36:46  10820s]       Slew time target (leaf):    0.800ns
[09/09 22:36:46  10820s]       Slew time target (trunk):   0.800ns
[09/09 22:36:46  10820s]       Slew time target (top):     0.800ns (Note: no nets are considered top nets in this clock tree)
[09/09 22:36:46  10820s]       Buffer unit delay: 0.290ns
[09/09 22:36:46  10820s]       Buffer max distance: 5031.402um
[09/09 22:36:46  10820s]     Fastest wire driving cells and distances:
[09/09 22:36:46  10820s]       Buffer    : {lib_cell:sg13g2_buf_16, fastest_considered_half_corner=delay_wc:setup.late, optimalDrivingDistance=4223.559um, saturatedSlew=0.560ns, speed=6140.679um per ns, cellArea=10.740um^2 per 1000um}
[09/09 22:36:46  10820s]       Inverter  : {lib_cell:sg13g2_inv_8, fastest_considered_half_corner=delay_wc:setup.late, optimalDrivingDistance=2713.921um, saturatedSlew=0.544ns, speed=4205.022um per ns, cellArea=6.686um^2 per 1000um}
[09/09 22:36:46  10820s]     
[09/09 22:36:46  10820s]     
[09/09 22:36:46  10820s]     Logic Sizing Table:
[09/09 22:36:46  10820s]     
[09/09 22:36:46  10820s]     --------------------------------------------------------------------------------
[09/09 22:36:46  10820s]     Cell              Instance count    Source         Eligible library cells
[09/09 22:36:46  10820s]     --------------------------------------------------------------------------------
[09/09 22:36:46  10820s]     sg13g2_IOPadIn          2           library set    {sg13g2_IOPadIn}
[09/09 22:36:46  10820s]     sg13g2_mux2_1           1           library set    {sg13g2_mux2_2 sg13g2_mux2_1}
[09/09 22:36:46  10820s]     --------------------------------------------------------------------------------
[09/09 22:36:46  10820s]     
[09/09 22:36:46  10820s]     
[09/09 22:36:46  10820s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/09 22:36:46  10820s] Type 'man IMPCCOPT-1260' for more detail.
[09/09 22:36:46  10820s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/09 22:36:46  10820s] Type 'man IMPCCOPT-1260' for more detail.
[09/09 22:36:46  10820s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/09 22:36:46  10820s] Type 'man IMPCCOPT-1260' for more detail.
[09/09 22:36:46  10820s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/09 22:36:46  10820s] Type 'man IMPCCOPT-1260' for more detail.
[09/09 22:36:46  10820s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/09 22:36:46  10820s] Type 'man IMPCCOPT-1260' for more detail.
[09/09 22:36:46  10820s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/09 22:36:46  10820s] Type 'man IMPCCOPT-1260' for more detail.
[09/09 22:36:46  10820s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/09 22:36:46  10820s] Type 'man IMPCCOPT-1260' for more detail.
[09/09 22:36:46  10820s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/09 22:36:46  10820s] Type 'man IMPCCOPT-1260' for more detail.
[09/09 22:36:46  10820s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/09 22:36:46  10820s] Type 'man IMPCCOPT-1260' for more detail.
[09/09 22:36:46  10820s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/09 22:36:46  10820s] Type 'man IMPCCOPT-1260' for more detail.
[09/09 22:36:46  10820s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/09 22:36:46  10820s] Type 'man IMPCCOPT-1260' for more detail.
[09/09 22:36:46  10820s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/09 22:36:46  10820s] Type 'man IMPCCOPT-1260' for more detail.
[09/09 22:36:46  10820s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/09 22:36:46  10820s] Type 'man IMPCCOPT-1260' for more detail.
[09/09 22:36:46  10820s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/09 22:36:46  10820s] Type 'man IMPCCOPT-1260' for more detail.
[09/09 22:36:46  10820s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/09 22:36:46  10820s] Type 'man IMPCCOPT-1260' for more detail.
[09/09 22:36:46  10820s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/09 22:36:46  10820s] Type 'man IMPCCOPT-1260' for more detail.
[09/09 22:36:46  10820s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/09 22:36:46  10820s] Type 'man IMPCCOPT-1260' for more detail.
[09/09 22:36:46  10820s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/09 22:36:46  10820s] Type 'man IMPCCOPT-1260' for more detail.
[09/09 22:36:46  10820s]     Clock tree timing engine global stage delay update for delay_wc:setup.late...
[09/09 22:36:46  10820s]     Clock tree timing engine global stage delay update for delay_wc:setup.late done. (took cpu=0:00:00.5 real=0:00:00.1)
[09/09 22:36:46  10820s]     Clock tree clk_sys has 1 slew violation.
[09/09 22:36:46  10820s]     Clock tree balancer configuration for skew_group clk_jtg/func_mode_ideal_bc:
[09/09 22:36:46  10820s]       Sources:                     pin jtag_tck_i
[09/09 22:36:46  10820s]       Total number of sinks:       290
[09/09 22:36:46  10820s]       Delay constrained sinks:     289
[09/09 22:36:46  10820s]       Non-leaf sinks:              0
[09/09 22:36:46  10820s]       Ignore pins:                 0
[09/09 22:36:46  10820s]      Timing corner delay_wc:setup.late:
[09/09 22:36:46  10820s]       Skew target:                 0.150ns
[09/09 22:36:46  10820s]     Clock tree balancer configuration for skew_group clk_jtg/func_mode_ideal_wc:
[09/09 22:36:46  10820s]       Sources:                     pin jtag_tck_i
[09/09 22:36:46  10820s]       Total number of sinks:       290
[09/09 22:36:46  10820s]       Delay constrained sinks:     289
[09/09 22:36:46  10820s]       Non-leaf sinks:              0
[09/09 22:36:46  10820s]       Ignore pins:                 0
[09/09 22:36:46  10820s]      Timing corner delay_wc:setup.late:
[09/09 22:36:46  10820s]       Skew target:                 0.150ns
[09/09 22:36:46  10820s]     Clock tree balancer configuration for skew_group clk_rtc/func_mode_ideal_bc:
[09/09 22:36:46  10820s]       Sources:                     pin ref_clk_i
[09/09 22:36:46  10820s]       Total number of sinks:       1
[09/09 22:36:46  10820s]       Delay constrained sinks:     0
[09/09 22:36:46  10820s]       Non-leaf sinks:              0
[09/09 22:36:46  10820s]       Ignore pins:                 0
[09/09 22:36:46  10820s]      Timing corner delay_wc:setup.late:
[09/09 22:36:46  10820s]       Skew target:                 0.150ns
[09/09 22:36:46  10820s]     Clock tree balancer configuration for skew_group clk_rtc/func_mode_ideal_wc:
[09/09 22:36:46  10820s]       Sources:                     pin ref_clk_i
[09/09 22:36:46  10820s]       Total number of sinks:       1
[09/09 22:36:46  10820s]       Delay constrained sinks:     0
[09/09 22:36:46  10820s]       Non-leaf sinks:              0
[09/09 22:36:46  10820s]       Ignore pins:                 0
[09/09 22:36:46  10820s]      Timing corner delay_wc:setup.late:
[09/09 22:36:46  10820s]       Skew target:                 0.150ns
[09/09 22:36:46  10820s]     Clock tree balancer configuration for skew_group clk_sys/func_mode_ideal_bc:
[09/09 22:36:46  10820s]       Sources:                     pin clk_i
[09/09 22:36:46  10820s]       Total number of sinks:       4983
[09/09 22:36:46  10820s]       Delay constrained sinks:     4982
[09/09 22:36:46  10820s]       Non-leaf sinks:              0
[09/09 22:36:46  10820s]       Ignore pins:                 0
[09/09 22:36:46  10820s]      Timing corner delay_wc:setup.late:
[09/09 22:36:46  10820s]       Skew target:                 0.150ns
[09/09 22:36:46  10820s]     Clock tree balancer configuration for skew_group clk_sys/func_mode_ideal_wc:
[09/09 22:36:46  10820s]       Sources:                     pin clk_i
[09/09 22:36:46  10820s]       Total number of sinks:       4983
[09/09 22:36:46  10820s]       Delay constrained sinks:     4982
[09/09 22:36:46  10820s]       Non-leaf sinks:              0
[09/09 22:36:46  10820s]       Ignore pins:                 0
[09/09 22:36:46  10820s]      Timing corner delay_wc:setup.late:
[09/09 22:36:46  10820s]       Skew target:                 0.150ns
[09/09 22:36:46  10820s]     
[09/09 22:36:46  10820s]     Clock Tree Violations Report
[09/09 22:36:46  10820s]     ============================
[09/09 22:36:46  10820s]     
[09/09 22:36:46  10820s]     The clock tree has violations that CCOpt may not be able to correct due to the design settings.
[09/09 22:36:46  10820s]     A common cause is that the violation occurs in a part of the design (e.g. an ILM) that CCOpt cannot change.
[09/09 22:36:46  10820s]     Consider reviewing your design and relaunching CCOpt.
[09/09 22:36:46  10820s]     
[09/09 22:36:46  10820s]     
[09/09 22:36:46  10820s]     Max Slew Violations
[09/09 22:36:46  10820s]     -------------------
[09/09 22:36:46  10820s]     
[09/09 22:36:46  10820s]     Found 3 slew violations below cell i_croc_soc/i_croc/manual_cts (a lib_cell sg13g2_buf_1) at (1144.800,1327.020), in power domain auto-default, which drives a net i_croc_soc/i_croc/FE_RN_5 which is user don't touch with half corner delay_wc:setup.late. The worst violation was at the pin i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut/A_CLK with a slew time target of 0.500ns. Achieved a slew time of 2.089ns.
[09/09 22:36:46  10820s]     
[09/09 22:36:46  10820s]     
[09/09 22:36:46  10820s]     
[09/09 22:36:46  10820s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk_jtg: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/09 22:36:46  10820s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk_jtg: preferred layers Metal3-Metal5 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/09 22:36:46  10820s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk_jtg: preferred layers Metal2-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/09 22:36:46  10820s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk_rtc: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/09 22:36:46  10820s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk_rtc: preferred layers Metal3-Metal5 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/09 22:36:46  10820s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk_rtc: preferred layers Metal2-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/09 22:36:46  10820s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk_sys: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/09 22:36:46  10820s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk_sys: preferred layers Metal3-Metal5 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/09 22:36:46  10820s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk_sys: preferred layers Metal2-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/09 22:36:46  10820s]     Primary reporting skew groups are:
[09/09 22:36:46  10820s]     skew_group clk_sys/func_mode_ideal_bc with 4983 clock sinks
[09/09 22:36:46  10820s]     
[09/09 22:36:46  10820s]     Clock DAG stats initial state:
[09/09 22:36:46  10820s]       cell counts      : b=237, i=1, icg=0, nicg=0, l=3, total=241
[09/09 22:36:46  10820s]       cell areas       : b=3048.192um^2, i=5.443um^2, icg=0.000um^2, nicg=0.000um^2, l=28818.144um^2, total=31871.779um^2
[09/09 22:36:46  10820s]       hp wire lengths  : top=0.000um, trunk=10635.490um, leaf=29963.838um, total=40599.328um
[09/09 22:36:46  10820s]     Clock DAG library cell distribution initial state {count}:
[09/09 22:36:46  10820s]        Bufs: sg13g2_buf_16: 9 sg13g2_buf_8: 14 sg13g2_buf_4: 68 sg13g2_buf_2: 145 sg13g2_buf_1: 1 
[09/09 22:36:46  10820s]        Invs: sg13g2_inv_1: 1 
[09/09 22:36:46  10820s]      Logics: sg13g2_IOPadIn: 2 sg13g2_mux2_1: 1 
[09/09 22:36:46  10820s] Route-type name: clk_leaf_ccopt_autotrimmed; Top/bottom preferred layer name: Metal4/Metal2; 
[09/09 22:36:46  10820s] Non-default rule name: ndr_2w2s; Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[09/09 22:36:46  10820s] 
[09/09 22:36:46  10820s] Layer information for route type clk_leaf_ccopt_autotrimmed:
[09/09 22:36:46  10820s] 
[09/09 22:36:46  10820s] ------------------------------------------------------------------------------------
[09/09 22:36:46  10820s] Layer        Preferred    Route    Res.          Cap.          RC           Tracks
[09/09 22:36:46  10820s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)    Relative
[09/09 22:36:46  10820s]                                                                             to Layer
[09/09 22:36:46  10820s] ------------------------------------------------------------------------------------
[09/09 22:36:46  10820s] Metal1       N            V          0.844         0.235         0.198          1
[09/09 22:36:46  10820s] Metal2       Y            H          0.258         0.227         0.059          3
[09/09 22:36:46  10820s] Metal3       Y            V          0.258         0.206         0.053          3
[09/09 22:36:46  10820s] Metal4       Y            H          0.258         0.227         0.059          3
[09/09 22:36:46  10820s] Metal5       N            V          0.258         0.206         0.053          3
[09/09 22:36:46  10820s] TopMetal1    N            H          0.013         0.320         0.004         13
[09/09 22:36:46  10820s] TopMetal2    N            V          0.007         0.307         0.002         15
[09/09 22:36:46  10820s] ------------------------------------------------------------------------------------
[09/09 22:36:46  10820s] 
[09/09 22:36:46  10820s] Route-type name: clk_trunk; Top/bottom preferred layer name: Metal5/Metal3; 
[09/09 22:36:46  10820s] Non-default rule name: ndr_3w3s; Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[09/09 22:36:46  10820s] 
[09/09 22:36:46  10820s] Layer information for route type clk_trunk:
[09/09 22:36:46  10820s] 
[09/09 22:36:46  10820s] ------------------------------------------------------------------------------------
[09/09 22:36:46  10820s] Layer        Preferred    Route    Res.          Cap.          RC           Tracks
[09/09 22:36:46  10820s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)    Relative
[09/09 22:36:46  10820s]                                                                             to Layer
[09/09 22:36:46  10820s] ------------------------------------------------------------------------------------
[09/09 22:36:46  10820s] Metal1       N            V          0.844         0.235         0.198          1
[09/09 22:36:46  10820s] Metal2       N            H          0.172         0.214         0.037          5
[09/09 22:36:46  10820s] Metal3       Y            V          0.172         0.200         0.034          5
[09/09 22:36:46  10820s] Metal4       Y            H          0.172         0.214         0.037          5
[09/09 22:36:46  10820s] Metal5       Y            V          0.172         0.200         0.034          5
[09/09 22:36:46  10820s] TopMetal1    N            H          0.013         0.320         0.004         13
[09/09 22:36:46  10820s] TopMetal2    N            V          0.007         0.307         0.002         15
[09/09 22:36:46  10820s] ------------------------------------------------------------------------------------
[09/09 22:36:46  10820s] 
[09/09 22:36:46  10820s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[09/09 22:36:46  10820s] Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[09/09 22:36:46  10820s] 
[09/09 22:36:46  10820s] Layer information for route type default_route_type_nonleaf:
[09/09 22:36:46  10820s] 
[09/09 22:36:46  10820s] ------------------------------------------------------------------------
[09/09 22:36:46  10820s] Layer        Preferred    Route    Res.          Cap.          RC
[09/09 22:36:46  10820s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[09/09 22:36:46  10820s] ------------------------------------------------------------------------
[09/09 22:36:46  10820s] Metal1       N            V          0.844         0.235         0.198
[09/09 22:36:46  10820s] Metal2       N            H          0.515         0.266         0.137
[09/09 22:36:46  10820s] Metal3       Y            V          0.515         0.254         0.131
[09/09 22:36:46  10820s] Metal4       Y            H          0.515         0.266         0.137
[09/09 22:36:46  10820s] Metal5       N            V          0.515         0.254         0.131
[09/09 22:36:46  10820s] TopMetal1    N            H          0.013         0.320         0.004
[09/09 22:36:46  10820s] TopMetal2    N            V          0.007         0.307         0.002
[09/09 22:36:46  10820s] ------------------------------------------------------------------------
[09/09 22:36:46  10820s] 
[09/09 22:36:46  10820s] 
[09/09 22:36:46  10820s] Via selection for estimated routes (rule default):
[09/09 22:36:46  10820s] 
[09/09 22:36:46  10820s] ------------------------------------------------------------------------------
[09/09 22:36:46  10820s] Layer                  Via Cell       Res.      Cap.     RC       Top of Stack
[09/09 22:36:46  10820s] Range                                 (Ohm)     (fF)     (fs)     Only
[09/09 22:36:46  10820s] ------------------------------------------------------------------------------
[09/09 22:36:46  10820s] Metal1-Metal2          Via1_YX_so     20.000    0.026    0.513    false
[09/09 22:36:46  10820s] Metal2-Metal3          Via2_YX_so     20.000    0.022    0.443    false
[09/09 22:36:46  10820s] Metal3-Metal4          Via3_YX_so     20.000    0.022    0.443    false
[09/09 22:36:46  10820s] Metal4-Metal5          Via4_YX_so     20.000    0.022    0.443    false
[09/09 22:36:46  10820s] Metal5-TopMetal1       TopVia1EWNS     4.000    0.147    0.587    false
[09/09 22:36:46  10820s] TopMetal1-TopMetal2    TopVia2EWNS     2.200    0.276    0.608    false
[09/09 22:36:46  10820s] ------------------------------------------------------------------------------
[09/09 22:36:46  10820s] 
[09/09 22:36:46  10820s] Via selection for estimated routes (rule ndr_2w2s):
[09/09 22:36:46  10820s] 
[09/09 22:36:46  10820s] ------------------------------------------------------------------------------
[09/09 22:36:46  10820s] Layer                  Via Cell       Res.      Cap.     RC       Top of Stack
[09/09 22:36:46  10820s] Range                                 (Ohm)     (fF)     (fs)     Only
[09/09 22:36:46  10820s] ------------------------------------------------------------------------------
[09/09 22:36:46  10820s] Metal1-Metal2          Via1_YX_so     20.000    0.026    0.513    false
[09/09 22:36:46  10820s] Metal2-Metal3          Via2_YX_so     20.000    0.022    0.443    false
[09/09 22:36:46  10820s] Metal3-Metal4          Via3_YX_so     20.000    0.022    0.443    false
[09/09 22:36:46  10820s] Metal4-Metal5          Via4_YX_so     20.000    0.022    0.443    false
[09/09 22:36:46  10820s] Metal5-TopMetal1       TopVia1EWNS     4.000    0.147    0.587    false
[09/09 22:36:46  10820s] TopMetal1-TopMetal2    TopVia2EWNS     2.200    0.276    0.608    false
[09/09 22:36:46  10820s] ------------------------------------------------------------------------------
[09/09 22:36:46  10820s] 
[09/09 22:36:46  10820s] Via selection for estimated routes (rule ndr_3w3s):
[09/09 22:36:46  10820s] 
[09/09 22:36:46  10820s] ------------------------------------------------------------------------------
[09/09 22:36:46  10820s] Layer                  Via Cell       Res.      Cap.     RC       Top of Stack
[09/09 22:36:46  10820s] Range                                 (Ohm)     (fF)     (fs)     Only
[09/09 22:36:46  10820s] ------------------------------------------------------------------------------
[09/09 22:36:46  10820s] Metal1-Metal2          Via1_YX_so     20.000    0.026    0.513    false
[09/09 22:36:46  10820s] Metal2-Metal3          Via2_YX_so     20.000    0.022    0.443    false
[09/09 22:36:46  10820s] Metal3-Metal4          Via3_YX_so     20.000    0.022    0.443    false
[09/09 22:36:46  10820s] Metal4-Metal5          Via4_YX_so     20.000    0.022    0.443    false
[09/09 22:36:46  10820s] Metal5-TopMetal1       TopVia1EWNS     4.000    0.147    0.587    false
[09/09 22:36:46  10820s] TopMetal1-TopMetal2    TopVia2EWNS     2.200    0.276    0.608    false
[09/09 22:36:46  10820s] ------------------------------------------------------------------------------
[09/09 22:36:46  10820s] 
[09/09 22:36:46  10820s]     Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
[09/09 22:36:46  10820s] **WARN: (IMPCCOPT-2314):	CCOpt found 1 clock tree nets marked as ideal or dont_touch. These will not be buffered.
[09/09 22:36:46  10820s]     
[09/09 22:36:46  10820s]     Ideal and dont_touch net fanout counts:
[09/09 22:36:46  10820s]     
[09/09 22:36:46  10820s]     -----------------------------------------------------------
[09/09 22:36:46  10820s]     Min fanout    Max fanout    Number of ideal/dont_touch nets
[09/09 22:36:46  10820s]     -----------------------------------------------------------
[09/09 22:36:46  10820s]           1            10                      1
[09/09 22:36:46  10820s]          11           100                      0
[09/09 22:36:46  10820s]         101          1000                      0
[09/09 22:36:46  10820s]        1001         10000                      0
[09/09 22:36:46  10820s]       10001           +                        0
[09/09 22:36:46  10820s]     -----------------------------------------------------------
[09/09 22:36:46  10820s]     
[09/09 22:36:46  10820s]     Top ideal and dont_touch nets by fanout:
[09/09 22:36:46  10820s]     
[09/09 22:36:46  10820s]     --------------------------------------
[09/09 22:36:46  10820s]     Net name                     Fanout ()
[09/09 22:36:46  10820s]     --------------------------------------
[09/09 22:36:46  10820s]     i_croc_soc/i_croc/FE_RN_5        2
[09/09 22:36:46  10820s]     --------------------------------------
[09/09 22:36:46  10820s]     
[09/09 22:36:46  10820s]     
[09/09 22:36:46  10820s]     No dont_touch hnets found in the clock tree
[09/09 22:36:46  10820s] 
[09/09 22:36:46  10820s] 
[09/09 22:36:46  10820s]     Validating CTS configuration done. (took cpu=0:00:02.8 real=0:00:02.4)
[09/09 22:36:46  10820s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/09 22:36:46  10820s] Type 'man IMPCCOPT-1260' for more detail.
[09/09 22:36:46  10820s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/09 22:36:46  10820s] Type 'man IMPCCOPT-1260' for more detail.
[09/09 22:36:46  10820s] **WARN: (EMS-27):	Message (IMPCCOPT-1260) has exceeded the current message display limit of 20.
[09/09 22:36:46  10820s] To increase the message display limit, refer to the product command reference manual.
[09/09 22:36:46  10820s]     CCOpt configuration status: all checks passed.
[09/09 22:36:46  10820s]   Reconstructing clock tree datastructures done.
[09/09 22:36:46  10820s] Initializing clock structures done.
[09/09 22:36:46  10820s] PRO...
[09/09 22:36:46  10820s]   PRO active optimizations:
[09/09 22:36:46  10820s]    - DRV fixing with cell sizing
[09/09 22:36:46  10820s]   
[09/09 22:36:46  10820s] **WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'clk_i' is not routed.
[09/09 22:36:46  10820s] **WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'ref_clk_i' is not routed.
[09/09 22:36:46  10820s] **WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'jtag_tck_i' is not routed.
[09/09 22:36:46  10820s]   Detected clock skew data from CTS
[09/09 22:36:46  10820s]   Clock DAG stats PRO initial state:
[09/09 22:36:46  10820s]     cell counts      : b=237, i=1, icg=0, nicg=0, l=3, total=241
[09/09 22:36:46  10820s]     cell areas       : b=3048.192um^2, i=5.443um^2, icg=0.000um^2, nicg=0.000um^2, l=28818.144um^2, total=31871.779um^2
[09/09 22:36:46  10820s]     cell capacitance : b=0.875pF, i=0.003pF, icg=0.000pF, nicg=0.000pF, l=0.494pF, total=1.371pF
[09/09 22:36:46  10820s]     sink capacitance : count=5274, total=14.598pF, avg=0.003pF, sd=0.003pF, min=0.003pF, max=0.245pF
[09/09 22:36:46  10820s]     wire capacitance : top=0.000pF, trunk=2.061pF, leaf=10.160pF, total=12.221pF
[09/09 22:36:46  10820s]     wire lengths     : top=0.000um, trunk=15614.660um, leaf=71240.735um, total=86855.395um
[09/09 22:36:46  10820s]     hp wire lengths  : top=0.000um, trunk=10635.490um, leaf=29963.838um, total=40599.328um
[09/09 22:36:46  10820s]   Clock DAG net violations PRO initial state:
[09/09 22:36:46  10820s]     Unfixable Transition : {count=1, worst=[1.586ns]} avg=1.586ns sd=0.000ns sum=1.586ns
[09/09 22:36:46  10820s]   Clock DAG primary half-corner transition distribution PRO initial state:
[09/09 22:36:46  10820s]     Trunk : target=0.500ns count=61 avg=0.087ns sd=0.079ns min=0.033ns max=0.412ns {60 <= 0.300ns, 0 <= 0.400ns, 1 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[09/09 22:36:46  10820s]     Leaf  : target=0.500ns count=183 avg=0.354ns sd=0.177ns min=0.036ns max=2.086ns {73 <= 0.300ns, 2 <= 0.400ns, 85 <= 0.450ns, 20 <= 0.475ns, 2 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
[09/09 22:36:46  10820s]   Clock DAG library cell distribution PRO initial state {count}:
[09/09 22:36:46  10820s]      Bufs: sg13g2_buf_16: 9 sg13g2_buf_8: 14 sg13g2_buf_4: 68 sg13g2_buf_2: 145 sg13g2_buf_1: 1 
[09/09 22:36:46  10820s]      Invs: sg13g2_inv_1: 1 
[09/09 22:36:46  10820s]    Logics: sg13g2_IOPadIn: 2 sg13g2_mux2_1: 1 
[09/09 22:36:46  10820s]   Primary reporting skew groups PRO initial state:
[09/09 22:36:46  10820s]     skew_group default.clk_sys/func_mode_ideal_bc: unconstrained
[09/09 22:36:46  10821s]       min path sink: i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/rf_reg_148__reg/CLK
[09/09 22:36:46  10821s]       max path sink: i_croc_soc/i_croc/i_gpio/i_reg_file_reg_q_188__reg/CLK
[09/09 22:36:46  10821s]   Skew group summary PRO initial state:
[09/09 22:36:46  10821s]     skew_group clk_jtg/func_mode_ideal_bc: insertion delay [min=0.559, max=0.879, avg=0.751, sd=0.072], skew [0.320 vs 0.150*], 88.6% {0.713, 0.863} (wid=0.055 ws=0.040) (gid=0.856 gs=0.323)
[09/09 22:36:46  10821s]     skew_group clk_rtc/func_mode_ideal_bc: unconstrained
[09/09 22:36:46  10821s]     skew_group clk_sys/func_mode_ideal_bc: insertion delay [min=1.629, max=2.216, avg=1.862, sd=0.095], skew [0.587 vs 0.150*], 68.6% {1.752, 1.902} (wid=0.227 ws=0.151) (gid=2.043 gs=0.548)
[09/09 22:36:46  10821s]   Recomputing CTS skew targets...
[09/09 22:36:46  10821s]   Resolving skew group constraints...
[09/09 22:36:47  10821s]     Solving LP: 3 skew groups; 8 fragments, 13 fraglets and 16 vertices; 68 variables and 180 constraints; tolerance 1
[09/09 22:36:47  10821s]   Resolving skew group constraints done.
[09/09 22:36:47  10821s]   Recomputing CTS skew targets done. (took cpu=0:00:00.4 real=0:00:00.4)
[09/09 22:36:47  10821s]   PRO Fixing DRVs...
[09/09 22:36:47  10821s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[09/09 22:36:47  10821s]     CCOpt-PRO: considered: 244, tested: 244, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
[09/09 22:36:47  10821s]     
[09/09 22:36:47  10821s]     PRO Statistics: Fix DRVs (cell sizing):
[09/09 22:36:47  10821s]     =======================================
[09/09 22:36:47  10821s]     
[09/09 22:36:47  10821s]     Cell changes by Net Type:
[09/09 22:36:47  10821s]     
[09/09 22:36:47  10821s]     -------------------------------------------------------------------------------------------------
[09/09 22:36:47  10821s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[09/09 22:36:47  10821s]     -------------------------------------------------------------------------------------------------
[09/09 22:36:47  10821s]     top                0            0           0            0                    0                0
[09/09 22:36:47  10821s]     trunk              0            0           0            0                    0                0
[09/09 22:36:47  10821s]     leaf               0            0           0            0                    0                0
[09/09 22:36:47  10821s]     -------------------------------------------------------------------------------------------------
[09/09 22:36:47  10821s]     Total              0            0           0            0                    0                0
[09/09 22:36:47  10821s]     -------------------------------------------------------------------------------------------------
[09/09 22:36:47  10821s]     
[09/09 22:36:47  10821s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[09/09 22:36:47  10821s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[09/09 22:36:47  10821s]     
[09/09 22:36:47  10821s]     Clock DAG stats after 'PRO Fixing DRVs':
[09/09 22:36:47  10821s]       cell counts      : b=237, i=1, icg=0, nicg=0, l=3, total=241
[09/09 22:36:47  10821s]       cell areas       : b=3048.192um^2, i=5.443um^2, icg=0.000um^2, nicg=0.000um^2, l=28818.144um^2, total=31871.779um^2
[09/09 22:36:47  10821s]       cell capacitance : b=0.875pF, i=0.003pF, icg=0.000pF, nicg=0.000pF, l=0.494pF, total=1.371pF
[09/09 22:36:47  10821s]       sink capacitance : count=5274, total=14.598pF, avg=0.003pF, sd=0.003pF, min=0.003pF, max=0.245pF
[09/09 22:36:47  10821s]       wire capacitance : top=0.000pF, trunk=2.061pF, leaf=10.160pF, total=12.221pF
[09/09 22:36:47  10821s]       wire lengths     : top=0.000um, trunk=15614.660um, leaf=71240.735um, total=86855.395um
[09/09 22:36:47  10821s]       hp wire lengths  : top=0.000um, trunk=10635.490um, leaf=29963.838um, total=40599.328um
[09/09 22:36:47  10821s]     Clock DAG net violations after 'PRO Fixing DRVs':
[09/09 22:36:47  10821s]       Unfixable Transition : {count=1, worst=[1.586ns]} avg=1.586ns sd=0.000ns sum=1.586ns
[09/09 22:36:47  10821s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[09/09 22:36:47  10821s]       Trunk : target=0.500ns count=61 avg=0.087ns sd=0.079ns min=0.033ns max=0.412ns {60 <= 0.300ns, 0 <= 0.400ns, 1 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[09/09 22:36:47  10821s]       Leaf  : target=0.500ns count=183 avg=0.354ns sd=0.177ns min=0.036ns max=2.086ns {73 <= 0.300ns, 2 <= 0.400ns, 85 <= 0.450ns, 20 <= 0.475ns, 2 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
[09/09 22:36:47  10821s]     Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
[09/09 22:36:47  10821s]        Bufs: sg13g2_buf_16: 9 sg13g2_buf_8: 14 sg13g2_buf_4: 68 sg13g2_buf_2: 145 sg13g2_buf_1: 1 
[09/09 22:36:47  10821s]        Invs: sg13g2_inv_1: 1 
[09/09 22:36:47  10821s]      Logics: sg13g2_IOPadIn: 2 sg13g2_mux2_1: 1 
[09/09 22:36:47  10821s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[09/09 22:36:47  10821s]       skew_group default.clk_sys/func_mode_ideal_bc: unconstrained
[09/09 22:36:47  10821s]       min path sink: i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/rf_reg_148__reg/CLK
[09/09 22:36:47  10821s]       max path sink: i_croc_soc/i_croc/i_gpio/i_reg_file_reg_q_188__reg/CLK
[09/09 22:36:47  10821s]     Skew group summary after 'PRO Fixing DRVs':
[09/09 22:36:47  10821s]       skew_group clk_jtg/func_mode_ideal_bc: insertion delay [min=0.559, max=0.879, avg=0.751, sd=0.072], skew [0.320 vs 0.150*], 88.6% {0.713, 0.863} (wid=0.055 ws=0.040) (gid=0.856 gs=0.323)
[09/09 22:36:47  10821s]       skew_group clk_rtc/func_mode_ideal_bc: unconstrained
[09/09 22:36:47  10821s]       skew_group clk_sys/func_mode_ideal_bc: insertion delay [min=1.629, max=2.216, avg=1.862, sd=0.095], skew [0.587 vs 0.150*], 68.6% {1.752, 1.902} (wid=0.227 ws=0.151) (gid=2.043 gs=0.548)
[09/09 22:36:47  10821s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 22:36:47  10821s]   PRO Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
[09/09 22:36:47  10821s] 
[09/09 22:36:47  10821s] Slew Diagnostics: After DRV fixing
[09/09 22:36:47  10821s] ==================================
[09/09 22:36:47  10821s] 
[09/09 22:36:47  10821s] Global Causes:
[09/09 22:36:47  10821s] 
[09/09 22:36:47  10821s] -------------------------------------
[09/09 22:36:47  10821s] Cause
[09/09 22:36:47  10821s] -------------------------------------
[09/09 22:36:47  10821s] DRV fixing with buffering is disabled
[09/09 22:36:47  10821s] -------------------------------------
[09/09 22:36:47  10821s] 
[09/09 22:36:47  10821s] Top 5 overslews:
[09/09 22:36:47  10821s] 
[09/09 22:36:47  10821s] -----------------------------------------------------------------
[09/09 22:36:47  10821s] Overslew    Causes                 Driving Pin
[09/09 22:36:47  10821s] -----------------------------------------------------------------
[09/09 22:36:47  10821s] 1.586ns     Clock inst is FIXED    i_croc_soc/i_croc/manual_cts/X
[09/09 22:36:47  10821s] -----------------------------------------------------------------
[09/09 22:36:47  10821s] 
[09/09 22:36:47  10821s] Slew diagnostics counts from the 1 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[09/09 22:36:47  10821s] 
[09/09 22:36:47  10821s] ---------------------------------
[09/09 22:36:47  10821s] Cause                  Occurences
[09/09 22:36:47  10821s] ---------------------------------
[09/09 22:36:47  10821s] Clock inst is FIXED        1
[09/09 22:36:47  10821s] ---------------------------------
[09/09 22:36:47  10821s] 
[09/09 22:36:47  10821s] Violation diagnostics counts from the 1 nodes that have violations:
[09/09 22:36:47  10821s] 
[09/09 22:36:47  10821s] ---------------------------------
[09/09 22:36:47  10821s] Cause                  Occurences
[09/09 22:36:47  10821s] ---------------------------------
[09/09 22:36:47  10821s] Clock inst is FIXED        1
[09/09 22:36:47  10821s] ---------------------------------
[09/09 22:36:47  10821s] 
[09/09 22:36:47  10821s]   Reconnecting optimized routes...
[09/09 22:36:47  10821s]   Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/09 22:36:47  10821s]   Set dirty flag on 0 instances, 0 nets
[09/09 22:36:47  10821s]   Clock tree timing engine global stage delay update for delay_wc:setup.late...
[09/09 22:36:47  10821s] End AAE Lib Interpolated Model. (MEM=2634.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 22:36:47  10822s]   Clock tree timing engine global stage delay update for delay_wc:setup.late done. (took cpu=0:00:00.5 real=0:00:00.1)
[09/09 22:36:47  10822s]   Clock DAG stats PRO final:
[09/09 22:36:47  10822s]     cell counts      : b=237, i=1, icg=0, nicg=0, l=3, total=241
[09/09 22:36:47  10822s]     cell areas       : b=3048.192um^2, i=5.443um^2, icg=0.000um^2, nicg=0.000um^2, l=28818.144um^2, total=31871.779um^2
[09/09 22:36:47  10822s]     cell capacitance : b=0.875pF, i=0.003pF, icg=0.000pF, nicg=0.000pF, l=0.494pF, total=1.371pF
[09/09 22:36:47  10822s]     sink capacitance : count=5274, total=14.598pF, avg=0.003pF, sd=0.003pF, min=0.003pF, max=0.245pF
[09/09 22:36:47  10822s]     wire capacitance : top=0.000pF, trunk=2.061pF, leaf=10.160pF, total=12.221pF
[09/09 22:36:47  10822s]     wire lengths     : top=0.000um, trunk=15614.660um, leaf=71240.735um, total=86855.395um
[09/09 22:36:47  10822s]     hp wire lengths  : top=0.000um, trunk=10635.490um, leaf=29963.838um, total=40599.328um
[09/09 22:36:47  10822s]   Clock DAG net violations PRO final:
[09/09 22:36:47  10822s]     Unfixable Transition : {count=1, worst=[1.586ns]} avg=1.586ns sd=0.000ns sum=1.586ns
[09/09 22:36:47  10822s]   Clock DAG primary half-corner transition distribution PRO final:
[09/09 22:36:47  10822s]     Trunk : target=0.500ns count=61 avg=0.087ns sd=0.079ns min=0.033ns max=0.412ns {60 <= 0.300ns, 0 <= 0.400ns, 1 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[09/09 22:36:47  10822s]     Leaf  : target=0.500ns count=183 avg=0.354ns sd=0.177ns min=0.036ns max=2.086ns {73 <= 0.300ns, 2 <= 0.400ns, 85 <= 0.450ns, 20 <= 0.475ns, 2 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
[09/09 22:36:47  10822s]   Clock DAG library cell distribution PRO final {count}:
[09/09 22:36:47  10822s]      Bufs: sg13g2_buf_16: 9 sg13g2_buf_8: 14 sg13g2_buf_4: 68 sg13g2_buf_2: 145 sg13g2_buf_1: 1 
[09/09 22:36:47  10822s]      Invs: sg13g2_inv_1: 1 
[09/09 22:36:47  10822s]    Logics: sg13g2_IOPadIn: 2 sg13g2_mux2_1: 1 
[09/09 22:36:47  10822s]   Primary reporting skew groups PRO final:
[09/09 22:36:47  10822s]     skew_group default.clk_sys/func_mode_ideal_bc: unconstrained
[09/09 22:36:47  10822s]       min path sink: i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/rf_reg_148__reg/CLK
[09/09 22:36:47  10822s]       max path sink: i_croc_soc/i_croc/i_gpio/i_reg_file_reg_q_188__reg/CLK
[09/09 22:36:47  10822s]   Skew group summary PRO final:
[09/09 22:36:47  10822s]     skew_group clk_jtg/func_mode_ideal_bc: insertion delay [min=0.559, max=0.879, avg=0.751, sd=0.072], skew [0.320 vs 0.150*], 88.6% {0.713, 0.863} (wid=0.055 ws=0.040) (gid=0.856 gs=0.323)
[09/09 22:36:47  10822s]     skew_group clk_rtc/func_mode_ideal_bc: unconstrained
[09/09 22:36:47  10822s]     skew_group clk_sys/func_mode_ideal_bc: insertion delay [min=1.629, max=2.216, avg=1.862, sd=0.095], skew [0.587 vs 0.150*], 68.6% {1.752, 1.902} (wid=0.227 ws=0.151) (gid=2.043 gs=0.548)
[09/09 22:36:47  10822s] PRO done.
[09/09 22:36:47  10822s] Restoring CTS place status for unmodified clock tree cells and sinks.
[09/09 22:36:47  10822s] numClockCells = 247, numClockCellsFixed = 0, numClockCellsRestored = 217, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[09/09 22:36:48  10822s] Net route status summary:
[09/09 22:36:48  10822s]   Clock:       244 (unrouted=3, trialRouted=0, noStatus=0, routed=241, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[09/09 22:36:48  10822s]   Non-clock: 50570 (unrouted=6232, trialRouted=0, noStatus=0, routed=44338, fixed=0, [crossesIlmBoundary=0, tooFewTerms=6186, (crossesIlmBoundary AND tooFewTerms=0)])
[09/09 22:36:48  10822s] Updating delays...
[09/09 22:36:48  10823s] Updating delays done.
[09/09 22:36:48  10823s] PRO done. (took cpu=0:00:05.4 real=0:00:04.3)
[09/09 22:36:48  10825s] **INFO: Start fixing DRV (Mem = 2315.55M) ...
[09/09 22:36:48  10825s] Begin: GigaOpt DRV Optimization
[09/09 22:36:48  10825s] Glitch fixing enabled
[09/09 22:36:48  10825s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 8  -glitch
[09/09 22:36:48  10825s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[09/09 22:36:48  10825s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/09 22:36:48  10825s] *info: 48 skip_routing nets excluded.
[09/09 22:36:48  10825s] Info: 48 io nets excluded
[09/09 22:36:49  10825s] Info: 243 clock nets excluded from IPO operation.
[09/09 22:36:49  10825s] End AAE Lib Interpolated Model. (MEM=2315.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 22:36:49  10825s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:00:25.3/23:57:18.8 (0.1), mem = 2315.6M
[09/09 22:36:49  10825s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1201089.1
[09/09 22:36:49  10825s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/09 22:36:49  10825s] ### Creating PhyDesignMc. totSessionCpu=3:00:25 mem=2315.6M
[09/09 22:36:49  10825s] OPERPROF: Starting DPlace-Init at level 1, MEM:2315.6M
[09/09 22:36:49  10825s] #spOpts: N=130 mergeVia=F 
[09/09 22:36:49  10825s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2315.6M
[09/09 22:36:49  10825s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/09 22:36:49  10825s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.034, REAL:0.034, MEM:2315.6M
[09/09 22:36:49  10825s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2315.6MB).
[09/09 22:36:49  10825s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.079, REAL:0.080, MEM:2315.6M
[09/09 22:36:49  10825s] TotalInstCnt at PhyDesignMc Initialization: 43,970
[09/09 22:36:49  10825s] ### Creating PhyDesignMc, finished. totSessionCpu=3:00:26 mem=2311.6M
[09/09 22:36:49  10825s] **Info: Trial Route has Max Route Layer 15/7.
[09/09 22:36:49  10825s] **Info: Trial Route has Max Route Layer 15/7.
[09/09 22:36:49  10825s] **Info: Trial Route has Max Route Layer 15/7.
[09/09 22:36:49  10825s] **Info: Trial Route has Max Route Layer 15/7.
[09/09 22:36:49  10825s] ### Creating LA Mngr. totSessionCpu=3:00:26 mem=2403.7M
[09/09 22:36:49  10825s] {RT default_rc_corner 0 5 5 0}
[09/09 22:36:49  10826s] ### Creating LA Mngr, finished. totSessionCpu=3:00:26 mem=2403.7M
[09/09 22:36:50  10826s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/09 22:36:50  10826s] **Info: Trial Route has Max Route Layer 15/7.
[09/09 22:36:50  10826s] 
[09/09 22:36:50  10826s] Creating Lib Analyzer ...
[09/09 22:36:50  10826s] **Info: Trial Route has Max Route Layer 15/7.
[09/09 22:36:50  10826s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[09/09 22:36:50  10826s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[09/09 22:36:50  10826s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[09/09 22:36:50  10826s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[09/09 22:36:50  10826s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[09/09 22:36:50  10826s] 
[09/09 22:36:50  10826s] {RT default_rc_corner 0 5 5 0}
[09/09 22:36:50  10826s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=3:00:27 mem=2403.7M
[09/09 22:36:50  10826s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=3:00:27 mem=2403.7M
[09/09 22:36:50  10826s] Creating Lib Analyzer, finished. 
[09/09 22:36:51  10828s] DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
[09/09 22:36:51  10828s] **INFO: Disabling fanout fix in postRoute stage.
[09/09 22:36:52  10829s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/09 22:36:52  10829s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[09/09 22:36:52  10829s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/09 22:36:52  10829s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[09/09 22:36:52  10829s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/09 22:36:52  10829s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[09/09 22:36:52  10830s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[09/09 22:36:52  10830s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/09 22:36:52  10830s] |    46|   101|    -4.98|    39|    71|   -14.96|     4|     4|     0|     0|     0|     0|    -2.73|   -49.19|       0|       0|       0|  61.27|          |         |
[09/09 22:36:52  10830s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[09/09 22:36:53  10830s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[09/09 22:36:53  10830s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/09 22:36:53  10830s] |    40|    89|    -4.96|    39|    71|   -14.93|     4|     4|     0|     0|     0|     0|    -2.73|   -49.19|       0|       0|       0|  61.27| 0:00:01.0|  2765.8M|
[09/09 22:36:53  10830s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/09 22:36:53  10830s] 
[09/09 22:36:53  10830s] ###############################################################################
[09/09 22:36:53  10830s] #
[09/09 22:36:53  10830s] #  Large fanout net report:  
[09/09 22:36:53  10830s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[09/09 22:36:53  10830s] #     - current density: 61.27
[09/09 22:36:53  10830s] #
[09/09 22:36:53  10830s] #  List of high fanout nets:
[09/09 22:36:53  10830s] #
[09/09 22:36:53  10830s] ###############################################################################
[09/09 22:36:53  10830s] 
[09/09 22:36:53  10830s] 
[09/09 22:36:53  10830s] =======================================================================
[09/09 22:36:53  10830s]                 Reasons for remaining drv violations
[09/09 22:36:53  10830s] =======================================================================
[09/09 22:36:53  10830s] *info: Total 46 net(s) have violations which can't be fixed by DRV optimization.
[09/09 22:36:53  10830s] 
[09/09 22:36:53  10830s] MultiBuffering failure reasons
[09/09 22:36:53  10830s] ------------------------------------------------
[09/09 22:36:53  10830s] *info:    13 net(s): Could not be fixed as the violating term's net is not routed.
[09/09 22:36:53  10830s] *info:    32 net(s): Could not be fixed because it is multi driver net.
[09/09 22:36:53  10830s] *info:     1 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[09/09 22:36:53  10830s] 
[09/09 22:36:53  10830s] 
[09/09 22:36:53  10830s] *** Finish DRV Fixing (cpu=0:00:02.0 real=0:00:02.0 mem=2765.8M) ***
[09/09 22:36:53  10830s] 
[09/09 22:36:53  10830s] Begin: glitch net info
[09/09 22:36:53  10831s] glitch slack range: number of glitch nets
[09/09 22:36:53  10831s] glitch slack < -0.32 : 0
[09/09 22:36:53  10831s] -0.32 < glitch slack < -0.28 : 0
[09/09 22:36:53  10831s] -0.28 < glitch slack < -0.24 : 0
[09/09 22:36:53  10831s] -0.24 < glitch slack < -0.2 : 0
[09/09 22:36:53  10831s] -0.2 < glitch slack < -0.16 : 0
[09/09 22:36:53  10831s] -0.16 < glitch slack < -0.12 : 0
[09/09 22:36:53  10831s] -0.12 < glitch slack < -0.08 : 0
[09/09 22:36:53  10831s] -0.08 < glitch slack < -0.04 : 0
[09/09 22:36:53  10831s] -0.04 < glitch slack : 0
[09/09 22:36:53  10831s] End: glitch net info
[09/09 22:36:53  10831s] TotalInstCnt at PhyDesignMc Destruction: 43,970
[09/09 22:36:53  10831s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1201089.1
[09/09 22:36:53  10831s] *** DrvOpt [finish] : cpu/real = 0:00:05.9/0:00:04.3 (1.4), totSession cpu/real = 3:00:31.2/23:57:23.1 (0.1), mem = 2556.4M
[09/09 22:36:53  10831s] 
[09/09 22:36:53  10831s] =============================================================================================
[09/09 22:36:53  10831s]  Step TAT Report for DrvOpt #1
[09/09 22:36:53  10831s] =============================================================================================
[09/09 22:36:53  10831s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 22:36:53  10831s] ---------------------------------------------------------------------------------------------
[09/09 22:36:53  10831s] [ SlackTraversorInit     ]      1   0:00:00.4  (   8.9 % )     0:00:00.4 /  0:00:00.4    1.0
[09/09 22:36:53  10831s] [ CellServerInit         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 22:36:53  10831s] [ LibAnalyzerInit        ]      2   0:00:00.6  (  12.3 % )     0:00:00.6 /  0:00:00.5    1.0
[09/09 22:36:53  10831s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 22:36:53  10831s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   8.3 % )     0:00:00.4 /  0:00:00.4    1.0
[09/09 22:36:53  10831s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   7.5 % )     0:00:00.6 /  0:00:00.8    1.3
[09/09 22:36:53  10831s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   3.1 % )     0:00:00.1 /  0:00:00.1    1.0
[09/09 22:36:53  10831s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.3
[09/09 22:36:53  10831s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 22:36:53  10831s] [ OptEval                ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.3
[09/09 22:36:53  10831s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 22:36:53  10831s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    2.6
[09/09 22:36:53  10831s] [ PostCommitDelayCalc    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 22:36:53  10831s] [ AAESlewUpdate          ]      1   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.1    1.2
[09/09 22:36:53  10831s] [ DrvFindVioNets         ]      2   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.6    6.4
[09/09 22:36:53  10831s] [ DrvComputeSummary      ]      2   0:00:00.7  (  14.6 % )     0:00:00.7 /  0:00:00.6    1.0
[09/09 22:36:53  10831s] [ ReportGlitchViolation  ]      1   0:00:00.1  (   2.8 % )     0:00:00.1 /  0:00:00.1    1.0
[09/09 22:36:53  10831s] [ MISC                   ]          0:00:01.7  (  37.3 % )     0:00:01.7 /  0:00:02.6    1.6
[09/09 22:36:53  10831s] ---------------------------------------------------------------------------------------------
[09/09 22:36:53  10831s]  DrvOpt #1 TOTAL                    0:00:04.5  ( 100.0 % )     0:00:04.5 /  0:00:06.2    1.4
[09/09 22:36:53  10831s] ---------------------------------------------------------------------------------------------
[09/09 22:36:53  10831s] 
[09/09 22:36:53  10831s] drv optimizer changes nothing and skips refinePlace
[09/09 22:36:53  10831s] End: GigaOpt DRV Optimization
[09/09 22:36:53  10831s] **optDesign ... cpu = 0:01:28, real = 0:00:40, mem = 2190.5M, totSessionCpu=3:00:31 **
[09/09 22:36:53  10831s] *info:
[09/09 22:36:53  10831s] **INFO: Completed fixing DRV (CPU Time = 0:00:06, Mem = 2373.37M).
[09/09 22:36:53  10831s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2373.4M
[09/09 22:36:53  10831s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.050, MEM:2373.4M
[09/09 22:36:54  10832s] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.10min real=0.08min mem=2373.4M)                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.729  |  0.043  |  1.592  | -2.729  |   N/A   |  6.810  |  0.325  |  1.019  |
|           TNS (ns):| -49.193 |  0.000  |  0.000  | -49.193 |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|   35    |    0    |    0    |   35    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.075   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.268%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:30, real = 0:00:41, mem = 2174.3M, totSessionCpu=3:00:33 **
[09/09 22:36:54  10834s]   DRV Snapshot: (REF)
[09/09 22:36:54  10834s]          Tran DRV: 0 (41)
[09/09 22:36:54  10834s]           Cap DRV: 128 (167)
[09/09 22:36:54  10834s]        Fanout DRV: 3 (182)
[09/09 22:36:54  10834s]            Glitch: 0 (0)
[09/09 22:36:54  10834s] *** Timing NOT met, worst failing slack is -2.729
[09/09 22:36:54  10834s] *** Check timing (0:00:00.0)
[09/09 22:36:54  10834s] Deleting Lib Analyzer.
[09/09 22:36:54  10834s] Begin: GigaOpt Optimization in WNS mode
[09/09 22:36:54  10834s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 8 -postRoute -usefulSkew -nativePathGroupFlow
[09/09 22:36:54  10834s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[09/09 22:36:54  10834s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/09 22:36:54  10834s] *info: 48 skip_routing nets excluded.
[09/09 22:36:54  10834s] Info: 48 io nets excluded
[09/09 22:36:54  10834s] Info: 243 clock nets excluded from IPO operation.
[09/09 22:36:54  10834s] End AAE Lib Interpolated Model. (MEM=2361.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 22:36:54  10834s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:00:34.3/23:57:24.6 (0.1), mem = 2361.8M
[09/09 22:36:54  10834s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1201089.2
[09/09 22:36:54  10834s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/09 22:36:54  10834s] ### Creating PhyDesignMc. totSessionCpu=3:00:34 mem=2361.8M
[09/09 22:36:54  10834s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/09 22:36:54  10834s] OPERPROF: Starting DPlace-Init at level 1, MEM:2361.8M
[09/09 22:36:54  10834s] #spOpts: N=130 mergeVia=F 
[09/09 22:36:54  10834s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2361.8M
[09/09 22:36:54  10834s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/09 22:36:54  10834s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.032, REAL:0.032, MEM:2361.8M
[09/09 22:36:54  10834s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2361.8MB).
[09/09 22:36:54  10834s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.077, REAL:0.078, MEM:2361.8M
[09/09 22:36:55  10834s] TotalInstCnt at PhyDesignMc Initialization: 43,970
[09/09 22:36:55  10834s] ### Creating PhyDesignMc, finished. totSessionCpu=3:00:35 mem=2363.3M
[09/09 22:36:55  10834s] **Info: Trial Route has Max Route Layer 15/7.
[09/09 22:36:55  10835s] **Info: Trial Route has Max Route Layer 15/7.
[09/09 22:36:55  10835s] 
[09/09 22:36:55  10835s] Creating Lib Analyzer ...
[09/09 22:36:55  10835s] **Info: Trial Route has Max Route Layer 15/7.
[09/09 22:36:55  10835s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[09/09 22:36:55  10835s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[09/09 22:36:55  10835s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[09/09 22:36:55  10835s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[09/09 22:36:55  10835s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[09/09 22:36:55  10835s] 
[09/09 22:36:55  10835s] {RT default_rc_corner 0 5 5 0}
[09/09 22:36:55  10835s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=3:00:36 mem=2363.3M
[09/09 22:36:55  10835s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=3:00:36 mem=2363.3M
[09/09 22:36:55  10835s] Creating Lib Analyzer, finished. 
[09/09 22:36:58  10837s] *info: 4 don't touch nets excluded
[09/09 22:36:58  10837s] *info: 48 io nets excluded
[09/09 22:36:58  10837s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/09 22:36:58  10837s] *info: 243 clock nets excluded
[09/09 22:36:58  10837s] *info: 2 special nets excluded.
[09/09 22:36:58  10837s] *info: 48 skip_routing nets excluded.
[09/09 22:36:58  10837s] *info: 32 multi-driver nets excluded.
[09/09 22:36:58  10837s] *info: 1357 no-driver nets excluded.
[09/09 22:37:00  10839s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.1201089.1
[09/09 22:37:00  10839s] PathGroup :  in2out  TargetSlack : 0 
[09/09 22:37:00  10839s] PathGroup :  in2reg  TargetSlack : 0 
[09/09 22:37:00  10839s] PathGroup :  mem2reg  TargetSlack : 0 
[09/09 22:37:00  10839s] PathGroup :  reg2mem  TargetSlack : 0 
[09/09 22:37:00  10839s] PathGroup :  reg2out  TargetSlack : 0 
[09/09 22:37:00  10839s] PathGroup :  reg2reg  TargetSlack : 0 
[09/09 22:37:00  10840s] ** GigaOpt Optimizer WNS Slack -2.729 TNS Slack -49.193 Density 61.27
[09/09 22:37:00  10840s] Optimizer WNS Pass 0
[09/09 22:37:00  10840s] OptDebug: Start of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS -2.729 TNS -49.193; mem2reg* WNS 0.325 TNS 0.000; reg2mem* WNS 1.019 TNS 0.000; reg2reg* WNS 0.043 TNS 0.000; HEPG WNS 0.043 TNS 0.000; all paths WNS -2.729 TNS -49.193
[09/09 22:37:00  10840s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[09/09 22:37:00  10840s] Info: End MT loop @oiCellDelayCachingJob.
[09/09 22:37:00  10840s] Active Path Group: in2out in2reg reg2out default 
[09/09 22:37:01  10840s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/09 22:37:01  10840s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/09 22:37:01  10840s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/09 22:37:01  10840s] |  -2.729|   -2.729| -49.193|  -49.193|    61.27%|   0:00:01.0| 2611.7M|func_view_wc|  reg2out| status_o                                           |
[09/09 22:37:02  10847s] Starting generalSmallTnsOpt
[09/09 22:37:02  10847s] Ending generalSmallTnsOpt End
[09/09 22:37:02  10847s] |  -2.718|   -2.718| -49.182|  -49.182|    61.28%|   0:00:01.0| 3076.5M|func_view_wc|  reg2out| status_o                                           |
[09/09 22:37:02  10847s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/09 22:37:02  10847s] 
[09/09 22:37:02  10847s] *** Finish Core Optimize Step (cpu=0:00:07.3 real=0:00:02.0 mem=3076.5M) ***
[09/09 22:37:02  10847s] 
[09/09 22:37:02  10847s] *** Finished Optimize Step Cumulative (cpu=0:00:07.3 real=0:00:02.0 mem=3076.5M) ***
[09/09 22:37:02  10847s] OptDebug: End of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS -2.718 TNS -49.182; mem2reg* WNS 0.325 TNS 0.000; reg2mem* WNS 1.019 TNS 0.000; reg2reg* WNS 0.029 TNS 0.000; HEPG WNS 0.029 TNS 0.000; all paths WNS -2.718 TNS -49.182
[09/09 22:37:02  10847s] ** GigaOpt Optimizer WNS Slack -2.718 TNS Slack -49.182 Density 61.28
[09/09 22:37:02  10847s] Update Timing Windows (Threshold 0.038) ...
[09/09 22:37:03  10847s] Re Calculate Delays on 2 Nets
[09/09 22:37:03  10847s] 
[09/09 22:37:03  10847s] *** Finish Post Route Setup Fixing (cpu=0:00:08.0 real=0:00:03.0 mem=3076.5M) ***
[09/09 22:37:03  10847s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.1201089.1
[09/09 22:37:03  10848s] TotalInstCnt at PhyDesignMc Destruction: 43,981
[09/09 22:37:03  10848s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1201089.2
[09/09 22:37:03  10848s] *** SetupOpt [finish] : cpu/real = 0:00:13.9/0:00:08.2 (1.7), totSession cpu/real = 3:00:48.2/23:57:32.8 (0.1), mem = 2867.0M
[09/09 22:37:03  10848s] 
[09/09 22:37:03  10848s] =============================================================================================
[09/09 22:37:03  10848s]  Step TAT Report for WnsOpt #1
[09/09 22:37:03  10848s] =============================================================================================
[09/09 22:37:03  10848s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 22:37:03  10848s] ---------------------------------------------------------------------------------------------
[09/09 22:37:03  10848s] [ SlackTraversorInit     ]      1   0:00:00.3  (   3.8 % )     0:00:00.3 /  0:00:00.3    1.0
[09/09 22:37:03  10848s] [ LibAnalyzerInit        ]      1   0:00:00.4  (   4.8 % )     0:00:00.4 /  0:00:00.4    1.0
[09/09 22:37:03  10848s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 22:37:03  10848s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   4.9 % )     0:00:00.4 /  0:00:00.4    1.0
[09/09 22:37:03  10848s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   3.2 % )     0:00:00.3 /  0:00:00.4    1.6
[09/09 22:37:03  10848s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 22:37:03  10848s] [ TransformInit          ]      1   0:00:03.1  (  37.6 % )     0:00:03.5 /  0:00:03.5    1.0
[09/09 22:37:03  10848s] [ SpefRCNetCheck         ]      1   0:00:01.2  (  15.1 % )     0:00:01.2 /  0:00:01.2    1.0
[09/09 22:37:03  10848s] [ SmallTnsOpt            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.3
[09/09 22:37:03  10848s] [ OptSingleIteration     ]      9   0:00:00.0  (   0.3 % )     0:00:01.7 /  0:00:07.0    4.1
[09/09 22:37:03  10848s] [ OptGetWeight           ]      9   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.4
[09/09 22:37:03  10848s] [ OptEval                ]      9   0:00:01.2  (  14.7 % )     0:00:01.2 /  0:00:05.6    4.7
[09/09 22:37:03  10848s] [ OptCommit              ]      9   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.1    1.3
[09/09 22:37:03  10848s] [ IncrTimingUpdate       ]     11   0:00:00.3  (   3.4 % )     0:00:00.3 /  0:00:01.0    3.4
[09/09 22:37:03  10848s] [ PostCommitDelayCalc    ]     10   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.1    2.8
[09/09 22:37:03  10848s] [ AAESlewUpdate          ]      1   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.0
[09/09 22:37:03  10848s] [ SetupOptGetWorkingSet  ]     25   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.3    2.5
[09/09 22:37:03  10848s] [ SetupOptGetActiveNode  ]     25   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 22:37:03  10848s] [ SetupOptSlackGraph     ]      9   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 22:37:03  10848s] [ MISC                   ]          0:00:00.6  (   7.9 % )     0:00:00.6 /  0:00:00.9    1.3
[09/09 22:37:03  10848s] ---------------------------------------------------------------------------------------------
[09/09 22:37:03  10848s]  WnsOpt #1 TOTAL                    0:00:08.2  ( 100.0 % )     0:00:08.2 /  0:00:13.9    1.7
[09/09 22:37:03  10848s] ---------------------------------------------------------------------------------------------
[09/09 22:37:03  10848s] 
[09/09 22:37:03  10848s] Running refinePlace -preserveRouting true -hardFence false
[09/09 22:37:03  10848s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2867.0M
[09/09 22:37:03  10848s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2867.0M
[09/09 22:37:03  10848s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2867.0M
[09/09 22:37:03  10848s] #spOpts: N=130 
[09/09 22:37:03  10848s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2867.0M
[09/09 22:37:03  10848s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/09 22:37:03  10848s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.065, REAL:0.066, MEM:2867.0M
[09/09 22:37:03  10848s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2867.0MB).
[09/09 22:37:03  10848s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.123, REAL:0.125, MEM:2867.0M
[09/09 22:37:03  10848s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.124, REAL:0.125, MEM:2867.0M
[09/09 22:37:03  10848s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1201089.1
[09/09 22:37:03  10848s] OPERPROF:   Starting RefinePlace at level 2, MEM:2867.0M
[09/09 22:37:03  10848s] *** Starting refinePlace (3:00:48 mem=2867.0M) ***
[09/09 22:37:03  10848s] Total net bbox length = 1.814e+06 (8.977e+05 9.162e+05) (ext = 3.889e+04)
[09/09 22:37:03  10848s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2867.0M
[09/09 22:37:03  10848s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.003, REAL:0.003, MEM:2867.0M
[09/09 22:37:03  10848s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2867.0M
[09/09 22:37:03  10848s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.003, REAL:0.003, MEM:2867.0M
[09/09 22:37:03  10848s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2867.0M
[09/09 22:37:03  10848s] Starting refinePlace ...
[09/09 22:37:03  10848s]   Spread Effort: high, post-route mode, useDDP on.
[09/09 22:37:03  10848s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2867.0MB) @(3:00:48 - 3:00:49).
[09/09 22:37:03  10848s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/09 22:37:03  10848s] wireLenOptFixPriorityInst 5271 inst fixed
[09/09 22:37:03  10848s] 
[09/09 22:37:03  10848s] Running Spiral MT with 8 threads  fetchWidth=225 
[09/09 22:37:04  10850s] Move report: legalization moves 17 insts, mean move: 6.28 um, max move: 13.86 um
[09/09 22:37:04  10850s] 	Max move on inst (i_croc_soc/i_croc/i_gpio/ictc_preCTS_FE_RC_6175_0): (478.08, 1164.48) --> (468.00, 1160.70)
[09/09 22:37:04  10850s] [CPU] RefinePlace/Legalization (cpu=0:00:01.7, real=0:00:01.0, mem=2867.0MB) @(3:00:49 - 3:00:50).
[09/09 22:37:04  10850s] Move report: Detail placement moves 17 insts, mean move: 6.28 um, max move: 13.86 um
[09/09 22:37:04  10850s] 	Max move on inst (i_croc_soc/i_croc/i_gpio/ictc_preCTS_FE_RC_6175_0): (478.08, 1164.48) --> (468.00, 1160.70)
[09/09 22:37:04  10850s] 	Runtime: CPU: 0:00:01.9 REAL: 0:00:01.0 MEM: 2867.0MB
[09/09 22:37:04  10850s] Statistics of distance of Instance movement in refine placement:
[09/09 22:37:04  10850s]   maximum (X+Y) =        13.86 um
[09/09 22:37:04  10850s]   inst (i_croc_soc/i_croc/i_gpio/ictc_preCTS_FE_RC_6175_0) with max move: (478.08, 1164.48) -> (468, 1160.7)
[09/09 22:37:04  10850s]   mean    (X+Y) =         6.28 um
[09/09 22:37:04  10850s] Summary Report:
[09/09 22:37:04  10850s] Instances move: 17 (out of 43765 movable)
[09/09 22:37:04  10850s] Instances flipped: 0
[09/09 22:37:04  10850s] Mean displacement: 6.28 um
[09/09 22:37:04  10850s] Max displacement: 13.86 um (Instance: i_croc_soc/i_croc/i_gpio/ictc_preCTS_FE_RC_6175_0) (478.08, 1164.48) -> (468, 1160.7)
[09/09 22:37:04  10850s] 	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_nand2_2
[09/09 22:37:04  10850s] Total instances moved : 17
[09/09 22:37:04  10850s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.903, REAL:1.277, MEM:2867.0M
[09/09 22:37:04  10850s] Total net bbox length = 1.814e+06 (8.977e+05 9.163e+05) (ext = 3.889e+04)
[09/09 22:37:04  10850s] Runtime: CPU: 0:00:02.0 REAL: 0:00:01.0 MEM: 2867.0MB
[09/09 22:37:04  10850s] [CPU] RefinePlace/total (cpu=0:00:02.0, real=0:00:01.0, mem=2867.0MB) @(3:00:48 - 3:00:50).
[09/09 22:37:04  10850s] *** Finished refinePlace (3:00:50 mem=2867.0M) ***
[09/09 22:37:04  10850s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1201089.1
[09/09 22:37:04  10850s] OPERPROF:   Finished RefinePlace at level 2, CPU:2.032, REAL:1.407, MEM:2867.0M
[09/09 22:37:04  10850s] OPERPROF: Finished RefinePlace2 at level 1, CPU:2.356, REAL:1.577, MEM:2867.0M
[09/09 22:37:04  10850s] End: GigaOpt Optimization in WNS mode
[09/09 22:37:04  10850s] Skipping post route harden opt
[09/09 22:37:04  10850s] Deleting Lib Analyzer.
[09/09 22:37:04  10850s] Begin: GigaOpt Optimization in TNS mode
[09/09 22:37:04  10850s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[09/09 22:37:04  10850s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/09 22:37:04  10850s] *info: 48 skip_routing nets excluded.
[09/09 22:37:04  10850s] Info: 48 io nets excluded
[09/09 22:37:05  10850s] Info: 243 clock nets excluded from IPO operation.
[09/09 22:37:05  10850s] End AAE Lib Interpolated Model. (MEM=2499.03 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 22:37:05  10850s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:00:50.9/23:57:34.7 (0.1), mem = 2499.0M
[09/09 22:37:05  10850s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1201089.3
[09/09 22:37:05  10850s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/09 22:37:05  10850s] ### Creating PhyDesignMc. totSessionCpu=3:00:51 mem=2499.0M
[09/09 22:37:05  10850s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/09 22:37:05  10850s] OPERPROF: Starting DPlace-Init at level 1, MEM:2499.0M
[09/09 22:37:05  10850s] #spOpts: N=130 
[09/09 22:37:05  10850s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2499.0M
[09/09 22:37:05  10850s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/09 22:37:05  10851s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.048, REAL:0.048, MEM:2499.0M
[09/09 22:37:05  10851s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2499.0MB).
[09/09 22:37:05  10851s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.094, REAL:0.095, MEM:2499.0M
[09/09 22:37:05  10851s] TotalInstCnt at PhyDesignMc Initialization: 43,981
[09/09 22:37:05  10851s] ### Creating PhyDesignMc, finished. totSessionCpu=3:00:51 mem=2499.0M
[09/09 22:37:05  10851s] **Info: Trial Route has Max Route Layer 15/7.
[09/09 22:37:05  10851s] **Info: Trial Route has Max Route Layer 15/7.
[09/09 22:37:05  10851s] 
[09/09 22:37:05  10851s] Creating Lib Analyzer ...
[09/09 22:37:05  10851s] **Info: Trial Route has Max Route Layer 15/7.
[09/09 22:37:05  10851s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[09/09 22:37:05  10851s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[09/09 22:37:05  10851s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[09/09 22:37:05  10851s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[09/09 22:37:05  10851s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[09/09 22:37:05  10851s] 
[09/09 22:37:05  10851s] {RT default_rc_corner 0 5 5 0}
[09/09 22:37:05  10851s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=3:00:52 mem=2501.0M
[09/09 22:37:05  10851s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=3:00:52 mem=2501.0M
[09/09 22:37:05  10851s] Creating Lib Analyzer, finished. 
[09/09 22:37:08  10854s] *info: 4 don't touch nets excluded
[09/09 22:37:08  10854s] *info: 48 io nets excluded
[09/09 22:37:08  10854s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/09 22:37:08  10854s] *info: 243 clock nets excluded
[09/09 22:37:08  10854s] *info: 2 special nets excluded.
[09/09 22:37:08  10854s] *info: 48 skip_routing nets excluded.
[09/09 22:37:08  10854s] *info: 32 multi-driver nets excluded.
[09/09 22:37:08  10854s] *info: 1357 no-driver nets excluded.
[09/09 22:37:10  10856s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.1201089.2
[09/09 22:37:10  10856s] PathGroup :  in2out  TargetSlack : 0 
[09/09 22:37:10  10856s] PathGroup :  in2reg  TargetSlack : 0 
[09/09 22:37:10  10856s] PathGroup :  mem2reg  TargetSlack : 0 
[09/09 22:37:10  10856s] PathGroup :  reg2mem  TargetSlack : 0 
[09/09 22:37:10  10856s] PathGroup :  reg2out  TargetSlack : 0 
[09/09 22:37:10  10856s] PathGroup :  reg2reg  TargetSlack : 0 
[09/09 22:37:10  10856s] ** GigaOpt Optimizer WNS Slack -2.718 TNS Slack -49.182 Density 61.28
[09/09 22:37:10  10856s] Optimizer TNS Opt
[09/09 22:37:10  10856s] OptDebug: Start of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -2.718 TNS -49.182; mem2reg* WNS 0.325 TNS 0.000; reg2mem* WNS 1.019 TNS 0.000; reg2reg* WNS 0.029 TNS 0.000; HEPG WNS 0.029 TNS 0.000; all paths WNS -2.718 TNS -49.182
[09/09 22:37:11  10857s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[09/09 22:37:11  10857s] Info: End MT loop @oiCellDelayCachingJob.
[09/09 22:37:11  10857s] Active Path Group: in2out in2reg reg2out default 
[09/09 22:37:11  10857s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/09 22:37:11  10857s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/09 22:37:11  10857s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/09 22:37:11  10857s] |  -2.718|   -2.718| -49.182|  -49.182|    61.28%|   0:00:00.0| 2710.5M|func_view_wc|  reg2out| status_o                                           |
[09/09 22:37:11  10857s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p_en of receiver instance pad_gpio8_io due to abnormally high total capacitance of next stage with net FE_OFN11920_0717. Using RIP based failure criteria instead. 
[09/09 22:37:11  10857s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p_en of receiver instance pad_gpio8_io due to abnormally high total capacitance of next stage with net FE_OFN11920_0717. Using RIP based failure criteria instead. 
[09/09 22:37:11  10857s] Dumping Information for Job 27 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p_en of receiver instance pad_gpio8_io due to abnormally high total capacitance of next stage with net FE_OFN11920_0717. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p_en of receiver instance pad_gpio8_io due to abnormally high total capacitance of next stage with net FE_OFN11920_0717. Using RIP based failure criteria instead. 
 
[09/09 22:37:11  10857s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_17_. Using RIP based failure criteria instead. 
[09/09 22:37:11  10857s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_17_. Using RIP based failure criteria instead. 
[09/09 22:37:11  10857s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_22_. Using RIP based failure criteria instead. 
[09/09 22:37:11  10857s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_23_. Using RIP based failure criteria instead. 
[09/09 22:37:11  10857s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_23_. Using RIP based failure criteria instead. 
[09/09 22:37:11  10857s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_22_. Using RIP based failure criteria instead. 
[09/09 22:37:11  10857s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_21_. Using RIP based failure criteria instead. 
[09/09 22:37:11  10857s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_18_. Using RIP based failure criteria instead. 
[09/09 22:37:11  10857s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_18_. Using RIP based failure criteria instead. 
[09/09 22:37:11  10857s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_26_. Using RIP based failure criteria instead. 
[09/09 22:37:11  10857s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_25_. Using RIP based failure criteria instead. 
[09/09 22:37:11  10857s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_25_. Using RIP based failure criteria instead. 
[09/09 22:37:11  10857s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p_en of receiver instance pad_gpio22_io due to abnormally high total capacitance of next stage with net FE_OFN12064_0701. Using RIP based failure criteria instead. 
[09/09 22:37:11  10857s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p_en of receiver instance pad_gpio22_io due to abnormally high total capacitance of next stage with net FE_OFN12064_0701. Using RIP based failure criteria instead. 
[09/09 22:37:11  10857s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p_en of receiver instance pad_gpio17_io due to abnormally high total capacitance of next stage with net FE_OFN11931_0695. Using RIP based failure criteria instead. 
[09/09 22:37:11  10857s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p_en of receiver instance pad_gpio17_io due to abnormally high total capacitance of next stage with net FE_OFN11931_0695. Using RIP based failure criteria instead. 
[09/09 22:37:11  10857s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p_en of receiver instance pad_gpio22_io due to abnormally high total capacitance of next stage with net FE_OFN12064_0701. Using RIP based failure criteria instead. 
[09/09 22:37:11  10857s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p_en of receiver instance pad_gpio22_io due to abnormally high total capacitance of next stage with net FE_OFN12064_0701. Using RIP based failure criteria instead. 
[09/09 22:37:11  10857s] Dumping Information for Job 75 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_18_. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_18_. Using RIP based failure criteria instead. 
 
[09/09 22:37:11  10857s] Dumping Information for Job 77 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_21_. Using RIP based failure criteria instead. 
 
[09/09 22:37:11  10857s] Dumping Information for Job 82 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_17_. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_17_. Using RIP based failure criteria instead. 
 
[09/09 22:37:11  10857s] Dumping Information for Job 86 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_22_. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_22_. Using RIP based failure criteria instead. 
 
[09/09 22:37:11  10857s] Dumping Information for Job 90 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p_en of receiver instance pad_gpio22_io due to abnormally high total capacitance of next stage with net FE_OFN12064_0701. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p_en of receiver instance pad_gpio22_io due to abnormally high total capacitance of next stage with net FE_OFN12064_0701. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p_en of receiver instance pad_gpio22_io due to abnormally high total capacitance of next stage with net FE_OFN12064_0701. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p_en of receiver instance pad_gpio22_io due to abnormally high total capacitance of next stage with net FE_OFN12064_0701. Using RIP based failure criteria instead. 
 
[09/09 22:37:11  10857s] Dumping Information for Job 91 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_23_. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_23_. Using RIP based failure criteria instead. 
 
[09/09 22:37:11  10857s] Dumping Information for Job 92 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p_en of receiver instance pad_gpio17_io due to abnormally high total capacitance of next stage with net FE_OFN11931_0695. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p_en of receiver instance pad_gpio17_io due to abnormally high total capacitance of next stage with net FE_OFN11931_0695. Using RIP based failure criteria instead. 
 
[09/09 22:37:11  10857s] Dumping Information for Job 96 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_26_. Using RIP based failure criteria instead. 
 
[09/09 22:37:11  10857s] Dumping Information for Job 97 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_25_. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_25_. Using RIP based failure criteria instead. 
 
[09/09 22:37:11  10857s] |  -2.718|   -2.718| -49.182|  -49.182|    61.28%|   0:00:00.0| 3049.2M|func_view_wc|  reg2out| gpio20_io                                          |
[09/09 22:37:11  10858s] |  -2.718|   -2.718| -49.182|  -49.182|    61.28%|   0:00:00.0| 3049.2M|func_view_wc|  reg2out| gpio3_io                                           |
[09/09 22:37:11  10858s] |  -2.718|   -2.718| -49.182|  -49.182|    61.28%|   0:00:00.0| 3049.2M|func_view_wc|  reg2out| status_o                                           |
[09/09 22:37:11  10858s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/09 22:37:11  10858s] 
[09/09 22:37:11  10858s] *** Finish Core Optimize Step (cpu=0:00:01.2 real=0:00:00.0 mem=3049.2M) ***
[09/09 22:37:11  10858s] 
[09/09 22:37:11  10858s] *** Finished Optimize Step Cumulative (cpu=0:00:01.2 real=0:00:00.0 mem=3049.2M) ***
[09/09 22:37:11  10858s] OptDebug: End of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -2.718 TNS -49.182; mem2reg* WNS 0.325 TNS 0.000; reg2mem* WNS 1.019 TNS 0.000; reg2reg* WNS 0.029 TNS 0.000; HEPG WNS 0.029 TNS 0.000; all paths WNS -2.718 TNS -49.182
[09/09 22:37:11  10858s] ** GigaOpt Optimizer WNS Slack -2.718 TNS Slack -49.182 Density 61.28
[09/09 22:37:11  10858s] Update Timing Windows (Threshold 0.038) ...
[09/09 22:37:11  10858s] Re Calculate Delays on 0 Nets
[09/09 22:37:11  10858s] 
[09/09 22:37:11  10858s] *** Finish Post Route Setup Fixing (cpu=0:00:02.0 real=0:00:01.0 mem=3049.2M) ***
[09/09 22:37:11  10858s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.1201089.2
[09/09 22:37:11  10858s] TotalInstCnt at PhyDesignMc Destruction: 43,981
[09/09 22:37:11  10858s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1201089.3
[09/09 22:37:11  10858s] *** SetupOpt [finish] : cpu/real = 0:00:07.8/0:00:06.8 (1.1), totSession cpu/real = 3:00:58.7/23:57:41.5 (0.1), mem = 2839.8M
[09/09 22:37:11  10858s] 
[09/09 22:37:11  10858s] =============================================================================================
[09/09 22:37:11  10858s]  Step TAT Report for TnsOpt #1
[09/09 22:37:11  10858s] =============================================================================================
[09/09 22:37:11  10858s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 22:37:11  10858s] ---------------------------------------------------------------------------------------------
[09/09 22:37:11  10858s] [ SlackTraversorInit     ]      1   0:00:00.4  (   6.0 % )     0:00:00.4 /  0:00:00.4    1.0
[09/09 22:37:11  10858s] [ LibAnalyzerInit        ]      1   0:00:00.3  (   4.5 % )     0:00:00.3 /  0:00:00.3    1.0
[09/09 22:37:11  10858s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 22:37:11  10858s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   4.2 % )     0:00:00.3 /  0:00:00.3    1.1
[09/09 22:37:11  10858s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   4.2 % )     0:00:00.3 /  0:00:00.5    1.6
[09/09 22:37:11  10858s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 22:37:11  10858s] [ TransformInit          ]      1   0:00:03.5  (  50.7 % )     0:00:03.8 /  0:00:03.7    1.0
[09/09 22:37:11  10858s] [ SpefRCNetCheck         ]      1   0:00:01.0  (  14.2 % )     0:00:01.0 /  0:00:01.0    1.0
[09/09 22:37:11  10858s] [ OptSingleIteration     ]     28   0:00:00.0  (   0.1 % )     0:00:00.3 /  0:00:00.9    3.1
[09/09 22:37:11  10858s] [ OptGetWeight           ]     28   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.6
[09/09 22:37:11  10858s] [ OptEval                ]     28   0:00:00.2  (   3.2 % )     0:00:00.2 /  0:00:00.8    3.6
[09/09 22:37:11  10858s] [ OptCommit              ]     28   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 22:37:11  10858s] [ IncrTimingUpdate       ]     46   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 22:37:11  10858s] [ PostCommitDelayCalc    ]     28   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 22:37:11  10858s] [ AAESlewUpdate          ]      1   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    0.9
[09/09 22:37:11  10858s] [ SetupOptGetWorkingSet  ]     28   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.1    1.7
[09/09 22:37:11  10858s] [ SetupOptGetActiveNode  ]     28   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 22:37:11  10858s] [ SetupOptSlackGraph     ]     28   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    3.8
[09/09 22:37:11  10858s] [ MISC                   ]          0:00:00.7  (  10.0 % )     0:00:00.7 /  0:00:00.9    1.3
[09/09 22:37:11  10858s] ---------------------------------------------------------------------------------------------
[09/09 22:37:11  10858s]  TnsOpt #1 TOTAL                    0:00:06.8  ( 100.0 % )     0:00:06.8 /  0:00:07.8    1.1
[09/09 22:37:11  10858s] ---------------------------------------------------------------------------------------------
[09/09 22:37:11  10858s] 
[09/09 22:37:11  10858s] Running refinePlace -preserveRouting true -hardFence false
[09/09 22:37:11  10858s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2839.8M
[09/09 22:37:11  10858s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2839.8M
[09/09 22:37:11  10858s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2839.8M
[09/09 22:37:11  10858s] #spOpts: N=130 
[09/09 22:37:11  10858s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2839.8M
[09/09 22:37:11  10858s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/09 22:37:11  10858s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.077, REAL:0.078, MEM:2839.8M
[09/09 22:37:11  10858s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2839.8MB).
[09/09 22:37:11  10858s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.148, REAL:0.149, MEM:2839.8M
[09/09 22:37:11  10858s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.148, REAL:0.150, MEM:2839.8M
[09/09 22:37:11  10858s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1201089.2
[09/09 22:37:11  10858s] OPERPROF:   Starting RefinePlace at level 2, MEM:2839.8M
[09/09 22:37:11  10858s] *** Starting refinePlace (3:00:59 mem=2839.8M) ***
[09/09 22:37:12  10858s] Total net bbox length = 1.814e+06 (8.977e+05 9.163e+05) (ext = 3.889e+04)
[09/09 22:37:12  10858s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2839.8M
[09/09 22:37:12  10858s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.005, REAL:0.005, MEM:2839.8M
[09/09 22:37:12  10859s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2839.8M
[09/09 22:37:12  10859s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.005, REAL:0.005, MEM:2839.8M
[09/09 22:37:12  10859s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2839.8M
[09/09 22:37:12  10859s] Starting refinePlace ...
[09/09 22:37:12  10859s]   Spread Effort: high, post-route mode, useDDP on.
[09/09 22:37:12  10859s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=2839.8MB) @(3:00:59 - 3:00:59).
[09/09 22:37:12  10859s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/09 22:37:12  10859s] wireLenOptFixPriorityInst 5271 inst fixed
[09/09 22:37:12  10859s] 
[09/09 22:37:12  10859s] Running Spiral MT with 8 threads  fetchWidth=225 
[09/09 22:37:13  10861s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/09 22:37:13  10861s] [CPU] RefinePlace/Legalization (cpu=0:00:01.8, real=0:00:01.0, mem=2839.8MB) @(3:00:59 - 3:01:01).
[09/09 22:37:13  10861s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/09 22:37:13  10861s] 	Runtime: CPU: 0:00:02.1 REAL: 0:00:01.0 MEM: 2839.8MB
[09/09 22:37:13  10861s] Statistics of distance of Instance movement in refine placement:
[09/09 22:37:13  10861s]   maximum (X+Y) =         0.00 um
[09/09 22:37:13  10861s]   mean    (X+Y) =         0.00 um
[09/09 22:37:13  10861s] Summary Report:
[09/09 22:37:13  10861s] Instances move: 0 (out of 43765 movable)
[09/09 22:37:13  10861s] Instances flipped: 0
[09/09 22:37:13  10861s] Mean displacement: 0.00 um
[09/09 22:37:13  10861s] Max displacement: 0.00 um 
[09/09 22:37:13  10861s] Total instances moved : 0
[09/09 22:37:13  10861s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:2.070, REAL:1.444, MEM:2839.8M
[09/09 22:37:13  10861s] Total net bbox length = 1.814e+06 (8.977e+05 9.163e+05) (ext = 3.889e+04)
[09/09 22:37:13  10861s] Runtime: CPU: 0:00:02.2 REAL: 0:00:02.0 MEM: 2839.8MB
[09/09 22:37:13  10861s] [CPU] RefinePlace/total (cpu=0:00:02.2, real=0:00:02.0, mem=2839.8MB) @(3:00:59 - 3:01:01).
[09/09 22:37:13  10861s] *** Finished refinePlace (3:01:01 mem=2839.8M) ***
[09/09 22:37:13  10861s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1201089.2
[09/09 22:37:13  10861s] OPERPROF:   Finished RefinePlace at level 2, CPU:2.241, REAL:1.616, MEM:2839.8M
[09/09 22:37:13  10861s] OPERPROF: Finished RefinePlace2 at level 1, CPU:2.619, REAL:1.817, MEM:2839.8M
[09/09 22:37:13  10861s] End: GigaOpt Optimization in TNS mode
[09/09 22:37:13  10861s]   Timing Snapshot: (REF)
[09/09 22:37:13  10861s]      Weighted WNS: -0.097
[09/09 22:37:13  10861s]       All  PG WNS: -2.718
[09/09 22:37:13  10861s]       High PG WNS: 0.000
[09/09 22:37:13  10861s]       All  PG TNS: -49.182
[09/09 22:37:13  10861s]       High PG TNS: 0.000
[09/09 22:37:13  10861s]    Category Slack: { [L, -2.718] [H, 0.325] [H, 1.019] [H, 0.029] }
[09/09 22:37:13  10861s] 
[09/09 22:37:14  10861s] Running postRoute recovery in preEcoRoute mode
[09/09 22:37:14  10861s] **optDesign ... cpu = 0:01:59, real = 0:01:01, mem = 2213.2M, totSessionCpu=3:01:02 **
[09/09 22:37:14  10862s]   DRV Snapshot: (TGT)
[09/09 22:37:14  10862s]          Tran DRV: 0 (41)
[09/09 22:37:14  10862s]           Cap DRV: 128 (167)
[09/09 22:37:14  10862s]        Fanout DRV: 3 (182)
[09/09 22:37:14  10862s]            Glitch: 0 (0)
[09/09 22:37:14  10862s] Checking DRV degradation...
[09/09 22:37:14  10862s] 
[09/09 22:37:14  10862s] Recovery Manager:
[09/09 22:37:14  10862s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[09/09 22:37:14  10862s]      Cap DRV degradation : 0 (128 -> 128, Margin 10) - Skip
[09/09 22:37:14  10862s]   Fanout DRV degradation : 0 (3 -> 3, Margin 10) - Skip
[09/09 22:37:14  10862s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[09/09 22:37:14  10862s] 
[09/09 22:37:14  10862s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[09/09 22:37:14  10862s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:00, mem=2507.34M, totSessionCpu=3:01:03).
[09/09 22:37:14  10862s] **optDesign ... cpu = 0:02:00, real = 0:01:01, mem = 2212.3M, totSessionCpu=3:01:03 **
[09/09 22:37:14  10862s] 
[09/09 22:37:14  10863s]   DRV Snapshot: (REF)
[09/09 22:37:14  10863s]          Tran DRV: 0 (41)
[09/09 22:37:14  10863s]           Cap DRV: 128 (167)
[09/09 22:37:14  10863s]        Fanout DRV: 3 (182)
[09/09 22:37:14  10863s]            Glitch: 0 (0)
[09/09 22:37:14  10863s] Skipping post route harden opt
[09/09 22:37:15  10863s] ### Creating LA Mngr. totSessionCpu=3:01:04 mem=2507.3M
[09/09 22:37:15  10863s] ### Creating LA Mngr, finished. totSessionCpu=3:01:04 mem=2507.3M
[09/09 22:37:15  10864s] Default Rule : ""
[09/09 22:37:15  10864s] Non Default Rules : "ndr_1w2s" "ndr_3w3s" "ndr_2w2s"
[09/09 22:37:15  10864s] Worst Slack : 0.029 ns
[09/09 22:37:15  10864s] 
[09/09 22:37:15  10864s] Start Layer Assignment ...
[09/09 22:37:15  10864s] WNS(0.029ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)
[09/09 22:37:15  10864s] 
[09/09 22:37:15  10864s] Select 0 cadidates out of 50825.
[09/09 22:37:15  10864s] No critical nets selected. Skipped !
[09/09 22:37:15  10864s] GigaOpt: setting up router preferences
[09/09 22:37:15  10864s] GigaOpt: 67 nets assigned router directives
[09/09 22:37:15  10864s] 
[09/09 22:37:15  10864s] Start Assign Priority Nets ...
[09/09 22:37:15  10864s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[09/09 22:37:15  10864s] Existing Priority Nets 0 (0.0%)
[09/09 22:37:15  10864s] Total Assign Priority Nets 1129 (2.2%)
[09/09 22:37:15  10864s] ### Creating LA Mngr. totSessionCpu=3:01:05 mem=2507.3M
[09/09 22:37:15  10864s] ### Creating LA Mngr, finished. totSessionCpu=3:01:05 mem=2507.3M
[09/09 22:37:16  10864s] Default Rule : ""
[09/09 22:37:16  10864s] Non Default Rules : "ndr_1w2s" "ndr_3w3s" "ndr_2w2s"
[09/09 22:37:16  10865s] Worst Slack : -2.718 ns
[09/09 22:37:16  10865s] 
[09/09 22:37:16  10865s] Start Layer Assignment ...
[09/09 22:37:16  10865s] WNS(-2.718ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)
[09/09 22:37:16  10865s] 
[09/09 22:37:16  10865s] Select 123 cadidates out of 50825.
[09/09 22:37:16  10865s] Total Assign Layers on 2 Nets (cpu 0:00:00.7).
[09/09 22:37:16  10865s] GigaOpt: setting up router preferences
[09/09 22:37:16  10865s] GigaOpt: 49 nets assigned router directives
[09/09 22:37:16  10865s] 
[09/09 22:37:16  10865s] Start Assign Priority Nets ...
[09/09 22:37:16  10865s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[09/09 22:37:16  10865s] Existing Priority Nets 0 (0.0%)
[09/09 22:37:16  10865s] Total Assign Priority Nets 1319 (2.6%)
[09/09 22:37:16  10865s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2573.3M
[09/09 22:37:16  10865s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.048, REAL:0.049, MEM:2573.3M
[09/09 22:37:17  10867s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.718  |  0.029  |  1.592  | -2.718  |   N/A   |  6.810  |  0.325  |  1.019  |
|           TNS (ns):| -49.182 |  0.000  |  0.000  | -49.182 |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|   35    |    0    |    0    |   35    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.075   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.276%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:02:04, real = 0:01:04, mem = 2149.4M, totSessionCpu=3:01:07 **
[09/09 22:37:17  10867s] -routeWithEco false                       # bool, default=false
[09/09 22:37:17  10867s] -routeWithEco true                        # bool, default=false, user setting
[09/09 22:37:17  10867s] -routeSelectedNetOnly false               # bool, default=false
[09/09 22:37:17  10867s] -routeWithTimingDriven true               # bool, default=false, user setting
[09/09 22:37:17  10867s] -routeWithTimingDriven false              # bool, default=false
[09/09 22:37:17  10867s] -routeWithSiDriven true                   # bool, default=false, user setting
[09/09 22:37:17  10867s] -routeWithSiDriven false                  # bool, default=false, user setting
[09/09 22:37:17  10867s] Existing Dirty Nets : 33
[09/09 22:37:17  10867s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[09/09 22:37:17  10867s] Reset Dirty Nets : 33
[09/09 22:37:17  10867s] 
[09/09 22:37:17  10867s] globalDetailRoute
[09/09 22:37:17  10867s] 
[09/09 22:37:17  10867s] ### Time Record (globalDetailRoute) is installed.
[09/09 22:37:17  10867s] #Start globalDetailRoute on Tue Sep  9 22:37:17 2025
[09/09 22:37:17  10867s] #
[09/09 22:37:17  10867s] ### Time Record (Pre Callback) is installed.
[09/09 22:37:17  10867s] Opening parasitic data file '/tmp/innovus_temp_1201089_ictc-eda-be-9-ldap-1_vantruong_Q5IRdu/croc_chip_1201089_gHF6d6.rcdb.d' for reading (mem: 2460.297M)
[09/09 22:37:17  10867s] Closing parasitic data file '/tmp/innovus_temp_1201089_ictc-eda-be-9-ldap-1_vantruong_Q5IRdu/croc_chip_1201089_gHF6d6.rcdb.d': 0 access done (mem: 2460.297M)
[09/09 22:37:17  10867s] Closing parasitic data file '/tmp/innovus_temp_1201089_ictc-eda-be-9-ldap-1_vantruong_Q5IRdu/croc_chip_1201089_gHF6d6.rcdb.d': 89061 access done (mem: 2460.297M)
[09/09 22:37:17  10867s] ### Time Record (Pre Callback) is uninstalled.
[09/09 22:37:17  10867s] ### Time Record (DB Import) is installed.
[09/09 22:37:17  10867s] ### Time Record (Timing Data Generation) is installed.
[09/09 22:37:17  10867s] ### Time Record (Timing Data Generation) is uninstalled.
[09/09 22:37:17  10867s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/09 22:37:17  10867s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/09 22:37:17  10867s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/09 22:37:17  10867s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/09 22:37:17  10867s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/09 22:37:17  10867s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/09 22:37:17  10867s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/09 22:37:17  10867s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/09 22:37:17  10867s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/09 22:37:17  10867s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/09 22:37:17  10867s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/09 22:37:17  10867s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/09 22:37:17  10867s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/09 22:37:17  10867s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/09 22:37:17  10867s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/09 22:37:17  10867s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/09 22:37:17  10867s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/09 22:37:17  10867s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/09 22:37:17  10867s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/09 22:37:17  10867s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/09 22:37:17  10867s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[09/09 22:37:17  10867s] #To increase the message display limit, refer to the product command reference manual.
[09/09 22:37:17  10867s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk_i of net clk_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/09 22:37:17  10867s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_ni of net rst_ni because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/09 22:37:17  10867s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ref_clk_i of net ref_clk_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/09 22:37:17  10867s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tck_i of net jtag_tck_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/09 22:37:17  10867s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_trst_ni of net jtag_trst_ni because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/09 22:37:17  10867s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tms_i of net jtag_tms_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/09 22:37:17  10867s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tdi_i of net jtag_tdi_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/09 22:37:17  10867s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tdo_o of net jtag_tdo_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/09 22:37:17  10867s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/uart_rx_i of net uart_rx_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/09 22:37:17  10867s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/uart_tx_o of net uart_tx_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/09 22:37:17  10867s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/fetch_en_i of net fetch_en_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/09 22:37:17  10867s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/status_o of net status_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/09 22:37:17  10867s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio0_io of net gpio0_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/09 22:37:17  10867s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio1_io of net gpio1_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/09 22:37:17  10867s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio2_io of net gpio2_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/09 22:37:17  10867s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio3_io of net gpio3_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/09 22:37:17  10867s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio4_io of net gpio4_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/09 22:37:17  10867s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio5_io of net gpio5_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/09 22:37:17  10867s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio6_io of net gpio6_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/09 22:37:17  10867s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio7_io of net gpio7_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/09 22:37:17  10867s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[09/09 22:37:17  10867s] #To increase the message display limit, refer to the product command reference manual.
[09/09 22:37:18  10868s] ### Net info: total nets: 50825
[09/09 22:37:18  10868s] ### Net info: dirty nets: 0
[09/09 22:37:18  10868s] ### Net info: marked as disconnected nets: 0
[09/09 22:37:19  10869s] #num needed restored net=48
[09/09 22:37:19  10869s] #need_extraction net=48 (total=50825)
[09/09 22:37:19  10869s] ### Net info: fully routed nets: 44590
[09/09 22:37:19  10869s] ### Net info: trivial (< 2 pins) nets: 6234
[09/09 22:37:19  10869s] ### Net info: unrouted nets: 1
[09/09 22:37:19  10869s] ### Net info: re-extraction nets: 0
[09/09 22:37:19  10869s] ### Net info: ignored nets: 0
[09/09 22:37:19  10869s] ### Net info: skip routing nets: 48
[09/09 22:37:19  10869s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/09 22:37:19  10869s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/09 22:37:19  10869s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/09 22:37:19  10869s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/09 22:37:19  10869s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/09 22:37:19  10869s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/09 22:37:19  10870s] #WARNING (NRDB-733) PIN clk_i in CELL_VIEW croc_chip does not have physical port.
[09/09 22:37:19  10870s] #WARNING (NRDB-733) PIN fetch_en_i in CELL_VIEW croc_chip does not have physical port.
[09/09 22:37:19  10870s] #WARNING (NRDB-733) PIN gpio0_io in CELL_VIEW croc_chip does not have physical port.
[09/09 22:37:19  10870s] #WARNING (NRDB-733) PIN gpio10_io in CELL_VIEW croc_chip does not have physical port.
[09/09 22:37:19  10870s] #WARNING (NRDB-733) PIN gpio11_io in CELL_VIEW croc_chip does not have physical port.
[09/09 22:37:19  10870s] #WARNING (NRDB-733) PIN gpio12_io in CELL_VIEW croc_chip does not have physical port.
[09/09 22:37:19  10870s] #WARNING (NRDB-733) PIN gpio13_io in CELL_VIEW croc_chip does not have physical port.
[09/09 22:37:19  10870s] #WARNING (NRDB-733) PIN gpio14_io in CELL_VIEW croc_chip does not have physical port.
[09/09 22:37:19  10870s] #WARNING (NRDB-733) PIN gpio15_io in CELL_VIEW croc_chip does not have physical port.
[09/09 22:37:19  10870s] #WARNING (NRDB-733) PIN gpio16_io in CELL_VIEW croc_chip does not have physical port.
[09/09 22:37:19  10870s] #WARNING (NRDB-733) PIN gpio17_io in CELL_VIEW croc_chip does not have physical port.
[09/09 22:37:19  10870s] #WARNING (NRDB-733) PIN gpio18_io in CELL_VIEW croc_chip does not have physical port.
[09/09 22:37:19  10870s] #WARNING (NRDB-733) PIN gpio19_io in CELL_VIEW croc_chip does not have physical port.
[09/09 22:37:19  10870s] #WARNING (NRDB-733) PIN gpio1_io in CELL_VIEW croc_chip does not have physical port.
[09/09 22:37:19  10870s] #WARNING (NRDB-733) PIN gpio20_io in CELL_VIEW croc_chip does not have physical port.
[09/09 22:37:19  10870s] #WARNING (NRDB-733) PIN gpio21_io in CELL_VIEW croc_chip does not have physical port.
[09/09 22:37:19  10870s] #WARNING (NRDB-733) PIN gpio22_io in CELL_VIEW croc_chip does not have physical port.
[09/09 22:37:19  10870s] #WARNING (NRDB-733) PIN gpio23_io in CELL_VIEW croc_chip does not have physical port.
[09/09 22:37:19  10870s] #WARNING (NRDB-733) PIN gpio24_io in CELL_VIEW croc_chip does not have physical port.
[09/09 22:37:19  10870s] #WARNING (NRDB-733) PIN gpio25_io in CELL_VIEW croc_chip does not have physical port.
[09/09 22:37:19  10870s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[09/09 22:37:19  10870s] #To increase the message display limit, refer to the product command reference manual.
[09/09 22:37:19  10870s] #WARNING (NRDB-976) The TRACK STEP 2.5200 for preferred direction tracks is smaller than the PITCH 3.2800 for LAYER TopMetal1. This will cause routability problems for NanoRoute.
[09/09 22:37:19  10870s] #Processed 50 dirty instances, 56 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
[09/09 22:37:19  10870s] #(31 insts marked dirty, reset pre-exisiting dirty flag on 33 insts, 70 nets marked need extraction)
[09/09 22:37:19  10870s] ### import design signature (82): route=1775049802 flt_obj=0 vio=1153957630 swire=282492057 shield_wire=1 net_attr=1997343581 dirty_area=1979988522, del_dirty_area=0 cell=1297058440 placement=383340917 pin_access=1629576558
[09/09 22:37:19  10870s] ### Time Record (DB Import) is uninstalled.
[09/09 22:37:19  10870s] #NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
[09/09 22:37:19  10870s] #RTESIG:78da85d13b0bc230100060677fc5113b28f8b8bc5a5d055795a2aea19a54454da54907ff
[09/09 22:37:19  10870s] #       bd195ceb6d81fbee995176da94c004ce39cede88ca70d896223db89ca1906a21d0a4d071
[09/09 22:37:19  10870s] #       cd86a36cb73f705920d4d53338189f9be639852eb816828bf1eeaf931f5242d248730416
[09/09 22:37:19  10870s] #       1e1f2ed1d4d6848bb95963ecbdb1ce0806e310dba47b727591a6a6d04aa606b1f2b66a6d
[09/09 22:37:19  10870s] #       b2ce77af3ea980f9c63b421510dbeeef52792e485320a74d8ea4592a4d1bade89f58ea9c
[09/09 22:37:19  10870s] #       2eb4e2c07a0f3ef802baa1b0b3
[09/09 22:37:19  10870s] #
[09/09 22:37:19  10870s] #Skip comparing routing design signature in db-snapshot flow
[09/09 22:37:19  10870s] ### Time Record (Data Preparation) is installed.
[09/09 22:37:19  10870s] #RTESIG:78da85d13d6fc230100660e6fe8a9361a01229e7cf246ba5ae052160b502760a029c2a76
[09/09 22:37:19  10870s] #       06fe3d16620db759bae73e5e793adbff6c8009fce258fc232acbe17723f283cb0285544b
[09/09 22:37:19  10870s] #       81369776dfec633a5badb75c96086d738d1ee687aebb2e6088be87e8533a87bfcf175242
[09/09 22:37:19  10870s] #       d2487304162f772ed1b6cec6a33d396bddb973de0a06f398faac477a7599afa6502df382
[09/09 22:37:19  10870s] #       d404d7f42e5b1f86db9854c042173ca14a48fdf036941115b06774e238630439ac444e1b
[09/09 22:37:19  10870s] #       83a4a994a68d56f49755dad0836a0e6c34fce4011119bd68
[09/09 22:37:19  10870s] #
[09/09 22:37:19  10870s] ### Time Record (Data Preparation) is uninstalled.
[09/09 22:37:19  10870s] #Using multithreading with 8 threads.
[09/09 22:37:19  10870s] ### Time Record (Data Preparation) is installed.
[09/09 22:37:19  10870s] #Start routing data preparation on Tue Sep  9 22:37:19 2025
[09/09 22:37:19  10870s] #
[09/09 22:37:20  10871s] #Minimum voltage of a net in the design = 0.000.
[09/09 22:37:20  10871s] #Maximum voltage of a net in the design = 1.320.
[09/09 22:37:20  10871s] #Voltage range [0.000 - 1.320] has 50823 nets.
[09/09 22:37:20  10871s] #Voltage range [1.080 - 1.320] has 1 net.
[09/09 22:37:20  10871s] #Voltage range [0.000 - 0.000] has 1 net.
[09/09 22:37:20  10871s] ### Time Record (Cell Pin Access) is installed.
[09/09 22:37:20  10871s] ### Time Record (Cell Pin Access) is uninstalled.
[09/09 22:37:21  10872s] # Metal1       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3650
[09/09 22:37:21  10872s] # Metal2       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
[09/09 22:37:21  10872s] # Metal3       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
[09/09 22:37:21  10872s] # Metal4       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
[09/09 22:37:21  10872s] # Metal5       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
[09/09 22:37:21  10872s] # TopMetal1    H   Track-Pitch = 2.5200    Line-2-Via Pitch = 3.2800
[09/09 22:37:21  10872s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[09/09 22:37:21  10872s] # TopMetal2    V   Track-Pitch = 4.0000    Line-2-Via Pitch = 4.0000
[09/09 22:37:21  10872s] #Monitoring time of adding inner blkg by smac
[09/09 22:37:21  10872s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2055.55 (MB), peak = 2415.70 (MB)
[09/09 22:37:22  10874s] #Regenerating Ggrids automatically.
[09/09 22:37:22  10874s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.4800.
[09/09 22:37:22  10874s] #Using automatically generated G-grids.
[09/09 22:37:23  10874s] #Done routing data preparation.
[09/09 22:37:23  10874s] #cpu time = 00:00:04, elapsed time = 00:00:03, memory = 2253.55 (MB), peak = 2415.70 (MB)
[09/09 22:37:23  10874s] #WARNING (NRDB-1005) Cannot establish connection to PIN CLK at ( 787.8450 1159.1450 ) on Metal2 for NET i_croc_soc/i_croc/CTS_64. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/09 22:37:23  10874s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 466.5350 1162.3250 ) on Metal1 for NET i_croc_soc/i_croc/i_gpio/FE_OFN1268_0271. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/09 22:37:23  10874s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 490.5550 1170.1400 ) on Metal1 for NET i_croc_soc/i_croc/i_gpio/FE_OFN2936_0130. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/09 22:37:23  10874s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 667.1950 1045.4150 ) on Metal1 for NET i_croc_soc/i_croc/i_timer/FE_OFN878_0794. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/09 22:37:23  10874s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 496.7750 1166.6350 ) on Metal1 for NET i_croc_soc/i_croc/i_gpio/FE_RN_1079_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/09 22:37:23  10874s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 670.8400 1041.6050 ) on Metal1 for NET i_croc_soc/i_croc/i_timer/FE_OFN882_0799. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/09 22:37:23  10874s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 666.0400 1045.4350 ) on Metal1 for NET i_croc_soc/i_croc/i_timer/FE_OFN8992_FE_OFN878_0794. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/09 22:37:23  10874s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 491.5100 1166.5000 ) on Metal1 for NET i_croc_soc/i_croc/all_periph_obi_req_306_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/09 22:37:23  10874s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 1232.6450 1241.9750 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/_0502_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/09 22:37:23  10874s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 493.9300 1166.5000 ) on Metal1 for NET i_croc_soc/i_croc/all_periph_obi_req_308_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/09 22:37:23  10874s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 1230.9200 1260.8450 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/FE_PSN3_0532. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/09 22:37:23  10874s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 496.3250 1169.8850 ) on Metal1 for NET i_croc_soc/i_croc/i_gpio/FE_OFN9451_FE_OFN2912_0136. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/09 22:37:23  10874s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 1207.6850 1310.0150 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_priv_mode_i_1_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/09 22:37:23  10874s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 1208.1650 1313.7800 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_priv_mode_i_0_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/09 22:37:23  10874s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 1252.3250 1260.8600 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/FE_OCPN5938_i_ibex_id_stage_i_controller_i_ctrl_fsm_cs_2____NOT__A_Y. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/09 22:37:23  10874s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 1245.1250 1260.8600 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/FE_OCPN5938_i_ibex_id_stage_i_controller_i_ctrl_fsm_cs_2____NOT__A_Y. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/09 22:37:23  10874s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 1122.7250 1128.5750 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/FE_OFN2081_0525. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/09 22:37:23  10874s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 491.5100 1170.0200 ) on Metal1 for NET i_croc_soc/i_croc/i_gpio/_0736_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/09 22:37:23  10874s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 665.2850 1041.6200 ) on Metal1 for NET i_croc_soc/i_croc/i_timer/_0999_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/09 22:37:23  10874s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 497.3050 1169.8850 ) on Metal1 for NET i_croc_soc/i_croc/i_gpio/i_reg_file_new_reg_71_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/09 22:37:23  10874s] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[09/09 22:37:23  10874s] #To increase the message display limit, refer to the product command reference manual.
[09/09 22:37:23  10874s] #
[09/09 22:37:23  10874s] #Connectivity extraction summary:
[09/09 22:37:23  10874s] #66 routed nets are extracted.
[09/09 22:37:23  10874s] #    64 (0.13%) extracted nets are partially routed.
[09/09 22:37:23  10874s] #44524 routed net(s) are imported.
[09/09 22:37:23  10874s] #1 (0.00%) nets are without wires.
[09/09 22:37:23  10874s] #6234 nets are fixed|skipped|trivial (not extracted).
[09/09 22:37:23  10874s] #Total number of nets = 50825.
[09/09 22:37:23  10874s] #
[09/09 22:37:23  10874s] #Start instance access analysis using 8 threads...
[09/09 22:37:23  10874s] ### Time Record (Instance Pin Access) is installed.
[09/09 22:37:23  10875s] #0 instance pins are hard to access
[09/09 22:37:23  10875s] #Instance access analysis statistics:
[09/09 22:37:23  10875s] #Cpu time = 00:00:01
[09/09 22:37:23  10875s] #Elapsed time = 00:00:01
[09/09 22:37:23  10875s] #Increased memory = 4.50 (MB)
[09/09 22:37:23  10875s] #Total memory = 2258.05 (MB)
[09/09 22:37:23  10875s] #Peak memory = 2462.22 (MB)
[09/09 22:37:23  10875s] ### Time Record (Instance Pin Access) is uninstalled.
[09/09 22:37:24  10875s] #Found 0 nets for post-route si or timing fixing.
[09/09 22:37:24  10875s] #
[09/09 22:37:24  10875s] #Finished routing data preparation on Tue Sep  9 22:37:24 2025
[09/09 22:37:24  10875s] #
[09/09 22:37:24  10875s] #Cpu time = 00:00:05
[09/09 22:37:24  10875s] #Elapsed time = 00:00:04
[09/09 22:37:24  10875s] #Increased memory = 211.25 (MB)
[09/09 22:37:24  10875s] #Total memory = 2258.05 (MB)
[09/09 22:37:24  10875s] #Peak memory = 2462.22 (MB)
[09/09 22:37:24  10875s] #
[09/09 22:37:24  10875s] ### Time Record (Data Preparation) is uninstalled.
[09/09 22:37:24  10875s] ### Time Record (Global Routing) is installed.
[09/09 22:37:24  10875s] #
[09/09 22:37:24  10875s] #Start global routing on Tue Sep  9 22:37:24 2025
[09/09 22:37:24  10875s] #
[09/09 22:37:24  10875s] #
[09/09 22:37:24  10875s] #Start global routing initialization on Tue Sep  9 22:37:24 2025
[09/09 22:37:24  10875s] #
[09/09 22:37:24  10875s] #Number of eco nets is 66
[09/09 22:37:24  10875s] #
[09/09 22:37:24  10875s] #Start global routing data preparation on Tue Sep  9 22:37:24 2025
[09/09 22:37:24  10875s] #
[09/09 22:37:24  10875s] ### build_merged_routing_blockage_rect_list starts on Tue Sep  9 22:37:24 2025 with memory = 2258.30 (MB), peak = 2462.22 (MB)
[09/09 22:37:24  10875s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --0.99 [8]--
[09/09 22:37:24  10875s] #Start routing resource analysis on Tue Sep  9 22:37:24 2025
[09/09 22:37:24  10875s] #
[09/09 22:37:24  10875s] ### init_is_bin_blocked starts on Tue Sep  9 22:37:24 2025 with memory = 2258.30 (MB), peak = 2462.22 (MB)
[09/09 22:37:24  10875s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --1.00 [8]--
[09/09 22:37:24  10875s] ### PDHT_Row_Thread::compute_flow_cap starts on Tue Sep  9 22:37:24 2025 with memory = 2262.20 (MB), peak = 2462.22 (MB)
[09/09 22:37:24  10877s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:02, real:00:00:00, mem:2.2 GB, peak:2.4 GB --6.48 [8]--
[09/09 22:37:24  10877s] ### adjust_flow_cap starts on Tue Sep  9 22:37:24 2025 with memory = 2272.08 (MB), peak = 2462.22 (MB)
[09/09 22:37:24  10877s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --2.04 [8]--
[09/09 22:37:24  10877s] ### adjust_partial_route_blockage starts on Tue Sep  9 22:37:24 2025 with memory = 2272.55 (MB), peak = 2462.22 (MB)
[09/09 22:37:24  10877s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --0.94 [8]--
[09/09 22:37:24  10877s] ### set_via_blocked starts on Tue Sep  9 22:37:24 2025 with memory = 2272.55 (MB), peak = 2462.22 (MB)
[09/09 22:37:24  10877s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --1.98 [8]--
[09/09 22:37:24  10877s] ### copy_flow starts on Tue Sep  9 22:37:24 2025 with memory = 2273.14 (MB), peak = 2462.22 (MB)
[09/09 22:37:24  10877s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --2.57 [8]--
[09/09 22:37:24  10877s] #Routing resource analysis is done on Tue Sep  9 22:37:24 2025
[09/09 22:37:24  10877s] #
[09/09 22:37:24  10877s] ### report_flow_cap starts on Tue Sep  9 22:37:24 2025 with memory = 2268.06 (MB), peak = 2462.22 (MB)
[09/09 22:37:24  10877s] #  Resource Analysis:
[09/09 22:37:24  10877s] #
[09/09 22:37:24  10877s] #               Routing  #Avail      #Track     #Total     %Gcell
[09/09 22:37:24  10877s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[09/09 22:37:24  10877s] #  --------------------------------------------------------------
[09/09 22:37:24  10877s] #  Metal1         V        2515        1318       65536    64.99%
[09/09 22:37:24  10877s] #  Metal2         H        2873        1508       65536    33.29%
[09/09 22:37:24  10877s] #  Metal3         V        2513        1320       65536    32.91%
[09/09 22:37:24  10877s] #  Metal4         H        3122        1259       65536    32.99%
[09/09 22:37:24  10877s] #  Metal5         V        2731        1102       65536    27.42%
[09/09 22:37:24  10877s] #  --------------------------------------------------------------
[09/09 22:37:24  10877s] #  Total                  13755      32.14%      327680    38.32%
[09/09 22:37:24  10877s] #
[09/09 22:37:24  10877s] #  116 nets (0.23%) with 1 preferred extra spacing.
[09/09 22:37:24  10877s] #
[09/09 22:37:24  10877s] #
[09/09 22:37:24  10877s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --1.10 [8]--
[09/09 22:37:24  10877s] ### analyze_m2_tracks starts on Tue Sep  9 22:37:24 2025 with memory = 2268.03 (MB), peak = 2462.22 (MB)
[09/09 22:37:24  10877s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --1.00 [8]--
[09/09 22:37:24  10877s] ### report_initial_resource starts on Tue Sep  9 22:37:24 2025 with memory = 2268.03 (MB), peak = 2462.22 (MB)
[09/09 22:37:24  10877s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --1.00 [8]--
[09/09 22:37:24  10877s] ### mark_pg_pins_accessibility starts on Tue Sep  9 22:37:24 2025 with memory = 2268.03 (MB), peak = 2462.22 (MB)
[09/09 22:37:24  10877s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --0.99 [8]--
[09/09 22:37:24  10877s] ### set_net_region starts on Tue Sep  9 22:37:24 2025 with memory = 2268.03 (MB), peak = 2462.22 (MB)
[09/09 22:37:24  10877s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --0.99 [8]--
[09/09 22:37:24  10877s] #
[09/09 22:37:24  10877s] #Global routing data preparation is done on Tue Sep  9 22:37:24 2025
[09/09 22:37:24  10877s] #
[09/09 22:37:24  10877s] #cpu time = 00:00:02, elapsed time = 00:00:00, memory = 2268.03 (MB), peak = 2462.22 (MB)
[09/09 22:37:24  10877s] #
[09/09 22:37:24  10877s] ### prepare_level starts on Tue Sep  9 22:37:24 2025 with memory = 2268.03 (MB), peak = 2462.22 (MB)
[09/09 22:37:24  10877s] ### init level 1 starts on Tue Sep  9 22:37:24 2025 with memory = 2268.03 (MB), peak = 2462.22 (MB)
[09/09 22:37:24  10877s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --0.99 [8]--
[09/09 22:37:24  10877s] ### Level 1 hgrid = 256 X 256
[09/09 22:37:24  10877s] ### init level 2 starts on Tue Sep  9 22:37:24 2025 with memory = 2268.03 (MB), peak = 2462.22 (MB)
[09/09 22:37:24  10877s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --2.14 [8]--
[09/09 22:37:24  10877s] ### Level 2 hgrid = 64 X 64
[09/09 22:37:24  10877s] ### prepare_level_flow starts on Tue Sep  9 22:37:24 2025 with memory = 2268.68 (MB), peak = 2462.22 (MB)
[09/09 22:37:24  10877s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --1.00 [8]--
[09/09 22:37:24  10877s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --1.57 [8]--
[09/09 22:37:24  10877s] #
[09/09 22:37:24  10877s] #Global routing initialization is done on Tue Sep  9 22:37:24 2025
[09/09 22:37:24  10877s] #
[09/09 22:37:24  10877s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2268.68 (MB), peak = 2462.22 (MB)
[09/09 22:37:24  10877s] #
[09/09 22:37:24  10878s] #start global routing iteration 1...
[09/09 22:37:25  10878s] ### init_flow_edge starts on Tue Sep  9 22:37:25 2025 with memory = 2268.68 (MB), peak = 2462.22 (MB)
[09/09 22:37:25  10878s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --1.72 [8]--
[09/09 22:37:25  10878s] ### Uniform Hboxes (7x7)
[09/09 22:37:25  10878s] ### routing at level 1 iter 0 for 0 hboxes
[09/09 22:37:25  10878s] ### measure_qor starts on Tue Sep  9 22:37:25 2025 with memory = 2269.52 (MB), peak = 2462.22 (MB)
[09/09 22:37:25  10878s] ### measure_congestion starts on Tue Sep  9 22:37:25 2025 with memory = 2269.52 (MB), peak = 2462.22 (MB)
[09/09 22:37:25  10878s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --0.99 [8]--
[09/09 22:37:25  10878s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --5.71 [8]--
[09/09 22:37:25  10878s] ### Uniform Hboxes (7x7)
[09/09 22:37:25  10878s] ### routing at level 1 iter 1 for 0 hboxes
[09/09 22:37:25  10878s] ### measure_qor starts on Tue Sep  9 22:37:25 2025 with memory = 2269.52 (MB), peak = 2462.22 (MB)
[09/09 22:37:25  10878s] ### measure_congestion starts on Tue Sep  9 22:37:25 2025 with memory = 2269.52 (MB), peak = 2462.22 (MB)
[09/09 22:37:25  10878s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --0.99 [8]--
[09/09 22:37:25  10878s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --5.81 [8]--
[09/09 22:37:25  10878s] ### Uniform Hboxes (7x7)
[09/09 22:37:25  10878s] ### routing at level 1 iter 2 for 0 hboxes
[09/09 22:37:25  10878s] ### measure_qor starts on Tue Sep  9 22:37:25 2025 with memory = 2269.52 (MB), peak = 2462.22 (MB)
[09/09 22:37:25  10878s] ### measure_congestion starts on Tue Sep  9 22:37:25 2025 with memory = 2269.52 (MB), peak = 2462.22 (MB)
[09/09 22:37:25  10878s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --0.99 [8]--
[09/09 22:37:25  10878s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --5.95 [8]--
[09/09 22:37:25  10878s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2269.25 (MB), peak = 2462.22 (MB)
[09/09 22:37:25  10878s] #
[09/09 22:37:25  10878s] #start global routing iteration 2...
[09/09 22:37:25  10879s] ### init_flow_edge starts on Tue Sep  9 22:37:25 2025 with memory = 2269.25 (MB), peak = 2462.22 (MB)
[09/09 22:37:25  10879s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --2.14 [8]--
[09/09 22:37:25  10879s] ### routing at level 2 (topmost level) iter 0
[09/09 22:37:25  10879s] ### measure_qor starts on Tue Sep  9 22:37:25 2025 with memory = 2269.22 (MB), peak = 2462.22 (MB)
[09/09 22:37:25  10879s] ### measure_congestion starts on Tue Sep  9 22:37:25 2025 with memory = 2269.22 (MB), peak = 2462.22 (MB)
[09/09 22:37:25  10879s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --1.00 [8]--
[09/09 22:37:25  10879s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --7.04 [8]--
[09/09 22:37:25  10879s] ### routing at level 2 (topmost level) iter 1
[09/09 22:37:25  10879s] ### measure_qor starts on Tue Sep  9 22:37:25 2025 with memory = 2269.22 (MB), peak = 2462.22 (MB)
[09/09 22:37:25  10879s] ### measure_congestion starts on Tue Sep  9 22:37:25 2025 with memory = 2269.22 (MB), peak = 2462.22 (MB)
[09/09 22:37:25  10879s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --0.99 [8]--
[09/09 22:37:25  10879s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --6.97 [8]--
[09/09 22:37:25  10879s] ### routing at level 2 (topmost level) iter 2
[09/09 22:37:25  10879s] ### measure_qor starts on Tue Sep  9 22:37:25 2025 with memory = 2269.22 (MB), peak = 2462.22 (MB)
[09/09 22:37:25  10879s] ### measure_congestion starts on Tue Sep  9 22:37:25 2025 with memory = 2269.22 (MB), peak = 2462.22 (MB)
[09/09 22:37:25  10879s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --1.00 [8]--
[09/09 22:37:25  10879s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --7.17 [8]--
[09/09 22:37:25  10879s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2269.22 (MB), peak = 2462.22 (MB)
[09/09 22:37:25  10879s] #
[09/09 22:37:26  10879s] #start global routing iteration 3...
[09/09 22:37:26  10880s] ### Uniform Hboxes (7x7)
[09/09 22:37:26  10880s] ### routing at level 1 iter 0 for 0 hboxes
[09/09 22:37:26  10880s] ### measure_qor starts on Tue Sep  9 22:37:26 2025 with memory = 2284.68 (MB), peak = 2462.22 (MB)
[09/09 22:37:26  10880s] ### measure_congestion starts on Tue Sep  9 22:37:26 2025 with memory = 2284.68 (MB), peak = 2462.22 (MB)
[09/09 22:37:26  10880s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --0.99 [8]--
[09/09 22:37:26  10880s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --5.28 [8]--
[09/09 22:37:26  10880s] ### measure_congestion starts on Tue Sep  9 22:37:26 2025 with memory = 2284.68 (MB), peak = 2462.22 (MB)
[09/09 22:37:26  10880s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --0.99 [8]--
[09/09 22:37:26  10880s] ### Uniform Hboxes (7x7)
[09/09 22:37:26  10880s] ### routing at level 1 iter 1 for 0 hboxes
[09/09 22:37:26  10880s] ### measure_qor starts on Tue Sep  9 22:37:26 2025 with memory = 2284.93 (MB), peak = 2462.22 (MB)
[09/09 22:37:26  10880s] ### measure_congestion starts on Tue Sep  9 22:37:26 2025 with memory = 2284.93 (MB), peak = 2462.22 (MB)
[09/09 22:37:26  10880s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --0.99 [8]--
[09/09 22:37:26  10880s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --5.45 [8]--
[09/09 22:37:26  10880s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2284.93 (MB), peak = 2462.22 (MB)
[09/09 22:37:26  10880s] #
[09/09 22:37:26  10880s] ### route_end starts on Tue Sep  9 22:37:26 2025 with memory = 2284.93 (MB), peak = 2462.22 (MB)
[09/09 22:37:26  10881s] #
[09/09 22:37:26  10881s] #Total number of trivial nets (e.g. < 2 pins) = 6234 (skipped).
[09/09 22:37:26  10881s] #Total number of routable nets = 44591.
[09/09 22:37:26  10881s] #Total number of nets in the design = 50825.
[09/09 22:37:26  10881s] #
[09/09 22:37:26  10881s] #67 routable nets have only global wires.
[09/09 22:37:26  10881s] #44524 routable nets have only detail routed wires.
[09/09 22:37:26  10881s] #4 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[09/09 22:37:26  10881s] #355 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[09/09 22:37:26  10881s] #
[09/09 22:37:26  10881s] #Routed nets constraints summary:
[09/09 22:37:26  10881s] #----------------------------------------------------------------------------
[09/09 22:37:26  10881s] #        Rules   Pref Extra Space   Pref Layer   Avoid Detour   Unconstrained  
[09/09 22:37:26  10881s] #----------------------------------------------------------------------------
[09/09 22:37:26  10881s] #      Default                  3            0              0              63  
[09/09 22:37:26  10881s] #     ndr_3w3s                  0            0              0               0  
[09/09 22:37:26  10881s] #     ndr_2w2s                  0            1              1               0  
[09/09 22:37:26  10881s] #----------------------------------------------------------------------------
[09/09 22:37:26  10881s] #        Total                  3            1              1              63  
[09/09 22:37:26  10881s] #----------------------------------------------------------------------------
[09/09 22:37:26  10881s] #
[09/09 22:37:26  10881s] #Routing constraints summary of the whole design:
[09/09 22:37:26  10881s] #----------------------------------------------------------------------------------------------
[09/09 22:37:26  10881s] #        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Avoid Detour   Unconstrained  
[09/09 22:37:26  10881s] #----------------------------------------------------------------------------------------------
[09/09 22:37:26  10881s] #      Default                116            2                 2              0           44232  
[09/09 22:37:26  10881s] #     ndr_3w3s                  0           58                 0             58               0  
[09/09 22:37:26  10881s] #     ndr_2w2s                  0          183                 0            183               0  
[09/09 22:37:26  10881s] #----------------------------------------------------------------------------------------------
[09/09 22:37:26  10881s] #        Total                116          243                 2            241           44232  
[09/09 22:37:26  10881s] #----------------------------------------------------------------------------------------------
[09/09 22:37:26  10881s] #
[09/09 22:37:26  10881s] ### cal_base_flow starts on Tue Sep  9 22:37:26 2025 with memory = 2284.93 (MB), peak = 2462.22 (MB)
[09/09 22:37:26  10881s] ### init_flow_edge starts on Tue Sep  9 22:37:26 2025 with memory = 2284.93 (MB), peak = 2462.22 (MB)
[09/09 22:37:26  10881s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --1.60 [8]--
[09/09 22:37:26  10881s] ### cal_flow starts on Tue Sep  9 22:37:26 2025 with memory = 2285.24 (MB), peak = 2462.22 (MB)
[09/09 22:37:26  10881s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --0.99 [8]--
[09/09 22:37:26  10881s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --1.21 [8]--
[09/09 22:37:26  10881s] ### report_overcon starts on Tue Sep  9 22:37:26 2025 with memory = 2285.24 (MB), peak = 2462.22 (MB)
[09/09 22:37:26  10881s] #
[09/09 22:37:26  10881s] #  Congestion Analysis: (blocked Gcells are excluded)
[09/09 22:37:26  10881s] #
[09/09 22:37:26  10881s] #                 OverCon       OverCon       OverCon          
[09/09 22:37:26  10881s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[09/09 22:37:26  10881s] #     Layer           (1)           (2)           (3)   OverCon  Flow/Cap
[09/09 22:37:26  10881s] #  --------------------------------------------------------------------------
[09/09 22:37:26  10881s] #  Metal2        4(0.01%)      1(0.00%)      1(0.00%)   (0.01%)     0.41  
[09/09 22:37:26  10881s] #  Metal3        1(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.35  
[09/09 22:37:26  10881s] #  Metal4        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.23  
[09/09 22:37:26  10881s] #  Metal5        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.22  
[09/09 22:37:26  10881s] #  --------------------------------------------------------------------------
[09/09 22:37:26  10881s] #     Total      5(0.00%)      1(0.00%)      1(0.00%)   (0.00%)
[09/09 22:37:26  10881s] #
[09/09 22:37:26  10881s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
[09/09 22:37:26  10881s] #  Overflow after GR: 0.00% H + 0.00% V
[09/09 22:37:26  10881s] #
[09/09 22:37:26  10881s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --0.99 [8]--
[09/09 22:37:26  10881s] ### cal_base_flow starts on Tue Sep  9 22:37:26 2025 with memory = 2285.24 (MB), peak = 2462.22 (MB)
[09/09 22:37:26  10881s] ### init_flow_edge starts on Tue Sep  9 22:37:26 2025 with memory = 2285.24 (MB), peak = 2462.22 (MB)
[09/09 22:37:26  10881s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --1.75 [8]--
[09/09 22:37:26  10881s] ### cal_flow starts on Tue Sep  9 22:37:26 2025 with memory = 2285.22 (MB), peak = 2462.22 (MB)
[09/09 22:37:26  10881s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --0.99 [8]--
[09/09 22:37:26  10881s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --1.22 [8]--
[09/09 22:37:26  10881s] ### export_cong_map starts on Tue Sep  9 22:37:26 2025 with memory = 2285.22 (MB), peak = 2462.22 (MB)
[09/09 22:37:26  10881s] ### PDZT_Export::export_cong_map starts on Tue Sep  9 22:37:26 2025 with memory = 2285.57 (MB), peak = 2462.22 (MB)
[09/09 22:37:26  10881s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --1.01 [8]--
[09/09 22:37:26  10881s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --2.12 [8]--
[09/09 22:37:26  10881s] ### import_cong_map starts on Tue Sep  9 22:37:26 2025 with memory = 2285.57 (MB), peak = 2462.22 (MB)
[09/09 22:37:26  10881s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --1.00 [8]--
[09/09 22:37:26  10881s] ### update starts on Tue Sep  9 22:37:26 2025 with memory = 2285.57 (MB), peak = 2462.22 (MB)
[09/09 22:37:26  10881s] #Complete Global Routing.
[09/09 22:37:26  10881s] #Total number of nets with non-default rule or having extra spacing = 357
[09/09 22:37:26  10881s] #Total wire length = 2073095 um.
[09/09 22:37:26  10881s] #Total half perimeter of net bounding box = 1916765 um.
[09/09 22:37:26  10881s] #Total wire length on LAYER Metal1 = 1 um.
[09/09 22:37:26  10881s] #Total wire length on LAYER Metal2 = 588982 um.
[09/09 22:37:26  10881s] #Total wire length on LAYER Metal3 = 533167 um.
[09/09 22:37:26  10881s] #Total wire length on LAYER Metal4 = 555540 um.
[09/09 22:37:26  10881s] #Total wire length on LAYER Metal5 = 395406 um.
[09/09 22:37:26  10881s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/09 22:37:26  10881s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/09 22:37:26  10881s] #Total number of vias = 287939
[09/09 22:37:26  10881s] #Up-Via Summary (total 287939):
[09/09 22:37:26  10881s] #           
[09/09 22:37:26  10881s] #-----------------------
[09/09 22:37:26  10881s] # Metal1         140586
[09/09 22:37:26  10881s] # Metal2          98358
[09/09 22:37:26  10881s] # Metal3          37567
[09/09 22:37:26  10881s] # Metal4          11428
[09/09 22:37:26  10881s] #-----------------------
[09/09 22:37:26  10881s] #                287939 
[09/09 22:37:26  10881s] #
[09/09 22:37:26  10881s] #Total number of involved priority nets 1
[09/09 22:37:26  10881s] #Maximum src to sink distance for priority net 1013.3
[09/09 22:37:26  10881s] #Average of max src_to_sink distance for priority net 1013.3
[09/09 22:37:26  10881s] #Average of ave src_to_sink distance for priority net 513.8
[09/09 22:37:26  10881s] ### update cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --3.04 [8]--
[09/09 22:37:26  10881s] ### report_overcon starts on Tue Sep  9 22:37:26 2025 with memory = 2289.32 (MB), peak = 2462.22 (MB)
[09/09 22:37:26  10881s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --1.00 [8]--
[09/09 22:37:26  10881s] ### report_overcon starts on Tue Sep  9 22:37:26 2025 with memory = 2289.32 (MB), peak = 2462.22 (MB)
[09/09 22:37:26  10881s] #Max overcon = 3 tracks.
[09/09 22:37:26  10881s] #Total overcon = 0.00%.
[09/09 22:37:26  10881s] #Worst layer Gcell overcon rate = 0.00%.
[09/09 22:37:26  10881s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --0.99 [8]--
[09/09 22:37:27  10881s] ### route_end cpu:00:00:01, real:00:00:01, mem:2.2 GB, peak:2.4 GB --1.42 [8]--
[09/09 22:37:27  10882s] ### global_route design signature (85): route=1147167560 net_attr=2002249076
[09/09 22:37:27  10882s] #
[09/09 22:37:27  10882s] #Global routing statistics:
[09/09 22:37:27  10882s] #Cpu time = 00:00:07
[09/09 22:37:27  10882s] #Elapsed time = 00:00:03
[09/09 22:37:27  10882s] #Increased memory = 26.86 (MB)
[09/09 22:37:27  10882s] #Total memory = 2284.91 (MB)
[09/09 22:37:27  10882s] #Peak memory = 2462.22 (MB)
[09/09 22:37:27  10882s] #
[09/09 22:37:27  10882s] #Finished global routing on Tue Sep  9 22:37:27 2025
[09/09 22:37:27  10882s] #
[09/09 22:37:27  10882s] #
[09/09 22:37:27  10882s] ### Time Record (Global Routing) is uninstalled.
[09/09 22:37:27  10882s] ### Time Record (Data Preparation) is installed.
[09/09 22:37:27  10882s] ### Time Record (Data Preparation) is uninstalled.
[09/09 22:37:27  10883s] ### track-assign external-init starts on Tue Sep  9 22:37:27 2025 with memory = 2271.79 (MB), peak = 2462.22 (MB)
[09/09 22:37:27  10883s] ### Time Record (Track Assignment) is installed.
[09/09 22:37:27  10883s] ### Time Record (Track Assignment) is uninstalled.
[09/09 22:37:27  10883s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --1.41 [8]--
[09/09 22:37:27  10883s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2271.79 (MB), peak = 2462.22 (MB)
[09/09 22:37:27  10883s] ### track-assign engine-init starts on Tue Sep  9 22:37:27 2025 with memory = 2271.79 (MB), peak = 2462.22 (MB)
[09/09 22:37:27  10883s] ### Time Record (Track Assignment) is installed.
[09/09 22:37:28  10883s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --1.14 [8]--
[09/09 22:37:28  10883s] ### track-assign core-engine starts on Tue Sep  9 22:37:28 2025 with memory = 2272.04 (MB), peak = 2462.22 (MB)
[09/09 22:37:28  10883s] #Start Track Assignment.
[09/09 22:37:29  10885s] #Done with 27 horizontal wires in 8 hboxes and 13 vertical wires in 8 hboxes.
[09/09 22:37:30  10885s] #Done with 5 horizontal wires in 8 hboxes and 2 vertical wires in 8 hboxes.
[09/09 22:37:30  10886s] #Complete Track Assignment.
[09/09 22:37:30  10886s] #Total number of nets with non-default rule or having extra spacing = 357
[09/09 22:37:30  10886s] #Total wire length = 2073269 um.
[09/09 22:37:30  10886s] #Total half perimeter of net bounding box = 1916765 um.
[09/09 22:37:30  10886s] #Total wire length on LAYER Metal1 = 1 um.
[09/09 22:37:30  10886s] #Total wire length on LAYER Metal2 = 589111 um.
[09/09 22:37:30  10886s] #Total wire length on LAYER Metal3 = 533195 um.
[09/09 22:37:30  10886s] #Total wire length on LAYER Metal4 = 555562 um.
[09/09 22:37:30  10886s] #Total wire length on LAYER Metal5 = 395401 um.
[09/09 22:37:30  10886s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/09 22:37:30  10886s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/09 22:37:30  10886s] #Total number of vias = 287939
[09/09 22:37:30  10886s] #Up-Via Summary (total 287939):
[09/09 22:37:30  10886s] #           
[09/09 22:37:30  10886s] #-----------------------
[09/09 22:37:30  10886s] # Metal1         140586
[09/09 22:37:30  10886s] # Metal2          98358
[09/09 22:37:30  10886s] # Metal3          37567
[09/09 22:37:30  10886s] # Metal4          11428
[09/09 22:37:30  10886s] #-----------------------
[09/09 22:37:30  10886s] #                287939 
[09/09 22:37:30  10886s] #
[09/09 22:37:30  10886s] ### track_assign design signature (88): route=1241828090
[09/09 22:37:30  10886s] ### track-assign core-engine cpu:00:00:03, real:00:00:03, mem:2.3 GB, peak:2.4 GB --1.30 [8]--
[09/09 22:37:30  10887s] ### Time Record (Track Assignment) is uninstalled.
[09/09 22:37:30  10887s] #cpu time = 00:00:04, elapsed time = 00:00:03, memory = 2270.71 (MB), peak = 2462.22 (MB)
[09/09 22:37:30  10887s] #
[09/09 22:37:30  10887s] #number of short segments in preferred routing layers
[09/09 22:37:30  10887s] #	
[09/09 22:37:30  10887s] #	
[09/09 22:37:30  10887s] #
[09/09 22:37:31  10887s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[09/09 22:37:31  10887s] #Cpu time = 00:00:17
[09/09 22:37:31  10887s] #Elapsed time = 00:00:12
[09/09 22:37:31  10887s] #Increased memory = 224.92 (MB)
[09/09 22:37:31  10887s] #Total memory = 2271.71 (MB)
[09/09 22:37:31  10887s] #Peak memory = 2462.22 (MB)
[09/09 22:37:31  10887s] #Using multithreading with 8 threads.
[09/09 22:37:31  10887s] ### Time Record (Detail Routing) is installed.
[09/09 22:37:31  10888s] ### max drc and si pitch = 1950 (  1.9500 um) MT-safe pitch = 1530 (  1.5300 um) patch pitch = 6930 (  6.9300 um)
[09/09 22:37:41  10898s] #
[09/09 22:37:41  10898s] #Start Detail Routing..
[09/09 22:37:41  10898s] #start initial detail routing ...
[09/09 22:37:41  10898s] ### Design has 0 dirty nets, 236 dirty-areas)
[09/09 22:37:42  10903s] # ECO: 0.2% of the total area was rechecked for DRC, and 1.0% required routing.
[09/09 22:37:42  10903s] #   number of violations = 1335
[09/09 22:37:42  10903s] #
[09/09 22:37:42  10903s] #    By Layer and Type :
[09/09 22:37:42  10903s] #	         MetSpc    Short      Mar   Totals
[09/09 22:37:42  10903s] #	Metal1     1331        0        0     1331
[09/09 22:37:42  10903s] #	Metal2        0        3        1        4
[09/09 22:37:42  10903s] #	Totals     1331        3        1     1335
[09/09 22:37:42  10903s] #31 out of 52151 instances (0.1%) need to be verified(marked ipoed), dirty area = 0.0%.
[09/09 22:37:42  10903s] #0.0% of the total area is being checked for drcs
[09/09 22:37:42  10903s] #0.0% of the total area was checked
[09/09 22:37:42  10903s] #   number of violations = 1335
[09/09 22:37:42  10903s] #
[09/09 22:37:42  10903s] #    By Layer and Type :
[09/09 22:37:42  10903s] #	         MetSpc    Short      Mar   Totals
[09/09 22:37:42  10903s] #	Metal1     1331        0        0     1331
[09/09 22:37:42  10903s] #	Metal2        0        3        1        4
[09/09 22:37:42  10903s] #	Totals     1331        3        1     1335
[09/09 22:37:42  10903s] #cpu time = 00:00:05, elapsed time = 00:00:02, memory = 2323.53 (MB), peak = 2539.42 (MB)
[09/09 22:37:43  10906s] #start 1st optimization iteration ...
[09/09 22:37:50  10962s] #   number of violations = 5
[09/09 22:37:50  10962s] #
[09/09 22:37:50  10962s] #    By Layer and Type :
[09/09 22:37:50  10962s] #	          Short     Loop   Totals
[09/09 22:37:50  10962s] #	Metal1        0        0        0
[09/09 22:37:50  10962s] #	Metal2        1        4        5
[09/09 22:37:50  10962s] #	Totals        1        4        5
[09/09 22:37:50  10962s] #    number of process antenna violations = 144
[09/09 22:37:50  10962s] #cpu time = 00:00:56, elapsed time = 00:00:07, memory = 2339.75 (MB), peak = 3213.52 (MB)
[09/09 22:37:50  10962s] #start 2nd optimization iteration ...
[09/09 22:37:50  10963s] #   number of violations = 0
[09/09 22:37:50  10963s] #    number of process antenna violations = 144
[09/09 22:37:50  10963s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2333.90 (MB), peak = 3213.52 (MB)
[09/09 22:37:50  10963s] #Complete Detail Routing.
[09/09 22:37:50  10963s] #Total number of nets with non-default rule or having extra spacing = 357
[09/09 22:37:50  10963s] #Total wire length = 2072794 um.
[09/09 22:37:50  10963s] #Total half perimeter of net bounding box = 1916765 um.
[09/09 22:37:50  10963s] #Total wire length on LAYER Metal1 = 0 um.
[09/09 22:37:50  10963s] #Total wire length on LAYER Metal2 = 587007 um.
[09/09 22:37:50  10963s] #Total wire length on LAYER Metal3 = 534474 um.
[09/09 22:37:50  10963s] #Total wire length on LAYER Metal4 = 555891 um.
[09/09 22:37:50  10963s] #Total wire length on LAYER Metal5 = 395423 um.
[09/09 22:37:50  10963s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/09 22:37:50  10963s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/09 22:37:50  10963s] #Total number of vias = 289280
[09/09 22:37:50  10963s] #Up-Via Summary (total 289280):
[09/09 22:37:50  10963s] #           
[09/09 22:37:50  10963s] #-----------------------
[09/09 22:37:50  10963s] # Metal1         140611
[09/09 22:37:50  10963s] # Metal2          99429
[09/09 22:37:50  10963s] # Metal3          37791
[09/09 22:37:50  10963s] # Metal4          11449
[09/09 22:37:50  10963s] #-----------------------
[09/09 22:37:50  10963s] #                289280 
[09/09 22:37:50  10963s] #
[09/09 22:37:50  10963s] #Total number of DRC violations = 0
[09/09 22:37:50  10964s] ### Time Record (Detail Routing) is uninstalled.
[09/09 22:37:50  10964s] #Cpu time = 00:01:16
[09/09 22:37:50  10964s] #Elapsed time = 00:00:20
[09/09 22:37:50  10964s] #Increased memory = 27.47 (MB)
[09/09 22:37:50  10964s] #Total memory = 2299.19 (MB)
[09/09 22:37:50  10964s] #Peak memory = 3213.52 (MB)
[09/09 22:37:50  10964s] ### Time Record (Antenna Fixing) is installed.
[09/09 22:37:50  10964s] #
[09/09 22:37:50  10964s] #start routing for process antenna violation fix ...
[09/09 22:37:51  10965s] ### max drc and si pitch = 1950 (  1.9500 um) MT-safe pitch = 1530 (  1.5300 um) patch pitch = 6930 (  6.9300 um)
[09/09 22:38:01  10979s] #cpu time = 00:00:15, elapsed time = 00:00:11, memory = 2314.39 (MB), peak = 3213.52 (MB)
[09/09 22:38:01  10979s] #
[09/09 22:38:01  10979s] #Total number of nets with non-default rule or having extra spacing = 357
[09/09 22:38:01  10979s] #Total wire length = 2072810 um.
[09/09 22:38:01  10979s] #Total half perimeter of net bounding box = 1916765 um.
[09/09 22:38:01  10979s] #Total wire length on LAYER Metal1 = 0 um.
[09/09 22:38:01  10979s] #Total wire length on LAYER Metal2 = 587007 um.
[09/09 22:38:01  10979s] #Total wire length on LAYER Metal3 = 534474 um.
[09/09 22:38:01  10979s] #Total wire length on LAYER Metal4 = 555894 um.
[09/09 22:38:01  10979s] #Total wire length on LAYER Metal5 = 395435 um.
[09/09 22:38:01  10979s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/09 22:38:01  10979s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/09 22:38:01  10979s] #Total number of vias = 289294
[09/09 22:38:01  10979s] #Up-Via Summary (total 289294):
[09/09 22:38:01  10979s] #           
[09/09 22:38:01  10979s] #-----------------------
[09/09 22:38:01  10979s] # Metal1         140611
[09/09 22:38:01  10979s] # Metal2          99429
[09/09 22:38:01  10979s] # Metal3          37795
[09/09 22:38:01  10979s] # Metal4          11459
[09/09 22:38:01  10979s] #-----------------------
[09/09 22:38:01  10979s] #                289294 
[09/09 22:38:01  10979s] #
[09/09 22:38:01  10979s] #Total number of DRC violations = 0
[09/09 22:38:01  10979s] #Total number of process antenna violations = 7
[09/09 22:38:01  10979s] #Total number of net violated process antenna rule = 7 ant fix stage
[09/09 22:38:01  10979s] #
[09/09 22:38:01  10979s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/09 22:38:01  10981s] #
[09/09 22:38:01  10981s] # start diode insertion for process antenna violation fix ...
[09/09 22:38:01  10981s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/09 22:38:01  10981s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2287.07 (MB), peak = 3213.52 (MB)
[09/09 22:38:01  10981s] #
[09/09 22:38:01  10981s] #Total number of nets with non-default rule or having extra spacing = 357
[09/09 22:38:01  10981s] #Total wire length = 2072810 um.
[09/09 22:38:01  10981s] #Total half perimeter of net bounding box = 1916765 um.
[09/09 22:38:01  10981s] #Total wire length on LAYER Metal1 = 0 um.
[09/09 22:38:01  10981s] #Total wire length on LAYER Metal2 = 587007 um.
[09/09 22:38:01  10981s] #Total wire length on LAYER Metal3 = 534474 um.
[09/09 22:38:01  10981s] #Total wire length on LAYER Metal4 = 555894 um.
[09/09 22:38:01  10981s] #Total wire length on LAYER Metal5 = 395435 um.
[09/09 22:38:01  10981s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/09 22:38:01  10981s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/09 22:38:01  10981s] #Total number of vias = 289294
[09/09 22:38:01  10981s] #Up-Via Summary (total 289294):
[09/09 22:38:01  10981s] #           
[09/09 22:38:01  10981s] #-----------------------
[09/09 22:38:01  10981s] # Metal1         140611
[09/09 22:38:01  10981s] # Metal2          99429
[09/09 22:38:01  10981s] # Metal3          37795
[09/09 22:38:01  10981s] # Metal4          11459
[09/09 22:38:01  10981s] #-----------------------
[09/09 22:38:01  10981s] #                289294 
[09/09 22:38:01  10981s] #
[09/09 22:38:01  10981s] #Total number of DRC violations = 0
[09/09 22:38:01  10981s] #Total number of process antenna violations = 17
[09/09 22:38:01  10981s] #Total number of net violated process antenna rule = 7 
[09/09 22:38:01  10981s] #
[09/09 22:38:01  10981s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/09 22:38:02  10983s] #
[09/09 22:38:02  10983s] #Total number of nets with non-default rule or having extra spacing = 357
[09/09 22:38:02  10983s] #Total wire length = 2072810 um.
[09/09 22:38:02  10983s] #Total half perimeter of net bounding box = 1916765 um.
[09/09 22:38:02  10983s] #Total wire length on LAYER Metal1 = 0 um.
[09/09 22:38:02  10983s] #Total wire length on LAYER Metal2 = 587007 um.
[09/09 22:38:02  10983s] #Total wire length on LAYER Metal3 = 534474 um.
[09/09 22:38:02  10983s] #Total wire length on LAYER Metal4 = 555894 um.
[09/09 22:38:02  10983s] #Total wire length on LAYER Metal5 = 395435 um.
[09/09 22:38:02  10983s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/09 22:38:02  10983s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/09 22:38:02  10983s] #Total number of vias = 289294
[09/09 22:38:02  10983s] #Up-Via Summary (total 289294):
[09/09 22:38:02  10983s] #           
[09/09 22:38:02  10983s] #-----------------------
[09/09 22:38:02  10983s] # Metal1         140611
[09/09 22:38:02  10983s] # Metal2          99429
[09/09 22:38:02  10983s] # Metal3          37795
[09/09 22:38:02  10983s] # Metal4          11459
[09/09 22:38:02  10983s] #-----------------------
[09/09 22:38:02  10983s] #                289294 
[09/09 22:38:02  10983s] #
[09/09 22:38:02  10983s] #Total number of DRC violations = 0
[09/09 22:38:02  10984s] #Total number of process antenna violations = 17
[09/09 22:38:02  10984s] #Total number of net violated process antenna rule = 7 
[09/09 22:38:02  10984s] #
[09/09 22:38:02  10984s] ### Time Record (Antenna Fixing) is uninstalled.
[09/09 22:38:02  10984s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/09 22:38:02  10986s] ### Time Record (Post Route Wire Spreading) is installed.
[09/09 22:38:02  10986s] ### max drc and si pitch = 1950 (  1.9500 um) MT-safe pitch = 1530 (  1.5300 um) patch pitch = 6930 (  6.9300 um)
[09/09 22:38:11  10995s] #
[09/09 22:38:11  10995s] #Start Post Route wire spreading..
[09/09 22:38:11  10995s] #
[09/09 22:38:11  10995s] #Start data preparation for wire spreading...
[09/09 22:38:11  10995s] #
[09/09 22:38:11  10995s] #Data preparation is done on Tue Sep  9 22:38:11 2025
[09/09 22:38:11  10995s] #
[09/09 22:38:11  10995s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/09 22:38:12  10997s] ### track-assign engine-init starts on Tue Sep  9 22:38:12 2025 with memory = 2307.71 (MB), peak = 3213.52 (MB)
[09/09 22:38:12  10998s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:3.1 GB --1.20 [8]--
[09/09 22:38:12  10998s] #
[09/09 22:38:12  10998s] #Start Post Route Wire Spread.
[09/09 22:38:13  11004s] #Done with 3539 horizontal wires in 16 hboxes and 2390 vertical wires in 16 hboxes.
[09/09 22:38:14  11004s] #Complete Post Route Wire Spread.
[09/09 22:38:14  11004s] #
[09/09 22:38:14  11004s] #Total number of nets with non-default rule or having extra spacing = 357
[09/09 22:38:14  11004s] #Total wire length = 2074823 um.
[09/09 22:38:14  11004s] #Total half perimeter of net bounding box = 1916765 um.
[09/09 22:38:14  11004s] #Total wire length on LAYER Metal1 = 0 um.
[09/09 22:38:14  11004s] #Total wire length on LAYER Metal2 = 587257 um.
[09/09 22:38:14  11004s] #Total wire length on LAYER Metal3 = 535324 um.
[09/09 22:38:14  11004s] #Total wire length on LAYER Metal4 = 556572 um.
[09/09 22:38:14  11004s] #Total wire length on LAYER Metal5 = 395670 um.
[09/09 22:38:14  11004s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/09 22:38:14  11004s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/09 22:38:14  11004s] #Total number of vias = 289294
[09/09 22:38:14  11004s] #Up-Via Summary (total 289294):
[09/09 22:38:14  11004s] #           
[09/09 22:38:14  11004s] #-----------------------
[09/09 22:38:14  11004s] # Metal1         140611
[09/09 22:38:14  11004s] # Metal2          99429
[09/09 22:38:14  11004s] # Metal3          37795
[09/09 22:38:14  11004s] # Metal4          11459
[09/09 22:38:14  11004s] #-----------------------
[09/09 22:38:14  11004s] #                289294 
[09/09 22:38:14  11004s] #
[09/09 22:38:14  11005s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/09 22:38:14  11007s] #   number of violations = 0
[09/09 22:38:14  11007s] #cpu time = 00:00:12, elapsed time = 00:00:03, memory = 2307.79 (MB), peak = 3213.52 (MB)
[09/09 22:38:14  11007s] #CELL_VIEW croc_chip,init has 0 DRC violations
[09/09 22:38:14  11007s] #Total number of DRC violations = 0
[09/09 22:38:14  11007s] #Total number of process antenna violations = 17
[09/09 22:38:14  11007s] #Total number of net violated process antenna rule = 7 
[09/09 22:38:14  11007s] #Post Route wire spread is done.
[09/09 22:38:14  11007s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[09/09 22:38:14  11007s] #Total number of nets with non-default rule or having extra spacing = 357
[09/09 22:38:14  11007s] #Total wire length = 2074823 um.
[09/09 22:38:14  11007s] #Total half perimeter of net bounding box = 1916765 um.
[09/09 22:38:14  11007s] #Total wire length on LAYER Metal1 = 0 um.
[09/09 22:38:14  11007s] #Total wire length on LAYER Metal2 = 587257 um.
[09/09 22:38:14  11007s] #Total wire length on LAYER Metal3 = 535324 um.
[09/09 22:38:14  11007s] #Total wire length on LAYER Metal4 = 556572 um.
[09/09 22:38:14  11007s] #Total wire length on LAYER Metal5 = 395670 um.
[09/09 22:38:14  11007s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/09 22:38:14  11007s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/09 22:38:14  11007s] #Total number of vias = 289294
[09/09 22:38:14  11007s] #Up-Via Summary (total 289294):
[09/09 22:38:14  11007s] #           
[09/09 22:38:14  11007s] #-----------------------
[09/09 22:38:14  11007s] # Metal1         140611
[09/09 22:38:14  11007s] # Metal2          99429
[09/09 22:38:14  11007s] # Metal3          37795
[09/09 22:38:14  11007s] # Metal4          11459
[09/09 22:38:14  11007s] #-----------------------
[09/09 22:38:14  11007s] #                289294 
[09/09 22:38:14  11007s] #
[09/09 22:38:14  11007s] #detailRoute Statistics:
[09/09 22:38:14  11007s] #Cpu time = 00:02:00
[09/09 22:38:14  11007s] #Elapsed time = 00:00:44
[09/09 22:38:14  11007s] #Increased memory = 12.61 (MB)
[09/09 22:38:14  11007s] #Total memory = 2284.32 (MB)
[09/09 22:38:14  11007s] #Peak memory = 3213.52 (MB)
[09/09 22:38:14  11007s] #Skip updating routing design signature in db-snapshot flow
[09/09 22:38:14  11007s] ### global_detail_route design signature (105): route=1837347938 flt_obj=0 vio=1148578099 shield_wire=1
[09/09 22:38:15  11008s] ### Time Record (DB Export) is installed.
[09/09 22:38:15  11008s] ### export design design signature (106): route=1837347938 flt_obj=0 vio=1148578099 swire=282492057 shield_wire=1 net_attr=1411884206 dirty_area=0, del_dirty_area=0 cell=1297058440 placement=383340917 pin_access=1629576558
[09/09 22:38:15  11010s] ### Time Record (DB Export) is uninstalled.
[09/09 22:38:15  11010s] ### Time Record (Post Callback) is installed.
[09/09 22:38:16  11010s] ### Time Record (Post Callback) is uninstalled.
[09/09 22:38:16  11010s] #
[09/09 22:38:16  11010s] #globalDetailRoute statistics:
[09/09 22:38:16  11010s] #Cpu time = 00:02:23
[09/09 22:38:16  11010s] #Elapsed time = 00:00:59
[09/09 22:38:16  11010s] #Increased memory = -351.66 (MB)
[09/09 22:38:16  11010s] #Total memory = 1797.70 (MB)
[09/09 22:38:16  11010s] #Peak memory = 3213.52 (MB)
[09/09 22:38:16  11010s] #Number of warnings = 98
[09/09 22:38:16  11010s] #Total number of warnings = 184
[09/09 22:38:16  11010s] #Number of fails = 0
[09/09 22:38:16  11010s] #Total number of fails = 0
[09/09 22:38:16  11010s] #Complete globalDetailRoute on Tue Sep  9 22:38:16 2025
[09/09 22:38:16  11010s] #
[09/09 22:38:16  11010s] ### import design signature (107): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1629576558
[09/09 22:38:16  11010s] ### Time Record (globalDetailRoute) is uninstalled.
[09/09 22:38:16  11010s] ### 
[09/09 22:38:16  11010s] ###   Scalability Statistics
[09/09 22:38:16  11010s] ### 
[09/09 22:38:16  11010s] ### --------------------------------+----------------+----------------+----------------+
[09/09 22:38:16  11010s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[09/09 22:38:16  11010s] ### --------------------------------+----------------+----------------+----------------+
[09/09 22:38:16  11010s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[09/09 22:38:16  11010s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[09/09 22:38:16  11010s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[09/09 22:38:16  11010s] ###   DB Import                     |        00:00:03|        00:00:02|             1.5|
[09/09 22:38:16  11010s] ###   DB Export                     |        00:00:02|        00:00:01|             1.0|
[09/09 22:38:16  11010s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[09/09 22:38:16  11010s] ###   Instance Pin Access           |        00:00:01|        00:00:01|             1.0|
[09/09 22:38:16  11010s] ###   Data Preparation              |        00:00:04|        00:00:04|             1.2|
[09/09 22:38:16  11010s] ###   Global Routing                |        00:00:07|        00:00:03|             2.3|
[09/09 22:38:16  11010s] ###   Track Assignment              |        00:00:04|        00:00:03|             1.3|
[09/09 22:38:16  11010s] ###   Detail Routing                |        00:01:16|        00:00:19|             3.9|
[09/09 22:38:16  11010s] ###   Antenna Fixing                |        00:00:20|        00:00:11|             1.7|
[09/09 22:38:16  11010s] ###   Post Route Wire Spreading     |        00:00:21|        00:00:12|             1.7|
[09/09 22:38:16  11010s] ###   Entire Command                |        00:02:23|        00:00:59|             2.4|
[09/09 22:38:16  11010s] ### --------------------------------+----------------+----------------+----------------+
[09/09 22:38:16  11010s] ### 
[09/09 22:38:16  11010s] **optDesign ... cpu = 0:04:28, real = 0:02:03, mem = 1773.5M, totSessionCpu=3:03:31 **
[09/09 22:38:16  11010s] 
[09/09 22:38:16  11010s] =============================================================================================
[09/09 22:38:16  11010s]  Step TAT Report for EcoRoute #1
[09/09 22:38:16  11010s] =============================================================================================
[09/09 22:38:16  11010s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 22:38:16  11010s] ---------------------------------------------------------------------------------------------
[09/09 22:38:16  11010s] [ GlobalRoute            ]      1   0:00:02.9  (   4.9 % )     0:00:02.9 /  0:00:06.6    2.3
[09/09 22:38:16  11010s] [ DetailRoute            ]      1   0:00:19.4  (  32.9 % )     0:00:19.4 /  0:01:16.3    3.9
[09/09 22:38:16  11010s] [ MISC                   ]          0:00:36.7  (  62.2 % )     0:00:36.7 /  0:01:00.4    1.6
[09/09 22:38:16  11010s] ---------------------------------------------------------------------------------------------
[09/09 22:38:16  11010s]  EcoRoute #1 TOTAL                  0:00:58.9  ( 100.0 % )     0:00:58.9 /  0:02:23.2    2.4
[09/09 22:38:16  11010s] ---------------------------------------------------------------------------------------------
[09/09 22:38:16  11010s] 
[09/09 22:38:16  11010s] -routeWithEco false                       # bool, default=false
[09/09 22:38:16  11010s] -routeSelectedNetOnly false               # bool, default=false
[09/09 22:38:16  11010s] -routeWithTimingDriven true               # bool, default=false, user setting
[09/09 22:38:16  11010s] -routeWithSiDriven true                   # bool, default=false, user setting
[09/09 22:38:16  11010s] New Signature Flow (restoreNanoRouteOptions) ....
[09/09 22:38:16  11010s] Extraction called for design 'croc_chip' of instances=52151 and nets=50825 using extraction engine 'postRoute' at effort level 'low' .
[09/09 22:38:16  11010s] PostRoute (effortLevel low) RC Extraction called for design croc_chip.
[09/09 22:38:16  11010s] RC Extraction called in multi-corner(1) mode.
[09/09 22:38:16  11010s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/09 22:38:16  11010s] Type 'man IMPEXT-6197' for more detail.
[09/09 22:38:16  11010s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[09/09 22:38:16  11010s] * Layer Id             : 1 - M1
[09/09 22:38:16  11010s]       Thickness        : 0.4
[09/09 22:38:16  11010s]       Min Width        : 0.16
[09/09 22:38:16  11010s]       Layer Dielectric : 4.1
[09/09 22:38:16  11010s] * Layer Id             : 2 - M2
[09/09 22:38:16  11010s]       Thickness        : 0.45
[09/09 22:38:16  11010s]       Min Width        : 0.2
[09/09 22:38:16  11010s]       Layer Dielectric : 4.1
[09/09 22:38:16  11010s] * Layer Id             : 3 - M3
[09/09 22:38:16  11010s]       Thickness        : 0.45
[09/09 22:38:16  11010s]       Min Width        : 0.2
[09/09 22:38:16  11010s]       Layer Dielectric : 4.1
[09/09 22:38:16  11010s] * Layer Id             : 4 - M4
[09/09 22:38:16  11010s]       Thickness        : 0.45
[09/09 22:38:16  11010s]       Min Width        : 0.2
[09/09 22:38:16  11010s]       Layer Dielectric : 4.1
[09/09 22:38:16  11010s] * Layer Id             : 5 - M5
[09/09 22:38:16  11010s]       Thickness        : 0.45
[09/09 22:38:16  11010s]       Min Width        : 0.2
[09/09 22:38:16  11010s]       Layer Dielectric : 4.1
[09/09 22:38:16  11010s] * Layer Id             : 6 - M6
[09/09 22:38:16  11010s]       Thickness        : 2
[09/09 22:38:16  11010s]       Min Width        : 1.64
[09/09 22:38:16  11010s]       Layer Dielectric : 4.1
[09/09 22:38:16  11010s] * Layer Id             : 7 - M7
[09/09 22:38:16  11010s]       Thickness        : 3
[09/09 22:38:16  11010s]       Min Width        : 2
[09/09 22:38:16  11010s]       Layer Dielectric : 4.1
[09/09 22:38:16  11010s] extractDetailRC Option : -outfile /tmp/innovus_temp_1201089_ictc-eda-be-9-ldap-1_vantruong_Q5IRdu/croc_chip_1201089_gHF6d6.rcdb.d -maxResLength 200  -basic
[09/09 22:38:16  11010s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[09/09 22:38:16  11010s]       RC Corner Indexes            0   
[09/09 22:38:16  11010s] Capacitance Scaling Factor   : 1.00000 
[09/09 22:38:16  11010s] Coupling Cap. Scaling Factor : 1.00000 
[09/09 22:38:16  11010s] Resistance Scaling Factor    : 1.00000 
[09/09 22:38:16  11010s] Clock Cap. Scaling Factor    : 1.00000 
[09/09 22:38:16  11010s] Clock Res. Scaling Factor    : 1.00000 
[09/09 22:38:16  11010s] Shrink Factor                : 1.00000
[09/09 22:38:17  11011s] LayerId::1 widthSet size::1
[09/09 22:38:17  11011s] LayerId::2 widthSet size::3
[09/09 22:38:17  11011s] LayerId::3 widthSet size::3
[09/09 22:38:17  11011s] LayerId::4 widthSet size::3
[09/09 22:38:17  11011s] LayerId::5 widthSet size::3
[09/09 22:38:17  11011s] LayerId::6 widthSet size::1
[09/09 22:38:17  11011s] LayerId::7 widthSet size::1
[09/09 22:38:17  11011s] Initializing multi-corner resistance tables ...
[09/09 22:38:17  11011s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.290654 ; uaWl: 0.999720 ; uaWlH: 0.462621 ; aWlH: 0.000013 ; Pmax: 0.894900 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/09 22:38:18  11012s] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 2486.1M)
[09/09 22:38:18  11012s] Creating parasitic data file '/tmp/innovus_temp_1201089_ictc-eda-be-9-ldap-1_vantruong_Q5IRdu/croc_chip_1201089_gHF6d6.rcdb.d' for storing RC.
[09/09 22:38:19  11013s] Extracted 10.0002% (CPU Time= 0:00:02.2  MEM= 2526.1M)
[09/09 22:38:19  11014s] Extracted 20.0003% (CPU Time= 0:00:02.9  MEM= 2526.1M)
[09/09 22:38:21  11016s] Extracted 30.0003% (CPU Time= 0:00:04.7  MEM= 2530.1M)
[09/09 22:38:22  11016s] Extracted 40.0002% (CPU Time= 0:00:05.1  MEM= 2530.1M)
[09/09 22:38:22  11017s] Extracted 50.0003% (CPU Time= 0:00:05.8  MEM= 2530.1M)
[09/09 22:38:24  11019s] Extracted 60.0003% (CPU Time= 0:00:07.9  MEM= 2530.1M)
[09/09 22:38:25  11019s] Extracted 70.0002% (CPU Time= 0:00:08.3  MEM= 2530.1M)
[09/09 22:38:25  11020s] Extracted 80.0003% (CPU Time= 0:00:08.9  MEM= 2530.1M)
[09/09 22:38:26  11021s] Extracted 90.0003% (CPU Time= 0:00:09.9  MEM= 2530.1M)
[09/09 22:38:29  11023s] Extracted 100% (CPU Time= 0:00:12.2  MEM= 2530.1M)
[09/09 22:38:29  11024s] Number of Extracted Resistors     : 866430
[09/09 22:38:29  11024s] Number of Extracted Ground Cap.   : 884976
[09/09 22:38:29  11024s] Number of Extracted Coupling Cap. : 1823232
[09/09 22:38:29  11024s] Opening parasitic data file '/tmp/innovus_temp_1201089_ictc-eda-be-9-ldap-1_vantruong_Q5IRdu/croc_chip_1201089_gHF6d6.rcdb.d' for reading (mem: 2510.137M)
[09/09 22:38:29  11024s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
[09/09 22:38:29  11024s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2510.1M)
[09/09 22:38:29  11024s] Creating parasitic data file '/tmp/innovus_temp_1201089_ictc-eda-be-9-ldap-1_vantruong_Q5IRdu/croc_chip_1201089_gHF6d6.rcdb_Filter.rcdb.d' for storing RC.
[09/09 22:38:30  11025s] Closing parasitic data file '/tmp/innovus_temp_1201089_ictc-eda-be-9-ldap-1_vantruong_Q5IRdu/croc_chip_1201089_gHF6d6.rcdb.d': 44639 access done (mem: 2518.137M)
[09/09 22:38:30  11025s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2518.137M)
[09/09 22:38:30  11025s] Opening parasitic data file '/tmp/innovus_temp_1201089_ictc-eda-be-9-ldap-1_vantruong_Q5IRdu/croc_chip_1201089_gHF6d6.rcdb.d' for reading (mem: 2518.137M)
[09/09 22:38:30  11025s] processing rcdb (/tmp/innovus_temp_1201089_ictc-eda-be-9-ldap-1_vantruong_Q5IRdu/croc_chip_1201089_gHF6d6.rcdb.d) for hinst (top) of cell (croc_chip);
[09/09 22:38:30  11026s] Closing parasitic data file '/tmp/innovus_temp_1201089_ictc-eda-be-9-ldap-1_vantruong_Q5IRdu/croc_chip_1201089_gHF6d6.rcdb.d': 0 access done (mem: 2510.875M)
[09/09 22:38:30  11026s] Lumped Parasitic Loading Completed (total cpu=0:00:00.9, real=0:00:00.0, current mem=2510.875M)
[09/09 22:38:30  11026s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:15.3  Real Time: 0:00:14.0  MEM: 2510.875M)
[09/09 22:38:30  11026s] **optDesign ... cpu = 0:04:43, real = 0:02:17, mem = 1775.8M, totSessionCpu=3:03:46 **
[09/09 22:38:30  11026s] Starting delay calculation for Setup views
[09/09 22:38:31  11026s] Starting SI iteration 1 using Infinite Timing Windows
[09/09 22:38:31  11026s] #################################################################################
[09/09 22:38:31  11026s] # Design Stage: PostRoute
[09/09 22:38:31  11026s] # Design Name: croc_chip
[09/09 22:38:31  11026s] # Design Mode: 130nm
[09/09 22:38:31  11026s] # Analysis Mode: MMMC OCV 
[09/09 22:38:31  11026s] # Parasitics Mode: SPEF/RCDB
[09/09 22:38:31  11026s] # Signoff Settings: SI On 
[09/09 22:38:31  11026s] #################################################################################
[09/09 22:38:31  11028s] Topological Sorting (REAL = 0:00:00.0, MEM = 2527.8M, InitMEM = 2521.1M)
[09/09 22:38:31  11028s] Setting infinite Tws ...
[09/09 22:38:31  11028s] First Iteration Infinite Tw... 
[09/09 22:38:31  11028s] Calculate early delays in OCV mode...
[09/09 22:38:31  11028s] Calculate late delays in OCV mode...
[09/09 22:38:31  11028s] Start delay calculation (fullDC) (8 T). (MEM=2527.8)
[09/09 22:38:31  11029s] LayerId::1 widthSet size::1
[09/09 22:38:31  11029s] LayerId::2 widthSet size::3
[09/09 22:38:31  11029s] LayerId::3 widthSet size::3
[09/09 22:38:31  11029s] LayerId::4 widthSet size::3
[09/09 22:38:31  11029s] LayerId::5 widthSet size::3
[09/09 22:38:31  11029s] LayerId::6 widthSet size::1
[09/09 22:38:31  11029s] LayerId::7 widthSet size::1
[09/09 22:38:31  11029s] Initializing multi-corner resistance tables ...
[09/09 22:38:32  11029s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.290654 ; uaWl: 0.999720 ; uaWlH: 0.462621 ; aWlH: 0.000013 ; Pmax: 0.894900 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/09 22:38:32  11030s] End AAE Lib Interpolated Model. (MEM=2544.83 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 22:38:32  11030s] Opening parasitic data file '/tmp/innovus_temp_1201089_ictc-eda-be-9-ldap-1_vantruong_Q5IRdu/croc_chip_1201089_gHF6d6.rcdb.d' for reading (mem: 2544.832M)
[09/09 22:38:32  11030s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2544.8M)
[09/09 22:38:32  11030s] AAE_INFO: 8 threads acquired from CTE.
[09/09 22:38:35  11047s] Total number of fetched objects 49500
[09/09 22:38:35  11047s] AAE_INFO-618: Total number of nets in the design is 50825,  97.6 percent of the nets selected for SI analysis
[09/09 22:38:35  11048s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[09/09 22:38:35  11048s] End delay calculation. (MEM=2889.39 CPU=0:00:17.1 REAL=0:00:02.0)
[09/09 22:38:35  11048s] End delay calculation (fullDC). (MEM=2889.39 CPU=0:00:19.3 REAL=0:00:04.0)
[09/09 22:38:35  11048s] *** CDM Built up (cpu=0:00:21.9  real=0:00:04.0  mem= 2889.4M) ***
[09/09 22:38:36  11052s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2889.4M)
[09/09 22:38:36  11052s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/09 22:38:36  11052s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 2889.4M)
[09/09 22:38:36  11052s] Starting SI iteration 2
[09/09 22:38:36  11052s] Calculate early delays in OCV mode...
[09/09 22:38:36  11052s] Calculate late delays in OCV mode...
[09/09 22:38:36  11052s] Start delay calculation (fullDC) (8 T). (MEM=2568.53)
[09/09 22:38:37  11053s] End AAE Lib Interpolated Model. (MEM=2568.53 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 22:38:37  11055s] Glitch Analysis: View func_view_wc -- Total Number of Nets Skipped = 2. 
[09/09 22:38:37  11055s] Glitch Analysis: View func_view_wc -- Total Number of Nets Analyzed = 49500. 
[09/09 22:38:37  11055s] Total number of fetched objects 49500
[09/09 22:38:37  11055s] AAE_INFO-618: Total number of nets in the design is 50825,  3.8 percent of the nets selected for SI analysis
[09/09 22:38:37  11055s] End delay calculation. (MEM=2873.78 CPU=0:00:02.5 REAL=0:00:00.0)
[09/09 22:38:37  11055s] End delay calculation (fullDC). (MEM=2873.78 CPU=0:00:02.7 REAL=0:00:01.0)
[09/09 22:38:37  11055s] *** CDM Built up (cpu=0:00:02.7  real=0:00:01.0  mem= 2873.8M) ***
[09/09 22:38:38  11060s] *** Done Building Timing Graph (cpu=0:00:34.5 real=0:00:08.0 totSessionCpu=3:04:21 mem=2871.8M)
[09/09 22:38:38  11060s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2871.8M
[09/09 22:38:38  11060s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.045, REAL:0.046, MEM:2871.8M
[09/09 22:38:39  11062s] 
------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.785  | -0.015  |  1.590  | -2.785  |   N/A   |  6.810  |  0.326  |  1.017  |
|           TNS (ns):| -49.351 | -0.015  |  0.000  | -49.336 |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|   36    |    1    |    0    |   35    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.075   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.276%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:05:20, real = 0:02:26, mem = 2078.9M, totSessionCpu=3:04:23 **
[09/09 22:38:39  11062s] Executing marking Critical Nets1
[09/09 22:38:39  11062s] Footprint sg13g2_xor2_1 has at least 2 pins...
[09/09 22:38:39  11062s] Footprint sg13g2_xnor2_1 has at least 3 pins...
[09/09 22:38:39  11062s] Footprint sg13g2_slgcp_1 has at least 4 pins...
[09/09 22:38:39  11062s] Footprint sg13g2_sdfbbp_1 has at least 5 pins...
[09/09 22:38:39  11062s] *** Number of Vt Cells Partition = 1
[09/09 22:38:39  11062s] Running postRoute recovery in postEcoRoute mode
[09/09 22:38:39  11062s] **optDesign ... cpu = 0:05:20, real = 0:02:26, mem = 2078.9M, totSessionCpu=3:04:23 **
[09/09 22:38:40  11064s]   Timing/DRV Snapshot: (TGT)
[09/09 22:38:40  11064s]      Weighted WNS: -0.104
[09/09 22:38:40  11064s]       All  PG WNS: -2.785
[09/09 22:38:40  11064s]       High PG WNS: -0.015
[09/09 22:38:40  11064s]       All  PG TNS: -49.351
[09/09 22:38:40  11064s]       High PG TNS: -0.015
[09/09 22:38:40  11064s]          Tran DRV: 0 (41)
[09/09 22:38:40  11064s]           Cap DRV: 128 (167)
[09/09 22:38:40  11064s]        Fanout DRV: 3 (182)
[09/09 22:38:40  11064s]            Glitch: 0 (0)
[09/09 22:38:40  11064s]    Category Slack: { [L, -2.785] [H, 0.326] [H, 1.017] [H, -0.015] }
[09/09 22:38:40  11064s] 
[09/09 22:38:40  11064s] Checking setup slack degradation ...
[09/09 22:38:40  11064s] 
[09/09 22:38:40  11064s] Recovery Manager:
[09/09 22:38:40  11064s]   Low  Effort WNS Jump: 0.067 (REF: -2.718, TGT: -2.785, Threshold: 0.272) - Skip
[09/09 22:38:40  11064s]   High Effort WNS Jump: 0.015 (REF: { 0.000, 0.000, 0.000 }, TGT: { 0.000, 0.000, -0.015 }, Threshold: 0.075) - Skip
[09/09 22:38:40  11064s]   Low  Effort TNS Jump: 0.169 (REF: -49.182, TGT: -49.351, Threshold: 50.000) - Skip
[09/09 22:38:40  11064s]   High Effort TNS Jump: 0.015 (REF: 0.000, TGT: -0.015, Threshold: 25.000) - Skip
[09/09 22:38:40  11064s] 
[09/09 22:38:40  11064s] Checking DRV degradation...
[09/09 22:38:40  11064s] 
[09/09 22:38:40  11064s] Recovery Manager:
[09/09 22:38:40  11064s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[09/09 22:38:40  11064s]      Cap DRV degradation : 0 (128 -> 128, Margin 20) - Skip
[09/09 22:38:40  11064s]   Fanout DRV degradation : 0 (3 -> 3, Margin 20) - Skip
[09/09 22:38:40  11064s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[09/09 22:38:40  11064s] 
[09/09 22:38:40  11064s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[09/09 22:38:40  11064s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:02, real=0:00:01, mem=2597.30M, totSessionCpu=3:04:24).
[09/09 22:38:40  11064s] **optDesign ... cpu = 0:05:22, real = 0:02:27, mem = 2078.7M, totSessionCpu=3:04:24 **
[09/09 22:38:40  11064s] 
[09/09 22:38:40  11064s] Latch borrow mode reset to max_borrow
[09/09 22:38:41  11068s] Reported timing to dir ./timingReports
[09/09 22:38:41  11068s] **optDesign ... cpu = 0:05:26, real = 0:02:28, mem = 2083.5M, totSessionCpu=3:04:29 **
[09/09 22:38:41  11068s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2566.8M
[09/09 22:38:41  11068s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.043, REAL:0.044, MEM:2566.8M
[09/09 22:38:44  11072s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.785  | -0.015  |  1.590  | -2.785  |   N/A   |  6.810  |  0.326  |  1.017  |
|           TNS (ns):| -49.351 | -0.015  |  0.000  | -49.336 |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|   36    |    1    |    0    |   35    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.075   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.276%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:05:30, real = 0:02:31, mem = 2086.2M, totSessionCpu=3:04:33 **
[09/09 22:38:44  11072s]  ReSet Options after AAE Based Opt flow 
[09/09 22:38:44  11072s] Opt: RC extraction mode changed to 'detail'
[09/09 22:38:44  11072s] *** Finished optDesign ***
[09/09 22:38:44  11072s] Info: pop threads available for lower-level modules during optimization.
[09/09 22:38:44  11072s] Deleting Lib Analyzer.
[09/09 22:38:44  11072s] Info: Destroy the CCOpt slew target map.
[09/09 22:38:44  11072s] clean pInstBBox. size 0
[09/09 22:38:44  11072s] All LLGs are deleted
[09/09 22:38:44  11072s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2598.0M
[09/09 22:38:44  11072s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.003, REAL:0.003, MEM:2598.0M
[09/09 22:38:44  11072s] 
[09/09 22:38:44  11072s] =============================================================================================
[09/09 22:38:44  11072s]  Final TAT Report for optDesign
[09/09 22:38:44  11072s] =============================================================================================
[09/09 22:38:44  11072s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 22:38:44  11072s] ---------------------------------------------------------------------------------------------
[09/09 22:38:44  11072s] [ WnsOpt                 ]      1   0:00:08.2  (   5.5 % )     0:00:08.2 /  0:00:13.9    1.7
[09/09 22:38:44  11072s] [ TnsOpt                 ]      1   0:00:06.8  (   4.5 % )     0:00:06.8 /  0:00:07.8    1.1
[09/09 22:38:44  11072s] [ DrvOpt                 ]      1   0:00:04.5  (   3.0 % )     0:00:04.5 /  0:00:06.2    1.4
[09/09 22:38:44  11072s] [ ClockDrv               ]      1   0:00:04.5  (   3.0 % )     0:00:04.5 /  0:00:05.8    1.3
[09/09 22:38:44  11072s] [ ViewPruning            ]     10   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[09/09 22:38:44  11072s] [ CheckPlace             ]      1   0:00:00.5  (   0.3 % )     0:00:00.5 /  0:00:01.2    2.6
[09/09 22:38:44  11072s] [ RefinePlace            ]      2   0:00:03.4  (   2.3 % )     0:00:03.4 /  0:00:05.0    1.5
[09/09 22:38:44  11072s] [ LayerAssignment        ]      2   0:00:01.5  (   1.0 % )     0:00:01.6 /  0:00:01.6    1.0
[09/09 22:38:44  11072s] [ EcoRoute               ]      1   0:00:58.9  (  39.3 % )     0:00:58.9 /  0:02:23.2    2.4
[09/09 22:38:44  11072s] [ ExtractRC              ]      2   0:00:27.2  (  18.1 % )     0:00:27.2 /  0:00:28.8    1.1
[09/09 22:38:44  11072s] [ TimingUpdate           ]     13   0:00:04.4  (   2.9 % )     0:00:19.0 /  0:01:26.9    4.6
[09/09 22:38:44  11072s] [ FullDelayCalc          ]      3   0:00:14.5  (   9.7 % )     0:00:14.6 /  0:01:06.6    4.6
[09/09 22:38:44  11072s] [ OptSummaryReport       ]      5   0:00:00.7  (   0.5 % )     0:00:06.2 /  0:00:11.6    1.9
[09/09 22:38:44  11072s] [ TimingReport           ]      5   0:00:01.0  (   0.7 % )     0:00:01.0 /  0:00:03.4    3.4
[09/09 22:38:44  11072s] [ DrvReport              ]      5   0:00:04.2  (   2.8 % )     0:00:04.2 /  0:00:06.8    1.6
[09/09 22:38:44  11072s] [ GenerateReports        ]      1   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.7    2.4
[09/09 22:38:44  11072s] [ MISC                   ]          0:00:09.5  (   6.3 % )     0:00:09.5 /  0:00:16.6    1.8
[09/09 22:38:44  11072s] ---------------------------------------------------------------------------------------------
[09/09 22:38:44  11072s]  optDesign TOTAL                    0:02:30.1  ( 100.0 % )     0:02:30.1 /  0:05:28.6    2.2
[09/09 22:38:44  11072s] ---------------------------------------------------------------------------------------------
[09/09 22:38:44  11072s] 
[09/09 22:38:44  11072s] Deleting Cell Server ...
[09/09 22:47:16  11125s] <CMD> saveDesign SAVED/06_route_opt.invs
[09/09 22:47:16  11125s] The in-memory database contained RC information but was not saved. To save 
[09/09 22:47:16  11125s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[09/09 22:47:16  11125s] so it should only be saved when it is really desired.
[09/09 22:47:17  11125s] #% Begin save design ... (date=09/09 22:47:16, mem=2101.7M)
[09/09 22:47:17  11125s] % Begin Save ccopt configuration ... (date=09/09 22:47:17, mem=2101.7M)
[09/09 22:47:17  11125s] % End Save ccopt configuration ... (date=09/09 22:47:17, total cpu=0:00:00.2, real=0:00:00.0, peak res=2101.9M, current mem=2101.9M)
[09/09 22:47:17  11125s] % Begin Save netlist data ... (date=09/09 22:47:17, mem=2101.9M)
[09/09 22:47:17  11125s] Writing Binary DB to SAVED/06_route_opt.invs.dat.tmp/vbin/croc_chip.v.bin in multi-threaded mode...
[09/09 22:47:17  11126s] % End Save netlist data ... (date=09/09 22:47:17, total cpu=0:00:00.2, real=0:00:00.0, peak res=2103.1M, current mem=2103.1M)
[09/09 22:47:17  11126s] Saving symbol-table file in separate thread ...
[09/09 22:47:17  11126s] Saving congestion map file in separate thread ...
[09/09 22:47:17  11126s] Saving congestion map file SAVED/06_route_opt.invs.dat.tmp/croc_chip.route.congmap.gz ...
[09/09 22:47:17  11126s] % Begin Save AAE data ... (date=09/09 22:47:17, mem=2103.8M)
[09/09 22:47:17  11126s] Saving AAE Data ...
[09/09 22:47:17  11126s] % End Save AAE data ... (date=09/09 22:47:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=2103.8M, current mem=2103.8M)
[09/09 22:47:17  11126s] Saving /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/scheduling_file.cts in SAVED/06_route_opt.invs.dat/scheduling_file.cts
[09/09 22:47:17  11126s] Saving preference file SAVED/06_route_opt.invs.dat.tmp/gui.pref.tcl ...
[09/09 22:47:17  11126s] Saving mode setting ...
[09/09 22:47:17  11126s] Saving global file ...
[09/09 22:47:18  11126s] Saving Drc markers ...
[09/09 22:47:18  11126s] ... 29 markers are saved ...
[09/09 22:47:18  11126s] ... 0 geometry drc markers are saved ...
[09/09 22:47:18  11126s] ... 17 antenna drc markers are saved ...
[09/09 22:47:18  11126s] Saving special route data file in separate thread ...
[09/09 22:47:18  11126s] Saving PG file in separate thread ...
[09/09 22:47:18  11126s] Saving placement file in separate thread ...
[09/09 22:47:18  11126s] Saving route file in separate thread ...
[09/09 22:47:18  11126s] Saving property file in separate thread ...
[09/09 22:47:18  11126s] Saving PG file SAVED/06_route_opt.invs.dat.tmp/croc_chip.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Tue Sep  9 22:47:18 2025)
[09/09 22:47:18  11126s] Saving property file SAVED/06_route_opt.invs.dat.tmp/croc_chip.prop
[09/09 22:47:18  11126s] ** Saving stdCellPlacement_binary (version# 2) ...
[09/09 22:47:18  11126s] Save Adaptive View Pruning View Names to Binary file
[09/09 22:47:18  11126s] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=2717.9M) ***
[09/09 22:47:18  11126s] *** Completed saveProperty (cpu=0:00:00.2 real=0:00:00.0 mem=2717.9M) ***
[09/09 22:47:18  11126s] *** Completed savePGFile (cpu=0:00:00.3 real=0:00:00.0 mem=2717.9M) ***
[09/09 22:47:18  11126s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[09/09 22:47:18  11126s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[09/09 22:47:18  11126s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[09/09 22:47:18  11127s] *** Completed saveRoute (cpu=0:00:00.9 real=0:00:00.0 mem=2693.9M) ***
[09/09 22:47:18  11127s] TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
[09/09 22:47:18  11127s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[09/09 22:47:19  11127s] #Saving pin access data to file SAVED/06_route_opt.invs.dat.tmp/croc_chip.apa ...
[09/09 22:47:20  11128s] #
[09/09 22:47:20  11128s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[09/09 22:47:20  11128s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[09/09 22:47:20  11128s] % Begin Save power constraints data ... (date=09/09 22:47:20, mem=2105.0M)
[09/09 22:47:20  11129s] % End Save power constraints data ... (date=09/09 22:47:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=2105.0M, current mem=2105.0M)
[09/09 22:47:26  11133s] Generated self-contained design 06_route_opt.invs.dat.tmp
[09/09 22:47:26  11133s] #% End save design ... (date=09/09 22:47:26, total cpu=0:00:08.5, real=0:00:09.0, peak res=2140.7M, current mem=2105.3M)
[09/09 22:47:26  11133s] *** Message Summary: 0 warning(s), 0 error(s)
[09/09 22:47:26  11133s] 
[09/09 22:47:26  11133s] <CMD> checkFPlan -reportUtil > rpt/06_route_opt/check_util.rpt
[09/09 22:47:26  11133s] Checking routing tracks.....
[09/09 22:47:26  11133s] Checking other grids.....
[09/09 22:47:26  11133s] Checking FINFET Grid is on Manufacture Grid.....
[09/09 22:47:26  11133s] Checking core/die box is on Grid.....
[09/09 22:47:26  11133s] **WARN: (IMPFP-7238):	CORE's corner: (348.0000000000 , 348.0000000000) is NOT on PlacementGrid,  Please use command getFPlanMode to check current Grid settings, use command setFPlanMode to change which grid to snap to. And use command get_snap_grid_info to get grids' offset and pitch. Command floorplan can be used to fix this issue.
[09/09 22:47:26  11133s] **WARN: (IMPFP-7238):	CORE's corner: (1492.3200000000 , 1492.0200000000) is NOT on PlacementGrid,  Please use command getFPlanMode to check current Grid settings, use command setFPlanMode to change which grid to snap to. And use command get_snap_grid_info to get grids' offset and pitch. Command floorplan can be used to fix this issue.
[09/09 22:47:26  11133s] Checking snap rule ......
[09/09 22:47:26  11133s] Checking Row is on grid......
[09/09 22:47:26  11133s] Checking AreaIO row.....
[09/09 22:47:26  11133s] Checking row out of die ...
[09/09 22:47:26  11133s] Checking routing blockage.....
[09/09 22:47:26  11133s] Checking components.....
[09/09 22:47:26  11133s] **WARN: (IMPFP-10013):	Halo should be created around block i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut and snapping rules are not checked since it's width is not multiple of default tech site's width.
[09/09 22:47:26  11133s] **WARN: (IMPFP-10013):	Halo should be created around block i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut and snapping rules are not checked since it's height is not multiple of default tech site's height.
[09/09 22:47:26  11133s] **WARN: (IMPFP-10013):	Halo should be created around block i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut and snapping rules are not checked since it's width is not multiple of default tech site's width.
[09/09 22:47:26  11133s] **WARN: (IMPFP-10013):	Halo should be created around block i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut and snapping rules are not checked since it's height is not multiple of default tech site's height.
[09/09 22:47:26  11134s] Checking IO Pads out of die...
[09/09 22:47:26  11134s] Checking constraints (guide/region/fence).....
[09/09 22:47:26  11134s] Checking groups.....
[09/09 22:47:26  11134s] 
[09/09 22:47:26  11134s] Checking Preroutes.....
[09/09 22:47:26  11134s] No. of regular pre-routes not on tracks : 0 
[09/09 22:47:26  11134s] 
[09/09 22:47:26  11134s] Reporting Utilizations.....
[09/09 22:47:26  11134s] 
[09/09 22:47:26  11134s] Core utilization  = 68.164102
[09/09 22:47:26  11134s] Effective Utilizations
[09/09 22:47:26  11134s] #spOpts: N=130 
[09/09 22:47:26  11134s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2609.9M
[09/09 22:47:26  11134s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2609.9M
[09/09 22:47:26  11134s] Core basic site is CoreSite
[09/09 22:47:26  11134s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/09 22:47:26  11134s] Fast DP-INIT is on for default
[09/09 22:47:26  11134s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[09/09 22:47:26  11134s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.124, REAL:0.039, MEM:2609.9M
[09/09 22:47:27  11134s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.149, REAL:0.065, MEM:2609.9M
[09/09 22:47:27  11134s] Average module density = 0.613.
[09/09 22:47:27  11134s] Density for the design = 0.613.
[09/09 22:47:27  11134s]        = stdcell_area 359237 sites (651800 um^2) / alloc_area 586262 sites (1063714 um^2).
[09/09 22:47:27  11134s] Pin Density = 0.2095.
[09/09 22:47:27  11134s]             = total # of pins 150869 / total area 719968.
[09/09 22:47:27  11134s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2609.9M
[09/09 22:47:27  11134s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.002, REAL:0.002, MEM:2609.9M
[09/09 22:47:27  11134s] 
[09/09 22:47:27  11134s] *** Summary of all messages that are not suppressed in this session:
[09/09 22:47:27  11134s] Severity  ID               Count  Summary                                  
[09/09 22:47:27  11134s] WARNING   IMPFP-7238           2  CORE's corner: %s is NOT on %s,  Please ...
[09/09 22:47:27  11134s] WARNING   IMPFP-10013          4  Halo should be created around block %s a...
[09/09 22:47:27  11134s] *** Message Summary: 6 warning(s), 0 error(s)
[09/09 22:47:27  11134s] 
[09/09 22:47:27  11134s] <CMD> checkPlace > rpt/06_route_opt/checkPlace.rpt
[09/09 22:47:27  11134s] OPERPROF: Starting checkPlace at level 1, MEM:2609.9M
[09/09 22:47:27  11134s] #spOpts: N=130 
[09/09 22:47:27  11134s] All LLGs are deleted
[09/09 22:47:27  11134s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2609.9M
[09/09 22:47:27  11134s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2609.9M
[09/09 22:47:27  11134s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2609.9M
[09/09 22:47:27  11134s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2609.9M
[09/09 22:47:27  11134s] Core basic site is CoreSite
[09/09 22:47:27  11134s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/09 22:47:27  11134s] SiteArray: non-trimmed site array dimensions = 302 x 2384
[09/09 22:47:27  11134s] SiteArray: use 3,092,480 bytes
[09/09 22:47:27  11134s] SiteArray: current memory after site array memory allocation 2609.9M
[09/09 22:47:27  11134s] SiteArray: FP blocked sites are writable
[09/09 22:47:27  11134s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[09/09 22:47:27  11134s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2609.9M
[09/09 22:47:27  11134s] Process 60003 wires and vias for routing blockage analysis
[09/09 22:47:27  11134s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.174, REAL:0.026, MEM:2609.9M
[09/09 22:47:27  11134s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.294, REAL:0.070, MEM:2609.9M
[09/09 22:47:27  11134s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.304, REAL:0.079, MEM:2609.9M
[09/09 22:47:27  11134s] Begin checking placement ... (start mem=2609.9M, init mem=2609.9M)
[09/09 22:47:27  11135s] 
[09/09 22:47:27  11135s] Running CheckPlace using 8 threads!...
[09/09 22:47:27  11136s] 
[09/09 22:47:27  11136s] ...checkPlace MT is done!
[09/09 22:47:27  11136s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2609.9M
[09/09 22:47:27  11136s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.033, REAL:0.033, MEM:2609.9M
[09/09 22:47:27  11136s] Pre-route DRC Violation:	194
[09/09 22:47:27  11136s] *info: Placed = 52087          (Fixed = 8322)
[09/09 22:47:27  11136s] *info: Unplaced = 0           
[09/09 22:47:27  11136s] Placement Density:61.28%(651800/1063714)
[09/09 22:47:27  11136s] Placement Density (including fixed std cells):61.89%(669062/1080976)
[09/09 22:47:27  11136s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2609.9M
[09/09 22:47:27  11136s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.021, REAL:0.021, MEM:2609.9M
[09/09 22:47:27  11136s] Finished checkPlace (total: cpu=0:00:01.7, real=0:00:00.0; vio checks: cpu=0:00:01.3, real=0:00:00.0; mem=2609.9M)
[09/09 22:47:27  11136s] OPERPROF: Finished checkPlace at level 1, CPU:1.689, REAL:0.552, MEM:2609.9M
[09/09 22:47:27  11136s] <CMD> verify_drc -limit 0 > rpt/06_route_opt/verify_drc.rpt
[09/09 22:47:27  11136s] **WARN: (IMPVFG-1209):	The value of -limit setting is too large or not positive; changed into maximum integer 2147483647 automatically.
[09/09 22:47:27  11136s] #-limit 2147483646                       # int, default=2147483646, user setting
[09/09 22:47:27  11136s]  *** Starting Verify DRC (MEM: 2609.9) ***
[09/09 22:47:27  11136s] 
[09/09 22:47:27  11136s]   VERIFY DRC ...... Starting Verification
[09/09 22:47:27  11136s]   VERIFY DRC ...... Initializing
[09/09 22:47:27  11136s]   VERIFY DRC ...... Deleting Existing Violations
[09/09 22:47:27  11136s]   VERIFY DRC ...... Creating Sub-Areas
[09/09 22:47:27  11136s]   VERIFY DRC ...... Using new threading
[09/09 22:47:27  11136s]  VERIFY DRC ...... Sub-Area: {0.000 0.000 184.960 184.960} 1 of 100  Thread : 7
[09/09 22:47:27  11136s]  VERIFY DRC ...... Sub-Area: {1109.760 0.000 1294.720 184.960} 7 of 100  Thread : 4
[09/09 22:47:27  11136s]  VERIFY DRC ...... Sub-Area: {1479.680 0.000 1664.640 184.960} 9 of 100  Thread : 2
[09/09 22:47:27  11136s]  VERIFY DRC ...... Sub-Area: {184.960 0.000 369.920 184.960} 2 of 100  Thread : 1
[09/09 22:47:27  11136s]  VERIFY DRC ...... Sub-Area: {1664.640 0.000 1840.320 184.960} 10 of 100  Thread : 1
[09/09 22:47:27  11136s]  VERIFY DRC ...... Sub-Area: {1294.720 0.000 1479.680 184.960} 8 of 100  Thread : 2
[09/09 22:47:27  11136s]  VERIFY DRC ...... Sub-Area: {0.000 554.880 184.960 739.840} 31 of 100  Thread : 4
[09/09 22:47:27  11136s]  VERIFY DRC ...... Sub-Area: {1479.680 184.960 1664.640 369.920} 19 of 100  Thread : 3
[09/09 22:47:27  11136s]  VERIFY DRC ...... Sub-Area: {0.000 739.840 184.960 924.800} 41 of 100  Thread : 4
[09/09 22:47:27  11136s]  VERIFY DRC ...... Sub-Area: {0.000 924.800 184.960 1109.760} 51 of 100  Thread : 4
[09/09 22:47:27  11136s]  VERIFY DRC ...... Sub-Area: {1479.680 554.880 1664.640 739.840} 39 of 100  Thread : 1
[09/09 22:47:27  11136s]  VERIFY DRC ...... Sub-Area: {1664.640 369.920 1840.320 554.880} 30 of 100  Thread : 1
[09/09 22:47:27  11136s]  VERIFY DRC ...... Sub-Area: {1664.640 554.880 1840.320 739.840} 40 of 100  Thread : 1
[09/09 22:47:27  11136s]  VERIFY DRC ...... Sub-Area: {0.000 1109.760 184.960 1294.720} 61 of 100  Thread : 1
[09/09 22:47:27  11136s]  VERIFY DRC ...... Sub-Area: {1479.680 924.800 1664.640 1109.760} 59 of 100  Thread : 4
[09/09 22:47:27  11136s]  VERIFY DRC ...... Sub-Area: {184.960 1109.760 369.920 1294.720} 62 of 100  Thread : 1
[09/09 22:47:27  11136s]  VERIFY DRC ...... Sub-Area: {1479.680 739.840 1664.640 924.800} 49 of 100  Thread : 4
[09/09 22:47:27  11136s]  VERIFY DRC ...... Sub-Area: {1664.640 739.840 1840.320 924.800} 50 of 100  Thread : 4
[09/09 22:47:27  11136s]  VERIFY DRC ...... Sub-Area: {1664.640 924.800 1840.320 1109.760} 60 of 100  Thread : 4
[09/09 22:47:27  11137s]  VERIFY DRC ...... Sub-Area: {739.840 369.920 924.800 554.880} 25 of 100  Thread : 0
[09/09 22:47:27  11137s]  VERIFY DRC ...... Sub-Area: {1109.760 369.920 1294.720 554.880} 27 of 100  Thread : 7
[09/09 22:47:27  11137s]  VERIFY DRC ...... Sub-Area: {1109.760 184.960 1294.720 369.920} 17 of 100  Thread : 7
[09/09 22:47:27  11137s]  VERIFY DRC ...... Sub-Area: {739.840 184.960 924.800 369.920} 15 of 100  Thread : 0
[09/09 22:47:27  11137s]  VERIFY DRC ...... Sub-Area: {1294.720 184.960 1479.680 369.920} 18 of 100  Thread : 7
[09/09 22:47:27  11138s]  VERIFY DRC ...... Sub-Area: {1294.720 369.920 1479.680 554.880} 28 of 100  Thread : 7
[09/09 22:47:27  11138s]  VERIFY DRC ...... Sub-Area: {924.800 184.960 1109.760 369.920} 16 of 100  Thread : 0
[09/09 22:47:28  11139s]  VERIFY DRC ...... Sub-Area: {924.800 369.920 1109.760 554.880} 26 of 100  Thread : 0
[09/09 22:47:28  11139s]  VERIFY DRC ...... Sub-Area: {369.920 739.840 554.880 924.800} 43 of 100  Thread : 5
[09/09 22:47:28  11139s]  VERIFY DRC ...... Sub-Area: {1479.680 1109.760 1664.640 1294.720} 69 of 100  Thread : 0
[09/09 22:47:28  11139s]  VERIFY DRC ...... Sub-Area: {1664.640 1109.760 1840.320 1294.720} 70 of 100  Thread : 0
[09/09 22:47:28  11139s]  VERIFY DRC ...... Sub-Area: {0.000 1294.720 184.960 1479.680} 71 of 100  Thread : 0
[09/09 22:47:28  11140s]  VERIFY DRC ...... Sub-Area: {1479.680 1294.720 1664.640 1479.680} 79 of 100  Thread : 0
[09/09 22:47:28  11140s]  VERIFY DRC ...... Sub-Area: {1664.640 1294.720 1840.320 1479.680} 80 of 100  Thread : 0
[09/09 22:47:28  11140s]  VERIFY DRC ...... Sub-Area: {0.000 1479.680 184.960 1664.640} 81 of 100  Thread : 0
[09/09 22:47:28  11140s]  VERIFY DRC ...... Sub-Area: {184.960 1479.680 369.920 1664.640} 82 of 100  Thread : 0
[09/09 22:47:28  11140s]  VERIFY DRC ...... Sub-Area: {739.840 739.840 924.800 924.800} 45 of 100  Thread : 2
[09/09 22:47:28  11140s]  VERIFY DRC ...... Sub-Area: {184.960 739.840 369.920 924.800} 42 of 100  Thread : 5
[09/09 22:47:28  11140s]  VERIFY DRC ...... Sub-Area: {369.920 1479.680 554.880 1664.640} 83 of 100  Thread : 0
[09/09 22:47:28  11140s]  VERIFY DRC ...... Sub-Area: {739.840 1479.680 924.800 1664.640} 85 of 100  Thread : 5
[09/09 22:47:28  11140s]  VERIFY DRC ...... Sub-Area: {1109.760 1479.680 1294.720 1664.640} 87 of 100  Thread : 0
[09/09 22:47:28  11140s]  VERIFY DRC ...... Sub-Area: {369.920 369.920 554.880 554.880} 23 of 100  Thread : 6
[09/09 22:47:28  11140s]  VERIFY DRC ...... Sub-Area: {184.960 184.960 369.920 369.920} 12 of 100  Thread : 6
[09/09 22:47:28  11140s]  VERIFY DRC ...... Sub-Area: {924.800 1479.680 1109.760 1664.640} 86 of 100  Thread : 0
[09/09 22:47:28  11140s]  VERIFY DRC ...... Sub-Area: {554.880 1479.680 739.840 1664.640} 84 of 100  Thread : 5
[09/09 22:47:28  11140s]  VERIFY DRC ...... Sub-Area: {1294.720 1479.680 1479.680 1664.640} 88 of 100  Thread : 5
[09/09 22:47:28  11140s]  VERIFY DRC ...... Sub-Area: {1479.680 1479.680 1664.640 1664.640} 89 of 100  Thread : 5
[09/09 22:47:28  11140s]  VERIFY DRC ...... Sub-Area: {1664.640 1479.680 1840.320 1664.640} 90 of 100  Thread : 5
[09/09 22:47:28  11140s]  VERIFY DRC ...... Sub-Area: {0.000 1664.640 184.960 1840.020} 91 of 100  Thread : 5
[09/09 22:47:28  11140s]  VERIFY DRC ...... Sub-Area: {184.960 1664.640 369.920 1840.020} 92 of 100  Thread : 5
[09/09 22:47:28  11140s]  VERIFY DRC ...... Sub-Area: {369.920 1664.640 554.880 1840.020} 93 of 100  Thread : 5
[09/09 22:47:28  11140s]  VERIFY DRC ...... Sub-Area: {554.880 1664.640 739.840 1840.020} 94 of 100  Thread : 5
[09/09 22:47:28  11140s]  VERIFY DRC ...... Sub-Area: {739.840 1664.640 924.800 1840.020} 95 of 100  Thread : 5
[09/09 22:47:28  11140s]  VERIFY DRC ...... Sub-Area: {924.800 1664.640 1109.760 1840.020} 96 of 100  Thread : 5
[09/09 22:47:28  11140s]  VERIFY DRC ...... Sub-Area: {1109.760 1664.640 1294.720 1840.020} 97 of 100  Thread : 5
[09/09 22:47:28  11140s]  VERIFY DRC ...... Sub-Area: {1294.720 1664.640 1479.680 1840.020} 98 of 100  Thread : 5
[09/09 22:47:28  11140s]  VERIFY DRC ...... Sub-Area: {1479.680 1664.640 1664.640 1840.020} 99 of 100  Thread : 5
[09/09 22:47:28  11140s]  VERIFY DRC ...... Sub-Area: {1664.640 1664.640 1840.320 1840.020} 100 of 100  Thread : 5
[09/09 22:47:28  11140s]  VERIFY DRC ...... Sub-Area: {369.920 184.960 554.880 369.920} 13 of 100  Thread : 6
[09/09 22:47:28  11140s]  VERIFY DRC ...... Sub-Area: {184.960 554.880 369.920 739.840} 32 of 100  Thread : 0
[09/09 22:47:28  11141s]  VERIFY DRC ...... Sub-Area: {1109.760 1109.760 1294.720 1294.720} 67 of 100  Thread : 7
[09/09 22:47:28  11141s]  VERIFY DRC ...... Sub-Area: {739.840 554.880 924.800 739.840} 35 of 100  Thread : 2
[09/09 22:47:28  11141s]  VERIFY DRC ...... Sub-Area: {554.880 184.960 739.840 369.920} 14 of 100  Thread : 6
[09/09 22:47:28  11141s]  VERIFY DRC ...... Sub-Area: {184.960 369.920 369.920 554.880} 22 of 100  Thread : 0
[09/09 22:47:28  11141s]  VERIFY DRC ...... Sub-Area: {739.840 1109.760 924.800 1294.720} 65 of 100  Thread : 4
[09/09 22:47:28  11141s]  VERIFY DRC ...... Sub-Area: {1109.760 739.840 1294.720 924.800} 47 of 100  Thread : 3
[09/09 22:47:28  11141s]  VERIFY DRC ...... Sub-Area: {554.880 554.880 739.840 739.840} 34 of 100  Thread : 2
[09/09 22:47:28  11142s]  VERIFY DRC ...... Sub-Area: {369.920 1109.760 554.880 1294.720} 63 of 100  Thread : 1
[09/09 22:47:28  11142s]  VERIFY DRC ...... Sub-Area: {554.880 369.920 739.840 554.880} 24 of 100  Thread : 2
[09/09 22:47:28  11142s]  VERIFY DRC ...... Sub-Area: {1294.720 554.880 1479.680 739.840} 38 of 100  Thread : 6
[09/09 22:47:28  11142s]  VERIFY DRC ...... Sub-Area: {184.960 1294.720 369.920 1479.680} 72 of 100  Thread : 5
[09/09 22:47:28  11142s]  VERIFY DRC ...... Sub-Area: {184.960 924.800 369.920 1109.760} 52 of 100  Thread : 1
[09/09 22:47:28  11142s]  VERIFY DRC ...... Sub-Area: {924.800 554.880 1109.760 739.840} 36 of 100  Thread : 3
[09/09 22:47:28  11144s]  VERIFY DRC ...... Sub-Area: {369.920 554.880 554.880 739.840} 33 of 100  Thread : 2
[09/09 22:47:28  11144s]  VERIFY DRC ...... Sub-Area: {1294.720 1109.760 1479.680 1294.720} 68 of 100  Thread : 7
[09/09 22:47:28  11144s]  VERIFY DRC ...... Sub-Area: {739.840 924.800 924.800 1109.760} 55 of 100  Thread : 4
[09/09 22:47:28  11145s]  VERIFY DRC ...... Sub-Area: {739.840 1294.720 924.800 1479.680} 75 of 100  Thread : 0
[09/09 22:47:28  11145s]  VERIFY DRC ...... Sub-Area: {369.920 1294.720 554.880 1479.680} 73 of 100  Thread : 5
[09/09 22:47:29  11145s]  VERIFY DRC ...... Sub-Area: {1294.720 739.840 1479.680 924.800} 48 of 100  Thread : 6
[09/09 22:47:29  11146s]  VERIFY DRC ...... Sub-Area: {369.920 924.800 554.880 1109.760} 53 of 100  Thread : 1
[09/09 22:47:29  11146s]  VERIFY DRC ...... Sub-Area: {1109.760 1294.720 1294.720 1479.680} 77 of 100  Thread : 7
[09/09 22:47:29  11147s]  VERIFY DRC ...... Sub-Area: {924.800 739.840 1109.760 924.800} 46 of 100  Thread : 4
[09/09 22:47:29  11148s]  VERIFY DRC ...... Sub-Area: {1109.760 554.880 1294.720 739.840} 37 of 100  Thread : 4
[09/09 22:47:29  11148s]  VERIFY DRC ...... Sub-Area: {924.800 1109.760 1109.760 1294.720} 66 of 100  Thread : 7
[09/09 22:47:29  11148s]  VERIFY DRC ...... Sub-Area: {554.880 1294.720 739.840 1479.680} 74 of 100  Thread : 5
[09/09 22:47:29  11148s]  VERIFY DRC ...... Sub-Area: {1294.720 924.800 1479.680 1109.760} 58 of 100  Thread : 6
[09/09 22:47:29  11148s]  VERIFY DRC ...... Sub-Area: {554.880 739.840 739.840 924.800} 44 of 100  Thread : 1
[09/09 22:47:29  11149s]  VERIFY DRC ...... Sub-Area: {1294.720 1294.720 1479.680 1479.680} 78 of 100  Thread : 3
[09/09 22:47:29  11150s]  VERIFY DRC ...... Sub-Area: {924.800 924.800 1109.760 1109.760} 56 of 100  Thread : 7
[09/09 22:47:30  11150s]  VERIFY DRC ...... Sub-Area: {924.800 1294.720 1109.760 1479.680} 76 of 100  Thread : 2
[09/09 22:47:30  11150s]  VERIFY DRC ...... Sub-Area: {554.880 1109.760 739.840 1294.720} 64 of 100  Thread : 5
[09/09 22:47:30  11150s]  VERIFY DRC ...... Thread : 3 finished.
[09/09 22:47:30  11150s]  VERIFY DRC ...... Sub-Area: {1109.760 924.800 1294.720 1109.760} 57 of 100  Thread : 7
[09/09 22:47:30  11150s]  VERIFY DRC ...... Thread : 7 finished.
[09/09 22:47:30  11151s]  VERIFY DRC ...... Sub-Area: {554.880 924.800 739.840 1109.760} 54 of 100  Thread : 5
[09/09 22:47:30  11151s]  VERIFY DRC ...... Thread : 5 finished.
[09/09 22:47:30  11151s] 
[09/09 22:47:30  11151s]   Verification Complete : 4046 Viols.
[09/09 22:47:30  11151s] 
[09/09 22:47:30  11151s]  Violation Summary By Layer and Type:
[09/09 22:47:30  11151s] 
[09/09 22:47:30  11151s] 	         MetSpc   Totals
[09/09 22:47:30  11151s] 	Metal1     4046     4046
[09/09 22:47:30  11151s] 	Totals     4046     4046
[09/09 22:47:30  11151s] 
[09/09 22:47:30  11151s]  *** End Verify DRC (CPU: 0:00:15.3  ELAPSED TIME: 3.00  MEM: 116.0M) ***
[09/09 22:47:30  11151s] 
[09/09 22:47:30  11151s] <CMD> setFillerMode -core {sg13g2_fill_1 sg13g2_fill_2 sg13g2_fill_4 sg13g2_fill_8} -corePrefix FILLER
[09/09 22:47:30  11151s] <CMD> addFiller -doDrc false
[09/09 22:47:30  11151s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:2773.9M
[09/09 22:47:30  11151s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2773.9M
[09/09 22:47:30  11151s] #spOpts: N=130 
[09/09 22:47:30  11151s] All LLGs are deleted
[09/09 22:47:30  11151s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2773.9M
[09/09 22:47:30  11151s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2773.9M
[09/09 22:47:30  11151s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2773.9M
[09/09 22:47:30  11151s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2773.9M
[09/09 22:47:30  11151s] Core basic site is CoreSite
[09/09 22:47:30  11151s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/09 22:47:30  11151s] SiteArray: non-trimmed site array dimensions = 302 x 2384
[09/09 22:47:30  11151s] SiteArray: use 3,092,480 bytes
[09/09 22:47:30  11151s] SiteArray: current memory after site array memory allocation 2773.9M
[09/09 22:47:30  11151s] SiteArray: FP blocked sites are writable
[09/09 22:47:30  11151s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[09/09 22:47:30  11151s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:2773.9M
[09/09 22:47:30  11151s] Process 60003 wires and vias for routing blockage analysis
[09/09 22:47:30  11151s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.177, REAL:0.026, MEM:2773.9M
[09/09 22:47:30  11151s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.308, REAL:0.072, MEM:2773.9M
[09/09 22:47:31  11151s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.334, REAL:0.099, MEM:2773.9M
[09/09 22:47:31  11151s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:01.0, mem=2773.9MB).
[09/09 22:47:31  11151s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.409, REAL:0.174, MEM:2773.9M
[09/09 22:47:31  11152s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:2773.9M
[09/09 22:47:31  11152s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:2773.9M
[09/09 22:47:31  11152s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:2773.9M
[09/09 22:47:31  11152s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2773.9M
[09/09 22:47:31  11152s] AddFiller init all instances time CPU:0.006, REAL:0.006
[09/09 22:47:32  11154s] AddFiller main function time CPU:2.052, REAL:1.779
[09/09 22:47:32  11154s] Filler instance commit time CPU:0.907, REAL:0.916
[09/09 22:47:32  11154s] *INFO: Adding fillers to top-module.
[09/09 22:47:32  11154s] *INFO:   Added 17605 filler insts (cell sg13g2_fill_8 / prefix FILLER).
[09/09 22:47:32  11154s] *INFO:   Added 11672 filler insts (cell sg13g2_fill_4 / prefix FILLER).
[09/09 22:47:32  11154s] *INFO:   Added 12932 filler insts (cell sg13g2_fill_2 / prefix FILLER).
[09/09 22:47:32  11154s] *INFO:   Added 13633 filler insts (cell sg13g2_fill_1 / prefix FILLER).
[09/09 22:47:32  11154s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:2.106, REAL:1.789, MEM:2773.9M
[09/09 22:47:32  11154s] *INFO: Total 55842 filler insts added - prefix FILLER (CPU: 0:00:02.6).
[09/09 22:47:32  11154s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:2.107, REAL:1.790, MEM:2773.9M
[09/09 22:47:32  11154s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:2773.9M
[09/09 22:47:32  11154s] For 55842 new insts, *** Applied 6 GNC rules (cpu = 0:00:00.0)
[09/09 22:47:32  11154s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.057, REAL:0.058, MEM:2773.9M
[09/09 22:47:32  11154s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:2.165, REAL:1.849, MEM:2773.9M
[09/09 22:47:32  11154s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:2.165, REAL:1.849, MEM:2773.9M
[09/09 22:47:33  11154s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2773.9M
[09/09 22:47:33  11154s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.051, REAL:0.051, MEM:2773.9M
[09/09 22:47:33  11154s] All LLGs are deleted
[09/09 22:47:33  11154s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2773.9M
[09/09 22:47:33  11154s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2773.9M
[09/09 22:47:33  11154s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:2.984, REAL:2.252, MEM:2773.9M
[09/09 22:47:33  11154s] <CMD> checkFiller
[09/09 22:47:33  11154s] OPERPROF: Starting DPlace-Init at level 1, MEM:2773.9M
[09/09 22:47:33  11154s] #spOpts: N=130 mergeVia=F 
[09/09 22:47:33  11154s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2773.9M
[09/09 22:47:33  11154s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2773.9M
[09/09 22:47:33  11154s] Core basic site is CoreSite
[09/09 22:47:33  11154s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/09 22:47:33  11154s] Fast DP-INIT is on for default
[09/09 22:47:33  11154s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[09/09 22:47:33  11154s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.164, REAL:0.051, MEM:2773.9M
[09/09 22:47:33  11154s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.211, REAL:0.099, MEM:2773.9M
[09/09 22:47:33  11154s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2773.9MB).
[09/09 22:47:33  11154s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.303, REAL:0.192, MEM:2773.9M
[09/09 22:47:33  11155s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2773.9M
[09/09 22:47:33  11155s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.039, REAL:0.039, MEM:2773.9M
[09/09 22:47:33  11155s] All LLGs are deleted
[09/09 22:47:33  11155s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2773.9M
[09/09 22:47:33  11155s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2773.9M
[09/09 22:47:33  11155s] *INFO: Total number of gaps found: 0
[09/09 22:47:38  11155s] <CMD> win
[09/09 22:47:39  11155s] <CMD> zoomBox 345.79600 655.51200 1342.36200 1053.99200
[09/09 22:47:39  11156s] <CMD> zoomBox 472.19800 711.51000 1192.22000 999.41300
[09/09 22:47:40  11156s] <CMD> zoomBox 655.27600 792.61800 974.75600 920.36300
[09/09 22:47:41  11156s] <CMD> zoomBox 711.62300 817.58100 907.82500 896.03300
[09/09 22:47:41  11156s] <CMD> fit
[09/09 22:47:42  11156s] <CMD> zoomBox -968.74500 192.43900 2688.48700 1654.79500
[09/09 22:47:43  11156s] <CMD> zoomBox -323.70000 478.20500 1922.29900 1376.27500
[09/09 22:47:43  11156s] <CMD> zoomBox 225.64300 722.89100 1222.20700 1121.37000
[09/09 22:47:43  11156s] <CMD> zoomBox 289.91200 751.51600 1136.99100 1090.22300
[09/09 22:47:44  11157s] <CMD> zoomBox 430.44200 814.10700 950.65500 1022.11600
[09/09 22:47:44  11157s] <CMD> zoomBox 463.99000 829.04900 906.17200 1005.85700
[09/09 22:47:45  11157s] <CMD> zoomBox 516.74500 852.54600 836.22200 980.29000
[09/09 23:03:31  11254s] <CMD> win
[09/09 23:03:32  11254s] <CMD> fit
[09/09 23:03:33  11255s] <CMD> zoomBox -1276.55500 18.29900 3026.07100 1738.71800
[09/09 23:03:33  11255s] <CMD> zoomBox -750.95900 191.74500 2357.68800 1434.74800
[09/09 23:03:36  11255s] 
[09/09 23:03:36  11255s] *** Memory Usage v#1 (Current mem = 2747.910M, initial mem = 273.906M) ***
[09/09 23:03:36  11255s] 
[09/09 23:03:36  11255s] *** Summary of all messages that are not suppressed in this session:
[09/09 23:03:36  11255s] Severity  ID               Count  Summary                                  
[09/09 23:03:36  11255s] WARNING   IMPLF-58            22  MACRO '%s' has been found in the databas...
[09/09 23:03:36  11255s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[09/09 23:03:36  11255s] WARNING   IMPLF-200           28  Pin '%s' in macro '%s' has no ANTENNAGAT...
[09/09 23:03:36  11255s] WARNING   IMPLF-201           16  Pin '%s' in macro '%s' has no ANTENNADIF...
[09/09 23:03:36  11255s] WARNING   IMPFP-7238           2  CORE's corner: %s is NOT on %s,  Please ...
[09/09 23:03:36  11255s] WARNING   IMPFP-10013          4  Halo should be created around block %s a...
[09/09 23:03:36  11255s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[09/09 23:03:36  11255s] WARNING   IMPTS-282           28  Cell '%s' is not a level shifter cell bu...
[09/09 23:03:36  11255s] WARNING   IMPEXT-6197          7  The Cap table file is not specified. Thi...
[09/09 23:03:36  11255s] WARNING   IMPEXT-2766          7  The sheet resistance for layer %s is not...
[09/09 23:03:36  11255s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[09/09 23:03:36  11255s] WARNING   IMPEXT-2776          6  The via resistance between layers %s and...
[09/09 23:03:36  11255s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[09/09 23:03:36  11255s] WARNING   IMPEXT-3032          5  Because the cap table file was not provi...
[09/09 23:03:36  11255s] WARNING   IMPCK-8086           3  The command %s is obsolete and will be r...
[09/09 23:03:36  11255s] WARNING   IMPVL-159          186  Pin '%s' of cell '%s' is defined in LEF ...
[09/09 23:03:36  11255s] WARNING   IMPESI-3095        896  Net: '%s' has no receivers. SI analysis ...
[09/09 23:03:36  11255s] WARNING   IMPESI-3423        138  ROP computation is skipped for pin %s of...
[09/09 23:03:36  11255s] WARNING   IMPESI-3194       1580  Unable to interpolate for instance '%s' ...
[09/09 23:03:36  11255s] WARNING   IMPESI-3199       1580  Unable to find proper library binding be...
[09/09 23:03:36  11255s] WARNING   IMPESI-3505          1  setDelayCalMode -eng_%s (default=%s) wil...
[09/09 23:03:36  11255s] WARNING   IMPVFG-1209          2  The value of -limit setting is too large...
[09/09 23:03:36  11255s] WARNING   IMPOPT-3602          8  The specified path group name %s is not ...
[09/09 23:03:36  11255s] WARNING   IMPOPT-801           1  Genus executable not found in PATH%s. In...
[09/09 23:03:36  11255s] WARNING   IMPOPT-306           1  Found placement violations in the postRo...
[09/09 23:03:36  11255s] WARNING   IMPOPT-6115          2  ECO batch mode has been activated, and '...
[09/09 23:03:36  11255s] WARNING   IMPCCOPT-2314        1  CCOpt found %u clock tree nets marked as...
[09/09 23:03:36  11255s] WARNING   IMPCCOPT-1361        9  Routing configuration for %s nets in clo...
[09/09 23:03:36  11255s] WARNING   IMPCCOPT-1182        3  The clock_gating_cells property has no u...
[09/09 23:03:36  11255s] WARNING   IMPCCOPT-2276        3  CCOpt/PRO found clock net '%s' is not ro...
[09/09 23:03:36  11255s] WARNING   IMPCCOPT-1260       45  The skew target of %s for %s is too smal...
[09/09 23:03:36  11255s] WARNING   IMPTR-2104           2  Layer %s: Pitch=%d is less than min widt...
[09/09 23:03:36  11255s] WARNING   IMPTR-2108           2  For layer M%d, the gaps of %d out of %d ...
[09/09 23:03:36  11255s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[09/09 23:03:36  11255s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[09/09 23:03:36  11255s] WARNING   TECHLIB-302         20  No function defined for cell '%s'. The c...
[09/09 23:03:36  11255s] *** Message Summary: 4616 warning(s), 0 error(s)
[09/09 23:03:36  11255s] 
[09/09 23:03:36  11255s] --- Ending "Innovus" (totcpu=3:07:36, real=24:24:07, mem=2747.9M) ---
