-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_aw_AWVALID : OUT STD_LOGIC;
    m_axi_aw_AWREADY : IN STD_LOGIC;
    m_axi_aw_AWADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_aw_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_aw_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_aw_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_aw_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_aw_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_aw_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_aw_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_aw_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_aw_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_aw_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_aw_WVALID : OUT STD_LOGIC;
    m_axi_aw_WREADY : IN STD_LOGIC;
    m_axi_aw_WDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_aw_WSTRB : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_aw_WLAST : OUT STD_LOGIC;
    m_axi_aw_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_aw_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_aw_ARVALID : OUT STD_LOGIC;
    m_axi_aw_ARREADY : IN STD_LOGIC;
    m_axi_aw_ARADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_aw_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_aw_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_aw_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_aw_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_aw_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_aw_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_aw_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_aw_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_aw_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_aw_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_aw_RVALID : IN STD_LOGIC;
    m_axi_aw_RREADY : OUT STD_LOGIC;
    m_axi_aw_RDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    m_axi_aw_RLAST : IN STD_LOGIC;
    m_axi_aw_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_aw_RFIFONUM : IN STD_LOGIC_VECTOR (9 downto 0);
    m_axi_aw_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_aw_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_aw_BVALID : IN STD_LOGIC;
    m_axi_aw_BREADY : OUT STD_LOGIC;
    m_axi_aw_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_aw_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_aw_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_bi_AWVALID : OUT STD_LOGIC;
    m_axi_bi_AWREADY : IN STD_LOGIC;
    m_axi_bi_AWADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_bi_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_bi_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_bi_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_bi_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_bi_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_bi_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_bi_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_bi_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_bi_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_bi_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_bi_WVALID : OUT STD_LOGIC;
    m_axi_bi_WREADY : IN STD_LOGIC;
    m_axi_bi_WDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_bi_WSTRB : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_bi_WLAST : OUT STD_LOGIC;
    m_axi_bi_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_bi_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_bi_ARVALID : OUT STD_LOGIC;
    m_axi_bi_ARREADY : IN STD_LOGIC;
    m_axi_bi_ARADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_bi_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_bi_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_bi_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_bi_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_bi_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_bi_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_bi_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_bi_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_bi_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_bi_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_bi_RVALID : IN STD_LOGIC;
    m_axi_bi_RREADY : OUT STD_LOGIC;
    m_axi_bi_RDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    m_axi_bi_RLAST : IN STD_LOGIC;
    m_axi_bi_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_bi_RFIFONUM : IN STD_LOGIC_VECTOR (9 downto 0);
    m_axi_bi_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_bi_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_bi_BVALID : IN STD_LOGIC;
    m_axi_bi_BREADY : OUT STD_LOGIC;
    m_axi_bi_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_bi_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_bi_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    p_read2 : IN STD_LOGIC_VECTOR (16 downto 0);
    p_read3 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read4 : IN STD_LOGIC_VECTOR (16 downto 0);
    p_read5 : IN STD_LOGIC_VECTOR (15 downto 0);
    m : IN STD_LOGIC_VECTOR (15 downto 0);
    shl_ln22_mid2 : IN STD_LOGIC_VECTOR (31 downto 0);
    addr_a0 : IN STD_LOGIC_VECTOR (31 downto 0);
    zext_ln50 : IN STD_LOGIC_VECTOR (15 downto 0);
    addr_b0 : IN STD_LOGIC_VECTOR (31 downto 0);
    shl_ln : IN STD_LOGIC_VECTOR (15 downto 0);
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_21_i : IN STD_LOGIC_VECTOR (19 downto 0);
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_21_o : OUT STD_LOGIC_VECTOR (19 downto 0);
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_21_o_ap_vld : OUT STD_LOGIC;
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_20_i : IN STD_LOGIC_VECTOR (19 downto 0);
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_20_o : OUT STD_LOGIC_VECTOR (19 downto 0);
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_20_o_ap_vld : OUT STD_LOGIC;
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_19_i : IN STD_LOGIC_VECTOR (19 downto 0);
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_19_o : OUT STD_LOGIC_VECTOR (19 downto 0);
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_19_o_ap_vld : OUT STD_LOGIC;
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_18_i : IN STD_LOGIC_VECTOR (19 downto 0);
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_18_o : OUT STD_LOGIC_VECTOR (19 downto 0);
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_18_o_ap_vld : OUT STD_LOGIC;
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_17_i : IN STD_LOGIC_VECTOR (19 downto 0);
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_17_o : OUT STD_LOGIC_VECTOR (19 downto 0);
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_17_o_ap_vld : OUT STD_LOGIC;
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_16_i : IN STD_LOGIC_VECTOR (19 downto 0);
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_16_o : OUT STD_LOGIC_VECTOR (19 downto 0);
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_16_o_ap_vld : OUT STD_LOGIC;
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_15_i : IN STD_LOGIC_VECTOR (19 downto 0);
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_15_o : OUT STD_LOGIC_VECTOR (19 downto 0);
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_15_o_ap_vld : OUT STD_LOGIC;
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_14_i : IN STD_LOGIC_VECTOR (19 downto 0);
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_14_o : OUT STD_LOGIC_VECTOR (19 downto 0);
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_14_o_ap_vld : OUT STD_LOGIC;
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_13_i : IN STD_LOGIC_VECTOR (19 downto 0);
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_13_o : OUT STD_LOGIC_VECTOR (19 downto 0);
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_13_o_ap_vld : OUT STD_LOGIC;
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_12_i : IN STD_LOGIC_VECTOR (19 downto 0);
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_12_o : OUT STD_LOGIC_VECTOR (19 downto 0);
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_12_o_ap_vld : OUT STD_LOGIC;
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_11_i : IN STD_LOGIC_VECTOR (19 downto 0);
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_11_o : OUT STD_LOGIC_VECTOR (19 downto 0);
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_11_o_ap_vld : OUT STD_LOGIC;
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_10_i : IN STD_LOGIC_VECTOR (19 downto 0);
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_10_o : OUT STD_LOGIC_VECTOR (19 downto 0);
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_10_o_ap_vld : OUT STD_LOGIC;
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_9_i : IN STD_LOGIC_VECTOR (19 downto 0);
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_9_o : OUT STD_LOGIC_VECTOR (19 downto 0);
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_9_o_ap_vld : OUT STD_LOGIC;
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_8_i : IN STD_LOGIC_VECTOR (19 downto 0);
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_8_o : OUT STD_LOGIC_VECTOR (19 downto 0);
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_8_o_ap_vld : OUT STD_LOGIC;
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_7_i : IN STD_LOGIC_VECTOR (19 downto 0);
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_7_o : OUT STD_LOGIC_VECTOR (19 downto 0);
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_7_o_ap_vld : OUT STD_LOGIC;
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_6_i : IN STD_LOGIC_VECTOR (19 downto 0);
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_6_o : OUT STD_LOGIC_VECTOR (19 downto 0);
    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_6_o_ap_vld : OUT STD_LOGIC );
end;


architecture behav of mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv17_1FFFF : STD_LOGIC_VECTOR (16 downto 0) := "11111111111111111";
    constant ap_const_lv17_1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv17_2 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000010";
    constant ap_const_lv19_2 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000010";
    constant ap_const_lv16_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000010";
    constant ap_const_lv17_3 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000011";
    constant ap_const_lv18_2 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000010";
    constant ap_const_lv17_1FFFE : STD_LOGIC_VECTOR (16 downto 0) := "11111111111111110";
    constant ap_const_lv17_1FFFD : STD_LOGIC_VECTOR (16 downto 0) := "11111111111111101";
    constant ap_const_lv16_3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000011";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal icmp_ln150_reg_1636 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln17_reg_1669 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op114_readreq_state4 : BOOLEAN;
    signal ap_block_state4_io : BOOLEAN;
    signal icmp_ln150_reg_1636_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln17_2_reg_1685 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln17_2_reg_1685_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op172_readreq_state8 : BOOLEAN;
    signal ap_block_state8_io : BOOLEAN;
    signal icmp_ln150_reg_1636_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln17_reg_1669_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op241_read_state12 : BOOLEAN;
    signal ap_block_state12_pp0_stage3_iter2 : BOOLEAN;
    signal icmp_ln150_reg_1636_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln17_2_reg_1685_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op376_read_state16 : BOOLEAN;
    signal ap_block_state16_pp0_stage3_iter3 : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_condition_exit_pp0_iter0_stage3 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_5 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_39 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_36 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_4 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_38 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_35 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_37 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_34 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_33 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_32 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_31 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_30 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_29 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_28 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_27 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_26 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_25 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_24 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_23 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_22 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal aw_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal icmp_ln21_reg_1640 : STD_LOGIC_VECTOR (0 downto 0);
    signal aw_blk_n_R : STD_LOGIC;
    signal icmp_ln21_reg_1640_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal and_ln17_1_reg_1649 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln17_1_reg_1649_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal and_ln17_2_reg_1685_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal bi_blk_n_AR : STD_LOGIC;
    signal bi_blk_n_R : STD_LOGIC;
    signal and_ln17_1_reg_1649_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln17_1_reg_1649_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal in_a_reg_354 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_443_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_447 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal ap_predicate_op128_readreq_state5 : BOOLEAN;
    signal ap_predicate_op129_readreq_state5 : BOOLEAN;
    signal ap_block_state5_io : BOOLEAN;
    signal ap_predicate_op272_read_state13 : BOOLEAN;
    signal ap_predicate_op274_read_state13 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ap_predicate_op142_readreq_state6 : BOOLEAN;
    signal ap_predicate_op144_readreq_state6 : BOOLEAN;
    signal ap_block_state6_io : BOOLEAN;
    signal ap_predicate_op304_read_state14 : BOOLEAN;
    signal ap_predicate_op307_read_state14 : BOOLEAN;
    signal ap_block_state14_pp0_stage1_iter3 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal zext_ln50_cast_fu_451_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln50_cast_reg_1615 : STD_LOGIC_VECTOR (31 downto 0);
    signal t_2_reg_1620 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln150_fu_468_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln150_reg_1627 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln150_fu_472_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln21_fu_484_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln21_reg_1640_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln21_reg_1640_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln22_fu_490_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln22_reg_1644 : STD_LOGIC_VECTOR (16 downto 0);
    signal and_ln17_1_fu_534_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln22_8_fu_556_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln22_8_reg_1653 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_i_i_fu_562_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_i_i_reg_1658 : STD_LOGIC_VECTOR (16 downto 0);
    signal aw_addr_reg_1663 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln17_fu_616_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln17_reg_1669_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln17_reg_1669_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal aw_addr_1_reg_1673 : STD_LOGIC_VECTOR (31 downto 0);
    signal aw_addr_2_reg_1679 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln17_2_fu_700_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal aw_addr_3_reg_1689 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_i_cast_i_fu_746_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln43_fu_750_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln43_reg_1700 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_i_i_reg_1705 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_predicate_op108_readreq_state3 : BOOLEAN;
    signal ap_block_state3_io : BOOLEAN;
    signal ap_predicate_op158_readreq_state7 : BOOLEAN;
    signal ap_block_state7_io : BOOLEAN;
    signal ap_predicate_op212_read_state11 : BOOLEAN;
    signal ap_block_state11_pp0_stage2_iter2 : BOOLEAN;
    signal ap_predicate_op345_read_state15 : BOOLEAN;
    signal ap_block_state15_pp0_stage2_iter3 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal sext_ln43_fu_755_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln43_1_fu_759_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln43_1_reg_1718 : STD_LOGIC_VECTOR (16 downto 0);
    signal bi_addr_reg_1723 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln43_1_fu_793_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln43_2_fu_797_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln43_2_reg_1734 : STD_LOGIC_VECTOR (16 downto 0);
    signal bi_addr_1_reg_1739 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln43_2_fu_838_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bi_addr_2_reg_1750 : STD_LOGIC_VECTOR (31 downto 0);
    signal bi_addr_3_reg_1756 : STD_LOGIC_VECTOR (31 downto 0);
    signal mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_62_reg_1782 : STD_LOGIC_VECTOR (7 downto 0);
    signal aw_addr_read_reg_1802 : STD_LOGIC_VECTOR (7 downto 0);
    signal mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_73_reg_1817 : STD_LOGIC_VECTOR (7 downto 0);
    signal aw_addr_1_read_reg_1837 : STD_LOGIC_VECTOR (7 downto 0);
    signal mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_57_reg_1842 : STD_LOGIC_VECTOR (7 downto 0);
    signal aw_addr_2_read_reg_1872 : STD_LOGIC_VECTOR (7 downto 0);
    signal bi_addr_read_reg_1877 : STD_LOGIC_VECTOR (7 downto 0);
    signal mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_61_reg_1882 : STD_LOGIC_VECTOR (7 downto 0);
    signal mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_68_reg_1892 : STD_LOGIC_VECTOR (7 downto 0);
    signal aw_addr_3_read_reg_1922 : STD_LOGIC_VECTOR (7 downto 0);
    signal bi_addr_1_read_reg_1927 : STD_LOGIC_VECTOR (7 downto 0);
    signal mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_72_reg_1952 : STD_LOGIC_VECTOR (7 downto 0);
    signal bi_addr_2_read_reg_1977 : STD_LOGIC_VECTOR (7 downto 0);
    signal mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_56_reg_1982 : STD_LOGIC_VECTOR (7 downto 0);
    signal bi_addr_3_read_reg_2017 : STD_LOGIC_VECTOR (7 downto 0);
    signal mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_60_reg_2022 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_phi_reg_pp0_iter2_in_a_reg_354 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_in_a_reg_354 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_value_a_3_phi_fu_370_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_value_a_phi_fu_381_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_in_b_phi_fu_392_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_in_a_3_phi_fu_403_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_value_b_5_phi_fu_414_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_value_b_4_phi_fu_425_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_value_b_phi_fu_436_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln22_fu_589_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln22_1_fu_641_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln22_2_fu_666_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln22_3_fu_734_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln50_fu_781_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln50_1_fu_826_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln50_2_fu_861_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln50_3_fu_892_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1489_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_1516_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_1534_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_1543_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_1480_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_1453_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_1471_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_1498_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_1507_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_1435_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_1426_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_1444_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_1525_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_1462_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_1417_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_1408_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal phi_mul_fu_190 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal add_ln43_3_fu_767_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal t_fu_194 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal k_fu_478_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_t_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_443_p0 : STD_LOGIC_VECTOR (16 downto 0);
    signal shl_ln15_fu_496_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_fu_506_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln21_1_fu_522_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln17_1_fu_516_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln21_2_fu_528_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln22_5_fu_540_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln22_1_fu_546_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal zext_ln17_fu_502_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln22_6_fu_550_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln22_fu_576_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln22_1_fu_579_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln22_2_fu_584_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln150_1_fu_573_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln21_fu_606_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln17_fu_601_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln21_1_fu_611_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln22_fu_622_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln22_fu_631_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln22_3_fu_627_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln22_4_fu_635_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln22_2_fu_657_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln22_7_fu_653_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln22_9_fu_660_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln21_2_fu_690_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln17_2_fu_685_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln21_3_fu_695_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_fu_678_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal or_ln22_fu_710_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal or_ln_fu_716_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal zext_ln22_1_fu_724_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln22_10_fu_706_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln22_11_fu_728_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln43_3_fu_767_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln50_4_fu_772_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln50_fu_776_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln50_fu_807_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln43_fu_812_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln50_5_fu_816_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln50_1_fu_821_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln50_1_fu_842_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln43_1_fu_847_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln50_6_fu_851_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln50_2_fu_856_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln50_2_fu_873_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln43_2_fu_878_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln50_7_fu_882_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln50_3_fu_887_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1408_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1417_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1426_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1435_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1444_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1453_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1462_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1471_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1480_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1489_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1498_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1507_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1516_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1525_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1534_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1543_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_443_ce : STD_LOGIC;
    signal grp_fu_1408_ce : STD_LOGIC;
    signal grp_fu_1417_ce : STD_LOGIC;
    signal grp_fu_1426_ce : STD_LOGIC;
    signal grp_fu_1435_ce : STD_LOGIC;
    signal grp_fu_1444_ce : STD_LOGIC;
    signal grp_fu_1453_ce : STD_LOGIC;
    signal grp_fu_1462_ce : STD_LOGIC;
    signal grp_fu_1471_ce : STD_LOGIC;
    signal grp_fu_1480_ce : STD_LOGIC;
    signal grp_fu_1489_ce : STD_LOGIC;
    signal grp_fu_1498_ce : STD_LOGIC;
    signal grp_fu_1507_ce : STD_LOGIC;
    signal grp_fu_1516_ce : STD_LOGIC;
    signal grp_fu_1525_ce : STD_LOGIC;
    signal grp_fu_1534_ce : STD_LOGIC;
    signal grp_fu_1543_ce : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to4 : STD_LOGIC;
    signal ap_done_pending_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal grp_fu_1408_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1417_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1426_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1435_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1444_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1453_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1462_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1471_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1480_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1489_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1498_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1507_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1516_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1525_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1534_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1543_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_condition_765 : BOOLEAN;
    signal ap_condition_1551 : BOOLEAN;
    signal ap_condition_1555 : BOOLEAN;
    signal ap_condition_1559 : BOOLEAN;
    signal ap_condition_1562 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component mxm_execute_ursa_mul_17s_32s_32_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (16 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (19 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (19 downto 0) );
    end component;


    component mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (19 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (19 downto 0) );
    end component;


    component mxm_execute_ursa_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mul_17s_32s_32_2_1_U4 : component mxm_execute_ursa_mul_17s_32s_32_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 17,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_443_p0,
        din1 => p_read3,
        ce => grp_fu_443_ce,
        dout => grp_fu_443_p2);

    mac_muladd_8ns_8s_20s_20_4_1_U5 : component mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 20,
        dout_WIDTH => 20)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1408_p0,
        din1 => mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_34,
        din2 => mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_6_i,
        ce => grp_fu_1408_ce,
        dout => grp_fu_1408_p3);

    mac_muladd_8ns_8s_20s_20_4_1_U6 : component mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 20,
        dout_WIDTH => 20)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1417_p0,
        din1 => mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_35,
        din2 => mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_7_i,
        ce => grp_fu_1417_ce,
        dout => grp_fu_1417_p3);

    mac_muladd_8ns_8s_20s_20_4_1_U7 : component mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 20,
        dout_WIDTH => 20)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1426_p0,
        din1 => mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_38,
        din2 => mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_11_i,
        ce => grp_fu_1426_ce,
        dout => grp_fu_1426_p3);

    mac_muladd_8ns_8s_20s_20_4_1_U8 : component mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 20,
        dout_WIDTH => 20)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1435_p0,
        din1 => mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_39,
        din2 => mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_12_i,
        ce => grp_fu_1435_ce,
        dout => grp_fu_1435_p3);

    mac_muladd_8ns_8s_20s_20_4_1_U9 : component mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 20,
        dout_WIDTH => 20)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1444_p0,
        din1 => mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_37,
        din2 => mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_10_i,
        ce => grp_fu_1444_ce,
        dout => grp_fu_1444_p3);

    mac_muladd_8ns_8s_20s_20_4_1_U10 : component mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 20,
        dout_WIDTH => 20)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1453_p0,
        din1 => mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_2,
        din2 => mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_16_i,
        ce => grp_fu_1453_ce,
        dout => grp_fu_1453_p3);

    mac_muladd_8ns_8s_20s_20_4_1_U11 : component mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 20,
        dout_WIDTH => 20)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1462_p0,
        din1 => mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_36,
        din2 => mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_8_i,
        ce => grp_fu_1462_ce,
        dout => grp_fu_1462_p3);

    mac_muladd_8ns_8s_20s_20_4_1_U12 : component mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 20,
        dout_WIDTH => 20)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1471_p0,
        din1 => mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_1,
        din2 => mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_15_i,
        ce => grp_fu_1471_ce,
        dout => grp_fu_1471_p3);

    mac_muladd_8ns_8s_20s_20_4_1_U13 : component mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 20,
        dout_WIDTH => 20)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1480_p0,
        din1 => ap_phi_mux_value_a_3_phi_fu_370_p4,
        din2 => mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_17_i,
        ce => grp_fu_1480_ce,
        dout => grp_fu_1480_p3);

    mac_muladd_8ns_8s_20s_20_4_1_U14 : component mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 20,
        dout_WIDTH => 20)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1489_p0,
        din1 => in_a_reg_354,
        din2 => mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_21_i,
        ce => grp_fu_1489_ce,
        dout => grp_fu_1489_p3);

    mac_muladd_8ns_8s_20s_20_4_1_U15 : component mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 20,
        dout_WIDTH => 20)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1498_p0,
        din1 => mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i,
        din2 => mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_14_i,
        ce => grp_fu_1498_ce,
        dout => grp_fu_1498_p3);

    mac_muladd_8ns_8s_20s_20_4_1_U16 : component mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 20,
        dout_WIDTH => 20)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1507_p0,
        din1 => ap_phi_mux_value_a_phi_fu_381_p4,
        din2 => mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_13_i,
        ce => grp_fu_1507_ce,
        dout => grp_fu_1507_p3);

    mac_muladd_8s_8ns_20s_20_4_1_U17 : component mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 20,
        dout_WIDTH => 20)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_5,
        din1 => grp_fu_1516_p1,
        din2 => mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_20_i,
        ce => grp_fu_1516_ce,
        dout => grp_fu_1516_p3);

    mac_muladd_8ns_8s_20s_20_4_1_U18 : component mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 20,
        dout_WIDTH => 20)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1525_p0,
        din1 => ap_phi_mux_in_a_3_phi_fu_403_p4,
        din2 => mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_9_i,
        ce => grp_fu_1525_ce,
        dout => grp_fu_1525_p3);

    mac_muladd_8s_8ns_20s_20_4_1_U19 : component mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 20,
        dout_WIDTH => 20)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_4,
        din1 => grp_fu_1534_p1,
        din2 => mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_19_i,
        ce => grp_fu_1534_ce,
        dout => grp_fu_1534_p3);

    mac_muladd_8s_8ns_20s_20_4_1_U20 : component mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 20,
        dout_WIDTH => 20)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_3,
        din1 => grp_fu_1543_p1,
        din2 => mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_18_i,
        ce => grp_fu_1543_ce,
        dout => grp_fu_1543_p3);

    flow_control_loop_pipe_sequential_init_U : component mxm_execute_ursa_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage3,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage3)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone))) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone))) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter3_in_a_reg_354_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_765)) then
                if (((icmp_ln21_reg_1640_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln150_reg_1636_pp0_iter2_reg = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter3_in_a_reg_354 <= aw_addr_read_reg_1802;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_in_a_reg_354 <= ap_phi_reg_pp0_iter2_in_a_reg_354;
                end if;
            end if; 
        end if;
    end process;

    phi_mul_fu_190_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1))) then 
                phi_mul_fu_190 <= ap_const_lv32_0;
            elsif (((icmp_ln150_reg_1636 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then 
                phi_mul_fu_190 <= add_ln43_3_fu_767_p2;
            end if; 
        end if;
    end process;

    t_fu_194_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln150_fu_472_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    t_fu_194 <= k_fu_478_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    t_fu_194 <= ap_const_lv16_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln22_8_reg_1653 <= add_ln22_8_fu_556_p2;
                add_ln22_reg_1644 <= add_ln22_fu_490_p2;
                and_ln17_1_reg_1649 <= and_ln17_1_fu_534_p2;
                and_ln17_1_reg_1649_pp0_iter1_reg <= and_ln17_1_reg_1649;
                and_ln17_1_reg_1649_pp0_iter2_reg <= and_ln17_1_reg_1649_pp0_iter1_reg;
                and_ln17_1_reg_1649_pp0_iter3_reg <= and_ln17_1_reg_1649_pp0_iter2_reg;
                aw_addr_2_read_reg_1872 <= m_axi_aw_RDATA;
                bi_addr_1_reg_1739 <= sub_ln50_1_fu_826_p2;
                bi_addr_read_reg_1877 <= m_axi_bi_RDATA;
                icmp_ln150_reg_1636 <= icmp_ln150_fu_472_p2;
                icmp_ln150_reg_1636_pp0_iter1_reg <= icmp_ln150_reg_1636;
                icmp_ln150_reg_1636_pp0_iter2_reg <= icmp_ln150_reg_1636_pp0_iter1_reg;
                icmp_ln150_reg_1636_pp0_iter3_reg <= icmp_ln150_reg_1636_pp0_iter2_reg;
                icmp_ln21_reg_1640 <= icmp_ln21_fu_484_p2;
                icmp_ln21_reg_1640_pp0_iter1_reg <= icmp_ln21_reg_1640;
                icmp_ln21_reg_1640_pp0_iter2_reg <= icmp_ln21_reg_1640_pp0_iter1_reg;
                icmp_ln21_reg_1640_pp0_iter3_reg <= icmp_ln21_reg_1640_pp0_iter2_reg;
                mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_61_reg_1882 <= mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_1;
                mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_68_reg_1892 <= mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_33;
                sub_i_i_reg_1658 <= sub_i_i_fu_562_p2;
                t_2_reg_1620 <= ap_sig_allocacmp_t_2;
                    zext_ln150_reg_1627(15 downto 0) <= zext_ln150_fu_468_p1(15 downto 0);
                    zext_ln50_cast_reg_1615(15 downto 0) <= zext_ln50_cast_fu_451_p1(15 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                add_ln43_1_reg_1718 <= add_ln43_1_fu_759_p2;
                aw_addr_read_reg_1802 <= m_axi_aw_RDATA;
                bi_addr_2_read_reg_1977 <= m_axi_bi_RDATA;
                bi_addr_3_reg_1756 <= sub_ln50_3_fu_892_p2;
                mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_56_reg_1982 <= mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_5;
                mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_73_reg_1817 <= mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_28;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                add_ln43_2_reg_1734 <= add_ln43_2_fu_797_p2;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                aw_addr_1_read_reg_1837 <= m_axi_aw_RDATA;
                bi_addr_3_read_reg_2017 <= m_axi_bi_RDATA;
                bi_addr_reg_1723 <= sub_ln50_fu_781_p2;
                mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_57_reg_1842 <= mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_2;
                mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_60_reg_2022 <= mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                add_ln43_reg_1700 <= add_ln43_fu_750_p2;
                and_ln17_2_reg_1685 <= and_ln17_2_fu_700_p2;
                and_ln17_2_reg_1685_pp0_iter1_reg <= and_ln17_2_reg_1685;
                and_ln17_2_reg_1685_pp0_iter2_reg <= and_ln17_2_reg_1685_pp0_iter1_reg;
                and_ln17_2_reg_1685_pp0_iter3_reg <= and_ln17_2_reg_1685_pp0_iter2_reg;
                and_ln17_reg_1669 <= and_ln17_fu_616_p2;
                and_ln17_reg_1669_pp0_iter1_reg <= and_ln17_reg_1669;
                and_ln17_reg_1669_pp0_iter2_reg <= and_ln17_reg_1669_pp0_iter1_reg;
                and_ln17_reg_1669_pp0_iter3_reg <= and_ln17_reg_1669_pp0_iter2_reg;
                aw_addr_1_reg_1673 <= sub_ln22_1_fu_641_p2;
                aw_addr_2_reg_1679 <= sub_ln22_2_fu_666_p2;
                aw_addr_3_read_reg_1922 <= m_axi_aw_RDATA;
                aw_addr_3_reg_1689 <= sub_ln22_3_fu_734_p2;
                aw_addr_reg_1663 <= sub_ln22_fu_589_p2;
                bi_addr_1_read_reg_1927 <= m_axi_bi_RDATA;
                bi_addr_2_reg_1750 <= sub_ln50_2_fu_861_p2;
                mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_62_reg_1782 <= mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_38;
                mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_72_reg_1952 <= mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_29;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                in_a_reg_354 <= ap_phi_reg_pp0_iter3_in_a_reg_354;
                mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_1 <= mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_57_reg_1842;
                mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_2 <= ap_phi_mux_value_a_3_phi_fu_370_p4;
                mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_27 <= mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_31;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                mul_i_i_reg_1705 <= grp_fu_443_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i <= mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_61_reg_1882;
                mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_26 <= mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_30;
                mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_29 <= mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_68_reg_1892;
                mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_33 <= ap_phi_mux_in_b_phi_fu_392_p4;
                mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_39 <= ap_phi_mux_value_a_phi_fu_381_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_22 <= mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_26;
                mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_37 <= mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_62_reg_1782;
                mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_38 <= mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_39;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_23 <= mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_27;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_24 <= mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_73_reg_1817;
                mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_28 <= mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_32;
                mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_35 <= mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_36;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_25 <= mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_72_reg_1952;
                mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_32 <= ap_phi_mux_value_b_5_phi_fu_414_p4;
                mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_36 <= ap_phi_mux_in_a_3_phi_fu_403_p4;
                mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_5 <= in_a_reg_354;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_3 <= mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_60_reg_2022;
                mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_30 <= ap_phi_mux_value_b_phi_fu_436_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_31 <= ap_phi_mux_value_b_4_phi_fu_425_p4;
                mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_4 <= mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_56_reg_1982;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_34 <= mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_35;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)))) then
                reg_447 <= grp_fu_443_p2;
            end if;
        end if;
    end process;
    zext_ln50_cast_reg_1615(31 downto 16) <= "0000000000000000";
    zext_ln150_reg_1627(16) <= '0';

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage3_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to4, ap_done_pending_pp0, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start_int = ap_const_logic_0) and (ap_done_pending_pp0 = ap_const_logic_0) and (ap_idle_pp0_1to4 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    add_ln21_1_fu_522_p2 <= std_logic_vector(unsigned(p_read4) + unsigned(ap_const_lv17_2));
    add_ln21_2_fu_690_p2 <= std_logic_vector(unsigned(p_read4) + unsigned(ap_const_lv17_3));
    add_ln21_fu_606_p2 <= std_logic_vector(unsigned(p_read4) + unsigned(ap_const_lv17_1));
    add_ln22_10_fu_706_p2 <= std_logic_vector(unsigned(shl_ln22_mid2) + unsigned(addr_a0));
    add_ln22_11_fu_728_p2 <= std_logic_vector(unsigned(zext_ln22_1_fu_724_p1) + unsigned(add_ln22_10_fu_706_p2));
    add_ln22_1_fu_579_p2 <= std_logic_vector(unsigned(shl_ln22_mid2) + unsigned(sext_ln22_fu_576_p1));
    add_ln22_2_fu_584_p2 <= std_logic_vector(unsigned(add_ln22_1_fu_579_p2) + unsigned(addr_a0));
    add_ln22_3_fu_627_p2 <= std_logic_vector(unsigned(shl_ln22_mid2) + unsigned(addr_a0));
    add_ln22_4_fu_635_p2 <= std_logic_vector(unsigned(zext_ln22_fu_631_p1) + unsigned(add_ln22_3_fu_627_p2));
    add_ln22_5_fu_540_p2 <= std_logic_vector(unsigned(p_read4) + unsigned(ap_const_lv17_1FFFF));
    add_ln22_6_fu_550_p2 <= std_logic_vector(signed(sext_ln22_1_fu_546_p1) + signed(zext_ln17_fu_502_p1));
    add_ln22_7_fu_653_p2 <= std_logic_vector(unsigned(shl_ln22_mid2) + unsigned(addr_a0));
    add_ln22_8_fu_556_p2 <= std_logic_vector(unsigned(add_ln22_6_fu_550_p2) + unsigned(ap_const_lv19_2));
    add_ln22_9_fu_660_p2 <= std_logic_vector(signed(sext_ln22_2_fu_657_p1) + signed(add_ln22_7_fu_653_p2));
    add_ln22_fu_490_p2 <= std_logic_vector(unsigned(p_read4) + unsigned(ap_const_lv17_1FFFF));
    add_ln43_1_fu_759_p2 <= std_logic_vector(unsigned(zext_ln150_reg_1627) + unsigned(ap_const_lv17_1FFFE));
    add_ln43_2_fu_797_p2 <= std_logic_vector(unsigned(zext_ln150_reg_1627) + unsigned(ap_const_lv17_1FFFD));
    add_ln43_3_fu_767_p1 <= p_read3;
    add_ln43_3_fu_767_p2 <= std_logic_vector(unsigned(phi_mul_fu_190) + unsigned(add_ln43_3_fu_767_p1));
    add_ln43_fu_750_p2 <= std_logic_vector(unsigned(zext_ln150_reg_1627) + unsigned(ap_const_lv17_1FFFF));
    add_ln50_1_fu_821_p2 <= std_logic_vector(unsigned(add_ln50_5_fu_816_p2) + unsigned(mul_i_i_reg_1705));
    add_ln50_2_fu_856_p2 <= std_logic_vector(unsigned(add_ln50_6_fu_851_p2) + unsigned(mul_i_i_reg_1705));
    add_ln50_3_fu_887_p2 <= std_logic_vector(unsigned(add_ln50_7_fu_882_p2) + unsigned(mul_i_i_reg_1705));
    add_ln50_4_fu_772_p2 <= std_logic_vector(unsigned(zext_ln50_cast_reg_1615) + unsigned(addr_b0));
    add_ln50_5_fu_816_p2 <= std_logic_vector(unsigned(zext_ln43_fu_812_p1) + unsigned(addr_b0));
    add_ln50_6_fu_851_p2 <= std_logic_vector(unsigned(zext_ln43_1_fu_847_p1) + unsigned(addr_b0));
    add_ln50_7_fu_882_p2 <= std_logic_vector(unsigned(zext_ln43_2_fu_878_p1) + unsigned(addr_b0));
    add_ln50_fu_776_p2 <= std_logic_vector(unsigned(add_ln50_4_fu_772_p2) + unsigned(mul_i_i_reg_1705));
    and_ln17_1_fu_534_p2 <= (icmp_ln21_2_fu_528_p2 and icmp_ln17_1_fu_516_p2);
    and_ln17_2_fu_700_p2 <= (icmp_ln21_3_fu_695_p2 and icmp_ln17_2_fu_685_p2);
    and_ln17_fu_616_p2 <= (icmp_ln21_1_fu_611_p2 and icmp_ln17_fu_601_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, ap_block_state5_io, ap_block_state13_pp0_stage0_iter3)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state13_pp0_stage0_iter3)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state5_io)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, ap_block_state5_io, ap_block_state13_pp0_stage0_iter3)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state13_pp0_stage0_iter3)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state5_io)));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, ap_block_state6_io, ap_block_state14_pp0_stage1_iter3)
    begin
                ap_block_pp0_stage1_11001 <= (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state14_pp0_stage1_iter3)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state6_io)));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, ap_block_state6_io, ap_block_state14_pp0_stage1_iter3)
    begin
                ap_block_pp0_stage1_subdone <= (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state14_pp0_stage1_iter3)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state6_io)));
    end process;

        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_block_state3_io, ap_block_state7_io, ap_block_state11_pp0_stage2_iter2, ap_block_state15_pp0_stage2_iter3)
    begin
                ap_block_pp0_stage2_11001 <= (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state15_pp0_stage2_iter3)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state11_pp0_stage2_iter2)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state7_io)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_io)));
    end process;


    ap_block_pp0_stage2_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_block_state3_io, ap_block_state7_io, ap_block_state11_pp0_stage2_iter2, ap_block_state15_pp0_stage2_iter3)
    begin
                ap_block_pp0_stage2_subdone <= (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state15_pp0_stage2_iter3)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state11_pp0_stage2_iter2)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state7_io)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_io)));
    end process;

        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_block_state4_io, ap_block_state8_io, ap_block_state12_pp0_stage3_iter2, ap_block_state16_pp0_stage3_iter3)
    begin
                ap_block_pp0_stage3_11001 <= (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state16_pp0_stage3_iter3)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state12_pp0_stage3_iter2)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state8_io)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state4_io)));
    end process;


    ap_block_pp0_stage3_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_block_state4_io, ap_block_state8_io, ap_block_state12_pp0_stage3_iter2, ap_block_state16_pp0_stage3_iter3)
    begin
                ap_block_pp0_stage3_subdone <= (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state16_pp0_stage3_iter3)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state12_pp0_stage3_iter2)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state8_io)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state4_io)));
    end process;


    ap_block_state11_pp0_stage2_iter2_assign_proc : process(m_axi_aw_RVALID, ap_predicate_op212_read_state11)
    begin
                ap_block_state11_pp0_stage2_iter2 <= ((m_axi_aw_RVALID = ap_const_logic_0) and (ap_predicate_op212_read_state11 = ap_const_boolean_1));
    end process;


    ap_block_state12_pp0_stage3_iter2_assign_proc : process(m_axi_aw_RVALID, ap_predicate_op241_read_state12)
    begin
                ap_block_state12_pp0_stage3_iter2 <= ((m_axi_aw_RVALID = ap_const_logic_0) and (ap_predicate_op241_read_state12 = ap_const_boolean_1));
    end process;


    ap_block_state13_pp0_stage0_iter3_assign_proc : process(m_axi_aw_RVALID, m_axi_bi_RVALID, ap_predicate_op272_read_state13, ap_predicate_op274_read_state13)
    begin
                ap_block_state13_pp0_stage0_iter3 <= (((ap_predicate_op274_read_state13 = ap_const_boolean_1) and (m_axi_bi_RVALID = ap_const_logic_0)) or ((m_axi_aw_RVALID = ap_const_logic_0) and (ap_predicate_op272_read_state13 = ap_const_boolean_1)));
    end process;


    ap_block_state14_pp0_stage1_iter3_assign_proc : process(m_axi_aw_RVALID, m_axi_bi_RVALID, ap_predicate_op304_read_state14, ap_predicate_op307_read_state14)
    begin
                ap_block_state14_pp0_stage1_iter3 <= (((ap_predicate_op307_read_state14 = ap_const_boolean_1) and (m_axi_bi_RVALID = ap_const_logic_0)) or ((m_axi_aw_RVALID = ap_const_logic_0) and (ap_predicate_op304_read_state14 = ap_const_boolean_1)));
    end process;


    ap_block_state15_pp0_stage2_iter3_assign_proc : process(m_axi_bi_RVALID, ap_predicate_op345_read_state15)
    begin
                ap_block_state15_pp0_stage2_iter3 <= ((ap_predicate_op345_read_state15 = ap_const_boolean_1) and (m_axi_bi_RVALID = ap_const_logic_0));
    end process;


    ap_block_state16_pp0_stage3_iter3_assign_proc : process(m_axi_bi_RVALID, ap_predicate_op376_read_state16)
    begin
                ap_block_state16_pp0_stage3_iter3 <= ((ap_predicate_op376_read_state16 = ap_const_boolean_1) and (m_axi_bi_RVALID = ap_const_logic_0));
    end process;


    ap_block_state3_io_assign_proc : process(m_axi_aw_ARREADY, ap_predicate_op108_readreq_state3)
    begin
                ap_block_state3_io <= ((m_axi_aw_ARREADY = ap_const_logic_0) and (ap_predicate_op108_readreq_state3 = ap_const_boolean_1));
    end process;


    ap_block_state4_io_assign_proc : process(m_axi_aw_ARREADY, ap_predicate_op114_readreq_state4)
    begin
                ap_block_state4_io <= ((m_axi_aw_ARREADY = ap_const_logic_0) and (ap_predicate_op114_readreq_state4 = ap_const_boolean_1));
    end process;


    ap_block_state5_io_assign_proc : process(m_axi_aw_ARREADY, m_axi_bi_ARREADY, ap_predicate_op128_readreq_state5, ap_predicate_op129_readreq_state5)
    begin
                ap_block_state5_io <= (((m_axi_aw_ARREADY = ap_const_logic_0) and (ap_predicate_op128_readreq_state5 = ap_const_boolean_1)) or ((ap_predicate_op129_readreq_state5 = ap_const_boolean_1) and (m_axi_bi_ARREADY = ap_const_logic_0)));
    end process;


    ap_block_state6_io_assign_proc : process(m_axi_aw_ARREADY, m_axi_bi_ARREADY, ap_predicate_op142_readreq_state6, ap_predicate_op144_readreq_state6)
    begin
                ap_block_state6_io <= (((m_axi_aw_ARREADY = ap_const_logic_0) and (ap_predicate_op142_readreq_state6 = ap_const_boolean_1)) or ((ap_predicate_op144_readreq_state6 = ap_const_boolean_1) and (m_axi_bi_ARREADY = ap_const_logic_0)));
    end process;


    ap_block_state7_io_assign_proc : process(m_axi_bi_ARREADY, ap_predicate_op158_readreq_state7)
    begin
                ap_block_state7_io <= ((ap_predicate_op158_readreq_state7 = ap_const_boolean_1) and (m_axi_bi_ARREADY = ap_const_logic_0));
    end process;


    ap_block_state8_io_assign_proc : process(m_axi_bi_ARREADY, ap_predicate_op172_readreq_state8)
    begin
                ap_block_state8_io <= ((ap_predicate_op172_readreq_state8 = ap_const_boolean_1) and (m_axi_bi_ARREADY = ap_const_logic_0));
    end process;


    ap_condition_1551_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_predicate_op129_readreq_state5, ap_block_pp0_stage0_11001)
    begin
                ap_condition_1551 <= ((ap_predicate_op129_readreq_state5 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_1555_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_predicate_op144_readreq_state6, ap_block_pp0_stage1_11001)
    begin
                ap_condition_1555 <= ((ap_predicate_op144_readreq_state6 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001));
    end process;


    ap_condition_1559_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_predicate_op158_readreq_state7, ap_block_pp0_stage2_11001)
    begin
                ap_condition_1559 <= ((ap_predicate_op158_readreq_state7 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001));
    end process;


    ap_condition_1562_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_predicate_op172_readreq_state8, ap_block_pp0_stage3_11001)
    begin
                ap_condition_1562 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_predicate_op172_readreq_state8 = ap_const_boolean_1));
    end process;


    ap_condition_765_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
                ap_condition_765 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001));
    end process;


    ap_condition_exit_pp0_iter0_stage3_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, icmp_ln150_reg_1636, ap_block_pp0_stage3_subdone)
    begin
        if (((icmp_ln150_reg_1636 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone))) then 
            ap_condition_exit_pp0_iter0_stage3 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter3_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;


    ap_done_pending_pp0_assign_proc : process(ap_loop_exit_ready, ap_loop_exit_ready_pp0_iter1_reg, ap_loop_exit_ready_pp0_iter2_reg, ap_loop_exit_ready_pp0_iter3_reg)
    begin
        if (not(((ap_loop_exit_ready = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_0)))) then 
            ap_done_pending_pp0 <= ap_const_logic_1;
        else 
            ap_done_pending_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_1to4 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to4 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage3;

    ap_phi_mux_in_a_3_phi_fu_403_p4_assign_proc : process(icmp_ln150_reg_1636_pp0_iter3_reg, and_ln17_2_reg_1685_pp0_iter3_reg, aw_addr_3_read_reg_1922)
    begin
        if (((icmp_ln150_reg_1636_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln17_2_reg_1685_pp0_iter3_reg))) then 
            ap_phi_mux_in_a_3_phi_fu_403_p4 <= aw_addr_3_read_reg_1922;
        else 
            ap_phi_mux_in_a_3_phi_fu_403_p4 <= ap_const_lv8_0;
        end if; 
    end process;


    ap_phi_mux_in_b_phi_fu_392_p4_assign_proc : process(icmp_ln150_reg_1636_pp0_iter3_reg, icmp_ln21_reg_1640_pp0_iter3_reg, bi_addr_read_reg_1877)
    begin
        if (((icmp_ln21_reg_1640_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln150_reg_1636_pp0_iter3_reg = ap_const_lv1_1))) then 
            ap_phi_mux_in_b_phi_fu_392_p4 <= bi_addr_read_reg_1877;
        else 
            ap_phi_mux_in_b_phi_fu_392_p4 <= ap_const_lv8_0;
        end if; 
    end process;


    ap_phi_mux_value_a_3_phi_fu_370_p4_assign_proc : process(icmp_ln150_reg_1636_pp0_iter2_reg, and_ln17_reg_1669_pp0_iter2_reg, aw_addr_1_read_reg_1837)
    begin
        if (((icmp_ln150_reg_1636_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln17_reg_1669_pp0_iter2_reg))) then 
            ap_phi_mux_value_a_3_phi_fu_370_p4 <= aw_addr_1_read_reg_1837;
        else 
            ap_phi_mux_value_a_3_phi_fu_370_p4 <= ap_const_lv8_0;
        end if; 
    end process;


    ap_phi_mux_value_a_phi_fu_381_p4_assign_proc : process(icmp_ln150_reg_1636_pp0_iter3_reg, and_ln17_1_reg_1649_pp0_iter3_reg, aw_addr_2_read_reg_1872)
    begin
        if (((icmp_ln150_reg_1636_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln17_1_reg_1649_pp0_iter3_reg))) then 
            ap_phi_mux_value_a_phi_fu_381_p4 <= aw_addr_2_read_reg_1872;
        else 
            ap_phi_mux_value_a_phi_fu_381_p4 <= ap_const_lv8_0;
        end if; 
    end process;


    ap_phi_mux_value_b_4_phi_fu_425_p4_assign_proc : process(icmp_ln150_reg_1636_pp0_iter3_reg, and_ln17_1_reg_1649_pp0_iter3_reg, bi_addr_2_read_reg_1977)
    begin
        if (((icmp_ln150_reg_1636_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln17_1_reg_1649_pp0_iter3_reg))) then 
            ap_phi_mux_value_b_4_phi_fu_425_p4 <= bi_addr_2_read_reg_1977;
        else 
            ap_phi_mux_value_b_4_phi_fu_425_p4 <= ap_const_lv8_0;
        end if; 
    end process;


    ap_phi_mux_value_b_5_phi_fu_414_p4_assign_proc : process(icmp_ln150_reg_1636_pp0_iter3_reg, and_ln17_reg_1669_pp0_iter3_reg, bi_addr_1_read_reg_1927)
    begin
        if (((icmp_ln150_reg_1636_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln17_reg_1669_pp0_iter3_reg))) then 
            ap_phi_mux_value_b_5_phi_fu_414_p4 <= bi_addr_1_read_reg_1927;
        else 
            ap_phi_mux_value_b_5_phi_fu_414_p4 <= ap_const_lv8_0;
        end if; 
    end process;


    ap_phi_mux_value_b_phi_fu_436_p4_assign_proc : process(icmp_ln150_reg_1636_pp0_iter3_reg, and_ln17_2_reg_1685_pp0_iter3_reg, bi_addr_3_read_reg_2017)
    begin
        if (((icmp_ln150_reg_1636_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln17_2_reg_1685_pp0_iter3_reg))) then 
            ap_phi_mux_value_b_phi_fu_436_p4 <= bi_addr_3_read_reg_2017;
        else 
            ap_phi_mux_value_b_phi_fu_436_p4 <= ap_const_lv8_0;
        end if; 
    end process;

    ap_phi_reg_pp0_iter2_in_a_reg_354 <= ap_const_lv8_0;

    ap_predicate_op108_readreq_state3_assign_proc : process(icmp_ln150_reg_1636, icmp_ln21_reg_1640)
    begin
                ap_predicate_op108_readreq_state3 <= ((icmp_ln150_reg_1636 = ap_const_lv1_1) and (icmp_ln21_reg_1640 = ap_const_lv1_1));
    end process;


    ap_predicate_op114_readreq_state4_assign_proc : process(icmp_ln150_reg_1636, and_ln17_reg_1669)
    begin
                ap_predicate_op114_readreq_state4 <= ((icmp_ln150_reg_1636 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln17_reg_1669));
    end process;


    ap_predicate_op128_readreq_state5_assign_proc : process(icmp_ln150_reg_1636, and_ln17_1_reg_1649)
    begin
                ap_predicate_op128_readreq_state5 <= ((icmp_ln150_reg_1636 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln17_1_reg_1649));
    end process;


    ap_predicate_op129_readreq_state5_assign_proc : process(icmp_ln150_reg_1636, icmp_ln21_reg_1640)
    begin
                ap_predicate_op129_readreq_state5 <= ((icmp_ln150_reg_1636 = ap_const_lv1_1) and (icmp_ln21_reg_1640 = ap_const_lv1_1));
    end process;


    ap_predicate_op142_readreq_state6_assign_proc : process(icmp_ln150_reg_1636_pp0_iter1_reg, and_ln17_2_reg_1685)
    begin
                ap_predicate_op142_readreq_state6 <= ((icmp_ln150_reg_1636_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln17_2_reg_1685));
    end process;


    ap_predicate_op144_readreq_state6_assign_proc : process(and_ln17_reg_1669, icmp_ln150_reg_1636_pp0_iter1_reg)
    begin
                ap_predicate_op144_readreq_state6 <= ((icmp_ln150_reg_1636_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln17_reg_1669));
    end process;


    ap_predicate_op158_readreq_state7_assign_proc : process(icmp_ln150_reg_1636_pp0_iter1_reg, and_ln17_1_reg_1649_pp0_iter1_reg)
    begin
                ap_predicate_op158_readreq_state7 <= ((icmp_ln150_reg_1636_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln17_1_reg_1649_pp0_iter1_reg));
    end process;


    ap_predicate_op172_readreq_state8_assign_proc : process(icmp_ln150_reg_1636_pp0_iter1_reg, and_ln17_2_reg_1685_pp0_iter1_reg)
    begin
                ap_predicate_op172_readreq_state8 <= ((icmp_ln150_reg_1636_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln17_2_reg_1685_pp0_iter1_reg));
    end process;


    ap_predicate_op212_read_state11_assign_proc : process(icmp_ln150_reg_1636_pp0_iter2_reg, icmp_ln21_reg_1640_pp0_iter2_reg)
    begin
                ap_predicate_op212_read_state11 <= ((icmp_ln21_reg_1640_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln150_reg_1636_pp0_iter2_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op241_read_state12_assign_proc : process(icmp_ln150_reg_1636_pp0_iter2_reg, and_ln17_reg_1669_pp0_iter2_reg)
    begin
                ap_predicate_op241_read_state12 <= ((icmp_ln150_reg_1636_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln17_reg_1669_pp0_iter2_reg));
    end process;


    ap_predicate_op272_read_state13_assign_proc : process(icmp_ln150_reg_1636_pp0_iter2_reg, and_ln17_1_reg_1649_pp0_iter2_reg)
    begin
                ap_predicate_op272_read_state13 <= ((icmp_ln150_reg_1636_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln17_1_reg_1649_pp0_iter2_reg));
    end process;


    ap_predicate_op274_read_state13_assign_proc : process(icmp_ln150_reg_1636_pp0_iter2_reg, icmp_ln21_reg_1640_pp0_iter2_reg)
    begin
                ap_predicate_op274_read_state13 <= ((icmp_ln21_reg_1640_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln150_reg_1636_pp0_iter2_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op304_read_state14_assign_proc : process(icmp_ln150_reg_1636_pp0_iter3_reg, and_ln17_2_reg_1685_pp0_iter2_reg)
    begin
                ap_predicate_op304_read_state14 <= ((icmp_ln150_reg_1636_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln17_2_reg_1685_pp0_iter2_reg));
    end process;


    ap_predicate_op307_read_state14_assign_proc : process(and_ln17_reg_1669_pp0_iter2_reg, icmp_ln150_reg_1636_pp0_iter3_reg)
    begin
                ap_predicate_op307_read_state14 <= ((icmp_ln150_reg_1636_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln17_reg_1669_pp0_iter2_reg));
    end process;


    ap_predicate_op345_read_state15_assign_proc : process(icmp_ln150_reg_1636_pp0_iter3_reg, and_ln17_1_reg_1649_pp0_iter3_reg)
    begin
                ap_predicate_op345_read_state15 <= ((icmp_ln150_reg_1636_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln17_1_reg_1649_pp0_iter3_reg));
    end process;


    ap_predicate_op376_read_state16_assign_proc : process(icmp_ln150_reg_1636_pp0_iter3_reg, and_ln17_2_reg_1685_pp0_iter3_reg)
    begin
                ap_predicate_op376_read_state16 <= ((icmp_ln150_reg_1636_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln17_2_reg_1685_pp0_iter3_reg));
    end process;


    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_t_2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, t_fu_194)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_t_2 <= ap_const_lv16_0;
        else 
            ap_sig_allocacmp_t_2 <= t_fu_194;
        end if; 
    end process;


    aw_blk_n_AR_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, m_axi_aw_ARREADY, icmp_ln150_reg_1636, ap_predicate_op114_readreq_state4, icmp_ln150_reg_1636_pp0_iter1_reg, and_ln17_2_reg_1685, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, icmp_ln21_reg_1640, ap_block_pp0_stage3, ap_block_pp0_stage0, and_ln17_1_reg_1649, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln150_reg_1636_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln17_2_reg_1685)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_predicate_op114_readreq_state4 = ap_const_boolean_1)) or ((icmp_ln150_reg_1636 = ap_const_lv1_1) and (icmp_ln21_reg_1640 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2)) or ((icmp_ln150_reg_1636 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_lv1_1 = and_ln17_1_reg_1649)))) then 
            aw_blk_n_AR <= m_axi_aw_ARREADY;
        else 
            aw_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    aw_blk_n_R_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage3, m_axi_aw_RVALID, icmp_ln150_reg_1636_pp0_iter2_reg, ap_predicate_op241_read_state12, icmp_ln150_reg_1636_pp0_iter3_reg, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, icmp_ln21_reg_1640_pp0_iter2_reg, ap_block_pp0_stage3, ap_block_pp0_stage0, and_ln17_1_reg_1649_pp0_iter2_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, and_ln17_2_reg_1685_pp0_iter2_reg)
    begin
        if ((((icmp_ln21_reg_1640_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln150_reg_1636_pp0_iter2_reg = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln150_reg_1636_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_1 = and_ln17_2_reg_1685_pp0_iter2_reg)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln150_reg_1636_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln17_1_reg_1649_pp0_iter2_reg)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_predicate_op241_read_state12 = ap_const_boolean_1)))) then 
            aw_blk_n_R <= m_axi_aw_RVALID;
        else 
            aw_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;


    bi_blk_n_AR_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, icmp_ln150_reg_1636, and_ln17_reg_1669, m_axi_bi_ARREADY, icmp_ln150_reg_1636_pp0_iter1_reg, ap_predicate_op172_readreq_state8, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, icmp_ln21_reg_1640, ap_block_pp0_stage3, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, and_ln17_1_reg_1649_pp0_iter1_reg)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_predicate_op172_readreq_state8 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln150_reg_1636_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln17_reg_1669)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln150_reg_1636_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln17_1_reg_1649_pp0_iter1_reg)) or ((icmp_ln150_reg_1636 = ap_const_lv1_1) and (icmp_ln21_reg_1640 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            bi_blk_n_AR <= m_axi_bi_ARREADY;
        else 
            bi_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    bi_blk_n_R_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage3, m_axi_bi_RVALID, icmp_ln150_reg_1636_pp0_iter2_reg, and_ln17_reg_1669_pp0_iter2_reg, icmp_ln150_reg_1636_pp0_iter3_reg, ap_predicate_op376_read_state16, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, icmp_ln21_reg_1640_pp0_iter2_reg, ap_block_pp0_stage3, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, and_ln17_1_reg_1649_pp0_iter3_reg)
    begin
        if ((((icmp_ln21_reg_1640_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln150_reg_1636_pp0_iter2_reg = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln150_reg_1636_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_1 = and_ln17_reg_1669_pp0_iter2_reg)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln150_reg_1636_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_lv1_1 = and_ln17_1_reg_1649_pp0_iter3_reg)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_op376_read_state16 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3)))) then 
            bi_blk_n_R <= m_axi_bi_RVALID;
        else 
            bi_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1408_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage3_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1408_ce <= ap_const_logic_1;
        else 
            grp_fu_1408_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1408_p0 <= grp_fu_1408_p00(8 - 1 downto 0);
    grp_fu_1408_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_22),16));

    grp_fu_1417_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage3_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1417_ce <= ap_const_logic_1;
        else 
            grp_fu_1417_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1417_p0 <= grp_fu_1417_p00(8 - 1 downto 0);
    grp_fu_1417_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_23),16));

    grp_fu_1426_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage3_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1426_ce <= ap_const_logic_1;
        else 
            grp_fu_1426_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1426_p0 <= grp_fu_1426_p00(8 - 1 downto 0);
    grp_fu_1426_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_27),16));

    grp_fu_1435_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage3_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1435_ce <= ap_const_logic_1;
        else 
            grp_fu_1435_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1435_p0 <= grp_fu_1435_p00(8 - 1 downto 0);
    grp_fu_1435_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_28),16));

    grp_fu_1444_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage3_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1444_ce <= ap_const_logic_1;
        else 
            grp_fu_1444_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1444_p0 <= grp_fu_1444_p00(8 - 1 downto 0);
    grp_fu_1444_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_26),16));

    grp_fu_1453_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage3_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1453_ce <= ap_const_logic_1;
        else 
            grp_fu_1453_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1453_p0 <= grp_fu_1453_p00(8 - 1 downto 0);
    grp_fu_1453_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_32),16));

    grp_fu_1462_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage3_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1462_ce <= ap_const_logic_1;
        else 
            grp_fu_1462_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1462_p0 <= grp_fu_1462_p00(8 - 1 downto 0);
    grp_fu_1462_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_24),16));

    grp_fu_1471_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage3_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1471_ce <= ap_const_logic_1;
        else 
            grp_fu_1471_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1471_p0 <= grp_fu_1471_p00(8 - 1 downto 0);
    grp_fu_1471_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_31),16));

    grp_fu_1480_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage3_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1480_ce <= ap_const_logic_1;
        else 
            grp_fu_1480_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1480_p0 <= grp_fu_1480_p00(8 - 1 downto 0);
    grp_fu_1480_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_33),16));

    grp_fu_1489_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage3_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1489_ce <= ap_const_logic_1;
        else 
            grp_fu_1489_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1489_p0 <= grp_fu_1489_p00(8 - 1 downto 0);
    grp_fu_1489_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_in_b_phi_fu_392_p4),16));

    grp_fu_1498_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage3_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1498_ce <= ap_const_logic_1;
        else 
            grp_fu_1498_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1498_p0 <= grp_fu_1498_p00(8 - 1 downto 0);
    grp_fu_1498_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_30),16));

    grp_fu_1507_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage3_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1507_ce <= ap_const_logic_1;
        else 
            grp_fu_1507_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1507_p0 <= grp_fu_1507_p00(8 - 1 downto 0);
    grp_fu_1507_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_29),16));

    grp_fu_1516_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage3_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1516_ce <= ap_const_logic_1;
        else 
            grp_fu_1516_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1516_p1 <= grp_fu_1516_p10(8 - 1 downto 0);
    grp_fu_1516_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_value_b_5_phi_fu_414_p4),16));

    grp_fu_1525_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage3_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1525_ce <= ap_const_logic_1;
        else 
            grp_fu_1525_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1525_p0 <= grp_fu_1525_p00(8 - 1 downto 0);
    grp_fu_1525_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_25),16));

    grp_fu_1534_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage3_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1534_ce <= ap_const_logic_1;
        else 
            grp_fu_1534_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1534_p1 <= grp_fu_1534_p10(8 - 1 downto 0);
    grp_fu_1534_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_value_b_4_phi_fu_425_p4),16));

    grp_fu_1543_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage3_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1543_ce <= ap_const_logic_1;
        else 
            grp_fu_1543_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1543_p1 <= grp_fu_1543_p10(8 - 1 downto 0);
    grp_fu_1543_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_value_b_phi_fu_436_p4),16));

    grp_fu_443_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage3_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_443_ce <= ap_const_logic_1;
        else 
            grp_fu_443_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_443_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, sub_i_cast_i_fu_746_p1, sext_ln43_fu_755_p1, sext_ln43_1_fu_793_p1, sext_ln43_2_fu_838_p1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_443_p0 <= sext_ln43_2_fu_838_p1(17 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_443_p0 <= sext_ln43_1_fu_793_p1(17 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_443_p0 <= sext_ln43_fu_755_p1(17 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_443_p0 <= sub_i_cast_i_fu_746_p1(17 - 1 downto 0);
        else 
            grp_fu_443_p0 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    icmp_ln150_fu_472_p2 <= "1" when (unsigned(zext_ln150_fu_468_p1) < unsigned(p_read2)) else "0";
    icmp_ln17_1_fu_516_p2 <= "0" when (tmp_fu_506_p4 = ap_const_lv15_0) else "1";
    icmp_ln17_2_fu_685_p2 <= "1" when (unsigned(t_2_reg_1620) > unsigned(ap_const_lv16_2)) else "0";
    icmp_ln17_fu_601_p2 <= "0" when (t_2_reg_1620 = ap_const_lv16_0) else "1";
    icmp_ln21_1_fu_611_p2 <= "1" when (unsigned(add_ln21_fu_606_p2) > unsigned(zext_ln150_reg_1627)) else "0";
    icmp_ln21_2_fu_528_p2 <= "1" when (unsigned(add_ln21_1_fu_522_p2) > unsigned(zext_ln150_fu_468_p1)) else "0";
    icmp_ln21_3_fu_695_p2 <= "1" when (unsigned(add_ln21_2_fu_690_p2) > unsigned(zext_ln150_reg_1627)) else "0";
    icmp_ln21_fu_484_p2 <= "1" when (unsigned(ap_sig_allocacmp_t_2) < unsigned(m)) else "0";
    k_fu_478_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_t_2) + unsigned(ap_const_lv16_1));

    m_axi_aw_ARADDR_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, ap_predicate_op114_readreq_state4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage3_11001, ap_predicate_op128_readreq_state5, ap_block_pp0_stage0_11001, ap_predicate_op142_readreq_state6, ap_block_pp0_stage1_11001, aw_addr_reg_1663, aw_addr_1_reg_1673, aw_addr_2_reg_1679, aw_addr_3_reg_1689, ap_predicate_op108_readreq_state3, ap_block_pp0_stage2_11001)
    begin
        if (((ap_predicate_op142_readreq_state6 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
            m_axi_aw_ARADDR <= aw_addr_3_reg_1689;
        elsif (((ap_predicate_op128_readreq_state5 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            m_axi_aw_ARADDR <= aw_addr_2_reg_1679;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_predicate_op114_readreq_state4 = ap_const_boolean_1))) then 
            m_axi_aw_ARADDR <= aw_addr_1_reg_1673;
        elsif (((ap_predicate_op108_readreq_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
            m_axi_aw_ARADDR <= aw_addr_reg_1663;
        else 
            m_axi_aw_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    m_axi_aw_ARBURST <= ap_const_lv2_0;
    m_axi_aw_ARCACHE <= ap_const_lv4_0;
    m_axi_aw_ARID <= ap_const_lv1_0;
    m_axi_aw_ARLEN <= ap_const_lv32_1;
    m_axi_aw_ARLOCK <= ap_const_lv2_0;
    m_axi_aw_ARPROT <= ap_const_lv3_0;
    m_axi_aw_ARQOS <= ap_const_lv4_0;
    m_axi_aw_ARREGION <= ap_const_lv4_0;
    m_axi_aw_ARSIZE <= ap_const_lv3_0;
    m_axi_aw_ARUSER <= ap_const_lv1_0;

    m_axi_aw_ARVALID_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, ap_predicate_op114_readreq_state4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage3_11001, ap_predicate_op128_readreq_state5, ap_block_pp0_stage0_11001, ap_predicate_op142_readreq_state6, ap_block_pp0_stage1_11001, ap_predicate_op108_readreq_state3, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_predicate_op108_readreq_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_predicate_op142_readreq_state6 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_predicate_op128_readreq_state5 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_predicate_op114_readreq_state4 = ap_const_boolean_1)))) then 
            m_axi_aw_ARVALID <= ap_const_logic_1;
        else 
            m_axi_aw_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_aw_AWADDR <= ap_const_lv32_0;
    m_axi_aw_AWBURST <= ap_const_lv2_0;
    m_axi_aw_AWCACHE <= ap_const_lv4_0;
    m_axi_aw_AWID <= ap_const_lv1_0;
    m_axi_aw_AWLEN <= ap_const_lv32_0;
    m_axi_aw_AWLOCK <= ap_const_lv2_0;
    m_axi_aw_AWPROT <= ap_const_lv3_0;
    m_axi_aw_AWQOS <= ap_const_lv4_0;
    m_axi_aw_AWREGION <= ap_const_lv4_0;
    m_axi_aw_AWSIZE <= ap_const_lv3_0;
    m_axi_aw_AWUSER <= ap_const_lv1_0;
    m_axi_aw_AWVALID <= ap_const_logic_0;
    m_axi_aw_BREADY <= ap_const_logic_0;

    m_axi_aw_RREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage3, ap_predicate_op241_read_state12, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage3_11001, ap_predicate_op272_read_state13, ap_block_pp0_stage0_11001, ap_predicate_op304_read_state14, ap_block_pp0_stage1_11001, ap_predicate_op212_read_state11, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_predicate_op212_read_state11 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_predicate_op304_read_state14 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_predicate_op272_read_state13 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_predicate_op241_read_state12 = ap_const_boolean_1)))) then 
            m_axi_aw_RREADY <= ap_const_logic_1;
        else 
            m_axi_aw_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_aw_WDATA <= ap_const_lv8_0;
    m_axi_aw_WID <= ap_const_lv1_0;
    m_axi_aw_WLAST <= ap_const_logic_0;
    m_axi_aw_WSTRB <= ap_const_lv1_0;
    m_axi_aw_WUSER <= ap_const_lv1_0;
    m_axi_aw_WVALID <= ap_const_logic_0;

    m_axi_bi_ARADDR_assign_proc : process(ap_enable_reg_pp0_iter1, bi_addr_reg_1723, bi_addr_1_reg_1739, bi_addr_2_reg_1750, bi_addr_3_reg_1756, ap_condition_1551, ap_condition_1555, ap_condition_1559, ap_condition_1562)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_1562)) then 
                m_axi_bi_ARADDR <= bi_addr_3_reg_1756;
            elsif ((ap_const_boolean_1 = ap_condition_1559)) then 
                m_axi_bi_ARADDR <= bi_addr_2_reg_1750;
            elsif ((ap_const_boolean_1 = ap_condition_1555)) then 
                m_axi_bi_ARADDR <= bi_addr_1_reg_1739;
            elsif ((ap_const_boolean_1 = ap_condition_1551)) then 
                m_axi_bi_ARADDR <= bi_addr_reg_1723;
            else 
                m_axi_bi_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            m_axi_bi_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    m_axi_bi_ARBURST <= ap_const_lv2_0;
    m_axi_bi_ARCACHE <= ap_const_lv4_0;
    m_axi_bi_ARID <= ap_const_lv1_0;
    m_axi_bi_ARLEN <= ap_const_lv32_1;
    m_axi_bi_ARLOCK <= ap_const_lv2_0;
    m_axi_bi_ARPROT <= ap_const_lv3_0;
    m_axi_bi_ARQOS <= ap_const_lv4_0;
    m_axi_bi_ARREGION <= ap_const_lv4_0;
    m_axi_bi_ARSIZE <= ap_const_lv3_0;
    m_axi_bi_ARUSER <= ap_const_lv1_0;

    m_axi_bi_ARVALID_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, ap_predicate_op172_readreq_state8, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage3_11001, ap_predicate_op129_readreq_state5, ap_block_pp0_stage0_11001, ap_predicate_op144_readreq_state6, ap_block_pp0_stage1_11001, ap_predicate_op158_readreq_state7, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_predicate_op158_readreq_state7 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_predicate_op144_readreq_state6 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_predicate_op129_readreq_state5 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_predicate_op172_readreq_state8 = ap_const_boolean_1)))) then 
            m_axi_bi_ARVALID <= ap_const_logic_1;
        else 
            m_axi_bi_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_bi_AWADDR <= ap_const_lv32_0;
    m_axi_bi_AWBURST <= ap_const_lv2_0;
    m_axi_bi_AWCACHE <= ap_const_lv4_0;
    m_axi_bi_AWID <= ap_const_lv1_0;
    m_axi_bi_AWLEN <= ap_const_lv32_0;
    m_axi_bi_AWLOCK <= ap_const_lv2_0;
    m_axi_bi_AWPROT <= ap_const_lv3_0;
    m_axi_bi_AWQOS <= ap_const_lv4_0;
    m_axi_bi_AWREGION <= ap_const_lv4_0;
    m_axi_bi_AWSIZE <= ap_const_lv3_0;
    m_axi_bi_AWUSER <= ap_const_lv1_0;
    m_axi_bi_AWVALID <= ap_const_logic_0;
    m_axi_bi_BREADY <= ap_const_logic_0;

    m_axi_bi_RREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage3, ap_predicate_op376_read_state16, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage3_11001, ap_predicate_op274_read_state13, ap_block_pp0_stage0_11001, ap_predicate_op307_read_state14, ap_block_pp0_stage1_11001, ap_predicate_op345_read_state15, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_predicate_op345_read_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_predicate_op307_read_state14 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_predicate_op274_read_state13 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_op376_read_state16 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)))) then 
            m_axi_bi_RREADY <= ap_const_logic_1;
        else 
            m_axi_bi_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_bi_WDATA <= ap_const_lv8_0;
    m_axi_bi_WID <= ap_const_lv1_0;
    m_axi_bi_WLAST <= ap_const_logic_0;
    m_axi_bi_WSTRB <= ap_const_lv1_0;
    m_axi_bi_WUSER <= ap_const_lv1_0;
    m_axi_bi_WVALID <= ap_const_logic_0;

    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_10_o_assign_proc : process(ap_enable_reg_pp0_iter3, mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_10_i, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, grp_fu_1444_p3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_10_o <= grp_fu_1444_p3;
        else 
            mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_10_o <= mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_10_i;
        end if; 
    end process;


    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_10_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
            mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_10_o_ap_vld <= ap_const_logic_1;
        else 
            mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_10_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_11_o_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_11_i, ap_block_pp0_stage0, grp_fu_1426_p3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_11_o <= grp_fu_1426_p3;
        else 
            mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_11_o <= mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_11_i;
        end if; 
    end process;


    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_11_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_11_o_ap_vld <= ap_const_logic_1;
        else 
            mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_11_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_12_o_assign_proc : process(ap_enable_reg_pp0_iter3, mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_12_i, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, grp_fu_1435_p3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_12_o <= grp_fu_1435_p3;
        else 
            mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_12_o <= mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_12_i;
        end if; 
    end process;


    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_12_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
            mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_12_o_ap_vld <= ap_const_logic_1;
        else 
            mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_12_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_13_o_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_13_i, ap_block_pp0_stage0, grp_fu_1507_p3)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_13_o <= grp_fu_1507_p3;
        else 
            mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_13_o <= mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_13_i;
        end if; 
    end process;


    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_13_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_13_o_ap_vld <= ap_const_logic_1;
        else 
            mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_13_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_14_o_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_14_i, ap_block_pp0_stage0, grp_fu_1498_p3)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_14_o <= grp_fu_1498_p3;
        else 
            mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_14_o <= mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_14_i;
        end if; 
    end process;


    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_14_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_14_o_ap_vld <= ap_const_logic_1;
        else 
            mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_14_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_15_o_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage3, mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_15_i, ap_block_pp0_stage3, grp_fu_1471_p3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_15_o <= grp_fu_1471_p3;
        else 
            mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_15_o <= mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_15_i;
        end if; 
    end process;


    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_15_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then 
            mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_15_o_ap_vld <= ap_const_logic_1;
        else 
            mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_15_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_16_o_assign_proc : process(ap_enable_reg_pp0_iter3, mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_16_i, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, grp_fu_1453_p3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_16_o <= grp_fu_1453_p3;
        else 
            mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_16_o <= mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_16_i;
        end if; 
    end process;


    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_16_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
            mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_16_o_ap_vld <= ap_const_logic_1;
        else 
            mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_16_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_17_o_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage3, mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_17_i, ap_block_pp0_stage3, grp_fu_1480_p3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_17_o <= grp_fu_1480_p3;
        else 
            mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_17_o <= mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_17_i;
        end if; 
    end process;


    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_17_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then 
            mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_17_o_ap_vld <= ap_const_logic_1;
        else 
            mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_17_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_18_o_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_18_i, ap_block_pp0_stage3, grp_fu_1543_p3)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_18_o <= grp_fu_1543_p3;
        else 
            mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_18_o <= mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_18_i;
        end if; 
    end process;


    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_18_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then 
            mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_18_o_ap_vld <= ap_const_logic_1;
        else 
            mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_18_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_19_o_assign_proc : process(ap_enable_reg_pp0_iter4, mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_19_i, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, grp_fu_1534_p3)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_19_o <= grp_fu_1534_p3;
        else 
            mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_19_o <= mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_19_i;
        end if; 
    end process;


    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_19_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
            mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_19_o_ap_vld <= ap_const_logic_1;
        else 
            mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_19_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_20_o_assign_proc : process(ap_enable_reg_pp0_iter4, mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_20_i, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, grp_fu_1516_p3)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_20_o <= grp_fu_1516_p3;
        else 
            mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_20_o <= mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_20_i;
        end if; 
    end process;


    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_20_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
            mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_20_o_ap_vld <= ap_const_logic_1;
        else 
            mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_20_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_21_o_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_21_i, ap_block_pp0_stage0, grp_fu_1489_p3)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_21_o <= grp_fu_1489_p3;
        else 
            mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_21_o <= mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_21_i;
        end if; 
    end process;


    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_21_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_21_o_ap_vld <= ap_const_logic_1;
        else 
            mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_21_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_6_o_assign_proc : process(ap_enable_reg_pp0_iter2, mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_6_i, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, grp_fu_1408_p3)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_6_o <= grp_fu_1408_p3;
        else 
            mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_6_o <= mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_6_i;
        end if; 
    end process;


    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_6_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
            mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_6_o_ap_vld <= ap_const_logic_1;
        else 
            mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_6_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_7_o_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_7_i, ap_block_pp0_stage3, grp_fu_1417_p3)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_7_o <= grp_fu_1417_p3;
        else 
            mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_7_o <= mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_7_i;
        end if; 
    end process;


    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_7_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then 
            mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_7_o_ap_vld <= ap_const_logic_1;
        else 
            mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_7_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_8_o_assign_proc : process(ap_enable_reg_pp0_iter3, mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_8_i, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, grp_fu_1462_p3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_8_o <= grp_fu_1462_p3;
        else 
            mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_8_o <= mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_8_i;
        end if; 
    end process;


    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_8_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
            mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_8_o_ap_vld <= ap_const_logic_1;
        else 
            mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_8_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_9_o_assign_proc : process(ap_enable_reg_pp0_iter4, mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_9_i, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, grp_fu_1525_p3)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_9_o <= grp_fu_1525_p3;
        else 
            mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_9_o <= mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_9_i;
        end if; 
    end process;


    mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_9_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
            mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_9_o_ap_vld <= ap_const_logic_1;
        else 
            mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_9_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    or_ln22_fu_710_p2 <= (tmp_1_fu_678_p3 or ap_const_lv18_2);
    or_ln50_1_fu_842_p2 <= (shl_ln or ap_const_lv16_2);
    or_ln50_2_fu_873_p2 <= (shl_ln or ap_const_lv16_3);
    or_ln50_fu_807_p2 <= (shl_ln or ap_const_lv16_1);
    or_ln_fu_716_p3 <= (ap_const_lv1_0 & or_ln22_fu_710_p2);
        sext_ln22_1_fu_546_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln22_5_fu_540_p2),19));

        sext_ln22_2_fu_657_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln22_8_reg_1653),32));

        sext_ln22_fu_576_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln22_reg_1644),32));

        sext_ln43_1_fu_793_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln43_1_reg_1718),32));

        sext_ln43_2_fu_838_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln43_2_reg_1734),32));

        sext_ln43_fu_755_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln43_reg_1700),32));

    shl_ln15_fu_496_p2 <= std_logic_vector(shift_left(unsigned(p_read4),to_integer(unsigned('0' & ap_const_lv17_1(17-1 downto 0)))));
    shl_ln22_fu_622_p2 <= std_logic_vector(shift_left(unsigned(p_read4),to_integer(unsigned('0' & ap_const_lv17_1(17-1 downto 0)))));
        sub_i_cast_i_fu_746_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_i_i_reg_1658),32));

    sub_i_i_fu_562_p2 <= std_logic_vector(unsigned(p_read4) + unsigned(ap_const_lv17_1FFFF));
    sub_ln22_1_fu_641_p2 <= std_logic_vector(unsigned(add_ln22_4_fu_635_p2) - unsigned(zext_ln150_1_fu_573_p1));
    sub_ln22_2_fu_666_p2 <= std_logic_vector(unsigned(add_ln22_9_fu_660_p2) - unsigned(zext_ln150_1_fu_573_p1));
    sub_ln22_3_fu_734_p2 <= std_logic_vector(unsigned(add_ln22_11_fu_728_p2) - unsigned(zext_ln150_1_fu_573_p1));
    sub_ln22_fu_589_p2 <= std_logic_vector(unsigned(add_ln22_2_fu_584_p2) - unsigned(zext_ln150_1_fu_573_p1));
    sub_ln50_1_fu_826_p2 <= std_logic_vector(unsigned(add_ln50_1_fu_821_p2) - unsigned(reg_447));
    sub_ln50_2_fu_861_p2 <= std_logic_vector(unsigned(add_ln50_2_fu_856_p2) - unsigned(reg_447));
    sub_ln50_3_fu_892_p2 <= std_logic_vector(unsigned(add_ln50_3_fu_887_p2) - unsigned(reg_447));
    sub_ln50_fu_781_p2 <= std_logic_vector(unsigned(add_ln50_fu_776_p2) - unsigned(phi_mul_fu_190));
    tmp_1_fu_678_p3 <= (p_read5 & ap_const_lv2_0);
    tmp_fu_506_p4 <= ap_sig_allocacmp_t_2(15 downto 1);
    zext_ln150_1_fu_573_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(t_2_reg_1620),32));
    zext_ln150_fu_468_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_t_2),17));
    zext_ln17_fu_502_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln15_fu_496_p2),19));
    zext_ln22_1_fu_724_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln_fu_716_p3),32));
    zext_ln22_fu_631_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln22_fu_622_p2),32));
    zext_ln43_1_fu_847_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln50_1_fu_842_p2),32));
    zext_ln43_2_fu_878_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln50_2_fu_873_p2),32));
    zext_ln43_fu_812_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln50_fu_807_p2),32));
    zext_ln50_cast_fu_451_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln50),32));
end behav;
