#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Mar 25 13:16:05 2024
# Process ID: 9608
# Current directory: C:/Users/joshu/Desktop/Vivado/project/MODS
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11972 C:\Users\joshu\Desktop\Vivado\project\MODS\MODS.xpr
# Log file: C:/Users/joshu/Desktop/Vivado/project/MODS/vivado.log
# Journal file: C:/Users/joshu/Desktop/Vivado/project/MODS\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/joshu/Desktop/Vivado/project/MODS/MODS.xpr
update_compile_order -fileset sources_1
close [ open C:/Users/joshu/Desktop/Vivado/project/MODS/MODS.srcs/sources_1/new/flexible_clock_module.v w ]
add_files C:/Users/joshu/Desktop/Vivado/project/MODS/MODS.srcs/sources_1/new/flexible_clock_module.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir C:/Users/joshu/Desktop/Vivado/project/MODS/MODS.srcs/constrs_1
file mkdir C:/Users/joshu/Desktop/Vivado/project/MODS/MODS.srcs/constrs_1/new
close [ open C:/Users/joshu/Desktop/Vivado/project/MODS/MODS.srcs/constrs_1/new/my_basys3_constraints.xdc w ]
add_files -fileset constrs_1 C:/Users/joshu/Desktop/Vivado/project/MODS/MODS.srcs/constrs_1/new/my_basys3_constraints.xdc
close [ open C:/Users/joshu/Desktop/Vivado/project/MODS/MODS.srcs/sources_1/new/debounce.v w ]
add_files C:/Users/joshu/Desktop/Vivado/project/MODS/MODS.srcs/sources_1/new/debounce.v
update_compile_order -fileset sources_1
file mkdir C:/Users/joshu/Desktop/Vivado/project/MODS/MODS.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/joshu/Desktop/Vivado/project/MODS/MODS.srcs/sim_1/new/flexible_clock_module_sim.v w ]
add_files -fileset sim_1 C:/Users/joshu/Desktop/Vivado/project/MODS/MODS.srcs/sim_1/new/flexible_clock_module_sim.v
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/joshu/Desktop/Vivado/project/MODS/MODS.srcs/sim_1/new/debounce_sim.v w ]
add_files -fileset sim_1 C:/Users/joshu/Desktop/Vivado/project/MODS/MODS.srcs/sim_1/new/debounce_sim.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top flexible_clock_module_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
archive_project C:/Users/joshu/Desktop/Vivado/project/MODS.xpr.zip -temp_dir C:/Users/joshu/Desktop/Vivado/project/MODS/.Xil/Vivado-9608-dZhei98 -force -include_local_ip_cache -include_config_settings
close [ open C:/Users/joshu/Desktop/Vivado/project/MODS/MODS.srcs/sources_1/new/defuse_sequence.v w ]
add_files C:/Users/joshu/Desktop/Vivado/project/MODS/MODS.srcs/sources_1/new/defuse_sequence.v
update_compile_order -fileset sources_1
close [ open C:/Users/joshu/Desktop/Vivado/project/MODS/MODS.srcs/sources_1/new/random_number_generator.v w ]
add_files C:/Users/joshu/Desktop/Vivado/project/MODS/MODS.srcs/sources_1/new/random_number_generator.v
update_compile_order -fileset sources_1
archive_project C:/Users/joshu/Desktop/Vivado/project/MODS.xpr.zip -temp_dir C:/Users/joshu/Desktop/Vivado/project/MODS/.Xil/Vivado-9608-dZhei98 -force -include_local_ip_cache -include_config_settings
close_project
create_project verilog_assessment C:/Users/joshu/Desktop/Vivado/verilog_assessment -part xc7a35tcpg236-1
file mkdir C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.srcs/sources_1/new
close [ open C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.srcs/sources_1/new/main.v w ]
add_files C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.srcs/sources_1/new/main.v
update_compile_order -fileset sources_1
file mkdir C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.srcs/constrs_1
file mkdir C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.srcs/constrs_1/new
close [ open C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.srcs/constrs_1/new/my_basys3_constraints.xdc w ]
add_files -fileset constrs_1 C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.srcs/constrs_1/new/my_basys3_constraints.xdc
close [ open C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.srcs/sources_1/new/flexible_clock_module.v w ]
add_files C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.srcs/sources_1/new/flexible_clock_module.v
update_compile_order -fileset sources_1
close [ open C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.srcs/sources_1/new/debounce.v w ]
add_files C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.srcs/sources_1/new/debounce.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.srcs/sources_1/new/counter.v w ]
add_files C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.srcs/sources_1/new/counter.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close [ open C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.srcs/sources_1/new/fsm.v w ]
add_files C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.srcs/sources_1/new/fsm.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.srcs/sources_1/new/fsm.v] -no_script -reset -force -quiet
remove_files  C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.srcs/sources_1/new/fsm.v
file delete -force C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.srcs/sources_1/new/fsm.v
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close [ open C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.srcs/sources_1/new/seg_control.v w ]
add_files C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.srcs/sources_1/new/seg_control.v
update_compile_order -fileset sources_1
reset_run synth_1
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close [ open C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.srcs/sources_1/new/my_2_to_1_mux.v w ]
add_files C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.srcs/sources_1/new/my_2_to_1_mux.v
update_compile_order -fileset sources_1
close [ open C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.srcs/sources_1/new/my_full_adder.v w ]
add_files C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.srcs/sources_1/new/my_full_adder.v
update_compile_order -fileset sources_1
close [ open C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.srcs/sources_1/new/my_2_bit_adder.v w ]
add_files C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.srcs/sources_1/new/my_2_bit_adder.v
update_compile_order -fileset sources_1
close [ open C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.srcs/sources_1/new/my_4_bit_adder.v w ]
add_files C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.srcs/sources_1/new/my_4_bit_adder.v
update_compile_order -fileset sources_1
close [ open C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.srcs/sources_1/new/my_3_to_1_mux.v w ]
add_files C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.srcs/sources_1/new/my_3_to_1_mux.v
update_compile_order -fileset sources_1
close [ open C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.srcs/sources_1/new/slow_clock.v w ]
add_files C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.srcs/sources_1/new/slow_clock.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
