// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _myFuncAccel4_HH_
#define _myFuncAccel4_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1.h"
#include "myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1.h"
#include "myFuncAccel4_fptrunc_64ns_32_2_1.h"
#include "myFuncAccel4_fpext_32ns_64_2_1.h"
#include "myFuncAccel4_fcmp_32ns_32ns_1_2_1.h"

namespace ap_rtl {

struct myFuncAccel4 : public sc_module {
    // Port declarations 31
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > size;
    sc_in< sc_lv<32> > dim;
    sc_in< sc_lv<32> > threshold;
    sc_in< sc_lv<32> > data0_0;
    sc_in< sc_lv<32> > data0_1;
    sc_in< sc_lv<32> > data0_2;
    sc_in< sc_lv<32> > data0_3;
    sc_in< sc_lv<32> > data0_4;
    sc_in< sc_lv<32> > data0_5;
    sc_in< sc_lv<32> > data0_6;
    sc_in< sc_lv<32> > data0_7;
    sc_in< sc_lv<32> > data0_8;
    sc_in< sc_lv<32> > data0_9;
    sc_in< sc_lv<32> > data0_10;
    sc_in< sc_lv<32> > data0_11;
    sc_in< sc_lv<32> > data0_12;
    sc_in< sc_lv<32> > data0_13;
    sc_in< sc_lv<32> > data0_14;
    sc_in< sc_lv<32> > data0_15;
    sc_in< sc_lv<32> > input_r_TDATA;
    sc_in< sc_logic > input_r_TVALID;
    sc_out< sc_logic > input_r_TREADY;
    sc_out< sc_lv<32> > output_r_TDATA;
    sc_out< sc_logic > output_r_TVALID;
    sc_in< sc_logic > output_r_TREADY;
    sc_signal< sc_lv<5> > ap_var_for_const0;


    // Module declarations
    myFuncAccel4(sc_module_name name);
    SC_HAS_PROCESS(myFuncAccel4);

    ~myFuncAccel4();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1<1,5,32,32,32>* myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U1;
    myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1<1,5,32,32,32>* myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U2;
    myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1<1,5,32,32,32>* myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U3;
    myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1<1,5,32,32,32>* myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U4;
    myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1<1,4,32,32,32>* myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U5;
    myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1<1,4,32,32,32>* myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U6;
    myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1<1,4,32,32,32>* myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U7;
    myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1<1,4,32,32,32>* myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U8;
    myFuncAccel4_fptrunc_64ns_32_2_1<1,2,64,32>* myFuncAccel4_fptrunc_64ns_32_2_1_U9;
    myFuncAccel4_fpext_32ns_64_2_1<1,2,32,64>* myFuncAccel4_fpext_32ns_64_2_1_U10;
    myFuncAccel4_fcmp_32ns_32ns_1_2_1<1,2,32,32,1>* myFuncAccel4_fcmp_32ns_32ns_1_2_1_U11;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_lv<6> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<32> > input_r_0_data_out;
    sc_signal< sc_logic > input_r_0_vld_in;
    sc_signal< sc_logic > input_r_0_vld_out;
    sc_signal< sc_logic > input_r_0_ack_in;
    sc_signal< sc_logic > input_r_0_ack_out;
    sc_signal< sc_lv<32> > input_r_0_payload_A;
    sc_signal< sc_lv<32> > input_r_0_payload_B;
    sc_signal< sc_logic > input_r_0_sel_rd;
    sc_signal< sc_logic > input_r_0_sel_wr;
    sc_signal< sc_logic > input_r_0_sel;
    sc_signal< sc_logic > input_r_0_load_A;
    sc_signal< sc_logic > input_r_0_load_B;
    sc_signal< sc_lv<2> > input_r_0_state;
    sc_signal< sc_logic > input_r_0_state_cmp_full;
    sc_signal< sc_lv<32> > output_r_1_data_in;
    sc_signal< sc_lv<32> > output_r_1_data_out;
    sc_signal< sc_logic > output_r_1_vld_in;
    sc_signal< sc_logic > output_r_1_vld_out;
    sc_signal< sc_logic > output_r_1_ack_in;
    sc_signal< sc_logic > output_r_1_ack_out;
    sc_signal< sc_lv<32> > output_r_1_payload_A;
    sc_signal< sc_lv<32> > output_r_1_payload_B;
    sc_signal< sc_logic > output_r_1_sel_rd;
    sc_signal< sc_logic > output_r_1_sel_wr;
    sc_signal< sc_logic > output_r_1_sel;
    sc_signal< sc_logic > output_r_1_load_A;
    sc_signal< sc_logic > output_r_1_load_B;
    sc_signal< sc_lv<2> > output_r_1_state;
    sc_signal< sc_logic > output_r_1_state_cmp_full;
    sc_signal< sc_logic > input_r_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > icmp_ln31_fu_351_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<1> > icmp_ln31_reg_629;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_logic > output_r_TDATA_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_lv<1> > icmp_ln31_reg_629_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln52_reg_951;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_lv<1> > icmp_ln31_reg_629_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln52_reg_951_pp0_iter8_reg;
    sc_signal< sc_lv<32> > i_0_reg_228;
    sc_signal< sc_lv<32> > grp_fu_319_p1;
    sc_signal< sc_lv<32> > reg_332;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state26_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state30_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state34_pp0_stage0_iter8;
    sc_signal< bool > ap_predicate_op311_write_state34;
    sc_signal< bool > ap_predicate_op312_write_state34;
    sc_signal< bool > ap_block_state34_io;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state11_pp0_stage1_iter2;
    sc_signal< bool > ap_block_state15_pp0_stage1_iter3;
    sc_signal< bool > ap_block_state19_pp0_stage1_iter4;
    sc_signal< bool > ap_block_state23_pp0_stage1_iter5;
    sc_signal< bool > ap_block_state27_pp0_stage1_iter6;
    sc_signal< bool > ap_block_state31_pp0_stage1_iter7;
    sc_signal< bool > ap_block_state35_pp0_stage1_iter8;
    sc_signal< bool > ap_predicate_op318_write_state35;
    sc_signal< bool > ap_predicate_op319_write_state35;
    sc_signal< bool > ap_block_state35_io;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<32> > bitcast_ln50_1_fu_337_p1;
    sc_signal< sc_lv<1> > icmp_ln50_3_fu_345_p2;
    sc_signal< sc_lv<1> > icmp_ln31_reg_629_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln31_reg_629_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln31_reg_629_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln31_reg_629_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln31_reg_629_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln31_reg_629_pp0_iter6_reg;
    sc_signal< sc_lv<32> > i_fu_356_p2;
    sc_signal< sc_lv<32> > i_reg_633;
    sc_signal< sc_lv<1> > or_ln50_1_fu_377_p2;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state8_pp0_stage2_iter1;
    sc_signal< bool > ap_block_state12_pp0_stage2_iter2;
    sc_signal< bool > ap_block_state16_pp0_stage2_iter3;
    sc_signal< bool > ap_block_state20_pp0_stage2_iter4;
    sc_signal< bool > ap_block_state24_pp0_stage2_iter5;
    sc_signal< bool > ap_block_state28_pp0_stage2_iter6;
    sc_signal< bool > ap_block_state32_pp0_stage2_iter7;
    sc_signal< bool > ap_block_state36_pp0_stage2_iter8;
    sc_signal< bool > ap_predicate_op321_write_state36;
    sc_signal< bool > ap_predicate_op322_write_state36;
    sc_signal< bool > ap_block_state36_io;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state9_pp0_stage3_iter1;
    sc_signal< bool > ap_block_state13_pp0_stage3_iter2;
    sc_signal< bool > ap_block_state17_pp0_stage3_iter3;
    sc_signal< bool > ap_block_state21_pp0_stage3_iter4;
    sc_signal< bool > ap_block_state25_pp0_stage3_iter5;
    sc_signal< bool > ap_block_state29_pp0_stage3_iter6;
    sc_signal< bool > ap_block_state33_pp0_stage3_iter7;
    sc_signal< bool > ap_predicate_op304_write_state33;
    sc_signal< bool > ap_predicate_op305_write_state33;
    sc_signal< bool > ap_block_state33_io;
    sc_signal< bool > ap_block_state37_pp0_stage3_iter8;
    sc_signal< bool > ap_block_state37_io;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<32> > grp_fu_283_p2;
    sc_signal< sc_lv<32> > tmp_2_reg_738;
    sc_signal< sc_lv<32> > grp_fu_289_p2;
    sc_signal< sc_lv<32> > tmp_2_1_reg_748;
    sc_signal< sc_lv<32> > grp_fu_295_p2;
    sc_signal< sc_lv<32> > tmp_2_2_reg_758;
    sc_signal< sc_lv<32> > grp_fu_301_p2;
    sc_signal< sc_lv<32> > tmp_2_3_reg_768;
    sc_signal< sc_lv<32> > tmp_2_0_1_reg_778;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<32> > tmp_2_0_1_reg_778_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_2_1_1_reg_783;
    sc_signal< sc_lv<32> > tmp_2_1_1_reg_783_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_2_2_1_reg_788;
    sc_signal< sc_lv<32> > tmp_2_2_1_reg_788_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_2_3_1_reg_793;
    sc_signal< sc_lv<32> > tmp_2_3_1_reg_793_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_2_0_2_reg_798;
    sc_signal< sc_lv<32> > tmp_2_0_2_reg_798_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_2_0_2_reg_798_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_2_1_2_reg_803;
    sc_signal< sc_lv<32> > tmp_2_1_2_reg_803_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_2_1_2_reg_803_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_2_2_2_reg_808;
    sc_signal< sc_lv<32> > tmp_2_2_2_reg_808_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_2_2_2_reg_808_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_2_3_2_reg_813;
    sc_signal< sc_lv<32> > tmp_2_3_2_reg_813_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_2_3_2_reg_813_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_2_0_3_reg_818;
    sc_signal< sc_lv<32> > tmp_2_0_3_reg_818_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_2_0_3_reg_818_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_2_0_3_reg_818_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_2_1_3_reg_823;
    sc_signal< sc_lv<32> > tmp_2_1_3_reg_823_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_2_1_3_reg_823_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_2_1_3_reg_823_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_2_2_3_reg_828;
    sc_signal< sc_lv<32> > tmp_2_2_3_reg_828_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_2_2_3_reg_828_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_2_2_3_reg_828_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_2_3_3_reg_833;
    sc_signal< sc_lv<32> > tmp_2_3_3_reg_833_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_2_3_3_reg_833_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_2_3_3_reg_833_pp0_iter4_reg;
    sc_signal< sc_lv<32> > grp_fu_263_p2;
    sc_signal< sc_lv<32> > tmp_3_reg_838;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<32> > grp_fu_268_p2;
    sc_signal< sc_lv<32> > tmp_3_1_reg_843;
    sc_signal< sc_lv<32> > grp_fu_273_p2;
    sc_signal< sc_lv<32> > tmp_3_2_reg_848;
    sc_signal< sc_lv<32> > grp_fu_278_p2;
    sc_signal< sc_lv<32> > tmp_3_3_reg_853;
    sc_signal< sc_lv<32> > tmp_3_0_1_reg_858;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<32> > tmp_3_1_1_reg_863;
    sc_signal< sc_lv<32> > tmp_3_2_1_reg_868;
    sc_signal< sc_lv<32> > tmp_3_3_1_reg_873;
    sc_signal< sc_lv<32> > tmp_3_0_2_reg_878;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_lv<32> > tmp_3_1_2_reg_883;
    sc_signal< sc_lv<32> > tmp_3_2_2_reg_888;
    sc_signal< sc_lv<32> > tmp_3_3_2_reg_893;
    sc_signal< sc_lv<32> > tmp_3_0_3_reg_898;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_lv<32> > tmp_3_0_3_reg_898_pp0_iter6_reg;
    sc_signal< sc_lv<32> > tmp_3_1_3_reg_905;
    sc_signal< sc_lv<32> > tmp_3_1_3_reg_905_pp0_iter6_reg;
    sc_signal< sc_lv<32> > tmp_3_2_3_reg_912;
    sc_signal< sc_lv<32> > tmp_3_2_3_reg_912_pp0_iter6_reg;
    sc_signal< sc_lv<32> > tmp_3_2_3_reg_912_pp0_iter7_reg;
    sc_signal< sc_lv<32> > tmp_3_3_3_reg_919;
    sc_signal< sc_lv<32> > tmp_3_3_3_reg_919_pp0_iter6_reg;
    sc_signal< sc_lv<1> > grp_fu_328_p2;
    sc_signal< sc_lv<1> > tmp_5_reg_926;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_lv<1> > tmp_8_reg_931;
    sc_signal< sc_lv<1> > tmp_s_reg_936;
    sc_signal< sc_lv<2> > add_ln50_fu_579_p2;
    sc_signal< sc_lv<2> > add_ln50_reg_941;
    sc_signal< sc_lv<2> > add_ln50_1_fu_585_p2;
    sc_signal< sc_lv<2> > add_ln50_1_reg_946;
    sc_signal< sc_lv<1> > icmp_ln52_fu_603_p2;
    sc_signal< sc_lv<64> > grp_fu_325_p1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< sc_lv<32> > ap_phi_mux_i_0_phi_fu_232_p4;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter0_phi_ln56_reg_239;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter1_phi_ln56_reg_239;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter2_phi_ln56_reg_239;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter3_phi_ln56_reg_239;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter4_phi_ln56_reg_239;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter5_phi_ln56_reg_239;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter6_phi_ln56_reg_239;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter7_phi_ln56_reg_239;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter0_phi_ln56_1_reg_251;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter1_phi_ln56_1_reg_251;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter2_phi_ln56_1_reg_251;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter3_phi_ln56_1_reg_251;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter4_phi_ln56_1_reg_251;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter5_phi_ln56_1_reg_251;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter6_phi_ln56_1_reg_251;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter7_phi_ln56_1_reg_251;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter8_phi_ln56_1_reg_251;
    sc_signal< bool > ap_block_pp0_stage3_01001;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< bool > ap_block_pp0_stage1_01001;
    sc_signal< bool > ap_block_pp0_stage2_01001;
    sc_signal< sc_lv<32> > grp_fu_263_p0;
    sc_signal< sc_lv<32> > grp_fu_263_p1;
    sc_signal< sc_lv<32> > grp_fu_268_p0;
    sc_signal< sc_lv<32> > grp_fu_268_p1;
    sc_signal< sc_lv<32> > grp_fu_273_p0;
    sc_signal< sc_lv<32> > grp_fu_273_p1;
    sc_signal< sc_lv<32> > grp_fu_278_p0;
    sc_signal< sc_lv<32> > grp_fu_278_p1;
    sc_signal< sc_lv<32> > grp_fu_283_p0;
    sc_signal< sc_lv<32> > grp_fu_289_p0;
    sc_signal< sc_lv<32> > grp_fu_295_p0;
    sc_signal< sc_lv<32> > grp_fu_301_p0;
    sc_signal< sc_lv<64> > grp_fu_319_p0;
    sc_signal< sc_lv<32> > grp_fu_325_p0;
    sc_signal< sc_lv<32> > grp_fu_328_p0;
    sc_signal< sc_lv<23> > trunc_ln50_fu_341_p1;
    sc_signal< sc_lv<8> > tmp_4_fu_362_p4;
    sc_signal< sc_lv<1> > icmp_ln50_2_fu_371_p2;
    sc_signal< sc_lv<32> > bitcast_ln50_fu_382_p1;
    sc_signal< sc_lv<8> > tmp_1_fu_385_p4;
    sc_signal< sc_lv<23> > trunc_ln50_1_fu_395_p1;
    sc_signal< sc_lv<1> > icmp_ln50_1_fu_405_p2;
    sc_signal< sc_lv<1> > icmp_ln50_fu_399_p2;
    sc_signal< sc_lv<1> > or_ln50_fu_411_p2;
    sc_signal< sc_lv<1> > and_ln50_fu_417_p2;
    sc_signal< sc_lv<1> > and_ln50_1_fu_422_p2;
    sc_signal< sc_lv<32> > bitcast_ln50_2_fu_431_p1;
    sc_signal< sc_lv<8> > tmp_6_fu_434_p4;
    sc_signal< sc_lv<23> > trunc_ln50_2_fu_444_p1;
    sc_signal< sc_lv<1> > icmp_ln50_5_fu_454_p2;
    sc_signal< sc_lv<1> > icmp_ln50_4_fu_448_p2;
    sc_signal< sc_lv<1> > or_ln50_2_fu_460_p2;
    sc_signal< sc_lv<1> > and_ln50_2_fu_466_p2;
    sc_signal< sc_lv<1> > and_ln50_3_fu_471_p2;
    sc_signal< sc_lv<32> > bitcast_ln50_3_fu_480_p1;
    sc_signal< sc_lv<8> > tmp_9_fu_483_p4;
    sc_signal< sc_lv<23> > trunc_ln50_3_fu_493_p1;
    sc_signal< sc_lv<1> > icmp_ln50_7_fu_503_p2;
    sc_signal< sc_lv<1> > icmp_ln50_6_fu_497_p2;
    sc_signal< sc_lv<1> > or_ln50_3_fu_509_p2;
    sc_signal< sc_lv<1> > and_ln50_4_fu_515_p2;
    sc_signal< sc_lv<1> > and_ln50_5_fu_520_p2;
    sc_signal< sc_lv<32> > bitcast_ln50_4_fu_529_p1;
    sc_signal< sc_lv<8> > tmp_7_fu_532_p4;
    sc_signal< sc_lv<23> > trunc_ln50_4_fu_542_p1;
    sc_signal< sc_lv<1> > icmp_ln50_9_fu_552_p2;
    sc_signal< sc_lv<1> > icmp_ln50_8_fu_546_p2;
    sc_signal< sc_lv<1> > or_ln50_4_fu_558_p2;
    sc_signal< sc_lv<1> > and_ln50_6_fu_564_p2;
    sc_signal< sc_lv<1> > and_ln50_7_fu_569_p2;
    sc_signal< sc_lv<2> > zext_ln48_1_fu_476_p1;
    sc_signal< sc_lv<2> > zext_ln48_fu_427_p1;
    sc_signal< sc_lv<2> > zext_ln48_2_fu_525_p1;
    sc_signal< sc_lv<2> > zext_ln50_fu_575_p1;
    sc_signal< sc_lv<3> > zext_ln50_2_fu_594_p1;
    sc_signal< sc_lv<3> > zext_ln50_1_fu_591_p1;
    sc_signal< sc_lv<3> > add_ln50_2_fu_597_p2;
    sc_signal< sc_logic > grp_fu_263_ce;
    sc_signal< sc_logic > grp_fu_268_ce;
    sc_signal< sc_logic > grp_fu_273_ce;
    sc_signal< sc_logic > grp_fu_278_ce;
    sc_signal< sc_logic > grp_fu_283_ce;
    sc_signal< sc_logic > grp_fu_289_ce;
    sc_signal< sc_logic > grp_fu_295_ce;
    sc_signal< sc_logic > grp_fu_301_ce;
    sc_signal< sc_logic > grp_fu_319_ce;
    sc_signal< sc_logic > grp_fu_325_ce;
    sc_signal< sc_logic > grp_fu_328_ce;
    sc_signal< bool > ap_block_pp0_stage0_00001;
    sc_signal< bool > ap_block_pp0_stage1_00001;
    sc_signal< bool > ap_block_pp0_stage2_00001;
    sc_signal< bool > ap_block_pp0_stage3_00001;
    sc_signal< sc_logic > ap_CS_fsm_state38;
    sc_signal< bool > ap_block_state38;
    sc_signal< sc_lv<6> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_673;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<6> ap_ST_fsm_state1;
    static const sc_lv<6> ap_ST_fsm_pp0_stage0;
    static const sc_lv<6> ap_ST_fsm_pp0_stage1;
    static const sc_lv<6> ap_ST_fsm_pp0_stage2;
    static const sc_lv<6> ap_ST_fsm_pp0_stage3;
    static const sc_lv<6> ap_ST_fsm_state38;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<32> ap_const_lv32_5;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_add_ln50_1_fu_585_p2();
    void thread_add_ln50_2_fu_597_p2();
    void thread_add_ln50_fu_579_p2();
    void thread_and_ln50_1_fu_422_p2();
    void thread_and_ln50_2_fu_466_p2();
    void thread_and_ln50_3_fu_471_p2();
    void thread_and_ln50_4_fu_515_p2();
    void thread_and_ln50_5_fu_520_p2();
    void thread_and_ln50_6_fu_564_p2();
    void thread_and_ln50_7_fu_569_p2();
    void thread_and_ln50_fu_417_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state38();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_00001();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_00001();
    void thread_ap_block_pp0_stage1_01001();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_00001();
    void thread_ap_block_pp0_stage2_01001();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_00001();
    void thread_ap_block_pp0_stage3_01001();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_state10_pp0_stage0_iter2();
    void thread_ap_block_state11_pp0_stage1_iter2();
    void thread_ap_block_state12_pp0_stage2_iter2();
    void thread_ap_block_state13_pp0_stage3_iter2();
    void thread_ap_block_state14_pp0_stage0_iter3();
    void thread_ap_block_state15_pp0_stage1_iter3();
    void thread_ap_block_state16_pp0_stage2_iter3();
    void thread_ap_block_state17_pp0_stage3_iter3();
    void thread_ap_block_state18_pp0_stage0_iter4();
    void thread_ap_block_state19_pp0_stage1_iter4();
    void thread_ap_block_state20_pp0_stage2_iter4();
    void thread_ap_block_state21_pp0_stage3_iter4();
    void thread_ap_block_state22_pp0_stage0_iter5();
    void thread_ap_block_state23_pp0_stage1_iter5();
    void thread_ap_block_state24_pp0_stage2_iter5();
    void thread_ap_block_state25_pp0_stage3_iter5();
    void thread_ap_block_state26_pp0_stage0_iter6();
    void thread_ap_block_state27_pp0_stage1_iter6();
    void thread_ap_block_state28_pp0_stage2_iter6();
    void thread_ap_block_state29_pp0_stage3_iter6();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state30_pp0_stage0_iter7();
    void thread_ap_block_state31_pp0_stage1_iter7();
    void thread_ap_block_state32_pp0_stage2_iter7();
    void thread_ap_block_state33_io();
    void thread_ap_block_state33_pp0_stage3_iter7();
    void thread_ap_block_state34_io();
    void thread_ap_block_state34_pp0_stage0_iter8();
    void thread_ap_block_state35_io();
    void thread_ap_block_state35_pp0_stage1_iter8();
    void thread_ap_block_state36_io();
    void thread_ap_block_state36_pp0_stage2_iter8();
    void thread_ap_block_state37_io();
    void thread_ap_block_state37_pp0_stage3_iter8();
    void thread_ap_block_state38();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state5_pp0_stage3_iter0();
    void thread_ap_block_state6_pp0_stage0_iter1();
    void thread_ap_block_state7_pp0_stage1_iter1();
    void thread_ap_block_state8_pp0_stage2_iter1();
    void thread_ap_block_state9_pp0_stage3_iter1();
    void thread_ap_condition_673();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_i_0_phi_fu_232_p4();
    void thread_ap_phi_reg_pp0_iter0_phi_ln56_1_reg_251();
    void thread_ap_phi_reg_pp0_iter0_phi_ln56_reg_239();
    void thread_ap_predicate_op304_write_state33();
    void thread_ap_predicate_op305_write_state33();
    void thread_ap_predicate_op311_write_state34();
    void thread_ap_predicate_op312_write_state34();
    void thread_ap_predicate_op318_write_state35();
    void thread_ap_predicate_op319_write_state35();
    void thread_ap_predicate_op321_write_state36();
    void thread_ap_predicate_op322_write_state36();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_bitcast_ln50_1_fu_337_p1();
    void thread_bitcast_ln50_2_fu_431_p1();
    void thread_bitcast_ln50_3_fu_480_p1();
    void thread_bitcast_ln50_4_fu_529_p1();
    void thread_bitcast_ln50_fu_382_p1();
    void thread_grp_fu_263_ce();
    void thread_grp_fu_263_p0();
    void thread_grp_fu_263_p1();
    void thread_grp_fu_268_ce();
    void thread_grp_fu_268_p0();
    void thread_grp_fu_268_p1();
    void thread_grp_fu_273_ce();
    void thread_grp_fu_273_p0();
    void thread_grp_fu_273_p1();
    void thread_grp_fu_278_ce();
    void thread_grp_fu_278_p0();
    void thread_grp_fu_278_p1();
    void thread_grp_fu_283_ce();
    void thread_grp_fu_283_p0();
    void thread_grp_fu_289_ce();
    void thread_grp_fu_289_p0();
    void thread_grp_fu_295_ce();
    void thread_grp_fu_295_p0();
    void thread_grp_fu_301_ce();
    void thread_grp_fu_301_p0();
    void thread_grp_fu_319_ce();
    void thread_grp_fu_319_p0();
    void thread_grp_fu_325_ce();
    void thread_grp_fu_325_p0();
    void thread_grp_fu_328_ce();
    void thread_grp_fu_328_p0();
    void thread_i_fu_356_p2();
    void thread_icmp_ln31_fu_351_p2();
    void thread_icmp_ln50_1_fu_405_p2();
    void thread_icmp_ln50_2_fu_371_p2();
    void thread_icmp_ln50_3_fu_345_p2();
    void thread_icmp_ln50_4_fu_448_p2();
    void thread_icmp_ln50_5_fu_454_p2();
    void thread_icmp_ln50_6_fu_497_p2();
    void thread_icmp_ln50_7_fu_503_p2();
    void thread_icmp_ln50_8_fu_546_p2();
    void thread_icmp_ln50_9_fu_552_p2();
    void thread_icmp_ln50_fu_399_p2();
    void thread_icmp_ln52_fu_603_p2();
    void thread_input_r_0_ack_in();
    void thread_input_r_0_ack_out();
    void thread_input_r_0_data_out();
    void thread_input_r_0_load_A();
    void thread_input_r_0_load_B();
    void thread_input_r_0_sel();
    void thread_input_r_0_state_cmp_full();
    void thread_input_r_0_vld_in();
    void thread_input_r_0_vld_out();
    void thread_input_r_TDATA_blk_n();
    void thread_input_r_TREADY();
    void thread_or_ln50_1_fu_377_p2();
    void thread_or_ln50_2_fu_460_p2();
    void thread_or_ln50_3_fu_509_p2();
    void thread_or_ln50_4_fu_558_p2();
    void thread_or_ln50_fu_411_p2();
    void thread_output_r_1_ack_in();
    void thread_output_r_1_ack_out();
    void thread_output_r_1_data_in();
    void thread_output_r_1_data_out();
    void thread_output_r_1_load_A();
    void thread_output_r_1_load_B();
    void thread_output_r_1_sel();
    void thread_output_r_1_state_cmp_full();
    void thread_output_r_1_vld_in();
    void thread_output_r_1_vld_out();
    void thread_output_r_TDATA();
    void thread_output_r_TDATA_blk_n();
    void thread_output_r_TVALID();
    void thread_tmp_1_fu_385_p4();
    void thread_tmp_4_fu_362_p4();
    void thread_tmp_6_fu_434_p4();
    void thread_tmp_7_fu_532_p4();
    void thread_tmp_9_fu_483_p4();
    void thread_trunc_ln50_1_fu_395_p1();
    void thread_trunc_ln50_2_fu_444_p1();
    void thread_trunc_ln50_3_fu_493_p1();
    void thread_trunc_ln50_4_fu_542_p1();
    void thread_trunc_ln50_fu_341_p1();
    void thread_zext_ln48_1_fu_476_p1();
    void thread_zext_ln48_2_fu_525_p1();
    void thread_zext_ln48_fu_427_p1();
    void thread_zext_ln50_1_fu_591_p1();
    void thread_zext_ln50_2_fu_594_p1();
    void thread_zext_ln50_fu_575_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
