# This is an STM32F412G discovery board with a single STM32F412ZGT6 chip.
# http://www.st.com/en/evaluation-tools/32f412gdiscovery.html

# This is for using the onboard STLINK/V2-1
source [find interface/stlink-v2-1.cfg]

transport select hla_swd

# increase working area to 128KB
set WORKAREASIZE 0x20000

source [find target/stm32f4x.cfg]

$_TARGETNAME configure -event reset-init {
	mww 0x40023C00 0x00000003				;# 3 WS for 96 MHz HCLK
	sleep 1
	mww 0x40023804 0x24001808				;# 96MHz: HSI, PLLM=8, PLLN=96, PLLP=2
	mww 0x40023808 0x00001000				;# APB1: /2, APB2: /1
	mmw 0x40023800 0x01000000 0x00000000	;# PLL on
	sleep 1
	mmw 0x40023808 0x00000002 0x00000000	;# switch to PLL
	sleep 1

	adapter_khz 4000

	# QUADSPI initialization
	mmw 0x40023830 0x000000FF 0				;# RCC_AHB1ENR |= GPIOA-GPIOF (enable clocks)
	mmw 0x40023838 0x00000002 0				;# RCC_AHB3ENR |= QSPIEN (enable clock)
	sleep 1									;# Wait for clock startup

	# PB2: CLK, PG6: BK1_nCS, PF6: BK1_IO3, PF7: BK1_IO2, PF9: BK1_IO1, PF8: BK1_IO0
	mmw 0x40020400 0x00000020 0x00000010	;# PB2 alternate
	mmw 0x40020408 0x00000030 0x00000000	;# high speed
	mmw 0x40020420 0x00000900 0x00000600	;# PB2: AF9

	mmw 0x40021400 0x000AA000 0x00055000	;# PF9, PF8, PF7, PF6 alternate
	mmw 0x40021408 0x000FF000 0x00000000	;# high speed
	mmw 0x40021420 0x99000000 0x66000000	;# PF7: AF9, PF6: AF9
	mmw 0x40021424 0x000000AA 0x00000055	;# PF9: AF10, PF8: AF10

	mmw 0x40021800 0x00002000 0x00001000	;# PG6 alternate
	mmw 0x40021808 0x0C000000 0x00000000	;# high speed
	mmw 0x40021820 0x0A000000 0x05000000	;# PG6: AF10

	mww 0xA0001004 0x00170100				;# QUADSPI_DCR: FSIZE=0x17, CSHT=0x01, CKMODE=0
	mww 0xA0001000 0x03500000				;# QUADSPI_CR: PRESCALER=4, APMS=1, FTHRES=0, SSHIFT=0, TCEN=0
	mmw 0xA0001000 0x00000001 0				;# QUADSPI_CR: EN=1

	# memory-mapped read mode with 3-byte addresses
	mww 0xA0001014 0x0D002503				;# QUADSPI_CCR: FMODE=0x3, DMODE=0x1, DCYC=0x0, ADSIZE=0x3, ADMODE=0x1, IMODE=0x1, INSTR=READ
}
