
---------- Begin Simulation Statistics ----------
final_tick                               577797202000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  66098                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701636                       # Number of bytes of host memory used
host_op_rate                                    66318                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9267.67                       # Real time elapsed on the host
host_tick_rate                               62345495                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612578491                       # Number of instructions simulated
sim_ops                                     614616087                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.577797                       # Number of seconds simulated
sim_ticks                                577797202000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.909933                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               77862180                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            89589506                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7212441                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        120051005                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10545484                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       10726056                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          180572                       # Number of indirect misses.
system.cpu0.branchPred.lookups              153961766                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1062135                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018218                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5022742                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143215833                       # Number of branches committed
system.cpu0.commit.bw_lim_events             16276079                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058524                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       38132880                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580313986                       # Number of instructions committed
system.cpu0.commit.committedOps             581333481                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1060381193                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.548231                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.307669                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    774526674     73.04%     73.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    174458341     16.45%     89.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     40168224      3.79%     93.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     36329640      3.43%     96.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     11092462      1.05%     97.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4165367      0.39%     98.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1406385      0.13%     98.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1958021      0.18%     98.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     16276079      1.53%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1060381193                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887596                       # Number of function calls committed.
system.cpu0.commit.int_insts                561306855                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179956720                       # Number of loads committed
system.cpu0.commit.membars                    2037595                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037601      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322249111     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135822      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180974930     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70918198     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581333481                       # Class of committed instruction
system.cpu0.commit.refs                     251893152                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580313986                       # Number of Instructions Simulated
system.cpu0.committedOps                    581333481                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.975243                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.975243                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            174458601                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2201821                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            77209521                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             632174861                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               447379516                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                438259672                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5029211                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              4344264                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3025403                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  153961766                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                109305717                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    619153119                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3015289                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          174                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     640865328                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  25                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            9                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               14437822                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.134316                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         441780165                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          88407664                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.559092                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1068152403                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.600931                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.885032                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               611367979     57.24%     57.24% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               338273904     31.67%     88.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                71202920      6.67%     95.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                38052114      3.56%     99.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 4393093      0.41%     99.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2762652      0.26%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   56273      0.01%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1021720      0.10%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1021748      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1068152403                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                       78108752                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5092644                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               146985241                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.532566                       # Inst execution rate
system.cpu0.iew.exec_refs                   268568789                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  74928190                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              147097163                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            194546664                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021104                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2418039                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            76574991                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          619448029                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            193640599                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5280630                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            610460189                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                641340                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2659119                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5029211                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4633953                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        71167                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         8424085                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        29849                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         7478                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2396047                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     14589944                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4638559                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          7478                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       847985                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4244659                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                250676118                       # num instructions consuming a value
system.cpu0.iew.wb_count                    604520664                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.887145                       # average fanout of values written-back
system.cpu0.iew.wb_producers                222386128                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.527385                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     604567277                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               744463036                       # number of integer regfile reads
system.cpu0.int_regfile_writes              387228013                       # number of integer regfile writes
system.cpu0.ipc                              0.506267                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.506267                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038466      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            337199654     54.76%     55.09% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4138351      0.67%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018055      0.17%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           196464030     31.91%     87.84% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           74882217     12.16%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             615740820                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     49                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                 96                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           47                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                48                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1224256                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001988                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 209648     17.12%     17.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     17.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                917547     74.95%     92.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                97059      7.93%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             614926561                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2300924043                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    604520617                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        657569284                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 616389167                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                615740820                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3058862                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       38114544                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            65841                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           338                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     16199788                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1068152403                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.576454                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.800047                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          619865360     58.03%     58.03% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          312767735     29.28%     87.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          111768204     10.46%     97.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           18293763      1.71%     99.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3581059      0.34%     99.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1269677      0.12%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             424880      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             120313      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              61412      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1068152403                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.537173                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         10039955                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1804161                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           194546664                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           76574991                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    896                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1146261155                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9333695                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              159061967                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370584098                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6938459                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               453518517                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               4162320                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 9470                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            766067478                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             627028551                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          402616618                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                434404153                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               4447903                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5029211                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             16045613                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                32032512                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       766067438                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         92942                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2845                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 14728979                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2830                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1663560373                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1246712080                       # The number of ROB writes
system.cpu0.timesIdled                       14448746                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  863                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            89.101625                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4405653                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             4944526                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           819118                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7614413                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            207358                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         366630                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          159272                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8525633                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3204                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017930                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           484238                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095722                       # Number of branches committed
system.cpu1.commit.bw_lim_events               765013                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054448                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        4205828                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32264505                       # Number of instructions committed
system.cpu1.commit.committedOps              33282606                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    184219776                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.180668                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.833276                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    170158532     92.37%     92.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7127623      3.87%     96.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2409294      1.31%     97.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2071858      1.12%     98.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       519961      0.28%     98.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       148848      0.08%     99.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       953896      0.52%     99.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        64751      0.04%     99.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       765013      0.42%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    184219776                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320856                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31049323                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248778                       # Number of loads committed
system.cpu1.commit.membars                    2035971                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035971      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19083584     57.34%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266708     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1896205      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33282606                       # Class of committed instruction
system.cpu1.commit.refs                      12162925                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32264505                       # Number of Instructions Simulated
system.cpu1.committedOps                     33282606                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.738656                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.738656                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            164380910                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               338326                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4271680                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              39312371                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5099101                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 12738848                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                484440                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               585948                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2288514                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8525633                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5087034                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    178644942                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                49867                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      39970812                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1638640                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.046046                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           5527550                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4613011                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.215878                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         184991813                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.221576                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.655681                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               160250578     86.63%     86.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14348930      7.76%     94.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 6093486      3.29%     97.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2887099      1.56%     99.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1269725      0.69%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  138850      0.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    2868      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      62      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     215      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           184991813                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         163086                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              511067                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7621607                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.194344                       # Inst execution rate
system.cpu1.iew.exec_refs                    12902991                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2943452                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              144187078                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10218016                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018609                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           318327                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2972948                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           37481471                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              9959539                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           588623                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             35983688                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                753097                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1194208                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                484440                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3148230                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        13752                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          128414                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         3961                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          140                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          277                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       969238                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        58801                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           140                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        88889                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        422178                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 20767399                       # num instructions consuming a value
system.cpu1.iew.wb_count                     35718948                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.882038                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 18317635                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.192914                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      35725380                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                44260832                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24329537                       # number of integer regfile writes
system.cpu1.ipc                              0.174257                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.174257                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036084      5.57%      5.57% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21561927     58.96%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  43      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   84      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11041245     30.19%     94.71% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1932916      5.29%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              36572311                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1081601                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029574                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 184959     17.10%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                811940     75.07%     92.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                84700      7.83%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              35617814                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         259271585                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     35718936                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         41680421                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  34426707                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 36572311                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054764                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        4198864                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            53575                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           316                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1673474                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    184991813                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.197697                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.656973                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          162725642     87.96%     87.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           14337091      7.75%     95.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4480386      2.42%     98.14% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1527294      0.83%     98.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1383798      0.75%     99.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             204390      0.11%     99.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             224507      0.12%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              81258      0.04%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              27447      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      184991813                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.197523                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6156420                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          525043                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10218016                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2972948                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    113                       # number of misc regfile reads
system.cpu1.numCycles                       185154899                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   970431590                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              154113631                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22413823                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6738190                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6319454                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1096874                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 4985                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             47391432                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              38457133                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           26529166                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 13123040                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               2680130                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                484440                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             10924832                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4115343                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        47391420                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         26416                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               666                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 13968736                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           662                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   220942872                       # The number of ROB reads
system.cpu1.rob.rob_writes                   75749843                       # The number of ROB writes
system.cpu1.timesIdled                           2004                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          1399379                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 6028                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             1468992                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               5347436                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2966145                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5891877                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1105015                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        36934                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     33417646                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2024690                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     66810490                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2061624                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 577797202000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1616649                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1629973                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1295635                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              344                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            243                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1348908                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1348907                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1616649                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           125                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      8857433                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8857433                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    294113856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               294113856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              522                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2966269                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2966269    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2966269                       # Request fanout histogram
system.membus.respLayer1.occupancy        15622036077                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         13224876849                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   577797202000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 577797202000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 577797202000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 577797202000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 577797202000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   577797202000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 577797202000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 577797202000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 577797202000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 577797202000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 20                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       466685250                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   923693894.551991                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        95500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2865867500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   573130349500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4666852500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 577797202000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     91540670                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        91540670                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     91540670                       # number of overall hits
system.cpu0.icache.overall_hits::total       91540670                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     17765046                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      17765046                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     17765046                       # number of overall misses
system.cpu0.icache.overall_misses::total     17765046                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 232762277997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 232762277997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 232762277997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 232762277997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    109305716                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    109305716                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    109305716                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    109305716                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.162526                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.162526                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.162526                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.162526                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13102.261486                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13102.261486                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13102.261486                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13102.261486                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3179                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          612                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               66                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    48.166667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          102                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     16749993                       # number of writebacks
system.cpu0.icache.writebacks::total         16749993                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1015020                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1015020                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1015020                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1015020                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     16750026                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     16750026                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     16750026                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     16750026                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 206269146500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 206269146500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 206269146500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 206269146500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.153240                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.153240                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.153240                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.153240                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12314.556795                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12314.556795                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12314.556795                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12314.556795                       # average overall mshr miss latency
system.cpu0.icache.replacements              16749993                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     91540670                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       91540670                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     17765046                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     17765046                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 232762277997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 232762277997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    109305716                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    109305716                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.162526                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.162526                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13102.261486                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13102.261486                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1015020                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1015020                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     16750026                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     16750026                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 206269146500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 206269146500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.153240                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.153240                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12314.556795                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12314.556795                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 577797202000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999914                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          108290366                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         16749993                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.465099                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999914                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        235361457                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       235361457                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 577797202000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    227809708                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       227809708                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    227809708                       # number of overall hits
system.cpu0.dcache.overall_hits::total      227809708                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     25601643                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      25601643                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     25601643                       # number of overall misses
system.cpu0.dcache.overall_misses::total     25601643                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 545996954004                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 545996954004                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 545996954004                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 545996954004                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    253411351                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    253411351                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    253411351                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    253411351                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.101028                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.101028                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.101028                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.101028                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 21326.637279                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 21326.637279                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 21326.637279                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 21326.637279                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3242530                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       138310                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            80110                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1633                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    40.475971                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    84.696877                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     15592755                       # number of writebacks
system.cpu0.dcache.writebacks::total         15592755                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     10402041                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     10402041                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     10402041                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     10402041                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     15199602                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     15199602                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     15199602                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     15199602                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 254125586882                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 254125586882                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 254125586882                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 254125586882                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.059980                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.059980                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.059980                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.059980                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16719.226390                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16719.226390                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16719.226390                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16719.226390                       # average overall mshr miss latency
system.cpu0.dcache.replacements              15592755                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    163681426                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      163681426                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     18813553                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     18813553                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 357533978500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 357533978500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    182494979                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    182494979                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.103091                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.103091                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 19004.064703                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 19004.064703                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      6489097                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      6489097                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     12324456                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     12324456                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 182560055000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 182560055000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.067533                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.067533                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14812.828655                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14812.828655                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     64128282                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      64128282                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      6788090                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      6788090                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 188462975504                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 188462975504                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70916372                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70916372                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.095720                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.095720                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 27763.770885                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 27763.770885                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      3912944                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      3912944                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2875146                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2875146                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  71565531882                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  71565531882                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.040543                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040543                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 24891.094881                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 24891.094881                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1174                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1174                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          743                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          743                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      7442500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      7442500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1917                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1917                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.387585                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.387585                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 10016.823688                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 10016.823688                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          728                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          728                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       693500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       693500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.007825                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.007825                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 46233.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 46233.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1702                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1702                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          136                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          136                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       692500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       692500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1838                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1838                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.073993                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.073993                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5091.911765                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5091.911765                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          136                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          136                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       556500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       556500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.073993                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.073993                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4091.911765                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4091.911765                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       612331                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         612331                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       405887                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       405887                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  33710970500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  33710970500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018218                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018218                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.398625                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.398625                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 83055.063355                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 83055.063355                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       405887                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       405887                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  33305083500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  33305083500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.398625                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.398625                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 82055.063355                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 82055.063355                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 577797202000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.971339                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          244030299                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         15605252                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.637703                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.971339                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999104                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999104                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        524471932                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       524471932                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 577797202000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            16705805                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            14515748                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 705                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              259935                       # number of demand (read+write) hits
system.l2.demand_hits::total                 31482193                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           16705805                       # number of overall hits
system.l2.overall_hits::.cpu0.data           14515748                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                705                       # number of overall hits
system.l2.overall_hits::.cpu1.data             259935                       # number of overall hits
system.l2.overall_hits::total                31482193                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             44217                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1076067                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1460                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            787868                       # number of demand (read+write) misses
system.l2.demand_misses::total                1909612                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            44217                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1076067                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1460                       # number of overall misses
system.l2.overall_misses::.cpu1.data           787868                       # number of overall misses
system.l2.overall_misses::total               1909612                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3792074500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 102514987493                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    127967000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  77822400494                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     184257429487                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3792074500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 102514987493                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    127967000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  77822400494                       # number of overall miss cycles
system.l2.overall_miss_latency::total    184257429487                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        16750022                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        15591815                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2165                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1047803                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             33391805                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       16750022                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       15591815                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2165                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1047803                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            33391805                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002640                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.069015                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.674365                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.751924                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.057188                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002640                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.069015                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.674365                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.751924                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.057188                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85760.555895                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 95268.219816                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 87648.630137                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 98775.937713                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96489.459370                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85760.555895                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 95268.219816                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 87648.630137                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 98775.937713                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96489.459370                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               2663                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        32                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      83.218750                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    574780                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1629973                       # number of writebacks
system.l2.writebacks::total                   1629973                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             31                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          30462                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          13544                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               44054                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            31                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         30462                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         13544                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              44054                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        44186                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1045605                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1443                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       774324                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1865558                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        44186                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1045605                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1443                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       774324                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1109020                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2974578                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3348468500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  89879627994                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    112421500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  68994708996                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 162335226990                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3348468500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  89879627994                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    112421500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  68994708996                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  89345569565                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 251680796555                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002638                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.067061                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.666513                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.738998                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.055869                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002638                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.067061                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.666513                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.738998                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.089081                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75781.208980                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 85959.447396                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 77908.177408                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 89103.151905                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87016.982045                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75781.208980                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 85959.447396                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 77908.177408                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 89103.151905                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 80562.631481                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84610.588983                       # average overall mshr miss latency
system.l2.replacements                        4973052                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4252392                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4252392                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4252392                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4252392                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     29052791                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         29052791                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     29052791                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     29052791                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1109020                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1109020                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  89345569565                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  89345569565                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 80562.631481                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 80562.631481                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              16                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   23                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            28                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            16                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 44                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       242000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        59000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       301000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           35                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           32                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               67                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.800000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.656716                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  8642.857143                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  3687.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6840.909091                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           28                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           16                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            44                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       559000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       310000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       869000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.800000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.656716                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19964.285714                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        19375                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        19750                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             26                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.764706                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.615385                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        63000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       269000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       332000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.764706                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.615385                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        21000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20692.307692                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20750                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2528696                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           107232                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2635928                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         744757                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         633472                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1378229                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  71067405495                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  62017018497                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  133084423992                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3273453                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       740704                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4014157                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.227514                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.855230                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.343342                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 95423.615347                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 97900.173168                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96561.909517                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        20144                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         9674                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            29818                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       724613                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       623798                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1348411                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  62194855496                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  54894407999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 117089263495                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.221360                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.842169                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.335914                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 85831.824016                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 88000.294966                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86834.995780                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      16705805                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           705                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           16706510                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        44217                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1460                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            45677                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3792074500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    127967000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3920041500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     16750022                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2165                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       16752187                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002640                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.674365                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002727                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85760.555895                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 87648.630137                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85820.905489                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           31                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           17                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            48                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        44186                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1443                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        45629                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3348468500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    112421500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3460890000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002638                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.666513                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002724                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75781.208980                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 77908.177408                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75848.473558                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     11987052                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       152703                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          12139755                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       331310                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       154396                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          485706                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  31447581998                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  15805381997                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  47252963995                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     12318362                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       307099                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12625461                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.026896                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.502756                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.038470                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 94918.903740                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 102369.115761                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97287.173712                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        10318                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         3870                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        14188                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       320992                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       150526                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       471518                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  27684772498                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  14100300997                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  41785073495                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.026058                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.490155                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.037347                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 86247.546662                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 93673.524820                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88618.193781                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           87                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           12                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                99                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          139                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           13                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             152                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      1375500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       275000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      1650500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          226                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           25                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           251                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.615044                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.520000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.605578                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  9895.683453                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 21153.846154                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 10858.552632                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           21                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            6                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           27                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          118                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          125                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      2328500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       137000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2465500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.522124                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.280000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.498008                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19733.050847                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19571.428571                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        19724                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 577797202000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 577797202000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999840                       # Cycle average of tags in use
system.l2.tags.total_refs                    67752897                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4973178                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     13.623662                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.595399                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.971896                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.331890                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.004736                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.233455                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    15.862465                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.478053                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.062061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.177061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000074                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.034898                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.247851                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 538551898                       # Number of tag accesses
system.l2.tags.data_accesses                538551898                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 577797202000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2827840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      66940416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         92352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      49568256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     70366720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          189795584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2827840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        92352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2920192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    104318272                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       104318272                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          44185                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1045944                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1443                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         774504                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1099480                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2965556                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1629973                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1629973                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4894174                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        115854517                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           159835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         85788328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    121784460                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             328481314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4894174                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       159835                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5054009                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      180544786                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            180544786                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      180544786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4894174                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       115854517                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          159835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        85788328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    121784460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            509026099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1611286.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     44184.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1011410.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1443.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    760326.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1094789.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003459600750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        98078                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        98078                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6630298                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1517177                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2965556                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1629973                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2965556                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1629973                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  53404                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 18687                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            126055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            122201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            138231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            267388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            224578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            252517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            291046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            230671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            232173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            179555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           162623                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           143546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           151076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           132261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           128734                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           129497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             67826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             65416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             65527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             64975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            142596                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            151144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            192836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            149876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            132300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            112313                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            94135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            82274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            76911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            74112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            71224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            67791                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.82                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.86                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  85213382293                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                14560760000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            139816232293                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29261.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48011.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1874267                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1024408                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 64.36                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.58                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2965556                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1629973                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1138532                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  718374                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  334311                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  246932                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  189616                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   88166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   54935                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   39060                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   29001                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   22372                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  16563                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  13254                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   9133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   4968                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   2941                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2018                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   1208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    665                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     93                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  12423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  15112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  41688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  75632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  93434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  99400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 102089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 104059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 107514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 108253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 109635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 112746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 106827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 105112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 103619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 101524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 100890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 101488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1624720                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    178.182678                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   112.946379                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   228.946489                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       980217     60.33%     60.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       308062     18.96%     79.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       131430      8.09%     87.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        67483      4.15%     91.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        30141      1.86%     93.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18150      1.12%     94.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12848      0.79%     95.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9830      0.61%     95.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        66559      4.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1624720                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        98078                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.690420                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    208.424473                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        98073     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         98078                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        98078                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.428312                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.400496                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.001368                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            80228     81.80%     81.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2349      2.40%     84.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9649      9.84%     94.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4023      4.10%     98.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1209      1.23%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              404      0.41%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              128      0.13%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               51      0.05%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               27      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                6      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         98078                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              186377728                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3417856                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               103120384                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               189795584                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            104318272                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       322.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       178.47                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    328.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    180.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.91                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  577797098000                       # Total gap between requests
system.mem_ctrls.avgGap                     125730.27                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2827776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     64730240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        92352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     48660864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     70066496                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    103120384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4894063.159551264718                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 112029341.395114615560                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 159834.626544280152                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 84217894.845395952463                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 121264858.599990248680                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 178471587.683458536863                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        44185                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1045944                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1443                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       774504                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1099480                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1629973                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1517869532                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  46732802419                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     52198512                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  36893502827                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  54619859003                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13778847619938                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34352.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     44680.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36173.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     47635.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     49677.90                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8453420.77                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    64.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5604614400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2978900430                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          8992580100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3711733200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     45610590480.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     111742140510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     127775481120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       306416040240                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        530.317626                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 331008068544                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19293820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 227495313456                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           5995979220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3186911970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         11800185180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4699023120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     45610590480.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     154732249020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      91573284480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       317598223470                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        549.670754                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 236428270872                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19293820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 322075111128                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                175                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           88                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5509933335.227273                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   27178451102.351627                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           85     96.59%     96.59% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.14%     97.73% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.14%     98.86% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.14%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        22500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 221528467500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             88                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    92923068500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 484874133500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 577797202000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5084524                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5084524                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5084524                       # number of overall hits
system.cpu1.icache.overall_hits::total        5084524                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         2510                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2510                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         2510                       # number of overall misses
system.cpu1.icache.overall_misses::total         2510                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    157915000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    157915000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    157915000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    157915000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5087034                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5087034                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5087034                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5087034                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000493                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000493                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000493                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000493                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 62914.342629                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 62914.342629                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 62914.342629                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 62914.342629                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2133                       # number of writebacks
system.cpu1.icache.writebacks::total             2133                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          345                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          345                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          345                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          345                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2165                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2165                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2165                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2165                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    139296500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    139296500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    139296500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    139296500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000426                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000426                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000426                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000426                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 64340.184758                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 64340.184758                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 64340.184758                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 64340.184758                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2133                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5084524                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5084524                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         2510                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2510                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    157915000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    157915000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5087034                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5087034                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000493                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000493                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 62914.342629                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 62914.342629                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          345                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          345                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2165                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2165                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    139296500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    139296500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000426                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000426                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 64340.184758                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 64340.184758                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 577797202000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.980790                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5035352                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2133                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2360.690108                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        345678000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.980790                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999400                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999400                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10176233                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10176233                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 577797202000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9392954                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9392954                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9392954                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9392954                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2282970                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2282970                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2282970                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2282970                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 153390392661                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 153390392661                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 153390392661                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 153390392661                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11675924                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11675924                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11675924                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11675924                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.195528                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.195528                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.195528                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.195528                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 67188.965541                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 67188.965541                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 67188.965541                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 67188.965541                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       752081                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        94429                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            14924                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1316                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    50.394063                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    71.754559                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1047132                       # number of writebacks
system.cpu1.dcache.writebacks::total          1047132                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1648523                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1648523                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1648523                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1648523                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       634447                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       634447                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       634447                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       634447                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  47108224810                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  47108224810                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  47108224810                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  47108224810                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.054338                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.054338                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.054338                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.054338                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 74250.843349                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 74250.843349                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 74250.843349                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 74250.843349                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1047132                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8452265                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8452265                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1327876                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1327876                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  83545911000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  83545911000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9780141                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9780141                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.135773                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.135773                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 62916.952336                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 62916.952336                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1020550                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1020550                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       307326                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       307326                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  18103505000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  18103505000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031423                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031423                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 58906.519461                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 58906.519461                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       940689                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        940689                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       955094                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       955094                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  69844481661                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  69844481661                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895783                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895783                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.503799                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.503799                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 73128.384914                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 73128.384914                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       627973                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       627973                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       327121                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       327121                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  29004719810                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  29004719810                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.172552                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.172552                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 88666.639592                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 88666.639592                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          329                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          329                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          143                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          143                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5964000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5964000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          472                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          472                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.302966                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.302966                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 41706.293706                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 41706.293706                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           96                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           96                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3132500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3132500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.099576                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.099576                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 66648.936170                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 66648.936170                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          312                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          312                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          118                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          118                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       890000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       890000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          430                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          430                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.274419                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.274419                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7542.372881                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7542.372881                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          118                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          118                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       773000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       773000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.274419                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.274419                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6550.847458                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6550.847458                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       591931                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         591931                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       425999                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       425999                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  36049773000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  36049773000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017930                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017930                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.418495                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.418495                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 84624.078930                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 84624.078930                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       425999                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       425999                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  35623774000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  35623774000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.418495                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.418495                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 83624.078930                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 83624.078930                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 577797202000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.786990                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           11042337                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1060329                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.414067                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        345689500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.786990                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.899593                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.899593                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26449868                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26449868                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 577797202000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          29378401                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5882365                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     29139608                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3343079                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          1878022                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             361                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           253                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            614                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4039177                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4039177                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      16752191                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     12626211                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          251                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          251                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     50250040                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     46790478                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         6463                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3155615                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             100202596                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2144000896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1995812288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       275072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    134075392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4274163648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6877373                       # Total snoops (count)
system.tol2bus.snoopTraffic                 105968064                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         40269548                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.080188                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.274941                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               37077366     92.07%     92.07% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3155243      7.84%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  36934      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      5      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           40269548                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        66797270449                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       23409342072                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       25145324345                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1591440392                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3258478                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             4501                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               911992859000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 136262                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703224                       # Number of bytes of host memory used
host_op_rate                                   136595                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6131.32                       # Real time elapsed on the host
host_tick_rate                               54506330                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   835468044                       # Number of instructions simulated
sim_ops                                     837507063                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.334196                       # Number of seconds simulated
sim_ticks                                334195657000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.838347                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               64068112                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            64171848                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          4349425                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         75293894                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              5415                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          21072                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           15657                       # Number of indirect misses.
system.cpu0.branchPred.lookups               76912248                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1622                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           756                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          4347756                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  40089170                       # Number of branches committed
system.cpu0.commit.bw_lim_events              9945230                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           2855                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      105296962                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           175336195                       # Number of instructions committed
system.cpu0.commit.committedOps             175336836                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    638874965                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.274446                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.250141                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    592798227     92.79%     92.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     12621322      1.98%     94.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     13471953      2.11%     96.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2243889      0.35%     97.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       892301      0.14%     97.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1091560      0.17%     97.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       222284      0.03%     97.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      5588199      0.87%     98.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      9945230      1.56%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    638874965                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               10427                       # Number of function calls committed.
system.cpu0.commit.int_insts                174119367                       # Number of committed integer instructions.
system.cpu0.commit.loads                     52398098                       # Number of loads committed
system.cpu0.commit.membars                       1001                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1052      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       121560071     69.33%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            803      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             234      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       52398798     29.88%     99.22% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1375563      0.78%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        175336836                       # Class of committed instruction
system.cpu0.commit.refs                      53774455                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  175336195                       # Number of Instructions Simulated
system.cpu0.committedOps                    175336836                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.749646                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.749646                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            469419819                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 1710                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            55685223                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             302601666                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                43538365                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                127965349                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               4349560                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 3638                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             10682466                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   76912248                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 66432442                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    583393179                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1400342                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.Insts                     344126006                       # Number of instructions fetch has processed
system.cpu0.fetch.SquashCycles                8702458                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.116986                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          68211151                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          64073527                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.523426                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         655955559                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.524620                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.817626                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               410908475     62.64%     62.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               166288755     25.35%     87.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                69108023     10.54%     98.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 3905123      0.60%     99.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 3273709      0.50%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   19200      0.00%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 2450511      0.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     449      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1314      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           655955559                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      310                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     213                       # number of floating regfile writes
system.cpu0.idleCycles                        1493059                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             4589237                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                52143224                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.480997                       # Inst execution rate
system.cpu0.iew.exec_refs                   151804837                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1485652                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               68352661                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             83487840                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              2033                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3822896                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2244515                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          278740194                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            150319185                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3786588                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            316230902                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                562802                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            270743093                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               4349560                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            271473130                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      8965660                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          148059                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         1263                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1593                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           56                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     31089742                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       868158                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1593                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1392493                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3196744                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                190724199                       # num instructions consuming a value
system.cpu0.iew.wb_count                    229593021                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.751186                       # average fanout of values written-back
system.cpu0.iew.wb_producers                143269392                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.349218                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     230427427                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               392921451                       # number of integer regfile reads
system.cpu0.int_regfile_writes              176805075                       # number of integer regfile writes
system.cpu0.ipc                              0.266692                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.266692                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             1320      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            165946894     51.86%     51.86% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1857      0.00%     51.86% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  262      0.00%     51.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     51.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     51.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     51.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     51.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     51.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     51.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                52      0.00%     51.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     51.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     51.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     51.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     51.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     51.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     51.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     51.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     51.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     51.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     51.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     51.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     51.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     51.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     51.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     51.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     51.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     51.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     51.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     51.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     51.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     51.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     51.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     51.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     51.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     51.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     51.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     51.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     51.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     51.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     51.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     51.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     51.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     51.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     51.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     51.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     51.86% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           152401897     47.62%     99.48% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1664939      0.52%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             57      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             320017489                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    320                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                640                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          319                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               325                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   16594093                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.051854                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1127589      6.80%      6.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      6.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      2      0.00%      6.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      6.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      6.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      6.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      6.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      6.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      6.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      6.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      6.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      6.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      6.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      6.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      6.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      6.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      6.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      6.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      6.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      6.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      6.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      6.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      6.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      6.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      6.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      6.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      6.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      6.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      6.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      6.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      6.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      6.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      6.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      6.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      6.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      6.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      6.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      6.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      6.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      6.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      6.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      6.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      6.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              15465238     93.20%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1264      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             336609942                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1315602493                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    229592702                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        382144780                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 278737088                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                320017489                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               3106                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      103403361                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          3018502                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           251                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     65488396                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    655955559                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.487865                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.152584                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          506455061     77.21%     77.21% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           76025726     11.59%     88.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           29469385      4.49%     93.29% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           12706514      1.94%     95.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           17409006      2.65%     97.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            8833428      1.35%     99.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            3047235      0.46%     99.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1226755      0.19%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             782449      0.12%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      655955559                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.486757                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          4989544                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          491910                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            83487840                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2244515                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    592                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                       657448618                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    10942699                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              346616572                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            133877276                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              11350770                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                50982094                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             118727096                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               267292                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            391433517                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             291765980                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          224413800                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                128829320                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1038139                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               4349560                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            125091315                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                90536532                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              312                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       391433205                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         86698                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1241                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 58625717                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1227                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   909560283                       # The number of ROB reads
system.cpu0.rob.rob_writes                  578370704                       # The number of ROB writes
system.cpu0.timesIdled                          16648                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  268                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.544412                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               11276618                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            11328228                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1535875                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         20707916                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              2870                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          12539                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            9669                       # Number of indirect misses.
system.cpu1.branchPred.lookups               22697168                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          325                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           464                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1535436                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10983364                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2457782                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           2601                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       35275621                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            47553358                       # Number of instructions committed
system.cpu1.commit.committedOps              47554140                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    129388842                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.367529                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.321807                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    112653695     87.07%     87.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7740607      5.98%     93.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3729398      2.88%     95.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       974377      0.75%     96.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       605583      0.47%     97.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       583451      0.45%     97.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        77880      0.06%     97.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       566069      0.44%     98.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2457782      1.90%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    129388842                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                4164                       # Number of function calls committed.
system.cpu1.commit.int_insts                 46338016                       # Number of committed integer instructions.
system.cpu1.commit.loads                     10874207                       # Number of loads committed
system.cpu1.commit.membars                       1142                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         1142      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        35225930     74.08%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             160      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10874671     22.87%     96.95% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1452157      3.05%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         47554140                       # Class of committed instruction
system.cpu1.commit.refs                      12326828                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   47553358                       # Number of Instructions Simulated
system.cpu1.committedOps                     47554140                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.844730                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.844730                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             78939514                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  455                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            10017002                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              91515007                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                11675067                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 40490347                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1546652                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 1547                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2411588                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   22697168                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 12666574                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    120435338                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               376589                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     104161933                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                3094182                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.167784                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          13080739                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          11279488                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.769993                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         135063168                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.771221                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.149890                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                74745586     55.34%     55.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                34696516     25.69%     81.03% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16097577     11.92%     92.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 5234363      3.88%     96.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2069116      1.53%     98.36% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   28819      0.02%     98.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 2190636      1.62%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      53      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     502      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           135063168                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         213298                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1677187                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14724963                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.507045                       # Inst execution rate
system.cpu1.iew.exec_refs                    17909098                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1625179                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               44162399                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19325775                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              1585                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1929109                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2328566                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           82639797                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             16283919                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1353583                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             68591248                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                275062                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             15864680                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1546652                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             16336511                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       171109                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           82393                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          153                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation        11049                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      8451568                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       875945                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents         11049                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1038811                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        638376                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 51875471                       # num instructions consuming a value
system.cpu1.iew.wb_count                     65939039                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.741243                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 38452308                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.487439                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      66270636                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                90347043                       # number of integer regfile reads
system.cpu1.int_regfile_writes               49923514                       # number of integer regfile writes
system.cpu1.ipc                              0.351527                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.351527                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             1338      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             51457473     73.57%     73.57% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                1577      0.00%     73.57% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  160      0.00%     73.57% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     73.57% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     73.57% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     73.57% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     73.57% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     73.57% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     73.57% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     73.57% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     73.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     73.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     73.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     73.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     73.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     73.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     73.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     73.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     73.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     73.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     73.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     73.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     73.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     73.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     73.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     73.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     73.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     73.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     73.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     73.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     73.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     73.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     73.57% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            16813533     24.04%     97.61% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1670750      2.39%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              69944831                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     355420                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.005081                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 127037     35.74%     35.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     35.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     35.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     35.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     35.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     35.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     35.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     35.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     35.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     35.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     35.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     35.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     35.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     35.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     35.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     35.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     35.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     35.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     35.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     35.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     35.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     35.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     35.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     35.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     35.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     35.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     35.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     35.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     35.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     35.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     35.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     35.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     35.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     35.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     35.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     35.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     35.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     35.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     35.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     35.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     35.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     35.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     35.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     35.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     35.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     35.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                228329     64.24%     99.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   54      0.02%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              70298913                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         275383056                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     65939039                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        117736479                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  82636881                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 69944831                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               2916                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       35085657                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            74806                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           315                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     22933446                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    135063168                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.517868                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.050973                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           97811114     72.42%     72.42% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           18828671     13.94%     86.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           10650539      7.89%     94.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3827785      2.83%     97.08% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2499928      1.85%     98.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             800975      0.59%     99.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             333523      0.25%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             159062      0.12%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             151571      0.11%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      135063168                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.517051                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3478255                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          960782                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19325775                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2328566                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    196                       # number of misc regfile reads
system.cpu1.numCycles                       135276466                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   533000487                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               65826765                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             35120438                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3048730                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                13488298                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               9664468                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               218804                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            119534996                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              88313531                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           66498364                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 40475162                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1044755                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1546652                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             13677185                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                31377926                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       119534996                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         49106                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              1183                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  8586159                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          1181                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   209760379                       # The number of ROB reads
system.cpu1.rob.rob_writes                  171340495                       # The number of ROB writes
system.cpu1.timesIdled                           2511                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         16074549                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               196784                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            16951986                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              26869998                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     23107775                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      46013538                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       280191                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       168868                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     13836936                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      9307235                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     27673979                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        9476103                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 334195657000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           23067426                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       525029                       # Transaction distribution
system.membus.trans_dist::CleanEvict         22381212                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1368                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            450                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38051                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38048                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      23067428                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     69119012                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               69119012                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1512352192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1512352192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1285                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          23107297                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                23107297    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            23107297                       # Request fanout histogram
system.membus.respLayer1.occupancy       119074523153                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             35.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         53248789365                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              15.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   334195657000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 334195657000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 334195657000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 334195657000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 334195657000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   334195657000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 334195657000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 334195657000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 334195657000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 334195657000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 34                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           17                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    321844588.235294                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   82583796.140313                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           17    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      1484500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    345095000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             17                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   328724299000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5471358000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 334195657000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     66415548                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        66415548                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     66415548                       # number of overall hits
system.cpu0.icache.overall_hits::total       66415548                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        16894                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         16894                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        16894                       # number of overall misses
system.cpu0.icache.overall_misses::total        16894                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1203283000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1203283000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1203283000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1203283000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     66432442                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     66432442                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     66432442                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     66432442                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000254                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000254                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000254                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000254                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 71225.464662                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 71225.464662                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 71225.464662                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 71225.464662                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          950                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               24                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    39.583333                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        15273                       # number of writebacks
system.cpu0.icache.writebacks::total            15273                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1620                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1620                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1620                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1620                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        15274                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        15274                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        15274                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        15274                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1092971500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1092971500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1092971500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1092971500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000230                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000230                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000230                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000230                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 71557.646982                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 71557.646982                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 71557.646982                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 71557.646982                       # average overall mshr miss latency
system.cpu0.icache.replacements                 15273                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     66415548                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       66415548                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        16894                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        16894                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1203283000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1203283000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     66432442                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     66432442                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000254                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000254                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 71225.464662                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 71225.464662                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1620                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1620                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        15274                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        15274                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1092971500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1092971500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000230                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000230                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 71557.646982                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 71557.646982                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 334195657000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           66431150                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            15305                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          4340.486769                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        132880157                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       132880157                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 334195657000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     48332189                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        48332189                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     48332189                       # number of overall hits
system.cpu0.dcache.overall_hits::total       48332189                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     21793210                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      21793210                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     21793210                       # number of overall misses
system.cpu0.dcache.overall_misses::total     21793210                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1538129842335                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1538129842335                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1538129842335                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1538129842335                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     70125399                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     70125399                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     70125399                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     70125399                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.310775                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.310775                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.310775                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.310775                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 70578.397691                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 70578.397691                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 70578.397691                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 70578.397691                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    397312519                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        76574                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          9192903                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1477                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    43.219483                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    51.844279                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     12662398                       # number of writebacks
system.cpu0.dcache.writebacks::total         12662398                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      9128900                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      9128900                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      9128900                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      9128900                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     12664310                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     12664310                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     12664310                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     12664310                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1030900353523                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1030900353523                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1030900353523                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1030900353523                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.180595                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.180595                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.180595                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.180595                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 81402.015074                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 81402.015074                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 81402.015074                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 81402.015074                       # average overall mshr miss latency
system.cpu0.dcache.replacements              12662396                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     47363537                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       47363537                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     21387040                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     21387040                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1510879007000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1510879007000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     68750577                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     68750577                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.311082                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.311082                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 70644.605658                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 70644.605658                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8768236                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8768236                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     12618804                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     12618804                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1028167471500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1028167471500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.183545                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.183545                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 81478.995276                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 81478.995276                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       968652                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        968652                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       406170                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       406170                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  27250835335                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  27250835335                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1374822                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1374822                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.295435                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.295435                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 67092.191287                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 67092.191287                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       360664                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       360664                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        45506                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        45506                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2732882023                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2732882023                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.033100                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.033100                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 60055.421769                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 60055.421769                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          711                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          711                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          160                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          160                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      6407000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      6407000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          871                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          871                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.183697                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.183697                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 40043.750000                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 40043.750000                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          146                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          146                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       239000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       239000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.016073                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.016073                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 17071.428571                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17071.428571                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          527                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          527                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          243                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          243                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1006000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1006000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          770                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          770                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.315584                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.315584                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4139.917695                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4139.917695                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          242                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          242                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       764000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       764000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.314286                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.314286                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3157.024793                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3157.024793                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          658                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            658                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data           98                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total           98                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       413500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       413500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          756                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          756                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.129630                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.129630                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4219.387755                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4219.387755                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data           97                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total           97                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       315500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       315500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.128307                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.128307                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3252.577320                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3252.577320                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 334195657000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.998519                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           61000631                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         12663205                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             4.817156                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.998519                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999954                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999954                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        152918765                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       152918765                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 334195657000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                2330                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             2430749                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 775                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              260120                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2693974                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               2330                       # number of overall hits
system.l2.overall_hits::.cpu0.data            2430749                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                775                       # number of overall hits
system.l2.overall_hits::.cpu1.data             260120                       # number of overall hits
system.l2.overall_hits::total                 2693974                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             12944                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          10231114                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1843                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            893692                       # number of demand (read+write) misses
system.l2.demand_misses::total               11139593                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            12944                       # number of overall misses
system.l2.overall_misses::.cpu0.data         10231114                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1843                       # number of overall misses
system.l2.overall_misses::.cpu1.data           893692                       # number of overall misses
system.l2.overall_misses::total              11139593                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1043195500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 979230826418                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    166143000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  92896255232                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1073336420150                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1043195500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 979230826418                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    166143000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  92896255232                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1073336420150                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           15274                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        12661863                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2618                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1153812                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             13833567                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          15274                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       12661863                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2618                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1153812                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            13833567                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.847453                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.808026                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.703972                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.774556                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.805258                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.847453                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.808026                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.703972                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.774556                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.805258                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80592.977441                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 95711.065913                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90148.128052                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 103946.611620                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96353.288684                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80592.977441                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 95711.065913                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90148.128052                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 103946.611620                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96353.288684                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              89675                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      2899                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      30.933080                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  11181926                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              525029                       # number of writebacks
system.l2.writebacks::total                    525029                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             33                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         651449                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          17760                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              669253                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            33                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        651449                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         17760                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             669253                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        12911                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      9579665                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1832                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       875932                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10470340                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        12911                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      9579665                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1832                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       875932                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     12839934                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         23310274                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    912152500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 849203026938                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    147042000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  83125148744                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 933387370182                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    912152500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 849203026938                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    147042000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  83125148744                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 974206465523                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1907593835705                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.845293                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.756576                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.699771                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.759164                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.756879                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.845293                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.756576                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.699771                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.759164                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.685052                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70649.252575                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88646.422076                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80263.100437                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 94899.088906                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89145.851059                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70649.252575                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88646.422076                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80263.100437                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 94899.088906                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 75873.167691                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81834.895450                       # average overall mshr miss latency
system.l2.replacements                       32048115                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       600985                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           600985                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       600985                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       600985                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     12957182                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         12957182                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     12957182                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     12957182                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     12839934                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       12839934                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 974206465523                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 974206465523                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 75873.167691                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 75873.167691                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             309                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             112                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  421                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           401                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           119                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                520                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      8853000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      2137500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     10990500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          710                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          231                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              941                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.564789                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.515152                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.552604                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 22077.306733                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 17962.184874                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 21135.576923                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            5                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               5                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          401                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          114                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           515                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      7919500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      2389500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     10309000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.564789                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.493506                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.547290                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19749.376559                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20960.526316                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20017.475728                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           23                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.695652                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.680000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           17                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        19500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       312500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       332000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.695652                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.680000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19531.250000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19529.411765                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            18465                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            16154                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 34619                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          25882                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          23411                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               49293                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2426124500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2254945500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4681070000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        44347                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        39565                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             83912                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.583625                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.591710                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.587437                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 93737.906653                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 96319.913716                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94964.193699                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         5785                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         5461                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            11246                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        20097                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        17950                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38047                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1927903000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1791585500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3719488500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.453176                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.453684                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.453415                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 95929.890033                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 99809.777159                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 97760.362184                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          2330                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           775                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3105                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        12944                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1843                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            14787                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1043195500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    166143000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1209338500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        15274                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2618                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          17892                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.847453                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.703972                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.826459                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80592.977441                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90148.128052                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81783.898019                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           33                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           11                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            44                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        12911                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1832                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        14743                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    912152500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    147042000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1059194500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.845293                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.699771                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.824000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70649.252575                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80263.100437                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71843.892017                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2412284                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       243966                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2656250                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     10205232                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       870281                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        11075513                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 976804701918                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  90641309732                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1067446011650                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     12617516                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1114247                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13731763                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.808815                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.781049                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.806562                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 95716.070141                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 104151.773659                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96378.922733                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       645664                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        12299                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       657963                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      9559568                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       857982                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     10417550                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 847275123938                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  81333563244                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 928608687182                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.757643                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.770011                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.758646                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88631.110102                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 94796.351490                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89138.874993                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 334195657000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 334195657000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    39358595                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  32048179                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.228107                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      17.376375                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.068609                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       21.449972                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.008080                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.697913                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    23.399051                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.271506                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001072                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.335156                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000126                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.026530                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.365610                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 251193491                       # Number of tag accesses
system.l2.tags.data_accesses                251193491                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 334195657000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        826304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     613836160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        117248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      56069696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    807900992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1478750400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       826304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       117248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        943552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     33601856                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        33601856                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          12911                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        9591190                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1832                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         876089                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     12623453                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            23105475                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       525029                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             525029                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2472516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1836756843                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           350836                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        167775059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2417449105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4424804359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2472516                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       350836                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2823352                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      100545460                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            100545460                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      100545460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2472516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1836756843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          350836                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       167775059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2417449105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4525349819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    503159.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     12912.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   9536384.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1832.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    869190.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  12592595.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.017916241500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        30590                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        30590                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            38572579                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             474225                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    23105476                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     525029                       # Number of write requests accepted
system.mem_ctrls.readBursts                  23105476                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   525029                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  92563                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 21870                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            324432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            319258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            306689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            333270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           4720160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           5551577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           3552243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           2555532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1714695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1225436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           681081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           361486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           324329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           354809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           359738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           328178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             21992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             18535                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             18691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             19638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             46120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             53915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             38404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             41563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             38630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             47440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            35067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            25746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            23673                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            25432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            23171                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.42                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.41                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 642529449865                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               115064565000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1074021568615                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     27920.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46670.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 19257488                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  428311                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.68                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.12                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              23105476                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               525029                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2737313                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3237148                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 3116240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2833323                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 2517247                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 2143070                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1738018                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1360330                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1034300                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  771249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 555692                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 412282                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 252273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 146439                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  83382                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  44545                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  21404                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   7939                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    617                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  25917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  28819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  30786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  32195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  33223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  33180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  33386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  33547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  34384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  32064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  31609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  31364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  31092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  31017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  30982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3830273                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    392.929335                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   227.068143                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   374.148897                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1274788     33.28%     33.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       669108     17.47%     50.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       417951     10.91%     61.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       236850      6.18%     67.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       171991      4.49%     72.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       122866      3.21%     75.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       101989      2.66%     78.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        84057      2.19%     80.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       750673     19.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3830273                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        30590                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     752.304577                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    163.937901                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  15817.493673                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767        30574     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::688128-720895           16      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         30590                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        30590                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.448447                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.408128                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.270453                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            25487     83.32%     83.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              767      2.51%     85.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2539      8.30%     94.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              866      2.83%     96.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              397      1.30%     98.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              234      0.76%     99.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              123      0.40%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               48      0.16%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               42      0.14%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               21      0.07%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               15      0.05%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.01%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                7      0.02%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                9      0.03%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                7      0.02%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                3      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                6      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                5      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                3      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                4      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         30590                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1472826432                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5924032                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                32202112                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1478750464                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             33601856                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4407.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        96.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4424.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    100.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        35.18                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    34.43                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.75                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  334195737500                       # Total gap between requests
system.mem_ctrls.avgGap                      14142.56                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       826368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    610328576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       117248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     55628160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    805926080                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     32202112                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2472707.178238405380                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1826261243.125610113144                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 350836.396416725474                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 166453868.668915718794                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2411539656.842399120331                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 96357063.072187080979                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        12912                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      9591190                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1832                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       876089                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     12623453                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       525029                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    378316503                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 451440767985                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     70805518                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  46830534261                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 575301144348                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8305567051191                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29299.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47068.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38649.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     53454.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     45573.99                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15819253.89                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           9752418900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5183541165                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         38197229280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1275246000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     26380963440.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     147862575960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       3815279040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       232467253785                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        695.602258                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   8572160734                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11159460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 314464036266                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          17595723180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           9352344870                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        126114969540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1351238760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     26380963440.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     151128325980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1065173760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       332988739530                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        996.388590                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1405621123                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11159460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 321630575877                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                324                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          163                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    1635322116.564417                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   3317985865.560301                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          163    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        36000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   8963616000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            163                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    67638152000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 266557505000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 334195657000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     12663793                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12663793                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     12663793                       # number of overall hits
system.cpu1.icache.overall_hits::total       12663793                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         2781                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2781                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         2781                       # number of overall misses
system.cpu1.icache.overall_misses::total         2781                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    190760000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    190760000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    190760000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    190760000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     12666574                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12666574                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     12666574                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12666574                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000220                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000220                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000220                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000220                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 68594.030924                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 68594.030924                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 68594.030924                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 68594.030924                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2618                       # number of writebacks
system.cpu1.icache.writebacks::total             2618                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          163                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          163                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          163                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          163                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2618                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2618                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2618                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2618                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    179186500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    179186500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    179186500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    179186500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000207                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000207                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000207                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000207                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 68444.041253                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 68444.041253                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 68444.041253                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 68444.041253                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2618                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     12663793                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12663793                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         2781                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2781                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    190760000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    190760000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     12666574                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12666574                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000220                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000220                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 68594.030924                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 68594.030924                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          163                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          163                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2618                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2618                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    179186500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    179186500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000207                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000207                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 68444.041253                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 68444.041253                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 334195657000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           12717748                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2650                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          4799.150189                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         25335766                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        25335766                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 334195657000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     12961187                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        12961187                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     12961187                       # number of overall hits
system.cpu1.dcache.overall_hits::total       12961187                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3486371                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3486371                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3486371                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3486371                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 249535715483                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 249535715483                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 249535715483                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 249535715483                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     16447558                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16447558                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     16447558                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16447558                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.211969                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.211969                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.211969                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.211969                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 71574.630320                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 71574.630320                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 71574.630320                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 71574.630320                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     10581315                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        34678                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           182347                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            524                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    58.028457                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    66.179389                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1154092                       # number of writebacks
system.cpu1.dcache.writebacks::total          1154092                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2330393                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2330393                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2330393                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2330393                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1155978                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1155978                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1155978                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1155978                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  97961852986                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  97961852986                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  97961852986                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  97961852986                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.070283                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.070283                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.070283                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.070283                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 84743.700128                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 84743.700128                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 84743.700128                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 84743.700128                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1154092                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     11909145                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11909145                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3087055                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3087055                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 222588645500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 222588645500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     14996200                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     14996200                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.205856                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.205856                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 72103.880721                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 72103.880721                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1971004                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1971004                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1116051                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1116051                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  95458360000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  95458360000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.074422                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.074422                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 85532.256142                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 85532.256142                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1052042                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1052042                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       399316                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       399316                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  26947069983                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  26947069983                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1451358                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1451358                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.275133                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.275133                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 67483.071009                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 67483.071009                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       359389                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       359389                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        39927                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        39927                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2503492986                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2503492986                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.027510                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.027510                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 62701.755354                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 62701.755354                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          672                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          672                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          151                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          151                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     12527500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     12527500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          823                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          823                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.183475                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.183475                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 82963.576159                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 82963.576159                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           70                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           70                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           81                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           81                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      6917500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      6917500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.098420                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.098420                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 85401.234568                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 85401.234568                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          582                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          582                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          216                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          216                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1386000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1386000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          798                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          798                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.270677                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.270677                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6416.666667                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6416.666667                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          216                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          216                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1170000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1170000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.270677                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.270677                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5416.666667                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5416.666667                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          308                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            308                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          156                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          156                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data       770000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total       770000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          464                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          464                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.336207                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.336207                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  4935.897436                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  4935.897436                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          156                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          156                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data       614000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total       614000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.336207                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.336207                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  3935.897436                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  3935.897436                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 334195657000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.082769                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           14123215                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1155700                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.220485                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.082769                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.971337                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.971337                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         34054959                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        34054959                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 334195657000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          13752655                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1126014                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     13233395                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        31523086                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         21644495                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               7                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1790                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           458                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2248                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            84084                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           84084                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         17892                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13734765                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        45820                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     37989643                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7854                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3464590                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              41507907                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1954944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1620752960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       335104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    147705920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1770748928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        53697073                       # Total snoops (count)
system.tol2bus.snoopTraffic                  33805440                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         67531933                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.146992                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.361090                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               57774180     85.55%     85.55% # Request fanout histogram
system.tol2bus.snoop_fanout::1                9588885     14.20%     99.75% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 168868      0.25%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           67531933                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        27671669399                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       18997711583                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          22937943                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1736354059                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3935982                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            10507                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
