
          Lattice Mapping Report File for Design Module 'AutoShift'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-640UHC -t TQFP144 -s 5 -oc Commercial
     SevenSegClock_SevenSegClock.ngd -o SevenSegClock_SevenSegClock_map.ncd -pr
     SevenSegClock_SevenSegClock.prf -mp SevenSegClock_SevenSegClock.mrp /home/j
     ustin/7SegClock/7SegClock/Lattice_FPGA/SevenSegClock/source/SevenSegClock.l
     pf -c 0 -gui 
Target Vendor:  LATTICE
Target Device:  LCMXO2-640UHCTQFP144
Target Performance:   5
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.3.0.109
Mapped on:  03/21/15  02:51:05

Design Summary
--------------

   Number of registers:    285 out of   964 (30%)
      PFU registers:          285 out of   640 (45%)
      PIO registers:            0 out of   324 (0%)
   Number of SLICEs:       148 out of   320 (46%)
      SLICEs as Logic/ROM:    148 out of   320 (46%)
      SLICEs as RAM:            0 out of   240 (0%)
      SLICEs as Carry:          5 out of   320 (2%)
   Number of LUT4s:        109 out of   640 (17%)
      Number of logic LUTs:       99
      Number of distributed RAM:   0 (0 LUT4s)
      Number of ripple logic:      5 (10 LUT4s)
      Number of shift registers:   0
   Number of PIO sites used: 85 + 4(JTAG) out of 108 (82%)
   Number of block RAMs:  0 out of 7 (0%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 1 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  5
     Net osc_clk_c_c: 48 loads, 48 rising, 0 falling (Driver: OSCH_inst )
     Net cnt[0]: 8 loads, 8 rising, 0 falling (Driver: cnt_94__i0 )
     Net clk_c: 48 loads, 48 rising, 0 falling (Driver: PIO clk )

                                    Page 1




Design:  AutoShift                                     Date:  03/21/15  02:51:05

Design Summary (cont)
---------------------
     Net latch_c: 40 loads, 40 rising, 0 falling (Driver: PIO latch )
     Net pwm_c: 4 loads, 4 rising, 0 falling (Driver: PIO pwm )
   Number of Clock Enables:  1
     Net n286: 4 loads, 4 LSLICEs
   Number of LSRs:  3
     Net n286: 3 loads, 3 LSLICEs
     Net heartbeat_c: 42 loads, 42 LSLICEs
     Net n935: 3 loads, 3 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net heartbeat_c: 43 loads
     Net Seg_3: 11 loads
     Net Seg_4: 11 loads
     Net Seg_0: 10 loads
     Net Seg_1: 10 loads
     Net Seg_2: 10 loads
     Net Seg_5: 10 loads
     Net n286: 9 loads
     Net Seg_6: 8 loads
     Net Led_0: 6 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| Digit1[19]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Digit1[18]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Digit1[17]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Digit1[16]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Digit1[15]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Digit1[14]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Digit1[13]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Digit1[12]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+

                                    Page 2




Design:  AutoShift                                     Date:  03/21/15  02:51:05

IO (PIO) Attributes (cont)
--------------------------
| Digit1[11]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Digit1[10]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Digit1[9]           | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Digit1[8]           | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Digit1[7]           | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Digit1[6]           | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Digit1[5]           | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Digit1[4]           | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Digit1[3]           | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Digit1[2]           | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Digit1[1]           | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Digit1[0]           | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Digit2[19]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Digit2[18]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Digit2[17]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Digit2[16]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Digit2[15]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Digit2[14]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Digit2[13]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Digit2[12]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Digit2[11]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Digit2[10]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Digit2[9]           | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Digit2[8]           | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Digit2[7]           | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Digit2[6]           | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Digit2[5]           | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Digit2[4]           | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+

                                    Page 3




Design:  AutoShift                                     Date:  03/21/15  02:51:05

IO (PIO) Attributes (cont)
--------------------------
| Digit2[3]           | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Digit2[2]           | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Digit2[1]           | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Digit2[0]           | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Digit3[19]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Digit3[18]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Digit3[17]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Digit3[16]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Digit3[15]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Digit3[14]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Digit3[13]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Digit3[12]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Digit3[11]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Digit3[10]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Digit3[9]           | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Digit3[8]           | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Digit3[7]           | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Digit3[6]           | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Digit3[5]           | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Digit3[4]           | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Digit3[3]           | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Digit3[2]           | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Digit3[1]           | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Digit3[0]           | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Digit4[19]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Digit4[18]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Digit4[17]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Digit4[16]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+

                                    Page 4




Design:  AutoShift                                     Date:  03/21/15  02:51:05

IO (PIO) Attributes (cont)
--------------------------
| Digit4[15]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Digit4[14]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Digit4[13]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Digit4[12]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Digit4[11]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Digit4[10]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Digit4[9]           | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Digit4[8]           | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Digit4[7]           | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Digit4[6]           | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Digit4[5]           | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Digit4[4]           | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Digit4[3]           | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Digit4[2]           | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Digit4[1]           | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Digit4[0]           | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| heartbeat           | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pwm                 | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| latch               | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| clk                 | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| data                | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block i2 undriven or does not drive anything - clipped.
Block GSR_INST undriven or does not drive anything - clipped.
Signal n934 was merged into signal heartbeat_c
Signal GND_net undriven or does not drive anything - clipped.
Signal VCC_net undriven or does not drive anything - clipped.
Signal cnt_94_add_4_1/S0 undriven or does not drive anything - clipped.
Signal cnt_94_add_4_1/CI undriven or does not drive anything - clipped.
Signal cnt_94_add_4_9/S1 undriven or does not drive anything - clipped.
Signal cnt_94_add_4_9/CO undriven or does not drive anything - clipped.
Block i101_1_lut was optimized away.

                                    Page 5




Design:  AutoShift                                     Date:  03/21/15  02:51:05

Removed logic (cont)
--------------------
Block i1 was optimized away.

Memory Usage
------------


     

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                OSCH_inst
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              NODE     osc_clk_c_c
  OSC Nominal Frequency (MHz):                      7.00

ASIC Components
---------------

Instance Name: OSCH_inst
         Type: OSCH

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 157 MB
        


























                                    Page 6


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights
     reserved.
