{
    "CMSSW_7_4_THREADED_X_2015-02-04-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-02-02-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-02-04-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-01-30-0200": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2015-02-05-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_4_CLANG_X_2015-01-30-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2015-01-29-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-01-30-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2015-02-03-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2015-02-03-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-02-02-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2015-01-29-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2015-02-04-1400": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2015-02-03-1400": "slc6_amd64_gcc472", 
    "CMSSW_7_2_X_2015-02-04-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-01-31-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2015-01-30-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-02-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-01-30-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2015-02-02-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2015-02-02-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ROOT6_X_2015-02-04-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-02-03-0200_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_1_X_2015-01-29-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2015-02-04-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-01-31-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-01-31-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2015-01-31-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2015-02-01-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_THREADED_X_2015-02-04-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-01-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2015-01-30-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-02-01-1400": "slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2015-02-04-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_4_DEVEL_X_2015-02-03-1400": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2015-02-01-1400": "slc6_amd64_gcc472", 
    "CMSSW_7_4_X_2015-01-29-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-04-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2015-02-04-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-02-03-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-02-02-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2015-01-31-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ROOT6_X_2015-02-05-0200_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2015-01-30-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2015-02-02-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-01-31-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2015-02-03-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_1_X_2015-01-29-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-02-05-0200_INCOMPLETE": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2015-02-04-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-02-05-0200_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-02-05-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2015-02-04-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_THREADED_X_2015-01-31-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2015-02-03-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-02-04-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-02-03-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2015-02-03-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-01-31-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-01-31-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_1_X_2015-02-01-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2015-02-01-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2015-01-31-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-02-03-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_2015-02-01-1400": "slc6_amd64_gcc472", 
    "CMSSW_7_4_CLANG_X_2015-02-05-0200": "slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2015-02-03-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_4_X_2015-02-03-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2015-01-30-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2015-02-03-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-01-30-0200": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2015-02-04-1400": "slc6_amd64_gcc472", 
    "CMSSW_7_4_CLANG_X_2015-01-30-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2015-02-04-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2015-02-03-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_4_CLANG_X_2015-02-04-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-01-31-1400": "slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2015-02-01-1400": "slc6_amd64_gcc472", 
    "CMSSW_7_4_DEVEL_X_2015-02-01-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-01-29-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-02-04-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-02-03-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2015-02-01-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481"
}