{D:/Files/University/Term 4/DLD Lab/Projects/Project2/ModelSim/AdjustingTB/AdjustingTB.v} {1 {vlog -work work -stats=none {D:/Files/University/Term 4/DLD Lab/Projects/Project2/ModelSim/AdjustingTB/AdjustingTB.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module AdjustingTB
-- Compiling module RingOscillator
-- Compiling module Mux

Top level modules:
	AdjustingTB

} {} {}} {D:/Files/University/Term 4/DLD Lab/Projects/Project2/Quartus/1_1_1_Freauency_Regulator/simulation/modelsim/FrequencyRegulator.vo} {1 {vlog -work work -stats=none {D:/Files/University/Term 4/DLD Lab/Projects/Project2/Quartus/1_1_1_Freauency_Regulator/simulation/modelsim/FrequencyRegulator.vo}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module FrequencyRegulatorAndDivider
-- Compiling module hard_block

Top level modules:
	FrequencyRegulatorAndDivider

} {} {}}
