|rom_test
cout <= romtatal:inst.cout
clk => pll:inst1.inclk0
ch[0] => romtatal:inst.choose[0]
ch[1] => romtatal:inst.choose[1]
o[0] <= romtatal:inst.otp[0]
o[1] <= romtatal:inst.otp[1]
o[2] <= romtatal:inst.otp[2]
o[3] <= romtatal:inst.otp[3]
o[4] <= romtatal:inst.otp[4]
o[5] <= romtatal:inst.otp[5]
o[6] <= romtatal:inst.otp[6]
o[7] <= romtatal:inst.otp[7]


|rom_test|romtatal:inst
clk => cout~reg0.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => otp[0]~reg0.CLK
clk => otp[1]~reg0.CLK
clk => otp[2]~reg0.CLK
clk => otp[3]~reg0.CLK
clk => otp[4]~reg0.CLK
clk => otp[5]~reg0.CLK
clk => otp[6]~reg0.CLK
clk => otp[7]~reg0.CLK
choose[0] => data.RADDR10
choose[1] => data.RADDR11
cout <= cout~reg0.DB_MAX_OUTPUT_PORT_TYPE
otp[0] <= otp[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
otp[1] <= otp[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
otp[2] <= otp[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
otp[3] <= otp[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
otp[4] <= otp[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
otp[5] <= otp[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
otp[6] <= otp[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
otp[7] <= otp[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|rom_test|pll:inst1
inclk0 => sub_wire3[0].IN1
c0 <= altpll:altpll_component.clk


|rom_test|pll:inst1|altpll:altpll_component
inclk[0] => pll_altpll:auto_generated.inclk[0]
inclk[1] => pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|rom_test|pll:inst1|altpll:altpll_component|pll_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


