
cc2400_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000006e8  00004000  00004000  00004000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .persistent   00000020  10000000  10000000  00020000  2**0
                  ALLOC
  2 .data         00000428  10000020  000046e8  00010020  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000020  10000448  00004b10  00010448  2**2
                  ALLOC
  4 .ARM.attributes 00000029  00000000  00000000  00010448  2**0
                  CONTENTS, READONLY
  5 .comment      00000070  00000000  00000000  00010471  2**0
                  CONTENTS, READONLY
  6 .debug_info   0000258c  00000000  00000000  000104e1  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000ba1  00000000  00000000  00012a6d  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00000413  00000000  00000000  0001360e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000200  00000000  00000000  00013a21  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000170  00000000  00000000  00013c21  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   00000ba7  00000000  00000000  00013d91  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00000bcf  00000000  00000000  00014938  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_frame  00000524  00000000  00000000  00015508  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00004000 <_NVIC_Handler_Functions>:
    4000:	e0 3f 00 10 ed 42 00 00 59 43 00 00 59 43 00 00     .?...B..YC..YC..
    4010:	59 43 00 00 59 43 00 00 59 43 00 00 00 00 00 00     YC..YC..YC......
    4020:	00 00 00 00 00 00 00 00 00 00 00 00 59 43 00 00     ............YC..
    4030:	59 43 00 00 00 00 00 00 59 43 00 00 59 43 00 00     YC......YC..YC..
    4040:	59 43 00 00 59 43 00 00 59 43 00 00 59 43 00 00     YC..YC..YC..YC..
    4050:	59 43 00 00 59 43 00 00 59 43 00 00 59 43 00 00     YC..YC..YC..YC..
    4060:	59 43 00 00 59 43 00 00 59 43 00 00 59 43 00 00     YC..YC..YC..YC..
    4070:	59 43 00 00 59 43 00 00 59 43 00 00 59 43 00 00     YC..YC..YC..YC..
    4080:	59 43 00 00 59 43 00 00 59 43 00 00 59 43 00 00     YC..YC..YC..YC..
    4090:	59 43 00 00 59 43 00 00 59 43 00 00 59 43 00 00     YC..YC..YC..YC..
    40a0:	59 43 00 00 59 43 00 00 59 43 00 00 59 43 00 00     YC..YC..YC..YC..
    40b0:	59 43 00 00 59 43 00 00 59 43 00 00 59 43 00 00     YC..YC..YC..YC..
    40c0:	59 43 00 00 59 43 00 00 59 43 00 00                 YC..YC..YC..

000040cc <deregister_tm_clones>:
    40cc:	4b04      	ldr	r3, [pc, #16]	; (40e0 <deregister_tm_clones+0x14>)
    40ce:	4805      	ldr	r0, [pc, #20]	; (40e4 <deregister_tm_clones+0x18>)
    40d0:	1a1b      	subs	r3, r3, r0
    40d2:	2b06      	cmp	r3, #6
    40d4:	d902      	bls.n	40dc <deregister_tm_clones+0x10>
    40d6:	4b04      	ldr	r3, [pc, #16]	; (40e8 <deregister_tm_clones+0x1c>)
    40d8:	b103      	cbz	r3, 40dc <deregister_tm_clones+0x10>
    40da:	4718      	bx	r3
    40dc:	4770      	bx	lr
    40de:	bf00      	nop
    40e0:	1000044b 	.word	0x1000044b
    40e4:	10000448 	.word	0x10000448
    40e8:	00000000 	.word	0x00000000

000040ec <register_tm_clones>:
    40ec:	4905      	ldr	r1, [pc, #20]	; (4104 <register_tm_clones+0x18>)
    40ee:	4806      	ldr	r0, [pc, #24]	; (4108 <register_tm_clones+0x1c>)
    40f0:	1a09      	subs	r1, r1, r0
    40f2:	1089      	asrs	r1, r1, #2
    40f4:	eb01 71d1 	add.w	r1, r1, r1, lsr #31
    40f8:	1049      	asrs	r1, r1, #1
    40fa:	d002      	beq.n	4102 <register_tm_clones+0x16>
    40fc:	4b03      	ldr	r3, [pc, #12]	; (410c <register_tm_clones+0x20>)
    40fe:	b103      	cbz	r3, 4102 <register_tm_clones+0x16>
    4100:	4718      	bx	r3
    4102:	4770      	bx	lr
    4104:	10000448 	.word	0x10000448
    4108:	10000448 	.word	0x10000448
    410c:	00000000 	.word	0x00000000

00004110 <__do_global_dtors_aux>:
    4110:	b510      	push	{r4, lr}
    4112:	4c06      	ldr	r4, [pc, #24]	; (412c <__do_global_dtors_aux+0x1c>)
    4114:	7823      	ldrb	r3, [r4, #0]
    4116:	b943      	cbnz	r3, 412a <__do_global_dtors_aux+0x1a>
    4118:	f7ff ffd8 	bl	40cc <deregister_tm_clones>
    411c:	4b04      	ldr	r3, [pc, #16]	; (4130 <__do_global_dtors_aux+0x20>)
    411e:	b113      	cbz	r3, 4126 <__do_global_dtors_aux+0x16>
    4120:	4804      	ldr	r0, [pc, #16]	; (4134 <__do_global_dtors_aux+0x24>)
    4122:	f3af 8000 	nop.w
    4126:	2301      	movs	r3, #1
    4128:	7023      	strb	r3, [r4, #0]
    412a:	bd10      	pop	{r4, pc}
    412c:	10000448 	.word	0x10000448
    4130:	00000000 	.word	0x00000000
    4134:	000046c4 	.word	0x000046c4

00004138 <frame_dummy>:
    4138:	b508      	push	{r3, lr}
    413a:	4b08      	ldr	r3, [pc, #32]	; (415c <frame_dummy+0x24>)
    413c:	b11b      	cbz	r3, 4146 <frame_dummy+0xe>
    413e:	4808      	ldr	r0, [pc, #32]	; (4160 <frame_dummy+0x28>)
    4140:	4908      	ldr	r1, [pc, #32]	; (4164 <frame_dummy+0x2c>)
    4142:	f3af 8000 	nop.w
    4146:	4808      	ldr	r0, [pc, #32]	; (4168 <frame_dummy+0x30>)
    4148:	6803      	ldr	r3, [r0, #0]
    414a:	b913      	cbnz	r3, 4152 <frame_dummy+0x1a>
    414c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    4150:	e7cc      	b.n	40ec <register_tm_clones>
    4152:	4b06      	ldr	r3, [pc, #24]	; (416c <frame_dummy+0x34>)
    4154:	2b00      	cmp	r3, #0
    4156:	d0f9      	beq.n	414c <frame_dummy+0x14>
    4158:	4798      	blx	r3
    415a:	e7f7      	b.n	414c <frame_dummy+0x14>
    415c:	00000000 	.word	0x00000000
    4160:	000046c4 	.word	0x000046c4
    4164:	1000044c 	.word	0x1000044c
    4168:	10000448 	.word	0x10000448
    416c:	00000000 	.word	0x00000000

00004170 <atexit>:
    4170:	4601      	mov	r1, r0
    4172:	2000      	movs	r0, #0
    4174:	4602      	mov	r2, r0
    4176:	4603      	mov	r3, r0
    4178:	f000 b83e 	b.w	41f8 <__register_exitproc>

0000417c <__libc_fini_array>:
    417c:	b538      	push	{r3, r4, r5, lr}
    417e:	4b08      	ldr	r3, [pc, #32]	; (41a0 <__libc_fini_array+0x24>)
    4180:	4d08      	ldr	r5, [pc, #32]	; (41a4 <__libc_fini_array+0x28>)
    4182:	1aed      	subs	r5, r5, r3
    4184:	10ac      	asrs	r4, r5, #2
    4186:	bf18      	it	ne
    4188:	18ed      	addne	r5, r5, r3
    418a:	d005      	beq.n	4198 <__libc_fini_array+0x1c>
    418c:	3c01      	subs	r4, #1
    418e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
    4192:	4798      	blx	r3
    4194:	2c00      	cmp	r4, #0
    4196:	d1f9      	bne.n	418c <__libc_fini_array+0x10>
    4198:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    419c:	f000 ba9c 	b.w	46d8 <_fini>
    41a0:	000046e4 	.word	0x000046e4
    41a4:	000046e8 	.word	0x000046e8

000041a8 <__libc_init_array>:
    41a8:	b570      	push	{r4, r5, r6, lr}
    41aa:	4e0f      	ldr	r6, [pc, #60]	; (41e8 <__libc_init_array+0x40>)
    41ac:	4d0f      	ldr	r5, [pc, #60]	; (41ec <__libc_init_array+0x44>)
    41ae:	1b76      	subs	r6, r6, r5
    41b0:	10b6      	asrs	r6, r6, #2
    41b2:	bf18      	it	ne
    41b4:	2400      	movne	r4, #0
    41b6:	d005      	beq.n	41c4 <__libc_init_array+0x1c>
    41b8:	3401      	adds	r4, #1
    41ba:	f855 3b04 	ldr.w	r3, [r5], #4
    41be:	4798      	blx	r3
    41c0:	42a6      	cmp	r6, r4
    41c2:	d1f9      	bne.n	41b8 <__libc_init_array+0x10>
    41c4:	4e0a      	ldr	r6, [pc, #40]	; (41f0 <__libc_init_array+0x48>)
    41c6:	4d0b      	ldr	r5, [pc, #44]	; (41f4 <__libc_init_array+0x4c>)
    41c8:	f000 fa7c 	bl	46c4 <_init>
    41cc:	1b76      	subs	r6, r6, r5
    41ce:	10b6      	asrs	r6, r6, #2
    41d0:	bf18      	it	ne
    41d2:	2400      	movne	r4, #0
    41d4:	d006      	beq.n	41e4 <__libc_init_array+0x3c>
    41d6:	3401      	adds	r4, #1
    41d8:	f855 3b04 	ldr.w	r3, [r5], #4
    41dc:	4798      	blx	r3
    41de:	42a6      	cmp	r6, r4
    41e0:	d1f9      	bne.n	41d6 <__libc_init_array+0x2e>
    41e2:	bd70      	pop	{r4, r5, r6, pc}
    41e4:	bd70      	pop	{r4, r5, r6, pc}
    41e6:	bf00      	nop
    41e8:	000046d0 	.word	0x000046d0
    41ec:	000046d0 	.word	0x000046d0
    41f0:	000046d8 	.word	0x000046d8
    41f4:	000046d0 	.word	0x000046d0

000041f8 <__register_exitproc>:
    41f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    41fc:	4c25      	ldr	r4, [pc, #148]	; (4294 <__register_exitproc+0x9c>)
    41fe:	4606      	mov	r6, r0
    4200:	6825      	ldr	r5, [r4, #0]
    4202:	4688      	mov	r8, r1
    4204:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
    4208:	4692      	mov	sl, r2
    420a:	4699      	mov	r9, r3
    420c:	b3c4      	cbz	r4, 4280 <__register_exitproc+0x88>
    420e:	6860      	ldr	r0, [r4, #4]
    4210:	281f      	cmp	r0, #31
    4212:	dc17      	bgt.n	4244 <__register_exitproc+0x4c>
    4214:	1c41      	adds	r1, r0, #1
    4216:	b176      	cbz	r6, 4236 <__register_exitproc+0x3e>
    4218:	eb04 0380 	add.w	r3, r4, r0, lsl #2
    421c:	f8c3 a088 	str.w	sl, [r3, #136]	; 0x88
    4220:	f8d4 5188 	ldr.w	r5, [r4, #392]	; 0x188
    4224:	2201      	movs	r2, #1
    4226:	4082      	lsls	r2, r0
    4228:	4315      	orrs	r5, r2
    422a:	2e02      	cmp	r6, #2
    422c:	f8c4 5188 	str.w	r5, [r4, #392]	; 0x188
    4230:	f8c3 9108 	str.w	r9, [r3, #264]	; 0x108
    4234:	d01e      	beq.n	4274 <__register_exitproc+0x7c>
    4236:	1c83      	adds	r3, r0, #2
    4238:	6061      	str	r1, [r4, #4]
    423a:	2000      	movs	r0, #0
    423c:	f844 8023 	str.w	r8, [r4, r3, lsl #2]
    4240:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    4244:	4b14      	ldr	r3, [pc, #80]	; (4298 <__register_exitproc+0xa0>)
    4246:	b303      	cbz	r3, 428a <__register_exitproc+0x92>
    4248:	f44f 70c8 	mov.w	r0, #400	; 0x190
    424c:	f3af 8000 	nop.w
    4250:	4604      	mov	r4, r0
    4252:	b1d0      	cbz	r0, 428a <__register_exitproc+0x92>
    4254:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
    4258:	2700      	movs	r7, #0
    425a:	e884 0088 	stmia.w	r4, {r3, r7}
    425e:	4638      	mov	r0, r7
    4260:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
    4264:	2101      	movs	r1, #1
    4266:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
    426a:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
    426e:	2e00      	cmp	r6, #0
    4270:	d0e1      	beq.n	4236 <__register_exitproc+0x3e>
    4272:	e7d1      	b.n	4218 <__register_exitproc+0x20>
    4274:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
    4278:	431a      	orrs	r2, r3
    427a:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
    427e:	e7da      	b.n	4236 <__register_exitproc+0x3e>
    4280:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
    4284:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
    4288:	e7c1      	b.n	420e <__register_exitproc+0x16>
    428a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    428e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    4292:	bf00      	nop
    4294:	000046c0 	.word	0x000046c0
    4298:	00000000 	.word	0x00000000

0000429c <register_fini>:
    429c:	4b02      	ldr	r3, [pc, #8]	; (42a8 <register_fini+0xc>)
    429e:	b113      	cbz	r3, 42a6 <register_fini+0xa>
    42a0:	4802      	ldr	r0, [pc, #8]	; (42ac <register_fini+0x10>)
    42a2:	f7ff bf65 	b.w	4170 <atexit>
    42a6:	4770      	bx	lr
    42a8:	00000000 	.word	0x00000000
    42ac:	0000417d 	.word	0x0000417d

000042b0 <main>:
 */

#include "ubertooth.h"

int main()
{
    42b0:	b580      	push	{r7, lr}
    42b2:	af00      	add	r7, sp, #0
	gpio_init();
    42b4:	f000 f87a 	bl	43ac <gpio_init>
	TXLED_SET;
    42b8:	4b0b      	ldr	r3, [pc, #44]	; (42e8 <main+0x38>)
    42ba:	f44f 7280 	mov.w	r2, #256	; 0x100
    42be:	601a      	str	r2, [r3, #0]

	cc2400_init();
    42c0:	f000 f956 	bl	4570 <cc2400_init>
	RXLED_SET;
    42c4:	4b08      	ldr	r3, [pc, #32]	; (42e8 <main+0x38>)
    42c6:	2210      	movs	r2, #16
    42c8:	601a      	str	r2, [r3, #0]

	cc2400_reset();
    42ca:	f000 f9db 	bl	4684 <cc2400_reset>
	while (cc2400_get(AGCCTRL) != 0xf700);
    42ce:	bf00      	nop
    42d0:	2004      	movs	r0, #4
    42d2:	f000 f9ad 	bl	4630 <cc2400_get>
    42d6:	4603      	mov	r3, r0
    42d8:	f5b3 4f77 	cmp.w	r3, #63232	; 0xf700
    42dc:	d1f8      	bne.n	42d0 <main+0x20>
	USRLED_SET;
    42de:	4b02      	ldr	r3, [pc, #8]	; (42e8 <main+0x38>)
    42e0:	2202      	movs	r2, #2
    42e2:	601a      	str	r2, [r3, #0]

	while (1);
    42e4:	e7fe      	b.n	42e4 <main+0x34>
    42e6:	bf00      	nop
    42e8:	2009c038 	.word	0x2009c038

000042ec <Reset_Handler>:
extern void __libc_init_array(void);
extern int main(void);

/* Reset Handler */
void Reset_Handler(void)
{
    42ec:	b580      	push	{r7, lr}
    42ee:	b082      	sub	sp, #8
    42f0:	af00      	add	r7, sp, #0
    unsigned long *src, *dest;

	// Copy the data segment initializers from flash to SRAM
	src = &_etext;
    42f2:	4b12      	ldr	r3, [pc, #72]	; (433c <Reset_Handler+0x50>)
    42f4:	607b      	str	r3, [r7, #4]
	for(dest = &_data; dest < &_edata; )
    42f6:	4b12      	ldr	r3, [pc, #72]	; (4340 <Reset_Handler+0x54>)
    42f8:	603b      	str	r3, [r7, #0]
    42fa:	e007      	b.n	430c <Reset_Handler+0x20>
	{
		*dest++ = *src++;
    42fc:	683b      	ldr	r3, [r7, #0]
    42fe:	1d1a      	adds	r2, r3, #4
    4300:	603a      	str	r2, [r7, #0]
    4302:	687a      	ldr	r2, [r7, #4]
    4304:	1d11      	adds	r1, r2, #4
    4306:	6079      	str	r1, [r7, #4]
    4308:	6812      	ldr	r2, [r2, #0]
    430a:	601a      	str	r2, [r3, #0]
{
    unsigned long *src, *dest;

	// Copy the data segment initializers from flash to SRAM
	src = &_etext;
	for(dest = &_data; dest < &_edata; )
    430c:	683b      	ldr	r3, [r7, #0]
    430e:	4a0d      	ldr	r2, [pc, #52]	; (4344 <Reset_Handler+0x58>)
    4310:	4293      	cmp	r3, r2
    4312:	d3f3      	bcc.n	42fc <Reset_Handler+0x10>
	{
		*dest++ = *src++;
	}

	// Initialize the .bss segment of memory to zeros
	src = &_bss;
    4314:	4b0c      	ldr	r3, [pc, #48]	; (4348 <Reset_Handler+0x5c>)
    4316:	607b      	str	r3, [r7, #4]
	while (src < &_ebss)
    4318:	e004      	b.n	4324 <Reset_Handler+0x38>
	{
		*src++ = 0;
    431a:	687b      	ldr	r3, [r7, #4]
    431c:	1d1a      	adds	r2, r3, #4
    431e:	607a      	str	r2, [r7, #4]
    4320:	2200      	movs	r2, #0
    4322:	601a      	str	r2, [r3, #0]
		*dest++ = *src++;
	}

	// Initialize the .bss segment of memory to zeros
	src = &_bss;
	while (src < &_ebss)
    4324:	687b      	ldr	r3, [r7, #4]
    4326:	4a09      	ldr	r2, [pc, #36]	; (434c <Reset_Handler+0x60>)
    4328:	4293      	cmp	r3, r2
    432a:	d3f6      	bcc.n	431a <Reset_Handler+0x2e>
	{
		*src++ = 0;
	}

    __libc_init_array();
    432c:	f7ff ff3c 	bl	41a8 <__libc_init_array>
    
    // Set the vector table location.
    SCB_VTOR = &_interrupt_vector_table;
    4330:	4b07      	ldr	r3, [pc, #28]	; (4350 <Reset_Handler+0x64>)
    4332:	4a08      	ldr	r2, [pc, #32]	; (4354 <Reset_Handler+0x68>)
    4334:	601a      	str	r2, [r3, #0]
    
	main();
    4336:	f7ff ffbb 	bl	42b0 <main>

	// In case main() fails, have something to breakpoint
	while (1) {;}
    433a:	e7fe      	b.n	433a <Reset_Handler+0x4e>
    433c:	000046e8 	.word	0x000046e8
    4340:	10000020 	.word	0x10000020
    4344:	10000448 	.word	0x10000448
    4348:	10000448 	.word	0x10000448
    434c:	10000468 	.word	0x10000468
    4350:	e000ed08 	.word	0xe000ed08
    4354:	00004000 	.word	0x00004000

00004358 <ADC_IRQHandler>:
extern unsigned long _StackTop;

extern void Reset_Handler(void);

/* Default interrupt handler */
static void Default_Handler(void) { while(1) {;} }
    4358:	b480      	push	{r7}
    435a:	af00      	add	r7, sp, #0
    435c:	e7fe      	b.n	435c <ADC_IRQHandler+0x4>
    435e:	bf00      	nop

00004360 <wait_us>:

/* delay a number of microseconds while on internal oscillator (4 MHz) */
/* we only have a resolution of 1000/400, so to the nearest 2.5        */
static volatile u32 wait_us_counter;
void wait_us(u32 us)
{
    4360:	b480      	push	{r7}
    4362:	b083      	sub	sp, #12
    4364:	af00      	add	r7, sp, #0
    4366:	6078      	str	r0, [r7, #4]
	/* This is binary multiply by ~0.3999, i.e, multiply by
	   0.011011011b. The loop also contains 6 instructions at -Os, so
	   why this factor works is not at all related to the comment
	   above ;-) */
	wait_us_counter =
		(us>>2) + (us>>3) + (us>>6) + (us>>7) + (us>>10) + (us>>11);
    4368:	687b      	ldr	r3, [r7, #4]
    436a:	089a      	lsrs	r2, r3, #2
    436c:	687b      	ldr	r3, [r7, #4]
    436e:	08db      	lsrs	r3, r3, #3
    4370:	441a      	add	r2, r3
    4372:	687b      	ldr	r3, [r7, #4]
    4374:	099b      	lsrs	r3, r3, #6
    4376:	441a      	add	r2, r3
    4378:	687b      	ldr	r3, [r7, #4]
    437a:	09db      	lsrs	r3, r3, #7
    437c:	441a      	add	r2, r3
    437e:	687b      	ldr	r3, [r7, #4]
    4380:	0a9b      	lsrs	r3, r3, #10
    4382:	441a      	add	r2, r3
    4384:	687b      	ldr	r3, [r7, #4]
    4386:	0adb      	lsrs	r3, r3, #11
    4388:	4413      	add	r3, r2
{
	/* This is binary multiply by ~0.3999, i.e, multiply by
	   0.011011011b. The loop also contains 6 instructions at -Os, so
	   why this factor works is not at all related to the comment
	   above ;-) */
	wait_us_counter =
    438a:	4a07      	ldr	r2, [pc, #28]	; (43a8 <wait_us+0x48>)
    438c:	6013      	str	r3, [r2, #0]
		(us>>2) + (us>>3) + (us>>6) + (us>>7) + (us>>10) + (us>>11);
	while(--wait_us_counter);
    438e:	bf00      	nop
    4390:	4b05      	ldr	r3, [pc, #20]	; (43a8 <wait_us+0x48>)
    4392:	681b      	ldr	r3, [r3, #0]
    4394:	3b01      	subs	r3, #1
    4396:	4a04      	ldr	r2, [pc, #16]	; (43a8 <wait_us+0x48>)
    4398:	6013      	str	r3, [r2, #0]
    439a:	2b00      	cmp	r3, #0
    439c:	d1f8      	bne.n	4390 <wait_us+0x30>
}
    439e:	370c      	adds	r7, #12
    43a0:	46bd      	mov	sp, r7
    43a2:	f85d 7b04 	ldr.w	r7, [sp], #4
    43a6:	4770      	bx	lr
    43a8:	10000464 	.word	0x10000464

000043ac <gpio_init>:
/*
 * This should be called very early by every firmware in order to ensure safe
 * operating conditions for the CC2400.
 */
void gpio_init()
{
    43ac:	b580      	push	{r7, lr}
    43ae:	af00      	add	r7, sp, #0
	/* 
	 * Set all pins for GPIO.  This shouldn't be necessary after a reset, but
	 * we might get called at other times.
	 */
	all_pins_off();
    43b0:	f000 f836 	bl	4420 <all_pins_off>
	FIO2DIR = PIN_SSEL0;
	FIO3DIR = 0;
	FIO4DIR = (PIN_RXLED | PIN_TXLED);
#endif
#ifdef UBERTOOTH_ONE
	FIO0DIR = 0;
    43b4:	4b10      	ldr	r3, [pc, #64]	; (43f8 <gpio_init+0x4c>)
    43b6:	2200      	movs	r2, #0
    43b8:	601a      	str	r2, [r3, #0]
	FIO1DIR = (PIN_USRLED | PIN_RXLED | PIN_TXLED | PIN_CC3V3 |
    43ba:	4b10      	ldr	r3, [pc, #64]	; (43fc <gpio_init+0x50>)
    43bc:	f24c 7212 	movw	r2, #50962	; 0xc712
    43c0:	601a      	str	r2, [r3, #0]
			PIN_RX | PIN_CC1V8 | PIN_BTGR);
	FIO2DIR = (PIN_CSN | PIN_SCLK | PIN_MOSI | PIN_PAEN | PIN_HGM);
    43c2:	4b0f      	ldr	r3, [pc, #60]	; (4400 <gpio_init+0x54>)
    43c4:	f240 12b1 	movw	r2, #433	; 0x1b1
    43c8:	601a      	str	r2, [r3, #0]
	FIO3DIR = 0;
    43ca:	4b0e      	ldr	r3, [pc, #56]	; (4404 <gpio_init+0x58>)
    43cc:	2200      	movs	r2, #0
    43ce:	601a      	str	r2, [r3, #0]
	FIO4DIR = (PIN_TX | PIN_SSEL1);
    43d0:	4b0d      	ldr	r3, [pc, #52]	; (4408 <gpio_init+0x5c>)
    43d2:	f04f 5240 	mov.w	r2, #805306368	; 0x30000000
    43d6:	601a      	str	r2, [r3, #0]
	FIO3DIR = 0;
	FIO4DIR = 0;
#endif

	/* set all outputs low */
	FIO0PIN = 0;
    43d8:	4b0c      	ldr	r3, [pc, #48]	; (440c <gpio_init+0x60>)
    43da:	2200      	movs	r2, #0
    43dc:	601a      	str	r2, [r3, #0]
	FIO1PIN = 0;
    43de:	4b0c      	ldr	r3, [pc, #48]	; (4410 <gpio_init+0x64>)
    43e0:	2200      	movs	r2, #0
    43e2:	601a      	str	r2, [r3, #0]
	FIO2PIN = 0;
    43e4:	4b0b      	ldr	r3, [pc, #44]	; (4414 <gpio_init+0x68>)
    43e6:	2200      	movs	r2, #0
    43e8:	601a      	str	r2, [r3, #0]
	FIO3PIN = 0;
    43ea:	4b0b      	ldr	r3, [pc, #44]	; (4418 <gpio_init+0x6c>)
    43ec:	2200      	movs	r2, #0
    43ee:	601a      	str	r2, [r3, #0]
	FIO4PIN = 0;
    43f0:	4b0a      	ldr	r3, [pc, #40]	; (441c <gpio_init+0x70>)
    43f2:	2200      	movs	r2, #0
    43f4:	601a      	str	r2, [r3, #0]

#ifdef TC13BADGE
	/* R8C_CTL is active low */
	R8C_CTL_SET;
#endif
}
    43f6:	bd80      	pop	{r7, pc}
    43f8:	2009c000 	.word	0x2009c000
    43fc:	2009c020 	.word	0x2009c020
    4400:	2009c040 	.word	0x2009c040
    4404:	2009c060 	.word	0x2009c060
    4408:	2009c080 	.word	0x2009c080
    440c:	2009c014 	.word	0x2009c014
    4410:	2009c034 	.word	0x2009c034
    4414:	2009c054 	.word	0x2009c054
    4418:	2009c074 	.word	0x2009c074
    441c:	2009c094 	.word	0x2009c094

00004420 <all_pins_off>:

void all_pins_off(void)
{
    4420:	b480      	push	{r7}
    4422:	af00      	add	r7, sp, #0
	/* configure all pins for GPIO */
	PINSEL0 = 0;
    4424:	4b27      	ldr	r3, [pc, #156]	; (44c4 <all_pins_off+0xa4>)
    4426:	2200      	movs	r2, #0
    4428:	601a      	str	r2, [r3, #0]
	PINSEL1 = 0;
    442a:	4b27      	ldr	r3, [pc, #156]	; (44c8 <all_pins_off+0xa8>)
    442c:	2200      	movs	r2, #0
    442e:	601a      	str	r2, [r3, #0]
	PINSEL2 = 0;
    4430:	4b26      	ldr	r3, [pc, #152]	; (44cc <all_pins_off+0xac>)
    4432:	2200      	movs	r2, #0
    4434:	601a      	str	r2, [r3, #0]
	PINSEL3 = 0;
    4436:	4b26      	ldr	r3, [pc, #152]	; (44d0 <all_pins_off+0xb0>)
    4438:	2200      	movs	r2, #0
    443a:	601a      	str	r2, [r3, #0]
	PINSEL4 = 0;
    443c:	4b25      	ldr	r3, [pc, #148]	; (44d4 <all_pins_off+0xb4>)
    443e:	2200      	movs	r2, #0
    4440:	601a      	str	r2, [r3, #0]
	PINSEL7 = 0;
    4442:	4b25      	ldr	r3, [pc, #148]	; (44d8 <all_pins_off+0xb8>)
    4444:	2200      	movs	r2, #0
    4446:	601a      	str	r2, [r3, #0]
	PINSEL9 = 0;
    4448:	4b24      	ldr	r3, [pc, #144]	; (44dc <all_pins_off+0xbc>)
    444a:	2200      	movs	r2, #0
    444c:	601a      	str	r2, [r3, #0]
	PINSEL10 = 0;
    444e:	4b24      	ldr	r3, [pc, #144]	; (44e0 <all_pins_off+0xc0>)
    4450:	2200      	movs	r2, #0
    4452:	601a      	str	r2, [r3, #0]

	/* configure all pins as inputs */
	FIO0DIR = 0;
    4454:	4b23      	ldr	r3, [pc, #140]	; (44e4 <all_pins_off+0xc4>)
    4456:	2200      	movs	r2, #0
    4458:	601a      	str	r2, [r3, #0]
	FIO1DIR = 0;
    445a:	4b23      	ldr	r3, [pc, #140]	; (44e8 <all_pins_off+0xc8>)
    445c:	2200      	movs	r2, #0
    445e:	601a      	str	r2, [r3, #0]
	FIO2DIR = 0;
    4460:	4b22      	ldr	r3, [pc, #136]	; (44ec <all_pins_off+0xcc>)
    4462:	2200      	movs	r2, #0
    4464:	601a      	str	r2, [r3, #0]
	FIO3DIR = 0;
    4466:	4b22      	ldr	r3, [pc, #136]	; (44f0 <all_pins_off+0xd0>)
    4468:	2200      	movs	r2, #0
    446a:	601a      	str	r2, [r3, #0]
	FIO4DIR = 0;
    446c:	4b21      	ldr	r3, [pc, #132]	; (44f4 <all_pins_off+0xd4>)
    446e:	2200      	movs	r2, #0
    4470:	601a      	str	r2, [r3, #0]

	/* pull-up on every pin */
	PINMODE0 = 0;
    4472:	4b21      	ldr	r3, [pc, #132]	; (44f8 <all_pins_off+0xd8>)
    4474:	2200      	movs	r2, #0
    4476:	601a      	str	r2, [r3, #0]
	PINMODE1 = 0;
    4478:	4b20      	ldr	r3, [pc, #128]	; (44fc <all_pins_off+0xdc>)
    447a:	2200      	movs	r2, #0
    447c:	601a      	str	r2, [r3, #0]
	PINMODE2 = 0;
    447e:	4b20      	ldr	r3, [pc, #128]	; (4500 <all_pins_off+0xe0>)
    4480:	2200      	movs	r2, #0
    4482:	601a      	str	r2, [r3, #0]
	PINMODE3 = 0;
    4484:	4b1f      	ldr	r3, [pc, #124]	; (4504 <all_pins_off+0xe4>)
    4486:	2200      	movs	r2, #0
    4488:	601a      	str	r2, [r3, #0]
	PINMODE4 = 0;
    448a:	4b1f      	ldr	r3, [pc, #124]	; (4508 <all_pins_off+0xe8>)
    448c:	2200      	movs	r2, #0
    448e:	601a      	str	r2, [r3, #0]
	PINMODE7 = 0;
    4490:	4b1e      	ldr	r3, [pc, #120]	; (450c <all_pins_off+0xec>)
    4492:	2200      	movs	r2, #0
    4494:	601a      	str	r2, [r3, #0]
	PINMODE9 = 0;
    4496:	4b1e      	ldr	r3, [pc, #120]	; (4510 <all_pins_off+0xf0>)
    4498:	2200      	movs	r2, #0
    449a:	601a      	str	r2, [r3, #0]

	/* set all outputs low */
	FIO0PIN = 0;
    449c:	4b1d      	ldr	r3, [pc, #116]	; (4514 <all_pins_off+0xf4>)
    449e:	2200      	movs	r2, #0
    44a0:	601a      	str	r2, [r3, #0]
	FIO1PIN = 0;
    44a2:	4b1d      	ldr	r3, [pc, #116]	; (4518 <all_pins_off+0xf8>)
    44a4:	2200      	movs	r2, #0
    44a6:	601a      	str	r2, [r3, #0]
	FIO2PIN = 0;
    44a8:	4b1c      	ldr	r3, [pc, #112]	; (451c <all_pins_off+0xfc>)
    44aa:	2200      	movs	r2, #0
    44ac:	601a      	str	r2, [r3, #0]
	FIO3PIN = 0;
    44ae:	4b1c      	ldr	r3, [pc, #112]	; (4520 <all_pins_off+0x100>)
    44b0:	2200      	movs	r2, #0
    44b2:	601a      	str	r2, [r3, #0]
	FIO4PIN = 0;
    44b4:	4b1b      	ldr	r3, [pc, #108]	; (4524 <all_pins_off+0x104>)
    44b6:	2200      	movs	r2, #0
    44b8:	601a      	str	r2, [r3, #0]
}
    44ba:	46bd      	mov	sp, r7
    44bc:	f85d 7b04 	ldr.w	r7, [sp], #4
    44c0:	4770      	bx	lr
    44c2:	bf00      	nop
    44c4:	4002c000 	.word	0x4002c000
    44c8:	4002c004 	.word	0x4002c004
    44cc:	4002c008 	.word	0x4002c008
    44d0:	4002c00c 	.word	0x4002c00c
    44d4:	4002c010 	.word	0x4002c010
    44d8:	4002c01c 	.word	0x4002c01c
    44dc:	4002c024 	.word	0x4002c024
    44e0:	4002c028 	.word	0x4002c028
    44e4:	2009c000 	.word	0x2009c000
    44e8:	2009c020 	.word	0x2009c020
    44ec:	2009c040 	.word	0x2009c040
    44f0:	2009c060 	.word	0x2009c060
    44f4:	2009c080 	.word	0x2009c080
    44f8:	4002c040 	.word	0x4002c040
    44fc:	4002c044 	.word	0x4002c044
    4500:	4002c048 	.word	0x4002c048
    4504:	4002c04c 	.word	0x4002c04c
    4508:	4002c050 	.word	0x4002c050
    450c:	4002c05c 	.word	0x4002c05c
    4510:	4002c064 	.word	0x4002c064
    4514:	2009c014 	.word	0x2009c014
    4518:	2009c034 	.word	0x2009c034
    451c:	2009c054 	.word	0x2009c054
    4520:	2009c074 	.word	0x2009c074
    4524:	2009c094 	.word	0x2009c094

00004528 <atest_init>:
	DIO_SSP_CR0 = (0x7 /* 8 bit transfer */ | SSPCR0_CPOL | SSPCR0_CPHA);
	DIO_SSP_CR1 = (SSPCR1_MS | SSPCR1_SOD);
}

void atest_init()
{
    4528:	b480      	push	{r7}
    452a:	af00      	add	r7, sp, #0
	 * ADC can optionally be configured for ATEST1 and ATEST2, but for now we
	 * set them as floating inputs.
	 */

	/* P0.25 is ATEST1, P0.26 is ATEST2 */
	PINSEL1 &= ~((0x3 << 20) | (0x3 << 18)); // set as GPIO
    452c:	4a0d      	ldr	r2, [pc, #52]	; (4564 <atest_init+0x3c>)
    452e:	4b0d      	ldr	r3, [pc, #52]	; (4564 <atest_init+0x3c>)
    4530:	681b      	ldr	r3, [r3, #0]
    4532:	f423 1370 	bic.w	r3, r3, #3932160	; 0x3c0000
    4536:	6013      	str	r3, [r2, #0]
	FIO0DIR &= ~(0x3 << 25); // set as input
    4538:	4a0b      	ldr	r2, [pc, #44]	; (4568 <atest_init+0x40>)
    453a:	4b0b      	ldr	r3, [pc, #44]	; (4568 <atest_init+0x40>)
    453c:	681b      	ldr	r3, [r3, #0]
    453e:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
    4542:	6013      	str	r3, [r2, #0]
	PINMODE1 |= (0x5 << 19); // no pull-up/pull-down
    4544:	4a09      	ldr	r2, [pc, #36]	; (456c <atest_init+0x44>)
    4546:	4b09      	ldr	r3, [pc, #36]	; (456c <atest_init+0x44>)
    4548:	681b      	ldr	r3, [r3, #0]
    454a:	f443 1320 	orr.w	r3, r3, #2621440	; 0x280000
    454e:	6013      	str	r3, [r2, #0]
	PINMODE1 &= ~(0x5 << 18); // no pull-up/pull-down
    4550:	4a06      	ldr	r2, [pc, #24]	; (456c <atest_init+0x44>)
    4552:	4b06      	ldr	r3, [pc, #24]	; (456c <atest_init+0x44>)
    4554:	681b      	ldr	r3, [r3, #0]
    4556:	f423 13a0 	bic.w	r3, r3, #1310720	; 0x140000
    455a:	6013      	str	r3, [r2, #0]
}
    455c:	46bd      	mov	sp, r7
    455e:	f85d 7b04 	ldr.w	r7, [sp], #4
    4562:	4770      	bx	lr
    4564:	4002c004 	.word	0x4002c004
    4568:	2009c000 	.word	0x2009c000
    456c:	4002c044 	.word	0x4002c044

00004570 <cc2400_init>:

void cc2400_init()
{
    4570:	b580      	push	{r7, lr}
    4572:	af00      	add	r7, sp, #0
	FIO1PIN = 0; /* assuming we have already asserted R8C_CTL low */
	FIO2PIN = 0;
	FIO3PIN = 0;
	FIO4PIN = 0;
#else
	atest_init();
    4574:	f7ff ffd8 	bl	4528 <atest_init>
#endif

	/* activate 1V8 supply for CC2400 */
	CC1V8_SET;
    4578:	4b09      	ldr	r3, [pc, #36]	; (45a0 <cc2400_init+0x30>)
    457a:	f44f 7200 	mov.w	r2, #512	; 0x200
    457e:	601a      	str	r2, [r3, #0]
	wait_us(50);
    4580:	2032      	movs	r0, #50	; 0x32
    4582:	f7ff feed 	bl	4360 <wait_us>

	/* CSN (slave select) is active low */
	CSN_SET;
    4586:	4b07      	ldr	r3, [pc, #28]	; (45a4 <cc2400_init+0x34>)
    4588:	2220      	movs	r2, #32
    458a:	601a      	str	r2, [r3, #0]

	/* activate 3V3 supply for CC2400 IO */
	CC3V3_SET;
    458c:	4b04      	ldr	r3, [pc, #16]	; (45a0 <cc2400_init+0x30>)
    458e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    4592:	601a      	str	r2, [r3, #0]

	/* initialise various cc2400 settings - see datasheet pg63 */
	cc2400_set(MANAND,  0x7fff);
    4594:	200d      	movs	r0, #13
    4596:	f647 71ff 	movw	r1, #32767	; 0x7fff
    459a:	f000 f85f 	bl	465c <cc2400_set>
}
    459e:	bd80      	pop	{r7, pc}
    45a0:	2009c038 	.word	0x2009c038
    45a4:	2009c058 	.word	0x2009c058

000045a8 <cc2400_spi>:
 * 2. We're saving the second SPI peripheral for an expansion port.
 * 3. The CC2400 needs CSN held low for the entire transaction which the
 *    LPC17xx SPI peripheral won't do without some workaround anyway.
 */
u32 cc2400_spi(u8 len, u32 data)
{
    45a8:	b480      	push	{r7}
    45aa:	b085      	sub	sp, #20
    45ac:	af00      	add	r7, sp, #0
    45ae:	4603      	mov	r3, r0
    45b0:	6039      	str	r1, [r7, #0]
    45b2:	71fb      	strb	r3, [r7, #7]
	u32 msb = 1 << (len - 1);
    45b4:	79fb      	ldrb	r3, [r7, #7]
    45b6:	3b01      	subs	r3, #1
    45b8:	2201      	movs	r2, #1
    45ba:	fa02 f303 	lsl.w	r3, r2, r3
    45be:	60fb      	str	r3, [r7, #12]

	/* start transaction by dropping CSN */
	CSN_CLR;
    45c0:	4b18      	ldr	r3, [pc, #96]	; (4624 <cc2400_spi+0x7c>)
    45c2:	2220      	movs	r2, #32
    45c4:	601a      	str	r2, [r3, #0]

	while (len--) {
    45c6:	e01e      	b.n	4606 <cc2400_spi+0x5e>
		if (data & msb)
    45c8:	683a      	ldr	r2, [r7, #0]
    45ca:	68fb      	ldr	r3, [r7, #12]
    45cc:	4013      	ands	r3, r2
    45ce:	2b00      	cmp	r3, #0
    45d0:	d003      	beq.n	45da <cc2400_spi+0x32>
			MOSI_SET;
    45d2:	4b15      	ldr	r3, [pc, #84]	; (4628 <cc2400_spi+0x80>)
    45d4:	2201      	movs	r2, #1
    45d6:	601a      	str	r2, [r3, #0]
    45d8:	e002      	b.n	45e0 <cc2400_spi+0x38>
		else
			MOSI_CLR;
    45da:	4b12      	ldr	r3, [pc, #72]	; (4624 <cc2400_spi+0x7c>)
    45dc:	2201      	movs	r2, #1
    45de:	601a      	str	r2, [r3, #0]
		data <<= 1;
    45e0:	683b      	ldr	r3, [r7, #0]
    45e2:	005b      	lsls	r3, r3, #1
    45e4:	603b      	str	r3, [r7, #0]

		SCLK_SET;
    45e6:	4b10      	ldr	r3, [pc, #64]	; (4628 <cc2400_spi+0x80>)
    45e8:	2210      	movs	r2, #16
    45ea:	601a      	str	r2, [r3, #0]
		if (MISO)
    45ec:	4b0f      	ldr	r3, [pc, #60]	; (462c <cc2400_spi+0x84>)
    45ee:	681b      	ldr	r3, [r3, #0]
    45f0:	f003 0302 	and.w	r3, r3, #2
    45f4:	2b00      	cmp	r3, #0
    45f6:	d003      	beq.n	4600 <cc2400_spi+0x58>
			data |= 1;
    45f8:	683b      	ldr	r3, [r7, #0]
    45fa:	f043 0301 	orr.w	r3, r3, #1
    45fe:	603b      	str	r3, [r7, #0]

		SCLK_CLR;
    4600:	4b08      	ldr	r3, [pc, #32]	; (4624 <cc2400_spi+0x7c>)
    4602:	2210      	movs	r2, #16
    4604:	601a      	str	r2, [r3, #0]
	u32 msb = 1 << (len - 1);

	/* start transaction by dropping CSN */
	CSN_CLR;

	while (len--) {
    4606:	79fb      	ldrb	r3, [r7, #7]
    4608:	1e5a      	subs	r2, r3, #1
    460a:	71fa      	strb	r2, [r7, #7]
    460c:	2b00      	cmp	r3, #0
    460e:	d1db      	bne.n	45c8 <cc2400_spi+0x20>

		SCLK_CLR;
	}

	/* end transaction by raising CSN */
	CSN_SET;
    4610:	4b05      	ldr	r3, [pc, #20]	; (4628 <cc2400_spi+0x80>)
    4612:	2220      	movs	r2, #32
    4614:	601a      	str	r2, [r3, #0]

	return data;
    4616:	683b      	ldr	r3, [r7, #0]
}
    4618:	4618      	mov	r0, r3
    461a:	3714      	adds	r7, #20
    461c:	46bd      	mov	sp, r7
    461e:	f85d 7b04 	ldr.w	r7, [sp], #4
    4622:	4770      	bx	lr
    4624:	2009c05c 	.word	0x2009c05c
    4628:	2009c058 	.word	0x2009c058
    462c:	2009c054 	.word	0x2009c054

00004630 <cc2400_get>:

/* read 16 bit value from a register */
u16 cc2400_get(u8 reg)
{
    4630:	b580      	push	{r7, lr}
    4632:	b084      	sub	sp, #16
    4634:	af00      	add	r7, sp, #0
    4636:	4603      	mov	r3, r0
    4638:	71fb      	strb	r3, [r7, #7]
	u32 in;

	u32 out = (reg | 0x80) << 16;
    463a:	79fb      	ldrb	r3, [r7, #7]
    463c:	f063 037f 	orn	r3, r3, #127	; 0x7f
    4640:	b2db      	uxtb	r3, r3
    4642:	041b      	lsls	r3, r3, #16
    4644:	60fb      	str	r3, [r7, #12]
	in = cc2400_spi(24, out);
    4646:	2018      	movs	r0, #24
    4648:	68f9      	ldr	r1, [r7, #12]
    464a:	f7ff ffad 	bl	45a8 <cc2400_spi>
    464e:	60b8      	str	r0, [r7, #8]
	return in & 0xFFFF;
    4650:	68bb      	ldr	r3, [r7, #8]
    4652:	b29b      	uxth	r3, r3
}
    4654:	4618      	mov	r0, r3
    4656:	3710      	adds	r7, #16
    4658:	46bd      	mov	sp, r7
    465a:	bd80      	pop	{r7, pc}

0000465c <cc2400_set>:

/* write 16 bit value to a register */
void cc2400_set(u8 reg, u16 val)
{
    465c:	b580      	push	{r7, lr}
    465e:	b084      	sub	sp, #16
    4660:	af00      	add	r7, sp, #0
    4662:	4603      	mov	r3, r0
    4664:	460a      	mov	r2, r1
    4666:	71fb      	strb	r3, [r7, #7]
    4668:	4613      	mov	r3, r2
    466a:	80bb      	strh	r3, [r7, #4]
	u32 out = (reg << 16) | val;
    466c:	79fb      	ldrb	r3, [r7, #7]
    466e:	041a      	lsls	r2, r3, #16
    4670:	88bb      	ldrh	r3, [r7, #4]
    4672:	4313      	orrs	r3, r2
    4674:	60fb      	str	r3, [r7, #12]
	cc2400_spi(24, out);
    4676:	2018      	movs	r0, #24
    4678:	68f9      	ldr	r1, [r7, #12]
    467a:	f7ff ff95 	bl	45a8 <cc2400_spi>
}
    467e:	3710      	adds	r7, #16
    4680:	46bd      	mov	sp, r7
    4682:	bd80      	pop	{r7, pc}

00004684 <cc2400_reset>:
/*
 * Warning: This should only be called when running on the internal oscillator.
 * Otherwise use clock_start().
 */
void cc2400_reset()
{
    4684:	b580      	push	{r7, lr}
    4686:	af00      	add	r7, sp, #0
	cc2400_set(MAIN, 0x0000);
    4688:	2000      	movs	r0, #0
    468a:	2100      	movs	r1, #0
    468c:	f7ff ffe6 	bl	465c <cc2400_set>
	while (cc2400_get(MAIN) != 0x0000);
    4690:	bf00      	nop
    4692:	2000      	movs	r0, #0
    4694:	f7ff ffcc 	bl	4630 <cc2400_get>
    4698:	4603      	mov	r3, r0
    469a:	2b00      	cmp	r3, #0
    469c:	d1f9      	bne.n	4692 <cc2400_reset+0xe>
	cc2400_set(MAIN, 0x8000);
    469e:	2000      	movs	r0, #0
    46a0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
    46a4:	f7ff ffda 	bl	465c <cc2400_set>
	while (cc2400_get(MAIN) != 0x8000);
    46a8:	bf00      	nop
    46aa:	2000      	movs	r0, #0
    46ac:	f7ff ffc0 	bl	4630 <cc2400_get>
    46b0:	4603      	mov	r3, r0
    46b2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    46b6:	d1f8      	bne.n	46aa <cc2400_reset+0x26>
}
    46b8:	bd80      	pop	{r7, pc}
    46ba:	bf00      	nop
    46bc:	00000043 	.word	0x00000043

000046c0 <_global_impure_ptr>:
    46c0:	10000020                                 ...

000046c4 <_init>:
    46c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    46c6:	bf00      	nop
    46c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
    46ca:	bc08      	pop	{r3}
    46cc:	469e      	mov	lr, r3
    46ce:	4770      	bx	lr

000046d0 <__init_array_start>:
    46d0:	0000429d 	.word	0x0000429d

000046d4 <__frame_dummy_init_array_entry>:
    46d4:	00004139                                9A..

000046d8 <_fini>:
    46d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    46da:	bf00      	nop
    46dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
    46de:	bc08      	pop	{r3}
    46e0:	469e      	mov	lr, r3
    46e2:	4770      	bx	lr

000046e4 <__fini_array_start>:
    46e4:	00004111 	.word	0x00004111
