// SPDX-License-Identifier: GPL-2.0-only OR MIT
/dts-v1/;

#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>
#include <dt-bindings/leds/common.h>

#include "mt7981.dtsi"

/ {
    model = "EDUP RT2980";
    compatible = "edup,rt2980", "mediatek,mt7981";

    aliases {
        serial0 = &uart0;
        label-mac-device = &gmac0;

        led-boot = &led_status_red;
		led-failsafe = &led_status_red;
		led-running = &led_status_green;
		led-upgrade = &led_status_green;

    };

    chosen {
        stdout-path = "serial0:115200n8";
		bootargs = "console=ttyS0,115200n1 loglevel=8 earlycon=uart8250,mmio32,0x11002000";
    };


	gpio-keys {
		compatible = "gpio-keys";

		reset {
			label = "reset";
			linux,code = <KEY_RESTART>;
			gpios = <&pio 1 GPIO_ACTIVE_LOW>;
			debounce-interval = <60>;
		};

		mesh {
			label = "mesh";
			gpios = <&pio 0 GPIO_ACTIVE_LOW>;
			linux,code = <BTN_9>; /* This might need to be mapped to an appropriate OpenWrt key code if BTN_9 is not standard */
			linux,input-type = <EV_SW>;
			debounce-interval = <60>;
		};
	};

    leds {
		compatible = "gpio-leds";

		led_status_green: green {
			label = "led_green";
			gpios = <&pio 4 GPIO_ACTIVE_LOW>;
			function = LED_FUNCTION_STATUS;
			color = <LED_COLOR_ID_GREEN>;
			trigger-sources = "timer";
			default-state = "on";
		};

		led_status_red: red {
			label = "led_red";
			gpios = <&pio 5 GPIO_ACTIVE_LOW>;
			function = LED_FUNCTION_STATUS;
			color = <LED_COLOR_ID_RED>;
		};
	};

    memory {
        reg = <0 0x40000000 0 0x10000000>;
    };
};

&eth {
	status = "okay";
	mediatek,tx-align;
	mediatek,rx-align;

	gmac0: mac@0 {
		compatible = "mediatek,eth-mac";
		reg = <0>;
		phy-mode = "2500base-x";
		/* Immortalwrt uses a fixed-link here, OpenWrt typically defines
		 * the link properties on the switch port connected to the GMAC.
		 * We will define the fixed-link on the switch port later.
		 */
	};

	gmac1: mac@1 {
		compatible = "mediatek,eth-mac";
		reg = <1>;
		phy-mode = "gmii";
		/* In OpenWrt, the PHY connection is typically defined in the switch node */
	};

	mdio: mdio-bus {
		compatible = "mediatek,ethsys-mdio";
		#address-cells = <1>;
		#size-cells = <1>;

		/*
		 * The phy0 definition in Immortalwrt seems to be a direct PHY
		 * node. In OpenWrt with DSA, PHYs are often managed by the switch
		 * driver or defined under the MDIO bus if directly accessible
		 * and needed for specific properties like calibration data.
		 * We will define the switch under the mdio-bus as seen in the
		 * OpenWrt template and link the PHY to the switch port if necessary.
		 */
	};
};

/*
 * The Immortalwrt DTS defines a "gsw" node compatible with "mediatek,mt753x".
 * The OpenWrt template uses "mediatek,mt7531" compatible with a "switch" node
 * under the "mdio_bus". We will adopt the OpenWrt style and define the switch
 * node under the mdio-bus with the appropriate compatible string and properties.
 */
&mdio_bus {
	switch: switch@1f {
		compatible = "mediatek,mt7531"; /* Assuming MT7531 based on common usage with MT7981b */
		reg = <0x1f>;
		/* Reset GPIO polarity might differ, check board schematics if possible. Assuming ACTIVE_HIGH based on template */
		reset-gpios = <&pio 39 GPIO_ACTIVE_HIGH>;
		interrupt-controller;
		#interrupt-cells = <1>;
		interrupt-parent = <&pio>;
		interrupts = <38 IRQ_TYPE_LEVEL_HIGH>;
		status = "okay";

		ports {
			#address-cells = <1>;
			#size-cells = <0>;

			port@0 {
				reg = <0>;
				label = "lan1";
			};

			port@1 {
				reg = <1>;
				label = "lan2";
			};

			port@2 {
				reg = <2>;
				label = "lan3";
			};

			wan: port@3 {
				reg = <3>;
				label = "wan";
				/* MAC address from factory if available */
				nvmem-cell-names = "mac-address";
				nvmem-cells = <&macaddr_factory_4 (-2)>;
			};

			/*
			 * The Immortalwrt DTS has gmac1 with phy-mode "gmii" and phy-handle <&phy0>,
			 * and the gsw node has mediatek,mdio = <&mdio>. This suggests gmac1 connects
			 * to the switch via a PHY. We need to determine which switch port gmac1
			 * is connected to and if the PHY needs a separate node definition.
			 * Based on the OpenWrt template, GMACs are linked to switch ports via the
			 * 'ethernet' property. We will link gmac1 to a switch port, assuming it's
			 * one of the LAN/WAN ports, and the PHY will be handled by the switch driver.
			 * Assuming gmac1 is the CPU port connecting to the switch.
			 */
			port@5 {
				reg = <5>;
				label = "cpu"; // Standard label for CPU port
				ethernet = <&gmac1>; // Connects to the GMII MAC
				phy-mode = "gmii";   // <<< Corrected phy-mode to match gmac1
				/* Tagging is usually required for DSA CPU ports */
				mediatek,mtkhea {
					/* Configure HEA frame headers if needed, often default is fine */
                };
            };

			port@6 {
				reg = <6>;
				ethernet = <&gmac0>;
				phy-mode = "2500base-x";

				fixed-link {
					speed = <2500>;
					full-duplex;
					pause;
				};
			};
		};
	};
};

&spi0 {
	pinctrl-names = "default";
	pinctrl-0 = <&spi0_flash_pins>;
	status = "okay";

	/* ESMT F50L1G41LB (128M) */
	spi_nand@0 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "spi-nand";
		reg = <0>;

		spi-max-frequency = <52000000>;
		spi-tx-bus-width = <4>;
		spi-rx-bus-width = <4>;

		spi-cal-enable;
		spi-cal-mode = "read-data";
		spi-cal-datalen = <7>;
		spi-cal-data = /bits/ 8 <0x53 0x50 0x49 0x4e 0x41 0x4e 0x44>;
		spi-cal-addrlen = <5>;
		spi-cal-addr = /bits/ 32 <0x0 0x0 0x0 0x0 0x0>;

		mediatek,nmbm;
		mediatek,bmt-max-ratio = <1>;
		mediatek,bmt-max-reserved-blocks = <64>;

		partitions {
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;

			partition@0_all {
				label = "spi0.0";
				reg = <0x0 0x8000000>;
				read-only;
			};

			partition@0 {
				label = "BL2";
				reg = <0x0 0x100000>;
				read-only;
			};

			partition@100000 {
				label = "u-boot-env";
				reg = <0x100000 0x80000>;
			};

			partition@180000 {
				label = "Factory";
				reg = <0x180000 0x200000>;
				read-only;

				nvmem-layout {
					compatible = "fixed-layout";
					#address-cells = <1>;
					#size-cells = <1>;

					eeprom_factory_0: eeprom@0 {
						reg = <0x0 0x1000>;
					};

					macaddr_factory_4: macaddr@4 {
						compatible = "mac-base";
						reg = <0x4 0x6>;
						#nvmem-cell-cells = <1>;
					};
				};
			};

			partition@380000 {
				label = "FIP";
				reg = <0x380000 0x200000>;
				read-only;
			};

			partition@580000 {
				label = "ubi";
				reg = <0x580000 0x4000000>;
			};

			partition@4580000 {
				label = "data";
				reg = <0x4580000 0x2000000>;
			};
		};
	};
};

&pio {
	spi0_flash_pins: spi0-pins {
		mux {
			function = "spi";
			groups = "spi0", "spi0_wp_hold";
		};

		conf-pu {
			pins = "SPI0_CS", "SPI0_HOLD", "SPI0_WP";
			drive-strength = <MTK_DRIVE_8mA>;
			bias-pull-up = <MTK_PUPD_SET_R1R0_11>;
		};

		conf-pd {
			pins = "SPI0_CLK", "SPI0_MOSI", "SPI0_MISO";
			drive-strength = <MTK_DRIVE_8mA>;
			bias-pull-down = <MTK_PUPD_SET_R1R0_11>;
		};
	};
};

&uart0 {
	status = "okay";
};

&usb_phy {
	status = "okay";
};

&watchdog {
	status = "okay";
};
/*
&wifi {
	status = "okay";
	nvmem-cell-names = "eeprom";
	nvmem-cells = <&eeprom_factory_0>;
};

&xhci {
	status = "okay";
	mediatek,u3p-dis-msk = <0x1>;
};
*/
