<stg><name>dut</name>


<trans_list>

<trans id="463" from="1" to="2">
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="2" to="3">
<condition id="125">
<or_exp><and_exp><literal name="p_Val2_5" val="2"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="2" to="34">
<condition id="124">
<or_exp><and_exp><literal name="p_Val2_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="2" to="81">
<condition id="123">
<or_exp><and_exp><literal name="p_Val2_5" val="!1"/>
<literal name="p_Val2_5" val="!2"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="3" to="4">
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="4" to="5">
<condition id="131">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="4" to="6">
<condition id="130">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="5" to="4">
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="6" to="7">
<condition id="136">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="6" to="8">
<condition id="135">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="7" to="6">
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="8" to="9">
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="9" to="10">
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="10" to="11">
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="11" to="12">
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="12" to="13">
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="13" to="14">
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="14" to="15">
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="15" to="16">
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="16" to="17">
<condition id="152">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="16" to="25">
<condition id="151">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="17" to="18">
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="18" to="19">
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="19" to="20">
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="20" to="21">
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="21" to="22">
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="22" to="23">
<condition id="160">
<or_exp><and_exp><literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="22" to="24">
<condition id="159">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="23" to="24">
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="24" to="16">
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="25" to="26">
<condition id="166">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="25" to="81">
<condition id="165">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="26" to="27">
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="27" to="28">
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="28" to="29">
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="29" to="30">
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="30" to="31">
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="31" to="32">
<condition id="174">
<or_exp><and_exp><literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="31" to="33">
<condition id="173">
<or_exp><and_exp><literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="510" from="32" to="33">
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="511" from="33" to="25">
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="34" to="35">
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="514" from="35" to="36">
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="515" from="36" to="37">
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="516" from="37" to="38">
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="38" to="39">
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="518" from="39" to="40">
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="40" to="41">
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="41" to="42">
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="42" to="43">
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="43" to="44">
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="44" to="45">
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="45" to="46">
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="46" to="47">
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="47" to="48">
<condition id="195">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="527" from="47" to="51">
<condition id="194">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="48" to="49">
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="49" to="50">
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="50" to="47">
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="51" to="52">
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="52" to="53">
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="53" to="54">
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="54" to="55">
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="55" to="56">
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="56" to="57">
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="57" to="58">
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="58" to="59">
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="59" to="60">
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="60" to="61">
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="61" to="62">
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="62" to="63">
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="63" to="64">
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="64" to="65">
<condition id="217">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="64" to="75">
<condition id="216">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="65" to="66">
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="66" to="67">
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="67" to="68">
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="68" to="69">
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="69" to="70">
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="70" to="71">
<condition id="225">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="70" to="74">
<condition id="224">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="71" to="72">
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="72" to="73">
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="73" to="74">
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="74" to="64">
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="75" to="76">
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="76" to="77">
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="77" to="78">
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="78" to="79">
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="79" to="80">
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="80" to="81">
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="82" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="32" op_0_bw="64">
<![CDATA[
:5  %u_row_temp_0 = alloca [784 x float], align 16

]]></node>
<StgValue><ssdm name="u_row_temp_0"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="32" op_0_bw="64">
<![CDATA[
:6  %u_row_temp_1 = alloca [784 x float], align 16

]]></node>
<StgValue><ssdm name="u_row_temp_1"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="32" op_0_bw="64">
<![CDATA[
:7  %v_row_temp_0 = alloca [784 x float], align 16

]]></node>
<StgValue><ssdm name="v_row_temp_0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="32" op_0_bw="64">
<![CDATA[
:8  %v_row_temp_1 = alloca [784 x float], align 16

]]></node>
<StgValue><ssdm name="v_row_temp_1"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="32" op_0_bw="64">
<![CDATA[
:9  %s_col_temp_0 = alloca [784 x float], align 16

]]></node>
<StgValue><ssdm name="s_col_temp_0"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="32" op_0_bw="64">
<![CDATA[
:10  %s_col_temp_1 = alloca [784 x float], align 16

]]></node>
<StgValue><ssdm name="s_col_temp_1"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="32" op_0_bw="64">
<![CDATA[
:11  %s_row_temp_0 = alloca [784 x float], align 16

]]></node>
<StgValue><ssdm name="s_row_temp_0"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="32" op_0_bw="64">
<![CDATA[
:12  %s_row_temp_1 = alloca [784 x float], align 16

]]></node>
<StgValue><ssdm name="s_row_temp_1"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_88 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="32" op_0_bw="32">
<![CDATA[
:14  %p_Val2_s = bitcast float %tmp_88 to i32

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)

]]></node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:16  %loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind

]]></node>
<StgValue><ssdm name="loc_V"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="23" op_0_bw="32">
<![CDATA[
:17  %loc_V_1 = trunc i32 %p_Val2_s to i23

]]></node>
<StgValue><ssdm name="loc_V_1"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="9" op_0_bw="8">
<![CDATA[
:20  %tmp_i_i_i_cast = zext i8 %loc_V to i9

]]></node>
<StgValue><ssdm name="tmp_i_i_i_cast"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:21  %sh_assign = add i9 -127, %tmp_i_i_i_cast

]]></node>
<StgValue><ssdm name="sh_assign"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
:22  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)

]]></node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:23  %tmp_16_i_i = sub i8 127, %loc_V

]]></node>
<StgValue><ssdm name="tmp_16_i_i"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="9" op_0_bw="8">
<![CDATA[
:24  %tmp_16_i_i_cast = sext i8 %tmp_16_i_i to i9

]]></node>
<StgValue><ssdm name="tmp_16_i_i_cast"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:25  %sh_assign_1 = select i1 %isNeg, i9 %tmp_16_i_i_cast, i9 %sh_assign

]]></node>
<StgValue><ssdm name="sh_assign_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(float* %strm_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:1  %empty_9 = call i32 (...)* @_ssdm_op_SpecInterface(float* %strm_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(float* %strm_in_V), !map !229

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(float* %strm_out_V), !map !235

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dut_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="24" op_0_bw="24" op_1_bw="1" op_2_bw="23">
<![CDATA[
:18  %p_Result_1 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %loc_V_1) nounwind

]]></node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="78" op_0_bw="24">
<![CDATA[
:19  %tmp_i_i = zext i24 %p_Result_1 to i78

]]></node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="32" op_0_bw="9">
<![CDATA[
:26  %sh_assign_1_i_cast = sext i9 %sh_assign_1 to i32

]]></node>
<StgValue><ssdm name="sh_assign_1_i_cast"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="24" op_0_bw="9">
<![CDATA[
:27  %sh_assign_1_i_cast_cast = sext i9 %sh_assign_1 to i24

]]></node>
<StgValue><ssdm name="sh_assign_1_i_cast_cast"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="78" op_0_bw="32">
<![CDATA[
:28  %tmp_17_i_i = zext i32 %sh_assign_1_i_cast to i78

]]></node>
<StgValue><ssdm name="tmp_17_i_i"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:29  %tmp_18_i_i = lshr i24 %p_Result_1, %sh_assign_1_i_cast_cast

]]></node>
<StgValue><ssdm name="tmp_18_i_i"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="78" op_0_bw="78" op_1_bw="78">
<![CDATA[
:30  %tmp_20_i_i = shl i78 %tmp_i_i, %tmp_17_i_i

]]></node>
<StgValue><ssdm name="tmp_20_i_i"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
:31  %tmp = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %tmp_18_i_i, i32 23)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="32" op_0_bw="1">
<![CDATA[
:32  %tmp_1 = zext i1 %tmp to i32

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="32" op_0_bw="32" op_1_bw="78" op_2_bw="32" op_3_bw="32">
<![CDATA[
:33  %tmp_2 = call i32 @_ssdm_op_PartSelect.i32.i78.i32.i32(i78 %tmp_20_i_i, i32 23, i32 54)

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:34  %p_Val2_3 = select i1 %isNeg, i32 %tmp_1, i32 %tmp_2

]]></node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %p_Val2_8_i_i = sub i32 0, %p_Val2_3

]]></node>
<StgValue><ssdm name="p_Val2_8_i_i"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:36  %p_Val2_5 = select i1 %p_Result_s, i32 %p_Val2_8_i_i, i32 %p_Val2_3

]]></node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
:37  switch i32 %p_Val2_5, label %.loopexit [
    i32 1, label %1
    i32 2, label %9
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="p_Val2_5" val="2"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_103 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="p_Val2_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_89 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="122" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_104 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:0  %i5 = phi i10 [ 0, %9 ], [ %i_2, %11 ]

]]></node>
<StgValue><ssdm name="i5"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %exitcond2 = icmp eq i10 %i5, -240

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)

]]></node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %i_2 = add i10 %i5, 1

]]></node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond2, label %.preheader101, label %11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_41 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="64" op_0_bw="10">
<![CDATA[
:1  %tmp_9 = zext i10 %i5 to i64

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %s_col_temp_0_addr = getelementptr [784 x float]* %s_col_temp_0, i64 0, i64 %tmp_9

]]></node>
<StgValue><ssdm name="s_col_temp_0_addr"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:3  store float %tmp_41, float* %s_col_temp_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_42 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %s_col_temp_1_addr = getelementptr [784 x float]* %s_col_temp_1, i64 0, i64 %tmp_9

]]></node>
<StgValue><ssdm name="s_col_temp_1_addr"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:6  store float %tmp_42, float* %s_col_temp_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader101:0  %i6 = phi i10 [ %i_3, %12 ], [ 0, %10 ]

]]></node>
<StgValue><ssdm name="i6"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader101:1  %exitcond4 = icmp eq i10 %i6, -240

]]></node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader101:2  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)

]]></node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader101:3  %i_3 = add i10 %i6, 1

]]></node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader101:4  br i1 %exitcond4, label %13, label %12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_59 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_105 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="64" op_0_bw="10">
<![CDATA[
:1  %tmp_16 = zext i10 %i6 to i64

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %s_row_temp_0_addr = getelementptr [784 x float]* %s_row_temp_0, i64 0, i64 %tmp_16

]]></node>
<StgValue><ssdm name="s_row_temp_0_addr"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:3  store float %tmp_59, float* %s_row_temp_0_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_60 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %s_row_temp_1_addr = getelementptr [784 x float]* %s_row_temp_1, i64 0, i64 %tmp_16

]]></node>
<StgValue><ssdm name="s_row_temp_1_addr"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:6  store float %tmp_60, float* %s_row_temp_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader101

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="151" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_106 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="152" st_id="9" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_107 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="153" st_id="10" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_108 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="154" st_id="11" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_109 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="155" st_id="12" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_110 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="156" st_id="13" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_111 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="157" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="32" op_0_bw="32">
<![CDATA[
:8  %p_Val2_18 = bitcast float %tmp_103 to i32

]]></node>
<StgValue><ssdm name="p_Val2_18"/></StgValue>
</operation>

<operation id="158" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %p_Result_6 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_18, i32 31)

]]></node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="159" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10  %loc_V_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_18, i32 23, i32 30) nounwind

]]></node>
<StgValue><ssdm name="loc_V_6"/></StgValue>
</operation>

<operation id="160" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="23" op_0_bw="32">
<![CDATA[
:11  %loc_V_7 = trunc i32 %p_Val2_18 to i23

]]></node>
<StgValue><ssdm name="loc_V_7"/></StgValue>
</operation>

<operation id="161" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="24" op_0_bw="24" op_1_bw="1" op_2_bw="23">
<![CDATA[
:12  %p_Result_7 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %loc_V_7) nounwind

]]></node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="162" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="78" op_0_bw="24">
<![CDATA[
:13  %tmp_i_i2 = zext i24 %p_Result_7 to i78

]]></node>
<StgValue><ssdm name="tmp_i_i2"/></StgValue>
</operation>

<operation id="163" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="9" op_0_bw="8">
<![CDATA[
:14  %tmp_i_i_i45_cast = zext i8 %loc_V_6 to i9

]]></node>
<StgValue><ssdm name="tmp_i_i_i45_cast"/></StgValue>
</operation>

<operation id="164" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:15  %sh_assign_6 = add i9 -127, %tmp_i_i_i45_cast

]]></node>
<StgValue><ssdm name="sh_assign_6"/></StgValue>
</operation>

<operation id="165" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
:16  %isNeg_3 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign_6, i32 8)

]]></node>
<StgValue><ssdm name="isNeg_3"/></StgValue>
</operation>

<operation id="166" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:17  %tmp_16_i_i3 = sub i8 127, %loc_V_6

]]></node>
<StgValue><ssdm name="tmp_16_i_i3"/></StgValue>
</operation>

<operation id="167" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="9" op_0_bw="8">
<![CDATA[
:18  %tmp_16_i_i48_cast = sext i8 %tmp_16_i_i3 to i9

]]></node>
<StgValue><ssdm name="tmp_16_i_i48_cast"/></StgValue>
</operation>

<operation id="168" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:19  %sh_assign_7 = select i1 %isNeg_3, i9 %tmp_16_i_i48_cast, i9 %sh_assign_6

]]></node>
<StgValue><ssdm name="sh_assign_7"/></StgValue>
</operation>

<operation id="169" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="32" op_0_bw="9">
<![CDATA[
:20  %sh_assign_1_i49_cast = sext i9 %sh_assign_7 to i32

]]></node>
<StgValue><ssdm name="sh_assign_1_i49_cast"/></StgValue>
</operation>

<operation id="170" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="24" op_0_bw="9">
<![CDATA[
:21  %sh_assign_1_i49_cast_cast = sext i9 %sh_assign_7 to i24

]]></node>
<StgValue><ssdm name="sh_assign_1_i49_cast_cast"/></StgValue>
</operation>

<operation id="171" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="78" op_0_bw="32">
<![CDATA[
:22  %tmp_17_i_i3 = zext i32 %sh_assign_1_i49_cast to i78

]]></node>
<StgValue><ssdm name="tmp_17_i_i3"/></StgValue>
</operation>

<operation id="172" st_id="13" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:23  %tmp_18_i_i3 = lshr i24 %p_Result_7, %sh_assign_1_i49_cast_cast

]]></node>
<StgValue><ssdm name="tmp_18_i_i3"/></StgValue>
</operation>

<operation id="173" st_id="13" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="78" op_0_bw="78" op_1_bw="78">
<![CDATA[
:24  %tmp_20_i_i3 = shl i78 %tmp_i_i2, %tmp_17_i_i3

]]></node>
<StgValue><ssdm name="tmp_20_i_i3"/></StgValue>
</operation>

<operation id="174" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
:25  %tmp_54 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %tmp_18_i_i3, i32 23)

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="175" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="32" op_0_bw="1">
<![CDATA[
:26  %tmp_10 = zext i1 %tmp_54 to i32

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="176" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="32" op_0_bw="32" op_1_bw="78" op_2_bw="32" op_3_bw="32">
<![CDATA[
:27  %tmp_11 = call i32 @_ssdm_op_PartSelect.i32.i78.i32.i32(i78 %tmp_20_i_i3, i32 23, i32 54)

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="177" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:28  %p_Val2_21 = select i1 %isNeg_3, i32 %tmp_10, i32 %tmp_11

]]></node>
<StgValue><ssdm name="p_Val2_21"/></StgValue>
</operation>

<operation id="178" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="32" op_0_bw="32">
<![CDATA[
:31  %p_Val2_24 = bitcast float %tmp_104 to i32

]]></node>
<StgValue><ssdm name="p_Val2_24"/></StgValue>
</operation>

<operation id="179" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:32  %p_Result_8 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_24, i32 31)

]]></node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="180" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:33  %loc_V_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_24, i32 23, i32 30) nounwind

]]></node>
<StgValue><ssdm name="loc_V_8"/></StgValue>
</operation>

<operation id="181" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="23" op_0_bw="32">
<![CDATA[
:34  %loc_V_9 = trunc i32 %p_Val2_24 to i23

]]></node>
<StgValue><ssdm name="loc_V_9"/></StgValue>
</operation>

<operation id="182" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="24" op_0_bw="24" op_1_bw="1" op_2_bw="23">
<![CDATA[
:35  %p_Result_9 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %loc_V_9) nounwind

]]></node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="183" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="78" op_0_bw="24">
<![CDATA[
:36  %tmp_i_i3 = zext i24 %p_Result_9 to i78

]]></node>
<StgValue><ssdm name="tmp_i_i3"/></StgValue>
</operation>

<operation id="184" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="9" op_0_bw="8">
<![CDATA[
:37  %tmp_i_i_i64_cast = zext i8 %loc_V_8 to i9

]]></node>
<StgValue><ssdm name="tmp_i_i_i64_cast"/></StgValue>
</operation>

<operation id="185" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:38  %sh_assign_8 = add i9 -127, %tmp_i_i_i64_cast

]]></node>
<StgValue><ssdm name="sh_assign_8"/></StgValue>
</operation>

<operation id="186" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
:39  %isNeg_4 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign_8, i32 8)

]]></node>
<StgValue><ssdm name="isNeg_4"/></StgValue>
</operation>

<operation id="187" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:40  %tmp_16_i_i4 = sub i8 127, %loc_V_8

]]></node>
<StgValue><ssdm name="tmp_16_i_i4"/></StgValue>
</operation>

<operation id="188" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="9" op_0_bw="8">
<![CDATA[
:41  %tmp_16_i_i67_cast = sext i8 %tmp_16_i_i4 to i9

]]></node>
<StgValue><ssdm name="tmp_16_i_i67_cast"/></StgValue>
</operation>

<operation id="189" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:42  %sh_assign_9 = select i1 %isNeg_4, i9 %tmp_16_i_i67_cast, i9 %sh_assign_8

]]></node>
<StgValue><ssdm name="sh_assign_9"/></StgValue>
</operation>

<operation id="190" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="32" op_0_bw="9">
<![CDATA[
:43  %sh_assign_1_i68_cast = sext i9 %sh_assign_9 to i32

]]></node>
<StgValue><ssdm name="sh_assign_1_i68_cast"/></StgValue>
</operation>

<operation id="191" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="24" op_0_bw="9">
<![CDATA[
:44  %sh_assign_1_i68_cast_cast = sext i9 %sh_assign_9 to i24

]]></node>
<StgValue><ssdm name="sh_assign_1_i68_cast_cast"/></StgValue>
</operation>

<operation id="192" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="78" op_0_bw="32">
<![CDATA[
:45  %tmp_17_i_i4 = zext i32 %sh_assign_1_i68_cast to i78

]]></node>
<StgValue><ssdm name="tmp_17_i_i4"/></StgValue>
</operation>

<operation id="193" st_id="13" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:46  %tmp_18_i_i4 = lshr i24 %p_Result_9, %sh_assign_1_i68_cast_cast

]]></node>
<StgValue><ssdm name="tmp_18_i_i4"/></StgValue>
</operation>

<operation id="194" st_id="13" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="78" op_0_bw="78" op_1_bw="78">
<![CDATA[
:47  %tmp_20_i_i4 = shl i78 %tmp_i_i3, %tmp_17_i_i4

]]></node>
<StgValue><ssdm name="tmp_20_i_i4"/></StgValue>
</operation>

<operation id="195" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
:48  %tmp_58 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %tmp_18_i_i4, i32 23)

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="196" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="32" op_0_bw="1">
<![CDATA[
:49  %tmp_12 = zext i1 %tmp_58 to i32

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="197" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="32" op_0_bw="32" op_1_bw="78" op_2_bw="32" op_3_bw="32">
<![CDATA[
:50  %tmp_13 = call i32 @_ssdm_op_PartSelect.i32.i78.i32.i32(i78 %tmp_20_i_i4, i32 23, i32 54)

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="198" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:51  %p_Val2_27 = select i1 %isNeg_4, i32 %tmp_12, i32 %tmp_13

]]></node>
<StgValue><ssdm name="p_Val2_27"/></StgValue>
</operation>

<operation id="199" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:55  %notrhs5 = icmp eq i23 %loc_V_7, 0

]]></node>
<StgValue><ssdm name="notrhs5"/></StgValue>
</operation>

<operation id="200" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:56  %notrhs7 = icmp eq i23 %loc_V_9, 0

]]></node>
<StgValue><ssdm name="notrhs7"/></StgValue>
</operation>

<operation id="201" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:57  %notlhs5 = icmp ne i8 %loc_V_6, -1

]]></node>
<StgValue><ssdm name="notlhs5"/></StgValue>
</operation>

<operation id="202" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:58  %tmp_14 = or i1 %notrhs5, %notlhs5

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="203" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:59  %notlhs7 = icmp ne i8 %loc_V_8, -1

]]></node>
<StgValue><ssdm name="notlhs7"/></StgValue>
</operation>

<operation id="204" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:60  %tmp_15 = or i1 %notrhs7, %notlhs7

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="205" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_112 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="206" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp><literal name="p_Result_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %p_Val2_8_i_i3 = sub i32 0, %p_Val2_21

]]></node>
<StgValue><ssdm name="p_Val2_8_i_i3"/></StgValue>
</operation>

<operation id="207" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:30  %p_Val2_23 = select i1 %p_Result_6, i32 %p_Val2_8_i_i3, i32 %p_Val2_21

]]></node>
<StgValue><ssdm name="p_Val2_23"/></StgValue>
</operation>

<operation id="208" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="p_Result_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52  %p_Val2_8_i_i4 = sub i32 0, %p_Val2_27

]]></node>
<StgValue><ssdm name="p_Val2_8_i_i4"/></StgValue>
</operation>

<operation id="209" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:53  %p_Val2_29 = select i1 %p_Result_8, i32 %p_Val2_8_i_i4, i32 %p_Val2_27

]]></node>
<StgValue><ssdm name="p_Val2_29"/></StgValue>
</operation>

<operation id="210" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32">
<![CDATA[
:54  call fastcc void @dut_update_off_diag_s(i32 %p_Val2_23, i32 %p_Val2_29, float %tmp_105, float %tmp_106, float %tmp_107, float %tmp_108, float %tmp_109, float %tmp_110, float %tmp_111, float %tmp_112, [784 x float]* %s_col_temp_0, [784 x float]* %s_col_temp_1, [784 x float]* %s_row_temp_0, [784 x float]* %s_row_temp_1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="211" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32">
<![CDATA[
:54  call fastcc void @dut_update_off_diag_s(i32 %p_Val2_23, i32 %p_Val2_29, float %tmp_105, float %tmp_106, float %tmp_107, float %tmp_108, float %tmp_109, float %tmp_110, float %tmp_111, float %tmp_112, [784 x float]* %s_col_temp_0, [784 x float]* %s_col_temp_1, [784 x float]* %s_row_temp_0, [784 x float]* %s_row_temp_1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="0" op_0_bw="0">
<![CDATA[
:61  br label %14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="213" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:0  %off_col = phi i10 [ 0, %13 ], [ %off_col_2, %._crit_edge102 ]

]]></node>
<StgValue><ssdm name="off_col"/></StgValue>
</operation>

<operation id="214" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="32" op_0_bw="10">
<![CDATA[
:1  %off_col_cast = zext i10 %off_col to i32

]]></node>
<StgValue><ssdm name="off_col_cast"/></StgValue>
</operation>

<operation id="215" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %exitcond5 = icmp eq i10 %off_col, -240

]]></node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="216" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="142" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)

]]></node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="217" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4  %off_col_2 = add i10 %off_col, 1

]]></node>
<StgValue><ssdm name="off_col_2"/></StgValue>
</operation>

<operation id="218" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond5, label %.preheader, label %15

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="219" st_id="16" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="32" op_0_bw="32">
<![CDATA[
:1  %tmp_45 = sitofp i32 %off_col_cast to float

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="220" st_id="17" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="32" op_0_bw="32">
<![CDATA[
:1  %tmp_45 = sitofp i32 %off_col_cast to float

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="221" st_id="18" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="32" op_0_bw="32">
<![CDATA[
:1  %tmp_45 = sitofp i32 %off_col_cast to float

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="222" st_id="19" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="32" op_0_bw="32">
<![CDATA[
:1  %tmp_45 = sitofp i32 %off_col_cast to float

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="223" st_id="20" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="32" op_0_bw="32">
<![CDATA[
:1  %tmp_45 = sitofp i32 %off_col_cast to float

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="224" st_id="21" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="32" op_0_bw="32">
<![CDATA[
:1  %tmp_45 = sitofp i32 %off_col_cast to float

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="225" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1805) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="226" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="32">
<![CDATA[
:2  %tmp_90_to_int = bitcast float %tmp_45 to i32

]]></node>
<StgValue><ssdm name="tmp_90_to_int"/></StgValue>
</operation>

<operation id="227" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_46 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_90_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="228" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="23" op_0_bw="32">
<![CDATA[
:4  %tmp_75 = trunc i32 %tmp_90_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="229" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %notlhs = icmp ne i8 %tmp_46, -1

]]></node>
<StgValue><ssdm name="notlhs"/></StgValue>
</operation>

<operation id="230" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:6  %notrhs = icmp eq i23 %tmp_75, 0

]]></node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="231" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7  %tmp_47 = or i1 %notrhs, %notlhs

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="232" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %tmp_48 = and i1 %tmp_47, %tmp_14

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="233" st_id="22" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_49 = fcmp oeq float %tmp_45, %tmp_103

]]></node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="234" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %tmp_50 = and i1 %tmp_48, %tmp_49

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="235" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11  %tmp_51 = and i1 %tmp_47, %tmp_15

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="236" st_id="22" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_52 = fcmp oeq float %tmp_45, %tmp_104

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="237" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13  %tmp_53 = and i1 %tmp_51, %tmp_52

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="238" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:14  %or_cond1 = or i1 %tmp_50, %tmp_53

]]></node>
<StgValue><ssdm name="or_cond1"/></StgValue>
</operation>

<operation id="239" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="161" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:15  br i1 %or_cond1, label %._crit_edge102, label %16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="240" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="64" op_0_bw="10">
<![CDATA[
:0  %tmp_82 = zext i10 %off_col to i64

]]></node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="241" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %s_col_temp_0_addr_1 = getelementptr [784 x float]* %s_col_temp_0, i64 0, i64 %tmp_82

]]></node>
<StgValue><ssdm name="s_col_temp_0_addr_1"/></StgValue>
</operation>

<operation id="242" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="32" op_0_bw="10">
<![CDATA[
:2  %tmp_83 = load float* %s_col_temp_0_addr_1, align 4

]]></node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="243" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %s_col_temp_1_addr_1 = getelementptr [784 x float]* %s_col_temp_1, i64 0, i64 %tmp_82

]]></node>
<StgValue><ssdm name="s_col_temp_1_addr_1"/></StgValue>
</operation>

<operation id="244" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="10">
<![CDATA[
:5  %tmp_84 = load float* %s_col_temp_1_addr_1, align 4

]]></node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="245" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="32" op_0_bw="10">
<![CDATA[
:2  %tmp_83 = load float* %s_col_temp_0_addr_1, align 4

]]></node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="246" st_id="23" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="166" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %tmp_83)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="247" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="10">
<![CDATA[
:5  %tmp_84 = load float* %s_col_temp_1_addr_1, align 4

]]></node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="248" st_id="24" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %tmp_84)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="249" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge102

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="250" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="172" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge102:0  br label %14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="251" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="174" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader:0  %off_row7 = phi i10 [ %off_row_3, %._crit_edge103 ], [ 0, %14 ]

]]></node>
<StgValue><ssdm name="off_row7"/></StgValue>
</operation>

<operation id="252" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="32" op_0_bw="10">
<![CDATA[
.preheader:1  %off_row7_cast = zext i10 %off_row7 to i32

]]></node>
<StgValue><ssdm name="off_row7_cast"/></StgValue>
</operation>

<operation id="253" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="176" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:2  %exitcond = icmp eq i10 %off_row7, -240

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="254" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="177" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)

]]></node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="255" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="178" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:4  %off_row_3 = add i10 %off_row7, 1

]]></node>
<StgValue><ssdm name="off_row_3"/></StgValue>
</operation>

<operation id="256" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond, label %.loopexit, label %17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="257" st_id="25" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="32" op_0_bw="32">
<![CDATA[
:1  %tmp_55 = sitofp i32 %off_row7_cast to float

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="258" st_id="26" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="182" bw="32" op_0_bw="32">
<![CDATA[
:1  %tmp_55 = sitofp i32 %off_row7_cast to float

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="259" st_id="27" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="182" bw="32" op_0_bw="32">
<![CDATA[
:1  %tmp_55 = sitofp i32 %off_row7_cast to float

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="260" st_id="28" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="182" bw="32" op_0_bw="32">
<![CDATA[
:1  %tmp_55 = sitofp i32 %off_row7_cast to float

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="261" st_id="29" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="182" bw="32" op_0_bw="32">
<![CDATA[
:1  %tmp_55 = sitofp i32 %off_row7_cast to float

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="262" st_id="30" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="182" bw="32" op_0_bw="32">
<![CDATA[
:1  %tmp_55 = sitofp i32 %off_row7_cast to float

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="263" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="181" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str1806) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="264" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="183" bw="32" op_0_bw="32">
<![CDATA[
:2  %tmp_98_to_int = bitcast float %tmp_55 to i32

]]></node>
<StgValue><ssdm name="tmp_98_to_int"/></StgValue>
</operation>

<operation id="265" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_56 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_98_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="266" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="23" op_0_bw="32">
<![CDATA[
:4  %tmp_76 = trunc i32 %tmp_98_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="267" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %notlhs8 = icmp ne i8 %tmp_56, -1

]]></node>
<StgValue><ssdm name="notlhs8"/></StgValue>
</operation>

<operation id="268" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="187" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:6  %notrhs8 = icmp eq i23 %tmp_76, 0

]]></node>
<StgValue><ssdm name="notrhs8"/></StgValue>
</operation>

<operation id="269" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7  %tmp_57 = or i1 %notrhs8, %notlhs8

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="270" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %tmp_67 = and i1 %tmp_57, %tmp_14

]]></node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="271" st_id="31" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_77 = fcmp oeq float %tmp_55, %tmp_103

]]></node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="272" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %tmp_78 = and i1 %tmp_67, %tmp_77

]]></node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="273" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11  %tmp_79 = and i1 %tmp_57, %tmp_15

]]></node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="274" st_id="31" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_80 = fcmp oeq float %tmp_55, %tmp_104

]]></node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="275" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13  %tmp_81 = and i1 %tmp_79, %tmp_80

]]></node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="276" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:14  %or_cond2 = or i1 %tmp_78, %tmp_81

]]></node>
<StgValue><ssdm name="or_cond2"/></StgValue>
</operation>

<operation id="277" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="196" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:15  br i1 %or_cond2, label %._crit_edge103, label %18

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="278" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="64" op_0_bw="10">
<![CDATA[
:0  %tmp_85 = zext i10 %off_row7 to i64

]]></node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="279" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %s_row_temp_0_addr_1 = getelementptr [784 x float]* %s_row_temp_0, i64 0, i64 %tmp_85

]]></node>
<StgValue><ssdm name="s_row_temp_0_addr_1"/></StgValue>
</operation>

<operation id="280" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="32" op_0_bw="10">
<![CDATA[
:2  %tmp_86 = load float* %s_row_temp_0_addr_1, align 8

]]></node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="281" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %s_row_temp_1_addr_1 = getelementptr [784 x float]* %s_row_temp_1, i64 0, i64 %tmp_85

]]></node>
<StgValue><ssdm name="s_row_temp_1_addr_1"/></StgValue>
</operation>

<operation id="282" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="32" op_0_bw="10">
<![CDATA[
:5  %tmp_87 = load float* %s_row_temp_1_addr_1, align 4

]]></node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="283" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="200" bw="32" op_0_bw="10">
<![CDATA[
:2  %tmp_86 = load float* %s_row_temp_0_addr_1, align 8

]]></node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="284" st_id="32" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="201" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %tmp_86)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="285" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="203" bw="32" op_0_bw="10">
<![CDATA[
:5  %tmp_87 = load float* %s_row_temp_1_addr_1, align 4

]]></node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="286" st_id="33" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %tmp_87)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="287" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge103

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="288" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="207" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge103:0  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="289" st_id="34" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_90 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="290" st_id="35" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_91 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="291" st_id="36" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_92 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="292" st_id="37" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_93 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="293" st_id="38" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_94 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="294" st_id="39" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_95 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="295" st_id="40" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_96 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="296" st_id="41" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_97 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="297" st_id="42" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_98 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="298" st_id="43" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_99 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="299" st_id="44" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_100 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="300" st_id="45" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_101 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="301" st_id="46" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_102 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="302" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="223" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="303" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="225" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:0  %i = phi i10 [ 0, %1 ], [ %i_1, %3 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="304" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="226" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %exitcond1 = icmp eq i10 %i, -240

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="305" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)

]]></node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="306" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="228" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %i_1 = add i10 %i, 1

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="307" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="229" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond1, label %4, label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="308" st_id="47" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_37 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="309" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="32" op_0_bw="32">
<![CDATA[
:0  %p_Val2_6 = bitcast float %tmp_89 to i32

]]></node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="310" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="247" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_6, i32 31)

]]></node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="311" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %loc_V_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_6, i32 23, i32 30) nounwind

]]></node>
<StgValue><ssdm name="loc_V_2"/></StgValue>
</operation>

<operation id="312" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="23" op_0_bw="32">
<![CDATA[
:3  %loc_V_3 = trunc i32 %p_Val2_6 to i23

]]></node>
<StgValue><ssdm name="loc_V_3"/></StgValue>
</operation>

<operation id="313" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="24" op_0_bw="24" op_1_bw="1" op_2_bw="23">
<![CDATA[
:4  %p_Result_3 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %loc_V_3) nounwind

]]></node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="314" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="78" op_0_bw="24">
<![CDATA[
:5  %tmp_i_i6 = zext i24 %p_Result_3 to i78

]]></node>
<StgValue><ssdm name="tmp_i_i6"/></StgValue>
</operation>

<operation id="315" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="9" op_0_bw="8">
<![CDATA[
:6  %tmp_i_i_i7_cast = zext i8 %loc_V_2 to i9

]]></node>
<StgValue><ssdm name="tmp_i_i_i7_cast"/></StgValue>
</operation>

<operation id="316" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:7  %sh_assign_2 = add i9 -127, %tmp_i_i_i7_cast

]]></node>
<StgValue><ssdm name="sh_assign_2"/></StgValue>
</operation>

<operation id="317" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
:8  %isNeg_1 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign_2, i32 8)

]]></node>
<StgValue><ssdm name="isNeg_1"/></StgValue>
</operation>

<operation id="318" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:9  %tmp_16_i_i1 = sub i8 127, %loc_V_2

]]></node>
<StgValue><ssdm name="tmp_16_i_i1"/></StgValue>
</operation>

<operation id="319" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="9" op_0_bw="8">
<![CDATA[
:10  %tmp_16_i_i10_cast = sext i8 %tmp_16_i_i1 to i9

]]></node>
<StgValue><ssdm name="tmp_16_i_i10_cast"/></StgValue>
</operation>

<operation id="320" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:11  %sh_assign_3 = select i1 %isNeg_1, i9 %tmp_16_i_i10_cast, i9 %sh_assign_2

]]></node>
<StgValue><ssdm name="sh_assign_3"/></StgValue>
</operation>

<operation id="321" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="32" op_0_bw="9">
<![CDATA[
:12  %sh_assign_1_i11_cast = sext i9 %sh_assign_3 to i32

]]></node>
<StgValue><ssdm name="sh_assign_1_i11_cast"/></StgValue>
</operation>

<operation id="322" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="24" op_0_bw="9">
<![CDATA[
:13  %sh_assign_1_i11_cast_cast = sext i9 %sh_assign_3 to i24

]]></node>
<StgValue><ssdm name="sh_assign_1_i11_cast_cast"/></StgValue>
</operation>

<operation id="323" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="78" op_0_bw="32">
<![CDATA[
:14  %tmp_17_i_i1 = zext i32 %sh_assign_1_i11_cast to i78

]]></node>
<StgValue><ssdm name="tmp_17_i_i1"/></StgValue>
</operation>

<operation id="324" st_id="47" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:15  %tmp_18_i_i1 = lshr i24 %p_Result_3, %sh_assign_1_i11_cast_cast

]]></node>
<StgValue><ssdm name="tmp_18_i_i1"/></StgValue>
</operation>

<operation id="325" st_id="47" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="78" op_0_bw="78" op_1_bw="78">
<![CDATA[
:16  %tmp_20_i_i1 = shl i78 %tmp_i_i6, %tmp_17_i_i1

]]></node>
<StgValue><ssdm name="tmp_20_i_i1"/></StgValue>
</operation>

<operation id="326" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
:17  %tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %tmp_18_i_i1, i32 23)

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="327" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="264" bw="32" op_0_bw="1">
<![CDATA[
:18  %tmp_3 = zext i1 %tmp_22 to i32

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="328" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="32" op_0_bw="32" op_1_bw="78" op_2_bw="32" op_3_bw="32">
<![CDATA[
:19  %tmp_4 = call i32 @_ssdm_op_PartSelect.i32.i78.i32.i32(i78 %tmp_20_i_i1, i32 23, i32 54)

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="329" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:20  %p_Val2_9 = select i1 %isNeg_1, i32 %tmp_3, i32 %tmp_4

]]></node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="330" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="32" op_0_bw="32">
<![CDATA[
:23  %p_Val2_12 = bitcast float %tmp_90 to i32

]]></node>
<StgValue><ssdm name="p_Val2_12"/></StgValue>
</operation>

<operation id="331" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:24  %p_Result_4 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_12, i32 31)

]]></node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="332" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="271" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:25  %loc_V_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_12, i32 23, i32 30) nounwind

]]></node>
<StgValue><ssdm name="loc_V_4"/></StgValue>
</operation>

<operation id="333" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="272" bw="23" op_0_bw="32">
<![CDATA[
:26  %loc_V_5 = trunc i32 %p_Val2_12 to i23

]]></node>
<StgValue><ssdm name="loc_V_5"/></StgValue>
</operation>

<operation id="334" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="273" bw="24" op_0_bw="24" op_1_bw="1" op_2_bw="23">
<![CDATA[
:27  %p_Result_5 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %loc_V_5) nounwind

]]></node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="335" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="78" op_0_bw="24">
<![CDATA[
:28  %tmp_i_i1 = zext i24 %p_Result_5 to i78

]]></node>
<StgValue><ssdm name="tmp_i_i1"/></StgValue>
</operation>

<operation id="336" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="9" op_0_bw="8">
<![CDATA[
:29  %tmp_i_i_i26_cast = zext i8 %loc_V_4 to i9

]]></node>
<StgValue><ssdm name="tmp_i_i_i26_cast"/></StgValue>
</operation>

<operation id="337" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:30  %sh_assign_4 = add i9 -127, %tmp_i_i_i26_cast

]]></node>
<StgValue><ssdm name="sh_assign_4"/></StgValue>
</operation>

<operation id="338" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="277" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
:31  %isNeg_2 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign_4, i32 8)

]]></node>
<StgValue><ssdm name="isNeg_2"/></StgValue>
</operation>

<operation id="339" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:32  %tmp_16_i_i2 = sub i8 127, %loc_V_4

]]></node>
<StgValue><ssdm name="tmp_16_i_i2"/></StgValue>
</operation>

<operation id="340" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="9" op_0_bw="8">
<![CDATA[
:33  %tmp_16_i_i29_cast = sext i8 %tmp_16_i_i2 to i9

]]></node>
<StgValue><ssdm name="tmp_16_i_i29_cast"/></StgValue>
</operation>

<operation id="341" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:34  %sh_assign_5 = select i1 %isNeg_2, i9 %tmp_16_i_i29_cast, i9 %sh_assign_4

]]></node>
<StgValue><ssdm name="sh_assign_5"/></StgValue>
</operation>

<operation id="342" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="32" op_0_bw="9">
<![CDATA[
:35  %sh_assign_1_i30_cast = sext i9 %sh_assign_5 to i32

]]></node>
<StgValue><ssdm name="sh_assign_1_i30_cast"/></StgValue>
</operation>

<operation id="343" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="24" op_0_bw="9">
<![CDATA[
:36  %sh_assign_1_i30_cast_cast = sext i9 %sh_assign_5 to i24

]]></node>
<StgValue><ssdm name="sh_assign_1_i30_cast_cast"/></StgValue>
</operation>

<operation id="344" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="78" op_0_bw="32">
<![CDATA[
:37  %tmp_17_i_i2 = zext i32 %sh_assign_1_i30_cast to i78

]]></node>
<StgValue><ssdm name="tmp_17_i_i2"/></StgValue>
</operation>

<operation id="345" st_id="47" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:38  %tmp_18_i_i2 = lshr i24 %p_Result_5, %sh_assign_1_i30_cast_cast

]]></node>
<StgValue><ssdm name="tmp_18_i_i2"/></StgValue>
</operation>

<operation id="346" st_id="47" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="78" op_0_bw="78" op_1_bw="78">
<![CDATA[
:39  %tmp_20_i_i2 = shl i78 %tmp_i_i1, %tmp_17_i_i2

]]></node>
<StgValue><ssdm name="tmp_20_i_i2"/></StgValue>
</operation>

<operation id="347" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
:40  %tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %tmp_18_i_i2, i32 23)

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="348" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="287" bw="32" op_0_bw="1">
<![CDATA[
:41  %tmp_5 = zext i1 %tmp_26 to i32

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="349" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="32" op_0_bw="32" op_1_bw="78" op_2_bw="32" op_3_bw="32">
<![CDATA[
:42  %tmp_6 = call i32 @_ssdm_op_PartSelect.i32.i78.i32.i32(i78 %tmp_20_i_i2, i32 23, i32 54)

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="350" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="289" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:43  %p_Val2_15 = select i1 %isNeg_2, i32 %tmp_5, i32 %tmp_6

]]></node>
<StgValue><ssdm name="p_Val2_15"/></StgValue>
</operation>

<operation id="351" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="323" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:77  %notrhs2 = icmp eq i23 %loc_V_3, 0

]]></node>
<StgValue><ssdm name="notrhs2"/></StgValue>
</operation>

<operation id="352" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="324" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:78  %notrhs4 = icmp eq i23 %loc_V_5, 0

]]></node>
<StgValue><ssdm name="notrhs4"/></StgValue>
</operation>

<operation id="353" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="325" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:79  %notlhs2 = icmp ne i8 %loc_V_2, -1

]]></node>
<StgValue><ssdm name="notlhs2"/></StgValue>
</operation>

<operation id="354" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:80  %tmp_7 = or i1 %notrhs2, %notlhs2

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="355" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="327" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:81  %notlhs4 = icmp ne i8 %loc_V_4, -1

]]></node>
<StgValue><ssdm name="notlhs4"/></StgValue>
</operation>

<operation id="356" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:82  %tmp_8 = or i1 %notrhs4, %notlhs4

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="357" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="232" bw="64" op_0_bw="10">
<![CDATA[
:1  %tmp_s = zext i10 %i to i64

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="358" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="233" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %u_row_temp_0_addr = getelementptr [784 x float]* %u_row_temp_0, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="u_row_temp_0_addr"/></StgValue>
</operation>

<operation id="359" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="234" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:3  store float %tmp_37, float* %u_row_temp_0_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="360" st_id="48" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_38 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="361" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="236" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %u_row_temp_1_addr = getelementptr [784 x float]* %u_row_temp_1, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="u_row_temp_1_addr"/></StgValue>
</operation>

<operation id="362" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="237" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:6  store float %tmp_38, float* %u_row_temp_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="363" st_id="49" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_39 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="364" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="239" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %v_row_temp_0_addr = getelementptr [784 x float]* %v_row_temp_0, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="v_row_temp_0_addr"/></StgValue>
</operation>

<operation id="365" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="240" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:9  store float %tmp_39, float* %v_row_temp_0_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="366" st_id="50" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_40 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="367" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="242" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %v_row_temp_1_addr = getelementptr [784 x float]* %v_row_temp_1, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="v_row_temp_1_addr"/></StgValue>
</operation>

<operation id="368" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="243" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:12  store float %tmp_40, float* %v_row_temp_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="369" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="244" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="370" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="p_Result_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %p_Val2_8_i_i1 = sub i32 0, %p_Val2_9

]]></node>
<StgValue><ssdm name="p_Val2_8_i_i1"/></StgValue>
</operation>

<operation id="371" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="268" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:22  %p_Val2_11 = select i1 %p_Result_2, i32 %p_Val2_8_i_i1, i32 %p_Val2_9

]]></node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="372" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="p_Result_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %p_Val2_8_i_i2 = sub i32 0, %p_Val2_15

]]></node>
<StgValue><ssdm name="p_Val2_8_i_i2"/></StgValue>
</operation>

<operation id="373" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="291" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:45  %p_Val2_17 = select i1 %p_Result_4, i32 %p_Val2_8_i_i2, i32 %p_Val2_15

]]></node>
<StgValue><ssdm name="p_Val2_17"/></StgValue>
</operation>

<operation id="374" st_id="51" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="292" bw="576" op_0_bw="576" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32">
<![CDATA[
:46  %call_ret = call fastcc { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } @dut_calc_svd_update_on_diag_s_off_(i32 %p_Val2_11, i32 %p_Val2_17, float %tmp_91, float %tmp_92, float %tmp_93, float %tmp_94, float %tmp_95, float %tmp_96, float %tmp_97, float %tmp_98, float %tmp_99, float %tmp_100, float %tmp_101, float %tmp_102, [784 x float]* %u_row_temp_0, [784 x float]* %u_row_temp_1, [784 x float]* %v_row_temp_0, [784 x float]* %v_row_temp_1)

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="375" st_id="52" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="292" bw="576" op_0_bw="576" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32">
<![CDATA[
:46  %call_ret = call fastcc { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } @dut_calc_svd_update_on_diag_s_off_(i32 %p_Val2_11, i32 %p_Val2_17, float %tmp_91, float %tmp_92, float %tmp_93, float %tmp_94, float %tmp_95, float %tmp_96, float %tmp_97, float %tmp_98, float %tmp_99, float %tmp_100, float %tmp_101, float %tmp_102, [784 x float]* %u_row_temp_0, [784 x float]* %u_row_temp_1, [784 x float]* %v_row_temp_0, [784 x float]* %v_row_temp_1)

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="376" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="293" bw="32" op_0_bw="576">
<![CDATA[
:47  %u_temp_0_0 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 0

]]></node>
<StgValue><ssdm name="u_temp_0_0"/></StgValue>
</operation>

<operation id="377" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="294" bw="32" op_0_bw="576">
<![CDATA[
:48  %u_temp_0_1 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 1

]]></node>
<StgValue><ssdm name="u_temp_0_1"/></StgValue>
</operation>

<operation id="378" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="295" bw="32" op_0_bw="576">
<![CDATA[
:49  %u_temp_1_0 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 2

]]></node>
<StgValue><ssdm name="u_temp_1_0"/></StgValue>
</operation>

<operation id="379" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="296" bw="32" op_0_bw="576">
<![CDATA[
:50  %u_temp_1_1 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 3

]]></node>
<StgValue><ssdm name="u_temp_1_1"/></StgValue>
</operation>

<operation id="380" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="297" bw="32" op_0_bw="576">
<![CDATA[
:51  %v_temp_0_0 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 4

]]></node>
<StgValue><ssdm name="v_temp_0_0"/></StgValue>
</operation>

<operation id="381" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="298" bw="32" op_0_bw="576">
<![CDATA[
:52  %v_temp_0_1 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 5

]]></node>
<StgValue><ssdm name="v_temp_0_1"/></StgValue>
</operation>

<operation id="382" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="299" bw="32" op_0_bw="576">
<![CDATA[
:53  %v_temp_1_0 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 6

]]></node>
<StgValue><ssdm name="v_temp_1_0"/></StgValue>
</operation>

<operation id="383" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="300" bw="32" op_0_bw="576">
<![CDATA[
:54  %v_temp_1_1 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 7

]]></node>
<StgValue><ssdm name="v_temp_1_1"/></StgValue>
</operation>

<operation id="384" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="301" bw="32" op_0_bw="576">
<![CDATA[
:55  %new_j_0_0 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 8

]]></node>
<StgValue><ssdm name="new_j_0_0"/></StgValue>
</operation>

<operation id="385" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="302" bw="32" op_0_bw="576">
<![CDATA[
:56  %new_j_0_1 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 9

]]></node>
<StgValue><ssdm name="new_j_0_1"/></StgValue>
</operation>

<operation id="386" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="303" bw="32" op_0_bw="576">
<![CDATA[
:57  %new_j_1_0 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 10

]]></node>
<StgValue><ssdm name="new_j_1_0"/></StgValue>
</operation>

<operation id="387" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="304" bw="32" op_0_bw="576">
<![CDATA[
:58  %new_j_1_1 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 11

]]></node>
<StgValue><ssdm name="new_j_1_1"/></StgValue>
</operation>

<operation id="388" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="305" bw="32" op_0_bw="576">
<![CDATA[
:59  %new_k_0_0 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 12

]]></node>
<StgValue><ssdm name="new_k_0_0"/></StgValue>
</operation>

<operation id="389" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="306" bw="32" op_0_bw="576">
<![CDATA[
:60  %new_k_0_1 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 13

]]></node>
<StgValue><ssdm name="new_k_0_1"/></StgValue>
</operation>

<operation id="390" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="307" bw="32" op_0_bw="576">
<![CDATA[
:61  %new_k_1_0 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 14

]]></node>
<StgValue><ssdm name="new_k_1_0"/></StgValue>
</operation>

<operation id="391" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="308" bw="32" op_0_bw="576">
<![CDATA[
:62  %new_k_1_1 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 15

]]></node>
<StgValue><ssdm name="new_k_1_1"/></StgValue>
</operation>

<operation id="392" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="309" bw="32" op_0_bw="576">
<![CDATA[
:63  %s_temp_0_0 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 16

]]></node>
<StgValue><ssdm name="s_temp_0_0"/></StgValue>
</operation>

<operation id="393" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="310" bw="32" op_0_bw="576">
<![CDATA[
:64  %s_temp_1_1 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 17

]]></node>
<StgValue><ssdm name="s_temp_1_1"/></StgValue>
</operation>

<operation id="394" st_id="52" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="311" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:65  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %s_temp_0_0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="395" st_id="53" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="312" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:66  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float 0.000000e+00)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="396" st_id="54" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="313" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:67  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float 0.000000e+00)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="397" st_id="55" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="314" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:68  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %s_temp_1_1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="398" st_id="56" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="315" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:69  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %u_temp_0_0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="399" st_id="57" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="316" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:70  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %u_temp_0_1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="400" st_id="58" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="317" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:71  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %u_temp_1_0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="401" st_id="59" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="318" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:72  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %u_temp_1_1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="402" st_id="60" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="319" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:73  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %v_temp_0_0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="403" st_id="61" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="320" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:74  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %v_temp_0_1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="404" st_id="62" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="321" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:75  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %v_temp_1_0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="405" st_id="63" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="322" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:76  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %v_temp_1_1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="406" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="329" bw="0" op_0_bw="0">
<![CDATA[
:83  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="407" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="331" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:0  %off_row = phi i10 [ 0, %4 ], [ %off_row_2, %._crit_edge ]

]]></node>
<StgValue><ssdm name="off_row"/></StgValue>
</operation>

<operation id="408" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="332" bw="32" op_0_bw="10">
<![CDATA[
:1  %off_row_cast = zext i10 %off_row to i32

]]></node>
<StgValue><ssdm name="off_row_cast"/></StgValue>
</operation>

<operation id="409" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="333" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %exitcond3 = icmp eq i10 %off_row, -240

]]></node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="410" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="334" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)

]]></node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="411" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="335" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4  %off_row_2 = add i10 %off_row, 1

]]></node>
<StgValue><ssdm name="off_row_2"/></StgValue>
</operation>

<operation id="412" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="336" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond3, label %8, label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="413" st_id="64" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="32" op_0_bw="32">
<![CDATA[
:1  %tmp_17 = sitofp i32 %off_row_cast to float

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="414" st_id="64" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="372" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %new_j_0_0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="415" st_id="65" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="339" bw="32" op_0_bw="32">
<![CDATA[
:1  %tmp_17 = sitofp i32 %off_row_cast to float

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="416" st_id="66" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="339" bw="32" op_0_bw="32">
<![CDATA[
:1  %tmp_17 = sitofp i32 %off_row_cast to float

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="417" st_id="67" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="339" bw="32" op_0_bw="32">
<![CDATA[
:1  %tmp_17 = sitofp i32 %off_row_cast to float

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="418" st_id="68" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="339" bw="32" op_0_bw="32">
<![CDATA[
:1  %tmp_17 = sitofp i32 %off_row_cast to float

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="419" st_id="69" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="339" bw="32" op_0_bw="32">
<![CDATA[
:1  %tmp_17 = sitofp i32 %off_row_cast to float

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="420" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="338" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str1804) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="421" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="340" bw="32" op_0_bw="32">
<![CDATA[
:2  %tmp_67_to_int = bitcast float %tmp_17 to i32

]]></node>
<StgValue><ssdm name="tmp_67_to_int"/></StgValue>
</operation>

<operation id="422" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="341" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_18 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_67_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="423" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="342" bw="23" op_0_bw="32">
<![CDATA[
:4  %tmp_70 = trunc i32 %tmp_67_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="424" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="343" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %notlhs1 = icmp ne i8 %tmp_18, -1

]]></node>
<StgValue><ssdm name="notlhs1"/></StgValue>
</operation>

<operation id="425" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="344" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:6  %notrhs1 = icmp eq i23 %tmp_70, 0

]]></node>
<StgValue><ssdm name="notrhs1"/></StgValue>
</operation>

<operation id="426" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7  %tmp_19 = or i1 %notrhs1, %notlhs1

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="427" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %tmp_20 = and i1 %tmp_19, %tmp_7

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="428" st_id="70" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="347" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_21 = fcmp oeq float %tmp_17, %tmp_89

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="429" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %tmp_23 = and i1 %tmp_20, %tmp_21

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="430" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11  %tmp_24 = and i1 %tmp_19, %tmp_8

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="431" st_id="70" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="350" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_25 = fcmp oeq float %tmp_17, %tmp_90

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="432" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13  %tmp_43 = and i1 %tmp_24, %tmp_25

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="433" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:14  %or_cond = or i1 %tmp_23, %tmp_43

]]></node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="434" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="353" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:15  br i1 %or_cond, label %._crit_edge, label %7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="435" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="355" bw="64" op_0_bw="10">
<![CDATA[
:0  %tmp_44 = zext i10 %off_row to i64

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="436" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %v_row_temp_0_addr_1 = getelementptr [784 x float]* %v_row_temp_0, i64 0, i64 %tmp_44

]]></node>
<StgValue><ssdm name="v_row_temp_0_addr_1"/></StgValue>
</operation>

<operation id="437" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="357" bw="32" op_0_bw="10">
<![CDATA[
:2  %tmp_71 = load float* %v_row_temp_0_addr_1, align 8

]]></node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="438" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="357" bw="32" op_0_bw="10">
<![CDATA[
:2  %tmp_71 = load float* %v_row_temp_0_addr_1, align 8

]]></node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="439" st_id="71" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="358" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %tmp_71)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="440" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="359" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %v_row_temp_1_addr_1 = getelementptr [784 x float]* %v_row_temp_1, i64 0, i64 %tmp_44

]]></node>
<StgValue><ssdm name="v_row_temp_1_addr_1"/></StgValue>
</operation>

<operation id="441" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="360" bw="32" op_0_bw="10">
<![CDATA[
:5  %tmp_72 = load float* %v_row_temp_1_addr_1, align 4

]]></node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="442" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="360" bw="32" op_0_bw="10">
<![CDATA[
:5  %tmp_72 = load float* %v_row_temp_1_addr_1, align 4

]]></node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="443" st_id="72" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="361" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %tmp_72)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="444" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="362" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %u_row_temp_0_addr_1 = getelementptr [784 x float]* %u_row_temp_0, i64 0, i64 %tmp_44

]]></node>
<StgValue><ssdm name="u_row_temp_0_addr_1"/></StgValue>
</operation>

<operation id="445" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="363" bw="32" op_0_bw="10">
<![CDATA[
:8  %tmp_73 = load float* %u_row_temp_0_addr_1, align 8

]]></node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="446" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="365" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %u_row_temp_1_addr_1 = getelementptr [784 x float]* %u_row_temp_1, i64 0, i64 %tmp_44

]]></node>
<StgValue><ssdm name="u_row_temp_1_addr_1"/></StgValue>
</operation>

<operation id="447" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="366" bw="32" op_0_bw="10">
<![CDATA[
:11  %tmp_74 = load float* %u_row_temp_1_addr_1, align 4

]]></node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="448" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="363" bw="32" op_0_bw="10">
<![CDATA[
:8  %tmp_73 = load float* %u_row_temp_0_addr_1, align 8

]]></node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="449" st_id="73" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="364" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %tmp_73)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="450" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="366" bw="32" op_0_bw="10">
<![CDATA[
:11  %tmp_74 = load float* %u_row_temp_1_addr_1, align 4

]]></node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="451" st_id="74" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="367" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:12  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %tmp_74)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="452" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="368" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="453" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="370" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:0  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="454" st_id="75" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="373" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %new_j_0_1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="455" st_id="76" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="374" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %new_j_1_0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="456" st_id="77" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="375" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %new_j_1_1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="457" st_id="78" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="376" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %new_k_0_0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="458" st_id="79" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="377" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %new_k_0_1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="459" st_id="80" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="378" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %new_k_1_0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="460" st_id="81" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="p_Val2_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="379" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %new_k_1_1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="461" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="p_Val2_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="380" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="462" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="p_Val2_5" val="1"/>
</and_exp><and_exp><literal name="p_Val2_5" val="!2"/>
</and_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="382" bw="0">
<![CDATA[
.loopexit:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
