{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.0969,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09952,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00310491,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00259763,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000988545,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00259763,
	"finish__design__instance__count__class:fill_cell": 993,
	"finish__design__instance__area__class:fill_cell": 5907.59,
	"finish__design__instance__count__class:tap_cell": 112,
	"finish__design__instance__area__class:tap_cell": 29.792,
	"finish__design__instance__count__class:buffer": 11,
	"finish__design__instance__area__class:buffer": 11.97,
	"finish__design__instance__count__class:clock_buffer": 7,
	"finish__design__instance__area__class:clock_buffer": 8.246,
	"finish__design__instance__count__class:timing_repair_buffer": 25,
	"finish__design__instance__area__class:timing_repair_buffer": 19.95,
	"finish__design__instance__count__class:inverter": 10,
	"finish__design__instance__area__class:inverter": 5.32,
	"finish__design__instance__count__class:sequential_cell": 34,
	"finish__design__instance__area__class:sequential_cell": 153.748,
	"finish__design__instance__count__class:multi_input_combinational_cell": 86,
	"finish__design__instance__area__class:multi_input_combinational_cell": 119.7,
	"finish__design__instance__count": 1278,
	"finish__design__instance__area": 6256.32,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.265322,
	"finish__clock__skew__setup": 0.000918481,
	"finish__clock__skew__hold": 0.000918481,
	"finish__timing__drv__max_slew_limit": 0.739575,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.8641,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000424726,
	"finish__power__switching__total": 0.000151251,
	"finish__power__leakage__total": 6.65251e-06,
	"finish__power__total": 0.000582629,
	"finish__design__io": 26,
	"finish__design__die__area": 10000,
	"finish__design__core__area": 6256.32,
	"finish__design__instance__count": 285,
	"finish__design__instance__area": 348.726,
	"finish__design__instance__count__stdcell": 285,
	"finish__design__instance__area__stdcell": 348.726,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0557398,
	"finish__design__instance__utilization__stdcell": 0.0557398,
	"finish__design__rows": 56,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 56,
	"finish__design__sites": 23520,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 23520,
	"finish__flow__warnings__count": 1,
	"finish__flow__errors__count": 0
}