# vsim -do sisa_run_msim_rtl_vhdl.do -l msim_transcript -i test_sisa 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.test_sisa(comportament)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.sisa(structure)
# Loading work.proc(structure)
# Loading ieee.numeric_std(body)
# Loading work.unidad_control(structure)
# Loading work.multi(structure)
# Loading work.control_l(structure)
# Loading work.datapath(structure)
# Loading work.regfile(structure)
# Loading work.alu(structure)
# Loading work.memorycontroller(comportament)
# Loading work.sramcontroller(comportament)
# Loading ieee.std_logic_textio(body)
# Loading work.package_timing(body)
# Loading work.package_utility(body)
# Loading work.async_64kx16(behave_arch)
# do sisa_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying /home/usuari/PEC-proc/renacuajo/Etapa2.2/simulation/modelsim/sisa.mpf
# 
# vcom -93 -work work {/home/usuari/PEC-proc/renacuajo/Etapa2.2/unidad_control.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity unidad_control
# -- Compiling architecture Structure of unidad_control
# vcom -93 -work work {/home/usuari/PEC-proc/renacuajo/Etapa2.2/SRAMController.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SRAMController
# -- Compiling architecture comportament of SRAMController
# vcom -93 -work work {/home/usuari/PEC-proc/renacuajo/Etapa2.2/sisa.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity sisa
# -- Compiling architecture Structure of sisa
# vcom -93 -work work {/home/usuari/PEC-proc/renacuajo/Etapa2.2/regfile.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity regfile
# -- Compiling architecture Structure of regfile
# vcom -93 -work work {/home/usuari/PEC-proc/renacuajo/Etapa2.2/proc.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity proc
# -- Compiling architecture Structure of proc
# vcom -93 -work work {/home/usuari/PEC-proc/renacuajo/Etapa2.2/multi.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity multi
# -- Compiling architecture Structure of multi
# vcom -93 -work work {/home/usuari/PEC-proc/renacuajo/Etapa2.2/MemoryController.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity MemoryController
# -- Compiling architecture comportament of MemoryController
# vcom -93 -work work {/home/usuari/PEC-proc/renacuajo/Etapa2.2/datapath.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture Structure of datapath
# vcom -93 -work work {/home/usuari/PEC-proc/renacuajo/Etapa2.2/control_l.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control_l
# -- Compiling architecture Structure of control_l
# vcom -93 -work work {/home/usuari/PEC-proc/renacuajo/Etapa2.2/alu.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture Structure of alu
# 
add wave sim:/test_sisa/*
run 1000 ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /test_sisa/SoC/mem0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_sisa/SoC/pro0/e0/reg0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_sisa/SoC/pro0/e0/reg0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /test_sisa/SoC/mem0
# ** Error: (vsim-7) Failed to open VHDL file "contingut.memoria.hexa16.rom" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 15 ns  Iteration: 0  Instance: /test_sisa/mem0
# ** Fatal: (vsim-7) Failed to open VHDL file "contingut.memoria.hexa16.rom" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 15 ns  Iteration: 0  Process: /test_sisa/mem0/line__128 File: /home/usuari/PEC-proc/renacuajo/Etapa2.2/async_64Kx16.vhd
# Fatal error in Process line__128 at /home/usuari/PEC-proc/renacuajo/Etapa2.2/async_64Kx16.vhd line 75
# 
# HDL call sequence:
# Stopped at /home/usuari/PEC-proc/renacuajo/Etapa2.2/async_64Kx16.vhd 75 Subprogram Load_FitxerDadesMemoria
# called from  /home/usuari/PEC-proc/renacuajo/Etapa2.2/async_64Kx16.vhd 145 Process line__128
# 
run 1000000 ns
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at /home/usuari/PEC-proc/renacuajo/Etapa2.2/async_64Kx16.vhd 75 Subprogram Load_FitxerDadesMemoria
# called from  /home/usuari/PEC-proc/renacuajo/Etapa2.2/async_64Kx16.vhd 145 Process line__128
# 

run 100000
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at /home/usuari/PEC-proc/renacuajo/Etapa2.2/async_64Kx16.vhd 75 Subprogram Load_FitxerDadesMemoria
# called from  /home/usuari/PEC-proc/renacuajo/Etapa2.2/async_64Kx16.vhd 145 Process line__128
# 
run 100
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at /home/usuari/PEC-proc/renacuajo/Etapa2.2/async_64Kx16.vhd 75 Subprogram Load_FitxerDadesMemoria
# called from  /home/usuari/PEC-proc/renacuajo/Etapa2.2/async_64Kx16.vhd 145 Process line__128
# 
restart
# ** Error: (vsim-3170) Could not find '/home/usuari/PEC-proc/renacuajo/Etapa2.2/simulation/modelsim/rtl_work.test_sisa'.
# Compile of test_sisa.vhd was successful with warnings.
# Compile of alu.vhd was successful.
# Compile of async_64Kx16.vhd failed with 1 errors.
# Compile of control_l.vhd was successful.
# Compile of datapath.vhd was successful.
# Compile of memory.vhd was successful.
# Compile of MemoryController.vhd was successful.
# Compile of multi.vhd was successful.
# Compile of package_timing.vhd was successful.
# Compile of package_utility.vhd was successful.
# Compile of proc.vhd was successful.
# Compile of regfile.vhd was successful.
# Compile of sisa.vhd was successful.
# Compile of SRAMController.vhd was successful.
# Compile of test_sisa.vhd was successful with warnings.
# Compile of unidad_control.vhd was successful.
# 15 compiles, 1 failed with 1 error. 
# A time value could not be extracted from the current line
# Compile of alu.vhd was successful.
# Compile of async_64Kx16.vhd was successful.
# Compile of control_l.vhd was successful.
# Compile of datapath.vhd was successful.
# Compile of memory.vhd was successful.
# Compile of MemoryController.vhd was successful.
# Compile of multi.vhd was successful.
# Compile of package_timing.vhd was successful.
# Compile of package_utility.vhd was successful.
# Compile of proc.vhd was successful.
# Compile of regfile.vhd was successful.
# Compile of sisa.vhd was successful.
# Compile of SRAMController.vhd was successful.
# Compile of test_sisa.vhd was successful with warnings.
# Compile of unidad_control.vhd was successful.
# 15 compiles, 0 failed with no errors. 
vsim -do sisa_run_msim_rtl_vhdl.do -l msim_transcript -i test_sisa
# vsim -do sisa_run_msim_rtl_vhdl.do -l msim_transcript -i test_sisa 
# Error loading design
vsim -do sisa_run_msim_rtl_vhdl.do -l msim_transcript -i rtl_work.test_sisa
# vsim -do sisa_run_msim_rtl_vhdl.do -l msim_transcript -i rtl_work.test_sisa 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading rtl_work.test_sisa(comportament)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading rtl_work.sisa(structure)
# Loading rtl_work.proc(structure)
# Loading ieee.numeric_std(body)
# Loading rtl_work.unidad_control(structure)
# Loading rtl_work.multi(structure)
# Loading rtl_work.control_l(structure)
# Loading rtl_work.datapath(structure)
# Loading rtl_work.regfile(structure)
# Loading rtl_work.alu(structure)
# Loading rtl_work.memorycontroller(comportament)
# Loading rtl_work.sramcontroller(comportament)
# Loading ieee.std_logic_textio(body)
# Loading rtl_work.package_timing(body)
# Loading rtl_work.package_utility(body)
# Loading rtl_work.async_64kx16(behave_arch)
# do sisa_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying /home/usuari/PEC-proc/renacuajo/Etapa2.2/simulation/modelsim/sisa.mpf
# 
# vcom -93 -work work {/home/usuari/PEC-proc/renacuajo/Etapa2.2/unidad_control.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity unidad_control
# -- Compiling architecture Structure of unidad_control
# vcom -93 -work work {/home/usuari/PEC-proc/renacuajo/Etapa2.2/SRAMController.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SRAMController
# -- Compiling architecture comportament of SRAMController
# vcom -93 -work work {/home/usuari/PEC-proc/renacuajo/Etapa2.2/sisa.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity sisa
# -- Compiling architecture Structure of sisa
# vcom -93 -work work {/home/usuari/PEC-proc/renacuajo/Etapa2.2/regfile.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity regfile
# -- Compiling architecture Structure of regfile
# vcom -93 -work work {/home/usuari/PEC-proc/renacuajo/Etapa2.2/proc.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity proc
# -- Compiling architecture Structure of proc
# vcom -93 -work work {/home/usuari/PEC-proc/renacuajo/Etapa2.2/multi.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity multi
# -- Compiling architecture Structure of multi
# vcom -93 -work work {/home/usuari/PEC-proc/renacuajo/Etapa2.2/MemoryController.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity MemoryController
# -- Compiling architecture comportament of MemoryController
# vcom -93 -work work {/home/usuari/PEC-proc/renacuajo/Etapa2.2/datapath.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture Structure of datapath
# vcom -93 -work work {/home/usuari/PEC-proc/renacuajo/Etapa2.2/control_l.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control_l
# -- Compiling architecture Structure of control_l
# vcom -93 -work work {/home/usuari/PEC-proc/renacuajo/Etapa2.2/alu.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture Structure of alu
# 
add wave -position insertpoint  \
sim:/test_sisa/botones
run 10000 ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /test_sisa/SoC/mem0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_sisa/SoC/pro0/e0/reg0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_sisa/SoC/pro0/e0/reg0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /test_sisa/SoC/mem0
# ** Error: (vsim-7) Failed to open VHDL file "contingut.memoria.hexa16.rom" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 15 ns  Iteration: 0  Instance: /test_sisa/mem0
# ** Fatal: (vsim-7) Failed to open VHDL file "contingut.memoria.hexa16.rom" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 15 ns  Iteration: 0  Process: /test_sisa/mem0/line__128 File: /home/usuari/PEC-proc/renacuajo/Etapa2.2/async_64Kx16.vhd
# Fatal error in Process line__128 at /home/usuari/PEC-proc/renacuajo/Etapa2.2/async_64Kx16.vhd line 75
# 
# HDL call sequence:
# Stopped at /home/usuari/PEC-proc/renacuajo/Etapa2.2/async_64Kx16.vhd 75 Subprogram Load_FitxerDadesMemoria
# called from  /home/usuari/PEC-proc/renacuajo/Etapa2.2/async_64Kx16.vhd 145 Process line__128
# 
# Compile of async_64Kx16.vhd failed with 1 errors.
# Compile of alu.vhd was successful.
# Compile of async_64Kx16.vhd failed with 1 errors.
# Compile of control_l.vhd was successful.
# Compile of datapath.vhd was successful.
# Compile of memory.vhd was successful.
# Compile of MemoryController.vhd was successful.
# Compile of multi.vhd was successful.
# Compile of package_timing.vhd was successful.
# Compile of package_utility.vhd was successful.
# Compile of proc.vhd was successful.
# Compile of regfile.vhd was successful.
# Compile of sisa.vhd was successful.
# Compile of SRAMController.vhd failed with 1 errors.
# Compile of test_sisa.vhd was successful with warnings.
# Compile of unidad_control.vhd was successful.
# 15 compiles, 2 failed with 2 errors. 
# Compile of alu.vhd was successful.
# Compile of async_64Kx16.vhd was successful.
# Compile of control_l.vhd was successful.
# Compile of datapath.vhd was successful.
# Compile of memory.vhd was successful.
# Compile of MemoryController.vhd was successful.
# Compile of multi.vhd was successful.
# Compile of package_timing.vhd was successful.
# Compile of package_utility.vhd was successful.
# Compile of proc.vhd was successful.
# Compile of regfile.vhd was successful.
# Compile of sisa.vhd was successful.
# Compile of SRAMController.vhd failed with 1 errors.
# Compile of test_sisa.vhd was successful with warnings.
# Compile of unidad_control.vhd was successful.
# 15 compiles, 1 failed with 1 error. 
# Compile of SRAMController.vhd failed with 1 errors.
# Compile of alu.vhd was successful.
# Compile of async_64Kx16.vhd was successful.
# Compile of control_l.vhd was successful.
# Compile of datapath.vhd was successful.
# Compile of memory.vhd was successful.
# Compile of MemoryController.vhd was successful.
# Compile of multi.vhd was successful.
# Compile of package_timing.vhd was successful.
# Compile of package_utility.vhd was successful.
# Compile of proc.vhd was successful.
# Compile of regfile.vhd was successful.
# Compile of sisa.vhd was successful.
# Compile of SRAMController.vhd was successful.
# Compile of test_sisa.vhd was successful with warnings.
# Compile of unidad_control.vhd was successful.
# 15 compiles, 0 failed with no errors. 
# Compile of alu.vhd was successful.
# Compile of async_64Kx16.vhd was successful.
# Compile of control_l.vhd was successful.
# Compile of datapath.vhd was successful.
# Compile of memory.vhd was successful.
# Compile of MemoryController.vhd was successful.
# Compile of multi.vhd was successful.
# Compile of package_timing.vhd was successful.
# Compile of package_utility.vhd was successful.
# Compile of proc.vhd was successful.
# Compile of regfile.vhd was successful.
# Compile of sisa.vhd was successful.
# Compile of SRAMController.vhd was successful.
# Compile of test_sisa.vhd was successful with warnings.
# Compile of unidad_control.vhd was successful.
# 15 compiles, 0 failed with no errors. 
vsim -do sisa_run_msim_rtl_vhdl.do -l msim_transcript -i work.test_sisa
# vsim -do sisa_run_msim_rtl_vhdl.do -l msim_transcript -i work.test_sisa 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.test_sisa(comportament)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.sisa(structure)
# Loading work.proc(structure)
# Loading ieee.numeric_std(body)
# Loading work.unidad_control(structure)
# Loading work.multi(structure)
# Loading work.control_l(structure)
# Loading work.datapath(structure)
# Loading work.regfile(structure)
# Loading work.alu(structure)
# Loading work.memorycontroller(comportament)
# Loading work.sramcontroller(comportament)
# Loading ieee.std_logic_textio(body)
# Loading work.package_timing(body)
# Loading work.package_utility(body)
# Loading work.async_64kx16(behave_arch)
# do sisa_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying /home/usuari/PEC-proc/renacuajo/Etapa2.2/simulation/modelsim/sisa.mpf
# 
# vcom -93 -work work {/home/usuari/PEC-proc/renacuajo/Etapa2.2/unidad_control.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity unidad_control
# -- Compiling architecture Structure of unidad_control
# vcom -93 -work work {/home/usuari/PEC-proc/renacuajo/Etapa2.2/SRAMController.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SRAMController
# -- Compiling architecture comportament of SRAMController
# vcom -93 -work work {/home/usuari/PEC-proc/renacuajo/Etapa2.2/sisa.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity sisa
# -- Compiling architecture Structure of sisa
# vcom -93 -work work {/home/usuari/PEC-proc/renacuajo/Etapa2.2/regfile.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity regfile
# -- Compiling architecture Structure of regfile
# vcom -93 -work work {/home/usuari/PEC-proc/renacuajo/Etapa2.2/proc.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity proc
# -- Compiling architecture Structure of proc
# vcom -93 -work work {/home/usuari/PEC-proc/renacuajo/Etapa2.2/multi.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity multi
# -- Compiling architecture Structure of multi
# vcom -93 -work work {/home/usuari/PEC-proc/renacuajo/Etapa2.2/MemoryController.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity MemoryController
# -- Compiling architecture comportament of MemoryController
# vcom -93 -work work {/home/usuari/PEC-proc/renacuajo/Etapa2.2/datapath.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture Structure of datapath
# vcom -93 -work work {/home/usuari/PEC-proc/renacuajo/Etapa2.2/control_l.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control_l
# -- Compiling architecture Structure of control_l
# vcom -93 -work work {/home/usuari/PEC-proc/renacuajo/Etapa2.2/alu.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture Structure of alu
# 
add wave sim:/test_sisa/*
run 10000
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /test_sisa/SoC/mem0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_sisa/SoC/pro0/e0/reg0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_sisa/SoC/pro0/e0/reg0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /test_sisa/SoC/mem0
run 10000 ns
# ** Error: (vsim-7) Failed to open VHDL file "contingut.memoria.hexa16.rom" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 15 ns  Iteration: 0  Instance: /test_sisa/mem0
# ** Fatal: (vsim-7) Failed to open VHDL file "contingut.memoria.hexa16.rom" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 15 ns  Iteration: 0  Process: /test_sisa/mem0/line__128 File: /home/usuari/PEC-proc/renacuajo/Etapa2.2/async_64Kx16.vhd
# Fatal error in Process line__128 at /home/usuari/PEC-proc/renacuajo/Etapa2.2/async_64Kx16.vhd line 75
# 
# HDL call sequence:
# Stopped at /home/usuari/PEC-proc/renacuajo/Etapa2.2/async_64Kx16.vhd 75 Subprogram Load_FitxerDadesMemoria
# called from  /home/usuari/PEC-proc/renacuajo/Etapa2.2/async_64Kx16.vhd 145 Process line__128
# 
run 10 s
# Invalid time value: 10 s
run 100000
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at /home/usuari/PEC-proc/renacuajo/Etapa2.2/async_64Kx16.vhd 75 Subprogram Load_FitxerDadesMemoria
# called from  /home/usuari/PEC-proc/renacuajo/Etapa2.2/async_64Kx16.vhd 145 Process line__128
# 
quit-sim
# invalid command name "quit-sim"
quit
