v 20081231 1
C 34900 71100 1 0 0 comparador.sym
{
T 36075 72095 5 10 0 1 0 0 1
device=none
T 35875 72095 5 10 1 1 0 0 1
refdes=SC7
T 34900 71100 5 10 0 0 0 0 1
source=SUBcomp.7.sch
}
C 34900 69100 1 0 0 comparador.sym
{
T 36075 70095 5 10 0 1 0 0 1
device=none
T 35875 70095 5 10 1 1 0 0 1
refdes=SC6
T 34900 69100 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
C 34600 70900 1 90 0 resistor-1.sym
{
T 34200 71200 5 10 0 0 90 0 1
device=RESISTOR
T 34300 71100 5 10 1 1 90 0 1
refdes=R7
T 34600 70900 5 10 0 0 0 0 1
value=10k
}
C 34600 72200 1 90 0 resistor-1.sym
{
T 34200 72500 5 10 0 0 90 0 1
device=RESISTOR
T 34300 72400 5 10 1 1 90 0 1
refdes=R8
T 34600 72200 5 10 0 1 0 0 1
value=5k
}
N 34500 70900 34500 69900 4
N 34900 70000 34500 70000 4
{
T 34900 70000 5 10 0 0 0 0 1
netname=t6
}
N 34500 72200 34500 71800 4
N 34900 72000 34500 72000 4
{
T 34900 72000 5 10 0 0 0 0 1
netname=t7
}
N 34900 71400 34800 71400 4
N 34800 69400 34900 69400 4
N 34800 13400 34800 71400 4
C 34900 77500 1 270 0 vdc-1.sym
{
T 35300 77650 5 10 1 1 0 0 1
refdes=V_bias
T 35750 76800 5 10 0 0 270 0 1
device=VOLTAGE_SOURCE
T 35950 76800 5 10 0 0 270 0 1
footprint=none
T 35400 76650 5 10 1 1 0 0 1
value=DC 1V
}
C 34700 75500 1 90 0 vdc-1.sym
{
T 34050 76200 5 10 1 1 90 0 1
refdes=Vdd
T 33850 76200 5 10 0 0 90 0 1
device=VOLTAGE_SOURCE
T 33650 76200 5 10 0 0 90 0 1
footprint=none
T 34250 76200 5 10 1 1 90 0 1
value=DC 3.3V
}
C 32400 71900 1 0 0 vdc-1.sym
{
T 33100 72550 5 10 1 1 0 0 1
refdes=V5
T 33100 72750 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 33100 72950 5 10 0 0 0 0 1
footprint=none
T 33100 72350 5 10 1 1 0 0 1
value=DC 3V
}
N 32700 73100 32700 73200 4
N 32700 73200 34500 73200 4
N 34500 73200 34500 73100 4
C 31100 76200 1 0 0 gnd-1.sym
C 32600 71500 1 0 0 gnd-1.sym
C 34900 74800 1 0 0 gnd-1.sym
N 32700 71800 32700 71900 4
N 31200 76600 31200 76500 4
T 38300 79200 9 14 1 0 0 0 1
4-bit Flash converter
T 40600 78400 9 10 1 0 0 0 1
Facundo J Ferrer
T 40600 78700 9 10 1 0 0 0 1
2
T 36600 78700 9 10 1 0 0 0 1
flash.sch
T 37000 78400 9 10 1 0 0 0 1
1
T 38600 78400 9 10 1 0 0 0 1
8
C 41100 85700 1 0 0 spice-model-1.sym
{
T 41200 86400 5 10 0 1 0 0 1
device=model
T 41200 86300 5 10 1 1 0 0 1
refdes=A1
T 42400 86000 5 10 1 1 0 0 1
model-name=nmos4
T 41600 85800 5 10 1 1 0 0 1
file=nmos4.model
}
C 41100 84800 1 0 0 spice-model-1.sym
{
T 41200 85500 5 10 0 1 0 0 1
device=model
T 41200 85400 5 10 1 1 0 0 1
refdes=A2
T 42400 85100 5 10 1 1 0 0 1
model-name=pmos4
T 41600 84900 5 10 1 1 0 0 1
file=pmos4.model
}
C 41100 84100 1 0 0 spice-include-1.sym
{
T 41200 84400 5 10 0 1 0 0 1
device=include
T 41200 84500 5 10 1 1 0 0 1
refdes=A3
T 41600 84200 5 10 1 1 0 0 1
file=flash.cmd
}
C 38100 69300 1 0 0 flipflop.sym
{
T 39395 70100 5 10 1 1 0 0 1
refdes=SF6
T 38995 71300 5 10 0 1 0 0 1
device=none
T 38100 69300 5 10 0 0 0 0 1
source=ffd.6.sch
}
C 38100 71300 1 0 0 flipflop.sym
{
T 39395 72100 5 10 1 1 0 0 1
refdes=SF7
T 38995 73300 5 10 0 1 0 0 1
device=none
T 38100 71300 5 10 0 0 0 0 1
source=ffd.7.sch
}
N 36200 71700 38300 71700 4
{
T 36200 71700 5 10 1 0 0 0 1
netname=c7
}
N 36200 69700 38300 69700 4
{
T 36200 69700 5 10 1 0 0 0 1
netname=c6
}
N 34700 75800 35000 75800 4
N 35000 75100 35000 75800 4
N 38300 71400 38100 71400 4
N 38100 69400 38300 69400 4
N 39100 70300 39100 70200 4
N 39100 72300 39100 72200 4
C 37300 75700 1 0 0 vpulse-1.sym
{
T 38000 76350 5 10 1 1 0 0 1
refdes=V_clock
T 38000 76550 5 10 0 0 0 0 1
device=vpulse
T 38000 76750 5 10 0 0 0 0 1
footprint=none
T 38000 76150 5 10 1 1 0 0 1
value=pulse 0 3.3 0 .1u .1u 1u 2u DC 0
}
C 37500 75300 1 0 0 gnd-1.sym
N 37600 75700 37600 75600 4
C 30900 76600 1 0 0 vsin-1.sym
{
T 31600 77250 5 10 1 1 0 0 1
refdes=V_in
T 31600 77450 5 10 0 0 0 0 1
device=vsin
T 31600 77650 5 10 0 0 0 0 1
footprint=none
T 31600 77050 5 10 1 1 0 0 1
value=sin 0.7 2.5 1k 0 DC
}
N 33400 75800 33500 75800 4
C 32600 78300 1 0 0 title-A.sym
C 35200 70300 1 0 0 vdd-1.sym
C 38900 70300 1 0 0 vdd-1.sym
C 34600 69000 1 90 0 resistor-1.sym
{
T 34200 69300 5 10 0 0 90 0 1
device=RESISTOR
T 34300 69200 5 10 1 1 90 0 1
refdes=R7
T 34600 69000 5 10 0 0 0 0 1
value=10k
}
C 34900 67200 1 0 0 comparador.sym
{
T 36075 68195 5 10 0 1 0 0 1
device=none
T 35875 68195 5 10 1 1 0 0 1
refdes=SC6
T 34900 67200 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34500 69000 34500 68000 4
N 34900 68100 34500 68100 4
{
T 34900 68100 5 10 0 0 0 0 1
netname=t6
}
N 34800 67500 34900 67500 4
C 38100 67400 1 0 0 flipflop.sym
{
T 39395 68200 5 10 1 1 0 0 1
refdes=SF6
T 38995 69400 5 10 0 1 0 0 1
device=none
T 38100 67400 5 10 0 0 0 0 1
source=ffd.6.sch
}
N 36200 67800 38300 67800 4
{
T 36200 67800 5 10 1 0 0 0 1
netname=c6
}
N 38100 67500 38300 67500 4
N 39100 68400 39100 68300 4
C 35200 68400 1 0 0 vdd-1.sym
C 38900 68400 1 0 0 vdd-1.sym
C 34600 67100 1 90 0 resistor-1.sym
{
T 34200 67400 5 10 0 0 90 0 1
device=RESISTOR
T 34300 67300 5 10 1 1 90 0 1
refdes=R7
T 34600 67100 5 10 0 0 0 0 1
value=10k
}
C 34900 65300 1 0 0 comparador.sym
{
T 36075 66295 5 10 0 1 0 0 1
device=none
T 35875 66295 5 10 1 1 0 0 1
refdes=SC6
T 34900 65300 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34500 67100 34500 66100 4
N 34900 66200 34500 66200 4
{
T 34900 66200 5 10 0 0 0 0 1
netname=t6
}
N 34800 65600 34900 65600 4
C 38100 65500 1 0 0 flipflop.sym
{
T 39395 66300 5 10 1 1 0 0 1
refdes=SF6
T 38995 67500 5 10 0 1 0 0 1
device=none
T 38100 65500 5 10 0 0 0 0 1
source=ffd.6.sch
}
N 36200 65900 38300 65900 4
{
T 36200 65900 5 10 1 0 0 0 1
netname=c6
}
N 38100 65600 38300 65600 4
N 39100 66500 39100 66400 4
C 35200 66500 1 0 0 vdd-1.sym
C 38900 66500 1 0 0 vdd-1.sym
C 34600 65200 1 90 0 resistor-1.sym
{
T 34200 65500 5 10 0 0 90 0 1
device=RESISTOR
T 34300 65400 5 10 1 1 90 0 1
refdes=R7
T 34600 65200 5 10 0 0 0 0 1
value=10k
}
C 34900 63400 1 0 0 comparador.sym
{
T 36075 64395 5 10 0 1 0 0 1
device=none
T 35875 64395 5 10 1 1 0 0 1
refdes=SC6
T 34900 63400 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34500 65200 34500 64200 4
N 34900 64300 34500 64300 4
{
T 34900 64300 5 10 0 0 0 0 1
netname=t6
}
N 34800 63700 34900 63700 4
C 38100 63600 1 0 0 flipflop.sym
{
T 39395 64400 5 10 1 1 0 0 1
refdes=SF6
T 38995 65600 5 10 0 1 0 0 1
device=none
T 38100 63600 5 10 0 0 0 0 1
source=ffd.6.sch
}
N 36200 64000 38300 64000 4
{
T 36200 64000 5 10 1 0 0 0 1
netname=c6
}
N 38100 63700 38300 63700 4
N 39100 64600 39100 64500 4
C 35200 64600 1 0 0 vdd-1.sym
C 38900 64600 1 0 0 vdd-1.sym
C 34600 63300 1 90 0 resistor-1.sym
{
T 34200 63600 5 10 0 0 90 0 1
device=RESISTOR
T 34300 63500 5 10 1 1 90 0 1
refdes=R7
T 34600 63300 5 10 0 0 0 0 1
value=10k
}
C 34900 61400 1 0 0 comparador.sym
{
T 36075 62395 5 10 0 1 0 0 1
device=none
T 35875 62395 5 10 1 1 0 0 1
refdes=SC6
T 34900 61400 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34500 63200 34500 62200 4
N 34900 62300 34500 62300 4
{
T 34900 62300 5 10 0 0 0 0 1
netname=t6
}
N 34800 61700 34900 61700 4
C 38100 61600 1 0 0 flipflop.sym
{
T 39395 62400 5 10 1 1 0 0 1
refdes=SF6
T 38995 63600 5 10 0 1 0 0 1
device=none
T 38100 61600 5 10 0 0 0 0 1
source=ffd.6.sch
}
N 36200 62000 38300 62000 4
{
T 36200 62000 5 10 1 0 0 0 1
netname=c6
}
N 38100 61700 38300 61700 4
N 39100 62600 39100 62500 4
C 35200 62600 1 0 0 vdd-1.sym
C 38900 62600 1 0 0 vdd-1.sym
C 34600 61300 1 90 0 resistor-1.sym
{
T 34200 61600 5 10 0 0 90 0 1
device=RESISTOR
T 34300 61500 5 10 1 1 90 0 1
refdes=R7
T 34600 61300 5 10 0 0 0 0 1
value=10k
}
C 34900 59500 1 0 0 comparador.sym
{
T 36075 60495 5 10 0 1 0 0 1
device=none
T 35875 60495 5 10 1 1 0 0 1
refdes=SC6
T 34900 59500 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34500 61300 34500 60300 4
N 34900 60400 34500 60400 4
{
T 34900 60400 5 10 0 0 0 0 1
netname=t6
}
N 34800 59800 34900 59800 4
C 38100 59700 1 0 0 flipflop.sym
{
T 39395 60500 5 10 1 1 0 0 1
refdes=SF6
T 38995 61700 5 10 0 1 0 0 1
device=none
T 38100 59700 5 10 0 0 0 0 1
source=ffd.6.sch
}
N 36200 60100 38300 60100 4
{
T 36200 60100 5 10 1 0 0 0 1
netname=c6
}
N 38100 59800 38300 59800 4
N 39100 60700 39100 60600 4
C 35200 60700 1 0 0 vdd-1.sym
C 38900 60700 1 0 0 vdd-1.sym
C 34600 59400 1 90 0 resistor-1.sym
{
T 34200 59700 5 10 0 0 90 0 1
device=RESISTOR
T 34300 59600 5 10 1 1 90 0 1
refdes=R7
T 34600 59400 5 10 0 0 0 0 1
value=10k
}
C 34900 57600 1 0 0 comparador.sym
{
T 36075 58595 5 10 0 1 0 0 1
device=none
T 35875 58595 5 10 1 1 0 0 1
refdes=SC6
T 34900 57600 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34500 59400 34500 58400 4
N 34900 58500 34500 58500 4
{
T 34900 58500 5 10 0 0 0 0 1
netname=t6
}
N 34800 57900 34900 57900 4
C 38100 57800 1 0 0 flipflop.sym
{
T 39395 58600 5 10 1 1 0 0 1
refdes=SF6
T 38995 59800 5 10 0 1 0 0 1
device=none
T 38100 57800 5 10 0 0 0 0 1
source=ffd.6.sch
}
N 36200 58200 38300 58200 4
{
T 36200 58200 5 10 1 0 0 0 1
netname=c6
}
N 38100 57900 38300 57900 4
N 39100 58800 39100 58700 4
C 35200 58800 1 0 0 vdd-1.sym
C 38900 58800 1 0 0 vdd-1.sym
C 34600 57500 1 90 0 resistor-1.sym
{
T 34200 57800 5 10 0 0 90 0 1
device=RESISTOR
T 34300 57700 5 10 1 1 90 0 1
refdes=R7
T 34600 57500 5 10 0 0 0 0 1
value=10k
}
C 34900 55700 1 0 0 comparador.sym
{
T 36075 56695 5 10 0 1 0 0 1
device=none
T 35875 56695 5 10 1 1 0 0 1
refdes=SC6
T 34900 55700 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34500 57500 34500 56500 4
N 34900 56600 34500 56600 4
{
T 34900 56600 5 10 0 0 0 0 1
netname=t6
}
N 34800 56000 34900 56000 4
C 38100 55900 1 0 0 flipflop.sym
{
T 39395 56700 5 10 1 1 0 0 1
refdes=SF6
T 38995 57900 5 10 0 1 0 0 1
device=none
T 38100 55900 5 10 0 0 0 0 1
source=ffd.6.sch
}
N 36200 56300 38300 56300 4
{
T 36200 56300 5 10 1 0 0 0 1
netname=c6
}
N 38100 56000 38300 56000 4
N 39100 56900 39100 56800 4
C 35200 56900 1 0 0 vdd-1.sym
C 38900 56900 1 0 0 vdd-1.sym
C 34600 55600 1 90 0 resistor-1.sym
{
T 34200 55900 5 10 0 0 90 0 1
device=RESISTOR
T 34300 55800 5 10 1 1 90 0 1
refdes=R7
T 34600 55600 5 10 0 0 0 0 1
value=10k
}
C 34900 53800 1 0 0 comparador.sym
{
T 36075 54795 5 10 0 1 0 0 1
device=none
T 35875 54795 5 10 1 1 0 0 1
refdes=SC6
T 34900 53800 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34500 55600 34500 54600 4
N 34900 54700 34500 54700 4
{
T 34900 54700 5 10 0 0 0 0 1
netname=t6
}
N 34800 54100 34900 54100 4
C 38100 54000 1 0 0 flipflop.sym
{
T 39395 54800 5 10 1 1 0 0 1
refdes=SF6
T 38995 56000 5 10 0 1 0 0 1
device=none
T 38100 54000 5 10 0 0 0 0 1
source=ffd.6.sch
}
N 36200 54400 38300 54400 4
{
T 36200 54400 5 10 1 0 0 0 1
netname=c6
}
N 38100 54100 38300 54100 4
N 39100 55000 39100 54900 4
C 35200 55000 1 0 0 vdd-1.sym
C 38900 55000 1 0 0 vdd-1.sym
C 34600 53700 1 90 0 resistor-1.sym
{
T 34200 54000 5 10 0 0 90 0 1
device=RESISTOR
T 34300 53900 5 10 1 1 90 0 1
refdes=R7
T 34600 53700 5 10 0 0 0 0 1
value=10k
}
C 34900 51900 1 0 0 comparador.sym
{
T 36075 52895 5 10 0 1 0 0 1
device=none
T 35875 52895 5 10 1 1 0 0 1
refdes=SC6
T 34900 51900 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34500 53700 34500 52700 4
N 34900 52800 34500 52800 4
{
T 34900 52800 5 10 0 0 0 0 1
netname=t6
}
N 34800 52200 34900 52200 4
C 38100 52100 1 0 0 flipflop.sym
{
T 39395 52900 5 10 1 1 0 0 1
refdes=SF6
T 38995 54100 5 10 0 1 0 0 1
device=none
T 38100 52100 5 10 0 0 0 0 1
source=ffd.6.sch
}
N 36200 52500 38300 52500 4
{
T 36200 52500 5 10 1 0 0 0 1
netname=c6
}
N 38100 52200 38300 52200 4
N 39100 53100 39100 53000 4
C 35200 53100 1 0 0 vdd-1.sym
C 38900 53100 1 0 0 vdd-1.sym
C 34600 51800 1 90 0 resistor-1.sym
{
T 34200 52100 5 10 0 0 90 0 1
device=RESISTOR
T 34300 52000 5 10 1 1 90 0 1
refdes=R7
T 34600 51800 5 10 0 0 0 0 1
value=10k
}
C 34900 50000 1 0 0 comparador.sym
{
T 36075 50995 5 10 0 1 0 0 1
device=none
T 35875 50995 5 10 1 1 0 0 1
refdes=SC6
T 34900 50000 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34500 51800 34500 50800 4
N 34900 50900 34500 50900 4
{
T 34900 50900 5 10 0 0 0 0 1
netname=t6
}
N 34800 50300 34900 50300 4
C 38100 50200 1 0 0 flipflop.sym
{
T 39395 51000 5 10 1 1 0 0 1
refdes=SF6
T 38995 52200 5 10 0 1 0 0 1
device=none
T 38100 50200 5 10 0 0 0 0 1
source=ffd.6.sch
}
N 36200 50600 38300 50600 4
{
T 36200 50600 5 10 1 0 0 0 1
netname=c6
}
N 38100 50300 38300 50300 4
N 39100 51200 39100 51100 4
C 35200 51200 1 0 0 vdd-1.sym
C 38900 51200 1 0 0 vdd-1.sym
C 34600 49900 1 90 0 resistor-1.sym
{
T 34200 50200 5 10 0 0 90 0 1
device=RESISTOR
T 34300 50100 5 10 1 1 90 0 1
refdes=R7
T 34600 49900 5 10 0 0 0 0 1
value=10k
}
C 34900 48100 1 0 0 comparador.sym
{
T 36075 49095 5 10 0 1 0 0 1
device=none
T 35875 49095 5 10 1 1 0 0 1
refdes=SC6
T 34900 48100 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34500 49900 34500 48900 4
N 34900 49000 34500 49000 4
{
T 34900 49000 5 10 0 0 0 0 1
netname=t6
}
N 34800 48400 34900 48400 4
C 38100 48300 1 0 0 flipflop.sym
{
T 39395 49100 5 10 1 1 0 0 1
refdes=SF6
T 38995 50300 5 10 0 1 0 0 1
device=none
T 38100 48300 5 10 0 0 0 0 1
source=ffd.6.sch
}
N 36200 48700 38300 48700 4
{
T 36200 48700 5 10 1 0 0 0 1
netname=c6
}
N 38100 48400 38300 48400 4
N 39100 49300 39100 49200 4
C 35200 49300 1 0 0 vdd-1.sym
C 38900 49300 1 0 0 vdd-1.sym
C 34600 48000 1 90 0 resistor-1.sym
{
T 34200 48300 5 10 0 0 90 0 1
device=RESISTOR
T 34300 48200 5 10 1 1 90 0 1
refdes=R7
T 34600 48000 5 10 0 0 0 0 1
value=10k
}
C 34900 46100 1 0 0 comparador.sym
{
T 36075 47095 5 10 0 1 0 0 1
device=none
T 35875 47095 5 10 1 1 0 0 1
refdes=SC6
T 34900 46100 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34500 47900 34500 46900 4
N 34900 47000 34500 47000 4
{
T 34900 47000 5 10 0 0 0 0 1
netname=t6
}
N 34800 46400 34900 46400 4
C 38100 46300 1 0 0 flipflop.sym
{
T 39395 47100 5 10 1 1 0 0 1
refdes=SF6
T 38995 48300 5 10 0 1 0 0 1
device=none
T 38100 46300 5 10 0 0 0 0 1
source=ffd.6.sch
}
N 36200 46700 38300 46700 4
{
T 36200 46700 5 10 1 0 0 0 1
netname=c6
}
N 38100 46400 38300 46400 4
N 39100 47300 39100 47200 4
C 35200 47300 1 0 0 vdd-1.sym
C 38900 47300 1 0 0 vdd-1.sym
C 34600 46000 1 90 0 resistor-1.sym
{
T 34200 46300 5 10 0 0 90 0 1
device=RESISTOR
T 34300 46200 5 10 1 1 90 0 1
refdes=R7
T 34600 46000 5 10 0 0 0 0 1
value=10k
}
C 34900 44200 1 0 0 comparador.sym
{
T 36075 45195 5 10 0 1 0 0 1
device=none
T 35875 45195 5 10 1 1 0 0 1
refdes=SC6
T 34900 44200 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34500 46000 34500 45000 4
N 34900 45100 34500 45100 4
{
T 34900 45100 5 10 0 0 0 0 1
netname=t6
}
N 34800 44500 34900 44500 4
C 38100 44400 1 0 0 flipflop.sym
{
T 39395 45200 5 10 1 1 0 0 1
refdes=SF6
T 38995 46400 5 10 0 1 0 0 1
device=none
T 38100 44400 5 10 0 0 0 0 1
source=ffd.6.sch
}
N 36200 44800 38300 44800 4
{
T 36200 44800 5 10 1 0 0 0 1
netname=c6
}
N 38100 44500 38300 44500 4
N 39100 45400 39100 45300 4
C 35200 45400 1 0 0 vdd-1.sym
C 38900 45400 1 0 0 vdd-1.sym
C 34600 44100 1 90 0 resistor-1.sym
{
T 34200 44400 5 10 0 0 90 0 1
device=RESISTOR
T 34300 44300 5 10 1 1 90 0 1
refdes=R7
T 34600 44100 5 10 0 0 0 0 1
value=10k
}
C 34900 42300 1 0 0 comparador.sym
{
T 36075 43295 5 10 0 1 0 0 1
device=none
T 35875 43295 5 10 1 1 0 0 1
refdes=SC6
T 34900 42300 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34500 44100 34500 43100 4
N 34900 43200 34500 43200 4
{
T 34900 43200 5 10 0 0 0 0 1
netname=t6
}
N 34800 42600 34900 42600 4
C 38100 42500 1 0 0 flipflop.sym
{
T 39395 43300 5 10 1 1 0 0 1
refdes=SF6
T 38995 44500 5 10 0 1 0 0 1
device=none
T 38100 42500 5 10 0 0 0 0 1
source=ffd.6.sch
}
N 36200 42900 38300 42900 4
{
T 36200 42900 5 10 1 0 0 0 1
netname=c6
}
N 38100 42600 38300 42600 4
N 39100 43500 39100 43400 4
C 35200 43500 1 0 0 vdd-1.sym
C 38900 43500 1 0 0 vdd-1.sym
C 34600 42200 1 90 0 resistor-1.sym
{
T 34200 42500 5 10 0 0 90 0 1
device=RESISTOR
T 34300 42400 5 10 1 1 90 0 1
refdes=R7
T 34600 42200 5 10 0 0 0 0 1
value=10k
}
C 24700 83300 1 0 0 comparador.sym
{
T 25875 84295 5 10 0 1 0 0 1
device=none
T 25675 84295 5 10 1 1 0 0 1
refdes=SC1
T 24700 83300 5 10 0 0 0 0 1
source=SUBcomp.1.sch
}
C 24400 83100 1 90 0 resistor-1.sym
{
T 24000 83400 5 10 0 0 90 0 1
device=RESISTOR
T 24100 83300 5 10 1 1 90 0 1
refdes=R1
T 24400 83100 5 10 0 0 0 0 1
value=5k
}
N 24300 84000 24300 84500 4
N 24700 84200 24300 84200 4
{
T 24700 84200 5 10 0 0 0 0 1
netname=t1
}
N 24600 83600 24700 83600 4
N 25200 84500 26300 84500 4
C 24000 81700 1 0 0 vdc-1.sym
{
T 23950 82600 5 10 1 1 90 0 1
refdes=V1
T 24700 82550 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 24700 82750 5 10 0 0 0 0 1
footprint=none
T 23950 81900 5 10 1 1 90 0 1
value=DC 1V
}
N 24300 82900 24300 83100 4
N 24300 81700 24300 81500 4
C 24200 81200 1 0 0 gnd-1.sym
C 27900 83500 1 0 0 flipflop.sym
{
T 29195 84300 5 10 1 1 0 0 1
refdes=SF1
T 28795 85500 5 10 0 1 0 0 1
device=none
T 27900 83500 5 10 0 0 0 0 1
source=ffd.1.sch
}
N 26000 83900 28100 83900 4
{
T 26000 83900 5 10 1 0 0 0 1
netname=c1
}
N 27900 83600 28100 83600 4
N 28900 84400 28900 84500 4
N 28900 84500 27700 84500 4
C 34900 40400 1 0 0 comparador.sym
{
T 36075 41395 5 10 0 1 0 0 1
device=none
T 35875 41395 5 10 1 1 0 0 1
refdes=SC6
T 34900 40400 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34500 42200 34500 41200 4
N 34900 41300 34500 41300 4
{
T 34900 41300 5 10 0 0 0 0 1
netname=t6
}
N 34800 40700 34900 40700 4
C 38100 40600 1 0 0 flipflop.sym
{
T 39395 41400 5 10 1 1 0 0 1
refdes=SF6
T 38995 42600 5 10 0 1 0 0 1
device=none
T 38100 40600 5 10 0 0 0 0 1
source=ffd.6.sch
}
N 36200 41000 38300 41000 4
{
T 36200 41000 5 10 1 0 0 0 1
netname=c6
}
N 38100 40700 38300 40700 4
N 39100 41600 39100 41500 4
C 35200 41600 1 0 0 vdd-1.sym
C 38900 41600 1 0 0 vdd-1.sym
C 34600 40300 1 90 0 resistor-1.sym
{
T 34200 40600 5 10 0 0 90 0 1
device=RESISTOR
T 34300 40500 5 10 1 1 90 0 1
refdes=R7
T 34600 40300 5 10 0 0 0 0 1
value=10k
}
C 34900 38500 1 0 0 comparador.sym
{
T 36075 39495 5 10 0 1 0 0 1
device=none
T 35875 39495 5 10 1 1 0 0 1
refdes=SC6
T 34900 38500 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34500 40300 34500 39300 4
N 34900 39400 34500 39400 4
{
T 34900 39400 5 10 0 0 0 0 1
netname=t6
}
N 34800 38800 34900 38800 4
C 38100 38700 1 0 0 flipflop.sym
{
T 39395 39500 5 10 1 1 0 0 1
refdes=SF6
T 38995 40700 5 10 0 1 0 0 1
device=none
T 38100 38700 5 10 0 0 0 0 1
source=ffd.6.sch
}
N 36200 39100 38300 39100 4
{
T 36200 39100 5 10 1 0 0 0 1
netname=c6
}
N 38100 38800 38300 38800 4
N 39100 39700 39100 39600 4
C 35200 39700 1 0 0 vdd-1.sym
C 38900 39700 1 0 0 vdd-1.sym
C 34600 38400 1 90 0 resistor-1.sym
{
T 34200 38700 5 10 0 0 90 0 1
device=RESISTOR
T 34300 38600 5 10 1 1 90 0 1
refdes=R7
T 34600 38400 5 10 0 0 0 0 1
value=10k
}
C 34900 36600 1 0 0 comparador.sym
{
T 36075 37595 5 10 0 1 0 0 1
device=none
T 35875 37595 5 10 1 1 0 0 1
refdes=SC6
T 34900 36600 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34500 38400 34500 37400 4
N 34900 37500 34500 37500 4
{
T 34900 37500 5 10 0 0 0 0 1
netname=t6
}
N 34800 36900 34900 36900 4
C 38100 36800 1 0 0 flipflop.sym
{
T 39395 37600 5 10 1 1 0 0 1
refdes=SF6
T 38995 38800 5 10 0 1 0 0 1
device=none
T 38100 36800 5 10 0 0 0 0 1
source=ffd.6.sch
}
N 36200 37200 38300 37200 4
{
T 36200 37200 5 10 1 0 0 0 1
netname=c6
}
N 38100 36900 38300 36900 4
N 39100 37800 39100 37700 4
C 35200 37800 1 0 0 vdd-1.sym
C 38900 37800 1 0 0 vdd-1.sym
C 34600 36500 1 90 0 resistor-1.sym
{
T 34200 36800 5 10 0 0 90 0 1
device=RESISTOR
T 34300 36700 5 10 1 1 90 0 1
refdes=R7
T 34600 36500 5 10 0 0 0 0 1
value=10k
}
C 34900 34700 1 0 0 comparador.sym
{
T 36075 35695 5 10 0 1 0 0 1
device=none
T 35875 35695 5 10 1 1 0 0 1
refdes=SC6
T 34900 34700 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34500 36500 34500 35500 4
N 34900 35600 34500 35600 4
{
T 34900 35600 5 10 0 0 0 0 1
netname=t6
}
N 34800 35000 34900 35000 4
C 38100 34900 1 0 0 flipflop.sym
{
T 39395 35700 5 10 1 1 0 0 1
refdes=SF6
T 38995 36900 5 10 0 1 0 0 1
device=none
T 38100 34900 5 10 0 0 0 0 1
source=ffd.6.sch
}
N 36200 35300 38300 35300 4
{
T 36200 35300 5 10 1 0 0 0 1
netname=c6
}
N 38100 35000 38300 35000 4
N 39100 35900 39100 35800 4
C 35200 35900 1 0 0 vdd-1.sym
C 38900 35900 1 0 0 vdd-1.sym
C 34600 34600 1 90 0 resistor-1.sym
{
T 34200 34900 5 10 0 0 90 0 1
device=RESISTOR
T 34300 34800 5 10 1 1 90 0 1
refdes=R7
T 34600 34600 5 10 0 0 0 0 1
value=10k
}
C 34900 32700 1 0 0 comparador.sym
{
T 36075 33695 5 10 0 1 0 0 1
device=none
T 35875 33695 5 10 1 1 0 0 1
refdes=SC6
T 34900 32700 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34500 34500 34500 33500 4
N 34900 33600 34500 33600 4
{
T 34900 33600 5 10 0 0 0 0 1
netname=t6
}
N 34800 33000 34900 33000 4
C 38100 32900 1 0 0 flipflop.sym
{
T 39395 33700 5 10 1 1 0 0 1
refdes=SF6
T 38995 34900 5 10 0 1 0 0 1
device=none
T 38100 32900 5 10 0 0 0 0 1
source=ffd.6.sch
}
N 36200 33300 38300 33300 4
{
T 36200 33300 5 10 1 0 0 0 1
netname=c6
}
N 38100 33000 38300 33000 4
N 39100 33900 39100 33800 4
C 35200 33900 1 0 0 vdd-1.sym
C 38900 33900 1 0 0 vdd-1.sym
C 34600 32600 1 90 0 resistor-1.sym
{
T 34200 32900 5 10 0 0 90 0 1
device=RESISTOR
T 34300 32800 5 10 1 1 90 0 1
refdes=R7
T 34600 32600 5 10 0 0 0 0 1
value=10k
}
C 34900 30800 1 0 0 comparador.sym
{
T 36075 31795 5 10 0 1 0 0 1
device=none
T 35875 31795 5 10 1 1 0 0 1
refdes=SC6
T 34900 30800 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34500 32600 34500 31600 4
N 34900 31700 34500 31700 4
{
T 34900 31700 5 10 0 0 0 0 1
netname=t6
}
N 34800 31100 34900 31100 4
C 38100 31000 1 0 0 flipflop.sym
{
T 39395 31800 5 10 1 1 0 0 1
refdes=SF6
T 38995 33000 5 10 0 1 0 0 1
device=none
T 38100 31000 5 10 0 0 0 0 1
source=ffd.6.sch
}
N 36200 31400 38300 31400 4
{
T 36200 31400 5 10 1 0 0 0 1
netname=c6
}
N 38100 31100 38300 31100 4
N 39100 32000 39100 31900 4
C 35200 32000 1 0 0 vdd-1.sym
C 38900 32000 1 0 0 vdd-1.sym
C 34600 30700 1 90 0 resistor-1.sym
{
T 34200 31000 5 10 0 0 90 0 1
device=RESISTOR
T 34300 30900 5 10 1 1 90 0 1
refdes=R7
T 34600 30700 5 10 0 0 0 0 1
value=10k
}
C 34900 28900 1 0 0 comparador.sym
{
T 36075 29895 5 10 0 1 0 0 1
device=none
T 35875 29895 5 10 1 1 0 0 1
refdes=SC6
T 34900 28900 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34500 30700 34500 29700 4
N 34900 29800 34500 29800 4
{
T 34900 29800 5 10 0 0 0 0 1
netname=t6
}
N 34800 29200 34900 29200 4
C 38100 29100 1 0 0 flipflop.sym
{
T 39395 29900 5 10 1 1 0 0 1
refdes=SF6
T 38995 31100 5 10 0 1 0 0 1
device=none
T 38100 29100 5 10 0 0 0 0 1
source=ffd.6.sch
}
N 36200 29500 38300 29500 4
{
T 36200 29500 5 10 1 0 0 0 1
netname=c6
}
N 38100 29200 38300 29200 4
N 39100 30100 39100 30000 4
C 35200 30100 1 0 0 vdd-1.sym
C 38900 30100 1 0 0 vdd-1.sym
C 34600 28800 1 90 0 resistor-1.sym
{
T 34200 29100 5 10 0 0 90 0 1
device=RESISTOR
T 34300 29000 5 10 1 1 90 0 1
refdes=R7
T 34600 28800 5 10 0 0 0 0 1
value=10k
}
C 34900 27000 1 0 0 comparador.sym
{
T 36075 27995 5 10 0 1 0 0 1
device=none
T 35875 27995 5 10 1 1 0 0 1
refdes=SC6
T 34900 27000 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34500 28800 34500 27800 4
N 34900 27900 34500 27900 4
{
T 34900 27900 5 10 0 0 0 0 1
netname=t6
}
N 34800 27300 34900 27300 4
C 38100 27200 1 0 0 flipflop.sym
{
T 39395 28000 5 10 1 1 0 0 1
refdes=SF6
T 38995 29200 5 10 0 1 0 0 1
device=none
T 38100 27200 5 10 0 0 0 0 1
source=ffd.6.sch
}
N 36200 27600 38300 27600 4
{
T 36200 27600 5 10 1 0 0 0 1
netname=c6
}
N 38100 27300 38300 27300 4
N 39100 28200 39100 28100 4
C 35200 28200 1 0 0 vdd-1.sym
C 38900 28200 1 0 0 vdd-1.sym
C 34600 26900 1 90 0 resistor-1.sym
{
T 34200 27200 5 10 0 0 90 0 1
device=RESISTOR
T 34300 27100 5 10 1 1 90 0 1
refdes=R7
T 34600 26900 5 10 0 0 0 0 1
value=10k
}
C 34900 25100 1 0 0 comparador.sym
{
T 36075 26095 5 10 0 1 0 0 1
device=none
T 35875 26095 5 10 1 1 0 0 1
refdes=SC6
T 34900 25100 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34500 26900 34500 25900 4
N 34900 26000 34500 26000 4
{
T 34900 26000 5 10 0 0 0 0 1
netname=t6
}
N 34800 25400 34900 25400 4
C 38100 25300 1 0 0 flipflop.sym
{
T 39395 26100 5 10 1 1 0 0 1
refdes=SF6
T 38995 27300 5 10 0 1 0 0 1
device=none
T 38100 25300 5 10 0 0 0 0 1
source=ffd.6.sch
}
N 36200 25700 38300 25700 4
{
T 36200 25700 5 10 1 0 0 0 1
netname=c6
}
N 38100 25400 38300 25400 4
N 39100 26300 39100 26200 4
C 35200 26300 1 0 0 vdd-1.sym
C 38900 26300 1 0 0 vdd-1.sym
C 34600 25000 1 90 0 resistor-1.sym
{
T 34200 25300 5 10 0 0 90 0 1
device=RESISTOR
T 34300 25200 5 10 1 1 90 0 1
refdes=R7
T 34600 25000 5 10 0 0 0 0 1
value=10k
}
C 34900 23200 1 0 0 comparador.sym
{
T 36075 24195 5 10 0 1 0 0 1
device=none
T 35875 24195 5 10 1 1 0 0 1
refdes=SC6
T 34900 23200 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34500 25000 34500 24000 4
N 34900 24100 34500 24100 4
{
T 34900 24100 5 10 0 0 0 0 1
netname=t6
}
N 34800 23500 34900 23500 4
C 38100 23400 1 0 0 flipflop.sym
{
T 39395 24200 5 10 1 1 0 0 1
refdes=SF6
T 38995 25400 5 10 0 1 0 0 1
device=none
T 38100 23400 5 10 0 0 0 0 1
source=ffd.6.sch
}
N 36200 23800 38300 23800 4
{
T 36200 23800 5 10 1 0 0 0 1
netname=c6
}
N 38100 23500 38300 23500 4
N 39100 24400 39100 24300 4
C 35200 24400 1 0 0 vdd-1.sym
C 38900 24400 1 0 0 vdd-1.sym
C 34600 23100 1 90 0 resistor-1.sym
{
T 34200 23400 5 10 0 0 90 0 1
device=RESISTOR
T 34300 23300 5 10 1 1 90 0 1
refdes=R7
T 34600 23100 5 10 0 0 0 0 1
value=10k
}
C 34900 21300 1 0 0 comparador.sym
{
T 36075 22295 5 10 0 1 0 0 1
device=none
T 35875 22295 5 10 1 1 0 0 1
refdes=SC6
T 34900 21300 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34500 23100 34500 22100 4
N 34900 22200 34500 22200 4
{
T 34900 22200 5 10 0 0 0 0 1
netname=t6
}
N 34800 21600 34900 21600 4
C 38100 21500 1 0 0 flipflop.sym
{
T 39395 22300 5 10 1 1 0 0 1
refdes=SF6
T 38995 23500 5 10 0 1 0 0 1
device=none
T 38100 21500 5 10 0 0 0 0 1
source=ffd.6.sch
}
N 36200 21900 38300 21900 4
{
T 36200 21900 5 10 1 0 0 0 1
netname=c6
}
N 38100 21600 38300 21600 4
N 39100 22500 39100 22400 4
C 35200 22500 1 0 0 vdd-1.sym
C 38900 22500 1 0 0 vdd-1.sym
C 34600 21200 1 90 0 resistor-1.sym
{
T 34200 21500 5 10 0 0 90 0 1
device=RESISTOR
T 34300 21400 5 10 1 1 90 0 1
refdes=R7
T 34600 21200 5 10 0 0 0 0 1
value=10k
}
C 34900 19400 1 0 0 comparador.sym
{
T 36075 20395 5 10 0 1 0 0 1
device=none
T 35875 20395 5 10 1 1 0 0 1
refdes=SC6
T 34900 19400 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34500 21200 34500 20200 4
N 34900 20300 34500 20300 4
{
T 34900 20300 5 10 0 0 0 0 1
netname=t6
}
N 34800 19700 34900 19700 4
C 38100 19600 1 0 0 flipflop.sym
{
T 39395 20400 5 10 1 1 0 0 1
refdes=SF6
T 38995 21600 5 10 0 1 0 0 1
device=none
T 38100 19600 5 10 0 0 0 0 1
source=ffd.6.sch
}
N 36200 20000 38300 20000 4
{
T 36200 20000 5 10 1 0 0 0 1
netname=c6
}
N 38100 19700 38300 19700 4
N 39100 20600 39100 20500 4
C 35200 20600 1 0 0 vdd-1.sym
C 38900 20600 1 0 0 vdd-1.sym
C 34600 19300 1 90 0 resistor-1.sym
{
T 34200 19600 5 10 0 0 90 0 1
device=RESISTOR
T 34300 19500 5 10 1 1 90 0 1
refdes=R7
T 34600 19300 5 10 0 0 0 0 1
value=10k
}
C 34900 17400 1 0 0 comparador.sym
{
T 36075 18395 5 10 0 1 0 0 1
device=none
T 35875 18395 5 10 1 1 0 0 1
refdes=SC6
T 34900 17400 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34500 19200 34500 18200 4
N 34900 18300 34500 18300 4
{
T 34900 18300 5 10 0 0 0 0 1
netname=t6
}
N 34800 17700 34900 17700 4
C 38100 17600 1 0 0 flipflop.sym
{
T 39395 18400 5 10 1 1 0 0 1
refdes=SF6
T 38995 19600 5 10 0 1 0 0 1
device=none
T 38100 17600 5 10 0 0 0 0 1
source=ffd.6.sch
}
N 36200 18000 38300 18000 4
{
T 36200 18000 5 10 1 0 0 0 1
netname=c6
}
N 38100 17700 38300 17700 4
N 39100 18600 39100 18500 4
C 35200 18600 1 0 0 vdd-1.sym
C 38900 18600 1 0 0 vdd-1.sym
C 34600 17300 1 90 0 resistor-1.sym
{
T 34200 17600 5 10 0 0 90 0 1
device=RESISTOR
T 34300 17500 5 10 1 1 90 0 1
refdes=R7
T 34600 17300 5 10 0 0 0 0 1
value=10k
}
C 34900 15500 1 0 0 comparador.sym
{
T 36075 16495 5 10 0 1 0 0 1
device=none
T 35875 16495 5 10 1 1 0 0 1
refdes=SC6
T 34900 15500 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34500 17300 34500 16300 4
N 34900 16400 34500 16400 4
{
T 34900 16400 5 10 0 0 0 0 1
netname=t6
}
N 34800 15800 34900 15800 4
C 38100 15700 1 0 0 flipflop.sym
{
T 39395 16500 5 10 1 1 0 0 1
refdes=SF6
T 38995 17700 5 10 0 1 0 0 1
device=none
T 38100 15700 5 10 0 0 0 0 1
source=ffd.6.sch
}
N 36200 16100 38300 16100 4
{
T 36200 16100 5 10 1 0 0 0 1
netname=c6
}
N 38100 15800 38300 15800 4
N 39100 16700 39100 16600 4
C 35200 16700 1 0 0 vdd-1.sym
C 38900 16700 1 0 0 vdd-1.sym
C 34600 15400 1 90 0 resistor-1.sym
{
T 34200 15700 5 10 0 0 90 0 1
device=RESISTOR
T 34300 15600 5 10 1 1 90 0 1
refdes=R7
T 34600 15400 5 10 0 0 0 0 1
value=10k
}
C 34900 13600 1 0 0 comparador.sym
{
T 36075 14595 5 10 0 1 0 0 1
device=none
T 35875 14595 5 10 1 1 0 0 1
refdes=SC6
T 34900 13600 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34500 15400 34500 14400 4
N 34900 14500 34500 14500 4
{
T 34900 14500 5 10 0 0 0 0 1
netname=t6
}
N 34800 13900 34900 13900 4
C 38100 13800 1 0 0 flipflop.sym
{
T 39395 14600 5 10 1 1 0 0 1
refdes=SF6
T 38995 15800 5 10 0 1 0 0 1
device=none
T 38100 13800 5 10 0 0 0 0 1
source=ffd.6.sch
}
N 36200 14200 38300 14200 4
{
T 36200 14200 5 10 1 0 0 0 1
netname=c6
}
N 38100 13900 38300 13900 4
N 39100 14800 39100 14700 4
C 35200 14800 1 0 0 vdd-1.sym
C 38900 14800 1 0 0 vdd-1.sym
C 34600 13500 1 90 0 resistor-1.sym
{
T 34200 13800 5 10 0 0 90 0 1
device=RESISTOR
T 34300 13700 5 10 1 1 90 0 1
refdes=R7
T 34600 13500 5 10 0 0 0 0 1
value=10k
}
C 63600 70600 1 0 1 comparador.sym
{
T 62425 71595 5 10 0 1 0 6 1
device=none
T 62625 71595 5 10 1 1 0 6 1
refdes=SC7
T 63600 70600 5 10 0 0 0 6 1
source=SUBcomp.7.sch
}
C 63600 68600 1 0 1 comparador.sym
{
T 62425 69595 5 10 0 1 0 6 1
device=none
T 62625 69595 5 10 1 1 0 6 1
refdes=SC6
T 63600 68600 5 10 0 0 0 6 1
source=SUBcomp.6.sch
}
C 63900 70400 1 270 1 resistor-1.sym
{
T 64300 70700 5 10 0 0 90 2 1
device=RESISTOR
T 64200 70600 5 10 1 1 90 2 1
refdes=R7
T 63900 70400 5 10 0 0 0 6 1
value=10k
}
C 63900 71700 1 270 1 resistor-1.sym
{
T 64300 72000 5 10 0 0 90 2 1
device=RESISTOR
T 64200 71900 5 10 1 1 90 2 1
refdes=R8
T 63900 71700 5 10 0 1 0 6 1
value=5k
}
N 64000 70400 64000 69400 4
N 63600 69500 64000 69500 4
{
T 63600 69500 5 10 0 0 0 6 1
netname=t6
}
N 64000 71700 64000 71300 4
N 63600 71500 64000 71500 4
{
T 63600 71500 5 10 0 0 0 6 1
netname=t7
}
N 63600 70900 63700 70900 4
N 63700 68900 63600 68900 4
N 63700 12500 63700 70900 4
C 66100 71400 1 0 1 vdc-1.sym
{
T 65400 72050 5 10 1 1 0 6 1
refdes=V5
T 65400 72250 5 10 0 0 0 6 1
device=VOLTAGE_SOURCE
T 65400 72450 5 10 0 0 0 6 1
footprint=none
T 65400 71850 5 10 1 1 0 6 1
value=DC 3V
}
N 65800 72600 65800 72700 4
N 65800 72700 64000 72700 4
N 64000 72700 64000 72600 4
C 65900 71000 1 0 1 gnd-1.sym
N 65800 71300 65800 71400 4
C 60400 68800 1 0 1 flipflop.sym
{
T 59105 69600 5 10 1 1 0 6 1
refdes=SF6
T 59505 70800 5 10 0 1 0 6 1
device=none
T 60400 68800 5 10 0 0 0 6 1
source=ffd.6.sch
}
C 60400 70800 1 0 1 flipflop.sym
{
T 59105 71600 5 10 1 1 0 6 1
refdes=SF7
T 59505 72800 5 10 0 1 0 6 1
device=none
T 60400 70800 5 10 0 0 0 6 1
source=ffd.7.sch
}
N 62300 71200 60200 71200 4
{
T 62300 71200 5 10 1 0 0 6 1
netname=c7
}
N 62300 69200 60200 69200 4
{
T 62300 69200 5 10 1 0 0 6 1
netname=c6
}
N 60200 70900 60400 70900 4
N 60400 68900 60200 68900 4
N 59400 69800 59400 69700 4
N 59400 71800 59400 71700 4
C 63300 69800 1 0 1 vdd-1.sym
C 59600 69800 1 0 1 vdd-1.sym
C 63900 68500 1 270 1 resistor-1.sym
{
T 64300 68800 5 10 0 0 90 2 1
device=RESISTOR
T 64200 68700 5 10 1 1 90 2 1
refdes=R7
T 63900 68500 5 10 0 0 0 6 1
value=10k
}
C 63600 66700 1 0 1 comparador.sym
{
T 62425 67695 5 10 0 1 0 6 1
device=none
T 62625 67695 5 10 1 1 0 6 1
refdes=SC6
T 63600 66700 5 10 0 0 0 6 1
source=SUBcomp.6.sch
}
N 64000 68500 64000 67500 4
N 63600 67600 64000 67600 4
{
T 63600 67600 5 10 0 0 0 6 1
netname=t6
}
N 63700 67000 63600 67000 4
C 60400 66900 1 0 1 flipflop.sym
{
T 59105 67700 5 10 1 1 0 6 1
refdes=SF6
T 59505 68900 5 10 0 1 0 6 1
device=none
T 60400 66900 5 10 0 0 0 6 1
source=ffd.6.sch
}
N 62300 67300 60200 67300 4
{
T 62300 67300 5 10 1 0 0 6 1
netname=c6
}
N 60400 67000 60200 67000 4
N 59400 67900 59400 67800 4
C 63300 67900 1 0 1 vdd-1.sym
C 59600 67900 1 0 1 vdd-1.sym
C 63900 66600 1 270 1 resistor-1.sym
{
T 64300 66900 5 10 0 0 90 2 1
device=RESISTOR
T 64200 66800 5 10 1 1 90 2 1
refdes=R7
T 63900 66600 5 10 0 0 0 6 1
value=10k
}
C 63600 64800 1 0 1 comparador.sym
{
T 62425 65795 5 10 0 1 0 6 1
device=none
T 62625 65795 5 10 1 1 0 6 1
refdes=SC6
T 63600 64800 5 10 0 0 0 6 1
source=SUBcomp.6.sch
}
N 64000 66600 64000 65600 4
N 63600 65700 64000 65700 4
{
T 63600 65700 5 10 0 0 0 6 1
netname=t6
}
N 63700 65100 63600 65100 4
C 60400 65000 1 0 1 flipflop.sym
{
T 59105 65800 5 10 1 1 0 6 1
refdes=SF6
T 59505 67000 5 10 0 1 0 6 1
device=none
T 60400 65000 5 10 0 0 0 6 1
source=ffd.6.sch
}
N 62300 65400 60200 65400 4
{
T 62300 65400 5 10 1 0 0 6 1
netname=c6
}
N 60400 65100 60200 65100 4
N 59400 66000 59400 65900 4
C 63300 66000 1 0 1 vdd-1.sym
C 59600 66000 1 0 1 vdd-1.sym
C 63900 64700 1 270 1 resistor-1.sym
{
T 64300 65000 5 10 0 0 90 2 1
device=RESISTOR
T 64200 64900 5 10 1 1 90 2 1
refdes=R7
T 63900 64700 5 10 0 0 0 6 1
value=10k
}
C 63600 62900 1 0 1 comparador.sym
{
T 62425 63895 5 10 0 1 0 6 1
device=none
T 62625 63895 5 10 1 1 0 6 1
refdes=SC6
T 63600 62900 5 10 0 0 0 6 1
source=SUBcomp.6.sch
}
N 64000 64700 64000 63700 4
N 63600 63800 64000 63800 4
{
T 63600 63800 5 10 0 0 0 6 1
netname=t6
}
N 63700 63200 63600 63200 4
C 60400 63100 1 0 1 flipflop.sym
{
T 59105 63900 5 10 1 1 0 6 1
refdes=SF6
T 59505 65100 5 10 0 1 0 6 1
device=none
T 60400 63100 5 10 0 0 0 6 1
source=ffd.6.sch
}
N 62300 63500 60200 63500 4
{
T 62300 63500 5 10 1 0 0 6 1
netname=c6
}
N 60400 63200 60200 63200 4
N 59400 64100 59400 64000 4
C 63300 64100 1 0 1 vdd-1.sym
C 59600 64100 1 0 1 vdd-1.sym
C 63900 62800 1 270 1 resistor-1.sym
{
T 64300 63100 5 10 0 0 90 2 1
device=RESISTOR
T 64200 63000 5 10 1 1 90 2 1
refdes=R7
T 63900 62800 5 10 0 0 0 6 1
value=10k
}
C 63600 60900 1 0 1 comparador.sym
{
T 62425 61895 5 10 0 1 0 6 1
device=none
T 62625 61895 5 10 1 1 0 6 1
refdes=SC6
T 63600 60900 5 10 0 0 0 6 1
source=SUBcomp.6.sch
}
N 64000 62700 64000 61700 4
N 63600 61800 64000 61800 4
{
T 63600 61800 5 10 0 0 0 6 1
netname=t6
}
N 63700 61200 63600 61200 4
C 60400 61100 1 0 1 flipflop.sym
{
T 59105 61900 5 10 1 1 0 6 1
refdes=SF6
T 59505 63100 5 10 0 1 0 6 1
device=none
T 60400 61100 5 10 0 0 0 6 1
source=ffd.6.sch
}
N 62300 61500 60200 61500 4
{
T 62300 61500 5 10 1 0 0 6 1
netname=c6
}
N 60400 61200 60200 61200 4
N 59400 62100 59400 62000 4
C 63300 62100 1 0 1 vdd-1.sym
C 59600 62100 1 0 1 vdd-1.sym
C 63900 60800 1 270 1 resistor-1.sym
{
T 64300 61100 5 10 0 0 90 2 1
device=RESISTOR
T 64200 61000 5 10 1 1 90 2 1
refdes=R7
T 63900 60800 5 10 0 0 0 6 1
value=10k
}
C 63600 59000 1 0 1 comparador.sym
{
T 62425 59995 5 10 0 1 0 6 1
device=none
T 62625 59995 5 10 1 1 0 6 1
refdes=SC6
T 63600 59000 5 10 0 0 0 6 1
source=SUBcomp.6.sch
}
N 64000 60800 64000 59800 4
N 63600 59900 64000 59900 4
{
T 63600 59900 5 10 0 0 0 6 1
netname=t6
}
N 63700 59300 63600 59300 4
C 60400 59200 1 0 1 flipflop.sym
{
T 59105 60000 5 10 1 1 0 6 1
refdes=SF6
T 59505 61200 5 10 0 1 0 6 1
device=none
T 60400 59200 5 10 0 0 0 6 1
source=ffd.6.sch
}
N 62300 59600 60200 59600 4
{
T 62300 59600 5 10 1 0 0 6 1
netname=c6
}
N 60400 59300 60200 59300 4
N 59400 60200 59400 60100 4
C 63300 60200 1 0 1 vdd-1.sym
C 59600 60200 1 0 1 vdd-1.sym
C 63900 58900 1 270 1 resistor-1.sym
{
T 64300 59200 5 10 0 0 90 2 1
device=RESISTOR
T 64200 59100 5 10 1 1 90 2 1
refdes=R7
T 63900 58900 5 10 0 0 0 6 1
value=10k
}
C 63600 57100 1 0 1 comparador.sym
{
T 62425 58095 5 10 0 1 0 6 1
device=none
T 62625 58095 5 10 1 1 0 6 1
refdes=SC6
T 63600 57100 5 10 0 0 0 6 1
source=SUBcomp.6.sch
}
N 64000 58900 64000 57900 4
N 63600 58000 64000 58000 4
{
T 63600 58000 5 10 0 0 0 6 1
netname=t6
}
N 63700 57400 63600 57400 4
C 60400 57300 1 0 1 flipflop.sym
{
T 59105 58100 5 10 1 1 0 6 1
refdes=SF6
T 59505 59300 5 10 0 1 0 6 1
device=none
T 60400 57300 5 10 0 0 0 6 1
source=ffd.6.sch
}
N 62300 57700 60200 57700 4
{
T 62300 57700 5 10 1 0 0 6 1
netname=c6
}
N 60400 57400 60200 57400 4
N 59400 58300 59400 58200 4
C 63300 58300 1 0 1 vdd-1.sym
C 59600 58300 1 0 1 vdd-1.sym
C 63900 57000 1 270 1 resistor-1.sym
{
T 64300 57300 5 10 0 0 90 2 1
device=RESISTOR
T 64200 57200 5 10 1 1 90 2 1
refdes=R7
T 63900 57000 5 10 0 0 0 6 1
value=10k
}
C 63600 55200 1 0 1 comparador.sym
{
T 62425 56195 5 10 0 1 0 6 1
device=none
T 62625 56195 5 10 1 1 0 6 1
refdes=SC6
T 63600 55200 5 10 0 0 0 6 1
source=SUBcomp.6.sch
}
N 64000 57000 64000 56000 4
N 63600 56100 64000 56100 4
{
T 63600 56100 5 10 0 0 0 6 1
netname=t6
}
N 63700 55500 63600 55500 4
C 60400 55400 1 0 1 flipflop.sym
{
T 59105 56200 5 10 1 1 0 6 1
refdes=SF6
T 59505 57400 5 10 0 1 0 6 1
device=none
T 60400 55400 5 10 0 0 0 6 1
source=ffd.6.sch
}
N 62300 55800 60200 55800 4
{
T 62300 55800 5 10 1 0 0 6 1
netname=c6
}
N 60400 55500 60200 55500 4
N 59400 56400 59400 56300 4
C 63300 56400 1 0 1 vdd-1.sym
C 59600 56400 1 0 1 vdd-1.sym
C 63900 55100 1 270 1 resistor-1.sym
{
T 64300 55400 5 10 0 0 90 2 1
device=RESISTOR
T 64200 55300 5 10 1 1 90 2 1
refdes=R7
T 63900 55100 5 10 0 0 0 6 1
value=10k
}
C 63600 53300 1 0 1 comparador.sym
{
T 62425 54295 5 10 0 1 0 6 1
device=none
T 62625 54295 5 10 1 1 0 6 1
refdes=SC6
T 63600 53300 5 10 0 0 0 6 1
source=SUBcomp.6.sch
}
N 64000 55100 64000 54100 4
N 63600 54200 64000 54200 4
{
T 63600 54200 5 10 0 0 0 6 1
netname=t6
}
N 63700 53600 63600 53600 4
C 60400 53500 1 0 1 flipflop.sym
{
T 59105 54300 5 10 1 1 0 6 1
refdes=SF6
T 59505 55500 5 10 0 1 0 6 1
device=none
T 60400 53500 5 10 0 0 0 6 1
source=ffd.6.sch
}
N 62300 53900 60200 53900 4
{
T 62300 53900 5 10 1 0 0 6 1
netname=c6
}
N 60400 53600 60200 53600 4
N 59400 54500 59400 54400 4
C 63300 54500 1 0 1 vdd-1.sym
C 59600 54500 1 0 1 vdd-1.sym
C 63900 53200 1 270 1 resistor-1.sym
{
T 64300 53500 5 10 0 0 90 2 1
device=RESISTOR
T 64200 53400 5 10 1 1 90 2 1
refdes=R7
T 63900 53200 5 10 0 0 0 6 1
value=10k
}
C 63600 51400 1 0 1 comparador.sym
{
T 62425 52395 5 10 0 1 0 6 1
device=none
T 62625 52395 5 10 1 1 0 6 1
refdes=SC6
T 63600 51400 5 10 0 0 0 6 1
source=SUBcomp.6.sch
}
N 64000 53200 64000 52200 4
N 63600 52300 64000 52300 4
{
T 63600 52300 5 10 0 0 0 6 1
netname=t6
}
N 63700 51700 63600 51700 4
C 60400 51600 1 0 1 flipflop.sym
{
T 59105 52400 5 10 1 1 0 6 1
refdes=SF6
T 59505 53600 5 10 0 1 0 6 1
device=none
T 60400 51600 5 10 0 0 0 6 1
source=ffd.6.sch
}
N 62300 52000 60200 52000 4
{
T 62300 52000 5 10 1 0 0 6 1
netname=c6
}
N 60400 51700 60200 51700 4
N 59400 52600 59400 52500 4
C 63300 52600 1 0 1 vdd-1.sym
C 59600 52600 1 0 1 vdd-1.sym
C 63900 51300 1 270 1 resistor-1.sym
{
T 64300 51600 5 10 0 0 90 2 1
device=RESISTOR
T 64200 51500 5 10 1 1 90 2 1
refdes=R7
T 63900 51300 5 10 0 0 0 6 1
value=10k
}
C 63600 49500 1 0 1 comparador.sym
{
T 62425 50495 5 10 0 1 0 6 1
device=none
T 62625 50495 5 10 1 1 0 6 1
refdes=SC6
T 63600 49500 5 10 0 0 0 6 1
source=SUBcomp.6.sch
}
N 64000 51300 64000 50300 4
N 63600 50400 64000 50400 4
{
T 63600 50400 5 10 0 0 0 6 1
netname=t6
}
N 63700 49800 63600 49800 4
C 60400 49700 1 0 1 flipflop.sym
{
T 59105 50500 5 10 1 1 0 6 1
refdes=SF6
T 59505 51700 5 10 0 1 0 6 1
device=none
T 60400 49700 5 10 0 0 0 6 1
source=ffd.6.sch
}
N 62300 50100 60200 50100 4
{
T 62300 50100 5 10 1 0 0 6 1
netname=c6
}
N 60400 49800 60200 49800 4
N 59400 50700 59400 50600 4
C 63300 50700 1 0 1 vdd-1.sym
C 59600 50700 1 0 1 vdd-1.sym
C 63900 49400 1 270 1 resistor-1.sym
{
T 64300 49700 5 10 0 0 90 2 1
device=RESISTOR
T 64200 49600 5 10 1 1 90 2 1
refdes=R7
T 63900 49400 5 10 0 0 0 6 1
value=10k
}
C 63600 47600 1 0 1 comparador.sym
{
T 62425 48595 5 10 0 1 0 6 1
device=none
T 62625 48595 5 10 1 1 0 6 1
refdes=SC6
T 63600 47600 5 10 0 0 0 6 1
source=SUBcomp.6.sch
}
N 64000 49400 64000 48400 4
N 63600 48500 64000 48500 4
{
T 63600 48500 5 10 0 0 0 6 1
netname=t6
}
N 63700 47900 63600 47900 4
C 60400 47800 1 0 1 flipflop.sym
{
T 59105 48600 5 10 1 1 0 6 1
refdes=SF6
T 59505 49800 5 10 0 1 0 6 1
device=none
T 60400 47800 5 10 0 0 0 6 1
source=ffd.6.sch
}
N 62300 48200 60200 48200 4
{
T 62300 48200 5 10 1 0 0 6 1
netname=c6
}
N 60400 47900 60200 47900 4
N 59400 48800 59400 48700 4
C 63300 48800 1 0 1 vdd-1.sym
C 59600 48800 1 0 1 vdd-1.sym
C 63900 47500 1 270 1 resistor-1.sym
{
T 64300 47800 5 10 0 0 90 2 1
device=RESISTOR
T 64200 47700 5 10 1 1 90 2 1
refdes=R7
T 63900 47500 5 10 0 0 0 6 1
value=10k
}
C 63600 45600 1 0 1 comparador.sym
{
T 62425 46595 5 10 0 1 0 6 1
device=none
T 62625 46595 5 10 1 1 0 6 1
refdes=SC6
T 63600 45600 5 10 0 0 0 6 1
source=SUBcomp.6.sch
}
N 64000 47400 64000 46400 4
N 63600 46500 64000 46500 4
{
T 63600 46500 5 10 0 0 0 6 1
netname=t6
}
N 63700 45900 63600 45900 4
C 60400 45800 1 0 1 flipflop.sym
{
T 59105 46600 5 10 1 1 0 6 1
refdes=SF6
T 59505 47800 5 10 0 1 0 6 1
device=none
T 60400 45800 5 10 0 0 0 6 1
source=ffd.6.sch
}
N 62300 46200 60200 46200 4
{
T 62300 46200 5 10 1 0 0 6 1
netname=c6
}
N 60400 45900 60200 45900 4
N 59400 46800 59400 46700 4
C 63300 46800 1 0 1 vdd-1.sym
C 59600 46800 1 0 1 vdd-1.sym
C 63900 45500 1 270 1 resistor-1.sym
{
T 64300 45800 5 10 0 0 90 2 1
device=RESISTOR
T 64200 45700 5 10 1 1 90 2 1
refdes=R7
T 63900 45500 5 10 0 0 0 6 1
value=10k
}
C 63600 43700 1 0 1 comparador.sym
{
T 62425 44695 5 10 0 1 0 6 1
device=none
T 62625 44695 5 10 1 1 0 6 1
refdes=SC6
T 63600 43700 5 10 0 0 0 6 1
source=SUBcomp.6.sch
}
N 64000 45500 64000 44500 4
N 63600 44600 64000 44600 4
{
T 63600 44600 5 10 0 0 0 6 1
netname=t6
}
N 63700 44000 63600 44000 4
C 60400 43900 1 0 1 flipflop.sym
{
T 59105 44700 5 10 1 1 0 6 1
refdes=SF6
T 59505 45900 5 10 0 1 0 6 1
device=none
T 60400 43900 5 10 0 0 0 6 1
source=ffd.6.sch
}
N 62300 44300 60200 44300 4
{
T 62300 44300 5 10 1 0 0 6 1
netname=c6
}
N 60400 44000 60200 44000 4
N 59400 44900 59400 44800 4
C 63300 44900 1 0 1 vdd-1.sym
C 59600 44900 1 0 1 vdd-1.sym
C 63900 43600 1 270 1 resistor-1.sym
{
T 64300 43900 5 10 0 0 90 2 1
device=RESISTOR
T 64200 43800 5 10 1 1 90 2 1
refdes=R7
T 63900 43600 5 10 0 0 0 6 1
value=10k
}
C 63600 41800 1 0 1 comparador.sym
{
T 62425 42795 5 10 0 1 0 6 1
device=none
T 62625 42795 5 10 1 1 0 6 1
refdes=SC6
T 63600 41800 5 10 0 0 0 6 1
source=SUBcomp.6.sch
}
N 64000 43600 64000 42600 4
N 63600 42700 64000 42700 4
{
T 63600 42700 5 10 0 0 0 6 1
netname=t6
}
N 63700 42100 63600 42100 4
C 60400 42000 1 0 1 flipflop.sym
{
T 59105 42800 5 10 1 1 0 6 1
refdes=SF6
T 59505 44000 5 10 0 1 0 6 1
device=none
T 60400 42000 5 10 0 0 0 6 1
source=ffd.6.sch
}
N 62300 42400 60200 42400 4
{
T 62300 42400 5 10 1 0 0 6 1
netname=c6
}
N 60400 42100 60200 42100 4
N 59400 43000 59400 42900 4
C 63300 43000 1 0 1 vdd-1.sym
C 59600 43000 1 0 1 vdd-1.sym
C 63900 41700 1 270 1 resistor-1.sym
{
T 64300 42000 5 10 0 0 90 2 1
device=RESISTOR
T 64200 41900 5 10 1 1 90 2 1
refdes=R7
T 63900 41700 5 10 0 0 0 6 1
value=10k
}
C 63600 39900 1 0 1 comparador.sym
{
T 62425 40895 5 10 0 1 0 6 1
device=none
T 62625 40895 5 10 1 1 0 6 1
refdes=SC6
T 63600 39900 5 10 0 0 0 6 1
source=SUBcomp.6.sch
}
N 64000 41700 64000 40700 4
N 63600 40800 64000 40800 4
{
T 63600 40800 5 10 0 0 0 6 1
netname=t6
}
N 63700 40200 63600 40200 4
C 60400 40100 1 0 1 flipflop.sym
{
T 59105 40900 5 10 1 1 0 6 1
refdes=SF6
T 59505 42100 5 10 0 1 0 6 1
device=none
T 60400 40100 5 10 0 0 0 6 1
source=ffd.6.sch
}
N 62300 40500 60200 40500 4
{
T 62300 40500 5 10 1 0 0 6 1
netname=c6
}
N 60400 40200 60200 40200 4
N 59400 41100 59400 41000 4
C 63300 41100 1 0 1 vdd-1.sym
C 59600 41100 1 0 1 vdd-1.sym
C 63900 39800 1 270 1 resistor-1.sym
{
T 64300 40100 5 10 0 0 90 2 1
device=RESISTOR
T 64200 40000 5 10 1 1 90 2 1
refdes=R7
T 63900 39800 5 10 0 0 0 6 1
value=10k
}
C 63600 38000 1 0 1 comparador.sym
{
T 62425 38995 5 10 0 1 0 6 1
device=none
T 62625 38995 5 10 1 1 0 6 1
refdes=SC6
T 63600 38000 5 10 0 0 0 6 1
source=SUBcomp.6.sch
}
N 64000 39800 64000 38800 4
N 63600 38900 64000 38900 4
{
T 63600 38900 5 10 0 0 0 6 1
netname=t6
}
N 63700 38300 63600 38300 4
C 60400 38200 1 0 1 flipflop.sym
{
T 59105 39000 5 10 1 1 0 6 1
refdes=SF6
T 59505 40200 5 10 0 1 0 6 1
device=none
T 60400 38200 5 10 0 0 0 6 1
source=ffd.6.sch
}
N 62300 38600 60200 38600 4
{
T 62300 38600 5 10 1 0 0 6 1
netname=c6
}
N 60400 38300 60200 38300 4
N 59400 39200 59400 39100 4
C 63300 39200 1 0 1 vdd-1.sym
C 59600 39200 1 0 1 vdd-1.sym
C 63900 37900 1 270 1 resistor-1.sym
{
T 64300 38200 5 10 0 0 90 2 1
device=RESISTOR
T 64200 38100 5 10 1 1 90 2 1
refdes=R7
T 63900 37900 5 10 0 0 0 6 1
value=10k
}
C 63600 36100 1 0 1 comparador.sym
{
T 62425 37095 5 10 0 1 0 6 1
device=none
T 62625 37095 5 10 1 1 0 6 1
refdes=SC6
T 63600 36100 5 10 0 0 0 6 1
source=SUBcomp.6.sch
}
N 64000 37900 64000 36900 4
N 63600 37000 64000 37000 4
{
T 63600 37000 5 10 0 0 0 6 1
netname=t6
}
N 63700 36400 63600 36400 4
C 60400 36300 1 0 1 flipflop.sym
{
T 59105 37100 5 10 1 1 0 6 1
refdes=SF6
T 59505 38300 5 10 0 1 0 6 1
device=none
T 60400 36300 5 10 0 0 0 6 1
source=ffd.6.sch
}
N 62300 36700 60200 36700 4
{
T 62300 36700 5 10 1 0 0 6 1
netname=c6
}
N 60400 36400 60200 36400 4
N 59400 37300 59400 37200 4
C 63300 37300 1 0 1 vdd-1.sym
C 59600 37300 1 0 1 vdd-1.sym
C 63900 36000 1 270 1 resistor-1.sym
{
T 64300 36300 5 10 0 0 90 2 1
device=RESISTOR
T 64200 36200 5 10 1 1 90 2 1
refdes=R7
T 63900 36000 5 10 0 0 0 6 1
value=10k
}
C 63600 34200 1 0 1 comparador.sym
{
T 62425 35195 5 10 0 1 0 6 1
device=none
T 62625 35195 5 10 1 1 0 6 1
refdes=SC6
T 63600 34200 5 10 0 0 0 6 1
source=SUBcomp.6.sch
}
N 64000 36000 64000 35000 4
N 63600 35100 64000 35100 4
{
T 63600 35100 5 10 0 0 0 6 1
netname=t6
}
N 63700 34500 63600 34500 4
C 60400 34400 1 0 1 flipflop.sym
{
T 59105 35200 5 10 1 1 0 6 1
refdes=SF6
T 59505 36400 5 10 0 1 0 6 1
device=none
T 60400 34400 5 10 0 0 0 6 1
source=ffd.6.sch
}
N 62300 34800 60200 34800 4
{
T 62300 34800 5 10 1 0 0 6 1
netname=c6
}
N 60400 34500 60200 34500 4
N 59400 35400 59400 35300 4
C 63300 35400 1 0 1 vdd-1.sym
C 59600 35400 1 0 1 vdd-1.sym
C 63900 34100 1 270 1 resistor-1.sym
{
T 64300 34400 5 10 0 0 90 2 1
device=RESISTOR
T 64200 34300 5 10 1 1 90 2 1
refdes=R7
T 63900 34100 5 10 0 0 0 6 1
value=10k
}
C 63600 32200 1 0 1 comparador.sym
{
T 62425 33195 5 10 0 1 0 6 1
device=none
T 62625 33195 5 10 1 1 0 6 1
refdes=SC6
T 63600 32200 5 10 0 0 0 6 1
source=SUBcomp.6.sch
}
N 64000 34000 64000 33000 4
N 63600 33100 64000 33100 4
{
T 63600 33100 5 10 0 0 0 6 1
netname=t6
}
N 63700 32500 63600 32500 4
C 60400 32400 1 0 1 flipflop.sym
{
T 59105 33200 5 10 1 1 0 6 1
refdes=SF6
T 59505 34400 5 10 0 1 0 6 1
device=none
T 60400 32400 5 10 0 0 0 6 1
source=ffd.6.sch
}
N 62300 32800 60200 32800 4
{
T 62300 32800 5 10 1 0 0 6 1
netname=c6
}
N 60400 32500 60200 32500 4
N 59400 33400 59400 33300 4
C 63300 33400 1 0 1 vdd-1.sym
C 59600 33400 1 0 1 vdd-1.sym
C 63900 32100 1 270 1 resistor-1.sym
{
T 64300 32400 5 10 0 0 90 2 1
device=RESISTOR
T 64200 32300 5 10 1 1 90 2 1
refdes=R7
T 63900 32100 5 10 0 0 0 6 1
value=10k
}
C 63600 30300 1 0 1 comparador.sym
{
T 62425 31295 5 10 0 1 0 6 1
device=none
T 62625 31295 5 10 1 1 0 6 1
refdes=SC6
T 63600 30300 5 10 0 0 0 6 1
source=SUBcomp.6.sch
}
N 64000 32100 64000 31100 4
N 63600 31200 64000 31200 4
{
T 63600 31200 5 10 0 0 0 6 1
netname=t6
}
N 63700 30600 63600 30600 4
C 60400 30500 1 0 1 flipflop.sym
{
T 59105 31300 5 10 1 1 0 6 1
refdes=SF6
T 59505 32500 5 10 0 1 0 6 1
device=none
T 60400 30500 5 10 0 0 0 6 1
source=ffd.6.sch
}
N 62300 30900 60200 30900 4
{
T 62300 30900 5 10 1 0 0 6 1
netname=c6
}
N 60400 30600 60200 30600 4
N 59400 31500 59400 31400 4
C 63300 31500 1 0 1 vdd-1.sym
C 59600 31500 1 0 1 vdd-1.sym
C 63900 30200 1 270 1 resistor-1.sym
{
T 64300 30500 5 10 0 0 90 2 1
device=RESISTOR
T 64200 30400 5 10 1 1 90 2 1
refdes=R7
T 63900 30200 5 10 0 0 0 6 1
value=10k
}
C 63600 28400 1 0 1 comparador.sym
{
T 62425 29395 5 10 0 1 0 6 1
device=none
T 62625 29395 5 10 1 1 0 6 1
refdes=SC6
T 63600 28400 5 10 0 0 0 6 1
source=SUBcomp.6.sch
}
N 64000 30200 64000 29200 4
N 63600 29300 64000 29300 4
{
T 63600 29300 5 10 0 0 0 6 1
netname=t6
}
N 63700 28700 63600 28700 4
C 60400 28600 1 0 1 flipflop.sym
{
T 59105 29400 5 10 1 1 0 6 1
refdes=SF6
T 59505 30600 5 10 0 1 0 6 1
device=none
T 60400 28600 5 10 0 0 0 6 1
source=ffd.6.sch
}
N 62300 29000 60200 29000 4
{
T 62300 29000 5 10 1 0 0 6 1
netname=c6
}
N 60400 28700 60200 28700 4
N 59400 29600 59400 29500 4
C 63300 29600 1 0 1 vdd-1.sym
C 59600 29600 1 0 1 vdd-1.sym
C 63900 28300 1 270 1 resistor-1.sym
{
T 64300 28600 5 10 0 0 90 2 1
device=RESISTOR
T 64200 28500 5 10 1 1 90 2 1
refdes=R7
T 63900 28300 5 10 0 0 0 6 1
value=10k
}
C 63600 26500 1 0 1 comparador.sym
{
T 62425 27495 5 10 0 1 0 6 1
device=none
T 62625 27495 5 10 1 1 0 6 1
refdes=SC6
T 63600 26500 5 10 0 0 0 6 1
source=SUBcomp.6.sch
}
N 64000 28300 64000 27300 4
N 63600 27400 64000 27400 4
{
T 63600 27400 5 10 0 0 0 6 1
netname=t6
}
N 63700 26800 63600 26800 4
C 60400 26700 1 0 1 flipflop.sym
{
T 59105 27500 5 10 1 1 0 6 1
refdes=SF6
T 59505 28700 5 10 0 1 0 6 1
device=none
T 60400 26700 5 10 0 0 0 6 1
source=ffd.6.sch
}
N 62300 27100 60200 27100 4
{
T 62300 27100 5 10 1 0 0 6 1
netname=c6
}
N 60400 26800 60200 26800 4
N 59400 27700 59400 27600 4
C 63300 27700 1 0 1 vdd-1.sym
C 59600 27700 1 0 1 vdd-1.sym
C 63900 26400 1 270 1 resistor-1.sym
{
T 64300 26700 5 10 0 0 90 2 1
device=RESISTOR
T 64200 26600 5 10 1 1 90 2 1
refdes=R7
T 63900 26400 5 10 0 0 0 6 1
value=10k
}
C 63600 24600 1 0 1 comparador.sym
{
T 62425 25595 5 10 0 1 0 6 1
device=none
T 62625 25595 5 10 1 1 0 6 1
refdes=SC6
T 63600 24600 5 10 0 0 0 6 1
source=SUBcomp.6.sch
}
N 64000 26400 64000 25400 4
N 63600 25500 64000 25500 4
{
T 63600 25500 5 10 0 0 0 6 1
netname=t6
}
N 63700 24900 63600 24900 4
C 60400 24800 1 0 1 flipflop.sym
{
T 59105 25600 5 10 1 1 0 6 1
refdes=SF6
T 59505 26800 5 10 0 1 0 6 1
device=none
T 60400 24800 5 10 0 0 0 6 1
source=ffd.6.sch
}
N 62300 25200 60200 25200 4
{
T 62300 25200 5 10 1 0 0 6 1
netname=c6
}
N 60400 24900 60200 24900 4
N 59400 25800 59400 25700 4
C 63300 25800 1 0 1 vdd-1.sym
C 59600 25800 1 0 1 vdd-1.sym
C 63900 24500 1 270 1 resistor-1.sym
{
T 64300 24800 5 10 0 0 90 2 1
device=RESISTOR
T 64200 24700 5 10 1 1 90 2 1
refdes=R7
T 63900 24500 5 10 0 0 0 6 1
value=10k
}
C 63600 22700 1 0 1 comparador.sym
{
T 62425 23695 5 10 0 1 0 6 1
device=none
T 62625 23695 5 10 1 1 0 6 1
refdes=SC6
T 63600 22700 5 10 0 0 0 6 1
source=SUBcomp.6.sch
}
N 64000 24500 64000 23500 4
N 63600 23600 64000 23600 4
{
T 63600 23600 5 10 0 0 0 6 1
netname=t6
}
N 63700 23000 63600 23000 4
C 60400 22900 1 0 1 flipflop.sym
{
T 59105 23700 5 10 1 1 0 6 1
refdes=SF6
T 59505 24900 5 10 0 1 0 6 1
device=none
T 60400 22900 5 10 0 0 0 6 1
source=ffd.6.sch
}
N 62300 23300 60200 23300 4
{
T 62300 23300 5 10 1 0 0 6 1
netname=c6
}
N 60400 23000 60200 23000 4
N 59400 23900 59400 23800 4
C 63300 23900 1 0 1 vdd-1.sym
C 59600 23900 1 0 1 vdd-1.sym
C 63900 22600 1 270 1 resistor-1.sym
{
T 64300 22900 5 10 0 0 90 2 1
device=RESISTOR
T 64200 22800 5 10 1 1 90 2 1
refdes=R7
T 63900 22600 5 10 0 0 0 6 1
value=10k
}
C 63600 20800 1 0 1 comparador.sym
{
T 62425 21795 5 10 0 1 0 6 1
device=none
T 62625 21795 5 10 1 1 0 6 1
refdes=SC6
T 63600 20800 5 10 0 0 0 6 1
source=SUBcomp.6.sch
}
N 64000 22600 64000 21600 4
N 63600 21700 64000 21700 4
{
T 63600 21700 5 10 0 0 0 6 1
netname=t6
}
N 63700 21100 63600 21100 4
C 60400 21000 1 0 1 flipflop.sym
{
T 59105 21800 5 10 1 1 0 6 1
refdes=SF6
T 59505 23000 5 10 0 1 0 6 1
device=none
T 60400 21000 5 10 0 0 0 6 1
source=ffd.6.sch
}
N 62300 21400 60200 21400 4
{
T 62300 21400 5 10 1 0 0 6 1
netname=c6
}
N 60400 21100 60200 21100 4
N 59400 22000 59400 21900 4
C 63300 22000 1 0 1 vdd-1.sym
C 59600 22000 1 0 1 vdd-1.sym
C 63900 20700 1 270 1 resistor-1.sym
{
T 64300 21000 5 10 0 0 90 2 1
device=RESISTOR
T 64200 20900 5 10 1 1 90 2 1
refdes=R7
T 63900 20700 5 10 0 0 0 6 1
value=10k
}
C 63600 18900 1 0 1 comparador.sym
{
T 62425 19895 5 10 0 1 0 6 1
device=none
T 62625 19895 5 10 1 1 0 6 1
refdes=SC6
T 63600 18900 5 10 0 0 0 6 1
source=SUBcomp.6.sch
}
N 64000 20700 64000 19700 4
N 63600 19800 64000 19800 4
{
T 63600 19800 5 10 0 0 0 6 1
netname=t6
}
N 63700 19200 63600 19200 4
C 60400 19100 1 0 1 flipflop.sym
{
T 59105 19900 5 10 1 1 0 6 1
refdes=SF6
T 59505 21100 5 10 0 1 0 6 1
device=none
T 60400 19100 5 10 0 0 0 6 1
source=ffd.6.sch
}
N 62300 19500 60200 19500 4
{
T 62300 19500 5 10 1 0 0 6 1
netname=c6
}
N 60400 19200 60200 19200 4
N 59400 20100 59400 20000 4
C 63300 20100 1 0 1 vdd-1.sym
C 59600 20100 1 0 1 vdd-1.sym
C 63900 18800 1 270 1 resistor-1.sym
{
T 64300 19100 5 10 0 0 90 2 1
device=RESISTOR
T 64200 19000 5 10 1 1 90 2 1
refdes=R7
T 63900 18800 5 10 0 0 0 6 1
value=10k
}
C 63600 16900 1 0 1 comparador.sym
{
T 62425 17895 5 10 0 1 0 6 1
device=none
T 62625 17895 5 10 1 1 0 6 1
refdes=SC6
T 63600 16900 5 10 0 0 0 6 1
source=SUBcomp.6.sch
}
N 64000 18700 64000 17700 4
N 63600 17800 64000 17800 4
{
T 63600 17800 5 10 0 0 0 6 1
netname=t6
}
N 63700 17200 63600 17200 4
C 60400 17100 1 0 1 flipflop.sym
{
T 59105 17900 5 10 1 1 0 6 1
refdes=SF6
T 59505 19100 5 10 0 1 0 6 1
device=none
T 60400 17100 5 10 0 0 0 6 1
source=ffd.6.sch
}
N 62300 17500 60200 17500 4
{
T 62300 17500 5 10 1 0 0 6 1
netname=c6
}
N 60400 17200 60200 17200 4
N 59400 18100 59400 18000 4
C 63300 18100 1 0 1 vdd-1.sym
C 59600 18100 1 0 1 vdd-1.sym
C 63900 16800 1 270 1 resistor-1.sym
{
T 64300 17100 5 10 0 0 90 2 1
device=RESISTOR
T 64200 17000 5 10 1 1 90 2 1
refdes=R7
T 63900 16800 5 10 0 0 0 6 1
value=10k
}
C 63600 15000 1 0 1 comparador.sym
{
T 62425 15995 5 10 0 1 0 6 1
device=none
T 62625 15995 5 10 1 1 0 6 1
refdes=SC6
T 63600 15000 5 10 0 0 0 6 1
source=SUBcomp.6.sch
}
N 64000 16800 64000 15800 4
N 63600 15900 64000 15900 4
{
T 63600 15900 5 10 0 0 0 6 1
netname=t6
}
N 63700 15300 63600 15300 4
C 60400 15200 1 0 1 flipflop.sym
{
T 59105 16000 5 10 1 1 0 6 1
refdes=SF6
T 59505 17200 5 10 0 1 0 6 1
device=none
T 60400 15200 5 10 0 0 0 6 1
source=ffd.6.sch
}
N 62300 15600 60200 15600 4
{
T 62300 15600 5 10 1 0 0 6 1
netname=c6
}
N 60400 15300 60200 15300 4
N 59400 16200 59400 16100 4
C 63300 16200 1 0 1 vdd-1.sym
C 59600 16200 1 0 1 vdd-1.sym
C 63900 14900 1 270 1 resistor-1.sym
{
T 64300 15200 5 10 0 0 90 2 1
device=RESISTOR
T 64200 15100 5 10 1 1 90 2 1
refdes=R7
T 63900 14900 5 10 0 0 0 6 1
value=10k
}
C 63600 13100 1 0 1 comparador.sym
{
T 62425 14095 5 10 0 1 0 6 1
device=none
T 62625 14095 5 10 1 1 0 6 1
refdes=SC6
T 63600 13100 5 10 0 0 0 6 1
source=SUBcomp.6.sch
}
N 64000 14900 64000 13900 4
N 63600 14000 64000 14000 4
{
T 63600 14000 5 10 0 0 0 6 1
netname=t6
}
N 63700 13400 63600 13400 4
C 60400 13300 1 0 1 flipflop.sym
{
T 59105 14100 5 10 1 1 0 6 1
refdes=SF6
T 59505 15300 5 10 0 1 0 6 1
device=none
T 60400 13300 5 10 0 0 0 6 1
source=ffd.6.sch
}
N 62300 13700 60200 13700 4
{
T 62300 13700 5 10 1 0 0 6 1
netname=c6
}
N 60400 13400 60200 13400 4
N 59400 14300 59400 14200 4
C 63300 14300 1 0 1 vdd-1.sym
C 59600 14300 1 0 1 vdd-1.sym
C 63900 13000 1 270 1 resistor-1.sym
{
T 64300 13300 5 10 0 0 90 2 1
device=RESISTOR
T 64200 13200 5 10 1 1 90 2 1
refdes=R7
T 63900 13000 5 10 0 0 0 6 1
value=10k
}
