\doxysection{DMA\+\_\+\+Channel\+\_\+\+Type\+Def Struct Reference}
\label{struct_d_m_a___channel___type_def}\index{DMA\_Channel\_TypeDef@{DMA\_Channel\_TypeDef}}


DMA Controller.  




{\ttfamily \#include $<$stm32g474xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CCR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CNDTR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CPAR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CMAR}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
DMA Controller. 

Definition at line \textbf{ 390} of file \textbf{ stm32g474xx.\+h}.



\doxysubsection{Field Documentation}
\mbox{\label{struct_d_m_a___channel___type_def_a5e1322e27c40bf91d172f9673f205c97}} 
\index{DMA\_Channel\_TypeDef@{DMA\_Channel\_TypeDef}!CCR@{CCR}}
\index{CCR@{CCR}!DMA\_Channel\_TypeDef@{DMA\_Channel\_TypeDef}}
\doxysubsubsection{CCR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CCR}

DMA channel x configuration register ~\newline
 

Definition at line \textbf{ 392} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_d_m_a___channel___type_def_ab51edd49cb9294ebe2db18fb5cf399dd}} 
\index{DMA\_Channel\_TypeDef@{DMA\_Channel\_TypeDef}!CMAR@{CMAR}}
\index{CMAR@{CMAR}!DMA\_Channel\_TypeDef@{DMA\_Channel\_TypeDef}}
\doxysubsubsection{CMAR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CMAR}

DMA channel x memory address register ~\newline
 

Definition at line \textbf{ 395} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_d_m_a___channel___type_def_aae019365e4288337da20775971c1a123}} 
\index{DMA\_Channel\_TypeDef@{DMA\_Channel\_TypeDef}!CNDTR@{CNDTR}}
\index{CNDTR@{CNDTR}!DMA\_Channel\_TypeDef@{DMA\_Channel\_TypeDef}}
\doxysubsubsection{CNDTR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CNDTR}

DMA channel x number of data register ~\newline
 

Definition at line \textbf{ 393} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_d_m_a___channel___type_def_a07aacf332c9bf310ff5be02140f892e1}} 
\index{DMA\_Channel\_TypeDef@{DMA\_Channel\_TypeDef}!CPAR@{CPAR}}
\index{CPAR@{CPAR}!DMA\_Channel\_TypeDef@{DMA\_Channel\_TypeDef}}
\doxysubsubsection{CPAR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CPAR}

DMA channel x peripheral address register ~\newline
 

Definition at line \textbf{ 394} of file \textbf{ stm32g474xx.\+h}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/yule/\+Documents/\+ENSEA/\+Ensea\+\_\+2022-\/2023/\+Actionneur\+\_\+et\+\_\+automatique/\+TP\+\_\+actionneur/\+TP\+\_\+actionneur/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+G4xx/\+Include/\textbf{ stm32g474xx.\+h}\end{DoxyCompactItemize}
