{
    "DESIGN_NAME": "adder",
    "VERILOG_FILES": ["dir::adder.v"],
    "CLOCK_PERIOD": 25,
    "CLOCK_PORT": "clk"
  }