{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 173 11/01/2011 SJ Web Edition " "Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 27 15:33:32 2014 " "Info: Processing started: Thu Nov 27 15:33:32 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Example_4_Video_In -c Example_4_Video_In " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Example_4_Video_In -c Example_4_Video_In" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"always\";  expecting \"end\" VGA_Controller.v(337) " "Error (10170): Verilog HDL syntax error at VGA_Controller.v(337) near text \"always\";  expecting \"end\"" {  } { { "VGA_Controller.v" "" { Text "C:/Users/Sarang/Desktop/filters/Example_4_Video_In/verilog/VGA_Controller.v" 337 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"VGA_Timing\";  expecting \"<=\", or \"=\" VGA_Controller.v(363) " "Error (10170): Verilog HDL syntax error at VGA_Controller.v(363) near text \"VGA_Timing\";  expecting \"<=\", or \"=\"" {  } { { "VGA_Controller.v" "" { Text "C:/Users/Sarang/Desktop/filters/Example_4_Video_In/verilog/VGA_Controller.v" 363 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"defparam\";  expecting \"end\" VGA_Controller.v(394) " "Error (10170): Verilog HDL syntax error at VGA_Controller.v(394) near text \"defparam\";  expecting \"end\"" {  } { { "VGA_Controller.v" "" { Text "C:/Users/Sarang/Desktop/filters/Example_4_Video_In/verilog/VGA_Controller.v" 394 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\",\";  expecting \";\" VGA_Controller.v(395) " "Error (10170): Verilog HDL syntax error at VGA_Controller.v(395) near text \",\";  expecting \";\"" {  } { { "VGA_Controller.v" "" { Text "C:/Users/Sarang/Desktop/filters/Example_4_Video_In/verilog/VGA_Controller.v" 395 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\",\";  expecting \";\" VGA_Controller.v(397) " "Error (10170): Verilog HDL syntax error at VGA_Controller.v(397) near text \",\";  expecting \";\"" {  } { { "VGA_Controller.v" "" { Text "C:/Users/Sarang/Desktop/filters/Example_4_Video_In/verilog/VGA_Controller.v" 397 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\",\";  expecting \";\" VGA_Controller.v(398) " "Error (10170): Verilog HDL syntax error at VGA_Controller.v(398) near text \",\";  expecting \";\"" {  } { { "VGA_Controller.v" "" { Text "C:/Users/Sarang/Desktop/filters/Example_4_Video_In/verilog/VGA_Controller.v" 398 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\",\";  expecting \";\" VGA_Controller.v(399) " "Error (10170): Verilog HDL syntax error at VGA_Controller.v(399) near text \",\";  expecting \";\"" {  } { { "VGA_Controller.v" "" { Text "C:/Users/Sarang/Desktop/filters/Example_4_Video_In/verilog/VGA_Controller.v" 399 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\",\";  expecting \";\" VGA_Controller.v(400) " "Error (10170): Verilog HDL syntax error at VGA_Controller.v(400) near text \",\";  expecting \";\"" {  } { { "VGA_Controller.v" "" { Text "C:/Users/Sarang/Desktop/filters/Example_4_Video_In/verilog/VGA_Controller.v" 400 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\",\";  expecting \";\" VGA_Controller.v(401) " "Error (10170): Verilog HDL syntax error at VGA_Controller.v(401) near text \",\";  expecting \";\"" {  } { { "VGA_Controller.v" "" { Text "C:/Users/Sarang/Desktop/filters/Example_4_Video_In/verilog/VGA_Controller.v" 401 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\",\";  expecting \";\" VGA_Controller.v(403) " "Error (10170): Verilog HDL syntax error at VGA_Controller.v(403) near text \",\";  expecting \";\"" {  } { { "VGA_Controller.v" "" { Text "C:/Users/Sarang/Desktop/filters/Example_4_Video_In/verilog/VGA_Controller.v" 403 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\",\";  expecting \";\" VGA_Controller.v(404) " "Error (10170): Verilog HDL syntax error at VGA_Controller.v(404) near text \",\";  expecting \";\"" {  } { { "VGA_Controller.v" "" { Text "C:/Users/Sarang/Desktop/filters/Example_4_Video_In/verilog/VGA_Controller.v" 404 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\",\";  expecting \";\" VGA_Controller.v(405) " "Error (10170): Verilog HDL syntax error at VGA_Controller.v(405) near text \",\";  expecting \";\"" {  } { { "VGA_Controller.v" "" { Text "C:/Users/Sarang/Desktop/filters/Example_4_Video_In/verilog/VGA_Controller.v" 405 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\",\";  expecting \";\" VGA_Controller.v(406) " "Error (10170): Verilog HDL syntax error at VGA_Controller.v(406) near text \",\";  expecting \";\"" {  } { { "VGA_Controller.v" "" { Text "C:/Users/Sarang/Desktop/filters/Example_4_Video_In/verilog/VGA_Controller.v" 406 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\",\";  expecting \";\" VGA_Controller.v(407) " "Error (10170): Verilog HDL syntax error at VGA_Controller.v(407) near text \",\";  expecting \";\"" {  } { { "VGA_Controller.v" "" { Text "C:/Users/Sarang/Desktop/filters/Example_4_Video_In/verilog/VGA_Controller.v" 407 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\",\";  expecting \";\" VGA_Controller.v(409) " "Error (10170): Verilog HDL syntax error at VGA_Controller.v(409) near text \",\";  expecting \";\"" {  } { { "VGA_Controller.v" "" { Text "C:/Users/Sarang/Desktop/filters/Example_4_Video_In/verilog/VGA_Controller.v" 409 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\",\";  expecting \";\" VGA_Controller.v(410) " "Error (10170): Verilog HDL syntax error at VGA_Controller.v(410) near text \",\";  expecting \";\"" {  } { { "VGA_Controller.v" "" { Text "C:/Users/Sarang/Desktop/filters/Example_4_Video_In/verilog/VGA_Controller.v" 410 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\",\";  expecting \";\" VGA_Controller.v(412) " "Error (10170): Verilog HDL syntax error at VGA_Controller.v(412) near text \",\";  expecting \";\"" {  } { { "VGA_Controller.v" "" { Text "C:/Users/Sarang/Desktop/filters/Example_4_Video_In/verilog/VGA_Controller.v" 412 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"endmodule\";  expecting \"end\" VGA_Controller.v(415) " "Error (10170): Verilog HDL syntax error at VGA_Controller.v(415) near text \"endmodule\";  expecting \"end\"" {  } { { "VGA_Controller.v" "" { Text "C:/Users/Sarang/Desktop/filters/Example_4_Video_In/verilog/VGA_Controller.v" 415 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 0 0 " "Info (12021): Found 0 design units, including 0 entities, in source file vga_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_signals.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file clock_signals.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_Signals " "Info (12023): Found entity 1: Clock_Signals" {  } { { "Clock_Signals.v" "" { Text "C:/Users/Sarang/Desktop/filters/Example_4_Video_In/verilog/Clock_Signals.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chroma_resampler.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file chroma_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Chroma_Resampler " "Info (12023): Found entity 1: Chroma_Resampler" {  } { { "Chroma_Resampler.v" "" { Text "C:/Users/Sarang/Desktop/filters/Example_4_Video_In/verilog/Chroma_Resampler.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "av_config.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 AV_Config " "Info (12023): Found entity 1: AV_Config" {  } { { "AV_Config.v" "" { Text "C:/Users/Sarang/Desktop/filters/Example_4_Video_In/verilog/AV_Config.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_dma.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file video_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_DMA " "Info (12023): Found entity 1: Video_DMA" {  } { { "Video_DMA.v" "" { Text "C:/Users/Sarang/Desktop/filters/Example_4_Video_In/verilog/Video_DMA.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_clock_fifo.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file dual_clock_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dual_Clock_FIFO " "Info (12023): Found entity 1: Dual_Clock_FIFO" {  } { { "Dual_Clock_FIFO.v" "" { Text "C:/Users/Sarang/Desktop/filters/Example_4_Video_In/verilog/Dual_Clock_FIFO.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_space_converter.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file color_space_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Color_Space_Converter " "Info (12023): Found entity 1: Color_Space_Converter" {  } { { "Color_Space_Converter.v" "" { Text "C:/Users/Sarang/Desktop/filters/Example_4_Video_In/verilog/Color_Space_Converter.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixel_buffer_dma.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file pixel_buffer_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pixel_Buffer_DMA " "Info (12023): Found entity 1: Pixel_Buffer_DMA" {  } { { "Pixel_Buffer_DMA.v" "" { Text "C:/Users/Sarang/Desktop/filters/Example_4_Video_In/verilog/Pixel_Buffer_DMA.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_rgb_resampler.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file video_rgb_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_RGB_Resampler " "Info (12023): Found entity 1: Video_RGB_Resampler" {  } { { "Video_RGB_Resampler.v" "" { Text "C:/Users/Sarang/Desktop/filters/Example_4_Video_In/verilog/Video_RGB_Resampler.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_scaler.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file video_scaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_Scaler " "Info (12023): Found entity 1: Video_Scaler" {  } { { "Video_Scaler.v" "" { Text "C:/Users/Sarang/Desktop/filters/Example_4_Video_In/verilog/Video_Scaler.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixel_buffer.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file pixel_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pixel_Buffer " "Info (12023): Found entity 1: Pixel_Buffer" {  } { { "Pixel_Buffer.v" "" { Text "C:/Users/Sarang/Desktop/filters/Example_4_Video_In/verilog/Pixel_Buffer.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_in_decoder.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file video_in_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_In_Decoder " "Info (12023): Found entity 1: Video_In_Decoder" {  } { { "Video_In_Decoder.v" "" { Text "C:/Users/Sarang/Desktop/filters/Example_4_Video_In/verilog/Video_In_Decoder.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixel_scaler.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file pixel_scaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pixel_Scaler " "Info (12023): Found entity 1: Pixel_Scaler" {  } { { "Pixel_Scaler.v" "" { Text "C:/Users/Sarang/Desktop/filters/Example_4_Video_In/verilog/Pixel_Scaler.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_clipper.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file video_clipper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_Clipper " "Info (12023): Found entity 1: Video_Clipper" {  } { { "Video_Clipper.v" "" { Text "C:/Users/Sarang/Desktop/filters/Example_4_Video_In/verilog/Video_Clipper.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixel_rgb_resampler.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file pixel_rgb_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pixel_RGB_Resampler " "Info (12023): Found entity 1: Pixel_RGB_Resampler" {  } { { "Pixel_RGB_Resampler.v" "" { Text "C:/Users/Sarang/Desktop/filters/Example_4_Video_In/verilog/Pixel_RGB_Resampler.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 18 s 1  Quartus II 32-bit " "Error: Quartus II 32-bit Analysis & Synthesis was unsuccessful. 18 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "300 " "Error: Peak virtual memory: 300 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 27 15:33:38 2014 " "Error: Processing ended: Thu Nov 27 15:33:38 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Error: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Error: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 20 s 1  " "Error (293001): Quartus II Full Compilation was unsuccessful. 20 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
