Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Nov 10 00:39:25 2025
| Host         : Eivind_StorPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RSA_soc_wrapper_timing_summary_routed.rpt -pb RSA_soc_wrapper_timing_summary_routed.pb -rpx RSA_soc_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : rsa_soc_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.130        0.000                      0                32005        0.037        0.000                      0                32005        3.750        0.000                       0                 10791  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.130        0.000                      0                29267        0.037        0.000                      0                29267        3.750        0.000                       0                 10791  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               2.572        0.000                      0                 2738        1.422        0.000                      0                 2738  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[257]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.570ns  (logic 8.628ns (90.158%)  route 0.942ns (9.842%))
  Logic Levels:           66  (CARRY4=65 LUT4=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 12.708 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       1.737     3.031    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X80Y7          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y7          FDCE (Prop_fdce_C_Q)         0.456     3.487 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[0]/Q
                         net (fo=1, routed)           0.932     4.419    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg[0]
    SLICE_X67Y7          LUT4 (Prop_lut4_I3_O)        0.124     4.543 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg[3]_i_9/O
                         net (fo=1, routed)           0.000     4.543    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg[3]_i_9_n_0
    SLICE_X67Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.075 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.075    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[3]_i_1_n_0
    SLICE_X67Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.189 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.189    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[7]_i_1_n_0
    SLICE_X67Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.303 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.303    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[11]_i_1_n_0
    SLICE_X67Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.417 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.417    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[15]_i_1_n_0
    SLICE_X67Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.531 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.531    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[19]_i_1_n_0
    SLICE_X67Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.645 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.645    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[23]_i_1_n_0
    SLICE_X67Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.759 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.759    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[27]_i_1_n_0
    SLICE_X67Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.873 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.873    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[31]_i_1_n_0
    SLICE_X67Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.987 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.987    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[35]_i_1_n_0
    SLICE_X67Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.101 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.101    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[39]_i_1_n_0
    SLICE_X67Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.215 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.215    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[43]_i_1_n_0
    SLICE_X67Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.329 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.329    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[47]_i_1_n_0
    SLICE_X67Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.443 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.443    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[51]_i_1_n_0
    SLICE_X67Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.557 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.557    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[55]_i_1_n_0
    SLICE_X67Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.671 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.671    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[59]_i_1_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.785 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.785    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[63]_i_1_n_0
    SLICE_X67Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.899 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.899    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[67]_i_1_n_0
    SLICE_X67Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.013 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.022    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[71]_i_1_n_0
    SLICE_X67Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.136 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.136    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[75]_i_1_n_0
    SLICE_X67Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.250 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.250    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[79]_i_1_n_0
    SLICE_X67Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.364 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.364    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[83]_i_1_n_0
    SLICE_X67Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.478 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.478    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[87]_i_1_n_0
    SLICE_X67Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.592 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.592    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[91]_i_1_n_0
    SLICE_X67Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.706 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.706    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[95]_i_1_n_0
    SLICE_X67Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.820 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.820    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[99]_i_1_n_0
    SLICE_X67Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.934 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.934    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[103]_i_1_n_0
    SLICE_X67Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.048 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.048    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[107]_i_1_n_0
    SLICE_X67Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.162 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.162    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[111]_i_1_n_0
    SLICE_X67Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.276 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.276    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[115]_i_1_n_0
    SLICE_X67Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.390 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.390    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[119]_i_1_n_0
    SLICE_X67Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.504 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.504    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[123]_i_1_n_0
    SLICE_X67Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.618 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.618    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[127]_i_1_n_0
    SLICE_X67Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.732 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[131]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.732    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[131]_i_1_n_0
    SLICE_X67Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.846 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[135]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.846    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[135]_i_1_n_0
    SLICE_X67Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.960 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[139]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.960    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[139]_i_1_n_0
    SLICE_X67Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.074 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[143]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.074    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[143]_i_1_n_0
    SLICE_X67Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.188 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[147]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.188    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[147]_i_1_n_0
    SLICE_X67Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.302 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[151]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.302    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[151]_i_1_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.416 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[155]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.416    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[155]_i_1_n_0
    SLICE_X67Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.530 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[159]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.530    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[159]_i_1_n_0
    SLICE_X67Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.644 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[163]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.644    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[163]_i_1_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.758 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[167]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.758    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[167]_i_1_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.872 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[171]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.873    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[171]_i_1_n_0
    SLICE_X67Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.987 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[175]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.987    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[175]_i_1_n_0
    SLICE_X67Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.101 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[179]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.101    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[179]_i_1_n_0
    SLICE_X67Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.215 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[183]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.215    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[183]_i_1_n_0
    SLICE_X67Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.329 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[187]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.329    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[187]_i_1_n_0
    SLICE_X67Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.443 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[191]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.443    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[191]_i_1_n_0
    SLICE_X67Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.557 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[195]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.557    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[195]_i_1_n_0
    SLICE_X67Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.671 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[199]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.671    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[199]_i_1_n_0
    SLICE_X67Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.785 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[203]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.785    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[203]_i_1_n_0
    SLICE_X67Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.899 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[207]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.899    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[207]_i_1_n_0
    SLICE_X67Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.013 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[211]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.013    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[211]_i_1_n_0
    SLICE_X67Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.127 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[215]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.127    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[215]_i_1_n_0
    SLICE_X67Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.241 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[219]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.241    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[219]_i_1_n_0
    SLICE_X67Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.355 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[223]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.355    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[223]_i_1_n_0
    SLICE_X67Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.469 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[227]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.469    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[227]_i_1_n_0
    SLICE_X67Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.583 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[231]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.583    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[231]_i_1_n_0
    SLICE_X67Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.697 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[235]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.697    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[235]_i_1_n_0
    SLICE_X67Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.811 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[239]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.811    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[239]_i_1_n_0
    SLICE_X67Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.925 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[243]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.925    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[243]_i_1_n_0
    SLICE_X67Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.039 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[247]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.039    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[247]_i_1_n_0
    SLICE_X67Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.153 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[251]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.153    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[251]_i_1_n_0
    SLICE_X67Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.267 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[255]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.267    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[255]_i_1_n_0
    SLICE_X67Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.601 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[257]_i_2/O[1]
                         net (fo=1, routed)           0.000    12.601    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[257]_i_2_n_6
    SLICE_X67Y71         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[257]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       1.529    12.708    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X67Y71         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[257]/C
                         clock pessimism              0.115    12.823    
                         clock uncertainty           -0.154    12.669    
    SLICE_X67Y71         FDCE (Setup_fdce_C_D)        0.062    12.731    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[257]
  -------------------------------------------------------------------
                         required time                         12.731    
                         arrival time                         -12.601    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.241ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[256]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.459ns  (logic 8.517ns (90.042%)  route 0.942ns (9.958%))
  Logic Levels:           66  (CARRY4=65 LUT4=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 12.708 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       1.737     3.031    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X80Y7          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y7          FDCE (Prop_fdce_C_Q)         0.456     3.487 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[0]/Q
                         net (fo=1, routed)           0.932     4.419    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg[0]
    SLICE_X67Y7          LUT4 (Prop_lut4_I3_O)        0.124     4.543 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg[3]_i_9/O
                         net (fo=1, routed)           0.000     4.543    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg[3]_i_9_n_0
    SLICE_X67Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.075 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.075    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[3]_i_1_n_0
    SLICE_X67Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.189 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.189    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[7]_i_1_n_0
    SLICE_X67Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.303 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.303    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[11]_i_1_n_0
    SLICE_X67Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.417 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.417    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[15]_i_1_n_0
    SLICE_X67Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.531 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.531    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[19]_i_1_n_0
    SLICE_X67Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.645 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.645    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[23]_i_1_n_0
    SLICE_X67Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.759 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.759    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[27]_i_1_n_0
    SLICE_X67Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.873 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.873    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[31]_i_1_n_0
    SLICE_X67Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.987 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.987    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[35]_i_1_n_0
    SLICE_X67Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.101 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.101    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[39]_i_1_n_0
    SLICE_X67Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.215 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.215    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[43]_i_1_n_0
    SLICE_X67Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.329 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.329    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[47]_i_1_n_0
    SLICE_X67Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.443 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.443    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[51]_i_1_n_0
    SLICE_X67Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.557 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.557    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[55]_i_1_n_0
    SLICE_X67Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.671 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.671    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[59]_i_1_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.785 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.785    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[63]_i_1_n_0
    SLICE_X67Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.899 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.899    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[67]_i_1_n_0
    SLICE_X67Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.013 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.022    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[71]_i_1_n_0
    SLICE_X67Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.136 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.136    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[75]_i_1_n_0
    SLICE_X67Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.250 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.250    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[79]_i_1_n_0
    SLICE_X67Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.364 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.364    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[83]_i_1_n_0
    SLICE_X67Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.478 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.478    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[87]_i_1_n_0
    SLICE_X67Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.592 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.592    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[91]_i_1_n_0
    SLICE_X67Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.706 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.706    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[95]_i_1_n_0
    SLICE_X67Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.820 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.820    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[99]_i_1_n_0
    SLICE_X67Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.934 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.934    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[103]_i_1_n_0
    SLICE_X67Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.048 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.048    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[107]_i_1_n_0
    SLICE_X67Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.162 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.162    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[111]_i_1_n_0
    SLICE_X67Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.276 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.276    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[115]_i_1_n_0
    SLICE_X67Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.390 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.390    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[119]_i_1_n_0
    SLICE_X67Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.504 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.504    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[123]_i_1_n_0
    SLICE_X67Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.618 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.618    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[127]_i_1_n_0
    SLICE_X67Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.732 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[131]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.732    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[131]_i_1_n_0
    SLICE_X67Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.846 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[135]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.846    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[135]_i_1_n_0
    SLICE_X67Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.960 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[139]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.960    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[139]_i_1_n_0
    SLICE_X67Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.074 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[143]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.074    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[143]_i_1_n_0
    SLICE_X67Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.188 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[147]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.188    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[147]_i_1_n_0
    SLICE_X67Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.302 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[151]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.302    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[151]_i_1_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.416 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[155]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.416    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[155]_i_1_n_0
    SLICE_X67Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.530 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[159]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.530    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[159]_i_1_n_0
    SLICE_X67Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.644 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[163]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.644    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[163]_i_1_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.758 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[167]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.758    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[167]_i_1_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.872 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[171]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.873    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[171]_i_1_n_0
    SLICE_X67Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.987 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[175]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.987    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[175]_i_1_n_0
    SLICE_X67Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.101 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[179]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.101    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[179]_i_1_n_0
    SLICE_X67Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.215 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[183]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.215    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[183]_i_1_n_0
    SLICE_X67Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.329 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[187]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.329    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[187]_i_1_n_0
    SLICE_X67Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.443 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[191]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.443    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[191]_i_1_n_0
    SLICE_X67Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.557 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[195]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.557    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[195]_i_1_n_0
    SLICE_X67Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.671 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[199]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.671    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[199]_i_1_n_0
    SLICE_X67Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.785 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[203]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.785    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[203]_i_1_n_0
    SLICE_X67Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.899 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[207]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.899    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[207]_i_1_n_0
    SLICE_X67Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.013 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[211]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.013    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[211]_i_1_n_0
    SLICE_X67Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.127 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[215]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.127    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[215]_i_1_n_0
    SLICE_X67Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.241 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[219]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.241    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[219]_i_1_n_0
    SLICE_X67Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.355 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[223]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.355    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[223]_i_1_n_0
    SLICE_X67Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.469 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[227]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.469    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[227]_i_1_n_0
    SLICE_X67Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.583 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[231]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.583    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[231]_i_1_n_0
    SLICE_X67Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.697 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[235]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.697    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[235]_i_1_n_0
    SLICE_X67Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.811 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[239]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.811    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[239]_i_1_n_0
    SLICE_X67Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.925 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[243]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.925    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[243]_i_1_n_0
    SLICE_X67Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.039 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[247]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.039    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[247]_i_1_n_0
    SLICE_X67Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.153 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[251]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.153    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[251]_i_1_n_0
    SLICE_X67Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.267 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[255]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.267    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[255]_i_1_n_0
    SLICE_X67Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.490 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[257]_i_2/O[0]
                         net (fo=1, routed)           0.000    12.490    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[257]_i_2_n_7
    SLICE_X67Y71         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[256]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       1.529    12.708    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X67Y71         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[256]/C
                         clock pessimism              0.115    12.823    
                         clock uncertainty           -0.154    12.669    
    SLICE_X67Y71         FDCE (Setup_fdce_C_D)        0.062    12.731    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[256]
  -------------------------------------------------------------------
                         required time                         12.731    
                         arrival time                         -12.490    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.245ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[253]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.456ns  (logic 8.514ns (90.039%)  route 0.942ns (9.961%))
  Logic Levels:           65  (CARRY4=64 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 12.709 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       1.737     3.031    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X80Y7          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y7          FDCE (Prop_fdce_C_Q)         0.456     3.487 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[0]/Q
                         net (fo=1, routed)           0.932     4.419    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg[0]
    SLICE_X67Y7          LUT4 (Prop_lut4_I3_O)        0.124     4.543 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg[3]_i_9/O
                         net (fo=1, routed)           0.000     4.543    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg[3]_i_9_n_0
    SLICE_X67Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.075 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.075    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[3]_i_1_n_0
    SLICE_X67Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.189 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.189    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[7]_i_1_n_0
    SLICE_X67Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.303 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.303    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[11]_i_1_n_0
    SLICE_X67Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.417 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.417    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[15]_i_1_n_0
    SLICE_X67Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.531 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.531    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[19]_i_1_n_0
    SLICE_X67Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.645 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.645    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[23]_i_1_n_0
    SLICE_X67Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.759 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.759    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[27]_i_1_n_0
    SLICE_X67Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.873 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.873    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[31]_i_1_n_0
    SLICE_X67Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.987 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.987    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[35]_i_1_n_0
    SLICE_X67Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.101 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.101    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[39]_i_1_n_0
    SLICE_X67Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.215 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.215    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[43]_i_1_n_0
    SLICE_X67Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.329 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.329    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[47]_i_1_n_0
    SLICE_X67Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.443 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.443    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[51]_i_1_n_0
    SLICE_X67Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.557 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.557    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[55]_i_1_n_0
    SLICE_X67Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.671 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.671    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[59]_i_1_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.785 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.785    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[63]_i_1_n_0
    SLICE_X67Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.899 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.899    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[67]_i_1_n_0
    SLICE_X67Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.013 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.022    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[71]_i_1_n_0
    SLICE_X67Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.136 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.136    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[75]_i_1_n_0
    SLICE_X67Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.250 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.250    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[79]_i_1_n_0
    SLICE_X67Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.364 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.364    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[83]_i_1_n_0
    SLICE_X67Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.478 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.478    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[87]_i_1_n_0
    SLICE_X67Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.592 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.592    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[91]_i_1_n_0
    SLICE_X67Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.706 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.706    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[95]_i_1_n_0
    SLICE_X67Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.820 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.820    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[99]_i_1_n_0
    SLICE_X67Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.934 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.934    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[103]_i_1_n_0
    SLICE_X67Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.048 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.048    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[107]_i_1_n_0
    SLICE_X67Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.162 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.162    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[111]_i_1_n_0
    SLICE_X67Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.276 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.276    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[115]_i_1_n_0
    SLICE_X67Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.390 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.390    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[119]_i_1_n_0
    SLICE_X67Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.504 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.504    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[123]_i_1_n_0
    SLICE_X67Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.618 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.618    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[127]_i_1_n_0
    SLICE_X67Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.732 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[131]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.732    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[131]_i_1_n_0
    SLICE_X67Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.846 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[135]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.846    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[135]_i_1_n_0
    SLICE_X67Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.960 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[139]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.960    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[139]_i_1_n_0
    SLICE_X67Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.074 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[143]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.074    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[143]_i_1_n_0
    SLICE_X67Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.188 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[147]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.188    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[147]_i_1_n_0
    SLICE_X67Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.302 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[151]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.302    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[151]_i_1_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.416 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[155]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.416    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[155]_i_1_n_0
    SLICE_X67Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.530 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[159]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.530    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[159]_i_1_n_0
    SLICE_X67Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.644 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[163]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.644    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[163]_i_1_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.758 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[167]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.758    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[167]_i_1_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.872 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[171]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.873    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[171]_i_1_n_0
    SLICE_X67Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.987 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[175]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.987    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[175]_i_1_n_0
    SLICE_X67Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.101 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[179]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.101    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[179]_i_1_n_0
    SLICE_X67Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.215 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[183]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.215    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[183]_i_1_n_0
    SLICE_X67Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.329 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[187]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.329    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[187]_i_1_n_0
    SLICE_X67Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.443 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[191]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.443    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[191]_i_1_n_0
    SLICE_X67Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.557 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[195]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.557    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[195]_i_1_n_0
    SLICE_X67Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.671 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[199]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.671    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[199]_i_1_n_0
    SLICE_X67Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.785 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[203]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.785    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[203]_i_1_n_0
    SLICE_X67Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.899 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[207]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.899    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[207]_i_1_n_0
    SLICE_X67Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.013 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[211]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.013    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[211]_i_1_n_0
    SLICE_X67Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.127 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[215]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.127    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[215]_i_1_n_0
    SLICE_X67Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.241 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[219]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.241    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[219]_i_1_n_0
    SLICE_X67Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.355 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[223]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.355    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[223]_i_1_n_0
    SLICE_X67Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.469 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[227]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.469    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[227]_i_1_n_0
    SLICE_X67Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.583 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[231]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.583    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[231]_i_1_n_0
    SLICE_X67Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.697 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[235]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.697    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[235]_i_1_n_0
    SLICE_X67Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.811 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[239]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.811    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[239]_i_1_n_0
    SLICE_X67Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.925 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[243]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.925    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[243]_i_1_n_0
    SLICE_X67Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.039 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[247]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.039    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[247]_i_1_n_0
    SLICE_X67Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.153 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[251]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.153    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[251]_i_1_n_0
    SLICE_X67Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.487 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[255]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.487    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[255]_i_1_n_6
    SLICE_X67Y70         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[253]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       1.530    12.709    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X67Y70         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[253]/C
                         clock pessimism              0.115    12.824    
                         clock uncertainty           -0.154    12.670    
    SLICE_X67Y70         FDCE (Setup_fdce_C_D)        0.062    12.732    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[253]
  -------------------------------------------------------------------
                         required time                         12.732    
                         arrival time                         -12.487    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.260ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_controller/FSM_onehot_state_reg[1]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[256]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.443ns  (logic 8.383ns (88.774%)  route 1.060ns (11.226%))
  Logic Levels:           66  (CARRY4=65 LUT4=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 12.712 - 10.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       1.738     3.032    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_controller/clk
    SLICE_X80Y6          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_controller/FSM_onehot_state_reg[1]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y6          FDCE (Prop_fdce_C_Q)         0.456     3.488 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_controller/FSM_onehot_state_reg[1]_replica_1/Q
                         net (fo=513, routed)         1.050     4.538    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/Q[0]_repN_1_alias
    SLICE_X80Y7          LUT4 (Prop_lut4_I2_O)        0.124     4.662 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg[3]_i_7/O
                         net (fo=1, routed)           0.000     4.662    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg[3]_i_7_n_0
    SLICE_X80Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.060 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.060    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[3]_i_1_n_0
    SLICE_X80Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.174 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.174    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[7]_i_1_n_0
    SLICE_X80Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.288 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.288    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[11]_i_1_n_0
    SLICE_X80Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.402 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.402    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[15]_i_1_n_0
    SLICE_X80Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.516 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.516    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[19]_i_1_n_0
    SLICE_X80Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.630 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.630    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[23]_i_1_n_0
    SLICE_X80Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.744 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.744    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[27]_i_1_n_0
    SLICE_X80Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.858 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.858    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[31]_i_1_n_0
    SLICE_X80Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.972 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.972    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[35]_i_1_n_0
    SLICE_X80Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.086 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.086    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[39]_i_1_n_0
    SLICE_X80Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.200 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.200    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[43]_i_1_n_0
    SLICE_X80Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.314 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.314    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[47]_i_1_n_0
    SLICE_X80Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.428 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.428    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[51]_i_1_n_0
    SLICE_X80Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.542 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.542    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[55]_i_1_n_0
    SLICE_X80Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.656 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.656    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[59]_i_1_n_0
    SLICE_X80Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.770 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.770    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[63]_i_1_n_0
    SLICE_X80Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.884 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.884    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[67]_i_1_n_0
    SLICE_X80Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.998 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.007    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[71]_i_1_n_0
    SLICE_X80Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.121 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.121    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[75]_i_1_n_0
    SLICE_X80Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.235 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.235    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[79]_i_1_n_0
    SLICE_X80Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.349    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[83]_i_1_n_0
    SLICE_X80Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.463 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.463    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[87]_i_1_n_0
    SLICE_X80Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.577 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.577    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[91]_i_1_n_0
    SLICE_X80Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.691 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.691    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[95]_i_1_n_0
    SLICE_X80Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.805 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.805    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[99]_i_1_n_0
    SLICE_X80Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.919 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.919    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[103]_i_1_n_0
    SLICE_X80Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.033 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.033    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[107]_i_1_n_0
    SLICE_X80Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.147 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.147    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[111]_i_1_n_0
    SLICE_X80Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.261 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.261    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[115]_i_1_n_0
    SLICE_X80Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.375 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.375    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[119]_i_1_n_0
    SLICE_X80Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.489 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.489    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[123]_i_1_n_0
    SLICE_X80Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.603 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.603    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[127]_i_1_n_0
    SLICE_X80Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.717 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[131]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.717    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[131]_i_1_n_0
    SLICE_X80Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.831 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[135]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.831    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[135]_i_1_n_0
    SLICE_X80Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.945 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[139]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.945    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[139]_i_1_n_0
    SLICE_X80Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.059 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[143]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.059    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[143]_i_1_n_0
    SLICE_X80Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.173 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[147]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.173    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[147]_i_1_n_0
    SLICE_X80Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.287 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[151]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.287    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[151]_i_1_n_0
    SLICE_X80Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.401 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[155]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.401    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[155]_i_1_n_0
    SLICE_X80Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.515 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[159]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.515    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[159]_i_1_n_0
    SLICE_X80Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.629 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[163]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.629    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[163]_i_1_n_0
    SLICE_X80Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.743 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[167]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.743    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[167]_i_1_n_0
    SLICE_X80Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.857 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[171]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.858    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[171]_i_1_n_0
    SLICE_X80Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.972 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[175]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.972    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[175]_i_1_n_0
    SLICE_X80Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.086 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[179]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.086    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[179]_i_1_n_0
    SLICE_X80Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.200 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[183]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.200    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[183]_i_1_n_0
    SLICE_X80Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.314 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[187]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.314    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[187]_i_1_n_0
    SLICE_X80Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.428 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[191]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.428    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[191]_i_1_n_0
    SLICE_X80Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.542 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[195]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.542    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[195]_i_1_n_0
    SLICE_X80Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.656 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[199]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.656    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[199]_i_1_n_0
    SLICE_X80Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.770 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[203]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.770    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[203]_i_1_n_0
    SLICE_X80Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.884 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[207]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.884    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[207]_i_1_n_0
    SLICE_X80Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.998 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[211]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.998    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[211]_i_1_n_0
    SLICE_X80Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.112 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[215]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.112    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[215]_i_1_n_0
    SLICE_X80Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.226 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[219]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.226    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[219]_i_1_n_0
    SLICE_X80Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.340 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[223]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.340    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[223]_i_1_n_0
    SLICE_X80Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.454 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[227]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.454    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[227]_i_1_n_0
    SLICE_X80Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.568 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[231]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.568    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[231]_i_1_n_0
    SLICE_X80Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.682 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[235]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.682    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[235]_i_1_n_0
    SLICE_X80Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.796 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[239]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.796    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[239]_i_1_n_0
    SLICE_X80Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.910 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[243]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.910    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[243]_i_1_n_0
    SLICE_X80Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.024 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[247]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.024    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[247]_i_1_n_0
    SLICE_X80Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.138 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[251]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.138    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[251]_i_1_n_0
    SLICE_X80Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.252 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[255]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.252    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[255]_i_1_n_0
    SLICE_X80Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.475 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[257]_i_2/O[0]
                         net (fo=1, routed)           0.000    12.475    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[257]_i_2_n_7
    SLICE_X80Y71         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[256]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       1.533    12.712    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X80Y71         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[256]/C
                         clock pessimism              0.115    12.827    
                         clock uncertainty           -0.154    12.673    
    SLICE_X80Y71         FDCE (Setup_fdce_C_D)        0.062    12.735    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[256]
  -------------------------------------------------------------------
                         required time                         12.735    
                         arrival time                         -12.475    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.264ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_controller/FSM_onehot_state_reg[1]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[253]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.440ns  (logic 8.380ns (88.770%)  route 1.060ns (11.230%))
  Logic Levels:           65  (CARRY4=64 LUT4=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 12.713 - 10.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       1.738     3.032    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_controller/clk
    SLICE_X80Y6          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_controller/FSM_onehot_state_reg[1]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y6          FDCE (Prop_fdce_C_Q)         0.456     3.488 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_controller/FSM_onehot_state_reg[1]_replica_1/Q
                         net (fo=513, routed)         1.050     4.538    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/Q[0]_repN_1_alias
    SLICE_X80Y7          LUT4 (Prop_lut4_I2_O)        0.124     4.662 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg[3]_i_7/O
                         net (fo=1, routed)           0.000     4.662    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg[3]_i_7_n_0
    SLICE_X80Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.060 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.060    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[3]_i_1_n_0
    SLICE_X80Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.174 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.174    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[7]_i_1_n_0
    SLICE_X80Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.288 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.288    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[11]_i_1_n_0
    SLICE_X80Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.402 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.402    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[15]_i_1_n_0
    SLICE_X80Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.516 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.516    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[19]_i_1_n_0
    SLICE_X80Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.630 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.630    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[23]_i_1_n_0
    SLICE_X80Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.744 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.744    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[27]_i_1_n_0
    SLICE_X80Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.858 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.858    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[31]_i_1_n_0
    SLICE_X80Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.972 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.972    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[35]_i_1_n_0
    SLICE_X80Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.086 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.086    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[39]_i_1_n_0
    SLICE_X80Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.200 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.200    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[43]_i_1_n_0
    SLICE_X80Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.314 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.314    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[47]_i_1_n_0
    SLICE_X80Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.428 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.428    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[51]_i_1_n_0
    SLICE_X80Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.542 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.542    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[55]_i_1_n_0
    SLICE_X80Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.656 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.656    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[59]_i_1_n_0
    SLICE_X80Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.770 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.770    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[63]_i_1_n_0
    SLICE_X80Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.884 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.884    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[67]_i_1_n_0
    SLICE_X80Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.998 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.007    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[71]_i_1_n_0
    SLICE_X80Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.121 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.121    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[75]_i_1_n_0
    SLICE_X80Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.235 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.235    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[79]_i_1_n_0
    SLICE_X80Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.349    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[83]_i_1_n_0
    SLICE_X80Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.463 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.463    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[87]_i_1_n_0
    SLICE_X80Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.577 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.577    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[91]_i_1_n_0
    SLICE_X80Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.691 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.691    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[95]_i_1_n_0
    SLICE_X80Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.805 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.805    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[99]_i_1_n_0
    SLICE_X80Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.919 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.919    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[103]_i_1_n_0
    SLICE_X80Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.033 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.033    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[107]_i_1_n_0
    SLICE_X80Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.147 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.147    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[111]_i_1_n_0
    SLICE_X80Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.261 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.261    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[115]_i_1_n_0
    SLICE_X80Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.375 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.375    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[119]_i_1_n_0
    SLICE_X80Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.489 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.489    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[123]_i_1_n_0
    SLICE_X80Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.603 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.603    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[127]_i_1_n_0
    SLICE_X80Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.717 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[131]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.717    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[131]_i_1_n_0
    SLICE_X80Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.831 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[135]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.831    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[135]_i_1_n_0
    SLICE_X80Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.945 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[139]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.945    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[139]_i_1_n_0
    SLICE_X80Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.059 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[143]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.059    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[143]_i_1_n_0
    SLICE_X80Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.173 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[147]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.173    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[147]_i_1_n_0
    SLICE_X80Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.287 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[151]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.287    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[151]_i_1_n_0
    SLICE_X80Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.401 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[155]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.401    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[155]_i_1_n_0
    SLICE_X80Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.515 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[159]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.515    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[159]_i_1_n_0
    SLICE_X80Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.629 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[163]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.629    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[163]_i_1_n_0
    SLICE_X80Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.743 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[167]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.743    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[167]_i_1_n_0
    SLICE_X80Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.857 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[171]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.858    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[171]_i_1_n_0
    SLICE_X80Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.972 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[175]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.972    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[175]_i_1_n_0
    SLICE_X80Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.086 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[179]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.086    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[179]_i_1_n_0
    SLICE_X80Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.200 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[183]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.200    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[183]_i_1_n_0
    SLICE_X80Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.314 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[187]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.314    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[187]_i_1_n_0
    SLICE_X80Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.428 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[191]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.428    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[191]_i_1_n_0
    SLICE_X80Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.542 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[195]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.542    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[195]_i_1_n_0
    SLICE_X80Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.656 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[199]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.656    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[199]_i_1_n_0
    SLICE_X80Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.770 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[203]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.770    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[203]_i_1_n_0
    SLICE_X80Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.884 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[207]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.884    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[207]_i_1_n_0
    SLICE_X80Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.998 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[211]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.998    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[211]_i_1_n_0
    SLICE_X80Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.112 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[215]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.112    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[215]_i_1_n_0
    SLICE_X80Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.226 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[219]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.226    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[219]_i_1_n_0
    SLICE_X80Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.340 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[223]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.340    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[223]_i_1_n_0
    SLICE_X80Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.454 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[227]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.454    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[227]_i_1_n_0
    SLICE_X80Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.568 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[231]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.568    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[231]_i_1_n_0
    SLICE_X80Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.682 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[235]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.682    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[235]_i_1_n_0
    SLICE_X80Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.796 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[239]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.796    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[239]_i_1_n_0
    SLICE_X80Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.910 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[243]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.910    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[243]_i_1_n_0
    SLICE_X80Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.024 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[247]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.024    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[247]_i_1_n_0
    SLICE_X80Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.138 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[251]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.138    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[251]_i_1_n_0
    SLICE_X80Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.472 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[255]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.472    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[255]_i_1_n_6
    SLICE_X80Y70         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[253]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       1.534    12.713    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X80Y70         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[253]/C
                         clock pessimism              0.115    12.828    
                         clock uncertainty           -0.154    12.674    
    SLICE_X80Y70         FDCE (Setup_fdce_C_D)        0.062    12.736    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[253]
  -------------------------------------------------------------------
                         required time                         12.736    
                         arrival time                         -12.472    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[255]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.435ns  (logic 8.493ns (90.017%)  route 0.942ns (9.983%))
  Logic Levels:           65  (CARRY4=64 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 12.709 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       1.737     3.031    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X80Y7          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y7          FDCE (Prop_fdce_C_Q)         0.456     3.487 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[0]/Q
                         net (fo=1, routed)           0.932     4.419    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg[0]
    SLICE_X67Y7          LUT4 (Prop_lut4_I3_O)        0.124     4.543 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg[3]_i_9/O
                         net (fo=1, routed)           0.000     4.543    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg[3]_i_9_n_0
    SLICE_X67Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.075 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.075    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[3]_i_1_n_0
    SLICE_X67Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.189 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.189    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[7]_i_1_n_0
    SLICE_X67Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.303 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.303    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[11]_i_1_n_0
    SLICE_X67Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.417 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.417    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[15]_i_1_n_0
    SLICE_X67Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.531 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.531    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[19]_i_1_n_0
    SLICE_X67Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.645 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.645    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[23]_i_1_n_0
    SLICE_X67Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.759 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.759    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[27]_i_1_n_0
    SLICE_X67Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.873 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.873    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[31]_i_1_n_0
    SLICE_X67Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.987 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.987    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[35]_i_1_n_0
    SLICE_X67Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.101 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.101    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[39]_i_1_n_0
    SLICE_X67Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.215 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.215    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[43]_i_1_n_0
    SLICE_X67Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.329 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.329    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[47]_i_1_n_0
    SLICE_X67Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.443 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.443    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[51]_i_1_n_0
    SLICE_X67Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.557 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.557    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[55]_i_1_n_0
    SLICE_X67Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.671 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.671    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[59]_i_1_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.785 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.785    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[63]_i_1_n_0
    SLICE_X67Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.899 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.899    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[67]_i_1_n_0
    SLICE_X67Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.013 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.022    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[71]_i_1_n_0
    SLICE_X67Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.136 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.136    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[75]_i_1_n_0
    SLICE_X67Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.250 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.250    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[79]_i_1_n_0
    SLICE_X67Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.364 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.364    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[83]_i_1_n_0
    SLICE_X67Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.478 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.478    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[87]_i_1_n_0
    SLICE_X67Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.592 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.592    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[91]_i_1_n_0
    SLICE_X67Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.706 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.706    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[95]_i_1_n_0
    SLICE_X67Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.820 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.820    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[99]_i_1_n_0
    SLICE_X67Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.934 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.934    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[103]_i_1_n_0
    SLICE_X67Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.048 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.048    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[107]_i_1_n_0
    SLICE_X67Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.162 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.162    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[111]_i_1_n_0
    SLICE_X67Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.276 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.276    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[115]_i_1_n_0
    SLICE_X67Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.390 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.390    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[119]_i_1_n_0
    SLICE_X67Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.504 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.504    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[123]_i_1_n_0
    SLICE_X67Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.618 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.618    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[127]_i_1_n_0
    SLICE_X67Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.732 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[131]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.732    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[131]_i_1_n_0
    SLICE_X67Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.846 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[135]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.846    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[135]_i_1_n_0
    SLICE_X67Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.960 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[139]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.960    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[139]_i_1_n_0
    SLICE_X67Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.074 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[143]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.074    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[143]_i_1_n_0
    SLICE_X67Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.188 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[147]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.188    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[147]_i_1_n_0
    SLICE_X67Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.302 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[151]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.302    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[151]_i_1_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.416 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[155]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.416    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[155]_i_1_n_0
    SLICE_X67Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.530 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[159]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.530    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[159]_i_1_n_0
    SLICE_X67Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.644 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[163]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.644    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[163]_i_1_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.758 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[167]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.758    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[167]_i_1_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.872 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[171]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.873    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[171]_i_1_n_0
    SLICE_X67Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.987 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[175]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.987    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[175]_i_1_n_0
    SLICE_X67Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.101 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[179]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.101    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[179]_i_1_n_0
    SLICE_X67Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.215 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[183]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.215    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[183]_i_1_n_0
    SLICE_X67Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.329 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[187]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.329    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[187]_i_1_n_0
    SLICE_X67Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.443 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[191]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.443    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[191]_i_1_n_0
    SLICE_X67Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.557 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[195]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.557    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[195]_i_1_n_0
    SLICE_X67Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.671 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[199]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.671    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[199]_i_1_n_0
    SLICE_X67Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.785 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[203]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.785    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[203]_i_1_n_0
    SLICE_X67Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.899 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[207]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.899    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[207]_i_1_n_0
    SLICE_X67Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.013 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[211]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.013    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[211]_i_1_n_0
    SLICE_X67Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.127 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[215]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.127    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[215]_i_1_n_0
    SLICE_X67Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.241 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[219]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.241    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[219]_i_1_n_0
    SLICE_X67Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.355 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[223]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.355    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[223]_i_1_n_0
    SLICE_X67Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.469 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[227]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.469    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[227]_i_1_n_0
    SLICE_X67Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.583 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[231]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.583    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[231]_i_1_n_0
    SLICE_X67Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.697 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[235]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.697    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[235]_i_1_n_0
    SLICE_X67Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.811 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[239]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.811    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[239]_i_1_n_0
    SLICE_X67Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.925 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[243]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.925    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[243]_i_1_n_0
    SLICE_X67Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.039 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[247]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.039    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[247]_i_1_n_0
    SLICE_X67Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.153 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[251]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.153    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[251]_i_1_n_0
    SLICE_X67Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.466 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[255]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.466    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[255]_i_1_n_4
    SLICE_X67Y70         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[255]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       1.530    12.709    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X67Y70         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[255]/C
                         clock pessimism              0.115    12.824    
                         clock uncertainty           -0.154    12.670    
    SLICE_X67Y70         FDCE (Setup_fdce_C_D)        0.062    12.732    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[255]
  -------------------------------------------------------------------
                         required time                         12.732    
                         arrival time                         -12.466    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_controller/FSM_onehot_state_reg[1]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[255]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.419ns  (logic 8.359ns (88.745%)  route 1.060ns (11.255%))
  Logic Levels:           65  (CARRY4=64 LUT4=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 12.713 - 10.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       1.738     3.032    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_controller/clk
    SLICE_X80Y6          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_controller/FSM_onehot_state_reg[1]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y6          FDCE (Prop_fdce_C_Q)         0.456     3.488 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_controller/FSM_onehot_state_reg[1]_replica_1/Q
                         net (fo=513, routed)         1.050     4.538    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/Q[0]_repN_1_alias
    SLICE_X80Y7          LUT4 (Prop_lut4_I2_O)        0.124     4.662 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg[3]_i_7/O
                         net (fo=1, routed)           0.000     4.662    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg[3]_i_7_n_0
    SLICE_X80Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.060 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.060    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[3]_i_1_n_0
    SLICE_X80Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.174 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.174    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[7]_i_1_n_0
    SLICE_X80Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.288 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.288    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[11]_i_1_n_0
    SLICE_X80Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.402 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.402    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[15]_i_1_n_0
    SLICE_X80Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.516 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.516    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[19]_i_1_n_0
    SLICE_X80Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.630 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.630    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[23]_i_1_n_0
    SLICE_X80Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.744 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.744    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[27]_i_1_n_0
    SLICE_X80Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.858 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.858    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[31]_i_1_n_0
    SLICE_X80Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.972 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.972    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[35]_i_1_n_0
    SLICE_X80Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.086 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.086    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[39]_i_1_n_0
    SLICE_X80Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.200 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.200    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[43]_i_1_n_0
    SLICE_X80Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.314 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.314    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[47]_i_1_n_0
    SLICE_X80Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.428 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.428    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[51]_i_1_n_0
    SLICE_X80Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.542 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.542    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[55]_i_1_n_0
    SLICE_X80Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.656 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.656    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[59]_i_1_n_0
    SLICE_X80Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.770 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.770    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[63]_i_1_n_0
    SLICE_X80Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.884 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.884    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[67]_i_1_n_0
    SLICE_X80Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.998 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.007    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[71]_i_1_n_0
    SLICE_X80Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.121 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.121    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[75]_i_1_n_0
    SLICE_X80Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.235 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.235    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[79]_i_1_n_0
    SLICE_X80Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.349    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[83]_i_1_n_0
    SLICE_X80Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.463 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.463    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[87]_i_1_n_0
    SLICE_X80Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.577 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.577    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[91]_i_1_n_0
    SLICE_X80Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.691 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.691    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[95]_i_1_n_0
    SLICE_X80Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.805 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.805    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[99]_i_1_n_0
    SLICE_X80Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.919 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.919    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[103]_i_1_n_0
    SLICE_X80Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.033 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.033    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[107]_i_1_n_0
    SLICE_X80Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.147 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.147    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[111]_i_1_n_0
    SLICE_X80Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.261 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.261    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[115]_i_1_n_0
    SLICE_X80Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.375 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.375    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[119]_i_1_n_0
    SLICE_X80Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.489 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.489    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[123]_i_1_n_0
    SLICE_X80Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.603 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.603    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[127]_i_1_n_0
    SLICE_X80Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.717 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[131]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.717    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[131]_i_1_n_0
    SLICE_X80Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.831 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[135]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.831    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[135]_i_1_n_0
    SLICE_X80Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.945 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[139]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.945    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[139]_i_1_n_0
    SLICE_X80Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.059 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[143]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.059    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[143]_i_1_n_0
    SLICE_X80Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.173 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[147]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.173    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[147]_i_1_n_0
    SLICE_X80Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.287 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[151]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.287    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[151]_i_1_n_0
    SLICE_X80Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.401 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[155]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.401    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[155]_i_1_n_0
    SLICE_X80Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.515 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[159]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.515    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[159]_i_1_n_0
    SLICE_X80Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.629 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[163]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.629    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[163]_i_1_n_0
    SLICE_X80Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.743 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[167]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.743    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[167]_i_1_n_0
    SLICE_X80Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.857 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[171]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.858    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[171]_i_1_n_0
    SLICE_X80Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.972 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[175]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.972    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[175]_i_1_n_0
    SLICE_X80Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.086 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[179]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.086    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[179]_i_1_n_0
    SLICE_X80Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.200 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[183]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.200    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[183]_i_1_n_0
    SLICE_X80Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.314 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[187]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.314    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[187]_i_1_n_0
    SLICE_X80Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.428 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[191]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.428    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[191]_i_1_n_0
    SLICE_X80Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.542 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[195]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.542    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[195]_i_1_n_0
    SLICE_X80Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.656 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[199]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.656    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[199]_i_1_n_0
    SLICE_X80Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.770 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[203]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.770    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[203]_i_1_n_0
    SLICE_X80Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.884 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[207]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.884    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[207]_i_1_n_0
    SLICE_X80Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.998 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[211]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.998    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[211]_i_1_n_0
    SLICE_X80Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.112 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[215]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.112    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[215]_i_1_n_0
    SLICE_X80Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.226 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[219]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.226    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[219]_i_1_n_0
    SLICE_X80Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.340 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[223]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.340    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[223]_i_1_n_0
    SLICE_X80Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.454 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[227]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.454    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[227]_i_1_n_0
    SLICE_X80Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.568 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[231]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.568    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[231]_i_1_n_0
    SLICE_X80Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.682 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[235]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.682    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[235]_i_1_n_0
    SLICE_X80Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.796 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[239]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.796    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[239]_i_1_n_0
    SLICE_X80Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.910 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[243]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.910    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[243]_i_1_n_0
    SLICE_X80Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.024 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[247]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.024    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[247]_i_1_n_0
    SLICE_X80Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.138 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[251]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.138    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[251]_i_1_n_0
    SLICE_X80Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.451 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[255]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.451    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[255]_i_1_n_4
    SLICE_X80Y70         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[255]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       1.534    12.713    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X80Y70         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[255]/C
                         clock pessimism              0.115    12.828    
                         clock uncertainty           -0.154    12.674    
    SLICE_X80Y70         FDCE (Setup_fdce_C_D)        0.062    12.736    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[255]
  -------------------------------------------------------------------
                         required time                         12.736    
                         arrival time                         -12.451    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.310ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_controller/FSM_onehot_state_reg[1]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[257]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.377ns  (logic 8.317ns (88.695%)  route 1.060ns (11.305%))
  Logic Levels:           66  (CARRY4=65 LUT4=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 12.712 - 10.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       1.738     3.032    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_controller/clk
    SLICE_X80Y6          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_controller/FSM_onehot_state_reg[1]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y6          FDCE (Prop_fdce_C_Q)         0.456     3.488 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_controller/FSM_onehot_state_reg[1]_replica_1/Q
                         net (fo=513, routed)         1.050     4.538    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/Q[0]_repN_1_alias
    SLICE_X80Y7          LUT4 (Prop_lut4_I2_O)        0.124     4.662 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg[3]_i_7/O
                         net (fo=1, routed)           0.000     4.662    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg[3]_i_7_n_0
    SLICE_X80Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.060 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.060    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[3]_i_1_n_0
    SLICE_X80Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.174 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.174    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[7]_i_1_n_0
    SLICE_X80Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.288 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.288    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[11]_i_1_n_0
    SLICE_X80Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.402 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.402    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[15]_i_1_n_0
    SLICE_X80Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.516 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.516    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[19]_i_1_n_0
    SLICE_X80Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.630 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.630    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[23]_i_1_n_0
    SLICE_X80Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.744 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.744    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[27]_i_1_n_0
    SLICE_X80Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.858 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.858    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[31]_i_1_n_0
    SLICE_X80Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.972 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.972    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[35]_i_1_n_0
    SLICE_X80Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.086 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.086    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[39]_i_1_n_0
    SLICE_X80Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.200 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.200    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[43]_i_1_n_0
    SLICE_X80Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.314 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.314    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[47]_i_1_n_0
    SLICE_X80Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.428 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.428    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[51]_i_1_n_0
    SLICE_X80Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.542 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.542    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[55]_i_1_n_0
    SLICE_X80Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.656 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.656    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[59]_i_1_n_0
    SLICE_X80Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.770 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.770    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[63]_i_1_n_0
    SLICE_X80Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.884 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.884    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[67]_i_1_n_0
    SLICE_X80Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.998 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.007    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[71]_i_1_n_0
    SLICE_X80Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.121 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.121    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[75]_i_1_n_0
    SLICE_X80Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.235 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.235    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[79]_i_1_n_0
    SLICE_X80Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.349    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[83]_i_1_n_0
    SLICE_X80Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.463 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.463    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[87]_i_1_n_0
    SLICE_X80Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.577 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.577    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[91]_i_1_n_0
    SLICE_X80Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.691 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.691    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[95]_i_1_n_0
    SLICE_X80Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.805 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.805    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[99]_i_1_n_0
    SLICE_X80Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.919 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.919    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[103]_i_1_n_0
    SLICE_X80Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.033 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.033    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[107]_i_1_n_0
    SLICE_X80Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.147 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.147    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[111]_i_1_n_0
    SLICE_X80Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.261 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.261    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[115]_i_1_n_0
    SLICE_X80Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.375 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.375    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[119]_i_1_n_0
    SLICE_X80Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.489 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.489    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[123]_i_1_n_0
    SLICE_X80Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.603 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.603    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[127]_i_1_n_0
    SLICE_X80Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.717 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[131]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.717    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[131]_i_1_n_0
    SLICE_X80Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.831 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[135]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.831    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[135]_i_1_n_0
    SLICE_X80Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.945 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[139]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.945    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[139]_i_1_n_0
    SLICE_X80Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.059 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[143]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.059    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[143]_i_1_n_0
    SLICE_X80Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.173 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[147]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.173    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[147]_i_1_n_0
    SLICE_X80Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.287 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[151]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.287    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[151]_i_1_n_0
    SLICE_X80Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.401 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[155]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.401    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[155]_i_1_n_0
    SLICE_X80Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.515 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[159]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.515    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[159]_i_1_n_0
    SLICE_X80Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.629 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[163]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.629    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[163]_i_1_n_0
    SLICE_X80Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.743 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[167]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.743    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[167]_i_1_n_0
    SLICE_X80Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.857 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[171]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.858    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[171]_i_1_n_0
    SLICE_X80Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.972 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[175]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.972    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[175]_i_1_n_0
    SLICE_X80Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.086 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[179]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.086    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[179]_i_1_n_0
    SLICE_X80Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.200 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[183]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.200    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[183]_i_1_n_0
    SLICE_X80Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.314 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[187]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.314    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[187]_i_1_n_0
    SLICE_X80Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.428 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[191]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.428    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[191]_i_1_n_0
    SLICE_X80Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.542 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[195]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.542    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[195]_i_1_n_0
    SLICE_X80Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.656 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[199]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.656    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[199]_i_1_n_0
    SLICE_X80Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.770 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[203]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.770    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[203]_i_1_n_0
    SLICE_X80Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.884 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[207]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.884    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[207]_i_1_n_0
    SLICE_X80Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.998 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[211]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.998    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[211]_i_1_n_0
    SLICE_X80Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.112 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[215]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.112    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[215]_i_1_n_0
    SLICE_X80Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.226 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[219]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.226    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[219]_i_1_n_0
    SLICE_X80Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.340 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[223]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.340    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[223]_i_1_n_0
    SLICE_X80Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.454 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[227]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.454    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[227]_i_1_n_0
    SLICE_X80Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.568 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[231]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.568    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[231]_i_1_n_0
    SLICE_X80Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.682 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[235]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.682    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[235]_i_1_n_0
    SLICE_X80Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.796 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[239]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.796    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[239]_i_1_n_0
    SLICE_X80Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.910 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[243]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.910    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[243]_i_1_n_0
    SLICE_X80Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.024 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[247]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.024    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[247]_i_1_n_0
    SLICE_X80Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.138 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[251]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.138    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[251]_i_1_n_0
    SLICE_X80Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.252 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[255]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.252    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[255]_i_1_n_0
    SLICE_X80Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.409 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[257]_i_2/CO[1]
                         net (fo=1, routed)           0.000    12.409    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[257]_i_2_n_2
    SLICE_X80Y71         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[257]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       1.533    12.712    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X80Y71         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[257]/C
                         clock pessimism              0.115    12.827    
                         clock uncertainty           -0.154    12.673    
    SLICE_X80Y71         FDCE (Setup_fdce_C_D)        0.046    12.719    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[257]
  -------------------------------------------------------------------
                         required time                         12.719    
                         arrival time                         -12.409    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.340ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[254]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.361ns  (logic 8.419ns (89.938%)  route 0.942ns (10.062%))
  Logic Levels:           65  (CARRY4=64 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 12.709 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       1.737     3.031    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X80Y7          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y7          FDCE (Prop_fdce_C_Q)         0.456     3.487 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[0]/Q
                         net (fo=1, routed)           0.932     4.419    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg[0]
    SLICE_X67Y7          LUT4 (Prop_lut4_I3_O)        0.124     4.543 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg[3]_i_9/O
                         net (fo=1, routed)           0.000     4.543    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg[3]_i_9_n_0
    SLICE_X67Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.075 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.075    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[3]_i_1_n_0
    SLICE_X67Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.189 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.189    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[7]_i_1_n_0
    SLICE_X67Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.303 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.303    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[11]_i_1_n_0
    SLICE_X67Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.417 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.417    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[15]_i_1_n_0
    SLICE_X67Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.531 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.531    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[19]_i_1_n_0
    SLICE_X67Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.645 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.645    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[23]_i_1_n_0
    SLICE_X67Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.759 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.759    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[27]_i_1_n_0
    SLICE_X67Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.873 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.873    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[31]_i_1_n_0
    SLICE_X67Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.987 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.987    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[35]_i_1_n_0
    SLICE_X67Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.101 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.101    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[39]_i_1_n_0
    SLICE_X67Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.215 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.215    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[43]_i_1_n_0
    SLICE_X67Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.329 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.329    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[47]_i_1_n_0
    SLICE_X67Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.443 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.443    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[51]_i_1_n_0
    SLICE_X67Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.557 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.557    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[55]_i_1_n_0
    SLICE_X67Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.671 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.671    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[59]_i_1_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.785 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.785    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[63]_i_1_n_0
    SLICE_X67Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.899 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.899    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[67]_i_1_n_0
    SLICE_X67Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.013 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.022    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[71]_i_1_n_0
    SLICE_X67Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.136 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.136    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[75]_i_1_n_0
    SLICE_X67Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.250 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.250    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[79]_i_1_n_0
    SLICE_X67Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.364 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.364    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[83]_i_1_n_0
    SLICE_X67Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.478 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.478    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[87]_i_1_n_0
    SLICE_X67Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.592 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.592    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[91]_i_1_n_0
    SLICE_X67Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.706 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.706    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[95]_i_1_n_0
    SLICE_X67Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.820 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.820    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[99]_i_1_n_0
    SLICE_X67Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.934 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.934    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[103]_i_1_n_0
    SLICE_X67Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.048 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.048    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[107]_i_1_n_0
    SLICE_X67Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.162 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.162    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[111]_i_1_n_0
    SLICE_X67Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.276 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.276    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[115]_i_1_n_0
    SLICE_X67Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.390 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.390    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[119]_i_1_n_0
    SLICE_X67Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.504 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.504    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[123]_i_1_n_0
    SLICE_X67Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.618 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.618    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[127]_i_1_n_0
    SLICE_X67Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.732 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[131]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.732    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[131]_i_1_n_0
    SLICE_X67Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.846 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[135]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.846    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[135]_i_1_n_0
    SLICE_X67Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.960 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[139]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.960    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[139]_i_1_n_0
    SLICE_X67Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.074 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[143]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.074    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[143]_i_1_n_0
    SLICE_X67Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.188 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[147]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.188    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[147]_i_1_n_0
    SLICE_X67Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.302 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[151]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.302    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[151]_i_1_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.416 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[155]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.416    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[155]_i_1_n_0
    SLICE_X67Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.530 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[159]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.530    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[159]_i_1_n_0
    SLICE_X67Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.644 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[163]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.644    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[163]_i_1_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.758 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[167]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.758    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[167]_i_1_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.872 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[171]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.873    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[171]_i_1_n_0
    SLICE_X67Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.987 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[175]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.987    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[175]_i_1_n_0
    SLICE_X67Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.101 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[179]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.101    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[179]_i_1_n_0
    SLICE_X67Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.215 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[183]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.215    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[183]_i_1_n_0
    SLICE_X67Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.329 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[187]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.329    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[187]_i_1_n_0
    SLICE_X67Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.443 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[191]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.443    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[191]_i_1_n_0
    SLICE_X67Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.557 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[195]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.557    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[195]_i_1_n_0
    SLICE_X67Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.671 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[199]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.671    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[199]_i_1_n_0
    SLICE_X67Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.785 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[203]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.785    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[203]_i_1_n_0
    SLICE_X67Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.899 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[207]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.899    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[207]_i_1_n_0
    SLICE_X67Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.013 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[211]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.013    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[211]_i_1_n_0
    SLICE_X67Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.127 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[215]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.127    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[215]_i_1_n_0
    SLICE_X67Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.241 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[219]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.241    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[219]_i_1_n_0
    SLICE_X67Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.355 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[223]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.355    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[223]_i_1_n_0
    SLICE_X67Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.469 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[227]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.469    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[227]_i_1_n_0
    SLICE_X67Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.583 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[231]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.583    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[231]_i_1_n_0
    SLICE_X67Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.697 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[235]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.697    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[235]_i_1_n_0
    SLICE_X67Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.811 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[239]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.811    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[239]_i_1_n_0
    SLICE_X67Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.925 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[243]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.925    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[243]_i_1_n_0
    SLICE_X67Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.039 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[247]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.039    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[247]_i_1_n_0
    SLICE_X67Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.153 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[251]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.153    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[251]_i_1_n_0
    SLICE_X67Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.392 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[255]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.392    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[255]_i_1_n_5
    SLICE_X67Y70         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[254]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       1.530    12.709    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X67Y70         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[254]/C
                         clock pessimism              0.115    12.824    
                         clock uncertainty           -0.154    12.670    
    SLICE_X67Y70         FDCE (Setup_fdce_C_D)        0.062    12.732    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[254]
  -------------------------------------------------------------------
                         required time                         12.732    
                         arrival time                         -12.392    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.356ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[252]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.345ns  (logic 8.403ns (89.921%)  route 0.942ns (10.079%))
  Logic Levels:           65  (CARRY4=64 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 12.709 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       1.737     3.031    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X80Y7          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y7          FDCE (Prop_fdce_C_Q)         0.456     3.487 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[0]/Q
                         net (fo=1, routed)           0.932     4.419    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg[0]
    SLICE_X67Y7          LUT4 (Prop_lut4_I3_O)        0.124     4.543 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg[3]_i_9/O
                         net (fo=1, routed)           0.000     4.543    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg[3]_i_9_n_0
    SLICE_X67Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.075 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.075    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[3]_i_1_n_0
    SLICE_X67Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.189 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.189    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[7]_i_1_n_0
    SLICE_X67Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.303 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.303    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[11]_i_1_n_0
    SLICE_X67Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.417 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.417    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[15]_i_1_n_0
    SLICE_X67Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.531 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.531    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[19]_i_1_n_0
    SLICE_X67Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.645 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.645    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[23]_i_1_n_0
    SLICE_X67Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.759 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.759    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[27]_i_1_n_0
    SLICE_X67Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.873 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.873    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[31]_i_1_n_0
    SLICE_X67Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.987 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.987    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[35]_i_1_n_0
    SLICE_X67Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.101 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.101    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[39]_i_1_n_0
    SLICE_X67Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.215 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.215    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[43]_i_1_n_0
    SLICE_X67Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.329 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.329    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[47]_i_1_n_0
    SLICE_X67Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.443 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.443    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[51]_i_1_n_0
    SLICE_X67Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.557 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.557    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[55]_i_1_n_0
    SLICE_X67Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.671 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.671    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[59]_i_1_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.785 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.785    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[63]_i_1_n_0
    SLICE_X67Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.899 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.899    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[67]_i_1_n_0
    SLICE_X67Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.013 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.022    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[71]_i_1_n_0
    SLICE_X67Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.136 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.136    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[75]_i_1_n_0
    SLICE_X67Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.250 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.250    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[79]_i_1_n_0
    SLICE_X67Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.364 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.364    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[83]_i_1_n_0
    SLICE_X67Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.478 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.478    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[87]_i_1_n_0
    SLICE_X67Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.592 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.592    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[91]_i_1_n_0
    SLICE_X67Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.706 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.706    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[95]_i_1_n_0
    SLICE_X67Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.820 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.820    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[99]_i_1_n_0
    SLICE_X67Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.934 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.934    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[103]_i_1_n_0
    SLICE_X67Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.048 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.048    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[107]_i_1_n_0
    SLICE_X67Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.162 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.162    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[111]_i_1_n_0
    SLICE_X67Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.276 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.276    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[115]_i_1_n_0
    SLICE_X67Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.390 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.390    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[119]_i_1_n_0
    SLICE_X67Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.504 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.504    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[123]_i_1_n_0
    SLICE_X67Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.618 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.618    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[127]_i_1_n_0
    SLICE_X67Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.732 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[131]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.732    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[131]_i_1_n_0
    SLICE_X67Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.846 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[135]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.846    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[135]_i_1_n_0
    SLICE_X67Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.960 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[139]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.960    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[139]_i_1_n_0
    SLICE_X67Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.074 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[143]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.074    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[143]_i_1_n_0
    SLICE_X67Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.188 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[147]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.188    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[147]_i_1_n_0
    SLICE_X67Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.302 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[151]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.302    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[151]_i_1_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.416 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[155]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.416    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[155]_i_1_n_0
    SLICE_X67Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.530 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[159]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.530    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[159]_i_1_n_0
    SLICE_X67Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.644 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[163]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.644    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[163]_i_1_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.758 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[167]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.758    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[167]_i_1_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.872 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[171]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.873    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[171]_i_1_n_0
    SLICE_X67Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.987 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[175]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.987    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[175]_i_1_n_0
    SLICE_X67Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.101 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[179]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.101    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[179]_i_1_n_0
    SLICE_X67Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.215 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[183]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.215    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[183]_i_1_n_0
    SLICE_X67Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.329 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[187]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.329    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[187]_i_1_n_0
    SLICE_X67Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.443 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[191]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.443    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[191]_i_1_n_0
    SLICE_X67Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.557 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[195]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.557    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[195]_i_1_n_0
    SLICE_X67Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.671 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[199]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.671    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[199]_i_1_n_0
    SLICE_X67Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.785 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[203]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.785    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[203]_i_1_n_0
    SLICE_X67Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.899 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[207]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.899    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[207]_i_1_n_0
    SLICE_X67Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.013 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[211]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.013    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[211]_i_1_n_0
    SLICE_X67Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.127 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[215]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.127    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[215]_i_1_n_0
    SLICE_X67Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.241 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[219]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.241    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[219]_i_1_n_0
    SLICE_X67Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.355 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[223]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.355    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[223]_i_1_n_0
    SLICE_X67Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.469 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[227]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.469    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[227]_i_1_n_0
    SLICE_X67Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.583 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[231]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.583    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[231]_i_1_n_0
    SLICE_X67Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.697 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[235]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.697    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[235]_i_1_n_0
    SLICE_X67Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.811 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[239]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.811    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[239]_i_1_n_0
    SLICE_X67Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.925 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[243]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.925    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[243]_i_1_n_0
    SLICE_X67Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.039 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[247]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.039    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[247]_i_1_n_0
    SLICE_X67Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.153 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[251]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.153    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[251]_i_1_n_0
    SLICE_X67Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.376 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[255]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.376    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[255]_i_1_n_7
    SLICE_X67Y70         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[252]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       1.530    12.709    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X67Y70         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[252]/C
                         clock pessimism              0.115    12.824    
                         clock uncertainty           -0.154    12.670    
    SLICE_X67Y70         FDCE (Setup_fdce_C_D)        0.062    12.732    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[252]
  -------------------------------------------------------------------
                         required time                         12.732    
                         arrival time                         -12.376    
  -------------------------------------------------------------------
                         slack                                  0.356    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][102]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       0.587     0.923    rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X27Y36         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][102]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y36         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][102]/Q
                         net (fo=1, routed)           0.056     1.119    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/DIA0
    SLICE_X26Y36         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       0.854     1.220    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/WCLK
    SLICE_X26Y36         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
                         clock pessimism             -0.284     0.936    
    SLICE_X26Y36         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.083    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.119    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       0.592     0.928    rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X23Y37         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y37         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/Q
                         net (fo=1, routed)           0.056     1.124    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/DIA0
    SLICE_X22Y37         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       0.859     1.225    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/WCLK
    SLICE_X22Y37         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
                         clock pessimism             -0.284     0.941    
    SLICE_X22Y37         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.087    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       0.596     0.932    rsa_soc_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X11Y46         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  rsa_soc_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][24]/Q
                         net (fo=1, routed)           0.056     1.128    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/DIA0
    SLICE_X10Y46         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       0.865     1.231    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X10Y46         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/CLK
                         clock pessimism             -0.286     0.944    
    SLICE_X10Y46         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.091    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][36]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       0.577     0.913    rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X31Y52         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][36]/Q
                         net (fo=1, routed)           0.056     1.109    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/DIA0
    SLICE_X30Y52         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       0.845     1.211    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/WCLK
    SLICE_X30Y52         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA/CLK
                         clock pessimism             -0.285     0.926    
    SLICE_X30Y52         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.073    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.109    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][66]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       0.577     0.913    rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X31Y51         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][66]/Q
                         net (fo=1, routed)           0.056     1.109    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/DIA0
    SLICE_X30Y51         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       0.845     1.211    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/WCLK
    SLICE_X30Y51         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA/CLK
                         clock pessimism             -0.285     0.926    
    SLICE_X30Y51         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.073    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.109    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][16]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.514%)  route 0.196ns (54.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       0.562     0.898    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X42Y45         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[16]/Q
                         net (fo=1, routed)           0.196     1.258    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/s00_axis_tdata[16]
    SLICE_X42Y50         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       0.825     1.191    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X42Y50         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][16]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X42Y50         FDCE (Hold_fdce_C_D)         0.059     1.220    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][16]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.073%)  route 0.235ns (58.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       0.574     0.910    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X26Y50         FDRE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y50         FDRE (Prop_fdre_C_Q)         0.164     1.074 r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[27]/Q
                         net (fo=1, routed)           0.235     1.309    rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[11]
    SLICE_X28Y47         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       0.859     1.225    rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X28Y47         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][27]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X28Y47         FDRE (Hold_fdre_C_D)         0.070     1.265    rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][27]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       0.575     0.911    rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y91         FDRE                                         r  rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.102     1.154    rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X30Y91         SRLC32E                                      r  rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       0.843     1.209    rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y91         SRLC32E                                      r  rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.453%)  route 0.235ns (62.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       0.546     0.882    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X53Y23         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y23         FDCE (Prop_fdce_C_Q)         0.141     1.023 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[12]/Q
                         net (fo=2, routed)           0.235     1.258    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tdata[12]
    SLICE_X49Y21         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       0.817     1.183    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X49Y21         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[12]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X49Y21         FDRE (Hold_fdre_C_D)         0.066     1.214    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.403%)  route 0.156ns (52.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       0.594     0.929    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X9Y11          FDRE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141     1.071 r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=16, routed)          0.156     1.227    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD3
    SLICE_X8Y11          RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       0.863     1.229    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X8Y11          RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.286     0.942    
    SLICE_X8Y11          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.183    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.183    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y4   rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/memory_inst/BRAM0/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y4   rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/memory_inst/BRAM0/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y6   rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/memory_inst/BRAM1/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y6   rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/memory_inst/BRAM1/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y8   rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/memory_inst/BRAM2/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y8   rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/memory_inst/BRAM2/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y8   rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/memory_inst/BRAM3/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y8   rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/memory_inst/BRAM3/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9   rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9   rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y38  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y38  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y38  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y38  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y38  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y38  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y38  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y38  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y38  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y38  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y38  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y38  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y38  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y38  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y38  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y38  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y38  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y38  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y38  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y38  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.572ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.422ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.572ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/B_reg_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.586ns  (logic 0.580ns (8.807%)  route 6.006ns (91.193%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.739ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       1.844     3.138    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y101        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           2.516     6.110    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/reset_n
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.234 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/axi_awready_i_1/O
                         net (fo=3813, routed)        3.490     9.724    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AR[0]
    SLICE_X83Y10         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/B_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       1.560    12.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X83Y10         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/B_reg_reg[13]/C
                         clock pessimism              0.115    12.854    
                         clock uncertainty           -0.154    12.700    
    SLICE_X83Y10         FDCE (Recov_fdce_C_CLR)     -0.405    12.295    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/B_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         12.295    
                         arrival time                          -9.724    
  -------------------------------------------------------------------
                         slack                                  2.572    

Slack (MET) :             2.580ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/A_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.578ns  (logic 0.580ns (8.817%)  route 5.998ns (91.183%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       1.844     3.138    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y101        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           2.516     6.110    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/reset_n
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.234 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/axi_awready_i_1/O
                         net (fo=3813, routed)        3.482     9.716    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AR[0]
    SLICE_X83Y7          FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/A_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       1.561    12.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X83Y7          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/A_reg_reg[0]/C
                         clock pessimism              0.115    12.855    
                         clock uncertainty           -0.154    12.701    
    SLICE_X83Y7          FDCE (Recov_fdce_C_CLR)     -0.405    12.296    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/A_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.296    
                         arrival time                          -9.716    
  -------------------------------------------------------------------
                         slack                                  2.580    

Slack (MET) :             2.614ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.545ns  (logic 0.580ns (8.862%)  route 5.965ns (91.138%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       1.844     3.138    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y101        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           2.516     6.110    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/reset_n
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.234 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/axi_awready_i_1/O
                         net (fo=3813, routed)        3.449     9.683    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AR[0]
    SLICE_X80Y8          FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       1.561    12.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X80Y8          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[4]/C
                         clock pessimism              0.115    12.855    
                         clock uncertainty           -0.154    12.701    
    SLICE_X80Y8          FDCE (Recov_fdce_C_CLR)     -0.405    12.296    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         12.296    
                         arrival time                          -9.683    
  -------------------------------------------------------------------
                         slack                                  2.614    

Slack (MET) :             2.614ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.545ns  (logic 0.580ns (8.862%)  route 5.965ns (91.138%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       1.844     3.138    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y101        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           2.516     6.110    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/reset_n
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.234 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/axi_awready_i_1/O
                         net (fo=3813, routed)        3.449     9.683    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AR[0]
    SLICE_X80Y8          FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       1.561    12.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X80Y8          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[5]/C
                         clock pessimism              0.115    12.855    
                         clock uncertainty           -0.154    12.701    
    SLICE_X80Y8          FDCE (Recov_fdce_C_CLR)     -0.405    12.296    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         12.296    
                         arrival time                          -9.683    
  -------------------------------------------------------------------
                         slack                                  2.614    

Slack (MET) :             2.614ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.545ns  (logic 0.580ns (8.862%)  route 5.965ns (91.138%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       1.844     3.138    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y101        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           2.516     6.110    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/reset_n
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.234 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/axi_awready_i_1/O
                         net (fo=3813, routed)        3.449     9.683    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AR[0]
    SLICE_X80Y8          FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       1.561    12.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X80Y8          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[6]/C
                         clock pessimism              0.115    12.855    
                         clock uncertainty           -0.154    12.701    
    SLICE_X80Y8          FDCE (Recov_fdce_C_CLR)     -0.405    12.296    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         12.296    
                         arrival time                          -9.683    
  -------------------------------------------------------------------
                         slack                                  2.614    

Slack (MET) :             2.614ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.545ns  (logic 0.580ns (8.862%)  route 5.965ns (91.138%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       1.844     3.138    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y101        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           2.516     6.110    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/reset_n
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.234 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/axi_awready_i_1/O
                         net (fo=3813, routed)        3.449     9.683    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AR[0]
    SLICE_X80Y8          FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       1.561    12.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X80Y8          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[7]/C
                         clock pessimism              0.115    12.855    
                         clock uncertainty           -0.154    12.701    
    SLICE_X80Y8          FDCE (Recov_fdce_C_CLR)     -0.405    12.296    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         12.296    
                         arrival time                          -9.683    
  -------------------------------------------------------------------
                         slack                                  2.614    

Slack (MET) :             2.616ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[24]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.538ns  (logic 0.580ns (8.871%)  route 5.958ns (91.129%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       1.844     3.138    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y101        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           2.516     6.110    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/reset_n
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.234 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/axi_awready_i_1/O
                         net (fo=3813, routed)        3.442     9.676    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AR[0]
    SLICE_X80Y13         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       1.557    12.736    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X80Y13         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[24]/C
                         clock pessimism              0.115    12.851    
                         clock uncertainty           -0.154    12.697    
    SLICE_X80Y13         FDCE (Recov_fdce_C_CLR)     -0.405    12.292    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         12.292    
                         arrival time                          -9.676    
  -------------------------------------------------------------------
                         slack                                  2.616    

Slack (MET) :             2.616ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[25]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.538ns  (logic 0.580ns (8.871%)  route 5.958ns (91.129%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       1.844     3.138    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y101        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           2.516     6.110    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/reset_n
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.234 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/axi_awready_i_1/O
                         net (fo=3813, routed)        3.442     9.676    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AR[0]
    SLICE_X80Y13         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       1.557    12.736    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X80Y13         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[25]/C
                         clock pessimism              0.115    12.851    
                         clock uncertainty           -0.154    12.697    
    SLICE_X80Y13         FDCE (Recov_fdce_C_CLR)     -0.405    12.292    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         12.292    
                         arrival time                          -9.676    
  -------------------------------------------------------------------
                         slack                                  2.616    

Slack (MET) :             2.616ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[26]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.538ns  (logic 0.580ns (8.871%)  route 5.958ns (91.129%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       1.844     3.138    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y101        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           2.516     6.110    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/reset_n
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.234 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/axi_awready_i_1/O
                         net (fo=3813, routed)        3.442     9.676    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AR[0]
    SLICE_X80Y13         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       1.557    12.736    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X80Y13         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[26]/C
                         clock pessimism              0.115    12.851    
                         clock uncertainty           -0.154    12.697    
    SLICE_X80Y13         FDCE (Recov_fdce_C_CLR)     -0.405    12.292    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         12.292    
                         arrival time                          -9.676    
  -------------------------------------------------------------------
                         slack                                  2.616    

Slack (MET) :             2.616ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[27]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.538ns  (logic 0.580ns (8.871%)  route 5.958ns (91.129%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       1.844     3.138    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y101        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           2.516     6.110    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/reset_n
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.234 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/axi_awready_i_1/O
                         net (fo=3813, routed)        3.442     9.676    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AR[0]
    SLICE_X80Y13         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       1.557    12.736    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X80Y13         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[27]/C
                         clock pessimism              0.115    12.851    
                         clock uncertainty           -0.154    12.697    
    SLICE_X80Y13         FDCE (Recov_fdce_C_CLR)     -0.405    12.292    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         12.292    
                         arrival time                          -9.676    
  -------------------------------------------------------------------
                         slack                                  2.616    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.422ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller_inst/square_count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.516ns  (logic 0.186ns (12.272%)  route 1.330ns (87.728%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       0.639     0.975    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y101        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.960     2.076    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/reset_n
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.121 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/axi_awready_i_1/O
                         net (fo=3813, routed)        0.370     2.491    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller_inst/zero_count_reg[0]
    SLICE_X45Y37         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller_inst/square_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       0.825     1.191    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller_inst/clk
    SLICE_X45Y37         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller_inst/square_count_reg[3]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X45Y37         FDCE (Remov_fdce_C_CLR)     -0.092     1.069    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller_inst/square_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           2.491    
  -------------------------------------------------------------------
                         slack                                  1.422    

Slack (MET) :             1.422ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller_inst/square_count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.516ns  (logic 0.186ns (12.272%)  route 1.330ns (87.728%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       0.639     0.975    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y101        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.960     2.076    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/reset_n
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.121 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/axi_awready_i_1/O
                         net (fo=3813, routed)        0.370     2.491    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller_inst/zero_count_reg[0]
    SLICE_X45Y37         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller_inst/square_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       0.825     1.191    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller_inst/clk
    SLICE_X45Y37         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller_inst/square_count_reg[4]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X45Y37         FDCE (Remov_fdce_C_CLR)     -0.092     1.069    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller_inst/square_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           2.491    
  -------------------------------------------------------------------
                         slack                                  1.422    

Slack (MET) :             1.422ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller_inst/square_count_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.516ns  (logic 0.186ns (12.272%)  route 1.330ns (87.728%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       0.639     0.975    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y101        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.960     2.076    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/reset_n
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.121 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/axi_awready_i_1/O
                         net (fo=3813, routed)        0.370     2.491    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller_inst/zero_count_reg[0]
    SLICE_X45Y37         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller_inst/square_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       0.825     1.191    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller_inst/clk
    SLICE_X45Y37         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller_inst/square_count_reg[5]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X45Y37         FDCE (Remov_fdce_C_CLR)     -0.092     1.069    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller_inst/square_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           2.491    
  -------------------------------------------------------------------
                         slack                                  1.422    

Slack (MET) :             1.458ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller_inst/MSB_index_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.576ns  (logic 0.186ns (11.802%)  route 1.390ns (88.198%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       0.639     0.975    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y101        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.960     2.076    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/reset_n
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.121 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/axi_awready_i_1/O
                         net (fo=3813, routed)        0.430     2.551    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller_inst/zero_count_reg[0]
    SLICE_X46Y35         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller_inst/MSB_index_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       0.824     1.190    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller_inst/clk
    SLICE_X46Y35         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller_inst/MSB_index_reg[6]/C
                         clock pessimism             -0.030     1.160    
    SLICE_X46Y35         FDCE (Remov_fdce_C_CLR)     -0.067     1.093    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller_inst/MSB_index_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           2.551    
  -------------------------------------------------------------------
                         slack                                  1.458    

Slack (MET) :             1.468ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller_inst/MSB_index_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.589ns  (logic 0.186ns (11.705%)  route 1.403ns (88.295%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       0.639     0.975    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y101        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.960     2.076    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/reset_n
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.121 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/axi_awready_i_1/O
                         net (fo=3813, routed)        0.443     2.564    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller_inst/zero_count_reg[0]
    SLICE_X46Y38         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller_inst/MSB_index_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       0.827     1.193    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller_inst/clk
    SLICE_X46Y38         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller_inst/MSB_index_reg[5]/C
                         clock pessimism             -0.030     1.163    
    SLICE_X46Y38         FDCE (Remov_fdce_C_CLR)     -0.067     1.096    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller_inst/MSB_index_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           2.564    
  -------------------------------------------------------------------
                         slack                                  1.468    

Slack (MET) :             1.476ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller_inst/square_count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.569ns  (logic 0.186ns (11.858%)  route 1.383ns (88.142%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       0.639     0.975    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y101        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.960     2.076    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/reset_n
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.121 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/axi_awready_i_1/O
                         net (fo=3813, routed)        0.423     2.544    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller_inst/zero_count_reg[0]
    SLICE_X45Y36         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller_inst/square_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       0.824     1.190    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller_inst/clk
    SLICE_X45Y36         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller_inst/square_count_reg[1]/C
                         clock pessimism             -0.030     1.160    
    SLICE_X45Y36         FDCE (Remov_fdce_C_CLR)     -0.092     1.068    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller_inst/square_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           2.544    
  -------------------------------------------------------------------
                         slack                                  1.476    

Slack (MET) :             1.476ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller_inst/square_count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.569ns  (logic 0.186ns (11.858%)  route 1.383ns (88.142%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       0.639     0.975    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y101        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.960     2.076    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/reset_n
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.121 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/axi_awready_i_1/O
                         net (fo=3813, routed)        0.423     2.544    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller_inst/zero_count_reg[0]
    SLICE_X45Y36         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller_inst/square_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       0.824     1.190    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller_inst/clk
    SLICE_X45Y36         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller_inst/square_count_reg[2]/C
                         clock pessimism             -0.030     1.160    
    SLICE_X45Y36         FDCE (Remov_fdce_C_CLR)     -0.092     1.068    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller_inst/square_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           2.544    
  -------------------------------------------------------------------
                         slack                                  1.476    

Slack (MET) :             1.476ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller_inst/square_count_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.569ns  (logic 0.186ns (11.858%)  route 1.383ns (88.142%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       0.639     0.975    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y101        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.960     2.076    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/reset_n
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.121 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/axi_awready_i_1/O
                         net (fo=3813, routed)        0.423     2.544    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller_inst/zero_count_reg[0]
    SLICE_X45Y36         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller_inst/square_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       0.824     1.190    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller_inst/clk
    SLICE_X45Y36         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller_inst/square_count_reg[6]/C
                         clock pessimism             -0.030     1.160    
    SLICE_X45Y36         FDCE (Remov_fdce_C_CLR)     -0.092     1.068    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller_inst/square_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           2.544    
  -------------------------------------------------------------------
                         slack                                  1.476    

Slack (MET) :             1.476ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller_inst/square_count_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.569ns  (logic 0.186ns (11.858%)  route 1.383ns (88.142%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       0.639     0.975    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y101        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.960     2.076    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/reset_n
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.121 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/axi_awready_i_1/O
                         net (fo=3813, routed)        0.423     2.544    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller_inst/zero_count_reg[0]
    SLICE_X45Y36         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller_inst/square_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       0.824     1.190    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller_inst/clk
    SLICE_X45Y36         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller_inst/square_count_reg[7]/C
                         clock pessimism             -0.030     1.160    
    SLICE_X45Y36         FDCE (Remov_fdce_C_CLR)     -0.092     1.068    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller_inst/square_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           2.544    
  -------------------------------------------------------------------
                         slack                                  1.476    

Slack (MET) :             1.486ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.608ns  (logic 0.186ns (11.564%)  route 1.422ns (88.436%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       0.639     0.975    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y101        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.960     2.076    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/reset_n
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.121 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/axi_awready_i_1/O
                         net (fo=3813, routed)        0.462     2.583    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[0]_0
    SLICE_X42Y46         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       0.829     1.195    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X42Y46         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][0]/C
                         clock pessimism             -0.030     1.165    
    SLICE_X42Y46         FDCE (Remov_fdce_C_CLR)     -0.067     1.098    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][0]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           2.583    
  -------------------------------------------------------------------
                         slack                                  1.486    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.467ns  (logic 0.124ns (8.452%)  route 1.343ns (91.548%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.343     1.343    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X42Y101        LUT1 (Prop_lut1_I0_O)        0.124     1.467 r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.467    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X42Y101        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       1.654     2.833    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X42Y101        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.615ns  (logic 0.045ns (7.316%)  route 0.570ns (92.684%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.570     0.570    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X42Y101        LUT1 (Prop_lut1_I0_O)        0.045     0.615 r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.615    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X42Y101        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       0.911     1.277    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X42Y101        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.734ns  (logic 0.642ns (11.196%)  route 5.092ns (88.804%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       1.751     3.045    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X8Y14          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.518     3.563 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          4.335     7.898    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X37Y50         LUT1 (Prop_lut1_I0_O)        0.124     8.022 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.757     8.779    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X37Y50         FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       1.480     2.659    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X37Y50         FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.734ns  (logic 0.642ns (11.196%)  route 5.092ns (88.804%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       1.751     3.045    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X8Y14          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.518     3.563 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          4.335     7.898    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X37Y50         LUT1 (Prop_lut1_I0_O)        0.124     8.022 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.757     8.779    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X37Y50         FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       1.480     2.659    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X37Y50         FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.734ns  (logic 0.642ns (11.196%)  route 5.092ns (88.804%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       1.751     3.045    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X8Y14          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.518     3.563 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          4.335     7.898    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X37Y50         LUT1 (Prop_lut1_I0_O)        0.124     8.022 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.757     8.779    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X37Y50         FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       1.480     2.659    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X37Y50         FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.673ns  (logic 0.672ns (11.846%)  route 5.001ns (88.154%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       1.751     3.045    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X8Y14          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.518     3.563 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          4.335     7.898    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X37Y50         LUT1 (Prop_lut1_I0_O)        0.154     8.052 f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.666     8.718    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X38Y50         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       1.480     2.659    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X38Y50         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.673ns  (logic 0.672ns (11.846%)  route 5.001ns (88.154%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       1.751     3.045    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X8Y14          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.518     3.563 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          4.335     7.898    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X37Y50         LUT1 (Prop_lut1_I0_O)        0.154     8.052 f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.666     8.718    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X38Y50         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       1.480     2.659    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X38Y50         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.673ns  (logic 0.672ns (11.846%)  route 5.001ns (88.154%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       1.751     3.045    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X8Y14          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.518     3.563 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          4.335     7.898    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X37Y50         LUT1 (Prop_lut1_I0_O)        0.154     8.052 f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.666     8.718    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X38Y50         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       1.480     2.659    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X38Y50         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.354ns  (logic 0.580ns (10.834%)  route 4.774ns (89.166%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       1.844     3.138    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y101        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.456     3.594 f  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           4.774     8.368    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X8Y17          LUT1 (Prop_lut1_I0_O)        0.124     8.492 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     8.492    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X8Y17          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       1.572     2.751    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X8Y17          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.924ns  (logic 0.642ns (13.038%)  route 4.282ns (86.962%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       1.751     3.045    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X8Y14          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.518     3.563 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.634     7.197    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X35Y36         LUT1 (Prop_lut1_I0_O)        0.124     7.321 f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.648     7.969    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X38Y36         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       1.490     2.669    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X38Y36         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.924ns  (logic 0.642ns (13.038%)  route 4.282ns (86.962%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       1.751     3.045    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X8Y14          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.518     3.563 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.634     7.197    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X35Y36         LUT1 (Prop_lut1_I0_O)        0.124     7.321 f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.648     7.969    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X38Y36         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       1.490     2.669    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X38Y36         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.924ns  (logic 0.642ns (13.038%)  route 4.282ns (86.962%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       1.751     3.045    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X8Y14          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.518     3.563 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.634     7.197    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X35Y36         LUT1 (Prop_lut1_I0_O)        0.124     7.321 f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.648     7.969    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X38Y36         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       1.490     2.669    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X38Y36         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.542ns  (logic 0.141ns (26.023%)  route 0.401ns (73.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       0.639     0.975    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y101        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.401     1.517    rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X43Y91         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       0.823     1.189    rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X43Y91         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.681ns  (logic 0.209ns (30.680%)  route 0.472ns (69.320%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       0.592     0.928    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X8Y14          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.164     1.092 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.294     1.385    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y13          LUT1 (Prop_lut1_I0_O)        0.045     1.430 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.178     1.609    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X0Y11          FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       0.893     1.259    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y11          FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.681ns  (logic 0.209ns (30.680%)  route 0.472ns (69.320%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       0.592     0.928    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X8Y14          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.164     1.092 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.294     1.385    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y13          LUT1 (Prop_lut1_I0_O)        0.045     1.430 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.178     1.609    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X0Y11          FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       0.893     1.259    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y11          FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.681ns  (logic 0.209ns (30.680%)  route 0.472ns (69.320%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       0.592     0.928    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X8Y14          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.164     1.092 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.294     1.385    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y13          LUT1 (Prop_lut1_I0_O)        0.045     1.430 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.178     1.609    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X0Y11          FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       0.893     1.259    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y11          FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.684ns  (logic 0.213ns (31.156%)  route 0.471ns (68.844%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       0.592     0.928    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X8Y14          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.164     1.092 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.294     1.385    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y13          LUT1 (Prop_lut1_I0_O)        0.049     1.434 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.177     1.611    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X0Y13          FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       0.890     1.256    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y13          FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.684ns  (logic 0.213ns (31.156%)  route 0.471ns (68.844%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       0.592     0.928    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X8Y14          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.164     1.092 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.294     1.385    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y13          LUT1 (Prop_lut1_I0_O)        0.049     1.434 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.177     1.611    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X0Y13          FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       0.890     1.256    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y13          FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.684ns  (logic 0.213ns (31.156%)  route 0.471ns (68.844%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       0.592     0.928    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X8Y14          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.164     1.092 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.294     1.385    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y13          LUT1 (Prop_lut1_I0_O)        0.049     1.434 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.177     1.611    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X0Y13          FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       0.890     1.256    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y13          FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.881ns  (logic 0.209ns (23.720%)  route 0.672ns (76.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.252ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       0.592     0.928    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X8Y14          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.164     1.092 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.501     1.592    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y16          LUT1 (Prop_lut1_I0_O)        0.045     1.637 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.171     1.809    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X0Y18          FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       0.886     1.252    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y18          FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.881ns  (logic 0.209ns (23.720%)  route 0.672ns (76.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.252ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       0.592     0.928    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X8Y14          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.164     1.092 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.501     1.592    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y16          LUT1 (Prop_lut1_I0_O)        0.045     1.637 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.171     1.809    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X0Y18          FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       0.886     1.252    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y18          FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.881ns  (logic 0.209ns (23.720%)  route 0.672ns (76.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.252ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       0.592     0.928    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X8Y14          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.164     1.092 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.501     1.592    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y16          LUT1 (Prop_lut1_I0_O)        0.045     1.637 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.171     1.809    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X0Y18          FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10792, routed)       0.886     1.252    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y18          FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C





