Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Apr 18 10:42:21 2022
| Host         : DESKTOP-5PT0DC3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TestEnv_control_sets_placed.rpt
| Design       : TestEnv
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    42 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              49 |           13 |
| Yes          | No                    | No                     |              17 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              42 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------+--------------------------+------------------+----------------+--------------+
|  Clock Signal  |    Enable Signal   |     Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------+--------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | MPG1/en            |                          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | baudEn             |                          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | counter[4]_i_2_n_0 | MPG1/SR[0]               |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | MPG1/enBtn1        | MPG1/q3_reg_0            |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG |                    |                          |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG |                    | baudEn_i_1_n_0           |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG | MPG1/enBtn1        |                          |                6 |             15 |         2.50 |
|  clk_IBUF_BUFG |                    | SSD1/clear               |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG |                    | MPG1/count[0]_i_1__0_n_0 |                5 |             19 |         3.80 |
|  clk_IBUF_BUFG | count1[0]_i_1_n_0  | counter[4]_i_2_n_0       |                7 |             28 |         4.00 |
|  clk_IBUF_BUFG | IF1/p_1_in         |                          |                6 |             48 |         8.00 |
+----------------+--------------------+--------------------------+------------------+----------------+--------------+


