#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000029230d92ce0 .scope module, "uart_rx_controller" "uart_rx_controller" 2 15;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "i_Rx_Data";
    .port_info 3 /OUTPUT 1 "o_Rx_Done";
    .port_info 4 /OUTPUT 8 "o_Rx_Byte";
P_0000029230d0a860 .param/l "RX_OVERSAMPLE" 0 2 15, +C4<00000000000000000000000000010000>;
P_0000029230d0a898 .param/l "UART_RX_DATA" 1 2 26, C4<010>;
P_0000029230d0a8d0 .param/l "UART_RX_IDLE" 1 2 24, C4<000>;
P_0000029230d0a908 .param/l "UART_RX_START" 1 2 25, C4<001>;
P_0000029230d0a940 .param/l "UART_RX_STOP" 1 2 27, C4<011>;
L_0000029230d93530 .functor BUFZ 1, v0000029230dc4bb0_0, C4<0>, C4<0>, C4<0>;
L_0000029230e16048 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000029230d93310_0 .net/2u *"_ivl_2", 7 0, L_0000029230e16048;  1 drivers
o0000029230dccfd8 .functor BUFZ 1, C4<z>; HiZ drive
v0000029230d0bac0_0 .net "clk", 0 0, o0000029230dccfd8;  0 drivers
o0000029230dcd008 .functor BUFZ 1, C4<z>; HiZ drive
v0000029230d92e70_0 .net "i_Rx_Data", 0 0, o0000029230dcd008;  0 drivers
v0000029230d92f10_0 .net "o_Rx_Byte", 7 0, L_0000029230e5efa0;  1 drivers
v0000029230d92fb0_0 .net "o_Rx_Done", 0 0, L_0000029230d93530;  1 drivers
v0000029230d93050_0 .var "r_Bit_Index", 2 0;
v0000029230d930f0_0 .var "r_Clk_Count", 4 0;
v0000029230dc4b10_0 .var "r_Rx_Data", 7 0;
v0000029230dc4bb0_0 .var "r_Rx_Done", 0 0;
v0000029230dc4c50_0 .var "r_State", 2 0;
o0000029230dcd188 .functor BUFZ 1, C4<z>; HiZ drive
v0000029230dc4cf0_0 .net "reset_n", 0 0, o0000029230dcd188;  0 drivers
E_0000029230db75e0/0 .event negedge, v0000029230dc4cf0_0;
E_0000029230db75e0/1 .event posedge, v0000029230d0bac0_0;
E_0000029230db75e0 .event/or E_0000029230db75e0/0, E_0000029230db75e0/1;
L_0000029230e5efa0 .functor MUXZ 8, L_0000029230e16048, v0000029230dc4b10_0, v0000029230dc4bb0_0, C4<>;
    .scope S_0000029230d92ce0;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000029230dc4b10_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000029230d93050_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000029230d930f0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029230dc4bb0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000029230dc4c50_0, 0, 3;
    %end;
    .thread T_0;
    .scope S_0000029230d92ce0;
T_1 ;
    %wait E_0000029230db75e0;
    %load/vec4 v0000029230dc4cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000029230dc4c50_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000029230d93050_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000029230d930f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029230dc4bb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000029230dc4b10_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000029230dc4c50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000029230dc4c50_0, 0;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029230dc4bb0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000029230d930f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000029230d93050_0, 0;
    %load/vec4 v0000029230d92e70_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.8, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000029230dc4c50_0, 0;
T_1.8 ;
    %jmp T_1.7;
T_1.3 ;
    %load/vec4 v0000029230d930f0_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_1.10, 4;
    %load/vec4 v0000029230d92e70_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.12, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000029230d930f0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000029230dc4c50_0, 0;
    %jmp T_1.13;
T_1.12 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000029230dc4c50_0, 0;
T_1.13 ;
    %jmp T_1.11;
T_1.10 ;
    %load/vec4 v0000029230d930f0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000029230d930f0_0, 0;
T_1.11 ;
    %jmp T_1.7;
T_1.4 ;
    %load/vec4 v0000029230d930f0_0;
    %pad/u 32;
    %cmpi/u 15, 0, 32;
    %jmp/0xz  T_1.14, 5;
    %load/vec4 v0000029230d930f0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000029230d930f0_0, 0;
    %jmp T_1.15;
T_1.14 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000029230d930f0_0, 0;
    %load/vec4 v0000029230d92e70_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0000029230d93050_0;
    %assign/vec4/off/d v0000029230dc4b10_0, 4, 5;
    %load/vec4 v0000029230d93050_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_1.16, 5;
    %load/vec4 v0000029230d93050_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000029230d93050_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000029230dc4c50_0, 0;
    %jmp T_1.17;
T_1.16 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000029230d93050_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000029230dc4c50_0, 0;
T_1.17 ;
T_1.15 ;
    %jmp T_1.7;
T_1.5 ;
    %load/vec4 v0000029230d930f0_0;
    %pad/u 32;
    %cmpi/u 15, 0, 32;
    %jmp/0xz  T_1.18, 5;
    %load/vec4 v0000029230d930f0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000029230d930f0_0, 0;
    %jmp T_1.19;
T_1.18 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000029230dc4c50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000029230d930f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029230dc4bb0_0, 0;
T_1.19 ;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "uart_rx_controller.v";
