<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>MSMON_CFG_CSU_FLT</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h1 class="register-section">MSMON_CFG_CSU_FLT, MPAM Memory System Monitor Configure Cache Storage Usage Monitor Filter Register</h1><p>The MSMON_CFG_CSU_FLT characteristics are:</p><h2>Purpose</h2>
        <p>MSMON_CFG_CSU_FLT is a 32-bit read-write register that sets PARTID and PMG to measure or count in the CSU monitor selected by <a href="ext-msmon_cfg_mon_sel.html">MSMON_CFG_MON_SEL</a>. MSMON_CFG_CSU_FLT_s sets filter conditions for the Secure cache storage usage monitor instance selected by the Secure instance of <a href="ext-msmon_cfg_mon_sel.html">MSMON_CFG_MON_SEL</a>. MSMON_CFG_CSU_CTL_ns sets filter conditions for the Non-secure cache storage usage monitor instance selected by the Non-secure instance of <a href="ext-msmon_cfg_mon_sel.html">MSMON_CFG_MON_SEL</a>.</p>
      <h2>Configuration</h2><p>
        The power domain of MSMON_CFG_CSU_FLT is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.
      </p><p>This register is present only
    when MPAMF_IDR.HAS_MSMON == 1 and MPAMF_MSMON_IDR.MSMON_CSU == 1.
      
    Otherwise, direct accesses to MSMON_CFG_CSU_FLT are <span class="arm-defined-word">RES0</span>.</p><h2>Attributes</h2>
            <p>MSMON_CFG_CSU_FLT is a 32-bit register.</p>
          <h2>Field descriptions</h2><p>The MSMON_CFG_CSU_FLT bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8"><a href="#0_31">RES0</a></td><td class="lr" colspan="8"><a href="#PMG_23">PMG</a></td><td class="lr" colspan="16"><a href="#PARTID_15">PARTID</a></td></tr></tbody></table><div class="text_before_fields">
      
  

    </div><h4 id="0_31">
                Bits [31:24]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
        <h4 id="PMG_23">PMG, bits [23:16]
                  </h4>
          
  <p>Performance monitoring group to filter cache storage usage monitoring.</p>
<p>If <a href="ext-msmon_cfg_csu_ctl.html">MSMON_CFG_CSU_CTL</a>.MATCH_PMG == 0, this field is not used to match cache storage to a PMG and the contents of this field is ignored.</p>
<p>If <a href="ext-msmon_cfg_csu_ctl.html">MSMON_CFG_CSU_CTL</a>.MATCH_PMG == 1 and <a href="ext-msmon_cfg_csu_ctl.html">MSMON_CFG_CSU_CTL</a>.MATCH_PARTID == 1, the monitor instance selected by <a href="ext-msmon_cfg_mon_sel.html">MSMON_CFG_MON_SEL</a> measures or counts cache storage labeled with PMG equal to this field and PARTID equal to the PARTID field.</p>
<p>If <a href="ext-msmon_cfg_csu_ctl.html">MSMON_CFG_CSU_CTL</a>.MATCH_PMG == 1 and <a href="ext-msmon_cfg_csu_ctl.html">MSMON_CFG_CSU_CTL</a>.MATCH_PARTID == 0, the behavior of the monitor instance selected by <a href="ext-msmon_cfg_mon_sel.html">MSMON_CFG_MON_SEL</a> is <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span>. See <a href="ext-msmon_cfg_csu_ctl.html">MSMON_CFG_CSU_CTL</a>.MATCH_PMG for more information.</p>

        <h4 id="PARTID_15">PARTID, bits [15:0]
                  </h4>
          
  <p>Partition ID to filter cache storage usage monitoring.</p>
<p>If <a href="ext-msmon_cfg_csu_ctl.html">MSMON_CFG_CSU_CTL</a>.MATCH_PARTID == 0 and <a href="ext-msmon_cfg_csu_ctl.html">MSMON_CFG_CSU_CTL</a>.MATCH_PMG == 0, the monitor measures all allocated cache storage.</p>
<p>If <a href="ext-msmon_cfg_csu_ctl.html">MSMON_CFG_CSU_CTL</a>.MATCH_PARTID == 0 and <a href="ext-msmon_cfg_csu_ctl.html">MSMON_CFG_CSU_CTL</a>.MATCH_PMG == 1, the behavior of the monitor is <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span>. See the description of <a href="ext-msmon_cfg_csu_ctl.html">MSMON_CFG_CSU_CTL</a>.MATCH_PMG.</p>
<p>If <a href="ext-msmon_cfg_csu_ctl.html">MSMON_CFG_CSU_CTL</a>.MATCH_PARTID == 1 and <a href="ext-msmon_cfg_csu_ctl.html">MSMON_CFG_CSU_CTL</a>.MATCH_PMG == 0, the monitor selected by <a href="ext-msmon_cfg_mon_sel.html">MSMON_CFG_MON_SEL</a> measures or counts cache storage labeled with PARTID equal to this field.</p>
<p>If <a href="ext-msmon_cfg_csu_ctl.html">MSMON_CFG_CSU_CTL</a>.MATCH_PARTID == 1 and <a href="ext-msmon_cfg_csu_ctl.html">MSMON_CFG_CSU_CTL</a>.MATCH_PMG == 1, the monitor selected by <a href="ext-msmon_cfg_mon_sel.html">MSMON_CFG_MON_SEL</a> measures or counts cache storage labeled with PARTID equal to this field and PMG equal to the PMG field.</p>

        <div class="text_after_fields">
    
  

    </div><h2>Accessing the MSMON_CFG_CSU_FLT</h2>
        <p>This register is within the MPAM feature page memory frames. In a system that supports Secure and Non-secure memory maps, there must be both Secure and Non-secure MPAM feature pages.</p>

      
        <p>MSMON_CFG_CSU_FLT_s must be accessible from the Secure MPAM feature page. MSMON_CFG_CSU_FLT_ns must be accessible from the Non-secure MPAM feature page.</p>

      
        <p>MSMON_CFG_CSU_FLT_s and MSMON_CFG_CSU_FLT_ns must be separate registers. The Secure instance (MSMON_CFG_CSU_FLT_s) accesses the PARTID and PMG matching for a cache storage usage monitor used for Secure PARTIDs, and the Non-secure instance (MSMON_CFG_CSU_FLT_ns) accesses the PARTID and PMG matching for a cache storage usage monitor used for Non-secure PARTIDs.</p>
      <h4>MSMON_CFG_CSU_FLT can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>MPAM</td><td>MPAMF_BASE_s</td><td><span class="hexnumber">0x0810</span></td><td>MSMON_CFG_CSU_FLT_s</td></tr></table><p>Accesses on this interface are <span class="access_level">RW</span>.</p><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>MPAM</td><td>MPAMF_BASE_ns</td><td><span class="hexnumber">0x0810</span></td><td>MSMON_CFG_CSU_FLT_ns</td></tr></table><p>Accesses on this interface are <span class="access_level">RW</span>.</p><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">27/09/2019 18:48; 6134483bd14dc8c12a99c984cbfe3431cc1c9707</p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
