// Seed: 3476125572
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_6;
  supply1 id_7;
  assign id_7 = 1'h0;
  assign id_5 = 1;
  wire id_8 = id_8;
endmodule
module module_1 (
    id_1
);
  input wire id_1;
  assign id_2 = 1'b0;
  reg id_3;
  assign id_2 = 1;
  always begin
    if (1) id_2 <= id_3;
  end
  assign id_3 = 1;
  assign id_2 = id_1 - 1;
  assign id_3 = 1;
  wire id_4;
  module_0(
      id_4, id_1, id_4, id_4, id_4
  );
  assign id_2 = 1;
endmodule
