#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed Jan 17 10:40:14 2024
# Process ID: 26292
# Current directory: C:/Users/benfetima/Desktop/DID/LCD/LCD_DORIGINE/project_22_11
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19000 C:\Users\benfetima\Desktop\DID\LCD\LCD_DORIGINE\project_22_11\project_22_11.xpr
# Log file: C:/Users/benfetima/Desktop/DID/LCD/LCD_DORIGINE/project_22_11/vivado.log
# Journal file: C:/Users/benfetima/Desktop/DID/LCD/LCD_DORIGINE/project_22_11\vivado.jou
# Running On: llr21010, OS: Windows, CPU Frequency: 2611 MHz, CPU Physical cores: 8, Host memory: 68428 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/benfetima/Desktop/DID/LCD/LCD_DORIGINE/project_22_11/project_22_11.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/benfetima/My_IPs/Horloge_LCD_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 1566.406 ; gain = 0.000
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Jan 17 10:41:00 2024] Launched synth_1...
Run output will be captured here: C:/Users/benfetima/Desktop/DID/LCD/LCD_DORIGINE/project_22_11/project_22_11.runs/synth_1/runme.log
[Wed Jan 17 10:41:00 2024] Launched impl_1...
Run output will be captured here: C:/Users/benfetima/Desktop/DID/LCD/LCD_DORIGINE/project_22_11/project_22_11.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/benfetima/Desktop/DID/LCD/LCD_DORIGINE/project_22_11/project_22_11.srcs/utils_1/imports/synth_1/TEMPLATE_LCD.dcp with file C:/Users/benfetima/Desktop/DID/LCD/LCD_DORIGINE/project_22_11/project_22_11.runs/synth_1/TEMPLATE_LCD.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Jan 17 10:48:17 2024] Launched synth_1...
Run output will be captured here: C:/Users/benfetima/Desktop/DID/LCD/LCD_DORIGINE/project_22_11/project_22_11.runs/synth_1/runme.log
[Wed Jan 17 10:48:17 2024] Launched impl_1...
Run output will be captured here: C:/Users/benfetima/Desktop/DID/LCD/LCD_DORIGINE/project_22_11/project_22_11.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/benfetima/Desktop/DID/LCD/LCD_DORIGINE/project_22_11/project_22_11.srcs/utils_1/imports/synth_1/TEMPLATE_LCD.dcp with file C:/Users/benfetima/Desktop/DID/LCD/LCD_DORIGINE/project_22_11/project_22_11.runs/synth_1/TEMPLATE_LCD.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Jan 17 10:52:51 2024] Launched synth_1...
Run output will be captured here: C:/Users/benfetima/Desktop/DID/LCD/LCD_DORIGINE/project_22_11/project_22_11.runs/synth_1/runme.log
[Wed Jan 17 10:52:51 2024] Launched impl_1...
Run output will be captured here: C:/Users/benfetima/Desktop/DID/LCD/LCD_DORIGINE/project_22_11/project_22_11.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Jan 17 10:52:58 2024] Launched synth_1...
Run output will be captured here: C:/Users/benfetima/Desktop/DID/LCD/LCD_DORIGINE/project_22_11/project_22_11.runs/synth_1/runme.log
[Wed Jan 17 10:52:58 2024] Launched impl_1...
Run output will be captured here: C:/Users/benfetima/Desktop/DID/LCD/LCD_DORIGINE/project_22_11/project_22_11.runs/impl_1/runme.log
ipx::package_project -root_dir C:/Users/benfetima/Desktop/DID/LCD/LCD_DORIGINE/HORLOGE_REGLABLE -vendor in2p3.fr -library user -taxonomy /UserIP -import_files -set_current false
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/benfetima/Desktop/DID/LCD/LCD_DORIGINE/project_22_11/archive_project_summary.txt' ignored by IP packager.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::unload_core c:/Users/benfetima/Desktop/DID/LCD/LCD_DORIGINE/HORLOGE_REGLABLE/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory C:/Users/benfetima/Desktop/DID/LCD/LCD_DORIGINE/HORLOGE_REGLABLE c:/Users/benfetima/Desktop/DID/LCD/LCD_DORIGINE/HORLOGE_REGLABLE/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/benfetima/My_IPs/Horloge_LCD_IP'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
set_property display_name LCD_Horlogege_reg [ipx::current_core]
set_property description LCD_Horlogege_reg [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  {c:/Users/benfetima/Desktop/DID/LCD/LCD_DORIGINE/HORLOGE_REGLABLE c:/Users/benfetima/My_IPs/Horloge_LCD_IP} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/benfetima/Desktop/DID/LCD/LCD_DORIGINE/HORLOGE_REGLABLE'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/benfetima/My_IPs/Horloge_LCD_IP'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'in2p3.fr:user:TEMPLATE_LCD:1.0'. The one found in IP location 'c:/Users/benfetima/Desktop/DID/LCD/LCD_DORIGINE/HORLOGE_REGLABLE' will take precedence over the same IP in location c:/Users/benfetima/My_IPs/Horloge_LCD_IP
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan 17 10:57:28 2024...
