=====
SETUP
4.075
19.983
24.058
clk_ibuf
0.000
4.230
separator/msg_cmd_21_s0
4.498
5.002
logic/interpreter/n1091_s11
7.137
8.266
logic/interpreter/n1091_s13
8.744
9.872
logic/interpreter/n1091_s10
10.340
11.475
logic/interpreter/n1091_s5
12.384
12.936
logic/interpreter/n1103_s11
14.195
15.099
logic/interpreter/n1103_s5
15.099
15.263
logic/interpreter/n1705_s15
16.177
17.081
logic/interpreter/n1705_s12
17.620
18.755
logic/interpreter/n1705_s11
19.294
19.983
logic/interpreter/out_state_0_s1
19.983
=====
SETUP
5.295
18.763
24.058
clk_ibuf
0.000
4.230
separator/msg_reciever_18_s0
4.498
5.002
n973_s25
6.618
7.827
n973_s17
8.711
9.616
n973_s23
11.227
12.435
n939_s12
14.040
15.175
n949_s8
16.306
17.515
main.v_Count_10_s1
18.763
=====
SETUP
5.379
18.680
24.058
clk_ibuf
0.000
4.230
separator/msg_reciever_18_s0
4.498
5.002
n973_s25
6.618
7.827
n973_s17
8.711
9.616
n973_s23
11.227
12.435
n939_s12
14.040
15.175
n957_s8
16.642
17.777
main.v_Count_6_s1
18.680
=====
SETUP
5.490
18.568
24.058
clk_ibuf
0.000
4.230
separator/msg_reciever_18_s0
4.498
5.002
n973_s25
6.618
7.827
n973_s17
8.711
9.616
n973_s23
11.227
12.435
n939_s12
14.040
15.169
n961_s8
15.651
16.786
main.v_Count_4_s1
18.568
=====
SETUP
5.533
18.525
24.058
clk_ibuf
0.000
4.230
separator/msg_reciever_18_s0
4.498
5.002
n973_s25
6.618
7.827
n973_s17
8.711
9.616
n973_s23
11.227
12.435
n939_s12
14.040
15.175
n955_s8
15.773
16.908
main.v_Count_7_s1
18.525
=====
SETUP
5.680
18.378
24.058
clk_ibuf
0.000
4.230
separator/msg_reciever_18_s0
4.498
5.002
n973_s25
6.618
7.827
n973_s17
8.711
9.616
n973_s23
11.227
12.435
n939_s12
14.040
15.169
n951_s8
15.651
16.786
main.v_Count_9_s1
18.378
=====
SETUP
5.921
18.137
24.058
clk_ibuf
0.000
4.230
separator/msg_cmd_21_s0
4.498
5.002
logic/interpreter/n1091_s11
7.137
8.266
logic/interpreter/n1091_s13
8.744
9.872
logic/interpreter/n1091_s10
10.340
11.475
logic/interpreter/n1090_s4
11.851
12.331
logic/interpreter/n1114_s11
13.414
14.623
logic/interpreter/n1114_s5
14.623
14.787
logic/interpreter/n1704_s10
15.700
16.389
logic/interpreter/n1704_s9
16.928
18.137
logic/interpreter/out_state_1_s1
18.137
=====
SETUP
6.301
17.757
24.058
clk_ibuf
0.000
4.230
separator/msg_reciever_18_s0
4.498
5.002
n973_s25
6.618
7.827
n973_s17
8.711
9.616
n973_s23
11.227
12.435
n939_s12
14.040
15.169
n947_s8
15.651
16.340
main.v_Count_11_s1
17.757
=====
SETUP
6.333
17.725
24.058
clk_ibuf
0.000
4.230
separator/msg_reciever_18_s0
4.498
5.002
n973_s25
6.618
7.827
n973_s17
8.711
9.616
n973_s23
11.227
12.435
n939_s12
14.040
15.175
n945_s8
16.666
17.355
main.v_Count_12_s1
17.725
=====
SETUP
6.458
17.601
24.058
clk_ibuf
0.000
4.230
separator/msg_reciever_18_s0
4.498
5.002
n973_s25
6.618
7.827
n973_s17
8.711
9.616
n973_s23
11.227
12.435
n939_s12
14.040
15.175
n967_s8
16.696
17.601
main.v_Count_1_s1
17.601
=====
SETUP
6.458
17.601
24.058
clk_ibuf
0.000
4.230
separator/msg_reciever_18_s0
4.498
5.002
n973_s25
6.618
7.827
n973_s17
8.711
9.616
n973_s23
11.227
12.435
n939_s12
14.040
15.175
n965_s8
16.696
17.601
main.v_Count_2_s1
17.601
=====
SETUP
6.560
17.498
24.058
clk_ibuf
0.000
4.230
separator/msg_reciever_18_s0
4.498
5.002
n973_s25
6.618
7.827
n973_s17
8.711
9.616
n973_s23
11.227
12.435
n939_s12
14.040
15.175
n943_s8
16.290
17.498
main.v_Count_13_s1
17.498
=====
SETUP
6.673
17.385
24.058
clk_ibuf
0.000
4.230
separator/msg_reciever_18_s0
4.498
5.002
n973_s25
6.618
7.827
n973_s17
8.711
9.616
n973_s23
11.227
12.435
n939_s12
14.040
15.175
n963_s8
16.696
17.385
main.v_Count_3_s1
17.385
=====
SETUP
6.714
17.344
24.058
clk_ibuf
0.000
4.230
separator/msg_reciever_18_s0
4.498
5.002
n973_s25
6.618
7.827
n973_s17
8.711
9.616
n973_s13
12.133
12.821
n975_s14
13.372
14.276
n986_s14
15.191
16.095
fsm_state_5_s0
17.344
=====
SETUP
6.741
17.317
24.058
clk_ibuf
0.000
4.230
separator/msg_reciever_18_s0
4.498
5.002
n973_s25
6.618
7.827
n973_s17
8.711
9.616
n973_s23
11.227
12.435
n939_s12
14.040
15.175
n959_s8
16.109
17.317
main.v_Count_5_s1
17.317
=====
SETUP
6.766
17.684
24.451
clk_ibuf
0.000
4.230
separator/msg_reciever_18_s0
4.498
5.002
n973_s25
6.618
7.827
n973_s17
8.711
9.616
n973_s23
11.227
12.435
n939_s12
14.040
15.175
exec_cmd_signal_s4
16.133
16.821
exec_cmd_signal_s2
17.684
=====
SETUP
7.021
17.038
24.058
clk_ibuf
0.000
4.230
separator/msg_reciever_18_s0
4.498
5.002
n973_s25
6.618
7.827
n973_s17
8.711
9.616
n973_s23
11.227
12.435
n939_s12
14.040
15.175
n953_s8
16.133
17.038
main.v_Count_8_s1
17.038
=====
SETUP
7.064
16.994
24.058
clk_ibuf
0.000
4.230
separator/msg_reciever_18_s0
4.498
5.002
n973_s25
6.618
7.827
n973_s17
8.711
9.616
n973_s23
11.227
12.435
n939_s12
14.040
15.175
n969_s9
16.306
16.994
main.v_Count_0_s1
16.994
=====
SETUP
7.137
16.921
24.058
clk_ibuf
0.000
4.230
separator/msg_reciever_18_s0
4.498
5.002
n973_s25
6.618
7.827
n973_s17
8.711
9.616
n973_s23
11.227
12.435
n939_s12
14.040
15.169
n937_s8
15.647
16.551
main.v_Count_16_s1
16.921
=====
SETUP
7.276
16.782
24.058
clk_ibuf
0.000
4.230
separator/msg_reciever_18_s0
4.498
5.002
n973_s25
6.618
7.827
n973_s17
8.711
9.616
n973_s23
11.227
12.435
n939_s12
14.040
15.169
n939_s9
15.647
16.782
main.v_Count_15_s1
16.782
=====
SETUP
7.349
16.710
24.058
clk_ibuf
0.000
4.230
separator/msg_reciever_18_s0
4.498
5.002
n973_s25
6.618
7.827
n973_s17
8.711
9.616
n973_s23
11.227
12.435
n939_s12
14.040
15.169
n941_s8
15.651
16.340
main.v_Count_14_s1
16.710
=====
SETUP
7.424
16.634
24.058
clk_ibuf
0.000
4.230
crc_gen/i_3_s0
4.498
5.002
crc_gen/buf_79_s5
6.464
7.673
crc_gen/n1627_s12
9.845
11.054
crc_gen/n1627_s7
11.060
12.195
crc_gen/n1627_s6
13.631
14.320
crc_gen/buf_split_3_s1
16.634
=====
SETUP
7.440
16.618
24.058
clk_ibuf
0.000
4.230
reciever/counter_4_s1
4.498
5.002
reciever/n100_s3
6.092
6.974
reciever/n177_s8
7.439
8.648
reciever/n177_s7
10.247
11.456
reciever/n96_s2
13.273
13.962
reciever/n96_s1
15.409
16.618
reciever/counter_11_s1
16.618
=====
SETUP
7.440
16.618
24.058
clk_ibuf
0.000
4.230
reciever/counter_4_s1
4.498
5.002
reciever/n100_s3
6.092
6.974
reciever/n177_s8
7.439
8.648
reciever/n177_s7
10.247
11.456
reciever/n96_s2
13.273
13.962
reciever/n107_s1
15.409
16.618
reciever/counter_0_s1
16.618
=====
SETUP
7.445
16.614
24.058
clk_ibuf
0.000
4.230
crc_gen/i_3_s0
4.498
5.002
crc_gen/buf_15_s5
6.464
7.673
crc_gen/n1625_s15
9.848
11.057
crc_gen/n1625_s11
12.475
13.683
crc_gen/n1625_s7
14.568
15.703
crc_gen/n1625_s6
15.709
16.614
crc_gen/buf_split_4_s1
16.614
=====
HOLD
0.627
3.956
3.329
clk_ibuf
0.000
3.126
sender/composer/msg_89_s0
3.329
3.696
sender/composer/out_msg_89_s0
3.956
=====
HOLD
0.627
3.956
3.329
clk_ibuf
0.000
3.126
sender/composer/msg_99_s0
3.329
3.696
sender/composer/out_msg_99_s0
3.956
=====
HOLD
0.627
3.956
3.329
clk_ibuf
0.000
3.126
sender/composer/msg_102_s0
3.329
3.696
sender/composer/out_msg_102_s0
3.956
=====
HOLD
0.627
3.956
3.329
clk_ibuf
0.000
3.126
sender/composer/msg_105_s0
3.329
3.696
sender/composer/out_msg_105_s0
3.956
=====
HOLD
0.627
3.956
3.329
clk_ibuf
0.000
3.126
sender/composer/msg_108_s0
3.329
3.696
sender/composer/out_msg_109_s0
3.956
=====
HOLD
0.778
4.108
3.329
clk_ibuf
0.000
3.126
logic/v_Count_3_s0
3.329
3.696
logic/n192_s5
3.699
4.108
logic/v_Count_3_s0
4.108
=====
HOLD
0.778
4.108
3.329
clk_ibuf
0.000
3.126
logic/v_Count_10_s0
3.329
3.696
logic/n185_s5
3.699
4.108
logic/v_Count_10_s0
4.108
=====
HOLD
0.778
4.108
3.329
clk_ibuf
0.000
3.126
crc_gen/j_1_s5
3.329
3.696
crc_gen/n1527_s14
3.699
4.108
crc_gen/j_1_s5
4.108
=====
HOLD
0.778
4.108
3.329
clk_ibuf
0.000
3.126
sender/composer/crc_gen_out/j_1_s5
3.329
3.696
sender/composer/crc_gen_out/n1527_s14
3.699
4.108
sender/composer/crc_gen_out/j_1_s5
4.108
=====
HOLD
0.778
4.108
3.329
clk_ibuf
0.000
3.126
reciever/counter_3_s1
3.329
3.696
reciever/n104_s1
3.699
4.108
reciever/counter_3_s1
4.108
=====
HOLD
0.778
4.108
3.329
clk_ibuf
0.000
3.126
reciever/counter_5_s1
3.329
3.696
reciever/n102_s1
3.699
4.108
reciever/counter_5_s1
4.108
=====
HOLD
0.778
4.108
3.329
clk_ibuf
0.000
3.126
main.v_Count_5_s1
3.329
3.696
n959_s8
3.699
4.108
main.v_Count_5_s1
4.108
=====
HOLD
0.780
4.109
3.329
clk_ibuf
0.000
3.126
logic/request_signal_s3
3.329
3.696
logic/n168_s6
3.700
4.109
logic/request_signal_s3
4.109
=====
HOLD
0.780
4.109
3.329
clk_ibuf
0.000
3.126
logic/v_Count_4_s0
3.329
3.696
logic/n191_s5
3.700
4.109
logic/v_Count_4_s0
4.109
=====
HOLD
0.780
4.109
3.329
clk_ibuf
0.000
3.126
logic/v_Count_6_s0
3.329
3.696
logic/n189_s5
3.700
4.109
logic/v_Count_6_s0
4.109
=====
HOLD
0.780
4.109
3.329
clk_ibuf
0.000
3.126
logic/v_Count_7_s0
3.329
3.696
logic/n188_s5
3.700
4.109
logic/v_Count_7_s0
4.109
=====
HOLD
0.780
4.109
3.329
clk_ibuf
0.000
3.126
logic/v_Count_11_s0
3.329
3.696
logic/n184_s5
3.700
4.109
logic/v_Count_11_s0
4.109
=====
HOLD
0.780
4.109
3.329
clk_ibuf
0.000
3.126
logic/v_Count_17_s0
3.329
3.696
logic/n178_s5
3.700
4.109
logic/v_Count_17_s0
4.109
=====
HOLD
0.780
4.109
3.329
clk_ibuf
0.000
3.126
crc_gen/crc_reg_11_s3
3.329
3.696
crc_gen/n1485_s8
3.700
4.109
crc_gen/crc_reg_11_s3
4.109
=====
HOLD
0.780
4.109
3.329
clk_ibuf
0.000
3.126
crc_gen/fsm_state_2_s0
3.329
3.696
crc_gen/n1517_s7
3.700
4.109
crc_gen/fsm_state_2_s0
4.109
=====
HOLD
0.780
4.109
3.329
clk_ibuf
0.000
3.126
crc_gen/fsm_state_4_s0
3.329
3.696
crc_gen/n1513_s8
3.700
4.109
crc_gen/fsm_state_4_s0
4.109
=====
HOLD
0.780
4.109
3.329
clk_ibuf
0.000
3.126
separator/counter_crc_1_s0
3.329
3.696
separator/n340_s2
3.700
4.109
separator/counter_crc_1_s0
4.109
=====
HOLD
0.780
4.109
3.329
clk_ibuf
0.000
3.126
separator/counter_rec_1_s0
3.329
3.696
separator/n399_s15
3.700
4.109
separator/counter_rec_1_s0
4.109
=====
HOLD
0.780
4.109
3.329
clk_ibuf
0.000
3.126
sender/fsm_state_0_s3
3.329
3.696
sender/n351_s11
3.700
4.109
sender/fsm_state_0_s3
4.109
=====
HOLD
0.780
4.109
3.329
clk_ibuf
0.000
3.126
sender/start_sending_signal_s4
3.329
3.696
sender/n352_s8
3.700
4.109
sender/start_sending_signal_s4
4.109
