<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="79" />
   <irq preferredWidth="34" />
   <name preferredWidth="238" />
   <export preferredWidth="304" />
  </columns>
 </systemtable>
 <library expandedCategories="Project/myAvalonIPs,Library,Project" />
 <window width="1920" height="1030" x="0" y="0" />
 <generation
   synthesis="NONE"
   block_symbol_file="0"
   path="_PROJECT_NAME_"
   simulation="VERILOG" />
 <hdlexample language="VERILOG" />
</preferences>
