library ieee;
use ieee.std_logic_1164.all;

entity logic_processor is port(
	logic_in0				:in std_logic_vector(3 downto 0);
	logic_in1				:in std_logic_vector(3 downto 0);
	logic_select        	:in std_logic_vector(1 downto 0);
	logic_out				:out std_logic_vector(3 downto 0);
	);
	end logic_processor;
	
architecture process_logic of logic_processor is

begin

with logic_select(1 downto 0) select
logic_out <= (logic_in0 AND logic_in1) when "00",
			  
end process_logic;
	
	
