// Seed: 317900389
module module_0 (
    output tri1 id_0
);
  wire id_3;
  wire id_4;
  assign id_2 = id_3;
endmodule
module module_1 (
    input wor id_0,
    output tri0 id_1,
    input wor id_2,
    input supply1 id_3,
    input tri0 id_4,
    output uwire id_5,
    input wire id_6
);
  wire id_8, id_9;
  module_0 modCall_1 (id_5);
  wire id_10;
  tri1 id_11;
  id_12(
      -1
  );
  parameter id_13 = id_11;
endmodule
module module_2;
  initial begin : LABEL_0
    bit id_1 = id_1;
    id_2 <= id_1;
  end
  wire id_3;
endmodule
program module_3 (
    output logic id_0
);
  always id_0 <= -1;
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
