// Seed: 600986037
`timescale 1ps / 1ps
module module_0;
  logic id_0;
  assign id_0 = 1;
  type_2(
      id_1, id_1 - 1, id_1, id_1
  );
endmodule
