INFO: [VRFC 10-163] Analyzing VHDL file "/opt/Xilinx/pratica_1/pratica_1.srcs/sources_1/new/flip_flop_D_teste.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ffd_teste'
