============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Feb 20 2020  08:20:52 pm
  Module:                 filter_regular
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

       Pin                    Type         Fanout Load Slew Delay Arrival   
                                                  (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------
(clock clock_name)       launch                                         0 R 
in_reg_reg[2][0]/CP                                       0             0 R 
in_reg_reg[2][0]/Q       HS65_LS_DFPRQX35      23 99.9  130  +266     266 F 
S0[6].U0/e0[0] 
  g18558/A0                                                    +0     266   
  g18558/CO              HS65_LS_HA1X9          1  7.8   34  +118     384 F 
  g18522/A0                                                    +0     384   
  g18522/CO              HS65_LS_FA1X9          1  7.8   46  +120     505 F 
  g18466/A0                                                    +0     505   
  g18466/CO              HS65_LS_FA1X9          1  7.8   45  +126     631 F 
  g18428/A0                                                    +0     631   
  g18428/CO              HS65_LS_FA1X9          1  7.8   44  +125     756 F 
  g18379/A0                                                    +0     756   
  g18379/CO              HS65_LS_FA1X9          1  6.6   44  +121     878 F 
  g18338/A0                                                    +0     878   
  g18338/CO              HS65_LS_FA1X4          1  6.6   66  +157    1035 F 
  g18299/A0                                                    +0    1035   
  g18299/CO              HS65_LS_FA1X4          1  6.6   64  +168    1203 F 
  g18269/A0                                                    +0    1203   
  g18269/CO              HS65_LS_FA1X4          1  6.6   67  +167    1371 F 
  g18243/A0                                                    +0    1371   
  g18243/S0              HS65_LS_FA1X4          1  5.1   57  +228    1598 R 
  g18214/A0                                                    +0    1598   
  g18214/S0              HS65_LS_HA1X9          9 40.8  148  +196    1795 R 
  csa_tree_U_S63_add_90_9_groupi/in_0[9] 
    g827/CI                                                    +0    1795   
    g827/S0              HS65_LS_FA1X4          1  6.6   65  +269    2064 R 
    g813/A0                                                    +0    2064   
    g813/S0              HS65_LS_FA1X4          1  6.4   64  +232    2296 R 
    g302/B0                                                    +0    2296   
    g302/S0              HS65_LS_FA1X4          1  5.4   57  +231    2527 R 
  csa_tree_U_S63_add_90_9_groupi/out_0[9] 
  csa_tree_U_S65_add_90_9_groupi/in_0[9] 
    g1018/CI                                                   +0    2527   
    g1018/S0             HS65_LS_FA1X4          1  6.6   65  +229    2756 R 
    g1002/A0                                                   +0    2756   
    g1002/S0             HS65_LS_FA1X4          1  6.4   61  +209    2965 F 
    g282/B0                                                    +0    2965   
    g282/CO              HS65_LS_FA1X4          1  6.6   64  +167    3132 F 
    g281/A0                                                    +0    3132   
    g281/CO              HS65_LS_FA1X4          1  6.6   64  +167    3299 F 
    g280/A0                                                    +0    3299   
    g280/CO              HS65_LS_FA1X4          1  6.6   64  +167    3466 F 
    g279/A0                                                    +0    3466   
    g279/CO              HS65_LS_FA1X4          1  6.6   64  +167    3633 F 
    g278/A0                                                    +0    3633   
    g278/CO              HS65_LS_FA1X4          1  6.6   64  +167    3800 F 
    g277/A0                                                    +0    3800   
    g277/CO              HS65_LS_FA1X4          1  6.6   64  +167    3968 F 
    g276/A0                                                    +0    3968   
    g276/CO              HS65_LS_FA1X4          1  6.3   62  +166    4133 F 
    g275/A                                                     +0    4133   
    g275/Z               HS65_LSS_XOR3X2        1  3.6   92  +155    4288 F 
  csa_tree_U_S65_add_90_9_groupi/out_0[16] 
S0[6].U0/f7[10] 
reg_f7_reg[6][9]/D  <<<  HS65_LS_DFPHQX9                       +0    4288   
reg_f7_reg[6][9]/CP      setup                            0  +185    4473 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock_name)       capture                                     7262 R 
                         adjustments                         -100    7162   
----------------------------------------------------------------------------
Exception    : 'path_adjusts/folga' path adjust    -100ps
Timing slack :    2689ps 
Start-point  : in_reg_reg[2][0]/CP
End-point    : reg_f7_reg[6][9]/D
