# compile vhdl design source files
vhdl xil_defaultlib  "../../../project_latch16b.srcs/sources_1/new/latch16b.vhd"
vhdl xil_defaultlib  "../../../project_latch16b.srcs/sim_1/new/latch_tb.vhd"

# Do not sort compile order
nosort
