module top_module(
	output reg one);

	always @(1'b1) begin
		one <= 1'b1;
	end
	
endmodule
