	component reloj_soc is
		port (
			clk_clk        : in  std_logic                     := 'X';             -- clk
			reset_reset_n  : in  std_logic                     := 'X';             -- reset_n
			leds_export    : out std_logic_vector(31 downto 0);                    -- export
			buttons_export : in  std_logic_vector(31 downto 0) := (others => 'X')  -- export
		);
	end component reloj_soc;

