$date
	Mon May 10 12:46:15 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module full_adder_tb $end
$var wire 1 ! c_out3_tb $end
$var wire 1 " sum2_tb $end
$var wire 1 # sum1_tb $end
$var wire 1 $ c_out2_tb $end
$var wire 1 % c_out1_tb $end
$var reg 1 & a_tb $end
$var reg 1 ' b_tb $end
$var reg 1 ( c_in_tb $end
$scope module half_adder2 $end
$var wire 1 & a $end
$var wire 1 ' b $end
$var wire 1 % c_out $end
$var wire 1 # sum $end
$upscope $end
$scope module half_adder3 $end
$var wire 1 # a $end
$var wire 1 ( b $end
$var wire 1 $ c_out $end
$var wire 1 " sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#5
1"
1#
1'
#10
0'
1&
#15
0"
1!
0#
1%
1'
#20
0!
1"
0%
1(
0'
0&
#25
1!
0"
1$
1#
1'
#30
0'
1&
#35
1"
0$
0#
1%
1'
#75
