// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module tx_pkg_arbiter_512_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        s_axis_tx_data_TVALID,
        s_axis_mem_read_data_TVALID,
        tx_pkgInfoFifo_V_typ_dout,
        tx_pkgInfoFifo_V_typ_empty_n,
        tx_pkgInfoFifo_V_typ_read,
        tx_pkgInfoFifo_V_sou_dout,
        tx_pkgInfoFifo_V_sou_empty_n,
        tx_pkgInfoFifo_V_sou_read,
        tx_pkgInfoFifo_V_wor_dout,
        tx_pkgInfoFifo_V_wor_empty_n,
        tx_pkgInfoFifo_V_wor_read,
        tx_rawPayFifo_V_data_din,
        tx_rawPayFifo_V_data_full_n,
        tx_rawPayFifo_V_data_write,
        tx_rawPayFifo_V_keep_din,
        tx_rawPayFifo_V_keep_full_n,
        tx_rawPayFifo_V_keep_write,
        tx_rawPayFifo_V_last_din,
        tx_rawPayFifo_V_last_full_n,
        tx_rawPayFifo_V_last_write,
        tx_rethMerge2rethShi_3_din,
        tx_rethMerge2rethShi_3_full_n,
        tx_rethMerge2rethShi_3_write,
        tx_rethMerge2rethShi_5_din,
        tx_rethMerge2rethShi_5_full_n,
        tx_rethMerge2rethShi_5_write,
        tx_rethMerge2rethShi_6_din,
        tx_rethMerge2rethShi_6_full_n,
        tx_rethMerge2rethShi_6_write,
        tx_split2aethShift_V_1_din,
        tx_split2aethShift_V_1_full_n,
        tx_split2aethShift_V_1_write,
        tx_split2aethShift_V_2_din,
        tx_split2aethShift_V_2_full_n,
        tx_split2aethShift_V_2_write,
        tx_split2aethShift_V_din,
        tx_split2aethShift_V_full_n,
        tx_split2aethShift_V_write,
        s_axis_tx_data_TDATA,
        s_axis_tx_data_TREADY,
        s_axis_tx_data_TKEEP,
        s_axis_tx_data_TLAST,
        s_axis_mem_read_data_TDATA,
        s_axis_mem_read_data_TREADY,
        s_axis_mem_read_data_TKEEP,
        s_axis_mem_read_data_TLAST
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input   s_axis_tx_data_TVALID;
input   s_axis_mem_read_data_TVALID;
input  [0:0] tx_pkgInfoFifo_V_typ_dout;
input   tx_pkgInfoFifo_V_typ_empty_n;
output   tx_pkgInfoFifo_V_typ_read;
input  [0:0] tx_pkgInfoFifo_V_sou_dout;
input   tx_pkgInfoFifo_V_sou_empty_n;
output   tx_pkgInfoFifo_V_sou_read;
input  [28:0] tx_pkgInfoFifo_V_wor_dout;
input   tx_pkgInfoFifo_V_wor_empty_n;
output   tx_pkgInfoFifo_V_wor_read;
output  [511:0] tx_rawPayFifo_V_data_din;
input   tx_rawPayFifo_V_data_full_n;
output   tx_rawPayFifo_V_data_write;
output  [63:0] tx_rawPayFifo_V_keep_din;
input   tx_rawPayFifo_V_keep_full_n;
output   tx_rawPayFifo_V_keep_write;
output  [0:0] tx_rawPayFifo_V_last_din;
input   tx_rawPayFifo_V_last_full_n;
output   tx_rawPayFifo_V_last_write;
output  [511:0] tx_rethMerge2rethShi_3_din;
input   tx_rethMerge2rethShi_3_full_n;
output   tx_rethMerge2rethShi_3_write;
output  [63:0] tx_rethMerge2rethShi_5_din;
input   tx_rethMerge2rethShi_5_full_n;
output   tx_rethMerge2rethShi_5_write;
output  [0:0] tx_rethMerge2rethShi_6_din;
input   tx_rethMerge2rethShi_6_full_n;
output   tx_rethMerge2rethShi_6_write;
output  [511:0] tx_split2aethShift_V_1_din;
input   tx_split2aethShift_V_1_full_n;
output   tx_split2aethShift_V_1_write;
output  [63:0] tx_split2aethShift_V_2_din;
input   tx_split2aethShift_V_2_full_n;
output   tx_split2aethShift_V_2_write;
output  [0:0] tx_split2aethShift_V_din;
input   tx_split2aethShift_V_full_n;
output   tx_split2aethShift_V_write;
input  [511:0] s_axis_tx_data_TDATA;
output   s_axis_tx_data_TREADY;
input  [63:0] s_axis_tx_data_TKEEP;
input  [0:0] s_axis_tx_data_TLAST;
input  [511:0] s_axis_mem_read_data_TDATA;
output   s_axis_mem_read_data_TREADY;
input  [63:0] s_axis_mem_read_data_TKEEP;
input  [0:0] s_axis_mem_read_data_TLAST;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg tx_pkgInfoFifo_V_typ_read;
reg tx_pkgInfoFifo_V_sou_read;
reg tx_pkgInfoFifo_V_wor_read;
reg[511:0] tx_rawPayFifo_V_data_din;
reg tx_rawPayFifo_V_data_write;
reg[63:0] tx_rawPayFifo_V_keep_din;
reg tx_rawPayFifo_V_keep_write;
reg[0:0] tx_rawPayFifo_V_last_din;
reg tx_rawPayFifo_V_last_write;
reg[511:0] tx_rethMerge2rethShi_3_din;
reg tx_rethMerge2rethShi_3_write;
reg[63:0] tx_rethMerge2rethShi_5_din;
reg tx_rethMerge2rethShi_5_write;
reg[0:0] tx_rethMerge2rethShi_6_din;
reg tx_rethMerge2rethShi_6_write;
reg[511:0] tx_split2aethShift_V_1_din;
reg tx_split2aethShift_V_1_write;
reg[63:0] tx_split2aethShift_V_2_din;
reg tx_split2aethShift_V_2_write;
reg[0:0] tx_split2aethShift_V_din;
reg tx_split2aethShift_V_write;
reg s_axis_tx_data_TREADY;
reg s_axis_mem_read_data_TREADY;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire   [2:0] state_load_load_fu_723_p1;
wire   [0:0] grp_nbreadreq_fu_116_p5;
reg    ap_predicate_op10_read_state1;
wire   [0:0] grp_nbreadreq_fu_138_p5;
reg    ap_predicate_op31_read_state1;
reg    ap_predicate_op52_read_state1;
reg    ap_predicate_op68_read_state1;
reg    ap_predicate_op87_read_state1;
reg    ap_predicate_op98_read_state1;
wire    io_acc_block_signal_op118;
wire   [0:0] tmp_nbreadreq_fu_160_p5;
reg    ap_predicate_op118_read_state1;
reg    ap_block_state1_pp0_stage0_iter0;
wire    io_acc_block_signal_op153;
reg   [2:0] state_load_reg_900;
reg   [0:0] tmp_6_reg_904;
reg    ap_predicate_op153_write_state2;
wire    io_acc_block_signal_op155;
reg   [0:0] tmp_5_reg_916;
reg    ap_predicate_op155_write_state2;
wire    io_acc_block_signal_op156;
reg   [0:0] tmp_4_reg_928;
reg    ap_predicate_op156_write_state2;
wire    io_acc_block_signal_op158;
reg   [0:0] tmp_3_reg_935;
reg    ap_predicate_op158_write_state2;
wire    io_acc_block_signal_op159;
reg   [0:0] tmp_2_reg_947;
reg    ap_predicate_op159_write_state2;
wire    io_acc_block_signal_op161;
reg   [0:0] tmp_1_reg_956;
reg    ap_predicate_op161_write_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
reg   [2:0] state;
reg   [0:0] info_type;
reg   [28:0] info_words_V;
reg   [7:0] wordCounter_V;
reg    s_axis_tx_data_TDATA_blk_n;
wire    ap_block_pp0_stage0;
reg    s_axis_mem_read_data_TDATA_blk_n;
reg    tx_pkgInfoFifo_V_typ_blk_n;
reg    tx_pkgInfoFifo_V_sou_blk_n;
reg    tx_pkgInfoFifo_V_wor_blk_n;
reg    tx_split2aethShift_V_1_blk_n;
reg    tx_split2aethShift_V_2_blk_n;
reg    tx_split2aethShift_V_blk_n;
reg    tx_rethMerge2rethShi_3_blk_n;
reg    tx_rethMerge2rethShi_5_blk_n;
reg    tx_rethMerge2rethShi_6_blk_n;
reg    tx_rawPayFifo_V_data_blk_n;
reg    tx_rawPayFifo_V_keep_blk_n;
reg    tx_rawPayFifo_V_last_blk_n;
reg   [0:0] tmp_last_V_9_reg_279;
reg   [511:0] reg_695;
reg   [63:0] reg_702;
reg   [511:0] reg_709;
reg   [63:0] reg_716;
wire   [0:0] currWord_last_V_1_fu_819_p2;
reg   [0:0] currWord_last_V_1_reg_951;
reg    ap_block_pp0_stage0_subdone;
reg   [0:0] ap_phi_mux_state_flag_20_i_phi_fu_224_p4;
wire   [0:0] or_ln2580_fu_753_p2;
wire   [0:0] ap_phi_reg_pp0_iter0_state_flag_20_i_reg_221;
wire   [0:0] grp_fu_651_p2;
reg   [2:0] ap_phi_mux_state_new_20_i_phi_fu_233_p4;
wire   [2:0] select_ln2580_fu_760_p3;
wire   [2:0] ap_phi_reg_pp0_iter0_state_new_20_i_reg_230;
reg   [7:0] ap_phi_mux_wordCounter_V_new_11_phi_fu_243_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_wordCounter_V_new_11_reg_240;
wire   [7:0] grp_fu_641_p2;
reg   [0:0] ap_phi_mux_state_flag_16_i_phi_fu_253_p4;
wire   [0:0] or_ln2558_fu_782_p2;
wire   [0:0] ap_phi_reg_pp0_iter0_state_flag_16_i_reg_250;
reg   [0:0] ap_phi_mux_state_new_16_i_phi_fu_262_p4;
wire   [0:0] and_ln2558_fu_775_p2;
wire   [0:0] ap_phi_reg_pp0_iter0_state_new_16_i_reg_259;
reg   [7:0] ap_phi_mux_wordCounter_V_new_9_s_phi_fu_272_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_wordCounter_V_new_9_s_reg_269;
reg   [0:0] ap_phi_mux_tmp_last_V_9_phi_fu_283_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_tmp_last_V_9_reg_279;
reg   [2:0] ap_phi_mux_phi_ln162_1_phi_fu_294_p4;
wire   [2:0] ap_phi_reg_pp0_iter0_phi_ln162_1_reg_291;
reg   [7:0] ap_phi_mux_wordCounter_V_new_7_s_phi_fu_305_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_wordCounter_V_new_7_s_reg_302;
reg   [0:0] ap_phi_mux_state_flag_9_i_phi_fu_315_p4;
wire   [0:0] or_ln2512_fu_794_p2;
wire   [0:0] ap_phi_reg_pp0_iter0_state_flag_9_i_reg_312;
reg   [2:0] ap_phi_mux_phi_ln162_phi_fu_324_p4;
wire   [2:0] select_ln2516_fu_801_p3;
wire   [2:0] ap_phi_reg_pp0_iter0_phi_ln162_reg_321;
reg   [7:0] ap_phi_mux_wordCounter_V_new_5_s_phi_fu_334_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_wordCounter_V_new_5_s_reg_331;
reg   [0:0] ap_phi_mux_state_flag_3_i_phi_fu_344_p4;
wire   [0:0] or_ln2471_fu_825_p2;
wire   [0:0] ap_phi_reg_pp0_iter0_state_flag_3_i_reg_341;
reg   [1:0] ap_phi_mux_state_new_3_i_phi_fu_353_p4;
wire   [1:0] select_ln2471_fu_832_p3;
wire   [1:0] ap_phi_reg_pp0_iter0_state_new_3_i_reg_350;
reg   [7:0] ap_phi_mux_wordCounter_V_new_1_s_phi_fu_363_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_wordCounter_V_new_1_s_reg_360;
reg   [0:0] ap_phi_mux_state_flag_22_i_phi_fu_373_p32;
wire   [0:0] ap_phi_reg_pp0_iter0_state_flag_22_i_reg_370;
wire   [0:0] tmp_source_fu_850_p1;
reg   [2:0] ap_phi_mux_state_new_22_i_phi_fu_426_p32;
wire   [2:0] select_ln2445_fu_879_p3;
wire   [2:0] ap_phi_reg_pp0_iter0_state_new_22_i_reg_423;
wire   [2:0] select_ln2434_fu_870_p3;
wire  signed [2:0] sext_ln162_fu_841_p1;
wire   [2:0] zext_ln162_fu_789_p1;
reg   [0:0] ap_phi_mux_wordCounter_V_flag_1_phi_fu_475_p32;
wire   [0:0] ap_phi_reg_pp0_iter0_wordCounter_V_flag_1_reg_472;
reg   [7:0] ap_phi_mux_wordCounter_V_new_13_phi_fu_529_p32;
wire   [7:0] ap_phi_reg_pp0_iter0_wordCounter_V_new_13_reg_526;
wire   [7:0] select_ln2488_fu_810_p3;
wire   [0:0] ap_phi_reg_pp0_iter0_tmp_last_V_11_reg_578;
reg   [0:0] ap_phi_reg_pp0_iter1_tmp_last_V_11_reg_578;
wire   [0:0] ap_phi_reg_pp0_iter0_tmp_last_V_10_reg_590;
reg   [0:0] ap_phi_reg_pp0_iter1_tmp_last_V_10_reg_590;
wire   [0:0] ap_phi_reg_pp0_iter0_tmp_last_V_8_reg_602;
reg   [0:0] ap_phi_reg_pp0_iter1_tmp_last_V_8_reg_602;
wire   [0:0] ap_phi_reg_pp0_iter0_tmp_last_V_7_reg_614;
reg   [0:0] ap_phi_reg_pp0_iter1_tmp_last_V_7_reg_614;
wire   [28:0] grp_fu_657_p2;
reg    ap_block_pp0_stage0_01001;
wire   [0:0] grp_fu_668_p2;
wire   [0:0] xor_ln2580_fu_741_p2;
wire   [0:0] and_ln2580_fu_747_p2;
wire   [0:0] xor_ln2558_fu_769_p2;
wire   [0:0] grp_fu_689_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_500;
reg    ap_condition_499;
reg    ap_condition_501;
reg    ap_condition_502;
reg    ap_condition_498;
reg    ap_condition_390;
reg    ap_condition_393;
reg    ap_condition_221;
reg    ap_condition_374;
reg    ap_condition_378;
reg    ap_condition_430;
reg    ap_condition_433;
reg    ap_condition_416;
reg    ap_condition_419;
reg    ap_condition_403;
reg    ap_condition_406;
reg    ap_condition_592;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 state = 3'd0;
#0 info_type = 1'd0;
#0 info_words_V = 29'd0;
#0 wordCounter_V = 8'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_221)) begin
        if ((1'b1 == ap_condition_393)) begin
            ap_phi_reg_pp0_iter1_tmp_last_V_10_reg_590 <= s_axis_mem_read_data_TLAST;
        end else if ((1'b1 == ap_condition_390)) begin
            ap_phi_reg_pp0_iter1_tmp_last_V_10_reg_590 <= 1'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_tmp_last_V_10_reg_590 <= ap_phi_reg_pp0_iter0_tmp_last_V_10_reg_590;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_221)) begin
        if ((1'b1 == ap_condition_378)) begin
            ap_phi_reg_pp0_iter1_tmp_last_V_11_reg_578 <= s_axis_tx_data_TLAST;
        end else if ((1'b1 == ap_condition_374)) begin
            ap_phi_reg_pp0_iter1_tmp_last_V_11_reg_578 <= 1'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_tmp_last_V_11_reg_578 <= ap_phi_reg_pp0_iter0_tmp_last_V_11_reg_578;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_221)) begin
        if ((1'b1 == ap_condition_433)) begin
            ap_phi_reg_pp0_iter1_tmp_last_V_7_reg_614 <= s_axis_tx_data_TLAST;
        end else if ((1'b1 == ap_condition_430)) begin
            ap_phi_reg_pp0_iter1_tmp_last_V_7_reg_614 <= 1'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_tmp_last_V_7_reg_614 <= ap_phi_reg_pp0_iter0_tmp_last_V_7_reg_614;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_221)) begin
        if ((1'b1 == ap_condition_419)) begin
            ap_phi_reg_pp0_iter1_tmp_last_V_8_reg_602 <= s_axis_mem_read_data_TLAST;
        end else if ((1'b1 == ap_condition_416)) begin
            ap_phi_reg_pp0_iter1_tmp_last_V_8_reg_602 <= 1'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_tmp_last_V_8_reg_602 <= ap_phi_reg_pp0_iter0_tmp_last_V_8_reg_602;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_nbreadreq_fu_160_p5 == 1'd1) & (state == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        info_words_V <= tx_pkgInfoFifo_V_wor_dout;
    end else if ((((grp_nbreadreq_fu_138_p5 == 1'd1) & (grp_fu_651_p2 == 1'd1) & (state == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((grp_nbreadreq_fu_138_p5 == 1'd1) & (grp_fu_651_p2 == 1'd1) & (state == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((grp_nbreadreq_fu_138_p5 == 1'd1) & (grp_fu_651_p2 == 1'd1) & (state == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((grp_fu_651_p2 == 1'd1) & (grp_nbreadreq_fu_116_p5 == 1'd1) & (state == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((grp_fu_651_p2 == 1'd1) & (grp_nbreadreq_fu_116_p5 == 1'd1) & (state == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        info_words_V <= grp_fu_657_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_221)) begin
        if ((1'b1 == ap_condition_406)) begin
            tmp_last_V_9_reg_279 <= s_axis_mem_read_data_TLAST;
        end else if ((1'b1 == ap_condition_403)) begin
            tmp_last_V_9_reg_279 <= 1'd1;
        end else if ((1'b1 == 1'b1)) begin
            tmp_last_V_9_reg_279 <= ap_phi_reg_pp0_iter0_tmp_last_V_9_reg_279;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_116_p5 == 1'd1) & (state == 3'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        currWord_last_V_1_reg_951 <= currWord_last_V_1_fu_819_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_nbreadreq_fu_160_p5 == 1'd1) & (state == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        info_type <= tx_pkgInfoFifo_V_typ_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((grp_nbreadreq_fu_116_p5 == 1'd1) & (state == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((grp_nbreadreq_fu_116_p5 == 1'd1) & (state == 3'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((grp_nbreadreq_fu_116_p5 == 1'd1) & (state == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        reg_695 <= s_axis_tx_data_TDATA;
        reg_702 <= s_axis_tx_data_TKEEP;
    end
end

always @ (posedge ap_clk) begin
    if ((((grp_nbreadreq_fu_138_p5 == 1'd1) & (state == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((grp_nbreadreq_fu_138_p5 == 1'd1) & (state == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((grp_nbreadreq_fu_138_p5 == 1'd1) & (state == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        reg_709 <= s_axis_mem_read_data_TDATA;
        reg_716 <= s_axis_mem_read_data_TKEEP;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_state_flag_22_i_phi_fu_373_p32 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        state <= ap_phi_mux_state_new_22_i_phi_fu_426_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        state_load_reg_900 <= state;
    end
end

always @ (posedge ap_clk) begin
    if (((state == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_1_reg_956 <= grp_nbreadreq_fu_116_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((state == 3'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_2_reg_947 <= grp_nbreadreq_fu_116_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((state == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_3_reg_935 <= grp_nbreadreq_fu_138_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((state == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_4_reg_928 <= grp_nbreadreq_fu_138_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((state == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_5_reg_916 <= grp_nbreadreq_fu_138_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((state == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_6_reg_904 <= grp_nbreadreq_fu_116_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_wordCounter_V_flag_1_phi_fu_475_p32 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        wordCounter_V <= ap_phi_mux_wordCounter_V_new_13_phi_fu_529_p32;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_500)) begin
        if ((grp_fu_651_p2 == 1'd0)) begin
            ap_phi_mux_phi_ln162_1_phi_fu_294_p4 = 3'd0;
        end else if ((grp_fu_651_p2 == 1'd1)) begin
            ap_phi_mux_phi_ln162_1_phi_fu_294_p4 = 3'd3;
        end else begin
            ap_phi_mux_phi_ln162_1_phi_fu_294_p4 = ap_phi_reg_pp0_iter0_phi_ln162_1_reg_291;
        end
    end else begin
        ap_phi_mux_phi_ln162_1_phi_fu_294_p4 = ap_phi_reg_pp0_iter0_phi_ln162_1_reg_291;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_499)) begin
        if ((grp_fu_651_p2 == 1'd0)) begin
            ap_phi_mux_phi_ln162_phi_fu_324_p4 = 3'd0;
        end else if ((grp_fu_651_p2 == 1'd1)) begin
            ap_phi_mux_phi_ln162_phi_fu_324_p4 = select_ln2516_fu_801_p3;
        end else begin
            ap_phi_mux_phi_ln162_phi_fu_324_p4 = ap_phi_reg_pp0_iter0_phi_ln162_reg_321;
        end
    end else begin
        ap_phi_mux_phi_ln162_phi_fu_324_p4 = ap_phi_reg_pp0_iter0_phi_ln162_reg_321;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_501)) begin
        if ((grp_fu_651_p2 == 1'd0)) begin
            ap_phi_mux_state_flag_16_i_phi_fu_253_p4 = s_axis_mem_read_data_TLAST;
        end else if ((grp_fu_651_p2 == 1'd1)) begin
            ap_phi_mux_state_flag_16_i_phi_fu_253_p4 = or_ln2558_fu_782_p2;
        end else begin
            ap_phi_mux_state_flag_16_i_phi_fu_253_p4 = ap_phi_reg_pp0_iter0_state_flag_16_i_reg_250;
        end
    end else begin
        ap_phi_mux_state_flag_16_i_phi_fu_253_p4 = ap_phi_reg_pp0_iter0_state_flag_16_i_reg_250;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_502)) begin
        if ((grp_fu_651_p2 == 1'd0)) begin
            ap_phi_mux_state_flag_20_i_phi_fu_224_p4 = s_axis_tx_data_TLAST;
        end else if ((grp_fu_651_p2 == 1'd1)) begin
            ap_phi_mux_state_flag_20_i_phi_fu_224_p4 = or_ln2580_fu_753_p2;
        end else begin
            ap_phi_mux_state_flag_20_i_phi_fu_224_p4 = ap_phi_reg_pp0_iter0_state_flag_20_i_reg_221;
        end
    end else begin
        ap_phi_mux_state_flag_20_i_phi_fu_224_p4 = ap_phi_reg_pp0_iter0_state_flag_20_i_reg_221;
    end
end

always @ (*) begin
    if (((grp_nbreadreq_fu_116_p5 == 1'd1) & (state == 3'd6) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_state_flag_22_i_phi_fu_373_p32 = ap_phi_mux_state_flag_20_i_phi_fu_224_p4;
    end else if (((grp_nbreadreq_fu_138_p5 == 1'd1) & (state == 3'd3) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_state_flag_22_i_phi_fu_373_p32 = ap_phi_mux_state_flag_16_i_phi_fu_253_p4;
    end else if (((grp_nbreadreq_fu_138_p5 == 1'd1) & (state == 3'd2) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_state_flag_22_i_phi_fu_373_p32 = ap_phi_mux_tmp_last_V_9_phi_fu_283_p4;
    end else if (((grp_nbreadreq_fu_138_p5 == 1'd1) & (state == 3'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_state_flag_22_i_phi_fu_373_p32 = ap_phi_mux_state_flag_9_i_phi_fu_315_p4;
    end else if (((grp_nbreadreq_fu_116_p5 == 1'd1) & (state == 3'd4) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_state_flag_22_i_phi_fu_373_p32 = ap_phi_mux_state_flag_3_i_phi_fu_344_p4;
    end else if (((grp_nbreadreq_fu_116_p5 == 1'd1) & (state == 3'd5) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_state_flag_22_i_phi_fu_373_p32 = s_axis_tx_data_TLAST;
    end else if ((((tmp_nbreadreq_fu_160_p5 == 1'd1) & (state == 3'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_source_fu_850_p1 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((tmp_source_fu_850_p1 == 1'd1) & (tmp_nbreadreq_fu_160_p5 == 1'd1) & (state == 3'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_mux_state_flag_22_i_phi_fu_373_p32 = 1'd1;
    end else if ((((grp_nbreadreq_fu_116_p5 == 1'd0) & (state == 3'd4) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((grp_nbreadreq_fu_116_p5 == 1'd0) & (state == 3'd5) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((grp_nbreadreq_fu_138_p5 == 1'd0) & (state == 3'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((grp_nbreadreq_fu_138_p5 == 1'd0) & (state == 3'd2) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((grp_nbreadreq_fu_138_p5 == 1'd0) & (state == 3'd3) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((grp_nbreadreq_fu_116_p5 == 1'd0) & (state == 3'd6) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((state_load_load_fu_723_p1 == 3'd7) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((state == 3'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_nbreadreq_fu_160_p5 == 1'd0)))) begin
        ap_phi_mux_state_flag_22_i_phi_fu_373_p32 = 1'd0;
    end else begin
        ap_phi_mux_state_flag_22_i_phi_fu_373_p32 = ap_phi_reg_pp0_iter0_state_flag_22_i_reg_370;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_498)) begin
        if ((grp_fu_651_p2 == 1'd0)) begin
            ap_phi_mux_state_flag_3_i_phi_fu_344_p4 = s_axis_tx_data_TLAST;
        end else if ((grp_fu_651_p2 == 1'd1)) begin
            ap_phi_mux_state_flag_3_i_phi_fu_344_p4 = or_ln2471_fu_825_p2;
        end else begin
            ap_phi_mux_state_flag_3_i_phi_fu_344_p4 = ap_phi_reg_pp0_iter0_state_flag_3_i_reg_341;
        end
    end else begin
        ap_phi_mux_state_flag_3_i_phi_fu_344_p4 = ap_phi_reg_pp0_iter0_state_flag_3_i_reg_341;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_499)) begin
        if ((grp_fu_651_p2 == 1'd0)) begin
            ap_phi_mux_state_flag_9_i_phi_fu_315_p4 = s_axis_mem_read_data_TLAST;
        end else if ((grp_fu_651_p2 == 1'd1)) begin
            ap_phi_mux_state_flag_9_i_phi_fu_315_p4 = or_ln2512_fu_794_p2;
        end else begin
            ap_phi_mux_state_flag_9_i_phi_fu_315_p4 = ap_phi_reg_pp0_iter0_state_flag_9_i_reg_312;
        end
    end else begin
        ap_phi_mux_state_flag_9_i_phi_fu_315_p4 = ap_phi_reg_pp0_iter0_state_flag_9_i_reg_312;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_501)) begin
        if ((grp_fu_651_p2 == 1'd0)) begin
            ap_phi_mux_state_new_16_i_phi_fu_262_p4 = 1'd0;
        end else if ((grp_fu_651_p2 == 1'd1)) begin
            ap_phi_mux_state_new_16_i_phi_fu_262_p4 = and_ln2558_fu_775_p2;
        end else begin
            ap_phi_mux_state_new_16_i_phi_fu_262_p4 = ap_phi_reg_pp0_iter0_state_new_16_i_reg_259;
        end
    end else begin
        ap_phi_mux_state_new_16_i_phi_fu_262_p4 = ap_phi_reg_pp0_iter0_state_new_16_i_reg_259;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_502)) begin
        if ((grp_fu_651_p2 == 1'd0)) begin
            ap_phi_mux_state_new_20_i_phi_fu_233_p4 = 3'd0;
        end else if ((grp_fu_651_p2 == 1'd1)) begin
            ap_phi_mux_state_new_20_i_phi_fu_233_p4 = select_ln2580_fu_760_p3;
        end else begin
            ap_phi_mux_state_new_20_i_phi_fu_233_p4 = ap_phi_reg_pp0_iter0_state_new_20_i_reg_230;
        end
    end else begin
        ap_phi_mux_state_new_20_i_phi_fu_233_p4 = ap_phi_reg_pp0_iter0_state_new_20_i_reg_230;
    end
end

always @ (*) begin
    if (((grp_nbreadreq_fu_116_p5 == 1'd1) & (state == 3'd6) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_state_new_22_i_phi_fu_426_p32 = ap_phi_mux_state_new_20_i_phi_fu_233_p4;
    end else if (((grp_nbreadreq_fu_138_p5 == 1'd1) & (state == 3'd3) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_state_new_22_i_phi_fu_426_p32 = zext_ln162_fu_789_p1;
    end else if (((grp_nbreadreq_fu_138_p5 == 1'd1) & (state == 3'd2) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_state_new_22_i_phi_fu_426_p32 = ap_phi_mux_phi_ln162_1_phi_fu_294_p4;
    end else if (((grp_nbreadreq_fu_138_p5 == 1'd1) & (state == 3'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_state_new_22_i_phi_fu_426_p32 = ap_phi_mux_phi_ln162_phi_fu_324_p4;
    end else if (((grp_nbreadreq_fu_116_p5 == 1'd1) & (state == 3'd4) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_state_new_22_i_phi_fu_426_p32 = sext_ln162_fu_841_p1;
    end else if ((((grp_nbreadreq_fu_116_p5 == 1'd0) & (state == 3'd5) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((grp_nbreadreq_fu_116_p5 == 1'd1) & (state == 3'd5) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_mux_state_new_22_i_phi_fu_426_p32 = 3'd0;
    end else if (((tmp_nbreadreq_fu_160_p5 == 1'd1) & (state == 3'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_source_fu_850_p1 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_state_new_22_i_phi_fu_426_p32 = select_ln2434_fu_870_p3;
    end else if (((tmp_source_fu_850_p1 == 1'd1) & (tmp_nbreadreq_fu_160_p5 == 1'd1) & (state == 3'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_state_new_22_i_phi_fu_426_p32 = select_ln2445_fu_879_p3;
    end else begin
        ap_phi_mux_state_new_22_i_phi_fu_426_p32 = ap_phi_reg_pp0_iter0_state_new_22_i_reg_423;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_498)) begin
        if ((grp_fu_651_p2 == 1'd0)) begin
            ap_phi_mux_state_new_3_i_phi_fu_353_p4 = 2'd0;
        end else if ((grp_fu_651_p2 == 1'd1)) begin
            ap_phi_mux_state_new_3_i_phi_fu_353_p4 = select_ln2471_fu_832_p3;
        end else begin
            ap_phi_mux_state_new_3_i_phi_fu_353_p4 = ap_phi_reg_pp0_iter0_state_new_3_i_reg_350;
        end
    end else begin
        ap_phi_mux_state_new_3_i_phi_fu_353_p4 = ap_phi_reg_pp0_iter0_state_new_3_i_reg_350;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_500)) begin
        if ((grp_fu_651_p2 == 1'd0)) begin
            ap_phi_mux_tmp_last_V_9_phi_fu_283_p4 = s_axis_mem_read_data_TLAST;
        end else if ((grp_fu_651_p2 == 1'd1)) begin
            ap_phi_mux_tmp_last_V_9_phi_fu_283_p4 = 1'd1;
        end else begin
            ap_phi_mux_tmp_last_V_9_phi_fu_283_p4 = ap_phi_reg_pp0_iter0_tmp_last_V_9_reg_279;
        end
    end else begin
        ap_phi_mux_tmp_last_V_9_phi_fu_283_p4 = ap_phi_reg_pp0_iter0_tmp_last_V_9_reg_279;
    end
end

always @ (*) begin
    if ((((grp_nbreadreq_fu_138_p5 == 1'd1) & (state == 3'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((grp_nbreadreq_fu_138_p5 == 1'd1) & (state == 3'd2) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((grp_nbreadreq_fu_138_p5 == 1'd1) & (state == 3'd3) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((grp_nbreadreq_fu_116_p5 == 1'd1) & (state == 3'd4) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((grp_nbreadreq_fu_116_p5 == 1'd1) & (state == 3'd5) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((grp_nbreadreq_fu_116_p5 == 1'd1) & (state == 3'd6) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((tmp_nbreadreq_fu_160_p5 == 1'd1) & (state == 3'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_source_fu_850_p1 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((tmp_source_fu_850_p1 == 1'd1) & (tmp_nbreadreq_fu_160_p5 == 1'd1) & (state == 3'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_mux_wordCounter_V_flag_1_phi_fu_475_p32 = 1'd1;
    end else if ((((grp_nbreadreq_fu_116_p5 == 1'd0) & (state == 3'd4) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((grp_nbreadreq_fu_116_p5 == 1'd0) & (state == 3'd5) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((grp_nbreadreq_fu_138_p5 == 1'd0) & (state == 3'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((grp_nbreadreq_fu_138_p5 == 1'd0) & (state == 3'd2) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((grp_nbreadreq_fu_138_p5 == 1'd0) & (state == 3'd3) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((grp_nbreadreq_fu_116_p5 == 1'd0) & (state == 3'd6) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((state_load_load_fu_723_p1 == 3'd7) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((state == 3'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_nbreadreq_fu_160_p5 == 1'd0)))) begin
        ap_phi_mux_wordCounter_V_flag_1_phi_fu_475_p32 = 1'd0;
    end else begin
        ap_phi_mux_wordCounter_V_flag_1_phi_fu_475_p32 = ap_phi_reg_pp0_iter0_wordCounter_V_flag_1_reg_472;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_502)) begin
        if ((grp_fu_651_p2 == 1'd0)) begin
            ap_phi_mux_wordCounter_V_new_11_phi_fu_243_p4 = grp_fu_641_p2;
        end else if ((grp_fu_651_p2 == 1'd1)) begin
            ap_phi_mux_wordCounter_V_new_11_phi_fu_243_p4 = 8'd0;
        end else begin
            ap_phi_mux_wordCounter_V_new_11_phi_fu_243_p4 = ap_phi_reg_pp0_iter0_wordCounter_V_new_11_reg_240;
        end
    end else begin
        ap_phi_mux_wordCounter_V_new_11_phi_fu_243_p4 = ap_phi_reg_pp0_iter0_wordCounter_V_new_11_reg_240;
    end
end

always @ (*) begin
    if (((grp_nbreadreq_fu_116_p5 == 1'd1) & (state == 3'd6) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_wordCounter_V_new_13_phi_fu_529_p32 = ap_phi_mux_wordCounter_V_new_11_phi_fu_243_p4;
    end else if (((grp_nbreadreq_fu_138_p5 == 1'd1) & (state == 3'd3) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_wordCounter_V_new_13_phi_fu_529_p32 = ap_phi_mux_wordCounter_V_new_9_s_phi_fu_272_p4;
    end else if (((grp_nbreadreq_fu_138_p5 == 1'd1) & (state == 3'd2) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_wordCounter_V_new_13_phi_fu_529_p32 = ap_phi_mux_wordCounter_V_new_7_s_phi_fu_305_p4;
    end else if (((grp_nbreadreq_fu_138_p5 == 1'd1) & (state == 3'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_wordCounter_V_new_13_phi_fu_529_p32 = ap_phi_mux_wordCounter_V_new_5_s_phi_fu_334_p4;
    end else if (((grp_nbreadreq_fu_116_p5 == 1'd1) & (state == 3'd4) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_wordCounter_V_new_13_phi_fu_529_p32 = ap_phi_mux_wordCounter_V_new_1_s_phi_fu_363_p4;
    end else if (((grp_nbreadreq_fu_116_p5 == 1'd1) & (state == 3'd5) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_wordCounter_V_new_13_phi_fu_529_p32 = select_ln2488_fu_810_p3;
    end else if ((((state == 3'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_nbreadreq_fu_160_p5 == 1'd0)) | ((tmp_nbreadreq_fu_160_p5 == 1'd1) & (state == 3'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_source_fu_850_p1 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((tmp_source_fu_850_p1 == 1'd1) & (tmp_nbreadreq_fu_160_p5 == 1'd1) & (state == 3'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_mux_wordCounter_V_new_13_phi_fu_529_p32 = 8'd0;
    end else begin
        ap_phi_mux_wordCounter_V_new_13_phi_fu_529_p32 = ap_phi_reg_pp0_iter0_wordCounter_V_new_13_reg_526;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_498)) begin
        if ((grp_fu_651_p2 == 1'd0)) begin
            ap_phi_mux_wordCounter_V_new_1_s_phi_fu_363_p4 = grp_fu_641_p2;
        end else if ((grp_fu_651_p2 == 1'd1)) begin
            ap_phi_mux_wordCounter_V_new_1_s_phi_fu_363_p4 = 8'd0;
        end else begin
            ap_phi_mux_wordCounter_V_new_1_s_phi_fu_363_p4 = ap_phi_reg_pp0_iter0_wordCounter_V_new_1_s_reg_360;
        end
    end else begin
        ap_phi_mux_wordCounter_V_new_1_s_phi_fu_363_p4 = ap_phi_reg_pp0_iter0_wordCounter_V_new_1_s_reg_360;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_499)) begin
        if ((grp_fu_651_p2 == 1'd0)) begin
            ap_phi_mux_wordCounter_V_new_5_s_phi_fu_334_p4 = grp_fu_641_p2;
        end else if ((grp_fu_651_p2 == 1'd1)) begin
            ap_phi_mux_wordCounter_V_new_5_s_phi_fu_334_p4 = 8'd0;
        end else begin
            ap_phi_mux_wordCounter_V_new_5_s_phi_fu_334_p4 = ap_phi_reg_pp0_iter0_wordCounter_V_new_5_s_reg_331;
        end
    end else begin
        ap_phi_mux_wordCounter_V_new_5_s_phi_fu_334_p4 = ap_phi_reg_pp0_iter0_wordCounter_V_new_5_s_reg_331;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_500)) begin
        if ((grp_fu_651_p2 == 1'd0)) begin
            ap_phi_mux_wordCounter_V_new_7_s_phi_fu_305_p4 = grp_fu_641_p2;
        end else if ((grp_fu_651_p2 == 1'd1)) begin
            ap_phi_mux_wordCounter_V_new_7_s_phi_fu_305_p4 = 8'd0;
        end else begin
            ap_phi_mux_wordCounter_V_new_7_s_phi_fu_305_p4 = ap_phi_reg_pp0_iter0_wordCounter_V_new_7_s_reg_302;
        end
    end else begin
        ap_phi_mux_wordCounter_V_new_7_s_phi_fu_305_p4 = ap_phi_reg_pp0_iter0_wordCounter_V_new_7_s_reg_302;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_501)) begin
        if ((grp_fu_651_p2 == 1'd0)) begin
            ap_phi_mux_wordCounter_V_new_9_s_phi_fu_272_p4 = grp_fu_641_p2;
        end else if ((grp_fu_651_p2 == 1'd1)) begin
            ap_phi_mux_wordCounter_V_new_9_s_phi_fu_272_p4 = 8'd0;
        end else begin
            ap_phi_mux_wordCounter_V_new_9_s_phi_fu_272_p4 = ap_phi_reg_pp0_iter0_wordCounter_V_new_9_s_reg_269;
        end
    end else begin
        ap_phi_mux_wordCounter_V_new_9_s_phi_fu_272_p4 = ap_phi_reg_pp0_iter0_wordCounter_V_new_9_s_reg_269;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op68_read_state1 == 1'b1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op52_read_state1 == 1'b1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op31_read_state1 == 1'b1)))) begin
        s_axis_mem_read_data_TDATA_blk_n = s_axis_mem_read_data_TVALID;
    end else begin
        s_axis_mem_read_data_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op68_read_state1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op52_read_state1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op31_read_state1 == 1'b1)))) begin
        s_axis_mem_read_data_TREADY = 1'b1;
    end else begin
        s_axis_mem_read_data_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op98_read_state1 == 1'b1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op87_read_state1 == 1'b1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op10_read_state1 == 1'b1)))) begin
        s_axis_tx_data_TDATA_blk_n = s_axis_tx_data_TVALID;
    end else begin
        s_axis_tx_data_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op98_read_state1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op87_read_state1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op10_read_state1 == 1'b1)))) begin
        s_axis_tx_data_TREADY = 1'b1;
    end else begin
        s_axis_tx_data_TREADY = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op118_read_state1 == 1'b1))) begin
        tx_pkgInfoFifo_V_sou_blk_n = tx_pkgInfoFifo_V_sou_empty_n;
    end else begin
        tx_pkgInfoFifo_V_sou_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op118_read_state1 == 1'b1))) begin
        tx_pkgInfoFifo_V_sou_read = 1'b1;
    end else begin
        tx_pkgInfoFifo_V_sou_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op118_read_state1 == 1'b1))) begin
        tx_pkgInfoFifo_V_typ_blk_n = tx_pkgInfoFifo_V_typ_empty_n;
    end else begin
        tx_pkgInfoFifo_V_typ_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op118_read_state1 == 1'b1))) begin
        tx_pkgInfoFifo_V_typ_read = 1'b1;
    end else begin
        tx_pkgInfoFifo_V_typ_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op118_read_state1 == 1'b1))) begin
        tx_pkgInfoFifo_V_wor_blk_n = tx_pkgInfoFifo_V_wor_empty_n;
    end else begin
        tx_pkgInfoFifo_V_wor_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op118_read_state1 == 1'b1))) begin
        tx_pkgInfoFifo_V_wor_read = 1'b1;
    end else begin
        tx_pkgInfoFifo_V_wor_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op155_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op153_write_state2 == 1'b1)))) begin
        tx_rawPayFifo_V_data_blk_n = tx_rawPayFifo_V_data_full_n;
    end else begin
        tx_rawPayFifo_V_data_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_592)) begin
        if ((ap_predicate_op155_write_state2 == 1'b1)) begin
            tx_rawPayFifo_V_data_din = reg_709;
        end else if ((ap_predicate_op153_write_state2 == 1'b1)) begin
            tx_rawPayFifo_V_data_din = reg_695;
        end else begin
            tx_rawPayFifo_V_data_din = 'bx;
        end
    end else begin
        tx_rawPayFifo_V_data_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op155_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op153_write_state2 == 1'b1)))) begin
        tx_rawPayFifo_V_data_write = 1'b1;
    end else begin
        tx_rawPayFifo_V_data_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op155_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op153_write_state2 == 1'b1)))) begin
        tx_rawPayFifo_V_keep_blk_n = tx_rawPayFifo_V_keep_full_n;
    end else begin
        tx_rawPayFifo_V_keep_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_592)) begin
        if ((ap_predicate_op155_write_state2 == 1'b1)) begin
            tx_rawPayFifo_V_keep_din = reg_716;
        end else if ((ap_predicate_op153_write_state2 == 1'b1)) begin
            tx_rawPayFifo_V_keep_din = reg_702;
        end else begin
            tx_rawPayFifo_V_keep_din = 'bx;
        end
    end else begin
        tx_rawPayFifo_V_keep_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op155_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op153_write_state2 == 1'b1)))) begin
        tx_rawPayFifo_V_keep_write = 1'b1;
    end else begin
        tx_rawPayFifo_V_keep_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op155_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op153_write_state2 == 1'b1)))) begin
        tx_rawPayFifo_V_last_blk_n = tx_rawPayFifo_V_last_full_n;
    end else begin
        tx_rawPayFifo_V_last_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_592)) begin
        if ((ap_predicate_op155_write_state2 == 1'b1)) begin
            tx_rawPayFifo_V_last_din = ap_phi_reg_pp0_iter1_tmp_last_V_10_reg_590;
        end else if ((ap_predicate_op153_write_state2 == 1'b1)) begin
            tx_rawPayFifo_V_last_din = ap_phi_reg_pp0_iter1_tmp_last_V_11_reg_578;
        end else begin
            tx_rawPayFifo_V_last_din = 'bx;
        end
    end else begin
        tx_rawPayFifo_V_last_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op155_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op153_write_state2 == 1'b1)))) begin
        tx_rawPayFifo_V_last_write = 1'b1;
    end else begin
        tx_rawPayFifo_V_last_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op159_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op156_write_state2 == 1'b1)))) begin
        tx_rethMerge2rethShi_3_blk_n = tx_rethMerge2rethShi_3_full_n;
    end else begin
        tx_rethMerge2rethShi_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_592)) begin
        if ((ap_predicate_op159_write_state2 == 1'b1)) begin
            tx_rethMerge2rethShi_3_din = reg_695;
        end else if ((ap_predicate_op156_write_state2 == 1'b1)) begin
            tx_rethMerge2rethShi_3_din = reg_709;
        end else begin
            tx_rethMerge2rethShi_3_din = 'bx;
        end
    end else begin
        tx_rethMerge2rethShi_3_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op159_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op156_write_state2 == 1'b1)))) begin
        tx_rethMerge2rethShi_3_write = 1'b1;
    end else begin
        tx_rethMerge2rethShi_3_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op159_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op156_write_state2 == 1'b1)))) begin
        tx_rethMerge2rethShi_5_blk_n = tx_rethMerge2rethShi_5_full_n;
    end else begin
        tx_rethMerge2rethShi_5_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_592)) begin
        if ((ap_predicate_op159_write_state2 == 1'b1)) begin
            tx_rethMerge2rethShi_5_din = reg_702;
        end else if ((ap_predicate_op156_write_state2 == 1'b1)) begin
            tx_rethMerge2rethShi_5_din = reg_716;
        end else begin
            tx_rethMerge2rethShi_5_din = 'bx;
        end
    end else begin
        tx_rethMerge2rethShi_5_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op159_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op156_write_state2 == 1'b1)))) begin
        tx_rethMerge2rethShi_5_write = 1'b1;
    end else begin
        tx_rethMerge2rethShi_5_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op159_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op156_write_state2 == 1'b1)))) begin
        tx_rethMerge2rethShi_6_blk_n = tx_rethMerge2rethShi_6_full_n;
    end else begin
        tx_rethMerge2rethShi_6_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_592)) begin
        if ((ap_predicate_op159_write_state2 == 1'b1)) begin
            tx_rethMerge2rethShi_6_din = currWord_last_V_1_reg_951;
        end else if ((ap_predicate_op156_write_state2 == 1'b1)) begin
            tx_rethMerge2rethShi_6_din = tmp_last_V_9_reg_279;
        end else begin
            tx_rethMerge2rethShi_6_din = 'bx;
        end
    end else begin
        tx_rethMerge2rethShi_6_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op159_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op156_write_state2 == 1'b1)))) begin
        tx_rethMerge2rethShi_6_write = 1'b1;
    end else begin
        tx_rethMerge2rethShi_6_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op161_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op158_write_state2 == 1'b1)))) begin
        tx_split2aethShift_V_1_blk_n = tx_split2aethShift_V_1_full_n;
    end else begin
        tx_split2aethShift_V_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_592)) begin
        if ((ap_predicate_op161_write_state2 == 1'b1)) begin
            tx_split2aethShift_V_1_din = reg_695;
        end else if ((ap_predicate_op158_write_state2 == 1'b1)) begin
            tx_split2aethShift_V_1_din = reg_709;
        end else begin
            tx_split2aethShift_V_1_din = 'bx;
        end
    end else begin
        tx_split2aethShift_V_1_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op161_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op158_write_state2 == 1'b1)))) begin
        tx_split2aethShift_V_1_write = 1'b1;
    end else begin
        tx_split2aethShift_V_1_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op161_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op158_write_state2 == 1'b1)))) begin
        tx_split2aethShift_V_2_blk_n = tx_split2aethShift_V_2_full_n;
    end else begin
        tx_split2aethShift_V_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_592)) begin
        if ((ap_predicate_op161_write_state2 == 1'b1)) begin
            tx_split2aethShift_V_2_din = reg_702;
        end else if ((ap_predicate_op158_write_state2 == 1'b1)) begin
            tx_split2aethShift_V_2_din = reg_716;
        end else begin
            tx_split2aethShift_V_2_din = 'bx;
        end
    end else begin
        tx_split2aethShift_V_2_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op161_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op158_write_state2 == 1'b1)))) begin
        tx_split2aethShift_V_2_write = 1'b1;
    end else begin
        tx_split2aethShift_V_2_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op161_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op158_write_state2 == 1'b1)))) begin
        tx_split2aethShift_V_blk_n = tx_split2aethShift_V_full_n;
    end else begin
        tx_split2aethShift_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_592)) begin
        if ((ap_predicate_op161_write_state2 == 1'b1)) begin
            tx_split2aethShift_V_din = ap_phi_reg_pp0_iter1_tmp_last_V_7_reg_614;
        end else if ((ap_predicate_op158_write_state2 == 1'b1)) begin
            tx_split2aethShift_V_din = ap_phi_reg_pp0_iter1_tmp_last_V_8_reg_602;
        end else begin
            tx_split2aethShift_V_din = 'bx;
        end
    end else begin
        tx_split2aethShift_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op161_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op158_write_state2 == 1'b1)))) begin
        tx_split2aethShift_V_write = 1'b1;
    end else begin
        tx_split2aethShift_V_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign and_ln2558_fu_775_p2 = (xor_ln2558_fu_769_p2 & grp_fu_668_p2);

assign and_ln2580_fu_747_p2 = (xor_ln2580_fu_741_p2 & grp_fu_668_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((io_acc_block_signal_op118 == 1'b0) & (ap_predicate_op118_read_state1 == 1'b1)) | ((s_axis_mem_read_data_TVALID == 1'b0) & (ap_predicate_op68_read_state1 == 1'b1)) | ((s_axis_mem_read_data_TVALID == 1'b0) & (ap_predicate_op52_read_state1 == 1'b1)) | ((s_axis_mem_read_data_TVALID == 1'b0) & (ap_predicate_op31_read_state1 == 1'b1)) | ((s_axis_tx_data_TVALID == 1'b0) & (ap_predicate_op98_read_state1 == 1'b1)) | ((s_axis_tx_data_TVALID == 1'b0) & (ap_predicate_op87_read_state1 == 1'b1)) | ((s_axis_tx_data_TVALID == 1'b0) & (ap_predicate_op10_read_state1 == 1'b1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((io_acc_block_signal_op161 == 1'b0) & (ap_predicate_op161_write_state2 == 1'b1)) | ((io_acc_block_signal_op159 == 1'b0) & (ap_predicate_op159_write_state2 == 1'b1)) | ((io_acc_block_signal_op158 == 1'b0) & (ap_predicate_op158_write_state2 == 1'b1)) | ((io_acc_block_signal_op156 == 1'b0) & (ap_predicate_op156_write_state2 == 1'b1)) | ((io_acc_block_signal_op155 == 1'b0) & (ap_predicate_op155_write_state2 == 1'b1)) | ((io_acc_block_signal_op153 == 1'b0) & (ap_predicate_op153_write_state2 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((io_acc_block_signal_op118 == 1'b0) & (ap_predicate_op118_read_state1 == 1'b1)) | ((s_axis_mem_read_data_TVALID == 1'b0) & (ap_predicate_op68_read_state1 == 1'b1)) | ((s_axis_mem_read_data_TVALID == 1'b0) & (ap_predicate_op52_read_state1 == 1'b1)) | ((s_axis_mem_read_data_TVALID == 1'b0) & (ap_predicate_op31_read_state1 == 1'b1)) | ((s_axis_tx_data_TVALID == 1'b0) & (ap_predicate_op98_read_state1 == 1'b1)) | ((s_axis_tx_data_TVALID == 1'b0) & (ap_predicate_op87_read_state1 == 1'b1)) | ((s_axis_tx_data_TVALID == 1'b0) & (ap_predicate_op10_read_state1 == 1'b1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((io_acc_block_signal_op161 == 1'b0) & (ap_predicate_op161_write_state2 == 1'b1)) | ((io_acc_block_signal_op159 == 1'b0) & (ap_predicate_op159_write_state2 == 1'b1)) | ((io_acc_block_signal_op158 == 1'b0) & (ap_predicate_op158_write_state2 == 1'b1)) | ((io_acc_block_signal_op156 == 1'b0) & (ap_predicate_op156_write_state2 == 1'b1)) | ((io_acc_block_signal_op155 == 1'b0) & (ap_predicate_op155_write_state2 == 1'b1)) | ((io_acc_block_signal_op153 == 1'b0) & (ap_predicate_op153_write_state2 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((io_acc_block_signal_op118 == 1'b0) & (ap_predicate_op118_read_state1 == 1'b1)) | ((s_axis_mem_read_data_TVALID == 1'b0) & (ap_predicate_op68_read_state1 == 1'b1)) | ((s_axis_mem_read_data_TVALID == 1'b0) & (ap_predicate_op52_read_state1 == 1'b1)) | ((s_axis_mem_read_data_TVALID == 1'b0) & (ap_predicate_op31_read_state1 == 1'b1)) | ((s_axis_tx_data_TVALID == 1'b0) & (ap_predicate_op98_read_state1 == 1'b1)) | ((s_axis_tx_data_TVALID == 1'b0) & (ap_predicate_op87_read_state1 == 1'b1)) | ((s_axis_tx_data_TVALID == 1'b0) & (ap_predicate_op10_read_state1 == 1'b1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((io_acc_block_signal_op161 == 1'b0) & (ap_predicate_op161_write_state2 == 1'b1)) | ((io_acc_block_signal_op159 == 1'b0) & (ap_predicate_op159_write_state2 == 1'b1)) | ((io_acc_block_signal_op158 == 1'b0) & (ap_predicate_op158_write_state2 == 1'b1)) | ((io_acc_block_signal_op156 == 1'b0) & (ap_predicate_op156_write_state2 == 1'b1)) | ((io_acc_block_signal_op155 == 1'b0) & (ap_predicate_op155_write_state2 == 1'b1)) | ((io_acc_block_signal_op153 == 1'b0) & (ap_predicate_op153_write_state2 == 1'b1)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((io_acc_block_signal_op118 == 1'b0) & (ap_predicate_op118_read_state1 == 1'b1)) | ((s_axis_mem_read_data_TVALID == 1'b0) & (ap_predicate_op68_read_state1 == 1'b1)) | ((s_axis_mem_read_data_TVALID == 1'b0) & (ap_predicate_op52_read_state1 == 1'b1)) | ((s_axis_mem_read_data_TVALID == 1'b0) & (ap_predicate_op31_read_state1 == 1'b1)) | ((s_axis_tx_data_TVALID == 1'b0) & (ap_predicate_op98_read_state1 == 1'b1)) | ((s_axis_tx_data_TVALID == 1'b0) & (ap_predicate_op87_read_state1 == 1'b1)) | ((s_axis_tx_data_TVALID == 1'b0) & (ap_predicate_op10_read_state1 == 1'b1)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (((io_acc_block_signal_op161 == 1'b0) & (ap_predicate_op161_write_state2 == 1'b1)) | ((io_acc_block_signal_op159 == 1'b0) & (ap_predicate_op159_write_state2 == 1'b1)) | ((io_acc_block_signal_op158 == 1'b0) & (ap_predicate_op158_write_state2 == 1'b1)) | ((io_acc_block_signal_op156 == 1'b0) & (ap_predicate_op156_write_state2 == 1'b1)) | ((io_acc_block_signal_op155 == 1'b0) & (ap_predicate_op155_write_state2 == 1'b1)) | ((io_acc_block_signal_op153 == 1'b0) & (ap_predicate_op153_write_state2 == 1'b1)));
end

always @ (*) begin
    ap_condition_221 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_374 = ((grp_fu_651_p2 == 1'd1) & (grp_nbreadreq_fu_116_p5 == 1'd1) & (state == 3'd6));
end

always @ (*) begin
    ap_condition_378 = ((grp_nbreadreq_fu_116_p5 == 1'd1) & (state == 3'd6) & (grp_fu_651_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_390 = ((grp_nbreadreq_fu_138_p5 == 1'd1) & (grp_fu_651_p2 == 1'd1) & (state == 3'd3));
end

always @ (*) begin
    ap_condition_393 = ((grp_nbreadreq_fu_138_p5 == 1'd1) & (state == 3'd3) & (grp_fu_651_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_403 = ((grp_nbreadreq_fu_138_p5 == 1'd1) & (grp_fu_651_p2 == 1'd1) & (state == 3'd2));
end

always @ (*) begin
    ap_condition_406 = ((grp_nbreadreq_fu_138_p5 == 1'd1) & (state == 3'd2) & (grp_fu_651_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_416 = ((grp_nbreadreq_fu_138_p5 == 1'd1) & (grp_fu_651_p2 == 1'd1) & (state == 3'd1));
end

always @ (*) begin
    ap_condition_419 = ((grp_nbreadreq_fu_138_p5 == 1'd1) & (state == 3'd1) & (grp_fu_651_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_430 = ((grp_fu_651_p2 == 1'd1) & (grp_nbreadreq_fu_116_p5 == 1'd1) & (state == 3'd4));
end

always @ (*) begin
    ap_condition_433 = ((grp_nbreadreq_fu_116_p5 == 1'd1) & (state == 3'd4) & (grp_fu_651_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_498 = ((grp_nbreadreq_fu_116_p5 == 1'd1) & (state == 3'd4) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_499 = ((grp_nbreadreq_fu_138_p5 == 1'd1) & (state == 3'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_500 = ((grp_nbreadreq_fu_138_p5 == 1'd1) & (state == 3'd2) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_501 = ((grp_nbreadreq_fu_138_p5 == 1'd1) & (state == 3'd3) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_502 = ((grp_nbreadreq_fu_116_p5 == 1'd1) & (state == 3'd6) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_592 = ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_phi_ln162_1_reg_291 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln162_reg_321 = 'bx;

assign ap_phi_reg_pp0_iter0_state_flag_16_i_reg_250 = 'bx;

assign ap_phi_reg_pp0_iter0_state_flag_20_i_reg_221 = 'bx;

assign ap_phi_reg_pp0_iter0_state_flag_22_i_reg_370 = 'bx;

assign ap_phi_reg_pp0_iter0_state_flag_3_i_reg_341 = 'bx;

assign ap_phi_reg_pp0_iter0_state_flag_9_i_reg_312 = 'bx;

assign ap_phi_reg_pp0_iter0_state_new_16_i_reg_259 = 'bx;

assign ap_phi_reg_pp0_iter0_state_new_20_i_reg_230 = 'bx;

assign ap_phi_reg_pp0_iter0_state_new_22_i_reg_423 = 'bx;

assign ap_phi_reg_pp0_iter0_state_new_3_i_reg_350 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_last_V_10_reg_590 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_last_V_11_reg_578 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_last_V_7_reg_614 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_last_V_8_reg_602 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_last_V_9_reg_279 = 'bx;

assign ap_phi_reg_pp0_iter0_wordCounter_V_flag_1_reg_472 = 'bx;

assign ap_phi_reg_pp0_iter0_wordCounter_V_new_11_reg_240 = 'bx;

assign ap_phi_reg_pp0_iter0_wordCounter_V_new_13_reg_526 = 'bx;

assign ap_phi_reg_pp0_iter0_wordCounter_V_new_1_s_reg_360 = 'bx;

assign ap_phi_reg_pp0_iter0_wordCounter_V_new_5_s_reg_331 = 'bx;

assign ap_phi_reg_pp0_iter0_wordCounter_V_new_7_s_reg_302 = 'bx;

assign ap_phi_reg_pp0_iter0_wordCounter_V_new_9_s_reg_269 = 'bx;

always @ (*) begin
    ap_predicate_op10_read_state1 = ((grp_nbreadreq_fu_116_p5 == 1'd1) & (state == 3'd6));
end

always @ (*) begin
    ap_predicate_op118_read_state1 = ((tmp_nbreadreq_fu_160_p5 == 1'd1) & (state == 3'd0));
end

always @ (*) begin
    ap_predicate_op153_write_state2 = ((tmp_6_reg_904 == 1'd1) & (state_load_reg_900 == 3'd6));
end

always @ (*) begin
    ap_predicate_op155_write_state2 = ((state_load_reg_900 == 3'd3) & (tmp_5_reg_916 == 1'd1));
end

always @ (*) begin
    ap_predicate_op156_write_state2 = ((state_load_reg_900 == 3'd2) & (tmp_4_reg_928 == 1'd1));
end

always @ (*) begin
    ap_predicate_op158_write_state2 = ((state_load_reg_900 == 3'd1) & (tmp_3_reg_935 == 1'd1));
end

always @ (*) begin
    ap_predicate_op159_write_state2 = ((state_load_reg_900 == 3'd5) & (tmp_2_reg_947 == 1'd1));
end

always @ (*) begin
    ap_predicate_op161_write_state2 = ((state_load_reg_900 == 3'd4) & (tmp_1_reg_956 == 1'd1));
end

always @ (*) begin
    ap_predicate_op31_read_state1 = ((grp_nbreadreq_fu_138_p5 == 1'd1) & (state == 3'd3));
end

always @ (*) begin
    ap_predicate_op52_read_state1 = ((grp_nbreadreq_fu_138_p5 == 1'd1) & (state == 3'd2));
end

always @ (*) begin
    ap_predicate_op68_read_state1 = ((grp_nbreadreq_fu_138_p5 == 1'd1) & (state == 3'd1));
end

always @ (*) begin
    ap_predicate_op87_read_state1 = ((grp_nbreadreq_fu_116_p5 == 1'd1) & (state == 3'd5));
end

always @ (*) begin
    ap_predicate_op98_read_state1 = ((grp_nbreadreq_fu_116_p5 == 1'd1) & (state == 3'd4));
end

assign currWord_last_V_1_fu_819_p2 = (s_axis_tx_data_TLAST | grp_fu_651_p2);

assign grp_fu_641_p2 = (wordCounter_V + 8'd1);

assign grp_fu_651_p2 = ((grp_fu_641_p2 == 8'd16) ? 1'b1 : 1'b0);

assign grp_fu_657_p2 = ($signed(info_words_V) + $signed(29'd536870896));

assign grp_fu_668_p2 = ((grp_fu_657_p2 < 29'd17) ? 1'b1 : 1'b0);

assign grp_fu_689_p2 = ((grp_fu_657_p2 > 29'd16) ? 1'b1 : 1'b0);

assign grp_nbreadreq_fu_116_p5 = s_axis_tx_data_TVALID;

assign grp_nbreadreq_fu_138_p5 = s_axis_mem_read_data_TVALID;

assign io_acc_block_signal_op118 = (tx_pkgInfoFifo_V_wor_empty_n & tx_pkgInfoFifo_V_typ_empty_n & tx_pkgInfoFifo_V_sou_empty_n);

assign io_acc_block_signal_op153 = (tx_rawPayFifo_V_last_full_n & tx_rawPayFifo_V_keep_full_n & tx_rawPayFifo_V_data_full_n);

assign io_acc_block_signal_op155 = (tx_rawPayFifo_V_last_full_n & tx_rawPayFifo_V_keep_full_n & tx_rawPayFifo_V_data_full_n);

assign io_acc_block_signal_op156 = (tx_rethMerge2rethShi_6_full_n & tx_rethMerge2rethShi_5_full_n & tx_rethMerge2rethShi_3_full_n);

assign io_acc_block_signal_op158 = (tx_split2aethShift_V_full_n & tx_split2aethShift_V_2_full_n & tx_split2aethShift_V_1_full_n);

assign io_acc_block_signal_op159 = (tx_rethMerge2rethShi_6_full_n & tx_rethMerge2rethShi_5_full_n & tx_rethMerge2rethShi_3_full_n);

assign io_acc_block_signal_op161 = (tx_split2aethShift_V_full_n & tx_split2aethShift_V_2_full_n & tx_split2aethShift_V_1_full_n);

assign or_ln2471_fu_825_p2 = (s_axis_tx_data_TLAST | grp_fu_689_p2);

assign or_ln2512_fu_794_p2 = (s_axis_mem_read_data_TLAST | grp_fu_689_p2);

assign or_ln2558_fu_782_p2 = (s_axis_mem_read_data_TLAST | and_ln2558_fu_775_p2);

assign or_ln2580_fu_753_p2 = (s_axis_tx_data_TLAST | and_ln2580_fu_747_p2);

assign select_ln2434_fu_870_p3 = ((tx_pkgInfoFifo_V_typ_dout[0:0] === 1'b1) ? 3'd2 : 3'd1);

assign select_ln2445_fu_879_p3 = ((tx_pkgInfoFifo_V_typ_dout[0:0] === 1'b1) ? 3'd5 : 3'd4);

assign select_ln2471_fu_832_p3 = ((grp_fu_689_p2[0:0] === 1'b1) ? 2'd2 : 2'd0);

assign select_ln2488_fu_810_p3 = ((grp_fu_651_p2[0:0] === 1'b1) ? 8'd0 : grp_fu_641_p2);

assign select_ln2516_fu_801_p3 = ((grp_fu_689_p2[0:0] === 1'b1) ? 3'd3 : 3'd0);

assign select_ln2580_fu_760_p3 = ((and_ln2580_fu_747_p2[0:0] === 1'b1) ? 3'd4 : 3'd0);

assign sext_ln162_fu_841_p1 = $signed(ap_phi_mux_state_new_3_i_phi_fu_353_p4);

assign state_load_load_fu_723_p1 = state;

assign tmp_nbreadreq_fu_160_p5 = (tx_pkgInfoFifo_V_wor_empty_n & tx_pkgInfoFifo_V_typ_empty_n & tx_pkgInfoFifo_V_sou_empty_n);

assign tmp_source_fu_850_p1 = tx_pkgInfoFifo_V_sou_dout;

assign xor_ln2558_fu_769_p2 = (info_type ^ 1'd1);

assign xor_ln2580_fu_741_p2 = (info_type ^ 1'd1);

assign zext_ln162_fu_789_p1 = ap_phi_mux_state_new_16_i_phi_fu_262_p4;

endmodule //tx_pkg_arbiter_512_s
