module IO_LEDR(clk, reset, wrtEn, addrbus, LEDR, databus);
	parameter DATA_BIT_WIDTH = 32;
	parameter RESET_VALUE = 0;
	
	input clk,reset,wrtEn;
	input [DATA_BIT_WIDTH - 1: 0] addrbus;
	output [9:0] LEDR;
	inout [DATA_BIT_WIDTH - 1: 0] databus;
	reg[DATA_BIT_WIDTH - 1: 0] data;
	
	always @(posedge clk) begin
		if (reset == 1'b1)
			data <= RESET_VALUE;
		else if(addrbus == 32'hF0000004) begin
			if(wrtEn)
				data <= databus & 32'h000003FF;
			else
				databus <= data & 32'h000003FF;
		end
	end
	
	assign LEDR = data[9:0];
	
endmodule
