## VHDL Example for a Up/Down Counter with asynchronous reset and under/overflow limitation 
