Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 05218cf5fa6549758861fd840858200b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_segment7_led_behav xil_defaultlib.test_segment7_led xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/VICTUS/Desktop/FPGAthi/Câu2/led7doan/led7 doan.srcs/sources_1/new/led_7doan.v" Line 1. Module segment7 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.segment7
Compiling module xil_defaultlib.test_segment7_led
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_segment7_led_behav
