Intel FPGA OpenCL RTL library examples

This repo includes a couple of simple Verlog examples and
configuration file.  I plan to add a generator for Chisel codes later.
