
W25Qx_Flash.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001a8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003574  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000005c  08003724  08003724  00013724  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003780  08003780  00020068  2**0
                  CONTENTS
  4 .ARM          00000000  08003780  08003780  00020068  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003780  08003780  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003780  08003780  00013780  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003784  08003784  00013784  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08003788  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020068  2**0
                  CONTENTS
 10 .bss          0000013c  20000068  20000068  00020068  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  200001a4  200001a4  00020068  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000451e  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000e07  00000000  00000000  000245b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000288  00000000  00000000  000253c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000200  00000000  00000000  00025648  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001b258  00000000  00000000  00025848  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00004e28  00000000  00000000  00040aa0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008fa13  00000000  00000000  000458c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  000d52db  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000d04  00000000  00000000  000d532c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000068 	.word	0x20000068
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800370c 	.word	0x0800370c

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	2000006c 	.word	0x2000006c
 80001ec:	0800370c 	.word	0x0800370c

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <Console_Init>:
int callback = 0;



 void Console_Init(USART_TypeDef *port,int32_t baudrate)
{
 80002a0:	b580      	push	{r7, lr}
 80002a2:	b082      	sub	sp, #8
 80002a4:	af00      	add	r7, sp, #0
 80002a6:	6078      	str	r0, [r7, #4]
 80002a8:	6039      	str	r1, [r7, #0]
	if(port == USART1)
 80002aa:	687b      	ldr	r3, [r7, #4]
 80002ac:	4a9d      	ldr	r2, [pc, #628]	; (8000524 <Console_Init+0x284>)
 80002ae:	4293      	cmp	r3, r2
 80002b0:	d13b      	bne.n	800032a <Console_Init+0x8a>
	{
		RCC -> APB2ENR |= RCC_APB2ENR_USART1EN;
 80002b2:	4b9d      	ldr	r3, [pc, #628]	; (8000528 <Console_Init+0x288>)
 80002b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80002b6:	4a9c      	ldr	r2, [pc, #624]	; (8000528 <Console_Init+0x288>)
 80002b8:	f043 0310 	orr.w	r3, r3, #16
 80002bc:	6453      	str	r3, [r2, #68]	; 0x44
		RCC -> AHB1ENR |= RCC_AHB1ENR_DMA2EN;
 80002be:	4b9a      	ldr	r3, [pc, #616]	; (8000528 <Console_Init+0x288>)
 80002c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80002c2:	4a99      	ldr	r2, [pc, #612]	; (8000528 <Console_Init+0x288>)
 80002c4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80002c8:	6313      	str	r3, [r2, #48]	; 0x30
		port -> CR3 |= USART_CR3_DMAT;
 80002ca:	687b      	ldr	r3, [r7, #4]
 80002cc:	695b      	ldr	r3, [r3, #20]
 80002ce:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80002d2:	687b      	ldr	r3, [r7, #4]
 80002d4:	615a      	str	r2, [r3, #20]
		DMA2_Stream7 -> CR |= 4 << 25  | 0 << 16 | 0 << 13 | 0 << 11 | 1 << 10 | 0 << 8 | 1 << 6 |
 80002d6:	4b95      	ldr	r3, [pc, #596]	; (800052c <Console_Init+0x28c>)
 80002d8:	681a      	ldr	r2, [r3, #0]
 80002da:	4994      	ldr	r1, [pc, #592]	; (800052c <Console_Init+0x28c>)
 80002dc:	4b94      	ldr	r3, [pc, #592]	; (8000530 <Console_Init+0x290>)
 80002de:	4313      	orrs	r3, r2
 80002e0:	600b      	str	r3, [r1, #0]
				1 << 4 | 3 << 16;
		GPIO_Pin_Setup(GPIOA, 9, ALTERNATE_FUNCTION_OUTPUT_PUSHPULL, USART1_TX);
 80002e2:	2307      	movs	r3, #7
 80002e4:	228c      	movs	r2, #140	; 0x8c
 80002e6:	2109      	movs	r1, #9
 80002e8:	4892      	ldr	r0, [pc, #584]	; (8000534 <Console_Init+0x294>)
 80002ea:	f001 ffe3 	bl	80022b4 <GPIO_Pin_Setup>
		GPIO_Pin_Setup(GPIOA, 10, ALTERNATE_FUNCTION_OUTPUT_OPENDRAIN, USART1_RX);
 80002ee:	2307      	movs	r3, #7
 80002f0:	229c      	movs	r2, #156	; 0x9c
 80002f2:	210a      	movs	r1, #10
 80002f4:	488f      	ldr	r0, [pc, #572]	; (8000534 <Console_Init+0x294>)
 80002f6:	f001 ffdd 	bl	80022b4 <GPIO_Pin_Setup>

		port ->BRR |= (int)(84000000 / (16 * baudrate)) << 4;
 80002fa:	687b      	ldr	r3, [r7, #4]
 80002fc:	689b      	ldr	r3, [r3, #8]
 80002fe:	683a      	ldr	r2, [r7, #0]
 8000300:	0112      	lsls	r2, r2, #4
 8000302:	498d      	ldr	r1, [pc, #564]	; (8000538 <Console_Init+0x298>)
 8000304:	fb91 f2f2 	sdiv	r2, r1, r2
 8000308:	0112      	lsls	r2, r2, #4
 800030a:	431a      	orrs	r2, r3
 800030c:	687b      	ldr	r3, [r7, #4]
 800030e:	609a      	str	r2, [r3, #8]
		port -> CR1 |= USART_CR1_TE | USART_CR1_RE;
 8000310:	687b      	ldr	r3, [r7, #4]
 8000312:	68db      	ldr	r3, [r3, #12]
 8000314:	f043 020c 	orr.w	r2, r3, #12
 8000318:	687b      	ldr	r3, [r7, #4]
 800031a:	60da      	str	r2, [r3, #12]
		port -> CR1 |= USART_CR1_UE;
 800031c:	687b      	ldr	r3, [r7, #4]
 800031e:	68db      	ldr	r3, [r3, #12]
 8000320:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8000324:	687b      	ldr	r3, [r7, #4]
 8000326:	60da      	str	r2, [r3, #12]
		port ->CR1 |=  USART_CR1_RE  ;
	}



}
 8000328:	e0f8      	b.n	800051c <Console_Init+0x27c>
	else if(port == USART6)
 800032a:	687b      	ldr	r3, [r7, #4]
 800032c:	4a83      	ldr	r2, [pc, #524]	; (800053c <Console_Init+0x29c>)
 800032e:	4293      	cmp	r3, r2
 8000330:	d12d      	bne.n	800038e <Console_Init+0xee>
		RCC -> APB2ENR |= RCC_APB2ENR_USART6EN;
 8000332:	4b7d      	ldr	r3, [pc, #500]	; (8000528 <Console_Init+0x288>)
 8000334:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000336:	4a7c      	ldr	r2, [pc, #496]	; (8000528 <Console_Init+0x288>)
 8000338:	f043 0320 	orr.w	r3, r3, #32
 800033c:	6453      	str	r3, [r2, #68]	; 0x44
		GPIO_Pin_Setup(GPIOC, 6, ALTERNATE_FUNCTION_OUTPUT_PUSHPULL, USART6_TX);
 800033e:	2307      	movs	r3, #7
 8000340:	228c      	movs	r2, #140	; 0x8c
 8000342:	2106      	movs	r1, #6
 8000344:	487e      	ldr	r0, [pc, #504]	; (8000540 <Console_Init+0x2a0>)
 8000346:	f001 ffb5 	bl	80022b4 <GPIO_Pin_Setup>
		GPIO_Pin_Setup(GPIOC, 7, ALTERNATE_FUNCTION_OUTPUT_PUSHPULL, USART6_RX);
 800034a:	2307      	movs	r3, #7
 800034c:	228c      	movs	r2, #140	; 0x8c
 800034e:	2107      	movs	r1, #7
 8000350:	487b      	ldr	r0, [pc, #492]	; (8000540 <Console_Init+0x2a0>)
 8000352:	f001 ffaf 	bl	80022b4 <GPIO_Pin_Setup>
		port ->CR1 |= USART_CR1_UE;
 8000356:	687b      	ldr	r3, [r7, #4]
 8000358:	68db      	ldr	r3, [r3, #12]
 800035a:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800035e:	687b      	ldr	r3, [r7, #4]
 8000360:	60da      	str	r2, [r3, #12]
		port->BRR = (int)(84000000 / (16 * baudrate)) << 4;
 8000362:	683b      	ldr	r3, [r7, #0]
 8000364:	011b      	lsls	r3, r3, #4
 8000366:	4a74      	ldr	r2, [pc, #464]	; (8000538 <Console_Init+0x298>)
 8000368:	fb92 f3f3 	sdiv	r3, r2, r3
 800036c:	011b      	lsls	r3, r3, #4
 800036e:	461a      	mov	r2, r3
 8000370:	687b      	ldr	r3, [r7, #4]
 8000372:	609a      	str	r2, [r3, #8]
		port ->CR1 |= USART_CR1_TE ;
 8000374:	687b      	ldr	r3, [r7, #4]
 8000376:	68db      	ldr	r3, [r3, #12]
 8000378:	f043 0208 	orr.w	r2, r3, #8
 800037c:	687b      	ldr	r3, [r7, #4]
 800037e:	60da      	str	r2, [r3, #12]
		port ->CR1 |=  USART_CR1_RE  ;
 8000380:	687b      	ldr	r3, [r7, #4]
 8000382:	68db      	ldr	r3, [r3, #12]
 8000384:	f043 0204 	orr.w	r2, r3, #4
 8000388:	687b      	ldr	r3, [r7, #4]
 800038a:	60da      	str	r2, [r3, #12]
}
 800038c:	e0c6      	b.n	800051c <Console_Init+0x27c>
	else if(port == USART2)
 800038e:	687b      	ldr	r3, [r7, #4]
 8000390:	4a6c      	ldr	r2, [pc, #432]	; (8000544 <Console_Init+0x2a4>)
 8000392:	4293      	cmp	r3, r2
 8000394:	d12d      	bne.n	80003f2 <Console_Init+0x152>
		RCC -> APB1ENR |= RCC_APB1ENR_USART2EN;
 8000396:	4b64      	ldr	r3, [pc, #400]	; (8000528 <Console_Init+0x288>)
 8000398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800039a:	4a63      	ldr	r2, [pc, #396]	; (8000528 <Console_Init+0x288>)
 800039c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80003a0:	6413      	str	r3, [r2, #64]	; 0x40
		GPIO_Pin_Setup(GPIOA, 2, ALTERNATE_FUNCTION_OUTPUT_PUSHPULL, USART2_TX);
 80003a2:	2307      	movs	r3, #7
 80003a4:	228c      	movs	r2, #140	; 0x8c
 80003a6:	2102      	movs	r1, #2
 80003a8:	4862      	ldr	r0, [pc, #392]	; (8000534 <Console_Init+0x294>)
 80003aa:	f001 ff83 	bl	80022b4 <GPIO_Pin_Setup>
		GPIO_Pin_Setup(GPIOA, 3, ALTERNATE_FUNCTION_OUTPUT_OPENDRAIN, USART2_RX);
 80003ae:	2307      	movs	r3, #7
 80003b0:	229c      	movs	r2, #156	; 0x9c
 80003b2:	2103      	movs	r1, #3
 80003b4:	485f      	ldr	r0, [pc, #380]	; (8000534 <Console_Init+0x294>)
 80003b6:	f001 ff7d 	bl	80022b4 <GPIO_Pin_Setup>
		port ->CR1 |= USART_CR1_UE;
 80003ba:	687b      	ldr	r3, [r7, #4]
 80003bc:	68db      	ldr	r3, [r3, #12]
 80003be:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80003c2:	687b      	ldr	r3, [r7, #4]
 80003c4:	60da      	str	r2, [r3, #12]
		port->BRR = (int)(84000000 / ((16 * baudrate)*2)) << 4;
 80003c6:	683b      	ldr	r3, [r7, #0]
 80003c8:	015b      	lsls	r3, r3, #5
 80003ca:	4a5b      	ldr	r2, [pc, #364]	; (8000538 <Console_Init+0x298>)
 80003cc:	fb92 f3f3 	sdiv	r3, r2, r3
 80003d0:	011b      	lsls	r3, r3, #4
 80003d2:	461a      	mov	r2, r3
 80003d4:	687b      	ldr	r3, [r7, #4]
 80003d6:	609a      	str	r2, [r3, #8]
		port ->CR1 |= USART_CR1_TE ;
 80003d8:	687b      	ldr	r3, [r7, #4]
 80003da:	68db      	ldr	r3, [r3, #12]
 80003dc:	f043 0208 	orr.w	r2, r3, #8
 80003e0:	687b      	ldr	r3, [r7, #4]
 80003e2:	60da      	str	r2, [r3, #12]
		port ->CR1 |=  USART_CR1_RE  ;
 80003e4:	687b      	ldr	r3, [r7, #4]
 80003e6:	68db      	ldr	r3, [r3, #12]
 80003e8:	f043 0204 	orr.w	r2, r3, #4
 80003ec:	687b      	ldr	r3, [r7, #4]
 80003ee:	60da      	str	r2, [r3, #12]
}
 80003f0:	e094      	b.n	800051c <Console_Init+0x27c>
	else if(port == USART3)
 80003f2:	687b      	ldr	r3, [r7, #4]
 80003f4:	4a54      	ldr	r2, [pc, #336]	; (8000548 <Console_Init+0x2a8>)
 80003f6:	4293      	cmp	r3, r2
 80003f8:	d12d      	bne.n	8000456 <Console_Init+0x1b6>
		RCC -> APB1ENR |= RCC_APB1ENR_USART3EN;
 80003fa:	4b4b      	ldr	r3, [pc, #300]	; (8000528 <Console_Init+0x288>)
 80003fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80003fe:	4a4a      	ldr	r2, [pc, #296]	; (8000528 <Console_Init+0x288>)
 8000400:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000404:	6413      	str	r3, [r2, #64]	; 0x40
		GPIO_Pin_Setup(GPIOB, 10, ALTERNATE_FUNCTION_OUTPUT_PUSHPULL, USART3_TX);
 8000406:	2307      	movs	r3, #7
 8000408:	228c      	movs	r2, #140	; 0x8c
 800040a:	210a      	movs	r1, #10
 800040c:	484f      	ldr	r0, [pc, #316]	; (800054c <Console_Init+0x2ac>)
 800040e:	f001 ff51 	bl	80022b4 <GPIO_Pin_Setup>
		GPIO_Pin_Setup(GPIOB, 11, ALTERNATE_FUNCTION_OUTPUT_OPENDRAIN, USART3_RX);
 8000412:	2307      	movs	r3, #7
 8000414:	229c      	movs	r2, #156	; 0x9c
 8000416:	210b      	movs	r1, #11
 8000418:	484c      	ldr	r0, [pc, #304]	; (800054c <Console_Init+0x2ac>)
 800041a:	f001 ff4b 	bl	80022b4 <GPIO_Pin_Setup>
		port ->CR1 |= USART_CR1_UE;
 800041e:	687b      	ldr	r3, [r7, #4]
 8000420:	68db      	ldr	r3, [r3, #12]
 8000422:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8000426:	687b      	ldr	r3, [r7, #4]
 8000428:	60da      	str	r2, [r3, #12]
		port->BRR = (int)(84000000 / ((16 * baudrate)*2)) << 4;
 800042a:	683b      	ldr	r3, [r7, #0]
 800042c:	015b      	lsls	r3, r3, #5
 800042e:	4a42      	ldr	r2, [pc, #264]	; (8000538 <Console_Init+0x298>)
 8000430:	fb92 f3f3 	sdiv	r3, r2, r3
 8000434:	011b      	lsls	r3, r3, #4
 8000436:	461a      	mov	r2, r3
 8000438:	687b      	ldr	r3, [r7, #4]
 800043a:	609a      	str	r2, [r3, #8]
		port ->CR1 |= USART_CR1_TE ;
 800043c:	687b      	ldr	r3, [r7, #4]
 800043e:	68db      	ldr	r3, [r3, #12]
 8000440:	f043 0208 	orr.w	r2, r3, #8
 8000444:	687b      	ldr	r3, [r7, #4]
 8000446:	60da      	str	r2, [r3, #12]
		port ->CR1 |=  USART_CR1_RE  ;
 8000448:	687b      	ldr	r3, [r7, #4]
 800044a:	68db      	ldr	r3, [r3, #12]
 800044c:	f043 0204 	orr.w	r2, r3, #4
 8000450:	687b      	ldr	r3, [r7, #4]
 8000452:	60da      	str	r2, [r3, #12]
}
 8000454:	e062      	b.n	800051c <Console_Init+0x27c>
	else if(port == UART4)
 8000456:	687b      	ldr	r3, [r7, #4]
 8000458:	4a3d      	ldr	r2, [pc, #244]	; (8000550 <Console_Init+0x2b0>)
 800045a:	4293      	cmp	r3, r2
 800045c:	d12d      	bne.n	80004ba <Console_Init+0x21a>
		RCC -> APB1ENR |= RCC_APB1ENR_UART4EN;
 800045e:	4b32      	ldr	r3, [pc, #200]	; (8000528 <Console_Init+0x288>)
 8000460:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000462:	4a31      	ldr	r2, [pc, #196]	; (8000528 <Console_Init+0x288>)
 8000464:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000468:	6413      	str	r3, [r2, #64]	; 0x40
		GPIO_Pin_Setup(GPIOA, 0, ALTERNATE_FUNCTION_OUTPUT_PUSHPULL, USART4_TX);
 800046a:	2307      	movs	r3, #7
 800046c:	228c      	movs	r2, #140	; 0x8c
 800046e:	2100      	movs	r1, #0
 8000470:	4830      	ldr	r0, [pc, #192]	; (8000534 <Console_Init+0x294>)
 8000472:	f001 ff1f 	bl	80022b4 <GPIO_Pin_Setup>
		GPIO_Pin_Setup(GPIOA, 1, ALTERNATE_FUNCTION_OUTPUT_OPENDRAIN, USART4_RX);
 8000476:	2307      	movs	r3, #7
 8000478:	229c      	movs	r2, #156	; 0x9c
 800047a:	2101      	movs	r1, #1
 800047c:	482d      	ldr	r0, [pc, #180]	; (8000534 <Console_Init+0x294>)
 800047e:	f001 ff19 	bl	80022b4 <GPIO_Pin_Setup>
		port ->CR1 |= USART_CR1_UE;
 8000482:	687b      	ldr	r3, [r7, #4]
 8000484:	68db      	ldr	r3, [r3, #12]
 8000486:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800048a:	687b      	ldr	r3, [r7, #4]
 800048c:	60da      	str	r2, [r3, #12]
		port->BRR = (int)(84000000 / ((16 * baudrate)*2)) << 4;
 800048e:	683b      	ldr	r3, [r7, #0]
 8000490:	015b      	lsls	r3, r3, #5
 8000492:	4a29      	ldr	r2, [pc, #164]	; (8000538 <Console_Init+0x298>)
 8000494:	fb92 f3f3 	sdiv	r3, r2, r3
 8000498:	011b      	lsls	r3, r3, #4
 800049a:	461a      	mov	r2, r3
 800049c:	687b      	ldr	r3, [r7, #4]
 800049e:	609a      	str	r2, [r3, #8]
		port ->CR1 |= USART_CR1_TE ;
 80004a0:	687b      	ldr	r3, [r7, #4]
 80004a2:	68db      	ldr	r3, [r3, #12]
 80004a4:	f043 0208 	orr.w	r2, r3, #8
 80004a8:	687b      	ldr	r3, [r7, #4]
 80004aa:	60da      	str	r2, [r3, #12]
		port ->CR1 |=  USART_CR1_RE  ;
 80004ac:	687b      	ldr	r3, [r7, #4]
 80004ae:	68db      	ldr	r3, [r3, #12]
 80004b0:	f043 0204 	orr.w	r2, r3, #4
 80004b4:	687b      	ldr	r3, [r7, #4]
 80004b6:	60da      	str	r2, [r3, #12]
}
 80004b8:	e030      	b.n	800051c <Console_Init+0x27c>
	else if(port == UART5)
 80004ba:	687b      	ldr	r3, [r7, #4]
 80004bc:	4a25      	ldr	r2, [pc, #148]	; (8000554 <Console_Init+0x2b4>)
 80004be:	4293      	cmp	r3, r2
 80004c0:	d12c      	bne.n	800051c <Console_Init+0x27c>
		RCC -> APB1ENR |= RCC_APB1ENR_UART5EN;
 80004c2:	4b19      	ldr	r3, [pc, #100]	; (8000528 <Console_Init+0x288>)
 80004c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80004c6:	4a18      	ldr	r2, [pc, #96]	; (8000528 <Console_Init+0x288>)
 80004c8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80004cc:	6413      	str	r3, [r2, #64]	; 0x40
		GPIO_Pin_Setup(GPIOC, 12, ALTERNATE_FUNCTION_OUTPUT_PUSHPULL, USART5_TX);
 80004ce:	2307      	movs	r3, #7
 80004d0:	228c      	movs	r2, #140	; 0x8c
 80004d2:	210c      	movs	r1, #12
 80004d4:	481a      	ldr	r0, [pc, #104]	; (8000540 <Console_Init+0x2a0>)
 80004d6:	f001 feed 	bl	80022b4 <GPIO_Pin_Setup>
		GPIO_Pin_Setup(GPIOD, 2, ALTERNATE_FUNCTION_OUTPUT_OPENDRAIN, USART5_RX);
 80004da:	2307      	movs	r3, #7
 80004dc:	229c      	movs	r2, #156	; 0x9c
 80004de:	2102      	movs	r1, #2
 80004e0:	481d      	ldr	r0, [pc, #116]	; (8000558 <Console_Init+0x2b8>)
 80004e2:	f001 fee7 	bl	80022b4 <GPIO_Pin_Setup>
		port ->CR1 |= USART_CR1_UE;
 80004e6:	687b      	ldr	r3, [r7, #4]
 80004e8:	68db      	ldr	r3, [r3, #12]
 80004ea:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80004ee:	687b      	ldr	r3, [r7, #4]
 80004f0:	60da      	str	r2, [r3, #12]
		port->BRR = (int)(84000000 / ((16 * baudrate)*2)) << 4;
 80004f2:	683b      	ldr	r3, [r7, #0]
 80004f4:	015b      	lsls	r3, r3, #5
 80004f6:	4a10      	ldr	r2, [pc, #64]	; (8000538 <Console_Init+0x298>)
 80004f8:	fb92 f3f3 	sdiv	r3, r2, r3
 80004fc:	011b      	lsls	r3, r3, #4
 80004fe:	461a      	mov	r2, r3
 8000500:	687b      	ldr	r3, [r7, #4]
 8000502:	609a      	str	r2, [r3, #8]
		port ->CR1 |= USART_CR1_TE ;
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	68db      	ldr	r3, [r3, #12]
 8000508:	f043 0208 	orr.w	r2, r3, #8
 800050c:	687b      	ldr	r3, [r7, #4]
 800050e:	60da      	str	r2, [r3, #12]
		port ->CR1 |=  USART_CR1_RE  ;
 8000510:	687b      	ldr	r3, [r7, #4]
 8000512:	68db      	ldr	r3, [r3, #12]
 8000514:	f043 0204 	orr.w	r2, r3, #4
 8000518:	687b      	ldr	r3, [r7, #4]
 800051a:	60da      	str	r2, [r3, #12]
}
 800051c:	bf00      	nop
 800051e:	3708      	adds	r7, #8
 8000520:	46bd      	mov	sp, r7
 8000522:	bd80      	pop	{r7, pc}
 8000524:	40011000 	.word	0x40011000
 8000528:	40023800 	.word	0x40023800
 800052c:	400264b8 	.word	0x400264b8
 8000530:	08030450 	.word	0x08030450
 8000534:	40020000 	.word	0x40020000
 8000538:	0501bd00 	.word	0x0501bd00
 800053c:	40011400 	.word	0x40011400
 8000540:	40020800 	.word	0x40020800
 8000544:	40004400 	.word	0x40004400
 8000548:	40004800 	.word	0x40004800
 800054c:	40020400 	.word	0x40020400
 8000550:	40004c00 	.word	0x40004c00
 8000554:	40005000 	.word	0x40005000
 8000558:	40020c00 	.word	0x40020c00

0800055c <printConsole>:


 void printConsole(USART_TypeDef *port,char *msg, ...)
{
 800055c:	b40e      	push	{r1, r2, r3}
 800055e:	b580      	push	{r7, lr}
 8000560:	f5ad 7d7f 	sub.w	sp, sp, #1020	; 0x3fc
 8000564:	af00      	add	r7, sp, #0
 8000566:	f507 737e 	add.w	r3, r7, #1016	; 0x3f8
 800056a:	f5a3 737d 	sub.w	r3, r3, #1012	; 0x3f4
 800056e:	6018      	str	r0, [r3, #0]

char buff[1000];
//	#ifdef DEBUG_UART
	va_list args;
	va_start(args, msg);
 8000570:	f507 6281 	add.w	r2, r7, #1032	; 0x408
 8000574:	f507 737e 	add.w	r3, r7, #1016	; 0x3f8
 8000578:	f5a3 737b 	sub.w	r3, r3, #1004	; 0x3ec
 800057c:	601a      	str	r2, [r3, #0]
	vsprintf(buff, msg, args);
 800057e:	f507 737e 	add.w	r3, r7, #1016	; 0x3f8
 8000582:	f5a3 737b 	sub.w	r3, r3, #1004	; 0x3ec
 8000586:	f107 0010 	add.w	r0, r7, #16
 800058a:	681a      	ldr	r2, [r3, #0]
 800058c:	f8d7 1404 	ldr.w	r1, [r7, #1028]	; 0x404
 8000590:	f002 fc64 	bl	8002e5c <vsiprintf>
	DMA2_Stream7 -> PAR = (uint32_t)&port -> DR;
 8000594:	f507 737e 	add.w	r3, r7, #1016	; 0x3f8
 8000598:	f5a3 737d 	sub.w	r3, r3, #1012	; 0x3f4
 800059c:	681b      	ldr	r3, [r3, #0]
 800059e:	1d1a      	adds	r2, r3, #4
 80005a0:	4b14      	ldr	r3, [pc, #80]	; (80005f4 <printConsole+0x98>)
 80005a2:	609a      	str	r2, [r3, #8]
	DMA2_Stream7 -> M0AR = (uint32_t)&buff[0];
 80005a4:	4a13      	ldr	r2, [pc, #76]	; (80005f4 <printConsole+0x98>)
 80005a6:	f107 0310 	add.w	r3, r7, #16
 80005aa:	60d3      	str	r3, [r2, #12]
	DMA2_Stream7 -> NDTR = (uint16_t)strlen(buff);
 80005ac:	f107 0310 	add.w	r3, r7, #16
 80005b0:	4618      	mov	r0, r3
 80005b2:	f7ff fe1d 	bl	80001f0 <strlen>
 80005b6:	4603      	mov	r3, r0
 80005b8:	b29a      	uxth	r2, r3
 80005ba:	4b0e      	ldr	r3, [pc, #56]	; (80005f4 <printConsole+0x98>)
 80005bc:	605a      	str	r2, [r3, #4]
	DMA2_Stream7 -> CR |= DMA_SxCR_EN;
 80005be:	4b0d      	ldr	r3, [pc, #52]	; (80005f4 <printConsole+0x98>)
 80005c0:	681b      	ldr	r3, [r3, #0]
 80005c2:	4a0c      	ldr	r2, [pc, #48]	; (80005f4 <printConsole+0x98>)
 80005c4:	f043 0301 	orr.w	r3, r3, #1
 80005c8:	6013      	str	r3, [r2, #0]
	while((DMA2->HISR & DMA_HIFCR_CTCIF7) == 0){}
 80005ca:	bf00      	nop
 80005cc:	4b0a      	ldr	r3, [pc, #40]	; (80005f8 <printConsole+0x9c>)
 80005ce:	685b      	ldr	r3, [r3, #4]
 80005d0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	d0f9      	beq.n	80005cc <printConsole+0x70>
	DMA2 ->HIFCR |= DMA_HIFCR_CTCIF7;
 80005d8:	4b07      	ldr	r3, [pc, #28]	; (80005f8 <printConsole+0x9c>)
 80005da:	68db      	ldr	r3, [r3, #12]
 80005dc:	4a06      	ldr	r2, [pc, #24]	; (80005f8 <printConsole+0x9c>)
 80005de:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80005e2:	60d3      	str	r3, [r2, #12]
////		port -> CR1 |= USART_CR1_SBK;
//		while (!(port->SR & USART_SR_TXE));
//	}

//	#endif
}
 80005e4:	bf00      	nop
 80005e6:	f507 777f 	add.w	r7, r7, #1020	; 0x3fc
 80005ea:	46bd      	mov	sp, r7
 80005ec:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80005f0:	b003      	add	sp, #12
 80005f2:	4770      	bx	lr
 80005f4:	400264b8 	.word	0x400264b8
 80005f8:	40026400 	.word	0x40026400

080005fc <DMA_Init>:
	}
}


int DMA_Init(DMA_Init_Typedef *DMA_Config)
{
 80005fc:	b480      	push	{r7}
 80005fe:	b085      	sub	sp, #20
 8000600:	af00      	add	r7, sp, #0
 8000602:	6078      	str	r0, [r7, #4]
	int ret_value = 0;
 8000604:	2300      	movs	r3, #0
 8000606:	60fb      	str	r3, [r7, #12]
	if(DMA_Config->DMA_Port == DMA1)
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	681b      	ldr	r3, [r3, #0]
 800060c:	4a88      	ldr	r2, [pc, #544]	; (8000830 <DMA_Init+0x234>)
 800060e:	4293      	cmp	r3, r2
 8000610:	d106      	bne.n	8000620 <DMA_Init+0x24>
	{
		RCC -> AHB1ENR |= RCC_AHB1ENR_DMA1EN;
 8000612:	4b88      	ldr	r3, [pc, #544]	; (8000834 <DMA_Init+0x238>)
 8000614:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000616:	4a87      	ldr	r2, [pc, #540]	; (8000834 <DMA_Init+0x238>)
 8000618:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800061c:	6313      	str	r3, [r2, #48]	; 0x30
 800061e:	e00e      	b.n	800063e <DMA_Init+0x42>
	}
	else if(DMA_Config->DMA_Port == DMA2)
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	681b      	ldr	r3, [r3, #0]
 8000624:	4a84      	ldr	r2, [pc, #528]	; (8000838 <DMA_Init+0x23c>)
 8000626:	4293      	cmp	r3, r2
 8000628:	d106      	bne.n	8000638 <DMA_Init+0x3c>
	{
		RCC -> AHB1ENR |= RCC_AHB1ENR_DMA2EN;
 800062a:	4b82      	ldr	r3, [pc, #520]	; (8000834 <DMA_Init+0x238>)
 800062c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800062e:	4a81      	ldr	r2, [pc, #516]	; (8000834 <DMA_Init+0x238>)
 8000630:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000634:	6313      	str	r3, [r2, #48]	; 0x30
 8000636:	e002      	b.n	800063e <DMA_Init+0x42>
	}
	else
	{
		ret_value = -1;
 8000638:	f04f 33ff 	mov.w	r3, #4294967295
 800063c:	60fb      	str	r3, [r7, #12]
	}

	if( (DMA_Config -> Stream == DMA1_Stream0) || (DMA_Config -> Stream == DMA2_Stream0) ) DMA_Config -> stream_temp = 0;
 800063e:	687b      	ldr	r3, [r7, #4]
 8000640:	685b      	ldr	r3, [r3, #4]
 8000642:	4a7e      	ldr	r2, [pc, #504]	; (800083c <DMA_Init+0x240>)
 8000644:	4293      	cmp	r3, r2
 8000646:	d004      	beq.n	8000652 <DMA_Init+0x56>
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	685b      	ldr	r3, [r3, #4]
 800064c:	4a7c      	ldr	r2, [pc, #496]	; (8000840 <DMA_Init+0x244>)
 800064e:	4293      	cmp	r3, r2
 8000650:	d102      	bne.n	8000658 <DMA_Init+0x5c>
 8000652:	687b      	ldr	r3, [r7, #4]
 8000654:	2200      	movs	r2, #0
 8000656:	629a      	str	r2, [r3, #40]	; 0x28
	if( (DMA_Config -> Stream == DMA1_Stream1) || (DMA_Config -> Stream == DMA2_Stream1) ) DMA_Config -> stream_temp = 1;
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	685b      	ldr	r3, [r3, #4]
 800065c:	4a79      	ldr	r2, [pc, #484]	; (8000844 <DMA_Init+0x248>)
 800065e:	4293      	cmp	r3, r2
 8000660:	d004      	beq.n	800066c <DMA_Init+0x70>
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	685b      	ldr	r3, [r3, #4]
 8000666:	4a78      	ldr	r2, [pc, #480]	; (8000848 <DMA_Init+0x24c>)
 8000668:	4293      	cmp	r3, r2
 800066a:	d102      	bne.n	8000672 <DMA_Init+0x76>
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	2201      	movs	r2, #1
 8000670:	629a      	str	r2, [r3, #40]	; 0x28
	if( (DMA_Config -> Stream == DMA1_Stream2) || (DMA_Config -> Stream == DMA2_Stream2) ) DMA_Config -> stream_temp = 2;
 8000672:	687b      	ldr	r3, [r7, #4]
 8000674:	685b      	ldr	r3, [r3, #4]
 8000676:	4a75      	ldr	r2, [pc, #468]	; (800084c <DMA_Init+0x250>)
 8000678:	4293      	cmp	r3, r2
 800067a:	d004      	beq.n	8000686 <DMA_Init+0x8a>
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	685b      	ldr	r3, [r3, #4]
 8000680:	4a73      	ldr	r2, [pc, #460]	; (8000850 <DMA_Init+0x254>)
 8000682:	4293      	cmp	r3, r2
 8000684:	d102      	bne.n	800068c <DMA_Init+0x90>
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	2202      	movs	r2, #2
 800068a:	629a      	str	r2, [r3, #40]	; 0x28
	if( (DMA_Config -> Stream == DMA1_Stream3) || (DMA_Config -> Stream == DMA2_Stream3) ) DMA_Config -> stream_temp = 3;
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	685b      	ldr	r3, [r3, #4]
 8000690:	4a70      	ldr	r2, [pc, #448]	; (8000854 <DMA_Init+0x258>)
 8000692:	4293      	cmp	r3, r2
 8000694:	d004      	beq.n	80006a0 <DMA_Init+0xa4>
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	685b      	ldr	r3, [r3, #4]
 800069a:	4a6f      	ldr	r2, [pc, #444]	; (8000858 <DMA_Init+0x25c>)
 800069c:	4293      	cmp	r3, r2
 800069e:	d102      	bne.n	80006a6 <DMA_Init+0xaa>
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	2203      	movs	r2, #3
 80006a4:	629a      	str	r2, [r3, #40]	; 0x28
	if( (DMA_Config -> Stream == DMA1_Stream4) || (DMA_Config -> Stream == DMA2_Stream4) ) DMA_Config -> stream_temp = 4;
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	685b      	ldr	r3, [r3, #4]
 80006aa:	4a6c      	ldr	r2, [pc, #432]	; (800085c <DMA_Init+0x260>)
 80006ac:	4293      	cmp	r3, r2
 80006ae:	d004      	beq.n	80006ba <DMA_Init+0xbe>
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	685b      	ldr	r3, [r3, #4]
 80006b4:	4a6a      	ldr	r2, [pc, #424]	; (8000860 <DMA_Init+0x264>)
 80006b6:	4293      	cmp	r3, r2
 80006b8:	d102      	bne.n	80006c0 <DMA_Init+0xc4>
 80006ba:	687b      	ldr	r3, [r7, #4]
 80006bc:	2204      	movs	r2, #4
 80006be:	629a      	str	r2, [r3, #40]	; 0x28
	if( (DMA_Config -> Stream == DMA1_Stream5) || (DMA_Config -> Stream == DMA2_Stream5) ) DMA_Config -> stream_temp = 5;
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	685b      	ldr	r3, [r3, #4]
 80006c4:	4a67      	ldr	r2, [pc, #412]	; (8000864 <DMA_Init+0x268>)
 80006c6:	4293      	cmp	r3, r2
 80006c8:	d004      	beq.n	80006d4 <DMA_Init+0xd8>
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	685b      	ldr	r3, [r3, #4]
 80006ce:	4a66      	ldr	r2, [pc, #408]	; (8000868 <DMA_Init+0x26c>)
 80006d0:	4293      	cmp	r3, r2
 80006d2:	d102      	bne.n	80006da <DMA_Init+0xde>
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	2205      	movs	r2, #5
 80006d8:	629a      	str	r2, [r3, #40]	; 0x28
	if( (DMA_Config -> Stream == DMA1_Stream6) || (DMA_Config -> Stream == DMA2_Stream6) ) DMA_Config -> stream_temp = 6;
 80006da:	687b      	ldr	r3, [r7, #4]
 80006dc:	685b      	ldr	r3, [r3, #4]
 80006de:	4a63      	ldr	r2, [pc, #396]	; (800086c <DMA_Init+0x270>)
 80006e0:	4293      	cmp	r3, r2
 80006e2:	d004      	beq.n	80006ee <DMA_Init+0xf2>
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	685b      	ldr	r3, [r3, #4]
 80006e8:	4a61      	ldr	r2, [pc, #388]	; (8000870 <DMA_Init+0x274>)
 80006ea:	4293      	cmp	r3, r2
 80006ec:	d102      	bne.n	80006f4 <DMA_Init+0xf8>
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	2206      	movs	r2, #6
 80006f2:	629a      	str	r2, [r3, #40]	; 0x28
	if( (DMA_Config -> Stream == DMA1_Stream7) || (DMA_Config -> Stream == DMA2_Stream7) ) DMA_Config -> stream_temp = 7;
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	685b      	ldr	r3, [r3, #4]
 80006f8:	4a5e      	ldr	r2, [pc, #376]	; (8000874 <DMA_Init+0x278>)
 80006fa:	4293      	cmp	r3, r2
 80006fc:	d004      	beq.n	8000708 <DMA_Init+0x10c>
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	685b      	ldr	r3, [r3, #4]
 8000702:	4a5d      	ldr	r2, [pc, #372]	; (8000878 <DMA_Init+0x27c>)
 8000704:	4293      	cmp	r3, r2
 8000706:	d102      	bne.n	800070e <DMA_Init+0x112>
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	2207      	movs	r2, #7
 800070c:	629a      	str	r2, [r3, #40]	; 0x28

	DMA_Config -> Stream->CR &= ~DMA_SxCR_EN; //Disable DMA Stream
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	685b      	ldr	r3, [r3, #4]
 8000712:	681a      	ldr	r2, [r3, #0]
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	685b      	ldr	r3, [r3, #4]
 8000718:	f022 0201 	bic.w	r2, r2, #1
 800071c:	601a      	str	r2, [r3, #0]
	DMA_Config -> Stream->CR |= (DMA_Config->channel) << DMA_SxCR_CHSEL_Pos; //Select Channel
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	685b      	ldr	r3, [r3, #4]
 8000722:	681a      	ldr	r2, [r3, #0]
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	689b      	ldr	r3, [r3, #8]
 8000728:	065b      	lsls	r3, r3, #25
 800072a:	4619      	mov	r1, r3
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	685b      	ldr	r3, [r3, #4]
 8000730:	430a      	orrs	r2, r1
 8000732:	601a      	str	r2, [r3, #0]

	DMA_Config -> Stream->CR |= DMA_SxCR_MINC; //Enable memory increment mode
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	685b      	ldr	r3, [r3, #4]
 8000738:	681a      	ldr	r2, [r3, #0]
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	685b      	ldr	r3, [r3, #4]
 800073e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000742:	601a      	str	r2, [r3, #0]
	//Disable Interrupt
	DMA_Config -> Stream->CR  &= ~(DMA_SxCR_HTIE | DMA_SxCR_TCIE | DMA_SxCR_TEIE | DMA_SxCR_DMEIE);
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	685b      	ldr	r3, [r3, #4]
 8000748:	681a      	ldr	r2, [r3, #0]
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	685b      	ldr	r3, [r3, #4]
 800074e:	f022 021e 	bic.w	r2, r2, #30
 8000752:	601a      	str	r2, [r3, #0]
	DMA_Config -> Stream->FCR &= ~(DMA_SxFCR_FEIE);
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	685b      	ldr	r3, [r3, #4]
 8000758:	695a      	ldr	r2, [r3, #20]
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	685b      	ldr	r3, [r3, #4]
 800075e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000762:	615a      	str	r2, [r3, #20]
	//Enable Interrupt
	DMA_Config -> Stream->CR  |= (DMA_Config->Half_Transfer_interrupt     << DMA_SxCR_HTIE_Pos);
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	685b      	ldr	r3, [r3, #4]
 8000768:	681a      	ldr	r2, [r3, #0]
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	7b5b      	ldrb	r3, [r3, #13]
 800076e:	00db      	lsls	r3, r3, #3
 8000770:	4619      	mov	r1, r3
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	685b      	ldr	r3, [r3, #4]
 8000776:	430a      	orrs	r2, r1
 8000778:	601a      	str	r2, [r3, #0]
	DMA_Config -> Stream->CR  |= (DMA_Config->Transfer_Complete_interrupt << DMA_SxCR_TCIE_Pos);
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	685b      	ldr	r3, [r3, #4]
 800077e:	681a      	ldr	r2, [r3, #0]
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	7b9b      	ldrb	r3, [r3, #14]
 8000784:	011b      	lsls	r3, r3, #4
 8000786:	4619      	mov	r1, r3
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	685b      	ldr	r3, [r3, #4]
 800078c:	430a      	orrs	r2, r1
 800078e:	601a      	str	r2, [r3, #0]
	DMA_Config -> Stream->CR  |= (DMA_Config->Transfer_Error_interrupt    << DMA_SxCR_TEIE_Pos);
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	685b      	ldr	r3, [r3, #4]
 8000794:	681a      	ldr	r2, [r3, #0]
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	7bdb      	ldrb	r3, [r3, #15]
 800079a:	009b      	lsls	r3, r3, #2
 800079c:	4619      	mov	r1, r3
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	685b      	ldr	r3, [r3, #4]
 80007a2:	430a      	orrs	r2, r1
 80007a4:	601a      	str	r2, [r3, #0]
	DMA_Config -> Stream->CR  |= (DMA_Config->Direct_Mode_Error_interrupt << DMA_SxCR_DIR_Pos);
 80007a6:	687b      	ldr	r3, [r7, #4]
 80007a8:	685b      	ldr	r3, [r3, #4]
 80007aa:	681a      	ldr	r2, [r3, #0]
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	7c5b      	ldrb	r3, [r3, #17]
 80007b0:	019b      	lsls	r3, r3, #6
 80007b2:	4619      	mov	r1, r3
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	685b      	ldr	r3, [r3, #4]
 80007b8:	430a      	orrs	r2, r1
 80007ba:	601a      	str	r2, [r3, #0]
	DMA_Config -> Stream->FCR |= (DMA_Config->FIFO_Overrun_Underrun_interrupt << DMA_SxFCR_FEIE_Pos);
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	685b      	ldr	r3, [r3, #4]
 80007c0:	695a      	ldr	r2, [r3, #20]
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	7c1b      	ldrb	r3, [r3, #16]
 80007c6:	01db      	lsls	r3, r3, #7
 80007c8:	4619      	mov	r1, r3
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	685b      	ldr	r3, [r3, #4]
 80007ce:	430a      	orrs	r2, r1
 80007d0:	615a      	str	r2, [r3, #20]

	//Priority
	DMA_Config -> Stream->CR &= ~DMA_SxCR_PL;
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	685b      	ldr	r3, [r3, #4]
 80007d6:	681a      	ldr	r2, [r3, #0]
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	685b      	ldr	r3, [r3, #4]
 80007dc:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 80007e0:	601a      	str	r2, [r3, #0]
	DMA_Config -> Stream->CR |=  DMA_Config->priority << DMA_SxCR_PL_Pos;
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	685b      	ldr	r3, [r3, #4]
 80007e6:	681a      	ldr	r2, [r3, #0]
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80007ee:	041b      	lsls	r3, r3, #16
 80007f0:	4619      	mov	r1, r3
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	685b      	ldr	r3, [r3, #4]
 80007f6:	430a      	orrs	r2, r1
 80007f8:	601a      	str	r2, [r3, #0]

	//Direction
	DMA_Config -> Stream->CR &= ~DMA_SxCR_DIR;
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	685b      	ldr	r3, [r3, #4]
 80007fe:	681a      	ldr	r2, [r3, #0]
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	685b      	ldr	r3, [r3, #4]
 8000804:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8000808:	601a      	str	r2, [r3, #0]
	DMA_Config -> Stream->CR |=  DMA_Config->direction << DMA_SxCR_DIR_Pos;
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	685b      	ldr	r3, [r3, #4]
 800080e:	681a      	ldr	r2, [r3, #0]
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000816:	019b      	lsls	r3, r3, #6
 8000818:	4619      	mov	r1, r3
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	685b      	ldr	r3, [r3, #4]
 800081e:	430a      	orrs	r2, r1
 8000820:	601a      	str	r2, [r3, #0]

	return ret_value;
 8000822:	68fb      	ldr	r3, [r7, #12]

}
 8000824:	4618      	mov	r0, r3
 8000826:	3714      	adds	r7, #20
 8000828:	46bd      	mov	sp, r7
 800082a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800082e:	4770      	bx	lr
 8000830:	40026000 	.word	0x40026000
 8000834:	40023800 	.word	0x40023800
 8000838:	40026400 	.word	0x40026400
 800083c:	40026010 	.word	0x40026010
 8000840:	40026410 	.word	0x40026410
 8000844:	40026028 	.word	0x40026028
 8000848:	40026428 	.word	0x40026428
 800084c:	40026040 	.word	0x40026040
 8000850:	40026440 	.word	0x40026440
 8000854:	40026058 	.word	0x40026058
 8000858:	40026458 	.word	0x40026458
 800085c:	40026070 	.word	0x40026070
 8000860:	40026470 	.word	0x40026470
 8000864:	40026088 	.word	0x40026088
 8000868:	40026488 	.word	0x40026488
 800086c:	400260a0 	.word	0x400260a0
 8000870:	400264a0 	.word	0x400264a0
 8000874:	400260b8 	.word	0x400260b8
 8000878:	400264b8 	.word	0x400264b8

0800087c <DMA_Set_Target>:

void DMA_Set_Target(DMA_Init_Typedef *DMA_Config)
{
 800087c:	b480      	push	{r7}
 800087e:	b083      	sub	sp, #12
 8000880:	af00      	add	r7, sp, #0
 8000882:	6078      	str	r0, [r7, #4]
	DMA_Config->Stream->M0AR = (uint32_t)(DMA_Config->Desitnation_Address);
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	685b      	ldr	r3, [r3, #4]
 8000888:	687a      	ldr	r2, [r7, #4]
 800088a:	6952      	ldr	r2, [r2, #20]
 800088c:	60da      	str	r2, [r3, #12]
	DMA_Config->Stream->PAR  = (uint32_t)(DMA_Config->Source_Address);
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	685b      	ldr	r3, [r3, #4]
 8000892:	687a      	ldr	r2, [r7, #4]
 8000894:	6992      	ldr	r2, [r2, #24]
 8000896:	609a      	str	r2, [r3, #8]
	DMA_Config->Stream->NDTR = (uint16_t)(DMA_Config->data_length);
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	69db      	ldr	r3, [r3, #28]
 800089c:	b29a      	uxth	r2, r3
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	685b      	ldr	r3, [r3, #4]
 80008a2:	605a      	str	r2, [r3, #4]
}
 80008a4:	bf00      	nop
 80008a6:	370c      	adds	r7, #12
 80008a8:	46bd      	mov	sp, r7
 80008aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ae:	4770      	bx	lr

080008b0 <DMA_Check_TX_Complete_Flag>:

int DMA_Check_TX_Complete_Flag(DMA_Init_Typedef *DMA_Config)
{
 80008b0:	b480      	push	{r7}
 80008b2:	b085      	sub	sp, #20
 80008b4:	af00      	add	r7, sp, #0
 80008b6:	6078      	str	r0, [r7, #4]
	int ret = -1;
 80008b8:	f04f 33ff 	mov.w	r3, #4294967295
 80008bc:	60fb      	str	r3, [r7, #12]
	if(DMA_Config -> stream_temp == 0)
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	d11a      	bne.n	80008fc <DMA_Check_TX_Complete_Flag+0x4c>
	{
		while((DMA_Config -> DMA_Port -> LISR & (DMA_LISR_TCIF0_Msk)) == 0){}
 80008c6:	bf00      	nop
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	681b      	ldr	r3, [r3, #0]
 80008ce:	f003 0320 	and.w	r3, r3, #32
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	d0f8      	beq.n	80008c8 <DMA_Check_TX_Complete_Flag+0x18>
		DMA_Config -> DMA_Port -> LIFCR |= DMA_LIFCR_CTCIF0;
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	681b      	ldr	r3, [r3, #0]
 80008da:	689a      	ldr	r2, [r3, #8]
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	f042 0220 	orr.w	r2, r2, #32
 80008e4:	609a      	str	r2, [r3, #8]
		DMA_Config -> DMA_Port -> LIFCR |= DMA_LIFCR_CHTIF0;
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	681b      	ldr	r3, [r3, #0]
 80008ea:	689a      	ldr	r2, [r3, #8]
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	f042 0210 	orr.w	r2, r2, #16
 80008f4:	609a      	str	r2, [r3, #8]
		ret = 0;
 80008f6:	2300      	movs	r3, #0
 80008f8:	60fb      	str	r3, [r7, #12]
 80008fa:	e0d7      	b.n	8000aac <DMA_Check_TX_Complete_Flag+0x1fc>
	}
	else if(DMA_Config -> stream_temp == 1)
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000900:	2b01      	cmp	r3, #1
 8000902:	d11a      	bne.n	800093a <DMA_Check_TX_Complete_Flag+0x8a>
	{
		while((DMA_Config -> DMA_Port -> LISR & (DMA_LISR_TCIF1_Msk)) == 0){}
 8000904:	bf00      	nop
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000910:	2b00      	cmp	r3, #0
 8000912:	d0f8      	beq.n	8000906 <DMA_Check_TX_Complete_Flag+0x56>
		DMA_Config -> DMA_Port -> LIFCR |= DMA_LIFCR_CTCIF1;
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	689a      	ldr	r2, [r3, #8]
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	681b      	ldr	r3, [r3, #0]
 800091e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8000922:	609a      	str	r2, [r3, #8]
		DMA_Config -> DMA_Port -> LIFCR |= DMA_LIFCR_CHTIF1;
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	689a      	ldr	r2, [r3, #8]
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	681b      	ldr	r3, [r3, #0]
 800092e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000932:	609a      	str	r2, [r3, #8]
		ret = 1;
 8000934:	2301      	movs	r3, #1
 8000936:	60fb      	str	r3, [r7, #12]
 8000938:	e0b8      	b.n	8000aac <DMA_Check_TX_Complete_Flag+0x1fc>
	}
	else if(DMA_Config -> stream_temp == 2)
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800093e:	2b02      	cmp	r3, #2
 8000940:	d11a      	bne.n	8000978 <DMA_Check_TX_Complete_Flag+0xc8>
	{
		while((DMA_Config -> DMA_Port -> LISR & (DMA_LISR_TCIF2_Msk)) == 0){}
 8000942:	bf00      	nop
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	681b      	ldr	r3, [r3, #0]
 8000948:	681b      	ldr	r3, [r3, #0]
 800094a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800094e:	2b00      	cmp	r3, #0
 8000950:	d0f8      	beq.n	8000944 <DMA_Check_TX_Complete_Flag+0x94>
		DMA_Config -> DMA_Port -> LIFCR |= DMA_LIFCR_CTCIF2;
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	681b      	ldr	r3, [r3, #0]
 8000956:	689a      	ldr	r2, [r3, #8]
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	681b      	ldr	r3, [r3, #0]
 800095c:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8000960:	609a      	str	r2, [r3, #8]
		DMA_Config -> DMA_Port -> LIFCR |= DMA_LIFCR_CHTIF2;
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	681b      	ldr	r3, [r3, #0]
 8000966:	689a      	ldr	r2, [r3, #8]
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8000970:	609a      	str	r2, [r3, #8]
		ret = 2;
 8000972:	2302      	movs	r3, #2
 8000974:	60fb      	str	r3, [r7, #12]
 8000976:	e099      	b.n	8000aac <DMA_Check_TX_Complete_Flag+0x1fc>
	}
	else if(DMA_Config -> stream_temp == 3)
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800097c:	2b03      	cmp	r3, #3
 800097e:	d11a      	bne.n	80009b6 <DMA_Check_TX_Complete_Flag+0x106>
	{
		while((DMA_Config -> DMA_Port -> LISR & (DMA_LISR_TCIF3_Msk)) == 0){}
 8000980:	bf00      	nop
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	681b      	ldr	r3, [r3, #0]
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800098c:	2b00      	cmp	r3, #0
 800098e:	d0f8      	beq.n	8000982 <DMA_Check_TX_Complete_Flag+0xd2>
		DMA_Config -> DMA_Port -> LIFCR |= DMA_LIFCR_CTCIF3;
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	689a      	ldr	r2, [r3, #8]
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	681b      	ldr	r3, [r3, #0]
 800099a:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 800099e:	609a      	str	r2, [r3, #8]
		DMA_Config -> DMA_Port -> LIFCR |= DMA_LIFCR_CHTIF3;
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	689a      	ldr	r2, [r3, #8]
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	681b      	ldr	r3, [r3, #0]
 80009aa:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80009ae:	609a      	str	r2, [r3, #8]
		ret = 3;
 80009b0:	2303      	movs	r3, #3
 80009b2:	60fb      	str	r3, [r7, #12]
 80009b4:	e07a      	b.n	8000aac <DMA_Check_TX_Complete_Flag+0x1fc>
	}
	else if(DMA_Config -> stream_temp == 4)
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80009ba:	2b04      	cmp	r3, #4
 80009bc:	d11a      	bne.n	80009f4 <DMA_Check_TX_Complete_Flag+0x144>
	{
		while((DMA_Config -> DMA_Port -> HISR & (DMA_HISR_TCIF4_Msk)) == 0){}
 80009be:	bf00      	nop
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	681b      	ldr	r3, [r3, #0]
 80009c4:	685b      	ldr	r3, [r3, #4]
 80009c6:	f003 0320 	and.w	r3, r3, #32
 80009ca:	2b00      	cmp	r3, #0
 80009cc:	d0f8      	beq.n	80009c0 <DMA_Check_TX_Complete_Flag+0x110>
		DMA_Config -> DMA_Port -> HIFCR |= DMA_HIFCR_CTCIF4;
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	68da      	ldr	r2, [r3, #12]
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	f042 0220 	orr.w	r2, r2, #32
 80009dc:	60da      	str	r2, [r3, #12]
		DMA_Config -> DMA_Port -> HIFCR |= DMA_HIFCR_CHTIF4;
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	681b      	ldr	r3, [r3, #0]
 80009e2:	68da      	ldr	r2, [r3, #12]
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	f042 0210 	orr.w	r2, r2, #16
 80009ec:	60da      	str	r2, [r3, #12]
		ret = 4;
 80009ee:	2304      	movs	r3, #4
 80009f0:	60fb      	str	r3, [r7, #12]
 80009f2:	e05b      	b.n	8000aac <DMA_Check_TX_Complete_Flag+0x1fc>
	}
	else if(DMA_Config -> stream_temp == 5)
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80009f8:	2b05      	cmp	r3, #5
 80009fa:	d11a      	bne.n	8000a32 <DMA_Check_TX_Complete_Flag+0x182>
	{
		while((DMA_Config -> DMA_Port -> HISR & (DMA_HISR_TCIF5_Msk)) == 0){}
 80009fc:	bf00      	nop
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	681b      	ldr	r3, [r3, #0]
 8000a02:	685b      	ldr	r3, [r3, #4]
 8000a04:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000a08:	2b00      	cmp	r3, #0
 8000a0a:	d0f8      	beq.n	80009fe <DMA_Check_TX_Complete_Flag+0x14e>
		DMA_Config -> DMA_Port -> HIFCR |= DMA_HIFCR_CTCIF5;
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	68da      	ldr	r2, [r3, #12]
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	681b      	ldr	r3, [r3, #0]
 8000a16:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8000a1a:	60da      	str	r2, [r3, #12]
		DMA_Config -> DMA_Port -> HIFCR |= DMA_HIFCR_CHTIF5;
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	681b      	ldr	r3, [r3, #0]
 8000a20:	68da      	ldr	r2, [r3, #12]
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	681b      	ldr	r3, [r3, #0]
 8000a26:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000a2a:	60da      	str	r2, [r3, #12]
		ret = 5;
 8000a2c:	2305      	movs	r3, #5
 8000a2e:	60fb      	str	r3, [r7, #12]
 8000a30:	e03c      	b.n	8000aac <DMA_Check_TX_Complete_Flag+0x1fc>
	}
	else if(DMA_Config -> stream_temp == 6)
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a36:	2b06      	cmp	r3, #6
 8000a38:	d11a      	bne.n	8000a70 <DMA_Check_TX_Complete_Flag+0x1c0>
	{
		while((DMA_Config -> DMA_Port -> HISR & (DMA_HISR_TCIF6_Msk)) == 0){}
 8000a3a:	bf00      	nop
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	685b      	ldr	r3, [r3, #4]
 8000a42:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	d0f8      	beq.n	8000a3c <DMA_Check_TX_Complete_Flag+0x18c>
		DMA_Config -> DMA_Port -> HIFCR |= DMA_HIFCR_CTCIF6;
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	681b      	ldr	r3, [r3, #0]
 8000a4e:	68da      	ldr	r2, [r3, #12]
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	681b      	ldr	r3, [r3, #0]
 8000a54:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8000a58:	60da      	str	r2, [r3, #12]
		DMA_Config -> DMA_Port -> HIFCR |= DMA_HIFCR_CHTIF6;
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	681b      	ldr	r3, [r3, #0]
 8000a5e:	68da      	ldr	r2, [r3, #12]
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8000a68:	60da      	str	r2, [r3, #12]
		ret = 6;
 8000a6a:	2306      	movs	r3, #6
 8000a6c:	60fb      	str	r3, [r7, #12]
 8000a6e:	e01d      	b.n	8000aac <DMA_Check_TX_Complete_Flag+0x1fc>
	}
	else if(DMA_Config -> stream_temp == 7)
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a74:	2b07      	cmp	r3, #7
 8000a76:	d119      	bne.n	8000aac <DMA_Check_TX_Complete_Flag+0x1fc>
	{
		while((DMA_Config -> DMA_Port -> HISR & (DMA_HISR_TCIF7_Msk)) == 0){}
 8000a78:	bf00      	nop
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	681b      	ldr	r3, [r3, #0]
 8000a7e:	685b      	ldr	r3, [r3, #4]
 8000a80:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d0f8      	beq.n	8000a7a <DMA_Check_TX_Complete_Flag+0x1ca>
		DMA_Config -> DMA_Port -> HIFCR |= DMA_HIFCR_CTCIF7;
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	68da      	ldr	r2, [r3, #12]
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	681b      	ldr	r3, [r3, #0]
 8000a92:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 8000a96:	60da      	str	r2, [r3, #12]
		DMA_Config -> DMA_Port -> HIFCR |= DMA_HIFCR_CHTIF7;
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	68da      	ldr	r2, [r3, #12]
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8000aa6:	60da      	str	r2, [r3, #12]
		ret = 7;
 8000aa8:	2307      	movs	r3, #7
 8000aaa:	60fb      	str	r3, [r7, #12]
	}

	return ret;
 8000aac:	68fb      	ldr	r3, [r7, #12]
}
 8000aae:	4618      	mov	r0, r3
 8000ab0:	3714      	adds	r7, #20
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab8:	4770      	bx	lr

08000aba <DMA_Enable>:

void DMA_Enable(DMA_Init_Typedef *DMA_Config)
{
 8000aba:	b480      	push	{r7}
 8000abc:	b083      	sub	sp, #12
 8000abe:	af00      	add	r7, sp, #0
 8000ac0:	6078      	str	r0, [r7, #4]
	DMA_Config->Stream->CR |= DMA_SxCR_EN;
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	685b      	ldr	r3, [r3, #4]
 8000ac6:	681a      	ldr	r2, [r3, #0]
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	685b      	ldr	r3, [r3, #4]
 8000acc:	f042 0201 	orr.w	r2, r2, #1
 8000ad0:	601a      	str	r2, [r3, #0]
}
 8000ad2:	bf00      	nop
 8000ad4:	370c      	adds	r7, #12
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000adc:	4770      	bx	lr

08000ade <DMA_Disable>:

void DMA_Disable(DMA_Init_Typedef *DMA_Config)
{
 8000ade:	b480      	push	{r7}
 8000ae0:	b083      	sub	sp, #12
 8000ae2:	af00      	add	r7, sp, #0
 8000ae4:	6078      	str	r0, [r7, #4]
	DMA_Config->Stream->CR &= ~DMA_SxCR_EN;
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	685b      	ldr	r3, [r3, #4]
 8000aea:	681a      	ldr	r2, [r3, #0]
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	685b      	ldr	r3, [r3, #4]
 8000af0:	f022 0201 	bic.w	r2, r2, #1
 8000af4:	601a      	str	r2, [r3, #0]
}
 8000af6:	bf00      	nop
 8000af8:	370c      	adds	r7, #12
 8000afa:	46bd      	mov	sp, r7
 8000afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b00:	4770      	bx	lr

08000b02 <DMA_Trigger>:



int DMA_Trigger(DMA_Init_Typedef *DMA_Config, bool blocking_enable)
{
 8000b02:	b580      	push	{r7, lr}
 8000b04:	b084      	sub	sp, #16
 8000b06:	af00      	add	r7, sp, #0
 8000b08:	6078      	str	r0, [r7, #4]
 8000b0a:	460b      	mov	r3, r1
 8000b0c:	70fb      	strb	r3, [r7, #3]
	int ret_value = 0;
 8000b0e:	2300      	movs	r3, #0
 8000b10:	60fb      	str	r3, [r7, #12]
	DMA_Config->Stream->M0AR = (uint32_t)(DMA_Config->Desitnation_Address);
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	685b      	ldr	r3, [r3, #4]
 8000b16:	687a      	ldr	r2, [r7, #4]
 8000b18:	6952      	ldr	r2, [r2, #20]
 8000b1a:	60da      	str	r2, [r3, #12]
	DMA_Config->Stream->PAR  = (uint32_t)(DMA_Config->Source_Address);
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	685b      	ldr	r3, [r3, #4]
 8000b20:	687a      	ldr	r2, [r7, #4]
 8000b22:	6992      	ldr	r2, [r2, #24]
 8000b24:	609a      	str	r2, [r3, #8]
	DMA_Config->Stream->NDTR = (uint16_t)(DMA_Config->data_length);
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	69db      	ldr	r3, [r3, #28]
 8000b2a:	b29a      	uxth	r2, r3
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	685b      	ldr	r3, [r3, #4]
 8000b30:	605a      	str	r2, [r3, #4]
	DMA_Config->Stream->CR |= DMA_SxCR_EN;
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	685b      	ldr	r3, [r3, #4]
 8000b36:	681a      	ldr	r2, [r3, #0]
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	685b      	ldr	r3, [r3, #4]
 8000b3c:	f042 0201 	orr.w	r2, r2, #1
 8000b40:	601a      	str	r2, [r3, #0]

	if(blocking_enable)
 8000b42:	78fb      	ldrb	r3, [r7, #3]
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	f000 80e7 	beq.w	8000d18 <DMA_Trigger+0x216>
	{
		if(DMA_Config -> stream_temp == 0)
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d118      	bne.n	8000b84 <DMA_Trigger+0x82>
		{
			while((DMA_Config -> DMA_Port -> LISR & (DMA_LISR_TCIF0_Msk)) == 0){}
 8000b52:	bf00      	nop
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	681b      	ldr	r3, [r3, #0]
 8000b5a:	f003 0320 	and.w	r3, r3, #32
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d0f8      	beq.n	8000b54 <DMA_Trigger+0x52>
			DMA_Config -> DMA_Port -> LIFCR |= DMA_LIFCR_CTCIF0;
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	681b      	ldr	r3, [r3, #0]
 8000b66:	689a      	ldr	r2, [r3, #8]
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	f042 0220 	orr.w	r2, r2, #32
 8000b70:	609a      	str	r2, [r3, #8]
			DMA_Config -> DMA_Port -> LIFCR |= DMA_LIFCR_CHTIF0;
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	681b      	ldr	r3, [r3, #0]
 8000b76:	689a      	ldr	r2, [r3, #8]
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	f042 0210 	orr.w	r2, r2, #16
 8000b80:	609a      	str	r2, [r3, #8]
 8000b82:	e0c9      	b.n	8000d18 <DMA_Trigger+0x216>
		}
		else if(DMA_Config -> stream_temp == 1)
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b88:	2b01      	cmp	r3, #1
 8000b8a:	d118      	bne.n	8000bbe <DMA_Trigger+0xbc>
		{
			while((DMA_Config -> DMA_Port -> LISR & (DMA_LISR_TCIF1_Msk)) == 0){}
 8000b8c:	bf00      	nop
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d0f8      	beq.n	8000b8e <DMA_Trigger+0x8c>
			DMA_Config -> DMA_Port -> LIFCR |= DMA_LIFCR_CTCIF1;
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	689a      	ldr	r2, [r3, #8]
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8000baa:	609a      	str	r2, [r3, #8]
			DMA_Config -> DMA_Port -> LIFCR |= DMA_LIFCR_CHTIF1;
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	689a      	ldr	r2, [r3, #8]
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	681b      	ldr	r3, [r3, #0]
 8000bb6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000bba:	609a      	str	r2, [r3, #8]
 8000bbc:	e0ac      	b.n	8000d18 <DMA_Trigger+0x216>
		}
		else if(DMA_Config -> stream_temp == 2)
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000bc2:	2b02      	cmp	r3, #2
 8000bc4:	d118      	bne.n	8000bf8 <DMA_Trigger+0xf6>
		{
			while((DMA_Config -> DMA_Port -> LISR & (DMA_LISR_TCIF2_Msk)) == 0){}
 8000bc6:	bf00      	nop
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d0f8      	beq.n	8000bc8 <DMA_Trigger+0xc6>
			DMA_Config -> DMA_Port -> LIFCR |= DMA_LIFCR_CTCIF2;
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	689a      	ldr	r2, [r3, #8]
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8000be4:	609a      	str	r2, [r3, #8]
			DMA_Config -> DMA_Port -> LIFCR |= DMA_LIFCR_CHTIF2;
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	689a      	ldr	r2, [r3, #8]
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8000bf4:	609a      	str	r2, [r3, #8]
 8000bf6:	e08f      	b.n	8000d18 <DMA_Trigger+0x216>
		}
		else if(DMA_Config -> stream_temp == 3)
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000bfc:	2b03      	cmp	r3, #3
 8000bfe:	d118      	bne.n	8000c32 <DMA_Trigger+0x130>
		{
			while((DMA_Config -> DMA_Port -> LISR & (DMA_LISR_TCIF3_Msk)) == 0){}
 8000c00:	bf00      	nop
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d0f8      	beq.n	8000c02 <DMA_Trigger+0x100>
			DMA_Config -> DMA_Port -> LIFCR |= DMA_LIFCR_CTCIF3;
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	689a      	ldr	r2, [r3, #8]
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 8000c1e:	609a      	str	r2, [r3, #8]
			DMA_Config -> DMA_Port -> LIFCR |= DMA_LIFCR_CHTIF3;
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	689a      	ldr	r2, [r3, #8]
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8000c2e:	609a      	str	r2, [r3, #8]
 8000c30:	e072      	b.n	8000d18 <DMA_Trigger+0x216>
		}
		else if(DMA_Config -> stream_temp == 4)
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c36:	2b04      	cmp	r3, #4
 8000c38:	d118      	bne.n	8000c6c <DMA_Trigger+0x16a>
		{
			while((DMA_Config -> DMA_Port -> HISR & (DMA_HISR_TCIF4_Msk)) == 0){}
 8000c3a:	bf00      	nop
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	685b      	ldr	r3, [r3, #4]
 8000c42:	f003 0320 	and.w	r3, r3, #32
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d0f8      	beq.n	8000c3c <DMA_Trigger+0x13a>
			DMA_Config -> DMA_Port -> HIFCR |= DMA_HIFCR_CTCIF4;
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	68da      	ldr	r2, [r3, #12]
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	f042 0220 	orr.w	r2, r2, #32
 8000c58:	60da      	str	r2, [r3, #12]
			DMA_Config -> DMA_Port -> HIFCR |= DMA_HIFCR_CHTIF4;
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	68da      	ldr	r2, [r3, #12]
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	f042 0210 	orr.w	r2, r2, #16
 8000c68:	60da      	str	r2, [r3, #12]
 8000c6a:	e055      	b.n	8000d18 <DMA_Trigger+0x216>
		}
		else if(DMA_Config -> stream_temp == 5)
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c70:	2b05      	cmp	r3, #5
 8000c72:	d118      	bne.n	8000ca6 <DMA_Trigger+0x1a4>
		{
			while((DMA_Config -> DMA_Port -> HISR & (DMA_HISR_TCIF5_Msk)) == 0){}
 8000c74:	bf00      	nop
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	685b      	ldr	r3, [r3, #4]
 8000c7c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d0f8      	beq.n	8000c76 <DMA_Trigger+0x174>
			DMA_Config -> DMA_Port -> HIFCR |= DMA_HIFCR_CTCIF5;
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	68da      	ldr	r2, [r3, #12]
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	681b      	ldr	r3, [r3, #0]
 8000c8e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8000c92:	60da      	str	r2, [r3, #12]
			DMA_Config -> DMA_Port -> HIFCR |= DMA_HIFCR_CHTIF5;
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	68da      	ldr	r2, [r3, #12]
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000ca2:	60da      	str	r2, [r3, #12]
 8000ca4:	e038      	b.n	8000d18 <DMA_Trigger+0x216>
		}
		else if(DMA_Config -> stream_temp == 6)
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000caa:	2b06      	cmp	r3, #6
 8000cac:	d118      	bne.n	8000ce0 <DMA_Trigger+0x1de>
		{
			while((DMA_Config -> DMA_Port -> HISR & (DMA_HISR_TCIF6_Msk)) == 0){}
 8000cae:	bf00      	nop
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	685b      	ldr	r3, [r3, #4]
 8000cb6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d0f8      	beq.n	8000cb0 <DMA_Trigger+0x1ae>
			DMA_Config -> DMA_Port -> HIFCR |= DMA_HIFCR_CTCIF6;
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	68da      	ldr	r2, [r3, #12]
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8000ccc:	60da      	str	r2, [r3, #12]
			DMA_Config -> DMA_Port -> HIFCR |= DMA_HIFCR_CHTIF6;
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	68da      	ldr	r2, [r3, #12]
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8000cdc:	60da      	str	r2, [r3, #12]
 8000cde:	e01b      	b.n	8000d18 <DMA_Trigger+0x216>
		}
		else if(DMA_Config -> stream_temp == 7)
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ce4:	2b07      	cmp	r3, #7
 8000ce6:	d117      	bne.n	8000d18 <DMA_Trigger+0x216>
		{
			while((DMA_Config -> DMA_Port -> HISR & (DMA_HISR_TCIF7_Msk)) == 0){}
 8000ce8:	bf00      	nop
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	685b      	ldr	r3, [r3, #4]
 8000cf0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d0f8      	beq.n	8000cea <DMA_Trigger+0x1e8>
			DMA_Config -> DMA_Port -> HIFCR |= DMA_HIFCR_CTCIF7;
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	68da      	ldr	r2, [r3, #12]
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 8000d06:	60da      	str	r2, [r3, #12]
			DMA_Config -> DMA_Port -> HIFCR |= DMA_HIFCR_CHTIF7;
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	68da      	ldr	r2, [r3, #12]
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8000d16:	60da      	str	r2, [r3, #12]
		}
	}

	DMA_DeInit(DMA_Config);
 8000d18:	6878      	ldr	r0, [r7, #4]
 8000d1a:	f000 f8b7 	bl	8000e8c <DMA_DeInit>


	return ret_value;
 8000d1e:	68fb      	ldr	r3, [r7, #12]
}
 8000d20:	4618      	mov	r0, r3
 8000d22:	3710      	adds	r7, #16
 8000d24:	46bd      	mov	sp, r7
 8000d26:	bd80      	pop	{r7, pc}

08000d28 <DMA_Memory_To_Memory_Transfer>:

void DMA_Memory_To_Memory_Transfer(uint32_t *source,
						  uint8_t source_data_size, uint8_t dest_data_size,
		                  uint32_t *destination, bool source_increment,
						  bool destination_increment, uint16_t length)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	b085      	sub	sp, #20
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	60f8      	str	r0, [r7, #12]
 8000d30:	607b      	str	r3, [r7, #4]
 8000d32:	460b      	mov	r3, r1
 8000d34:	72fb      	strb	r3, [r7, #11]
 8000d36:	4613      	mov	r3, r2
 8000d38:	72bb      	strb	r3, [r7, #10]

	RCC -> AHB1ENR |= RCC_AHB1ENR_DMA2EN;
 8000d3a:	4b51      	ldr	r3, [pc, #324]	; (8000e80 <DMA_Memory_To_Memory_Transfer+0x158>)
 8000d3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d3e:	4a50      	ldr	r2, [pc, #320]	; (8000e80 <DMA_Memory_To_Memory_Transfer+0x158>)
 8000d40:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000d44:	6313      	str	r3, [r2, #48]	; 0x30
	DMA2_Stream0->CR &= (DMA_SxCR_CHSEL);
 8000d46:	4b4f      	ldr	r3, [pc, #316]	; (8000e84 <DMA_Memory_To_Memory_Transfer+0x15c>)
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	4a4e      	ldr	r2, [pc, #312]	; (8000e84 <DMA_Memory_To_Memory_Transfer+0x15c>)
 8000d4c:	f003 6360 	and.w	r3, r3, #234881024	; 0xe000000
 8000d50:	6013      	str	r3, [r2, #0]
	DMA2_Stream0->CR |= (DMA_Direction_Memory_to_Memory << DMA_SxCR_DIR_Pos);
 8000d52:	4b4c      	ldr	r3, [pc, #304]	; (8000e84 <DMA_Memory_To_Memory_Transfer+0x15c>)
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	4a4b      	ldr	r2, [pc, #300]	; (8000e84 <DMA_Memory_To_Memory_Transfer+0x15c>)
 8000d58:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000d5c:	6013      	str	r3, [r2, #0]
	DMA2_Stream0->CR |= (DMA_SxCR_TCIE | DMA_SxCR_PL);
 8000d5e:	4b49      	ldr	r3, [pc, #292]	; (8000e84 <DMA_Memory_To_Memory_Transfer+0x15c>)
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	4a48      	ldr	r2, [pc, #288]	; (8000e84 <DMA_Memory_To_Memory_Transfer+0x15c>)
 8000d64:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
 8000d68:	f043 0310 	orr.w	r3, r3, #16
 8000d6c:	6013      	str	r3, [r2, #0]

	if(source_data_size == 32)
 8000d6e:	7afb      	ldrb	r3, [r7, #11]
 8000d70:	2b20      	cmp	r3, #32
 8000d72:	d106      	bne.n	8000d82 <DMA_Memory_To_Memory_Transfer+0x5a>
	{
		DMA2_Stream0->CR |= DMA_SxCR_PSIZE;
 8000d74:	4b43      	ldr	r3, [pc, #268]	; (8000e84 <DMA_Memory_To_Memory_Transfer+0x15c>)
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	4a42      	ldr	r2, [pc, #264]	; (8000e84 <DMA_Memory_To_Memory_Transfer+0x15c>)
 8000d7a:	f443 53c0 	orr.w	r3, r3, #6144	; 0x1800
 8000d7e:	6013      	str	r3, [r2, #0]
 8000d80:	e015      	b.n	8000dae <DMA_Memory_To_Memory_Transfer+0x86>
	}else if(source_data_size == 16)
 8000d82:	7afb      	ldrb	r3, [r7, #11]
 8000d84:	2b10      	cmp	r3, #16
 8000d86:	d10c      	bne.n	8000da2 <DMA_Memory_To_Memory_Transfer+0x7a>
	{
		DMA2_Stream0->CR |= DMA_SxCR_PSIZE_0;
 8000d88:	4b3e      	ldr	r3, [pc, #248]	; (8000e84 <DMA_Memory_To_Memory_Transfer+0x15c>)
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	4a3d      	ldr	r2, [pc, #244]	; (8000e84 <DMA_Memory_To_Memory_Transfer+0x15c>)
 8000d8e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000d92:	6013      	str	r3, [r2, #0]
		DMA2_Stream0->CR &= ~DMA_SxCR_PSIZE_1;
 8000d94:	4b3b      	ldr	r3, [pc, #236]	; (8000e84 <DMA_Memory_To_Memory_Transfer+0x15c>)
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	4a3a      	ldr	r2, [pc, #232]	; (8000e84 <DMA_Memory_To_Memory_Transfer+0x15c>)
 8000d9a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000d9e:	6013      	str	r3, [r2, #0]
 8000da0:	e005      	b.n	8000dae <DMA_Memory_To_Memory_Transfer+0x86>
	}else
	{
		DMA2_Stream0->CR &= ~DMA_SxCR_PSIZE;
 8000da2:	4b38      	ldr	r3, [pc, #224]	; (8000e84 <DMA_Memory_To_Memory_Transfer+0x15c>)
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	4a37      	ldr	r2, [pc, #220]	; (8000e84 <DMA_Memory_To_Memory_Transfer+0x15c>)
 8000da8:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 8000dac:	6013      	str	r3, [r2, #0]
	}

	if(dest_data_size == 32)
 8000dae:	7abb      	ldrb	r3, [r7, #10]
 8000db0:	2b20      	cmp	r3, #32
 8000db2:	d106      	bne.n	8000dc2 <DMA_Memory_To_Memory_Transfer+0x9a>
	{
		DMA2_Stream0->CR |= DMA_SxCR_MSIZE;
 8000db4:	4b33      	ldr	r3, [pc, #204]	; (8000e84 <DMA_Memory_To_Memory_Transfer+0x15c>)
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	4a32      	ldr	r2, [pc, #200]	; (8000e84 <DMA_Memory_To_Memory_Transfer+0x15c>)
 8000dba:	f443 43c0 	orr.w	r3, r3, #24576	; 0x6000
 8000dbe:	6013      	str	r3, [r2, #0]
 8000dc0:	e015      	b.n	8000dee <DMA_Memory_To_Memory_Transfer+0xc6>
	}else if(dest_data_size == 16)
 8000dc2:	7abb      	ldrb	r3, [r7, #10]
 8000dc4:	2b10      	cmp	r3, #16
 8000dc6:	d10c      	bne.n	8000de2 <DMA_Memory_To_Memory_Transfer+0xba>
	{
		DMA2_Stream0->CR |= DMA_SxCR_MSIZE_0;
 8000dc8:	4b2e      	ldr	r3, [pc, #184]	; (8000e84 <DMA_Memory_To_Memory_Transfer+0x15c>)
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	4a2d      	ldr	r2, [pc, #180]	; (8000e84 <DMA_Memory_To_Memory_Transfer+0x15c>)
 8000dce:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000dd2:	6013      	str	r3, [r2, #0]
		DMA2_Stream0->CR &= ~DMA_SxCR_MSIZE_1;
 8000dd4:	4b2b      	ldr	r3, [pc, #172]	; (8000e84 <DMA_Memory_To_Memory_Transfer+0x15c>)
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	4a2a      	ldr	r2, [pc, #168]	; (8000e84 <DMA_Memory_To_Memory_Transfer+0x15c>)
 8000dda:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000dde:	6013      	str	r3, [r2, #0]
 8000de0:	e005      	b.n	8000dee <DMA_Memory_To_Memory_Transfer+0xc6>
	}else
	{
		DMA2_Stream0->CR &= ~DMA_SxCR_MSIZE;
 8000de2:	4b28      	ldr	r3, [pc, #160]	; (8000e84 <DMA_Memory_To_Memory_Transfer+0x15c>)
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	4a27      	ldr	r2, [pc, #156]	; (8000e84 <DMA_Memory_To_Memory_Transfer+0x15c>)
 8000de8:	f423 43c0 	bic.w	r3, r3, #24576	; 0x6000
 8000dec:	6013      	str	r3, [r2, #0]
	}

	if(source_increment == 1)
 8000dee:	7e3b      	ldrb	r3, [r7, #24]
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d006      	beq.n	8000e02 <DMA_Memory_To_Memory_Transfer+0xda>
	{
		DMA2_Stream0->CR |= DMA_SxCR_PINC;
 8000df4:	4b23      	ldr	r3, [pc, #140]	; (8000e84 <DMA_Memory_To_Memory_Transfer+0x15c>)
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	4a22      	ldr	r2, [pc, #136]	; (8000e84 <DMA_Memory_To_Memory_Transfer+0x15c>)
 8000dfa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000dfe:	6013      	str	r3, [r2, #0]
 8000e00:	e005      	b.n	8000e0e <DMA_Memory_To_Memory_Transfer+0xe6>
	}
	else{
		DMA2_Stream0->CR &= ~DMA_SxCR_PINC;
 8000e02:	4b20      	ldr	r3, [pc, #128]	; (8000e84 <DMA_Memory_To_Memory_Transfer+0x15c>)
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	4a1f      	ldr	r2, [pc, #124]	; (8000e84 <DMA_Memory_To_Memory_Transfer+0x15c>)
 8000e08:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8000e0c:	6013      	str	r3, [r2, #0]
	}

	if(destination_increment == 1)
 8000e0e:	7f3b      	ldrb	r3, [r7, #28]
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d006      	beq.n	8000e22 <DMA_Memory_To_Memory_Transfer+0xfa>
	{
		DMA2_Stream0->CR |= DMA_SxCR_MINC;
 8000e14:	4b1b      	ldr	r3, [pc, #108]	; (8000e84 <DMA_Memory_To_Memory_Transfer+0x15c>)
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	4a1a      	ldr	r2, [pc, #104]	; (8000e84 <DMA_Memory_To_Memory_Transfer+0x15c>)
 8000e1a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000e1e:	6013      	str	r3, [r2, #0]
 8000e20:	e005      	b.n	8000e2e <DMA_Memory_To_Memory_Transfer+0x106>
	}
	else{
		DMA2_Stream0->CR &= ~DMA_SxCR_MINC;
 8000e22:	4b18      	ldr	r3, [pc, #96]	; (8000e84 <DMA_Memory_To_Memory_Transfer+0x15c>)
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	4a17      	ldr	r2, [pc, #92]	; (8000e84 <DMA_Memory_To_Memory_Transfer+0x15c>)
 8000e28:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000e2c:	6013      	str	r3, [r2, #0]
	}

	DMA2_Stream0 -> PAR = (uint32_t)(source);
 8000e2e:	4a15      	ldr	r2, [pc, #84]	; (8000e84 <DMA_Memory_To_Memory_Transfer+0x15c>)
 8000e30:	68fb      	ldr	r3, [r7, #12]
 8000e32:	6093      	str	r3, [r2, #8]
	DMA2_Stream0 -> M0AR = (uint32_t)(destination);
 8000e34:	4a13      	ldr	r2, [pc, #76]	; (8000e84 <DMA_Memory_To_Memory_Transfer+0x15c>)
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	60d3      	str	r3, [r2, #12]
	DMA2_Stream0 -> NDTR = (uint16_t)length;
 8000e3a:	4a12      	ldr	r2, [pc, #72]	; (8000e84 <DMA_Memory_To_Memory_Transfer+0x15c>)
 8000e3c:	8c3b      	ldrh	r3, [r7, #32]
 8000e3e:	6053      	str	r3, [r2, #4]
	DMA2_Stream0 -> CR |= DMA_SxCR_EN;
 8000e40:	4b10      	ldr	r3, [pc, #64]	; (8000e84 <DMA_Memory_To_Memory_Transfer+0x15c>)
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	4a0f      	ldr	r2, [pc, #60]	; (8000e84 <DMA_Memory_To_Memory_Transfer+0x15c>)
 8000e46:	f043 0301 	orr.w	r3, r3, #1
 8000e4a:	6013      	str	r3, [r2, #0]

	while((DMA2 -> LISR & (DMA_LISR_TCIF0_Msk)) == 0){}
 8000e4c:	bf00      	nop
 8000e4e:	4b0e      	ldr	r3, [pc, #56]	; (8000e88 <DMA_Memory_To_Memory_Transfer+0x160>)
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	f003 0320 	and.w	r3, r3, #32
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d0f9      	beq.n	8000e4e <DMA_Memory_To_Memory_Transfer+0x126>
	DMA2 -> LIFCR |= DMA_LIFCR_CTCIF0;
 8000e5a:	4b0b      	ldr	r3, [pc, #44]	; (8000e88 <DMA_Memory_To_Memory_Transfer+0x160>)
 8000e5c:	689b      	ldr	r3, [r3, #8]
 8000e5e:	4a0a      	ldr	r2, [pc, #40]	; (8000e88 <DMA_Memory_To_Memory_Transfer+0x160>)
 8000e60:	f043 0320 	orr.w	r3, r3, #32
 8000e64:	6093      	str	r3, [r2, #8]

	DMA2_Stream0 -> CR &= ~DMA_SxCR_EN;
 8000e66:	4b07      	ldr	r3, [pc, #28]	; (8000e84 <DMA_Memory_To_Memory_Transfer+0x15c>)
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	4a06      	ldr	r2, [pc, #24]	; (8000e84 <DMA_Memory_To_Memory_Transfer+0x15c>)
 8000e6c:	f023 0301 	bic.w	r3, r3, #1
 8000e70:	6013      	str	r3, [r2, #0]
}
 8000e72:	bf00      	nop
 8000e74:	3714      	adds	r7, #20
 8000e76:	46bd      	mov	sp, r7
 8000e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7c:	4770      	bx	lr
 8000e7e:	bf00      	nop
 8000e80:	40023800 	.word	0x40023800
 8000e84:	40026410 	.word	0x40026410
 8000e88:	40026400 	.word	0x40026400

08000e8c <DMA_DeInit>:


void DMA_DeInit(DMA_Init_Typedef *DMA_Config)
{
 8000e8c:	b480      	push	{r7}
 8000e8e:	b083      	sub	sp, #12
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	6078      	str	r0, [r7, #4]
	DMA_Config -> Stream->CR &= ~DMA_SxCR_CHSEL;
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	685b      	ldr	r3, [r3, #4]
 8000e98:	681a      	ldr	r2, [r3, #0]
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	685b      	ldr	r3, [r3, #4]
 8000e9e:	f022 6260 	bic.w	r2, r2, #234881024	; 0xe000000
 8000ea2:	601a      	str	r2, [r3, #0]
	DMA_Config -> Stream->CR &= ~DMA_SxCR_EN;
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	685b      	ldr	r3, [r3, #4]
 8000ea8:	681a      	ldr	r2, [r3, #0]
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	685b      	ldr	r3, [r3, #4]
 8000eae:	f022 0201 	bic.w	r2, r2, #1
 8000eb2:	601a      	str	r2, [r3, #0]
}
 8000eb4:	bf00      	nop
 8000eb6:	370c      	adds	r7, #12
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ebe:	4770      	bx	lr

08000ec0 <Delay_us>:
	return (0UL);                                                     /* Function successful */
}


__STATIC_INLINE uint32_t Delay_us(float us)
{
 8000ec0:	b480      	push	{r7}
 8000ec2:	b083      	sub	sp, #12
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	ed87 0a01 	vstr	s0, [r7, #4]

	SysTick->LOAD = 167 * us;
 8000eca:	edd7 7a01 	vldr	s15, [r7, #4]
 8000ece:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 8000f04 <Delay_us+0x44>
 8000ed2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000ed6:	4b0c      	ldr	r3, [pc, #48]	; (8000f08 <Delay_us+0x48>)
 8000ed8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000edc:	ee17 2a90 	vmov	r2, s15
 8000ee0:	605a      	str	r2, [r3, #4]
	SysTick->VAL = 0;
 8000ee2:	4b09      	ldr	r3, [pc, #36]	; (8000f08 <Delay_us+0x48>)
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	609a      	str	r2, [r3, #8]
	while((SysTick->CTRL & 0x00010000) == 0);
 8000ee8:	bf00      	nop
 8000eea:	4b07      	ldr	r3, [pc, #28]	; (8000f08 <Delay_us+0x48>)
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d0f9      	beq.n	8000eea <Delay_us+0x2a>
	return (0UL);                                                     /* Function successful */
 8000ef6:	2300      	movs	r3, #0
}
 8000ef8:	4618      	mov	r0, r3
 8000efa:	370c      	adds	r7, #12
 8000efc:	46bd      	mov	sp, r7
 8000efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f02:	4770      	bx	lr
 8000f04:	43270000 	.word	0x43270000
 8000f08:	e000e010 	.word	0xe000e010

08000f0c <Read_Status_Register>:
 * ############################################### Internal Operation ######################################
 * #########################################################################################################
 */

static void Read_Status_Register(void)
{
 8000f0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000f0e:	b095      	sub	sp, #84	; 0x54
 8000f10:	af10      	add	r7, sp, #64	; 0x40
	int x[3];
	SPI_CSS_Low(W25QX);
 8000f12:	4e74      	ldr	r6, [pc, #464]	; (80010e4 <Read_Status_Register+0x1d8>)
 8000f14:	466d      	mov	r5, sp
 8000f16:	f106 0410 	add.w	r4, r6, #16
 8000f1a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000f1c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000f1e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000f20:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000f22:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000f24:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000f26:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000f2a:	e885 0003 	stmia.w	r5, {r0, r1}
 8000f2e:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8000f32:	f001 fc7a 	bl	800282a <SPI_CSS_Low>
	SPI_TRX_Data(W25QX, 0x05);
 8000f36:	4e6b      	ldr	r6, [pc, #428]	; (80010e4 <Read_Status_Register+0x1d8>)
 8000f38:	2305      	movs	r3, #5
 8000f3a:	930e      	str	r3, [sp, #56]	; 0x38
 8000f3c:	466d      	mov	r5, sp
 8000f3e:	f106 0410 	add.w	r4, r6, #16
 8000f42:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000f44:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000f46:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000f48:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000f4a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000f4c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000f4e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000f52:	e885 0003 	stmia.w	r5, {r0, r1}
 8000f56:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8000f5a:	f001 fc8e 	bl	800287a <SPI_TRX_Data>
	x[0] = SPI_TRX_Data(W25QX, 0xAA);
 8000f5e:	4e61      	ldr	r6, [pc, #388]	; (80010e4 <Read_Status_Register+0x1d8>)
 8000f60:	23aa      	movs	r3, #170	; 0xaa
 8000f62:	930e      	str	r3, [sp, #56]	; 0x38
 8000f64:	466d      	mov	r5, sp
 8000f66:	f106 0410 	add.w	r4, r6, #16
 8000f6a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000f6c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000f6e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000f70:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000f72:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000f74:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000f76:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000f7a:	e885 0003 	stmia.w	r5, {r0, r1}
 8000f7e:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8000f82:	f001 fc7a 	bl	800287a <SPI_TRX_Data>
 8000f86:	4603      	mov	r3, r0
 8000f88:	607b      	str	r3, [r7, #4]
	x[1] = SPI_TRX_Data(W25QX, 0xAA);
 8000f8a:	4e56      	ldr	r6, [pc, #344]	; (80010e4 <Read_Status_Register+0x1d8>)
 8000f8c:	23aa      	movs	r3, #170	; 0xaa
 8000f8e:	930e      	str	r3, [sp, #56]	; 0x38
 8000f90:	466d      	mov	r5, sp
 8000f92:	f106 0410 	add.w	r4, r6, #16
 8000f96:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000f98:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000f9a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000f9c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000f9e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000fa0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000fa2:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000fa6:	e885 0003 	stmia.w	r5, {r0, r1}
 8000faa:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8000fae:	f001 fc64 	bl	800287a <SPI_TRX_Data>
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	60bb      	str	r3, [r7, #8]
	x[2] = SPI_TRX_Data(W25QX, 0xAA);
 8000fb6:	4e4b      	ldr	r6, [pc, #300]	; (80010e4 <Read_Status_Register+0x1d8>)
 8000fb8:	23aa      	movs	r3, #170	; 0xaa
 8000fba:	930e      	str	r3, [sp, #56]	; 0x38
 8000fbc:	466d      	mov	r5, sp
 8000fbe:	f106 0410 	add.w	r4, r6, #16
 8000fc2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000fc4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000fc6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000fc8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000fca:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000fcc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000fce:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000fd2:	e885 0003 	stmia.w	r5, {r0, r1}
 8000fd6:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8000fda:	f001 fc4e 	bl	800287a <SPI_TRX_Data>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	60fb      	str	r3, [r7, #12]
	SPI_CSS_High(W25QX);
 8000fe2:	4e40      	ldr	r6, [pc, #256]	; (80010e4 <Read_Status_Register+0x1d8>)
 8000fe4:	466d      	mov	r5, sp
 8000fe6:	f106 0410 	add.w	r4, r6, #16
 8000fea:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000fec:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000fee:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000ff0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000ff2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000ff4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000ff6:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000ffa:	e885 0003 	stmia.w	r5, {r0, r1}
 8000ffe:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001002:	f001 fc26 	bl	8002852 <SPI_CSS_High>

	SR.SRP  = ((1 << 7) & x[0]) >> 7;
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	11db      	asrs	r3, r3, #7
 800100a:	f003 0301 	and.w	r3, r3, #1
 800100e:	4a36      	ldr	r2, [pc, #216]	; (80010e8 <Read_Status_Register+0x1dc>)
 8001010:	6013      	str	r3, [r2, #0]
	SR.SEC  = ((1 << 6) & x[0]) >> 6;
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	119b      	asrs	r3, r3, #6
 8001016:	f003 0301 	and.w	r3, r3, #1
 800101a:	4a33      	ldr	r2, [pc, #204]	; (80010e8 <Read_Status_Register+0x1dc>)
 800101c:	6053      	str	r3, [r2, #4]
	SR.TB   = ((1 << 5) & x[0]) >> 5;
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	115b      	asrs	r3, r3, #5
 8001022:	f003 0301 	and.w	r3, r3, #1
 8001026:	4a30      	ldr	r2, [pc, #192]	; (80010e8 <Read_Status_Register+0x1dc>)
 8001028:	6093      	str	r3, [r2, #8]
	SR.BP2  = ((1 << 4) & x[0]) >> 4;
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	111b      	asrs	r3, r3, #4
 800102e:	f003 0301 	and.w	r3, r3, #1
 8001032:	4a2d      	ldr	r2, [pc, #180]	; (80010e8 <Read_Status_Register+0x1dc>)
 8001034:	60d3      	str	r3, [r2, #12]
	SR.BP1  = ((1 << 3) & x[0]) >> 3;
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	10db      	asrs	r3, r3, #3
 800103a:	f003 0301 	and.w	r3, r3, #1
 800103e:	4a2a      	ldr	r2, [pc, #168]	; (80010e8 <Read_Status_Register+0x1dc>)
 8001040:	6113      	str	r3, [r2, #16]
	SR.BP0  = ((1 << 2) & x[0]) >> 2;
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	109b      	asrs	r3, r3, #2
 8001046:	f003 0301 	and.w	r3, r3, #1
 800104a:	4a27      	ldr	r2, [pc, #156]	; (80010e8 <Read_Status_Register+0x1dc>)
 800104c:	6153      	str	r3, [r2, #20]
	SR.WEL  = ((1 << 1) & x[0]) >> 1;
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	105b      	asrs	r3, r3, #1
 8001052:	f003 0301 	and.w	r3, r3, #1
 8001056:	4a24      	ldr	r2, [pc, #144]	; (80010e8 <Read_Status_Register+0x1dc>)
 8001058:	6193      	str	r3, [r2, #24]
	SR.BUSY = ((1 << 0) & x[0]) >> 0;
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	f003 0301 	and.w	r3, r3, #1
 8001060:	4a21      	ldr	r2, [pc, #132]	; (80010e8 <Read_Status_Register+0x1dc>)
 8001062:	61d3      	str	r3, [r2, #28]

	SR.SUS  = ((1 << 7) & x[1]) >> 7;
 8001064:	68bb      	ldr	r3, [r7, #8]
 8001066:	11db      	asrs	r3, r3, #7
 8001068:	f003 0301 	and.w	r3, r3, #1
 800106c:	4a1e      	ldr	r2, [pc, #120]	; (80010e8 <Read_Status_Register+0x1dc>)
 800106e:	6213      	str	r3, [r2, #32]
	SR.CMP  = ((1 << 6) & x[1]) >> 6;
 8001070:	68bb      	ldr	r3, [r7, #8]
 8001072:	119b      	asrs	r3, r3, #6
 8001074:	f003 0301 	and.w	r3, r3, #1
 8001078:	4a1b      	ldr	r2, [pc, #108]	; (80010e8 <Read_Status_Register+0x1dc>)
 800107a:	6253      	str	r3, [r2, #36]	; 0x24
	SR.LB3  = ((1 << 5) & x[1]) >> 5;
 800107c:	68bb      	ldr	r3, [r7, #8]
 800107e:	115b      	asrs	r3, r3, #5
 8001080:	f003 0301 	and.w	r3, r3, #1
 8001084:	4a18      	ldr	r2, [pc, #96]	; (80010e8 <Read_Status_Register+0x1dc>)
 8001086:	6293      	str	r3, [r2, #40]	; 0x28
	SR.LB2  = ((1 << 4) & x[1]) >> 4;
 8001088:	68bb      	ldr	r3, [r7, #8]
 800108a:	111b      	asrs	r3, r3, #4
 800108c:	f003 0301 	and.w	r3, r3, #1
 8001090:	4a15      	ldr	r2, [pc, #84]	; (80010e8 <Read_Status_Register+0x1dc>)
 8001092:	62d3      	str	r3, [r2, #44]	; 0x2c
	SR.LB1  = ((1 << 3) & x[1]) >> 3;
 8001094:	68bb      	ldr	r3, [r7, #8]
 8001096:	10db      	asrs	r3, r3, #3
 8001098:	f003 0301 	and.w	r3, r3, #1
 800109c:	4a12      	ldr	r2, [pc, #72]	; (80010e8 <Read_Status_Register+0x1dc>)
 800109e:	6313      	str	r3, [r2, #48]	; 0x30
	SR.QE   = ((1 << 1) & x[1]) >> 1;
 80010a0:	68bb      	ldr	r3, [r7, #8]
 80010a2:	105b      	asrs	r3, r3, #1
 80010a4:	f003 0301 	and.w	r3, r3, #1
 80010a8:	4a0f      	ldr	r2, [pc, #60]	; (80010e8 <Read_Status_Register+0x1dc>)
 80010aa:	6353      	str	r3, [r2, #52]	; 0x34
	SR.SRL  = ((1 << 0) & x[1]) >> 0;
 80010ac:	68bb      	ldr	r3, [r7, #8]
 80010ae:	f003 0301 	and.w	r3, r3, #1
 80010b2:	4a0d      	ldr	r2, [pc, #52]	; (80010e8 <Read_Status_Register+0x1dc>)
 80010b4:	6393      	str	r3, [r2, #56]	; 0x38

	SR.DRV1  = ((1 << 6) & x[1]) >> 6;
 80010b6:	68bb      	ldr	r3, [r7, #8]
 80010b8:	119b      	asrs	r3, r3, #6
 80010ba:	f003 0301 	and.w	r3, r3, #1
 80010be:	4a0a      	ldr	r2, [pc, #40]	; (80010e8 <Read_Status_Register+0x1dc>)
 80010c0:	63d3      	str	r3, [r2, #60]	; 0x3c
	SR.DRV2  = ((1 << 5) & x[1]) >> 5;
 80010c2:	68bb      	ldr	r3, [r7, #8]
 80010c4:	115b      	asrs	r3, r3, #5
 80010c6:	f003 0301 	and.w	r3, r3, #1
 80010ca:	4a07      	ldr	r2, [pc, #28]	; (80010e8 <Read_Status_Register+0x1dc>)
 80010cc:	6413      	str	r3, [r2, #64]	; 0x40
	SR.WPS  = ((1 << 2) & x[1]) >> 2;
 80010ce:	68bb      	ldr	r3, [r7, #8]
 80010d0:	109b      	asrs	r3, r3, #2
 80010d2:	f003 0301 	and.w	r3, r3, #1
 80010d6:	4a04      	ldr	r2, [pc, #16]	; (80010e8 <Read_Status_Register+0x1dc>)
 80010d8:	6453      	str	r3, [r2, #68]	; 0x44
}
 80010da:	bf00      	nop
 80010dc:	3714      	adds	r7, #20
 80010de:	46bd      	mov	sp, r7
 80010e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80010e2:	bf00      	nop
 80010e4:	20000084 	.word	0x20000084
 80010e8:	20000124 	.word	0x20000124

080010ec <Write_Enable>:

static int Write_Enable()
{
 80010ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80010ee:	b093      	sub	sp, #76	; 0x4c
 80010f0:	af10      	add	r7, sp, #64	; 0x40
	int retval;
	SPI_CSS_Low(W25QX);
 80010f2:	4e24      	ldr	r6, [pc, #144]	; (8001184 <Write_Enable+0x98>)
 80010f4:	466d      	mov	r5, sp
 80010f6:	f106 0410 	add.w	r4, r6, #16
 80010fa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80010fc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80010fe:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001100:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001102:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001104:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001106:	e894 0003 	ldmia.w	r4, {r0, r1}
 800110a:	e885 0003 	stmia.w	r5, {r0, r1}
 800110e:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001112:	f001 fb8a 	bl	800282a <SPI_CSS_Low>
	SPI_TRX_Data(W25QX, 0x06);
 8001116:	4e1b      	ldr	r6, [pc, #108]	; (8001184 <Write_Enable+0x98>)
 8001118:	2306      	movs	r3, #6
 800111a:	930e      	str	r3, [sp, #56]	; 0x38
 800111c:	466d      	mov	r5, sp
 800111e:	f106 0410 	add.w	r4, r6, #16
 8001122:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001124:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001126:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001128:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800112a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800112c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800112e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001132:	e885 0003 	stmia.w	r5, {r0, r1}
 8001136:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 800113a:	f001 fb9e 	bl	800287a <SPI_TRX_Data>
	SPI_CSS_High(W25QX);
 800113e:	4e11      	ldr	r6, [pc, #68]	; (8001184 <Write_Enable+0x98>)
 8001140:	466d      	mov	r5, sp
 8001142:	f106 0410 	add.w	r4, r6, #16
 8001146:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001148:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800114a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800114c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800114e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001150:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001152:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001156:	e885 0003 	stmia.w	r5, {r0, r1}
 800115a:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 800115e:	f001 fb78 	bl	8002852 <SPI_CSS_High>

	Read_Status_Register();
 8001162:	f7ff fed3 	bl	8000f0c <Read_Status_Register>
	if(SR.WEL)
 8001166:	4b08      	ldr	r3, [pc, #32]	; (8001188 <Write_Enable+0x9c>)
 8001168:	699b      	ldr	r3, [r3, #24]
 800116a:	2b00      	cmp	r3, #0
 800116c:	d002      	beq.n	8001174 <Write_Enable+0x88>
	{
		retval = 1;
 800116e:	2301      	movs	r3, #1
 8001170:	607b      	str	r3, [r7, #4]
 8001172:	e002      	b.n	800117a <Write_Enable+0x8e>
	}
	else
	{
		retval = -1;
 8001174:	f04f 33ff 	mov.w	r3, #4294967295
 8001178:	607b      	str	r3, [r7, #4]
	}
	return retval;
 800117a:	687b      	ldr	r3, [r7, #4]
}
 800117c:	4618      	mov	r0, r3
 800117e:	370c      	adds	r7, #12
 8001180:	46bd      	mov	sp, r7
 8001182:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001184:	20000084 	.word	0x20000084
 8001188:	20000124 	.word	0x20000124

0800118c <Write_Disable>:

static int Write_Disable()
{
 800118c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800118e:	b093      	sub	sp, #76	; 0x4c
 8001190:	af10      	add	r7, sp, #64	; 0x40
	int retval;
	SPI_CSS_Low(W25QX);
 8001192:	4e24      	ldr	r6, [pc, #144]	; (8001224 <Write_Disable+0x98>)
 8001194:	466d      	mov	r5, sp
 8001196:	f106 0410 	add.w	r4, r6, #16
 800119a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800119c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800119e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80011a0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80011a2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80011a4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80011a6:	e894 0003 	ldmia.w	r4, {r0, r1}
 80011aa:	e885 0003 	stmia.w	r5, {r0, r1}
 80011ae:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80011b2:	f001 fb3a 	bl	800282a <SPI_CSS_Low>
	SPI_TRX_Data(W25QX, 0x04);
 80011b6:	4e1b      	ldr	r6, [pc, #108]	; (8001224 <Write_Disable+0x98>)
 80011b8:	2304      	movs	r3, #4
 80011ba:	930e      	str	r3, [sp, #56]	; 0x38
 80011bc:	466d      	mov	r5, sp
 80011be:	f106 0410 	add.w	r4, r6, #16
 80011c2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80011c4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80011c6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80011c8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80011ca:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80011cc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80011ce:	e894 0003 	ldmia.w	r4, {r0, r1}
 80011d2:	e885 0003 	stmia.w	r5, {r0, r1}
 80011d6:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80011da:	f001 fb4e 	bl	800287a <SPI_TRX_Data>
	SPI_CSS_High(W25QX);
 80011de:	4e11      	ldr	r6, [pc, #68]	; (8001224 <Write_Disable+0x98>)
 80011e0:	466d      	mov	r5, sp
 80011e2:	f106 0410 	add.w	r4, r6, #16
 80011e6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80011e8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80011ea:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80011ec:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80011ee:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80011f0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80011f2:	e894 0003 	ldmia.w	r4, {r0, r1}
 80011f6:	e885 0003 	stmia.w	r5, {r0, r1}
 80011fa:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80011fe:	f001 fb28 	bl	8002852 <SPI_CSS_High>
	Read_Status_Register();
 8001202:	f7ff fe83 	bl	8000f0c <Read_Status_Register>
	if(SR.WEL)
 8001206:	4b08      	ldr	r3, [pc, #32]	; (8001228 <Write_Disable+0x9c>)
 8001208:	699b      	ldr	r3, [r3, #24]
 800120a:	2b00      	cmp	r3, #0
 800120c:	d003      	beq.n	8001216 <Write_Disable+0x8a>
	{
		retval = -1;
 800120e:	f04f 33ff 	mov.w	r3, #4294967295
 8001212:	607b      	str	r3, [r7, #4]
 8001214:	e001      	b.n	800121a <Write_Disable+0x8e>
	}
	else
	{
		retval = 1;
 8001216:	2301      	movs	r3, #1
 8001218:	607b      	str	r3, [r7, #4]
	}
	return retval;
 800121a:	687b      	ldr	r3, [r7, #4]
}
 800121c:	4618      	mov	r0, r3
 800121e:	370c      	adds	r7, #12
 8001220:	46bd      	mov	sp, r7
 8001222:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001224:	20000084 	.word	0x20000084
 8001228:	20000124 	.word	0x20000124

0800122c <W25QX_Init>:
 * ############################################### Operation ###############################################
 * #########################################################################################################
 */

void W25QX_Init(W25Qx_Typedef *self)
{
 800122c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001230:	b0b1      	sub	sp, #196	; 0xc4
 8001232:	af10      	add	r7, sp, #64	; 0x40
 8001234:	6378      	str	r0, [r7, #52]	; 0x34
	W25QX.SPI = self->SPI_Port;
 8001236:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001238:	681a      	ldr	r2, [r3, #0]
 800123a:	4b9d      	ldr	r3, [pc, #628]	; (80014b0 <W25QX_Init+0x284>)
 800123c:	601a      	str	r2, [r3, #0]
	W25QX.Frame = SPI_Frame_8Bit;
 800123e:	4a9c      	ldr	r2, [pc, #624]	; (80014b0 <W25QX_Init+0x284>)
 8001240:	2300      	movs	r3, #0
 8001242:	7493      	strb	r3, [r2, #18]
	W25QX.type = SPI_Full_Duplex_Master;
 8001244:	4a9a      	ldr	r2, [pc, #616]	; (80014b0 <W25QX_Init+0x284>)
 8001246:	2300      	movs	r3, #0
 8001248:	7153      	strb	r3, [r2, #5]
	W25QX.mode = SPI_Master;
 800124a:	4a99      	ldr	r2, [pc, #612]	; (80014b0 <W25QX_Init+0x284>)
 800124c:	2301      	movs	r3, #1
 800124e:	7193      	strb	r3, [r2, #6]
	W25QX.LSB_MSB = 0;
 8001250:	4a97      	ldr	r2, [pc, #604]	; (80014b0 <W25QX_Init+0x284>)
 8001252:	2300      	movs	r3, #0
 8001254:	7393      	strb	r3, [r2, #14]
	W25QX.frequency = 3;
 8001256:	4a96      	ldr	r2, [pc, #600]	; (80014b0 <W25QX_Init+0x284>)
 8001258:	2303      	movs	r3, #3
 800125a:	6093      	str	r3, [r2, #8]
	W25QX.nCSS_Port = self->nCSS_Port;
 800125c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800125e:	685a      	ldr	r2, [r3, #4]
 8001260:	4b93      	ldr	r3, [pc, #588]	; (80014b0 <W25QX_Init+0x284>)
 8001262:	615a      	str	r2, [r3, #20]
	W25QX.nCSS_pin = self->nCSS_Pin;
 8001264:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001266:	7a1b      	ldrb	r3, [r3, #8]
 8001268:	4a91      	ldr	r2, [pc, #580]	; (80014b0 <W25QX_Init+0x284>)
 800126a:	7613      	strb	r3, [r2, #24]
	W25QX.pin_remap = self->pin_remap;
 800126c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800126e:	7a5b      	ldrb	r3, [r3, #9]
 8001270:	4a8f      	ldr	r2, [pc, #572]	; (80014b0 <W25QX_Init+0x284>)
 8001272:	7113      	strb	r3, [r2, #4]
	W25QX.polarity = 1;
 8001274:	4a8e      	ldr	r2, [pc, #568]	; (80014b0 <W25QX_Init+0x284>)
 8001276:	2301      	movs	r3, #1
 8001278:	7353      	strb	r3, [r2, #13]
	W25QX.phase = 1;
 800127a:	4a8d      	ldr	r2, [pc, #564]	; (80014b0 <W25QX_Init+0x284>)
 800127c:	2301      	movs	r3, #1
 800127e:	7313      	strb	r3, [r2, #12]
	W25QX.DMA_TX = 1;
 8001280:	4a8b      	ldr	r2, [pc, #556]	; (80014b0 <W25QX_Init+0x284>)
 8001282:	2301      	movs	r3, #1
 8001284:	7413      	strb	r3, [r2, #16]
	W25QX.DMA_RX = 0;
 8001286:	4a8a      	ldr	r2, [pc, #552]	; (80014b0 <W25QX_Init+0x284>)
 8001288:	2300      	movs	r3, #0
 800128a:	7453      	strb	r3, [r2, #17]
	SPI_Init(W25QX);
 800128c:	4e88      	ldr	r6, [pc, #544]	; (80014b0 <W25QX_Init+0x284>)
 800128e:	466d      	mov	r5, sp
 8001290:	f106 0410 	add.w	r4, r6, #16
 8001294:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001296:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001298:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800129a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800129c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800129e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80012a0:	e894 0003 	ldmia.w	r4, {r0, r1}
 80012a4:	e885 0003 	stmia.w	r5, {r0, r1}
 80012a8:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80012ac:	f001 f90a 	bl	80024c4 <SPI_Init>

/*************************************************************************************/

	W25Qx_Release_Power_Down();
 80012b0:	f000 f9da 	bl	8001668 <W25Qx_Release_Power_Down>
	Delay_us(5);
 80012b4:	eeb1 0a04 	vmov.f32	s0, #20	; 0x40a00000  5.0
 80012b8:	f7ff fe02 	bl	8000ec0 <Delay_us>

	SPI_CSS_Low(W25QX);
 80012bc:	4e7c      	ldr	r6, [pc, #496]	; (80014b0 <W25QX_Init+0x284>)
 80012be:	466d      	mov	r5, sp
 80012c0:	f106 0410 	add.w	r4, r6, #16
 80012c4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80012c6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80012c8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80012ca:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80012cc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80012ce:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80012d0:	e894 0003 	ldmia.w	r4, {r0, r1}
 80012d4:	e885 0003 	stmia.w	r5, {r0, r1}
 80012d8:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80012dc:	f001 faa5 	bl	800282a <SPI_CSS_Low>
	SPI_TRX_Data(W25QX, 0x9F);
 80012e0:	4e73      	ldr	r6, [pc, #460]	; (80014b0 <W25QX_Init+0x284>)
 80012e2:	239f      	movs	r3, #159	; 0x9f
 80012e4:	930e      	str	r3, [sp, #56]	; 0x38
 80012e6:	466d      	mov	r5, sp
 80012e8:	f106 0410 	add.w	r4, r6, #16
 80012ec:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80012ee:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80012f0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80012f2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80012f4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80012f6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80012f8:	e894 0003 	ldmia.w	r4, {r0, r1}
 80012fc:	e885 0003 	stmia.w	r5, {r0, r1}
 8001300:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001304:	f001 fab9 	bl	800287a <SPI_TRX_Data>
	self->Manufacturer_ID = SPI_TRX_Data(W25QX, 0xAA);
 8001308:	4e69      	ldr	r6, [pc, #420]	; (80014b0 <W25QX_Init+0x284>)
 800130a:	23aa      	movs	r3, #170	; 0xaa
 800130c:	930e      	str	r3, [sp, #56]	; 0x38
 800130e:	466d      	mov	r5, sp
 8001310:	f106 0410 	add.w	r4, r6, #16
 8001314:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001316:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001318:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800131a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800131c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800131e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001320:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001324:	e885 0003 	stmia.w	r5, {r0, r1}
 8001328:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 800132c:	f001 faa5 	bl	800287a <SPI_TRX_Data>
 8001330:	4603      	mov	r3, r0
 8001332:	b2db      	uxtb	r3, r3
 8001334:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001336:	7293      	strb	r3, [r2, #10]
	self->Memory_Type = SPI_TRX_Data(W25QX, 0xAA);
 8001338:	4e5d      	ldr	r6, [pc, #372]	; (80014b0 <W25QX_Init+0x284>)
 800133a:	23aa      	movs	r3, #170	; 0xaa
 800133c:	930e      	str	r3, [sp, #56]	; 0x38
 800133e:	466d      	mov	r5, sp
 8001340:	f106 0410 	add.w	r4, r6, #16
 8001344:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001346:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001348:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800134a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800134c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800134e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001350:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001354:	e885 0003 	stmia.w	r5, {r0, r1}
 8001358:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 800135c:	f001 fa8d 	bl	800287a <SPI_TRX_Data>
 8001360:	4603      	mov	r3, r0
 8001362:	b2db      	uxtb	r3, r3
 8001364:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001366:	72d3      	strb	r3, [r2, #11]
	self->Capacity = SPI_TRX_Data(W25QX, 0xAA);
 8001368:	4e51      	ldr	r6, [pc, #324]	; (80014b0 <W25QX_Init+0x284>)
 800136a:	23aa      	movs	r3, #170	; 0xaa
 800136c:	930e      	str	r3, [sp, #56]	; 0x38
 800136e:	466d      	mov	r5, sp
 8001370:	f106 0410 	add.w	r4, r6, #16
 8001374:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001376:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001378:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800137a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800137c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800137e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001380:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001384:	e885 0003 	stmia.w	r5, {r0, r1}
 8001388:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 800138c:	f001 fa75 	bl	800287a <SPI_TRX_Data>
 8001390:	4603      	mov	r3, r0
 8001392:	b2db      	uxtb	r3, r3
 8001394:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001396:	7313      	strb	r3, [r2, #12]
	SPI_CSS_High(W25QX);
 8001398:	4e45      	ldr	r6, [pc, #276]	; (80014b0 <W25QX_Init+0x284>)
 800139a:	466d      	mov	r5, sp
 800139c:	f106 0410 	add.w	r4, r6, #16
 80013a0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80013a2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80013a4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80013a6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80013a8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80013aa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80013ac:	e894 0003 	ldmia.w	r4, {r0, r1}
 80013b0:	e885 0003 	stmia.w	r5, {r0, r1}
 80013b4:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80013b8:	f001 fa4b 	bl	8002852 <SPI_CSS_High>

	uint64_t x[8];
	SPI_CSS_Low(W25QX);
 80013bc:	4e3c      	ldr	r6, [pc, #240]	; (80014b0 <W25QX_Init+0x284>)
 80013be:	466d      	mov	r5, sp
 80013c0:	f106 0410 	add.w	r4, r6, #16
 80013c4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80013c6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80013c8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80013ca:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80013cc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80013ce:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80013d0:	e894 0003 	ldmia.w	r4, {r0, r1}
 80013d4:	e885 0003 	stmia.w	r5, {r0, r1}
 80013d8:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80013dc:	f001 fa25 	bl	800282a <SPI_CSS_Low>
	SPI_TRX_Data(W25QX, 0x4B);
 80013e0:	4e33      	ldr	r6, [pc, #204]	; (80014b0 <W25QX_Init+0x284>)
 80013e2:	234b      	movs	r3, #75	; 0x4b
 80013e4:	930e      	str	r3, [sp, #56]	; 0x38
 80013e6:	466d      	mov	r5, sp
 80013e8:	f106 0410 	add.w	r4, r6, #16
 80013ec:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80013ee:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80013f0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80013f2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80013f4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80013f6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80013f8:	e894 0003 	ldmia.w	r4, {r0, r1}
 80013fc:	e885 0003 	stmia.w	r5, {r0, r1}
 8001400:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001404:	f001 fa39 	bl	800287a <SPI_TRX_Data>
	SPI_TRX_Data(W25QX, 0xAA);
 8001408:	4e29      	ldr	r6, [pc, #164]	; (80014b0 <W25QX_Init+0x284>)
 800140a:	23aa      	movs	r3, #170	; 0xaa
 800140c:	930e      	str	r3, [sp, #56]	; 0x38
 800140e:	466d      	mov	r5, sp
 8001410:	f106 0410 	add.w	r4, r6, #16
 8001414:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001416:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001418:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800141a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800141c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800141e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001420:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001424:	e885 0003 	stmia.w	r5, {r0, r1}
 8001428:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 800142c:	f001 fa25 	bl	800287a <SPI_TRX_Data>
	SPI_TRX_Data(W25QX, 0xAA);
 8001430:	4e1f      	ldr	r6, [pc, #124]	; (80014b0 <W25QX_Init+0x284>)
 8001432:	23aa      	movs	r3, #170	; 0xaa
 8001434:	930e      	str	r3, [sp, #56]	; 0x38
 8001436:	466d      	mov	r5, sp
 8001438:	f106 0410 	add.w	r4, r6, #16
 800143c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800143e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001440:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001442:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001444:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001446:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001448:	e894 0003 	ldmia.w	r4, {r0, r1}
 800144c:	e885 0003 	stmia.w	r5, {r0, r1}
 8001450:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001454:	f001 fa11 	bl	800287a <SPI_TRX_Data>
	SPI_TRX_Data(W25QX, 0xAA);
 8001458:	4e15      	ldr	r6, [pc, #84]	; (80014b0 <W25QX_Init+0x284>)
 800145a:	23aa      	movs	r3, #170	; 0xaa
 800145c:	930e      	str	r3, [sp, #56]	; 0x38
 800145e:	466d      	mov	r5, sp
 8001460:	f106 0410 	add.w	r4, r6, #16
 8001464:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001466:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001468:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800146a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800146c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800146e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001470:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001474:	e885 0003 	stmia.w	r5, {r0, r1}
 8001478:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 800147c:	f001 f9fd 	bl	800287a <SPI_TRX_Data>
	SPI_TRX_Data(W25QX, 0xAA);
 8001480:	4e0b      	ldr	r6, [pc, #44]	; (80014b0 <W25QX_Init+0x284>)
 8001482:	23aa      	movs	r3, #170	; 0xaa
 8001484:	930e      	str	r3, [sp, #56]	; 0x38
 8001486:	466d      	mov	r5, sp
 8001488:	f106 0410 	add.w	r4, r6, #16
 800148c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800148e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001490:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001492:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001494:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001496:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001498:	e894 0003 	ldmia.w	r4, {r0, r1}
 800149c:	e885 0003 	stmia.w	r5, {r0, r1}
 80014a0:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80014a4:	f001 f9e9 	bl	800287a <SPI_TRX_Data>
	for(int i = 0 ; i < 8; i++)
 80014a8:	2300      	movs	r3, #0
 80014aa:	67fb      	str	r3, [r7, #124]	; 0x7c
 80014ac:	e028      	b.n	8001500 <W25QX_Init+0x2d4>
 80014ae:	bf00      	nop
 80014b0:	20000084 	.word	0x20000084
	{
		x[i] = SPI_TRX_Data(W25QX, 0xAA);
 80014b4:	4e68      	ldr	r6, [pc, #416]	; (8001658 <W25QX_Init+0x42c>)
 80014b6:	23aa      	movs	r3, #170	; 0xaa
 80014b8:	930e      	str	r3, [sp, #56]	; 0x38
 80014ba:	466d      	mov	r5, sp
 80014bc:	f106 0410 	add.w	r4, r6, #16
 80014c0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80014c2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80014c4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80014c6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80014c8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80014ca:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80014cc:	e894 0003 	ldmia.w	r4, {r0, r1}
 80014d0:	e885 0003 	stmia.w	r5, {r0, r1}
 80014d4:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80014d8:	f001 f9cf 	bl	800287a <SPI_TRX_Data>
 80014dc:	4603      	mov	r3, r0
 80014de:	17da      	asrs	r2, r3, #31
 80014e0:	62bb      	str	r3, [r7, #40]	; 0x28
 80014e2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80014e4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80014e6:	00db      	lsls	r3, r3, #3
 80014e8:	3350      	adds	r3, #80	; 0x50
 80014ea:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80014ee:	4413      	add	r3, r2
 80014f0:	3b48      	subs	r3, #72	; 0x48
 80014f2:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 80014f6:	e9c3 1200 	strd	r1, r2, [r3]
	for(int i = 0 ; i < 8; i++)
 80014fa:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80014fc:	3301      	adds	r3, #1
 80014fe:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001500:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001502:	2b07      	cmp	r3, #7
 8001504:	ddd6      	ble.n	80014b4 <W25QX_Init+0x288>
	}
	self->Unique_ID = (x[0] << 56) | (x[1] << 48) | (x[2] << 40) | (x[3] << 32) | (x[4] << 24) | (x[5] << 16) |
 8001506:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800150a:	f04f 0400 	mov.w	r4, #0
 800150e:	f04f 0500 	mov.w	r5, #0
 8001512:	0615      	lsls	r5, r2, #24
 8001514:	2400      	movs	r4, #0
 8001516:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800151a:	f04f 0000 	mov.w	r0, #0
 800151e:	f04f 0100 	mov.w	r1, #0
 8001522:	0411      	lsls	r1, r2, #16
 8001524:	2000      	movs	r0, #0
 8001526:	ea44 0800 	orr.w	r8, r4, r0
 800152a:	ea45 0901 	orr.w	r9, r5, r1
 800152e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8001532:	f04f 0000 	mov.w	r0, #0
 8001536:	f04f 0100 	mov.w	r1, #0
 800153a:	0211      	lsls	r1, r2, #8
 800153c:	2000      	movs	r0, #0
 800153e:	ea48 0a00 	orr.w	sl, r8, r0
 8001542:	ea49 0b01 	orr.w	fp, r9, r1
 8001546:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800154a:	f04f 0200 	mov.w	r2, #0
 800154e:	f04f 0300 	mov.w	r3, #0
 8001552:	0003      	movs	r3, r0
 8001554:	2200      	movs	r2, #0
 8001556:	ea4a 0102 	orr.w	r1, sl, r2
 800155a:	6239      	str	r1, [r7, #32]
 800155c:	ea4b 0303 	orr.w	r3, fp, r3
 8001560:	627b      	str	r3, [r7, #36]	; 0x24
 8001562:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8001566:	f04f 0200 	mov.w	r2, #0
 800156a:	f04f 0300 	mov.w	r3, #0
 800156e:	060b      	lsls	r3, r1, #24
 8001570:	ea43 2310 	orr.w	r3, r3, r0, lsr #8
 8001574:	0602      	lsls	r2, r0, #24
 8001576:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800157a:	4621      	mov	r1, r4
 800157c:	4311      	orrs	r1, r2
 800157e:	61b9      	str	r1, [r7, #24]
 8001580:	4629      	mov	r1, r5
 8001582:	4319      	orrs	r1, r3
 8001584:	61f9      	str	r1, [r7, #28]
 8001586:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 800158a:	f04f 0200 	mov.w	r2, #0
 800158e:	f04f 0300 	mov.w	r3, #0
 8001592:	040b      	lsls	r3, r1, #16
 8001594:	ea43 4310 	orr.w	r3, r3, r0, lsr #16
 8001598:	0402      	lsls	r2, r0, #16
 800159a:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 800159e:	4621      	mov	r1, r4
 80015a0:	4311      	orrs	r1, r2
 80015a2:	6139      	str	r1, [r7, #16]
 80015a4:	4629      	mov	r1, r5
 80015a6:	4319      	orrs	r1, r3
 80015a8:	6179      	str	r1, [r7, #20]
			(x[6] << 8) | (x[7] << 0);
 80015aa:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80015ae:	f04f 0200 	mov.w	r2, #0
 80015b2:	f04f 0300 	mov.w	r3, #0
 80015b6:	020b      	lsls	r3, r1, #8
 80015b8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80015bc:	0202      	lsls	r2, r0, #8
	self->Unique_ID = (x[0] << 56) | (x[1] << 48) | (x[2] << 40) | (x[3] << 32) | (x[4] << 24) | (x[5] << 16) |
 80015be:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80015c2:	4621      	mov	r1, r4
 80015c4:	4311      	orrs	r1, r2
 80015c6:	60b9      	str	r1, [r7, #8]
 80015c8:	4629      	mov	r1, r5
 80015ca:	4319      	orrs	r1, r3
 80015cc:	60f9      	str	r1, [r7, #12]
			(x[6] << 8) | (x[7] << 0);
 80015ce:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 80015d2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80015d6:	4621      	mov	r1, r4
 80015d8:	4311      	orrs	r1, r2
 80015da:	6039      	str	r1, [r7, #0]
 80015dc:	4629      	mov	r1, r5
 80015de:	4319      	orrs	r1, r3
 80015e0:	6079      	str	r1, [r7, #4]
	self->Unique_ID = (x[0] << 56) | (x[1] << 48) | (x[2] << 40) | (x[3] << 32) | (x[4] << 24) | (x[5] << 16) |
 80015e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80015e4:	e9d7 1200 	ldrd	r1, r2, [r7]
 80015e8:	e9c3 1204 	strd	r1, r2, [r3, #16]
	SPI_CSS_High(W25QX);
 80015ec:	4e1a      	ldr	r6, [pc, #104]	; (8001658 <W25QX_Init+0x42c>)
 80015ee:	466d      	mov	r5, sp
 80015f0:	f106 0410 	add.w	r4, r6, #16
 80015f4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80015f6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80015f8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80015fa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80015fc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80015fe:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001600:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001604:	e885 0003 	stmia.w	r5, {r0, r1}
 8001608:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 800160c:	f001 f921 	bl	8002852 <SPI_CSS_High>

	if(self->Memory_Type == 0x13)	//W25Q80
 8001610:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001612:	7adb      	ldrb	r3, [r3, #11]
 8001614:	2b13      	cmp	r3, #19
 8001616:	d105      	bne.n	8001624 <W25QX_Init+0x3f8>
	{
		self->Last_Address = 0x0FFFFF;
 8001618:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800161a:	4a10      	ldr	r2, [pc, #64]	; (800165c <W25QX_Init+0x430>)
 800161c:	f04f 0300 	mov.w	r3, #0
 8001620:	e9c1 2306 	strd	r2, r3, [r1, #24]
	}
	if(self->Memory_Type == 64)	//W25Q16
 8001624:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001626:	7adb      	ldrb	r3, [r3, #11]
 8001628:	2b40      	cmp	r3, #64	; 0x40
 800162a:	d105      	bne.n	8001638 <W25QX_Init+0x40c>
	{
		self->Last_Address = 0x1FFFFF;
 800162c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800162e:	4a0c      	ldr	r2, [pc, #48]	; (8001660 <W25QX_Init+0x434>)
 8001630:	f04f 0300 	mov.w	r3, #0
 8001634:	e9c1 2306 	strd	r2, r3, [r1, #24]
	}
	if(self->Memory_Type == 0x15)	//W25Q32
 8001638:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800163a:	7adb      	ldrb	r3, [r3, #11]
 800163c:	2b15      	cmp	r3, #21
 800163e:	d105      	bne.n	800164c <W25QX_Init+0x420>
	{
		self->Last_Address = 0x3FFFFF;
 8001640:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8001642:	4a08      	ldr	r2, [pc, #32]	; (8001664 <W25QX_Init+0x438>)
 8001644:	f04f 0300 	mov.w	r3, #0
 8001648:	e9c1 2306 	strd	r2, r3, [r1, #24]
	}

}
 800164c:	bf00      	nop
 800164e:	3784      	adds	r7, #132	; 0x84
 8001650:	46bd      	mov	sp, r7
 8001652:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001656:	bf00      	nop
 8001658:	20000084 	.word	0x20000084
 800165c:	000fffff 	.word	0x000fffff
 8001660:	001fffff 	.word	0x001fffff
 8001664:	003fffff 	.word	0x003fffff

08001668 <W25Qx_Release_Power_Down>:

void W25Qx_Release_Power_Down(void)
{
 8001668:	b5f0      	push	{r4, r5, r6, r7, lr}
 800166a:	b091      	sub	sp, #68	; 0x44
 800166c:	af10      	add	r7, sp, #64	; 0x40
	SPI_CSS_Low(W25QX);
 800166e:	4e1e      	ldr	r6, [pc, #120]	; (80016e8 <W25Qx_Release_Power_Down+0x80>)
 8001670:	466d      	mov	r5, sp
 8001672:	f106 0410 	add.w	r4, r6, #16
 8001676:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001678:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800167a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800167c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800167e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001680:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001682:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001686:	e885 0003 	stmia.w	r5, {r0, r1}
 800168a:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 800168e:	f001 f8cc 	bl	800282a <SPI_CSS_Low>
	SPI_TRX_Data(W25QX, 0xAB);
 8001692:	4e15      	ldr	r6, [pc, #84]	; (80016e8 <W25Qx_Release_Power_Down+0x80>)
 8001694:	23ab      	movs	r3, #171	; 0xab
 8001696:	930e      	str	r3, [sp, #56]	; 0x38
 8001698:	466d      	mov	r5, sp
 800169a:	f106 0410 	add.w	r4, r6, #16
 800169e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80016a0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80016a2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80016a4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80016a6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80016a8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80016aa:	e894 0003 	ldmia.w	r4, {r0, r1}
 80016ae:	e885 0003 	stmia.w	r5, {r0, r1}
 80016b2:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80016b6:	f001 f8e0 	bl	800287a <SPI_TRX_Data>
	SPI_CSS_High(W25QX);
 80016ba:	4e0b      	ldr	r6, [pc, #44]	; (80016e8 <W25Qx_Release_Power_Down+0x80>)
 80016bc:	466d      	mov	r5, sp
 80016be:	f106 0410 	add.w	r4, r6, #16
 80016c2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80016c4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80016c6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80016c8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80016ca:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80016cc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80016ce:	e894 0003 	ldmia.w	r4, {r0, r1}
 80016d2:	e885 0003 	stmia.w	r5, {r0, r1}
 80016d6:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80016da:	f001 f8ba 	bl	8002852 <SPI_CSS_High>
}
 80016de:	bf00      	nop
 80016e0:	3704      	adds	r7, #4
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80016e6:	bf00      	nop
 80016e8:	20000084 	.word	0x20000084

080016ec <W25Qx_Read_Byte>:
}



int W25Qx_Read_Byte(uint32_t address)
{
 80016ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80016ee:	b095      	sub	sp, #84	; 0x54
 80016f0:	af10      	add	r7, sp, #64	; 0x40
 80016f2:	6078      	str	r0, [r7, #4]
	int32_t LA = (int32_t)address;
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	60fb      	str	r3, [r7, #12]
	int read = 0;
 80016f8:	2300      	movs	r3, #0
 80016fa:	60bb      	str	r3, [r7, #8]
	SPI_CSS_Low(W25QX);
 80016fc:	4e49      	ldr	r6, [pc, #292]	; (8001824 <W25Qx_Read_Byte+0x138>)
 80016fe:	466d      	mov	r5, sp
 8001700:	f106 0410 	add.w	r4, r6, #16
 8001704:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001706:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001708:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800170a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800170c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800170e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001710:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001714:	e885 0003 	stmia.w	r5, {r0, r1}
 8001718:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 800171c:	f001 f885 	bl	800282a <SPI_CSS_Low>
	SPI_TRX_Data(W25QX, 0x03);
 8001720:	4e40      	ldr	r6, [pc, #256]	; (8001824 <W25Qx_Read_Byte+0x138>)
 8001722:	2303      	movs	r3, #3
 8001724:	930e      	str	r3, [sp, #56]	; 0x38
 8001726:	466d      	mov	r5, sp
 8001728:	f106 0410 	add.w	r4, r6, #16
 800172c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800172e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001730:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001732:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001734:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001736:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001738:	e894 0003 	ldmia.w	r4, {r0, r1}
 800173c:	e885 0003 	stmia.w	r5, {r0, r1}
 8001740:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001744:	f001 f899 	bl	800287a <SPI_TRX_Data>
	SPI_TRX_Data(W25QX, (0xFF0000 & LA) >> 16);
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	141b      	asrs	r3, r3, #16
 800174c:	b2db      	uxtb	r3, r3
 800174e:	4e35      	ldr	r6, [pc, #212]	; (8001824 <W25Qx_Read_Byte+0x138>)
 8001750:	930e      	str	r3, [sp, #56]	; 0x38
 8001752:	466d      	mov	r5, sp
 8001754:	f106 0410 	add.w	r4, r6, #16
 8001758:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800175a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800175c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800175e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001760:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001762:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001764:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001768:	e885 0003 	stmia.w	r5, {r0, r1}
 800176c:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001770:	f001 f883 	bl	800287a <SPI_TRX_Data>
	SPI_TRX_Data(W25QX, (0x00FF00 & LA) >> 8);
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	121b      	asrs	r3, r3, #8
 8001778:	b2db      	uxtb	r3, r3
 800177a:	4e2a      	ldr	r6, [pc, #168]	; (8001824 <W25Qx_Read_Byte+0x138>)
 800177c:	930e      	str	r3, [sp, #56]	; 0x38
 800177e:	466d      	mov	r5, sp
 8001780:	f106 0410 	add.w	r4, r6, #16
 8001784:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001786:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001788:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800178a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800178c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800178e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001790:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001794:	e885 0003 	stmia.w	r5, {r0, r1}
 8001798:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 800179c:	f001 f86d 	bl	800287a <SPI_TRX_Data>
	SPI_TRX_Data(W25QX, (0x0000FF & LA) >> 0);
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	b2db      	uxtb	r3, r3
 80017a4:	4e1f      	ldr	r6, [pc, #124]	; (8001824 <W25Qx_Read_Byte+0x138>)
 80017a6:	930e      	str	r3, [sp, #56]	; 0x38
 80017a8:	466d      	mov	r5, sp
 80017aa:	f106 0410 	add.w	r4, r6, #16
 80017ae:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80017b0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80017b2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80017b4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80017b6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80017b8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80017ba:	e894 0003 	ldmia.w	r4, {r0, r1}
 80017be:	e885 0003 	stmia.w	r5, {r0, r1}
 80017c2:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80017c6:	f001 f858 	bl	800287a <SPI_TRX_Data>
	read = SPI_TRX_Data(W25QX, 0xAA);
 80017ca:	4e16      	ldr	r6, [pc, #88]	; (8001824 <W25Qx_Read_Byte+0x138>)
 80017cc:	23aa      	movs	r3, #170	; 0xaa
 80017ce:	930e      	str	r3, [sp, #56]	; 0x38
 80017d0:	466d      	mov	r5, sp
 80017d2:	f106 0410 	add.w	r4, r6, #16
 80017d6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80017d8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80017da:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80017dc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80017de:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80017e0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80017e2:	e894 0003 	ldmia.w	r4, {r0, r1}
 80017e6:	e885 0003 	stmia.w	r5, {r0, r1}
 80017ea:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80017ee:	f001 f844 	bl	800287a <SPI_TRX_Data>
 80017f2:	60b8      	str	r0, [r7, #8]
	SPI_CSS_High(W25QX);
 80017f4:	4e0b      	ldr	r6, [pc, #44]	; (8001824 <W25Qx_Read_Byte+0x138>)
 80017f6:	466d      	mov	r5, sp
 80017f8:	f106 0410 	add.w	r4, r6, #16
 80017fc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80017fe:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001800:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001802:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001804:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001806:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001808:	e894 0003 	ldmia.w	r4, {r0, r1}
 800180c:	e885 0003 	stmia.w	r5, {r0, r1}
 8001810:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001814:	f001 f81d 	bl	8002852 <SPI_CSS_High>
	return read;
 8001818:	68bb      	ldr	r3, [r7, #8]
}
 800181a:	4618      	mov	r0, r3
 800181c:	3714      	adds	r7, #20
 800181e:	46bd      	mov	sp, r7
 8001820:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001822:	bf00      	nop
 8001824:	20000084 	.word	0x20000084

08001828 <W25Qx_Store_Last_Position>:




void W25Qx_Store_Last_Position(W25Qx_Typedef *self, uint64_t last_address)
{
 8001828:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800182c:	b09d      	sub	sp, #116	; 0x74
 800182e:	af10      	add	r7, sp, #64	; 0x40
 8001830:	61f8      	str	r0, [r7, #28]
 8001832:	e9c7 2304 	strd	r2, r3, [r7, #16]
	uint32_t write[3];

	last_address = last_address + 0;

	write[0] = (0xFF0000 & last_address) >> 16;
 8001836:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800183a:	f04f 0200 	mov.w	r2, #0
 800183e:	f04f 0300 	mov.w	r3, #0
 8001842:	0c02      	lsrs	r2, r0, #16
 8001844:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001848:	0c0b      	lsrs	r3, r1, #16
 800184a:	4613      	mov	r3, r2
 800184c:	b2db      	uxtb	r3, r3
 800184e:	627b      	str	r3, [r7, #36]	; 0x24
	write[1] = (0x00FF00 & last_address) >> 8;
 8001850:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001854:	f04f 0200 	mov.w	r2, #0
 8001858:	f04f 0300 	mov.w	r3, #0
 800185c:	0a02      	lsrs	r2, r0, #8
 800185e:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8001862:	0a0b      	lsrs	r3, r1, #8
 8001864:	4613      	mov	r3, r2
 8001866:	b2db      	uxtb	r3, r3
 8001868:	62bb      	str	r3, [r7, #40]	; 0x28
	write[2] = (0x0000FF & last_address) >> 0;
 800186a:	693b      	ldr	r3, [r7, #16]
 800186c:	b2db      	uxtb	r3, r3
 800186e:	62fb      	str	r3, [r7, #44]	; 0x2c

	Write_Enable();
 8001870:	f7ff fc3c 	bl	80010ec <Write_Enable>
	SPI_CSS_Low(W25QX);
 8001874:	4ebb      	ldr	r6, [pc, #748]	; (8001b64 <W25Qx_Store_Last_Position+0x33c>)
 8001876:	466d      	mov	r5, sp
 8001878:	f106 0410 	add.w	r4, r6, #16
 800187c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800187e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001880:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001882:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001884:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001886:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001888:	e894 0003 	ldmia.w	r4, {r0, r1}
 800188c:	e885 0003 	stmia.w	r5, {r0, r1}
 8001890:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001894:	f000 ffc9 	bl	800282a <SPI_CSS_Low>
	SPI_TRX_Data(W25QX, 0x02);
 8001898:	4eb2      	ldr	r6, [pc, #712]	; (8001b64 <W25Qx_Store_Last_Position+0x33c>)
 800189a:	2302      	movs	r3, #2
 800189c:	930e      	str	r3, [sp, #56]	; 0x38
 800189e:	466d      	mov	r5, sp
 80018a0:	f106 0410 	add.w	r4, r6, #16
 80018a4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80018a6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80018a8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80018aa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80018ac:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80018ae:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80018b0:	e894 0003 	ldmia.w	r4, {r0, r1}
 80018b4:	e885 0003 	stmia.w	r5, {r0, r1}
 80018b8:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80018bc:	f000 ffdd 	bl	800287a <SPI_TRX_Data>
	SPI_TRX_Data(W25QX, (0xFF0000 & (self->Last_Address -0)) >> 16);
 80018c0:	69fb      	ldr	r3, [r7, #28]
 80018c2:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 80018c6:	f04f 0200 	mov.w	r2, #0
 80018ca:	f04f 0300 	mov.w	r3, #0
 80018ce:	0c02      	lsrs	r2, r0, #16
 80018d0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80018d4:	0c0b      	lsrs	r3, r1, #16
 80018d6:	4613      	mov	r3, r2
 80018d8:	b2db      	uxtb	r3, r3
 80018da:	4ea2      	ldr	r6, [pc, #648]	; (8001b64 <W25Qx_Store_Last_Position+0x33c>)
 80018dc:	930e      	str	r3, [sp, #56]	; 0x38
 80018de:	466d      	mov	r5, sp
 80018e0:	f106 0410 	add.w	r4, r6, #16
 80018e4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80018e6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80018e8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80018ea:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80018ec:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80018ee:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80018f0:	e894 0003 	ldmia.w	r4, {r0, r1}
 80018f4:	e885 0003 	stmia.w	r5, {r0, r1}
 80018f8:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80018fc:	f000 ffbd 	bl	800287a <SPI_TRX_Data>
	SPI_TRX_Data(W25QX, (0x00FF00 & (self->Last_Address -0)) >> 8);
 8001900:	69fb      	ldr	r3, [r7, #28]
 8001902:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8001906:	f04f 0200 	mov.w	r2, #0
 800190a:	f04f 0300 	mov.w	r3, #0
 800190e:	0a02      	lsrs	r2, r0, #8
 8001910:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8001914:	0a0b      	lsrs	r3, r1, #8
 8001916:	4613      	mov	r3, r2
 8001918:	b2db      	uxtb	r3, r3
 800191a:	4e92      	ldr	r6, [pc, #584]	; (8001b64 <W25Qx_Store_Last_Position+0x33c>)
 800191c:	930e      	str	r3, [sp, #56]	; 0x38
 800191e:	466d      	mov	r5, sp
 8001920:	f106 0410 	add.w	r4, r6, #16
 8001924:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001926:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001928:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800192a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800192c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800192e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001930:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001934:	e885 0003 	stmia.w	r5, {r0, r1}
 8001938:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 800193c:	f000 ff9d 	bl	800287a <SPI_TRX_Data>
	SPI_TRX_Data(W25QX, (0x0000FF & (self->Last_Address -0)) >> 0);
 8001940:	69fb      	ldr	r3, [r7, #28]
 8001942:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001946:	4613      	mov	r3, r2
 8001948:	b2db      	uxtb	r3, r3
 800194a:	4e86      	ldr	r6, [pc, #536]	; (8001b64 <W25Qx_Store_Last_Position+0x33c>)
 800194c:	930e      	str	r3, [sp, #56]	; 0x38
 800194e:	466d      	mov	r5, sp
 8001950:	f106 0410 	add.w	r4, r6, #16
 8001954:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001956:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001958:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800195a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800195c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800195e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001960:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001964:	e885 0003 	stmia.w	r5, {r0, r1}
 8001968:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 800196c:	f000 ff85 	bl	800287a <SPI_TRX_Data>
	SPI_TRX_Data(W25QX, write[0]);
 8001970:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001972:	4e7c      	ldr	r6, [pc, #496]	; (8001b64 <W25Qx_Store_Last_Position+0x33c>)
 8001974:	930e      	str	r3, [sp, #56]	; 0x38
 8001976:	466d      	mov	r5, sp
 8001978:	f106 0410 	add.w	r4, r6, #16
 800197c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800197e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001980:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001982:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001984:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001986:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001988:	e894 0003 	ldmia.w	r4, {r0, r1}
 800198c:	e885 0003 	stmia.w	r5, {r0, r1}
 8001990:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001994:	f000 ff71 	bl	800287a <SPI_TRX_Data>
	SPI_CSS_High(W25QX);
 8001998:	4e72      	ldr	r6, [pc, #456]	; (8001b64 <W25Qx_Store_Last_Position+0x33c>)
 800199a:	466d      	mov	r5, sp
 800199c:	f106 0410 	add.w	r4, r6, #16
 80019a0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80019a2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80019a4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80019a6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80019a8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80019aa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80019ac:	e894 0003 	ldmia.w	r4, {r0, r1}
 80019b0:	e885 0003 	stmia.w	r5, {r0, r1}
 80019b4:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80019b8:	f000 ff4b 	bl	8002852 <SPI_CSS_High>
	Write_Disable();
 80019bc:	f7ff fbe6 	bl	800118c <Write_Disable>

	Write_Enable();
 80019c0:	f7ff fb94 	bl	80010ec <Write_Enable>
	SPI_CSS_Low(W25QX);
 80019c4:	4e67      	ldr	r6, [pc, #412]	; (8001b64 <W25Qx_Store_Last_Position+0x33c>)
 80019c6:	466d      	mov	r5, sp
 80019c8:	f106 0410 	add.w	r4, r6, #16
 80019cc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80019ce:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80019d0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80019d2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80019d4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80019d6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80019d8:	e894 0003 	ldmia.w	r4, {r0, r1}
 80019dc:	e885 0003 	stmia.w	r5, {r0, r1}
 80019e0:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80019e4:	f000 ff21 	bl	800282a <SPI_CSS_Low>
	SPI_TRX_Data(W25QX, 0x02);
 80019e8:	4e5e      	ldr	r6, [pc, #376]	; (8001b64 <W25Qx_Store_Last_Position+0x33c>)
 80019ea:	2302      	movs	r3, #2
 80019ec:	930e      	str	r3, [sp, #56]	; 0x38
 80019ee:	466d      	mov	r5, sp
 80019f0:	f106 0410 	add.w	r4, r6, #16
 80019f4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80019f6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80019f8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80019fa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80019fc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80019fe:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001a00:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001a04:	e885 0003 	stmia.w	r5, {r0, r1}
 8001a08:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001a0c:	f000 ff35 	bl	800287a <SPI_TRX_Data>
	SPI_TRX_Data(W25QX, (0xFF0000 & (self->Last_Address -1)) >> 16);
 8001a10:	69fb      	ldr	r3, [r7, #28]
 8001a12:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001a16:	1e51      	subs	r1, r2, #1
 8001a18:	60b9      	str	r1, [r7, #8]
 8001a1a:	f143 33ff 	adc.w	r3, r3, #4294967295
 8001a1e:	60fb      	str	r3, [r7, #12]
 8001a20:	f04f 0200 	mov.w	r2, #0
 8001a24:	f04f 0300 	mov.w	r3, #0
 8001a28:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001a2c:	4621      	mov	r1, r4
 8001a2e:	0c0a      	lsrs	r2, r1, #16
 8001a30:	4629      	mov	r1, r5
 8001a32:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001a36:	4629      	mov	r1, r5
 8001a38:	0c0b      	lsrs	r3, r1, #16
 8001a3a:	4613      	mov	r3, r2
 8001a3c:	b2db      	uxtb	r3, r3
 8001a3e:	4e49      	ldr	r6, [pc, #292]	; (8001b64 <W25Qx_Store_Last_Position+0x33c>)
 8001a40:	930e      	str	r3, [sp, #56]	; 0x38
 8001a42:	466d      	mov	r5, sp
 8001a44:	f106 0410 	add.w	r4, r6, #16
 8001a48:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001a4a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001a4c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001a4e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001a50:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001a52:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001a54:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001a58:	e885 0003 	stmia.w	r5, {r0, r1}
 8001a5c:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001a60:	f000 ff0b 	bl	800287a <SPI_TRX_Data>
	SPI_TRX_Data(W25QX, (0x00FF00 & (self->Last_Address -1)) >> 8);
 8001a64:	69fb      	ldr	r3, [r7, #28]
 8001a66:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001a6a:	1e51      	subs	r1, r2, #1
 8001a6c:	6039      	str	r1, [r7, #0]
 8001a6e:	f143 33ff 	adc.w	r3, r3, #4294967295
 8001a72:	607b      	str	r3, [r7, #4]
 8001a74:	f04f 0200 	mov.w	r2, #0
 8001a78:	f04f 0300 	mov.w	r3, #0
 8001a7c:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001a80:	4621      	mov	r1, r4
 8001a82:	0a0a      	lsrs	r2, r1, #8
 8001a84:	4629      	mov	r1, r5
 8001a86:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8001a8a:	4629      	mov	r1, r5
 8001a8c:	0a0b      	lsrs	r3, r1, #8
 8001a8e:	4613      	mov	r3, r2
 8001a90:	b2db      	uxtb	r3, r3
 8001a92:	4e34      	ldr	r6, [pc, #208]	; (8001b64 <W25Qx_Store_Last_Position+0x33c>)
 8001a94:	930e      	str	r3, [sp, #56]	; 0x38
 8001a96:	466d      	mov	r5, sp
 8001a98:	f106 0410 	add.w	r4, r6, #16
 8001a9c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001a9e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001aa0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001aa2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001aa4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001aa6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001aa8:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001aac:	e885 0003 	stmia.w	r5, {r0, r1}
 8001ab0:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001ab4:	f000 fee1 	bl	800287a <SPI_TRX_Data>
	SPI_TRX_Data(W25QX, (0x0000FF & (self->Last_Address -1)) >> 0);
 8001ab8:	69fb      	ldr	r3, [r7, #28]
 8001aba:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001abe:	4613      	mov	r3, r2
 8001ac0:	3b01      	subs	r3, #1
 8001ac2:	b2db      	uxtb	r3, r3
 8001ac4:	4e27      	ldr	r6, [pc, #156]	; (8001b64 <W25Qx_Store_Last_Position+0x33c>)
 8001ac6:	930e      	str	r3, [sp, #56]	; 0x38
 8001ac8:	466d      	mov	r5, sp
 8001aca:	f106 0410 	add.w	r4, r6, #16
 8001ace:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001ad0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001ad2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001ad4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001ad6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001ad8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001ada:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001ade:	e885 0003 	stmia.w	r5, {r0, r1}
 8001ae2:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001ae6:	f000 fec8 	bl	800287a <SPI_TRX_Data>
	SPI_TRX_Data(W25QX, write[1]);
 8001aea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001aec:	4e1d      	ldr	r6, [pc, #116]	; (8001b64 <W25Qx_Store_Last_Position+0x33c>)
 8001aee:	930e      	str	r3, [sp, #56]	; 0x38
 8001af0:	466d      	mov	r5, sp
 8001af2:	f106 0410 	add.w	r4, r6, #16
 8001af6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001af8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001afa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001afc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001afe:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001b00:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001b02:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001b06:	e885 0003 	stmia.w	r5, {r0, r1}
 8001b0a:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001b0e:	f000 feb4 	bl	800287a <SPI_TRX_Data>
	SPI_CSS_High(W25QX);
 8001b12:	4e14      	ldr	r6, [pc, #80]	; (8001b64 <W25Qx_Store_Last_Position+0x33c>)
 8001b14:	466d      	mov	r5, sp
 8001b16:	f106 0410 	add.w	r4, r6, #16
 8001b1a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001b1c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001b1e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001b20:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001b22:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001b24:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001b26:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001b2a:	e885 0003 	stmia.w	r5, {r0, r1}
 8001b2e:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001b32:	f000 fe8e 	bl	8002852 <SPI_CSS_High>
	Write_Disable();
 8001b36:	f7ff fb29 	bl	800118c <Write_Disable>

	Write_Enable();
 8001b3a:	f7ff fad7 	bl	80010ec <Write_Enable>
	SPI_CSS_Low(W25QX);
 8001b3e:	4e09      	ldr	r6, [pc, #36]	; (8001b64 <W25Qx_Store_Last_Position+0x33c>)
 8001b40:	466d      	mov	r5, sp
 8001b42:	f106 0410 	add.w	r4, r6, #16
 8001b46:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001b48:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001b4a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001b4c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001b4e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001b50:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001b52:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001b56:	e885 0003 	stmia.w	r5, {r0, r1}
 8001b5a:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001b5e:	f000 fe64 	bl	800282a <SPI_CSS_Low>
 8001b62:	e001      	b.n	8001b68 <W25Qx_Store_Last_Position+0x340>
 8001b64:	20000084 	.word	0x20000084
	SPI_TRX_Data(W25QX, 0x02);
 8001b68:	4e52      	ldr	r6, [pc, #328]	; (8001cb4 <W25Qx_Store_Last_Position+0x48c>)
 8001b6a:	2302      	movs	r3, #2
 8001b6c:	930e      	str	r3, [sp, #56]	; 0x38
 8001b6e:	466d      	mov	r5, sp
 8001b70:	f106 0410 	add.w	r4, r6, #16
 8001b74:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001b76:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001b78:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001b7a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001b7c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001b7e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001b80:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001b84:	e885 0003 	stmia.w	r5, {r0, r1}
 8001b88:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001b8c:	f000 fe75 	bl	800287a <SPI_TRX_Data>
	SPI_TRX_Data(W25QX, (0xFF0000 & (self->Last_Address -2)) >> 16);
 8001b90:	69fb      	ldr	r3, [r7, #28]
 8001b92:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001b96:	f1b2 0a02 	subs.w	sl, r2, #2
 8001b9a:	f143 3bff 	adc.w	fp, r3, #4294967295
 8001b9e:	f04f 0200 	mov.w	r2, #0
 8001ba2:	f04f 0300 	mov.w	r3, #0
 8001ba6:	ea4f 421a 	mov.w	r2, sl, lsr #16
 8001baa:	ea42 420b 	orr.w	r2, r2, fp, lsl #16
 8001bae:	ea4f 431b 	mov.w	r3, fp, lsr #16
 8001bb2:	4613      	mov	r3, r2
 8001bb4:	b2db      	uxtb	r3, r3
 8001bb6:	4e3f      	ldr	r6, [pc, #252]	; (8001cb4 <W25Qx_Store_Last_Position+0x48c>)
 8001bb8:	930e      	str	r3, [sp, #56]	; 0x38
 8001bba:	466d      	mov	r5, sp
 8001bbc:	f106 0410 	add.w	r4, r6, #16
 8001bc0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001bc2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001bc4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001bc6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001bc8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001bca:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001bcc:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001bd0:	e885 0003 	stmia.w	r5, {r0, r1}
 8001bd4:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001bd8:	f000 fe4f 	bl	800287a <SPI_TRX_Data>
	SPI_TRX_Data(W25QX, (0x00FF00 & (self->Last_Address -2)) >> 8);
 8001bdc:	69fb      	ldr	r3, [r7, #28]
 8001bde:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001be2:	f1b2 0802 	subs.w	r8, r2, #2
 8001be6:	f143 39ff 	adc.w	r9, r3, #4294967295
 8001bea:	f04f 0200 	mov.w	r2, #0
 8001bee:	f04f 0300 	mov.w	r3, #0
 8001bf2:	ea4f 2218 	mov.w	r2, r8, lsr #8
 8001bf6:	ea42 6209 	orr.w	r2, r2, r9, lsl #24
 8001bfa:	ea4f 2319 	mov.w	r3, r9, lsr #8
 8001bfe:	4613      	mov	r3, r2
 8001c00:	b2db      	uxtb	r3, r3
 8001c02:	4e2c      	ldr	r6, [pc, #176]	; (8001cb4 <W25Qx_Store_Last_Position+0x48c>)
 8001c04:	930e      	str	r3, [sp, #56]	; 0x38
 8001c06:	466d      	mov	r5, sp
 8001c08:	f106 0410 	add.w	r4, r6, #16
 8001c0c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c0e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001c10:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c12:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001c14:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c16:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001c18:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001c1c:	e885 0003 	stmia.w	r5, {r0, r1}
 8001c20:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001c24:	f000 fe29 	bl	800287a <SPI_TRX_Data>
	SPI_TRX_Data(W25QX, (0x0000FF & (self->Last_Address -2)) >> 0);
 8001c28:	69fb      	ldr	r3, [r7, #28]
 8001c2a:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001c2e:	4613      	mov	r3, r2
 8001c30:	3b02      	subs	r3, #2
 8001c32:	b2db      	uxtb	r3, r3
 8001c34:	4e1f      	ldr	r6, [pc, #124]	; (8001cb4 <W25Qx_Store_Last_Position+0x48c>)
 8001c36:	930e      	str	r3, [sp, #56]	; 0x38
 8001c38:	466d      	mov	r5, sp
 8001c3a:	f106 0410 	add.w	r4, r6, #16
 8001c3e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c40:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001c42:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c44:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001c46:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c48:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001c4a:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001c4e:	e885 0003 	stmia.w	r5, {r0, r1}
 8001c52:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001c56:	f000 fe10 	bl	800287a <SPI_TRX_Data>
	SPI_TRX_Data(W25QX, write[2]);
 8001c5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c5c:	4e15      	ldr	r6, [pc, #84]	; (8001cb4 <W25Qx_Store_Last_Position+0x48c>)
 8001c5e:	930e      	str	r3, [sp, #56]	; 0x38
 8001c60:	466d      	mov	r5, sp
 8001c62:	f106 0410 	add.w	r4, r6, #16
 8001c66:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c68:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001c6a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c6c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001c6e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c70:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001c72:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001c76:	e885 0003 	stmia.w	r5, {r0, r1}
 8001c7a:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001c7e:	f000 fdfc 	bl	800287a <SPI_TRX_Data>
	SPI_CSS_High(W25QX);
 8001c82:	4e0c      	ldr	r6, [pc, #48]	; (8001cb4 <W25Qx_Store_Last_Position+0x48c>)
 8001c84:	466d      	mov	r5, sp
 8001c86:	f106 0410 	add.w	r4, r6, #16
 8001c8a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c8c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001c8e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c90:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001c92:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c94:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001c96:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001c9a:	e885 0003 	stmia.w	r5, {r0, r1}
 8001c9e:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001ca2:	f000 fdd6 	bl	8002852 <SPI_CSS_High>
	Write_Disable();
 8001ca6:	f7ff fa71 	bl	800118c <Write_Disable>

}
 8001caa:	bf00      	nop
 8001cac:	3734      	adds	r7, #52	; 0x34
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001cb4:	20000084 	.word	0x20000084

08001cb8 <W25Qx_Read_Last_Write_Poisition>:

uint32_t W25Qx_Read_Last_Write_Poisition(W25Qx_Typedef *self)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b086      	sub	sp, #24
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
	uint32_t ret;
	uint32_t read[3];
	read[0] = W25Qx_Read_Byte(self->Last_Address-0);
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001cc6:	4613      	mov	r3, r2
 8001cc8:	4618      	mov	r0, r3
 8001cca:	f7ff fd0f 	bl	80016ec <W25Qx_Read_Byte>
 8001cce:	4603      	mov	r3, r0
 8001cd0:	60bb      	str	r3, [r7, #8]
	read[1] = W25Qx_Read_Byte(self->Last_Address-1);
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001cd8:	4613      	mov	r3, r2
 8001cda:	3b01      	subs	r3, #1
 8001cdc:	4618      	mov	r0, r3
 8001cde:	f7ff fd05 	bl	80016ec <W25Qx_Read_Byte>
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	60fb      	str	r3, [r7, #12]
	read[2] = W25Qx_Read_Byte(self->Last_Address-2);
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001cec:	4613      	mov	r3, r2
 8001cee:	3b02      	subs	r3, #2
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	f7ff fcfb 	bl	80016ec <W25Qx_Read_Byte>
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	613b      	str	r3, [r7, #16]
	ret =  (read[0] << 16) |  (read[1] << 8) | (read[2] << 0);
 8001cfa:	68bb      	ldr	r3, [r7, #8]
 8001cfc:	041a      	lsls	r2, r3, #16
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	021b      	lsls	r3, r3, #8
 8001d02:	431a      	orrs	r2, r3
 8001d04:	693b      	ldr	r3, [r7, #16]
 8001d06:	4313      	orrs	r3, r2
 8001d08:	617b      	str	r3, [r7, #20]
	return ret;
 8001d0a:	697b      	ldr	r3, [r7, #20]
}
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	3718      	adds	r7, #24
 8001d10:	46bd      	mov	sp, r7
 8001d12:	bd80      	pop	{r7, pc}

08001d14 <W25Qx_Write_Page>:


void W25Qx_Write_Page(W25Qx_Typedef *self,int32_t address, uint8_t *data, int len)
{
 8001d14:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001d18:	b0df      	sub	sp, #380	; 0x17c
 8001d1a:	af0e      	add	r7, sp, #56	; 0x38
 8001d1c:	f507 74a0 	add.w	r4, r7, #320	; 0x140
 8001d20:	f5a4 749a 	sub.w	r4, r4, #308	; 0x134
 8001d24:	6020      	str	r0, [r4, #0]
 8001d26:	f507 70a0 	add.w	r0, r7, #320	; 0x140
 8001d2a:	f5a0 709c 	sub.w	r0, r0, #312	; 0x138
 8001d2e:	6001      	str	r1, [r0, #0]
 8001d30:	f507 71a0 	add.w	r1, r7, #320	; 0x140
 8001d34:	f5a1 719e 	sub.w	r1, r1, #316	; 0x13c
 8001d38:	600a      	str	r2, [r1, #0]
 8001d3a:	f507 72a0 	add.w	r2, r7, #320	; 0x140
 8001d3e:	f5a2 72a0 	sub.w	r2, r2, #320	; 0x140
 8001d42:	6013      	str	r3, [r2, #0]
	uint32_t LA;
	uint8_t buffer[300];

	if(address == -1)
 8001d44:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8001d48:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d52:	d109      	bne.n	8001d68 <W25Qx_Write_Page+0x54>
	{
		LA = W25Qx_Read_Last_Write_Poisition(self);
 8001d54:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8001d58:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8001d5c:	6818      	ldr	r0, [r3, #0]
 8001d5e:	f7ff ffab 	bl	8001cb8 <W25Qx_Read_Last_Write_Poisition>
 8001d62:	f8c7 013c 	str.w	r0, [r7, #316]	; 0x13c
 8001d66:	e006      	b.n	8001d76 <W25Qx_Write_Page+0x62>
	}
	else
	{
		LA = (uint32_t)address;
 8001d68:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8001d6c:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
	}

	buffer[0] = 0x02;
 8001d76:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8001d7a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8001d7e:	2202      	movs	r2, #2
 8001d80:	701a      	strb	r2, [r3, #0]
	buffer[1] = ((0xFF0000 & LA) >> 16);
 8001d82:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8001d86:	0c1b      	lsrs	r3, r3, #16
 8001d88:	b2da      	uxtb	r2, r3
 8001d8a:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8001d8e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8001d92:	705a      	strb	r2, [r3, #1]
	buffer[2] = ((0x00FF00 & LA) >> 8);
 8001d94:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8001d98:	0a1b      	lsrs	r3, r3, #8
 8001d9a:	b2da      	uxtb	r2, r3
 8001d9c:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8001da0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8001da4:	709a      	strb	r2, [r3, #2]
	buffer[3] = ((0x0000FF & LA) >> 0);
 8001da6:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8001daa:	b2da      	uxtb	r2, r3
 8001dac:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8001db0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8001db4:	70da      	strb	r2, [r3, #3]
	DMA_Memory_To_Memory_Transfer(data, 8, 8, (uint32_t)&buffer[4], 1, 1, len);
 8001db6:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8001dba:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	b29b      	uxth	r3, r3
 8001dc2:	f107 0210 	add.w	r2, r7, #16
 8001dc6:	3204      	adds	r2, #4
 8001dc8:	f507 71a0 	add.w	r1, r7, #320	; 0x140
 8001dcc:	f5a1 709e 	sub.w	r0, r1, #316	; 0x13c
 8001dd0:	9302      	str	r3, [sp, #8]
 8001dd2:	2301      	movs	r3, #1
 8001dd4:	9301      	str	r3, [sp, #4]
 8001dd6:	2301      	movs	r3, #1
 8001dd8:	9300      	str	r3, [sp, #0]
 8001dda:	4613      	mov	r3, r2
 8001ddc:	2208      	movs	r2, #8
 8001dde:	2108      	movs	r1, #8
 8001de0:	6800      	ldr	r0, [r0, #0]
 8001de2:	f7fe ffa1 	bl	8000d28 <DMA_Memory_To_Memory_Transfer>

	Write_Enable();
 8001de6:	f7ff f981 	bl	80010ec <Write_Enable>

	W25QX.DMA_TX = 1;
 8001dea:	4b55      	ldr	r3, [pc, #340]	; (8001f40 <W25Qx_Write_Page+0x22c>)
 8001dec:	2201      	movs	r2, #1
 8001dee:	741a      	strb	r2, [r3, #16]
	SPI_Enable_DMA(W25QX);
 8001df0:	4e53      	ldr	r6, [pc, #332]	; (8001f40 <W25Qx_Write_Page+0x22c>)
 8001df2:	466d      	mov	r5, sp
 8001df4:	f106 0410 	add.w	r4, r6, #16
 8001df8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001dfa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001dfc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001dfe:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001e00:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001e02:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001e04:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001e08:	e885 0003 	stmia.w	r5, {r0, r1}
 8001e0c:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001e10:	f000 fcde 	bl	80027d0 <SPI_Enable_DMA>
	W25Qx_DMA.DMA_Port = SPI1_DMA_Port;
 8001e14:	4b4b      	ldr	r3, [pc, #300]	; (8001f44 <W25Qx_Write_Page+0x230>)
 8001e16:	4a4c      	ldr	r2, [pc, #304]	; (8001f48 <W25Qx_Write_Page+0x234>)
 8001e18:	601a      	str	r2, [r3, #0]
	W25Qx_DMA.Stream = SPI1_DMA_TX_STREAM5;
 8001e1a:	4b4a      	ldr	r3, [pc, #296]	; (8001f44 <W25Qx_Write_Page+0x230>)
 8001e1c:	4a4b      	ldr	r2, [pc, #300]	; (8001f4c <W25Qx_Write_Page+0x238>)
 8001e1e:	605a      	str	r2, [r3, #4]
	W25Qx_DMA.channel = SPI1_DMA_TX_CHANNEL;
 8001e20:	4b48      	ldr	r3, [pc, #288]	; (8001f44 <W25Qx_Write_Page+0x230>)
 8001e22:	2203      	movs	r2, #3
 8001e24:	609a      	str	r2, [r3, #8]
	W25Qx_DMA.Transfer_Complete_interrupt = 1;
 8001e26:	4b47      	ldr	r3, [pc, #284]	; (8001f44 <W25Qx_Write_Page+0x230>)
 8001e28:	2201      	movs	r2, #1
 8001e2a:	739a      	strb	r2, [r3, #14]
	W25Qx_DMA.circular_buff_enable = 0;
 8001e2c:	4b45      	ldr	r3, [pc, #276]	; (8001f44 <W25Qx_Write_Page+0x230>)
 8001e2e:	2200      	movs	r2, #0
 8001e30:	731a      	strb	r2, [r3, #12]
	W25Qx_DMA.memory_data_size = Byte;
 8001e32:	4b44      	ldr	r3, [pc, #272]	; (8001f44 <W25Qx_Write_Page+0x230>)
 8001e34:	2200      	movs	r2, #0
 8001e36:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	W25Qx_DMA.periphera_data_size = Byte;
 8001e3a:	4b42      	ldr	r3, [pc, #264]	; (8001f44 <W25Qx_Write_Page+0x230>)
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
	W25Qx_DMA.direction = DMA_Direction_Memory_to_Peripheral;
 8001e42:	4b40      	ldr	r3, [pc, #256]	; (8001f44 <W25Qx_Write_Page+0x230>)
 8001e44:	2201      	movs	r2, #1
 8001e46:	f883 2020 	strb.w	r2, [r3, #32]
	DMA_Init(&W25Qx_DMA);
 8001e4a:	483e      	ldr	r0, [pc, #248]	; (8001f44 <W25Qx_Write_Page+0x230>)
 8001e4c:	f7fe fbd6 	bl	80005fc <DMA_Init>

	W25Qx_DMA.Source_Address = (uint32_t)&(self->SPI_Port->DR);
 8001e50:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8001e54:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	330c      	adds	r3, #12
 8001e5e:	461a      	mov	r2, r3
 8001e60:	4b38      	ldr	r3, [pc, #224]	; (8001f44 <W25Qx_Write_Page+0x230>)
 8001e62:	619a      	str	r2, [r3, #24]
	W25Qx_DMA.Desitnation_Address = (uint32_t)&(buffer[0]);
 8001e64:	f107 0310 	add.w	r3, r7, #16
 8001e68:	4a36      	ldr	r2, [pc, #216]	; (8001f44 <W25Qx_Write_Page+0x230>)
 8001e6a:	6153      	str	r3, [r2, #20]
	W25Qx_DMA.data_length = len+4;
 8001e6c:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8001e70:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	3304      	adds	r3, #4
 8001e78:	4a32      	ldr	r2, [pc, #200]	; (8001f44 <W25Qx_Write_Page+0x230>)
 8001e7a:	61d3      	str	r3, [r2, #28]
	SPI_CSS_Low(W25QX);
 8001e7c:	4e30      	ldr	r6, [pc, #192]	; (8001f40 <W25Qx_Write_Page+0x22c>)
 8001e7e:	466d      	mov	r5, sp
 8001e80:	f106 0410 	add.w	r4, r6, #16
 8001e84:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001e86:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001e88:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001e8a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001e8c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001e8e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001e90:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001e94:	e885 0003 	stmia.w	r5, {r0, r1}
 8001e98:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001e9c:	f000 fcc5 	bl	800282a <SPI_CSS_Low>
	DMA_Trigger(&W25Qx_DMA,1);
 8001ea0:	2101      	movs	r1, #1
 8001ea2:	4828      	ldr	r0, [pc, #160]	; (8001f44 <W25Qx_Write_Page+0x230>)
 8001ea4:	f7fe fe2d 	bl	8000b02 <DMA_Trigger>
	Delay_us(5);
 8001ea8:	eeb1 0a04 	vmov.f32	s0, #20	; 0x40a00000  5.0
 8001eac:	f7ff f808 	bl	8000ec0 <Delay_us>
	SPI_CSS_High(W25QX);
 8001eb0:	4e23      	ldr	r6, [pc, #140]	; (8001f40 <W25Qx_Write_Page+0x22c>)
 8001eb2:	466d      	mov	r5, sp
 8001eb4:	f106 0410 	add.w	r4, r6, #16
 8001eb8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001eba:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001ebc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001ebe:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001ec0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001ec2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001ec4:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001ec8:	e885 0003 	stmia.w	r5, {r0, r1}
 8001ecc:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001ed0:	f000 fcbf 	bl	8002852 <SPI_CSS_High>
	SPI_Disable_DMA(W25QX);
 8001ed4:	4e1a      	ldr	r6, [pc, #104]	; (8001f40 <W25Qx_Write_Page+0x22c>)
 8001ed6:	466d      	mov	r5, sp
 8001ed8:	f106 0410 	add.w	r4, r6, #16
 8001edc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001ede:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001ee0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001ee2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001ee4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001ee6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001ee8:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001eec:	e885 0003 	stmia.w	r5, {r0, r1}
 8001ef0:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001ef4:	f000 fc82 	bl	80027fc <SPI_Disable_DMA>
	DMA_DeInit(&W25Qx_DMA);
 8001ef8:	4812      	ldr	r0, [pc, #72]	; (8001f44 <W25Qx_Write_Page+0x230>)
 8001efa:	f7fe ffc7 	bl	8000e8c <DMA_DeInit>
	Write_Disable();
 8001efe:	f7ff f945 	bl	800118c <Write_Disable>
	LA = LA + len;
 8001f02:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8001f06:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	f8d7 213c 	ldr.w	r2, [r7, #316]	; 0x13c
 8001f10:	4413      	add	r3, r2
 8001f12:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
	W25Qx_Store_Last_Position(self, LA);
 8001f16:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	4698      	mov	r8, r3
 8001f1e:	4691      	mov	r9, r2
 8001f20:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8001f24:	f5a3 719a 	sub.w	r1, r3, #308	; 0x134
 8001f28:	4642      	mov	r2, r8
 8001f2a:	464b      	mov	r3, r9
 8001f2c:	6808      	ldr	r0, [r1, #0]
 8001f2e:	f7ff fc7b 	bl	8001828 <W25Qx_Store_Last_Position>
//	DMA_DeInit(&W25Qx_DMA);

}
 8001f32:	bf00      	nop
 8001f34:	f507 77a2 	add.w	r7, r7, #324	; 0x144
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001f3e:	bf00      	nop
 8001f40:	20000084 	.word	0x20000084
 8001f44:	200000cc 	.word	0x200000cc
 8001f48:	40026400 	.word	0x40026400
 8001f4c:	40026488 	.word	0x40026488

08001f50 <W25Qx_Read_Page>:

void W25Qx_Read_Page(W25Qx_Typedef *self,int32_t starting_address, int32_t ending_address, uint8_t *data, uint32_t length)
{
 8001f50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f52:	b0e1      	sub	sp, #388	; 0x184
 8001f54:	af0e      	add	r7, sp, #56	; 0x38
 8001f56:	f507 74a4 	add.w	r4, r7, #328	; 0x148
 8001f5a:	f5a4 749e 	sub.w	r4, r4, #316	; 0x13c
 8001f5e:	6020      	str	r0, [r4, #0]
 8001f60:	f507 70a4 	add.w	r0, r7, #328	; 0x148
 8001f64:	f5a0 70a0 	sub.w	r0, r0, #320	; 0x140
 8001f68:	6001      	str	r1, [r0, #0]
 8001f6a:	f507 71a4 	add.w	r1, r7, #328	; 0x148
 8001f6e:	f5a1 71a2 	sub.w	r1, r1, #324	; 0x144
 8001f72:	600a      	str	r2, [r1, #0]
 8001f74:	f507 72a4 	add.w	r2, r7, #328	; 0x148
 8001f78:	f5a2 72a4 	sub.w	r2, r2, #328	; 0x148
 8001f7c:	6013      	str	r3, [r2, #0]
	W25QX.DMA_TX = 1;
 8001f7e:	4ba0      	ldr	r3, [pc, #640]	; (8002200 <W25Qx_Read_Page+0x2b0>)
 8001f80:	2201      	movs	r2, #1
 8001f82:	741a      	strb	r2, [r3, #16]
	W25QX.DMA_RX = 1;
 8001f84:	4b9e      	ldr	r3, [pc, #632]	; (8002200 <W25Qx_Read_Page+0x2b0>)
 8001f86:	2201      	movs	r2, #1
 8001f88:	745a      	strb	r2, [r3, #17]
	SPI_Enable_DMA(W25QX);
 8001f8a:	4e9d      	ldr	r6, [pc, #628]	; (8002200 <W25Qx_Read_Page+0x2b0>)
 8001f8c:	466d      	mov	r5, sp
 8001f8e:	f106 0410 	add.w	r4, r6, #16
 8001f92:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001f94:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001f96:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001f98:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001f9a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001f9c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001f9e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001fa2:	e885 0003 	stmia.w	r5, {r0, r1}
 8001fa6:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001faa:	f000 fc11 	bl	80027d0 <SPI_Enable_DMA>

	uint32_t source_dummy = 0xAA;
 8001fae:	23aa      	movs	r3, #170	; 0xaa
 8001fb0:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
	uint8_t tx_buffer[300];


	uint32_t ret_value;

	if(ending_address == -1)
 8001fb4:	f507 73a4 	add.w	r3, r7, #328	; 0x148
 8001fb8:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fc2:	d113      	bne.n	8001fec <W25Qx_Read_Page+0x9c>
	{
		ending_address = starting_address + length;
 8001fc4:	f507 73a4 	add.w	r3, r7, #328	; 0x148
 8001fc8:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8001fcc:	681a      	ldr	r2, [r3, #0]
 8001fce:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8001fd2:	441a      	add	r2, r3
 8001fd4:	f507 73a4 	add.w	r3, r7, #328	; 0x148
 8001fd8:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8001fdc:	601a      	str	r2, [r3, #0]
		ret_value = ending_address;
 8001fde:	f507 73a4 	add.w	r3, r7, #328	; 0x148
 8001fe2:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
	}
	if(length == -1)
 8001fec:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8001ff0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ff4:	d110      	bne.n	8002018 <W25Qx_Read_Page+0xc8>
	{
		length = ending_address - starting_address;
 8001ff6:	f507 73a4 	add.w	r3, r7, #328	; 0x148
 8001ffa:	f5a3 72a2 	sub.w	r2, r3, #324	; 0x144
 8001ffe:	f507 73a4 	add.w	r3, r7, #328	; 0x148
 8002002:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8002006:	6812      	ldr	r2, [r2, #0]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	1ad3      	subs	r3, r2, r3
 800200c:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
		ret_value = length;
 8002010:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8002014:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
	}

	tx_buffer[0] = 0x03;
 8002018:	f507 73a4 	add.w	r3, r7, #328	; 0x148
 800201c:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8002020:	2203      	movs	r2, #3
 8002022:	701a      	strb	r2, [r3, #0]
	tx_buffer[1] = ((0xFF0000 & starting_address) >> 16);
 8002024:	f507 73a4 	add.w	r3, r7, #328	; 0x148
 8002028:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	141b      	asrs	r3, r3, #16
 8002030:	b2da      	uxtb	r2, r3
 8002032:	f507 73a4 	add.w	r3, r7, #328	; 0x148
 8002036:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 800203a:	705a      	strb	r2, [r3, #1]
	tx_buffer[2] = ((0x00FF00 & starting_address) >> 8);
 800203c:	f507 73a4 	add.w	r3, r7, #328	; 0x148
 8002040:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	121b      	asrs	r3, r3, #8
 8002048:	b2da      	uxtb	r2, r3
 800204a:	f507 73a4 	add.w	r3, r7, #328	; 0x148
 800204e:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8002052:	709a      	strb	r2, [r3, #2]
	tx_buffer[3] = ((0x0000FF & starting_address) >> 0);
 8002054:	f507 73a4 	add.w	r3, r7, #328	; 0x148
 8002058:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	b2da      	uxtb	r2, r3
 8002060:	f507 73a4 	add.w	r3, r7, #328	; 0x148
 8002064:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8002068:	70da      	strb	r2, [r3, #3]
	DMA_Memory_To_Memory_Transfer(&source_dummy, 8, 8, (uint32_t)&tx_buffer[4], 0, 1, length);
 800206a:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 800206e:	b29b      	uxth	r3, r3
 8002070:	f107 0214 	add.w	r2, r7, #20
 8002074:	3204      	adds	r2, #4
 8002076:	f507 70a0 	add.w	r0, r7, #320	; 0x140
 800207a:	9302      	str	r3, [sp, #8]
 800207c:	2301      	movs	r3, #1
 800207e:	9301      	str	r3, [sp, #4]
 8002080:	2300      	movs	r3, #0
 8002082:	9300      	str	r3, [sp, #0]
 8002084:	4613      	mov	r3, r2
 8002086:	2208      	movs	r2, #8
 8002088:	2108      	movs	r1, #8
 800208a:	f7fe fe4d 	bl	8000d28 <DMA_Memory_To_Memory_Transfer>


	W25Qx_DMA.DMA_Port = SPI1_DMA_Port;
 800208e:	4b5d      	ldr	r3, [pc, #372]	; (8002204 <W25Qx_Read_Page+0x2b4>)
 8002090:	4a5d      	ldr	r2, [pc, #372]	; (8002208 <W25Qx_Read_Page+0x2b8>)
 8002092:	601a      	str	r2, [r3, #0]
	W25Qx_DMA.Stream = SPI1_DMA_TX_STREAM5;
 8002094:	4b5b      	ldr	r3, [pc, #364]	; (8002204 <W25Qx_Read_Page+0x2b4>)
 8002096:	4a5d      	ldr	r2, [pc, #372]	; (800220c <W25Qx_Read_Page+0x2bc>)
 8002098:	605a      	str	r2, [r3, #4]
	W25Qx_DMA.channel = SPI1_DMA_TX_CHANNEL;
 800209a:	4b5a      	ldr	r3, [pc, #360]	; (8002204 <W25Qx_Read_Page+0x2b4>)
 800209c:	2203      	movs	r2, #3
 800209e:	609a      	str	r2, [r3, #8]
	W25Qx_DMA.Transfer_Complete_interrupt = 1;
 80020a0:	4b58      	ldr	r3, [pc, #352]	; (8002204 <W25Qx_Read_Page+0x2b4>)
 80020a2:	2201      	movs	r2, #1
 80020a4:	739a      	strb	r2, [r3, #14]
	W25Qx_DMA.circular_buff_enable = 0;
 80020a6:	4b57      	ldr	r3, [pc, #348]	; (8002204 <W25Qx_Read_Page+0x2b4>)
 80020a8:	2200      	movs	r2, #0
 80020aa:	731a      	strb	r2, [r3, #12]
	W25Qx_DMA.memory_data_size = Byte;
 80020ac:	4b55      	ldr	r3, [pc, #340]	; (8002204 <W25Qx_Read_Page+0x2b4>)
 80020ae:	2200      	movs	r2, #0
 80020b0:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	W25Qx_DMA.periphera_data_size = Byte;
 80020b4:	4b53      	ldr	r3, [pc, #332]	; (8002204 <W25Qx_Read_Page+0x2b4>)
 80020b6:	2200      	movs	r2, #0
 80020b8:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
	W25Qx_DMA.direction = DMA_Direction_Memory_to_Peripheral;
 80020bc:	4b51      	ldr	r3, [pc, #324]	; (8002204 <W25Qx_Read_Page+0x2b4>)
 80020be:	2201      	movs	r2, #1
 80020c0:	f883 2020 	strb.w	r2, [r3, #32]
	DMA_Init(&W25Qx_DMA);
 80020c4:	484f      	ldr	r0, [pc, #316]	; (8002204 <W25Qx_Read_Page+0x2b4>)
 80020c6:	f7fe fa99 	bl	80005fc <DMA_Init>

	W25Qx_DMA.Source_Address = (uint32_t)&(self->SPI_Port->DR);
 80020ca:	f507 73a4 	add.w	r3, r7, #328	; 0x148
 80020ce:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	330c      	adds	r3, #12
 80020d8:	461a      	mov	r2, r3
 80020da:	4b4a      	ldr	r3, [pc, #296]	; (8002204 <W25Qx_Read_Page+0x2b4>)
 80020dc:	619a      	str	r2, [r3, #24]
	W25Qx_DMA.Desitnation_Address = (uint32_t)&(tx_buffer[0]);
 80020de:	f107 0314 	add.w	r3, r7, #20
 80020e2:	4a48      	ldr	r2, [pc, #288]	; (8002204 <W25Qx_Read_Page+0x2b4>)
 80020e4:	6153      	str	r3, [r2, #20]
	W25Qx_DMA.data_length = length+5;
 80020e6:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 80020ea:	3305      	adds	r3, #5
 80020ec:	461a      	mov	r2, r3
 80020ee:	4b45      	ldr	r3, [pc, #276]	; (8002204 <W25Qx_Read_Page+0x2b4>)
 80020f0:	61da      	str	r2, [r3, #28]

	DMA_Set_Target(&W25Qx_DMA);
 80020f2:	4844      	ldr	r0, [pc, #272]	; (8002204 <W25Qx_Read_Page+0x2b4>)
 80020f4:	f7fe fbc2 	bl	800087c <DMA_Set_Target>

	W25Qx_DMA_RX.DMA_Port = SPI1_DMA_Port;
 80020f8:	4b45      	ldr	r3, [pc, #276]	; (8002210 <W25Qx_Read_Page+0x2c0>)
 80020fa:	4a43      	ldr	r2, [pc, #268]	; (8002208 <W25Qx_Read_Page+0x2b8>)
 80020fc:	601a      	str	r2, [r3, #0]
	W25Qx_DMA_RX.Stream = SPI1_DMA_RX_STREAM2;
 80020fe:	4b44      	ldr	r3, [pc, #272]	; (8002210 <W25Qx_Read_Page+0x2c0>)
 8002100:	4a44      	ldr	r2, [pc, #272]	; (8002214 <W25Qx_Read_Page+0x2c4>)
 8002102:	605a      	str	r2, [r3, #4]
	W25Qx_DMA_RX.channel = SPI1_DMA_RX_CHANNEL;
 8002104:	4b42      	ldr	r3, [pc, #264]	; (8002210 <W25Qx_Read_Page+0x2c0>)
 8002106:	2203      	movs	r2, #3
 8002108:	609a      	str	r2, [r3, #8]
	W25Qx_DMA_RX.Transfer_Complete_interrupt = 1;
 800210a:	4b41      	ldr	r3, [pc, #260]	; (8002210 <W25Qx_Read_Page+0x2c0>)
 800210c:	2201      	movs	r2, #1
 800210e:	739a      	strb	r2, [r3, #14]
	W25Qx_DMA_RX.circular_buff_enable = 0;
 8002110:	4b3f      	ldr	r3, [pc, #252]	; (8002210 <W25Qx_Read_Page+0x2c0>)
 8002112:	2200      	movs	r2, #0
 8002114:	731a      	strb	r2, [r3, #12]
	W25Qx_DMA_RX.memory_data_size = Half_Word;
 8002116:	4b3e      	ldr	r3, [pc, #248]	; (8002210 <W25Qx_Read_Page+0x2c0>)
 8002118:	2201      	movs	r2, #1
 800211a:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	W25Qx_DMA_RX.periphera_data_size = Half_Word;
 800211e:	4b3c      	ldr	r3, [pc, #240]	; (8002210 <W25Qx_Read_Page+0x2c0>)
 8002120:	2201      	movs	r2, #1
 8002122:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
	W25Qx_DMA_RX.direction = DMA_Direction_Peripheral_to_Memory;
 8002126:	4b3a      	ldr	r3, [pc, #232]	; (8002210 <W25Qx_Read_Page+0x2c0>)
 8002128:	2200      	movs	r2, #0
 800212a:	f883 2020 	strb.w	r2, [r3, #32]
	DMA_Init(&W25Qx_DMA_RX);
 800212e:	4838      	ldr	r0, [pc, #224]	; (8002210 <W25Qx_Read_Page+0x2c0>)
 8002130:	f7fe fa64 	bl	80005fc <DMA_Init>

	W25Qx_DMA_RX.Source_Address = (uint32_t)&(self->SPI_Port->DR);
 8002134:	f507 73a4 	add.w	r3, r7, #328	; 0x148
 8002138:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	330c      	adds	r3, #12
 8002142:	461a      	mov	r2, r3
 8002144:	4b32      	ldr	r3, [pc, #200]	; (8002210 <W25Qx_Read_Page+0x2c0>)
 8002146:	619a      	str	r2, [r3, #24]
	W25Qx_DMA_RX.Desitnation_Address = (uint32_t)&(tx_buffer[0]);
 8002148:	f107 0314 	add.w	r3, r7, #20
 800214c:	4a30      	ldr	r2, [pc, #192]	; (8002210 <W25Qx_Read_Page+0x2c0>)
 800214e:	6153      	str	r3, [r2, #20]
	W25Qx_DMA_RX.data_length = length+5;
 8002150:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8002154:	3305      	adds	r3, #5
 8002156:	461a      	mov	r2, r3
 8002158:	4b2d      	ldr	r3, [pc, #180]	; (8002210 <W25Qx_Read_Page+0x2c0>)
 800215a:	61da      	str	r2, [r3, #28]
	DMA_Set_Target(&W25Qx_DMA_RX);
 800215c:	482c      	ldr	r0, [pc, #176]	; (8002210 <W25Qx_Read_Page+0x2c0>)
 800215e:	f7fe fb8d 	bl	800087c <DMA_Set_Target>


	SPI_CSS_Low(W25QX);
 8002162:	4e27      	ldr	r6, [pc, #156]	; (8002200 <W25Qx_Read_Page+0x2b0>)
 8002164:	466d      	mov	r5, sp
 8002166:	f106 0410 	add.w	r4, r6, #16
 800216a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800216c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800216e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002170:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002172:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002174:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002176:	e894 0003 	ldmia.w	r4, {r0, r1}
 800217a:	e885 0003 	stmia.w	r5, {r0, r1}
 800217e:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8002182:	f000 fb52 	bl	800282a <SPI_CSS_Low>
	DMA_Enable(&W25Qx_DMA);
 8002186:	481f      	ldr	r0, [pc, #124]	; (8002204 <W25Qx_Read_Page+0x2b4>)
 8002188:	f7fe fc97 	bl	8000aba <DMA_Enable>
	DMA_Enable(&W25Qx_DMA_RX);
 800218c:	4820      	ldr	r0, [pc, #128]	; (8002210 <W25Qx_Read_Page+0x2c0>)
 800218e:	f7fe fc94 	bl	8000aba <DMA_Enable>

	DMA_Check_TX_Complete_Flag(&W25Qx_DMA);
 8002192:	481c      	ldr	r0, [pc, #112]	; (8002204 <W25Qx_Read_Page+0x2b4>)
 8002194:	f7fe fb8c 	bl	80008b0 <DMA_Check_TX_Complete_Flag>
	DMA_Check_TX_Complete_Flag(&W25Qx_DMA_RX);
 8002198:	481d      	ldr	r0, [pc, #116]	; (8002210 <W25Qx_Read_Page+0x2c0>)
 800219a:	f7fe fb89 	bl	80008b0 <DMA_Check_TX_Complete_Flag>

	SPI_CSS_High(W25QX);
 800219e:	4e18      	ldr	r6, [pc, #96]	; (8002200 <W25Qx_Read_Page+0x2b0>)
 80021a0:	466d      	mov	r5, sp
 80021a2:	f106 0410 	add.w	r4, r6, #16
 80021a6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80021a8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80021aa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80021ac:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80021ae:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80021b0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80021b2:	e894 0003 	ldmia.w	r4, {r0, r1}
 80021b6:	e885 0003 	stmia.w	r5, {r0, r1}
 80021ba:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80021be:	f000 fb48 	bl	8002852 <SPI_CSS_High>
	DMA_Disable(&W25Qx_DMA);
 80021c2:	4810      	ldr	r0, [pc, #64]	; (8002204 <W25Qx_Read_Page+0x2b4>)
 80021c4:	f7fe fc8b 	bl	8000ade <DMA_Disable>
	DMA_Disable(&W25Qx_DMA_RX);
 80021c8:	4811      	ldr	r0, [pc, #68]	; (8002210 <W25Qx_Read_Page+0x2c0>)
 80021ca:	f7fe fc88 	bl	8000ade <DMA_Disable>

	DMA_Memory_To_Memory_Transfer(&tx_buffer[5], 8, 8, data, 1, 1, length);
 80021ce:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 80021d2:	b29a      	uxth	r2, r3
 80021d4:	f507 73a4 	add.w	r3, r7, #328	; 0x148
 80021d8:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 80021dc:	f107 0114 	add.w	r1, r7, #20
 80021e0:	1d48      	adds	r0, r1, #5
 80021e2:	9202      	str	r2, [sp, #8]
 80021e4:	2201      	movs	r2, #1
 80021e6:	9201      	str	r2, [sp, #4]
 80021e8:	2201      	movs	r2, #1
 80021ea:	9200      	str	r2, [sp, #0]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	2208      	movs	r2, #8
 80021f0:	2108      	movs	r1, #8
 80021f2:	f7fe fd99 	bl	8000d28 <DMA_Memory_To_Memory_Transfer>

	return ret_value;
 80021f6:	bf00      	nop
}
 80021f8:	f507 77a6 	add.w	r7, r7, #332	; 0x14c
 80021fc:	46bd      	mov	sp, r7
 80021fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002200:	20000084 	.word	0x20000084
 8002204:	200000cc 	.word	0x200000cc
 8002208:	40026400 	.word	0x40026400
 800220c:	40026488 	.word	0x40026488
 8002210:	200000f8 	.word	0x200000f8
 8002214:	40026440 	.word	0x40026440

08002218 <W25Qx_Chip_Erase>:
 * ################################################# Chip Erase ############################################
 * #########################################################################################################
 */

int W25Qx_Chip_Erase(void)
{
 8002218:	b5f0      	push	{r4, r5, r6, r7, lr}
 800221a:	b091      	sub	sp, #68	; 0x44
 800221c:	af10      	add	r7, sp, #64	; 0x40
	Write_Enable();
 800221e:	f7fe ff65 	bl	80010ec <Write_Enable>
	SPI_CSS_Low(W25QX);
 8002222:	4e22      	ldr	r6, [pc, #136]	; (80022ac <W25Qx_Chip_Erase+0x94>)
 8002224:	466d      	mov	r5, sp
 8002226:	f106 0410 	add.w	r4, r6, #16
 800222a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800222c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800222e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002230:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002232:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002234:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002236:	e894 0003 	ldmia.w	r4, {r0, r1}
 800223a:	e885 0003 	stmia.w	r5, {r0, r1}
 800223e:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8002242:	f000 faf2 	bl	800282a <SPI_CSS_Low>
	SPI_TRX_Data(W25QX, 0x60);
 8002246:	4e19      	ldr	r6, [pc, #100]	; (80022ac <W25Qx_Chip_Erase+0x94>)
 8002248:	2360      	movs	r3, #96	; 0x60
 800224a:	930e      	str	r3, [sp, #56]	; 0x38
 800224c:	466d      	mov	r5, sp
 800224e:	f106 0410 	add.w	r4, r6, #16
 8002252:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002254:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002256:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002258:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800225a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800225c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800225e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002262:	e885 0003 	stmia.w	r5, {r0, r1}
 8002266:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 800226a:	f000 fb06 	bl	800287a <SPI_TRX_Data>
	SPI_CSS_High(W25QX);
 800226e:	4e0f      	ldr	r6, [pc, #60]	; (80022ac <W25Qx_Chip_Erase+0x94>)
 8002270:	466d      	mov	r5, sp
 8002272:	f106 0410 	add.w	r4, r6, #16
 8002276:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002278:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800227a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800227c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800227e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002280:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002282:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002286:	e885 0003 	stmia.w	r5, {r0, r1}
 800228a:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 800228e:	f000 fae0 	bl	8002852 <SPI_CSS_High>
	do{
		Read_Status_Register();
 8002292:	f7fe fe3b 	bl	8000f0c <Read_Status_Register>
	}while(SR.BUSY == 1);
 8002296:	4b06      	ldr	r3, [pc, #24]	; (80022b0 <W25Qx_Chip_Erase+0x98>)
 8002298:	69db      	ldr	r3, [r3, #28]
 800229a:	2b01      	cmp	r3, #1
 800229c:	d0f9      	beq.n	8002292 <W25Qx_Chip_Erase+0x7a>
	Write_Disable();
 800229e:	f7fe ff75 	bl	800118c <Write_Disable>
	return 1;
 80022a2:	2301      	movs	r3, #1
}
 80022a4:	4618      	mov	r0, r3
 80022a6:	3704      	adds	r7, #4
 80022a8:	46bd      	mov	sp, r7
 80022aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80022ac:	20000084 	.word	0x20000084
 80022b0:	20000124 	.word	0x20000124

080022b4 <GPIO_Pin_Setup>:

#include "GPIO.h"


int GPIO_Pin_Setup(GPIO_TypeDef *PORT, uint8_t pin, uint8_t function, uint8_t alternate_function)
{
 80022b4:	b480      	push	{r7}
 80022b6:	b083      	sub	sp, #12
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
 80022bc:	4608      	mov	r0, r1
 80022be:	4611      	mov	r1, r2
 80022c0:	461a      	mov	r2, r3
 80022c2:	4603      	mov	r3, r0
 80022c4:	70fb      	strb	r3, [r7, #3]
 80022c6:	460b      	mov	r3, r1
 80022c8:	70bb      	strb	r3, [r7, #2]
 80022ca:	4613      	mov	r3, r2
 80022cc:	707b      	strb	r3, [r7, #1]

	if(PORT == GPIOA)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	4a61      	ldr	r2, [pc, #388]	; (8002458 <GPIO_Pin_Setup+0x1a4>)
 80022d2:	4293      	cmp	r3, r2
 80022d4:	d106      	bne.n	80022e4 <GPIO_Pin_Setup+0x30>
	{
		RCC -> AHB1ENR   |= RCC_AHB1ENR_GPIOAEN;
 80022d6:	4b61      	ldr	r3, [pc, #388]	; (800245c <GPIO_Pin_Setup+0x1a8>)
 80022d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022da:	4a60      	ldr	r2, [pc, #384]	; (800245c <GPIO_Pin_Setup+0x1a8>)
 80022dc:	f043 0301 	orr.w	r3, r3, #1
 80022e0:	6313      	str	r3, [r2, #48]	; 0x30
 80022e2:	e039      	b.n	8002358 <GPIO_Pin_Setup+0xa4>
	} else 	if(PORT == GPIOB)
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	4a5e      	ldr	r2, [pc, #376]	; (8002460 <GPIO_Pin_Setup+0x1ac>)
 80022e8:	4293      	cmp	r3, r2
 80022ea:	d106      	bne.n	80022fa <GPIO_Pin_Setup+0x46>
	{
		RCC -> AHB1ENR   |= RCC_AHB1ENR_GPIOBEN;
 80022ec:	4b5b      	ldr	r3, [pc, #364]	; (800245c <GPIO_Pin_Setup+0x1a8>)
 80022ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022f0:	4a5a      	ldr	r2, [pc, #360]	; (800245c <GPIO_Pin_Setup+0x1a8>)
 80022f2:	f043 0302 	orr.w	r3, r3, #2
 80022f6:	6313      	str	r3, [r2, #48]	; 0x30
 80022f8:	e02e      	b.n	8002358 <GPIO_Pin_Setup+0xa4>
	}else 	if(PORT == GPIOC)
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	4a59      	ldr	r2, [pc, #356]	; (8002464 <GPIO_Pin_Setup+0x1b0>)
 80022fe:	4293      	cmp	r3, r2
 8002300:	d106      	bne.n	8002310 <GPIO_Pin_Setup+0x5c>
	{
		RCC -> AHB1ENR   |= RCC_AHB1ENR_GPIOCEN;
 8002302:	4b56      	ldr	r3, [pc, #344]	; (800245c <GPIO_Pin_Setup+0x1a8>)
 8002304:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002306:	4a55      	ldr	r2, [pc, #340]	; (800245c <GPIO_Pin_Setup+0x1a8>)
 8002308:	f043 0304 	orr.w	r3, r3, #4
 800230c:	6313      	str	r3, [r2, #48]	; 0x30
 800230e:	e023      	b.n	8002358 <GPIO_Pin_Setup+0xa4>
	}else 	if(PORT == GPIOD)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	4a55      	ldr	r2, [pc, #340]	; (8002468 <GPIO_Pin_Setup+0x1b4>)
 8002314:	4293      	cmp	r3, r2
 8002316:	d106      	bne.n	8002326 <GPIO_Pin_Setup+0x72>
	{
		RCC -> AHB1ENR   |= RCC_AHB1ENR_GPIODEN;
 8002318:	4b50      	ldr	r3, [pc, #320]	; (800245c <GPIO_Pin_Setup+0x1a8>)
 800231a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800231c:	4a4f      	ldr	r2, [pc, #316]	; (800245c <GPIO_Pin_Setup+0x1a8>)
 800231e:	f043 0308 	orr.w	r3, r3, #8
 8002322:	6313      	str	r3, [r2, #48]	; 0x30
 8002324:	e018      	b.n	8002358 <GPIO_Pin_Setup+0xa4>
	}else 	if(PORT == GPIOE)
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	4a50      	ldr	r2, [pc, #320]	; (800246c <GPIO_Pin_Setup+0x1b8>)
 800232a:	4293      	cmp	r3, r2
 800232c:	d106      	bne.n	800233c <GPIO_Pin_Setup+0x88>
	{
		RCC -> AHB1ENR   |= RCC_AHB1ENR_GPIOEEN;
 800232e:	4b4b      	ldr	r3, [pc, #300]	; (800245c <GPIO_Pin_Setup+0x1a8>)
 8002330:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002332:	4a4a      	ldr	r2, [pc, #296]	; (800245c <GPIO_Pin_Setup+0x1a8>)
 8002334:	f043 0310 	orr.w	r3, r3, #16
 8002338:	6313      	str	r3, [r2, #48]	; 0x30
 800233a:	e00d      	b.n	8002358 <GPIO_Pin_Setup+0xa4>
	}else 	if(PORT == GPIOH)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	4a4c      	ldr	r2, [pc, #304]	; (8002470 <GPIO_Pin_Setup+0x1bc>)
 8002340:	4293      	cmp	r3, r2
 8002342:	d106      	bne.n	8002352 <GPIO_Pin_Setup+0x9e>
	{
		RCC -> AHB1ENR   |= RCC_AHB1ENR_GPIOHEN;
 8002344:	4b45      	ldr	r3, [pc, #276]	; (800245c <GPIO_Pin_Setup+0x1a8>)
 8002346:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002348:	4a44      	ldr	r2, [pc, #272]	; (800245c <GPIO_Pin_Setup+0x1a8>)
 800234a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800234e:	6313      	str	r3, [r2, #48]	; 0x30
 8002350:	e002      	b.n	8002358 <GPIO_Pin_Setup+0xa4>
	}else
	{
		return -1;
 8002352:	f04f 33ff 	mov.w	r3, #4294967295
 8002356:	e078      	b.n	800244a <GPIO_Pin_Setup+0x196>
//	PORT -> OTYPER  &= ~((0xFF) << (1 * pin));
//	PORT -> OSPEEDR &= ~((0xFF) << (2 * pin));
//	PORT -> PUPDR   &= ~((0xFF) << (2 * pin));


	PORT -> MODER	&= ~(0x3 << (2 * pin));
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	78fa      	ldrb	r2, [r7, #3]
 800235e:	0052      	lsls	r2, r2, #1
 8002360:	2103      	movs	r1, #3
 8002362:	fa01 f202 	lsl.w	r2, r1, r2
 8002366:	43d2      	mvns	r2, r2
 8002368:	401a      	ands	r2, r3
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	601a      	str	r2, [r3, #0]
	PORT -> MODER   |= ((0xC0  & function)>>6) << (2 * pin);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	78ba      	ldrb	r2, [r7, #2]
 8002374:	0992      	lsrs	r2, r2, #6
 8002376:	b2d2      	uxtb	r2, r2
 8002378:	4611      	mov	r1, r2
 800237a:	78fa      	ldrb	r2, [r7, #3]
 800237c:	0052      	lsls	r2, r2, #1
 800237e:	fa01 f202 	lsl.w	r2, r1, r2
 8002382:	431a      	orrs	r2, r3
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	601a      	str	r2, [r3, #0]

	PORT -> OTYPER	&= ~(0x1 << (1 * pin));
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	685b      	ldr	r3, [r3, #4]
 800238c:	78fa      	ldrb	r2, [r7, #3]
 800238e:	2101      	movs	r1, #1
 8002390:	fa01 f202 	lsl.w	r2, r1, r2
 8002394:	43d2      	mvns	r2, r2
 8002396:	401a      	ands	r2, r3
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	605a      	str	r2, [r3, #4]
	PORT -> OTYPER  |= ((0x30  & function)>>4) << (1 * pin);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	685b      	ldr	r3, [r3, #4]
 80023a0:	78ba      	ldrb	r2, [r7, #2]
 80023a2:	0912      	lsrs	r2, r2, #4
 80023a4:	b2d2      	uxtb	r2, r2
 80023a6:	f002 0103 	and.w	r1, r2, #3
 80023aa:	78fa      	ldrb	r2, [r7, #3]
 80023ac:	fa01 f202 	lsl.w	r2, r1, r2
 80023b0:	431a      	orrs	r2, r3
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	605a      	str	r2, [r3, #4]

	PORT -> OSPEEDR	&= ~(0x3 << (2 * pin));
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	689b      	ldr	r3, [r3, #8]
 80023ba:	78fa      	ldrb	r2, [r7, #3]
 80023bc:	0052      	lsls	r2, r2, #1
 80023be:	2103      	movs	r1, #3
 80023c0:	fa01 f202 	lsl.w	r2, r1, r2
 80023c4:	43d2      	mvns	r2, r2
 80023c6:	401a      	ands	r2, r3
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	609a      	str	r2, [r3, #8]
	PORT -> OSPEEDR |= ((0x0C  & function)>>2) << (2 * pin);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	689b      	ldr	r3, [r3, #8]
 80023d0:	78ba      	ldrb	r2, [r7, #2]
 80023d2:	0892      	lsrs	r2, r2, #2
 80023d4:	b2d2      	uxtb	r2, r2
 80023d6:	f002 0103 	and.w	r1, r2, #3
 80023da:	78fa      	ldrb	r2, [r7, #3]
 80023dc:	0052      	lsls	r2, r2, #1
 80023de:	fa01 f202 	lsl.w	r2, r1, r2
 80023e2:	431a      	orrs	r2, r3
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	609a      	str	r2, [r3, #8]

	PORT -> PUPDR	&= ~(0x03 << (2 * pin));
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	68db      	ldr	r3, [r3, #12]
 80023ec:	78fa      	ldrb	r2, [r7, #3]
 80023ee:	0052      	lsls	r2, r2, #1
 80023f0:	2103      	movs	r1, #3
 80023f2:	fa01 f202 	lsl.w	r2, r1, r2
 80023f6:	43d2      	mvns	r2, r2
 80023f8:	401a      	ands	r2, r3
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	60da      	str	r2, [r3, #12]
	PORT -> PUPDR   |= ((0x03  & function)>>0) << (2 * pin);
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	68db      	ldr	r3, [r3, #12]
 8002402:	78ba      	ldrb	r2, [r7, #2]
 8002404:	f002 0103 	and.w	r1, r2, #3
 8002408:	78fa      	ldrb	r2, [r7, #3]
 800240a:	0052      	lsls	r2, r2, #1
 800240c:	fa01 f202 	lsl.w	r2, r1, r2
 8002410:	431a      	orrs	r2, r3
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	60da      	str	r2, [r3, #12]

	if(pin < 8)PORT -> AFR[0] |= ( alternate_function << (4 * (pin)));
 8002416:	78fb      	ldrb	r3, [r7, #3]
 8002418:	2b07      	cmp	r3, #7
 800241a:	d80a      	bhi.n	8002432 <GPIO_Pin_Setup+0x17e>
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	6a1b      	ldr	r3, [r3, #32]
 8002420:	7879      	ldrb	r1, [r7, #1]
 8002422:	78fa      	ldrb	r2, [r7, #3]
 8002424:	0092      	lsls	r2, r2, #2
 8002426:	fa01 f202 	lsl.w	r2, r1, r2
 800242a:	431a      	orrs	r2, r3
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	621a      	str	r2, [r3, #32]
 8002430:	e00a      	b.n	8002448 <GPIO_Pin_Setup+0x194>
	else	   PORT -> AFR[1] |= ( alternate_function << (4 * (pin - 8)));
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002436:	7879      	ldrb	r1, [r7, #1]
 8002438:	78fa      	ldrb	r2, [r7, #3]
 800243a:	3a08      	subs	r2, #8
 800243c:	0092      	lsls	r2, r2, #2
 800243e:	fa01 f202 	lsl.w	r2, r1, r2
 8002442:	431a      	orrs	r2, r3
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	625a      	str	r2, [r3, #36]	; 0x24

	if (alternate_function == NONE) {}

	return 0;
 8002448:	2300      	movs	r3, #0
}
 800244a:	4618      	mov	r0, r3
 800244c:	370c      	adds	r7, #12
 800244e:	46bd      	mov	sp, r7
 8002450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002454:	4770      	bx	lr
 8002456:	bf00      	nop
 8002458:	40020000 	.word	0x40020000
 800245c:	40023800 	.word	0x40023800
 8002460:	40020400 	.word	0x40020400
 8002464:	40020800 	.word	0x40020800
 8002468:	40020c00 	.word	0x40020c00
 800246c:	40021000 	.word	0x40021000
 8002470:	40021c00 	.word	0x40021c00

08002474 <GPIO_Pin_High>:


}

void GPIO_Pin_High(GPIO_TypeDef *Port, int pin)
{
 8002474:	b480      	push	{r7}
 8002476:	b083      	sub	sp, #12
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
 800247c:	6039      	str	r1, [r7, #0]
	Port -> ODR = 1 << pin;
 800247e:	2201      	movs	r2, #1
 8002480:	683b      	ldr	r3, [r7, #0]
 8002482:	fa02 f303 	lsl.w	r3, r2, r3
 8002486:	461a      	mov	r2, r3
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	615a      	str	r2, [r3, #20]
}
 800248c:	bf00      	nop
 800248e:	370c      	adds	r7, #12
 8002490:	46bd      	mov	sp, r7
 8002492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002496:	4770      	bx	lr

08002498 <GPIO_Pin_Low>:


void GPIO_Pin_Low(GPIO_TypeDef *Port, int pin)
{
 8002498:	b480      	push	{r7}
 800249a:	b083      	sub	sp, #12
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
 80024a0:	6039      	str	r1, [r7, #0]
	Port -> ODR &= ~(1 << pin);
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	695b      	ldr	r3, [r3, #20]
 80024a6:	2101      	movs	r1, #1
 80024a8:	683a      	ldr	r2, [r7, #0]
 80024aa:	fa01 f202 	lsl.w	r2, r1, r2
 80024ae:	43d2      	mvns	r2, r2
 80024b0:	401a      	ands	r2, r3
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	615a      	str	r2, [r3, #20]
}
 80024b6:	bf00      	nop
 80024b8:	370c      	adds	r7, #12
 80024ba:	46bd      	mov	sp, r7
 80024bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c0:	4770      	bx	lr
	...

080024c4 <SPI_Init>:
	}
	SPI.SPI -> CR1 &= ~SPI_CR1_SPE;
}

void SPI_Init(SPI_Config SPI)
{
 80024c4:	b084      	sub	sp, #16
 80024c6:	b580      	push	{r7, lr}
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	f107 0c08 	add.w	ip, r7, #8
 80024ce:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}



	if (SPI.SPI == SPI1)   //CK -> PA5 	//MISO -> PA6 	//MOSI -> PA7
 80024d2:	68bb      	ldr	r3, [r7, #8]
 80024d4:	4aa2      	ldr	r2, [pc, #648]	; (8002760 <SPI_Init+0x29c>)
 80024d6:	4293      	cmp	r3, r2
 80024d8:	d130      	bne.n	800253c <SPI_Init+0x78>
	{
		RCC -> APB2ENR |= RCC_APB2ENR_SPI1EN;
 80024da:	4ba2      	ldr	r3, [pc, #648]	; (8002764 <SPI_Init+0x2a0>)
 80024dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024de:	4aa1      	ldr	r2, [pc, #644]	; (8002764 <SPI_Init+0x2a0>)
 80024e0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80024e4:	6453      	str	r3, [r2, #68]	; 0x44

		if(SPI.pin_remap == 0)
 80024e6:	7b3b      	ldrb	r3, [r7, #12]
 80024e8:	f083 0301 	eor.w	r3, r3, #1
 80024ec:	b2db      	uxtb	r3, r3
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d012      	beq.n	8002518 <SPI_Init+0x54>
		{
			GPIO_Pin_Setup(GPIOA, 5, ALTERNATE_FUNCTION_OUTPUT_PUSHPULL, SPI1_CLK);
 80024f2:	2305      	movs	r3, #5
 80024f4:	228c      	movs	r2, #140	; 0x8c
 80024f6:	2105      	movs	r1, #5
 80024f8:	489b      	ldr	r0, [pc, #620]	; (8002768 <SPI_Init+0x2a4>)
 80024fa:	f7ff fedb 	bl	80022b4 <GPIO_Pin_Setup>
			GPIO_Pin_Setup(GPIOA, 6, ALTERNATE_FUNCTION_OUTPUT_PUSHPULL, SPI1_MISO);
 80024fe:	2305      	movs	r3, #5
 8002500:	228c      	movs	r2, #140	; 0x8c
 8002502:	2106      	movs	r1, #6
 8002504:	4898      	ldr	r0, [pc, #608]	; (8002768 <SPI_Init+0x2a4>)
 8002506:	f7ff fed5 	bl	80022b4 <GPIO_Pin_Setup>
			GPIO_Pin_Setup(GPIOA, 7, ALTERNATE_FUNCTION_OUTPUT_PUSHPULL, SPI1_MOSI);
 800250a:	2305      	movs	r3, #5
 800250c:	228c      	movs	r2, #140	; 0x8c
 800250e:	2107      	movs	r1, #7
 8002510:	4895      	ldr	r0, [pc, #596]	; (8002768 <SPI_Init+0x2a4>)
 8002512:	f7ff fecf 	bl	80022b4 <GPIO_Pin_Setup>
 8002516:	e011      	b.n	800253c <SPI_Init+0x78>
		}
		else
		{
			GPIO_Pin_Setup(GPIOB, 3, ALTERNATE_FUNCTION_OUTPUT_PUSHPULL, SPI1_CLK);
 8002518:	2305      	movs	r3, #5
 800251a:	228c      	movs	r2, #140	; 0x8c
 800251c:	2103      	movs	r1, #3
 800251e:	4893      	ldr	r0, [pc, #588]	; (800276c <SPI_Init+0x2a8>)
 8002520:	f7ff fec8 	bl	80022b4 <GPIO_Pin_Setup>
			GPIO_Pin_Setup(GPIOB, 4, ALTERNATE_FUNCTION_OUTPUT_PUSHPULL, SPI1_MISO);
 8002524:	2305      	movs	r3, #5
 8002526:	228c      	movs	r2, #140	; 0x8c
 8002528:	2104      	movs	r1, #4
 800252a:	4890      	ldr	r0, [pc, #576]	; (800276c <SPI_Init+0x2a8>)
 800252c:	f7ff fec2 	bl	80022b4 <GPIO_Pin_Setup>
			GPIO_Pin_Setup(GPIOB, 5, ALTERNATE_FUNCTION_OUTPUT_PUSHPULL, SPI1_MOSI);
 8002530:	2305      	movs	r3, #5
 8002532:	228c      	movs	r2, #140	; 0x8c
 8002534:	2105      	movs	r1, #5
 8002536:	488d      	ldr	r0, [pc, #564]	; (800276c <SPI_Init+0x2a8>)
 8002538:	f7ff febc 	bl	80022b4 <GPIO_Pin_Setup>
		}
	}
	if(SPI.SPI == SPI2)	//CK -> PB10 	//MISO -> PB14 	//MOSI -> PB15
 800253c:	68bb      	ldr	r3, [r7, #8]
 800253e:	4a8c      	ldr	r2, [pc, #560]	; (8002770 <SPI_Init+0x2ac>)
 8002540:	4293      	cmp	r3, r2
 8002542:	d130      	bne.n	80025a6 <SPI_Init+0xe2>
	{
		RCC -> APB1ENR |= RCC_APB1ENR_SPI2EN;
 8002544:	4b87      	ldr	r3, [pc, #540]	; (8002764 <SPI_Init+0x2a0>)
 8002546:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002548:	4a86      	ldr	r2, [pc, #536]	; (8002764 <SPI_Init+0x2a0>)
 800254a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800254e:	6413      	str	r3, [r2, #64]	; 0x40

		if(SPI.pin_remap == 0)
 8002550:	7b3b      	ldrb	r3, [r7, #12]
 8002552:	f083 0301 	eor.w	r3, r3, #1
 8002556:	b2db      	uxtb	r3, r3
 8002558:	2b00      	cmp	r3, #0
 800255a:	d012      	beq.n	8002582 <SPI_Init+0xbe>
		{
	        GPIO_Pin_Setup(GPIOB, 10, ALTERNATE_FUNCTION_OUTPUT_PUSHPULL, 5);
 800255c:	2305      	movs	r3, #5
 800255e:	228c      	movs	r2, #140	; 0x8c
 8002560:	210a      	movs	r1, #10
 8002562:	4882      	ldr	r0, [pc, #520]	; (800276c <SPI_Init+0x2a8>)
 8002564:	f7ff fea6 	bl	80022b4 <GPIO_Pin_Setup>
			GPIO_Pin_Setup(GPIOC, 2, ALTERNATE_FUNCTION_OUTPUT_PUSHPULL, 5);
 8002568:	2305      	movs	r3, #5
 800256a:	228c      	movs	r2, #140	; 0x8c
 800256c:	2102      	movs	r1, #2
 800256e:	4881      	ldr	r0, [pc, #516]	; (8002774 <SPI_Init+0x2b0>)
 8002570:	f7ff fea0 	bl	80022b4 <GPIO_Pin_Setup>
			GPIO_Pin_Setup(GPIOC, 3, ALTERNATE_FUNCTION_OUTPUT_PUSHPULL, 5);
 8002574:	2305      	movs	r3, #5
 8002576:	228c      	movs	r2, #140	; 0x8c
 8002578:	2103      	movs	r1, #3
 800257a:	487e      	ldr	r0, [pc, #504]	; (8002774 <SPI_Init+0x2b0>)
 800257c:	f7ff fe9a 	bl	80022b4 <GPIO_Pin_Setup>
 8002580:	e011      	b.n	80025a6 <SPI_Init+0xe2>
		}
		else
		{
			GPIO_Pin_Setup(GPIOB, 13, ALTERNATE_FUNCTION_OUTPUT_PUSHPULL, SPI1_CLK);
 8002582:	2305      	movs	r3, #5
 8002584:	228c      	movs	r2, #140	; 0x8c
 8002586:	210d      	movs	r1, #13
 8002588:	4878      	ldr	r0, [pc, #480]	; (800276c <SPI_Init+0x2a8>)
 800258a:	f7ff fe93 	bl	80022b4 <GPIO_Pin_Setup>
			GPIO_Pin_Setup(GPIOB, 14, ALTERNATE_FUNCTION_OUTPUT_PUSHPULL, SPI1_MISO);
 800258e:	2305      	movs	r3, #5
 8002590:	228c      	movs	r2, #140	; 0x8c
 8002592:	210e      	movs	r1, #14
 8002594:	4875      	ldr	r0, [pc, #468]	; (800276c <SPI_Init+0x2a8>)
 8002596:	f7ff fe8d 	bl	80022b4 <GPIO_Pin_Setup>
			GPIO_Pin_Setup(GPIOB, 15, ALTERNATE_FUNCTION_OUTPUT_PUSHPULL, SPI1_MOSI);
 800259a:	2305      	movs	r3, #5
 800259c:	228c      	movs	r2, #140	; 0x8c
 800259e:	210f      	movs	r1, #15
 80025a0:	4872      	ldr	r0, [pc, #456]	; (800276c <SPI_Init+0x2a8>)
 80025a2:	f7ff fe87 	bl	80022b4 <GPIO_Pin_Setup>
		}

	}
	if(SPI.SPI == SPI3)	//CK -> PB12 	//MISO -> PB4 	//MOSI -> PB5
 80025a6:	68bb      	ldr	r3, [r7, #8]
 80025a8:	4a73      	ldr	r2, [pc, #460]	; (8002778 <SPI_Init+0x2b4>)
 80025aa:	4293      	cmp	r3, r2
 80025ac:	d130      	bne.n	8002610 <SPI_Init+0x14c>
	{
		RCC -> APB1ENR |= RCC_APB1ENR_SPI3EN;
 80025ae:	4b6d      	ldr	r3, [pc, #436]	; (8002764 <SPI_Init+0x2a0>)
 80025b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025b2:	4a6c      	ldr	r2, [pc, #432]	; (8002764 <SPI_Init+0x2a0>)
 80025b4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80025b8:	6413      	str	r3, [r2, #64]	; 0x40

		if(SPI.pin_remap == 0)
 80025ba:	7b3b      	ldrb	r3, [r7, #12]
 80025bc:	f083 0301 	eor.w	r3, r3, #1
 80025c0:	b2db      	uxtb	r3, r3
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d012      	beq.n	80025ec <SPI_Init+0x128>
		{
	        GPIO_Pin_Setup(GPIOC, 10, ALTERNATE_FUNCTION_OUTPUT_PUSHPULL, 6);
 80025c6:	2306      	movs	r3, #6
 80025c8:	228c      	movs	r2, #140	; 0x8c
 80025ca:	210a      	movs	r1, #10
 80025cc:	4869      	ldr	r0, [pc, #420]	; (8002774 <SPI_Init+0x2b0>)
 80025ce:	f7ff fe71 	bl	80022b4 <GPIO_Pin_Setup>
			GPIO_Pin_Setup(GPIOC, 11, ALTERNATE_FUNCTION_OUTPUT_PUSHPULL, 6);
 80025d2:	2306      	movs	r3, #6
 80025d4:	228c      	movs	r2, #140	; 0x8c
 80025d6:	210b      	movs	r1, #11
 80025d8:	4866      	ldr	r0, [pc, #408]	; (8002774 <SPI_Init+0x2b0>)
 80025da:	f7ff fe6b 	bl	80022b4 <GPIO_Pin_Setup>
			GPIO_Pin_Setup(GPIOC, 12, ALTERNATE_FUNCTION_OUTPUT_PUSHPULL, 6);
 80025de:	2306      	movs	r3, #6
 80025e0:	228c      	movs	r2, #140	; 0x8c
 80025e2:	210c      	movs	r1, #12
 80025e4:	4863      	ldr	r0, [pc, #396]	; (8002774 <SPI_Init+0x2b0>)
 80025e6:	f7ff fe65 	bl	80022b4 <GPIO_Pin_Setup>
 80025ea:	e011      	b.n	8002610 <SPI_Init+0x14c>
		}
		else
		{
			GPIO_Pin_Setup(GPIOB, 3, ALTERNATE_FUNCTION_OUTPUT_PUSHPULL, 6);
 80025ec:	2306      	movs	r3, #6
 80025ee:	228c      	movs	r2, #140	; 0x8c
 80025f0:	2103      	movs	r1, #3
 80025f2:	485e      	ldr	r0, [pc, #376]	; (800276c <SPI_Init+0x2a8>)
 80025f4:	f7ff fe5e 	bl	80022b4 <GPIO_Pin_Setup>
			GPIO_Pin_Setup(GPIOB, 4, ALTERNATE_FUNCTION_OUTPUT_PUSHPULL, 6);
 80025f8:	2306      	movs	r3, #6
 80025fa:	228c      	movs	r2, #140	; 0x8c
 80025fc:	2104      	movs	r1, #4
 80025fe:	485b      	ldr	r0, [pc, #364]	; (800276c <SPI_Init+0x2a8>)
 8002600:	f7ff fe58 	bl	80022b4 <GPIO_Pin_Setup>
			GPIO_Pin_Setup(GPIOB, 5, ALTERNATE_FUNCTION_OUTPUT_PUSHPULL, 6);
 8002604:	2306      	movs	r3, #6
 8002606:	228c      	movs	r2, #140	; 0x8c
 8002608:	2105      	movs	r1, #5
 800260a:	4858      	ldr	r0, [pc, #352]	; (800276c <SPI_Init+0x2a8>)
 800260c:	f7ff fe52 	bl	80022b4 <GPIO_Pin_Setup>





	SPI.SPI -> CR1 &= ~SPI_CR1_SPE;
 8002610:	68bb      	ldr	r3, [r7, #8]
 8002612:	681a      	ldr	r2, [r3, #0]
 8002614:	68bb      	ldr	r3, [r7, #8]
 8002616:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800261a:	601a      	str	r2, [r3, #0]
	SPI.SPI -> CR1 |= SPI.phase << 0;
 800261c:	68bb      	ldr	r3, [r7, #8]
 800261e:	681a      	ldr	r2, [r3, #0]
 8002620:	7d3b      	ldrb	r3, [r7, #20]
 8002622:	4619      	mov	r1, r3
 8002624:	68bb      	ldr	r3, [r7, #8]
 8002626:	430a      	orrs	r2, r1
 8002628:	601a      	str	r2, [r3, #0]
	SPI.SPI -> CR1 |= SPI.polarity << 1;
 800262a:	68bb      	ldr	r3, [r7, #8]
 800262c:	681a      	ldr	r2, [r3, #0]
 800262e:	7d7b      	ldrb	r3, [r7, #21]
 8002630:	005b      	lsls	r3, r3, #1
 8002632:	4619      	mov	r1, r3
 8002634:	68bb      	ldr	r3, [r7, #8]
 8002636:	430a      	orrs	r2, r1
 8002638:	601a      	str	r2, [r3, #0]
	SPI.SPI -> CR1 |= SPI.mode  << 2;
 800263a:	68bb      	ldr	r3, [r7, #8]
 800263c:	681a      	ldr	r2, [r3, #0]
 800263e:	7bbb      	ldrb	r3, [r7, #14]
 8002640:	009b      	lsls	r3, r3, #2
 8002642:	4619      	mov	r1, r3
 8002644:	68bb      	ldr	r3, [r7, #8]
 8002646:	430a      	orrs	r2, r1
 8002648:	601a      	str	r2, [r3, #0]
	SPI.SPI -> CR1 |= SPI.frequency << 3;
 800264a:	68bb      	ldr	r3, [r7, #8]
 800264c:	681a      	ldr	r2, [r3, #0]
 800264e:	693b      	ldr	r3, [r7, #16]
 8002650:	00db      	lsls	r3, r3, #3
 8002652:	4619      	mov	r1, r3
 8002654:	68bb      	ldr	r3, [r7, #8]
 8002656:	430a      	orrs	r2, r1
 8002658:	601a      	str	r2, [r3, #0]
	SPI.SPI -> CR1 |= SPI.Frame << 11;
 800265a:	68bb      	ldr	r3, [r7, #8]
 800265c:	681a      	ldr	r2, [r3, #0]
 800265e:	7ebb      	ldrb	r3, [r7, #26]
 8002660:	02db      	lsls	r3, r3, #11
 8002662:	4619      	mov	r1, r3
 8002664:	68bb      	ldr	r3, [r7, #8]
 8002666:	430a      	orrs	r2, r1
 8002668:	601a      	str	r2, [r3, #0]
	SPI.SPI -> CR1 |= SPI.CRC_Enable << 13;
 800266a:	68bb      	ldr	r3, [r7, #8]
 800266c:	681a      	ldr	r2, [r3, #0]
 800266e:	7dfb      	ldrb	r3, [r7, #23]
 8002670:	035b      	lsls	r3, r3, #13
 8002672:	4619      	mov	r1, r3
 8002674:	68bb      	ldr	r3, [r7, #8]
 8002676:	430a      	orrs	r2, r1
 8002678:	601a      	str	r2, [r3, #0]
	SPI.SPI -> CR1 |= SPI.LSB_MSB << 7;
 800267a:	68bb      	ldr	r3, [r7, #8]
 800267c:	681a      	ldr	r2, [r3, #0]
 800267e:	7dbb      	ldrb	r3, [r7, #22]
 8002680:	01db      	lsls	r3, r3, #7
 8002682:	4619      	mov	r1, r3
 8002684:	68bb      	ldr	r3, [r7, #8]
 8002686:	430a      	orrs	r2, r1
 8002688:	601a      	str	r2, [r3, #0]
	SPI.SPI -> CR2 &= ~(SPI_CR2_FRF);
 800268a:	68bb      	ldr	r3, [r7, #8]
 800268c:	685a      	ldr	r2, [r3, #4]
 800268e:	68bb      	ldr	r3, [r7, #8]
 8002690:	f022 0210 	bic.w	r2, r2, #16
 8002694:	605a      	str	r2, [r3, #4]

	SPI.SPI -> CR1 |= SPI_CR1_SSM | SPI_CR1_SSI;
 8002696:	68bb      	ldr	r3, [r7, #8]
 8002698:	681a      	ldr	r2, [r3, #0]
 800269a:	68bb      	ldr	r3, [r7, #8]
 800269c:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 80026a0:	601a      	str	r2, [r3, #0]
//	SPI.SPI -> CR2 |= SPI_CR2_SSOE;


	if(SPI.mode == SPI_Master)
 80026a2:	7bbb      	ldrb	r3, [r7, #14]
 80026a4:	2b01      	cmp	r3, #1
 80026a6:	d130      	bne.n	800270a <SPI_Init+0x246>
	{
		SPI.SPI -> CR1 |= SPI_CR1_MSTR ;
 80026a8:	68bb      	ldr	r3, [r7, #8]
 80026aa:	681a      	ldr	r2, [r3, #0]
 80026ac:	68bb      	ldr	r3, [r7, #8]
 80026ae:	f042 0204 	orr.w	r2, r2, #4
 80026b2:	601a      	str	r2, [r3, #0]
		switch (SPI.type)
 80026b4:	7b7b      	ldrb	r3, [r7, #13]
 80026b6:	2b02      	cmp	r3, #2
 80026b8:	d01a      	beq.n	80026f0 <SPI_Init+0x22c>
 80026ba:	2b02      	cmp	r3, #2
 80026bc:	dc27      	bgt.n	800270e <SPI_Init+0x24a>
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d002      	beq.n	80026c8 <SPI_Init+0x204>
 80026c2:	2b01      	cmp	r3, #1
 80026c4:	d007      	beq.n	80026d6 <SPI_Init+0x212>
			case SPI_Half_Duplex_Master_RX:
				SPI.SPI -> CR1 |= SPI_CR1_BIDIMODE;
				SPI.SPI -> CR1 &= ~SPI_CR1_BIDIOE;
				break;
			default:
				break;
 80026c6:	e022      	b.n	800270e <SPI_Init+0x24a>
				SPI.SPI -> CR1 &= ~SPI_CR1_BIDIMODE;
 80026c8:	68bb      	ldr	r3, [r7, #8]
 80026ca:	681a      	ldr	r2, [r3, #0]
 80026cc:	68bb      	ldr	r3, [r7, #8]
 80026ce:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80026d2:	601a      	str	r2, [r3, #0]
				break;
 80026d4:	e01c      	b.n	8002710 <SPI_Init+0x24c>
				SPI.SPI -> CR1 |= SPI_CR1_BIDIMODE;
 80026d6:	68bb      	ldr	r3, [r7, #8]
 80026d8:	681a      	ldr	r2, [r3, #0]
 80026da:	68bb      	ldr	r3, [r7, #8]
 80026dc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80026e0:	601a      	str	r2, [r3, #0]
				SPI.SPI -> CR1 |= SPI_CR1_BIDIOE;
 80026e2:	68bb      	ldr	r3, [r7, #8]
 80026e4:	681a      	ldr	r2, [r3, #0]
 80026e6:	68bb      	ldr	r3, [r7, #8]
 80026e8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80026ec:	601a      	str	r2, [r3, #0]
				break;
 80026ee:	e00f      	b.n	8002710 <SPI_Init+0x24c>
				SPI.SPI -> CR1 |= SPI_CR1_BIDIMODE;
 80026f0:	68bb      	ldr	r3, [r7, #8]
 80026f2:	681a      	ldr	r2, [r3, #0]
 80026f4:	68bb      	ldr	r3, [r7, #8]
 80026f6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80026fa:	601a      	str	r2, [r3, #0]
				SPI.SPI -> CR1 &= ~SPI_CR1_BIDIOE;
 80026fc:	68bb      	ldr	r3, [r7, #8]
 80026fe:	681a      	ldr	r2, [r3, #0]
 8002700:	68bb      	ldr	r3, [r7, #8]
 8002702:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002706:	601a      	str	r2, [r3, #0]
				break;
 8002708:	e002      	b.n	8002710 <SPI_Init+0x24c>
		}

	}
 800270a:	bf00      	nop
 800270c:	e000      	b.n	8002710 <SPI_Init+0x24c>
				break;
 800270e:	bf00      	nop

	if(SPI.mode == SPI_Slave)
 8002710:	7bbb      	ldrb	r3, [r7, #14]
 8002712:	2b00      	cmp	r3, #0
 8002714:	d13f      	bne.n	8002796 <SPI_Init+0x2d2>
	{
	SPI.SPI -> CR1 &= ~SPI_CR1_MSTR;
 8002716:	68bb      	ldr	r3, [r7, #8]
 8002718:	681a      	ldr	r2, [r3, #0]
 800271a:	68bb      	ldr	r3, [r7, #8]
 800271c:	f022 0204 	bic.w	r2, r2, #4
 8002720:	601a      	str	r2, [r3, #0]
	switch (SPI.type)
 8002722:	7b7b      	ldrb	r3, [r7, #13]
 8002724:	2b05      	cmp	r3, #5
 8002726:	d029      	beq.n	800277c <SPI_Init+0x2b8>
 8002728:	2b05      	cmp	r3, #5
 800272a:	dc36      	bgt.n	800279a <SPI_Init+0x2d6>
 800272c:	2b03      	cmp	r3, #3
 800272e:	d002      	beq.n	8002736 <SPI_Init+0x272>
 8002730:	2b04      	cmp	r3, #4
 8002732:	d007      	beq.n	8002744 <SPI_Init+0x280>
		case SPI_Half_Duplex_Slave_RX:
			SPI.SPI -> CR1 |= SPI_CR1_BIDIMODE;
			SPI.SPI -> CR1 &= ~SPI_CR1_BIDIOE;
			break;
		default:
			break;
 8002734:	e031      	b.n	800279a <SPI_Init+0x2d6>
			SPI.SPI -> CR1 &= ~SPI_CR1_BIDIMODE;
 8002736:	68bb      	ldr	r3, [r7, #8]
 8002738:	681a      	ldr	r2, [r3, #0]
 800273a:	68bb      	ldr	r3, [r7, #8]
 800273c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002740:	601a      	str	r2, [r3, #0]
			break;
 8002742:	e02b      	b.n	800279c <SPI_Init+0x2d8>
			SPI.SPI -> CR1 |= SPI_CR1_BIDIMODE;
 8002744:	68bb      	ldr	r3, [r7, #8]
 8002746:	681a      	ldr	r2, [r3, #0]
 8002748:	68bb      	ldr	r3, [r7, #8]
 800274a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800274e:	601a      	str	r2, [r3, #0]
			SPI.SPI -> CR1 |= SPI_CR1_BIDIOE;
 8002750:	68bb      	ldr	r3, [r7, #8]
 8002752:	681a      	ldr	r2, [r3, #0]
 8002754:	68bb      	ldr	r3, [r7, #8]
 8002756:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800275a:	601a      	str	r2, [r3, #0]
			break;
 800275c:	e01e      	b.n	800279c <SPI_Init+0x2d8>
 800275e:	bf00      	nop
 8002760:	40013000 	.word	0x40013000
 8002764:	40023800 	.word	0x40023800
 8002768:	40020000 	.word	0x40020000
 800276c:	40020400 	.word	0x40020400
 8002770:	40003800 	.word	0x40003800
 8002774:	40020800 	.word	0x40020800
 8002778:	40003c00 	.word	0x40003c00
			SPI.SPI -> CR1 |= SPI_CR1_BIDIMODE;
 800277c:	68bb      	ldr	r3, [r7, #8]
 800277e:	681a      	ldr	r2, [r3, #0]
 8002780:	68bb      	ldr	r3, [r7, #8]
 8002782:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002786:	601a      	str	r2, [r3, #0]
			SPI.SPI -> CR1 &= ~SPI_CR1_BIDIOE;
 8002788:	68bb      	ldr	r3, [r7, #8]
 800278a:	681a      	ldr	r2, [r3, #0]
 800278c:	68bb      	ldr	r3, [r7, #8]
 800278e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002792:	601a      	str	r2, [r3, #0]
			break;
 8002794:	e002      	b.n	800279c <SPI_Init+0x2d8>
	 }
	}
 8002796:	bf00      	nop
 8002798:	e000      	b.n	800279c <SPI_Init+0x2d8>
			break;
 800279a:	bf00      	nop


	GPIO_Pin_Setup(SPI.nCSS_Port, SPI.nCSS_pin, GENERAL_PURPOSE_OUTPUT_PUSHPULL_PULLUP, NONE);
 800279c:	69f8      	ldr	r0, [r7, #28]
 800279e:	f897 1020 	ldrb.w	r1, [r7, #32]
 80027a2:	2300      	movs	r3, #0
 80027a4:	224d      	movs	r2, #77	; 0x4d
 80027a6:	f7ff fd85 	bl	80022b4 <GPIO_Pin_Setup>

	GPIO_Pin_High(SPI.nCSS_Port, SPI.nCSS_pin);
 80027aa:	69fb      	ldr	r3, [r7, #28]
 80027ac:	f897 2020 	ldrb.w	r2, [r7, #32]
 80027b0:	4611      	mov	r1, r2
 80027b2:	4618      	mov	r0, r3
 80027b4:	f7ff fe5e 	bl	8002474 <GPIO_Pin_High>

	SPI.SPI -> CR1 |= SPI_CR1_SPE;
 80027b8:	68bb      	ldr	r3, [r7, #8]
 80027ba:	681a      	ldr	r2, [r3, #0]
 80027bc:	68bb      	ldr	r3, [r7, #8]
 80027be:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80027c2:	601a      	str	r2, [r3, #0]

}
 80027c4:	bf00      	nop
 80027c6:	46bd      	mov	sp, r7
 80027c8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80027cc:	b004      	add	sp, #16
 80027ce:	4770      	bx	lr

080027d0 <SPI_Enable_DMA>:

void SPI_Enable_DMA(SPI_Config SPI)
{
 80027d0:	b084      	sub	sp, #16
 80027d2:	b490      	push	{r4, r7}
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	f107 0408 	add.w	r4, r7, #8
 80027da:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	SPI.SPI -> CR2 |= (SPI.DMA_TX << SPI_CR2_TXDMAEN_Pos) | (SPI.DMA_RX << SPI_CR2_RXDMAEN_Pos);
 80027de:	68bb      	ldr	r3, [r7, #8]
 80027e0:	685a      	ldr	r2, [r3, #4]
 80027e2:	7e3b      	ldrb	r3, [r7, #24]
 80027e4:	005b      	lsls	r3, r3, #1
 80027e6:	7e79      	ldrb	r1, [r7, #25]
 80027e8:	430b      	orrs	r3, r1
 80027ea:	4619      	mov	r1, r3
 80027ec:	68bb      	ldr	r3, [r7, #8]
 80027ee:	430a      	orrs	r2, r1
 80027f0:	605a      	str	r2, [r3, #4]
}
 80027f2:	bf00      	nop
 80027f4:	46bd      	mov	sp, r7
 80027f6:	bc90      	pop	{r4, r7}
 80027f8:	b004      	add	sp, #16
 80027fa:	4770      	bx	lr

080027fc <SPI_Disable_DMA>:
void SPI_Disable_DMA(SPI_Config SPI)
{
 80027fc:	b084      	sub	sp, #16
 80027fe:	b490      	push	{r4, r7}
 8002800:	af00      	add	r7, sp, #0
 8002802:	f107 0408 	add.w	r4, r7, #8
 8002806:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	SPI.SPI -> CR2 &= ~((SPI.DMA_TX << SPI_CR2_TXDMAEN_Pos) | (SPI.DMA_RX << SPI_CR2_RXDMAEN_Pos));
 800280a:	68bb      	ldr	r3, [r7, #8]
 800280c:	685a      	ldr	r2, [r3, #4]
 800280e:	7e3b      	ldrb	r3, [r7, #24]
 8002810:	005b      	lsls	r3, r3, #1
 8002812:	7e79      	ldrb	r1, [r7, #25]
 8002814:	430b      	orrs	r3, r1
 8002816:	43db      	mvns	r3, r3
 8002818:	4619      	mov	r1, r3
 800281a:	68bb      	ldr	r3, [r7, #8]
 800281c:	400a      	ands	r2, r1
 800281e:	605a      	str	r2, [r3, #4]
}
 8002820:	bf00      	nop
 8002822:	46bd      	mov	sp, r7
 8002824:	bc90      	pop	{r4, r7}
 8002826:	b004      	add	sp, #16
 8002828:	4770      	bx	lr

0800282a <SPI_CSS_Low>:


void SPI_CSS_Low(SPI_Config SPI)
{
 800282a:	b084      	sub	sp, #16
 800282c:	b580      	push	{r7, lr}
 800282e:	af00      	add	r7, sp, #0
 8002830:	f107 0c08 	add.w	ip, r7, #8
 8002834:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	GPIO_Pin_Low(SPI.nCSS_Port, SPI.nCSS_pin);
 8002838:	69fb      	ldr	r3, [r7, #28]
 800283a:	f897 2020 	ldrb.w	r2, [r7, #32]
 800283e:	4611      	mov	r1, r2
 8002840:	4618      	mov	r0, r3
 8002842:	f7ff fe29 	bl	8002498 <GPIO_Pin_Low>
}
 8002846:	bf00      	nop
 8002848:	46bd      	mov	sp, r7
 800284a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800284e:	b004      	add	sp, #16
 8002850:	4770      	bx	lr

08002852 <SPI_CSS_High>:


void SPI_CSS_High(SPI_Config SPI)
{
 8002852:	b084      	sub	sp, #16
 8002854:	b580      	push	{r7, lr}
 8002856:	af00      	add	r7, sp, #0
 8002858:	f107 0c08 	add.w	ip, r7, #8
 800285c:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	GPIO_Pin_High(SPI.nCSS_Port, SPI.nCSS_pin);
 8002860:	69fb      	ldr	r3, [r7, #28]
 8002862:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002866:	4611      	mov	r1, r2
 8002868:	4618      	mov	r0, r3
 800286a:	f7ff fe03 	bl	8002474 <GPIO_Pin_High>
}
 800286e:	bf00      	nop
 8002870:	46bd      	mov	sp, r7
 8002872:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002876:	b004      	add	sp, #16
 8002878:	4770      	bx	lr

0800287a <SPI_TRX_Data>:


//
int SPI_TRX_Data(SPI_Config SPI, int data)
{
 800287a:	b084      	sub	sp, #16
 800287c:	b480      	push	{r7}
 800287e:	b083      	sub	sp, #12
 8002880:	af00      	add	r7, sp, #0
 8002882:	f107 0c10 	add.w	ip, r7, #16
 8002886:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	int temp = 0;
 800288a:	2300      	movs	r3, #0
 800288c:	607b      	str	r3, [r7, #4]
	while (!(SPI.SPI->SR & SPI_SR_TXE));
 800288e:	bf00      	nop
 8002890:	693b      	ldr	r3, [r7, #16]
 8002892:	689b      	ldr	r3, [r3, #8]
 8002894:	f003 0302 	and.w	r3, r3, #2
 8002898:	2b00      	cmp	r3, #0
 800289a:	d0f9      	beq.n	8002890 <SPI_TRX_Data+0x16>
	SPI.SPI -> DR = data;
 800289c:	693b      	ldr	r3, [r7, #16]
 800289e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80028a0:	60da      	str	r2, [r3, #12]
	while (!(SPI.SPI->SR & SPI_SR_RXNE));
 80028a2:	bf00      	nop
 80028a4:	693b      	ldr	r3, [r7, #16]
 80028a6:	689b      	ldr	r3, [r3, #8]
 80028a8:	f003 0301 	and.w	r3, r3, #1
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d0f9      	beq.n	80028a4 <SPI_TRX_Data+0x2a>
	temp = SPI.SPI -> DR;
 80028b0:	693b      	ldr	r3, [r7, #16]
 80028b2:	68db      	ldr	r3, [r3, #12]
 80028b4:	607b      	str	r3, [r7, #4]
	while (!(SPI.SPI->SR & SPI_SR_TXE));
 80028b6:	bf00      	nop
 80028b8:	693b      	ldr	r3, [r7, #16]
 80028ba:	689b      	ldr	r3, [r3, #8]
 80028bc:	f003 0302 	and.w	r3, r3, #2
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d0f9      	beq.n	80028b8 <SPI_TRX_Data+0x3e>
	while (SPI.SPI->SR & SPI_SR_BSY);
 80028c4:	bf00      	nop
 80028c6:	693b      	ldr	r3, [r7, #16]
 80028c8:	689b      	ldr	r3, [r3, #8]
 80028ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d1f9      	bne.n	80028c6 <SPI_TRX_Data+0x4c>
	return temp;
 80028d2:	687b      	ldr	r3, [r7, #4]
}
 80028d4:	4618      	mov	r0, r3
 80028d6:	370c      	adds	r7, #12
 80028d8:	46bd      	mov	sp, r7
 80028da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028de:	b004      	add	sp, #16
 80028e0:	4770      	bx	lr
	...

080028e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80028e4:	b480      	push	{r7}
 80028e6:	b083      	sub	sp, #12
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	4603      	mov	r3, r0
 80028ec:	6039      	str	r1, [r7, #0]
 80028ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	db0a      	blt.n	800290e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028f8:	683b      	ldr	r3, [r7, #0]
 80028fa:	b2da      	uxtb	r2, r3
 80028fc:	490c      	ldr	r1, [pc, #48]	; (8002930 <__NVIC_SetPriority+0x4c>)
 80028fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002902:	0112      	lsls	r2, r2, #4
 8002904:	b2d2      	uxtb	r2, r2
 8002906:	440b      	add	r3, r1
 8002908:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800290c:	e00a      	b.n	8002924 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	b2da      	uxtb	r2, r3
 8002912:	4908      	ldr	r1, [pc, #32]	; (8002934 <__NVIC_SetPriority+0x50>)
 8002914:	79fb      	ldrb	r3, [r7, #7]
 8002916:	f003 030f 	and.w	r3, r3, #15
 800291a:	3b04      	subs	r3, #4
 800291c:	0112      	lsls	r2, r2, #4
 800291e:	b2d2      	uxtb	r2, r2
 8002920:	440b      	add	r3, r1
 8002922:	761a      	strb	r2, [r3, #24]
}
 8002924:	bf00      	nop
 8002926:	370c      	adds	r7, #12
 8002928:	46bd      	mov	sp, r7
 800292a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292e:	4770      	bx	lr
 8002930:	e000e100 	.word	0xe000e100
 8002934:	e000ed00 	.word	0xe000ed00

08002938 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002938:	b580      	push	{r7, lr}
 800293a:	b082      	sub	sp, #8
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	3b01      	subs	r3, #1
 8002944:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002948:	d301      	bcc.n	800294e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800294a:	2301      	movs	r3, #1
 800294c:	e00f      	b.n	800296e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800294e:	4a0a      	ldr	r2, [pc, #40]	; (8002978 <SysTick_Config+0x40>)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	3b01      	subs	r3, #1
 8002954:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002956:	210f      	movs	r1, #15
 8002958:	f04f 30ff 	mov.w	r0, #4294967295
 800295c:	f7ff ffc2 	bl	80028e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002960:	4b05      	ldr	r3, [pc, #20]	; (8002978 <SysTick_Config+0x40>)
 8002962:	2200      	movs	r2, #0
 8002964:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002966:	4b04      	ldr	r3, [pc, #16]	; (8002978 <SysTick_Config+0x40>)
 8002968:	2207      	movs	r2, #7
 800296a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800296c:	2300      	movs	r3, #0
}
 800296e:	4618      	mov	r0, r3
 8002970:	3708      	adds	r7, #8
 8002972:	46bd      	mov	sp, r7
 8002974:	bd80      	pop	{r7, pc}
 8002976:	bf00      	nop
 8002978:	e000e010 	.word	0xe000e010

0800297c <MCU_Clock_Setup>:
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b082      	sub	sp, #8
 8002980:	af00      	add	r7, sp, #0
	uint8_t pll_m = 4;
 8002982:	2304      	movs	r3, #4
 8002984:	71fb      	strb	r3, [r7, #7]
	uint8_t pll_n = 168; //192
 8002986:	23a8      	movs	r3, #168	; 0xa8
 8002988:	71bb      	strb	r3, [r7, #6]
	uint8_t pll_p = 0;
 800298a:	2300      	movs	r3, #0
 800298c:	717b      	strb	r3, [r7, #5]
	uint8_t pll_q = 7;
 800298e:	2307      	movs	r3, #7
 8002990:	713b      	strb	r3, [r7, #4]
	RCC->PLLCFGR = 0x00000000;
 8002992:	4b3d      	ldr	r3, [pc, #244]	; (8002a88 <MCU_Clock_Setup+0x10c>)
 8002994:	2200      	movs	r2, #0
 8002996:	605a      	str	r2, [r3, #4]
	RCC -> CR |= RCC_CR_HSEON;
 8002998:	4b3b      	ldr	r3, [pc, #236]	; (8002a88 <MCU_Clock_Setup+0x10c>)
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	4a3a      	ldr	r2, [pc, #232]	; (8002a88 <MCU_Clock_Setup+0x10c>)
 800299e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80029a2:	6013      	str	r3, [r2, #0]
	while(!(RCC -> CR & RCC_CR_HSERDY)){}
 80029a4:	bf00      	nop
 80029a6:	4b38      	ldr	r3, [pc, #224]	; (8002a88 <MCU_Clock_Setup+0x10c>)
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d0f9      	beq.n	80029a6 <MCU_Clock_Setup+0x2a>
	RCC -> APB1ENR |= RCC_APB1ENR_PWREN;
 80029b2:	4b35      	ldr	r3, [pc, #212]	; (8002a88 <MCU_Clock_Setup+0x10c>)
 80029b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029b6:	4a34      	ldr	r2, [pc, #208]	; (8002a88 <MCU_Clock_Setup+0x10c>)
 80029b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80029bc:	6413      	str	r3, [r2, #64]	; 0x40
	PWR ->CR |= PWR_CR_VOS;
 80029be:	4b33      	ldr	r3, [pc, #204]	; (8002a8c <MCU_Clock_Setup+0x110>)
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	4a32      	ldr	r2, [pc, #200]	; (8002a8c <MCU_Clock_Setup+0x110>)
 80029c4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80029c8:	6013      	str	r3, [r2, #0]
	FLASH -> ACR |= FLASH_ACR_ICEN | FLASH_ACR_PRFTEN | FLASH_ACR_DCEN | FLASH_ACR_LATENCY_5WS;
 80029ca:	4b31      	ldr	r3, [pc, #196]	; (8002a90 <MCU_Clock_Setup+0x114>)
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	4a30      	ldr	r2, [pc, #192]	; (8002a90 <MCU_Clock_Setup+0x114>)
 80029d0:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80029d4:	f043 0305 	orr.w	r3, r3, #5
 80029d8:	6013      	str	r3, [r2, #0]
	RCC->PLLCFGR |= (pll_q << 24) | (pll_p << 16) | (pll_n << 6) | (pll_m << 0);
 80029da:	4b2b      	ldr	r3, [pc, #172]	; (8002a88 <MCU_Clock_Setup+0x10c>)
 80029dc:	685b      	ldr	r3, [r3, #4]
 80029de:	793a      	ldrb	r2, [r7, #4]
 80029e0:	0611      	lsls	r1, r2, #24
 80029e2:	797a      	ldrb	r2, [r7, #5]
 80029e4:	0412      	lsls	r2, r2, #16
 80029e6:	4311      	orrs	r1, r2
 80029e8:	79ba      	ldrb	r2, [r7, #6]
 80029ea:	0192      	lsls	r2, r2, #6
 80029ec:	4311      	orrs	r1, r2
 80029ee:	79fa      	ldrb	r2, [r7, #7]
 80029f0:	430a      	orrs	r2, r1
 80029f2:	4611      	mov	r1, r2
 80029f4:	4a24      	ldr	r2, [pc, #144]	; (8002a88 <MCU_Clock_Setup+0x10c>)
 80029f6:	430b      	orrs	r3, r1
 80029f8:	6053      	str	r3, [r2, #4]
	RCC ->PLLCFGR |= 1 << 22;
 80029fa:	4b23      	ldr	r3, [pc, #140]	; (8002a88 <MCU_Clock_Setup+0x10c>)
 80029fc:	685b      	ldr	r3, [r3, #4]
 80029fe:	4a22      	ldr	r2, [pc, #136]	; (8002a88 <MCU_Clock_Setup+0x10c>)
 8002a00:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002a04:	6053      	str	r3, [r2, #4]
	RCC -> CFGR |= RCC_CFGR_HPRE_DIV1;
 8002a06:	4b20      	ldr	r3, [pc, #128]	; (8002a88 <MCU_Clock_Setup+0x10c>)
 8002a08:	4a1f      	ldr	r2, [pc, #124]	; (8002a88 <MCU_Clock_Setup+0x10c>)
 8002a0a:	689b      	ldr	r3, [r3, #8]
 8002a0c:	6093      	str	r3, [r2, #8]
	RCC -> CFGR |= RCC_CFGR_PPRE1_DIV4;
 8002a0e:	4b1e      	ldr	r3, [pc, #120]	; (8002a88 <MCU_Clock_Setup+0x10c>)
 8002a10:	689b      	ldr	r3, [r3, #8]
 8002a12:	4a1d      	ldr	r2, [pc, #116]	; (8002a88 <MCU_Clock_Setup+0x10c>)
 8002a14:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8002a18:	6093      	str	r3, [r2, #8]
	RCC -> CFGR |= RCC_CFGR_PPRE2_DIV2;
 8002a1a:	4b1b      	ldr	r3, [pc, #108]	; (8002a88 <MCU_Clock_Setup+0x10c>)
 8002a1c:	689b      	ldr	r3, [r3, #8]
 8002a1e:	4a1a      	ldr	r2, [pc, #104]	; (8002a88 <MCU_Clock_Setup+0x10c>)
 8002a20:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002a24:	6093      	str	r3, [r2, #8]
	RCC -> CR |= RCC_CR_PLLON;
 8002a26:	4b18      	ldr	r3, [pc, #96]	; (8002a88 <MCU_Clock_Setup+0x10c>)
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	4a17      	ldr	r2, [pc, #92]	; (8002a88 <MCU_Clock_Setup+0x10c>)
 8002a2c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002a30:	6013      	str	r3, [r2, #0]
	while(!(RCC->CR & RCC_CR_PLLRDY)){}
 8002a32:	bf00      	nop
 8002a34:	4b14      	ldr	r3, [pc, #80]	; (8002a88 <MCU_Clock_Setup+0x10c>)
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d0f9      	beq.n	8002a34 <MCU_Clock_Setup+0xb8>
	RCC -> CFGR |= RCC_CFGR_SW_PLL;
 8002a40:	4b11      	ldr	r3, [pc, #68]	; (8002a88 <MCU_Clock_Setup+0x10c>)
 8002a42:	689b      	ldr	r3, [r3, #8]
 8002a44:	4a10      	ldr	r2, [pc, #64]	; (8002a88 <MCU_Clock_Setup+0x10c>)
 8002a46:	f043 0302 	orr.w	r3, r3, #2
 8002a4a:	6093      	str	r3, [r2, #8]
	while((RCC -> CFGR & RCC_CFGR_SWS_PLL) != RCC_CFGR_SWS_PLL);
 8002a4c:	bf00      	nop
 8002a4e:	4b0e      	ldr	r3, [pc, #56]	; (8002a88 <MCU_Clock_Setup+0x10c>)
 8002a50:	689b      	ldr	r3, [r3, #8]
 8002a52:	f003 0308 	and.w	r3, r3, #8
 8002a56:	2b08      	cmp	r3, #8
 8002a58:	d1f9      	bne.n	8002a4e <MCU_Clock_Setup+0xd2>
	SystemCoreClockUpdate();
 8002a5a:	f000 f915 	bl	8002c88 <SystemCoreClockUpdate>
	SysTick_Config(SystemCoreClock/168);
 8002a5e:	4b0d      	ldr	r3, [pc, #52]	; (8002a94 <MCU_Clock_Setup+0x118>)
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	08db      	lsrs	r3, r3, #3
 8002a64:	4a0c      	ldr	r2, [pc, #48]	; (8002a98 <MCU_Clock_Setup+0x11c>)
 8002a66:	fba2 2303 	umull	r2, r3, r2, r3
 8002a6a:	085b      	lsrs	r3, r3, #1
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	f7ff ff63 	bl	8002938 <SysTick_Config>
	RCC -> APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 8002a72:	4b05      	ldr	r3, [pc, #20]	; (8002a88 <MCU_Clock_Setup+0x10c>)
 8002a74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a76:	4a04      	ldr	r2, [pc, #16]	; (8002a88 <MCU_Clock_Setup+0x10c>)
 8002a78:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002a7c:	6453      	str	r3, [r2, #68]	; 0x44
}
 8002a7e:	bf00      	nop
 8002a80:	3708      	adds	r7, #8
 8002a82:	46bd      	mov	sp, r7
 8002a84:	bd80      	pop	{r7, pc}
 8002a86:	bf00      	nop
 8002a88:	40023800 	.word	0x40023800
 8002a8c:	40007000 	.word	0x40007000
 8002a90:	40023c00 	.word	0x40023c00
 8002a94:	20000000 	.word	0x20000000
 8002a98:	18618619 	.word	0x18618619

08002a9c <Delay_Config>:
{
 8002a9c:	b480      	push	{r7}
 8002a9e:	af00      	add	r7, sp, #0
	SysTick->CTRL = 0;
 8002aa0:	4b09      	ldr	r3, [pc, #36]	; (8002ac8 <Delay_Config+0x2c>)
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	601a      	str	r2, [r3, #0]
	SysTick->LOAD = 0x00FFFFFF;
 8002aa6:	4b08      	ldr	r3, [pc, #32]	; (8002ac8 <Delay_Config+0x2c>)
 8002aa8:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
 8002aac:	605a      	str	r2, [r3, #4]
	SysTick->VAL = 0;
 8002aae:	4b06      	ldr	r3, [pc, #24]	; (8002ac8 <Delay_Config+0x2c>)
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	609a      	str	r2, [r3, #8]
	SysTick->CTRL = 5;
 8002ab4:	4b04      	ldr	r3, [pc, #16]	; (8002ac8 <Delay_Config+0x2c>)
 8002ab6:	2205      	movs	r2, #5
 8002ab8:	601a      	str	r2, [r3, #0]
	return (0UL);                                                     /* Function successful */
 8002aba:	2300      	movs	r3, #0
}
 8002abc:	4618      	mov	r0, r3
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac4:	4770      	bx	lr
 8002ac6:	bf00      	nop
 8002ac8:	e000e010 	.word	0xe000e010

08002acc <Delay_ms>:

__STATIC_INLINE uint32_t Delay_ms(float ms)
{
 8002acc:	b480      	push	{r7}
 8002ace:	b085      	sub	sp, #20
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	ed87 0a01 	vstr	s0, [r7, #4]
	unsigned long x =0x29040 * (ms);
 8002ad6:	edd7 7a01 	vldr	s15, [r7, #4]
 8002ada:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8002b20 <Delay_ms+0x54>
 8002ade:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002ae2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002ae6:	ee17 3a90 	vmov	r3, s15
 8002aea:	60fb      	str	r3, [r7, #12]
	SysTick->LOAD =  x ;
 8002aec:	4a0d      	ldr	r2, [pc, #52]	; (8002b24 <Delay_ms+0x58>)
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	6053      	str	r3, [r2, #4]
	SysTick->VAL = 0;
 8002af2:	4b0c      	ldr	r3, [pc, #48]	; (8002b24 <Delay_ms+0x58>)
 8002af4:	2200      	movs	r2, #0
 8002af6:	609a      	str	r2, [r3, #8]
	SysTick->CTRL |= 1;
 8002af8:	4b0a      	ldr	r3, [pc, #40]	; (8002b24 <Delay_ms+0x58>)
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	4a09      	ldr	r2, [pc, #36]	; (8002b24 <Delay_ms+0x58>)
 8002afe:	f043 0301 	orr.w	r3, r3, #1
 8002b02:	6013      	str	r3, [r2, #0]
	while((SysTick->CTRL & 0x00010000) == 0);
 8002b04:	bf00      	nop
 8002b06:	4b07      	ldr	r3, [pc, #28]	; (8002b24 <Delay_ms+0x58>)
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d0f9      	beq.n	8002b06 <Delay_ms+0x3a>
	return (0UL);                                                     /* Function successful */
 8002b12:	2300      	movs	r3, #0
}
 8002b14:	4618      	mov	r0, r3
 8002b16:	3714      	adds	r7, #20
 8002b18:	46bd      	mov	sp, r7
 8002b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1e:	4770      	bx	lr
 8002b20:	48241000 	.word	0x48241000
 8002b24:	e000e010 	.word	0xe000e010

08002b28 <Delay_s>:


__STATIC_INLINE uint32_t Delay_s(unsigned long s)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b082      	sub	sp, #8
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
	s = s * 1000;
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002b36:	fb02 f303 	mul.w	r3, r2, r3
 8002b3a:	607b      	str	r3, [r7, #4]
	for (; s>0; s--)
 8002b3c:	e006      	b.n	8002b4c <Delay_s+0x24>
	{
		Delay_ms(1);
 8002b3e:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8002b42:	f7ff ffc3 	bl	8002acc <Delay_ms>
	for (; s>0; s--)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	3b01      	subs	r3, #1
 8002b4a:	607b      	str	r3, [r7, #4]
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d1f5      	bne.n	8002b3e <Delay_s+0x16>
	}
	return (0UL);
 8002b52:	2300      	movs	r3, #0
}
 8002b54:	4618      	mov	r0, r3
 8002b56:	3708      	adds	r7, #8
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	bd80      	pop	{r7, pc}

08002b5c <main>:


W25Qx_Typedef W25QX16;

int main(void)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b08a      	sub	sp, #40	; 0x28
 8002b60:	af02      	add	r7, sp, #8
	uint8_t data[] = {11,12,13,14,15,16,17,18,19,20};
 8002b62:	4a1e      	ldr	r2, [pc, #120]	; (8002bdc <main+0x80>)
 8002b64:	f107 030c 	add.w	r3, r7, #12
 8002b68:	ca07      	ldmia	r2, {r0, r1, r2}
 8002b6a:	c303      	stmia	r3!, {r0, r1}
 8002b6c:	801a      	strh	r2, [r3, #0]
	uint8_t data1[10];
	int len = 10;
 8002b6e:	230a      	movs	r3, #10
 8002b70:	61fb      	str	r3, [r7, #28]
	W25QX16.SPI_Port = SPI1;
 8002b72:	4b1b      	ldr	r3, [pc, #108]	; (8002be0 <main+0x84>)
 8002b74:	4a1b      	ldr	r2, [pc, #108]	; (8002be4 <main+0x88>)
 8002b76:	601a      	str	r2, [r3, #0]
	W25QX16.pin_remap = true;
 8002b78:	4b19      	ldr	r3, [pc, #100]	; (8002be0 <main+0x84>)
 8002b7a:	2201      	movs	r2, #1
 8002b7c:	725a      	strb	r2, [r3, #9]
	W25QX16.nCSS_Port = GPIOA;
 8002b7e:	4b18      	ldr	r3, [pc, #96]	; (8002be0 <main+0x84>)
 8002b80:	4a19      	ldr	r2, [pc, #100]	; (8002be8 <main+0x8c>)
 8002b82:	605a      	str	r2, [r3, #4]
	W25QX16.nCSS_Pin = 15;
 8002b84:	4b16      	ldr	r3, [pc, #88]	; (8002be0 <main+0x84>)
 8002b86:	220f      	movs	r2, #15
 8002b88:	721a      	strb	r2, [r3, #8]

	MCU_Clock_Setup();
 8002b8a:	f7ff fef7 	bl	800297c <MCU_Clock_Setup>
	Console_Init(USART1, 460800);
 8002b8e:	f44f 21e1 	mov.w	r1, #460800	; 0x70800
 8002b92:	4816      	ldr	r0, [pc, #88]	; (8002bec <main+0x90>)
 8002b94:	f7fd fb84 	bl	80002a0 <Console_Init>
	Delay_Config();
 8002b98:	f7ff ff80 	bl	8002a9c <Delay_Config>

	printConsole(USART1, "Hello \r\n");
 8002b9c:	4914      	ldr	r1, [pc, #80]	; (8002bf0 <main+0x94>)
 8002b9e:	4813      	ldr	r0, [pc, #76]	; (8002bec <main+0x90>)
 8002ba0:	f7fd fcdc 	bl	800055c <printConsole>

	int32_t address = 0x102030;
 8002ba4:	4b13      	ldr	r3, [pc, #76]	; (8002bf4 <main+0x98>)
 8002ba6:	61bb      	str	r3, [r7, #24]

	W25QX_Init(&W25QX16);
 8002ba8:	480d      	ldr	r0, [pc, #52]	; (8002be0 <main+0x84>)
 8002baa:	f7fe fb3f 	bl	800122c <W25QX_Init>
	W25Qx_Chip_Erase();
 8002bae:	f7ff fb33 	bl	8002218 <W25Qx_Chip_Erase>



	Delay_s(1);
 8002bb2:	2001      	movs	r0, #1
 8002bb4:	f7ff ffb8 	bl	8002b28 <Delay_s>


	W25Qx_Write_Page(&W25QX16, address, &data[0], len);
 8002bb8:	f107 020c 	add.w	r2, r7, #12
 8002bbc:	69fb      	ldr	r3, [r7, #28]
 8002bbe:	69b9      	ldr	r1, [r7, #24]
 8002bc0:	4807      	ldr	r0, [pc, #28]	; (8002be0 <main+0x84>)
 8002bc2:	f7ff f8a7 	bl	8001d14 <W25Qx_Write_Page>

	W25Qx_Read_Page(&W25QX16, address, -1, &data1[0], len);
 8002bc6:	69fb      	ldr	r3, [r7, #28]
 8002bc8:	463a      	mov	r2, r7
 8002bca:	9300      	str	r3, [sp, #0]
 8002bcc:	4613      	mov	r3, r2
 8002bce:	f04f 32ff 	mov.w	r2, #4294967295
 8002bd2:	69b9      	ldr	r1, [r7, #24]
 8002bd4:	4802      	ldr	r0, [pc, #8]	; (8002be0 <main+0x84>)
 8002bd6:	f7ff f9bb 	bl	8001f50 <W25Qx_Read_Page>



	for(;;)
 8002bda:	e7fe      	b.n	8002bda <main+0x7e>
 8002bdc:	08003730 	.word	0x08003730
 8002be0:	20000170 	.word	0x20000170
 8002be4:	40013000 	.word	0x40013000
 8002be8:	40020000 	.word	0x40020000
 8002bec:	40011000 	.word	0x40011000
 8002bf0:	08003724 	.word	0x08003724
 8002bf4:	00102030 	.word	0x00102030

08002bf8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b086      	sub	sp, #24
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002c00:	4a14      	ldr	r2, [pc, #80]	; (8002c54 <_sbrk+0x5c>)
 8002c02:	4b15      	ldr	r3, [pc, #84]	; (8002c58 <_sbrk+0x60>)
 8002c04:	1ad3      	subs	r3, r2, r3
 8002c06:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002c08:	697b      	ldr	r3, [r7, #20]
 8002c0a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002c0c:	4b13      	ldr	r3, [pc, #76]	; (8002c5c <_sbrk+0x64>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d102      	bne.n	8002c1a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002c14:	4b11      	ldr	r3, [pc, #68]	; (8002c5c <_sbrk+0x64>)
 8002c16:	4a12      	ldr	r2, [pc, #72]	; (8002c60 <_sbrk+0x68>)
 8002c18:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002c1a:	4b10      	ldr	r3, [pc, #64]	; (8002c5c <_sbrk+0x64>)
 8002c1c:	681a      	ldr	r2, [r3, #0]
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	4413      	add	r3, r2
 8002c22:	693a      	ldr	r2, [r7, #16]
 8002c24:	429a      	cmp	r2, r3
 8002c26:	d207      	bcs.n	8002c38 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002c28:	f000 f8d8 	bl	8002ddc <__errno>
 8002c2c:	4603      	mov	r3, r0
 8002c2e:	220c      	movs	r2, #12
 8002c30:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002c32:	f04f 33ff 	mov.w	r3, #4294967295
 8002c36:	e009      	b.n	8002c4c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002c38:	4b08      	ldr	r3, [pc, #32]	; (8002c5c <_sbrk+0x64>)
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002c3e:	4b07      	ldr	r3, [pc, #28]	; (8002c5c <_sbrk+0x64>)
 8002c40:	681a      	ldr	r2, [r3, #0]
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	4413      	add	r3, r2
 8002c46:	4a05      	ldr	r2, [pc, #20]	; (8002c5c <_sbrk+0x64>)
 8002c48:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002c4a:	68fb      	ldr	r3, [r7, #12]
}
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	3718      	adds	r7, #24
 8002c50:	46bd      	mov	sp, r7
 8002c52:	bd80      	pop	{r7, pc}
 8002c54:	20020000 	.word	0x20020000
 8002c58:	00000400 	.word	0x00000400
 8002c5c:	20000190 	.word	0x20000190
 8002c60:	200001a8 	.word	0x200001a8

08002c64 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002c64:	b480      	push	{r7}
 8002c66:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002c68:	4b06      	ldr	r3, [pc, #24]	; (8002c84 <SystemInit+0x20>)
 8002c6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c6e:	4a05      	ldr	r2, [pc, #20]	; (8002c84 <SystemInit+0x20>)
 8002c70:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002c74:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002c78:	bf00      	nop
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c80:	4770      	bx	lr
 8002c82:	bf00      	nop
 8002c84:	e000ed00 	.word	0xe000ed00

08002c88 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8002c88:	b480      	push	{r7}
 8002c8a:	b087      	sub	sp, #28
 8002c8c:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8002c8e:	2300      	movs	r3, #0
 8002c90:	613b      	str	r3, [r7, #16]
 8002c92:	2300      	movs	r3, #0
 8002c94:	617b      	str	r3, [r7, #20]
 8002c96:	2302      	movs	r3, #2
 8002c98:	60fb      	str	r3, [r7, #12]
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	60bb      	str	r3, [r7, #8]
 8002c9e:	2302      	movs	r3, #2
 8002ca0:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8002ca2:	4b34      	ldr	r3, [pc, #208]	; (8002d74 <SystemCoreClockUpdate+0xec>)
 8002ca4:	689b      	ldr	r3, [r3, #8]
 8002ca6:	f003 030c 	and.w	r3, r3, #12
 8002caa:	613b      	str	r3, [r7, #16]

  switch (tmp)
 8002cac:	693b      	ldr	r3, [r7, #16]
 8002cae:	2b08      	cmp	r3, #8
 8002cb0:	d011      	beq.n	8002cd6 <SystemCoreClockUpdate+0x4e>
 8002cb2:	693b      	ldr	r3, [r7, #16]
 8002cb4:	2b08      	cmp	r3, #8
 8002cb6:	d844      	bhi.n	8002d42 <SystemCoreClockUpdate+0xba>
 8002cb8:	693b      	ldr	r3, [r7, #16]
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d003      	beq.n	8002cc6 <SystemCoreClockUpdate+0x3e>
 8002cbe:	693b      	ldr	r3, [r7, #16]
 8002cc0:	2b04      	cmp	r3, #4
 8002cc2:	d004      	beq.n	8002cce <SystemCoreClockUpdate+0x46>
 8002cc4:	e03d      	b.n	8002d42 <SystemCoreClockUpdate+0xba>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8002cc6:	4b2c      	ldr	r3, [pc, #176]	; (8002d78 <SystemCoreClockUpdate+0xf0>)
 8002cc8:	4a2c      	ldr	r2, [pc, #176]	; (8002d7c <SystemCoreClockUpdate+0xf4>)
 8002cca:	601a      	str	r2, [r3, #0]
      break;
 8002ccc:	e03d      	b.n	8002d4a <SystemCoreClockUpdate+0xc2>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8002cce:	4b2a      	ldr	r3, [pc, #168]	; (8002d78 <SystemCoreClockUpdate+0xf0>)
 8002cd0:	4a2b      	ldr	r2, [pc, #172]	; (8002d80 <SystemCoreClockUpdate+0xf8>)
 8002cd2:	601a      	str	r2, [r3, #0]
      break;
 8002cd4:	e039      	b.n	8002d4a <SystemCoreClockUpdate+0xc2>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8002cd6:	4b27      	ldr	r3, [pc, #156]	; (8002d74 <SystemCoreClockUpdate+0xec>)
 8002cd8:	685b      	ldr	r3, [r3, #4]
 8002cda:	0d9b      	lsrs	r3, r3, #22
 8002cdc:	f003 0301 	and.w	r3, r3, #1
 8002ce0:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002ce2:	4b24      	ldr	r3, [pc, #144]	; (8002d74 <SystemCoreClockUpdate+0xec>)
 8002ce4:	685b      	ldr	r3, [r3, #4]
 8002ce6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002cea:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 8002cec:	68bb      	ldr	r3, [r7, #8]
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d00c      	beq.n	8002d0c <SystemCoreClockUpdate+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8002cf2:	4a23      	ldr	r2, [pc, #140]	; (8002d80 <SystemCoreClockUpdate+0xf8>)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cfa:	4a1e      	ldr	r2, [pc, #120]	; (8002d74 <SystemCoreClockUpdate+0xec>)
 8002cfc:	6852      	ldr	r2, [r2, #4]
 8002cfe:	0992      	lsrs	r2, r2, #6
 8002d00:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002d04:	fb02 f303 	mul.w	r3, r2, r3
 8002d08:	617b      	str	r3, [r7, #20]
 8002d0a:	e00b      	b.n	8002d24 <SystemCoreClockUpdate+0x9c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8002d0c:	4a1b      	ldr	r2, [pc, #108]	; (8002d7c <SystemCoreClockUpdate+0xf4>)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d14:	4a17      	ldr	r2, [pc, #92]	; (8002d74 <SystemCoreClockUpdate+0xec>)
 8002d16:	6852      	ldr	r2, [r2, #4]
 8002d18:	0992      	lsrs	r2, r2, #6
 8002d1a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002d1e:	fb02 f303 	mul.w	r3, r2, r3
 8002d22:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8002d24:	4b13      	ldr	r3, [pc, #76]	; (8002d74 <SystemCoreClockUpdate+0xec>)
 8002d26:	685b      	ldr	r3, [r3, #4]
 8002d28:	0c1b      	lsrs	r3, r3, #16
 8002d2a:	f003 0303 	and.w	r3, r3, #3
 8002d2e:	3301      	adds	r3, #1
 8002d30:	005b      	lsls	r3, r3, #1
 8002d32:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 8002d34:	697a      	ldr	r2, [r7, #20]
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d3c:	4a0e      	ldr	r2, [pc, #56]	; (8002d78 <SystemCoreClockUpdate+0xf0>)
 8002d3e:	6013      	str	r3, [r2, #0]
      break;
 8002d40:	e003      	b.n	8002d4a <SystemCoreClockUpdate+0xc2>
    default:
      SystemCoreClock = HSI_VALUE;
 8002d42:	4b0d      	ldr	r3, [pc, #52]	; (8002d78 <SystemCoreClockUpdate+0xf0>)
 8002d44:	4a0d      	ldr	r2, [pc, #52]	; (8002d7c <SystemCoreClockUpdate+0xf4>)
 8002d46:	601a      	str	r2, [r3, #0]
      break;
 8002d48:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8002d4a:	4b0a      	ldr	r3, [pc, #40]	; (8002d74 <SystemCoreClockUpdate+0xec>)
 8002d4c:	689b      	ldr	r3, [r3, #8]
 8002d4e:	091b      	lsrs	r3, r3, #4
 8002d50:	f003 030f 	and.w	r3, r3, #15
 8002d54:	4a0b      	ldr	r2, [pc, #44]	; (8002d84 <SystemCoreClockUpdate+0xfc>)
 8002d56:	5cd3      	ldrb	r3, [r2, r3]
 8002d58:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8002d5a:	4b07      	ldr	r3, [pc, #28]	; (8002d78 <SystemCoreClockUpdate+0xf0>)
 8002d5c:	681a      	ldr	r2, [r3, #0]
 8002d5e:	693b      	ldr	r3, [r7, #16]
 8002d60:	fa22 f303 	lsr.w	r3, r2, r3
 8002d64:	4a04      	ldr	r2, [pc, #16]	; (8002d78 <SystemCoreClockUpdate+0xf0>)
 8002d66:	6013      	str	r3, [r2, #0]
}
 8002d68:	bf00      	nop
 8002d6a:	371c      	adds	r7, #28
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d72:	4770      	bx	lr
 8002d74:	40023800 	.word	0x40023800
 8002d78:	20000000 	.word	0x20000000
 8002d7c:	00f42400 	.word	0x00f42400
 8002d80:	017d7840 	.word	0x017d7840
 8002d84:	0800373c 	.word	0x0800373c

08002d88 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002d88:	480d      	ldr	r0, [pc, #52]	; (8002dc0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002d8a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002d8c:	f7ff ff6a 	bl	8002c64 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002d90:	480c      	ldr	r0, [pc, #48]	; (8002dc4 <LoopForever+0x6>)
  ldr r1, =_edata
 8002d92:	490d      	ldr	r1, [pc, #52]	; (8002dc8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002d94:	4a0d      	ldr	r2, [pc, #52]	; (8002dcc <LoopForever+0xe>)
  movs r3, #0
 8002d96:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002d98:	e002      	b.n	8002da0 <LoopCopyDataInit>

08002d9a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002d9a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002d9c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002d9e:	3304      	adds	r3, #4

08002da0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002da0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002da2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002da4:	d3f9      	bcc.n	8002d9a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002da6:	4a0a      	ldr	r2, [pc, #40]	; (8002dd0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002da8:	4c0a      	ldr	r4, [pc, #40]	; (8002dd4 <LoopForever+0x16>)
  movs r3, #0
 8002daa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002dac:	e001      	b.n	8002db2 <LoopFillZerobss>

08002dae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002dae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002db0:	3204      	adds	r2, #4

08002db2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002db2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002db4:	d3fb      	bcc.n	8002dae <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002db6:	f000 f817 	bl	8002de8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002dba:	f7ff fecf 	bl	8002b5c <main>

08002dbe <LoopForever>:

LoopForever:
  b LoopForever
 8002dbe:	e7fe      	b.n	8002dbe <LoopForever>
  ldr   r0, =_estack
 8002dc0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002dc4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002dc8:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8002dcc:	08003788 	.word	0x08003788
  ldr r2, =_sbss
 8002dd0:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8002dd4:	200001a4 	.word	0x200001a4

08002dd8 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002dd8:	e7fe      	b.n	8002dd8 <ADC_IRQHandler>
	...

08002ddc <__errno>:
 8002ddc:	4b01      	ldr	r3, [pc, #4]	; (8002de4 <__errno+0x8>)
 8002dde:	6818      	ldr	r0, [r3, #0]
 8002de0:	4770      	bx	lr
 8002de2:	bf00      	nop
 8002de4:	20000004 	.word	0x20000004

08002de8 <__libc_init_array>:
 8002de8:	b570      	push	{r4, r5, r6, lr}
 8002dea:	4d0d      	ldr	r5, [pc, #52]	; (8002e20 <__libc_init_array+0x38>)
 8002dec:	4c0d      	ldr	r4, [pc, #52]	; (8002e24 <__libc_init_array+0x3c>)
 8002dee:	1b64      	subs	r4, r4, r5
 8002df0:	10a4      	asrs	r4, r4, #2
 8002df2:	2600      	movs	r6, #0
 8002df4:	42a6      	cmp	r6, r4
 8002df6:	d109      	bne.n	8002e0c <__libc_init_array+0x24>
 8002df8:	4d0b      	ldr	r5, [pc, #44]	; (8002e28 <__libc_init_array+0x40>)
 8002dfa:	4c0c      	ldr	r4, [pc, #48]	; (8002e2c <__libc_init_array+0x44>)
 8002dfc:	f000 fc86 	bl	800370c <_init>
 8002e00:	1b64      	subs	r4, r4, r5
 8002e02:	10a4      	asrs	r4, r4, #2
 8002e04:	2600      	movs	r6, #0
 8002e06:	42a6      	cmp	r6, r4
 8002e08:	d105      	bne.n	8002e16 <__libc_init_array+0x2e>
 8002e0a:	bd70      	pop	{r4, r5, r6, pc}
 8002e0c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e10:	4798      	blx	r3
 8002e12:	3601      	adds	r6, #1
 8002e14:	e7ee      	b.n	8002df4 <__libc_init_array+0xc>
 8002e16:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e1a:	4798      	blx	r3
 8002e1c:	3601      	adds	r6, #1
 8002e1e:	e7f2      	b.n	8002e06 <__libc_init_array+0x1e>
 8002e20:	08003780 	.word	0x08003780
 8002e24:	08003780 	.word	0x08003780
 8002e28:	08003780 	.word	0x08003780
 8002e2c:	08003784 	.word	0x08003784

08002e30 <_vsiprintf_r>:
 8002e30:	b500      	push	{lr}
 8002e32:	b09b      	sub	sp, #108	; 0x6c
 8002e34:	9100      	str	r1, [sp, #0]
 8002e36:	9104      	str	r1, [sp, #16]
 8002e38:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8002e3c:	9105      	str	r1, [sp, #20]
 8002e3e:	9102      	str	r1, [sp, #8]
 8002e40:	4905      	ldr	r1, [pc, #20]	; (8002e58 <_vsiprintf_r+0x28>)
 8002e42:	9103      	str	r1, [sp, #12]
 8002e44:	4669      	mov	r1, sp
 8002e46:	f000 f86f 	bl	8002f28 <_svfiprintf_r>
 8002e4a:	9b00      	ldr	r3, [sp, #0]
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	701a      	strb	r2, [r3, #0]
 8002e50:	b01b      	add	sp, #108	; 0x6c
 8002e52:	f85d fb04 	ldr.w	pc, [sp], #4
 8002e56:	bf00      	nop
 8002e58:	ffff0208 	.word	0xffff0208

08002e5c <vsiprintf>:
 8002e5c:	4613      	mov	r3, r2
 8002e5e:	460a      	mov	r2, r1
 8002e60:	4601      	mov	r1, r0
 8002e62:	4802      	ldr	r0, [pc, #8]	; (8002e6c <vsiprintf+0x10>)
 8002e64:	6800      	ldr	r0, [r0, #0]
 8002e66:	f7ff bfe3 	b.w	8002e30 <_vsiprintf_r>
 8002e6a:	bf00      	nop
 8002e6c:	20000004 	.word	0x20000004

08002e70 <__ssputs_r>:
 8002e70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002e74:	688e      	ldr	r6, [r1, #8]
 8002e76:	429e      	cmp	r6, r3
 8002e78:	4682      	mov	sl, r0
 8002e7a:	460c      	mov	r4, r1
 8002e7c:	4690      	mov	r8, r2
 8002e7e:	461f      	mov	r7, r3
 8002e80:	d838      	bhi.n	8002ef4 <__ssputs_r+0x84>
 8002e82:	898a      	ldrh	r2, [r1, #12]
 8002e84:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002e88:	d032      	beq.n	8002ef0 <__ssputs_r+0x80>
 8002e8a:	6825      	ldr	r5, [r4, #0]
 8002e8c:	6909      	ldr	r1, [r1, #16]
 8002e8e:	eba5 0901 	sub.w	r9, r5, r1
 8002e92:	6965      	ldr	r5, [r4, #20]
 8002e94:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002e98:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002e9c:	3301      	adds	r3, #1
 8002e9e:	444b      	add	r3, r9
 8002ea0:	106d      	asrs	r5, r5, #1
 8002ea2:	429d      	cmp	r5, r3
 8002ea4:	bf38      	it	cc
 8002ea6:	461d      	movcc	r5, r3
 8002ea8:	0553      	lsls	r3, r2, #21
 8002eaa:	d531      	bpl.n	8002f10 <__ssputs_r+0xa0>
 8002eac:	4629      	mov	r1, r5
 8002eae:	f000 fb63 	bl	8003578 <_malloc_r>
 8002eb2:	4606      	mov	r6, r0
 8002eb4:	b950      	cbnz	r0, 8002ecc <__ssputs_r+0x5c>
 8002eb6:	230c      	movs	r3, #12
 8002eb8:	f8ca 3000 	str.w	r3, [sl]
 8002ebc:	89a3      	ldrh	r3, [r4, #12]
 8002ebe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002ec2:	81a3      	strh	r3, [r4, #12]
 8002ec4:	f04f 30ff 	mov.w	r0, #4294967295
 8002ec8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002ecc:	6921      	ldr	r1, [r4, #16]
 8002ece:	464a      	mov	r2, r9
 8002ed0:	f000 fabe 	bl	8003450 <memcpy>
 8002ed4:	89a3      	ldrh	r3, [r4, #12]
 8002ed6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002eda:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002ede:	81a3      	strh	r3, [r4, #12]
 8002ee0:	6126      	str	r6, [r4, #16]
 8002ee2:	6165      	str	r5, [r4, #20]
 8002ee4:	444e      	add	r6, r9
 8002ee6:	eba5 0509 	sub.w	r5, r5, r9
 8002eea:	6026      	str	r6, [r4, #0]
 8002eec:	60a5      	str	r5, [r4, #8]
 8002eee:	463e      	mov	r6, r7
 8002ef0:	42be      	cmp	r6, r7
 8002ef2:	d900      	bls.n	8002ef6 <__ssputs_r+0x86>
 8002ef4:	463e      	mov	r6, r7
 8002ef6:	6820      	ldr	r0, [r4, #0]
 8002ef8:	4632      	mov	r2, r6
 8002efa:	4641      	mov	r1, r8
 8002efc:	f000 fab6 	bl	800346c <memmove>
 8002f00:	68a3      	ldr	r3, [r4, #8]
 8002f02:	1b9b      	subs	r3, r3, r6
 8002f04:	60a3      	str	r3, [r4, #8]
 8002f06:	6823      	ldr	r3, [r4, #0]
 8002f08:	4433      	add	r3, r6
 8002f0a:	6023      	str	r3, [r4, #0]
 8002f0c:	2000      	movs	r0, #0
 8002f0e:	e7db      	b.n	8002ec8 <__ssputs_r+0x58>
 8002f10:	462a      	mov	r2, r5
 8002f12:	f000 fba5 	bl	8003660 <_realloc_r>
 8002f16:	4606      	mov	r6, r0
 8002f18:	2800      	cmp	r0, #0
 8002f1a:	d1e1      	bne.n	8002ee0 <__ssputs_r+0x70>
 8002f1c:	6921      	ldr	r1, [r4, #16]
 8002f1e:	4650      	mov	r0, sl
 8002f20:	f000 fabe 	bl	80034a0 <_free_r>
 8002f24:	e7c7      	b.n	8002eb6 <__ssputs_r+0x46>
	...

08002f28 <_svfiprintf_r>:
 8002f28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002f2c:	4698      	mov	r8, r3
 8002f2e:	898b      	ldrh	r3, [r1, #12]
 8002f30:	061b      	lsls	r3, r3, #24
 8002f32:	b09d      	sub	sp, #116	; 0x74
 8002f34:	4607      	mov	r7, r0
 8002f36:	460d      	mov	r5, r1
 8002f38:	4614      	mov	r4, r2
 8002f3a:	d50e      	bpl.n	8002f5a <_svfiprintf_r+0x32>
 8002f3c:	690b      	ldr	r3, [r1, #16]
 8002f3e:	b963      	cbnz	r3, 8002f5a <_svfiprintf_r+0x32>
 8002f40:	2140      	movs	r1, #64	; 0x40
 8002f42:	f000 fb19 	bl	8003578 <_malloc_r>
 8002f46:	6028      	str	r0, [r5, #0]
 8002f48:	6128      	str	r0, [r5, #16]
 8002f4a:	b920      	cbnz	r0, 8002f56 <_svfiprintf_r+0x2e>
 8002f4c:	230c      	movs	r3, #12
 8002f4e:	603b      	str	r3, [r7, #0]
 8002f50:	f04f 30ff 	mov.w	r0, #4294967295
 8002f54:	e0d1      	b.n	80030fa <_svfiprintf_r+0x1d2>
 8002f56:	2340      	movs	r3, #64	; 0x40
 8002f58:	616b      	str	r3, [r5, #20]
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	9309      	str	r3, [sp, #36]	; 0x24
 8002f5e:	2320      	movs	r3, #32
 8002f60:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002f64:	f8cd 800c 	str.w	r8, [sp, #12]
 8002f68:	2330      	movs	r3, #48	; 0x30
 8002f6a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8003114 <_svfiprintf_r+0x1ec>
 8002f6e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002f72:	f04f 0901 	mov.w	r9, #1
 8002f76:	4623      	mov	r3, r4
 8002f78:	469a      	mov	sl, r3
 8002f7a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002f7e:	b10a      	cbz	r2, 8002f84 <_svfiprintf_r+0x5c>
 8002f80:	2a25      	cmp	r2, #37	; 0x25
 8002f82:	d1f9      	bne.n	8002f78 <_svfiprintf_r+0x50>
 8002f84:	ebba 0b04 	subs.w	fp, sl, r4
 8002f88:	d00b      	beq.n	8002fa2 <_svfiprintf_r+0x7a>
 8002f8a:	465b      	mov	r3, fp
 8002f8c:	4622      	mov	r2, r4
 8002f8e:	4629      	mov	r1, r5
 8002f90:	4638      	mov	r0, r7
 8002f92:	f7ff ff6d 	bl	8002e70 <__ssputs_r>
 8002f96:	3001      	adds	r0, #1
 8002f98:	f000 80aa 	beq.w	80030f0 <_svfiprintf_r+0x1c8>
 8002f9c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002f9e:	445a      	add	r2, fp
 8002fa0:	9209      	str	r2, [sp, #36]	; 0x24
 8002fa2:	f89a 3000 	ldrb.w	r3, [sl]
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	f000 80a2 	beq.w	80030f0 <_svfiprintf_r+0x1c8>
 8002fac:	2300      	movs	r3, #0
 8002fae:	f04f 32ff 	mov.w	r2, #4294967295
 8002fb2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002fb6:	f10a 0a01 	add.w	sl, sl, #1
 8002fba:	9304      	str	r3, [sp, #16]
 8002fbc:	9307      	str	r3, [sp, #28]
 8002fbe:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002fc2:	931a      	str	r3, [sp, #104]	; 0x68
 8002fc4:	4654      	mov	r4, sl
 8002fc6:	2205      	movs	r2, #5
 8002fc8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002fcc:	4851      	ldr	r0, [pc, #324]	; (8003114 <_svfiprintf_r+0x1ec>)
 8002fce:	f7fd f917 	bl	8000200 <memchr>
 8002fd2:	9a04      	ldr	r2, [sp, #16]
 8002fd4:	b9d8      	cbnz	r0, 800300e <_svfiprintf_r+0xe6>
 8002fd6:	06d0      	lsls	r0, r2, #27
 8002fd8:	bf44      	itt	mi
 8002fda:	2320      	movmi	r3, #32
 8002fdc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002fe0:	0711      	lsls	r1, r2, #28
 8002fe2:	bf44      	itt	mi
 8002fe4:	232b      	movmi	r3, #43	; 0x2b
 8002fe6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002fea:	f89a 3000 	ldrb.w	r3, [sl]
 8002fee:	2b2a      	cmp	r3, #42	; 0x2a
 8002ff0:	d015      	beq.n	800301e <_svfiprintf_r+0xf6>
 8002ff2:	9a07      	ldr	r2, [sp, #28]
 8002ff4:	4654      	mov	r4, sl
 8002ff6:	2000      	movs	r0, #0
 8002ff8:	f04f 0c0a 	mov.w	ip, #10
 8002ffc:	4621      	mov	r1, r4
 8002ffe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003002:	3b30      	subs	r3, #48	; 0x30
 8003004:	2b09      	cmp	r3, #9
 8003006:	d94e      	bls.n	80030a6 <_svfiprintf_r+0x17e>
 8003008:	b1b0      	cbz	r0, 8003038 <_svfiprintf_r+0x110>
 800300a:	9207      	str	r2, [sp, #28]
 800300c:	e014      	b.n	8003038 <_svfiprintf_r+0x110>
 800300e:	eba0 0308 	sub.w	r3, r0, r8
 8003012:	fa09 f303 	lsl.w	r3, r9, r3
 8003016:	4313      	orrs	r3, r2
 8003018:	9304      	str	r3, [sp, #16]
 800301a:	46a2      	mov	sl, r4
 800301c:	e7d2      	b.n	8002fc4 <_svfiprintf_r+0x9c>
 800301e:	9b03      	ldr	r3, [sp, #12]
 8003020:	1d19      	adds	r1, r3, #4
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	9103      	str	r1, [sp, #12]
 8003026:	2b00      	cmp	r3, #0
 8003028:	bfbb      	ittet	lt
 800302a:	425b      	neglt	r3, r3
 800302c:	f042 0202 	orrlt.w	r2, r2, #2
 8003030:	9307      	strge	r3, [sp, #28]
 8003032:	9307      	strlt	r3, [sp, #28]
 8003034:	bfb8      	it	lt
 8003036:	9204      	strlt	r2, [sp, #16]
 8003038:	7823      	ldrb	r3, [r4, #0]
 800303a:	2b2e      	cmp	r3, #46	; 0x2e
 800303c:	d10c      	bne.n	8003058 <_svfiprintf_r+0x130>
 800303e:	7863      	ldrb	r3, [r4, #1]
 8003040:	2b2a      	cmp	r3, #42	; 0x2a
 8003042:	d135      	bne.n	80030b0 <_svfiprintf_r+0x188>
 8003044:	9b03      	ldr	r3, [sp, #12]
 8003046:	1d1a      	adds	r2, r3, #4
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	9203      	str	r2, [sp, #12]
 800304c:	2b00      	cmp	r3, #0
 800304e:	bfb8      	it	lt
 8003050:	f04f 33ff 	movlt.w	r3, #4294967295
 8003054:	3402      	adds	r4, #2
 8003056:	9305      	str	r3, [sp, #20]
 8003058:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8003124 <_svfiprintf_r+0x1fc>
 800305c:	7821      	ldrb	r1, [r4, #0]
 800305e:	2203      	movs	r2, #3
 8003060:	4650      	mov	r0, sl
 8003062:	f7fd f8cd 	bl	8000200 <memchr>
 8003066:	b140      	cbz	r0, 800307a <_svfiprintf_r+0x152>
 8003068:	2340      	movs	r3, #64	; 0x40
 800306a:	eba0 000a 	sub.w	r0, r0, sl
 800306e:	fa03 f000 	lsl.w	r0, r3, r0
 8003072:	9b04      	ldr	r3, [sp, #16]
 8003074:	4303      	orrs	r3, r0
 8003076:	3401      	adds	r4, #1
 8003078:	9304      	str	r3, [sp, #16]
 800307a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800307e:	4826      	ldr	r0, [pc, #152]	; (8003118 <_svfiprintf_r+0x1f0>)
 8003080:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003084:	2206      	movs	r2, #6
 8003086:	f7fd f8bb 	bl	8000200 <memchr>
 800308a:	2800      	cmp	r0, #0
 800308c:	d038      	beq.n	8003100 <_svfiprintf_r+0x1d8>
 800308e:	4b23      	ldr	r3, [pc, #140]	; (800311c <_svfiprintf_r+0x1f4>)
 8003090:	bb1b      	cbnz	r3, 80030da <_svfiprintf_r+0x1b2>
 8003092:	9b03      	ldr	r3, [sp, #12]
 8003094:	3307      	adds	r3, #7
 8003096:	f023 0307 	bic.w	r3, r3, #7
 800309a:	3308      	adds	r3, #8
 800309c:	9303      	str	r3, [sp, #12]
 800309e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80030a0:	4433      	add	r3, r6
 80030a2:	9309      	str	r3, [sp, #36]	; 0x24
 80030a4:	e767      	b.n	8002f76 <_svfiprintf_r+0x4e>
 80030a6:	fb0c 3202 	mla	r2, ip, r2, r3
 80030aa:	460c      	mov	r4, r1
 80030ac:	2001      	movs	r0, #1
 80030ae:	e7a5      	b.n	8002ffc <_svfiprintf_r+0xd4>
 80030b0:	2300      	movs	r3, #0
 80030b2:	3401      	adds	r4, #1
 80030b4:	9305      	str	r3, [sp, #20]
 80030b6:	4619      	mov	r1, r3
 80030b8:	f04f 0c0a 	mov.w	ip, #10
 80030bc:	4620      	mov	r0, r4
 80030be:	f810 2b01 	ldrb.w	r2, [r0], #1
 80030c2:	3a30      	subs	r2, #48	; 0x30
 80030c4:	2a09      	cmp	r2, #9
 80030c6:	d903      	bls.n	80030d0 <_svfiprintf_r+0x1a8>
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d0c5      	beq.n	8003058 <_svfiprintf_r+0x130>
 80030cc:	9105      	str	r1, [sp, #20]
 80030ce:	e7c3      	b.n	8003058 <_svfiprintf_r+0x130>
 80030d0:	fb0c 2101 	mla	r1, ip, r1, r2
 80030d4:	4604      	mov	r4, r0
 80030d6:	2301      	movs	r3, #1
 80030d8:	e7f0      	b.n	80030bc <_svfiprintf_r+0x194>
 80030da:	ab03      	add	r3, sp, #12
 80030dc:	9300      	str	r3, [sp, #0]
 80030de:	462a      	mov	r2, r5
 80030e0:	4b0f      	ldr	r3, [pc, #60]	; (8003120 <_svfiprintf_r+0x1f8>)
 80030e2:	a904      	add	r1, sp, #16
 80030e4:	4638      	mov	r0, r7
 80030e6:	f3af 8000 	nop.w
 80030ea:	1c42      	adds	r2, r0, #1
 80030ec:	4606      	mov	r6, r0
 80030ee:	d1d6      	bne.n	800309e <_svfiprintf_r+0x176>
 80030f0:	89ab      	ldrh	r3, [r5, #12]
 80030f2:	065b      	lsls	r3, r3, #25
 80030f4:	f53f af2c 	bmi.w	8002f50 <_svfiprintf_r+0x28>
 80030f8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80030fa:	b01d      	add	sp, #116	; 0x74
 80030fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003100:	ab03      	add	r3, sp, #12
 8003102:	9300      	str	r3, [sp, #0]
 8003104:	462a      	mov	r2, r5
 8003106:	4b06      	ldr	r3, [pc, #24]	; (8003120 <_svfiprintf_r+0x1f8>)
 8003108:	a904      	add	r1, sp, #16
 800310a:	4638      	mov	r0, r7
 800310c:	f000 f87a 	bl	8003204 <_printf_i>
 8003110:	e7eb      	b.n	80030ea <_svfiprintf_r+0x1c2>
 8003112:	bf00      	nop
 8003114:	0800374c 	.word	0x0800374c
 8003118:	08003756 	.word	0x08003756
 800311c:	00000000 	.word	0x00000000
 8003120:	08002e71 	.word	0x08002e71
 8003124:	08003752 	.word	0x08003752

08003128 <_printf_common>:
 8003128:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800312c:	4616      	mov	r6, r2
 800312e:	4699      	mov	r9, r3
 8003130:	688a      	ldr	r2, [r1, #8]
 8003132:	690b      	ldr	r3, [r1, #16]
 8003134:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003138:	4293      	cmp	r3, r2
 800313a:	bfb8      	it	lt
 800313c:	4613      	movlt	r3, r2
 800313e:	6033      	str	r3, [r6, #0]
 8003140:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003144:	4607      	mov	r7, r0
 8003146:	460c      	mov	r4, r1
 8003148:	b10a      	cbz	r2, 800314e <_printf_common+0x26>
 800314a:	3301      	adds	r3, #1
 800314c:	6033      	str	r3, [r6, #0]
 800314e:	6823      	ldr	r3, [r4, #0]
 8003150:	0699      	lsls	r1, r3, #26
 8003152:	bf42      	ittt	mi
 8003154:	6833      	ldrmi	r3, [r6, #0]
 8003156:	3302      	addmi	r3, #2
 8003158:	6033      	strmi	r3, [r6, #0]
 800315a:	6825      	ldr	r5, [r4, #0]
 800315c:	f015 0506 	ands.w	r5, r5, #6
 8003160:	d106      	bne.n	8003170 <_printf_common+0x48>
 8003162:	f104 0a19 	add.w	sl, r4, #25
 8003166:	68e3      	ldr	r3, [r4, #12]
 8003168:	6832      	ldr	r2, [r6, #0]
 800316a:	1a9b      	subs	r3, r3, r2
 800316c:	42ab      	cmp	r3, r5
 800316e:	dc26      	bgt.n	80031be <_printf_common+0x96>
 8003170:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003174:	1e13      	subs	r3, r2, #0
 8003176:	6822      	ldr	r2, [r4, #0]
 8003178:	bf18      	it	ne
 800317a:	2301      	movne	r3, #1
 800317c:	0692      	lsls	r2, r2, #26
 800317e:	d42b      	bmi.n	80031d8 <_printf_common+0xb0>
 8003180:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003184:	4649      	mov	r1, r9
 8003186:	4638      	mov	r0, r7
 8003188:	47c0      	blx	r8
 800318a:	3001      	adds	r0, #1
 800318c:	d01e      	beq.n	80031cc <_printf_common+0xa4>
 800318e:	6823      	ldr	r3, [r4, #0]
 8003190:	68e5      	ldr	r5, [r4, #12]
 8003192:	6832      	ldr	r2, [r6, #0]
 8003194:	f003 0306 	and.w	r3, r3, #6
 8003198:	2b04      	cmp	r3, #4
 800319a:	bf08      	it	eq
 800319c:	1aad      	subeq	r5, r5, r2
 800319e:	68a3      	ldr	r3, [r4, #8]
 80031a0:	6922      	ldr	r2, [r4, #16]
 80031a2:	bf0c      	ite	eq
 80031a4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80031a8:	2500      	movne	r5, #0
 80031aa:	4293      	cmp	r3, r2
 80031ac:	bfc4      	itt	gt
 80031ae:	1a9b      	subgt	r3, r3, r2
 80031b0:	18ed      	addgt	r5, r5, r3
 80031b2:	2600      	movs	r6, #0
 80031b4:	341a      	adds	r4, #26
 80031b6:	42b5      	cmp	r5, r6
 80031b8:	d11a      	bne.n	80031f0 <_printf_common+0xc8>
 80031ba:	2000      	movs	r0, #0
 80031bc:	e008      	b.n	80031d0 <_printf_common+0xa8>
 80031be:	2301      	movs	r3, #1
 80031c0:	4652      	mov	r2, sl
 80031c2:	4649      	mov	r1, r9
 80031c4:	4638      	mov	r0, r7
 80031c6:	47c0      	blx	r8
 80031c8:	3001      	adds	r0, #1
 80031ca:	d103      	bne.n	80031d4 <_printf_common+0xac>
 80031cc:	f04f 30ff 	mov.w	r0, #4294967295
 80031d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80031d4:	3501      	adds	r5, #1
 80031d6:	e7c6      	b.n	8003166 <_printf_common+0x3e>
 80031d8:	18e1      	adds	r1, r4, r3
 80031da:	1c5a      	adds	r2, r3, #1
 80031dc:	2030      	movs	r0, #48	; 0x30
 80031de:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80031e2:	4422      	add	r2, r4
 80031e4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80031e8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80031ec:	3302      	adds	r3, #2
 80031ee:	e7c7      	b.n	8003180 <_printf_common+0x58>
 80031f0:	2301      	movs	r3, #1
 80031f2:	4622      	mov	r2, r4
 80031f4:	4649      	mov	r1, r9
 80031f6:	4638      	mov	r0, r7
 80031f8:	47c0      	blx	r8
 80031fa:	3001      	adds	r0, #1
 80031fc:	d0e6      	beq.n	80031cc <_printf_common+0xa4>
 80031fe:	3601      	adds	r6, #1
 8003200:	e7d9      	b.n	80031b6 <_printf_common+0x8e>
	...

08003204 <_printf_i>:
 8003204:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003208:	7e0f      	ldrb	r7, [r1, #24]
 800320a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800320c:	2f78      	cmp	r7, #120	; 0x78
 800320e:	4691      	mov	r9, r2
 8003210:	4680      	mov	r8, r0
 8003212:	460c      	mov	r4, r1
 8003214:	469a      	mov	sl, r3
 8003216:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800321a:	d807      	bhi.n	800322c <_printf_i+0x28>
 800321c:	2f62      	cmp	r7, #98	; 0x62
 800321e:	d80a      	bhi.n	8003236 <_printf_i+0x32>
 8003220:	2f00      	cmp	r7, #0
 8003222:	f000 80d8 	beq.w	80033d6 <_printf_i+0x1d2>
 8003226:	2f58      	cmp	r7, #88	; 0x58
 8003228:	f000 80a3 	beq.w	8003372 <_printf_i+0x16e>
 800322c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003230:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003234:	e03a      	b.n	80032ac <_printf_i+0xa8>
 8003236:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800323a:	2b15      	cmp	r3, #21
 800323c:	d8f6      	bhi.n	800322c <_printf_i+0x28>
 800323e:	a101      	add	r1, pc, #4	; (adr r1, 8003244 <_printf_i+0x40>)
 8003240:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003244:	0800329d 	.word	0x0800329d
 8003248:	080032b1 	.word	0x080032b1
 800324c:	0800322d 	.word	0x0800322d
 8003250:	0800322d 	.word	0x0800322d
 8003254:	0800322d 	.word	0x0800322d
 8003258:	0800322d 	.word	0x0800322d
 800325c:	080032b1 	.word	0x080032b1
 8003260:	0800322d 	.word	0x0800322d
 8003264:	0800322d 	.word	0x0800322d
 8003268:	0800322d 	.word	0x0800322d
 800326c:	0800322d 	.word	0x0800322d
 8003270:	080033bd 	.word	0x080033bd
 8003274:	080032e1 	.word	0x080032e1
 8003278:	0800339f 	.word	0x0800339f
 800327c:	0800322d 	.word	0x0800322d
 8003280:	0800322d 	.word	0x0800322d
 8003284:	080033df 	.word	0x080033df
 8003288:	0800322d 	.word	0x0800322d
 800328c:	080032e1 	.word	0x080032e1
 8003290:	0800322d 	.word	0x0800322d
 8003294:	0800322d 	.word	0x0800322d
 8003298:	080033a7 	.word	0x080033a7
 800329c:	682b      	ldr	r3, [r5, #0]
 800329e:	1d1a      	adds	r2, r3, #4
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	602a      	str	r2, [r5, #0]
 80032a4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80032a8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80032ac:	2301      	movs	r3, #1
 80032ae:	e0a3      	b.n	80033f8 <_printf_i+0x1f4>
 80032b0:	6820      	ldr	r0, [r4, #0]
 80032b2:	6829      	ldr	r1, [r5, #0]
 80032b4:	0606      	lsls	r6, r0, #24
 80032b6:	f101 0304 	add.w	r3, r1, #4
 80032ba:	d50a      	bpl.n	80032d2 <_printf_i+0xce>
 80032bc:	680e      	ldr	r6, [r1, #0]
 80032be:	602b      	str	r3, [r5, #0]
 80032c0:	2e00      	cmp	r6, #0
 80032c2:	da03      	bge.n	80032cc <_printf_i+0xc8>
 80032c4:	232d      	movs	r3, #45	; 0x2d
 80032c6:	4276      	negs	r6, r6
 80032c8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80032cc:	485e      	ldr	r0, [pc, #376]	; (8003448 <_printf_i+0x244>)
 80032ce:	230a      	movs	r3, #10
 80032d0:	e019      	b.n	8003306 <_printf_i+0x102>
 80032d2:	680e      	ldr	r6, [r1, #0]
 80032d4:	602b      	str	r3, [r5, #0]
 80032d6:	f010 0f40 	tst.w	r0, #64	; 0x40
 80032da:	bf18      	it	ne
 80032dc:	b236      	sxthne	r6, r6
 80032de:	e7ef      	b.n	80032c0 <_printf_i+0xbc>
 80032e0:	682b      	ldr	r3, [r5, #0]
 80032e2:	6820      	ldr	r0, [r4, #0]
 80032e4:	1d19      	adds	r1, r3, #4
 80032e6:	6029      	str	r1, [r5, #0]
 80032e8:	0601      	lsls	r1, r0, #24
 80032ea:	d501      	bpl.n	80032f0 <_printf_i+0xec>
 80032ec:	681e      	ldr	r6, [r3, #0]
 80032ee:	e002      	b.n	80032f6 <_printf_i+0xf2>
 80032f0:	0646      	lsls	r6, r0, #25
 80032f2:	d5fb      	bpl.n	80032ec <_printf_i+0xe8>
 80032f4:	881e      	ldrh	r6, [r3, #0]
 80032f6:	4854      	ldr	r0, [pc, #336]	; (8003448 <_printf_i+0x244>)
 80032f8:	2f6f      	cmp	r7, #111	; 0x6f
 80032fa:	bf0c      	ite	eq
 80032fc:	2308      	moveq	r3, #8
 80032fe:	230a      	movne	r3, #10
 8003300:	2100      	movs	r1, #0
 8003302:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003306:	6865      	ldr	r5, [r4, #4]
 8003308:	60a5      	str	r5, [r4, #8]
 800330a:	2d00      	cmp	r5, #0
 800330c:	bfa2      	ittt	ge
 800330e:	6821      	ldrge	r1, [r4, #0]
 8003310:	f021 0104 	bicge.w	r1, r1, #4
 8003314:	6021      	strge	r1, [r4, #0]
 8003316:	b90e      	cbnz	r6, 800331c <_printf_i+0x118>
 8003318:	2d00      	cmp	r5, #0
 800331a:	d04d      	beq.n	80033b8 <_printf_i+0x1b4>
 800331c:	4615      	mov	r5, r2
 800331e:	fbb6 f1f3 	udiv	r1, r6, r3
 8003322:	fb03 6711 	mls	r7, r3, r1, r6
 8003326:	5dc7      	ldrb	r7, [r0, r7]
 8003328:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800332c:	4637      	mov	r7, r6
 800332e:	42bb      	cmp	r3, r7
 8003330:	460e      	mov	r6, r1
 8003332:	d9f4      	bls.n	800331e <_printf_i+0x11a>
 8003334:	2b08      	cmp	r3, #8
 8003336:	d10b      	bne.n	8003350 <_printf_i+0x14c>
 8003338:	6823      	ldr	r3, [r4, #0]
 800333a:	07de      	lsls	r6, r3, #31
 800333c:	d508      	bpl.n	8003350 <_printf_i+0x14c>
 800333e:	6923      	ldr	r3, [r4, #16]
 8003340:	6861      	ldr	r1, [r4, #4]
 8003342:	4299      	cmp	r1, r3
 8003344:	bfde      	ittt	le
 8003346:	2330      	movle	r3, #48	; 0x30
 8003348:	f805 3c01 	strble.w	r3, [r5, #-1]
 800334c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003350:	1b52      	subs	r2, r2, r5
 8003352:	6122      	str	r2, [r4, #16]
 8003354:	f8cd a000 	str.w	sl, [sp]
 8003358:	464b      	mov	r3, r9
 800335a:	aa03      	add	r2, sp, #12
 800335c:	4621      	mov	r1, r4
 800335e:	4640      	mov	r0, r8
 8003360:	f7ff fee2 	bl	8003128 <_printf_common>
 8003364:	3001      	adds	r0, #1
 8003366:	d14c      	bne.n	8003402 <_printf_i+0x1fe>
 8003368:	f04f 30ff 	mov.w	r0, #4294967295
 800336c:	b004      	add	sp, #16
 800336e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003372:	4835      	ldr	r0, [pc, #212]	; (8003448 <_printf_i+0x244>)
 8003374:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8003378:	6829      	ldr	r1, [r5, #0]
 800337a:	6823      	ldr	r3, [r4, #0]
 800337c:	f851 6b04 	ldr.w	r6, [r1], #4
 8003380:	6029      	str	r1, [r5, #0]
 8003382:	061d      	lsls	r5, r3, #24
 8003384:	d514      	bpl.n	80033b0 <_printf_i+0x1ac>
 8003386:	07df      	lsls	r7, r3, #31
 8003388:	bf44      	itt	mi
 800338a:	f043 0320 	orrmi.w	r3, r3, #32
 800338e:	6023      	strmi	r3, [r4, #0]
 8003390:	b91e      	cbnz	r6, 800339a <_printf_i+0x196>
 8003392:	6823      	ldr	r3, [r4, #0]
 8003394:	f023 0320 	bic.w	r3, r3, #32
 8003398:	6023      	str	r3, [r4, #0]
 800339a:	2310      	movs	r3, #16
 800339c:	e7b0      	b.n	8003300 <_printf_i+0xfc>
 800339e:	6823      	ldr	r3, [r4, #0]
 80033a0:	f043 0320 	orr.w	r3, r3, #32
 80033a4:	6023      	str	r3, [r4, #0]
 80033a6:	2378      	movs	r3, #120	; 0x78
 80033a8:	4828      	ldr	r0, [pc, #160]	; (800344c <_printf_i+0x248>)
 80033aa:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80033ae:	e7e3      	b.n	8003378 <_printf_i+0x174>
 80033b0:	0659      	lsls	r1, r3, #25
 80033b2:	bf48      	it	mi
 80033b4:	b2b6      	uxthmi	r6, r6
 80033b6:	e7e6      	b.n	8003386 <_printf_i+0x182>
 80033b8:	4615      	mov	r5, r2
 80033ba:	e7bb      	b.n	8003334 <_printf_i+0x130>
 80033bc:	682b      	ldr	r3, [r5, #0]
 80033be:	6826      	ldr	r6, [r4, #0]
 80033c0:	6961      	ldr	r1, [r4, #20]
 80033c2:	1d18      	adds	r0, r3, #4
 80033c4:	6028      	str	r0, [r5, #0]
 80033c6:	0635      	lsls	r5, r6, #24
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	d501      	bpl.n	80033d0 <_printf_i+0x1cc>
 80033cc:	6019      	str	r1, [r3, #0]
 80033ce:	e002      	b.n	80033d6 <_printf_i+0x1d2>
 80033d0:	0670      	lsls	r0, r6, #25
 80033d2:	d5fb      	bpl.n	80033cc <_printf_i+0x1c8>
 80033d4:	8019      	strh	r1, [r3, #0]
 80033d6:	2300      	movs	r3, #0
 80033d8:	6123      	str	r3, [r4, #16]
 80033da:	4615      	mov	r5, r2
 80033dc:	e7ba      	b.n	8003354 <_printf_i+0x150>
 80033de:	682b      	ldr	r3, [r5, #0]
 80033e0:	1d1a      	adds	r2, r3, #4
 80033e2:	602a      	str	r2, [r5, #0]
 80033e4:	681d      	ldr	r5, [r3, #0]
 80033e6:	6862      	ldr	r2, [r4, #4]
 80033e8:	2100      	movs	r1, #0
 80033ea:	4628      	mov	r0, r5
 80033ec:	f7fc ff08 	bl	8000200 <memchr>
 80033f0:	b108      	cbz	r0, 80033f6 <_printf_i+0x1f2>
 80033f2:	1b40      	subs	r0, r0, r5
 80033f4:	6060      	str	r0, [r4, #4]
 80033f6:	6863      	ldr	r3, [r4, #4]
 80033f8:	6123      	str	r3, [r4, #16]
 80033fa:	2300      	movs	r3, #0
 80033fc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003400:	e7a8      	b.n	8003354 <_printf_i+0x150>
 8003402:	6923      	ldr	r3, [r4, #16]
 8003404:	462a      	mov	r2, r5
 8003406:	4649      	mov	r1, r9
 8003408:	4640      	mov	r0, r8
 800340a:	47d0      	blx	sl
 800340c:	3001      	adds	r0, #1
 800340e:	d0ab      	beq.n	8003368 <_printf_i+0x164>
 8003410:	6823      	ldr	r3, [r4, #0]
 8003412:	079b      	lsls	r3, r3, #30
 8003414:	d413      	bmi.n	800343e <_printf_i+0x23a>
 8003416:	68e0      	ldr	r0, [r4, #12]
 8003418:	9b03      	ldr	r3, [sp, #12]
 800341a:	4298      	cmp	r0, r3
 800341c:	bfb8      	it	lt
 800341e:	4618      	movlt	r0, r3
 8003420:	e7a4      	b.n	800336c <_printf_i+0x168>
 8003422:	2301      	movs	r3, #1
 8003424:	4632      	mov	r2, r6
 8003426:	4649      	mov	r1, r9
 8003428:	4640      	mov	r0, r8
 800342a:	47d0      	blx	sl
 800342c:	3001      	adds	r0, #1
 800342e:	d09b      	beq.n	8003368 <_printf_i+0x164>
 8003430:	3501      	adds	r5, #1
 8003432:	68e3      	ldr	r3, [r4, #12]
 8003434:	9903      	ldr	r1, [sp, #12]
 8003436:	1a5b      	subs	r3, r3, r1
 8003438:	42ab      	cmp	r3, r5
 800343a:	dcf2      	bgt.n	8003422 <_printf_i+0x21e>
 800343c:	e7eb      	b.n	8003416 <_printf_i+0x212>
 800343e:	2500      	movs	r5, #0
 8003440:	f104 0619 	add.w	r6, r4, #25
 8003444:	e7f5      	b.n	8003432 <_printf_i+0x22e>
 8003446:	bf00      	nop
 8003448:	0800375d 	.word	0x0800375d
 800344c:	0800376e 	.word	0x0800376e

08003450 <memcpy>:
 8003450:	440a      	add	r2, r1
 8003452:	4291      	cmp	r1, r2
 8003454:	f100 33ff 	add.w	r3, r0, #4294967295
 8003458:	d100      	bne.n	800345c <memcpy+0xc>
 800345a:	4770      	bx	lr
 800345c:	b510      	push	{r4, lr}
 800345e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003462:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003466:	4291      	cmp	r1, r2
 8003468:	d1f9      	bne.n	800345e <memcpy+0xe>
 800346a:	bd10      	pop	{r4, pc}

0800346c <memmove>:
 800346c:	4288      	cmp	r0, r1
 800346e:	b510      	push	{r4, lr}
 8003470:	eb01 0402 	add.w	r4, r1, r2
 8003474:	d902      	bls.n	800347c <memmove+0x10>
 8003476:	4284      	cmp	r4, r0
 8003478:	4623      	mov	r3, r4
 800347a:	d807      	bhi.n	800348c <memmove+0x20>
 800347c:	1e43      	subs	r3, r0, #1
 800347e:	42a1      	cmp	r1, r4
 8003480:	d008      	beq.n	8003494 <memmove+0x28>
 8003482:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003486:	f803 2f01 	strb.w	r2, [r3, #1]!
 800348a:	e7f8      	b.n	800347e <memmove+0x12>
 800348c:	4402      	add	r2, r0
 800348e:	4601      	mov	r1, r0
 8003490:	428a      	cmp	r2, r1
 8003492:	d100      	bne.n	8003496 <memmove+0x2a>
 8003494:	bd10      	pop	{r4, pc}
 8003496:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800349a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800349e:	e7f7      	b.n	8003490 <memmove+0x24>

080034a0 <_free_r>:
 80034a0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80034a2:	2900      	cmp	r1, #0
 80034a4:	d044      	beq.n	8003530 <_free_r+0x90>
 80034a6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80034aa:	9001      	str	r0, [sp, #4]
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	f1a1 0404 	sub.w	r4, r1, #4
 80034b2:	bfb8      	it	lt
 80034b4:	18e4      	addlt	r4, r4, r3
 80034b6:	f000 f913 	bl	80036e0 <__malloc_lock>
 80034ba:	4a1e      	ldr	r2, [pc, #120]	; (8003534 <_free_r+0x94>)
 80034bc:	9801      	ldr	r0, [sp, #4]
 80034be:	6813      	ldr	r3, [r2, #0]
 80034c0:	b933      	cbnz	r3, 80034d0 <_free_r+0x30>
 80034c2:	6063      	str	r3, [r4, #4]
 80034c4:	6014      	str	r4, [r2, #0]
 80034c6:	b003      	add	sp, #12
 80034c8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80034cc:	f000 b90e 	b.w	80036ec <__malloc_unlock>
 80034d0:	42a3      	cmp	r3, r4
 80034d2:	d908      	bls.n	80034e6 <_free_r+0x46>
 80034d4:	6825      	ldr	r5, [r4, #0]
 80034d6:	1961      	adds	r1, r4, r5
 80034d8:	428b      	cmp	r3, r1
 80034da:	bf01      	itttt	eq
 80034dc:	6819      	ldreq	r1, [r3, #0]
 80034de:	685b      	ldreq	r3, [r3, #4]
 80034e0:	1949      	addeq	r1, r1, r5
 80034e2:	6021      	streq	r1, [r4, #0]
 80034e4:	e7ed      	b.n	80034c2 <_free_r+0x22>
 80034e6:	461a      	mov	r2, r3
 80034e8:	685b      	ldr	r3, [r3, #4]
 80034ea:	b10b      	cbz	r3, 80034f0 <_free_r+0x50>
 80034ec:	42a3      	cmp	r3, r4
 80034ee:	d9fa      	bls.n	80034e6 <_free_r+0x46>
 80034f0:	6811      	ldr	r1, [r2, #0]
 80034f2:	1855      	adds	r5, r2, r1
 80034f4:	42a5      	cmp	r5, r4
 80034f6:	d10b      	bne.n	8003510 <_free_r+0x70>
 80034f8:	6824      	ldr	r4, [r4, #0]
 80034fa:	4421      	add	r1, r4
 80034fc:	1854      	adds	r4, r2, r1
 80034fe:	42a3      	cmp	r3, r4
 8003500:	6011      	str	r1, [r2, #0]
 8003502:	d1e0      	bne.n	80034c6 <_free_r+0x26>
 8003504:	681c      	ldr	r4, [r3, #0]
 8003506:	685b      	ldr	r3, [r3, #4]
 8003508:	6053      	str	r3, [r2, #4]
 800350a:	4421      	add	r1, r4
 800350c:	6011      	str	r1, [r2, #0]
 800350e:	e7da      	b.n	80034c6 <_free_r+0x26>
 8003510:	d902      	bls.n	8003518 <_free_r+0x78>
 8003512:	230c      	movs	r3, #12
 8003514:	6003      	str	r3, [r0, #0]
 8003516:	e7d6      	b.n	80034c6 <_free_r+0x26>
 8003518:	6825      	ldr	r5, [r4, #0]
 800351a:	1961      	adds	r1, r4, r5
 800351c:	428b      	cmp	r3, r1
 800351e:	bf04      	itt	eq
 8003520:	6819      	ldreq	r1, [r3, #0]
 8003522:	685b      	ldreq	r3, [r3, #4]
 8003524:	6063      	str	r3, [r4, #4]
 8003526:	bf04      	itt	eq
 8003528:	1949      	addeq	r1, r1, r5
 800352a:	6021      	streq	r1, [r4, #0]
 800352c:	6054      	str	r4, [r2, #4]
 800352e:	e7ca      	b.n	80034c6 <_free_r+0x26>
 8003530:	b003      	add	sp, #12
 8003532:	bd30      	pop	{r4, r5, pc}
 8003534:	20000194 	.word	0x20000194

08003538 <sbrk_aligned>:
 8003538:	b570      	push	{r4, r5, r6, lr}
 800353a:	4e0e      	ldr	r6, [pc, #56]	; (8003574 <sbrk_aligned+0x3c>)
 800353c:	460c      	mov	r4, r1
 800353e:	6831      	ldr	r1, [r6, #0]
 8003540:	4605      	mov	r5, r0
 8003542:	b911      	cbnz	r1, 800354a <sbrk_aligned+0x12>
 8003544:	f000 f8bc 	bl	80036c0 <_sbrk_r>
 8003548:	6030      	str	r0, [r6, #0]
 800354a:	4621      	mov	r1, r4
 800354c:	4628      	mov	r0, r5
 800354e:	f000 f8b7 	bl	80036c0 <_sbrk_r>
 8003552:	1c43      	adds	r3, r0, #1
 8003554:	d00a      	beq.n	800356c <sbrk_aligned+0x34>
 8003556:	1cc4      	adds	r4, r0, #3
 8003558:	f024 0403 	bic.w	r4, r4, #3
 800355c:	42a0      	cmp	r0, r4
 800355e:	d007      	beq.n	8003570 <sbrk_aligned+0x38>
 8003560:	1a21      	subs	r1, r4, r0
 8003562:	4628      	mov	r0, r5
 8003564:	f000 f8ac 	bl	80036c0 <_sbrk_r>
 8003568:	3001      	adds	r0, #1
 800356a:	d101      	bne.n	8003570 <sbrk_aligned+0x38>
 800356c:	f04f 34ff 	mov.w	r4, #4294967295
 8003570:	4620      	mov	r0, r4
 8003572:	bd70      	pop	{r4, r5, r6, pc}
 8003574:	20000198 	.word	0x20000198

08003578 <_malloc_r>:
 8003578:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800357c:	1ccd      	adds	r5, r1, #3
 800357e:	f025 0503 	bic.w	r5, r5, #3
 8003582:	3508      	adds	r5, #8
 8003584:	2d0c      	cmp	r5, #12
 8003586:	bf38      	it	cc
 8003588:	250c      	movcc	r5, #12
 800358a:	2d00      	cmp	r5, #0
 800358c:	4607      	mov	r7, r0
 800358e:	db01      	blt.n	8003594 <_malloc_r+0x1c>
 8003590:	42a9      	cmp	r1, r5
 8003592:	d905      	bls.n	80035a0 <_malloc_r+0x28>
 8003594:	230c      	movs	r3, #12
 8003596:	603b      	str	r3, [r7, #0]
 8003598:	2600      	movs	r6, #0
 800359a:	4630      	mov	r0, r6
 800359c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80035a0:	4e2e      	ldr	r6, [pc, #184]	; (800365c <_malloc_r+0xe4>)
 80035a2:	f000 f89d 	bl	80036e0 <__malloc_lock>
 80035a6:	6833      	ldr	r3, [r6, #0]
 80035a8:	461c      	mov	r4, r3
 80035aa:	bb34      	cbnz	r4, 80035fa <_malloc_r+0x82>
 80035ac:	4629      	mov	r1, r5
 80035ae:	4638      	mov	r0, r7
 80035b0:	f7ff ffc2 	bl	8003538 <sbrk_aligned>
 80035b4:	1c43      	adds	r3, r0, #1
 80035b6:	4604      	mov	r4, r0
 80035b8:	d14d      	bne.n	8003656 <_malloc_r+0xde>
 80035ba:	6834      	ldr	r4, [r6, #0]
 80035bc:	4626      	mov	r6, r4
 80035be:	2e00      	cmp	r6, #0
 80035c0:	d140      	bne.n	8003644 <_malloc_r+0xcc>
 80035c2:	6823      	ldr	r3, [r4, #0]
 80035c4:	4631      	mov	r1, r6
 80035c6:	4638      	mov	r0, r7
 80035c8:	eb04 0803 	add.w	r8, r4, r3
 80035cc:	f000 f878 	bl	80036c0 <_sbrk_r>
 80035d0:	4580      	cmp	r8, r0
 80035d2:	d13a      	bne.n	800364a <_malloc_r+0xd2>
 80035d4:	6821      	ldr	r1, [r4, #0]
 80035d6:	3503      	adds	r5, #3
 80035d8:	1a6d      	subs	r5, r5, r1
 80035da:	f025 0503 	bic.w	r5, r5, #3
 80035de:	3508      	adds	r5, #8
 80035e0:	2d0c      	cmp	r5, #12
 80035e2:	bf38      	it	cc
 80035e4:	250c      	movcc	r5, #12
 80035e6:	4629      	mov	r1, r5
 80035e8:	4638      	mov	r0, r7
 80035ea:	f7ff ffa5 	bl	8003538 <sbrk_aligned>
 80035ee:	3001      	adds	r0, #1
 80035f0:	d02b      	beq.n	800364a <_malloc_r+0xd2>
 80035f2:	6823      	ldr	r3, [r4, #0]
 80035f4:	442b      	add	r3, r5
 80035f6:	6023      	str	r3, [r4, #0]
 80035f8:	e00e      	b.n	8003618 <_malloc_r+0xa0>
 80035fa:	6822      	ldr	r2, [r4, #0]
 80035fc:	1b52      	subs	r2, r2, r5
 80035fe:	d41e      	bmi.n	800363e <_malloc_r+0xc6>
 8003600:	2a0b      	cmp	r2, #11
 8003602:	d916      	bls.n	8003632 <_malloc_r+0xba>
 8003604:	1961      	adds	r1, r4, r5
 8003606:	42a3      	cmp	r3, r4
 8003608:	6025      	str	r5, [r4, #0]
 800360a:	bf18      	it	ne
 800360c:	6059      	strne	r1, [r3, #4]
 800360e:	6863      	ldr	r3, [r4, #4]
 8003610:	bf08      	it	eq
 8003612:	6031      	streq	r1, [r6, #0]
 8003614:	5162      	str	r2, [r4, r5]
 8003616:	604b      	str	r3, [r1, #4]
 8003618:	4638      	mov	r0, r7
 800361a:	f104 060b 	add.w	r6, r4, #11
 800361e:	f000 f865 	bl	80036ec <__malloc_unlock>
 8003622:	f026 0607 	bic.w	r6, r6, #7
 8003626:	1d23      	adds	r3, r4, #4
 8003628:	1af2      	subs	r2, r6, r3
 800362a:	d0b6      	beq.n	800359a <_malloc_r+0x22>
 800362c:	1b9b      	subs	r3, r3, r6
 800362e:	50a3      	str	r3, [r4, r2]
 8003630:	e7b3      	b.n	800359a <_malloc_r+0x22>
 8003632:	6862      	ldr	r2, [r4, #4]
 8003634:	42a3      	cmp	r3, r4
 8003636:	bf0c      	ite	eq
 8003638:	6032      	streq	r2, [r6, #0]
 800363a:	605a      	strne	r2, [r3, #4]
 800363c:	e7ec      	b.n	8003618 <_malloc_r+0xa0>
 800363e:	4623      	mov	r3, r4
 8003640:	6864      	ldr	r4, [r4, #4]
 8003642:	e7b2      	b.n	80035aa <_malloc_r+0x32>
 8003644:	4634      	mov	r4, r6
 8003646:	6876      	ldr	r6, [r6, #4]
 8003648:	e7b9      	b.n	80035be <_malloc_r+0x46>
 800364a:	230c      	movs	r3, #12
 800364c:	603b      	str	r3, [r7, #0]
 800364e:	4638      	mov	r0, r7
 8003650:	f000 f84c 	bl	80036ec <__malloc_unlock>
 8003654:	e7a1      	b.n	800359a <_malloc_r+0x22>
 8003656:	6025      	str	r5, [r4, #0]
 8003658:	e7de      	b.n	8003618 <_malloc_r+0xa0>
 800365a:	bf00      	nop
 800365c:	20000194 	.word	0x20000194

08003660 <_realloc_r>:
 8003660:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003664:	4680      	mov	r8, r0
 8003666:	4614      	mov	r4, r2
 8003668:	460e      	mov	r6, r1
 800366a:	b921      	cbnz	r1, 8003676 <_realloc_r+0x16>
 800366c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003670:	4611      	mov	r1, r2
 8003672:	f7ff bf81 	b.w	8003578 <_malloc_r>
 8003676:	b92a      	cbnz	r2, 8003684 <_realloc_r+0x24>
 8003678:	f7ff ff12 	bl	80034a0 <_free_r>
 800367c:	4625      	mov	r5, r4
 800367e:	4628      	mov	r0, r5
 8003680:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003684:	f000 f838 	bl	80036f8 <_malloc_usable_size_r>
 8003688:	4284      	cmp	r4, r0
 800368a:	4607      	mov	r7, r0
 800368c:	d802      	bhi.n	8003694 <_realloc_r+0x34>
 800368e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8003692:	d812      	bhi.n	80036ba <_realloc_r+0x5a>
 8003694:	4621      	mov	r1, r4
 8003696:	4640      	mov	r0, r8
 8003698:	f7ff ff6e 	bl	8003578 <_malloc_r>
 800369c:	4605      	mov	r5, r0
 800369e:	2800      	cmp	r0, #0
 80036a0:	d0ed      	beq.n	800367e <_realloc_r+0x1e>
 80036a2:	42bc      	cmp	r4, r7
 80036a4:	4622      	mov	r2, r4
 80036a6:	4631      	mov	r1, r6
 80036a8:	bf28      	it	cs
 80036aa:	463a      	movcs	r2, r7
 80036ac:	f7ff fed0 	bl	8003450 <memcpy>
 80036b0:	4631      	mov	r1, r6
 80036b2:	4640      	mov	r0, r8
 80036b4:	f7ff fef4 	bl	80034a0 <_free_r>
 80036b8:	e7e1      	b.n	800367e <_realloc_r+0x1e>
 80036ba:	4635      	mov	r5, r6
 80036bc:	e7df      	b.n	800367e <_realloc_r+0x1e>
	...

080036c0 <_sbrk_r>:
 80036c0:	b538      	push	{r3, r4, r5, lr}
 80036c2:	4d06      	ldr	r5, [pc, #24]	; (80036dc <_sbrk_r+0x1c>)
 80036c4:	2300      	movs	r3, #0
 80036c6:	4604      	mov	r4, r0
 80036c8:	4608      	mov	r0, r1
 80036ca:	602b      	str	r3, [r5, #0]
 80036cc:	f7ff fa94 	bl	8002bf8 <_sbrk>
 80036d0:	1c43      	adds	r3, r0, #1
 80036d2:	d102      	bne.n	80036da <_sbrk_r+0x1a>
 80036d4:	682b      	ldr	r3, [r5, #0]
 80036d6:	b103      	cbz	r3, 80036da <_sbrk_r+0x1a>
 80036d8:	6023      	str	r3, [r4, #0]
 80036da:	bd38      	pop	{r3, r4, r5, pc}
 80036dc:	2000019c 	.word	0x2000019c

080036e0 <__malloc_lock>:
 80036e0:	4801      	ldr	r0, [pc, #4]	; (80036e8 <__malloc_lock+0x8>)
 80036e2:	f000 b811 	b.w	8003708 <__retarget_lock_acquire_recursive>
 80036e6:	bf00      	nop
 80036e8:	200001a0 	.word	0x200001a0

080036ec <__malloc_unlock>:
 80036ec:	4801      	ldr	r0, [pc, #4]	; (80036f4 <__malloc_unlock+0x8>)
 80036ee:	f000 b80c 	b.w	800370a <__retarget_lock_release_recursive>
 80036f2:	bf00      	nop
 80036f4:	200001a0 	.word	0x200001a0

080036f8 <_malloc_usable_size_r>:
 80036f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80036fc:	1f18      	subs	r0, r3, #4
 80036fe:	2b00      	cmp	r3, #0
 8003700:	bfbc      	itt	lt
 8003702:	580b      	ldrlt	r3, [r1, r0]
 8003704:	18c0      	addlt	r0, r0, r3
 8003706:	4770      	bx	lr

08003708 <__retarget_lock_acquire_recursive>:
 8003708:	4770      	bx	lr

0800370a <__retarget_lock_release_recursive>:
 800370a:	4770      	bx	lr

0800370c <_init>:
 800370c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800370e:	bf00      	nop
 8003710:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003712:	bc08      	pop	{r3}
 8003714:	469e      	mov	lr, r3
 8003716:	4770      	bx	lr

08003718 <_fini>:
 8003718:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800371a:	bf00      	nop
 800371c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800371e:	bc08      	pop	{r3}
 8003720:	469e      	mov	lr, r3
 8003722:	4770      	bx	lr
