
*** Running vivado
    with args -log HDMI_display_Demon.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source HDMI_display_Demon.tcl -notrace


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source HDMI_display_Demon.tcl -notrace
Command: link_design -top HDMI_display_Demon -part xc7z035ffg676-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'F:/FILE/FPGA/ZYNQ/zynq_7035/hdmi_display_demon_720P/S01_CH11_hdmi_display_demon_720P/S01_CH11_hdmi_display_demon_1080P/hdmi_display_demon/hdmi_display_demon.runs/impl_1/.Xil/Vivado-19336-LAPTOP-8E6RLG3I/hdmi_display_0_1/hdmi_display_0.dcp' for cell 'u1_hdmi_display_0'
INFO: [Project 1-454] Reading design checkpoint 'F:/FILE/FPGA/ZYNQ/zynq_7035/hdmi_display_demon_720P/S01_CH11_hdmi_display_demon_720P/S01_CH11_hdmi_display_demon_1080P/hdmi_display_demon/hdmi_display_demon.runs/impl_1/.Xil/Vivado-19336-LAPTOP-8E6RLG3I/clk_wiz_0/clk_wiz_0.dcp' for cell 'u3_clk'
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z035ffg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [f:/FILE/Xilinx/Miz7035/My_ip_lib/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u3_clk/inst'
Finished Parsing XDC File [f:/FILE/Xilinx/Miz7035/My_ip_lib/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u3_clk/inst'
Parsing XDC File [f:/FILE/Xilinx/Miz7035/My_ip_lib/clk_wiz_0/clk_wiz_0.xdc] for cell 'u3_clk/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [f:/FILE/Xilinx/Miz7035/My_ip_lib/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [f:/FILE/Xilinx/Miz7035/My_ip_lib/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1314.828 ; gain = 604.566
Finished Parsing XDC File [f:/FILE/Xilinx/Miz7035/My_ip_lib/clk_wiz_0/clk_wiz_0.xdc] for cell 'u3_clk/inst'
Parsing XDC File [F:/FILE/FPGA/ZYNQ/zynq_7035/hdmi_display_demon_720P/S01_CH11_hdmi_display_demon_720P/S01_CH11_hdmi_display_demon_1080P/hdmi_display_demon/hdmi_display_demon.srcs/constrs_1/new/zynq_pin.xdc]
Finished Parsing XDC File [F:/FILE/FPGA/ZYNQ/zynq_7035/hdmi_display_demon_720P/S01_CH11_hdmi_display_demon_720P/S01_CH11_hdmi_display_demon_1080P/hdmi_display_demon/hdmi_display_demon.srcs/constrs_1/new/zynq_pin.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  OBUFDS => OBUFDS: 8 instances

11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1314.828 ; gain = 1033.777
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z035'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.597 . Memory (MB): peak = 1314.828 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 100a54e15

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1331.547 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 7 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 100a54e15

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 1331.547 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 124ffc430

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 1331.547 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 124ffc430

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.106 . Memory (MB): peak = 1331.547 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 124ffc430

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.119 . Memory (MB): peak = 1331.547 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1331.547 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 124ffc430

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.128 . Memory (MB): peak = 1331.547 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1a475d9f5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1331.547 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 1331.547 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/FILE/FPGA/ZYNQ/zynq_7035/hdmi_display_demon_720P/S01_CH11_hdmi_display_demon_720P/S01_CH11_hdmi_display_demon_1080P/hdmi_display_demon/hdmi_display_demon.runs/impl_1/HDMI_display_Demon_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file HDMI_display_Demon_drc_opted.rpt -pb HDMI_display_Demon_drc_opted.pb -rpx HDMI_display_Demon_drc_opted.rpx
Command: report_drc -file HDMI_display_Demon_drc_opted.rpt -pb HDMI_display_Demon_drc_opted.pb -rpx HDMI_display_Demon_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file F:/FILE/FPGA/ZYNQ/zynq_7035/hdmi_display_demon_720P/S01_CH11_hdmi_display_demon_720P/S01_CH11_hdmi_display_demon_1080P/hdmi_display_demon/hdmi_display_demon.runs/impl_1/HDMI_display_Demon_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z035'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1331.547 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: bfc38abb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1331.547 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1331.547 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ddb8de4e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1331.547 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 15515802c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1331.547 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 15515802c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1331.547 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 15515802c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1331.547 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1d9042e3f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1331.547 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d9042e3f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1331.547 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 11aed97af

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1331.547 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 13308df15

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1331.547 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 13308df15

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1331.547 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 16fe58ee6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1331.547 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 13909be5b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1331.547 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 13909be5b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1331.547 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 13909be5b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1331.547 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 104730282

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 104730282

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1371.637 ; gain = 40.090
INFO: [Place 30-746] Post Placement Timing Summary WNS=10.852. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: c86b6f92

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1371.637 ; gain = 40.090
Phase 4.1 Post Commit Optimization | Checksum: c86b6f92

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1371.637 ; gain = 40.090

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: c86b6f92

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1371.637 ; gain = 40.090

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: c86b6f92

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1371.637 ; gain = 40.090

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: e5a07b9b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1371.637 ; gain = 40.090
Phase 4 Post Placement Optimization and Clean-Up | Checksum: e5a07b9b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1371.637 ; gain = 40.090
Ending Placer Task | Checksum: c5a73b6e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1371.637 ; gain = 40.090
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1371.637 ; gain = 40.090
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.238 . Memory (MB): peak = 1371.637 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/FILE/FPGA/ZYNQ/zynq_7035/hdmi_display_demon_720P/S01_CH11_hdmi_display_demon_720P/S01_CH11_hdmi_display_demon_1080P/hdmi_display_demon/hdmi_display_demon.runs/impl_1/HDMI_display_Demon_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file HDMI_display_Demon_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 1371.637 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file HDMI_display_Demon_utilization_placed.rpt -pb HDMI_display_Demon_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.155 . Memory (MB): peak = 1371.637 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file HDMI_display_Demon_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1371.637 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z035'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 4bf3ea2f ConstDB: 0 ShapeSum: 79b3513f RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1064c5aa6

Time (s): cpu = 00:01:27 ; elapsed = 00:01:17 . Memory (MB): peak = 1643.988 ; gain = 272.352
Post Restoration Checksum: NetGraph: bd4798d NumContArr: fa77e119 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1064c5aa6

Time (s): cpu = 00:01:27 ; elapsed = 00:01:17 . Memory (MB): peak = 1643.988 ; gain = 272.352

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1064c5aa6

Time (s): cpu = 00:01:27 ; elapsed = 00:01:17 . Memory (MB): peak = 1643.988 ; gain = 272.352

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1064c5aa6

Time (s): cpu = 00:01:27 ; elapsed = 00:01:17 . Memory (MB): peak = 1643.988 ; gain = 272.352
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: e26f139f

Time (s): cpu = 00:01:29 ; elapsed = 00:01:19 . Memory (MB): peak = 1716.805 ; gain = 345.168
INFO: [Route 35-416] Intermediate Timing Summary | WNS=10.758 | TNS=0.000  | WHS=-0.609 | THS=-35.848|

Phase 2 Router Initialization | Checksum: 547881ca

Time (s): cpu = 00:01:29 ; elapsed = 00:01:19 . Memory (MB): peak = 1716.805 ; gain = 345.168

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 259fc63a0

Time (s): cpu = 00:01:29 ; elapsed = 00:01:19 . Memory (MB): peak = 1716.805 ; gain = 345.168

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 125
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=10.037 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 253ffab28

Time (s): cpu = 00:01:29 ; elapsed = 00:01:19 . Memory (MB): peak = 1716.805 ; gain = 345.168
Phase 4 Rip-up And Reroute | Checksum: 253ffab28

Time (s): cpu = 00:01:29 ; elapsed = 00:01:19 . Memory (MB): peak = 1716.805 ; gain = 345.168

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 253ffab28

Time (s): cpu = 00:01:29 ; elapsed = 00:01:19 . Memory (MB): peak = 1716.805 ; gain = 345.168

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 253ffab28

Time (s): cpu = 00:01:29 ; elapsed = 00:01:19 . Memory (MB): peak = 1716.805 ; gain = 345.168
Phase 5 Delay and Skew Optimization | Checksum: 253ffab28

Time (s): cpu = 00:01:29 ; elapsed = 00:01:19 . Memory (MB): peak = 1716.805 ; gain = 345.168

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 26008e0db

Time (s): cpu = 00:01:30 ; elapsed = 00:01:19 . Memory (MB): peak = 1716.805 ; gain = 345.168
INFO: [Route 35-416] Intermediate Timing Summary | WNS=10.246 | TNS=0.000  | WHS=0.106  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 26008e0db

Time (s): cpu = 00:01:30 ; elapsed = 00:01:19 . Memory (MB): peak = 1716.805 ; gain = 345.168
Phase 6 Post Hold Fix | Checksum: 26008e0db

Time (s): cpu = 00:01:30 ; elapsed = 00:01:19 . Memory (MB): peak = 1716.805 ; gain = 345.168

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0250485 %
  Global Horizontal Routing Utilization  = 0.0221557 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 16ff32488

Time (s): cpu = 00:01:30 ; elapsed = 00:01:19 . Memory (MB): peak = 1716.805 ; gain = 345.168

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 16ff32488

Time (s): cpu = 00:01:30 ; elapsed = 00:01:19 . Memory (MB): peak = 1716.805 ; gain = 345.168

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: afef7911

Time (s): cpu = 00:01:30 ; elapsed = 00:01:19 . Memory (MB): peak = 1716.805 ; gain = 345.168

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=10.246 | TNS=0.000  | WHS=0.106  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: afef7911

Time (s): cpu = 00:01:30 ; elapsed = 00:01:19 . Memory (MB): peak = 1716.805 ; gain = 345.168
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:30 ; elapsed = 00:01:19 . Memory (MB): peak = 1716.805 ; gain = 345.168

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:32 ; elapsed = 00:01:20 . Memory (MB): peak = 1716.805 ; gain = 345.168
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.179 . Memory (MB): peak = 1716.805 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/FILE/FPGA/ZYNQ/zynq_7035/hdmi_display_demon_720P/S01_CH11_hdmi_display_demon_720P/S01_CH11_hdmi_display_demon_1080P/hdmi_display_demon/hdmi_display_demon.runs/impl_1/HDMI_display_Demon_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file HDMI_display_Demon_drc_routed.rpt -pb HDMI_display_Demon_drc_routed.pb -rpx HDMI_display_Demon_drc_routed.rpx
Command: report_drc -file HDMI_display_Demon_drc_routed.rpt -pb HDMI_display_Demon_drc_routed.pb -rpx HDMI_display_Demon_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file F:/FILE/FPGA/ZYNQ/zynq_7035/hdmi_display_demon_720P/S01_CH11_hdmi_display_demon_720P/S01_CH11_hdmi_display_demon_1080P/hdmi_display_demon/hdmi_display_demon.runs/impl_1/HDMI_display_Demon_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file HDMI_display_Demon_methodology_drc_routed.rpt -pb HDMI_display_Demon_methodology_drc_routed.pb -rpx HDMI_display_Demon_methodology_drc_routed.rpx
Command: report_methodology -file HDMI_display_Demon_methodology_drc_routed.rpt -pb HDMI_display_Demon_methodology_drc_routed.pb -rpx HDMI_display_Demon_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file F:/FILE/FPGA/ZYNQ/zynq_7035/hdmi_display_demon_720P/S01_CH11_hdmi_display_demon_720P/S01_CH11_hdmi_display_demon_1080P/hdmi_display_demon/hdmi_display_demon.runs/impl_1/HDMI_display_Demon_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file HDMI_display_Demon_power_routed.rpt -pb HDMI_display_Demon_power_summary_routed.pb -rpx HDMI_display_Demon_power_routed.rpx
Command: report_power -file HDMI_display_Demon_power_routed.rpt -pb HDMI_display_Demon_power_summary_routed.pb -rpx HDMI_display_Demon_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
74 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file HDMI_display_Demon_route_status.rpt -pb HDMI_display_Demon_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file HDMI_display_Demon_timing_summary_routed.rpt -rpx HDMI_display_Demon_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file HDMI_display_Demon_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file HDMI_display_Demon_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1716.805 ; gain = 0.000
Command: write_bitstream -force HDMI_display_Demon.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z035'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./HDMI_display_Demon.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 2189.691 ; gain = 472.887
INFO: [Common 17-206] Exiting Vivado at Wed Oct  9 22:52:14 2019...
