$date
	Thu May 19 11:30:37 2022
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module test_divide_by3FSM $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$scope module fsm $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$var wire 1 # y $end
$var reg 2 $ currstate [1:0] $end
$var reg 2 % nextstate [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
bx $
x#
0"
0!
$end
#10
b1 %
1#
b0 $
1!
#20
0!
#30
b10 %
0#
b1 $
1!
#40
0!
#50
b0 %
b10 $
1!
#60
0!
#70
b1 %
1#
b0 $
1!
#80
0!
#90
b10 %
0#
b1 $
1!
#100
0!
#110
b0 %
b10 $
1!
#120
0!
#130
b1 %
1#
b0 $
1!
#140
0!
#150
b10 %
0#
b1 $
1!
#160
0!
#170
b0 %
b10 $
1!
#180
0!
#190
b1 %
1#
b0 $
1!
#200
0!
