<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Thu Dec 28 19:46:40 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     top_lserial
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 10.000000 -name clk0 [get_nets sysclk_c]
            4096 items scored, 1586 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 3.172ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             \debCom_inst/recBuf[0][0]_2189  (from sysclk_c +)
   Destination:    FD1P3DX    SP             \debCom_inst/bufferL2[8][7]_2004  (to sysclk_c +)

   Delay:                  12.913ns  (25.6% logic, 74.4% route), 8 logic levels.

 Constraint Details:

     12.913ns data_path \debCom_inst/recBuf[0][0]_2189 to \debCom_inst/bufferL2[8][7]_2004 violates
     10.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 9.741ns) by 3.172ns

 Path Details: \debCom_inst/recBuf[0][0]_2189 to \debCom_inst/bufferL2[8][7]_2004

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \debCom_inst/recBuf[0][0]_2189 (from sysclk_c)
Route        54   e 1.934                                  \debCom_inst/recBuf[0][0]
LUT4        ---     0.448              B to Z              \debCom_inst/i2_2_lut_3_lut_adj_308
Route         3   e 1.051                                  \debCom_inst/n10
LUT4        ---     0.448              B to Z              \debCom_inst/i1_4_lut_4_lut_4_lut
Route         1   e 0.020                                  \debCom_inst/n30
MUXL5       ---     0.212           BLUT to Z              \debCom_inst/i10373
Route         2   e 0.954                                  \debCom_inst/n13
LUT4        ---     0.448              C to Z              \debCom_inst/i1_3_lut_adj_291
Route        37   e 1.710                                  \debCom_inst/n2789
LUT4        ---     0.448              B to Z              \debCom_inst/i1_2_lut_rep_221
Route         8   e 1.287                                  \debCom_inst/n14535
LUT4        ---     0.448              D to Z              \debCom_inst/i1_4_lut_rep_161_4_lut
Route         2   e 0.954                                  \debCom_inst/n14198
LUT4        ---     0.448              D to Z              \debCom_inst/i11899_2_lut_2_lut_4_lut
Route        30   e 1.700                                  \debCom_inst/sysclk_c_enable_72
                  --------
                   12.913  (25.6% logic, 74.4% route), 8 logic levels.


Error:  The following path violates requirements by 3.172ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             \debCom_inst/recBuf[0][0]_2189  (from sysclk_c +)
   Destination:    FD1P3DX    SP             \debCom_inst/bufferL2[8][6]_2005  (to sysclk_c +)

   Delay:                  12.913ns  (25.6% logic, 74.4% route), 8 logic levels.

 Constraint Details:

     12.913ns data_path \debCom_inst/recBuf[0][0]_2189 to \debCom_inst/bufferL2[8][6]_2005 violates
     10.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 9.741ns) by 3.172ns

 Path Details: \debCom_inst/recBuf[0][0]_2189 to \debCom_inst/bufferL2[8][6]_2005

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \debCom_inst/recBuf[0][0]_2189 (from sysclk_c)
Route        54   e 1.934                                  \debCom_inst/recBuf[0][0]
LUT4        ---     0.448              B to Z              \debCom_inst/i2_2_lut_3_lut_adj_308
Route         3   e 1.051                                  \debCom_inst/n10
LUT4        ---     0.448              B to Z              \debCom_inst/i1_4_lut_4_lut_4_lut
Route         1   e 0.020                                  \debCom_inst/n30
MUXL5       ---     0.212           BLUT to Z              \debCom_inst/i10373
Route         2   e 0.954                                  \debCom_inst/n13
LUT4        ---     0.448              C to Z              \debCom_inst/i1_3_lut_adj_291
Route        37   e 1.710                                  \debCom_inst/n2789
LUT4        ---     0.448              B to Z              \debCom_inst/i1_2_lut_rep_221
Route         8   e 1.287                                  \debCom_inst/n14535
LUT4        ---     0.448              D to Z              \debCom_inst/i1_4_lut_rep_161_4_lut
Route         2   e 0.954                                  \debCom_inst/n14198
LUT4        ---     0.448              D to Z              \debCom_inst/i11899_2_lut_2_lut_4_lut
Route        30   e 1.700                                  \debCom_inst/sysclk_c_enable_72
                  --------
                   12.913  (25.6% logic, 74.4% route), 8 logic levels.


Error:  The following path violates requirements by 3.172ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             \debCom_inst/recBuf[0][0]_2189  (from sysclk_c +)
   Destination:    FD1P3BX    SP             \debCom_inst/bufferL2[8][5]_2006  (to sysclk_c +)

   Delay:                  12.913ns  (25.6% logic, 74.4% route), 8 logic levels.

 Constraint Details:

     12.913ns data_path \debCom_inst/recBuf[0][0]_2189 to \debCom_inst/bufferL2[8][5]_2006 violates
     10.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 9.741ns) by 3.172ns

 Path Details: \debCom_inst/recBuf[0][0]_2189 to \debCom_inst/bufferL2[8][5]_2006

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \debCom_inst/recBuf[0][0]_2189 (from sysclk_c)
Route        54   e 1.934                                  \debCom_inst/recBuf[0][0]
LUT4        ---     0.448              B to Z              \debCom_inst/i2_2_lut_3_lut_adj_308
Route         3   e 1.051                                  \debCom_inst/n10
LUT4        ---     0.448              B to Z              \debCom_inst/i1_4_lut_4_lut_4_lut
Route         1   e 0.020                                  \debCom_inst/n30
MUXL5       ---     0.212           BLUT to Z              \debCom_inst/i10373
Route         2   e 0.954                                  \debCom_inst/n13
LUT4        ---     0.448              C to Z              \debCom_inst/i1_3_lut_adj_291
Route        37   e 1.710                                  \debCom_inst/n2789
LUT4        ---     0.448              B to Z              \debCom_inst/i1_2_lut_rep_221
Route         8   e 1.287                                  \debCom_inst/n14535
LUT4        ---     0.448              D to Z              \debCom_inst/i1_4_lut_rep_161_4_lut
Route         2   e 0.954                                  \debCom_inst/n14198
LUT4        ---     0.448              D to Z              \debCom_inst/i11899_2_lut_2_lut_4_lut
Route        30   e 1.700                                  \debCom_inst/sysclk_c_enable_72
                  --------
                   12.913  (25.6% logic, 74.4% route), 8 logic levels.

Warning: 13.172 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 10.000000 -name    |             |             |
clk0 [get_nets sysclk_c]                |    10.000 ns|    13.172 ns|     8 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
\debCom_inst/n13                        |       2|    1341|     84.55%
                                        |        |        |
\debCom_inst/n1949                      |      28|     800|     50.44%
                                        |        |        |
\debCom_inst/n14204                     |       5|     786|     49.56%
                                        |        |        |
\debCom_inst/n30                        |       1|     769|     48.49%
                                        |        |        |
\debCom_inst/n14199                     |       2|     728|     45.90%
                                        |        |        |
\debCom_inst/sysclk_c_enable_73         |      22|     616|     38.84%
                                        |        |        |
\debCom_inst/n2789                      |      37|     541|     34.11%
                                        |        |        |
\debCom_inst/n14535                     |       8|     518|     32.66%
                                        |        |        |
\debCom_inst/n12259                     |       1|     488|     30.77%
                                        |        |        |
\debCom_inst/n14198                     |       2|     448|     28.25%
                                        |        |        |
\debCom_inst/sysclk_c_enable_72         |      30|     420|     26.48%
                                        |        |        |
\debCom_inst/n8320                      |       2|     404|     25.47%
                                        |        |        |
\debCom_inst/n14260                     |       1|     364|     22.95%
                                        |        |        |
\debCom_inst/n14261                     |       1|     364|     22.95%
                                        |        |        |
\debCom_inst/recBuf[0][0]               |      54|     308|     19.42%
                                        |        |        |
\debCom_inst/n10                        |       3|     305|     19.23%
                                        |        |        |
\debCom_inst/recBuf[0][4]               |      28|     303|     19.10%
                                        |        |        |
\debCom_inst/n37                        |       1|     296|     18.66%
                                        |        |        |
\debCom_inst/recBuf[0][1]               |      15|     295|     18.60%
                                        |        |        |
\debCom_inst/n15                        |      62|     240|     15.13%
                                        |        |        |
\debCom_inst/n14222                     |      11|     240|     15.13%
                                        |        |        |
\debCom_inst/n13484                     |       3|     192|     12.11%
                                        |        |        |
\debCom_inst/recBuf[0][2]               |      42|     187|     11.79%
                                        |        |        |
\debCom_inst/recBuf[0][5]               |      31|     169|     10.66%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 1586  Score: 3120775

Constraints cover  10586 paths, 999 nets, and 3251 connections (99.4% coverage)


Peak memory: 82960384 bytes, TRCE: 6696960 bytes, DLYMAN: 327680 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
