\hypertarget{group___r_c_c___system___clock___type}{}\doxysection{System Clock Type}
\label{group___r_c_c___system___clock___type}\index{System Clock Type@{System Clock Type}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___system___clock___type_ga7e721f5bf3fe925f78dae0356165332e}{RCC\+\_\+\+CLOCKTYPE\+\_\+\+SYSCLK}}~(0x00000001U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___system___clock___type_gaa5330efbd790632856a2b15851517ef9}{RCC\+\_\+\+CLOCKTYPE\+\_\+\+HCLK}}~(0x00000002U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___system___clock___type_gab00c7b70f0770a616be4b5df45a454c4}{RCC\+\_\+\+CLOCKTYPE\+\_\+\+PCLK1}}~(0x00000004U)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c___system___clock___type_gaa5330efbd790632856a2b15851517ef9}\label{group___r_c_c___system___clock___type_gaa5330efbd790632856a2b15851517ef9}} 
\index{System Clock Type@{System Clock Type}!RCC\_CLOCKTYPE\_HCLK@{RCC\_CLOCKTYPE\_HCLK}}
\index{RCC\_CLOCKTYPE\_HCLK@{RCC\_CLOCKTYPE\_HCLK}!System Clock Type@{System Clock Type}}
\doxysubsubsection{\texorpdfstring{RCC\_CLOCKTYPE\_HCLK}{RCC\_CLOCKTYPE\_HCLK}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CLOCKTYPE\+\_\+\+HCLK~(0x00000002U)}

HCLK to configure 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source_l00383}{383}} of file \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source}{stm32f0xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___system___clock___type_gab00c7b70f0770a616be4b5df45a454c4}\label{group___r_c_c___system___clock___type_gab00c7b70f0770a616be4b5df45a454c4}} 
\index{System Clock Type@{System Clock Type}!RCC\_CLOCKTYPE\_PCLK1@{RCC\_CLOCKTYPE\_PCLK1}}
\index{RCC\_CLOCKTYPE\_PCLK1@{RCC\_CLOCKTYPE\_PCLK1}!System Clock Type@{System Clock Type}}
\doxysubsubsection{\texorpdfstring{RCC\_CLOCKTYPE\_PCLK1}{RCC\_CLOCKTYPE\_PCLK1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CLOCKTYPE\+\_\+\+PCLK1~(0x00000004U)}

PCLK1 to configure 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source_l00384}{384}} of file \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source}{stm32f0xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___system___clock___type_ga7e721f5bf3fe925f78dae0356165332e}\label{group___r_c_c___system___clock___type_ga7e721f5bf3fe925f78dae0356165332e}} 
\index{System Clock Type@{System Clock Type}!RCC\_CLOCKTYPE\_SYSCLK@{RCC\_CLOCKTYPE\_SYSCLK}}
\index{RCC\_CLOCKTYPE\_SYSCLK@{RCC\_CLOCKTYPE\_SYSCLK}!System Clock Type@{System Clock Type}}
\doxysubsubsection{\texorpdfstring{RCC\_CLOCKTYPE\_SYSCLK}{RCC\_CLOCKTYPE\_SYSCLK}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CLOCKTYPE\+\_\+\+SYSCLK~(0x00000001U)}

SYSCLK to configure 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source_l00382}{382}} of file \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source}{stm32f0xx\+\_\+hal\+\_\+rcc.\+h}}.

