$date
	Sat Oct 22 20:58:10 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1036065
b10000 !
1"
#1036066
b10000 &
b10000 %
1$
#1036067
0"
#1036070
b1000 &
b1000 %
#1036074
b100 &
b100 %
#1036078
b10 &
b10 %
#1036082
b1 &
b1 %
1#
#1036086
b0 &
0#
b0 %
0$
#2030637
b1 !
1"
#2030638
b1 &
b1 %
1$
#2030639
0"
#2030642
1#
#2030646
b0 &
0#
b0 %
0$
#3081056
b11010 !
1"
#3081058
b11010 &
b11010 %
1$
#3081059
0"
#3081062
b1101 &
b1101 %
#3081066
b101000 &
b101000 %
#3081070
b10100 &
b10100 %
#3081074
b1010 &
b1010 %
#3081078
b101 &
b101 %
#3081082
b10000 &
b10000 %
#3081086
b1000 &
b1000 %
#3081090
b100 &
b100 %
#3081094
b10 &
b10 %
#3081098
b1 &
b1 %
1#
#3081102
b0 &
0#
b0 %
0$
#4500012
