// Generated by CIRCT firtool-1.58.0
module Unorder_Select_2(
  input  [6:0]  io_insts_issue_0_inst_prj,
                io_insts_issue_0_inst_prk,
  input         io_insts_issue_0_inst_rd_valid,
  input  [6:0]  io_insts_issue_0_inst_prd,
  input  [31:0] io_insts_issue_0_inst_imm,
  input  [5:0]  io_insts_issue_0_inst_rob_index,
  input  [4:0]  io_insts_issue_0_inst_mem_type,
  input  [6:0]  io_insts_issue_1_inst_prj,
                io_insts_issue_1_inst_prk,
  input         io_insts_issue_1_inst_rd_valid,
  input  [6:0]  io_insts_issue_1_inst_prd,
  input  [31:0] io_insts_issue_1_inst_imm,
  input  [5:0]  io_insts_issue_1_inst_rob_index,
  input  [4:0]  io_insts_issue_1_inst_mem_type,
  input  [6:0]  io_insts_issue_2_inst_prj,
                io_insts_issue_2_inst_prk,
  input         io_insts_issue_2_inst_rd_valid,
  input  [6:0]  io_insts_issue_2_inst_prd,
  input  [31:0] io_insts_issue_2_inst_imm,
  input  [5:0]  io_insts_issue_2_inst_rob_index,
  input  [4:0]  io_insts_issue_2_inst_mem_type,
  input  [6:0]  io_insts_issue_3_inst_prj,
                io_insts_issue_3_inst_prk,
  input         io_insts_issue_3_inst_rd_valid,
  input  [6:0]  io_insts_issue_3_inst_prd,
  input  [31:0] io_insts_issue_3_inst_imm,
  input  [5:0]  io_insts_issue_3_inst_rob_index,
  input  [4:0]  io_insts_issue_3_inst_mem_type,
  input  [6:0]  io_insts_issue_4_inst_prj,
                io_insts_issue_4_inst_prk,
  input         io_insts_issue_4_inst_rd_valid,
  input  [6:0]  io_insts_issue_4_inst_prd,
  input  [31:0] io_insts_issue_4_inst_imm,
  input  [5:0]  io_insts_issue_4_inst_rob_index,
  input  [4:0]  io_insts_issue_4_inst_mem_type,
  input  [6:0]  io_insts_issue_5_inst_prj,
                io_insts_issue_5_inst_prk,
  input         io_insts_issue_5_inst_rd_valid,
  input  [6:0]  io_insts_issue_5_inst_prd,
  input  [31:0] io_insts_issue_5_inst_imm,
  input  [5:0]  io_insts_issue_5_inst_rob_index,
  input  [4:0]  io_insts_issue_5_inst_mem_type,
  input  [6:0]  io_insts_issue_6_inst_prj,
                io_insts_issue_6_inst_prk,
  input         io_insts_issue_6_inst_rd_valid,
  input  [6:0]  io_insts_issue_6_inst_prd,
  input  [31:0] io_insts_issue_6_inst_imm,
  input  [5:0]  io_insts_issue_6_inst_rob_index,
  input  [4:0]  io_insts_issue_6_inst_mem_type,
  input  [6:0]  io_insts_issue_7_inst_prj,
                io_insts_issue_7_inst_prk,
  input         io_insts_issue_7_inst_rd_valid,
  input  [6:0]  io_insts_issue_7_inst_prd,
  input  [31:0] io_insts_issue_7_inst_imm,
  input  [5:0]  io_insts_issue_7_inst_rob_index,
  input  [4:0]  io_insts_issue_7_inst_mem_type,
  input         io_issue_req_0,
                io_issue_req_1,
                io_issue_req_2,
                io_issue_req_3,
                io_issue_req_4,
                io_issue_req_5,
                io_issue_req_6,
                io_issue_req_7,
                io_stall,
  output        io_issue_ack_0,
                io_issue_ack_1,
                io_issue_ack_2,
                io_issue_ack_3,
                io_issue_ack_4,
                io_issue_ack_5,
                io_issue_ack_6,
                io_issue_ack_7,
  output [6:0]  io_wake_preg,
                io_inst_issue_inst_prj,
                io_inst_issue_inst_prk,
  output        io_inst_issue_inst_rd_valid,
  output [6:0]  io_inst_issue_inst_prd,
  output [31:0] io_inst_issue_inst_imm,
  output [5:0]  io_inst_issue_inst_rob_index,
  output [4:0]  io_inst_issue_inst_mem_type,
  output        io_inst_issue_valid
);

  reg  [6:0]  casez_tmp;
  reg  [6:0]  casez_tmp_0;
  reg         casez_tmp_1;
  reg  [6:0]  casez_tmp_2;
  reg  [31:0] casez_tmp_3;
  reg  [5:0]  casez_tmp_4;
  reg  [4:0]  casez_tmp_5;
  wire [7:0]  issue_ack =
    io_issue_req_0
      ? 8'h1
      : io_issue_req_1
          ? 8'h2
          : io_issue_req_2
              ? 8'h4
              : io_issue_req_3
                  ? 8'h8
                  : io_issue_req_4
                      ? 8'h10
                      : io_issue_req_5
                          ? 8'h20
                          : io_issue_req_6 ? 8'h40 : {io_issue_req_7, 7'h0};
  wire        _GEN =
    (|{io_issue_req_7,
       io_issue_req_6,
       io_issue_req_5,
       io_issue_req_4,
       io_issue_req_3,
       io_issue_req_2,
       io_issue_req_1,
       io_issue_req_0}) & ~io_stall;
  wire        _io_issue_ack_0_output = _GEN & issue_ack[0];
  wire        _io_issue_ack_1_output = _GEN & issue_ack[1];
  wire        _io_issue_ack_2_output = _GEN & issue_ack[2];
  wire        _io_issue_ack_3_output = _GEN & issue_ack[3];
  wire        _io_issue_ack_4_output = _GEN & issue_ack[4];
  wire        _io_issue_ack_5_output = _GEN & issue_ack[5];
  wire        _io_issue_ack_6_output = _GEN & issue_ack[6];
  wire        _io_issue_ack_7_output = _GEN & issue_ack[7];
  wire [2:0]  _select_index_T_1 = issue_ack[7:5] | issue_ack[3:1];
  wire [2:0]  select_index =
    {|(issue_ack[7:4]),
     |(_select_index_T_1[2:1]),
     _select_index_T_1[2] | _select_index_T_1[0]};
  always_comb begin
    casez (select_index)
      3'b000:
        casez_tmp = io_insts_issue_0_inst_prj;
      3'b001:
        casez_tmp = io_insts_issue_1_inst_prj;
      3'b010:
        casez_tmp = io_insts_issue_2_inst_prj;
      3'b011:
        casez_tmp = io_insts_issue_3_inst_prj;
      3'b100:
        casez_tmp = io_insts_issue_4_inst_prj;
      3'b101:
        casez_tmp = io_insts_issue_5_inst_prj;
      3'b110:
        casez_tmp = io_insts_issue_6_inst_prj;
      default:
        casez_tmp = io_insts_issue_7_inst_prj;
    endcase
  end // always_comb
  always_comb begin
    casez (select_index)
      3'b000:
        casez_tmp_0 = io_insts_issue_0_inst_prk;
      3'b001:
        casez_tmp_0 = io_insts_issue_1_inst_prk;
      3'b010:
        casez_tmp_0 = io_insts_issue_2_inst_prk;
      3'b011:
        casez_tmp_0 = io_insts_issue_3_inst_prk;
      3'b100:
        casez_tmp_0 = io_insts_issue_4_inst_prk;
      3'b101:
        casez_tmp_0 = io_insts_issue_5_inst_prk;
      3'b110:
        casez_tmp_0 = io_insts_issue_6_inst_prk;
      default:
        casez_tmp_0 = io_insts_issue_7_inst_prk;
    endcase
  end // always_comb
  always_comb begin
    casez (select_index)
      3'b000:
        casez_tmp_1 = io_insts_issue_0_inst_rd_valid;
      3'b001:
        casez_tmp_1 = io_insts_issue_1_inst_rd_valid;
      3'b010:
        casez_tmp_1 = io_insts_issue_2_inst_rd_valid;
      3'b011:
        casez_tmp_1 = io_insts_issue_3_inst_rd_valid;
      3'b100:
        casez_tmp_1 = io_insts_issue_4_inst_rd_valid;
      3'b101:
        casez_tmp_1 = io_insts_issue_5_inst_rd_valid;
      3'b110:
        casez_tmp_1 = io_insts_issue_6_inst_rd_valid;
      default:
        casez_tmp_1 = io_insts_issue_7_inst_rd_valid;
    endcase
  end // always_comb
  always_comb begin
    casez (select_index)
      3'b000:
        casez_tmp_2 = io_insts_issue_0_inst_prd;
      3'b001:
        casez_tmp_2 = io_insts_issue_1_inst_prd;
      3'b010:
        casez_tmp_2 = io_insts_issue_2_inst_prd;
      3'b011:
        casez_tmp_2 = io_insts_issue_3_inst_prd;
      3'b100:
        casez_tmp_2 = io_insts_issue_4_inst_prd;
      3'b101:
        casez_tmp_2 = io_insts_issue_5_inst_prd;
      3'b110:
        casez_tmp_2 = io_insts_issue_6_inst_prd;
      default:
        casez_tmp_2 = io_insts_issue_7_inst_prd;
    endcase
  end // always_comb
  always_comb begin
    casez (select_index)
      3'b000:
        casez_tmp_3 = io_insts_issue_0_inst_imm;
      3'b001:
        casez_tmp_3 = io_insts_issue_1_inst_imm;
      3'b010:
        casez_tmp_3 = io_insts_issue_2_inst_imm;
      3'b011:
        casez_tmp_3 = io_insts_issue_3_inst_imm;
      3'b100:
        casez_tmp_3 = io_insts_issue_4_inst_imm;
      3'b101:
        casez_tmp_3 = io_insts_issue_5_inst_imm;
      3'b110:
        casez_tmp_3 = io_insts_issue_6_inst_imm;
      default:
        casez_tmp_3 = io_insts_issue_7_inst_imm;
    endcase
  end // always_comb
  always_comb begin
    casez (select_index)
      3'b000:
        casez_tmp_4 = io_insts_issue_0_inst_rob_index;
      3'b001:
        casez_tmp_4 = io_insts_issue_1_inst_rob_index;
      3'b010:
        casez_tmp_4 = io_insts_issue_2_inst_rob_index;
      3'b011:
        casez_tmp_4 = io_insts_issue_3_inst_rob_index;
      3'b100:
        casez_tmp_4 = io_insts_issue_4_inst_rob_index;
      3'b101:
        casez_tmp_4 = io_insts_issue_5_inst_rob_index;
      3'b110:
        casez_tmp_4 = io_insts_issue_6_inst_rob_index;
      default:
        casez_tmp_4 = io_insts_issue_7_inst_rob_index;
    endcase
  end // always_comb
  always_comb begin
    casez (select_index)
      3'b000:
        casez_tmp_5 = io_insts_issue_0_inst_mem_type;
      3'b001:
        casez_tmp_5 = io_insts_issue_1_inst_mem_type;
      3'b010:
        casez_tmp_5 = io_insts_issue_2_inst_mem_type;
      3'b011:
        casez_tmp_5 = io_insts_issue_3_inst_mem_type;
      3'b100:
        casez_tmp_5 = io_insts_issue_4_inst_mem_type;
      3'b101:
        casez_tmp_5 = io_insts_issue_5_inst_mem_type;
      3'b110:
        casez_tmp_5 = io_insts_issue_6_inst_mem_type;
      default:
        casez_tmp_5 = io_insts_issue_7_inst_mem_type;
    endcase
  end // always_comb
  wire [7:0]  _io_inst_issue_T =
    {_io_issue_ack_7_output,
     _io_issue_ack_6_output,
     _io_issue_ack_5_output,
     _io_issue_ack_4_output,
     _io_issue_ack_3_output,
     _io_issue_ack_2_output,
     _io_issue_ack_1_output,
     _io_issue_ack_0_output};
  assign io_issue_ack_0 = _io_issue_ack_0_output;
  assign io_issue_ack_1 = _io_issue_ack_1_output;
  assign io_issue_ack_2 = _io_issue_ack_2_output;
  assign io_issue_ack_3 = _io_issue_ack_3_output;
  assign io_issue_ack_4 = _io_issue_ack_4_output;
  assign io_issue_ack_5 = _io_issue_ack_5_output;
  assign io_issue_ack_6 = _io_issue_ack_6_output;
  assign io_issue_ack_7 = _io_issue_ack_7_output;
  assign io_wake_preg =
    (|{_io_issue_ack_7_output,
       _io_issue_ack_6_output,
       _io_issue_ack_5_output,
       _io_issue_ack_4_output,
       _io_issue_ack_3_output,
       _io_issue_ack_2_output,
       _io_issue_ack_1_output,
       _io_issue_ack_0_output}) & casez_tmp_1
      ? casez_tmp_2
      : 7'h0;
  assign io_inst_issue_inst_prj = (|_io_inst_issue_T) ? casez_tmp : 7'h0;
  assign io_inst_issue_inst_prk = (|_io_inst_issue_T) ? casez_tmp_0 : 7'h0;
  assign io_inst_issue_inst_rd_valid = (|_io_inst_issue_T) & casez_tmp_1;
  assign io_inst_issue_inst_prd = (|_io_inst_issue_T) ? casez_tmp_2 : 7'h0;
  assign io_inst_issue_inst_imm = (|_io_inst_issue_T) ? casez_tmp_3 : 32'h0;
  assign io_inst_issue_inst_rob_index = (|_io_inst_issue_T) ? casez_tmp_4 : 6'h0;
  assign io_inst_issue_inst_mem_type = (|_io_inst_issue_T) ? casez_tmp_5 : 5'h0;
  assign io_inst_issue_valid =
    |{_io_issue_ack_7_output,
      _io_issue_ack_6_output,
      _io_issue_ack_5_output,
      _io_issue_ack_4_output,
      _io_issue_ack_3_output,
      _io_issue_ack_2_output,
      _io_issue_ack_1_output,
      _io_issue_ack_0_output};
endmodule

