/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [25:0] celloutsig_0_1z;
  reg [13:0] celloutsig_0_2z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [23:0] celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire [6:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire [18:0] celloutsig_1_5z;
  wire [22:0] celloutsig_1_6z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = celloutsig_1_1z ? celloutsig_1_0z[7] : celloutsig_1_1z;
  assign celloutsig_1_3z = celloutsig_1_0z[4] ? in_data[157] : celloutsig_1_1z;
  assign celloutsig_0_5z = !(celloutsig_0_2z[7] ? in_data[23] : in_data[28]);
  assign celloutsig_1_19z = !(celloutsig_1_10z[7] ? celloutsig_1_3z : in_data[166]);
  assign celloutsig_1_1z = ~(celloutsig_1_0z[10] | celloutsig_1_0z[8]);
  assign celloutsig_1_0z = in_data[178:155] + in_data[172:149];
  assign celloutsig_1_4z = in_data[132:127] + in_data[103:98];
  assign celloutsig_1_5z = in_data[164:146] + { in_data[136:122], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_6z = { celloutsig_1_5z[18:4], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_2z } + celloutsig_1_0z[22:0];
  assign celloutsig_1_18z = celloutsig_1_5z[15:9] + celloutsig_1_6z[12:6];
  assign celloutsig_0_0z = in_data[14] & ~(in_data[81]);
  assign celloutsig_0_6z = celloutsig_0_5z & ~(celloutsig_0_2z[7]);
  assign celloutsig_0_1z = { in_data[79:55], celloutsig_0_0z } - { in_data[68:47], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_10z = celloutsig_1_5z[14:6] - { in_data[129:123], celloutsig_1_3z, celloutsig_1_3z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_2z = 14'h0000;
    else if (!clkin_data[0]) celloutsig_0_2z = celloutsig_0_1z[23:10];
  assign { out_data[134:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_5z, celloutsig_0_6z };
endmodule
