// Seed: 3976396792
module module_0;
  wire [-1 : 1] id_1;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    input tri1 id_2,
    input wand id_3,
    input tri id_4,
    input supply0 id_5,
    output logic id_6
);
  always_latch @(posedge id_3 or negedge id_2) begin : LABEL_0
    if (1 == 1) begin : LABEL_1
      id_6 = 1'h0 ? 1'h0 : "" - -1'b0 | id_4;
      id_6 <= -1;
    end
  end
  module_0 modCall_1 ();
endmodule
