// Seed: 4005201269
module module_0 (
    input supply0 id_0,
    input tri0 id_1,
    output supply0 id_2,
    output wor id_3,
    output tri1 id_4,
    output supply0 id_5
);
  wire [1 : 1] id_7;
endmodule
module module_1 #(
    parameter id_2  = 32'd79,
    parameter id_21 = 32'd77
) (
    input supply0 id_0,
    output wand id_1,
    input wire _id_2,
    output tri0 id_3,
    input wire id_4,
    output wand id_5,
    input tri1 id_6,
    input uwire id_7,
    input wire id_8,
    input wor id_9,
    input supply1 id_10,
    input wor id_11,
    output tri1 id_12,
    input tri0 id_13,
    input tri0 id_14,
    input tri1 id_15,
    input tri0 id_16,
    output wand id_17,
    input tri0 id_18,
    input tri id_19,
    output wire id_20,
    input tri _id_21,
    output tri0 id_22,
    input uwire id_23,
    input tri0 id_24,
    input wire id_25,
    input uwire id_26,
    input tri0 id_27,
    input tri1 id_28,
    output tri0 id_29,
    input uwire id_30,
    output wire id_31
);
  logic [1 'b0 -  id_2 : id_21] id_33, id_34;
  assign id_31 = id_13;
  localparam id_35 = 1 > 1'b0 - -1;
  module_0 modCall_1 (
      id_4,
      id_24,
      id_20,
      id_29,
      id_17,
      id_17
  );
  assign modCall_1.id_4 = 0;
  wire id_36;
endmodule
