// Seed: 1189325949
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  assign module_2.id_1 = 0;
  input wire id_2;
  output wire id_1;
  assign module_1.id_7 = 0;
  wire \id_4 ;
  wire id_5;
  ;
endmodule
module module_1 (
    input supply1 id_0,
    output logic id_1,
    output wand id_2,
    input supply1 id_3
    , id_6,
    output supply0 id_4
);
  supply1 id_7 = -1;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_7
  );
  wire id_8;
  initial id_1 <= id_7;
endmodule
module module_2 (
    input  uwire id_0,
    output wire  id_1,
    input  uwire id_2
);
  assign id_1 = id_2;
  parameter id_4 = 1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
endmodule
