.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000010000000000010
000010110000001000
000000000000000000
000000000000000001
000000000011000001
000000000001010000
001100000000000000
000000000000010000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000
000000000000000000
000000000000000000

.io_tile 5 0
000010000000000010
000101010000000000
000000000000000000
000000000000000001
000000000001100001
000000000001110000
001100000000000000
000000000000000000
000010000000000000
000101010000000000
000000111000110010
000000001001110000
000000000000000000
000000000000000001
000000000000000001
000011010000000000

.io_tile 6 0
000001110000000010
000100000000000000
000000000000000000
000000000000000001
000010000011010101
000001010001111000
001110000000000000
000010110000000000
000010000000000000
000101010000000000
000000000010000010
000000000001010000
000010000000000000
000001010000000001
000000000000000001
000000000000000000

.io_tile 7 0
000000000000000010
000000000000001000
000000000000000000
000000000000000001
000000000011101101
000000000001010100
001100011000000000
000000001000000000
000001110000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000011110000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000010000000000010
000101010000000000
000000000000000000
000000000000000001
000000000001100001
000000000001010000
001100000000000000
000000000000000000
000010111000000000
000101011000000000
000000000000000010
000000000001000000
000000000000000000
000000000000000001
000000000000000001
000000000000000000

.io_tile 10 0
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000010000000000000
000001010000000000
001100111000000000
000000001000000000
000000000000000000
000000000000000000
000000000010010010
000000000001110000
000000000000000000
000000000000000001
000000000000000001
000000000000000000

.io_tile 11 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000011010110001
000000001001010000
001000000000000000
000000000000000000
000000000000000010
000100000000000010
000000000000000000
000000000000000000
000001111000000000
000000001000000001
000000000000000000
000000000000000000

.io_tile 12 0
010000000000000000
000100000000000000
000000000000000000
100000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
110000000000000010
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000001110000000000000000000000000000000000000000000
010101000100000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000001100110000000100000000
000000000000000000000000000000011010110000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
110000000001010000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000

.ramb_tile 3 1
000000100000001111100000011000000000000000
000000000000000111100011100101001000000000
011000000000001000000111111101000000000000
100000000000000111000111101001101100000000
010000000000001001000010001000000000000000
010000000000001011100000001001000000000000
000010000000000101100111110000000000000000
000001000000000000100011110001000000000000
000000000001100111000000010000000000000000
000000000000100000100011101011000000000000
000000000000000000000000001101000000000010
000000000000000000000000001101000000000000
000000000000000000000000001000000000000000
000000000000000000000000001101000000000000
010000000000000000000000000000000000000000
010000000000000000000000000101000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000010110000000000000000000000000000
010010100000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000101000000100000000
000000000000000000000000001101010000010100000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000001110000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011010001100000000000000000000000000000000000000000000
100001000000000000000011110000000000000000000000000000
000001000001000000000000000000000001000000100100000000
000000000000000000000000000000001001000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000

.logic_tile 6 1
000000000000000001000000000000000000000000000000000000
000000100000000000100000000000000000000000000000000000
011000001110001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
110000000100000000000000000000000000000000000000000000
010000000110000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000001001011100000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000001010000000000000000101111111101111110100000001
000000000000000000000000000001011010001111110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
010000000000000000000100000000000000000000000000000000

.logic_tile 7 1
100000000000000000000000000000001110110011000110000011
000010000000000000000010110000001111110011001000000101
101000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000010110100110000011
000010100000000000000000000000100000010110101000100001
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000110000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010000001000000000000000001000000000010110100000000000
000000000000001001000000000111000000101001010000000000

.logic_tile 8 1
000000000110000000000011100111100000000000000000000000
000000000000000000000000000000000000000001000000000000
011100000000000111100000001000000001100000010100000000
100000000000000000000000000001001010010000100000000001
010000000000000000000000000000011000101000000100000001
000000000000000000000000001111000000010100000000100000
000000000000001000000000001000000000100000010110000000
000000000000000001000011110001001001010000100000000000
000000000000000001100000000001111010101000000100000000
000010100000000000000000000000010000101000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000011011000101000000100000000
000000000000000000000000000000000000101000000001000001
110000000000001000000000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000

.logic_tile 9 1
000000000000000101000000010000000000000000000000000000
000000000000000000100010000000000000000000000000000000
011000000000001000000010100000000000000000000000000000
000010100000000101000100000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010010000000000000000000000011000000000010000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001001000000000000100000
000000000000000000000000000000011110000100000100000000
000000000000001101000000000000010000000000000000000000
000000000000100000000000000000000000000000000100000000
000010100001000000000000000001000000000010000010000000
000010100000100000000000001000000000000000000000000000
000011000000000000000000000001000000000010000000000000
010000000110000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000

.ramb_tile 10 1
000000000000001000000011100000000001000000
000000000000000111000111011001001001000000
011000000000001000000000011111000001000000
100000000000001111000011111111001011010000
110000001000000000000000000000000000000000
010010100000001011000000000001000000000000
000000000000000001000000011000000000000000
000000000000001111000011100101000000000000
000000000000000000000000001000000000000000
000000000001010000000010000001000000000000
000000000000000000000000010011100000100000
000000000000000000000011111001100000000000
000000000000000111000000001000000000000000
000000000000000000100000001111000000000000
010000000000000000000111000000000000000000
110000000010100000000111000101000000000000

.logic_tile 11 1
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000001000000010110100000000101
000000000000001001000010010000100000010110100000000000
000000000000000000000000001000000001100000010010000000
000000000100000000000000001011001100010000100000000100
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.ramt_tile 3 2
000000010000000111100000000000000001000000
000000000000000000100010001101001101000000
011000010000000001000010001111000000000000
000000000000000000100100001101101000000000
110000000000000000000010000000000000000000
010000000000000000000100000011000000000000
000100000000000000000000011000000000000000
000100001100000000000011110001000000000000
000000000000001000000000001000000000000000
000000000000000011000010101111000000000000
000000000000000000000000000001000000000000
000000001100001111000011101111100000000000
000000000010000000000110001000000000000000
000000000000000000000111110111000000000000
110010100001010111000111001000000000000000
010001000000100000100000001001000000000000

.logic_tile 4 2
000000000000000101000000001001001100001001000000000000
000000000000000000100000001101001110101011110000000001
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000101011100101000000100000000
000000000000000000000011100000110000101000000000000000
000000000000000000000010100000001110101000000100000000
000000000000000000000100001101010000010100000010000100
000000000000000101000000010000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000001100011100000001010101000000100000000
000000000000000000100000001011010000010100000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000001100000010100000000
000000000000000000000000000101001101010000100000000010
011000000000100000000000000011111010101000000100000001
100000000001000000000000000000110000101000000000000000
010000000000001001100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000110100000000111100011100000100000010100000010
000000000001010000000000000000101010100000010000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 6 2
000000001100000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000100001
011000000000001000000000000000000000000000000100000000
100000000000000001010000001101000000000010000000000000
000000100000000111100000000111000000000000000100000000
000011000100000000100011110000100000000001000000000001
000000001110000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000100
000000000000100001100110100000000000000000100100000000
000000000000000000000000000000001010000000000000000000
000000000000001000000000000000011000000100000100000010
000000000000000101000000000000000000000000000000000000
000000000010000000000000010000001100000100000100000010
000000000000000000000010010000010000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 7 2
000000000000001000000000000000000000000000100100000000
000000000000001111000000000000001000000000000000000000
011000000001010000000000000000000000000000000100000011
100000000000100000000000000111000000000010000000000000
000000000000001000000000000011000001110110110000000000
000000001110001001000000000000001010110110110000000000
000000000010100011100000000000000000000000000100000000
000010101100010000100000001111000000000010000000000000
000000000000000001000000000000011110000100000100000000
000000000000000000100000000000010000000000000000000000
000000000110000000000000010000000000000000100100000000
000000000110000000000010000000001010000000000000000100
000000000000001000000000011000000000000000000100000000
000000000000000001000010101111000000000010000000000000
000000000000000000000110110000011100000100000100000100
000000000000000000000010100000010000000000000000000000

.logic_tile 8 2
000000000100000111000110000001011000101011110001000000
000000000000000000100010010000010000101011110010000001
011000000000000000000010001000001110010101010000000000
000000000000010000000100000111010000101010100000000000
010000000000000001100000000000000000011001100100000000
010000000000000000000000001011001111100110010000000000
000010100001010000000010100011000000000000000000000000
000001000100100000000100000011100000111111110000000000
000010000000000101000000000011000000000000000110100101
000001000000000000000010100000000000000001000000000100
000010100000000000000000000000000000000000000110000000
000001000000000000000000001001000000000010000000000000
000000000000000000000010100000000000000000000100000000
000000000000000000000000000101000000000010000000000000
010000000000000000000000000101100000000000000100000000
000000000100000101000000000000100000000001000000000000

.logic_tile 9 2
000000000000100000000000000101100000000000000100100000
000010000001010000000000000000100000000001000001000001
011000001110000000000010100101100001011001100000000000
000000000000000000000100000000001010011001100000000000
010000000000000000000011000000000000010110100111000000
110000000000000000000000001011000000101001010000000001
000000000010000101000000001000000000000000000111000010
000000000000001101100010111001000000000010000000000010
000000000000000000000000010101111000010101010100000000
000000000000000000000010000000110000010101010001000000
000000000001010000000000001000000000000000000110000001
000000000000000000000000000101000000000010000000000100
000000000000000000000000001000000000000000000110000110
000000000000000000000000000101000000000010000001000001
010000000000000000000000000000011011001100110000000000
000000000000000000000000000000001011001100110000000000

.ramt_tile 10 2
000000010111010111000000000000000001000000
000000000000100000100000000101001110000000
011000010000000000000000000011100001000001
000000001000000000000000000001101011000000
110000000000000001000000000000000000000000
110000000000000000100000000011000000000000
000010100001000111100111101000000000000000
000000000000000000000011110011000000000000
000001000000001000000000001000000000000000
000010000000001011000000001111000000000000
000000000000000011100000010101100000100000
000000000000000000000010011111100000000000
000000000000001111000011110000000000000000
000000000000000011000011010111000000000000
010000000000000001000111000000000000000000
110001000000000000000100000111000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000000000000000000000001000000001000000000
000000000000010000000011110000001010000000000000001000
011000000000000111100000010101111011001100111000000000
100000000000000000100011110000101110110011000000000000
010000000000000101000000000111101000110011000000000000
010000000000010000100000001111000000001100110000000000
000000000000001001100110011001101101000000110100000000
000000000000000001000010001101111000000000010100000000
000001000000000000000000011001111010001001000100000000
000000000000000000000010001001011110000001000100000000
000000000000000000000000000101000000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000000000001100110000000011010100000000000000000
000000000000000000000000000101001111010000000000000011
010000000000001000000000000000000001001111000000000000
000000000000001011000000000000001010001111000000000000

.logic_tile 2 3
100000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
101000000000000000000000010000000000000000000000000000
101000000000000000000011110000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110010000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000001011000000010100100000000
000000000000000000000000000000110000000010100000100000

.ramb_tile 3 3
010001000000000111100000011000000000000000
001000001010000000000010010001001100000000
011000000000001111000000001001000000000000
100000001100001111000010010111101111000000
010000000000000000000111101000000000000000
111000000000000000000100000111000000000000
000000001000000000000011101000000000000000
001000001100000000000000000001000000000000
000000000000001000000000000000000000000000
001000000000001011000000001111000000000000
000000000000011000000000001001100000000000
001000000000100011000000001111100000000000
000001000100000000000010011000000000000000
001000000000000000000011101101000000000000
110100000000000111000000000000000000000000
011100000000000001100011110001000000000000

.logic_tile 4 3
100000000000000001100000000000000001000000100000000000
000000001010000000000000000000001001000000000000000000
001000000000000101100000000101100000100110010100000001
101000000000000000000010100000101000100110011001000000
110000000000000111100111000000011110000100000000000000
110000000000000000100000000000000000000000000000000000
000000000000000000000110000101101110000001010000000000
000000000000000000000000000001101100011111100000000000
000000000000000101000000000001011001001001100000000000
000000000100000000100000001101001011101001110000000000
000000000001110101000000000101111111000001010000000000
000000000000110000100000000001101100011111100000000000
000000000000000001100011100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
010010000000000001100000000101100000010110100100000000
000001000001001011100000000000100000010110101001000010

.logic_tile 5 3
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000001000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000001000000000000000011100000001000001100111000000000
000000000000001001000100000000001110110011000000000000
000000000000000000000011100111001000001100111000000000
000000000000000000000011110000100000110011000000000000
000000000000000000000010100101101000001100111000000000
000010000000000000000000000000100000110011000000000000
000000000000000011100000000000001000001100111000000000
000000000000000000100000000000001101110011000000000000
000000000000000111000011100000001001001100111000000000
000000000000000000000000000000001011110011000000000000
000000001100000000000000000000001000001100111000000000
000000000000000000000000000000001010110011000010000000

.logic_tile 6 3
000000000000000000000110111111100000000000000000000000
000000000000000000000010101101100000111111110000000000
000000000000001101100011101101100001001111000000000000
000000000000000101000110100001001010110000110000000000
000000000010000001100010100000000000000000000000000000
000000000001000000100010100000000000000000000000000000
000000000000011101000110010000000000000000000000000000
000000000000000101000110100000000000000000000000000000
000001000010000000000000000000000001011001100000000000
000000100000000000000000001001001001100110010000000000
000000000000001000000000001111101011010010000000000000
000010101110001011000000000001101011000100100000000000
000000000000000000000000001001111110000001100000000000
000000000000000000000000000011101011100100000000000000
000000000000001000000110010000011000100101100000000000
000000000000000001000011011101001001011010010000000000

.logic_tile 7 3
000011000000000000000000000000000000000000000100000001
000011000000000000000000001011000000000010000000000000
011000000010000000000110000000000001000000100100000000
000000001100000000000000000000001001000000000010000000
000000000000000000000000010000000001000000100100000000
000000001110000000000010000000001100000000000000000000
000000001000000000000000000000000001000000100100000000
000000000000000000000000000000001100000000000000000000
000000000000100101000000000111100000000000000100000001
000000000000000000100010100000100000000001000000000000
000000000000100001010000000000000000000000100100000000
000000000000011101100000000000001011000000000000000100
000000001000000000000000000111000000000000000100000000
000000000100000000000010110000100000000001000000000000
000000000001010000000000010000000000000000100100000000
000000000000000000000010000000001100000000000000000000

.logic_tile 8 3
000000000000000101000000011001111010100010000000000000
000000000000000000000010011101101010000100010000000000
011000000001010101100111100000000000000000000111000110
000000000000010000000000001011000000000010000000000100
110000000000000001100010100001011001100010010000000000
110000000000000000100000001101001010001001100000000000
000000000000001101000110000000000000000000000110000011
000001000001000101100110110111000000000010000000100001
000000000000000101000110110000001100000100000110000000
000000000000000000000010100000000000000000000010000101
000000000000010000000000000000001100000100000100100100
000000000000100000000000000000010000000000000000000001
000000000000000101100011100000011010000100000100000000
000000000000000101000000000000010000000000000010000000
010011000000000000000000000001001110101010100000000000
000000000001010000000000000000100000101010100000000000

.logic_tile 9 3
000001000000000101100010100000000000000000001000000000
000000000000000101000010100000001001000000000000001000
000000000000000101000000000011101000001100111000000000
000000000000000000000010100000010000110011000000000000
000000000100100000000000000000001001001100111000000000
000000000001010000000000000000001010110011000000000000
000000000000000101100000000000001000001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000001000000000000001101000001100111000000000
000000000000001001000000000000100000110011000000000000
000000000010000000000000000000001000001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001001110011000000000000

.ramb_tile 10 3
010000000000001111100000001000000001000000
001000000000001111100000000001001111000000
011000000110000000000000000001000000000010
100001000000001111000011111111001000000000
110000001000000111000000000000000000000000
011000000000000000000000000111000000000000
000000000000001001000111001000000000000000
001000000000001011100100000101000000000000
000000000000100011100000000000000000000000
001000100000010000100010010101000000000000
000000000000000111100000000001100000000000
001000000000000000000000000011100000100000
000000000000000001000000001000000000000000
001010000000000000000011001101000000000000
010000000110000000000111001000000000000000
111000000000000000000100000011000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000001000011010000000010110100010
100000000000000000000000000111001111000000100110000100
110000000000000000010000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000100000100101111100000000000000000000000000000000000
000000000010011111100000000000000000000000000000000000
000000000000010000000000010000000000000000000000000000
000010100000100000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
010000000000000000000000001000000000101111010000000000
000100000110001001000000000101001111011111100000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000000000000000
000000000000000000000000000000100000000001000000000000
000001100000100000000000000000000000000000000000000000
000011100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 3
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000001111000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000001110001010010
000000000011010000
000000000000000000
000000000000000001
000000000000000001
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000000000111100000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000
011000000000000000000000000101011000001000000100000000
100000000000000000000010100001011100010110100100000000
110000000000000001100000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000100000000000000000000011000000000000000000000000000
001100000000000000000010001101000000000010000000000000
000000000000000011100000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000011010000000000000000000000000000
000000000000000000000110001001001101000010110000000100
001000000000000000000000001001001101101011110000000000
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 4
110001000100000000000000000000000000000000000000000000
001000100000001101000010110000000000000000000000000000
101000000000000001100000000000000000000000000000000000
101000000000001111000000000000000000000000000000000000
110000000010000001000110010011001010110010100000000000
111000000000000000100011110011011011110001100000000000
000000000000000000000111110011001011010001100000000000
001000000000000000000011111101101011110010110000000000
000000000000000001000000000011111101000010100110000000
001001000000011001100010011001011011001011100000000000
000000100000000001000110000111111101010001100000000000
001001000000000001100010001101001011110010110000000000
000000000010000001000010111111011100000110100100000001
001000000000000000100110000001101000001010100000000000
000000000000000101000010000011111111110010110000000000
001000000000000000000000001101111000010001100000000000

.ramt_tile 3 4
000010010000001111100011011000000001000000
000000000000001001000111110001001110000000
011000010000001000000000010001000000000000
000000000000001111000011100001001001000000
110000000000101000000111101000000000000000
110000000000001111000000001001000000000000
000000000000000011100000010000000000000000
000000000000000001100011110101000000000000
000000000000010000000000000000000000000000
000000000110000000000000001101000000000000
000000000000000000000000001011100000000000
000000000000000000010010001101100000000000
000000000000100000000010000000000000000000
000010000100000000000100001001000000000000
010010100000000011000000001000000000000000
110001000000000000100000000101000000000000

.logic_tile 4 4
010010000000000101000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
011000000000000000000010100111100000100000010100100000
100000001100000000000000000000001111100000010000000000
010000100001000101000000000000000000000000000000000000
001001000100100000000000000000000000000000000000000000
000000001010000000000010100000000000000000000000000000
001000000000000000000011100000000000000000000000000000
000000100000000000000111000001001101001001100000000000
001001001010000001000100001111011011101001110000000000
000000000000000000000000000000000001100000010100000000
001000000000000000000000001111001110010000100000000000
000010000000000101000111000101111000011101010000000000
001000000000000000100011100101111110000110100000000000
110000000001010011000000000000001100110000000100000000
101000001110100001000000000000001111110000000010000010

.logic_tile 5 4
110000000000000011000111100000001001001100110000000000
001000000000000111000100000000001010110011000000010000
001000000000100000000011111111101010111110000000000000
001000000000010000000010101011101010101010000000000000
110000000000000011100000001101011001100110110000000000
011000000000000001100011101111111001010000110000000000
000000000000001111100111100011111110101011100000000000
001000000000000101000010011011111001010110000000000000
000000000001001011100110011111101111100111010000000000
001000000000000111100110110011011111100001010000000000
000000000010000001100011101101111110101011100000000000
001000000000000001100111110011111000010110000000000000
000000000000000001100000001111011010111110000000000000
001000000110001111000010011111001100010101000000000000
000000000000001111000110001111011110000110100100000000
001000000000011001100100001101001100001010100000100000

.logic_tile 6 4
010000101000000101000000011101101011001000010000000000
001000000000011001000011010101101111000000000000100000
011100000000000000000011010000001010000100000100000000
100000000000000000000010000000010000000000000000000000
010101000010100000000010000000000000000000000100000000
011010000000000101000100000001000000000010000000000000
000001000000100101000110000011000000000000000100000011
001010100001000000000010100000000000000001000010000100
000100000000000001010110010111000001011001100100000000
001000001011000001000110010000101110011001100000000000
000001001110000000000110001101111000100000000000000000
001000100000000000000100001001111000000000000000000000
000000001000000000000010000011111110011010010000000000
001000001010000000000110010000111111011010010000000000
010001000000100111000111010011000000001111000000000000
001010100001000000000110010011101101110000110000000000

.logic_tile 7 4
010000000000000101000110001000011010100000000000000001
001000000000001001000100001111001110010000000000000000
011000000000000001000111010011011001000011000000000000
100010100000000000100010000101111000000000110000000000
010000000000000001100010000000011000101000000101000000
101000000000000101100100000011010000010100000001000000
000000000001001001100111000101011010010101010000000000
001000000000100001100100000000010000010101010000000000
000000000001010000000000011111011101001010000000000000
001000000110000001000011000111001010100000100000000000
000001001010101001100000000101000001011001100000000000
001010000000010011000000000000101110011001100000000000
000000000000000001100110000001011000100101100000000000
001000000000000001000011110000101000100101100000000000
010000000000001101100110000011101110001010000000000000
101000000000000101000000001111011000010000010000000000

.logic_tile 8 4
010000000000000111100000001101001010000000010000000000
001000000000000000000010101111011001000000000000000000
011001000000100000000000000101011111000001100010000000
000000101101000000000000000000101010000001100000000000
000000001100000101000110010000011100000100000100000000
001000000000000101000111110000010000000000000000000000
000000000010001101000010100101101011000011000000000000
001000000000011001000010110001001011001100000000000000
000000000100001101100110000000000000000000000100000000
001000000000100101000100000111000000000010000000000000
000000000000000101100010100000000000000000100100000000
001010100001000000000100000000001101000000000000000000
000010000000000011100111000011000000011001100000000000
001000000000000000100100000000001100011001100000000000
000100000000001001100110101111011011110011000000000000
001000000110000001100000000011111110000000000000000000

.logic_tile 9 4
010001000010000111100010110011001000001100111000000000
001000000000000000100010000000100000110011000000010000
011000000000101000000010100000001001001100110000000000
100000000000001111000010100000001110110011000000000000
010000000000000000000000001011000000111111110000000000
011000000000000000000010100101000000010110100000000000
000001000000000111100000000001100000010000100000000000
001000100000000000100000001101001001000110000000000000
000000000000101011100110001001001010101000000000000000
001000001011000001000100000001110000000010100000000000
000000000000001000000000000011000001011001100000000000
001000000000000001000010000000001001011001100000000010
000000000000000000000000001011011111000000000100100000
001000000000000000000000001011011010100000000110100001
010010100000101000000000010001111101000011000000000000
001000000101001001000011100001101001000000110000000000

.ramt_tile 10 4
000000111011010111000000001000000001000000
000001001101100000100011110001001101000000
011000110000001111100011101101100000100000
000001001000000111000100001011001010000000
010000000000010111000011100000000000000000
110000001110100011000000001001000000000000
000000000000000111100111000000000000000000
000000000000100000100100000001000000000000
000000000111010000000000001000000000000000
000000000000100000000000001101000000000000
000000001100000000000011101111000000000000
000001000000000000000111101001000000001000
000000000000000011100000000000000000000000
000000001110000000000000000101000000000000
110000000001010001000000001000000000000000
110000001000000000000000000001000000000000

.logic_tile 11 4
010000000000000000000000000000000000000000000000000000
001000000100000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000010110000000000000000000000000000
000001000010100000000000000000000000000000000000000000
001000100001010000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000100000000000000000000000000000000000000000000
000000000000000000000000000000001010000100000100000000
001000000000000000000000000000010000000000000001000000
000000000000000000000000000000000000000000000000000000
001000000000010000000000000000000000000000000000000000

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 4
000000000100000000
000000000100000000
000000000100000000
000000000100000001
000000000100000000
000000000100000000
001100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000100000010
000100000100001000
000000000100000000
000000000101000001
000000000100000010
000000000100000000
001100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 5
010000000000000000000000000001111110000111000100000000
001010000000010000000000000000011101000111000001000000
011000000000000011100000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
010000000001010000000000000000000000000000000000000000
001010000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100000000000
001000000000000000000000000000001100000000000000000000
000000000000000000000000010000001110000011110101000000
001010000000000000000011110000010000000011110010000000
000000000000000101100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000010000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000011110000000000000000000000000000

.logic_tile 2 5
010011000001010000000111011001011100000010000000000000
001000000000000000000111110011111010001011000000000000
011000000000000111000011010101111001011110100000000000
100000000000000000100011100011111001101001010000000100
000000100101000011100000010001011011000110000000000000
001011000100100000000010110101111101000001010000000000
000000000000000001000011000001001111101000010100000000
001000000000000000100110011101111000111000100010000010
000010100010000111000000001000011111111001010100000000
001000000000000000000000000101001110110110100000000110
000000000000000000000010000001111011001000000000100000
001000000000001001000010000011111001010000000010000000
000000000000000000000010000000000000000000000000000000
001010000000010000000000000000000000000000000000000000
010000000000100011100000000000000000000000000000000000
001000000001000011000000000000000000000000000000000000

.ramb_tile 3 5
010010101110001111100000001000000000000000
001000001010011011100000001111001000000000
011100000000000011100000010101100000000000
100000000000001111000011111101001100000000
010001000101010000000111111000000000000000
111010100100000000000011111011000000000000
000000000000000001100111110000000000000000
001000000000000000100011100001000000000000
000000000001000111000000000000000000000000
001000000001100000100011111011000000000000
000000000000000000000000001101100000000000
001000000000000000000011111101100000000000
000000000000000000000000001000000000000000
001000001000000000000000001001000000000000
010000000000010000000111001000000000000000
011000000000100000000100000001000000000000

.logic_tile 4 5
010000100000000000000110001000001000101000000100000000
001000000000000000000000001111010000010100000010000001
011000000000000111100000000111111010101000000100100000
100000001100000000100000000000100000101000000000000000
010000000000000000000000001000000001100000010110000000
001000000100000000000000001111001110010000100000000000
000000000001000101000000000111100001100000010100000001
001000000000100000000000000000101000100000010000000000
000011100000000000000000000000000000000000000000000000
001000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000001010000000000011111000000101001010100000010
001000000000000000000010001111100000000000000000100000
110010100001010001000111000000000000000000000000000000
101001000000100000000000000000000000000000000000000000

.logic_tile 5 5
110000000000101111000010101111111001000110100100000001
001000000100000011100000000101101000001001100000000000
001000001100001111000000000111111001000110100110000000
001000000000001011100010101001001011000101010000000000
110000001010100000000000001011111010000010100100000001
011000000000001111000010100001101100000111010000000000
000000000000000101000000011000000000000000000000000000
001000000000000101000011010011000000000010000000000000
000000000000000000000000001101001111000110100100000000
001100001001011101000010001001011000001001100000100000
000000001010000101100010000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000001010000000000000001001001011010011100100000000
001000000000000000000010111111011000000011000000000010
000000000000000011100010100000000000000000000000000000
001000000000000000000110000000000000000000000000000000

.logic_tile 6 5
010000100000100000000111000000011010000100000100000000
001001100010001101000010010000010000000000000001000000
011000000000100101000110001101111000000001000001000000
000000000000001001100000000011001110100000000000000000
010000000100000101000111100101000000000000000000000000
011000101101010001100100000101000000111111110000000000
000000000001110101000010101101100001100000010010000000
001000000000100000000111110111101001000000000000000000
000000000000000000000011100000011110000100000100000000
001000100110000000000000000000010000000000000000000100
000000000000000101110000000000001010111110100010000101
001000000000000001000000001011010000111101010000000000
000001000000001000000000000000000000000000000000000000
001010001100001001000000000000000000000000000000000000
110000000000001101100000010001011111110011000000000000
011000000000000101100011101001001000000000000000000000

.logic_tile 7 5
010000000000000000000111000000000000000000000000000000
001010000001000000000100000000000000000000000000000000
011100000000000000000010101000000000000000000100000000
100000001010000000000110111001000000000010000000000000
110000000000000000000010001000000000000000000100000010
111000000001011111000100001011000000000010000011000101
000000000000000000000000000111111110010101010100000000
001000000000000000000000000000010000010101010010000000
000000000000000000000000001001101000000010100000000000
001000000110001101000000001001110000101000000000000000
000000100000000011100000010101000000100110010000000000
001000000000000000100011010000101111100110010000000000
000000000000100000000111000000000000000000100100000000
001000000000010000000011110000001100000000000000000010
010000000110000011100111001000000000011001100100000000
001000000001010000000000000011001010100110010000000000

.logic_tile 8 5
010000000001001001100010100001001010000000100000000000
001000000001010011100000001101011100100000000000000000
011000000000001001100010100000001100100000000000000000
000001000010000011000010101011011001010000000000000000
000000000000000011100110010011101010001010000000000000
001000000000000101000111000001111111010000010000000000
000000000000010000000000000111011001101000010100000001
001010000000010000000000000101001000111000101000000001
000000000000000001000110010000000000000000000000000000
001000000000001101000010000000000000000000000000000000
000000000001010000000010000111011001100000000000000000
001000000000000000000000000111111001000000100000000000
000000001010001001100010100011000001110000110000000000
001000000000000001000100000101001110001111000000000000
010010100000000001000000000000000000000000000000000000
001001001100000000000000000000000000000000000000000000

.logic_tile 9 5
010000000110000000000000000000011011110000000100000000
001000000000000000000000000000011110110000000001000000
011001001110000000000000000111111010101000000100000000
100000100000000000000000000000010000101000000001000000
010000001010000000000000010000001111110000000100000000
101010001110000000000010000000001110110000000000000010
000000000000000001100111110111100000100000010100000000
001000000000000000000010000000001100100000010000000001
000000000000010001100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000001000000000000000000111100000100000010100000001
001010000000000000000000000000001011100000010000000000
000000000000011000000000001111100000101001010100000000
001000000100000001000000000111100000000000000000000001
010000100000000001000000010111111010101000000100000000
101000000000000000000011000000000000101000000011000000

.ramb_tile 10 5
010000001010010111000011101000000001000000
001000100000101111100100000111001011000000
011010000000001000000000001011100001000000
100000000000000111000000001111101011010000
110010100000000111100011000000000000000000
011001101100000000100100000001000000000000
000000000000000001000111010000000000000000
001000000110000000000111100001000000000000
000010000000000000000000001000000000000000
001000000000000000000010000001000000000000
000000000001100000000111110101000000100000
001000000111110000000011111001100000000000
000010100000000000000000000000000000000000
001001000000000000000000000101000000000000
010000000000000011100000011000000000000000
111000000100000000000010111011000000000000

.logic_tile 11 5
010000000000000000000000000000000000000000000000000000
001000000001010000000000000000000000000000000000000000
011000000000000000000011100000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000001000000000000000000001010000100000100000000
001000000000100000000011110000010000000000000000000000
000000100000000000000000000000000000000000000000000000
001010001000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000100000000000000000000001100000000000000100000000
001001000000000000000000000000100000000001000001000000
000000100000000000000000000000000000000000000000000000
001000000010000000000000000000000000000000000000000000

.logic_tile 12 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000010100000000000000011000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010100000000000111100000000000000001000000100100000001
100000000000000000000000000000001100000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001001110011100000100000000
000000000000010001000000000101111100111100000000000100
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000010000000000000000000000000000000
000000000000000000000000000000011100000000110001000000
000000000000000000000000000000001111000000110000100000

.logic_tile 2 6
100000000000001000000111100001001100110100000000000000
000000000000011011000000000000101000110100000010000000
101000000000000111100000000000000000000000000000000000
101000000000000000100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000101000000010000000000000000000000000000
000000001110000000100011000000000000000000000000000000
000000000000000000000000001000011100000010100100000000
000000000000000001000000000101000000000001010010000000
000000000000000001000000001111011000000001010000000001
000000000000000000000010001111100000000000000010000010
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 6
000000010000010000000111101000000000000000
000000001010000000000100000011001110000000
011010110000001000000000001101000000000000
000001000000000111000000000011001001000001
110010100000000001100000000000000000000000
110000000000000000100010010011000000000000
000110100000000000000000010000000000000000
000100001110001001000011101101000000000000
000000100001001000000000001000000000000000
000000000000000011000011110001000000000000
000000000000010101010000011011100000000000
000000000000101111000011011101100000000100
000000000000000011000010000000000000000000
000000000000000000100000001011000000000000
110000000000010111000000001000000000000000
110000000000000000100000000101000000000000

.logic_tile 4 6
000000000000000000000111101001111001010000100000000000
000000000000000000000000001111101010010000010000000000
001000000000000111000111001111011010101011110100000001
101000001100000111000111100101011101110111110000000000
110000000000000001000000001001011101000111000000000000
110000000000000000100000000001111010000010000000000000
000000000000011111110111100000000000000000000000000000
000000001010101011000000000000000000000000000000000000
000000000000000101000011000011100000000000000000000000
000000000000000000100100000000000000000001000000000000
000010000000000101100111000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000000000001110001000010000000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000110000000000000000111000001111011000010100000000000
000101000000000000000100000011101000000001100000000000

.logic_tile 5 6
000000000010010001100000000000000000000000100100100001
000000001100000000000000000000001101000000000001000010
011000000000100000000000000000000000010110100100000011
100000000001010000000000000001000000101001010011000010
010000101110000000000010100000000000000000100111100000
110000000000000000000000000000001111000000000000000001
000000001110000000000000001000000000000000000100100001
000000000001000000000000000111000000000010000000000100
000001000011000101000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000111100000000000000101000010
000000000000000000000000000000100000000001000001000101
000010000001000000000010100000000001000000100101000100
000000000000100000000000000000001110000000000010100000
010000000000000101000010100000000000000000100110000000
000000100000000101000000000000001100000000000000100010

.logic_tile 6 6
000000000111000101000110000001001010010101010000000000
000000100001000111100010100000010000010101010000000000
101000001111010000000000000000011011001100110000000000
001000000000100000000010110000001010001100110000000010
000000000000010111000010101011001100001000000000000000
000000000000000000100110111111011001000001000001000000
000001000000000101000000000000000001011001100000000000
000000100000001101100000001101001110100110010000000000
000010101000001101000010100111100000000000000100000000
000000000000000011000000000000100000000001000000000000
000001000000000000000000000001111010010101010000000000
000010100000000000000000000000100000010101010000000010
000000000010000000000000000000000000000000100100000000
000000000000100000000000000000001010000000000000000000
010000000000101000000010111001001010000011000000000000
000000000000011101000010000101011001110000000000000000

.logic_tile 7 6
000000000000000101000000000101111010000001000010000000
000000000100000000000000000000101011000001000010000110
011000000000110000000000000000011100000100000100000000
000010000001010000000000000000010000000000000000000100
000000000000000000000110000101000000000000000100000000
000000000000000000000110100000100000000001000010000000
000010100000001000000000011000000000000000000100000000
000010100000000101000010100111000000000010000000000000
000000000000000000000000000001000000000000000100000000
000000100001000111000011110000000000000001000000000010
000010100000000000000010010011000000000000000100000000
000001000000000000000011000000000000000001000000000010
000000001000000101000000001111111100000000000000000000
000000000000000000100000001111110000000011110000000000
000000000000001000000010100111001100101010100000000000
000000000000000011000110110000010000101010100000000000

.logic_tile 8 6
000000000000000000000000000111111000101000000110000000
000000000000000000000000000000010000101000000000000000
011110100000000000000011100000000000000000000000000000
100100000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000001000001100101000000100000000
000000000100000000000000001001000000010100000001100000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000010100100000000000000000000011111110000000100000001
000010100000000000000000000000011001110000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000011100110001111100000101001010100000000
100000001010001001100000001001000000000000000000000100

.logic_tile 9 6
000000000000001000000000000000000001000000001000000000
000000001000000111000000000000001010000000000000001000
011000000001011111100000000111000000000000001000000000
000000001010000111000000000000101010000000000000000000
110000000000001000000000000111001000001100110100000000
010000000000000111000000000001100000110011001010100100
000000000000100001100000000111011010001100110110000000
000000000001010000000000000101100000110011001000000100
001000000110000000000000000000000000000000000000000000
000000100110010000000010000000000000000000000000000000
000010000000000000000000000101100000010110100110000001
000000001010000000000000000000000000010110100000000000
000000000110000000000110010000011000000011110000000000
000010100000000000000010000000000000000011110010000000
010000001110000000000000000000000000000000000000000000
010010100110000000000000000000000000000000000000000000

.ramt_tile 10 6
000010110000010000000000010000000001000000
000000000000100000000011110101001001000000
011000110000001000000111101001000000000001
000001000000001111000111101101101010000000
110001000000001001000111101000000000000000
110010000000000011100100001101000000000000
000000000111010111100011101000000000000000
000000000000100000100011110011000000000000
000000000000001011100000000000000000000000
000010100000101111100000001101000000000000
000000100001000011100000001011000000100000
000001001001100000000000001001000000000000
000000000000000000000011101000000000000000
000100001110000000000000000001000000000000
010001000000100000000000000000000000000000
110010100011000000000000000011000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000011110000100000100000000
000001000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000010100000000000000000000011111110000100000010000000
000100000100000000000000000011001011000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111100000000000000100000000
000001000010101111000010000000100000000001000000000000
000000001010000000000000001000001100001111010000000000
000000001110000000000000000111001011001111100010000100
000000000001000001100110000000011100000100000100000000
000000001000000000000000000000010000000000000000000000

.logic_tile 12 6
000000000000000000000000000111000001010110100101000000
000000000000000000000000001011001010110110110111100100
011001000000000000000000000000000000000000000000000000
100000100000000000000000000000000000000000000000000000
110000100000000000000000000000001111010000000100000000
110001000000000000000000001011001010100000000101100000
000000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000001000000011100000000000000000000000000000
000001000000000001000100000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.io_tile 13 6
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000001000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000100000000000000000010000000000000000000000000000
000001000000000000000011110000000000000000000000000000
011000000000001111100000000001111101101101010000000000
100000000000000111000000001111001000101001010000000000
000000000000000000000000001000000000100110010000000000
000000000000000000000011000101001110011001100000100100
000000000000000101000000000001000000010110100000000000
000000000000000000100000000000100000010110100000000000
000000100000000000000000000000000000000000000000000000
000001000000010000000010100000000000000000000000000000
000000000000001000000000000011001110010101010000000110
000000000000000111000000000000100000010101010000000000
000000000000000101000000010000001010000100000100000000
000000000000000000000011110000010000000000000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 7
000000000000100000000000000000011010000100000110000000
000000001101010000000000000000000000000000000000000000
011010000000001000000000000101000000000000000110000000
000000000000001101000000000000100000000001000000000000
110000000001001000000111111000000000000000000000000000
110000000000101101000110110011000000000010000000000000
000000000000000000000000010000000001000000100110000000
000000000000001111000010110000001011000000000000000000
000000000000100000000000000000000000000000000000000000
000000001101000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000110000000
000000000000001001000000000101000000000010000000000000
000000100000000000000010001000000000000000000110000000
000001000000010000000000000001000000000010000000000000
000000000000000000000000000000000000000000100100000001
000000000000000000000000000000001011000000000000000000

.ramb_tile 3 7
000000000000000001000000010000000000000000
000000000000000000000010101101001100000000
011000000000001000000000010001000000000000
100000000000001111000011101101101000000000
110000000000010000000111111000000000000000
110000000000000000000111110001000000000000
000000000000001111100111101000000000000000
000000000110001001100100000111000000000000
000010100000001111000000001000000000000000
000010001000000011100000001101000000000000
000000000000011000000000000101100000000100
000000001110000011000000000011000000000000
000010100000000000000010001000000000000000
000000000000000000000000001001000000000000
110000000000000000000000001000000000000000
010000000000001001000000000101000000000000

.logic_tile 4 7
000000000001000000000000000001101100101000000100000000
000000000010100000000000000000000000101000000000100000
011001001010010111000000001000000001100000010100000010
100010000000100000100000001101001000010000100000000000
010000001000000101000000000000000000000000000000000000
100000000000000000100000000101000000000010000000000000
000000000000010000000000011000000001100000010100000000
000000000000100000000010000011001000010000100001000000
000000000000000101100000000001100000100000010100000000
000000000100000000000011110000001101100000010000000000
000000001100011001000000000000011100000100000000000000
000000000000000001000010100000010000000000000000000000
000000001011010000000000001000011000101000000100000000
000000000100000000000000000111000000010100000010000000
010000000000000101100000001000011100101000000100000000
100000000000000000100000000001000000010100000010000100

.logic_tile 5 7
000000000000100000000000011000000000011001100100000000
000000000000010000000010100011001101100110010000000100
011000000100000000000000000000011110000100000000000000
000000000000000000000000000000010000000000000000000000
010000000001000000000000001000000000000000000100000000
010010100000100000000000001101000000000010000000000100
000000000000000000000010000011001100010101010100000000
000000000000000000000100000000100000010101010000000100
000001001110100000000000001000000000000000000100000000
000010000000011001000010010111000000000010000000000100
000001000000000000000000000111000000000000000100100000
000000000000001001000000000000100000000001000000000000
000001000100100000000010000000000000000000000000000000
000000100100010000000100000000000000000000000000000000
010000000000000011100010101011000000000000000100000100
000000000000000000100010011111000000111111110000000000

.logic_tile 6 7
000001000000100000000111000000000000000000001000000000
000010100001000000000000000000001110000000000000001000
000010100000010000000000000111101110001100111000000000
000000000000000000000000000000100000110011000000000000
000000000100000000000000000000001000001100111000000000
000000000000000000000000000000001100110011000000000010
000011001010000000000000000000001000001100111000000000
000000000000000000000000000000001111110011000000000010
000001000000001000000110000011001000001100111000000000
000010100000001001000100000000100000110011000000100000
000011100010000000000000010011101000001100111000000000
000000000000000000000010010000100000110011000000000000
000000001100010001100000010001001000001100111000000000
000000000001100000100010010000100000110011000000000010
000000000100000001100110000111101000001100111000000001
000010000000000000100100000000000000110011000000000000

.logic_tile 7 7
000000000000100011100010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000001000000110111001101101000000100000000000
100000000000000001000010101101011111010000000000000000
000000000010000000000000010000001000000100000100100000
000000100000010111000010000000010000000000000000000000
000000000000000000000000000000000000000000000100100000
000000000000000000000010110101000000000010000000000000
000000000001100101000000010000011001100001000000000000
000000100000100000100011010111011001010010000000000000
000000001100000000000000010000000000000000000100000000
000000000000000001000011000001000000000010000000000000
000010100000100011000000001101001101001000000000000000
000000000101001101000000001011101100000010000000000000
000000000000000000000000010000000001011001100000000100
000000000000000000000010000111001001100110010000000000

.logic_tile 8 7
000000000010000000000000001000001010100011110100000000
000000000000000111000000001101011100010011110001000000
001000000000000000000000010000000000000000000000000000
001000000000011001000011110000000000000000000000000000
110000000000001111000000000101111111101000010101000000
110000000000001111100010110011111010110100010000000000
000000000000000111100111110011001111101000010101000000
000000000001000000100011010101001011111000100000000000
000000000000000000000000001000011010101000000100100000
000010100000000011000000001001010000010100000000000000
000000000000100000000000001000001010111100010100100000
000000000001000000000000001101001110111100100000000000
000000000010100011100011100000000000000000000000000000
000000000111001001000100000000000000000000000000000000
010000100001000000000000000000000000000000000000000000
010000100000100000000011110000000000000000000000000000

.logic_tile 9 7
000010100000000000000110000000000001000000001000000000
000000000000000000000000000000001000000000000000001000
011000100000001000000000000111100000000000001000000000
000000000000100001000000000000100000000000000000000000
110001000001010000000000001111001000000001011100000000
110010101111010000000000000101100000010100000000000000
000000000000000001100111100101101000000001010100000000
000001000000000000000100001001000000101000000000000000
000010000000000000000000001000000000010110100100000000
000001000000000000000000000001000000101001010000000000
000000000000000000000000000111111000011111110000000000
000000000000101111000000001111101001111111110000000000
000000001000000000000010111000000001111001110000000000
000000000001000000000110000101001011110110110000000000
110000000000001000000110001101111110000001010100000000
010000000000000001000000000111010000101000000000000000

.ramb_tile 10 7
000000000000101000000000000000000000000000
000000100000011111000011111001001110000000
011010000000000000000111100001000001000000
100000000000000000000100001111001001000100
110000000001010111000000001000000000000000
010000000100100000000000001111000000000000
000011000000001000000011111000000000000000
000010100000001011000011110101000000000000
000000000010000000000111101000000000000000
000000000000000000000110001101000000000000
000010100000000000000000001111000000001000
000001000010000000000000001101100000000000
000000000001000011100111110000000000000000
000000001110100000000010110101000000000000
110000000001000011000010000000000000000000
110000001000100000000000001011000000000000

.logic_tile 11 7
000000000000000000000000010000001100000100000100000000
000000000000000000000011110000010000000000000000000000
011000000000000000000110000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000001001000000000000000000000000000000000000000
000000000100001011000000000000000000000000000000000000
000000000000001000000011100001101110101000010000000000
000000000000000001000100001011101111000100000000000000
110000000000000000000000000000011000000100000100000000
010000000000000000000000000000010000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 7
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 8
000000000000000000
000000000000000000
000001010000000000
000000000000000000
000000000000001100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 8
000001000000000000000000000011000000000000000100000001
000000100000000000000000000000100000000001000001100010
011000000000000000000000001000000000000000000101000001
100000000000000000000000001111000000000010000001100010
010000000000000101000111000000011110000100000110000001
110000000000000000000100000000000000000000000000100010
000000000001010000000000000111100000000000000100000001
000000000000000000000000000000000000000001000000000100
000000000000000101100110110000000000100000010000000000
000000000000000000000011110101001101010000100000000000
000000000000000001110000000000000001001111000110000010
000000000000000000000000000000001100001111000000000001
000000000001000000000000010111000000000000000111000100
000000000000100000000010100000100000000001000000100010
010000000000001101100000010000000000000000000101000100
000000000000000101000010100011000000000010000010000010

.logic_tile 2 8
000000000001001101100000000001100000000000001000000000
000000000000000101000000000000000000000000000000001000
000000000000000101100000010101111010001100111000000000
000000000000000000000010100000100000110011000000000000
000000000000000000000110110000001001001100111000000000
000000001000000000000010100000001001110011000000000101
000000000000000101100110100001001000001100111000000000
000000000000001101000000000000000000110011000000000100
000001000000000000000000000101001000001100111000000100
000000100000000000000000000000100000110011000000000000
000000000110000000000000000101001000001100111000000100
000000000000000000000000000000100000110011000000000001
000000000000000000000000000001001000001100111000000100
000000000000100000000000000000000000110011000000000100
000000000000000000000000000000001001001100111000000100
000000001110000000000000000000001010110011000000000000

.ramt_tile 3 8
000000010000011000000000001000000000000000
000001001010101111000011110011001101000000
011010010001011001000000000101000001000001
000001000000101001100000001011101111000000
010000000000000000000110001000000000000000
010000001000000000000100001101000000000000
000000100001010011000010001000000000000000
000000000000000011000100000111000000000000
000000100110010000000010000000000000000000
000000000000100000000010001111000000000000
000000000000000000000000001001100000001000
000000000010000011000000000101000000000000
000000000001000000000111000000000000000000
000000001100000000000100000001000000000000
010000100000000000000000001000000000000000
110000000000000001000010000001000000000000

.logic_tile 4 8
000000100001001000000110100000000000000000000000000000
000000000000001111000100000000000000000000000000000000
001010000000000000000000000000000001110110110000000000
001001001010000000000000001001001010111001110000000110
000010100000000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000000000001010000000000000000011100000100000100000000
000000001010101101000000000000000000000000000000000000
000000000000000000000000000000011110000100000100000000
000001000110000000000000000000010000000000000000000000
000010000001001000000000000000000000000000000000000000
000001000000100001000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010010000000000000000000000000000000000000000000000000
000001000000000000000011110000000000000000000000000000

.logic_tile 5 8
000010000000000001100000000111100000000000000100000011
000001001000000000000000000000100000000001000010000111
011000000000010000000000000000000000001111000110000000
000000000000100000000000000000001000001111000011100110
010001000000000000000111000000000000000000100110000000
110000000000010000000000000000001111000000000010000110
000000000000000000000000000000000001000000100110000000
000000000000000000000000000000001101000000000011100000
000000000000000000000000000111000000000000000110000010
000000000000000000000000000000100000000001000010000011
000010000000000101000010100000000001000000100100000101
000001000000000000000000000000001100000000000010000110
000000000000000101000010100000000000000000000110000011
000000000000000000000010100111000000000010000010000000
010000000000010000000000001000000000000000000110000101
000000000000100101000010100111000000000010000000000110

.logic_tile 6 8
000000000000000000000000000111001000001100111000000000
000001000000000111000011110000100000110011000000010000
011000000000000001100000010101001000001100110000000000
100000000000001001100010000000000000110011000000000010
010000000000000001000000000001100000000000000000000000
100000100110000000000000000000000000000001000000000000
000000000110000000000000010011001000101000000110000000
000000000001000000000011100000110000101000000010000000
000000100000000000000000011000000000100000010110000000
000000000000000000000011001001001101010000100000000000
000000000000000000000000001011000000101001010100000000
000000001110000000000000001101100000000000000000000011
000000000000000000000000000000000000100000010100000001
000000000000000000000010101011001000010000100000000000
010000000000000000000000000001101100101000000100000100
100010101111000000000000000000010000101000000000000000

.logic_tile 7 8
000001000110100000000110010101100000000000000100000000
000000000001010000000011010000000000000001000000100000
011000001110000000000010100000000001000000100100100000
000000000001000000000100000000001110000000000000000101
000000001000001101100000000001100000000000000100100000
000000000000000101000000000000100000000001000000000000
000000000001000000000111000101100000000000000100100000
000000000001101101000100000000100000000001000000000000
000000001110000000000000000001000000001001000000000001
000000100000000000000000000000101001001001000001000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000001010010101010000000000
000000000000000000000000000101000000101010100000000000
001000000001001000000000000000000000000000000000000000
000000000110100001000000000000000000000000000000000000

.logic_tile 8 8
000000000000001000000000000000000000000000000000000000
000000000000100111000000000000000000000000000000000000
011000000000000000000000010000000000000000000000000000
000000000100000000000010010000000000000000000000000000
010010001111000000000111000101100001000110000000000000
110000000000000000000110000001101110001111000000000000
000000000000000111100000010001100000000000000000000000
000000000000000000000010000000100000000001000000000000
000001000100001011100000000101000000011111100000000000
000000101110011111100000000000101100011111100000000001
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000001101000000000000001011000000010110100100000000
000001000000100000000000001111000000111111110000000000
010000000000000111000111000000000000000000000000000000
110000000010000000000000000000000000000000000000000000

.logic_tile 9 8
000010100000000111100010100101000000010110100000000000
000011000001000000100110010000100000010110100000000001
011000101000001001000010110111111010000100000000000000
000101001010001011100111010111111100101100000000100000
010001001010000001000010010000000000000000100111100000
010010000000000000100011110000001111000000000001000100
000000000000000101000111101001101110000011110000000000
000000000000000000000110110001100000010111110000000001
000000000111010101010011101001111110001101000000000000
000010100000100000000100000001111011001000000010000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001000111100111000101101001001110000000000000
000010000000100001000000001101111001000100000010000000
010010000000000000000010000111101010000001010000000000
110000000000000000000010000001101101000110000001000000

.ramt_tile 10 8
000000010000000000000111101000000001000000
000000000000000000000100001101001110000000
011010010000100000000000010011100001000000
000010100000000000000011100011101110000001
010000000000000111100011110000000000000000
110000001110000000100011110101000000000000
000000000011001111100111100000000000000000
000000001100111111000000001101000000000000
000000000000000111100000000000000000000000
000100000000000000100000001111000000000000
000000000000000000000000000111100000000000
000001000110000000000011111001100000010000
000010100000000000000111101000000000000000
000001000000000000000100001001000000000000
010000100001001111000010001000000000000000
110001000000100011000000000101000000000000

.logic_tile 11 8
000000000000000000000000010000000000000000000000000000
000100001100000000000011100000000000000000000000000000
011000100000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
010000000000000000000000001011001111001111000000000000
010000000000000000000000001001101100001110000000000000
000001000000000000000000000000000000000000000000000000
000000100001010000000010110000000000000000000000000000
000000000000000000000010000101101110111000100100000000
000000000000000000000100000000111111111000100000100000
000000000000001000000000000000000000000000000000000000
000000000100000111000000000000000000000000000000000000
000000001110001000000010110000000000000000000000000000
000000001100000111000010000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 12 8
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000010000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 8
000000111000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
110000000000000000
101100000000000000
010000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 9
000000000000000000
000000000000001000
000000000000000000
000000000000001000
000000000000000100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000000000000000000000000001000000001000000000
000000000000000000000010100000001011000000000000001000
000000000000000000000000000000011011001100111000000000
000000000000000000000000000000011011110011000000000000
000000000000100101000010100101001000001100111000000000
000000000001000101000000000000000000110011000000000000
000000000000000000000010100001001000001100111000000000
000000000000000000000010100000100000110011000000000000
000000000000000000000000010000001000001100111000000000
000000000000000000000010100000001011110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000111101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000001000000000000011001000001100111000000000
000000000000000101000000000000100000110011000000000000

.logic_tile 2 9
000000000000101111100000000000001000001100111000000000
000000000001010001100000000000001101110011000000010100
011000000000000111000010100000001000001100110010000000
100000000000000101100000000000001000110011000000000000
110000000000000000000110100000000000000000000110000000
110000000000000000000000000001000000000010000010100010
000000000000000101000010101001011100111100000000000000
000000000000000000000010101001000000000011110000000000
000000000000100000000000010001100000000000000100000011
000000000001010000000010000000100000000001000000000010
000000000000000000000000001101100001110000110000000000
000000000000000001000000000111101011001111000000000000
000000001101000000000010000000011000010101010000000000
000000000000000000000100001101000000101010100000000000
010000000000000000000000000101111001100101100000000000
000000000000001101000000000000001000100101100000000000

.ramb_tile 3 9
000000000000000000000000010000000000000000
000001000000000000000010101011001001000000
011010100000000111100111101111000001000000
100001000000000000100100000001101110000001
010000000000000000000111001000000000000000
110001000010000000000100000011000000000000
000000000000001111000111101000000000000000
000000000000000101100000000011000000000000
000000001100000000000000001000000000000000
000000000000000000000011101101000000000000
000000000000000111000000011111000000000000
000000000000000111100011011001000000000100
000000000000000001000010001000000000000000
000000000000000000000000001011000000000000
010000000000000000000000001000000000000000
110000000000001111000000000101000000000000

.logic_tile 4 9
000000000001000000000010100000000000000000000000000000
000000000000100000000000000000000000000000000000000000
011000000001010011100011100000011111110000000100000100
100000001100100101000100000000011101110000000000000100
010000000000000000000000000000011001110000000100100000
000000000000000000000000000000001111110000000000000000
000000000000010000000000011000000000000000000000000000
000000001110100000000010001001000000000010000000000000
000100000000000000000000001011101000000000000010000010
000000000000000000000000000001010000000010100000000100
000000000001011001000110000111100001100000010100000000
000000001110101101100000000000101011100000010000100000
000000000000000000000000001000000001100000010100000000
000000000000000001000000001111001100010000100000000000
110010100000000000000111000111100000100000010100000000
100000000000000000000000000000101110100000010010000000

.logic_tile 5 9
000000000000001000000000000000000000000000000100000001
000000001010001011000000000001000000000010000000000000
011000100001001111100000010000000000000000000100100000
100000000000101011100011011101000000000010000001000000
000001000000011000000000010001100000000000000110000000
000010101001010011010010010000000000000001000000000000
000010101110000001100000000011001110010101010000000000
000000000000000000000000000000100000010101010000000010
000000000000000000000000010000000001000000100100000000
000001000000000000000010100000001010000000000001000000
000000100000000000000000000001100000000000000100000000
000001000000000000000000000000100000000001000000000000
000001000100000101100000000101000000000000000100000000
000010100000000000000000000000000000000001000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000000000000001000000000000

.logic_tile 6 9
000000000000000000000000000000000000000000001000000000
000000100000000000000000000000001110000000000000001000
000010000000000000000000000011101110001100111000000000
000000000000000000000000000000100000110011000000000100
000000000000000000000000000111101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000001010000000000000011001000001100111000000000
000000000000100000000000000000100000110011000000100000
000001000110101000000000010011101000001100111000000000
000010100000001001000010010000100000110011000000100000
000001000000000000000110010111101000001100111000000000
000000101010000000000110010000000000110011000000100000
000000000000010001100110000000001000001100111000000000
000001000000000000100100000000001100110011000000100000
000000100000001001100000000111001000001100111000000000
000001000000001001100000000000100000110011000000000000

.logic_tile 7 9
000000001100000101000000000000000000000000000000000000
000000000000100000000010110000000000000000000000000000
011000000000000000000000000001011010000100000000000000
100010100000000000000011100101111000000000000000000000
110100000000000000000000000000001110000100000110000000
010110100000001101000000000000000000000000000011000000
000000000000100000000010100101101000000000000010000000
000000000001010000000110100101110000000010100000000000
000000001110000000000000000000000001000000100100000000
000000000000000000000010000000001001000000000000000000
000000000000000000000110101111000001100000010000000100
000010000000000000000000001011101111000000000011000000
000000000001011000000110000001001011010110000000000100
000000001100001001000000001001001011010110100000000000
010000000000100000000000011000000000000000000100000000
000000000001000000000010001101000000000010000000000000

.logic_tile 8 9
000000000000000000000000000011000000000000000100000000
000000000000000000000000000000000000000001000000000000
011000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
010010100000000000000110010000000000000000000000000000
110001000000000000000110010000000000000000000000000000
000000000000100000000000010000000001000000100100000000
000000000000000000000011100000001011000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000010000111100000000000000000000000000000000000
110000000000000000000000001101000000000010000000000000

.logic_tile 9 9
000000000000000001100110100011111011010000100000100000
000000000000000000000000000111101011010000010000000000
011000000000001000000000000011000000000000000100000000
000010100000001111000000000000100000000001000000000000
010000000000001011100010100000001100000100000100000000
110000000100000101000000000000010000000000000000000000
000000001100001000000010000101000000000110000000000000
000001000000001101000000000001001001101111010000000000
000001000000001000000111010000000000000000000000000000
000010000000001011000011000000000000000000000000000000
000001000000000000000010000011000000000000000100000000
000010100000000000000000000000000000000001000000000010
000000000001010101000000010101001110101100010000000000
000000101100100000000010000000011010101100010000000000
010000000000000111100000000111100000000000000100000000
010001000000000000100000000000000000000001000000000000

.ramb_tile 10 9
000000000000001111100111101000000000000000
000000001110001011000100001111001110000000
011000000000001000000000001001000001000000
100000000000001111000000001111001010000000
110000000001100000000000001000000000000000
110000000000100000000011100111000000000000
000000000000000111000000000000000000000000
000000000000000001100000000001000000000000
000010100000000000000000001000000000000000
000001000000000111000000000001000000000000
000000000001011000000000000011000000000000
000000001010000111000000001001000000000000
000001000000000111100111001000000000000000
000010000000000000100100000011000000000000
010000000001000001000010000000000000000000
110001000000000000000010001101000000000000

.logic_tile 11 9
000010000001010000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
111000000000000000000000000000000000000000000100000000
100000000001000000000000001001000000000010000010000000
110000000000000000000000000000000000000000000000000000
110000000000000111000010000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000011000101001010000010100010000100
000000000000000000000000000000010000000010100001100010
110010000000000001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000001100000000000000100100000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000001001000000101001010000000000

.io_tile 13 9
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000101110
000000000000010100
001100011000000000
000000001000000000
000000111000000000
000100001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000010
000100000000001000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 10
000000000000000101000010100011101000001100110000000000
000000000000000000000010100000000000110011000000010000
011000000000000001100011000001000000000000000000000000
100000000100000000000010101001101100001111000000000000
000000100000000111000011100011001000101000000000000000
000001000110100000100100001001010000000001010000000000
000000000000000101000010100101001101000000110000000000
000000000000000000000011100001011011000011000000000000
000000000000000101100110010000000000000000100100000000
000000000000000001000010000000001100000000000000000000
000000000000000001000000001101111000111100000000000000
000000000000000000100000000111010000000011110000000000
000000000000000000000000000001011000000011000000000000
000000000000000000000000001001001011000000110000000000
000000000000001000000000000101111001001000010000000000
000000001010000001000000001011111001010010000000000010

.logic_tile 2 10
000000000100001000000000001000011010100101100000000000
000000000000000101000011110001011111011010010000000000
011000000000001011100010100000001000000100000100000000
100000000000000011100010100000010000000000000000000000
000000000000000101000010101111111100000011000000000000
000000000000000101000000001111101000110000000000000000
000000000000000101000000010000001010001100110010000000
000000000000001111000010000000001010001100110000000000
000000000000000000000000001101111111000011000000000000
000000000000000000000000000111101001110000000000000000
000000000000000011000000001101101010000010000000000000
000000000000000000000000001001011110000000000000000000
000000000000001001000010000000011010000100000100000000
000000000000000001000000000000000000000000000000000000
000000000000001001100110011101001111000000010000000000
000000000000001001100111000001001100000010000000000000

.ramt_tile 3 10
000000010000000000000111110000000001000000
000000001000000000000011111011001011000000
011010110000011001000111111111100000000000
000000001110101111100110011001001001000001
110000000000000000000000000000000000000000
110000000000000000000000000011000000000000
000000100000000000000111000000000000000000
000001000110000000000100000011000000000000
000000000000001001000000010000000000000000
000000000000000011100011101001000000000000
000000000000000000000011101001100000000000
000000000110000111000100001011100000000100
000000000000000000000010001000000000000000
000000000000000000000000000001000000000000
110000000001010011100000001000000000000000
010000001100000000000000000001000000000000

.logic_tile 4 10
000000000000001000000000001000000000000000000100000000
000000000000000001000000000001000000000010000000000000
011000000000000111100110010000000000000000000000000000
100000000000001111100110010000000000000000000000000000
000000000100000000000000000000011000000100000100000001
000000000000000000000000000000010000000000000001000000
000010000001010000000111000001100000000000000100000000
000001000000000111000100000000100000000001000001000000
000000000000000000000010000111111001010100000000000000
000000000000000000000000000111101011100100000000000010
000000000000000000000000000000000000000000100110000000
000000000000000000000000000000001101000000000000000000
000000000000000101000111000000000000000000000100100000
000000000000000000100000000001000000000010000010000000
000010100000000000000000011101101111000001010000000000
000000000100000000000011010001111010000110000000000010

.logic_tile 5 10
000000000000000111000110010000001000001100110000100000
000000000000000000000110010000011001001100110000000000
011000000000000001100000011101011101110011000000000000
000000000000000000100011011011101010000000000000000001
110000000000000000000010100001011111001100000000000000
110000000000000000000000000111001110000000000000000000
000000000000001001100110011011111010101010100000000000
000000000001011001100010010001011100010000010000000000
000000000000000011100000000111001000010101010000000000
000000000000000001000000000000010000010101010000000000
000000000010001000000111000000011011100001000000000000
000000000000000001000000000011001010010010000000000000
000000000000000101100110000000000000000000000100000000
000000000000001101000100000011000000000010000000000001
000000000100001001100000001000011000010101010000000000
000000000000101001000000001101010000101010100000000000

.logic_tile 6 10
000010100000000000000000000111001000001100111000000000
000000000000000000000010110000000000110011000000110000
011000000000000000000000000101001000001100110000000000
000000000000000000000000000000000000110011000000100000
010000000100000111100111101000000000011001100000000000
010000000000000000000100001101001100100110010000100000
000000000100000000000010100101100001011001100000100000
000000000000000000000010100000101011011001100000000000
000000000001001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000100100001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000111000000000000000000000000100100000000
000010000010000001000000000000001011000000001000000000
110001000010000000000000000111000000000000000100000000
010000000000000000000000000000000000000001000000000010

.logic_tile 7 10
000000000000000101000010110001011110111001010100000000
000000000100000000000010000000011010111001010000000000
011000000000110000000000001000001100111101010000000000
000000000000100000010010101011000000111110100010000000
010000000000000111000010011000000000000000000100000000
110000001000000000000011011001000000000010000000100000
000000000000000000000110010000000000000110000000000000
000000000000000000000110100001001001001001000000000000
000000000000001000000000001111011011010111100000000000
000000000000000001000000001111011110000111010000100000
000000000011000001100110000001001101101000010000000000
000000000000110000000000001101101101000100100000000000
000000000000100000000000001011101001010110100000000000
000000000000000101000000001101011001111111010001000000
010000101010100011100010110000000001000000100100000000
000001000001010000100010100000001111000000000000000000

.logic_tile 8 10
000001001100001000000111001101001011000000010000000000
000000100000000101000100001101011100000000000000000000
011000000000000000000000001111001101111110110100000000
000000000000001111000000000011101101111110100000000000
010010100100001000000110010111011101101111000100000000
110001000000000101000010100000101000101111000000000010
000000000000000001000110100011100000000000000000000000
000010000000000000100000000000100000000001000000000000
000001000000001000000011000001001110101000000000000110
000000100110000011000100000000100000101000000000000000
000000000000000101000011000000000000000000000000000000
000000000000000001100010110000000000000000000000000000
000010101110001000000010000101001001111100000000000000
000000000000000001000010010001111011100100000000000000
010000000000000011100000000111100001110110110100000000
110000000000000000100000001011001100010110100000000000

.logic_tile 9 10
000000000000100101100111111001011001000001000000000000
000000000001001111000111101111101010100001010000000100
001000000000000001100111100101111101000010100000000000
001000000000000000100100001001001100001001000000000010
010010001110000001000000001001001011000110000000100000
010000000000000000100010010101111101000010100000000000
000000000000000111100110100000000001100000010100000000
000000000000000000000000000001001101010000100001000000
000000001100000000000000000111001001000010100000000000
000000000000010000000010010111011010000010010001000000
000000000000000101000010101101001100000111000000000000
000010000000000001000110011001011001000010000000000010
000000000011010101000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110001100000000111100010001000011011111001010100000000
110011101010001101100100000111011101110110100010000000

.ramt_tile 10 10
000000010000010000000000011000000000000000
000000001010000000000011010111001010000000
011010010000000000000000010001100000000000
000000000000000000000011010101101011000000
010000000000001111100010011000000000000000
010000001100001011100011111101000000000000
000000000000000111100111110000000000000000
000000000000000001100011001111000000000000
000000000000001000000000000000000000000000
000000000000000011000000001101000000000000
000000000000100000000000011011100000000010
000000000001000000000011000101100000000000
000000000000000000000000000000000000000000
000000000000000000000010000011000000000000
010000000001000111000000001000000000000000
110000000000100000000000001101000000000000

.logic_tile 11 10
000000000000000000000000010111100000000000001000000000
000000000000000000000010000000100000000000000000001000
111010000001010000000000000000000001000000001000000000
100000001010000000000000000000001101000000000000000000
000000000001010000000000000000001000001100110100000000
000000000000100000000000001001000000110011000000000000
000000101110000000000000001000001001100000000000000000
000001000110000000000000001111011101010000000000000000
000000000000000000000000000011111101101101010000000010
000000000000000000000000001001011101111001010000000000
000000000000000001000110010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000001000000000010110100100000000
000000000000000000000000001011000000101001010000000000
110000000000000001000000011000000001001100110100000000
110000000000000000000010001011001111110011000000000000

.logic_tile 12 10
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000100000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000100000000000000
000000000000000000
010000000000000000
000000000000000000
000000000000000000
001100000000000000
010000000000000000
001000000000001000
000100000000100100
000000000000001100
000000000000001100
000001110000000000
000000001000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000000000000011000000001011001100100000000
000000000000000111000011101101001010100110010000000000
011000000000000000000000000000001100010101010100000000
100000000000000000000000001011000000101010100000000000
010000000000101001000010000000000000011001100100000000
010000000001010111000000000101001011100110010000000000
000000000000000001000010000000011010010101010110000000
000000000000000000000000000011010000101010100000000000
000000000000000001000010010011001100010101010100000000
000000000000000001000010110000010000010101010000000000
000000000000000111000000000101101010010101010100000000
000000000000000000100000000000010000010101010000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000010000000000001001001100110011000000000000
000000000000100000000000000011011010000000000000000000

.logic_tile 2 11
000000000000001101000010110011111011100000000000000100
000000000000001111000011100000101101100000000000000000
011000000000000101000010101001100000100000010000000000
000000000000000000000011101001101001000110000000000000
010000000000000001100111001111111000100000000000000000
010000000000001111000010101101001010000000000000000010
000000000000000011100110110000000000000000000000000000
000000000001010101000011000000000000000000000000000000
000000000000000001000010001001001010000011000000000000
000000000000000001000000000101001011110000000000000000
000000000000000001100110011001000000110000110000000000
000000000000000001000010011101001101001111000000000000
000000000000000001100000001000001100101011110101000001
000000000000000000100000001111000000010111110010000000
110000000000001000000010001111001100000000000000000000
010000000000000001000100000011001011010000000000000000

.ramb_tile 3 11
010000000000001000000000001000000001000000
001000000000101111000000000111001011000000
011000000000001011000111111111000000000000
100000000000001111100011111001001100000000
110000000100000000000111100000000000000000
111000000000000000000100000001000000000000
000000000000100111100010000000000000000000
001000000001010000100100000111000000000000
000001000000000001000000000000000000000000
001010100000000000100000001101000000000000
000000000000000000000000001001100000000000
001000000100000000000000000111100000000001
000000000000010001000010001000000000000000
001001000100011001000000000101000000000000
010000000000000011100000001000000000000000
011000000000001001100000000001000000000000

.logic_tile 4 11
000000000000001111100111100001000000000000000100000000
000000000000001011100100000000000000000001000000000000
011000000000000000000000010000001110000100000100000000
000000000000000000000011100000010000000000000000000010
000010000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000011100000011010000100000100000000
000000000000100000000100000000010000000000000000000000
000001001010000000000000000001000000000000000010000000
000011100010000000000000001101100000111111110000000000
000000000001000101000000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
000000100000000000000110000111111101010000110000000001
000001000000000000000000000001101001000000100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000

.logic_tile 5 11
000000000000000011100110010000000001100110010000000000
000000000000000101000110011011001011011001100000000010
000000000000000000000111000000011010011010010000000000
000000000000001101000010110101001000100101100000000000
000000000000101101100010101101011100100001000000000000
000000001011010101000010100001111001000000000000000000
000000000000000111000111011111111000001100000000000000
000000000000000001100110000101011000110000000000000000
000000000000000101000011001001101111011010010000000000
000000000000000000100010001111101010000000000000000000
000000000000100000000010001101000001100000010000000000
000100000000000000000000001101101111000000000000000000
000100000000000000000000000011001001100010000000000000
000110100110001101000000000001011110001000100000000000
000000000000000101000110000000001010010101010000000000
000000000001010000100010001011000000101010100000000000

.logic_tile 6 11
000001000000000101000111100001000000000000000000000010
000000100000010101000111110001000000111111110000000000
011010000000110001100000010000011001111100010000000001
100000000110000011100010001001011110111100100000000000
010000000000000001100110001001001010100000000000000000
010000000000000000100110110001111110000000000001000000
000000000001010001100000000000001011001000000000000100
000000001010010000000000001001011000000100000000000000
000000000000000001000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000011000000000000000110001101100001010110100110000111
000000000000010000000000001011001111110110110110000101
000000000000000001000000000001001101000000000010000000
000000000000000000000000000101101111000000010010100000
010000000110100000000010011101100001000000000100000110
000010101010000001000011111011001111100000010110000100

.logic_tile 7 11
000000100000000000000000000000000001000000100100000000
000001001100001101000000000000001111000000000010000100
011000000000100000000010101101100001000000000010000000
000000000001001111000110110101101111100000010000000000
110000000001000101000000001111111000001001000000000001
010000001000100111000010101001011000101001000000000000
000001000000000000000110000000000001000000100100000000
000000000000000111000010110000001100000000000000000000
000001000100010111100000000111101100100000000000000000
000000101010000000000010000000101110100000000000000000
000010100000001101000010111000000001100000010000000000
000001000000000001000111001001001011010000100010100100
000000000001010101000000001001111101101001010000000000
000000000000000000000000000011111101010110000000000000
000001000000001000000010100101011000010110100000000000
000000000000000001000011110101001011111011110000000000

.logic_tile 8 11
000000000000011000000000000011011101000000100000000100
000000000000100101000000000001011101000000000000000000
111000000000000000000000000111100000000000000100000000
100000000000000000000000000000100000000001000000000000
110000000001000111000111100000001100000100000100000000
010000000000100000100000000000010000000000000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000101000110100011011101000100000000000000
000000000000000000000010000001011101000000000000100000
000000000000000000000010100000001010000100000100000000
000000000000000000000010100000010000000000000000000000
000000000000000000000000010111000000000000000100000000
000000001110000000000010100000100000000001000000000000
000000000000100000000110100001011101000000000000000000
000000000000000000000000000011011101000010000000100000

.logic_tile 9 11
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000010100000000000000000000000000000
100000000100000000010100000000000000000000000000000000
010000000000000101000111100001000000000000000100000000
110000000000000000100100000000100000000001000010000000
000000000000001000000000001000000000000000000100000000
000000001010000111000010111011000000000010000000000000
000011100000000000000000000101111000000110100000000100
000010100000001111000000000011111010000011000000000110
000000100001010000000110000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000010100000000000000000000101111000111001110000000000
000001001000000000000000000101111100111100110000000101
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001010000000000000000000

.ramb_tile 10 11
010000000000000000000111111000000000000000
001000101010001111000111011001001110000000
011010001110000000000111011011000001000000
100000000000000111000011001001101100000000
010000000001000000000111000000000000000000
111000001110100000000111000001000000000000
000010100001000000000000000000000000000000
001000000000000000000000001011000000000000
000000000000010000000111010000000000000000
001000000000100000000111111001000000000000
000010100000000001000000000111000000000000
001000000000000000000000001001100000000000
000000000000000011100011101000000000000000
001000000000000000100000000001000000000000
110000000000010011100000000000000000000000
111000000000000000000000001101000000000000

.logic_tile 11 11
000000000000000000000010100000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111010100000000000000000000000000000010000100000000001
100000000000000000000000000101001001100000010001000000
010000000000000000000000000000011100000100000100000000
010000000000000001000000000000010000000000000001000000
000000101100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001110000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000011000000110000000000000000000000000000000
000001000100000001000000000000000000000000000000000000
000000000000001000000000000000011110000100000100000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000011100000100000100000000
000000000000001111000000000000000000000000000001000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 11
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 12
000000000100000000
000100000100000000
100000000100000000
000000000100000001
000000000100000000
000000000100000000
001100000100000000
000000000100000000
001000000000000000
000100000000000000
000010000000000100
000000010000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
010000000000001000000000000000000000000000000000000000
001000000000001111000000000000000000000000000000000000
011000000000000101100000000001000000101001010100000000
100000000000000000100000000111000000000000000010000000
010000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000111111110010000101
001000000000000000000010001011000000101001010000100000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000011000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000

.logic_tile 2 12
010000000100000000000000000000011110000100000100000000
001000000000000000000000000000000000000000000010000000
011000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000010000000
000000000000000000000000000000000000000000100100000000
001000000000000000000000000000001110000000000000000000
000000000000000000000000000000001100000100000100000000
001000000000000000000000000000000000000000000010000000
000000100000001000000000010000011100000100000100000000
001001000000001001000010010000000000000000000000000001
000000000000000001100000001000011100000001010000000000
001000000000000001100000001111000000000010100000000001
000000000001010001100000010000000000000000000100000000
001000000000000000100010001011000000000010000010000000
000000000000001000000000000000000000000000000000000000
001000000000001001000010000000000000000000000000000000

.ramt_tile 3 12
000000010000000000000011111000000000000000
000000001000000000000011000011001010000000
011000010000000000000000000011000001000000
000000000000000111000000000111101101000001
010000000000000001000010000000000000000000
010000000000000000000100001101000000000000
000000000000000000000111101000000000000000
000000000000000000000111001101000000000000
000010100000000000000111001000000000000000
000001000000000001000111111101000000000000
000000000000001000000010000011000000000000
000000000000001101000000001011000000000000
000000000000000011100000000000000000000000
000000000100000001000000000111000000000000
010000000000010000000000000000000000000000
010000000000100000000000001001000000000000

.logic_tile 4 12
010000000000000000000000000000000001000000100100000000
001000000000000000000000000000001101000000000000000010
011010000000000000000000000000000000000000100100000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
001000000001010000000000001111000000000010000000000010
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000010000001011000000000000011100000000000000100000000
001001000000000111000011110000000000000001000000000000
000000000001010000000000000000000000000000000000000000
001000000000001111000010000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
001000000000000000000010000000001111000000000000000000

.logic_tile 5 12
010000000000000101100010100101001101101000010100100001
001000000000000101000010101001111010111000101000000000
011000000000000001000111010000011111001100110000000000
000000000000000101100111000000011001001100110000000000
000010000000101101000110111001001110101000000000000000
001000000000001001000010000001100000000000000000000000
000000000000000101000110111111001011100000000000000000
001000000000001101000011010101101100000000000000000000
000000000000001000000110001101011000100010000000000000
001000000000001101000000001101001000001000100000000000
000000000000000001100110001011001011000010010000000000
001000000000000000000000000111011101011000000000000000
000000000000001000000110100001001111011010010000000000
001000000000000001000110000000011001011010010000000000
010000000000011000000111101101100000000000000000000000
001000000000001101000000001101100000111111110000000000

.logic_tile 6 12
010001000000010000000110001000000000010110100000000000
001000000000100111000000000101000000101001010000000110
011000000001011101000000000001000000000000000100000000
000000000000101001000000000000000000000001000000000001
110000000000000111100110000011111010101000000000000000
111000000000001111000100000000000000101000000000000000
000000000000000001000010100011101010111111010010000000
001000001100001101000000001011111100111110110000000000
000000001110000101100110100111001001100000110000000000
001000000000000000000000000000111000100000110010100000
000000000000000001100000010000001010000010100000000000
001000000000000000000010100011010000000001010000000000
000000000000000000000111111101011000110000110000000100
001010100000000000000110001101001010110001110000000000
010000000100000000000000000101011100000000100000000011
111000001010000000000000001011111100000000000010000001

.logic_tile 7 12
010000000000000000000010110011101010000000000000100000
001000000000000111000011111101010000000010100000000000
011000000100000000000110100011000000000000000100000000
000000000000000000000000000000100000000001000000000000
010000000000000000000010111001011010000000000000000000
011000001000000000000110000011100000010100000000000000
000000000000001101100000000000001110000100000100000000
001000000000000001000000000000010000000000000000000000
000000000000000000000110010111000000000000000100000000
001000000000000000000010100000100000000001000000000101
000001000000000001100000001000000001010000100000000000
001000000000001101000000000101001001100000010000000001
000000000000000000000110100000000000000000100100000000
001000000000000000000010000000001000000000000000000000
000000000000100000000000000000011011000100000000000000
001000000000000000000000001011001010001000000000000000

.logic_tile 8 12
010000000000000000000010110101100000000000000000100000
001000000000000000000011011111000000101001010000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000010100011000000000010000000000000
010000000000000101000000000000000001000000100100000000
011000000000000000000010100000001010000000000000000000
000000000000000101000000000101000000000000000100000000
001000000000001001000000000000000000000001000000000000
000000000000000101100000000000000001000000100100000000
001000000100000000000000000000001001000000000000000000
000000000000001000000000010000000000000000100100000000
001110000000000001000010000000001001000000000000000000
000100000000000000000010100101000000000000000100000000
001100000000000000000100000000100000000001000000000000
000000000000000000000000000011111100000010100000000000
001000100000000000000000000000010000000010100000000000

.logic_tile 9 12
010000001010000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
011000000000000000000000011001100000000000000100000000
000000000000000000000010100101100000101001010000000000
110000000001010000000000000000000000000000000000000000
111000000000100000000000000000000000000000000000000000
000010000000001000000110100000000000000000000000000000
001000000000000101000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
001010100110000000000000000000000000000000000000000000
000000000001000000000000000101100000000000000000000000
001000000000000000000000000000100000000001000000000000
000001000000000000000011100000011011001100000110000000
001010100000000000000000000000001001001100000000000000
110010000000000001100000000000011001110000000100000000
111000000000000000000000000000011010110000000000000000

.ramt_tile 10 12
000000010000001000000111111000000000000000
000000001010000011000111110101001001000000
011010010001001101100000000001100001000000
000000000000100111100010011001001100001000
010000000000000001000010000000000000000000
110000000000000000000111100101000000000000
000000000100001111000111001000000000000000
000000000000001111000000000001000000000000
000000000000000000000000001000000000000000
000000000000000000000000001101000000000000
000000000000000011100000000001100000000000
000000000100001101100000001101100000000100
000000000000000000000000000000000000000000
000000000000000000000000000001000000000000
110000000000000000000000001000000000000000
010000000000000000000000000101000000000000

.logic_tile 11 12
010000000000000000000000000000000000000000000000000000
001000000100000000000000000000000000000000000000000000
111000000000000000000000001000000000000000000100000000
100000000000000101000000001011000000000010000000000000
110000000000000000000000000101100000000000000100000000
111000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
001100000000000000000100000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
001000000000000000000100000000000000000000000000000000
000000000000000000000000000000011000000100000100000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010000110000000000000000000000000000000000000000000

.io_tile 13 12
000000011100000000
000000001100000000
000000000100000000
000000000100000001
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 13
100000000100000000
000100000100000000
110000000100000000
000000000100000000
100000000100000000
000000000100000000
011100000100000000
010000000100000000
001000000000001000
000100000000100100
000000000000001100
000000000000001100
000001011000000000
000000001000000000
000000000000000000
000000000000000000

.logic_tile 1 13
010000000000000000000000000000000001000000100100000000
001000000000000000000000000000001000000000000000000000
011000000000001000000011100000000000000000000000000000
100000000000001011000000000000000000000000000000000000
010000000000000000000110000101100000000000000000000000
111000000000000000000000000000100000000001000000000000
000000000000000000000000011000000000000000000000000000
001000000000000101000010110101000000000010000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
001000000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 13
010000100000000000000000001000000000000000000110000000
001000000000000000000011110101000000000010000000000000
011000000000000101000000000000000000000000100110000000
000000000000000000000011110000001010000000000000000000
000000000000001000000000000000000000000000000000000000
001000000000000101000000000000000000000000000000000000
000000000000000101100000001001101001010110100000000000
001000000000000000000000000111111000111000100000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001101000000000000000000000000000000000000

.ramb_tile 3 13
010000000000001000000000001000000001000000
001000001110000011000000000101001011000000
011000000000000111100000001011000000000000
100000000000001111000000001101001100000001
110000000000000111000000000000000000000000
111000000000000000000000000101000000000000
000000000000001011100010011000000000000000
001000000000001111100011010001000000000000
000000000000000001000000001000000000000000
001001000000000001000000001011000000000000
000010000000000000000000001111000000000000
001001000000000000000011110111000000000001
000000000001110101000010000000000000000000
001001000001110000000100000001000000000000
010010000000000000000000001000000000000000
011001000000000001000000000101000000000000

.logic_tile 4 13
010000000000000000000011100000000000000000000000000000
001000000000000000000100000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
110000000000000000000000000000001000000100000100000100
011000000000000000000000000000010000000000000000000000
001000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 13
010000000000000000000000001101011010100110010000000100
001000000000000000000000001111111010011000000000000000
011000000000000000000000000000011000000100000100000000
100000000000000000000011100000010000000000000000000000
110000000000001101000000000000000001000000100000000000
111000000000000011000010110000001101000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000010110000000000000000000000000000
000000000000000000000000001101011010000011000000000000
001000001100000000000010101111111101110011110000000000
000001000000000000000000010000000000000000100100000000
001000000000000000000010100000001010000000000001100100
000000000001010000000010000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
010000000000000000000010100000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 13
010000000000000000000110000111100000101001010000000101
001000001000000000000100001101100000000000000000000000
011001000000100101000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
110001000000000000000010100000000000000000000000000000
011010100000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000011001000000010110100000000000
001000000000000001000010111001100000000000000000000000
000001000000000000000010010000000001000000100100000000
001000000000000000000011110000001101000000000000000000
000000000000000000000000000001101001000000010000000000
001000000000100000000000000011011101000000000000000000
010001000000000000000000010000000000000000000000000000
111000000000000000000010100000000000000000000000000000

.logic_tile 7 13
010010000000101001100110001000000000000000000110000000
001000000000011011100100001101000000000010000010000001
011000000000001101000000000000000000000000000000000000
000000000000000101000010100000000000000000000000000000
110000000000000000000010100101011001010110100000000000
011000000000100000000011110001101010111001010000000000
000000000011000101100010001101011001111111110000100000
001000000000100101000000000011111010101111110001000101
000000000000000000000000000000001000000100000100000000
001000000000000000000010000000010000000000000000000101
000000000000010001100000001111100000101001010000000000
001000000000100000100000000101100000000000000000000000
000000000001000000000000000011111011011111110000000101
001000000000000000000000000000001000011111110010100000
000001000000000000000110000000011010001000000000000001
001010000000000000000100000001001011000100000000000000

.logic_tile 8 13
010100000000000000000110100001001100101100000000100000
001000000000000001000000000000111110101100000000000000
011000000000000101000000000000000000000000100100000010
000000000000000000000010100000001010000000000010000101
110000000000101111100000000001100000000000000100000000
111000000001001111000010100000000000000001000000000101
000000000000000000000000000101000000000000000100000000
001000000000000101000000000000000000000001000000000101
000000000000000000000010100101000000000000000100000000
001000001000000000000000000000100000000001000000000101
000000000000000001100000001000000000000000000100000001
001000000000000000100000000101000000000010000000000000
000000000000000101000110100001011101000111010000000000
001000000010010000000100000001101110101011010000100000
000000000000000101000000000001100000000000000100000101
001000000000000000000000000000100000000001000000000000

.logic_tile 9 13
010000000001010000000000010000011000000100000100000000
001000000000000000010011000000000000000000000001000000
011000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
011010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000100000000000000
001000001010000000000000000000010000000000000000000000
000000000000000000000110000000000000000000000000000000
001100000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000010100111
001000000000000000000000000000000000000000000011100000

.ramb_tile 10 13
010000000000000000000111001000000000000000
001000000000000111000100000011001010000000
011000000000000000000000011001000000000000
100000001110000000000011101011001100001000
110010100001010011100000000000000000000000
111000000000100000100000000111000000000000
000000000000001011100010000000000000000000
001000000010001111000011111001000000000000
000001001010000001000000001000000000000000
001110000000000000000000001001000000000000
000000000001000000000010001111100000000000
001000000000000001000000000101000000000100
000000000000000001000111001000000000000000
001000000000000000000100001101000000000000
010010000001000001000000001000000000000000
111000000010100000000000001101000000000000

.logic_tile 11 13
010010100000000000000000000000000000000000000000000000
001001000000000000000010100000000000000000000000000000
011000000000000000000010101000000000000000000100000000
000000000000000000000000001001000000000010000010000000
110000000000000101000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000010000001100000000000000000000000000000000000000000
001000000100010000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
001000000000000000000000000000000000000001000001000000
000000000000000000000010000000000000000000100100000000
001000000000000000000000000000001001000000000001000100
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 13
010000000000100000000000000000000000000000000000000000
001000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 13
000000000100000000
000100000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000010000000100010
000000110000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000100000001000000000000011100000000000001000000000
000001000000000111000000000000100000000000000000001000
011000000000000000000000000001011110001100111000000000
100000000000000000000011100000011101110011000000000000
010000000000000000000110000111101000110011000000000000
110000000000000001000100000000101000001100110000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001100001111000000000000
000000000000000001100110001111111100100000000000000011
000000000000000000000000000111101110000000000000100000
000000000000001001100110000011111000010000100100000000
000000000000000001000000000011011010100000000100000000
000000000000000111100000011101001111000000010100000000
000000000000000000000010000011011001000001010100000000
010000000000000101100110010000011110000011110000000000
000000000000000000000010000000000000000011110000000000

.logic_tile 2 14
000000100000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000001000000011100000000000000000000000000000
100000000000000101000100000000000000000000000000000000
010000000000000000000010100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111111001010100100100000000
000000000000000000000000001001001001111000100100000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
010000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 14
000000010000001000000111000000000001000000
000000000000000111000111110011001001000000
011000010000000000000110101001000000000010
000000000000000000000111001001001110000000
010000000000000011100010010000000000000000
010000000000000000000010111101000000000000
000100000000000000000111000000000000000000
000000000000000000000000001111000000000000
000100000000001000000000001000000000000000
000100000000001101000000001101000000000000
000000000000000000000000000111100000000000
000000000110000111000000001001100000000001
000000000000000000000000010000000000000000
000000000000000001000010110101000000000000
110001000000000000000110100000000000000000
010010000110000000000000001101000000000000

.logic_tile 4 14
000000000000000000000000010000011000101000000110000000
000000000000000000000010001001000000010100000010000000
011000000000000111000000000000000001100000010100000000
100000000000000000000010111011001000010000100000000000
010000000000000000000000000111111000101000000110000000
100000001000000000000000000000000000101000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100010000011111000101000000110000000
000000000000000000000100000000000000101000000000000000
000000000000000101100000010000011101110000000110000001
000000000000000000100010000000011000110000000000000000
000000001100000000000000001000011000101000000100000001
000000000000000000000000001001000000010100000000000000
010000000001011000000000000000000001100000010100000010
100000000000000001000000000011001000010000100000000000

.logic_tile 5 14
000000000000001000000000000000000001000000100100000000
000000000000000001000000000000001010000000000000000000
011000000000000000000000000000001010000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000100100000000
000000000000000000000000000000001110000000000000000010
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000100000000
000000000000000000000000000001000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 14
000000000000000000000000000000000000000000000000000000
000000100000000111000000000000000000000000000000000000
011000000000000000000000000000001010000100000100000000
000000000000000000000000000000000000000000000000000000
110000000000100111000000001000000000000000000100100100
010000000000010000000000001101000000000010000000000010
000000000000001000000011100000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000100000000000000000000001110000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000011000000000000000000000110000000
000000000000000000000000000001000000000010000000000000
010000000000100000000000001000000000000000000101000000
000000000000000000000000000101000000000010000000100010

.logic_tile 7 14
000001001110000000000010100101101000101110000000000100
000010000000000000000010100011111111101101010000000000
011000000000001101000000000000000000000000000000000000
000000000000010001000000000000000000000000000000000000
010000000000000000000011100000011110000100000000000000
010000000000000000000000000000000000000000000000000000
000000100000000000000000000000000001000000100000000000
000001000100000000000010100000001110000000000000000000
000001000000100000000110100000000000001111000000000000
000010100000011001000000000000001011001111000000000000
000001000000101000000000001011101111001011100000000000
000000000000001011000000001101001000010111100000000010
000000000000001101100110100000001100000010100000000000
000000000000000111000000000111010000000001010000000001
010000000000001000000000000000000000000000100100000001
010000000000000101000000000000001110000000000000100010

.logic_tile 8 14
000000000000000111000000000011100000101001010000000000
000000000000010000010000000111100000000000000000000000
011000000000001000000110000000000001000000100100000000
000000000000000111000000000000001010000000000000000000
010001000010001111000110100011011000111100000000100000
110010000000000001100000000101110000101000000000000000
000000000000000000000000000000011100000100000100000000
000000000000000101000000000000000000000000000000000100
000000000100001000000110000000011101011110100000000000
000000000000001001000100000111011101101101010000000000
000010100000001000000110010000011110101000000000000000
000100000000001001000110010101000000010100000000100001
000100000000000001000000000000000000000000100100000000
000100000000000000000000000000001100000000000000000000
010000000000000001100111000001111111010111110000000000
000000000000000000100110100001011111011111100000000000

.logic_tile 9 14
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
011000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
010000000000000000000111100011100000000000000100100000
110000000000000000000000000000000000000001000000000000
000000000000000000000000000011101101000111110000000000
000000000000001101000000000001101010101111110000000000
000000001110001000000110000000000000000000000000000000
000000000000001011000100000000000000000000000000000000
000000000000001001100110000011100000000000000100000000
000000000000011001100111110000000000000001000000000000
000001001100000000000000000000011100000100000100000000
000000100000010000000000000000010000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 14
000000010000000000000111001000000001000000
000000000000000000000100001011001010000000
011000010000001000000111100111000001000000
000000000000001111000100001001101001001000
010000000000011000000010011000000000000000
110000000000100011000011110001000000000000
000000000000000101100000000000000000000000
000000000000000000100000001111000000000000
000010100000001000000000001000000000000000
000001000000000011000000001111000000000000
000000000001011000000000000111100000000000
000000000000001001000011100101000000000100
000000000000000000000010000000000000000000
000000000000000000000010000011000000000000
110000000000000101100111000000000000000000
010000000000000000000000001101000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000010001000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000001000000000100000010100000000
000000000000000000000000001111001100010000100000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000010000000000000000000000000000
100000000000000000000011100000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 14
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000010000000100010
000010110000110000
000000000000000000
000000000000000001
000000111000000010
000000000000000000

.io_tile 0 15
000000000000011000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000111000111100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
011000000000000000000000000000000000000000100100000100
100000000000000000000000000000001001000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000010000000000000000100000

.ramb_tile 3 15
000000000000001000000010001000000000000000
000000000000001111010011010101001010000000
011000000000001000000111101111100000000000
100000000000001111000000001001001010000001
110000000000000001000111100000000000000000
110000000000001011100100000001000000000000
000000000000000011000111000000000000000000
000000000000000000100000000111000000000000
000000000000000000000000000000000000000000
000000000000000000000000001101000000000000
000000000000000000000110101101100000000000
000000000000000000000100001011100000000100
000000000000000000000010000000000000000000
000000000000001001000000001001000000000000
010000000000000001000000000000000000000000
010000000000000000000000001001000000000000

.logic_tile 4 15
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000110000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000010011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000001000000000100000010100000000
000000000000000000000000001111001000010000100010000000
010000000000000000000110000001011010101000000100000000
100000000000000000000000000000000000101000000000000000

.logic_tile 5 15
000000000000000111100000011000000000000000000101000000
000000000000000000100010010101000000000010000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000001100000010000000000000000100100000000
000000000000000000100011110000001010000000000001000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000001001010010100000000000000
000100000000000000000000000000010000010100000000000010
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000100000000001000001000000

.logic_tile 6 15
000000000000000000000011100111000000010110100100000000
000000000000001111000011100000000000010110100000000100
001000000000100000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000010000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000001001011100111111000000000000
000100000000000000000010000111011001010110000000000000
000100000000001000000000000000000000000000000000000000
000100000000000001000000000000000000000000000000000000
000000000000000000000000001001011101110110100000000000
000010101110000001000000001101111110111000100000000000

.logic_tile 7 15
000000000000001000000110000000000000000000100100000000
000000000000000011000100000000001000000000000000000000
011000000000000000000000001111101010101000010000000000
000100000000000000000000000111101001001001010000000000
110100001110000001100000001000000000000000000100000000
110100000110000001100000000011000000000010000000000000
000000000000000000000000000011000000000000000100000000
000000000000000000000000000000100000000001000000000000
000001000001010001000000000000001010000100000100000000
000010101110000000000010000000000000000000000000000000
000000000000000000000000000000011100000100000100000000
000000000000000001000010000000010000000000000000000000
000000100000000000000010000000011110000100000100000000
000001000000000000000100000000010000000000000000000000
000000000000001000000110100000000000000000000100000000
000000000000000101000010000011000000000010000000000000

.logic_tile 8 15
000000001110000111100110010000001000000000100000000000
000000000000000000100011010111011010000000010010000000
011010100000001000000000001000001011100000000000000000
000000000000000011000010100101011101010000000000000000
110000001100000001000010100001001101010111100000000010
010000000000000101000010111111001000110111110000000000
000000000000001011100111000000001000000100000100000000
000000000000000001000110100000010000000000000001000000
000001000000000101100000010000011100000100000110000000
000000100000000000000010010000000000000000000000000000
000010100000000001000110000101100000000000000000000000
000011000000000000000000000101100000010110100000000001
000000000000000001100010101101011011100010110010000000
000010000000000000000100000101111011010110110000000000
010010000000000000000000000001100000000110000000000000
000000000000000000000000000000101001000110000000000000

.logic_tile 9 15
000000000000000111100111100000000000000000100100100000
000000000000000000100100000000001010000000000000000000
011000000000000000000111000011100000000000000100000000
000000000000000000000100000000100000000001000000000000
110000000000000111000111000000001000110000000000000000
010000000000000000000000000000011100110000000000000000
000000000000001111000111000101000000000000000100000000
000000000000001111000000000000100000000001000000000000
000000000000101000000000010000011000000100000100000000
000000000001001001000010000000010000000000000000000000
000000000000000000000000001111011010010111110000000000
000000000110000000000011110101101000100111110000100000
000000000000000000000110000000000001000000100100000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 15
000000001110000000000111000000000000000000
000000000000000000000011001001001110000000
011000001000000111100110110101100001000000
100000000000000000100111001001101001001000
010000000000000011000111001000000000000000
110000000000000000000100000101000000000000
000000000000000011100111001000000000000000
000000000000000000000100001011000000000000
000000000000000000000000001000000000000000
000000000000000001000000001001000000000000
000000000001011000000010001011000000000000
000000000000000011000000000001000000000100
000000000000001011100000000000000000000000
000000000000001011100000000101000000000000
110000000000000000000000000000000000000000
010000000000000000000000000111000000000000

.logic_tile 11 15
000000000000000000000111000111101001101111000000000000
000000000000000000010000000000011111101111000010000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000010000000000000000000000000000000
000000000000000111000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001101010000000000
000000001000000000
000000000000000000
000100000000000000
000000000000010010
000000000000110000
000000111000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 16
000000010000000011100011101000000000000000
000000000000001001000000000011001111000000
011000010000000000000000000101100000000000
000000000000000111000011011111101110000001
010000000000000000000111000000000000000000
110000000000000000000100000001000000000000
000000000000000111100110000000000000000000
000000000000000000000100000001000000000000
000000000000000000000000011000000000000000
000000000000000000000011010101000000000000
000000000000000000000111001001100000000000
000000000000001011000000001011100000000100
000000000000000000000010000000000000000000
000000000000001001000110001011000000000000
010000000000000000000000000000000000000000
010000000000000000000000001001000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000001000000010010000000000000000000000000000
000000000000001111000011000000000000000000000000000000
011000001000000101000010111011001100010111100000000000
000000100000001001000011101111101001111011110000000000
010000000000000001100111111001101111111111100100000000
010000000000000000000011011101001001011111100000000001
000000000000000111100011101111101010010111100000000000
000000000000000000100100001111011001111011110000000000
000000000000000000000000010000000000000000000000000000
000001000010000001000010100000000000000000000000000000
000000000000000101100011111001001010110111110100000000
000000000000000000100010011001001110101011110000000001
000000000000000101100110000011101111110110100100000000
000000000000000001100000001111101010111111111000000010
010000000000000101100000010111011101101001010000000000
010000000000000000000010111101011100000100000000000000

.logic_tile 7 16
000000000000000000000000001001111010010001110100000000
000000000000000101000010101011101001111000100000000001
011000000000000111000110001101101010000001010100000001
000000000000000101000110101001000000000011110000000001
110000000000000101000010100101111000010100110100000000
110000000000000000000000000000011011010100110001000000
000000000000001101000010101001011111101000010100000000
000000000000001001000000001001001010111101110010000000
000000000000000000000000000001111000110100110100000000
000000000000100000000000000000101010110100110000000001
000000000000000000000000001011111011001100000100000000
000000000000000000000010000101111001111100110000000000
000000000000000000000010001001111011111000100100000000
000000000000000000000100001011101000111001110010100000
000000000000000001000000001111111001010100000100000001
000000000000000000000000001001011010101110000000000010

.logic_tile 8 16
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
011000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
110000000000000000000000000000000001000000100100000000
010000000000000001000000000000001100000000000000000000
000000000000000000000000000001001101010111110000000000
000000000000000000000000001011001100011011110001000000
000000000000000000000110110000000001000000100100000000
000000000000000001000010100000001000000000000000100000
000000000000000011100000000111100000000000000110000000
000000000000000111100000000000000000000001000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000100110000000
000000000000000000000000000000001010000000000000000000

.logic_tile 9 16
000000000000000000000000000111000000000000000100000000
000000000000000000000010100000100000000001000001000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010001000000001000000000000000000001000000100000000000
010010100000000011000000000000001110000000000000000000
000000000000100000000000000000000000000000100100000000
000000000000010000000000000000001010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000011100000000000000000000000000000
000000000000000001100010000111100000000000000100000000
000000000000000000100000000000100000000001000001000000

.ramt_tile 10 16
000000010000001000000000001000000001000000
000000000000000011000000001001001110000000
011000010000001101100000001111000001000000
000010000000001011100011101101001100000100
010000000000000001000010000000000000000000
110000000000000000000100000101000000000000
000000000000001000000111011000000000000000
000000000000001111000011100001000000000000
000000000000000000000000001000000000000000
000000000000000000000000001101000000000000
000000001110000111000000000011100000000000
000000000000000000000010000111100000000100
000000000000001001000000000000000000000000
000000000000001011000000000001000000000000
010000000000000001000000001000000000000000
010000000000000000100000000101000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000100000000
000000000000000111000000000001000000000010000001000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000010001000000000000000000110000000
000000000000000000000000001011000000000010000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
100000000000000000
000100000000000010
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000110010
000000000000010000
000010000000000000
000001110000000001
000000000000000010
000000000000000000

.io_tile 3 17
000000000000000000
000000000000000001
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000010000000010010
000001110000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000100000000000000
000000000000000000
000010000000000000
000110110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 17
000000000000000000
001000000000000001
000000000000000000
000000000000000001
000000000000001100
000000000000000100
001100011000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 17
000000000000000000
000000000000000001
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
000000000000000001
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
100100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000001010000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 11 17
000010000000000010
000010010000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 3 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 1
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 1
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 1 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O_$glb_sr
.sym 2 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 3 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 4 w_lvds_rx_09_d0_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 5 r_counter_$glb_clk
.sym 6 lvds_clock_$glb_clk
.sym 7 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 8 i_sck$SB_IO_IN_$glb_clk
.sym 77 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 81 w_rx_24_fifo_data[28]
.sym 127 lvds_clock
.sym 143 lvds_clock
.sym 178 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 179 w_lvds_rx_09_d0_SB_LUT4_I3_I0[2]
.sym 180 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 181 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 182 lvds_rx_09_inst.r_phase_count[0]
.sym 183 w_lvds_rx_09_d0_SB_LUT4_I3_I0[1]
.sym 184 lvds_rx_09_inst.r_phase_count[1]
.sym 185 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 292 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 294 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 297 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 311 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[2]
.sym 326 w_lvds_rx_09_d0_SB_LUT4_I3_I0[0]
.sym 332 smi_ctrl_ins.soe_and_reset
.sym 369 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 405 w_rx_24_fifo_data[0]
.sym 408 i_smi_a1_SB_LUT4_I0_O
.sym 409 w_rx_24_fifo_data[1]
.sym 417 rx_24_fifo.rd_addr[9]
.sym 430 w_rx_09_fifo_push
.sym 437 w_smi_data_output[1]
.sym 471 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 521 w_rx_09_fifo_data[1]
.sym 523 w_rx_09_fifo_data[0]
.sym 526 w_lvds_rx_09_d1_SB_LUT4_I2_O[2]
.sym 530 i_smi_a1$SB_IO_IN
.sym 533 i_smi_a1_SB_LUT4_I0_O
.sym 538 i_smi_a3$SB_IO_IN
.sym 565 w_rx_24_fifo_data[0]
.sym 576 w_lvds_rx_24_d0
.sym 580 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 599 lvds_clock
.sym 600 w_lvds_rx_24_d0
.sym 634 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 635 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 636 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 638 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 639 rx_24_fifo.rd_addr_gray_wr[6]
.sym 658 rx_09_fifo.wr_addr[3]
.sym 660 w_lvds_rx_09_d1_SB_LUT4_I2_O[2]
.sym 663 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 683 w_lvds_rx_24_d1
.sym 713 w_lvds_rx_24_d1
.sym 746 rx_24_fifo.wr_addr[3]
.sym 747 rx_24_fifo.wr_addr[6]
.sym 748 rx_24_fifo.wr_addr[4]
.sym 749 rx_24_fifo.wr_addr[5]
.sym 750 w_lvds_rx_09_d0_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 751 rx_24_fifo.wr_addr[0]
.sym 752 rx_24_fifo.wr_addr[2]
.sym 753 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 754 r_tx_data[4]
.sym 766 r_tx_data[5]
.sym 777 rx_24_fifo.rd_addr_gray[6]
.sym 778 w_lvds_rx_09_d0_SB_LUT4_I3_I0[0]
.sym 779 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 790 spi_if_ins.r_tx_byte[3]
.sym 796 w_lvds_rx_09_d1
.sym 803 w_lvds_rx_09_d0
.sym 812 spi_if_ins.r_tx_byte[4]
.sym 823 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 826 w_lvds_rx_09_d1
.sym 827 w_lvds_rx_09_d0
.sym 830 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 847 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 861 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[2]
.sym 862 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[3]
.sym 863 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[3]
.sym 864 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 865 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 866 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[6]
.sym 867 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[7]
.sym 885 rx_24_fifo.wr_addr[2]
.sym 887 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 888 $PACKER_VCC_NET
.sym 889 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 891 rx_24_fifo.wr_addr[6]
.sym 899 rx_24_fifo.wr_addr[0]
.sym 901 rx_24_fifo.wr_addr[2]
.sym 906 rx_24_fifo.wr_addr[3]
.sym 908 rx_24_fifo.wr_addr[6]
.sym 915 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 917 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 939 rx_24_fifo.wr_addr[4]
.sym 944 w_lvds_rx_09_d0_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 970 w_lvds_rx_09_d0_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 974 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[8]
.sym 975 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 976 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I0[0]
.sym 977 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[3]
.sym 978 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 979 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[0]
.sym 980 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 981 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 1054 lvds_clock
.sym 1055 w_lvds_rx_24_d0
.sym 1088 rx_24_fifo.wr_addr_gray[4]
.sym 1089 rx_24_fifo.wr_addr_gray[7]
.sym 1090 rx_24_fifo.wr_addr_gray[2]
.sym 1091 rx_24_fifo.wr_addr_gray[5]
.sym 1092 rx_24_fifo.wr_addr_gray[6]
.sym 1093 rx_24_fifo.wr_addr_gray[3]
.sym 1095 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 1100 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[0]
.sym 1168 w_lvds_rx_24_d1
.sym 1173 w_lvds_rx_09_d1
.sym 1174 w_lvds_rx_09_d0
.sym 1183 $PACKER_VCC_NET
.sym 1184 lvds_clock_$glb_clk
.sym 1199 $PACKER_VCC_NET
.sym 1203 w_rx_09_fifo_data[30]
.sym 1206 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I2_O
.sym 1210 w_fetch
.sym 1216 rx_09_fifo.wr_addr[7]
.sym 1237 rx_24_fifo.wr_addr_gray[5]
.sym 1242 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 1256 $PACKER_VCC_NET
.sym 1282 w_lvds_rx_24_d1
.sym 1283 w_lvds_rx_24_d0
.sym 1287 lvds_clock
.sym 1297 $PACKER_VCC_NET
.sym 1310 $PACKER_VCC_NET
.sym 1316 rx_24_fifo.wr_addr_gray[0]
.sym 1318 $PACKER_VCC_NET
.sym 1319 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I2_O
.sym 1321 rx_24_fifo.wr_addr_gray[1]
.sym 1336 w_rx_24_fifo_push
.sym 1347 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[3]
.sym 1353 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I2_O
.sym 1391 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 1401 w_lvds_rx_24_d1
.sym 1402 w_lvds_rx_24_d0
.sym 1411 $PACKER_VCC_NET
.sym 1412 lvds_clock_$glb_clk
.sym 1427 $PACKER_VCC_NET
.sym 1431 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 1432 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 1433 lvds_rx_24_inst.r_phase_count[1]
.sym 1434 w_lvds_rx_24_d0_SB_LUT4_I3_I2[3]
.sym 1435 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 1436 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 1437 lvds_rx_24_inst.r_phase_count[0]
.sym 1457 $PACKER_VCC_NET
.sym 1458 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 1470 w_lvds_rx_24_d1
.sym 1472 w_lvds_rx_24_d0
.sym 1552 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 1575 rx_09_fifo.rd_addr[8]
.sym 1589 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 1669 rx_09_fifo.wr_addr[9]
.sym 1671 rx_09_fifo.wr_addr[6]
.sym 1672 rx_09_fifo.wr_addr[0]
.sym 1691 w_lvds_rx_24_d1
.sym 1735 w_lvds_rx_24_d0
.sym 1781 w_rx_09_fifo_data[19]
.sym 1882 w_rx_24_fifo_data[30]
.sym 1902 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 2072 rx_24_fifo.wr_addr[0]
.sym 2073 rx_24_fifo.wr_addr[0]
.sym 2076 rx_24_fifo.wr_addr[9]
.sym 2077 rx_24_fifo.wr_addr[4]
.sym 2118 w_lvds_rx_09_d0_SB_LUT4_I3_I0[1]
.sym 2119 smi_ctrl_ins.w_fifo_24_pull_trigger
.sym 2125 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 2139 rx_24_fifo.wr_addr[4]
.sym 2241 smi_ctrl_ins.w_fifo_24_pull_trigger
.sym 2250 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 2252 $PACKER_VCC_NET
.sym 2253 rx_24_fifo.rd_addr[6]
.sym 2258 smi_ctrl_ins.int_cnt_09[3]
.sym 2259 rx_24_fifo.wr_addr[2]
.sym 2260 rx_24_fifo.wr_addr[2]
.sym 2261 rx_24_fifo.wr_addr[6]
.sym 2262 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 2263 rx_24_fifo.wr_addr[3]
.sym 2265 rx_24_fifo.wr_addr[5]
.sym 2268 smi_ctrl_ins.int_cnt_09[4]
.sym 2270 $PACKER_VCC_NET
.sym 2271 w_lvds_rx_24_d0_SB_LUT4_I3_I2[3]
.sym 2278 w_lvds_rx_09_d0_SB_LUT4_I3_I0[0]
.sym 2289 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 2292 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 2293 w_lvds_rx_09_d0_SB_LUT4_I3_I0[0]
.sym 2296 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 2299 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 2300 lvds_rx_09_inst.r_phase_count[0]
.sym 2301 w_lvds_rx_09_d0_SB_LUT4_I3_I0[1]
.sym 2302 lvds_rx_09_inst.r_phase_count[1]
.sym 2305 w_lvds_rx_09_d0_SB_LUT4_I3_I0[2]
.sym 2312 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 2314 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 2315 $PACKER_VCC_NET
.sym 2319 $nextpnr_ICESTORM_LC_0$O
.sym 2322 lvds_rx_09_inst.r_phase_count[0]
.sym 2325 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 2327 lvds_rx_09_inst.r_phase_count[1]
.sym 2328 $PACKER_VCC_NET
.sym 2329 lvds_rx_09_inst.r_phase_count[0]
.sym 2332 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 2333 $PACKER_VCC_NET
.sym 2335 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 2338 w_lvds_rx_09_d0_SB_LUT4_I3_I0[1]
.sym 2339 w_lvds_rx_09_d0_SB_LUT4_I3_I0[0]
.sym 2340 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 2341 w_lvds_rx_09_d0_SB_LUT4_I3_I0[2]
.sym 2344 w_lvds_rx_09_d0_SB_LUT4_I3_I0[0]
.sym 2345 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 2346 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 2347 w_lvds_rx_09_d0_SB_LUT4_I3_I0[1]
.sym 2351 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 2356 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 2358 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 2359 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 2364 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 2366 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 2367 lvds_clock_$glb_clk
.sym 2368 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O_$glb_sr
.sym 2371 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[2]
.sym 2372 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 2373 w_smi_data_output[1]
.sym 2374 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 2375 w_smi_data_output[3]
.sym 2376 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[2]
.sym 2383 rx_24_fifo.wr_addr[9]
.sym 2384 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 2385 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 2388 rx_24_fifo.wr_addr[2]
.sym 2389 rx_24_fifo.wr_addr[5]
.sym 2399 w_lvds_rx_24_d1
.sym 2402 w_lvds_rx_09_d0_SB_LUT4_I3_I0[1]
.sym 2406 rx_24_fifo.wr_addr[2]
.sym 2407 w_lvds_rx_09_d1_SB_LUT4_I2_O[2]
.sym 2412 rx_24_fifo.wr_addr[5]
.sym 2413 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 2423 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 2428 w_lvds_rx_09_d0_SB_LUT4_I3_I0[1]
.sym 2431 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 2436 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 2439 w_lvds_rx_09_d0_SB_LUT4_I3_I0[0]
.sym 2444 w_lvds_rx_09_d1_SB_LUT4_I2_O[2]
.sym 2449 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 2461 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 2462 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 2463 w_lvds_rx_09_d0_SB_LUT4_I3_I0[0]
.sym 2464 w_lvds_rx_09_d0_SB_LUT4_I3_I0[1]
.sym 2473 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 2491 w_lvds_rx_09_d0_SB_LUT4_I3_I0[1]
.sym 2492 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 2493 w_lvds_rx_09_d1_SB_LUT4_I2_O[2]
.sym 2494 w_lvds_rx_09_d0_SB_LUT4_I3_I0[0]
.sym 2501 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 2502 lvds_clock_$glb_clk
.sym 2503 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O_$glb_sr
.sym 2504 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[1]
.sym 2505 smi_ctrl_ins.int_cnt_24_SB_DFFNESS_Q_E
.sym 2506 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[1]
.sym 2507 w_rx_09_fifo_full
.sym 2508 w_rx_24_fifo_full
.sym 2509 i_smi_a1_SB_LUT4_I0_O
.sym 2512 w_rx_09_fifo_data[28]
.sym 2513 w_rx_24_fifo_pulled_data[23]
.sym 2515 w_rx_09_fifo_data[28]
.sym 2519 smi_ctrl_ins.int_cnt_24[4]
.sym 2520 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[0]
.sym 2525 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 2528 w_lvds_rx_09_d1
.sym 2529 w_rx_24_fifo_full
.sym 2532 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 2534 w_lvds_rx_09_d0
.sym 2536 rx_24_fifo.wr_addr[0]
.sym 2537 w_rx_09_fifo_data[1]
.sym 2539 smi_ctrl_ins.int_cnt_24_SB_DFFNESS_Q_E
.sym 2541 w_rx_09_fifo_data[0]
.sym 2548 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 2550 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I2_O
.sym 2562 w_lvds_rx_24_d0_SB_LUT4_I3_I2[3]
.sym 2575 w_lvds_rx_24_d0
.sym 2578 i_smi_a1_SB_LUT4_I0_O
.sym 2583 w_lvds_rx_24_d1
.sym 2587 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 2591 w_lvds_rx_24_d0_SB_LUT4_I3_I2[3]
.sym 2592 w_lvds_rx_24_d0
.sym 2593 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 2610 i_smi_a1_SB_LUT4_I0_O
.sym 2617 w_lvds_rx_24_d1
.sym 2636 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 2637 lvds_clock_$glb_clk
.sym 2639 lvds_rx_09_inst.r_state_if_SB_DFFER_Q_E
.sym 2644 smi_ctrl_ins.w_fifo_09_pull_trigger
.sym 2645 i_smi_a2_SB_LUT4_I1_O[3]
.sym 2647 w_rx_24_fifo_data[1]
.sym 2648 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 2651 rx_24_fifo.wr_addr[6]
.sym 2652 rx_24_fifo.wr_addr[9]
.sym 2655 rx_24_fifo.wr_addr[4]
.sym 2656 i_smi_a2$SB_IO_IN
.sym 2659 rx_24_fifo.wr_addr[2]
.sym 2660 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 2661 w_rx_24_fifo_data[1]
.sym 2663 rx_24_fifo.wr_addr[3]
.sym 2665 rx_24_fifo.wr_addr[6]
.sym 2666 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 2667 rx_24_fifo.wr_addr[4]
.sym 2668 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 2670 smi_ctrl_ins.w_fifo_24_pull_trigger
.sym 2673 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[0]
.sym 2675 rx_24_fifo.wr_addr[2]
.sym 2679 rx_24_fifo.wr_addr[3]
.sym 2681 rx_24_fifo.wr_addr[6]
.sym 2683 rx_24_fifo.wr_addr[4]
.sym 2686 i_smi_a2$SB_IO_IN
.sym 2695 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 2701 w_lvds_rx_09_d0_SB_LUT4_I3_I0[0]
.sym 2708 w_lvds_rx_09_d0_SB_LUT4_I3_I0[1]
.sym 2712 w_lvds_rx_09_d1
.sym 2718 w_lvds_rx_09_d0
.sym 2739 w_lvds_rx_09_d1
.sym 2749 w_lvds_rx_09_d0_SB_LUT4_I3_I0[0]
.sym 2750 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 2751 w_lvds_rx_09_d0_SB_LUT4_I3_I0[1]
.sym 2752 w_lvds_rx_09_d0
.sym 2769 w_lvds_rx_09_d0
.sym 2770 w_lvds_rx_09_d1
.sym 2771 w_lvds_rx_09_d0_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 2772 lvds_clock_$glb_clk
.sym 2774 spi_if_ins.r_tx_byte[2]
.sym 2775 spi_if_ins.r_tx_byte[0]
.sym 2776 w_rx_09_fifo_data[0]
.sym 2777 spi_if_ins.r_tx_byte[5]
.sym 2779 spi_if_ins.r_tx_byte[3]
.sym 2780 spi_if_ins.r_tx_byte[4]
.sym 2781 spi_if_ins.r_tx_byte[1]
.sym 2782 w_lvds_rx_24_d0_SB_LUT4_I3_I2[3]
.sym 2785 w_lvds_rx_24_d0_SB_LUT4_I3_I2[3]
.sym 2787 i_smi_a2_SB_LUT4_I1_O[3]
.sym 2790 rx_24_fifo.rd_addr[6]
.sym 2792 rx_24_fifo.rd_addr[0]
.sym 2793 $PACKER_VCC_NET
.sym 2796 i_smi_a2$SB_IO_IN
.sym 2797 w_lvds_rx_09_d0_SB_LUT4_I3_I0[0]
.sym 2799 rx_24_fifo.wr_addr[2]
.sym 2801 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 2803 rx_24_fifo.wr_addr[3]
.sym 2805 rx_24_fifo.wr_addr[6]
.sym 2807 rx_24_fifo.wr_addr[4]
.sym 2808 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 2809 rx_24_fifo.wr_addr[5]
.sym 2810 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 2812 i_smi_a2$SB_IO_IN
.sym 2814 $PACKER_VCC_NET
.sym 2815 w_lvds_rx_24_d0_SB_LUT4_I3_I2[3]
.sym 2816 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 2829 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 2831 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 2832 w_lvds_rx_09_d0_SB_LUT4_I3_I0[0]
.sym 2837 rx_24_fifo.rd_addr_gray[6]
.sym 2840 rx_24_fifo.wr_addr[0]
.sym 2845 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 2847 w_lvds_rx_09_d1
.sym 2852 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 2853 w_lvds_rx_09_d0
.sym 2866 w_lvds_rx_09_d0
.sym 2867 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 2868 w_lvds_rx_09_d0_SB_LUT4_I3_I0[0]
.sym 2869 w_lvds_rx_09_d1
.sym 2872 rx_24_fifo.wr_addr[0]
.sym 2874 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 2879 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 2891 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 2893 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 2899 rx_24_fifo.rd_addr_gray[6]
.sym 2907 lvds_clock_$glb_clk
.sym 2910 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 2911 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 2912 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 2913 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 2914 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 2915 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 2916 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 2918 r_tx_data[1]
.sym 2920 i_smi_a2$SB_IO_IN
.sym 2922 rx_09_fifo.wr_addr[5]
.sym 2924 spi_if_ins.r_tx_byte[5]
.sym 2926 w_rx_09_fifo_data[2]
.sym 2928 spi_if_ins.r_tx_byte[2]
.sym 2929 r_tx_data[0]
.sym 2930 spi_if_ins.r_tx_byte[0]
.sym 2931 rx_24_fifo.wr_addr[5]
.sym 2938 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 2941 rx_24_fifo.wr_addr[8]
.sym 2942 rx_24_fifo.rd_addr_gray_wr[6]
.sym 2947 rx_24_fifo.wr_addr[5]
.sym 2953 rx_24_fifo.wr_addr[2]
.sym 2955 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 2971 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 2973 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I2_O
.sym 2979 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 2980 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 2981 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 2983 rx_24_fifo.wr_addr[0]
.sym 2988 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 2990 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 2991 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 2992 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 2996 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 3001 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 3010 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 3014 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 3019 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 3021 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 3027 rx_24_fifo.wr_addr[0]
.sym 3032 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 3037 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 3041 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I2_O
.sym 3042 lvds_clock_$glb_clk
.sym 3043 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O_$glb_sr
.sym 3044 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 3045 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 3046 rx_24_fifo.wr_addr[8]
.sym 3047 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0[0]
.sym 3048 rx_24_fifo.wr_addr[7]
.sym 3049 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0[2]
.sym 3050 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]
.sym 3051 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0[1]
.sym 3056 w_rx_09_fifo_data[0]
.sym 3068 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 3069 w_rx_24_fifo_full
.sym 3070 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 3071 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 3072 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 3074 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 3075 rx_24_fifo.wr_addr[0]
.sym 3076 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 3077 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 3078 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 3084 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 3089 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I2_O
.sym 3099 rx_24_fifo.wr_addr[4]
.sym 3105 rx_24_fifo.wr_addr[3]
.sym 3106 rx_24_fifo.wr_addr[6]
.sym 3108 rx_24_fifo.wr_addr[5]
.sym 3111 rx_24_fifo.wr_addr[2]
.sym 3112 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 3115 rx_24_fifo.wr_addr[8]
.sym 3125 rx_24_fifo.wr_addr[7]
.sym 3129 $nextpnr_ICESTORM_LC_5$O
.sym 3132 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 3135 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 3138 rx_24_fifo.wr_addr[2]
.sym 3139 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 3141 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 3143 rx_24_fifo.wr_addr[3]
.sym 3145 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 3147 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 3149 rx_24_fifo.wr_addr[4]
.sym 3151 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 3153 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 3156 rx_24_fifo.wr_addr[5]
.sym 3157 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 3159 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 3161 rx_24_fifo.wr_addr[6]
.sym 3163 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 3165 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 3167 rx_24_fifo.wr_addr[7]
.sym 3169 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 3171 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[8]
.sym 3173 rx_24_fifo.wr_addr[8]
.sym 3175 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 3179 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0[3]
.sym 3180 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 3181 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 3182 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 3183 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 3184 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 3185 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 3186 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 3197 rx_24_fifo.wr_addr[9]
.sym 3198 rx_24_fifo.wr_addr[3]
.sym 3200 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 3202 rx_24_fifo.wr_addr[8]
.sym 3210 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 3213 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 3214 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 3227 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[8]
.sym 3233 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[2]
.sym 3234 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[3]
.sym 3235 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[3]
.sym 3237 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[0]
.sym 3238 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[6]
.sym 3239 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[0]
.sym 3241 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I0[2]
.sym 3243 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[1]
.sym 3245 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 3246 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 3247 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[7]
.sym 3248 rx_24_fifo.rd_addr_gray_wr[6]
.sym 3249 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 3250 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I0[0]
.sym 3251 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[3]
.sym 3253 rx_24_fifo.wr_addr[9]
.sym 3260 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 3266 rx_24_fifo.wr_addr[9]
.sym 3268 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[8]
.sym 3271 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[3]
.sym 3272 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[3]
.sym 3273 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 3277 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[3]
.sym 3278 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 3280 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[3]
.sym 3283 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[2]
.sym 3284 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I0[2]
.sym 3285 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 3286 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I0[0]
.sym 3291 rx_24_fifo.rd_addr_gray_wr[6]
.sym 3295 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 3296 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 3298 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[6]
.sym 3301 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[3]
.sym 3302 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[2]
.sym 3303 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[1]
.sym 3304 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[0]
.sym 3307 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[3]
.sym 3308 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[7]
.sym 3309 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[0]
.sym 3310 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[6]
.sym 3312 lvds_clock_$glb_clk
.sym 3314 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 3315 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 3316 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 3318 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 3319 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0[3]
.sym 3320 w_fetch
.sym 3321 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 3327 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I0[2]
.sym 3328 rx_24_fifo.rd_addr[0]
.sym 3329 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 3331 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[1]
.sym 3333 $PACKER_VCC_NET
.sym 3335 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 3339 rx_24_fifo.wr_addr[9]
.sym 3350 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 3351 i_smi_a2$SB_IO_IN
.sym 3359 w_lvds_rx_24_d0_SB_LUT4_I3_I2[3]
.sym 3361 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 3367 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 3369 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I2_O
.sym 3375 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I0[2]
.sym 3376 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 3378 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 3380 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 3382 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 3383 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 3384 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 3385 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 3386 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 3388 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 3400 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 3402 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 3406 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 3409 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 3412 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 3414 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 3418 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 3421 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 3425 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 3427 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 3431 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 3433 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 3442 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 3443 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 3444 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I0[2]
.sym 3445 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 3446 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I2_O
.sym 3447 lvds_clock_$glb_clk
.sym 3448 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O_$glb_sr
.sym 3449 rx_24_fifo.wr_addr_gray_rd[6]
.sym 3450 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 3451 rx_24_fifo.wr_addr_gray_rd[7]
.sym 3452 rx_24_fifo.wr_addr_gray_rd[4]
.sym 3453 rx_24_fifo.wr_addr_gray_rd[3]
.sym 3454 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 3455 rx_24_fifo.wr_addr_gray_rd[2]
.sym 3462 w_fetch
.sym 3463 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I2_O
.sym 3464 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 3468 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 3471 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I0[2]
.sym 3473 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I2_O
.sym 3474 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 3489 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I2_O
.sym 3495 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 3502 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 3507 w_rx_24_fifo_push
.sym 3520 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 3526 w_rx_09_fifo_data[28]
.sym 3541 w_rx_09_fifo_data[28]
.sym 3542 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 3559 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 3560 w_rx_24_fifo_push
.sym 3581 w_lvds_rx_09_d0_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 3582 lvds_clock_$glb_clk
.sym 3583 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 3584 rx_24_fifo.wr_addr_gray_rd[1]
.sym 3585 rx_24_fifo.wr_addr_gray_rd[0]
.sym 3587 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 3597 rx_24_fifo.wr_addr_gray_rd[2]
.sym 3600 w_rx_09_fifo_data[30]
.sym 3641 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 3644 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 3648 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I2_O
.sym 3649 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I2_O
.sym 3651 $PACKER_VCC_NET
.sym 3672 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 3683 $PACKER_VCC_NET
.sym 3688 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I2_O
.sym 3702 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 3716 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I2_O
.sym 3717 lvds_clock_$glb_clk
.sym 3718 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O_$glb_sr
.sym 3724 w_lvds_rx_24_d0_SB_LUT4_I3_I2[0]
.sym 3738 rx_24_fifo.wr_addr_gray_rd[1]
.sym 3739 rx_09_fifo.wr_addr[4]
.sym 3740 rx_24_fifo.wr_addr_gray_rd[0]
.sym 3743 w_lvds_rx_24_d0_SB_LUT4_I3_I2[3]
.sym 3745 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 3772 $PACKER_VCC_NET
.sym 3778 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 3780 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 3783 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 3789 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 3791 lvds_rx_24_inst.r_phase_count[1]
.sym 3792 w_lvds_rx_24_d0_SB_LUT4_I3_I2[3]
.sym 3793 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 3795 lvds_rx_24_inst.r_phase_count[0]
.sym 3797 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 3798 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 3801 w_lvds_rx_24_d0_SB_LUT4_I3_I2[0]
.sym 3802 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 3803 lvds_rx_24_inst.r_phase_count[0]
.sym 3804 $nextpnr_ICESTORM_LC_1$O
.sym 3806 lvds_rx_24_inst.r_phase_count[0]
.sym 3810 lvds_rx_24_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 3812 $PACKER_VCC_NET
.sym 3813 lvds_rx_24_inst.r_phase_count[1]
.sym 3814 lvds_rx_24_inst.r_phase_count[0]
.sym 3818 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 3819 $PACKER_VCC_NET
.sym 3820 lvds_rx_24_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 3825 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 3829 w_lvds_rx_24_d0_SB_LUT4_I3_I2[0]
.sym 3830 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 3831 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 3832 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 3835 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 3836 w_lvds_rx_24_d0_SB_LUT4_I3_I2[3]
.sym 3837 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 3838 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 3841 w_lvds_rx_24_d0_SB_LUT4_I3_I2[3]
.sym 3842 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 3843 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 3844 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 3850 w_lvds_rx_24_d0_SB_LUT4_I3_I2[0]
.sym 3851 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 3852 lvds_clock_$glb_clk
.sym 3853 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O_$glb_sr
.sym 3855 rx_24_fifo.rd_addr_gray_wr_r[9]
.sym 3859 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 3861 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 3876 $PACKER_VCC_NET
.sym 3898 i_smi_a2$SB_IO_IN
.sym 3997 rx_24_fifo.rd_addr_gray_wr[8]
.sym 4138 i_smi_a2$SB_IO_IN
.sym 4238 w_rx_24_fifo_pulled_data[28]
.sym 4242 w_rx_24_fifo_pulled_data[29]
.sym 4258 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 4287 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 4297 w_rx_24_fifo_data[28]
.sym 4332 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 4333 w_rx_24_fifo_data[28]
.sym 4358 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 4359 lvds_clock_$glb_clk
.sym 4360 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 4366 w_rx_24_fifo_pulled_data[30]
.sym 4370 w_rx_24_fifo_pulled_data[31]
.sym 4373 rx_24_fifo.wr_addr[7]
.sym 4376 rx_24_fifo.wr_addr[7]
.sym 4377 rx_24_fifo.wr_addr[2]
.sym 4378 $PACKER_VCC_NET
.sym 4379 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 4380 rx_24_fifo.wr_addr[5]
.sym 4381 rx_24_fifo.wr_addr[6]
.sym 4382 rx_24_fifo.wr_addr[2]
.sym 4383 rx_24_fifo.wr_addr[3]
.sym 4384 smi_ctrl_ins.int_cnt_09[4]
.sym 4386 smi_ctrl_ins.int_cnt_09[3]
.sym 4389 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 4407 i_smi_a3$SB_IO_IN
.sym 4420 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[1]
.sym 4426 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[1]
.sym 4429 rx_24_fifo.wr_addr[3]
.sym 4431 rx_24_fifo.wr_addr[6]
.sym 4435 rx_24_fifo.wr_addr[7]
.sym 4525 w_rx_24_fifo_pulled_data[12]
.sym 4529 w_rx_24_fifo_pulled_data[13]
.sym 4533 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 4534 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 4539 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 4542 rx_24_fifo.rd_addr[9]
.sym 4548 w_rx_24_fifo_pulled_data[9]
.sym 4549 $PACKER_VCC_NET
.sym 4550 w_rx_24_fifo_pulled_data[17]
.sym 4552 rx_24_fifo.wr_addr[7]
.sym 4553 $PACKER_VCC_NET
.sym 4554 w_rx_09_fifo_full
.sym 4556 w_rx_24_fifo_full
.sym 4557 rx_24_fifo.wr_addr[8]
.sym 4558 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 4559 w_rx_24_fifo_pulled_data[1]
.sym 4567 smi_ctrl_ins.int_cnt_24[4]
.sym 4571 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 4576 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 4590 smi_ctrl_ins.soe_and_reset
.sym 4641 smi_ctrl_ins.int_cnt_24[4]
.sym 4643 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 4644 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 4645 smi_ctrl_ins.soe_and_reset
.sym 4648 w_rx_24_fifo_pulled_data[14]
.sym 4652 w_rx_24_fifo_pulled_data[15]
.sym 4661 smi_ctrl_ins.int_cnt_24[4]
.sym 4664 smi_ctrl_ins.int_cnt_24_SB_DFFNESS_Q_E
.sym 4666 w_rx_24_fifo_full
.sym 4667 w_rx_24_fifo_push
.sym 4670 rx_24_fifo.wr_addr[0]
.sym 4671 w_rx_24_fifo_pulled_data[11]
.sym 4673 w_rx_09_fifo_pulled_data[1]
.sym 4674 w_rx_09_fifo_pulled_data[3]
.sym 4675 w_smi_data_output[3]
.sym 4676 smi_ctrl_ins.int_cnt_09[3]
.sym 4677 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 4678 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 4679 w_rx_24_fifo_pulled_data[19]
.sym 4680 w_rx_24_fifo_pulled_data[3]
.sym 4681 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 4682 w_rx_24_fifo_pulled_data[27]
.sym 4688 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[1]
.sym 4690 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[1]
.sym 4692 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[0]
.sym 4693 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 4697 w_rx_24_fifo_pulled_data[11]
.sym 4698 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 4699 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 4702 smi_ctrl_ins.int_cnt_24[4]
.sym 4703 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[0]
.sym 4704 w_rx_24_fifo_pulled_data[3]
.sym 4705 w_rx_24_fifo_pulled_data[19]
.sym 4706 w_rx_24_fifo_pulled_data[27]
.sym 4708 w_rx_24_fifo_pulled_data[9]
.sym 4709 i_smi_a2_SB_LUT4_I1_O[3]
.sym 4710 w_rx_24_fifo_pulled_data[17]
.sym 4711 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[2]
.sym 4713 smi_ctrl_ins.soe_and_reset
.sym 4714 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[2]
.sym 4715 i_smi_a1_SB_LUT4_I0_O
.sym 4717 w_rx_24_fifo_pulled_data[25]
.sym 4719 w_rx_24_fifo_pulled_data[1]
.sym 4733 w_rx_24_fifo_pulled_data[3]
.sym 4734 w_rx_24_fifo_pulled_data[19]
.sym 4735 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 4736 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 4739 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 4740 w_rx_24_fifo_pulled_data[27]
.sym 4741 smi_ctrl_ins.int_cnt_24[4]
.sym 4742 w_rx_24_fifo_pulled_data[11]
.sym 4745 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[1]
.sym 4746 i_smi_a2_SB_LUT4_I1_O[3]
.sym 4747 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[0]
.sym 4748 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[2]
.sym 4751 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 4752 w_rx_24_fifo_pulled_data[25]
.sym 4753 smi_ctrl_ins.int_cnt_24[4]
.sym 4754 w_rx_24_fifo_pulled_data[9]
.sym 4757 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[0]
.sym 4758 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[2]
.sym 4759 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[1]
.sym 4760 i_smi_a2_SB_LUT4_I1_O[3]
.sym 4763 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 4764 w_rx_24_fifo_pulled_data[17]
.sym 4765 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 4766 w_rx_24_fifo_pulled_data[1]
.sym 4767 i_smi_a1_SB_LUT4_I0_O
.sym 4768 smi_ctrl_ins.soe_and_reset
.sym 4771 w_rx_24_fifo_pulled_data[24]
.sym 4775 w_rx_24_fifo_pulled_data[25]
.sym 4780 rx_24_fifo.rd_addr_gray_wr_r[9]
.sym 4782 w_lvds_rx_09_d0_SB_LUT4_I3_I0[1]
.sym 4783 rx_24_fifo.wr_addr[3]
.sym 4784 rx_24_fifo.wr_addr[4]
.sym 4785 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 4787 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[1]
.sym 4788 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[0]
.sym 4789 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[2]
.sym 4790 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 4791 rx_24_fifo.rd_addr[6]
.sym 4792 rx_24_fifo.wr_addr[6]
.sym 4793 rx_24_fifo.rd_addr[0]
.sym 4794 smi_ctrl_ins.int_cnt_09[4]
.sym 4795 i_smi_a2_SB_LUT4_I1_O[3]
.sym 4798 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 4799 smi_ctrl_ins.soe_and_reset
.sym 4800 i_smi_a1$SB_IO_IN
.sym 4801 w_rx_09_fifo_pulled_data[17]
.sym 4802 rx_24_fifo.wr_addr[7]
.sym 4803 w_rx_24_fifo_push
.sym 4805 i_smi_a3$SB_IO_IN
.sym 4813 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 4814 smi_ctrl_ins.int_cnt_09[4]
.sym 4816 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 4817 i_smi_a2$SB_IO_IN
.sym 4818 i_smi_a1$SB_IO_IN
.sym 4820 smi_ctrl_ins.int_cnt_09[3]
.sym 4821 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 4824 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 4825 w_rx_09_fifo_pulled_data[17]
.sym 4826 i_smi_a3$SB_IO_IN
.sym 4828 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 4831 w_rx_09_fifo_pulled_data[19]
.sym 4833 w_rx_09_fifo_pulled_data[1]
.sym 4834 w_rx_09_fifo_pulled_data[3]
.sym 4838 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 4839 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 4840 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 4844 w_rx_09_fifo_pulled_data[19]
.sym 4845 smi_ctrl_ins.int_cnt_09[4]
.sym 4846 smi_ctrl_ins.int_cnt_09[3]
.sym 4847 w_rx_09_fifo_pulled_data[3]
.sym 4850 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 4851 i_smi_a3$SB_IO_IN
.sym 4852 i_smi_a1$SB_IO_IN
.sym 4853 i_smi_a2$SB_IO_IN
.sym 4856 smi_ctrl_ins.int_cnt_09[3]
.sym 4857 smi_ctrl_ins.int_cnt_09[4]
.sym 4858 w_rx_09_fifo_pulled_data[1]
.sym 4859 w_rx_09_fifo_pulled_data[17]
.sym 4862 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 4863 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 4864 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 4865 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 4868 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 4870 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 4871 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 4874 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 4875 i_smi_a2$SB_IO_IN
.sym 4876 i_smi_a1$SB_IO_IN
.sym 4877 i_smi_a3$SB_IO_IN
.sym 4891 lvds_clock_$glb_clk
.sym 4892 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O_$glb_sr
.sym 4894 w_rx_24_fifo_pulled_data[26]
.sym 4898 w_rx_24_fifo_pulled_data[27]
.sym 4905 rx_24_fifo.wr_addr[2]
.sym 4907 i_smi_a1_SB_LUT4_I0_O
.sym 4908 rx_24_fifo.wr_addr[6]
.sym 4909 w_rx_24_fifo_data[25]
.sym 4910 rx_24_fifo.wr_addr[5]
.sym 4911 rx_24_fifo.wr_addr[3]
.sym 4912 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 4913 w_rx_09_fifo_full
.sym 4914 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 4916 rx_24_fifo.wr_addr[3]
.sym 4917 w_rx_09_fifo_pulled_data[19]
.sym 4918 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[1]
.sym 4920 rx_24_fifo.wr_addr[0]
.sym 4921 i_smi_a2_SB_LUT4_I1_O[3]
.sym 4922 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 4924 spi_if_ins.r_tx_byte_SB_DFFE_Q_E
.sym 4925 w_rx_24_fifo_data[10]
.sym 4926 rx_24_fifo.wr_addr[3]
.sym 4927 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[1]
.sym 4928 rx_24_fifo.wr_addr[6]
.sym 4934 w_lvds_rx_09_d0_SB_LUT4_I3_I0[1]
.sym 4937 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 4939 i_smi_a2$SB_IO_IN
.sym 4946 smi_ctrl_ins.int_cnt_09[3]
.sym 4951 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 4952 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 4954 smi_ctrl_ins.int_cnt_09[4]
.sym 4959 smi_ctrl_ins.soe_and_reset
.sym 4960 i_smi_a1$SB_IO_IN
.sym 4965 i_smi_a3$SB_IO_IN
.sym 4968 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 4969 w_lvds_rx_09_d0_SB_LUT4_I3_I0[1]
.sym 4970 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 4997 smi_ctrl_ins.int_cnt_09[3]
.sym 5000 smi_ctrl_ins.int_cnt_09[4]
.sym 5003 i_smi_a3$SB_IO_IN
.sym 5004 i_smi_a1$SB_IO_IN
.sym 5006 i_smi_a2$SB_IO_IN
.sym 5013 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 5014 smi_ctrl_ins.soe_and_reset
.sym 5017 w_rx_09_fifo_pulled_data[0]
.sym 5021 w_rx_09_fifo_pulled_data[1]
.sym 5028 lvds_rx_09_inst.r_state_if_SB_DFFER_Q_E
.sym 5029 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[1]
.sym 5030 smi_ctrl_ins.w_fifo_09_pull_trigger
.sym 5031 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 5032 rx_24_fifo.wr_addr[8]
.sym 5033 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 5036 rx_24_fifo.rd_addr[9]
.sym 5037 rx_09_fifo.wr_addr[7]
.sym 5041 rx_09_fifo.wr_addr[8]
.sym 5042 w_rx_24_fifo_data[27]
.sym 5044 rx_24_fifo.wr_addr[8]
.sym 5045 $PACKER_VCC_NET
.sym 5046 spi_if_ins.r_tx_byte[1]
.sym 5048 rx_24_fifo.wr_addr[7]
.sym 5050 w_rx_24_fifo_push
.sym 5051 w_rx_24_fifo_pulled_data[9]
.sym 5061 r_tx_data[4]
.sym 5065 r_tx_data[3]
.sym 5067 r_tx_data[1]
.sym 5068 r_tx_data[0]
.sym 5069 r_tx_data[2]
.sym 5071 r_tx_data[5]
.sym 5077 w_rx_09_fifo_data[0]
.sym 5084 spi_if_ins.r_tx_byte_SB_DFFE_Q_E
.sym 5093 r_tx_data[2]
.sym 5097 r_tx_data[0]
.sym 5102 w_rx_09_fifo_data[0]
.sym 5110 r_tx_data[5]
.sym 5120 r_tx_data[3]
.sym 5126 r_tx_data[4]
.sym 5134 r_tx_data[1]
.sym 5136 spi_if_ins.r_tx_byte_SB_DFFE_Q_E
.sym 5137 r_counter_$glb_clk
.sym 5140 w_rx_09_fifo_pulled_data[2]
.sym 5144 w_rx_09_fifo_pulled_data[3]
.sym 5147 r_tx_data[3]
.sym 5153 rx_09_fifo.wr_addr[4]
.sym 5154 rx_24_fifo.wr_addr[0]
.sym 5155 w_rx_09_fifo_data[1]
.sym 5156 rx_09_fifo.wr_addr[6]
.sym 5157 r_tx_data[2]
.sym 5159 rx_09_fifo.wr_addr[0]
.sym 5160 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 5161 w_rx_09_fifo_data[1]
.sym 5162 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 5163 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[0]
.sym 5164 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 5165 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 5166 w_rx_09_fifo_pulled_data[3]
.sym 5168 rx_09_fifo.wr_addr[0]
.sym 5169 w_rx_09_fifo_pulled_data[1]
.sym 5172 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 5173 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 5174 w_rx_24_fifo_pulled_data[11]
.sym 5180 rx_24_fifo.wr_addr[3]
.sym 5181 rx_24_fifo.wr_addr[6]
.sym 5185 rx_24_fifo.wr_addr[0]
.sym 5186 rx_24_fifo.wr_addr[2]
.sym 5190 rx_24_fifo.wr_addr[4]
.sym 5191 rx_24_fifo.wr_addr[5]
.sym 5192 rx_24_fifo.wr_addr[7]
.sym 5193 rx_24_fifo.wr_addr[0]
.sym 5195 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 5212 $nextpnr_ICESTORM_LC_7$O
.sym 5214 rx_24_fifo.wr_addr[0]
.sym 5218 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 5220 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 5222 rx_24_fifo.wr_addr[0]
.sym 5224 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 5227 rx_24_fifo.wr_addr[2]
.sym 5228 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 5230 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 5232 rx_24_fifo.wr_addr[3]
.sym 5234 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 5236 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 5238 rx_24_fifo.wr_addr[4]
.sym 5240 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 5242 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 5244 rx_24_fifo.wr_addr[5]
.sym 5246 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 5248 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 5250 rx_24_fifo.wr_addr[6]
.sym 5252 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 5254 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[8]
.sym 5257 rx_24_fifo.wr_addr[7]
.sym 5258 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 5263 w_rx_24_fifo_pulled_data[8]
.sym 5267 w_rx_24_fifo_pulled_data[9]
.sym 5277 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[0]
.sym 5279 rx_24_fifo.rd_addr[7]
.sym 5280 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 5281 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 5282 smi_ctrl_ins.w_fifo_24_pull_trigger
.sym 5285 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 5286 rx_24_fifo.wr_addr[7]
.sym 5287 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 5289 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 5290 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 5291 w_rx_24_fifo_push
.sym 5292 w_rx_09_fifo_data[17]
.sym 5293 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 5294 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 5295 w_rx_24_fifo_push
.sym 5296 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 5297 w_rx_09_fifo_pulled_data[17]
.sym 5298 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[8]
.sym 5303 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 5304 rx_24_fifo.wr_addr[9]
.sym 5307 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 5308 rx_24_fifo.rd_addr_gray_wr_r[4]
.sym 5310 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 5314 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[3]
.sym 5316 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 5317 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 5318 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 5321 rx_24_fifo.wr_addr[8]
.sym 5323 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[0]
.sym 5330 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I2_O
.sym 5331 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 5335 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[9]
.sym 5338 rx_24_fifo.wr_addr[8]
.sym 5339 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[8]
.sym 5344 rx_24_fifo.wr_addr[9]
.sym 5345 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[9]
.sym 5348 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 5354 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 5355 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 5357 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[0]
.sym 5361 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 5366 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 5367 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 5368 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 5372 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[3]
.sym 5375 rx_24_fifo.rd_addr_gray_wr_r[4]
.sym 5379 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 5380 rx_24_fifo.rd_addr_gray_wr_r[4]
.sym 5381 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 5382 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I2_O
.sym 5383 lvds_clock_$glb_clk
.sym 5384 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O_$glb_sr
.sym 5386 w_rx_24_fifo_pulled_data[10]
.sym 5390 w_rx_24_fifo_pulled_data[11]
.sym 5397 w_rx_24_fifo_pull
.sym 5399 rx_24_fifo.wr_addr[5]
.sym 5401 rx_24_fifo.wr_addr[4]
.sym 5403 rx_24_fifo.wr_addr[8]
.sym 5404 rx_24_fifo.rd_addr_gray_wr_r[4]
.sym 5405 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 5407 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 5409 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 5410 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[1]
.sym 5411 rx_24_fifo.wr_addr[6]
.sym 5412 w_rx_09_fifo_pull
.sym 5413 w_rx_24_fifo_data[10]
.sym 5415 rx_24_fifo.wr_addr[0]
.sym 5416 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I2_O
.sym 5417 rx_24_fifo.wr_addr[2]
.sym 5420 w_rx_09_fifo_pulled_data[19]
.sym 5426 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[8]
.sym 5428 rx_24_fifo.rd_addr_gray_wr[3]
.sym 5430 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 5431 w_rx_24_fifo_full
.sym 5432 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]
.sym 5433 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0[1]
.sym 5434 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 5435 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 5437 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0[0]
.sym 5438 rx_24_fifo.rd_addr_gray_wr[5]
.sym 5439 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0[2]
.sym 5440 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 5447 rx_24_fifo.rd_addr_gray_wr_r[9]
.sym 5450 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0[3]
.sym 5451 w_rx_24_fifo_push
.sym 5453 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 5454 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 5455 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 5456 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 5457 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[7]
.sym 5459 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 5461 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 5462 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 5468 rx_24_fifo.rd_addr_gray_wr[3]
.sym 5471 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[7]
.sym 5472 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 5473 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[8]
.sym 5474 rx_24_fifo.rd_addr_gray_wr_r[9]
.sym 5479 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 5480 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 5483 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 5484 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 5485 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]
.sym 5486 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 5489 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0[1]
.sym 5490 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0[2]
.sym 5491 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0[3]
.sym 5492 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0[0]
.sym 5498 rx_24_fifo.rd_addr_gray_wr[5]
.sym 5501 w_rx_24_fifo_full
.sym 5502 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 5503 rx_24_fifo.rd_addr_gray_wr_r[9]
.sym 5504 w_rx_24_fifo_push
.sym 5506 lvds_clock_$glb_clk
.sym 5509 w_rx_09_fifo_pulled_data[28]
.sym 5513 w_rx_09_fifo_pulled_data[29]
.sym 5521 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I2_O
.sym 5522 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 5524 rx_24_fifo.rd_addr_gray_wr[3]
.sym 5526 rx_24_fifo.rd_addr_gray_wr[5]
.sym 5529 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[1]
.sym 5531 rx_24_fifo.rd_addr[6]
.sym 5532 w_lvds_rx_24_d0
.sym 5533 rx_09_fifo.wr_addr[6]
.sym 5536 w_fetch
.sym 5539 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 5540 $PACKER_VCC_NET
.sym 5542 w_lvds_rx_24_d1
.sym 5549 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 5550 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 5551 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 5552 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 5554 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 5555 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 5556 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 5557 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 5558 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 5559 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 5560 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 5561 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 5562 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 5563 rx_24_fifo.wr_addr[0]
.sym 5564 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 5565 w_rx_24_fifo_push
.sym 5566 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 5568 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 5569 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 5570 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0[3]
.sym 5571 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 5572 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 5574 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 5577 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 5580 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 5583 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 5584 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 5585 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 5588 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 5589 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 5590 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 5594 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 5595 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 5596 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 5597 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 5606 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 5607 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 5608 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 5609 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 5612 rx_24_fifo.wr_addr[0]
.sym 5613 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 5614 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 5618 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 5621 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 5624 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0[3]
.sym 5625 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 5626 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 5627 w_rx_24_fifo_push
.sym 5628 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 5629 r_counter_$glb_clk
.sym 5630 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 5632 w_rx_09_fifo_pulled_data[30]
.sym 5636 w_rx_09_fifo_pulled_data[31]
.sym 5643 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 5645 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 5646 w_rx_09_fifo_data[29]
.sym 5647 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 5650 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 5651 rx_09_fifo.wr_addr[4]
.sym 5653 rx_09_fifo.wr_addr[6]
.sym 5654 $PACKER_VCC_NET
.sym 5655 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 5656 rx_09_fifo.wr_addr[0]
.sym 5657 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 5658 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 5660 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 5661 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 5665 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 5666 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 5688 rx_24_fifo.wr_addr_gray[4]
.sym 5690 rx_24_fifo.wr_addr_gray[2]
.sym 5692 w_lvds_rx_24_d0
.sym 5693 rx_24_fifo.wr_addr_gray[3]
.sym 5697 rx_24_fifo.wr_addr_gray[7]
.sym 5698 rx_24_fifo.wr_addr_gray_rd[7]
.sym 5700 rx_24_fifo.wr_addr_gray[6]
.sym 5702 w_lvds_rx_24_d1
.sym 5708 rx_24_fifo.wr_addr_gray[6]
.sym 5711 rx_24_fifo.wr_addr_gray_rd[7]
.sym 5719 rx_24_fifo.wr_addr_gray[7]
.sym 5726 rx_24_fifo.wr_addr_gray[4]
.sym 5732 rx_24_fifo.wr_addr_gray[3]
.sym 5735 w_lvds_rx_24_d1
.sym 5738 w_lvds_rx_24_d0
.sym 5741 rx_24_fifo.wr_addr_gray[2]
.sym 5752 r_counter_$glb_clk
.sym 5755 w_rx_09_fifo_pulled_data[12]
.sym 5759 w_rx_09_fifo_pulled_data[13]
.sym 5766 rx_24_fifo.wr_addr_gray_rd[6]
.sym 5767 w_lvds_rx_24_d0_SB_LUT4_I3_I2[3]
.sym 5768 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 5770 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 5774 rx_24_fifo.wr_addr_gray_rd[4]
.sym 5783 rx_24_fifo.wr_addr_gray_rd[3]
.sym 5784 w_rx_09_fifo_data[17]
.sym 5785 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 5788 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 5789 w_rx_09_fifo_pulled_data[17]
.sym 5797 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 5800 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 5801 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 5803 rx_24_fifo.wr_addr_gray[0]
.sym 5808 rx_24_fifo.wr_addr_gray[1]
.sym 5823 w_lvds_rx_24_d0_SB_LUT4_I3_I2[3]
.sym 5828 rx_24_fifo.wr_addr_gray[1]
.sym 5836 rx_24_fifo.wr_addr_gray[0]
.sym 5846 w_lvds_rx_24_d0_SB_LUT4_I3_I2[3]
.sym 5847 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 5848 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 5849 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 5875 r_counter_$glb_clk
.sym 5878 w_rx_09_fifo_pulled_data[14]
.sym 5882 w_rx_09_fifo_pulled_data[15]
.sym 5889 rx_09_fifo.wr_addr[3]
.sym 5893 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 5897 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 5898 rx_24_fifo.wr_addr[9]
.sym 5900 rx_09_fifo.wr_addr[7]
.sym 5901 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[3]
.sym 5911 w_rx_09_fifo_pull
.sym 5912 w_rx_09_fifo_pulled_data[19]
.sym 5921 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 5922 w_lvds_rx_24_d0_SB_LUT4_I3_I2[3]
.sym 5925 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 5929 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 5947 w_lvds_rx_24_d0_SB_LUT4_I3_I2[0]
.sym 5981 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 5982 w_lvds_rx_24_d0_SB_LUT4_I3_I2[0]
.sym 5983 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 5984 w_lvds_rx_24_d0_SB_LUT4_I3_I2[3]
.sym 5997 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 5998 lvds_clock_$glb_clk
.sym 5999 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O_$glb_sr
.sym 6001 w_rx_09_fifo_pulled_data[16]
.sym 6005 w_rx_09_fifo_pulled_data[17]
.sym 6009 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 6012 w_rx_09_fifo_data[21]
.sym 6015 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 6016 w_rx_09_fifo_data[24]
.sym 6021 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 6031 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 6032 $PACKER_VCC_NET
.sym 6042 rx_24_fifo.rd_addr_gray_wr[0]
.sym 6044 rx_24_fifo.rd_addr_gray_wr[9]
.sym 6052 rx_24_fifo.rd_addr_gray_wr[8]
.sym 6082 rx_24_fifo.rd_addr_gray_wr[9]
.sym 6104 rx_24_fifo.rd_addr_gray_wr[0]
.sym 6119 rx_24_fifo.rd_addr_gray_wr[8]
.sym 6121 lvds_clock_$glb_clk
.sym 6124 w_rx_09_fifo_pulled_data[18]
.sym 6128 w_rx_09_fifo_pulled_data[19]
.sym 6136 rx_24_fifo.rd_addr_gray_wr[0]
.sym 6138 rx_24_fifo.rd_addr_gray_wr[9]
.sym 6139 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 6142 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 6143 rx_09_fifo.wr_addr[4]
.sym 6146 $PACKER_VCC_NET
.sym 6153 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 6158 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 6246 i_smi_a3$SB_IO_IN
.sym 6254 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 6255 o_shdn_tx_lna$SB_IO_OUT
.sym 6278 o_shdn_tx_lna$SB_IO_OUT
.sym 6294 o_shdn_tx_lna$SB_IO_OUT
.sym 6312 o_shdn_tx_lna$SB_IO_OUT
.sym 6351 w_rx_24_fifo_data[16]
.sym 6378 i_smi_a3$SB_IO_IN
.sym 6386 rx_24_fifo.wr_addr[8]
.sym 6387 rx_24_fifo.wr_addr[3]
.sym 6388 w_rx_24_fifo_push
.sym 6390 $PACKER_VCC_NET
.sym 6392 rx_24_fifo.wr_addr[2]
.sym 6393 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 6394 rx_24_fifo.wr_addr[7]
.sym 6395 w_rx_24_fifo_data[29]
.sym 6397 w_rx_24_fifo_data[28]
.sym 6399 rx_24_fifo.wr_addr[0]
.sym 6400 rx_24_fifo.wr_addr[5]
.sym 6401 rx_24_fifo.wr_addr[6]
.sym 6403 rx_24_fifo.wr_addr[9]
.sym 6404 rx_24_fifo.wr_addr[4]
.sym 6422 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 6424 w_rx_24_fifo_data[12]
.sym 6425 w_rx_24_fifo_data[15]
.sym 6428 w_rx_24_fifo_data[14]
.sym 6438 rx_24_fifo.wr_addr[0]
.sym 6439 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 6441 rx_24_fifo.wr_addr[2]
.sym 6442 rx_24_fifo.wr_addr[3]
.sym 6443 rx_24_fifo.wr_addr[4]
.sym 6444 rx_24_fifo.wr_addr[5]
.sym 6445 rx_24_fifo.wr_addr[6]
.sym 6446 rx_24_fifo.wr_addr[7]
.sym 6447 rx_24_fifo.wr_addr[8]
.sym 6448 rx_24_fifo.wr_addr[9]
.sym 6449 lvds_clock_$glb_clk
.sym 6450 w_rx_24_fifo_push
.sym 6452 w_rx_24_fifo_data[28]
.sym 6456 w_rx_24_fifo_data[29]
.sym 6459 $PACKER_VCC_NET
.sym 6466 w_rx_24_fifo_push
.sym 6469 w_rx_24_fifo_pulled_data[17]
.sym 6473 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 6474 rx_24_fifo.wr_addr[8]
.sym 6494 w_rx_24_fifo_data[29]
.sym 6496 w_rx_24_fifo_pulled_data[29]
.sym 6499 w_rx_24_fifo_data[28]
.sym 6501 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 6507 w_smi_data_output[1]
.sym 6508 rx_24_fifo.rd_addr[0]
.sym 6509 w_rx_24_fifo_data[31]
.sym 6511 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[2]
.sym 6512 rx_24_fifo.rd_addr[7]
.sym 6513 rx_24_fifo.rd_addr[7]
.sym 6514 rx_24_fifo.wr_addr[4]
.sym 6515 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 6522 w_smi_data_output[6]
.sym 6529 rx_24_fifo.rd_addr[9]
.sym 6530 w_rx_24_fifo_data[31]
.sym 6533 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[2]
.sym 6535 rx_24_fifo.rd_addr[7]
.sym 6539 rx_24_fifo.rd_addr[0]
.sym 6542 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 6544 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[1]
.sym 6546 w_rx_24_fifo_pull
.sym 6548 $PACKER_VCC_NET
.sym 6550 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 6554 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 6555 w_rx_24_fifo_data[30]
.sym 6557 rx_24_fifo.rd_addr[6]
.sym 6559 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[1]
.sym 6560 w_rx_24_fifo_data[14]
.sym 6561 smi_ctrl_ins.int_cnt_24[4]
.sym 6562 w_rx_24_fifo_pull
.sym 6563 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 6564 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 6565 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 6567 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 6576 rx_24_fifo.rd_addr[0]
.sym 6577 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 6579 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[1]
.sym 6580 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[2]
.sym 6581 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[1]
.sym 6582 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 6583 rx_24_fifo.rd_addr[6]
.sym 6584 rx_24_fifo.rd_addr[7]
.sym 6585 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 6586 rx_24_fifo.rd_addr[9]
.sym 6587 r_counter_$glb_clk
.sym 6588 w_rx_24_fifo_pull
.sym 6589 $PACKER_VCC_NET
.sym 6593 w_rx_24_fifo_data[31]
.sym 6597 w_rx_24_fifo_data[30]
.sym 6598 rx_09_fifo.rd_addr[0]
.sym 6600 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 6601 rx_09_fifo.rd_addr[0]
.sym 6604 w_smi_data_output[3]
.sym 6607 w_rx_24_fifo_pulled_data[19]
.sym 6608 smi_ctrl_ins.int_cnt_09[3]
.sym 6609 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 6611 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 6615 w_smi_data_output[6]
.sym 6616 w_rx_24_fifo_data[15]
.sym 6617 w_rx_24_fifo_data[26]
.sym 6619 w_rx_24_fifo_data[28]
.sym 6620 w_rx_24_fifo_data[28]
.sym 6621 w_rx_24_fifo_data[13]
.sym 6624 w_rx_24_fifo_pulled_data[8]
.sym 6631 rx_24_fifo.wr_addr[7]
.sym 6632 w_rx_24_fifo_data[12]
.sym 6634 rx_24_fifo.wr_addr[0]
.sym 6635 rx_24_fifo.wr_addr[3]
.sym 6636 w_rx_24_fifo_data[13]
.sym 6641 w_rx_24_fifo_push
.sym 6645 rx_24_fifo.wr_addr[6]
.sym 6646 rx_24_fifo.wr_addr[8]
.sym 6650 $PACKER_VCC_NET
.sym 6656 rx_24_fifo.wr_addr[9]
.sym 6657 rx_24_fifo.wr_addr[4]
.sym 6658 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 6659 rx_24_fifo.wr_addr[2]
.sym 6660 rx_24_fifo.wr_addr[5]
.sym 6663 w_rx_24_fifo_data[31]
.sym 6666 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 6667 w_rx_24_fifo_data[24]
.sym 6668 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 6669 w_rx_24_fifo_data[10]
.sym 6678 rx_24_fifo.wr_addr[0]
.sym 6679 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 6681 rx_24_fifo.wr_addr[2]
.sym 6682 rx_24_fifo.wr_addr[3]
.sym 6683 rx_24_fifo.wr_addr[4]
.sym 6684 rx_24_fifo.wr_addr[5]
.sym 6685 rx_24_fifo.wr_addr[6]
.sym 6686 rx_24_fifo.wr_addr[7]
.sym 6687 rx_24_fifo.wr_addr[8]
.sym 6688 rx_24_fifo.wr_addr[9]
.sym 6689 lvds_clock_$glb_clk
.sym 6690 w_rx_24_fifo_push
.sym 6692 w_rx_24_fifo_data[12]
.sym 6696 w_rx_24_fifo_data[13]
.sym 6699 $PACKER_VCC_NET
.sym 6701 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[3]
.sym 6702 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[3]
.sym 6704 i_smi_a2_SB_LUT4_I1_O[3]
.sym 6705 smi_ctrl_ins.int_cnt_09[4]
.sym 6706 i_smi_a3$SB_IO_IN
.sym 6710 smi_ctrl_ins.soe_and_reset
.sym 6714 w_rx_24_fifo_push
.sym 6715 rx_24_fifo.wr_addr[7]
.sym 6716 w_rx_24_fifo_data[9]
.sym 6718 w_rx_24_fifo_pulled_data[26]
.sym 6726 w_rx_24_fifo_pulled_data[10]
.sym 6732 w_rx_24_fifo_data[14]
.sym 6733 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 6734 rx_24_fifo.rd_addr[6]
.sym 6735 rx_24_fifo.rd_addr[9]
.sym 6736 rx_24_fifo.rd_addr[0]
.sym 6738 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[1]
.sym 6740 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[2]
.sym 6743 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[1]
.sym 6744 rx_24_fifo.rd_addr[7]
.sym 6745 $PACKER_VCC_NET
.sym 6746 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 6754 w_rx_24_fifo_data[15]
.sym 6759 w_rx_24_fifo_pull
.sym 6761 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 6764 w_rx_24_fifo_data[4]
.sym 6765 w_rx_24_fifo_data[26]
.sym 6766 w_rx_24_fifo_data[7]
.sym 6767 w_rx_24_fifo_data[2]
.sym 6770 w_rx_24_fifo_data[9]
.sym 6780 rx_24_fifo.rd_addr[0]
.sym 6781 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 6783 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[1]
.sym 6784 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[2]
.sym 6785 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[1]
.sym 6786 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 6787 rx_24_fifo.rd_addr[6]
.sym 6788 rx_24_fifo.rd_addr[7]
.sym 6789 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 6790 rx_24_fifo.rd_addr[9]
.sym 6791 r_counter_$glb_clk
.sym 6792 w_rx_24_fifo_pull
.sym 6793 $PACKER_VCC_NET
.sym 6797 w_rx_24_fifo_data[15]
.sym 6801 w_rx_24_fifo_data[14]
.sym 6806 w_rx_24_fifo_pulled_data[18]
.sym 6809 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[1]
.sym 6811 w_rx_24_fifo_data[10]
.sym 6813 i_smi_a2_SB_LUT4_I1_O[3]
.sym 6814 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 6815 w_rx_24_fifo_pulled_data[20]
.sym 6816 w_rx_24_fifo_pulled_data[2]
.sym 6817 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 6818 spi_if_ins.o_cs_SB_LUT4_I3_O[2]
.sym 6821 w_rx_09_fifo_pulled_data[29]
.sym 6824 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 6825 w_rx_24_fifo_pull
.sym 6826 smi_ctrl_ins.int_cnt_09[4]
.sym 6827 smi_ctrl_ins.int_cnt_09[4]
.sym 6828 w_rx_09_fifo_pulled_data[16]
.sym 6829 w_rx_24_fifo_data[29]
.sym 6834 rx_24_fifo.wr_addr[8]
.sym 6835 rx_24_fifo.wr_addr[3]
.sym 6838 $PACKER_VCC_NET
.sym 6839 rx_24_fifo.wr_addr[7]
.sym 6840 rx_24_fifo.wr_addr[6]
.sym 6844 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 6845 w_rx_24_fifo_push
.sym 6847 w_rx_24_fifo_data[24]
.sym 6848 rx_24_fifo.wr_addr[5]
.sym 6849 w_rx_24_fifo_data[25]
.sym 6851 rx_24_fifo.wr_addr[9]
.sym 6852 rx_24_fifo.wr_addr[4]
.sym 6856 rx_24_fifo.wr_addr[2]
.sym 6865 rx_24_fifo.wr_addr[0]
.sym 6866 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[0]
.sym 6867 r_tx_data[0]
.sym 6868 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[1]
.sym 6870 rx_09_fifo.wr_addr[7]
.sym 6873 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 6882 rx_24_fifo.wr_addr[0]
.sym 6883 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 6885 rx_24_fifo.wr_addr[2]
.sym 6886 rx_24_fifo.wr_addr[3]
.sym 6887 rx_24_fifo.wr_addr[4]
.sym 6888 rx_24_fifo.wr_addr[5]
.sym 6889 rx_24_fifo.wr_addr[6]
.sym 6890 rx_24_fifo.wr_addr[7]
.sym 6891 rx_24_fifo.wr_addr[8]
.sym 6892 rx_24_fifo.wr_addr[9]
.sym 6893 lvds_clock_$glb_clk
.sym 6894 w_rx_24_fifo_push
.sym 6896 w_rx_24_fifo_data[24]
.sym 6900 w_rx_24_fifo_data[25]
.sym 6903 $PACKER_VCC_NET
.sym 6907 i_smi_a3$SB_IO_IN
.sym 6909 w_rx_09_fifo_full
.sym 6910 w_rx_24_fifo_pulled_data[1]
.sym 6911 w_rx_24_fifo_push
.sym 6912 rx_24_fifo.wr_addr[7]
.sym 6913 w_rx_24_fifo_full
.sym 6914 $PACKER_VCC_NET
.sym 6918 w_rx_24_fifo_data[0]
.sym 6919 w_rx_24_fifo_data[7]
.sym 6920 w_rx_09_fifo_data[28]
.sym 6921 rx_24_fifo.rd_addr[0]
.sym 6922 rx_24_fifo.wr_addr[4]
.sym 6923 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[2]
.sym 6924 w_rx_09_fifo_data[31]
.sym 6925 rx_24_fifo.rd_addr[7]
.sym 6926 w_rx_09_fifo_pulled_data[18]
.sym 6927 w_rx_09_fifo_push
.sym 6928 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 6930 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 6931 rx_09_fifo.rd_addr[8]
.sym 6939 rx_24_fifo.rd_addr[9]
.sym 6940 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[1]
.sym 6945 w_rx_24_fifo_data[26]
.sym 6946 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[2]
.sym 6948 rx_24_fifo.rd_addr[7]
.sym 6950 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 6952 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[1]
.sym 6954 rx_24_fifo.rd_addr[6]
.sym 6956 rx_24_fifo.rd_addr[0]
.sym 6957 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 6958 w_rx_24_fifo_data[27]
.sym 6961 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 6963 w_rx_24_fifo_pull
.sym 6965 $PACKER_VCC_NET
.sym 6968 w_rx_09_fifo_data[31]
.sym 6969 w_rx_09_fifo_data[19]
.sym 6970 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 6971 w_rx_09_fifo_data[2]
.sym 6972 w_rx_09_fifo_data[3]
.sym 6973 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 6974 w_rx_09_fifo_data[17]
.sym 6975 w_rx_09_fifo_data[5]
.sym 6984 rx_24_fifo.rd_addr[0]
.sym 6985 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 6987 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[1]
.sym 6988 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[2]
.sym 6989 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[1]
.sym 6990 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 6991 rx_24_fifo.rd_addr[6]
.sym 6992 rx_24_fifo.rd_addr[7]
.sym 6993 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 6994 rx_24_fifo.rd_addr[9]
.sym 6995 r_counter_$glb_clk
.sym 6996 w_rx_24_fifo_pull
.sym 6997 $PACKER_VCC_NET
.sym 7001 w_rx_24_fifo_data[27]
.sym 7005 w_rx_24_fifo_data[26]
.sym 7006 rx_09_fifo.wr_addr[5]
.sym 7009 rx_09_fifo.wr_addr[5]
.sym 7010 smi_ctrl_ins.int_cnt_09[3]
.sym 7011 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 7012 rx_09_fifo.wr_addr[0]
.sym 7014 spi_if_ins.o_cs_SB_LUT4_I3_O[3]
.sym 7015 w_rx_24_fifo_pulled_data[3]
.sym 7018 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 7020 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 7022 rx_09_fifo.wr_addr[9]
.sym 7024 w_rx_24_fifo_pulled_data[8]
.sym 7025 w_rx_09_fifo_pulled_data[13]
.sym 7026 w_rx_24_fifo_data[26]
.sym 7027 w_rx_24_fifo_data[28]
.sym 7029 w_rx_09_fifo_data[5]
.sym 7030 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[3]
.sym 7032 rx_09_fifo.rd_addr[9]
.sym 7033 w_rx_24_fifo_data[13]
.sym 7039 rx_09_fifo.wr_addr[9]
.sym 7040 w_rx_09_fifo_data[0]
.sym 7042 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 7044 rx_09_fifo.wr_addr[6]
.sym 7048 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 7049 rx_09_fifo.wr_addr[0]
.sym 7050 rx_09_fifo.wr_addr[7]
.sym 7051 w_rx_09_fifo_data[1]
.sym 7053 rx_09_fifo.wr_addr[4]
.sym 7054 rx_09_fifo.wr_addr[8]
.sym 7055 rx_09_fifo.wr_addr[5]
.sym 7058 $PACKER_VCC_NET
.sym 7065 w_rx_09_fifo_push
.sym 7066 rx_09_fifo.wr_addr[3]
.sym 7071 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 7073 smi_ctrl_ins.r_fifo_24_pull_1
.sym 7074 smi_ctrl_ins.r_fifo_24_pull
.sym 7086 rx_09_fifo.wr_addr[0]
.sym 7087 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 7089 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 7090 rx_09_fifo.wr_addr[3]
.sym 7091 rx_09_fifo.wr_addr[4]
.sym 7092 rx_09_fifo.wr_addr[5]
.sym 7093 rx_09_fifo.wr_addr[6]
.sym 7094 rx_09_fifo.wr_addr[7]
.sym 7095 rx_09_fifo.wr_addr[8]
.sym 7096 rx_09_fifo.wr_addr[9]
.sym 7097 lvds_clock_$glb_clk
.sym 7098 w_rx_09_fifo_push
.sym 7100 w_rx_09_fifo_data[0]
.sym 7104 w_rx_09_fifo_data[1]
.sym 7107 $PACKER_VCC_NET
.sym 7113 w_rx_09_fifo_data[17]
.sym 7117 w_rx_09_fifo_data[5]
.sym 7120 rx_24_fifo.wr_addr[7]
.sym 7121 i_smi_a1$SB_IO_IN
.sym 7124 rx_09_fifo.wr_addr[5]
.sym 7126 w_rx_24_fifo_pulled_data[10]
.sym 7128 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 7129 w_rx_24_fifo_data[9]
.sym 7130 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[2]
.sym 7131 w_rx_24_fifo_data[8]
.sym 7132 rx_09_fifo.wr_addr[3]
.sym 7134 w_rx_09_fifo_pulled_data[2]
.sym 7135 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 7140 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 7142 w_rx_09_fifo_pull
.sym 7144 w_rx_09_fifo_data[3]
.sym 7145 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 7151 w_rx_09_fifo_data[2]
.sym 7152 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 7153 $PACKER_VCC_NET
.sym 7155 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[2]
.sym 7158 rx_09_fifo.rd_addr[8]
.sym 7159 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 7160 rx_09_fifo.rd_addr[0]
.sym 7167 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 7168 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[3]
.sym 7170 rx_09_fifo.rd_addr[9]
.sym 7173 w_rx_24_fifo_data[29]
.sym 7174 w_rx_24_fifo_data[28]
.sym 7175 spi_if_ins.r_tx_byte_SB_DFFE_Q_E
.sym 7176 w_rx_24_fifo_pull
.sym 7177 w_rx_24_fifo_data[13]
.sym 7178 w_rx_24_fifo_data[11]
.sym 7179 w_rx_24_fifo_data[27]
.sym 7188 rx_09_fifo.rd_addr[0]
.sym 7189 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 7191 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[2]
.sym 7192 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[3]
.sym 7193 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 7194 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 7195 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 7196 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 7197 rx_09_fifo.rd_addr[8]
.sym 7198 rx_09_fifo.rd_addr[9]
.sym 7199 r_counter_$glb_clk
.sym 7200 w_rx_09_fifo_pull
.sym 7201 $PACKER_VCC_NET
.sym 7205 w_rx_09_fifo_data[3]
.sym 7209 w_rx_09_fifo_data[2]
.sym 7210 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 7214 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[1]
.sym 7215 spi_if_ins.r_tx_byte_SB_DFFE_Q_E
.sym 7216 rx_24_fifo.rd_addr[0]
.sym 7218 w_rx_09_fifo_pull
.sym 7220 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 7221 i_glob_clock$SB_IO_IN
.sym 7222 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[1]
.sym 7223 rx_24_fifo.wr_addr[2]
.sym 7224 w_rx_09_fifo_pull
.sym 7227 w_rx_24_fifo_pull
.sym 7228 w_rx_09_fifo_pulled_data[16]
.sym 7229 smi_ctrl_ins.int_cnt_09[4]
.sym 7230 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 7232 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 7233 w_rx_24_fifo_pull
.sym 7234 w_rx_09_fifo_pulled_data[14]
.sym 7235 smi_ctrl_ins.int_cnt_09[4]
.sym 7236 w_rx_09_fifo_pulled_data[29]
.sym 7237 w_rx_24_fifo_data[29]
.sym 7244 rx_24_fifo.wr_addr[8]
.sym 7247 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 7249 rx_24_fifo.wr_addr[5]
.sym 7253 w_rx_24_fifo_push
.sym 7254 rx_24_fifo.wr_addr[7]
.sym 7255 $PACKER_VCC_NET
.sym 7257 rx_24_fifo.wr_addr[4]
.sym 7260 rx_24_fifo.wr_addr[0]
.sym 7262 rx_24_fifo.wr_addr[2]
.sym 7263 rx_24_fifo.wr_addr[3]
.sym 7264 rx_24_fifo.wr_addr[6]
.sym 7267 w_rx_24_fifo_data[9]
.sym 7269 w_rx_24_fifo_data[8]
.sym 7270 rx_24_fifo.wr_addr[9]
.sym 7274 rx_24_fifo.rd_addr_gray_wr[7]
.sym 7276 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I0[2]
.sym 7277 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[1]
.sym 7278 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[0]
.sym 7279 rx_24_fifo.rd_addr_gray_wr[3]
.sym 7280 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[0]
.sym 7281 i_smi_a2_SB_LUT4_I1_O[0]
.sym 7290 rx_24_fifo.wr_addr[0]
.sym 7291 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 7293 rx_24_fifo.wr_addr[2]
.sym 7294 rx_24_fifo.wr_addr[3]
.sym 7295 rx_24_fifo.wr_addr[4]
.sym 7296 rx_24_fifo.wr_addr[5]
.sym 7297 rx_24_fifo.wr_addr[6]
.sym 7298 rx_24_fifo.wr_addr[7]
.sym 7299 rx_24_fifo.wr_addr[8]
.sym 7300 rx_24_fifo.wr_addr[9]
.sym 7301 lvds_clock_$glb_clk
.sym 7302 w_rx_24_fifo_push
.sym 7304 w_rx_24_fifo_data[8]
.sym 7308 w_rx_24_fifo_data[9]
.sym 7311 $PACKER_VCC_NET
.sym 7316 rx_09_fifo.wr_addr[8]
.sym 7318 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 7319 $PACKER_VCC_NET
.sym 7321 w_rx_24_fifo_data[27]
.sym 7323 $PACKER_VCC_NET
.sym 7324 rx_09_fifo.wr_addr[6]
.sym 7325 spi_if_ins.r_tx_byte[1]
.sym 7328 rx_09_fifo.rd_addr[8]
.sym 7329 w_rx_09_fifo_data[16]
.sym 7330 w_rx_09_fifo_pulled_data[30]
.sym 7332 rx_24_fifo.rd_addr[7]
.sym 7333 w_rx_09_fifo_data[28]
.sym 7335 w_rx_09_fifo_push
.sym 7336 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[2]
.sym 7337 w_rx_09_fifo_data[31]
.sym 7338 w_rx_09_fifo_pulled_data[18]
.sym 7346 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[1]
.sym 7347 rx_24_fifo.rd_addr[9]
.sym 7348 rx_24_fifo.rd_addr[6]
.sym 7349 rx_24_fifo.rd_addr[7]
.sym 7350 w_rx_24_fifo_data[11]
.sym 7351 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 7359 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 7360 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[1]
.sym 7361 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[2]
.sym 7362 rx_24_fifo.rd_addr[0]
.sym 7364 $PACKER_VCC_NET
.sym 7367 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 7371 w_rx_24_fifo_pull
.sym 7373 w_rx_24_fifo_data[10]
.sym 7376 rx_24_fifo.wr_addr_gray_rd_r[3]
.sym 7377 rx_24_fifo.wr_addr_gray_rd_r[5]
.sym 7379 rx_24_fifo.wr_addr_gray_rd[5]
.sym 7380 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 7382 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[0]
.sym 7392 rx_24_fifo.rd_addr[0]
.sym 7393 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 7395 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[1]
.sym 7396 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[2]
.sym 7397 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[1]
.sym 7398 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 7399 rx_24_fifo.rd_addr[6]
.sym 7400 rx_24_fifo.rd_addr[7]
.sym 7401 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 7402 rx_24_fifo.rd_addr[9]
.sym 7403 r_counter_$glb_clk
.sym 7404 w_rx_24_fifo_pull
.sym 7405 $PACKER_VCC_NET
.sym 7409 w_rx_24_fifo_data[11]
.sym 7413 w_rx_24_fifo_data[10]
.sym 7419 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[0]
.sym 7420 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 7421 rx_24_fifo.rd_addr[9]
.sym 7422 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 7427 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 7428 smi_ctrl_ins.int_cnt_09[3]
.sym 7430 rx_09_fifo.wr_addr[8]
.sym 7432 w_rx_09_fifo_pulled_data[12]
.sym 7433 rx_09_fifo.rd_addr[9]
.sym 7434 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 7435 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 7436 rx_09_fifo.wr_addr[8]
.sym 7438 rx_09_fifo.wr_addr[9]
.sym 7439 w_rx_09_fifo_data[12]
.sym 7440 w_rx_09_fifo_pulled_data[13]
.sym 7446 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 7450 $PACKER_VCC_NET
.sym 7451 rx_09_fifo.wr_addr[7]
.sym 7452 w_rx_09_fifo_data[29]
.sym 7453 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 7457 rx_09_fifo.wr_addr[4]
.sym 7459 rx_09_fifo.wr_addr[6]
.sym 7461 rx_09_fifo.wr_addr[8]
.sym 7463 rx_09_fifo.wr_addr[9]
.sym 7470 rx_09_fifo.wr_addr[3]
.sym 7471 w_rx_09_fifo_data[28]
.sym 7473 w_rx_09_fifo_push
.sym 7474 rx_09_fifo.wr_addr[5]
.sym 7475 rx_09_fifo.wr_addr[0]
.sym 7478 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 7479 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 7481 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 7483 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[0]
.sym 7485 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 7494 rx_09_fifo.wr_addr[0]
.sym 7495 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 7497 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 7498 rx_09_fifo.wr_addr[3]
.sym 7499 rx_09_fifo.wr_addr[4]
.sym 7500 rx_09_fifo.wr_addr[5]
.sym 7501 rx_09_fifo.wr_addr[6]
.sym 7502 rx_09_fifo.wr_addr[7]
.sym 7503 rx_09_fifo.wr_addr[8]
.sym 7504 rx_09_fifo.wr_addr[9]
.sym 7505 lvds_clock_$glb_clk
.sym 7506 w_rx_09_fifo_push
.sym 7508 w_rx_09_fifo_data[28]
.sym 7512 w_rx_09_fifo_data[29]
.sym 7515 $PACKER_VCC_NET
.sym 7521 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 7523 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 7524 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 7525 smi_ctrl_ins.int_cnt_09[3]
.sym 7526 rx_24_fifo.wr_addr_gray_rd[3]
.sym 7528 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 7531 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 7534 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[2]
.sym 7536 rx_09_fifo.wr_addr[3]
.sym 7537 rx_24_fifo.rd_addr_gray[7]
.sym 7540 rx_09_fifo.wr_addr[5]
.sym 7542 w_rx_09_fifo_pulled_data[15]
.sym 7543 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 7550 w_rx_09_fifo_pull
.sym 7551 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 7552 $PACKER_VCC_NET
.sym 7557 rx_09_fifo.rd_addr[8]
.sym 7559 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[2]
.sym 7562 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[3]
.sym 7563 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 7564 w_rx_09_fifo_data[31]
.sym 7566 w_rx_09_fifo_data[30]
.sym 7567 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 7568 rx_09_fifo.rd_addr[0]
.sym 7571 rx_09_fifo.rd_addr[9]
.sym 7572 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 7573 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 7582 w_tx_data_sys[0]
.sym 7596 rx_09_fifo.rd_addr[0]
.sym 7597 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 7599 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[2]
.sym 7600 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[3]
.sym 7601 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 7602 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 7603 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 7604 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 7605 rx_09_fifo.rd_addr[8]
.sym 7606 rx_09_fifo.rd_addr[9]
.sym 7607 r_counter_$glb_clk
.sym 7608 w_rx_09_fifo_pull
.sym 7609 $PACKER_VCC_NET
.sym 7613 w_rx_09_fifo_data[31]
.sym 7617 w_rx_09_fifo_data[30]
.sym 7623 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 7625 w_rx_09_fifo_pull
.sym 7630 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 7636 w_rx_09_fifo_pulled_data[16]
.sym 7638 rx_09_fifo.rd_addr[9]
.sym 7641 w_rx_09_fifo_pulled_data[14]
.sym 7643 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 7650 rx_09_fifo.wr_addr[6]
.sym 7654 $PACKER_VCC_NET
.sym 7655 rx_09_fifo.wr_addr[3]
.sym 7659 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 7662 rx_09_fifo.wr_addr[7]
.sym 7663 rx_09_fifo.wr_addr[0]
.sym 7664 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 7665 rx_09_fifo.wr_addr[8]
.sym 7666 w_rx_09_fifo_data[12]
.sym 7667 rx_09_fifo.wr_addr[9]
.sym 7672 rx_09_fifo.wr_addr[4]
.sym 7675 w_rx_09_fifo_data[13]
.sym 7677 w_rx_09_fifo_push
.sym 7678 rx_09_fifo.wr_addr[5]
.sym 7682 w_rx_09_fifo_data[25]
.sym 7683 w_rx_09_fifo_data[13]
.sym 7684 w_rx_09_fifo_data[23]
.sym 7686 w_rx_09_fifo_data[21]
.sym 7687 w_rx_09_fifo_data[24]
.sym 7688 w_rx_09_fifo_data[22]
.sym 7689 w_rx_09_fifo_data[15]
.sym 7698 rx_09_fifo.wr_addr[0]
.sym 7699 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 7701 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 7702 rx_09_fifo.wr_addr[3]
.sym 7703 rx_09_fifo.wr_addr[4]
.sym 7704 rx_09_fifo.wr_addr[5]
.sym 7705 rx_09_fifo.wr_addr[6]
.sym 7706 rx_09_fifo.wr_addr[7]
.sym 7707 rx_09_fifo.wr_addr[8]
.sym 7708 rx_09_fifo.wr_addr[9]
.sym 7709 lvds_clock_$glb_clk
.sym 7710 w_rx_09_fifo_push
.sym 7712 w_rx_09_fifo_data[12]
.sym 7716 w_rx_09_fifo_data[13]
.sym 7719 $PACKER_VCC_NET
.sym 7727 w_fetch
.sym 7730 $PACKER_VCC_NET
.sym 7732 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 7735 $PACKER_VCC_NET
.sym 7737 w_rx_09_fifo_data[16]
.sym 7738 w_rx_09_fifo_pulled_data[18]
.sym 7743 w_rx_09_fifo_push
.sym 7745 w_rx_09_fifo_data[16]
.sym 7752 w_rx_09_fifo_data[14]
.sym 7754 w_rx_09_fifo_pull
.sym 7755 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 7758 rx_09_fifo.rd_addr[8]
.sym 7759 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 7761 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 7762 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 7763 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[2]
.sym 7767 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 7768 rx_09_fifo.rd_addr[0]
.sym 7772 $PACKER_VCC_NET
.sym 7776 rx_09_fifo.rd_addr[9]
.sym 7778 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[3]
.sym 7783 w_rx_09_fifo_data[15]
.sym 7790 w_rx_09_fifo_data[20]
.sym 7791 w_rx_09_fifo_data[18]
.sym 7800 rx_09_fifo.rd_addr[0]
.sym 7801 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 7803 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[2]
.sym 7804 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[3]
.sym 7805 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 7806 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 7807 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 7808 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 7809 rx_09_fifo.rd_addr[8]
.sym 7810 rx_09_fifo.rd_addr[9]
.sym 7811 r_counter_$glb_clk
.sym 7812 w_rx_09_fifo_pull
.sym 7813 $PACKER_VCC_NET
.sym 7817 w_rx_09_fifo_data[15]
.sym 7821 w_rx_09_fifo_data[14]
.sym 7823 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 7825 rx_09_fifo.rd_addr[0]
.sym 7830 w_rx_09_fifo_pull
.sym 7833 w_rx_09_fifo_data[25]
.sym 7834 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 7836 w_rx_09_fifo_data[14]
.sym 7837 w_rx_09_fifo_data[23]
.sym 7838 rx_09_fifo.wr_addr[8]
.sym 7840 rx_09_fifo.wr_addr[7]
.sym 7844 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 7854 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 7856 rx_09_fifo.wr_addr[6]
.sym 7857 rx_09_fifo.wr_addr[7]
.sym 7858 $PACKER_VCC_NET
.sym 7861 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 7862 rx_09_fifo.wr_addr[9]
.sym 7863 rx_09_fifo.wr_addr[8]
.sym 7865 rx_09_fifo.wr_addr[4]
.sym 7867 rx_09_fifo.wr_addr[0]
.sym 7869 w_rx_09_fifo_data[17]
.sym 7877 rx_09_fifo.wr_addr[5]
.sym 7878 rx_09_fifo.wr_addr[3]
.sym 7881 w_rx_09_fifo_push
.sym 7883 w_rx_09_fifo_data[16]
.sym 7902 rx_09_fifo.wr_addr[0]
.sym 7903 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 7905 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 7906 rx_09_fifo.wr_addr[3]
.sym 7907 rx_09_fifo.wr_addr[4]
.sym 7908 rx_09_fifo.wr_addr[5]
.sym 7909 rx_09_fifo.wr_addr[6]
.sym 7910 rx_09_fifo.wr_addr[7]
.sym 7911 rx_09_fifo.wr_addr[8]
.sym 7912 rx_09_fifo.wr_addr[9]
.sym 7913 lvds_clock_$glb_clk
.sym 7914 w_rx_09_fifo_push
.sym 7916 w_rx_09_fifo_data[16]
.sym 7920 w_rx_09_fifo_data[17]
.sym 7923 $PACKER_VCC_NET
.sym 7929 w_rx_09_fifo_data[20]
.sym 7944 rx_09_fifo.wr_addr[3]
.sym 7950 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[2]
.sym 7956 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[2]
.sym 7957 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[3]
.sym 7959 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 7960 $PACKER_VCC_NET
.sym 7962 w_rx_09_fifo_data[19]
.sym 7967 w_rx_09_fifo_pull
.sym 7969 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 7971 w_rx_09_fifo_data[18]
.sym 7974 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 7976 rx_09_fifo.rd_addr[0]
.sym 7979 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 7980 rx_09_fifo.rd_addr[9]
.sym 7982 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 7983 rx_09_fifo.rd_addr[8]
.sym 8000 rx_09_fifo.rd_addr[0]
.sym 8001 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 8003 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[2]
.sym 8004 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[3]
.sym 8005 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 8006 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 8007 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 8008 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 8009 rx_09_fifo.rd_addr[8]
.sym 8010 rx_09_fifo.rd_addr[9]
.sym 8011 r_counter_$glb_clk
.sym 8012 w_rx_09_fifo_pull
.sym 8013 $PACKER_VCC_NET
.sym 8017 w_rx_09_fifo_data[19]
.sym 8021 w_rx_09_fifo_data[18]
.sym 8042 rx_09_fifo.rd_addr[9]
.sym 8045 rx_09_fifo.rd_addr[8]
.sym 8093 w_smi_data_output[6]
.sym 8095 i_smi_a3$SB_IO_IN
.sym 8102 w_smi_data_output[6]
.sym 8114 i_smi_a3$SB_IO_IN
.sym 8120 rx_09_fifo.rd_addr_gray_wr[4]
.sym 8135 w_rx_09_fifo_data[15]
.sym 8136 w_rx_24_fifo_data[29]
.sym 8139 w_rx_24_fifo_data[9]
.sym 8150 lvds_clock
.sym 8152 w_smi_data_output[1]
.sym 8166 w_rx_24_fifo_data[14]
.sym 8170 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 8223 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 8226 w_rx_24_fifo_data[14]
.sym 8239 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 8240 lvds_clock_$glb_clk
.sym 8241 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 8246 w_rx_24_fifo_data[23]
.sym 8247 w_rx_24_fifo_data[21]
.sym 8249 w_rx_24_fifo_data[25]
.sym 8257 w_rx_24_fifo_pull
.sym 8260 w_rx_24_fifo_data[16]
.sym 8273 w_smi_data_output[2]
.sym 8303 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 8308 smi_ctrl_ins.int_cnt_24[4]
.sym 8309 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 8310 w_rx_24_fifo_data[8]
.sym 8312 rx_09_fifo.wr_addr[7]
.sym 8313 smi_ctrl_ins.soe_and_reset
.sym 8324 smi_ctrl_ins.int_cnt_24[4]
.sym 8333 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 8338 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 8340 w_rx_24_fifo_pulled_data[12]
.sym 8341 w_rx_24_fifo_data[12]
.sym 8346 w_rx_24_fifo_data[10]
.sym 8348 w_rx_24_fifo_pulled_data[28]
.sym 8350 w_rx_24_fifo_data[13]
.sym 8356 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 8357 smi_ctrl_ins.int_cnt_24[4]
.sym 8358 w_rx_24_fifo_pulled_data[28]
.sym 8359 w_rx_24_fifo_pulled_data[12]
.sym 8369 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 8371 w_rx_24_fifo_data[10]
.sym 8374 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 8377 w_rx_24_fifo_data[13]
.sym 8392 w_rx_24_fifo_data[12]
.sym 8395 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 8402 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 8403 lvds_clock_$glb_clk
.sym 8404 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 8407 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 8408 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 8409 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[4]
.sym 8410 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[5]
.sym 8411 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[6]
.sym 8412 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[7]
.sym 8413 rx_09_fifo.rd_en_i_SB_LUT4_I2_O
.sym 8421 w_rx_24_fifo_data[19]
.sym 8425 w_rx_24_fifo_data[15]
.sym 8429 rx_24_fifo.wr_addr[9]
.sym 8430 smi_ctrl_ins.soe_and_reset
.sym 8431 w_smi_data_output[4]
.sym 8432 w_rx_24_fifo_data[10]
.sym 8433 smi_ctrl_ins.soe_and_reset
.sym 8435 w_rx_24_fifo_pulled_data[0]
.sym 8437 w_rx_24_fifo_data[22]
.sym 8438 w_smi_data_output[2]
.sym 8440 w_rx_24_fifo_pulled_data[16]
.sym 8447 smi_ctrl_ins.int_cnt_24[4]
.sym 8451 w_rx_24_fifo_pulled_data[13]
.sym 8452 w_rx_24_fifo_data[14]
.sym 8455 smi_ctrl_ins.soe_and_reset
.sym 8457 w_rx_24_fifo_pulled_data[29]
.sym 8461 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 8463 w_rx_24_fifo_pulled_data[14]
.sym 8467 w_rx_24_fifo_pulled_data[15]
.sym 8471 w_rx_24_fifo_pulled_data[30]
.sym 8473 smi_ctrl_ins.int_cnt_24_SB_DFFNESS_Q_E
.sym 8474 w_rx_24_fifo_pull
.sym 8475 w_rx_24_fifo_pulled_data[31]
.sym 8481 w_rx_24_fifo_data[14]
.sym 8486 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 8487 smi_ctrl_ins.int_cnt_24[4]
.sym 8494 w_rx_24_fifo_pull
.sym 8497 smi_ctrl_ins.int_cnt_24[4]
.sym 8498 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 8499 w_rx_24_fifo_pulled_data[14]
.sym 8500 w_rx_24_fifo_pulled_data[30]
.sym 8503 w_rx_24_fifo_pulled_data[29]
.sym 8504 smi_ctrl_ins.int_cnt_24[4]
.sym 8505 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 8506 w_rx_24_fifo_pulled_data[13]
.sym 8509 smi_ctrl_ins.int_cnt_24[4]
.sym 8510 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 8511 w_rx_24_fifo_pulled_data[15]
.sym 8512 w_rx_24_fifo_pulled_data[31]
.sym 8522 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 8525 smi_ctrl_ins.int_cnt_24_SB_DFFNESS_Q_E
.sym 8526 smi_ctrl_ins.soe_and_reset
.sym 8527 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O_$glb_sr
.sym 8528 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8]
.sym 8529 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 8530 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 8531 i_smi_a2_SB_LUT4_I1_O[2]
.sym 8532 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[2]
.sym 8533 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[2]
.sym 8534 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[2]
.sym 8535 w_smi_data_output[4]
.sym 8539 w_tx_data_sys[0]
.sym 8543 w_lvds_rx_09_d0_SB_LUT4_I3_I0[0]
.sym 8544 smi_ctrl_ins.int_cnt_09[4]
.sym 8545 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[7]
.sym 8547 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 8551 smi_ctrl_ins.int_cnt_09[4]
.sym 8552 i_smi_a2_SB_LUT4_I1_O[3]
.sym 8553 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 8554 i_smi_a2_SB_LUT4_I1_O[1]
.sym 8555 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 8557 rx_09_fifo.wr_addr[3]
.sym 8559 rx_09_fifo.wr_addr[4]
.sym 8560 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[0]
.sym 8561 w_rx_24_fifo_data[5]
.sym 8562 rx_24_fifo.rd_addr[6]
.sym 8563 w_rx_24_fifo_data[2]
.sym 8570 smi_ctrl_ins.int_cnt_24[4]
.sym 8576 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 8578 smi_ctrl_ins.int_cnt_24[4]
.sym 8583 w_rx_24_fifo_pulled_data[8]
.sym 8584 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 8585 w_rx_24_fifo_data[8]
.sym 8588 w_rx_24_fifo_pulled_data[10]
.sym 8594 w_rx_24_fifo_pulled_data[24]
.sym 8595 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 8596 w_rx_24_fifo_pulled_data[26]
.sym 8597 w_rx_24_fifo_data[22]
.sym 8598 w_rx_24_fifo_data[29]
.sym 8609 w_rx_24_fifo_data[29]
.sym 8610 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 8626 w_rx_24_fifo_pulled_data[26]
.sym 8627 smi_ctrl_ins.int_cnt_24[4]
.sym 8628 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 8629 w_rx_24_fifo_pulled_data[10]
.sym 8632 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 8634 w_rx_24_fifo_data[22]
.sym 8638 smi_ctrl_ins.int_cnt_24[4]
.sym 8639 w_rx_24_fifo_pulled_data[8]
.sym 8640 w_rx_24_fifo_pulled_data[24]
.sym 8641 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 8646 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 8647 w_rx_24_fifo_data[8]
.sym 8648 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 8649 lvds_clock_$glb_clk
.sym 8650 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 8651 w_smi_data_output[7]
.sym 8652 w_smi_data_output[6]
.sym 8653 w_smi_data_output[5]
.sym 8654 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O
.sym 8655 w_smi_data_output[2]
.sym 8657 w_smi_data_output[0]
.sym 8661 w_rx_09_fifo_data[19]
.sym 8663 rx_09_fifo.wr_addr[9]
.sym 8664 w_rx_09_fifo_data[28]
.sym 8667 w_rx_24_fifo_pulled_data[7]
.sym 8669 rx_09_fifo.rd_addr[8]
.sym 8670 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 8671 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 8673 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 8675 rx_09_fifo.wr_addr[5]
.sym 8677 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 8679 i_smi_a2_SB_LUT4_I1_O[0]
.sym 8682 r_tx_data[0]
.sym 8683 w_rx_24_fifo_data[4]
.sym 8686 rx_24_fifo.wr_addr[9]
.sym 8695 w_rx_24_fifo_data[2]
.sym 8697 w_rx_24_fifo_data[0]
.sym 8705 w_rx_24_fifo_data[24]
.sym 8718 w_rx_24_fifo_data[7]
.sym 8721 w_rx_24_fifo_data[5]
.sym 8723 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 8725 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 8728 w_rx_24_fifo_data[2]
.sym 8732 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 8734 w_rx_24_fifo_data[24]
.sym 8737 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 8739 w_rx_24_fifo_data[5]
.sym 8744 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 8745 w_rx_24_fifo_data[0]
.sym 8761 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 8762 w_rx_24_fifo_data[7]
.sym 8771 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 8772 lvds_clock_$glb_clk
.sym 8773 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 8774 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 8775 rx_09_fifo.wr_addr[0]
.sym 8776 rx_09_fifo.wr_addr[3]
.sym 8777 rx_09_fifo.wr_addr[4]
.sym 8779 rx_09_fifo.wr_addr[7]
.sym 8780 rx_09_fifo.wr_addr[5]
.sym 8781 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 8786 w_rx_24_fifo_data[4]
.sym 8787 rx_09_fifo.wr_addr[9]
.sym 8790 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O
.sym 8791 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[3]
.sym 8793 rx_09_fifo.rd_addr[9]
.sym 8794 w_rx_09_fifo_data[5]
.sym 8795 w_smi_data_output[6]
.sym 8796 w_tx_data_smi[1]
.sym 8798 i_glob_clock$SB_IO_IN
.sym 8799 w_rx_09_fifo_data[0]
.sym 8800 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 8801 rx_09_fifo.wr_addr[7]
.sym 8818 w_rx_09_fifo_pulled_data[2]
.sym 8819 smi_ctrl_ins.int_cnt_09[4]
.sym 8820 smi_ctrl_ins.int_cnt_09[4]
.sym 8821 w_rx_09_fifo_pulled_data[16]
.sym 8822 w_rx_09_fifo_pulled_data[29]
.sym 8824 i_glob_clock$SB_IO_IN
.sym 8827 spi_if_ins.o_cs_SB_LUT4_I3_O[2]
.sym 8828 smi_ctrl_ins.int_cnt_09[3]
.sym 8830 spi_if_ins.o_cs_SB_LUT4_I3_O[3]
.sym 8832 w_rx_09_fifo_pulled_data[0]
.sym 8834 w_tx_data_sys[0]
.sym 8836 rx_09_fifo.wr_addr[7]
.sym 8838 w_rx_09_fifo_pulled_data[18]
.sym 8840 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 8842 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 8846 w_rx_09_fifo_pulled_data[13]
.sym 8848 w_rx_09_fifo_pulled_data[13]
.sym 8849 w_rx_09_fifo_pulled_data[29]
.sym 8850 smi_ctrl_ins.int_cnt_09[3]
.sym 8851 smi_ctrl_ins.int_cnt_09[4]
.sym 8854 spi_if_ins.o_cs_SB_LUT4_I3_O[2]
.sym 8855 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 8856 w_tx_data_sys[0]
.sym 8857 spi_if_ins.o_cs_SB_LUT4_I3_O[3]
.sym 8860 smi_ctrl_ins.int_cnt_09[4]
.sym 8861 w_rx_09_fifo_pulled_data[2]
.sym 8862 smi_ctrl_ins.int_cnt_09[3]
.sym 8863 w_rx_09_fifo_pulled_data[18]
.sym 8873 rx_09_fifo.wr_addr[7]
.sym 8890 w_rx_09_fifo_pulled_data[0]
.sym 8891 w_rx_09_fifo_pulled_data[16]
.sym 8892 smi_ctrl_ins.int_cnt_09[4]
.sym 8893 smi_ctrl_ins.int_cnt_09[3]
.sym 8894 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 8895 i_glob_clock$SB_IO_IN
.sym 8897 rx_24_fifo.rd_addr_gray[5]
.sym 8898 w_rx_09_fifo_data[29]
.sym 8899 rx_24_fifo.rd_addr_gray[1]
.sym 8900 rx_24_fifo.rd_addr_gray[4]
.sym 8901 rx_24_fifo.rd_addr_gray[2]
.sym 8902 rx_24_fifo.rd_addr_gray[6]
.sym 8904 rx_24_fifo.rd_addr_gray[3]
.sym 8906 rx_09_fifo.wr_addr[7]
.sym 8907 rx_09_fifo.wr_addr[7]
.sym 8910 rx_09_fifo.wr_addr[5]
.sym 8912 w_rx_09_fifo_pulled_data[2]
.sym 8916 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 8917 w_rx_24_fifo_data[8]
.sym 8918 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[2]
.sym 8920 rx_09_fifo.wr_addr[3]
.sym 8921 rx_24_fifo.wr_addr[9]
.sym 8922 rx_24_fifo.rd_addr_gray[2]
.sym 8923 rx_09_fifo.wr_addr[4]
.sym 8924 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 8925 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[0]
.sym 8926 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 8927 rx_24_fifo.rd_addr[0]
.sym 8928 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 8929 rx_09_fifo.wr_addr[5]
.sym 8930 rx_24_fifo.rd_addr_gray[5]
.sym 8931 rx_24_fifo.rd_addr[7]
.sym 8943 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 8947 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 8952 w_rx_09_fifo_data[17]
.sym 8955 w_rx_09_fifo_data[29]
.sym 8956 w_rx_09_fifo_data[1]
.sym 8958 w_rx_09_fifo_data[3]
.sym 8959 w_rx_09_fifo_data[0]
.sym 8960 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 8967 w_rx_09_fifo_data[15]
.sym 8972 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 8974 w_rx_09_fifo_data[29]
.sym 8977 w_rx_09_fifo_data[17]
.sym 8979 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 8983 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 8989 w_rx_09_fifo_data[0]
.sym 8991 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 8996 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 8997 w_rx_09_fifo_data[1]
.sym 9004 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 9007 w_rx_09_fifo_data[15]
.sym 9010 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 9013 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 9016 w_rx_09_fifo_data[3]
.sym 9017 w_lvds_rx_09_d0_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 9018 lvds_clock_$glb_clk
.sym 9019 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 9020 rx_24_fifo.rd_addr[6]
.sym 9021 rx_24_fifo.rd_addr[0]
.sym 9022 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[2]
.sym 9023 rx_24_fifo.rd_addr[7]
.sym 9024 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[1]
.sym 9025 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 9026 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 9027 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[1]
.sym 9034 spi_if_ins.r_tx_byte[3]
.sym 9036 smi_ctrl_ins.int_cnt_09[4]
.sym 9038 spi_if_ins.r_tx_byte[4]
.sym 9039 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 9042 spi_if_ins.o_cs_SB_LUT4_I3_O[2]
.sym 9043 w_lvds_rx_09_d0_SB_LUT4_I3_I0[0]
.sym 9044 rx_24_fifo.rd_addr_gray[1]
.sym 9045 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 9046 rx_24_fifo.rd_addr_gray[4]
.sym 9047 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 9048 w_rx_24_fifo_data[25]
.sym 9051 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[1]
.sym 9052 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[0]
.sym 9053 rx_24_fifo.rd_addr[6]
.sym 9054 rx_24_fifo.rd_addr_gray[3]
.sym 9055 rx_24_fifo.rd_addr[0]
.sym 9061 i_glob_clock$SB_IO_IN
.sym 9064 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 9073 w_rx_24_fifo_pull
.sym 9081 smi_ctrl_ins.r_fifo_24_pull
.sym 9091 smi_ctrl_ins.w_fifo_24_pull_trigger
.sym 9100 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 9102 w_rx_24_fifo_pull
.sym 9115 smi_ctrl_ins.r_fifo_24_pull
.sym 9121 smi_ctrl_ins.w_fifo_24_pull_trigger
.sym 9141 i_glob_clock$SB_IO_IN
.sym 9142 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O_$glb_sr
.sym 9143 rx_24_fifo.rd_addr_gray_wr[5]
.sym 9144 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 9145 rx_09_fifo.rd_addr_gray_wr[9]
.sym 9146 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 9147 rx_24_fifo.rd_addr_gray_wr_r[4]
.sym 9148 rx_24_fifo.rd_addr_gray_wr[4]
.sym 9149 rx_24_fifo.rd_addr_gray_wr[2]
.sym 9150 rx_24_fifo.rd_addr_gray_wr[1]
.sym 9155 w_rx_09_fifo_data[16]
.sym 9156 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 9158 rx_24_fifo.rd_addr[7]
.sym 9162 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 9163 w_rx_09_fifo_push
.sym 9164 rx_24_fifo.rd_addr[0]
.sym 9166 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[2]
.sym 9167 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[2]
.sym 9169 rx_24_fifo.wr_addr_gray_rd_r[5]
.sym 9170 i_smi_a2_SB_LUT4_I1_O[0]
.sym 9172 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 9173 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 9176 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I0[2]
.sym 9177 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[1]
.sym 9178 rx_24_fifo.wr_addr[9]
.sym 9187 smi_ctrl_ins.r_fifo_24_pull_1
.sym 9188 smi_ctrl_ins.r_fifo_24_pull
.sym 9189 w_rx_24_fifo_data[26]
.sym 9191 spi_if_ins.r_tx_byte_SB_DFFE_Q_E
.sym 9198 w_rx_24_fifo_data[11]
.sym 9204 w_rx_24_fifo_data[9]
.sym 9205 w_rx_24_fifo_empty
.sym 9207 w_rx_24_fifo_data[27]
.sym 9208 w_rx_24_fifo_data[25]
.sym 9215 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 9225 w_rx_24_fifo_data[27]
.sym 9226 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 9231 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 9232 w_rx_24_fifo_data[26]
.sym 9235 spi_if_ins.r_tx_byte_SB_DFFE_Q_E
.sym 9241 smi_ctrl_ins.r_fifo_24_pull
.sym 9242 w_rx_24_fifo_empty
.sym 9244 smi_ctrl_ins.r_fifo_24_pull_1
.sym 9248 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 9249 w_rx_24_fifo_data[11]
.sym 9253 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 9255 w_rx_24_fifo_data[9]
.sym 9260 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 9261 w_rx_24_fifo_data[25]
.sym 9263 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 9264 lvds_clock_$glb_clk
.sym 9265 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 9266 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 9267 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]
.sym 9268 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[3]
.sym 9269 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1[2]
.sym 9270 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[3]
.sym 9271 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0[0]
.sym 9272 spi_if_ins.r_tx_byte[6]
.sym 9273 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I0_I2[2]
.sym 9276 w_rx_09_fifo_data[15]
.sym 9279 rx_09_fifo.wr_addr[8]
.sym 9280 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 9282 w_rx_09_fifo_data[12]
.sym 9285 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 9287 spi_if_ins.r_tx_byte_SB_DFFE_Q_E
.sym 9288 rx_09_fifo.rd_addr[9]
.sym 9289 rx_09_fifo.rd_addr_gray_wr[9]
.sym 9290 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 9291 w_rx_24_fifo_empty
.sym 9292 w_rx_09_fifo_data[24]
.sym 9293 rx_24_fifo.rd_addr[0]
.sym 9296 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 9297 rx_24_fifo.rd_addr[7]
.sym 9300 w_rx_09_fifo_data[11]
.sym 9307 rx_24_fifo.rd_addr_gray_wr[7]
.sym 9311 rx_24_fifo.rd_addr_gray[7]
.sym 9312 smi_ctrl_ins.int_cnt_09[3]
.sym 9313 rx_24_fifo.rd_addr_gray_wr[2]
.sym 9314 rx_24_fifo.rd_addr_gray_wr[1]
.sym 9319 w_rx_09_fifo_pulled_data[14]
.sym 9322 smi_ctrl_ins.int_cnt_09[4]
.sym 9326 rx_24_fifo.rd_addr_gray[3]
.sym 9332 w_rx_09_fifo_pulled_data[28]
.sym 9334 w_rx_09_fifo_pulled_data[30]
.sym 9337 w_rx_09_fifo_pulled_data[12]
.sym 9340 rx_24_fifo.rd_addr_gray[7]
.sym 9355 rx_24_fifo.rd_addr_gray_wr[1]
.sym 9359 rx_24_fifo.rd_addr_gray_wr[2]
.sym 9364 w_rx_09_fifo_pulled_data[28]
.sym 9365 w_rx_09_fifo_pulled_data[12]
.sym 9366 smi_ctrl_ins.int_cnt_09[4]
.sym 9367 smi_ctrl_ins.int_cnt_09[3]
.sym 9372 rx_24_fifo.rd_addr_gray[3]
.sym 9376 rx_24_fifo.rd_addr_gray_wr[7]
.sym 9382 smi_ctrl_ins.int_cnt_09[3]
.sym 9383 smi_ctrl_ins.int_cnt_09[4]
.sym 9384 w_rx_09_fifo_pulled_data[14]
.sym 9385 w_rx_09_fifo_pulled_data[30]
.sym 9387 lvds_clock_$glb_clk
.sym 9389 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[3]
.sym 9390 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 9391 rx_24_fifo.empty_o_SB_LUT4_I1_O[0]
.sym 9392 rx_24_fifo.empty_o_SB_LUT4_I1_I2[2]
.sym 9393 rx_24_fifo.empty_o_SB_LUT4_I1_I2[1]
.sym 9394 rx_24_fifo.empty_o_SB_LUT4_I1_O[1]
.sym 9395 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 9396 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[3]
.sym 9406 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[2]
.sym 9407 rx_24_fifo.rd_addr_gray[7]
.sym 9412 spi_if_ins.state_if_SB_DFFESR_Q_E
.sym 9414 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 9415 rx_24_fifo.rd_addr[0]
.sym 9416 rx_24_fifo.rd_addr[7]
.sym 9417 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[0]
.sym 9419 rx_24_fifo.wr_addr_gray_rd[0]
.sym 9420 rx_09_fifo.wr_addr[4]
.sym 9423 rx_24_fifo.wr_addr_gray_rd[1]
.sym 9424 rx_24_fifo.wr_addr[9]
.sym 9430 smi_ctrl_ins.int_cnt_09[4]
.sym 9431 rx_24_fifo.wr_addr_gray_rd[3]
.sym 9433 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 9436 smi_ctrl_ins.int_cnt_09[3]
.sym 9441 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[1]
.sym 9445 rx_24_fifo.wr_addr_gray[5]
.sym 9451 w_rx_09_fifo_pulled_data[31]
.sym 9457 rx_24_fifo.wr_addr_gray_rd[5]
.sym 9460 w_rx_09_fifo_pulled_data[15]
.sym 9464 rx_24_fifo.wr_addr_gray_rd[3]
.sym 9472 rx_24_fifo.wr_addr_gray_rd[5]
.sym 9484 rx_24_fifo.wr_addr_gray[5]
.sym 9487 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[1]
.sym 9488 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 9499 smi_ctrl_ins.int_cnt_09[4]
.sym 9500 w_rx_09_fifo_pulled_data[15]
.sym 9501 smi_ctrl_ins.int_cnt_09[3]
.sym 9502 w_rx_09_fifo_pulled_data[31]
.sym 9510 r_counter_$glb_clk
.sym 9512 w_rx_24_fifo_empty
.sym 9513 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 9514 rx_24_fifo.empty_o_SB_LUT4_I1_O[2]
.sym 9515 rx_24_fifo.empty_o_SB_LUT4_I1_O[3]
.sym 9516 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 9517 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 9518 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[3]
.sym 9519 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 9527 rx_09_fifo.rd_addr[9]
.sym 9528 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 9530 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 9532 w_rx_24_fifo_pull
.sym 9533 rx_24_fifo.wr_addr_gray[5]
.sym 9546 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 9573 rx_24_fifo.wr_addr_gray_rd[2]
.sym 9575 rx_24_fifo.wr_addr_gray_rd[4]
.sym 9577 rx_24_fifo.wr_addr_gray_rd[6]
.sym 9579 rx_24_fifo.wr_addr_gray_rd[0]
.sym 9583 rx_24_fifo.wr_addr_gray_rd[1]
.sym 9588 rx_24_fifo.wr_addr_gray_rd[4]
.sym 9594 rx_24_fifo.wr_addr_gray_rd[6]
.sym 9604 rx_24_fifo.wr_addr_gray_rd[1]
.sym 9617 rx_24_fifo.wr_addr_gray_rd[2]
.sym 9630 rx_24_fifo.wr_addr_gray_rd[0]
.sym 9633 r_counter_$glb_clk
.sym 9635 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 9636 rx_24_fifo.wr_addr_gray[8]
.sym 9637 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 9639 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 9640 rx_24_fifo.wr_addr[9]
.sym 9655 w_rx_09_fifo_push
.sym 9658 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 9659 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 9662 rx_24_fifo.wr_addr[9]
.sym 9679 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R_SB_LUT4_O_I1[2]
.sym 9694 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 9724 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R_SB_LUT4_O_I1[2]
.sym 9755 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 9756 r_counter_$glb_clk
.sym 9758 rx_24_fifo.wr_addr_gray_rd[9]
.sym 9759 rx_24_fifo.wr_addr_gray_rd[8]
.sym 9760 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 9764 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 9775 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R_SB_LUT4_O_I1[2]
.sym 9784 w_rx_09_fifo_data[24]
.sym 9786 w_rx_09_fifo_data[22]
.sym 9792 w_rx_09_fifo_data[11]
.sym 9801 w_rx_09_fifo_data[23]
.sym 9804 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 9805 w_rx_09_fifo_data[20]
.sym 9816 w_rx_09_fifo_data[13]
.sym 9818 w_rx_09_fifo_data[11]
.sym 9820 w_rx_09_fifo_data[19]
.sym 9821 w_rx_09_fifo_data[22]
.sym 9827 w_rx_09_fifo_data[21]
.sym 9832 w_rx_09_fifo_data[23]
.sym 9835 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 9838 w_rx_09_fifo_data[11]
.sym 9840 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 9845 w_rx_09_fifo_data[21]
.sym 9847 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 9857 w_rx_09_fifo_data[19]
.sym 9859 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 9864 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 9865 w_rx_09_fifo_data[22]
.sym 9868 w_rx_09_fifo_data[20]
.sym 9871 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 9874 w_rx_09_fifo_data[13]
.sym 9876 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 9878 w_lvds_rx_09_d0_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 9879 lvds_clock_$glb_clk
.sym 9880 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 9881 rx_24_fifo.rd_addr_gray_wr[8]
.sym 9883 rx_24_fifo.rd_addr_gray_wr[0]
.sym 9887 w_lvds_rx_24_d1_SB_LUT4_I2_O[1]
.sym 9888 rx_24_fifo.rd_addr_gray_wr[9]
.sym 9893 w_rx_09_fifo_data[25]
.sym 9895 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 9899 rx_24_fifo.rd_addr_gray[7]
.sym 9922 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 9935 w_rx_09_fifo_data[16]
.sym 9953 w_rx_09_fifo_data[18]
.sym 9991 w_rx_09_fifo_data[18]
.sym 9993 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 9998 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 10000 w_rx_09_fifo_data[16]
.sym 10001 w_lvds_rx_09_d0_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 10002 lvds_clock_$glb_clk
.sym 10003 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 10022 w_lvds_rx_24_d1
.sym 10024 rx_09_fifo.rd_addr[8]
.sym 10025 w_lvds_rx_24_d0
.sym 10136 o_shdn_rx_lna$SB_IO_OUT
.sym 10159 o_shdn_rx_lna$SB_IO_OUT
.sym 10172 o_shdn_rx_lna$SB_IO_OUT
.sym 10185 o_shdn_rx_lna$SB_IO_OUT
.sym 10201 w_smi_data_output[2]
.sym 10203 i_smi_a3$SB_IO_IN
.sym 10204 w_smi_data_output[1]
.sym 10206 i_smi_a3$SB_IO_IN
.sym 10210 i_smi_a3$SB_IO_IN
.sym 10218 i_smi_a3$SB_IO_IN
.sym 10221 w_smi_data_output[2]
.sym 10224 w_smi_data_output[1]
.sym 10231 w_tx_data_io[4]
.sym 10248 rx_09_fifo.wr_addr[7]
.sym 10250 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[1]
.sym 10257 i_smi_a1_SB_LUT4_I0_O
.sym 10274 rx_09_fifo.rd_addr_gray[4]
.sym 10315 rx_09_fifo.rd_addr_gray[4]
.sym 10348 lvds_clock_$glb_clk
.sym 10354 rx_09_fifo.rd_addr_gray_wr_r[3]
.sym 10355 rx_09_fifo.rd_addr_gray_wr[1]
.sym 10356 rx_09_fifo.rd_addr_gray_wr_r[4]
.sym 10357 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 10358 rx_09_fifo.rd_addr_gray_wr[5]
.sym 10359 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 10360 rx_09_fifo.rd_addr_gray_wr_r[2]
.sym 10364 w_rx_24_fifo_data[25]
.sym 10365 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 10366 smi_ctrl_ins.soe_and_reset
.sym 10368 w_rx_24_fifo_pulled_data[16]
.sym 10371 w_smi_data_output[4]
.sym 10374 rx_09_fifo.rd_addr_gray[4]
.sym 10376 i_config[1]$SB_IO_IN
.sym 10377 w_rx_24_fifo_data[22]
.sym 10382 w_rx_24_fifo_data[23]
.sym 10384 w_smi_data_output[0]
.sym 10387 w_smi_data_output[7]
.sym 10398 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 10400 rx_09_fifo.rd_addr_gray_wr_r[3]
.sym 10402 w_rx_24_fifo_data[21]
.sym 10409 w_rx_24_fifo_pulled_data[4]
.sym 10412 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 10415 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 10420 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O
.sym 10439 w_rx_24_fifo_data[23]
.sym 10440 w_rx_24_fifo_data[21]
.sym 10446 w_rx_24_fifo_data[19]
.sym 10453 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 10464 w_rx_24_fifo_data[21]
.sym 10466 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 10471 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 10473 w_rx_24_fifo_data[19]
.sym 10483 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 10484 w_rx_24_fifo_data[23]
.sym 10510 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 10511 lvds_clock_$glb_clk
.sym 10512 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 10513 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 10514 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 10517 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 10518 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 10519 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 10520 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 10524 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 10526 $PACKER_VCC_NET
.sym 10531 rx_09_fifo.rd_addr_gray[5]
.sym 10537 w_rx_24_fifo_pulled_data[5]
.sym 10538 rx_09_fifo.wr_addr[8]
.sym 10539 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 10540 w_rx_24_fifo_data[25]
.sym 10541 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 10542 rx_24_fifo.wr_addr[3]
.sym 10543 $PACKER_VCC_NET
.sym 10546 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 10548 i_smi_a1_SB_LUT4_I0_O
.sym 10562 rx_09_fifo.wr_addr[8]
.sym 10565 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 10568 rx_09_fifo.wr_addr[5]
.sym 10569 rx_09_fifo.wr_addr[7]
.sym 10573 rx_09_fifo.wr_addr[6]
.sym 10575 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 10579 rx_09_fifo.wr_addr[3]
.sym 10581 rx_09_fifo.wr_addr[4]
.sym 10586 $nextpnr_ICESTORM_LC_2$O
.sym 10589 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 10592 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 10595 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 10598 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 10601 rx_09_fifo.wr_addr[3]
.sym 10602 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 10604 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 10606 rx_09_fifo.wr_addr[4]
.sym 10608 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 10610 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 10612 rx_09_fifo.wr_addr[5]
.sym 10614 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 10616 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 10619 rx_09_fifo.wr_addr[6]
.sym 10620 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 10622 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 10625 rx_09_fifo.wr_addr[7]
.sym 10626 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 10628 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[8]
.sym 10631 rx_09_fifo.wr_addr[8]
.sym 10632 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 10636 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 10637 rx_09_fifo.wr_addr_gray[4]
.sym 10638 rx_09_fifo.wr_addr_gray[5]
.sym 10639 rx_09_fifo.wr_addr[6]
.sym 10640 rx_09_fifo.wr_addr_gray[3]
.sym 10641 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 10642 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2]
.sym 10643 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3]
.sym 10646 rx_09_fifo.wr_addr[0]
.sym 10653 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 10656 rx_09_fifo.wr_addr[5]
.sym 10660 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 10661 w_smi_data_output[0]
.sym 10662 rx_09_fifo.wr_addr[0]
.sym 10663 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[1]
.sym 10664 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 10665 w_smi_data_output[7]
.sym 10667 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 10669 w_smi_data_output[5]
.sym 10670 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[1]
.sym 10671 rx_24_fifo.rd_addr[9]
.sym 10672 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[8]
.sym 10677 smi_ctrl_ins.soe_and_reset
.sym 10678 w_rx_24_fifo_pulled_data[23]
.sym 10680 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 10683 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 10684 w_rx_24_fifo_pulled_data[16]
.sym 10685 w_rx_24_fifo_pulled_data[4]
.sym 10686 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 10687 w_rx_24_fifo_pulled_data[0]
.sym 10689 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 10690 rx_09_fifo.wr_addr[9]
.sym 10691 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 10692 w_rx_24_fifo_pulled_data[7]
.sym 10693 w_rx_24_fifo_pulled_data[2]
.sym 10694 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[0]
.sym 10695 i_smi_a1_SB_LUT4_I0_O
.sym 10696 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 10697 w_rx_24_fifo_pulled_data[5]
.sym 10698 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 10699 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 10700 w_rx_24_fifo_pulled_data[20]
.sym 10701 w_rx_24_fifo_pulled_data[18]
.sym 10702 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 10703 w_rx_24_fifo_pulled_data[21]
.sym 10705 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 10706 i_smi_a2_SB_LUT4_I1_O[3]
.sym 10708 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 10712 rx_09_fifo.wr_addr[9]
.sym 10713 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[8]
.sym 10716 w_rx_24_fifo_pulled_data[20]
.sym 10717 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 10718 w_rx_24_fifo_pulled_data[4]
.sym 10719 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 10722 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 10723 w_rx_24_fifo_pulled_data[0]
.sym 10724 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 10725 w_rx_24_fifo_pulled_data[16]
.sym 10728 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 10729 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 10730 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 10731 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 10734 w_rx_24_fifo_pulled_data[5]
.sym 10735 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 10736 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 10737 w_rx_24_fifo_pulled_data[21]
.sym 10740 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 10741 w_rx_24_fifo_pulled_data[7]
.sym 10742 w_rx_24_fifo_pulled_data[23]
.sym 10743 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 10746 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 10747 w_rx_24_fifo_pulled_data[18]
.sym 10748 w_rx_24_fifo_pulled_data[2]
.sym 10749 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 10752 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 10753 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 10754 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[0]
.sym 10755 i_smi_a2_SB_LUT4_I1_O[3]
.sym 10756 i_smi_a1_SB_LUT4_I0_O
.sym 10757 smi_ctrl_ins.soe_and_reset
.sym 10759 w_tx_data_smi[1]
.sym 10760 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 10761 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[0]
.sym 10762 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 10763 w_tx_data_smi[3]
.sym 10764 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O
.sym 10766 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O[1]
.sym 10770 rx_24_fifo.rd_addr[6]
.sym 10774 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[0]
.sym 10775 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 10776 w_rx_24_fifo_data[8]
.sym 10784 w_tx_data_smi[3]
.sym 10785 rx_09_fifo.wr_addr[6]
.sym 10786 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 10787 rx_09_fifo.rd_addr_gray_wr_r[3]
.sym 10788 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 10789 w_rx_24_fifo_pulled_data[21]
.sym 10790 rx_09_fifo.wr_addr[0]
.sym 10792 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 10793 rx_24_fifo.wr_addr[0]
.sym 10794 rx_09_fifo.wr_addr[4]
.sym 10800 smi_ctrl_ins.soe_and_reset
.sym 10801 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[0]
.sym 10803 i_smi_a2_SB_LUT4_I1_O[2]
.sym 10804 i_smi_a2_SB_LUT4_I1_O[3]
.sym 10805 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[0]
.sym 10806 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[2]
.sym 10808 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[0]
.sym 10810 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 10812 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[2]
.sym 10813 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[2]
.sym 10814 i_smi_a2_SB_LUT4_I1_O[1]
.sym 10816 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[0]
.sym 10818 i_smi_a1_SB_LUT4_I0_O
.sym 10821 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O
.sym 10823 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[1]
.sym 10826 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[1]
.sym 10829 i_smi_a2_SB_LUT4_I1_O[0]
.sym 10830 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[1]
.sym 10831 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 10833 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[2]
.sym 10834 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[1]
.sym 10835 i_smi_a2_SB_LUT4_I1_O[3]
.sym 10836 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[0]
.sym 10839 i_smi_a2_SB_LUT4_I1_O[2]
.sym 10840 i_smi_a2_SB_LUT4_I1_O[0]
.sym 10841 i_smi_a2_SB_LUT4_I1_O[1]
.sym 10842 i_smi_a2_SB_LUT4_I1_O[3]
.sym 10845 i_smi_a2_SB_LUT4_I1_O[3]
.sym 10846 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[1]
.sym 10847 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[0]
.sym 10848 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[2]
.sym 10851 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O
.sym 10857 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[2]
.sym 10858 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[0]
.sym 10859 i_smi_a2_SB_LUT4_I1_O[3]
.sym 10860 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[1]
.sym 10869 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 10870 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[0]
.sym 10871 i_smi_a2_SB_LUT4_I1_O[3]
.sym 10872 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 10879 i_smi_a1_SB_LUT4_I0_O
.sym 10880 smi_ctrl_ins.soe_and_reset
.sym 10882 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 10883 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 10884 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 10885 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 10886 smi_ctrl_ins.r_fifo_09_pull_1
.sym 10887 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 10888 smi_ctrl_ins.r_fifo_09_pull
.sym 10889 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O[2]
.sym 10894 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[0]
.sym 10895 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[0]
.sym 10896 rx_24_fifo.wr_addr[4]
.sym 10897 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 10898 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 10900 w_rx_24_fifo_data[1]
.sym 10901 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[0]
.sym 10902 w_rx_09_fifo_push
.sym 10903 w_rx_24_fifo_pulled_data[0]
.sym 10904 rx_24_fifo.wr_addr[6]
.sym 10906 rx_24_fifo.rd_addr[6]
.sym 10907 i_glob_clock$SB_IO_IN
.sym 10908 rx_24_fifo.rd_addr[0]
.sym 10910 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[2]
.sym 10911 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 10912 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O
.sym 10913 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 10914 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[1]
.sym 10916 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 10924 rx_09_fifo.wr_addr[0]
.sym 10934 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O
.sym 10940 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 10941 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 10950 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 10951 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 10952 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 10954 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 10958 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 10962 rx_09_fifo.wr_addr[0]
.sym 10970 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 10974 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 10987 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 10994 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 11000 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 11002 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O
.sym 11003 lvds_clock_$glb_clk
.sym 11004 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O_$glb_sr
.sym 11006 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 11007 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 11008 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 11009 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 11010 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 11011 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 11012 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 11018 rx_24_fifo.rd_addr[6]
.sym 11019 i_smi_a2_SB_LUT4_I1_O[1]
.sym 11021 rx_09_fifo.wr_addr[0]
.sym 11022 w_rx_24_fifo_data[5]
.sym 11023 w_rx_24_fifo_data[2]
.sym 11024 $PACKER_VCC_NET
.sym 11025 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[1]
.sym 11026 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 11028 w_lvds_rx_09_d0_SB_LUT4_I3_I0[0]
.sym 11030 rx_09_fifo.wr_addr[3]
.sym 11032 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[1]
.sym 11033 w_rx_09_fifo_data[12]
.sym 11034 rx_24_fifo.rd_addr[6]
.sym 11035 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 11036 rx_09_fifo.wr_addr[7]
.sym 11037 rx_09_fifo.wr_addr[8]
.sym 11038 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 11039 $PACKER_VCC_NET
.sym 11040 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I0_I2[3]
.sym 11048 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 11061 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 11062 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 11064 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I0_I2[3]
.sym 11066 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 11073 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 11075 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 11076 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 11077 w_rx_09_fifo_data[29]
.sym 11079 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 11081 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I0_I2[3]
.sym 11088 w_rx_09_fifo_data[29]
.sym 11091 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 11098 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I0_I2[3]
.sym 11100 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 11103 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 11110 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 11121 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 11122 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 11125 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 11126 r_counter_$glb_clk
.sym 11127 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O_$glb_sr
.sym 11128 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 11129 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 11130 rx_09_fifo.rd_addr_gray_wr[8]
.sym 11131 w_rx_09_fifo_data[11]
.sym 11132 w_rx_09_fifo_data[16]
.sym 11133 w_rx_09_fifo_data[26]
.sym 11134 w_rx_09_fifo_data[14]
.sym 11135 w_rx_09_fifo_data[29]
.sym 11142 rx_24_fifo.wr_addr[9]
.sym 11143 rx_24_fifo.wr_addr[5]
.sym 11144 spi_if_ins.r_tx_byte[5]
.sym 11145 spi_if_ins.r_tx_byte[0]
.sym 11148 w_rx_09_fifo_data[2]
.sym 11149 rx_09_fifo.wr_addr[5]
.sym 11150 spi_if_ins.r_tx_byte[2]
.sym 11151 w_rx_24_fifo_data[4]
.sym 11152 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 11153 rx_24_fifo.rd_addr[9]
.sym 11154 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 11155 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 11156 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 11157 rx_24_fifo.rd_addr_gray_wr[5]
.sym 11158 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[1]
.sym 11159 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 11160 rx_24_fifo.rd_addr[6]
.sym 11161 r_tx_data[6]
.sym 11162 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 11163 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 11170 rx_24_fifo.rd_addr[0]
.sym 11180 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 11190 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I0_I2[3]
.sym 11192 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 11194 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 11195 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 11196 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 11197 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 11199 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 11203 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 11210 rx_24_fifo.rd_addr[0]
.sym 11216 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 11222 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 11227 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 11234 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I0_I2[3]
.sym 11238 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 11244 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 11248 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 11249 r_counter_$glb_clk
.sym 11250 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O_$glb_sr
.sym 11252 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 11253 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 11254 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 11255 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 11256 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I0_I2[3]
.sym 11257 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 11258 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 11263 rx_24_fifo.rd_addr[6]
.sym 11264 i_glob_clock$SB_IO_IN
.sym 11265 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 11266 w_rx_09_fifo_data[11]
.sym 11267 rx_24_fifo.rd_addr[0]
.sym 11268 w_rx_09_fifo_data[24]
.sym 11269 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[2]
.sym 11270 w_rx_24_fifo_empty
.sym 11271 rx_24_fifo.rd_addr[7]
.sym 11273 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[1]
.sym 11275 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[3]
.sym 11276 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 11277 rx_09_fifo.wr_addr[6]
.sym 11278 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 11279 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 11280 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[1]
.sym 11281 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0[2]
.sym 11282 rx_09_fifo.wr_addr[4]
.sym 11283 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 11285 w_rx_09_fifo_data[29]
.sym 11286 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 11292 rx_24_fifo.rd_addr_gray[5]
.sym 11296 rx_24_fifo.rd_addr_gray[1]
.sym 11297 rx_09_fifo.rd_addr[9]
.sym 11298 rx_24_fifo.rd_addr_gray[4]
.sym 11300 rx_24_fifo.rd_addr_gray[2]
.sym 11302 rx_09_fifo.rd_addr_gray_wr[8]
.sym 11305 rx_24_fifo.rd_addr_gray_wr[4]
.sym 11310 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 11317 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 11325 rx_24_fifo.rd_addr_gray[5]
.sym 11331 rx_09_fifo.rd_addr_gray_wr[8]
.sym 11338 rx_09_fifo.rd_addr[9]
.sym 11344 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 11346 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 11351 rx_24_fifo.rd_addr_gray_wr[4]
.sym 11356 rx_24_fifo.rd_addr_gray[4]
.sym 11362 rx_24_fifo.rd_addr_gray[2]
.sym 11368 rx_24_fifo.rd_addr_gray[1]
.sym 11372 lvds_clock_$glb_clk
.sym 11374 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 11375 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0[2]
.sym 11376 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 11377 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 11380 w_tx_data_smi[0]
.sym 11381 w_tx_data_smi[2]
.sym 11386 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 11388 rx_24_fifo.wr_addr[9]
.sym 11391 rx_09_fifo.wr_addr[5]
.sym 11392 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 11393 rx_24_fifo.wr_addr[8]
.sym 11394 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 11397 rx_09_fifo.wr_addr[4]
.sym 11398 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 11401 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 11404 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 11407 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 11408 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]
.sym 11409 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 11416 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 11417 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 11418 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 11420 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I0_I2[3]
.sym 11421 rx_24_fifo.wr_addr_gray_rd_r[5]
.sym 11426 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 11427 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 11428 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I0_I2[3]
.sym 11429 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 11430 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I0_I2[2]
.sym 11431 r_tx_data[6]
.sym 11432 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 11435 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[3]
.sym 11438 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 11439 rx_24_fifo.wr_addr_gray_rd_r[3]
.sym 11440 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0[2]
.sym 11442 spi_if_ins.r_tx_byte_SB_DFFE_Q_E
.sym 11443 w_rx_24_fifo_pull
.sym 11444 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0[0]
.sym 11450 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 11451 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 11454 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 11455 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 11456 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 11457 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[3]
.sym 11460 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0[2]
.sym 11461 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 11462 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0[0]
.sym 11463 w_rx_24_fifo_pull
.sym 11466 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I0_I2[3]
.sym 11467 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[3]
.sym 11468 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 11469 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I0_I2[2]
.sym 11473 rx_24_fifo.wr_addr_gray_rd_r[3]
.sym 11475 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 11478 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 11480 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 11481 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I0_I2[3]
.sym 11484 r_tx_data[6]
.sym 11490 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 11493 rx_24_fifo.wr_addr_gray_rd_r[5]
.sym 11494 spi_if_ins.r_tx_byte_SB_DFFE_Q_E
.sym 11495 r_counter_$glb_clk
.sym 11497 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 11498 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 11499 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 11500 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 11502 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 11503 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 11504 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 11517 w_rx_09_fifo_empty
.sym 11520 $PACKER_VCC_NET
.sym 11521 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0[2]
.sym 11522 rx_09_fifo.wr_addr[3]
.sym 11524 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 11525 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 11526 w_rx_24_fifo_empty
.sym 11527 rx_24_fifo.rd_addr[6]
.sym 11528 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 11529 rx_09_fifo.wr_addr[7]
.sym 11530 spi_if_ins.r_tx_byte[6]
.sym 11531 $PACKER_VCC_NET
.sym 11538 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 11539 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[2]
.sym 11540 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 11541 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 11542 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 11544 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[3]
.sym 11545 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 11546 rx_24_fifo.wr_addr_gray_rd_r[3]
.sym 11547 rx_24_fifo.wr_addr_gray_rd_r[5]
.sym 11548 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[3]
.sym 11549 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1[2]
.sym 11550 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[1]
.sym 11551 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[1]
.sym 11552 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 11553 rx_24_fifo.rd_addr[0]
.sym 11555 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 11556 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 11557 rx_24_fifo.rd_addr[6]
.sym 11561 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 11562 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 11567 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[0]
.sym 11568 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]
.sym 11569 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[3]
.sym 11571 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 11573 rx_24_fifo.rd_addr[0]
.sym 11577 rx_24_fifo.wr_addr_gray_rd_r[3]
.sym 11579 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[2]
.sym 11580 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[1]
.sym 11583 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 11584 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[3]
.sym 11585 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 11586 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 11589 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[1]
.sym 11590 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[0]
.sym 11591 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[2]
.sym 11592 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[3]
.sym 11595 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[3]
.sym 11596 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 11597 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[1]
.sym 11598 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 11601 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 11602 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1[2]
.sym 11603 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]
.sym 11607 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 11608 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 11609 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[0]
.sym 11610 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 11613 rx_24_fifo.rd_addr[6]
.sym 11616 rx_24_fifo.wr_addr_gray_rd_r[5]
.sym 11620 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 11621 spi_if_ins.r_tx_data_valid
.sym 11622 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[1]
.sym 11623 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 11624 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 11625 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 11626 lvds_rx_24_inst.r_state_if_SB_DFFER_Q_E
.sym 11627 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 11629 rx_09_fifo.wr_addr[7]
.sym 11633 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 11637 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 11639 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[1]
.sym 11640 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 11643 w_fetch
.sym 11648 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 11649 rx_24_fifo.rd_addr[9]
.sym 11650 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 11651 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I2_O
.sym 11653 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 11654 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 11661 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[3]
.sym 11662 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 11663 rx_24_fifo.empty_o_SB_LUT4_I1_O[0]
.sym 11664 rx_24_fifo.empty_o_SB_LUT4_I1_I2[2]
.sym 11665 rx_24_fifo.empty_o_SB_LUT4_I1_I2[1]
.sym 11666 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 11667 rx_24_fifo.rd_addr[7]
.sym 11668 rx_24_fifo.rd_addr[7]
.sym 11669 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 11670 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 11671 rx_24_fifo.empty_o_SB_LUT4_I1_O[2]
.sym 11672 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 11673 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 11674 rx_24_fifo.empty_o_SB_LUT4_I1_O[1]
.sym 11675 rx_24_fifo.rd_addr[0]
.sym 11676 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 11677 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[1]
.sym 11680 rx_24_fifo.empty_o_SB_LUT4_I1_O[3]
.sym 11682 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 11684 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 11685 w_rx_24_fifo_empty
.sym 11687 rx_24_fifo.rd_addr[6]
.sym 11688 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 11689 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 11692 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 11694 rx_24_fifo.empty_o_SB_LUT4_I1_O[0]
.sym 11695 rx_24_fifo.empty_o_SB_LUT4_I1_O[2]
.sym 11696 rx_24_fifo.empty_o_SB_LUT4_I1_O[1]
.sym 11697 rx_24_fifo.empty_o_SB_LUT4_I1_O[3]
.sym 11702 rx_24_fifo.rd_addr[7]
.sym 11703 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 11706 rx_24_fifo.empty_o_SB_LUT4_I1_I2[1]
.sym 11707 rx_24_fifo.empty_o_SB_LUT4_I1_I2[2]
.sym 11709 w_rx_24_fifo_empty
.sym 11712 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 11713 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 11714 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 11715 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 11718 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 11719 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 11720 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[3]
.sym 11721 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 11724 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 11725 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[1]
.sym 11726 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 11727 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 11731 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 11732 rx_24_fifo.rd_addr[7]
.sym 11733 rx_24_fifo.rd_addr[6]
.sym 11736 rx_24_fifo.rd_addr[0]
.sym 11737 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 11741 r_counter_$glb_clk
.sym 11742 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O_$glb_sr
.sym 11743 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 11747 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 11748 w_load
.sym 11749 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 11758 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 11760 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 11762 w_rx_09_fifo_data[22]
.sym 11767 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 11768 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 11769 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 11770 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 11771 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 11772 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[3]
.sym 11774 rx_09_fifo.wr_addr[4]
.sym 11775 lvds_rx_24_inst.r_state_if_SB_DFFER_Q_E
.sym 11778 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0[2]
.sym 11790 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 11792 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 11793 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 11794 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 11798 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 11802 rx_24_fifo.rd_addr[9]
.sym 11806 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 11811 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I2_O
.sym 11815 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 11817 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 11818 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 11819 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 11820 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 11826 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 11831 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 11841 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 11842 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 11843 rx_24_fifo.rd_addr[9]
.sym 11844 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 11849 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 11863 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I2_O
.sym 11864 lvds_clock_$glb_clk
.sym 11865 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O_$glb_sr
.sym 11867 rx_24_fifo.rd_addr_gray[0]
.sym 11868 rx_24_fifo.rd_addr[9]
.sym 11871 rx_24_fifo.rd_addr_gray[8]
.sym 11872 rx_24_fifo.rd_addr_gray[7]
.sym 11873 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 11891 w_lvds_rx_24_d1_SB_LUT4_I2_O[1]
.sym 11893 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 11895 i_glob_clock$SB_IO_IN
.sym 11896 io_ctrl_ins.pmod_dir_state[1]
.sym 11897 io_ctrl_ins.pmod_dir_state[3]
.sym 11901 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 11907 rx_24_fifo.wr_addr_gray_rd[9]
.sym 11916 rx_24_fifo.wr_addr_gray[8]
.sym 11920 rx_24_fifo.wr_addr[9]
.sym 11932 rx_24_fifo.wr_addr_gray_rd[8]
.sym 11942 rx_24_fifo.wr_addr[9]
.sym 11949 rx_24_fifo.wr_addr_gray[8]
.sym 11954 rx_24_fifo.wr_addr_gray_rd[8]
.sym 11976 rx_24_fifo.wr_addr_gray_rd[9]
.sym 11987 r_counter_$glb_clk
.sym 11989 r_counter
.sym 11994 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 11996 io_ctrl_ins.lna_rx_shutdown_state_SB_LUT4_I1_O[3]
.sym 12011 $PACKER_VCC_NET
.sym 12022 r_counter
.sym 12031 w_lvds_rx_24_d1
.sym 12032 rx_24_fifo.rd_addr[9]
.sym 12039 rx_24_fifo.rd_addr_gray[0]
.sym 12040 w_lvds_rx_24_d0
.sym 12043 rx_24_fifo.rd_addr_gray[8]
.sym 12063 rx_24_fifo.rd_addr_gray[8]
.sym 12077 rx_24_fifo.rd_addr_gray[0]
.sym 12100 w_lvds_rx_24_d1
.sym 12102 w_lvds_rx_24_d0
.sym 12106 rx_24_fifo.rd_addr[9]
.sym 12110 lvds_clock_$glb_clk
.sym 12113 io_ctrl_ins.lna_rx_shutdown_state_SB_LUT4_I1_O[2]
.sym 12114 w_tx_data_io[3]
.sym 12115 io_ctrl_ins.mixer_en_state_SB_LUT4_I1_O[2]
.sym 12117 w_tx_data_io[1]
.sym 12118 w_tx_data_io[0]
.sym 12119 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 12121 rx_09_fifo.wr_addr[0]
.sym 12129 io_ctrl_ins.debug_mode[1]
.sym 12248 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 12250 o_led1$SB_IO_OUT
.sym 12253 o_led0$SB_IO_OUT
.sym 12266 io_ctrl_ins.mixer_en_state_SB_LUT4_I1_O[3]
.sym 12309 lvds_clock
.sym 12310 w_smi_data_output[0]
.sym 12312 i_smi_a3$SB_IO_IN
.sym 12313 w_smi_data_output[7]
.sym 12315 i_smi_a3$SB_IO_IN
.sym 12320 w_smi_data_output[7]
.sym 12323 i_smi_a3$SB_IO_IN
.sym 12325 w_smi_data_output[0]
.sym 12327 lvds_clock
.sym 12331 i_smi_a3$SB_IO_IN
.sym 12335 smi_ctrl_ins.int_cnt_09[4]
.sym 12338 smi_ctrl_ins.int_cnt_09[3]
.sym 12342 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O
.sym 12348 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 12350 rx_09_fifo.rd_addr_gray_wr_r[2]
.sym 12363 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 12378 i_button_SB_LUT4_I2_I3[0]
.sym 12381 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 12389 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 12390 i_config[1]$SB_IO_IN
.sym 12395 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 12408 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 12440 i_button_SB_LUT4_I2_I3[0]
.sym 12441 i_config[1]$SB_IO_IN
.sym 12442 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 12443 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 12456 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 12457 r_counter_$glb_clk
.sym 12458 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 12463 rx_09_fifo.rd_addr_gray_wr[6]
.sym 12464 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 12465 smi_ctrl_ins.int_cnt_09_SB_DFFNESS_Q_E
.sym 12466 rx_09_fifo.rd_addr_gray_wr[2]
.sym 12467 rx_09_fifo.rd_addr_gray_wr[3]
.sym 12468 rx_09_fifo.rd_addr_gray_wr[7]
.sym 12469 rx_09_fifo.rd_addr_gray_wr[0]
.sym 12470 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 12474 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 12475 rx_24_fifo.wr_addr[2]
.sym 12478 smi_ctrl_ins.int_cnt_09[3]
.sym 12481 rx_24_fifo.wr_addr[3]
.sym 12482 smi_ctrl_ins.int_cnt_09[4]
.sym 12484 rx_24_fifo.wr_addr[5]
.sym 12496 w_smi_data_output[3]
.sym 12502 smi_ctrl_ins.int_cnt_09[3]
.sym 12504 i_smi_a2_SB_LUT4_I1_O[3]
.sym 12507 w_tx_data_io[4]
.sym 12508 i_smi_a3$SB_IO_IN
.sym 12513 smi_ctrl_ins.int_cnt_09[4]
.sym 12515 i_button_SB_LUT4_I2_I3[0]
.sym 12520 rx_09_fifo.rd_addr_gray_wr[7]
.sym 12524 w_rx_09_fifo_data[26]
.sym 12526 rx_09_fifo.rd_addr_gray_wr_r[3]
.sym 12527 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 12529 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 12544 rx_09_fifo.rd_addr_gray_wr[5]
.sym 12549 rx_09_fifo.rd_addr_gray[5]
.sym 12550 rx_09_fifo.rd_addr_gray[1]
.sym 12557 rx_09_fifo.rd_addr_gray_wr[1]
.sym 12559 rx_09_fifo.rd_addr_gray_wr[2]
.sym 12560 rx_09_fifo.rd_addr_gray_wr[3]
.sym 12566 rx_09_fifo.rd_addr_gray_wr[4]
.sym 12573 rx_09_fifo.rd_addr_gray_wr[3]
.sym 12579 rx_09_fifo.rd_addr_gray[1]
.sym 12586 rx_09_fifo.rd_addr_gray_wr[4]
.sym 12591 rx_09_fifo.rd_addr_gray_wr[1]
.sym 12599 rx_09_fifo.rd_addr_gray[5]
.sym 12606 rx_09_fifo.rd_addr_gray_wr[5]
.sym 12612 rx_09_fifo.rd_addr_gray_wr[2]
.sym 12620 lvds_clock_$glb_clk
.sym 12622 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 12623 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 12624 rx_09_fifo.wr_addr_gray_rd[3]
.sym 12625 rx_09_fifo.wr_addr_gray_rd[1]
.sym 12626 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 12627 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 12628 rx_09_fifo.wr_addr_gray_rd[5]
.sym 12629 rx_09_fifo.wr_addr_gray_rd[4]
.sym 12632 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 12634 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 12635 w_rx_24_fifo_data[23]
.sym 12636 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 12638 rx_09_fifo.rd_addr_gray[1]
.sym 12639 rx_24_fifo.rd_addr[9]
.sym 12641 rx_09_fifo.rd_addr_gray[6]
.sym 12644 w_smi_data_output[5]
.sym 12645 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 12647 rx_09_fifo.rd_addr_gray_wr_r[4]
.sym 12649 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 12652 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 12656 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 12657 rx_09_fifo.wr_addr[6]
.sym 12665 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 12666 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 12667 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[4]
.sym 12668 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[5]
.sym 12669 rx_09_fifo.rd_addr_gray_wr_r[2]
.sym 12670 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 12672 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 12673 rx_09_fifo.rd_addr_gray_wr_r[4]
.sym 12674 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 12675 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[4]
.sym 12676 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 12677 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[6]
.sym 12678 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 12683 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 12691 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 12693 rx_09_fifo.wr_addr[0]
.sym 12694 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 12696 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 12697 rx_09_fifo.wr_addr[0]
.sym 12702 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[5]
.sym 12703 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 12704 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[4]
.sym 12720 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 12722 rx_09_fifo.rd_addr_gray_wr_r[2]
.sym 12726 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[5]
.sym 12727 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 12728 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[6]
.sym 12729 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 12732 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 12733 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 12734 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 12735 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 12738 rx_09_fifo.rd_addr_gray_wr_r[4]
.sym 12740 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 12741 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[4]
.sym 12745 rx_09_fifo.empty_o_SB_LUT4_I1_O[3]
.sym 12746 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 12747 w_rx_09_fifo_data[28]
.sym 12748 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 12749 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 12750 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 12751 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 12752 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 12755 rx_09_fifo.wr_addr[6]
.sym 12757 rx_09_fifo.rd_addr[9]
.sym 12758 w_rx_24_fifo_pulled_data[21]
.sym 12759 w_rx_24_fifo_push
.sym 12763 rx_24_fifo.wr_addr[0]
.sym 12764 w_rx_24_fifo_full
.sym 12765 w_rx_24_fifo_data[21]
.sym 12766 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 12769 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0[2]
.sym 12771 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 12772 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 12774 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 12775 smi_ctrl_ins.int_cnt_09[3]
.sym 12779 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 12786 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 12787 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 12788 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O
.sym 12792 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2]
.sym 12793 w_rx_09_fifo_push
.sym 12794 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 12797 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 12799 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 12800 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 12801 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3]
.sym 12802 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 12803 rx_09_fifo.rd_addr_gray_wr_r[3]
.sym 12804 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 12805 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 12809 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[7]
.sym 12812 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 12813 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 12815 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 12816 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[6]
.sym 12817 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 12819 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 12820 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 12821 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 12822 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 12828 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 12831 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 12838 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 12844 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 12845 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 12849 w_rx_09_fifo_push
.sym 12850 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3]
.sym 12851 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 12852 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2]
.sym 12856 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[7]
.sym 12857 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 12858 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[6]
.sym 12861 rx_09_fifo.rd_addr_gray_wr_r[3]
.sym 12862 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 12863 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 12865 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O
.sym 12866 lvds_clock_$glb_clk
.sym 12867 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O_$glb_sr
.sym 12869 rx_09_fifo.wr_addr_gray[0]
.sym 12870 rx_09_fifo.wr_addr[9]
.sym 12871 rx_09_fifo.wr_addr_gray[2]
.sym 12872 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O[0]
.sym 12873 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 12874 rx_09_fifo.wr_addr_gray[1]
.sym 12875 rx_09_fifo.wr_addr_gray[6]
.sym 12876 rx_24_fifo.rd_addr[9]
.sym 12878 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 12879 rx_24_fifo.rd_addr[9]
.sym 12881 rx_24_fifo.wr_addr[3]
.sym 12882 rx_24_fifo.wr_addr[4]
.sym 12884 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[1]
.sym 12885 w_lvds_rx_09_d0_SB_LUT4_I3_I0[1]
.sym 12886 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 12887 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[2]
.sym 12888 rx_09_fifo.wr_addr[6]
.sym 12889 w_rx_24_fifo_pulled_data[4]
.sym 12890 rx_24_fifo.wr_addr[6]
.sym 12892 rx_09_fifo.rd_addr_gray[8]
.sym 12894 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O
.sym 12896 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 12897 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 12898 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 12899 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 12900 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 12901 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 12902 w_tx_data_io[4]
.sym 12903 i_button_SB_LUT4_I2_I3[0]
.sym 12909 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 12911 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 12912 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 12913 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 12914 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 12916 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O[1]
.sym 12917 rx_09_fifo.rd_addr_gray_wr_r[4]
.sym 12918 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 12920 w_rx_09_fifo_push
.sym 12922 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 12923 w_rx_09_fifo_full
.sym 12924 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O[2]
.sym 12928 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 12929 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0[2]
.sym 12930 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 12933 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8]
.sym 12937 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O[0]
.sym 12938 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 12939 w_rx_24_fifo_full
.sym 12945 w_rx_09_fifo_full
.sym 12948 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 12949 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 12950 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8]
.sym 12951 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 12954 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 12955 rx_09_fifo.rd_addr_gray_wr_r[4]
.sym 12960 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O[0]
.sym 12961 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O[2]
.sym 12962 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O[1]
.sym 12969 w_rx_24_fifo_full
.sym 12972 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 12975 w_rx_09_fifo_push
.sym 12984 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 12985 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 12986 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 12987 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 12988 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 12989 r_counter_$glb_clk
.sym 12990 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0[2]
.sym 12991 w_rx_09_fifo_pull
.sym 12992 spi_if_ins.spi.r3_rx_done
.sym 12993 rx_09_fifo.wr_addr_gray_rd[9]
.sym 12994 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[1]
.sym 12995 rx_09_fifo.wr_addr_gray_rd[0]
.sym 12996 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 12997 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 12998 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 13003 rx_24_fifo.wr_addr[2]
.sym 13006 w_rx_09_fifo_data[12]
.sym 13007 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[1]
.sym 13008 rx_24_fifo.wr_addr[5]
.sym 13009 rx_24_fifo.rd_addr[6]
.sym 13010 rx_24_fifo.wr_addr[3]
.sym 13011 w_rx_09_fifo_full
.sym 13013 w_rx_24_fifo_pulled_data[5]
.sym 13014 w_rx_09_fifo_full
.sym 13015 rx_09_fifo.wr_addr[9]
.sym 13016 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 13017 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 13018 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 13019 rx_09_fifo.rd_addr_gray_wr[7]
.sym 13020 rx_09_fifo.wr_addr_gray_rd[8]
.sym 13022 spi_if_ins.spi.r2_rx_done
.sym 13024 w_rx_09_fifo_pull
.sym 13025 w_rx_09_fifo_data[26]
.sym 13026 spi_if_ins.spi.r3_rx_done
.sym 13032 rx_09_fifo.rd_addr_gray_wr_r[3]
.sym 13033 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 13034 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[0]
.sym 13035 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 13038 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 13041 smi_ctrl_ins.w_fifo_09_pull_trigger
.sym 13042 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 13043 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 13044 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 13045 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 13048 i_glob_clock$SB_IO_IN
.sym 13049 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[3]
.sym 13051 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 13060 rx_09_fifo.rd_addr_gray_wr_r[2]
.sym 13062 smi_ctrl_ins.r_fifo_09_pull
.sym 13063 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[1]
.sym 13066 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 13068 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 13073 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 13074 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 13077 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[1]
.sym 13078 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[3]
.sym 13079 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[0]
.sym 13080 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 13083 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 13085 rx_09_fifo.rd_addr_gray_wr_r[2]
.sym 13090 smi_ctrl_ins.r_fifo_09_pull
.sym 13096 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 13098 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 13103 smi_ctrl_ins.w_fifo_09_pull_trigger
.sym 13107 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 13108 rx_09_fifo.rd_addr_gray_wr_r[3]
.sym 13109 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 13110 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 13112 i_glob_clock$SB_IO_IN
.sym 13113 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O_$glb_sr
.sym 13115 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[3]
.sym 13116 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 13117 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 13118 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 13119 rx_09_fifo.rd_addr_gray_wr[8]
.sym 13120 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 13121 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[1]
.sym 13124 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 13126 lvds_rx_09_inst.r_state_if_SB_DFFER_Q_E
.sym 13127 smi_ctrl_ins.w_fifo_09_pull_trigger
.sym 13128 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 13129 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[1]
.sym 13130 rx_24_fifo.wr_addr[8]
.sym 13132 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 13133 w_rx_09_fifo_pull
.sym 13135 rx_09_fifo.wr_addr[7]
.sym 13136 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 13137 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[1]
.sym 13138 rx_09_fifo.wr_addr[6]
.sym 13141 spi_if_ins.spi.r_rx_done
.sym 13142 rx_09_fifo.wr_addr_gray_rd[7]
.sym 13144 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 13145 w_rx_09_fifo_full
.sym 13148 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 13149 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 13158 rx_09_fifo.wr_addr[6]
.sym 13171 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 13174 rx_09_fifo.wr_addr[4]
.sym 13177 rx_09_fifo.wr_addr[5]
.sym 13180 rx_09_fifo.wr_addr[0]
.sym 13181 rx_09_fifo.wr_addr[3]
.sym 13184 rx_09_fifo.wr_addr[7]
.sym 13186 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 13187 $nextpnr_ICESTORM_LC_4$O
.sym 13190 rx_09_fifo.wr_addr[0]
.sym 13193 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 13195 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 13197 rx_09_fifo.wr_addr[0]
.sym 13199 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 13202 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 13203 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 13205 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 13208 rx_09_fifo.wr_addr[3]
.sym 13209 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 13211 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 13213 rx_09_fifo.wr_addr[4]
.sym 13215 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 13217 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 13219 rx_09_fifo.wr_addr[5]
.sym 13221 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 13223 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 13225 rx_09_fifo.wr_addr[6]
.sym 13227 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 13229 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[8]
.sym 13231 rx_09_fifo.wr_addr[7]
.sym 13233 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 13237 rx_09_fifo.wr_addr_gray_rd[7]
.sym 13238 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 13239 rx_09_fifo.wr_addr_gray_rd[8]
.sym 13240 spi_if_ins.spi.r2_rx_done
.sym 13241 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 13243 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 13247 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 13248 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 13249 rx_09_fifo.wr_addr[0]
.sym 13251 rx_09_fifo.wr_addr[4]
.sym 13252 rx_24_fifo.wr_addr[0]
.sym 13253 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 13254 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 13255 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[1]
.sym 13257 w_tx_data_smi[3]
.sym 13259 r_tx_data[2]
.sym 13261 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0[2]
.sym 13263 smi_ctrl_ins.int_cnt_09[3]
.sym 13264 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 13265 w_rx_09_fifo_data[14]
.sym 13266 w_rx_09_fifo_data[27]
.sym 13268 w_rx_09_fifo_pull
.sym 13270 spi_if_ins.o_cs_SB_LUT4_I3_O[3]
.sym 13271 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[1]
.sym 13272 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 13273 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[8]
.sym 13278 w_rx_09_fifo_data[12]
.sym 13280 w_rx_09_fifo_data[9]
.sym 13282 w_rx_09_fifo_data[27]
.sym 13283 rx_09_fifo.rd_addr_gray_wr[8]
.sym 13284 w_rx_09_fifo_data[14]
.sym 13287 rx_09_fifo.wr_addr[9]
.sym 13292 w_rx_09_fifo_data[24]
.sym 13296 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 13304 rx_09_fifo.wr_addr[8]
.sym 13310 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[9]
.sym 13312 rx_09_fifo.wr_addr[8]
.sym 13314 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[8]
.sym 13318 rx_09_fifo.wr_addr[9]
.sym 13320 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[9]
.sym 13324 rx_09_fifo.rd_addr_gray_wr[8]
.sym 13330 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 13332 w_rx_09_fifo_data[9]
.sym 13335 w_rx_09_fifo_data[14]
.sym 13337 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 13341 w_rx_09_fifo_data[24]
.sym 13342 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 13347 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 13349 w_rx_09_fifo_data[12]
.sym 13354 w_rx_09_fifo_data[27]
.sym 13356 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 13357 w_lvds_rx_09_d0_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 13358 lvds_clock_$glb_clk
.sym 13359 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 13361 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 13362 rx_09_fifo.wr_addr[8]
.sym 13363 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 13364 rx_09_fifo.wr_addr_gray[7]
.sym 13365 spi_if_ins.r_tx_byte_SB_DFFE_Q_E
.sym 13366 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 13367 rx_09_fifo.wr_addr_gray[8]
.sym 13372 i_glob_clock$SB_IO_IN
.sym 13373 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 13374 rx_24_fifo.wr_addr[6]
.sym 13375 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[0]
.sym 13376 w_rx_09_fifo_data[9]
.sym 13377 rx_24_fifo.rd_addr[7]
.sym 13378 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 13379 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 13380 w_rx_09_fifo_data[11]
.sym 13384 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 13385 w_tx_data_io[1]
.sym 13386 smi_ctrl_ins.int_cnt_09[3]
.sym 13387 w_tx_data_smi[2]
.sym 13388 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 13389 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13390 i_smi_a1$SB_IO_IN
.sym 13391 w_rx_09_fifo_data[26]
.sym 13392 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 13393 w_tx_data_io[3]
.sym 13394 sys_ctrl_ins.reset_cmd
.sym 13395 i_button_SB_LUT4_I2_I3[0]
.sym 13417 rx_24_fifo.rd_addr[6]
.sym 13419 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[2]
.sym 13423 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 13424 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[1]
.sym 13426 rx_24_fifo.rd_addr[0]
.sym 13428 rx_24_fifo.rd_addr[7]
.sym 13429 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[1]
.sym 13430 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 13433 $nextpnr_ICESTORM_LC_6$O
.sym 13436 rx_24_fifo.rd_addr[0]
.sym 13439 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 13441 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 13443 rx_24_fifo.rd_addr[0]
.sym 13445 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 13447 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[1]
.sym 13449 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 13451 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 13453 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[2]
.sym 13455 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 13457 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 13459 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[1]
.sym 13461 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 13463 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 13465 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 13467 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 13469 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 13472 rx_24_fifo.rd_addr[6]
.sym 13473 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 13475 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[8]
.sym 13477 rx_24_fifo.rd_addr[7]
.sym 13479 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 13483 spi_if_ins.state_if[1]
.sym 13484 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 13485 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 13486 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 13487 spi_if_ins.o_cs_SB_LUT4_I3_O[3]
.sym 13488 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 13489 spi_if_ins.state_if_SB_DFFESR_Q_E
.sym 13490 spi_if_ins.state_if[0]
.sym 13495 w_rx_24_fifo_pull
.sym 13498 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 13503 rx_09_fifo.wr_addr[3]
.sym 13504 rx_24_fifo.wr_addr[8]
.sym 13505 spi_if_ins.r_tx_byte[6]
.sym 13506 rx_09_fifo.wr_addr[8]
.sym 13507 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 13508 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[2]
.sym 13511 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 13512 w_cs[2]
.sym 13513 spi_if_ins.r_tx_byte_SB_DFFE_Q_E
.sym 13514 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 13515 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 13517 w_rx_09_fifo_pull
.sym 13518 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 13519 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[8]
.sym 13526 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 13533 rx_24_fifo.rd_addr[9]
.sym 13535 w_rx_09_fifo_empty
.sym 13538 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 13539 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 13540 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 13544 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0[2]
.sym 13548 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 13549 w_rx_24_fifo_empty
.sym 13556 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[9]
.sym 13558 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 13560 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[8]
.sym 13564 rx_24_fifo.rd_addr[9]
.sym 13566 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[9]
.sym 13569 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 13571 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 13576 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 13577 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 13595 w_rx_09_fifo_empty
.sym 13600 w_rx_24_fifo_empty
.sym 13603 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 13604 r_counter_$glb_clk
.sym 13605 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0[2]
.sym 13606 w_cs[0]
.sym 13607 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 13608 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 13609 w_ioc[3]
.sym 13610 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[3]
.sym 13611 i_button_SB_LUT4_I2_I3[0]
.sym 13612 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 13613 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 13623 r_tx_data[6]
.sym 13624 rx_24_fifo.rd_addr[9]
.sym 13625 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 13628 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 13629 rx_24_fifo.rd_addr[9]
.sym 13631 w_tx_data_io[0]
.sym 13632 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 13633 i_button_SB_LUT4_I2_I3[0]
.sym 13634 spi_if_ins.w_rx_data[1]
.sym 13637 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R_SB_LUT4_O_I1[2]
.sym 13639 w_cs[0]
.sym 13640 $PACKER_VCC_NET
.sym 13647 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 13648 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0[2]
.sym 13649 lvds_rx_24_inst.r_state_if_SB_DFFER_Q_E
.sym 13650 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 13651 w_fetch
.sym 13652 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 13653 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 13656 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 13657 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[1]
.sym 13658 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 13660 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 13664 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 13670 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 13672 w_cs[2]
.sym 13675 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 13677 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 13678 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 13680 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 13681 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0[2]
.sym 13686 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 13688 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 13689 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 13692 w_fetch
.sym 13693 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 13694 w_cs[2]
.sym 13695 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[1]
.sym 13698 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 13700 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 13701 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 13710 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 13711 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 13712 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 13716 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 13717 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 13718 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 13719 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 13722 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 13723 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 13724 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 13726 lvds_rx_24_inst.r_state_if_SB_DFFER_Q_E
.sym 13727 lvds_clock_$glb_clk
.sym 13728 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O_$glb_sr
.sym 13729 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[2]
.sym 13730 w_ioc[2]
.sym 13731 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R_SB_LUT4_O_I1[0]
.sym 13732 w_ioc[4]
.sym 13733 w_ioc[0]
.sym 13734 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0_SB_LUT4_I2_I3[0]
.sym 13735 w_ioc[1]
.sym 13736 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 13741 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 13742 $PACKER_VCC_NET
.sym 13743 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 13745 lvds_rx_24_inst.r_state_if_SB_DFFER_Q_E
.sym 13750 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 13751 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 13753 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0[2]
.sym 13754 w_ioc[0]
.sym 13756 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 13757 rx_24_fifo.rd_addr[9]
.sym 13758 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 13759 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 13760 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 13761 w_rx_09_fifo_pull
.sym 13762 w_rx_09_fifo_data[14]
.sym 13763 spi_if_ins.r_tx_data_valid
.sym 13770 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 13773 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 13774 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[3]
.sym 13775 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 13778 w_lvds_rx_24_d1_SB_LUT4_I2_O[1]
.sym 13779 w_lvds_rx_24_d0_SB_LUT4_I3_I2[3]
.sym 13781 w_ioc[3]
.sym 13782 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 13783 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 13785 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 13787 w_ioc[2]
.sym 13789 w_ioc[4]
.sym 13791 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 13792 w_ioc[1]
.sym 13796 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[1]
.sym 13797 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 13803 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 13810 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 13816 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 13818 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 13821 w_ioc[4]
.sym 13822 w_ioc[1]
.sym 13823 w_ioc[2]
.sym 13824 w_ioc[3]
.sym 13828 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[1]
.sym 13829 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[3]
.sym 13830 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 13833 w_ioc[2]
.sym 13836 w_ioc[3]
.sym 13839 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 13840 w_lvds_rx_24_d1_SB_LUT4_I2_O[1]
.sym 13841 w_lvds_rx_24_d0_SB_LUT4_I3_I2[3]
.sym 13842 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 13845 w_ioc[4]
.sym 13846 w_ioc[3]
.sym 13847 w_ioc[2]
.sym 13848 w_ioc[1]
.sym 13849 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 13850 r_counter_$glb_clk
.sym 13851 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 13852 w_rx_data[0]
.sym 13854 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 13855 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R_SB_LUT4_O_I1[2]
.sym 13856 w_rx_data[4]
.sym 13857 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0[0]
.sym 13858 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0[2]
.sym 13859 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 13864 w_lvds_rx_24_d1_SB_LUT4_I2_O[1]
.sym 13870 i_glob_clock$SB_IO_IN
.sym 13873 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 13874 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 13875 w_lvds_rx_24_d0_SB_LUT4_I3_I2[3]
.sym 13877 w_rx_data[4]
.sym 13878 sys_ctrl_ins.reset_cmd
.sym 13879 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 13881 i_smi_a1$SB_IO_IN
.sym 13882 w_rx_09_fifo_data[20]
.sym 13883 w_cs[0]
.sym 13884 w_tx_data_io[1]
.sym 13885 w_tx_data_io[3]
.sym 13887 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 13896 w_ioc[4]
.sym 13898 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 13899 w_ioc[1]
.sym 13904 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 13906 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 13909 w_cs[0]
.sym 13911 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 13915 w_fetch
.sym 13916 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 13923 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0[2]
.sym 13926 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 13927 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0[2]
.sym 13950 w_ioc[1]
.sym 13951 w_ioc[4]
.sym 13958 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 13962 w_cs[0]
.sym 13963 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 13964 w_fetch
.sym 13965 w_ioc[4]
.sym 13972 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 13973 r_counter_$glb_clk
.sym 13974 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 13975 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 13977 io_ctrl_ins.rf_mode_SB_DFFESR_Q_E
.sym 13978 io_ctrl_ins.rf_mode_SB_DFFESR_Q_E
.sym 13979 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 13980 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 13981 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 13982 sys_ctrl_ins.reset_cmd
.sym 13988 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0[2]
.sym 13990 $PACKER_VCC_NET
.sym 13992 rx_09_fifo.wr_addr[7]
.sym 13994 w_rx_data[0]
.sym 14001 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R_SB_LUT4_O_I1[2]
.sym 14007 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0[2]
.sym 14008 io_ctrl_ins.o_pmod[1]
.sym 14016 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 14025 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[3]
.sym 14028 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 14031 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0[2]
.sym 14034 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 14043 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 14058 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[3]
.sym 14061 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0[2]
.sym 14082 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 14085 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 14091 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 14095 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 14096 r_counter_$glb_clk
.sym 14097 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O_$glb_sr
.sym 14098 io_ctrl_ins.rf_pin_state[4]
.sym 14099 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 14100 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 14101 io_ctrl_ins.rf_pin_state[1]
.sym 14102 io_ctrl_ins.rf_pin_state[2]
.sym 14103 io_ctrl_ins.rf_pin_state[7]
.sym 14104 io_ctrl_ins.rf_pin_state[5]
.sym 14105 io_ctrl_ins.rf_pin_state[0]
.sym 14110 w_rx_09_fifo_data[21]
.sym 14117 w_rx_09_fifo_data[24]
.sym 14122 o_shdn_tx_lna$SB_IO_OUT
.sym 14123 w_tx_data_io[0]
.sym 14126 i_button_SB_LUT4_I2_I3[0]
.sym 14131 io_ctrl_ins.rf_pin_state[6]
.sym 14139 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 14141 io_ctrl_ins.pmod_dir_state[1]
.sym 14142 io_ctrl_ins.pmod_dir_state[3]
.sym 14148 i_glob_clock$SB_IO_IN
.sym 14153 io_ctrl_ins.debug_mode[1]
.sym 14161 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R_SB_LUT4_O_I1[2]
.sym 14163 r_counter
.sym 14167 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0[2]
.sym 14173 r_counter
.sym 14202 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0[2]
.sym 14203 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 14204 io_ctrl_ins.pmod_dir_state[3]
.sym 14205 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R_SB_LUT4_O_I1[2]
.sym 14214 io_ctrl_ins.debug_mode[1]
.sym 14215 io_ctrl_ins.pmod_dir_state[1]
.sym 14216 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0[2]
.sym 14217 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R_SB_LUT4_O_I1[2]
.sym 14219 i_glob_clock$SB_IO_IN
.sym 14221 o_tr_vc2$SB_IO_OUT
.sym 14222 o_rx_h_tx_l$SB_IO_OUT
.sym 14223 o_shdn_rx_lna$SB_IO_OUT
.sym 14224 o_tr_vc1_b$SB_IO_OUT
.sym 14225 o_rx_h_tx_l_b$SB_IO_OUT
.sym 14226 io_ctrl_ins.mixer_en_state
.sym 14227 o_shdn_tx_lna$SB_IO_OUT
.sym 14228 o_tr_vc1$SB_IO_OUT
.sym 14230 rx_09_fifo.wr_addr[6]
.sym 14233 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 14234 $PACKER_VCC_NET
.sym 14239 io_ctrl_ins.mixer_en_state_SB_LUT4_I1_O[3]
.sym 14247 w_ioc[0]
.sym 14250 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 14262 o_led1$SB_IO_OUT
.sym 14264 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 14265 w_ioc[0]
.sym 14266 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 14267 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 14268 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 14269 io_ctrl_ins.lna_rx_shutdown_state_SB_LUT4_I1_O[3]
.sym 14271 io_ctrl_ins.lna_rx_shutdown_state_SB_LUT4_I1_O[2]
.sym 14272 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 14273 io_ctrl_ins.o_pmod[0]
.sym 14275 o_led0$SB_IO_OUT
.sym 14277 i_config[0]$SB_IO_IN
.sym 14278 io_ctrl_ins.o_pmod[1]
.sym 14280 o_shdn_rx_lna$SB_IO_OUT
.sym 14283 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 14284 w_lvds_rx_24_d1_SB_LUT4_I2_O[1]
.sym 14285 io_ctrl_ins.mixer_en_state_SB_LUT4_I1_O[3]
.sym 14286 i_button_SB_LUT4_I2_I3[0]
.sym 14287 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 14289 io_ctrl_ins.mixer_en_state_SB_LUT4_I1_O[2]
.sym 14291 io_ctrl_ins.mixer_en_state
.sym 14292 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 14301 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 14302 o_shdn_rx_lna$SB_IO_OUT
.sym 14303 w_ioc[0]
.sym 14304 io_ctrl_ins.o_pmod[1]
.sym 14307 i_config[0]$SB_IO_IN
.sym 14308 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 14309 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 14310 i_button_SB_LUT4_I2_I3[0]
.sym 14313 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 14314 io_ctrl_ins.mixer_en_state
.sym 14315 w_ioc[0]
.sym 14316 io_ctrl_ins.o_pmod[0]
.sym 14325 io_ctrl_ins.lna_rx_shutdown_state_SB_LUT4_I1_O[3]
.sym 14326 o_led1$SB_IO_OUT
.sym 14327 i_button_SB_LUT4_I2_I3[0]
.sym 14328 io_ctrl_ins.lna_rx_shutdown_state_SB_LUT4_I1_O[2]
.sym 14331 io_ctrl_ins.mixer_en_state_SB_LUT4_I1_O[2]
.sym 14332 io_ctrl_ins.mixer_en_state_SB_LUT4_I1_O[3]
.sym 14333 o_led0$SB_IO_OUT
.sym 14334 i_button_SB_LUT4_I2_I3[0]
.sym 14337 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 14338 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 14339 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 14340 w_lvds_rx_24_d1_SB_LUT4_I2_O[1]
.sym 14341 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 14342 r_counter_$glb_clk
.sym 14343 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 14344 i_smi_a1$SB_IO_IN
.sym 14352 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 14353 o_shdn_tx_lna$SB_IO_OUT
.sym 14355 io_ctrl_ins.o_pmod[0]
.sym 14356 io_ctrl_ins.pmod_dir_state[1]
.sym 14360 io_ctrl_ins.pmod_dir_state[3]
.sym 14361 i_config[0]$SB_IO_IN
.sym 14365 w_tx_data_io[3]
.sym 14371 w_tx_data_io[1]
.sym 14373 i_smi_a1$SB_IO_IN
.sym 14388 r_counter
.sym 14406 r_counter
.sym 14418 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O
.sym 14419 w_smi_data_output[3]
.sym 14421 i_smi_a3$SB_IO_IN
.sym 14435 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O
.sym 14437 w_smi_data_output[3]
.sym 14440 i_smi_a3$SB_IO_IN
.sym 14444 rx_09_fifo.rd_addr_gray[7]
.sym 14445 w_rx_24_fifo_data[20]
.sym 14446 w_rx_24_fifo_data[19]
.sym 14447 w_rx_24_fifo_data[17]
.sym 14448 w_rx_24_fifo_data[18]
.sym 14450 w_rx_24_fifo_data[22]
.sym 14460 smi_ctrl_ins.int_cnt_09[4]
.sym 14466 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 14467 smi_ctrl_ins.int_cnt_09[3]
.sym 14476 i_smi_a3$SB_IO_IN
.sym 14488 smi_ctrl_ins.int_cnt_09_SB_DFFNESS_Q_E
.sym 14502 smi_ctrl_ins.soe_and_reset
.sym 14510 smi_ctrl_ins.int_cnt_09[4]
.sym 14513 smi_ctrl_ins.int_cnt_09[3]
.sym 14514 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 14521 smi_ctrl_ins.int_cnt_09[3]
.sym 14522 smi_ctrl_ins.int_cnt_09[4]
.sym 14538 smi_ctrl_ins.int_cnt_09[3]
.sym 14561 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 14565 smi_ctrl_ins.int_cnt_09_SB_DFFNESS_Q_E
.sym 14566 smi_ctrl_ins.soe_and_reset
.sym 14567 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O_$glb_sr
.sym 14572 rx_09_fifo.rd_en_i_SB_LUT4_I2_O
.sym 14573 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 14574 rx_09_fifo.rd_addr_gray[2]
.sym 14575 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 14576 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 14577 rx_09_fifo.rd_addr_gray[1]
.sym 14578 rx_09_fifo.rd_addr_gray[3]
.sym 14579 rx_09_fifo.rd_addr_gray[0]
.sym 14584 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 14586 w_rx_24_fifo_push
.sym 14587 w_rx_24_fifo_data[17]
.sym 14593 w_rx_24_fifo_pulled_data[17]
.sym 14605 smi_ctrl_ins.int_cnt_09[4]
.sym 14607 w_rx_24_fifo_data[15]
.sym 14609 w_rx_24_fifo_data[19]
.sym 14612 smi_ctrl_ins.int_cnt_09[3]
.sym 14620 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 14623 smi_ctrl_ins.int_cnt_09[4]
.sym 14627 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 14629 smi_ctrl_ins.int_cnt_09[3]
.sym 14632 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 14635 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 14636 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 14637 rx_09_fifo.rd_addr[8]
.sym 14649 rx_09_fifo.rd_addr_gray[6]
.sym 14657 rx_09_fifo.rd_addr_gray[7]
.sym 14662 i_smi_a2_SB_LUT4_I1_O[3]
.sym 14666 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 14671 rx_09_fifo.rd_addr_gray_wr[0]
.sym 14673 rx_09_fifo.rd_addr_gray_wr[6]
.sym 14675 rx_09_fifo.rd_addr_gray[2]
.sym 14679 rx_09_fifo.rd_addr_gray[3]
.sym 14680 rx_09_fifo.rd_addr_gray[0]
.sym 14684 rx_09_fifo.rd_addr_gray[6]
.sym 14688 rx_09_fifo.rd_addr_gray_wr[6]
.sym 14695 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 14696 i_smi_a2_SB_LUT4_I1_O[3]
.sym 14700 rx_09_fifo.rd_addr_gray[2]
.sym 14709 rx_09_fifo.rd_addr_gray[3]
.sym 14714 rx_09_fifo.rd_addr_gray[7]
.sym 14718 rx_09_fifo.rd_addr_gray[0]
.sym 14727 rx_09_fifo.rd_addr_gray_wr[0]
.sym 14729 lvds_clock_$glb_clk
.sym 14731 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 14732 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[3]
.sym 14733 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 14734 rx_09_fifo.rd_addr[8]
.sym 14735 rx_09_fifo.rd_addr[9]
.sym 14736 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[2]
.sym 14737 rx_09_fifo.rd_addr_gray[8]
.sym 14738 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[3]
.sym 14742 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 14747 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 14749 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 14752 w_rx_24_fifo_pulled_data[19]
.sym 14753 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 14755 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 14756 rx_09_fifo.rd_addr[9]
.sym 14758 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_O_1_I0[1]
.sym 14759 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 14760 rx_09_fifo.empty_o_SB_LUT4_I1_O[3]
.sym 14766 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[3]
.sym 14779 rx_09_fifo.wr_addr_gray_rd[4]
.sym 14782 rx_09_fifo.wr_addr_gray_rd[3]
.sym 14789 rx_09_fifo.wr_addr_gray[4]
.sym 14790 rx_09_fifo.wr_addr_gray_rd[6]
.sym 14792 rx_09_fifo.wr_addr_gray[3]
.sym 14793 rx_09_fifo.wr_addr_gray[1]
.sym 14798 rx_09_fifo.wr_addr_gray[5]
.sym 14802 rx_09_fifo.wr_addr_gray_rd[5]
.sym 14805 rx_09_fifo.wr_addr_gray_rd[6]
.sym 14813 rx_09_fifo.wr_addr_gray_rd[4]
.sym 14819 rx_09_fifo.wr_addr_gray[3]
.sym 14825 rx_09_fifo.wr_addr_gray[1]
.sym 14830 rx_09_fifo.wr_addr_gray_rd[5]
.sym 14837 rx_09_fifo.wr_addr_gray_rd[3]
.sym 14842 rx_09_fifo.wr_addr_gray[5]
.sym 14849 rx_09_fifo.wr_addr_gray[4]
.sym 14852 r_counter_$glb_clk
.sym 14854 rx_09_fifo.empty_o_SB_LUT4_I1_O[1]
.sym 14855 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 14856 rx_09_fifo.wr_addr_gray_rd[6]
.sym 14857 rx_09_fifo.empty_o_SB_LUT4_I1_I2[2]
.sym 14858 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 14859 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 14860 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[0]
.sym 14861 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[3]
.sym 14865 rx_09_fifo.wr_addr[9]
.sym 14866 rx_24_fifo.wr_addr[7]
.sym 14867 rx_09_fifo.rd_addr_gray[8]
.sym 14868 i_smi_a3$SB_IO_IN
.sym 14869 rx_09_fifo.rd_addr[8]
.sym 14870 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 14872 smi_ctrl_ins.soe_and_reset
.sym 14873 w_rx_24_fifo_push
.sym 14875 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[3]
.sym 14876 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 14878 w_rx_09_fifo_pull
.sym 14879 rx_09_fifo.wr_addr_gray[1]
.sym 14880 rx_09_fifo.rd_addr[0]
.sym 14882 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 14883 smi_ctrl_ins.int_cnt_09[4]
.sym 14884 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[2]
.sym 14885 rx_09_fifo.rd_en_i_SB_LUT4_I2_O
.sym 14886 rx_09_fifo.wr_addr_gray_rd[0]
.sym 14888 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 14889 smi_ctrl_ins.int_cnt_09[3]
.sym 14895 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 14896 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 14898 rx_09_fifo.rd_addr[8]
.sym 14900 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 14901 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 14902 w_rx_09_fifo_data[26]
.sym 14903 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 14904 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[3]
.sym 14906 rx_09_fifo.rd_addr[0]
.sym 14907 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 14908 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[2]
.sym 14910 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 14911 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 14913 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 14915 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 14916 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 14919 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 14920 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 14921 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 14922 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 14923 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 14924 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 14926 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 14928 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 14930 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 14931 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 14934 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 14935 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 14936 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 14937 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 14940 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 14943 w_rx_09_fifo_data[26]
.sym 14947 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[3]
.sym 14949 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 14952 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 14953 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 14954 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[2]
.sym 14955 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 14959 rx_09_fifo.rd_addr[0]
.sym 14960 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 14965 rx_09_fifo.rd_addr[8]
.sym 14966 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 14967 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 14970 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 14971 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 14972 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 14973 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 14974 w_lvds_rx_09_d0_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 14975 lvds_clock_$glb_clk
.sym 14976 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 14977 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[2]
.sym 14978 rx_09_fifo.empty_o_SB_LUT4_I1_O[2]
.sym 14979 rx_09_fifo.empty_o_SB_LUT4_I1_I2[1]
.sym 14980 w_rx_09_fifo_empty
.sym 14982 rx_09_fifo.empty_o_SB_LUT4_I1_O[0]
.sym 14983 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[0]
.sym 14992 w_rx_24_fifo_pulled_data[20]
.sym 14994 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 14995 w_rx_24_fifo_pulled_data[18]
.sym 14996 w_rx_24_fifo_pulled_data[2]
.sym 14998 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 15003 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[7]
.sym 15004 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 15009 smi_ctrl_ins.int_cnt_09[4]
.sym 15010 rx_09_fifo.rd_addr[9]
.sym 15011 w_rx_24_fifo_data[5]
.sym 15012 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 15021 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 15024 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 15025 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 15026 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 15029 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[7]
.sym 15034 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 15039 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 15040 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 15044 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 15045 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O
.sym 15047 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 15049 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 15057 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 15063 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 15070 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 15072 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 15075 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 15076 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 15078 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 15082 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[7]
.sym 15083 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 15089 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 15093 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 15095 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 15097 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O
.sym 15098 lvds_clock_$glb_clk
.sym 15099 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O_$glb_sr
.sym 15100 w_rx_24_fifo_data[3]
.sym 15103 w_rx_24_fifo_data[5]
.sym 15105 w_rx_24_fifo_data[8]
.sym 15107 w_rx_24_fifo_data[6]
.sym 15111 i_smi_a1$SB_IO_IN
.sym 15112 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 15114 w_rx_09_fifo_data[7]
.sym 15115 w_rx_24_fifo_data[0]
.sym 15116 rx_24_fifo.wr_addr[7]
.sym 15117 w_rx_24_fifo_push
.sym 15118 rx_09_fifo.wr_addr[9]
.sym 15119 w_rx_24_fifo_data[7]
.sym 15120 rx_09_fifo.wr_addr_gray[2]
.sym 15121 w_rx_24_fifo_pulled_data[1]
.sym 15122 w_rx_09_fifo_data[6]
.sym 15124 w_rx_09_fifo_push
.sym 15125 rx_09_fifo.wr_addr[9]
.sym 15126 spi_if_ins.o_cs_SB_LUT4_I2_1_O[0]
.sym 15127 w_rx_24_fifo_pulled_data[7]
.sym 15128 i_glob_clock$SB_IO_IN
.sym 15130 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 15131 w_rx_24_fifo_data[6]
.sym 15132 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 15134 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 15135 smi_ctrl_ins.int_cnt_09[3]
.sym 15142 rx_09_fifo.wr_addr_gray[0]
.sym 15151 rx_09_fifo.wr_addr[9]
.sym 15152 w_rx_09_fifo_empty
.sym 15153 smi_ctrl_ins.r_fifo_09_pull_1
.sym 15155 smi_ctrl_ins.r_fifo_09_pull
.sym 15157 rx_09_fifo.wr_addr_gray_rd[7]
.sym 15159 rx_09_fifo.wr_addr[0]
.sym 15163 spi_if_ins.spi.r2_rx_done
.sym 15164 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 15166 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 15169 rx_09_fifo.wr_addr_gray_rd[8]
.sym 15171 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 15172 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 15175 smi_ctrl_ins.r_fifo_09_pull
.sym 15176 w_rx_09_fifo_empty
.sym 15177 smi_ctrl_ins.r_fifo_09_pull_1
.sym 15183 spi_if_ins.spi.r2_rx_done
.sym 15187 rx_09_fifo.wr_addr[9]
.sym 15192 rx_09_fifo.wr_addr_gray_rd[8]
.sym 15199 rx_09_fifo.wr_addr_gray[0]
.sym 15205 rx_09_fifo.wr_addr_gray_rd[7]
.sym 15210 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 15211 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 15213 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 15217 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 15219 rx_09_fifo.wr_addr[0]
.sym 15221 r_counter_$glb_clk
.sym 15223 r_tx_data[2]
.sym 15225 r_tx_data[3]
.sym 15226 r_tx_data[1]
.sym 15227 r_tx_data[4]
.sym 15228 r_tx_data[5]
.sym 15235 w_rx_09_fifo_pull
.sym 15237 rx_09_fifo.wr_addr[0]
.sym 15239 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 15241 rx_09_fifo.wr_addr_gray_rd[9]
.sym 15242 w_rx_24_fifo_data[3]
.sym 15243 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 15244 w_rx_24_fifo_pulled_data[3]
.sym 15245 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 15247 w_tx_data_smi[1]
.sym 15248 w_rx_24_fifo_data[4]
.sym 15249 rx_09_fifo.rd_addr_gray_wr[9]
.sym 15251 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 15255 w_rx_09_fifo_data[12]
.sym 15256 rx_09_fifo.rd_addr[9]
.sym 15258 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O
.sym 15265 rx_09_fifo.rd_addr_gray[8]
.sym 15267 rx_09_fifo.rd_addr_gray_wr[9]
.sym 15268 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 15270 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 15271 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 15272 rx_09_fifo.rd_addr_gray_wr[7]
.sym 15274 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 15278 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 15281 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 15282 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 15284 w_rx_09_fifo_push
.sym 15286 w_rx_09_fifo_full
.sym 15288 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 15289 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 15294 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 15303 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 15304 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 15305 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 15306 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 15312 rx_09_fifo.rd_addr_gray_wr[9]
.sym 15315 rx_09_fifo.rd_addr_gray_wr[7]
.sym 15321 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 15323 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 15324 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 15327 rx_09_fifo.rd_addr_gray[8]
.sym 15333 w_rx_09_fifo_full
.sym 15334 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 15335 w_rx_09_fifo_push
.sym 15336 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 15339 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 15341 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 15344 lvds_clock_$glb_clk
.sym 15348 spi_if_ins.o_cs_SB_LUT4_I2_1_O_SB_LUT4_I2_O[2]
.sym 15349 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 15350 w_smi_read_req
.sym 15352 w_tx_data_io[2]
.sym 15361 w_tx_data_io[4]
.sym 15362 w_tx_data_smi[2]
.sym 15363 w_rx_09_fifo_data[5]
.sym 15364 sys_ctrl_ins.reset_cmd
.sym 15365 w_tx_data_io[1]
.sym 15366 rx_24_fifo.wr_addr[7]
.sym 15368 w_tx_data_io[3]
.sym 15370 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 15371 smi_ctrl_ins.int_cnt_09[4]
.sym 15372 spi_if_ins.state_if_SB_DFFESR_Q_E
.sym 15375 smi_ctrl_ins.int_cnt_09[4]
.sym 15376 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 15377 smi_ctrl_ins.int_cnt_09[3]
.sym 15378 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[0]
.sym 15380 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 15381 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[2]
.sym 15389 spi_if_ins.spi.r3_rx_done
.sym 15390 spi_if_ins.spi.r2_rx_done
.sym 15394 rx_09_fifo.wr_addr_gray[8]
.sym 15395 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 15396 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 15399 rx_09_fifo.wr_addr_gray[7]
.sym 15402 spi_if_ins.spi.r_rx_done
.sym 15415 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 15421 rx_09_fifo.wr_addr_gray[7]
.sym 15428 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 15433 rx_09_fifo.wr_addr_gray[8]
.sym 15439 spi_if_ins.spi.r_rx_done
.sym 15445 spi_if_ins.spi.r2_rx_done
.sym 15446 spi_if_ins.spi.r3_rx_done
.sym 15456 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 15459 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 15467 r_counter_$glb_clk
.sym 15469 spi_if_ins.spi.r_tx_byte[4]
.sym 15472 spi_if_ins.spi.r_tx_byte[1]
.sym 15476 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 15481 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[2]
.sym 15482 rx_24_fifo.rd_addr[0]
.sym 15483 rx_24_fifo.wr_addr[2]
.sym 15485 w_rx_09_fifo_pull
.sym 15486 w_rx_09_fifo_pulled_data[11]
.sym 15487 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 15488 i_glob_clock$SB_IO_IN
.sym 15489 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[1]
.sym 15490 rx_09_fifo.wr_addr[9]
.sym 15492 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 15496 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 15497 sys_ctrl_ins.reset_cmd
.sym 15501 spi_if_ins.r_tx_byte[4]
.sym 15502 spi_if_ins.o_cs_SB_LUT4_I3_O[2]
.sym 15503 rx_09_fifo.rd_addr[9]
.sym 15504 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 15511 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 15512 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15516 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[1]
.sym 15518 spi_if_ins.state_if[1]
.sym 15524 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 15525 spi_if_ins.state_if[0]
.sym 15528 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O
.sym 15533 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 15534 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 15537 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 15540 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 15549 spi_if_ins.state_if[1]
.sym 15550 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15551 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 15552 spi_if_ins.state_if[0]
.sym 15558 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 15561 spi_if_ins.state_if[1]
.sym 15562 spi_if_ins.state_if[0]
.sym 15564 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15569 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[1]
.sym 15573 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 15574 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 15575 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 15579 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15580 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 15581 spi_if_ins.state_if[0]
.sym 15582 spi_if_ins.state_if[1]
.sym 15585 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 15589 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O
.sym 15590 lvds_clock_$glb_clk
.sym 15591 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O_$glb_sr
.sym 15592 spi_if_ins.spi.o_rx_data_valid_SB_LUT4_I3_I2[0]
.sym 15593 w_tx_data_io[6]
.sym 15594 w_tx_data_io[5]
.sym 15595 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 15596 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 15598 spi_if_ins.state_if_SB_DFFESR_Q_2_D[0]
.sym 15599 w_tx_data_io[7]
.sym 15600 smi_ctrl_ins.int_cnt_09[4]
.sym 15605 rx_09_fifo.wr_addr[6]
.sym 15606 spi_if_ins.r_tx_byte_SB_DFFE_Q_E
.sym 15608 spi_if_ins.spi.r_rx_done
.sym 15609 spi_if_ins.r_tx_byte[1]
.sym 15610 rx_09_fifo.wr_addr[8]
.sym 15613 rx_09_fifo.wr_addr[6]
.sym 15616 w_rx_09_fifo_push
.sym 15617 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[2]
.sym 15618 spi_if_ins.o_cs_SB_LUT4_I2_1_O[0]
.sym 15622 sys_ctrl_ins.reset_cmd
.sym 15625 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 15627 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 15634 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 15635 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15636 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 15639 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 15642 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15643 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 15644 spi_if_ins.state_if_SB_DFFESR_Q_E
.sym 15647 w_tx_data_smi[0]
.sym 15648 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 15649 spi_if_ins.state_if[1]
.sym 15654 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 15656 spi_if_ins.state_if[0]
.sym 15657 spi_if_ins.o_cs_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 15662 w_tx_data_io[0]
.sym 15663 spi_if_ins.state_if_SB_DFFESR_Q_2_D[0]
.sym 15664 spi_if_ins.o_cs_SB_LUT4_I2_1_O[0]
.sym 15667 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 15668 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15669 spi_if_ins.state_if_SB_DFFESR_Q_2_D[0]
.sym 15672 spi_if_ins.state_if[0]
.sym 15675 spi_if_ins.state_if[1]
.sym 15678 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 15684 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 15686 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 15690 spi_if_ins.o_cs_SB_LUT4_I2_1_O[0]
.sym 15691 spi_if_ins.o_cs_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 15692 w_tx_data_io[0]
.sym 15693 w_tx_data_smi[0]
.sym 15696 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 15697 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15698 spi_if_ins.state_if[0]
.sym 15699 spi_if_ins.state_if[1]
.sym 15702 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 15703 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 15704 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 15705 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 15710 spi_if_ins.state_if_SB_DFFESR_Q_2_D[0]
.sym 15712 spi_if_ins.state_if_SB_DFFESR_Q_E
.sym 15713 r_counter_$glb_clk
.sym 15714 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O_$glb_sr
.sym 15715 spi_if_ins.o_cs_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 15716 spi_if_ins.spi.r_rx_byte[4]
.sym 15717 spi_if_ins.spi.r_rx_byte[5]
.sym 15718 spi_if_ins.spi.r_rx_byte[3]
.sym 15719 spi_if_ins.o_cs_SB_LUT4_I3_O[2]
.sym 15720 spi_if_ins.spi.r_rx_byte[2]
.sym 15721 spi_if_ins.spi.r_rx_byte[6]
.sym 15722 spi_if_ins.o_cs_SB_LUT4_I2_1_O[0]
.sym 15730 spi_if_ins.r_tx_data_valid
.sym 15731 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 15733 w_rx_09_fifo_data[27]
.sym 15740 i_button_SB_LUT4_I2_I3[2]
.sym 15743 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 15745 spi_if_ins.w_rx_data[0]
.sym 15750 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 15756 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[2]
.sym 15760 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15762 w_ioc[1]
.sym 15763 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 15764 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 15765 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 15766 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15768 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 15770 w_ioc[1]
.sym 15771 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 15773 w_fetch
.sym 15774 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 15776 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[3]
.sym 15777 spi_if_ins.w_rx_data[3]
.sym 15778 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R_SB_LUT4_O_I1[2]
.sym 15779 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 15781 w_cs[1]
.sym 15784 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[3]
.sym 15786 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 15787 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 15791 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 15795 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 15796 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 15797 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 15801 w_ioc[1]
.sym 15802 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[3]
.sym 15803 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[2]
.sym 15804 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 15809 spi_if_ins.w_rx_data[3]
.sym 15814 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 15815 w_cs[1]
.sym 15816 w_fetch
.sym 15819 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 15821 w_ioc[1]
.sym 15825 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[3]
.sym 15826 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 15827 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R_SB_LUT4_O_I1[2]
.sym 15828 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 15831 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 15832 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 15833 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15834 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15835 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 15836 r_counter_$glb_clk
.sym 15838 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[2]
.sym 15839 w_cs[1]
.sym 15840 spi_if_ins.w_rx_data[2]
.sym 15841 spi_if_ins.w_rx_data[4]
.sym 15842 spi_if_ins.w_rx_data[6]
.sym 15843 spi_if_ins.w_rx_data[3]
.sym 15844 spi_if_ins.w_rx_data[5]
.sym 15845 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 15850 w_cs[0]
.sym 15852 i_button_SB_LUT4_I2_I3[0]
.sym 15856 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15858 w_rx_09_fifo_data[26]
.sym 15859 w_rx_09_fifo_data[20]
.sym 15862 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[0]
.sym 15867 io_ctrl_ins.o_data_out_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 15872 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 15873 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0_SB_LUT4_I2_O
.sym 15879 spi_if_ins.w_rx_data[1]
.sym 15881 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 15882 w_ioc[3]
.sym 15886 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 15889 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R_SB_LUT4_O_I1[0]
.sym 15890 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R_SB_LUT4_O_I1[2]
.sym 15891 w_ioc[0]
.sym 15892 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 15897 spi_if_ins.w_rx_data[2]
.sym 15898 w_ioc[4]
.sym 15899 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 15900 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0_SB_LUT4_I2_I3[0]
.sym 15905 spi_if_ins.w_rx_data[0]
.sym 15906 spi_if_ins.w_rx_data[4]
.sym 15912 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R_SB_LUT4_O_I1[2]
.sym 15913 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0_SB_LUT4_I2_I3[0]
.sym 15915 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R_SB_LUT4_O_I1[0]
.sym 15919 spi_if_ins.w_rx_data[2]
.sym 15924 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 15925 w_ioc[3]
.sym 15927 w_ioc[0]
.sym 15933 spi_if_ins.w_rx_data[4]
.sym 15937 spi_if_ins.w_rx_data[0]
.sym 15942 w_ioc[0]
.sym 15944 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 15950 spi_if_ins.w_rx_data[1]
.sym 15954 w_ioc[4]
.sym 15956 w_ioc[0]
.sym 15957 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 15958 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 15959 r_counter_$glb_clk
.sym 15961 i_button_SB_LUT4_I2_I3[2]
.sym 15962 w_rx_data[1]
.sym 15963 w_rx_data[3]
.sym 15964 w_rx_data[7]
.sym 15965 w_rx_data[2]
.sym 15966 w_rx_data[6]
.sym 15967 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[0]
.sym 15968 w_rx_data[5]
.sym 15979 w_cs[2]
.sym 15985 rx_09_fifo.rd_addr[8]
.sym 15986 w_rx_data[2]
.sym 15988 sys_ctrl_ins.reset_cmd
.sym 15989 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0[2]
.sym 15990 w_ioc[0]
.sym 15991 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 15992 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0_SB_LUT4_I2_I3[0]
.sym 15993 w_rx_data[0]
.sym 15996 w_rx_data[1]
.sym 16002 w_cs[0]
.sym 16003 w_cs[1]
.sym 16005 spi_if_ins.w_rx_data[4]
.sym 16006 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 16007 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0_SB_LUT4_I2_I3[0]
.sym 16008 w_ioc[1]
.sym 16012 w_fetch
.sym 16013 w_ioc[4]
.sym 16014 w_ioc[0]
.sym 16015 w_load
.sym 16017 spi_if_ins.w_rx_data[0]
.sym 16020 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 16023 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 16033 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 16035 spi_if_ins.w_rx_data[0]
.sym 16047 w_cs[0]
.sym 16048 w_fetch
.sym 16049 w_load
.sym 16050 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0_SB_LUT4_I2_I3[0]
.sym 16053 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 16054 w_ioc[4]
.sym 16055 w_ioc[0]
.sym 16056 w_ioc[1]
.sym 16062 spi_if_ins.w_rx_data[4]
.sym 16065 w_ioc[0]
.sym 16066 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 16072 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 16073 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 16074 w_ioc[0]
.sym 16077 w_cs[1]
.sym 16079 w_fetch
.sym 16080 w_load
.sym 16081 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 16082 r_counter_$glb_clk
.sym 16084 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0_SB_LUT4_I2_I3[1]
.sym 16085 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0[3]
.sym 16086 io_ctrl_ins.o_data_out_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 16087 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 16088 io_ctrl_ins.rf_mode_SB_DFFESR_Q_E
.sym 16089 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0_SB_LUT4_I2_O
.sym 16090 io_ctrl_ins.debug_mode[0]
.sym 16091 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[2]
.sym 16096 w_rx_data[0]
.sym 16100 w_fetch
.sym 16103 spi_if_ins.w_rx_data[1]
.sym 16104 $PACKER_VCC_NET
.sym 16106 io_ctrl_ins.rf_pin_state[6]
.sym 16108 w_rx_data[3]
.sym 16110 w_rx_data[7]
.sym 16111 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R_SB_LUT4_O_I1[2]
.sym 16113 w_rx_data[4]
.sym 16114 sys_ctrl_ins.reset_cmd
.sym 16117 io_ctrl_ins.pmod_dir_state[4]
.sym 16118 w_rx_data[5]
.sym 16127 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 16128 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R_SB_LUT4_O_I1[2]
.sym 16129 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 16130 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0[0]
.sym 16136 w_cs[0]
.sym 16139 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0[2]
.sym 16141 io_ctrl_ins.pmod_dir_state[4]
.sym 16144 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 16145 o_shdn_tx_lna$SB_IO_OUT
.sym 16149 $PACKER_VCC_NET
.sym 16150 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0[3]
.sym 16152 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 16153 io_ctrl_ins.rf_mode_SB_DFFESR_Q_E
.sym 16158 io_ctrl_ins.pmod_dir_state[4]
.sym 16159 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0[2]
.sym 16160 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 16161 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R_SB_LUT4_O_I1[2]
.sym 16173 io_ctrl_ins.rf_mode_SB_DFFESR_Q_E
.sym 16178 io_ctrl_ins.rf_mode_SB_DFFESR_Q_E
.sym 16184 w_cs[0]
.sym 16188 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0[2]
.sym 16189 o_shdn_tx_lna$SB_IO_OUT
.sym 16190 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0[0]
.sym 16191 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0[3]
.sym 16194 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0[3]
.sym 16197 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 16202 $PACKER_VCC_NET
.sym 16204 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 16205 r_counter_$glb_clk
.sym 16206 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 16207 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 16208 io_ctrl_ins.debug_mode_SB_LUT4_I2_1_I1[0]
.sym 16209 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 16210 io_ctrl_ins.debug_mode[1]
.sym 16211 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16212 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 16213 io_ctrl_ins.mixer_en_state_SB_LUT4_I1_O[3]
.sym 16214 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16219 w_rx_09_fifo_data[23]
.sym 16220 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 16227 w_ioc[0]
.sym 16229 w_rx_09_fifo_data[25]
.sym 16233 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 16234 o_tr_vc1$SB_IO_OUT
.sym 16238 o_rx_h_tx_l$SB_IO_OUT
.sym 16240 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 16248 w_rx_data[4]
.sym 16251 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 16256 w_rx_data[2]
.sym 16257 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0[3]
.sym 16265 w_rx_data[0]
.sym 16266 w_rx_data[1]
.sym 16268 w_rx_data[3]
.sym 16270 w_rx_data[7]
.sym 16275 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0_SB_LUT4_I2_O
.sym 16276 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16278 w_rx_data[5]
.sym 16279 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16283 w_rx_data[4]
.sym 16287 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16288 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16289 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 16290 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0[3]
.sym 16293 w_rx_data[3]
.sym 16300 w_rx_data[1]
.sym 16308 w_rx_data[2]
.sym 16314 w_rx_data[7]
.sym 16320 w_rx_data[5]
.sym 16323 w_rx_data[0]
.sym 16327 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0_SB_LUT4_I2_O
.sym 16328 r_counter_$glb_clk
.sym 16332 io_ctrl_ins.pmod_dir_state[0]
.sym 16333 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 16334 io_ctrl_ins.pmod_dir_state[4]
.sym 16335 io_ctrl_ins.pmod_dir_state[1]
.sym 16337 io_ctrl_ins.pmod_dir_state[3]
.sym 16338 rx_09_fifo.wr_addr[9]
.sym 16348 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 16350 w_rx_data[4]
.sym 16360 o_tr_vc1$SB_IO_OUT
.sym 16361 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0_SB_LUT4_I2_O
.sym 16362 o_tr_vc2$SB_IO_OUT
.sym 16364 o_rx_h_tx_l$SB_IO_OUT
.sym 16371 io_ctrl_ins.rf_pin_state[4]
.sym 16373 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 16375 io_ctrl_ins.rf_pin_state[2]
.sym 16376 io_ctrl_ins.rf_pin_state[6]
.sym 16377 io_ctrl_ins.rf_pin_state[5]
.sym 16378 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16380 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 16382 io_ctrl_ins.rf_pin_state[1]
.sym 16383 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16384 io_ctrl_ins.rf_pin_state[7]
.sym 16386 io_ctrl_ins.rf_pin_state[0]
.sym 16393 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 16398 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 16400 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 16404 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 16405 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16406 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 16407 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16410 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16411 io_ctrl_ins.rf_pin_state[7]
.sym 16413 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 16417 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16418 io_ctrl_ins.rf_pin_state[1]
.sym 16419 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16422 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16423 io_ctrl_ins.rf_pin_state[4]
.sym 16424 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16425 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 16429 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16430 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 16431 io_ctrl_ins.rf_pin_state[6]
.sym 16434 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16435 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 16436 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16437 io_ctrl_ins.rf_pin_state[0]
.sym 16440 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 16441 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16442 io_ctrl_ins.rf_pin_state[2]
.sym 16443 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16446 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16447 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 16448 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16449 io_ctrl_ins.rf_pin_state[5]
.sym 16450 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 16451 r_counter_$glb_clk
.sym 16453 i_config[3]$SB_IO_IN
.sym 16455 i_button$SB_IO_IN
.sym 16469 o_tr_vc1_b$SB_IO_OUT
.sym 16471 io_ctrl_ins.o_pmod[1]
.sym 16474 w_ioc[0]
.sym 16478 o_rx_h_tx_l_b$SB_IO_OUT
.sym 16480 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 16481 w_rx_data[0]
.sym 16497 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 16514 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 16555 rx_09_fifo.rd_en_i_SB_LUT4_I2_O
.sym 16556 rx_09_fifo.rd_addr_gray[5]
.sym 16557 rx_09_fifo.rd_addr_gray[7]
.sym 16558 rx_09_fifo.rd_addr_gray[4]
.sym 16559 w_rx_24_fifo_data[18]
.sym 16574 spi_if_ins.o_cs_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 16576 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[3]
.sym 16581 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[3]
.sym 16598 w_rx_24_fifo_data[15]
.sym 16600 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 16607 w_rx_24_fifo_data[18]
.sym 16609 w_rx_24_fifo_data[16]
.sym 16612 w_rx_24_fifo_data[20]
.sym 16622 w_rx_24_fifo_data[17]
.sym 16623 rx_09_fifo.rd_addr_gray[7]
.sym 16629 rx_09_fifo.rd_addr_gray[7]
.sym 16634 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 16636 w_rx_24_fifo_data[18]
.sym 16640 w_rx_24_fifo_data[17]
.sym 16643 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 16646 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 16648 w_rx_24_fifo_data[15]
.sym 16653 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 16655 w_rx_24_fifo_data[16]
.sym 16665 w_rx_24_fifo_data[20]
.sym 16667 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 16674 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 16675 lvds_clock_$glb_clk
.sym 16676 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 16681 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 16682 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 16683 rx_09_fifo.rd_addr[0]
.sym 16684 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 16685 rx_09_fifo.rd_addr_gray[6]
.sym 16686 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 16687 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 16688 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 16692 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 16694 w_rx_24_fifo_data[16]
.sym 16701 w_rx_24_fifo_data[16]
.sym 16710 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 16719 w_rx_24_fifo_data[19]
.sym 16720 rx_09_fifo.rd_addr_gray[5]
.sym 16734 w_rx_24_fifo_data[20]
.sym 16735 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 16738 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 16742 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 16744 rx_09_fifo.rd_en_i_SB_LUT4_I2_O
.sym 16745 w_rx_24_fifo_data[22]
.sym 16747 rx_09_fifo.rd_addr[8]
.sym 16752 w_smi_data_output[4]
.sym 16759 w_rx_09_fifo_pull
.sym 16760 rx_09_fifo.rd_en_i_SB_LUT4_I2_O
.sym 16761 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 16765 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 16767 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 16773 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[3]
.sym 16775 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 16776 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 16785 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 16786 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 16792 w_rx_09_fifo_pull
.sym 16794 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 16797 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 16800 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 16803 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 16805 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 16809 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 16810 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 16816 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 16821 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 16827 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 16834 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[3]
.sym 16837 rx_09_fifo.rd_en_i_SB_LUT4_I2_O
.sym 16838 r_counter_$glb_clk
.sym 16839 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O_$glb_sr
.sym 16841 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 16842 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 16843 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 16844 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 16845 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 16846 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 16847 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 16850 rx_09_fifo.rd_addr[8]
.sym 16851 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 16852 rx_09_fifo.rd_en_i_SB_LUT4_I2_O
.sym 16853 w_rx_09_fifo_pull
.sym 16855 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 16863 rx_09_fifo.rd_addr[0]
.sym 16864 w_rx_09_fifo_push
.sym 16869 rx_24_fifo.wr_addr[4]
.sym 16872 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 16873 i_config[1]$SB_IO_IN
.sym 16874 rx_24_fifo.wr_addr[8]
.sym 16875 rx_24_fifo.wr_addr[9]
.sym 16882 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 16883 rx_09_fifo.rd_addr[0]
.sym 16886 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 16888 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 16890 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 16892 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 16893 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 16894 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 16895 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[0]
.sym 16896 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 16898 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_O_1_I0[2]
.sym 16899 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 16900 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 16905 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 16906 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 16908 rx_09_fifo.rd_en_i_SB_LUT4_I2_O
.sym 16914 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 16915 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 16916 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 16917 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 16920 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 16926 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 16927 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 16928 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 16929 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 16932 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 16941 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_O_1_I0[2]
.sym 16947 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 16953 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[0]
.sym 16957 rx_09_fifo.rd_addr[0]
.sym 16959 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 16960 rx_09_fifo.rd_en_i_SB_LUT4_I2_O
.sym 16961 r_counter_$glb_clk
.sym 16962 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O_$glb_sr
.sym 16963 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 16964 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_O_1_I0[2]
.sym 16965 lvds_rx_09_inst.o_fifo_push_SB_DFFER_Q_E
.sym 16966 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_O_1_I0[0]
.sym 16967 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 16968 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 16969 w_rx_09_fifo_push
.sym 16970 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 16980 w_lvds_rx_09_d0_SB_LUT4_I3_I0[0]
.sym 16982 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 16985 rx_09_fifo.rd_addr[9]
.sym 16987 w_lvds_rx_09_d0_SB_LUT4_I3_I0[0]
.sym 16990 rx_09_fifo.rd_addr[8]
.sym 16992 rx_09_fifo.rd_addr[9]
.sym 16993 $PACKER_VCC_NET
.sym 16994 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[2]
.sym 16996 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 16998 w_rx_09_fifo_empty
.sym 17005 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[1]
.sym 17006 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 17012 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 17013 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[3]
.sym 17014 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 17015 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 17016 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 17017 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[2]
.sym 17018 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[0]
.sym 17019 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[3]
.sym 17020 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 17021 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_O_1_I0[2]
.sym 17023 rx_09_fifo.wr_addr_gray_rd[1]
.sym 17025 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 17027 rx_09_fifo.wr_addr_gray[6]
.sym 17029 rx_09_fifo.wr_addr_gray_rd[0]
.sym 17031 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 17032 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 17033 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 17035 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 17037 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 17038 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 17039 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 17040 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 17044 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 17045 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 17046 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 17052 rx_09_fifo.wr_addr_gray[6]
.sym 17055 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[1]
.sym 17056 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[2]
.sym 17057 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[0]
.sym 17058 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[3]
.sym 17061 rx_09_fifo.wr_addr_gray_rd[0]
.sym 17069 rx_09_fifo.wr_addr_gray_rd[1]
.sym 17074 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_O_1_I0[2]
.sym 17075 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 17079 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 17080 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 17081 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 17082 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[3]
.sym 17084 r_counter_$glb_clk
.sym 17086 w_rx_09_fifo_data[6]
.sym 17087 w_rx_09_fifo_data[7]
.sym 17088 w_rx_09_fifo_data[8]
.sym 17089 w_rx_09_fifo_data[9]
.sym 17091 w_rx_09_fifo_data[10]
.sym 17092 w_rx_09_fifo_data[4]
.sym 17093 w_rx_09_fifo_data[12]
.sym 17096 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[3]
.sym 17099 w_rx_09_fifo_push
.sym 17100 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 17104 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 17107 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 17108 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 17109 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[1]
.sym 17111 w_smi_read_req
.sym 17114 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 17115 rx_24_fifo.wr_addr[9]
.sym 17117 w_rx_09_fifo_data[2]
.sym 17118 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17127 rx_09_fifo.rd_addr[9]
.sym 17128 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_O_1_I0[2]
.sym 17130 rx_09_fifo.empty_o_SB_LUT4_I1_I2[2]
.sym 17131 rx_09_fifo.empty_o_SB_LUT4_I1_O[3]
.sym 17132 rx_09_fifo.empty_o_SB_LUT4_I1_O[0]
.sym 17133 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[0]
.sym 17134 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[3]
.sym 17135 rx_09_fifo.empty_o_SB_LUT4_I1_O[1]
.sym 17136 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 17137 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_O_1_I0[1]
.sym 17138 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_O_1_I0[0]
.sym 17143 w_rx_09_fifo_pull
.sym 17144 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 17145 rx_09_fifo.empty_o_SB_LUT4_I1_I2[1]
.sym 17146 w_rx_09_fifo_empty
.sym 17150 rx_09_fifo.rd_addr[8]
.sym 17151 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[2]
.sym 17152 rx_09_fifo.empty_o_SB_LUT4_I1_O[2]
.sym 17154 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[1]
.sym 17156 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 17160 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_O_1_I0[0]
.sym 17161 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_O_1_I0[2]
.sym 17162 w_rx_09_fifo_pull
.sym 17163 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_O_1_I0[1]
.sym 17166 w_rx_09_fifo_empty
.sym 17168 rx_09_fifo.empty_o_SB_LUT4_I1_I2[2]
.sym 17169 rx_09_fifo.empty_o_SB_LUT4_I1_I2[1]
.sym 17172 rx_09_fifo.rd_addr[9]
.sym 17173 rx_09_fifo.rd_addr[8]
.sym 17174 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[1]
.sym 17175 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_O_1_I0[1]
.sym 17178 rx_09_fifo.empty_o_SB_LUT4_I1_O[1]
.sym 17179 rx_09_fifo.empty_o_SB_LUT4_I1_O[2]
.sym 17180 rx_09_fifo.empty_o_SB_LUT4_I1_O[0]
.sym 17181 rx_09_fifo.empty_o_SB_LUT4_I1_O[3]
.sym 17190 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[2]
.sym 17191 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[1]
.sym 17192 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[3]
.sym 17193 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[0]
.sym 17196 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 17197 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 17198 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 17207 r_counter_$glb_clk
.sym 17208 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O_$glb_sr
.sym 17211 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17212 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 17214 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 17215 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 17220 i_config[3]$SB_IO_IN
.sym 17223 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O
.sym 17225 w_rx_09_fifo_data[5]
.sym 17226 w_rx_09_fifo_data[12]
.sym 17232 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_O_1_I0[1]
.sym 17234 rx_24_fifo.rd_addr[7]
.sym 17235 w_rx_24_fifo_data[8]
.sym 17236 w_rx_09_fifo_empty
.sym 17238 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 17241 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 17242 rx_24_fifo.rd_addr[0]
.sym 17243 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[0]
.sym 17244 rx_09_fifo.rd_addr[8]
.sym 17257 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 17266 w_rx_24_fifo_data[3]
.sym 17278 w_rx_24_fifo_data[1]
.sym 17279 w_rx_24_fifo_data[4]
.sym 17281 w_rx_24_fifo_data[6]
.sym 17284 w_rx_24_fifo_data[1]
.sym 17286 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 17301 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 17304 w_rx_24_fifo_data[3]
.sym 17315 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 17316 w_rx_24_fifo_data[6]
.sym 17325 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 17326 w_rx_24_fifo_data[4]
.sym 17329 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 17330 lvds_clock_$glb_clk
.sym 17331 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 17334 sys_ctrl_ins.reset_count[2]
.sym 17335 sys_ctrl_ins.reset_count[3]
.sym 17336 sys_ctrl_ins.reset_count[0]
.sym 17337 sys_ctrl_ins.o_soft_reset_SB_DFFESR_Q_R
.sym 17338 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 17339 sys_ctrl_ins.reset_count[1]
.sym 17340 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 17344 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17345 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 17346 w_rx_24_fifo_data[8]
.sym 17347 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 17355 w_lvds_rx_24_d0_SB_LUT4_I3_I2[3]
.sym 17356 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17357 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[0]
.sym 17358 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 17361 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 17362 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[0]
.sym 17364 w_rx_24_fifo_data[1]
.sym 17365 i_config[1]$SB_IO_IN
.sym 17366 rx_24_fifo.wr_addr[8]
.sym 17367 rx_24_fifo.wr_addr[9]
.sym 17373 i_glob_clock$SB_IO_IN
.sym 17377 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 17379 w_tx_data_io[4]
.sym 17381 w_tx_data_io[1]
.sym 17382 spi_if_ins.o_cs_SB_LUT4_I3_O[2]
.sym 17383 spi_if_ins.o_cs_SB_LUT4_I2_1_O_SB_LUT4_I2_O[2]
.sym 17386 w_tx_data_io[3]
.sym 17387 spi_if_ins.o_cs_SB_LUT4_I2_1_O[0]
.sym 17388 w_tx_data_smi[2]
.sym 17389 spi_if_ins.o_cs_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 17397 w_tx_data_io[5]
.sym 17398 w_tx_data_smi[1]
.sym 17400 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 17403 w_tx_data_smi[3]
.sym 17406 w_tx_data_smi[2]
.sym 17408 spi_if_ins.o_cs_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 17409 spi_if_ins.o_cs_SB_LUT4_I2_1_O_SB_LUT4_I2_O[2]
.sym 17418 spi_if_ins.o_cs_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 17419 spi_if_ins.o_cs_SB_LUT4_I2_1_O[0]
.sym 17420 w_tx_data_io[3]
.sym 17421 w_tx_data_smi[3]
.sym 17424 w_tx_data_io[1]
.sym 17425 spi_if_ins.o_cs_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 17426 spi_if_ins.o_cs_SB_LUT4_I2_1_O[0]
.sym 17427 w_tx_data_smi[1]
.sym 17430 w_tx_data_io[4]
.sym 17433 spi_if_ins.o_cs_SB_LUT4_I2_1_O[0]
.sym 17436 spi_if_ins.o_cs_SB_LUT4_I2_1_O[0]
.sym 17438 w_tx_data_io[5]
.sym 17439 spi_if_ins.o_cs_SB_LUT4_I3_O[2]
.sym 17452 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 17453 i_glob_clock$SB_IO_IN
.sym 17454 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 17455 sys_ctrl_ins.o_soft_reset_SB_DFFESR_Q_E
.sym 17456 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[0]
.sym 17457 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 17458 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17459 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 17461 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 17462 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[0]
.sym 17466 i_button$SB_IO_IN
.sym 17468 spi_if_ins.o_cs_SB_LUT4_I3_O[2]
.sym 17469 sys_ctrl_ins.reset_cmd
.sym 17470 w_rx_24_fifo_data[5]
.sym 17474 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 17475 spi_if_ins.r_tx_byte[3]
.sym 17478 w_lvds_rx_09_d0_SB_LUT4_I3_I0[0]
.sym 17479 w_rx_09_fifo_empty
.sym 17481 $PACKER_VCC_NET
.sym 17482 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[2]
.sym 17483 w_tx_data_io[5]
.sym 17484 i_smi_a2_SB_LUT4_I1_O[1]
.sym 17485 rx_09_fifo.rd_addr[9]
.sym 17486 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[2]
.sym 17489 $PACKER_VCC_NET
.sym 17490 rx_09_fifo.rd_addr[8]
.sym 17496 spi_if_ins.o_cs_SB_LUT4_I2_1_O[0]
.sym 17502 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 17506 w_rx_09_fifo_empty
.sym 17507 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 17509 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[2]
.sym 17510 w_tx_data_io[2]
.sym 17512 w_rx_24_fifo_empty
.sym 17513 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[0]
.sym 17525 spi_if_ins.o_cs_SB_LUT4_I3_O[2]
.sym 17527 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 17541 spi_if_ins.o_cs_SB_LUT4_I2_1_O[0]
.sym 17542 w_tx_data_io[2]
.sym 17543 spi_if_ins.o_cs_SB_LUT4_I3_O[2]
.sym 17548 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 17554 w_rx_09_fifo_empty
.sym 17555 w_rx_24_fifo_empty
.sym 17565 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 17566 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[0]
.sym 17575 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 17576 r_counter_$glb_clk
.sym 17577 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[2]
.sym 17578 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[0]
.sym 17579 spi_if_ins.spi.r_tx_byte[5]
.sym 17580 spi_if_ins.spi.r_tx_byte[0]
.sym 17581 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 17583 spi_if_ins.spi.r_tx_byte[2]
.sym 17584 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 17585 spi_if_ins.spi.r_tx_byte[6]
.sym 17590 i_glob_clock$SB_IO_IN
.sym 17591 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 17592 smi_ctrl_ins.int_cnt_09[3]
.sym 17594 w_rx_24_fifo_pulled_data[7]
.sym 17596 smi_ctrl_ins.int_cnt_09[3]
.sym 17598 w_rx_24_fifo_data[6]
.sym 17599 sys_ctrl_ins.reset_cmd
.sym 17600 spi_if_ins.o_cs_SB_LUT4_I2_1_O[0]
.sym 17601 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 17602 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 17603 rx_09_fifo.wr_addr[5]
.sym 17604 spi_if_ins.r_tx_byte[0]
.sym 17605 spi_if_ins.r_tx_byte[5]
.sym 17607 w_smi_read_req
.sym 17609 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[3]
.sym 17610 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 17611 spi_if_ins.r_tx_byte[2]
.sym 17613 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 17629 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 17630 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17633 spi_if_ins.r_tx_byte[1]
.sym 17636 spi_if_ins.r_tx_byte[4]
.sym 17648 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17653 spi_if_ins.r_tx_byte[4]
.sym 17672 spi_if_ins.r_tx_byte[1]
.sym 17694 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 17698 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17699 r_counter_$glb_clk
.sym 17700 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17701 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[0]
.sym 17702 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[1]
.sym 17703 i_smi_a2_SB_LUT4_I1_O[1]
.sym 17704 r_tx_data[6]
.sym 17705 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 17706 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[1]
.sym 17708 r_tx_data[7]
.sym 17724 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17725 rx_09_fifo.rd_addr[8]
.sym 17726 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 17727 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 17729 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 17731 $PACKER_VCC_NET
.sym 17733 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 17734 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[0]
.sym 17742 spi_if_ins.state_if[1]
.sym 17745 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 17746 io_ctrl_ins.o_data_out_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 17750 spi_if_ins.state_if[1]
.sym 17752 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 17753 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 17755 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 17757 spi_if_ins.state_if[0]
.sym 17758 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[2]
.sym 17761 i_button$SB_IO_IN
.sym 17762 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 17763 i_button_SB_LUT4_I2_I3[0]
.sym 17764 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 17765 i_config[3]$SB_IO_IN
.sym 17766 spi_if_ins.spi.o_rx_data_valid_SB_LUT4_I3_I2[0]
.sym 17768 i_config[2]$SB_IO_IN
.sym 17769 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[3]
.sym 17771 i_button_SB_LUT4_I2_I3[2]
.sym 17775 spi_if_ins.state_if[0]
.sym 17776 spi_if_ins.state_if[1]
.sym 17777 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 17778 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 17781 i_button_SB_LUT4_I2_I3[0]
.sym 17782 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[3]
.sym 17783 i_config[3]$SB_IO_IN
.sym 17784 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[2]
.sym 17788 i_config[2]$SB_IO_IN
.sym 17789 io_ctrl_ins.o_data_out_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 17790 i_button_SB_LUT4_I2_I3[0]
.sym 17794 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 17800 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 17802 spi_if_ins.spi.o_rx_data_valid_SB_LUT4_I3_I2[0]
.sym 17811 spi_if_ins.state_if[1]
.sym 17812 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 17813 spi_if_ins.state_if[0]
.sym 17814 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 17817 i_button$SB_IO_IN
.sym 17818 i_button_SB_LUT4_I2_I3[2]
.sym 17819 i_button_SB_LUT4_I2_I3[0]
.sym 17821 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 17822 r_counter_$glb_clk
.sym 17823 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 17826 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 17827 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 17828 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 17830 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 17831 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 17834 w_rx_data[1]
.sym 17836 smi_ctrl_ins.int_cnt_09[4]
.sym 17837 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17838 smi_ctrl_ins.int_cnt_09[4]
.sym 17841 r_tx_data[7]
.sym 17842 io_ctrl_ins.o_data_out_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 17844 smi_ctrl_ins.int_cnt_09[3]
.sym 17849 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 17850 rx_09_fifo.wr_addr[5]
.sym 17851 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0_SB_LUT4_I2_O
.sym 17853 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 17854 i_config[2]$SB_IO_IN
.sym 17856 rx_09_fifo.wr_addr[4]
.sym 17865 w_cs[0]
.sym 17874 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 17876 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 17882 w_cs[1]
.sym 17883 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 17884 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 17887 w_cs[2]
.sym 17888 w_cs[3]
.sym 17891 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 17896 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 17898 w_cs[0]
.sym 17899 w_cs[1]
.sym 17900 w_cs[2]
.sym 17901 w_cs[3]
.sym 17905 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 17913 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 17919 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 17922 w_cs[0]
.sym 17923 w_cs[1]
.sym 17924 w_cs[2]
.sym 17925 w_cs[3]
.sym 17931 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 17935 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 17940 w_cs[1]
.sym 17941 w_cs[0]
.sym 17942 w_cs[3]
.sym 17943 w_cs[2]
.sym 17944 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 17945 i_sck$SB_IO_IN_$glb_clk
.sym 17948 w_cs[1]
.sym 17952 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 17953 w_cs[2]
.sym 17954 w_cs[3]
.sym 17960 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 17962 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 17967 o_miso_$_TBUF__Y_E
.sym 17971 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 17973 $PACKER_VCC_NET
.sym 17975 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 17976 io_ctrl_ins.pmod_dir_state[6]
.sym 17979 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[2]
.sym 17982 rx_09_fifo.rd_addr[9]
.sym 17990 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17991 spi_if_ins.spi.r_rx_byte[3]
.sym 17994 spi_if_ins.spi.r_rx_byte[6]
.sym 17997 spi_if_ins.spi.r_rx_byte[4]
.sym 17998 spi_if_ins.spi.r_rx_byte[5]
.sym 18000 io_ctrl_ins.pmod_dir_state[6]
.sym 18001 spi_if_ins.spi.r_rx_byte[2]
.sym 18005 w_cs[1]
.sym 18008 spi_if_ins.w_rx_data[6]
.sym 18010 spi_if_ins.w_rx_data[5]
.sym 18015 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R_SB_LUT4_O_I1[2]
.sym 18021 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R_SB_LUT4_O_I1[2]
.sym 18022 io_ctrl_ins.pmod_dir_state[6]
.sym 18027 w_cs[1]
.sym 18035 spi_if_ins.spi.r_rx_byte[2]
.sym 18040 spi_if_ins.spi.r_rx_byte[4]
.sym 18047 spi_if_ins.spi.r_rx_byte[6]
.sym 18053 spi_if_ins.spi.r_rx_byte[3]
.sym 18058 spi_if_ins.spi.r_rx_byte[5]
.sym 18064 spi_if_ins.w_rx_data[6]
.sym 18066 spi_if_ins.w_rx_data[5]
.sym 18067 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 18068 r_counter_$glb_clk
.sym 18070 io_ctrl_ins.rf_pin_state[6]
.sym 18074 $PACKER_VCC_NET
.sym 18077 $PACKER_VCC_NET
.sym 18079 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[3]
.sym 18090 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 18093 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 18094 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 18095 io_ctrl_ins.o_pmod[2]
.sym 18096 w_rx_data[6]
.sym 18099 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 18100 w_rx_data[5]
.sym 18101 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 18103 rx_09_fifo.wr_addr[5]
.sym 18104 w_rx_data[1]
.sym 18105 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[3]
.sym 18111 io_ctrl_ins.o_pmod[2]
.sym 18114 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R_SB_LUT4_O_I1[2]
.sym 18116 spi_if_ins.w_rx_data[3]
.sym 18117 spi_if_ins.w_rx_data[5]
.sym 18119 spi_if_ins.w_rx_data[1]
.sym 18120 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 18121 spi_if_ins.w_rx_data[2]
.sym 18123 spi_if_ins.w_rx_data[6]
.sym 18130 io_ctrl_ins.rx_h_state_SB_LUT4_I1_O[2]
.sym 18132 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0_SB_LUT4_I2_I3[0]
.sym 18136 io_ctrl_ins.pmod_dir_state[7]
.sym 18138 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 18140 io_ctrl_ins.pmod_dir_state[2]
.sym 18145 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R_SB_LUT4_O_I1[2]
.sym 18146 io_ctrl_ins.pmod_dir_state[7]
.sym 18147 io_ctrl_ins.rx_h_state_SB_LUT4_I1_O[2]
.sym 18152 spi_if_ins.w_rx_data[1]
.sym 18157 spi_if_ins.w_rx_data[3]
.sym 18163 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 18169 spi_if_ins.w_rx_data[2]
.sym 18174 spi_if_ins.w_rx_data[6]
.sym 18180 io_ctrl_ins.o_pmod[2]
.sym 18181 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R_SB_LUT4_O_I1[2]
.sym 18182 io_ctrl_ins.pmod_dir_state[2]
.sym 18183 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0_SB_LUT4_I2_I3[0]
.sym 18187 spi_if_ins.w_rx_data[5]
.sym 18190 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 18191 r_counter_$glb_clk
.sym 18194 io_ctrl_ins.pmod_dir_state[7]
.sym 18195 io_ctrl_ins.pmod_dir_state[6]
.sym 18196 io_ctrl_ins.rx_h_state_SB_LUT4_I1_O[2]
.sym 18198 io_ctrl_ins.pmod_dir_state[2]
.sym 18199 io_ctrl_ins.pmod_dir_state[5]
.sym 18204 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 18208 o_rx_h_tx_l$SB_IO_OUT
.sym 18209 w_rx_data[1]
.sym 18210 $PACKER_VCC_NET
.sym 18212 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 18214 spi_if_ins.w_rx_data[0]
.sym 18216 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 18218 w_rx_data[3]
.sym 18219 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 18220 w_rx_data[7]
.sym 18222 w_rx_data[2]
.sym 18225 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 18226 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 18227 $PACKER_VCC_NET
.sym 18235 w_ioc[0]
.sym 18238 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 18241 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[2]
.sym 18242 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0_SB_LUT4_I2_I3[1]
.sym 18243 io_ctrl_ins.pmod_dir_state[5]
.sym 18245 io_ctrl_ins.rf_mode_SB_DFFESR_Q_E
.sym 18246 w_rx_data[2]
.sym 18250 w_rx_data[0]
.sym 18253 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R_SB_LUT4_O_I1[2]
.sym 18254 w_rx_data[4]
.sym 18256 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0[2]
.sym 18257 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 18259 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 18263 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0[0]
.sym 18264 io_ctrl_ins.o_pmod[5]
.sym 18265 o_tr_vc1$SB_IO_OUT
.sym 18267 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 18268 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 18275 w_rx_data[2]
.sym 18279 io_ctrl_ins.pmod_dir_state[5]
.sym 18280 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R_SB_LUT4_O_I1[2]
.sym 18282 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[2]
.sym 18288 w_rx_data[4]
.sym 18291 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 18293 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0[2]
.sym 18294 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 18297 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0_SB_LUT4_I2_I3[1]
.sym 18300 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0[0]
.sym 18305 w_rx_data[0]
.sym 18309 w_ioc[0]
.sym 18310 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 18311 io_ctrl_ins.o_pmod[5]
.sym 18312 o_tr_vc1$SB_IO_OUT
.sym 18313 io_ctrl_ins.rf_mode_SB_DFFESR_Q_E
.sym 18314 r_counter_$glb_clk
.sym 18315 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O_$glb_sr
.sym 18316 io_ctrl_ins.o_pmod[2]
.sym 18317 io_ctrl_ins.o_pmod[4]
.sym 18318 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 18319 io_ctrl_ins.o_pmod[6]
.sym 18320 io_ctrl_ins.o_pmod[7]
.sym 18321 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[3]
.sym 18322 io_ctrl_ins.o_pmod[5]
.sym 18325 rx_09_fifo.rd_addr[8]
.sym 18329 io_ctrl_ins.pmod_dir_state[5]
.sym 18332 o_tr_vc2$SB_IO_OUT
.sym 18333 w_rx_09_fifo_data[25]
.sym 18334 o_rx_h_tx_l$SB_IO_OUT
.sym 18337 o_tr_vc1$SB_IO_OUT
.sym 18345 i_config[2]$SB_IO_IN
.sym 18347 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0_SB_LUT4_I2_O
.sym 18358 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 18359 w_rx_data[1]
.sym 18360 io_ctrl_ins.debug_mode[1]
.sym 18361 w_ioc[0]
.sym 18363 io_ctrl_ins.debug_mode[0]
.sym 18365 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0_SB_LUT4_I2_I3[1]
.sym 18366 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 18367 io_ctrl_ins.pmod_dir_state[0]
.sym 18368 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18369 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18370 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0[2]
.sym 18371 io_ctrl_ins.debug_mode[0]
.sym 18372 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R_SB_LUT4_O_I1[2]
.sym 18374 io_ctrl_ins.o_pmod[4]
.sym 18375 io_ctrl_ins.rf_mode_SB_DFFESR_Q_E
.sym 18378 w_rx_data[3]
.sym 18380 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 18382 io_ctrl_ins.debug_mode_SB_LUT4_I2_1_I1[0]
.sym 18384 o_tr_vc1_b$SB_IO_OUT
.sym 18390 io_ctrl_ins.debug_mode_SB_LUT4_I2_1_I1[0]
.sym 18392 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 18393 io_ctrl_ins.debug_mode[1]
.sym 18396 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18398 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 18399 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18402 o_tr_vc1_b$SB_IO_OUT
.sym 18403 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 18404 w_ioc[0]
.sym 18405 io_ctrl_ins.o_pmod[4]
.sym 18411 w_rx_data[1]
.sym 18417 w_rx_data[3]
.sym 18420 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0_SB_LUT4_I2_I3[1]
.sym 18421 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R_SB_LUT4_O_I1[2]
.sym 18426 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0[2]
.sym 18427 io_ctrl_ins.pmod_dir_state[0]
.sym 18428 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R_SB_LUT4_O_I1[2]
.sym 18429 io_ctrl_ins.debug_mode[0]
.sym 18433 io_ctrl_ins.debug_mode[0]
.sym 18434 io_ctrl_ins.debug_mode[1]
.sym 18436 io_ctrl_ins.rf_mode_SB_DFFESR_Q_E
.sym 18437 r_counter_$glb_clk
.sym 18438 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O_$glb_sr
.sym 18439 io_ctrl_ins.o_pmod[1]
.sym 18441 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 18442 io_ctrl_ins.o_pmod[3]
.sym 18446 io_ctrl_ins.o_pmod[0]
.sym 18451 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 18452 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 18457 w_ioc[0]
.sym 18459 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0_SB_LUT4_I2_I3[0]
.sym 18462 o_rx_h_tx_l_b$SB_IO_OUT
.sym 18470 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 18480 o_tr_vc2$SB_IO_OUT
.sym 18484 w_rx_data[4]
.sym 18488 w_rx_data[3]
.sym 18496 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 18498 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 18499 io_ctrl_ins.o_pmod[3]
.sym 18500 w_rx_data[0]
.sym 18501 w_ioc[0]
.sym 18509 w_rx_data[1]
.sym 18527 w_rx_data[0]
.sym 18531 io_ctrl_ins.o_pmod[3]
.sym 18532 o_tr_vc2$SB_IO_OUT
.sym 18533 w_ioc[0]
.sym 18534 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 18539 w_rx_data[4]
.sym 18544 w_rx_data[1]
.sym 18557 w_rx_data[3]
.sym 18559 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 18560 r_counter_$glb_clk
.sym 18562 i_config[1]$SB_IO_IN
.sym 18564 i_config[2]$SB_IO_IN
.sym 18567 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[3]
.sym 18588 w_rx_data[1]
.sym 18636 w_smi_data_output[4]
.sym 18638 i_smi_a3$SB_IO_IN
.sym 18641 i_smi_a3$SB_IO_IN
.sym 18645 i_smi_a3$SB_IO_IN
.sym 18653 i_smi_a3$SB_IO_IN
.sym 18654 w_smi_data_output[4]
.sym 18662 w_rx_24_fifo_pulled_data[16]
.sym 18666 w_rx_24_fifo_pulled_data[17]
.sym 18676 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 18704 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 18705 rx_09_fifo.rd_en_i_SB_LUT4_I2_O
.sym 18707 w_rx_24_fifo_data[18]
.sym 18710 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 18719 rx_09_fifo.rd_en_i_SB_LUT4_I2_O
.sym 18733 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 18748 rx_09_fifo.rd_en_i_SB_LUT4_I2_O
.sym 18756 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 18763 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 18766 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 18772 w_rx_24_fifo_data[18]
.sym 18782 rx_09_fifo.rd_en_i_SB_LUT4_I2_O
.sym 18783 r_counter_$glb_clk
.sym 18784 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O_$glb_sr
.sym 18785 i_smi_soe_se$SB_IO_IN
.sym 18790 w_rx_24_fifo_pulled_data[18]
.sym 18794 w_rx_24_fifo_pulled_data[19]
.sym 18799 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 18803 rx_09_fifo.rd_addr_gray[4]
.sym 18804 rx_24_fifo.wr_addr[8]
.sym 18806 rx_24_fifo.wr_addr[9]
.sym 18807 smi_ctrl_ins.soe_and_reset
.sym 18810 w_rx_24_fifo_pulled_data[16]
.sym 18812 rx_24_fifo.wr_addr[4]
.sym 18820 w_smi_data_output[5]
.sym 18823 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 18843 rx_24_fifo.wr_addr[3]
.sym 18844 rx_24_fifo.rd_addr[7]
.sym 18845 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 18846 rx_24_fifo.wr_addr[6]
.sym 18848 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[2]
.sym 18849 rx_24_fifo.wr_addr[4]
.sym 18852 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 18853 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[1]
.sym 18854 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 18855 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 18873 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 18877 rx_09_fifo.rd_en_i_SB_LUT4_I2_O
.sym 18878 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 18879 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 18880 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 18884 rx_09_fifo.rd_addr[0]
.sym 18900 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 18906 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 18907 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 18911 rx_09_fifo.rd_addr[0]
.sym 18917 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 18924 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 18926 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 18929 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 18935 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 18943 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 18944 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 18945 rx_09_fifo.rd_en_i_SB_LUT4_I2_O
.sym 18946 r_counter_$glb_clk
.sym 18947 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O_$glb_sr
.sym 18949 w_rx_24_fifo_pulled_data[20]
.sym 18953 w_rx_24_fifo_pulled_data[21]
.sym 18960 $PACKER_VCC_NET
.sym 18964 w_rx_24_fifo_data[19]
.sym 18973 rx_09_fifo.rd_addr[0]
.sym 18974 w_rx_09_fifo_full
.sym 18975 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[1]
.sym 18976 w_rx_09_fifo_data[8]
.sym 18977 rx_24_fifo.rd_addr[6]
.sym 18979 w_rx_24_fifo_pull
.sym 18980 rx_24_fifo.wr_addr[5]
.sym 18981 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 18982 smi_ctrl_ins.int_cnt_09[3]
.sym 18983 smi_ctrl_ins.int_cnt_09[4]
.sym 18989 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 18990 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[3]
.sym 18991 rx_09_fifo.rd_addr[0]
.sym 18992 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 18994 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 18995 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 19002 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[2]
.sym 19009 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 19021 $nextpnr_ICESTORM_LC_3$O
.sym 19024 rx_09_fifo.rd_addr[0]
.sym 19027 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 19029 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 19031 rx_09_fifo.rd_addr[0]
.sym 19033 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 19036 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[2]
.sym 19037 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 19039 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 19042 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[3]
.sym 19043 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 19045 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 19047 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 19049 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 19051 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 19053 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 19055 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 19057 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 19060 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 19061 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 19063 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[8]
.sym 19066 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 19067 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 19072 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 19076 w_rx_24_fifo_pulled_data[23]
.sym 19083 w_smi_read_req
.sym 19085 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 19089 rx_24_fifo.wr_addr[9]
.sym 19090 w_rx_24_fifo_data[20]
.sym 19095 w_rx_24_fifo_data[23]
.sym 19096 rx_24_fifo.rd_addr[9]
.sym 19097 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 19098 rx_24_fifo.wr_addr[8]
.sym 19099 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 19103 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 19104 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 19106 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 19107 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[8]
.sym 19113 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 19114 lvds_rx_09_inst.o_fifo_push_SB_DFFER_Q_E
.sym 19115 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 19116 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[1]
.sym 19118 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 19119 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 19122 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 19125 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 19128 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 19129 w_lvds_rx_09_d0_SB_LUT4_I3_I0[0]
.sym 19131 rx_09_fifo.rd_addr[8]
.sym 19132 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 19134 w_rx_09_fifo_full
.sym 19140 rx_09_fifo.rd_addr[9]
.sym 19142 w_lvds_rx_09_d0_SB_LUT4_I3_I0[1]
.sym 19144 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[9]
.sym 19146 rx_09_fifo.rd_addr[8]
.sym 19148 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[8]
.sym 19153 rx_09_fifo.rd_addr[9]
.sym 19154 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[9]
.sym 19157 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 19158 w_lvds_rx_09_d0_SB_LUT4_I3_I0[0]
.sym 19163 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 19164 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[1]
.sym 19165 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 19169 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[1]
.sym 19170 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 19172 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 19176 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 19177 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 19181 w_rx_09_fifo_full
.sym 19182 w_lvds_rx_09_d0_SB_LUT4_I3_I0[0]
.sym 19183 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 19184 w_lvds_rx_09_d0_SB_LUT4_I3_I0[1]
.sym 19187 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 19188 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 19189 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 19190 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 19191 lvds_rx_09_inst.o_fifo_push_SB_DFFER_Q_E
.sym 19192 lvds_clock_$glb_clk
.sym 19193 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O_$glb_sr
.sym 19195 w_rx_24_fifo_pulled_data[0]
.sym 19199 w_rx_24_fifo_pulled_data[1]
.sym 19206 rx_24_fifo.rd_addr[7]
.sym 19207 rx_24_fifo.rd_addr[0]
.sym 19216 w_rx_24_fifo_data[22]
.sym 19219 rx_09_fifo.rd_addr[9]
.sym 19220 w_rx_09_fifo_data[10]
.sym 19222 rx_24_fifo.wr_addr[0]
.sym 19223 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 19227 w_rx_09_fifo_push
.sym 19228 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 19229 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[1]
.sym 19245 w_rx_09_fifo_data[8]
.sym 19248 w_rx_09_fifo_data[10]
.sym 19249 w_rx_09_fifo_data[4]
.sym 19250 w_rx_09_fifo_data[5]
.sym 19252 w_rx_09_fifo_data[7]
.sym 19259 w_rx_09_fifo_data[6]
.sym 19264 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 19265 w_rx_09_fifo_data[2]
.sym 19270 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 19271 w_rx_09_fifo_data[4]
.sym 19275 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 19277 w_rx_09_fifo_data[5]
.sym 19282 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 19283 w_rx_09_fifo_data[6]
.sym 19287 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 19288 w_rx_09_fifo_data[7]
.sym 19299 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 19300 w_rx_09_fifo_data[8]
.sym 19304 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 19305 w_rx_09_fifo_data[2]
.sym 19311 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 19313 w_rx_09_fifo_data[10]
.sym 19314 w_lvds_rx_09_d0_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 19315 lvds_clock_$glb_clk
.sym 19316 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 19318 w_rx_24_fifo_pulled_data[2]
.sym 19322 w_rx_24_fifo_pulled_data[3]
.sym 19328 i_config[1]$SB_IO_IN
.sym 19330 rx_24_fifo.wr_addr[4]
.sym 19334 rx_24_fifo.wr_addr[9]
.sym 19335 rx_24_fifo.wr_addr[6]
.sym 19338 w_rx_24_fifo_pulled_data[0]
.sym 19341 rx_24_fifo.wr_addr[3]
.sym 19342 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 19343 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 19344 w_rx_09_fifo_data[9]
.sym 19345 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[2]
.sym 19346 rx_24_fifo.wr_addr[6]
.sym 19347 w_rx_24_fifo_pulled_data[4]
.sym 19348 rx_09_fifo.wr_addr[6]
.sym 19349 rx_24_fifo.rd_addr[7]
.sym 19350 w_rx_09_fifo_data[4]
.sym 19351 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 19352 rx_24_fifo.wr_addr[4]
.sym 19358 $PACKER_VCC_NET
.sym 19362 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 19363 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19366 $PACKER_VCC_NET
.sym 19371 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 19376 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 19384 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19385 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 19390 $nextpnr_ICESTORM_LC_9$O
.sym 19393 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 19396 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 19398 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 19399 $PACKER_VCC_NET
.sym 19403 $PACKER_VCC_NET
.sym 19404 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19406 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 19409 $PACKER_VCC_NET
.sym 19410 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 19412 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 19422 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 19430 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19437 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 19438 r_counter_$glb_clk
.sym 19439 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 19441 w_rx_24_fifo_pulled_data[4]
.sym 19445 w_rx_24_fifo_pulled_data[5]
.sym 19453 w_lvds_rx_09_d0_SB_LUT4_I3_I0[0]
.sym 19454 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 19458 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19460 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[1]
.sym 19461 w_rx_24_fifo_data[2]
.sym 19462 $PACKER_VCC_NET
.sym 19463 rx_24_fifo.rd_addr[6]
.sym 19464 rx_24_fifo.wr_addr[8]
.sym 19465 rx_09_fifo.rd_addr[0]
.sym 19467 w_rx_24_fifo_pulled_data[5]
.sym 19468 w_rx_09_fifo_pulled_data[24]
.sym 19469 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 19470 smi_ctrl_ins.int_cnt_09[3]
.sym 19471 w_rx_24_fifo_pull
.sym 19473 w_rx_09_fifo_data[8]
.sym 19474 spi_if_ins.spi.r_tx_byte[2]
.sym 19475 smi_ctrl_ins.int_cnt_09[4]
.sym 19484 sys_ctrl_ins.reset_count[3]
.sym 19485 sys_ctrl_ins.reset_count[0]
.sym 19494 sys_ctrl_ins.o_soft_reset_SB_DFFESR_Q_R
.sym 19496 sys_ctrl_ins.reset_cmd
.sym 19501 sys_ctrl_ins.reset_cmd
.sym 19507 sys_ctrl_ins.reset_count[2]
.sym 19508 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 19509 sys_ctrl_ins.reset_count[0]
.sym 19512 sys_ctrl_ins.reset_count[1]
.sym 19513 $nextpnr_ICESTORM_LC_10$O
.sym 19516 sys_ctrl_ins.reset_count[0]
.sym 19519 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 19521 sys_ctrl_ins.reset_count[1]
.sym 19525 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 19526 sys_ctrl_ins.o_soft_reset_SB_DFFESR_Q_R
.sym 19527 sys_ctrl_ins.reset_count[2]
.sym 19529 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 19532 sys_ctrl_ins.reset_count[3]
.sym 19533 sys_ctrl_ins.o_soft_reset_SB_DFFESR_Q_R
.sym 19535 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 19538 sys_ctrl_ins.reset_count[0]
.sym 19544 sys_ctrl_ins.reset_count[2]
.sym 19545 sys_ctrl_ins.reset_count[1]
.sym 19546 sys_ctrl_ins.reset_count[3]
.sym 19547 sys_ctrl_ins.reset_count[0]
.sym 19550 sys_ctrl_ins.o_soft_reset_SB_DFFESR_Q_R
.sym 19552 sys_ctrl_ins.reset_cmd
.sym 19556 sys_ctrl_ins.reset_count[0]
.sym 19557 sys_ctrl_ins.o_soft_reset_SB_DFFESR_Q_R
.sym 19559 sys_ctrl_ins.reset_count[1]
.sym 19560 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 19561 r_counter_$glb_clk
.sym 19562 sys_ctrl_ins.reset_cmd
.sym 19564 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 19568 w_rx_24_fifo_pulled_data[7]
.sym 19577 rx_24_fifo.wr_addr[9]
.sym 19578 rx_24_fifo.wr_addr[5]
.sym 19580 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19582 w_rx_24_fifo_data[4]
.sym 19587 w_rx_09_fifo_pulled_data[27]
.sym 19588 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 19589 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[1]
.sym 19590 w_rx_09_fifo_pulled_data[26]
.sym 19591 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 19592 rx_24_fifo.rd_addr[9]
.sym 19593 rx_09_fifo.wr_addr[7]
.sym 19594 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 19595 sys_ctrl_ins.o_soft_reset_SB_DFFESR_Q_E
.sym 19596 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 19597 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[1]
.sym 19598 w_rx_09_fifo_pull
.sym 19605 smi_ctrl_ins.int_cnt_09[3]
.sym 19606 sys_ctrl_ins.o_soft_reset_SB_DFFESR_Q_E
.sym 19607 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 19608 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19609 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 19610 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 19611 spi_if_ins.spi.r_tx_byte[6]
.sym 19613 w_rx_09_fifo_pulled_data[27]
.sym 19614 sys_ctrl_ins.reset_cmd
.sym 19615 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 19617 sys_ctrl_ins.o_soft_reset_SB_DFFESR_Q_R
.sym 19618 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 19619 smi_ctrl_ins.int_cnt_09[3]
.sym 19621 w_rx_09_fifo_pulled_data[8]
.sym 19623 w_rx_09_fifo_pulled_data[11]
.sym 19628 w_rx_09_fifo_pulled_data[24]
.sym 19629 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19631 $PACKER_VCC_NET
.sym 19634 spi_if_ins.spi.r_tx_byte[2]
.sym 19635 smi_ctrl_ins.int_cnt_09[4]
.sym 19638 sys_ctrl_ins.reset_cmd
.sym 19643 w_rx_09_fifo_pulled_data[24]
.sym 19644 smi_ctrl_ins.int_cnt_09[4]
.sym 19645 w_rx_09_fifo_pulled_data[8]
.sym 19646 smi_ctrl_ins.int_cnt_09[3]
.sym 19651 $PACKER_VCC_NET
.sym 19655 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 19656 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 19658 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19661 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19662 spi_if_ins.spi.r_tx_byte[6]
.sym 19663 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 19664 spi_if_ins.spi.r_tx_byte[2]
.sym 19673 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 19674 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 19675 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 19676 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 19679 smi_ctrl_ins.int_cnt_09[3]
.sym 19680 smi_ctrl_ins.int_cnt_09[4]
.sym 19681 w_rx_09_fifo_pulled_data[11]
.sym 19682 w_rx_09_fifo_pulled_data[27]
.sym 19683 sys_ctrl_ins.o_soft_reset_SB_DFFESR_Q_E
.sym 19684 r_counter_$glb_clk
.sym 19685 sys_ctrl_ins.o_soft_reset_SB_DFFESR_Q_R
.sym 19687 w_rx_09_fifo_pulled_data[8]
.sym 19691 w_rx_09_fifo_pulled_data[9]
.sym 19696 $PACKER_VCC_NET
.sym 19698 $PACKER_VCC_NET
.sym 19699 i_glob_clock$SB_IO_IN
.sym 19702 rx_24_fifo.rd_addr[0]
.sym 19703 rx_24_fifo.rd_addr[6]
.sym 19704 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[1]
.sym 19706 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 19707 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[2]
.sym 19708 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 19709 rx_24_fifo.rd_addr[7]
.sym 19710 w_rx_09_fifo_pulled_data[5]
.sym 19711 rx_09_fifo.rd_addr[9]
.sym 19712 w_rx_09_fifo_data[10]
.sym 19713 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 19714 w_rx_09_fifo_pulled_data[4]
.sym 19715 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 19716 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 19717 rx_09_fifo.wr_addr[0]
.sym 19718 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 19719 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 19720 w_rx_09_fifo_push
.sym 19721 rx_09_fifo.wr_addr[4]
.sym 19728 spi_if_ins.spi.r_tx_byte[5]
.sym 19730 spi_if_ins.spi.r_tx_byte[1]
.sym 19731 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19735 spi_if_ins.spi.r_tx_byte[4]
.sym 19736 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19738 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 19739 smi_ctrl_ins.int_cnt_09[4]
.sym 19742 smi_ctrl_ins.int_cnt_09[3]
.sym 19743 spi_if_ins.r_tx_byte[2]
.sym 19745 spi_if_ins.r_tx_byte[5]
.sym 19746 spi_if_ins.r_tx_byte[0]
.sym 19750 w_rx_09_fifo_pulled_data[26]
.sym 19752 w_rx_09_fifo_pulled_data[10]
.sym 19753 spi_if_ins.spi.r_tx_byte[0]
.sym 19756 spi_if_ins.r_tx_byte[6]
.sym 19760 w_rx_09_fifo_pulled_data[10]
.sym 19761 w_rx_09_fifo_pulled_data[26]
.sym 19762 smi_ctrl_ins.int_cnt_09[3]
.sym 19763 smi_ctrl_ins.int_cnt_09[4]
.sym 19767 spi_if_ins.r_tx_byte[5]
.sym 19775 spi_if_ins.r_tx_byte[0]
.sym 19778 spi_if_ins.spi.r_tx_byte[5]
.sym 19779 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19780 spi_if_ins.spi.r_tx_byte[1]
.sym 19791 spi_if_ins.r_tx_byte[2]
.sym 19797 spi_if_ins.spi.r_tx_byte[4]
.sym 19798 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19799 spi_if_ins.spi.r_tx_byte[0]
.sym 19803 spi_if_ins.r_tx_byte[6]
.sym 19806 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 19807 r_counter_$glb_clk
.sym 19808 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19810 w_rx_09_fifo_pulled_data[10]
.sym 19814 w_rx_09_fifo_pulled_data[11]
.sym 19827 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19829 rx_09_fifo.wr_addr[5]
.sym 19832 rx_09_fifo.wr_addr[4]
.sym 19833 w_rx_09_fifo_pulled_data[7]
.sym 19834 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 19836 w_rx_09_fifo_pulled_data[22]
.sym 19837 w_rx_09_fifo_data[9]
.sym 19838 i_glob_clock$SB_IO_IN
.sym 19839 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 19840 w_rx_09_fifo_data[11]
.sym 19841 rx_09_fifo.wr_addr[6]
.sym 19843 w_rx_09_fifo_data[4]
.sym 19844 w_rx_09_fifo_pulled_data[23]
.sym 19850 i_glob_clock$SB_IO_IN
.sym 19851 w_tx_data_io[6]
.sym 19852 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 19853 smi_ctrl_ins.int_cnt_09[3]
.sym 19855 w_rx_09_fifo_pulled_data[9]
.sym 19857 smi_ctrl_ins.int_cnt_09[4]
.sym 19859 w_rx_09_fifo_pulled_data[7]
.sym 19860 w_rx_09_fifo_pulled_data[22]
.sym 19863 smi_ctrl_ins.int_cnt_09[4]
.sym 19865 w_tx_data_io[7]
.sym 19868 w_rx_09_fifo_pulled_data[23]
.sym 19870 w_rx_09_fifo_pulled_data[5]
.sym 19871 w_rx_09_fifo_pulled_data[21]
.sym 19872 w_rx_09_fifo_pulled_data[6]
.sym 19873 spi_if_ins.o_cs_SB_LUT4_I2_1_O[0]
.sym 19874 w_rx_09_fifo_pulled_data[4]
.sym 19875 w_rx_09_fifo_pulled_data[20]
.sym 19878 spi_if_ins.o_cs_SB_LUT4_I3_O[2]
.sym 19879 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 19881 w_rx_09_fifo_pulled_data[25]
.sym 19883 w_rx_09_fifo_pulled_data[25]
.sym 19884 smi_ctrl_ins.int_cnt_09[3]
.sym 19885 smi_ctrl_ins.int_cnt_09[4]
.sym 19886 w_rx_09_fifo_pulled_data[9]
.sym 19889 smi_ctrl_ins.int_cnt_09[3]
.sym 19890 smi_ctrl_ins.int_cnt_09[4]
.sym 19891 w_rx_09_fifo_pulled_data[21]
.sym 19892 w_rx_09_fifo_pulled_data[5]
.sym 19895 smi_ctrl_ins.int_cnt_09[4]
.sym 19896 smi_ctrl_ins.int_cnt_09[3]
.sym 19897 w_rx_09_fifo_pulled_data[6]
.sym 19898 w_rx_09_fifo_pulled_data[22]
.sym 19901 w_tx_data_io[6]
.sym 19903 spi_if_ins.o_cs_SB_LUT4_I2_1_O[0]
.sym 19907 w_rx_09_fifo_pulled_data[20]
.sym 19908 w_rx_09_fifo_pulled_data[4]
.sym 19909 smi_ctrl_ins.int_cnt_09[4]
.sym 19910 smi_ctrl_ins.int_cnt_09[3]
.sym 19913 smi_ctrl_ins.int_cnt_09[4]
.sym 19914 w_rx_09_fifo_pulled_data[7]
.sym 19915 smi_ctrl_ins.int_cnt_09[3]
.sym 19916 w_rx_09_fifo_pulled_data[23]
.sym 19925 spi_if_ins.o_cs_SB_LUT4_I3_O[2]
.sym 19927 spi_if_ins.o_cs_SB_LUT4_I2_1_O[0]
.sym 19928 w_tx_data_io[7]
.sym 19929 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 19930 i_glob_clock$SB_IO_IN
.sym 19931 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 19933 w_rx_09_fifo_pulled_data[20]
.sym 19937 w_rx_09_fifo_pulled_data[21]
.sym 19944 i_glob_clock$SB_IO_IN
.sym 19946 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 19948 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[2]
.sym 19950 rx_09_fifo.rd_addr[8]
.sym 19953 rx_09_fifo.rd_addr[9]
.sym 19954 $PACKER_VCC_NET
.sym 19958 w_rx_09_fifo_pulled_data[6]
.sym 19959 w_rx_09_fifo_pulled_data[24]
.sym 19960 $PACKER_VCC_NET
.sym 19962 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 19964 rx_09_fifo.wr_addr[8]
.sym 19965 rx_09_fifo.rd_addr[0]
.sym 19966 rx_09_fifo.wr_addr[3]
.sym 19967 w_rx_09_fifo_pulled_data[25]
.sym 19976 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 19980 w_cs[3]
.sym 19982 w_cs[1]
.sym 19984 o_miso_$_TBUF__Y_E
.sym 19985 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 19987 w_cs[2]
.sym 19989 w_cs[0]
.sym 19996 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 20019 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 20024 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 20030 w_cs[0]
.sym 20031 w_cs[2]
.sym 20032 w_cs[1]
.sym 20033 w_cs[3]
.sym 20042 w_cs[1]
.sym 20043 w_cs[2]
.sym 20044 w_cs[0]
.sym 20045 w_cs[3]
.sym 20050 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 20052 o_miso_$_TBUF__Y_E
.sym 20053 i_sck$SB_IO_IN_$glb_clk
.sym 20056 w_rx_09_fifo_pulled_data[22]
.sym 20060 w_rx_09_fifo_pulled_data[23]
.sym 20069 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 20073 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 20075 rx_09_fifo.wr_addr[5]
.sym 20080 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 20082 w_rx_09_fifo_pulled_data[26]
.sym 20083 w_rx_09_fifo_data[24]
.sym 20086 w_rx_09_fifo_data[21]
.sym 20088 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 20089 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 20090 w_rx_09_fifo_pulled_data[27]
.sym 20102 spi_if_ins.w_rx_data[5]
.sym 20108 spi_if_ins.w_rx_data[6]
.sym 20111 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 20123 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 20125 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 20135 spi_if_ins.w_rx_data[6]
.sym 20136 spi_if_ins.w_rx_data[5]
.sym 20160 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 20167 spi_if_ins.w_rx_data[5]
.sym 20168 spi_if_ins.w_rx_data[6]
.sym 20173 spi_if_ins.w_rx_data[6]
.sym 20174 spi_if_ins.w_rx_data[5]
.sym 20175 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 20176 r_counter_$glb_clk
.sym 20177 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 20179 w_rx_09_fifo_pulled_data[24]
.sym 20183 w_rx_09_fifo_pulled_data[25]
.sym 20191 w_rx_09_fifo_data[22]
.sym 20198 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 20199 rx_09_fifo.rd_addr[8]
.sym 20201 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 20203 rx_09_fifo.rd_addr[9]
.sym 20204 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 20205 w_rx_09_fifo_pulled_data[4]
.sym 20206 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 20208 $PACKER_VCC_NET
.sym 20209 rx_09_fifo.wr_addr[4]
.sym 20212 w_rx_09_fifo_push
.sym 20213 w_rx_09_fifo_pulled_data[5]
.sym 20221 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0_SB_LUT4_I2_O
.sym 20224 w_rx_data[6]
.sym 20242 $PACKER_VCC_NET
.sym 20255 w_rx_data[6]
.sym 20279 $PACKER_VCC_NET
.sym 20298 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0_SB_LUT4_I2_O
.sym 20299 r_counter_$glb_clk
.sym 20302 w_rx_09_fifo_pulled_data[26]
.sym 20306 w_rx_09_fifo_pulled_data[27]
.sym 20318 rx_09_fifo.wr_addr[4]
.sym 20324 rx_09_fifo.wr_addr[5]
.sym 20326 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 20328 w_rx_09_fifo_data[4]
.sym 20331 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 20336 w_rx_09_fifo_pulled_data[7]
.sym 20343 o_rx_h_tx_l$SB_IO_OUT
.sym 20353 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 20354 io_ctrl_ins.o_pmod[7]
.sym 20358 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 20361 w_rx_data[7]
.sym 20362 w_rx_data[2]
.sym 20363 w_rx_data[6]
.sym 20364 w_ioc[0]
.sym 20365 w_rx_data[5]
.sym 20381 w_rx_data[7]
.sym 20388 w_rx_data[6]
.sym 20393 o_rx_h_tx_l$SB_IO_OUT
.sym 20394 w_ioc[0]
.sym 20395 io_ctrl_ins.o_pmod[7]
.sym 20396 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 20406 w_rx_data[2]
.sym 20414 w_rx_data[5]
.sym 20421 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 20422 r_counter_$glb_clk
.sym 20425 w_rx_09_fifo_pulled_data[4]
.sym 20429 w_rx_09_fifo_pulled_data[5]
.sym 20438 rx_09_fifo.rd_addr[9]
.sym 20439 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 20445 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 20447 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[2]
.sym 20448 $PACKER_VCC_NET
.sym 20453 $PACKER_VCC_NET
.sym 20454 w_rx_09_fifo_pulled_data[6]
.sym 20456 rx_09_fifo.wr_addr[8]
.sym 20457 rx_09_fifo.wr_addr[7]
.sym 20458 rx_09_fifo.rd_addr[0]
.sym 20459 w_rx_data[0]
.sym 20466 w_ioc[0]
.sym 20468 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0_SB_LUT4_I2_I3[0]
.sym 20472 w_rx_data[7]
.sym 20474 w_rx_data[2]
.sym 20476 w_rx_data[6]
.sym 20477 o_rx_h_tx_l_b$SB_IO_OUT
.sym 20478 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 20480 w_rx_data[5]
.sym 20481 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0_SB_LUT4_I2_I3[1]
.sym 20483 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 20487 w_rx_data[4]
.sym 20492 io_ctrl_ins.o_pmod[6]
.sym 20500 w_rx_data[2]
.sym 20505 w_rx_data[4]
.sym 20512 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0_SB_LUT4_I2_I3[1]
.sym 20513 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0_SB_LUT4_I2_I3[0]
.sym 20517 w_rx_data[6]
.sym 20525 w_rx_data[7]
.sym 20528 o_rx_h_tx_l_b$SB_IO_OUT
.sym 20529 io_ctrl_ins.o_pmod[6]
.sym 20530 w_ioc[0]
.sym 20531 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 20536 w_rx_data[5]
.sym 20544 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 20545 r_counter_$glb_clk
.sym 20548 w_rx_09_fifo_pulled_data[6]
.sym 20552 w_rx_09_fifo_pulled_data[7]
.sym 20569 rx_09_fifo.wr_addr[5]
.sym 20580 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 20590 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 20596 w_rx_data[3]
.sym 20614 w_rx_data[1]
.sym 20617 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 20619 w_rx_data[0]
.sym 20622 w_rx_data[1]
.sym 20635 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 20641 w_rx_data[3]
.sym 20664 w_rx_data[0]
.sym 20667 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 20668 r_counter_$glb_clk
.sym 20672 i_config[0]$SB_IO_IN
.sym 20682 o_led1$SB_IO_OUT
.sym 20683 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 20688 o_led0$SB_IO_OUT
.sym 20689 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 20699 rx_09_fifo.rd_addr[9]
.sym 20748 w_smi_data_output[5]
.sym 20750 i_smi_a3$SB_IO_IN
.sym 20758 i_smi_a3$SB_IO_IN
.sym 20761 w_smi_data_output[5]
.sym 20775 o_miso_$_TBUF__Y_E
.sym 20776 smi_ctrl_ins.soe_and_reset
.sym 20784 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 20810 rx_24_fifo.wr_addr[2]
.sym 20812 rx_24_fifo.wr_addr[0]
.sym 20813 rx_24_fifo.wr_addr[5]
.sym 20814 rx_24_fifo.wr_addr[4]
.sym 20816 rx_24_fifo.wr_addr[8]
.sym 20818 rx_24_fifo.wr_addr[7]
.sym 20822 rx_24_fifo.wr_addr[3]
.sym 20823 $PACKER_VCC_NET
.sym 20824 rx_24_fifo.wr_addr[9]
.sym 20828 w_rx_24_fifo_push
.sym 20832 w_rx_24_fifo_data[17]
.sym 20835 w_rx_24_fifo_data[16]
.sym 20840 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 20841 rx_24_fifo.wr_addr[6]
.sym 20844 i_mosi$SB_IO_IN
.sym 20862 rx_24_fifo.wr_addr[0]
.sym 20863 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 20865 rx_24_fifo.wr_addr[2]
.sym 20866 rx_24_fifo.wr_addr[3]
.sym 20867 rx_24_fifo.wr_addr[4]
.sym 20868 rx_24_fifo.wr_addr[5]
.sym 20869 rx_24_fifo.wr_addr[6]
.sym 20870 rx_24_fifo.wr_addr[7]
.sym 20871 rx_24_fifo.wr_addr[8]
.sym 20872 rx_24_fifo.wr_addr[9]
.sym 20873 lvds_clock_$glb_clk
.sym 20874 w_rx_24_fifo_push
.sym 20876 w_rx_24_fifo_data[16]
.sym 20880 w_rx_24_fifo_data[17]
.sym 20883 $PACKER_VCC_NET
.sym 20886 $PACKER_VCC_NET
.sym 20893 rx_24_fifo.wr_addr[5]
.sym 20894 rx_24_fifo.wr_addr[3]
.sym 20898 rx_24_fifo.wr_addr[2]
.sym 20902 w_rx_24_fifo_push
.sym 20919 w_rx_24_fifo_push
.sym 20921 smi_ctrl_ins.soe_and_reset
.sym 20926 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 20930 rx_24_fifo.rd_addr[0]
.sym 20936 rx_24_fifo.wr_addr[2]
.sym 20937 o_miso_$_TBUF__Y_E
.sym 20938 w_rx_24_fifo_pulled_data[20]
.sym 20940 int_miso
.sym 20941 w_rx_24_fifo_pulled_data[18]
.sym 20943 $PACKER_VCC_NET
.sym 20953 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 20961 rx_24_fifo.rd_addr[0]
.sym 20965 $PACKER_VCC_NET
.sym 20966 rx_24_fifo.rd_addr[9]
.sym 20967 w_rx_24_fifo_data[19]
.sym 20968 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[1]
.sym 20973 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[2]
.sym 20974 w_rx_24_fifo_data[18]
.sym 20976 rx_24_fifo.rd_addr[7]
.sym 20977 rx_24_fifo.rd_addr[6]
.sym 20978 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 20979 w_rx_24_fifo_pull
.sym 20981 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 20983 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[1]
.sym 20985 w_rx_24_fifo_push
.sym 20991 lvds_rx_24_inst.o_fifo_push_SB_DFFER_Q_E
.sym 21000 rx_24_fifo.rd_addr[0]
.sym 21001 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 21003 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[1]
.sym 21004 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[2]
.sym 21005 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[1]
.sym 21006 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 21007 rx_24_fifo.rd_addr[6]
.sym 21008 rx_24_fifo.rd_addr[7]
.sym 21009 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 21010 rx_24_fifo.rd_addr[9]
.sym 21011 r_counter_$glb_clk
.sym 21012 w_rx_24_fifo_pull
.sym 21013 $PACKER_VCC_NET
.sym 21017 w_rx_24_fifo_data[19]
.sym 21021 w_rx_24_fifo_data[18]
.sym 21027 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 21034 rx_24_fifo.rd_addr[9]
.sym 21042 $PACKER_VCC_NET
.sym 21046 $PACKER_VCC_NET
.sym 21047 $PACKER_VCC_NET
.sym 21049 w_rx_24_fifo_push
.sym 21054 w_rx_24_fifo_data[20]
.sym 21055 rx_24_fifo.wr_addr[9]
.sym 21058 rx_24_fifo.wr_addr[0]
.sym 21060 w_rx_24_fifo_data[21]
.sym 21063 rx_24_fifo.wr_addr[4]
.sym 21066 rx_24_fifo.wr_addr[3]
.sym 21067 $PACKER_VCC_NET
.sym 21069 rx_24_fifo.wr_addr[6]
.sym 21071 rx_24_fifo.wr_addr[5]
.sym 21072 w_rx_24_fifo_push
.sym 21075 rx_24_fifo.wr_addr[7]
.sym 21079 rx_24_fifo.wr_addr[2]
.sym 21080 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 21085 rx_24_fifo.wr_addr[8]
.sym 21092 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[1]
.sym 21102 rx_24_fifo.wr_addr[0]
.sym 21103 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 21105 rx_24_fifo.wr_addr[2]
.sym 21106 rx_24_fifo.wr_addr[3]
.sym 21107 rx_24_fifo.wr_addr[4]
.sym 21108 rx_24_fifo.wr_addr[5]
.sym 21109 rx_24_fifo.wr_addr[6]
.sym 21110 rx_24_fifo.wr_addr[7]
.sym 21111 rx_24_fifo.wr_addr[8]
.sym 21112 rx_24_fifo.wr_addr[9]
.sym 21113 lvds_clock_$glb_clk
.sym 21114 w_rx_24_fifo_push
.sym 21116 w_rx_24_fifo_data[20]
.sym 21120 w_rx_24_fifo_data[21]
.sym 21123 $PACKER_VCC_NET
.sym 21130 w_rx_24_fifo_pulled_data[21]
.sym 21134 rx_24_fifo.wr_addr[0]
.sym 21136 w_rx_24_fifo_data[21]
.sym 21137 w_rx_24_fifo_push
.sym 21138 w_rx_24_fifo_full
.sym 21139 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 21145 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 21146 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 21151 rx_09_fifo.wr_addr_gray_rd[9]
.sym 21157 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[2]
.sym 21158 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[1]
.sym 21160 rx_24_fifo.rd_addr[0]
.sym 21161 rx_24_fifo.rd_addr[7]
.sym 21163 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 21164 rx_24_fifo.rd_addr[9]
.sym 21165 rx_24_fifo.rd_addr[6]
.sym 21167 w_rx_24_fifo_pull
.sym 21169 w_rx_24_fifo_data[22]
.sym 21171 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[1]
.sym 21178 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 21179 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 21181 w_rx_24_fifo_data[23]
.sym 21185 $PACKER_VCC_NET
.sym 21190 rx_09_fifo.wr_addr_gray_rd[2]
.sym 21194 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_O_1_I0[1]
.sym 21204 rx_24_fifo.rd_addr[0]
.sym 21205 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 21207 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[1]
.sym 21208 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[2]
.sym 21209 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[1]
.sym 21210 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 21211 rx_24_fifo.rd_addr[6]
.sym 21212 rx_24_fifo.rd_addr[7]
.sym 21213 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 21214 rx_24_fifo.rd_addr[9]
.sym 21215 r_counter_$glb_clk
.sym 21216 w_rx_24_fifo_pull
.sym 21217 $PACKER_VCC_NET
.sym 21221 w_rx_24_fifo_data[23]
.sym 21225 w_rx_24_fifo_data[22]
.sym 21231 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[2]
.sym 21234 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[1]
.sym 21239 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 21247 rx_09_fifo.rd_addr[8]
.sym 21248 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[3]
.sym 21253 w_rx_24_fifo_push
.sym 21258 rx_24_fifo.wr_addr[2]
.sym 21259 rx_24_fifo.wr_addr[3]
.sym 21261 rx_24_fifo.wr_addr[5]
.sym 21262 rx_24_fifo.wr_addr[4]
.sym 21267 rx_24_fifo.wr_addr[6]
.sym 21269 w_rx_24_fifo_data[1]
.sym 21271 $PACKER_VCC_NET
.sym 21272 rx_24_fifo.wr_addr[9]
.sym 21273 rx_24_fifo.wr_addr[8]
.sym 21276 w_rx_24_fifo_push
.sym 21280 w_rx_24_fifo_data[0]
.sym 21281 rx_24_fifo.wr_addr[7]
.sym 21287 rx_24_fifo.wr_addr[0]
.sym 21288 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 21291 spi_if_ins.spi.SCKr[2]
.sym 21293 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 21295 spi_if_ins.spi.SCKr[1]
.sym 21296 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 21297 spi_if_ins.spi.SCKr[0]
.sym 21306 rx_24_fifo.wr_addr[0]
.sym 21307 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 21309 rx_24_fifo.wr_addr[2]
.sym 21310 rx_24_fifo.wr_addr[3]
.sym 21311 rx_24_fifo.wr_addr[4]
.sym 21312 rx_24_fifo.wr_addr[5]
.sym 21313 rx_24_fifo.wr_addr[6]
.sym 21314 rx_24_fifo.wr_addr[7]
.sym 21315 rx_24_fifo.wr_addr[8]
.sym 21316 rx_24_fifo.wr_addr[9]
.sym 21317 lvds_clock_$glb_clk
.sym 21318 w_rx_24_fifo_push
.sym 21320 w_rx_24_fifo_data[0]
.sym 21324 w_rx_24_fifo_data[1]
.sym 21327 $PACKER_VCC_NET
.sym 21332 rx_24_fifo.wr_addr[2]
.sym 21333 rx_24_fifo.wr_addr[3]
.sym 21337 rx_24_fifo.wr_addr[5]
.sym 21344 rx_24_fifo.rd_addr[0]
.sym 21346 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 21349 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 21350 o_miso_$_TBUF__Y_E
.sym 21353 int_miso
.sym 21354 w_rx_24_fifo_pulled_data[2]
.sym 21355 rx_24_fifo.wr_addr[2]
.sym 21362 w_rx_24_fifo_data[2]
.sym 21364 rx_24_fifo.rd_addr[6]
.sym 21366 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 21367 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 21368 rx_24_fifo.rd_addr[9]
.sym 21369 rx_24_fifo.rd_addr[0]
.sym 21371 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[1]
.sym 21373 $PACKER_VCC_NET
.sym 21374 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 21375 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[1]
.sym 21376 w_rx_24_fifo_data[3]
.sym 21377 rx_24_fifo.rd_addr[7]
.sym 21381 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[2]
.sym 21387 w_rx_24_fifo_pull
.sym 21392 spi_if_ins.spi.r_tx_byte[3]
.sym 21398 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 21399 spi_if_ins.spi.r_tx_byte[7]
.sym 21408 rx_24_fifo.rd_addr[0]
.sym 21409 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 21411 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[1]
.sym 21412 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[2]
.sym 21413 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[1]
.sym 21414 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 21415 rx_24_fifo.rd_addr[6]
.sym 21416 rx_24_fifo.rd_addr[7]
.sym 21417 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 21418 rx_24_fifo.rd_addr[9]
.sym 21419 r_counter_$glb_clk
.sym 21420 w_rx_24_fifo_pull
.sym 21421 $PACKER_VCC_NET
.sym 21425 w_rx_24_fifo_data[3]
.sym 21429 w_rx_24_fifo_data[2]
.sym 21431 w_lvds_rx_09_d1_SB_LUT4_I2_O[2]
.sym 21435 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 21437 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 21439 lvds_rx_09_inst.r_state_if_SB_DFFER_Q_E
.sym 21442 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 21444 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 21446 w_rx_09_fifo_data[6]
.sym 21447 $PACKER_VCC_NET
.sym 21448 w_rx_09_fifo_data[7]
.sym 21449 $PACKER_VCC_NET
.sym 21451 rx_09_fifo.wr_addr[9]
.sym 21453 $PACKER_VCC_NET
.sym 21454 rx_09_fifo.wr_addr[9]
.sym 21457 w_rx_24_fifo_data[7]
.sym 21462 w_rx_24_fifo_data[4]
.sym 21464 rx_24_fifo.wr_addr[0]
.sym 21469 rx_24_fifo.wr_addr[9]
.sym 21471 rx_24_fifo.wr_addr[6]
.sym 21474 rx_24_fifo.wr_addr[3]
.sym 21476 rx_24_fifo.wr_addr[5]
.sym 21477 rx_24_fifo.wr_addr[4]
.sym 21480 w_rx_24_fifo_push
.sym 21481 rx_24_fifo.wr_addr[7]
.sym 21487 rx_24_fifo.wr_addr[8]
.sym 21488 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 21489 w_rx_24_fifo_data[5]
.sym 21491 $PACKER_VCC_NET
.sym 21493 rx_24_fifo.wr_addr[2]
.sym 21496 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 21498 int_miso
.sym 21510 rx_24_fifo.wr_addr[0]
.sym 21511 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 21513 rx_24_fifo.wr_addr[2]
.sym 21514 rx_24_fifo.wr_addr[3]
.sym 21515 rx_24_fifo.wr_addr[4]
.sym 21516 rx_24_fifo.wr_addr[5]
.sym 21517 rx_24_fifo.wr_addr[6]
.sym 21518 rx_24_fifo.wr_addr[7]
.sym 21519 rx_24_fifo.wr_addr[8]
.sym 21520 rx_24_fifo.wr_addr[9]
.sym 21521 lvds_clock_$glb_clk
.sym 21522 w_rx_24_fifo_push
.sym 21524 w_rx_24_fifo_data[4]
.sym 21528 w_rx_24_fifo_data[5]
.sym 21531 $PACKER_VCC_NET
.sym 21536 rx_09_fifo.wr_addr[0]
.sym 21540 rx_24_fifo.wr_addr[0]
.sym 21545 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 21548 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 21549 w_rx_09_fifo_pull
.sym 21550 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 21552 spi_if_ins.r_tx_data_valid
.sym 21553 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 21554 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 21555 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 21557 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 21558 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 21559 rx_09_fifo.wr_addr[0]
.sym 21567 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 21570 rx_24_fifo.rd_addr[6]
.sym 21573 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[1]
.sym 21574 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[2]
.sym 21575 w_rx_24_fifo_pull
.sym 21576 rx_24_fifo.rd_addr[7]
.sym 21577 $PACKER_VCC_NET
.sym 21579 rx_24_fifo.rd_addr[0]
.sym 21581 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 21586 w_rx_24_fifo_data[6]
.sym 21591 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[1]
.sym 21592 rx_24_fifo.rd_addr[9]
.sym 21593 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 21595 w_rx_24_fifo_data[7]
.sym 21597 spi_if_ins.spi.r_rx_done
.sym 21602 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 21612 rx_24_fifo.rd_addr[0]
.sym 21613 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 21615 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[1]
.sym 21616 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[2]
.sym 21617 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[1]
.sym 21618 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 21619 rx_24_fifo.rd_addr[6]
.sym 21620 rx_24_fifo.rd_addr[7]
.sym 21621 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 21622 rx_24_fifo.rd_addr[9]
.sym 21623 r_counter_$glb_clk
.sym 21624 w_rx_24_fifo_pull
.sym 21625 $PACKER_VCC_NET
.sym 21629 w_rx_24_fifo_data[7]
.sym 21633 w_rx_24_fifo_data[6]
.sym 21644 i_glob_clock$SB_IO_IN
.sym 21655 rx_09_fifo.rd_addr[8]
.sym 21656 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[3]
.sym 21659 w_rx_09_fifo_data[5]
.sym 21666 w_rx_09_fifo_data[8]
.sym 21667 rx_09_fifo.wr_addr[3]
.sym 21669 rx_09_fifo.wr_addr[5]
.sym 21670 rx_09_fifo.wr_addr[4]
.sym 21676 rx_09_fifo.wr_addr[7]
.sym 21678 rx_09_fifo.wr_addr[9]
.sym 21679 $PACKER_VCC_NET
.sym 21682 w_rx_09_fifo_data[9]
.sym 21686 rx_09_fifo.wr_addr[6]
.sym 21691 rx_09_fifo.wr_addr[8]
.sym 21693 w_rx_09_fifo_push
.sym 21695 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 21696 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 21697 rx_09_fifo.wr_addr[0]
.sym 21700 spi_if_ins.spi.r_rx_bit_count[2]
.sym 21701 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 21702 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 21704 spi_if_ins.spi.r_rx_bit_count[0]
.sym 21705 spi_if_ins.spi.r_rx_bit_count[1]
.sym 21714 rx_09_fifo.wr_addr[0]
.sym 21715 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 21717 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 21718 rx_09_fifo.wr_addr[3]
.sym 21719 rx_09_fifo.wr_addr[4]
.sym 21720 rx_09_fifo.wr_addr[5]
.sym 21721 rx_09_fifo.wr_addr[6]
.sym 21722 rx_09_fifo.wr_addr[7]
.sym 21723 rx_09_fifo.wr_addr[8]
.sym 21724 rx_09_fifo.wr_addr[9]
.sym 21725 lvds_clock_$glb_clk
.sym 21726 w_rx_09_fifo_push
.sym 21728 w_rx_09_fifo_data[8]
.sym 21732 w_rx_09_fifo_data[9]
.sym 21735 $PACKER_VCC_NET
.sym 21747 $PACKER_VCC_NET
.sym 21751 rx_09_fifo.wr_addr[3]
.sym 21752 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[2]
.sym 21753 rx_09_fifo.wr_addr[9]
.sym 21754 w_rx_09_fifo_pulled_data[11]
.sym 21758 o_miso_$_TBUF__Y_E
.sym 21760 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 21770 w_rx_09_fifo_pull
.sym 21774 w_rx_09_fifo_data[10]
.sym 21776 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 21777 rx_09_fifo.rd_addr[8]
.sym 21778 rx_09_fifo.rd_addr[9]
.sym 21779 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 21780 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 21781 $PACKER_VCC_NET
.sym 21782 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 21783 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[2]
.sym 21784 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 21790 w_rx_09_fifo_data[11]
.sym 21794 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[3]
.sym 21797 rx_09_fifo.rd_addr[0]
.sym 21801 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 21802 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 21804 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 21806 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 21807 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 21816 rx_09_fifo.rd_addr[0]
.sym 21817 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 21819 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[2]
.sym 21820 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[3]
.sym 21821 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 21822 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 21823 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 21824 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 21825 rx_09_fifo.rd_addr[8]
.sym 21826 rx_09_fifo.rd_addr[9]
.sym 21827 r_counter_$glb_clk
.sym 21828 w_rx_09_fifo_pull
.sym 21829 $PACKER_VCC_NET
.sym 21833 w_rx_09_fifo_data[11]
.sym 21837 w_rx_09_fifo_data[10]
.sym 21855 $PACKER_VCC_NET
.sym 21856 w_rx_09_fifo_data[7]
.sym 21859 w_rx_09_fifo_data[6]
.sym 21860 rx_09_fifo.wr_addr[6]
.sym 21861 $PACKER_VCC_NET
.sym 21862 rx_09_fifo.wr_addr[9]
.sym 21870 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 21872 rx_09_fifo.wr_addr[4]
.sym 21873 rx_09_fifo.wr_addr[5]
.sym 21874 rx_09_fifo.wr_addr[6]
.sym 21876 rx_09_fifo.wr_addr[0]
.sym 21877 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 21880 rx_09_fifo.wr_addr[7]
.sym 21881 w_rx_09_fifo_push
.sym 21888 w_rx_09_fifo_data[20]
.sym 21889 rx_09_fifo.wr_addr[3]
.sym 21891 rx_09_fifo.wr_addr[9]
.sym 21895 rx_09_fifo.wr_addr[8]
.sym 21897 w_rx_09_fifo_data[21]
.sym 21899 $PACKER_VCC_NET
.sym 21903 spi_if_ins.spi.r_rx_byte[0]
.sym 21904 spi_if_ins.spi.r_rx_byte[7]
.sym 21909 spi_if_ins.spi.r_rx_byte[1]
.sym 21918 rx_09_fifo.wr_addr[0]
.sym 21919 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 21921 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 21922 rx_09_fifo.wr_addr[3]
.sym 21923 rx_09_fifo.wr_addr[4]
.sym 21924 rx_09_fifo.wr_addr[5]
.sym 21925 rx_09_fifo.wr_addr[6]
.sym 21926 rx_09_fifo.wr_addr[7]
.sym 21927 rx_09_fifo.wr_addr[8]
.sym 21928 rx_09_fifo.wr_addr[9]
.sym 21929 lvds_clock_$glb_clk
.sym 21930 w_rx_09_fifo_push
.sym 21932 w_rx_09_fifo_data[20]
.sym 21936 w_rx_09_fifo_data[21]
.sym 21939 $PACKER_VCC_NET
.sym 21944 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 21956 rx_09_fifo.wr_addr[0]
.sym 21957 w_rx_09_fifo_pull
.sym 21958 w_rx_09_fifo_pull
.sym 21959 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 21961 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 21963 w_rx_09_fifo_data[23]
.sym 21965 w_rx_09_fifo_data[25]
.sym 21967 w_rx_09_fifo_data[27]
.sym 21972 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 21974 rx_09_fifo.rd_addr[8]
.sym 21975 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 21976 w_rx_09_fifo_data[22]
.sym 21977 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[3]
.sym 21978 w_rx_09_fifo_data[23]
.sym 21981 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[2]
.sym 21982 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 21983 w_rx_09_fifo_pull
.sym 21984 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 21985 rx_09_fifo.rd_addr[0]
.sym 21987 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 21992 $PACKER_VCC_NET
.sym 21993 rx_09_fifo.rd_addr[9]
.sym 22005 spi_if_ins.w_rx_data[1]
.sym 22009 spi_if_ins.w_rx_data[0]
.sym 22010 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 22020 rx_09_fifo.rd_addr[0]
.sym 22021 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 22023 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[2]
.sym 22024 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[3]
.sym 22025 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 22026 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 22027 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 22028 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 22029 rx_09_fifo.rd_addr[8]
.sym 22030 rx_09_fifo.rd_addr[9]
.sym 22031 r_counter_$glb_clk
.sym 22032 w_rx_09_fifo_pull
.sym 22033 $PACKER_VCC_NET
.sym 22037 w_rx_09_fifo_data[23]
.sym 22041 w_rx_09_fifo_data[22]
.sym 22059 rx_09_fifo.rd_addr[8]
.sym 22060 i_button_SB_LUT4_I2_I3[0]
.sym 22063 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 22064 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[3]
.sym 22065 w_rx_09_fifo_data[26]
.sym 22067 w_rx_09_fifo_data[5]
.sym 22074 w_rx_09_fifo_data[24]
.sym 22077 rx_09_fifo.wr_addr[3]
.sym 22080 rx_09_fifo.wr_addr[4]
.sym 22083 rx_09_fifo.wr_addr[8]
.sym 22086 rx_09_fifo.wr_addr[5]
.sym 22087 $PACKER_VCC_NET
.sym 22088 rx_09_fifo.wr_addr[7]
.sym 22089 rx_09_fifo.wr_addr[6]
.sym 22091 rx_09_fifo.wr_addr[9]
.sym 22094 rx_09_fifo.wr_addr[0]
.sym 22097 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 22099 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 22101 w_rx_09_fifo_push
.sym 22103 w_rx_09_fifo_data[25]
.sym 22111 w_rx_09_fifo_data[27]
.sym 22122 rx_09_fifo.wr_addr[0]
.sym 22123 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 22125 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 22126 rx_09_fifo.wr_addr[3]
.sym 22127 rx_09_fifo.wr_addr[4]
.sym 22128 rx_09_fifo.wr_addr[5]
.sym 22129 rx_09_fifo.wr_addr[6]
.sym 22130 rx_09_fifo.wr_addr[7]
.sym 22131 rx_09_fifo.wr_addr[8]
.sym 22132 rx_09_fifo.wr_addr[9]
.sym 22133 lvds_clock_$glb_clk
.sym 22134 w_rx_09_fifo_push
.sym 22136 w_rx_09_fifo_data[24]
.sym 22140 w_rx_09_fifo_data[25]
.sym 22143 $PACKER_VCC_NET
.sym 22156 rx_09_fifo.wr_addr[7]
.sym 22157 $PACKER_VCC_NET
.sym 22160 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[2]
.sym 22163 rx_09_fifo.wr_addr[3]
.sym 22179 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 22180 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[2]
.sym 22183 rx_09_fifo.rd_addr[9]
.sym 22184 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 22186 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 22187 w_rx_09_fifo_pull
.sym 22189 rx_09_fifo.rd_addr[8]
.sym 22192 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 22196 $PACKER_VCC_NET
.sym 22198 rx_09_fifo.rd_addr[0]
.sym 22202 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[3]
.sym 22203 w_rx_09_fifo_data[26]
.sym 22205 w_rx_09_fifo_data[27]
.sym 22207 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 22208 io_ctrl_ins.led0_state_SB_DFFESR_Q_E
.sym 22224 rx_09_fifo.rd_addr[0]
.sym 22225 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 22227 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[2]
.sym 22228 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[3]
.sym 22229 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 22230 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 22231 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 22232 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 22233 rx_09_fifo.rd_addr[8]
.sym 22234 rx_09_fifo.rd_addr[9]
.sym 22235 r_counter_$glb_clk
.sym 22236 w_rx_09_fifo_pull
.sym 22237 $PACKER_VCC_NET
.sym 22241 w_rx_09_fifo_data[27]
.sym 22245 w_rx_09_fifo_data[26]
.sym 22264 w_rx_09_fifo_data[7]
.sym 22266 w_rx_data[0]
.sym 22267 w_rx_09_fifo_data[6]
.sym 22280 rx_09_fifo.wr_addr[0]
.sym 22281 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 22283 rx_09_fifo.wr_addr[5]
.sym 22284 rx_09_fifo.wr_addr[4]
.sym 22285 rx_09_fifo.wr_addr[9]
.sym 22287 rx_09_fifo.wr_addr[6]
.sym 22289 w_rx_09_fifo_push
.sym 22291 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 22293 w_rx_09_fifo_data[4]
.sym 22294 w_rx_09_fifo_data[5]
.sym 22298 $PACKER_VCC_NET
.sym 22301 rx_09_fifo.wr_addr[3]
.sym 22302 rx_09_fifo.wr_addr[7]
.sym 22303 rx_09_fifo.wr_addr[8]
.sym 22310 o_led0$SB_IO_OUT
.sym 22315 o_led1$SB_IO_OUT
.sym 22326 rx_09_fifo.wr_addr[0]
.sym 22327 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 22329 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 22330 rx_09_fifo.wr_addr[3]
.sym 22331 rx_09_fifo.wr_addr[4]
.sym 22332 rx_09_fifo.wr_addr[5]
.sym 22333 rx_09_fifo.wr_addr[6]
.sym 22334 rx_09_fifo.wr_addr[7]
.sym 22335 rx_09_fifo.wr_addr[8]
.sym 22336 rx_09_fifo.wr_addr[9]
.sym 22337 lvds_clock_$glb_clk
.sym 22338 w_rx_09_fifo_push
.sym 22340 w_rx_09_fifo_data[4]
.sym 22344 w_rx_09_fifo_data[5]
.sym 22347 $PACKER_VCC_NET
.sym 22353 $PACKER_VCC_NET
.sym 22366 w_rx_09_fifo_pull
.sym 22380 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 22384 $PACKER_VCC_NET
.sym 22385 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[3]
.sym 22386 rx_09_fifo.rd_addr[0]
.sym 22389 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[2]
.sym 22391 w_rx_09_fifo_pull
.sym 22392 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 22394 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 22395 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 22401 rx_09_fifo.rd_addr[9]
.sym 22402 w_rx_09_fifo_data[7]
.sym 22404 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 22405 w_rx_09_fifo_data[6]
.sym 22409 rx_09_fifo.rd_addr[8]
.sym 22424 rx_09_fifo.rd_addr[0]
.sym 22425 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 22427 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[2]
.sym 22428 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[3]
.sym 22429 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 22430 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 22431 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 22432 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 22433 rx_09_fifo.rd_addr[8]
.sym 22434 rx_09_fifo.rd_addr[9]
.sym 22435 r_counter_$glb_clk
.sym 22436 w_rx_09_fifo_pull
.sym 22437 $PACKER_VCC_NET
.sym 22441 w_rx_09_fifo_data[7]
.sym 22445 w_rx_09_fifo_data[6]
.sym 22469 io_ctrl_ins.led0_state_SB_DFFESR_Q_E
.sym 22471 rx_09_fifo.rd_addr[8]
.sym 22474 i_config[0]$SB_IO_IN
.sym 22487 o_led1$SB_IO_OUT
.sym 22509 o_led1$SB_IO_OUT
.sym 22517 int_miso
.sym 22519 o_miso_$_TBUF__Y_E
.sym 22531 o_miso_$_TBUF__Y_E
.sym 22539 int_miso
.sym 22557 rx_24_fifo.wr_addr[2]
.sym 22563 i_mosi$SB_IO_IN
.sym 22565 w_rx_24_fifo_push
.sym 22568 i_mosi$SB_IO_IN
.sym 22586 i_ss$SB_IO_IN
.sym 22604 i_smi_soe_se$SB_IO_IN
.sym 22606 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 22648 i_ss$SB_IO_IN
.sym 22653 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 22655 i_smi_soe_se$SB_IO_IN
.sym 22666 i_sck$SB_IO_IN
.sym 22668 i_ss$SB_IO_IN
.sym 22707 i_ss$SB_IO_IN
.sym 22711 i_sck$SB_IO_IN
.sym 22714 o_miso_$_TBUF__Y_E
.sym 22715 i_ss$SB_IO_IN
.sym 22726 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 22729 i_sck$SB_IO_IN
.sym 22831 lvds_rx_24_inst.o_fifo_push_SB_DFFER_Q_E
.sym 22840 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 22882 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 22883 w_rx_24_fifo_full
.sym 22888 lvds_rx_24_inst.o_fifo_push_SB_DFFER_Q_E
.sym 22896 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 22898 w_lvds_rx_24_d0_SB_LUT4_I3_I2[3]
.sym 22909 w_lvds_rx_24_d0_SB_LUT4_I3_I2[3]
.sym 22911 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 22912 w_rx_24_fifo_full
.sym 22945 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 22947 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 22949 lvds_rx_24_inst.o_fifo_push_SB_DFFER_Q_E
.sym 22950 lvds_clock_$glb_clk
.sym 22951 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O_$glb_sr
.sym 22962 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[2]
.sym 22963 i_mosi$SB_IO_IN
.sym 22968 w_rx_24_fifo_push
.sym 22972 i_smi_a3$SB_IO_IN
.sym 22977 i_ss$SB_IO_IN
.sym 22978 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 22984 w_lvds_rx_24_d0_SB_LUT4_I3_I2[3]
.sym 23003 rx_09_fifo.wr_addr_gray_rd[2]
.sym 23065 rx_09_fifo.wr_addr_gray_rd[2]
.sym 23073 r_counter_$glb_clk
.sym 23100 i_ss$SB_IO_IN
.sym 23101 i_sck$SB_IO_IN
.sym 23103 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 23106 o_miso_$_TBUF__Y_E
.sym 23107 w_lvds_rx_09_d0_SB_LUT4_I3_I0[0]
.sym 23123 rx_09_fifo.wr_addr_gray_rd[9]
.sym 23126 rx_09_fifo.wr_addr_gray[2]
.sym 23164 rx_09_fifo.wr_addr_gray[2]
.sym 23186 rx_09_fifo.wr_addr_gray_rd[9]
.sym 23196 r_counter_$glb_clk
.sym 23198 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 23200 w_lvds_rx_09_d0_SB_LUT4_I3_I0[0]
.sym 23214 rx_09_fifo.wr_addr_gray[2]
.sym 23222 i_sck$SB_IO_IN
.sym 23224 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 23231 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 23249 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 23250 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 23256 spi_if_ins.spi.SCKr[2]
.sym 23259 spi_if_ins.spi.r_tx_bit_count[2]
.sym 23261 i_sck$SB_IO_IN
.sym 23268 spi_if_ins.spi.SCKr[1]
.sym 23270 spi_if_ins.spi.SCKr[0]
.sym 23281 spi_if_ins.spi.SCKr[1]
.sym 23290 spi_if_ins.spi.SCKr[2]
.sym 23291 spi_if_ins.spi.r_tx_bit_count[2]
.sym 23292 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 23293 spi_if_ins.spi.SCKr[1]
.sym 23303 spi_if_ins.spi.SCKr[0]
.sym 23308 spi_if_ins.spi.SCKr[1]
.sym 23310 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 23311 spi_if_ins.spi.SCKr[2]
.sym 23317 i_sck$SB_IO_IN
.sym 23319 r_counter_$glb_clk
.sym 23332 rx_09_fifo.wr_addr[3]
.sym 23335 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 23348 i_ss$SB_IO_IN
.sym 23352 spi_if_ins.r_tx_byte[7]
.sym 23364 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 23368 spi_if_ins.r_tx_byte[7]
.sym 23369 spi_if_ins.spi.r_tx_byte[7]
.sym 23380 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 23381 spi_if_ins.r_tx_byte[3]
.sym 23382 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 23386 spi_if_ins.spi.r_tx_byte[3]
.sym 23389 spi_if_ins.spi.r_tx_bit_count[2]
.sym 23398 spi_if_ins.r_tx_byte[3]
.sym 23431 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 23432 spi_if_ins.spi.r_tx_byte[7]
.sym 23433 spi_if_ins.spi.r_tx_bit_count[2]
.sym 23434 spi_if_ins.spi.r_tx_byte[3]
.sym 23440 spi_if_ins.r_tx_byte[7]
.sym 23441 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 23442 r_counter_$glb_clk
.sym 23443 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 23469 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 23470 r_tx_data[7]
.sym 23475 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 23477 i_ss$SB_IO_IN
.sym 23478 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 23487 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 23491 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 23499 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 23504 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 23505 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 23509 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 23511 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 23512 spi_if_ins.r_tx_byte[7]
.sym 23530 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 23531 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 23532 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 23533 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 23543 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 23544 spi_if_ins.r_tx_byte[7]
.sym 23545 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 23564 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 23565 r_counter_$glb_clk
.sym 23570 spi_if_ins.r_tx_byte[7]
.sym 23574 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 23581 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 23590 i_glob_clock$SB_IO_IN
.sym 23592 i_ss$SB_IO_IN
.sym 23598 o_miso_$_TBUF__Y_E
.sym 23600 i_ss$SB_IO_IN
.sym 23611 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 23616 spi_if_ins.r_tx_data_valid
.sym 23618 i_ss$SB_IO_IN
.sym 23635 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 23637 i_ss$SB_IO_IN
.sym 23647 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 23678 spi_if_ins.r_tx_data_valid
.sym 23680 i_ss$SB_IO_IN
.sym 23687 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 23688 i_sck$SB_IO_IN_$glb_clk
.sym 23689 i_ss$SB_IO_IN
.sym 23706 spi_if_ins.spi.r_rx_done
.sym 23710 spi_if_ins.r_tx_byte_SB_DFFE_Q_E
.sym 23717 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 23719 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 23721 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 23733 spi_if_ins.spi.r_rx_bit_count[2]
.sym 23752 i_ss$SB_IO_IN
.sym 23753 spi_if_ins.spi.r_rx_bit_count[0]
.sym 23754 spi_if_ins.spi.r_rx_bit_count[1]
.sym 23760 i_ss$SB_IO_IN
.sym 23761 spi_if_ins.spi.r_rx_bit_count[0]
.sym 23763 $nextpnr_ICESTORM_LC_8$O
.sym 23765 spi_if_ins.spi.r_rx_bit_count[0]
.sym 23769 spi_if_ins.spi.r_rx_bit_count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 23772 spi_if_ins.spi.r_rx_bit_count[1]
.sym 23776 spi_if_ins.spi.r_rx_bit_count[2]
.sym 23779 spi_if_ins.spi.r_rx_bit_count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 23782 spi_if_ins.spi.r_rx_bit_count[0]
.sym 23784 spi_if_ins.spi.r_rx_bit_count[1]
.sym 23785 spi_if_ins.spi.r_rx_bit_count[2]
.sym 23788 spi_if_ins.spi.r_rx_bit_count[2]
.sym 23789 i_ss$SB_IO_IN
.sym 23790 spi_if_ins.spi.r_rx_bit_count[0]
.sym 23791 spi_if_ins.spi.r_rx_bit_count[1]
.sym 23800 spi_if_ins.spi.r_rx_bit_count[0]
.sym 23806 spi_if_ins.spi.r_rx_bit_count[1]
.sym 23808 spi_if_ins.spi.r_rx_bit_count[0]
.sym 23811 i_sck$SB_IO_IN_$glb_clk
.sym 23812 i_ss$SB_IO_IN
.sym 23845 $PACKER_VCC_NET
.sym 23856 o_miso_$_TBUF__Y_E
.sym 23857 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 23862 i_ss$SB_IO_IN
.sym 23874 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 23877 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 23878 i_mosi$SB_IO_IN
.sym 23882 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 23893 i_ss$SB_IO_IN
.sym 23895 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 23902 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 23914 i_mosi$SB_IO_IN
.sym 23926 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 23932 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 23933 o_miso_$_TBUF__Y_E
.sym 23934 i_sck$SB_IO_IN_$glb_clk
.sym 23937 $PACKER_GND_NET
.sym 23967 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 23968 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 23981 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 23991 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 24000 i_mosi$SB_IO_IN
.sym 24004 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 24016 i_mosi$SB_IO_IN
.sym 24023 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 24055 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 24056 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 24057 i_sck$SB_IO_IN_$glb_clk
.sym 24102 spi_if_ins.spi.r_rx_byte[7]
.sym 24107 spi_if_ins.spi.r_rx_byte[1]
.sym 24109 spi_if_ins.spi.r_rx_byte[0]
.sym 24127 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 24139 spi_if_ins.spi.r_rx_byte[1]
.sym 24164 spi_if_ins.spi.r_rx_byte[0]
.sym 24171 spi_if_ins.spi.r_rx_byte[7]
.sym 24179 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 24180 r_counter_$glb_clk
.sym 24198 spi_if_ins.w_rx_data[1]
.sym 24217 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 24240 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 24253 w_rx_09_fifo_data[25]
.sym 24286 w_rx_09_fifo_data[25]
.sym 24288 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 24302 w_lvds_rx_09_d0_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 24303 lvds_clock_$glb_clk
.sym 24304 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 24332 w_rx_data[1]
.sym 24349 i_button_SB_LUT4_I2_I3[0]
.sym 24374 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 24377 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 24380 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 24381 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 24382 i_button_SB_LUT4_I2_I3[0]
.sym 24440 io_ctrl_ins.led0_state_SB_DFFESR_Q_E
.sym 24469 w_rx_data[0]
.sym 24492 w_rx_data[1]
.sym 24496 io_ctrl_ins.led0_state_SB_DFFESR_Q_E
.sym 24502 w_rx_data[0]
.sym 24532 w_rx_data[1]
.sym 24548 io_ctrl_ins.led0_state_SB_DFFESR_Q_E
.sym 24549 r_counter_$glb_clk
.sym 24550 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O_$glb_sr
.sym 24567 o_tr_vc1_b$SB_IO_OUT
.sym 24596 o_led0$SB_IO_OUT
.sym 24605 o_led0$SB_IO_OUT
.sym 24664 i_ss$SB_IO_IN
.sym 24941 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 25014 lvds_rx_24_inst.o_fifo_push_SB_DFFER_Q_E
.sym 25053 lvds_rx_24_inst.o_fifo_push_SB_DFFER_Q_E
.sym 25485 w_lvds_rx_09_d1_SB_LUT4_I2_O[2]
.sym 25490 w_lvds_rx_09_d0_SB_LUT4_I3_I0[0]
.sym 25496 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 25499 lvds_rx_09_inst.r_state_if_SB_DFFER_Q_E
.sym 25505 w_lvds_rx_09_d0_SB_LUT4_I3_I0[0]
.sym 25506 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 25507 w_lvds_rx_09_d1_SB_LUT4_I2_O[2]
.sym 25517 w_lvds_rx_09_d0_SB_LUT4_I3_I0[0]
.sym 25519 w_lvds_rx_09_d1_SB_LUT4_I2_O[2]
.sym 25520 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 25551 lvds_rx_09_inst.r_state_if_SB_DFFER_Q_E
.sym 25552 lvds_clock_$glb_clk
.sym 25553 sys_ctrl_ins.o_soft_reset_SB_LUT4_I3_O_$glb_sr
.sym 25562 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 25711 i_glob_clock$SB_IO_IN
.sym 25873 i_sck$SB_IO_IN
.sym 25878 i_glob_clock$SB_IO_IN
.sym 25940 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 25943 r_tx_data[7]
.sym 25948 spi_if_ins.r_tx_byte_SB_DFFE_Q_E
.sym 25989 r_tx_data[7]
.sym 26012 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 26016 spi_if_ins.r_tx_byte_SB_DFFE_Q_E
.sym 26017 r_counter_$glb_clk
.sym 26038 $PACKER_VCC_NET
.sym 26651 o_rx_h_tx_l$SB_IO_OUT
.sym 26804 o_tr_vc2$SB_IO_OUT
.sym 26811 o_tr_vc1$SB_IO_OUT
.sym 26964 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27283 w_smi_read_req
.sym 27285 i_smi_a3$SB_IO_IN
.sym 27294 w_smi_read_req
.sym 27300 i_smi_a3$SB_IO_IN
.sym 27397 i_glob_clock$SB_IO_IN
.sym 27429 i_sck$SB_IO_IN
.sym 27440 i_sck$SB_IO_IN
.sym 27459 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 27460 $PACKER_VCC_NET
.sym 27476 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 27478 $PACKER_VCC_NET
.sym 27552 $PACKER_GND_NET
.sym 27559 $PACKER_GND_NET
.sym 27577 o_tr_vc1_b$SB_IO_OUT
.sym 27582 o_rx_h_tx_l$SB_IO_OUT
.sym 27598 o_rx_h_tx_l$SB_IO_OUT
.sym 27605 o_tr_vc1$SB_IO_OUT
.sym 27608 o_tr_vc2$SB_IO_OUT
.sym 27624 o_tr_vc2$SB_IO_OUT
.sym 27629 o_tr_vc1$SB_IO_OUT
.sym 27631 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27634 o_tr_vc1_b$SB_IO_OUT
.sym 27647 o_tr_vc1_b$SB_IO_OUT
.sym 27653 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27747 lvds_rx_09_inst.r_phase_count[0]
.sym 27751 lvds_rx_09_inst.r_phase_count[1]
.sym 27752 $PACKER_VCC_NET
.sym 27753 lvds_rx_09_inst.r_phase_count[0]
.sym 27754 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 27756 $PACKER_VCC_NET
.sym 27757 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 27758 w_lvds_rx_09_d0_SB_LUT4_I3_I0[0]
.sym 27759 w_lvds_rx_09_d0_SB_LUT4_I3_I0[1]
.sym 27760 w_lvds_rx_09_d0_SB_LUT4_I3_I0[2]
.sym 27761 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 27762 w_lvds_rx_09_d0_SB_LUT4_I3_I0[0]
.sym 27763 w_lvds_rx_09_d0_SB_LUT4_I3_I0[1]
.sym 27764 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 27765 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 27769 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 27771 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 27772 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 27773 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 27777 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 27782 w_lvds_rx_09_d0_SB_LUT4_I3_I0[0]
.sym 27783 w_lvds_rx_09_d0_SB_LUT4_I3_I0[1]
.sym 27784 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 27785 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 27793 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 27802 w_lvds_rx_09_d1_SB_LUT4_I2_O[2]
.sym 27803 w_lvds_rx_09_d0_SB_LUT4_I3_I0[1]
.sym 27804 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 27805 w_lvds_rx_09_d0_SB_LUT4_I3_I0[0]
.sym 27811 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 27812 w_lvds_rx_24_d0_SB_LUT4_I3_I2[3]
.sym 27813 w_lvds_rx_24_d0
.sym 27825 i_smi_a1_SB_LUT4_I0_O
.sym 27829 w_lvds_rx_24_d1
.sym 27850 w_lvds_rx_09_d1
.sym 27858 w_lvds_rx_09_d0_SB_LUT4_I3_I0[1]
.sym 27859 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 27860 w_lvds_rx_09_d0_SB_LUT4_I3_I0[0]
.sym 27861 w_lvds_rx_09_d0
.sym 27872 w_lvds_rx_09_d1
.sym 27873 w_lvds_rx_09_d0
.sym 27878 w_lvds_rx_09_d0_SB_LUT4_I3_I0[0]
.sym 27879 w_lvds_rx_09_d0
.sym 27880 w_lvds_rx_09_d1
.sym 27881 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 27884 rx_24_fifo.wr_addr[0]
.sym 27885 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 27889 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 27896 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 27897 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 27898 rx_24_fifo.rd_addr_gray[6]
.sym 27906 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 27910 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 27914 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 27918 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 27924 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 27925 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 27929 rx_24_fifo.wr_addr[0]
.sym 27930 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 27934 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 27939 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 27944 rx_24_fifo.wr_addr[2]
.sym 27945 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 27948 rx_24_fifo.wr_addr[3]
.sym 27949 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 27952 rx_24_fifo.wr_addr[4]
.sym 27953 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 27956 rx_24_fifo.wr_addr[5]
.sym 27957 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 27960 rx_24_fifo.wr_addr[6]
.sym 27961 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 27964 rx_24_fifo.wr_addr[7]
.sym 27965 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 27968 rx_24_fifo.wr_addr[8]
.sym 27969 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 27972 rx_24_fifo.wr_addr[9]
.sym 27973 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[8]
.sym 27975 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 27976 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[3]
.sym 27977 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[3]
.sym 27979 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[3]
.sym 27980 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[3]
.sym 27981 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 27982 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I0[0]
.sym 27983 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 27984 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I0[2]
.sym 27985 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[2]
.sym 27986 rx_24_fifo.rd_addr_gray_wr[6]
.sym 27991 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 27992 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 27993 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[6]
.sym 27994 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[0]
.sym 27995 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[1]
.sym 27996 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[2]
.sym 27997 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[3]
.sym 27998 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[0]
.sym 27999 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[6]
.sym 28000 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[7]
.sym 28001 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[3]
.sym 28004 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 28005 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 28008 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 28009 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 28012 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 28013 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 28016 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 28017 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 28020 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 28021 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 28024 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 28025 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 28030 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 28031 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 28032 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 28033 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I0[2]
.sym 28040 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 28041 w_rx_09_fifo_data[28]
.sym 28052 w_rx_24_fifo_push
.sym 28053 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 28066 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 28077 $PACKER_VCC_NET
.sym 28081 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I2_O
.sym 28086 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 28099 lvds_rx_24_inst.r_phase_count[0]
.sym 28103 lvds_rx_24_inst.r_phase_count[1]
.sym 28104 $PACKER_VCC_NET
.sym 28105 lvds_rx_24_inst.r_phase_count[0]
.sym 28106 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 28108 $PACKER_VCC_NET
.sym 28109 lvds_rx_24_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 28113 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 28114 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 28115 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 28116 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28117 w_lvds_rx_24_d0_SB_LUT4_I3_I2[0]
.sym 28118 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 28119 w_lvds_rx_24_d0_SB_LUT4_I3_I2[3]
.sym 28120 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 28121 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28122 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 28123 w_lvds_rx_24_d0_SB_LUT4_I3_I2[3]
.sym 28124 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 28125 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28129 w_lvds_rx_24_d0_SB_LUT4_I3_I2[0]
.sym 28208 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28209 w_rx_24_fifo_data[28]
.sym 28288 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 28289 smi_ctrl_ins.int_cnt_24[4]
.sym 28298 w_rx_24_fifo_pulled_data[3]
.sym 28299 w_rx_24_fifo_pulled_data[19]
.sym 28300 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 28301 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 28302 w_rx_24_fifo_pulled_data[11]
.sym 28303 w_rx_24_fifo_pulled_data[27]
.sym 28304 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 28305 smi_ctrl_ins.int_cnt_24[4]
.sym 28306 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[0]
.sym 28307 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[1]
.sym 28308 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[2]
.sym 28309 i_smi_a2_SB_LUT4_I1_O[3]
.sym 28310 w_rx_24_fifo_pulled_data[9]
.sym 28311 w_rx_24_fifo_pulled_data[25]
.sym 28312 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 28313 smi_ctrl_ins.int_cnt_24[4]
.sym 28314 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[0]
.sym 28315 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[1]
.sym 28316 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[2]
.sym 28317 i_smi_a2_SB_LUT4_I1_O[3]
.sym 28318 w_rx_24_fifo_pulled_data[1]
.sym 28319 w_rx_24_fifo_pulled_data[17]
.sym 28320 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 28321 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 28322 w_rx_09_fifo_pulled_data[3]
.sym 28323 w_rx_09_fifo_pulled_data[19]
.sym 28324 smi_ctrl_ins.int_cnt_09[3]
.sym 28325 smi_ctrl_ins.int_cnt_09[4]
.sym 28326 i_smi_a1$SB_IO_IN
.sym 28327 i_smi_a3$SB_IO_IN
.sym 28328 i_smi_a2$SB_IO_IN
.sym 28329 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 28330 w_rx_09_fifo_pulled_data[1]
.sym 28331 w_rx_09_fifo_pulled_data[17]
.sym 28332 smi_ctrl_ins.int_cnt_09[3]
.sym 28333 smi_ctrl_ins.int_cnt_09[4]
.sym 28334 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 28335 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 28336 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 28337 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 28339 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 28340 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 28341 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 28342 i_smi_a1$SB_IO_IN
.sym 28343 i_smi_a2$SB_IO_IN
.sym 28344 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 28345 i_smi_a3$SB_IO_IN
.sym 28355 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 28356 w_lvds_rx_09_d0_SB_LUT4_I3_I0[1]
.sym 28357 w_lvds_rx_09_d0_SB_LUT4_I1_O[0]
.sym 28376 smi_ctrl_ins.int_cnt_09[4]
.sym 28377 smi_ctrl_ins.int_cnt_09[3]
.sym 28379 i_smi_a2$SB_IO_IN
.sym 28380 i_smi_a1$SB_IO_IN
.sym 28381 i_smi_a3$SB_IO_IN
.sym 28386 r_tx_data[2]
.sym 28390 r_tx_data[0]
.sym 28397 w_rx_09_fifo_data[0]
.sym 28398 r_tx_data[5]
.sym 28406 r_tx_data[3]
.sym 28410 r_tx_data[4]
.sym 28414 r_tx_data[1]
.sym 28419 rx_24_fifo.wr_addr[0]
.sym 28424 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 28425 rx_24_fifo.wr_addr[0]
.sym 28428 rx_24_fifo.wr_addr[2]
.sym 28429 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 28432 rx_24_fifo.wr_addr[3]
.sym 28433 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 28436 rx_24_fifo.wr_addr[4]
.sym 28437 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 28440 rx_24_fifo.wr_addr[5]
.sym 28441 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 28444 rx_24_fifo.wr_addr[6]
.sym 28445 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 28448 rx_24_fifo.wr_addr[7]
.sym 28449 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 28452 rx_24_fifo.wr_addr[8]
.sym 28453 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[8]
.sym 28456 rx_24_fifo.wr_addr[9]
.sym 28457 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[9]
.sym 28458 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 28463 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[0]
.sym 28464 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 28465 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 28466 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 28471 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 28472 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 28473 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 28476 rx_24_fifo.rd_addr_gray_wr_r[4]
.sym 28477 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[3]
.sym 28479 rx_24_fifo.rd_addr_gray_wr_r[4]
.sym 28480 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 28481 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 28483 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 28484 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 28485 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 28486 rx_24_fifo.rd_addr_gray_wr[3]
.sym 28490 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 28491 rx_24_fifo.rd_addr_gray_wr_r[9]
.sym 28492 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[8]
.sym 28493 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[7]
.sym 28496 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 28497 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 28498 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]
.sym 28499 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 28500 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 28501 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 28502 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0[0]
.sym 28503 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0[1]
.sym 28504 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0[2]
.sym 28505 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0[3]
.sym 28506 rx_24_fifo.rd_addr_gray_wr[5]
.sym 28510 w_rx_24_fifo_push
.sym 28511 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 28512 rx_24_fifo.rd_addr_gray_wr_r[9]
.sym 28513 w_rx_24_fifo_full
.sym 28515 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 28516 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 28517 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 28519 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 28520 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 28521 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 28522 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 28523 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 28524 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 28525 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 28530 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 28531 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 28532 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 28533 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 28535 rx_24_fifo.wr_addr[0]
.sym 28536 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 28537 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 28540 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 28541 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 28542 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 28543 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 28544 w_rx_24_fifo_push
.sym 28545 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0[3]
.sym 28546 rx_24_fifo.wr_addr_gray[6]
.sym 28550 rx_24_fifo.wr_addr_gray_rd[7]
.sym 28554 rx_24_fifo.wr_addr_gray[7]
.sym 28558 rx_24_fifo.wr_addr_gray[4]
.sym 28562 rx_24_fifo.wr_addr_gray[3]
.sym 28568 w_lvds_rx_24_d0
.sym 28569 w_lvds_rx_24_d1
.sym 28570 rx_24_fifo.wr_addr_gray[2]
.sym 28578 rx_24_fifo.wr_addr_gray[1]
.sym 28582 rx_24_fifo.wr_addr_gray[0]
.sym 28590 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28591 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28592 w_lvds_rx_24_d0_SB_LUT4_I3_I2[3]
.sym 28593 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 28630 w_lvds_rx_24_d0_SB_LUT4_I3_I2[0]
.sym 28631 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28632 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 28633 w_lvds_rx_24_d0_SB_LUT4_I3_I2[3]
.sym 28646 rx_24_fifo.rd_addr_gray_wr[9]
.sym 28662 rx_24_fifo.rd_addr_gray_wr[0]
.sym 28670 rx_24_fifo.rd_addr_gray_wr[8]
.sym 28728 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28729 w_rx_24_fifo_data[14]
.sym 28738 w_rx_24_fifo_pulled_data[12]
.sym 28739 w_rx_24_fifo_pulled_data[28]
.sym 28740 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 28741 smi_ctrl_ins.int_cnt_24[4]
.sym 28748 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28749 w_rx_24_fifo_data[10]
.sym 28752 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28753 w_rx_24_fifo_data[13]
.sym 28764 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28765 w_rx_24_fifo_data[12]
.sym 28773 w_rx_24_fifo_data[14]
.sym 28776 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 28777 smi_ctrl_ins.int_cnt_24[4]
.sym 28781 w_rx_24_fifo_pull
.sym 28782 w_rx_24_fifo_pulled_data[14]
.sym 28783 w_rx_24_fifo_pulled_data[30]
.sym 28784 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 28785 smi_ctrl_ins.int_cnt_24[4]
.sym 28786 w_rx_24_fifo_pulled_data[13]
.sym 28787 w_rx_24_fifo_pulled_data[29]
.sym 28788 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 28789 smi_ctrl_ins.int_cnt_24[4]
.sym 28790 w_rx_24_fifo_pulled_data[15]
.sym 28791 w_rx_24_fifo_pulled_data[31]
.sym 28792 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 28793 smi_ctrl_ins.int_cnt_24[4]
.sym 28801 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 28808 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28809 w_rx_24_fifo_data[29]
.sym 28818 w_rx_24_fifo_pulled_data[10]
.sym 28819 w_rx_24_fifo_pulled_data[26]
.sym 28820 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 28821 smi_ctrl_ins.int_cnt_24[4]
.sym 28824 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28825 w_rx_24_fifo_data[22]
.sym 28826 w_rx_24_fifo_pulled_data[8]
.sym 28827 w_rx_24_fifo_pulled_data[24]
.sym 28828 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 28829 smi_ctrl_ins.int_cnt_24[4]
.sym 28832 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28833 w_rx_24_fifo_data[8]
.sym 28836 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28837 w_rx_24_fifo_data[2]
.sym 28840 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28841 w_rx_24_fifo_data[24]
.sym 28844 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28845 w_rx_24_fifo_data[5]
.sym 28848 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28849 w_rx_24_fifo_data[0]
.sym 28860 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28861 w_rx_24_fifo_data[7]
.sym 28866 w_rx_09_fifo_pulled_data[13]
.sym 28867 w_rx_09_fifo_pulled_data[29]
.sym 28868 smi_ctrl_ins.int_cnt_09[4]
.sym 28869 smi_ctrl_ins.int_cnt_09[3]
.sym 28870 w_tx_data_sys[0]
.sym 28871 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 28872 spi_if_ins.o_cs_SB_LUT4_I3_O[2]
.sym 28873 spi_if_ins.o_cs_SB_LUT4_I3_O[3]
.sym 28874 w_rx_09_fifo_pulled_data[2]
.sym 28875 w_rx_09_fifo_pulled_data[18]
.sym 28876 smi_ctrl_ins.int_cnt_09[3]
.sym 28877 smi_ctrl_ins.int_cnt_09[4]
.sym 28885 rx_09_fifo.wr_addr[7]
.sym 28894 w_rx_09_fifo_pulled_data[0]
.sym 28895 w_rx_09_fifo_pulled_data[16]
.sym 28896 smi_ctrl_ins.int_cnt_09[3]
.sym 28897 smi_ctrl_ins.int_cnt_09[4]
.sym 28900 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 28901 w_rx_09_fifo_data[29]
.sym 28904 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 28905 w_rx_09_fifo_data[17]
.sym 28909 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 28912 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 28913 w_rx_09_fifo_data[0]
.sym 28916 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 28917 w_rx_09_fifo_data[1]
.sym 28921 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 28924 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 28925 w_rx_09_fifo_data[15]
.sym 28928 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 28929 w_rx_09_fifo_data[3]
.sym 28936 w_rx_24_fifo_pull
.sym 28937 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 28942 smi_ctrl_ins.r_fifo_24_pull
.sym 28946 smi_ctrl_ins.w_fifo_24_pull_trigger
.sym 28968 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28969 w_rx_24_fifo_data[27]
.sym 28972 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28973 w_rx_24_fifo_data[26]
.sym 28977 spi_if_ins.r_tx_byte_SB_DFFE_Q_E
.sym 28979 w_rx_24_fifo_empty
.sym 28980 smi_ctrl_ins.r_fifo_24_pull_1
.sym 28981 smi_ctrl_ins.r_fifo_24_pull
.sym 28984 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28985 w_rx_24_fifo_data[11]
.sym 28988 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28989 w_rx_24_fifo_data[9]
.sym 28992 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28993 w_rx_24_fifo_data[25]
.sym 28994 rx_24_fifo.rd_addr_gray[7]
.sym 29002 rx_24_fifo.rd_addr_gray_wr[1]
.sym 29006 rx_24_fifo.rd_addr_gray_wr[2]
.sym 29010 w_rx_09_fifo_pulled_data[12]
.sym 29011 w_rx_09_fifo_pulled_data[28]
.sym 29012 smi_ctrl_ins.int_cnt_09[4]
.sym 29013 smi_ctrl_ins.int_cnt_09[3]
.sym 29014 rx_24_fifo.rd_addr_gray[3]
.sym 29018 rx_24_fifo.rd_addr_gray_wr[7]
.sym 29022 w_rx_09_fifo_pulled_data[14]
.sym 29023 w_rx_09_fifo_pulled_data[30]
.sym 29024 smi_ctrl_ins.int_cnt_09[4]
.sym 29025 smi_ctrl_ins.int_cnt_09[3]
.sym 29026 rx_24_fifo.wr_addr_gray_rd[3]
.sym 29030 rx_24_fifo.wr_addr_gray_rd[5]
.sym 29038 rx_24_fifo.wr_addr_gray[5]
.sym 29044 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[1]
.sym 29045 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 29050 w_rx_09_fifo_pulled_data[15]
.sym 29051 w_rx_09_fifo_pulled_data[31]
.sym 29052 smi_ctrl_ins.int_cnt_09[4]
.sym 29053 smi_ctrl_ins.int_cnt_09[3]
.sym 29058 rx_24_fifo.wr_addr_gray_rd[4]
.sym 29062 rx_24_fifo.wr_addr_gray_rd[6]
.sym 29070 rx_24_fifo.wr_addr_gray_rd[1]
.sym 29078 rx_24_fifo.wr_addr_gray_rd[2]
.sym 29086 rx_24_fifo.wr_addr_gray_rd[0]
.sym 29098 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R_SB_LUT4_O_I1[2]
.sym 29124 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 29125 w_rx_09_fifo_data[23]
.sym 29128 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 29129 w_rx_09_fifo_data[11]
.sym 29132 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 29133 w_rx_09_fifo_data[21]
.sym 29140 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 29141 w_rx_09_fifo_data[19]
.sym 29144 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 29145 w_rx_09_fifo_data[22]
.sym 29148 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 29149 w_rx_09_fifo_data[20]
.sym 29152 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 29153 w_rx_09_fifo_data[13]
.sym 29180 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 29181 w_rx_09_fifo_data[18]
.sym 29184 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 29185 w_rx_09_fifo_data[16]
.sym 29226 rx_09_fifo.rd_addr_gray[4]
.sym 29252 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 29253 w_rx_24_fifo_data[21]
.sym 29256 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 29257 w_rx_24_fifo_data[19]
.sym 29264 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 29265 w_rx_24_fifo_data[23]
.sym 29283 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 29288 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 29292 rx_09_fifo.wr_addr[3]
.sym 29293 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 29296 rx_09_fifo.wr_addr[4]
.sym 29297 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 29300 rx_09_fifo.wr_addr[5]
.sym 29301 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 29304 rx_09_fifo.wr_addr[6]
.sym 29305 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 29308 rx_09_fifo.wr_addr[7]
.sym 29309 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 29312 rx_09_fifo.wr_addr[8]
.sym 29313 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 29316 rx_09_fifo.wr_addr[9]
.sym 29317 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[8]
.sym 29318 w_rx_24_fifo_pulled_data[4]
.sym 29319 w_rx_24_fifo_pulled_data[20]
.sym 29320 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 29321 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 29322 w_rx_24_fifo_pulled_data[0]
.sym 29323 w_rx_24_fifo_pulled_data[16]
.sym 29324 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 29325 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 29326 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 29327 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 29328 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 29329 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 29330 w_rx_24_fifo_pulled_data[5]
.sym 29331 w_rx_24_fifo_pulled_data[21]
.sym 29332 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 29333 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 29334 w_rx_24_fifo_pulled_data[7]
.sym 29335 w_rx_24_fifo_pulled_data[23]
.sym 29336 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 29337 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 29338 w_rx_24_fifo_pulled_data[2]
.sym 29339 w_rx_24_fifo_pulled_data[18]
.sym 29340 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 29341 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 29342 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[0]
.sym 29343 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 29344 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 29345 i_smi_a2_SB_LUT4_I1_O[3]
.sym 29346 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[0]
.sym 29347 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[1]
.sym 29348 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[2]
.sym 29349 i_smi_a2_SB_LUT4_I1_O[3]
.sym 29350 i_smi_a2_SB_LUT4_I1_O[0]
.sym 29351 i_smi_a2_SB_LUT4_I1_O[1]
.sym 29352 i_smi_a2_SB_LUT4_I1_O[2]
.sym 29353 i_smi_a2_SB_LUT4_I1_O[3]
.sym 29354 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[0]
.sym 29355 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[1]
.sym 29356 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[2]
.sym 29357 i_smi_a2_SB_LUT4_I1_O[3]
.sym 29361 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I2_O
.sym 29362 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[0]
.sym 29363 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[1]
.sym 29364 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[2]
.sym 29365 i_smi_a2_SB_LUT4_I1_O[3]
.sym 29370 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[0]
.sym 29371 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 29372 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 29373 i_smi_a2_SB_LUT4_I1_O[3]
.sym 29378 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 29385 rx_09_fifo.wr_addr[0]
.sym 29386 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 29390 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 29398 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 29402 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 29406 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 29412 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I0_I2[3]
.sym 29413 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 29417 w_rx_09_fifo_data[29]
.sym 29418 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 29424 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 29425 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I0_I2[3]
.sym 29426 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 29430 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 29440 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 29441 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 29442 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 29449 rx_24_fifo.rd_addr[0]
.sym 29450 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 29454 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 29458 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 29462 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I0_I2[3]
.sym 29466 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 29470 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 29474 rx_24_fifo.rd_addr_gray[5]
.sym 29478 rx_09_fifo.rd_addr_gray_wr[8]
.sym 29482 rx_09_fifo.rd_addr[9]
.sym 29488 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 29489 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 29490 rx_24_fifo.rd_addr_gray_wr[4]
.sym 29494 rx_24_fifo.rd_addr_gray[4]
.sym 29498 rx_24_fifo.rd_addr_gray[2]
.sym 29502 rx_24_fifo.rd_addr_gray[1]
.sym 29508 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 29509 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 29510 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 29511 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 29512 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 29513 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[3]
.sym 29514 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0[0]
.sym 29515 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 29516 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0[2]
.sym 29517 w_rx_24_fifo_pull
.sym 29518 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[3]
.sym 29519 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 29520 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I0_I2[2]
.sym 29521 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I0_I2[3]
.sym 29524 rx_24_fifo.wr_addr_gray_rd_r[3]
.sym 29525 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 29527 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 29528 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I0_I2[3]
.sym 29529 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 29530 r_tx_data[6]
.sym 29536 rx_24_fifo.wr_addr_gray_rd_r[5]
.sym 29537 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 29540 rx_24_fifo.rd_addr[0]
.sym 29541 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 29543 rx_24_fifo.wr_addr_gray_rd_r[3]
.sym 29544 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[2]
.sym 29545 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[1]
.sym 29546 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 29547 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 29548 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 29549 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[3]
.sym 29550 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[0]
.sym 29551 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[1]
.sym 29552 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[2]
.sym 29553 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[3]
.sym 29554 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 29555 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[1]
.sym 29556 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 29557 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[3]
.sym 29559 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]
.sym 29560 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 29561 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_1_I1[2]
.sym 29562 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[0]
.sym 29563 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 29564 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 29565 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 29568 rx_24_fifo.wr_addr_gray_rd_r[5]
.sym 29569 rx_24_fifo.rd_addr[6]
.sym 29570 rx_24_fifo.empty_o_SB_LUT4_I1_O[0]
.sym 29571 rx_24_fifo.empty_o_SB_LUT4_I1_O[1]
.sym 29572 rx_24_fifo.empty_o_SB_LUT4_I1_O[2]
.sym 29573 rx_24_fifo.empty_o_SB_LUT4_I1_O[3]
.sym 29576 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 29577 rx_24_fifo.rd_addr[7]
.sym 29579 w_rx_24_fifo_empty
.sym 29580 rx_24_fifo.empty_o_SB_LUT4_I1_I2[1]
.sym 29581 rx_24_fifo.empty_o_SB_LUT4_I1_I2[2]
.sym 29582 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 29583 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 29584 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 29585 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 29586 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 29587 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 29588 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 29589 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[3]
.sym 29590 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 29591 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 29592 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 29593 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[1]
.sym 29595 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 29596 rx_24_fifo.rd_addr[6]
.sym 29597 rx_24_fifo.rd_addr[7]
.sym 29600 rx_24_fifo.rd_addr[0]
.sym 29601 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 29602 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 29603 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 29604 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 29605 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 29606 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 29613 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 29618 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 29619 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 29620 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 29621 rx_24_fifo.rd_addr[9]
.sym 29622 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 29634 rx_24_fifo.wr_addr[9]
.sym 29638 rx_24_fifo.wr_addr_gray[8]
.sym 29642 rx_24_fifo.wr_addr_gray_rd[8]
.sym 29658 rx_24_fifo.wr_addr_gray_rd[9]
.sym 29666 rx_24_fifo.rd_addr_gray[8]
.sym 29674 rx_24_fifo.rd_addr_gray[0]
.sym 29692 w_lvds_rx_24_d1
.sym 29693 w_lvds_rx_24_d0
.sym 29694 rx_24_fifo.rd_addr[9]
.sym 29750 i_config[1]$SB_IO_IN
.sym 29751 i_button_SB_LUT4_I2_I3[0]
.sym 29752 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 29753 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 29762 rx_09_fifo.rd_addr_gray_wr[3]
.sym 29766 rx_09_fifo.rd_addr_gray[1]
.sym 29770 rx_09_fifo.rd_addr_gray_wr[4]
.sym 29774 rx_09_fifo.rd_addr_gray_wr[1]
.sym 29778 rx_09_fifo.rd_addr_gray[5]
.sym 29782 rx_09_fifo.rd_addr_gray_wr[5]
.sym 29786 rx_09_fifo.rd_addr_gray_wr[2]
.sym 29796 rx_09_fifo.wr_addr[0]
.sym 29797 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 29799 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 29800 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[4]
.sym 29801 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[5]
.sym 29812 rx_09_fifo.rd_addr_gray_wr_r[2]
.sym 29813 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 29814 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 29815 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 29816 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[5]
.sym 29817 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[6]
.sym 29818 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 29819 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 29820 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 29821 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 29823 rx_09_fifo.rd_addr_gray_wr_r[4]
.sym 29824 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 29825 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[4]
.sym 29826 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 29827 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 29828 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 29829 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 29830 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 29834 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 29838 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 29844 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 29845 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 29846 w_rx_09_fifo_push
.sym 29847 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 29848 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2]
.sym 29849 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3]
.sym 29851 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 29852 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[6]
.sym 29853 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[7]
.sym 29855 rx_09_fifo.rd_addr_gray_wr_r[3]
.sym 29856 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 29857 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 29858 w_rx_09_fifo_full
.sym 29862 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 29863 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8]
.sym 29864 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 29865 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 29868 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 29869 rx_09_fifo.rd_addr_gray_wr_r[4]
.sym 29871 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O[0]
.sym 29872 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O[1]
.sym 29873 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O[2]
.sym 29874 w_rx_24_fifo_full
.sym 29880 w_rx_09_fifo_push
.sym 29881 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 29886 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 29887 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 29888 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 29889 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 29892 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 29893 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 29896 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 29897 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 29898 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[0]
.sym 29899 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[1]
.sym 29900 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 29901 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[3]
.sym 29904 rx_09_fifo.rd_addr_gray_wr_r[2]
.sym 29905 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 29906 smi_ctrl_ins.r_fifo_09_pull
.sym 29912 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 29913 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 29914 smi_ctrl_ins.w_fifo_09_pull_trigger
.sym 29918 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 29919 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 29920 rx_09_fifo.rd_addr_gray_wr_r[3]
.sym 29921 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 29923 rx_09_fifo.wr_addr[0]
.sym 29928 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 29929 rx_09_fifo.wr_addr[0]
.sym 29932 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 29933 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 29936 rx_09_fifo.wr_addr[3]
.sym 29937 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 29940 rx_09_fifo.wr_addr[4]
.sym 29941 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 29944 rx_09_fifo.wr_addr[5]
.sym 29945 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 29948 rx_09_fifo.wr_addr[6]
.sym 29949 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 29952 rx_09_fifo.wr_addr[7]
.sym 29953 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 29956 rx_09_fifo.wr_addr[8]
.sym 29957 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[8]
.sym 29960 rx_09_fifo.wr_addr[9]
.sym 29961 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[9]
.sym 29965 rx_09_fifo.rd_addr_gray_wr[8]
.sym 29968 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 29969 w_rx_09_fifo_data[9]
.sym 29972 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 29973 w_rx_09_fifo_data[14]
.sym 29976 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 29977 w_rx_09_fifo_data[24]
.sym 29980 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 29981 w_rx_09_fifo_data[12]
.sym 29984 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 29985 w_rx_09_fifo_data[27]
.sym 29987 rx_24_fifo.rd_addr[0]
.sym 29992 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 29993 rx_24_fifo.rd_addr[0]
.sym 29996 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[1]
.sym 29997 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 30000 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[2]
.sym 30001 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 30004 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[1]
.sym 30005 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 30008 rx_24_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 30009 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 30012 rx_24_fifo.rd_addr[6]
.sym 30013 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 30016 rx_24_fifo.rd_addr[7]
.sym 30017 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 30020 rx_24_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 30021 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[8]
.sym 30024 rx_24_fifo.rd_addr[9]
.sym 30025 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[9]
.sym 30028 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 30029 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 30032 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 30033 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 30042 w_rx_09_fifo_empty
.sym 30046 w_rx_24_fifo_empty
.sym 30052 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0[2]
.sym 30053 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 30055 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 30056 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 30057 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 30058 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[1]
.sym 30059 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 30060 w_cs[2]
.sym 30061 w_fetch
.sym 30063 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 30064 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 30065 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 30071 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 30072 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 30073 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 30074 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 30075 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 30076 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 30077 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 30079 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 30080 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 30081 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 30085 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 30086 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 30092 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 30093 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 30094 w_ioc[4]
.sym 30095 w_ioc[3]
.sym 30096 w_ioc[1]
.sym 30097 w_ioc[2]
.sym 30099 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 30100 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[1]
.sym 30101 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[3]
.sym 30104 w_ioc[2]
.sym 30105 w_ioc[3]
.sym 30106 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 30107 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 30108 w_lvds_rx_24_d1_SB_LUT4_I2_O[1]
.sym 30109 w_lvds_rx_24_d0_SB_LUT4_I3_I2[3]
.sym 30110 w_ioc[1]
.sym 30111 w_ioc[4]
.sym 30112 w_ioc[3]
.sym 30113 w_ioc[2]
.sym 30116 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0[2]
.sym 30117 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 30132 w_ioc[1]
.sym 30133 w_ioc[4]
.sym 30134 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 30138 w_ioc[4]
.sym 30139 w_cs[0]
.sym 30140 w_fetch
.sym 30141 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 30150 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[3]
.sym 30154 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0[2]
.sym 30166 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 30170 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 30174 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 30181 r_counter
.sym 30198 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R_SB_LUT4_O_I1[2]
.sym 30199 io_ctrl_ins.pmod_dir_state[3]
.sym 30200 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0[2]
.sym 30201 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 30206 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R_SB_LUT4_O_I1[2]
.sym 30207 io_ctrl_ins.pmod_dir_state[1]
.sym 30208 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0[2]
.sym 30209 io_ctrl_ins.debug_mode[1]
.sym 30214 io_ctrl_ins.o_pmod[1]
.sym 30215 o_shdn_rx_lna$SB_IO_OUT
.sym 30216 w_ioc[0]
.sym 30217 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 30218 i_config[0]$SB_IO_IN
.sym 30219 i_button_SB_LUT4_I2_I3[0]
.sym 30220 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 30221 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 30222 io_ctrl_ins.o_pmod[0]
.sym 30223 io_ctrl_ins.mixer_en_state
.sym 30224 w_ioc[0]
.sym 30225 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 30230 o_led1$SB_IO_OUT
.sym 30231 i_button_SB_LUT4_I2_I3[0]
.sym 30232 io_ctrl_ins.lna_rx_shutdown_state_SB_LUT4_I1_O[2]
.sym 30233 io_ctrl_ins.lna_rx_shutdown_state_SB_LUT4_I1_O[3]
.sym 30234 o_led0$SB_IO_OUT
.sym 30235 i_button_SB_LUT4_I2_I3[0]
.sym 30236 io_ctrl_ins.mixer_en_state_SB_LUT4_I1_O[2]
.sym 30237 io_ctrl_ins.mixer_en_state_SB_LUT4_I1_O[3]
.sym 30238 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 30239 w_lvds_rx_24_d1_SB_LUT4_I2_O[1]
.sym 30240 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 30241 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 30244 smi_ctrl_ins.int_cnt_09[4]
.sym 30245 smi_ctrl_ins.int_cnt_09[3]
.sym 30257 smi_ctrl_ins.int_cnt_09[3]
.sym 30273 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 30274 rx_09_fifo.rd_addr_gray[6]
.sym 30278 rx_09_fifo.rd_addr_gray_wr[6]
.sym 30284 i_smi_a2_SB_LUT4_I1_O[3]
.sym 30285 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 30286 rx_09_fifo.rd_addr_gray[2]
.sym 30290 rx_09_fifo.rd_addr_gray[3]
.sym 30294 rx_09_fifo.rd_addr_gray[7]
.sym 30298 rx_09_fifo.rd_addr_gray[0]
.sym 30302 rx_09_fifo.rd_addr_gray_wr[0]
.sym 30306 rx_09_fifo.wr_addr_gray_rd[6]
.sym 30310 rx_09_fifo.wr_addr_gray_rd[4]
.sym 30314 rx_09_fifo.wr_addr_gray[3]
.sym 30318 rx_09_fifo.wr_addr_gray[1]
.sym 30322 rx_09_fifo.wr_addr_gray_rd[5]
.sym 30326 rx_09_fifo.wr_addr_gray_rd[3]
.sym 30330 rx_09_fifo.wr_addr_gray[5]
.sym 30334 rx_09_fifo.wr_addr_gray[4]
.sym 30339 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 30340 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 30341 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 30342 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 30343 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 30344 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 30345 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 30348 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 30349 w_rx_09_fifo_data[26]
.sym 30352 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 30353 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[3]
.sym 30354 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 30355 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 30356 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 30357 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[2]
.sym 30360 rx_09_fifo.rd_addr[0]
.sym 30361 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 30363 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 30364 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 30365 rx_09_fifo.rd_addr[8]
.sym 30366 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 30367 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 30368 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 30369 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 30374 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 30378 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 30384 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 30385 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 30387 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 30388 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 30389 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 30392 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 30393 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[7]
.sym 30394 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 30400 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 30401 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 30403 w_rx_09_fifo_empty
.sym 30404 smi_ctrl_ins.r_fifo_09_pull_1
.sym 30405 smi_ctrl_ins.r_fifo_09_pull
.sym 30406 spi_if_ins.spi.r2_rx_done
.sym 30410 rx_09_fifo.wr_addr[9]
.sym 30414 rx_09_fifo.wr_addr_gray_rd[8]
.sym 30418 rx_09_fifo.wr_addr_gray[0]
.sym 30422 rx_09_fifo.wr_addr_gray_rd[7]
.sym 30427 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 30428 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 30429 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 30432 rx_09_fifo.wr_addr[0]
.sym 30433 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 30438 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 30439 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 30440 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 30441 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 30442 rx_09_fifo.rd_addr_gray_wr[9]
.sym 30446 rx_09_fifo.rd_addr_gray_wr[7]
.sym 30451 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 30452 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 30453 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 30454 rx_09_fifo.rd_addr_gray[8]
.sym 30458 w_rx_09_fifo_push
.sym 30459 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 30460 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 30461 w_rx_09_fifo_full
.sym 30464 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 30465 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 30466 rx_09_fifo.wr_addr_gray[7]
.sym 30470 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 30474 rx_09_fifo.wr_addr_gray[8]
.sym 30478 spi_if_ins.spi.r_rx_done
.sym 30484 spi_if_ins.spi.r3_rx_done
.sym 30485 spi_if_ins.spi.r2_rx_done
.sym 30492 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 30493 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 30502 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 30503 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 30504 spi_if_ins.state_if[1]
.sym 30505 spi_if_ins.state_if[0]
.sym 30506 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 30511 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 30512 spi_if_ins.state_if[0]
.sym 30513 spi_if_ins.state_if[1]
.sym 30514 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[1]
.sym 30519 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 30520 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 30521 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 30522 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 30523 spi_if_ins.state_if[1]
.sym 30524 spi_if_ins.state_if[0]
.sym 30525 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 30526 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 30531 spi_if_ins.state_if_SB_DFFESR_Q_2_D[0]
.sym 30532 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30533 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 30536 spi_if_ins.state_if[0]
.sym 30537 spi_if_ins.state_if[1]
.sym 30538 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 30544 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 30545 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 30546 w_tx_data_smi[0]
.sym 30547 spi_if_ins.o_cs_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 30548 spi_if_ins.o_cs_SB_LUT4_I2_1_O[0]
.sym 30549 w_tx_data_io[0]
.sym 30550 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 30551 spi_if_ins.state_if[0]
.sym 30552 spi_if_ins.state_if[1]
.sym 30553 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 30554 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 30555 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 30556 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 30557 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 30558 spi_if_ins.state_if_SB_DFFESR_Q_2_D[0]
.sym 30562 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 30567 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 30568 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 30569 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 30570 w_ioc[1]
.sym 30571 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 30572 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[2]
.sym 30573 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[3]
.sym 30574 spi_if_ins.w_rx_data[3]
.sym 30579 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 30580 w_cs[1]
.sym 30581 w_fetch
.sym 30584 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 30585 w_ioc[1]
.sym 30586 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 30587 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 30588 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R_SB_LUT4_O_I1[2]
.sym 30589 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[3]
.sym 30590 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 30591 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30592 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 30593 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 30595 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R_SB_LUT4_O_I1[0]
.sym 30596 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0_SB_LUT4_I2_I3[0]
.sym 30597 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R_SB_LUT4_O_I1[2]
.sym 30598 spi_if_ins.w_rx_data[2]
.sym 30603 w_ioc[3]
.sym 30604 w_ioc[0]
.sym 30605 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 30606 spi_if_ins.w_rx_data[4]
.sym 30610 spi_if_ins.w_rx_data[0]
.sym 30616 w_ioc[0]
.sym 30617 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 30618 spi_if_ins.w_rx_data[1]
.sym 30623 w_ioc[0]
.sym 30624 w_ioc[4]
.sym 30625 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 30626 spi_if_ins.w_rx_data[0]
.sym 30634 w_fetch
.sym 30635 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0_SB_LUT4_I2_I3[0]
.sym 30636 w_load
.sym 30637 w_cs[0]
.sym 30638 w_ioc[4]
.sym 30639 w_ioc[1]
.sym 30640 w_ioc[0]
.sym 30641 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 30642 spi_if_ins.w_rx_data[4]
.sym 30648 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 30649 w_ioc[0]
.sym 30651 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 30652 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 30653 w_ioc[0]
.sym 30655 w_fetch
.sym 30656 w_cs[1]
.sym 30657 w_load
.sym 30658 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R_SB_LUT4_O_I1[2]
.sym 30659 io_ctrl_ins.pmod_dir_state[4]
.sym 30660 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0[2]
.sym 30661 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 30669 io_ctrl_ins.rf_mode_SB_DFFESR_Q_E
.sym 30673 io_ctrl_ins.rf_mode_SB_DFFESR_Q_E
.sym 30677 w_cs[0]
.sym 30678 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0[0]
.sym 30679 o_shdn_tx_lna$SB_IO_OUT
.sym 30680 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0[2]
.sym 30681 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0[3]
.sym 30684 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0[3]
.sym 30685 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 30686 $PACKER_VCC_NET
.sym 30690 w_rx_data[4]
.sym 30694 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30695 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 30696 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0[3]
.sym 30697 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 30698 w_rx_data[3]
.sym 30702 w_rx_data[1]
.sym 30706 w_rx_data[2]
.sym 30710 w_rx_data[7]
.sym 30714 w_rx_data[5]
.sym 30718 w_rx_data[0]
.sym 30722 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 30723 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 30724 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 30725 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30727 io_ctrl_ins.rf_pin_state[7]
.sym 30728 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30729 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 30731 io_ctrl_ins.rf_pin_state[1]
.sym 30732 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 30733 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30734 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 30735 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 30736 io_ctrl_ins.rf_pin_state[4]
.sym 30737 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30739 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30740 io_ctrl_ins.rf_pin_state[6]
.sym 30741 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 30742 io_ctrl_ins.rf_pin_state[0]
.sym 30743 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 30744 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 30745 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30746 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 30747 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 30748 io_ctrl_ins.rf_pin_state[2]
.sym 30749 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30750 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 30751 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 30752 io_ctrl_ins.rf_pin_state[5]
.sym 30753 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30757 rx_09_fifo.rd_addr_gray[7]
.sym 30760 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 30761 w_rx_24_fifo_data[18]
.sym 30764 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 30765 w_rx_24_fifo_data[17]
.sym 30768 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 30769 w_rx_24_fifo_data[15]
.sym 30772 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 30773 w_rx_24_fifo_data[16]
.sym 30780 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 30781 w_rx_24_fifo_data[20]
.sym 30788 w_rx_09_fifo_pull
.sym 30789 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 30792 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 30793 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 30796 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 30797 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 30800 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 30801 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 30802 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 30806 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 30810 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 30814 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[3]
.sym 30818 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 30819 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 30820 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 30821 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 30822 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 30826 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 30827 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 30828 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 30829 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 30830 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 30834 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_O_1_I0[2]
.sym 30838 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 30842 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[0]
.sym 30848 rx_09_fifo.rd_addr[0]
.sym 30849 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 30850 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 30851 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 30852 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 30853 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 30855 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 30856 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 30857 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 30858 rx_09_fifo.wr_addr_gray[6]
.sym 30862 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[0]
.sym 30863 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[1]
.sym 30864 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[2]
.sym 30865 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[3]
.sym 30866 rx_09_fifo.wr_addr_gray_rd[0]
.sym 30870 rx_09_fifo.wr_addr_gray_rd[1]
.sym 30876 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_O_1_I0[2]
.sym 30877 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 30878 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 30879 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 30880 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 30881 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[3]
.sym 30882 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_O_1_I0[0]
.sym 30883 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_O_1_I0[1]
.sym 30884 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_O_1_I0[2]
.sym 30885 w_rx_09_fifo_pull
.sym 30887 w_rx_09_fifo_empty
.sym 30888 rx_09_fifo.empty_o_SB_LUT4_I1_I2[1]
.sym 30889 rx_09_fifo.empty_o_SB_LUT4_I1_I2[2]
.sym 30890 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[1]
.sym 30891 rx_09_fifo.rd_addr[9]
.sym 30892 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_1_D_SB_LUT4_O_1_I0[1]
.sym 30893 rx_09_fifo.rd_addr[8]
.sym 30894 rx_09_fifo.empty_o_SB_LUT4_I1_O[0]
.sym 30895 rx_09_fifo.empty_o_SB_LUT4_I1_O[1]
.sym 30896 rx_09_fifo.empty_o_SB_LUT4_I1_O[2]
.sym 30897 rx_09_fifo.empty_o_SB_LUT4_I1_O[3]
.sym 30902 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[0]
.sym 30903 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[1]
.sym 30904 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[2]
.sym 30905 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[3]
.sym 30907 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 30908 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 30909 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 30916 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 30917 w_rx_24_fifo_data[1]
.sym 30928 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 30929 w_rx_24_fifo_data[3]
.sym 30936 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 30937 w_rx_24_fifo_data[6]
.sym 30944 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 30945 w_rx_24_fifo_data[4]
.sym 30947 spi_if_ins.o_cs_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 30948 w_tx_data_smi[2]
.sym 30949 spi_if_ins.o_cs_SB_LUT4_I2_1_O_SB_LUT4_I2_O[2]
.sym 30954 w_tx_data_smi[3]
.sym 30955 spi_if_ins.o_cs_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 30956 spi_if_ins.o_cs_SB_LUT4_I2_1_O[0]
.sym 30957 w_tx_data_io[3]
.sym 30958 w_tx_data_smi[1]
.sym 30959 spi_if_ins.o_cs_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 30960 spi_if_ins.o_cs_SB_LUT4_I2_1_O[0]
.sym 30961 w_tx_data_io[1]
.sym 30964 spi_if_ins.o_cs_SB_LUT4_I2_1_O[0]
.sym 30965 w_tx_data_io[4]
.sym 30967 spi_if_ins.o_cs_SB_LUT4_I2_1_O[0]
.sym 30968 w_tx_data_io[5]
.sym 30969 spi_if_ins.o_cs_SB_LUT4_I3_O[2]
.sym 30987 w_tx_data_io[2]
.sym 30988 spi_if_ins.o_cs_SB_LUT4_I2_1_O[0]
.sym 30989 spi_if_ins.o_cs_SB_LUT4_I3_O[2]
.sym 30993 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 30996 w_rx_24_fifo_empty
.sym 30997 w_rx_09_fifo_empty
.sym 31004 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[0]
.sym 31005 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 31010 spi_if_ins.r_tx_byte[4]
.sym 31022 spi_if_ins.r_tx_byte[1]
.sym 31041 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 31042 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 31043 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 31044 spi_if_ins.state_if[0]
.sym 31045 spi_if_ins.state_if[1]
.sym 31046 i_config[3]$SB_IO_IN
.sym 31047 i_button_SB_LUT4_I2_I3[0]
.sym 31048 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[2]
.sym 31049 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[3]
.sym 31051 i_button_SB_LUT4_I2_I3[0]
.sym 31052 i_config[2]$SB_IO_IN
.sym 31053 io_ctrl_ins.o_data_out_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 31057 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 31060 spi_if_ins.spi.o_rx_data_valid_SB_LUT4_I3_I2[0]
.sym 31061 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 31066 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 31067 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 31068 spi_if_ins.state_if[0]
.sym 31069 spi_if_ins.state_if[1]
.sym 31071 i_button_SB_LUT4_I2_I3[0]
.sym 31072 i_button$SB_IO_IN
.sym 31073 i_button_SB_LUT4_I2_I3[2]
.sym 31074 w_cs[0]
.sym 31075 w_cs[1]
.sym 31076 w_cs[3]
.sym 31077 w_cs[2]
.sym 31078 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 31082 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 31086 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 31090 w_cs[0]
.sym 31091 w_cs[2]
.sym 31092 w_cs[1]
.sym 31093 w_cs[3]
.sym 31094 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 31098 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 31102 w_cs[0]
.sym 31103 w_cs[2]
.sym 31104 w_cs[3]
.sym 31105 w_cs[1]
.sym 31108 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R_SB_LUT4_O_I1[2]
.sym 31109 io_ctrl_ins.pmod_dir_state[6]
.sym 31113 w_cs[1]
.sym 31114 spi_if_ins.spi.r_rx_byte[2]
.sym 31118 spi_if_ins.spi.r_rx_byte[4]
.sym 31122 spi_if_ins.spi.r_rx_byte[6]
.sym 31126 spi_if_ins.spi.r_rx_byte[3]
.sym 31130 spi_if_ins.spi.r_rx_byte[5]
.sym 31136 spi_if_ins.w_rx_data[6]
.sym 31137 spi_if_ins.w_rx_data[5]
.sym 31139 io_ctrl_ins.pmod_dir_state[7]
.sym 31140 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R_SB_LUT4_O_I1[2]
.sym 31141 io_ctrl_ins.rx_h_state_SB_LUT4_I1_O[2]
.sym 31142 spi_if_ins.w_rx_data[1]
.sym 31146 spi_if_ins.w_rx_data[3]
.sym 31150 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 31154 spi_if_ins.w_rx_data[2]
.sym 31158 spi_if_ins.w_rx_data[6]
.sym 31162 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R_SB_LUT4_O_I1[2]
.sym 31163 io_ctrl_ins.pmod_dir_state[2]
.sym 31164 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0_SB_LUT4_I2_I3[0]
.sym 31165 io_ctrl_ins.o_pmod[2]
.sym 31166 spi_if_ins.w_rx_data[5]
.sym 31172 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 31173 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 31174 w_rx_data[2]
.sym 31179 io_ctrl_ins.pmod_dir_state[5]
.sym 31180 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R_SB_LUT4_O_I1[2]
.sym 31181 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[2]
.sym 31182 w_rx_data[4]
.sym 31187 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0[2]
.sym 31188 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 31189 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 31192 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0[0]
.sym 31193 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0_SB_LUT4_I2_I3[1]
.sym 31194 w_rx_data[0]
.sym 31198 io_ctrl_ins.o_pmod[5]
.sym 31199 o_tr_vc1$SB_IO_OUT
.sym 31200 w_ioc[0]
.sym 31201 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 31203 io_ctrl_ins.debug_mode_SB_LUT4_I2_1_I1[0]
.sym 31204 io_ctrl_ins.debug_mode[1]
.sym 31205 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 31207 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31208 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31209 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31210 io_ctrl_ins.o_pmod[4]
.sym 31211 o_tr_vc1_b$SB_IO_OUT
.sym 31212 w_ioc[0]
.sym 31213 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 31214 w_rx_data[1]
.sym 31218 w_rx_data[3]
.sym 31224 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R_SB_LUT4_O_I1[2]
.sym 31225 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0_SB_LUT4_I2_I3[1]
.sym 31226 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R_SB_LUT4_O_I1[2]
.sym 31227 io_ctrl_ins.pmod_dir_state[0]
.sym 31228 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0[2]
.sym 31229 io_ctrl_ins.debug_mode[0]
.sym 31232 io_ctrl_ins.debug_mode[0]
.sym 31233 io_ctrl_ins.debug_mode[1]
.sym 31242 w_rx_data[0]
.sym 31246 io_ctrl_ins.o_pmod[3]
.sym 31247 o_tr_vc2$SB_IO_OUT
.sym 31248 w_ioc[0]
.sym 31249 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 31250 w_rx_data[4]
.sym 31254 w_rx_data[1]
.sym 31262 w_rx_data[3]
.sym 31277 rx_09_fifo.rd_en_i_SB_LUT4_I2_O
.sym 31278 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 31282 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 31286 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 31293 w_rx_24_fifo_data[18]
.sym 31298 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 31304 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 31305 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 31309 rx_09_fifo.rd_addr[0]
.sym 31310 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 31316 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 31317 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 31318 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 31322 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 31328 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 31329 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 31331 rx_09_fifo.rd_addr[0]
.sym 31336 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 31337 rx_09_fifo.rd_addr[0]
.sym 31340 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[2]
.sym 31341 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 31344 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[3]
.sym 31345 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 31348 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 31349 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 31352 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 31353 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 31356 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 31357 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 31360 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 31361 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 31364 rx_09_fifo.rd_addr[8]
.sym 31365 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[8]
.sym 31368 rx_09_fifo.rd_addr[9]
.sym 31369 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[9]
.sym 31372 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 31373 w_lvds_rx_09_d0_SB_LUT4_I3_I0[0]
.sym 31375 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[1]
.sym 31376 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 31377 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 31379 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 31380 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 31381 rx_09_fifo.empty_o_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[1]
.sym 31384 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 31385 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 31386 w_rx_09_fifo_full
.sym 31387 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 31388 w_lvds_rx_09_d0_SB_LUT4_I3_I0[0]
.sym 31389 w_lvds_rx_09_d0_SB_LUT4_I3_I0[1]
.sym 31390 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 31391 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 31392 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 31393 rx_09_fifo.empty_o_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 31396 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 31397 w_rx_09_fifo_data[4]
.sym 31400 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 31401 w_rx_09_fifo_data[5]
.sym 31404 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 31405 w_rx_09_fifo_data[6]
.sym 31408 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 31409 w_rx_09_fifo_data[7]
.sym 31416 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 31417 w_rx_09_fifo_data[8]
.sym 31420 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 31421 w_rx_09_fifo_data[2]
.sym 31424 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 31425 w_rx_09_fifo_data[10]
.sym 31427 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 31431 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 31432 $PACKER_VCC_NET
.sym 31435 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31436 $PACKER_VCC_NET
.sym 31437 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 31439 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 31440 $PACKER_VCC_NET
.sym 31441 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 31449 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 31453 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 31459 sys_ctrl_ins.reset_count[0]
.sym 31464 sys_ctrl_ins.reset_count[1]
.sym 31466 sys_ctrl_ins.o_soft_reset_SB_DFFESR_Q_R
.sym 31468 sys_ctrl_ins.reset_count[2]
.sym 31469 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 31470 sys_ctrl_ins.o_soft_reset_SB_DFFESR_Q_R
.sym 31472 sys_ctrl_ins.reset_count[3]
.sym 31473 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 31477 sys_ctrl_ins.reset_count[0]
.sym 31478 sys_ctrl_ins.reset_count[3]
.sym 31479 sys_ctrl_ins.reset_count[1]
.sym 31480 sys_ctrl_ins.reset_count[2]
.sym 31481 sys_ctrl_ins.reset_count[0]
.sym 31484 sys_ctrl_ins.o_soft_reset_SB_DFFESR_Q_R
.sym 31485 sys_ctrl_ins.reset_cmd
.sym 31486 sys_ctrl_ins.o_soft_reset_SB_DFFESR_Q_R
.sym 31488 sys_ctrl_ins.reset_count[1]
.sym 31489 sys_ctrl_ins.reset_count[0]
.sym 31493 sys_ctrl_ins.reset_cmd
.sym 31494 w_rx_09_fifo_pulled_data[8]
.sym 31495 w_rx_09_fifo_pulled_data[24]
.sym 31496 smi_ctrl_ins.int_cnt_09[4]
.sym 31497 smi_ctrl_ins.int_cnt_09[3]
.sym 31498 $PACKER_VCC_NET
.sym 31503 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 31504 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 31505 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 31506 spi_if_ins.spi.r_tx_byte[2]
.sym 31507 spi_if_ins.spi.r_tx_byte[6]
.sym 31508 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 31509 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31514 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 31515 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 31516 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 31517 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 31518 w_rx_09_fifo_pulled_data[11]
.sym 31519 w_rx_09_fifo_pulled_data[27]
.sym 31520 smi_ctrl_ins.int_cnt_09[4]
.sym 31521 smi_ctrl_ins.int_cnt_09[3]
.sym 31522 w_rx_09_fifo_pulled_data[10]
.sym 31523 w_rx_09_fifo_pulled_data[26]
.sym 31524 smi_ctrl_ins.int_cnt_09[4]
.sym 31525 smi_ctrl_ins.int_cnt_09[3]
.sym 31526 spi_if_ins.r_tx_byte[5]
.sym 31530 spi_if_ins.r_tx_byte[0]
.sym 31535 spi_if_ins.spi.r_tx_byte[1]
.sym 31536 spi_if_ins.spi.r_tx_byte[5]
.sym 31537 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31542 spi_if_ins.r_tx_byte[2]
.sym 31547 spi_if_ins.spi.r_tx_byte[0]
.sym 31548 spi_if_ins.spi.r_tx_byte[4]
.sym 31549 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31550 spi_if_ins.r_tx_byte[6]
.sym 31554 w_rx_09_fifo_pulled_data[9]
.sym 31555 w_rx_09_fifo_pulled_data[25]
.sym 31556 smi_ctrl_ins.int_cnt_09[4]
.sym 31557 smi_ctrl_ins.int_cnt_09[3]
.sym 31558 w_rx_09_fifo_pulled_data[5]
.sym 31559 w_rx_09_fifo_pulled_data[21]
.sym 31560 smi_ctrl_ins.int_cnt_09[3]
.sym 31561 smi_ctrl_ins.int_cnt_09[4]
.sym 31562 w_rx_09_fifo_pulled_data[6]
.sym 31563 w_rx_09_fifo_pulled_data[22]
.sym 31564 smi_ctrl_ins.int_cnt_09[3]
.sym 31565 smi_ctrl_ins.int_cnt_09[4]
.sym 31568 spi_if_ins.o_cs_SB_LUT4_I2_1_O[0]
.sym 31569 w_tx_data_io[6]
.sym 31570 w_rx_09_fifo_pulled_data[4]
.sym 31571 w_rx_09_fifo_pulled_data[20]
.sym 31572 smi_ctrl_ins.int_cnt_09[3]
.sym 31573 smi_ctrl_ins.int_cnt_09[4]
.sym 31574 w_rx_09_fifo_pulled_data[7]
.sym 31575 w_rx_09_fifo_pulled_data[23]
.sym 31576 smi_ctrl_ins.int_cnt_09[3]
.sym 31577 smi_ctrl_ins.int_cnt_09[4]
.sym 31583 spi_if_ins.o_cs_SB_LUT4_I2_1_O[0]
.sym 31584 w_tx_data_io[7]
.sym 31585 spi_if_ins.o_cs_SB_LUT4_I3_O[2]
.sym 31594 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 31598 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 31602 w_cs[0]
.sym 31603 w_cs[2]
.sym 31604 w_cs[1]
.sym 31605 w_cs[3]
.sym 31610 w_cs[2]
.sym 31611 w_cs[1]
.sym 31612 w_cs[3]
.sym 31613 w_cs[0]
.sym 31614 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 31624 spi_if_ins.w_rx_data[6]
.sym 31625 spi_if_ins.w_rx_data[5]
.sym 31641 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 31644 spi_if_ins.w_rx_data[5]
.sym 31645 spi_if_ins.w_rx_data[6]
.sym 31648 spi_if_ins.w_rx_data[6]
.sym 31649 spi_if_ins.w_rx_data[5]
.sym 31650 w_rx_data[6]
.sym 31669 $PACKER_VCC_NET
.sym 31686 w_rx_data[7]
.sym 31690 w_rx_data[6]
.sym 31694 io_ctrl_ins.o_pmod[7]
.sym 31695 o_rx_h_tx_l$SB_IO_OUT
.sym 31696 w_ioc[0]
.sym 31697 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 31702 w_rx_data[2]
.sym 31706 w_rx_data[5]
.sym 31714 w_rx_data[2]
.sym 31718 w_rx_data[4]
.sym 31724 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0_SB_LUT4_I2_I3[0]
.sym 31725 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0_SB_LUT4_I2_I3[1]
.sym 31726 w_rx_data[6]
.sym 31730 w_rx_data[7]
.sym 31734 io_ctrl_ins.o_pmod[6]
.sym 31735 o_rx_h_tx_l_b$SB_IO_OUT
.sym 31736 w_ioc[0]
.sym 31737 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 31738 w_rx_data[5]
.sym 31746 w_rx_data[1]
.sym 31757 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I0_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 31758 w_rx_data[3]
.sym 31774 w_rx_data[0]
.sym 31801 i_ss$SB_IO_IN
.sym 31804 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 31805 i_smi_soe_se$SB_IO_IN
.sym 31847 w_rx_24_fifo_full
.sym 31848 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 31849 w_lvds_rx_24_d0_SB_LUT4_I3_I2[3]
.sym 31872 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 31873 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 31898 rx_09_fifo.wr_addr_gray_rd[2]
.sym 31914 rx_09_fifo.wr_addr_gray[2]
.sym 31930 rx_09_fifo.wr_addr_gray_rd[9]
.sym 31942 spi_if_ins.spi.SCKr[1]
.sym 31950 spi_if_ins.spi.SCKr[2]
.sym 31951 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 31952 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31953 spi_if_ins.spi.SCKr[1]
.sym 31958 spi_if_ins.spi.SCKr[0]
.sym 31963 spi_if_ins.spi.SCKr[2]
.sym 31964 spi_if_ins.spi.SCKr[1]
.sym 31965 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 31966 i_sck$SB_IO_IN
.sym 31970 spi_if_ins.r_tx_byte[3]
.sym 31994 spi_if_ins.spi.r_tx_byte[3]
.sym 31995 spi_if_ins.spi.r_tx_byte[7]
.sym 31996 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31997 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 31998 spi_if_ins.r_tx_byte[7]
.sym 32010 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 32011 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 32012 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 32013 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 32019 spi_if_ins.r_tx_byte[7]
.sym 32020 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 32021 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 32038 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 32060 i_ss$SB_IO_IN
.sym 32061 spi_if_ins.r_tx_data_valid
.sym 32067 spi_if_ins.spi.r_rx_bit_count[0]
.sym 32072 spi_if_ins.spi.r_rx_bit_count[1]
.sym 32076 spi_if_ins.spi.r_rx_bit_count[2]
.sym 32077 spi_if_ins.spi.r_rx_bit_count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 32079 spi_if_ins.spi.r_rx_bit_count[0]
.sym 32080 spi_if_ins.spi.r_rx_bit_count[2]
.sym 32081 spi_if_ins.spi.r_rx_bit_count[1]
.sym 32082 i_ss$SB_IO_IN
.sym 32083 spi_if_ins.spi.r_rx_bit_count[0]
.sym 32084 spi_if_ins.spi.r_rx_bit_count[2]
.sym 32085 spi_if_ins.spi.r_rx_bit_count[1]
.sym 32093 spi_if_ins.spi.r_rx_bit_count[0]
.sym 32096 spi_if_ins.spi.r_rx_bit_count[1]
.sym 32097 spi_if_ins.spi.r_rx_bit_count[0]
.sym 32104 i_ss$SB_IO_IN
.sym 32105 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 32106 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 32114 i_mosi$SB_IO_IN
.sym 32122 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 32126 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 32134 i_mosi$SB_IO_IN
.sym 32138 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 32158 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 32166 spi_if_ins.spi.r_rx_byte[1]
.sym 32182 spi_if_ins.spi.r_rx_byte[0]
.sym 32186 spi_if_ins.spi.r_rx_byte[7]
.sym 32216 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 32217 w_rx_09_fifo_data[25]
.sym 32227 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 32228 i_button_SB_LUT4_I2_I3[0]
.sym 32229 w_lvds_rx_09_d0_SB_LUT4_I1_O[1]
.sym 32258 w_rx_data[0]
.sym 32278 w_rx_data[1]
.sym 32365 lvds_rx_24_inst.o_fifo_push_SB_DFFER_Q_E
.sym 32451 w_lvds_rx_09_d0_SB_LUT4_I3_I0[0]
.sym 32452 w_lvds_rx_09_d1_SB_LUT4_I2_O[2]
.sym 32453 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 32459 w_lvds_rx_09_d0_SB_LUT4_I3_I0[0]
.sym 32460 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
.sym 32461 w_lvds_rx_09_d1_SB_LUT4_I2_O[2]
.sym 32558 r_tx_data[7]
.sym 32577 w_lvds_rx_09_d0_SB_LUT4_I3_I0[3]
