
M0_Motor_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001710  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000000  20000000  20000000  00011710  2**0
                  CONTENTS
  2 .bss          0000007c  20000000  20000000  00020000  2**2
                  ALLOC
  3 .stack        00000404  2000007c  2000007c  00020000  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00011710  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  00011738  2**0
                  CONTENTS, READONLY
  6 .debug_info   00023041  00000000  00000000  00011791  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000299b  00000000  00000000  000347d2  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000c369  00000000  00000000  0003716d  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 000009c8  00000000  00000000  000434d6  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000ed0  00000000  00000000  00043e9e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  000174bf  00000000  00000000  00044d6e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000e120  00000000  00000000  0005c22d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0007e263  00000000  00000000  0006a34d  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  000018d0  00000000  00000000  000e85b0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	80 04 00 20 25 01 00 00 21 01 00 00 21 01 00 00     ... %...!...!...
	...
      2c:	21 01 00 00 00 00 00 00 00 00 00 00 21 01 00 00     !...........!...
      3c:	21 01 00 00 21 01 00 00 21 01 00 00 21 01 00 00     !...!...!...!...
      4c:	61 09 00 00 21 01 00 00 21 01 00 00 21 01 00 00     a...!...!...!...
      5c:	21 01 00 00 21 01 00 00 21 01 00 00 21 01 00 00     !...!...!...!...
      6c:	21 01 00 00 21 01 00 00 00 00 00 00 00 00 00 00     !...!...........
      7c:	21 01 00 00 21 01 00 00 21 01 00 00 21 01 00 00     !...!...!...!...
      8c:	21 01 00 00 21 01 00 00 00 00 00 00 00 00 00 00     !...!...........
      9c:	21 01 00 00 21 01 00 00 21 01 00 00 21 01 00 00     !...!...!...!...
      ac:	21 01 00 00 00 00 00 00                             !.......

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	20000000 	.word	0x20000000
      d4:	00000000 	.word	0x00000000
      d8:	00001710 	.word	0x00001710

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	20000004 	.word	0x20000004
     108:	00001710 	.word	0x00001710
     10c:	00001710 	.word	0x00001710
     110:	00000000 	.word	0x00000000

00000114 <atmel_start_init>:

/**
 * Initializes MCU, drivers and middleware in the project
 **/
void atmel_start_init(void)
{
     114:	b510      	push	{r4, lr}
	system_init();
     116:	4b01      	ldr	r3, [pc, #4]	; (11c <atmel_start_init+0x8>)
     118:	4798      	blx	r3
}
     11a:	bd10      	pop	{r4, pc}
     11c:	000003b9 	.word	0x000003b9

00000120 <Dummy_Handler>:
     120:	e7fe      	b.n	120 <Dummy_Handler>
	...

00000124 <Reset_Handler>:
     124:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     126:	4a2a      	ldr	r2, [pc, #168]	; (1d0 <Reset_Handler+0xac>)
     128:	4b2a      	ldr	r3, [pc, #168]	; (1d4 <Reset_Handler+0xb0>)
     12a:	429a      	cmp	r2, r3
     12c:	d011      	beq.n	152 <Reset_Handler+0x2e>
     12e:	001a      	movs	r2, r3
     130:	4b29      	ldr	r3, [pc, #164]	; (1d8 <Reset_Handler+0xb4>)
     132:	429a      	cmp	r2, r3
     134:	d20d      	bcs.n	152 <Reset_Handler+0x2e>
     136:	4a29      	ldr	r2, [pc, #164]	; (1dc <Reset_Handler+0xb8>)
     138:	3303      	adds	r3, #3
     13a:	1a9b      	subs	r3, r3, r2
     13c:	089b      	lsrs	r3, r3, #2
     13e:	3301      	adds	r3, #1
     140:	009b      	lsls	r3, r3, #2
     142:	2200      	movs	r2, #0
     144:	4823      	ldr	r0, [pc, #140]	; (1d4 <Reset_Handler+0xb0>)
     146:	4922      	ldr	r1, [pc, #136]	; (1d0 <Reset_Handler+0xac>)
     148:	588c      	ldr	r4, [r1, r2]
     14a:	5084      	str	r4, [r0, r2]
     14c:	3204      	adds	r2, #4
     14e:	429a      	cmp	r2, r3
     150:	d1fa      	bne.n	148 <Reset_Handler+0x24>
     152:	4a23      	ldr	r2, [pc, #140]	; (1e0 <Reset_Handler+0xbc>)
     154:	4b23      	ldr	r3, [pc, #140]	; (1e4 <Reset_Handler+0xc0>)
     156:	429a      	cmp	r2, r3
     158:	d20a      	bcs.n	170 <Reset_Handler+0x4c>
     15a:	43d3      	mvns	r3, r2
     15c:	4921      	ldr	r1, [pc, #132]	; (1e4 <Reset_Handler+0xc0>)
     15e:	185b      	adds	r3, r3, r1
     160:	2103      	movs	r1, #3
     162:	438b      	bics	r3, r1
     164:	3304      	adds	r3, #4
     166:	189b      	adds	r3, r3, r2
     168:	2100      	movs	r1, #0
     16a:	c202      	stmia	r2!, {r1}
     16c:	4293      	cmp	r3, r2
     16e:	d1fc      	bne.n	16a <Reset_Handler+0x46>
     170:	4a1d      	ldr	r2, [pc, #116]	; (1e8 <Reset_Handler+0xc4>)
     172:	21ff      	movs	r1, #255	; 0xff
     174:	4b1d      	ldr	r3, [pc, #116]	; (1ec <Reset_Handler+0xc8>)
     176:	438b      	bics	r3, r1
     178:	6093      	str	r3, [r2, #8]
     17a:	39fd      	subs	r1, #253	; 0xfd
     17c:	2390      	movs	r3, #144	; 0x90
     17e:	005b      	lsls	r3, r3, #1
     180:	4a1b      	ldr	r2, [pc, #108]	; (1f0 <Reset_Handler+0xcc>)
     182:	50d1      	str	r1, [r2, r3]
     184:	4a1b      	ldr	r2, [pc, #108]	; (1f4 <Reset_Handler+0xd0>)
     186:	78d3      	ldrb	r3, [r2, #3]
     188:	2503      	movs	r5, #3
     18a:	43ab      	bics	r3, r5
     18c:	2402      	movs	r4, #2
     18e:	4323      	orrs	r3, r4
     190:	70d3      	strb	r3, [r2, #3]
     192:	78d3      	ldrb	r3, [r2, #3]
     194:	270c      	movs	r7, #12
     196:	43bb      	bics	r3, r7
     198:	2608      	movs	r6, #8
     19a:	4333      	orrs	r3, r6
     19c:	70d3      	strb	r3, [r2, #3]
     19e:	4b16      	ldr	r3, [pc, #88]	; (1f8 <Reset_Handler+0xd4>)
     1a0:	7b98      	ldrb	r0, [r3, #14]
     1a2:	2230      	movs	r2, #48	; 0x30
     1a4:	4390      	bics	r0, r2
     1a6:	2220      	movs	r2, #32
     1a8:	4310      	orrs	r0, r2
     1aa:	7398      	strb	r0, [r3, #14]
     1ac:	7b99      	ldrb	r1, [r3, #14]
     1ae:	43b9      	bics	r1, r7
     1b0:	4331      	orrs	r1, r6
     1b2:	7399      	strb	r1, [r3, #14]
     1b4:	7b9a      	ldrb	r2, [r3, #14]
     1b6:	43aa      	bics	r2, r5
     1b8:	4322      	orrs	r2, r4
     1ba:	739a      	strb	r2, [r3, #14]
     1bc:	4a0f      	ldr	r2, [pc, #60]	; (1fc <Reset_Handler+0xd8>)
     1be:	6853      	ldr	r3, [r2, #4]
     1c0:	2180      	movs	r1, #128	; 0x80
     1c2:	430b      	orrs	r3, r1
     1c4:	6053      	str	r3, [r2, #4]
     1c6:	4b0e      	ldr	r3, [pc, #56]	; (200 <Reset_Handler+0xdc>)
     1c8:	4798      	blx	r3
     1ca:	4b0e      	ldr	r3, [pc, #56]	; (204 <Reset_Handler+0xe0>)
     1cc:	4798      	blx	r3
     1ce:	e7fe      	b.n	1ce <Reset_Handler+0xaa>
     1d0:	00001710 	.word	0x00001710
     1d4:	20000000 	.word	0x20000000
     1d8:	20000000 	.word	0x20000000
     1dc:	20000004 	.word	0x20000004
     1e0:	20000000 	.word	0x20000000
     1e4:	2000007c 	.word	0x2000007c
     1e8:	e000ed00 	.word	0xe000ed00
     1ec:	00000000 	.word	0x00000000
     1f0:	41007000 	.word	0x41007000
     1f4:	41005000 	.word	0x41005000
     1f8:	41004800 	.word	0x41004800
     1fc:	41004000 	.word	0x41004000
     200:	000015d9 	.word	0x000015d9
     204:	000013a1 	.word	0x000013a1

00000208 <SPI_0_PORT_init>:
struct timer_descriptor      TIMER_0;

struct i2c_m_sync_desc I2C_0;

void SPI_0_PORT_init(void)
{
     208:	b5f0      	push	{r4, r5, r6, r7, lr}
     20a:	46c6      	mov	lr, r8
     20c:	b500      	push	{lr}
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = ~data;
}

static inline void hri_port_clear_DIR_reg(const void *const hw, uint8_t submodule_index, hri_port_dir_reg_t mask)
{
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     20e:	24c0      	movs	r4, #192	; 0xc0
     210:	05e4      	lsls	r4, r4, #23
     212:	2380      	movs	r3, #128	; 0x80
     214:	005b      	lsls	r3, r3, #1
     216:	6063      	str	r3, [r4, #4]

static inline void hri_port_write_WRCONFIG_reg(const void *const hw, uint8_t submodule_index,
                                               hri_port_wrconfig_reg_t data)
{
	PORT_CRITICAL_SECTION_ENTER();
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     218:	4b24      	ldr	r3, [pc, #144]	; (2ac <SPI_0_PORT_init+0xa4>)
     21a:	4a25      	ldr	r2, [pc, #148]	; (2b0 <SPI_0_PORT_init+0xa8>)
     21c:	629a      	str	r2, [r3, #40]	; 0x28
     21e:	4a25      	ldr	r2, [pc, #148]	; (2b4 <SPI_0_PORT_init+0xac>)
     220:	629a      	str	r2, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     222:	2148      	movs	r1, #72	; 0x48
     224:	5c5a      	ldrb	r2, [r3, r1]
     226:	2004      	movs	r0, #4
     228:	4382      	bics	r2, r0
     22a:	545a      	strb	r2, [r3, r1]
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     22c:	5c5a      	ldrb	r2, [r3, r1]
	tmp &= ~PORT_PINCFG_PMUXEN;
     22e:	3803      	subs	r0, #3
     230:	4680      	mov	r8, r0
     232:	4382      	bics	r2, r0
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     234:	4684      	mov	ip, r0
     236:	4660      	mov	r0, ip
     238:	4302      	orrs	r2, r0
     23a:	b2d2      	uxtb	r2, r2
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     23c:	545a      	strb	r2, [r3, r1]
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     23e:	2734      	movs	r7, #52	; 0x34
     240:	5dda      	ldrb	r2, [r3, r7]
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     242:	3939      	subs	r1, #57	; 0x39
     244:	438a      	bics	r2, r1
	tmp |= PORT_PMUX_PMUXE(data);
     246:	390d      	subs	r1, #13
     248:	430a      	orrs	r2, r1
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     24a:	55da      	strb	r2, [r3, r7]
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     24c:	2280      	movs	r2, #128	; 0x80
     24e:	0092      	lsls	r2, r2, #2
     250:	6162      	str	r2, [r4, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     252:	60a2      	str	r2, [r4, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     254:	4a18      	ldr	r2, [pc, #96]	; (2b8 <SPI_0_PORT_init+0xb0>)
     256:	629a      	str	r2, [r3, #40]	; 0x28
     258:	21c0      	movs	r1, #192	; 0xc0
     25a:	0609      	lsls	r1, r1, #24
     25c:	6299      	str	r1, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     25e:	2049      	movs	r0, #73	; 0x49
     260:	5c1a      	ldrb	r2, [r3, r0]
	tmp &= ~PORT_PINCFG_PMUXEN;
     262:	4645      	mov	r5, r8
     264:	43aa      	bics	r2, r5
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     266:	4665      	mov	r5, ip
     268:	432a      	orrs	r2, r5
     26a:	b2d2      	uxtb	r2, r2
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     26c:	541a      	strb	r2, [r3, r0]
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     26e:	5dd8      	ldrb	r0, [r3, r7]
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     270:	260f      	movs	r6, #15
     272:	4030      	ands	r0, r6
	tmp |= PORT_PMUX_PMUXO(data);
     274:	2520      	movs	r5, #32
     276:	4328      	orrs	r0, r5
     278:	b2c0      	uxtb	r0, r0
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     27a:	55d8      	strb	r0, [r3, r7]
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     27c:	2280      	movs	r2, #128	; 0x80
     27e:	0112      	lsls	r2, r2, #4
     280:	6162      	str	r2, [r4, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     282:	60a2      	str	r2, [r4, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     284:	4a0d      	ldr	r2, [pc, #52]	; (2bc <SPI_0_PORT_init+0xb4>)
     286:	629a      	str	r2, [r3, #40]	; 0x28
     288:	6299      	str	r1, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     28a:	224b      	movs	r2, #75	; 0x4b
     28c:	5c99      	ldrb	r1, [r3, r2]
	tmp &= ~PORT_PINCFG_PMUXEN;
     28e:	4640      	mov	r0, r8
     290:	4381      	bics	r1, r0
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     292:	4660      	mov	r0, ip
     294:	4301      	orrs	r1, r0
     296:	b2c9      	uxtb	r1, r1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     298:	5499      	strb	r1, [r3, r2]
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     29a:	2135      	movs	r1, #53	; 0x35
     29c:	5c5a      	ldrb	r2, [r3, r1]
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     29e:	4032      	ands	r2, r6
	tmp |= PORT_PMUX_PMUXO(data);
     2a0:	432a      	orrs	r2, r5
     2a2:	b2d2      	uxtb	r2, r2
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     2a4:	545a      	strb	r2, [r3, r1]

	// Set pin direction to output
	gpio_set_pin_direction(PA11, GPIO_DIRECTION_OUT);

	gpio_set_pin_function(PA11, PINMUX_PA11C_SERCOM0_PAD3);
}
     2a6:	bc04      	pop	{r2}
     2a8:	4690      	mov	r8, r2
     2aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
     2ac:	41004400 	.word	0x41004400
     2b0:	40020100 	.word	0x40020100
     2b4:	c0020000 	.word	0xc0020000
     2b8:	40000200 	.word	0x40000200
     2bc:	40000800 	.word	0x40000800

000002c0 <SPI_0_CLOCK_init>:
			peripheral = (uint32_t)_pm_get_apbb_index(module);
			PM->APBBMASK.reg |= 1 << peripheral;
		}
		break;
	case PM_BUS_APBC:
		PM->APBCMASK.reg |= 1 << peripheral;
     2c0:	4a04      	ldr	r2, [pc, #16]	; (2d4 <SPI_0_CLOCK_init+0x14>)
     2c2:	6a13      	ldr	r3, [r2, #32]
     2c4:	2104      	movs	r1, #4
     2c6:	430b      	orrs	r3, r1
     2c8:	6213      	str	r3, [r2, #32]
}

static inline void hri_gclk_write_CLKCTRL_reg(const void *const hw, hri_gclk_clkctrl_reg_t data)
{
	GCLK_CRITICAL_SECTION_ENTER();
	((Gclk *)hw)->CLKCTRL.reg = data;
     2ca:	4a03      	ldr	r2, [pc, #12]	; (2d8 <SPI_0_CLOCK_init+0x18>)
     2cc:	4b03      	ldr	r3, [pc, #12]	; (2dc <SPI_0_CLOCK_init+0x1c>)
     2ce:	805a      	strh	r2, [r3, #2]

void SPI_0_CLOCK_init(void)
{
	_pm_enable_bus_clock(PM_BUS_APBC, SERCOM0);
	_gclk_enable_channel(SERCOM0_GCLK_ID_CORE, CONF_GCLK_SERCOM0_CORE_SRC);
}
     2d0:	4770      	bx	lr
     2d2:	46c0      	nop			; (mov r8, r8)
     2d4:	40000400 	.word	0x40000400
     2d8:	00004014 	.word	0x00004014
     2dc:	40000c00 	.word	0x40000c00

000002e0 <SPI_0_init>:

void SPI_0_init(void)
{
     2e0:	b510      	push	{r4, lr}
	SPI_0_CLOCK_init();
     2e2:	4b07      	ldr	r3, [pc, #28]	; (300 <SPI_0_init+0x20>)
     2e4:	4798      	blx	r3
	spi_m_sync_init(&SPI_0, SERCOM0);
     2e6:	4c07      	ldr	r4, [pc, #28]	; (304 <SPI_0_init+0x24>)
     2e8:	4907      	ldr	r1, [pc, #28]	; (308 <SPI_0_init+0x28>)
     2ea:	0020      	movs	r0, r4
     2ec:	4b07      	ldr	r3, [pc, #28]	; (30c <SPI_0_init+0x2c>)
     2ee:	4798      	blx	r3
	spi_m_sync_set_mode(&SPI_0, SPI_MODE_3);
     2f0:	2103      	movs	r1, #3
     2f2:	0020      	movs	r0, r4
     2f4:	4b06      	ldr	r3, [pc, #24]	; (310 <SPI_0_init+0x30>)
     2f6:	4798      	blx	r3
	SPI_0_PORT_init();
     2f8:	4b06      	ldr	r3, [pc, #24]	; (314 <SPI_0_init+0x34>)
     2fa:	4798      	blx	r3
}
     2fc:	bd10      	pop	{r4, pc}
     2fe:	46c0      	nop			; (mov r8, r8)
     300:	000002c1 	.word	0x000002c1
     304:	20000024 	.word	0x20000024
     308:	42000800 	.word	0x42000800
     30c:	00000521 	.word	0x00000521
     310:	0000059d 	.word	0x0000059d
     314:	00000209 	.word	0x00000209

00000318 <I2C_0_PORT_init>:

void I2C_0_PORT_init(void)
{
     318:	b570      	push	{r4, r5, r6, lr}
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     31a:	4b12      	ldr	r3, [pc, #72]	; (364 <I2C_0_PORT_init+0x4c>)
     31c:	2056      	movs	r0, #86	; 0x56
     31e:	5c19      	ldrb	r1, [r3, r0]
     320:	2204      	movs	r2, #4
     322:	4391      	bics	r1, r2
     324:	5419      	strb	r1, [r3, r0]
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     326:	5c19      	ldrb	r1, [r3, r0]
	tmp &= ~PORT_PINCFG_PMUXEN;
     328:	2501      	movs	r5, #1
     32a:	43a9      	bics	r1, r5
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     32c:	2401      	movs	r4, #1
     32e:	4321      	orrs	r1, r4
     330:	b2c9      	uxtb	r1, r1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     332:	5419      	strb	r1, [r3, r0]
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     334:	381b      	subs	r0, #27
     336:	5c19      	ldrb	r1, [r3, r0]
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     338:	260f      	movs	r6, #15
     33a:	43b1      	bics	r1, r6
	tmp |= PORT_PMUX_PMUXE(data);
     33c:	3e0d      	subs	r6, #13
     33e:	4331      	orrs	r1, r6
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     340:	5419      	strb	r1, [r3, r0]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     342:	2157      	movs	r1, #87	; 0x57
     344:	5c5e      	ldrb	r6, [r3, r1]
     346:	4396      	bics	r6, r2
     348:	545e      	strb	r6, [r3, r1]
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     34a:	5c5a      	ldrb	r2, [r3, r1]
	tmp &= ~PORT_PINCFG_PMUXEN;
     34c:	43aa      	bics	r2, r5
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     34e:	4322      	orrs	r2, r4
     350:	b2d2      	uxtb	r2, r2
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     352:	545a      	strb	r2, [r3, r1]
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     354:	5c1a      	ldrb	r2, [r3, r0]
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     356:	3948      	subs	r1, #72	; 0x48
     358:	400a      	ands	r2, r1
	tmp |= PORT_PMUX_PMUXO(data);
     35a:	3111      	adds	r1, #17
     35c:	430a      	orrs	r2, r1
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     35e:	541a      	strb	r2, [r3, r0]
	                       // <GPIO_PULL_UP"> Pull-up
	                       // <GPIO_PULL_DOWN"> Pull-down
	                       GPIO_PULL_OFF);

	gpio_set_pin_function(PA23, PINMUX_PA23C_SERCOM3_PAD1);
}
     360:	bd70      	pop	{r4, r5, r6, pc}
     362:	46c0      	nop			; (mov r8, r8)
     364:	41004400 	.word	0x41004400

00000368 <I2C_0_CLOCK_init>:
     368:	4a05      	ldr	r2, [pc, #20]	; (380 <I2C_0_CLOCK_init+0x18>)
     36a:	6a13      	ldr	r3, [r2, #32]
     36c:	2120      	movs	r1, #32
     36e:	430b      	orrs	r3, r1
     370:	6213      	str	r3, [r2, #32]
     372:	4b04      	ldr	r3, [pc, #16]	; (384 <I2C_0_CLOCK_init+0x1c>)
     374:	4a04      	ldr	r2, [pc, #16]	; (388 <I2C_0_CLOCK_init+0x20>)
     376:	805a      	strh	r2, [r3, #2]
     378:	4a04      	ldr	r2, [pc, #16]	; (38c <I2C_0_CLOCK_init+0x24>)
     37a:	805a      	strh	r2, [r3, #2]
void I2C_0_CLOCK_init(void)
{
	_pm_enable_bus_clock(PM_BUS_APBC, SERCOM3);
	_gclk_enable_channel(SERCOM3_GCLK_ID_CORE, CONF_GCLK_SERCOM3_CORE_SRC);
	_gclk_enable_channel(SERCOM3_GCLK_ID_SLOW, CONF_GCLK_SERCOM3_SLOW_SRC);
}
     37c:	4770      	bx	lr
     37e:	46c0      	nop			; (mov r8, r8)
     380:	40000400 	.word	0x40000400
     384:	40000c00 	.word	0x40000c00
     388:	00004017 	.word	0x00004017
     38c:	00004313 	.word	0x00004313

00000390 <I2C_0_init>:

void I2C_0_init(void)
{
     390:	b510      	push	{r4, lr}
	I2C_0_CLOCK_init();
     392:	4b04      	ldr	r3, [pc, #16]	; (3a4 <I2C_0_init+0x14>)
     394:	4798      	blx	r3
	i2c_m_sync_init(&I2C_0, SERCOM3);
     396:	4904      	ldr	r1, [pc, #16]	; (3a8 <I2C_0_init+0x18>)
     398:	4804      	ldr	r0, [pc, #16]	; (3ac <I2C_0_init+0x1c>)
     39a:	4b05      	ldr	r3, [pc, #20]	; (3b0 <I2C_0_init+0x20>)
     39c:	4798      	blx	r3
	I2C_0_PORT_init();
     39e:	4b05      	ldr	r3, [pc, #20]	; (3b4 <I2C_0_init+0x24>)
     3a0:	4798      	blx	r3
}
     3a2:	bd10      	pop	{r4, pc}
     3a4:	00000369 	.word	0x00000369
     3a8:	42001400 	.word	0x42001400
     3ac:	2000003c 	.word	0x2000003c
     3b0:	000004ad 	.word	0x000004ad
     3b4:	00000319 	.word	0x00000319

000003b8 <system_init>:
	_gclk_enable_channel(RTC_GCLK_ID, CONF_GCLK_RTC_SRC);
	timer_init(&TIMER_0, RTC, _rtc_get_timer());
}

void system_init(void)
{
     3b8:	b510      	push	{r4, lr}
 * Currently the following initialization functions are supported:
 *  - System clock initialization
 */
static inline void init_mcu(void)
{
	_init_chip();
     3ba:	4b0b      	ldr	r3, [pc, #44]	; (3e8 <system_init+0x30>)
     3bc:	4798      	blx	r3
	init_mcu();

	SPI_0_init();
     3be:	4b0b      	ldr	r3, [pc, #44]	; (3ec <system_init+0x34>)
     3c0:	4798      	blx	r3

	I2C_0_init();
     3c2:	4b0b      	ldr	r3, [pc, #44]	; (3f0 <system_init+0x38>)
     3c4:	4798      	blx	r3
		PM->APBAMASK.reg |= 1 << peripheral;
     3c6:	4a0b      	ldr	r2, [pc, #44]	; (3f4 <system_init+0x3c>)
     3c8:	6993      	ldr	r3, [r2, #24]
     3ca:	2120      	movs	r1, #32
     3cc:	430b      	orrs	r3, r1
     3ce:	6193      	str	r3, [r2, #24]
     3d0:	4a09      	ldr	r2, [pc, #36]	; (3f8 <system_init+0x40>)
     3d2:	4b0a      	ldr	r3, [pc, #40]	; (3fc <system_init+0x44>)
     3d4:	805a      	strh	r2, [r3, #2]
	timer_init(&TIMER_0, RTC, _rtc_get_timer());
     3d6:	4b0a      	ldr	r3, [pc, #40]	; (400 <STACK_SIZE>)
     3d8:	4798      	blx	r3
     3da:	0002      	movs	r2, r0
     3dc:	4909      	ldr	r1, [pc, #36]	; (404 <STACK_SIZE+0x4>)
     3de:	480a      	ldr	r0, [pc, #40]	; (408 <STACK_SIZE+0x8>)
     3e0:	4b0a      	ldr	r3, [pc, #40]	; (40c <STACK_SIZE+0xc>)
     3e2:	4798      	blx	r3

	TIMER_0_init();
}
     3e4:	bd10      	pop	{r4, pc}
     3e6:	46c0      	nop			; (mov r8, r8)
     3e8:	00000891 	.word	0x00000891
     3ec:	000002e1 	.word	0x000002e1
     3f0:	00000391 	.word	0x00000391
     3f4:	40000400 	.word	0x40000400
     3f8:	00004004 	.word	0x00004004
     3fc:	40000c00 	.word	0x40000c00
     400:	0000095d 	.word	0x0000095d
     404:	40001400 	.word	0x40001400
     408:	2000005c 	.word	0x2000005c
     40c:	000007b5 	.word	0x000007b5

00000410 <atomic_enter_critical>:
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
     410:	f3ef 8310 	mrs	r3, PRIMASK
     414:	6003      	str	r3, [r0, #0]
  __ASM volatile ("cpsid i" : : : "memory");
     416:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
     418:	f3bf 8f5f 	dmb	sy
     41c:	4770      	bx	lr

0000041e <atomic_leave_critical>:
     41e:	f3bf 8f5f 	dmb	sy
     422:	6803      	ldr	r3, [r0, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
     424:	f383 8810 	msr	PRIMASK, r3
     428:	4770      	bx	lr
	...

0000042c <delay_ms>:
     42c:	b510      	push	{r4, lr}
     42e:	4b04      	ldr	r3, [pc, #16]	; (440 <delay_ms+0x14>)
     430:	681c      	ldr	r4, [r3, #0]
     432:	4b04      	ldr	r3, [pc, #16]	; (444 <delay_ms+0x18>)
     434:	4798      	blx	r3
     436:	0001      	movs	r1, r0
     438:	0020      	movs	r0, r4
     43a:	4b03      	ldr	r3, [pc, #12]	; (448 <delay_ms+0x1c>)
     43c:	4798      	blx	r3
     43e:	bd10      	pop	{r4, pc}
     440:	2000001c 	.word	0x2000001c
     444:	00000869 	.word	0x00000869
     448:	00000889 	.word	0x00000889

0000044c <i2c_m_sync_write>:
     44c:	b510      	push	{r4, lr}
     44e:	b084      	sub	sp, #16
     450:	0014      	movs	r4, r2
     452:	ab01      	add	r3, sp, #4
     454:	3814      	subs	r0, #20
     456:	8b82      	ldrh	r2, [r0, #28]
     458:	801a      	strh	r2, [r3, #0]
     45a:	9402      	str	r4, [sp, #8]
     45c:	4a05      	ldr	r2, [pc, #20]	; (474 <i2c_m_sync_write+0x28>)
     45e:	805a      	strh	r2, [r3, #2]
     460:	9103      	str	r1, [sp, #12]
     462:	0019      	movs	r1, r3
     464:	4b04      	ldr	r3, [pc, #16]	; (478 <i2c_m_sync_write+0x2c>)
     466:	4798      	blx	r3
     468:	2800      	cmp	r0, #0
     46a:	d100      	bne.n	46e <i2c_m_sync_write+0x22>
     46c:	0020      	movs	r0, r4
     46e:	b004      	add	sp, #16
     470:	bd10      	pop	{r4, pc}
     472:	46c0      	nop			; (mov r8, r8)
     474:	ffff8000 	.word	0xffff8000
     478:	00000b1d 	.word	0x00000b1d

0000047c <i2c_m_sync_read>:
     47c:	b510      	push	{r4, lr}
     47e:	b084      	sub	sp, #16
     480:	0014      	movs	r4, r2
     482:	ab01      	add	r3, sp, #4
     484:	3814      	subs	r0, #20
     486:	8b82      	ldrh	r2, [r0, #28]
     488:	801a      	strh	r2, [r3, #0]
     48a:	9402      	str	r4, [sp, #8]
     48c:	4a05      	ldr	r2, [pc, #20]	; (4a4 <i2c_m_sync_read+0x28>)
     48e:	805a      	strh	r2, [r3, #2]
     490:	9103      	str	r1, [sp, #12]
     492:	0019      	movs	r1, r3
     494:	4b04      	ldr	r3, [pc, #16]	; (4a8 <i2c_m_sync_read+0x2c>)
     496:	4798      	blx	r3
     498:	2800      	cmp	r0, #0
     49a:	d100      	bne.n	49e <i2c_m_sync_read+0x22>
     49c:	0020      	movs	r0, r4
     49e:	b004      	add	sp, #16
     4a0:	bd10      	pop	{r4, pc}
     4a2:	46c0      	nop			; (mov r8, r8)
     4a4:	ffff8001 	.word	0xffff8001
     4a8:	00000b1d 	.word	0x00000b1d

000004ac <i2c_m_sync_init>:
     4ac:	b570      	push	{r4, r5, r6, lr}
     4ae:	0004      	movs	r4, r0
     4b0:	000d      	movs	r5, r1
     4b2:	1e43      	subs	r3, r0, #1
     4b4:	4198      	sbcs	r0, r3
     4b6:	b2c0      	uxtb	r0, r0
     4b8:	225e      	movs	r2, #94	; 0x5e
     4ba:	4907      	ldr	r1, [pc, #28]	; (4d8 <i2c_m_sync_init+0x2c>)
     4bc:	4b07      	ldr	r3, [pc, #28]	; (4dc <i2c_m_sync_init+0x30>)
     4be:	4798      	blx	r3
     4c0:	0029      	movs	r1, r5
     4c2:	0020      	movs	r0, r4
     4c4:	4b06      	ldr	r3, [pc, #24]	; (4e0 <i2c_m_sync_init+0x34>)
     4c6:	4798      	blx	r3
     4c8:	2800      	cmp	r0, #0
     4ca:	d103      	bne.n	4d4 <i2c_m_sync_init+0x28>
     4cc:	4b05      	ldr	r3, [pc, #20]	; (4e4 <i2c_m_sync_init+0x38>)
     4ce:	61a3      	str	r3, [r4, #24]
     4d0:	4b05      	ldr	r3, [pc, #20]	; (4e8 <i2c_m_sync_init+0x3c>)
     4d2:	6163      	str	r3, [r4, #20]
     4d4:	bd70      	pop	{r4, r5, r6, pc}
     4d6:	46c0      	nop			; (mov r8, r8)
     4d8:	00001620 	.word	0x00001620
     4dc:	000007f9 	.word	0x000007f9
     4e0:	00000aed 	.word	0x00000aed
     4e4:	0000047d 	.word	0x0000047d
     4e8:	0000044d 	.word	0x0000044d

000004ec <io_write>:
     4ec:	b570      	push	{r4, r5, r6, lr}
     4ee:	0006      	movs	r6, r0
     4f0:	000c      	movs	r4, r1
     4f2:	0015      	movs	r5, r2
     4f4:	2800      	cmp	r0, #0
     4f6:	d00d      	beq.n	514 <io_write+0x28>
     4f8:	0008      	movs	r0, r1
     4fa:	1e43      	subs	r3, r0, #1
     4fc:	4198      	sbcs	r0, r3
     4fe:	b2c0      	uxtb	r0, r0
     500:	2234      	movs	r2, #52	; 0x34
     502:	4905      	ldr	r1, [pc, #20]	; (518 <io_write+0x2c>)
     504:	4b05      	ldr	r3, [pc, #20]	; (51c <io_write+0x30>)
     506:	4798      	blx	r3
     508:	6833      	ldr	r3, [r6, #0]
     50a:	002a      	movs	r2, r5
     50c:	0021      	movs	r1, r4
     50e:	0030      	movs	r0, r6
     510:	4798      	blx	r3
     512:	bd70      	pop	{r4, r5, r6, pc}
     514:	2000      	movs	r0, #0
     516:	e7f3      	b.n	500 <io_write+0x14>
     518:	0000163c 	.word	0x0000163c
     51c:	000007f9 	.word	0x000007f9

00000520 <spi_m_sync_init>:
     520:	b570      	push	{r4, r5, r6, lr}
     522:	0004      	movs	r4, r0
     524:	000d      	movs	r5, r1
     526:	2800      	cmp	r0, #0
     528:	d016      	beq.n	558 <spi_m_sync_init+0x38>
     52a:	0008      	movs	r0, r1
     52c:	1e43      	subs	r3, r0, #1
     52e:	4198      	sbcs	r0, r3
     530:	b2c0      	uxtb	r0, r0
     532:	2240      	movs	r2, #64	; 0x40
     534:	4909      	ldr	r1, [pc, #36]	; (55c <spi_m_sync_init+0x3c>)
     536:	4b0a      	ldr	r3, [pc, #40]	; (560 <spi_m_sync_init+0x40>)
     538:	4798      	blx	r3
     53a:	6065      	str	r5, [r4, #4]
     53c:	1d20      	adds	r0, r4, #4
     53e:	0029      	movs	r1, r5
     540:	4b08      	ldr	r3, [pc, #32]	; (564 <spi_m_sync_init+0x44>)
     542:	4798      	blx	r3
     544:	2800      	cmp	r0, #0
     546:	db06      	blt.n	556 <spi_m_sync_init+0x36>
     548:	4b07      	ldr	r3, [pc, #28]	; (568 <spi_m_sync_init+0x48>)
     54a:	82a3      	strh	r3, [r4, #20]
     54c:	4b07      	ldr	r3, [pc, #28]	; (56c <spi_m_sync_init+0x4c>)
     54e:	6123      	str	r3, [r4, #16]
     550:	4b07      	ldr	r3, [pc, #28]	; (570 <spi_m_sync_init+0x50>)
     552:	60e3      	str	r3, [r4, #12]
     554:	2000      	movs	r0, #0
     556:	bd70      	pop	{r4, r5, r6, pc}
     558:	2000      	movs	r0, #0
     55a:	e7ea      	b.n	532 <spi_m_sync_init+0x12>
     55c:	00001650 	.word	0x00001650
     560:	000007f9 	.word	0x000007f9
     564:	00001055 	.word	0x00001055
     568:	ffff8000 	.word	0xffff8000
     56c:	0000064d 	.word	0x0000064d
     570:	00000611 	.word	0x00000611

00000574 <spi_m_sync_enable>:
     574:	b510      	push	{r4, lr}
     576:	0004      	movs	r4, r0
     578:	1e43      	subs	r3, r0, #1
     57a:	4198      	sbcs	r0, r3
     57c:	b2c0      	uxtb	r0, r0
     57e:	2257      	movs	r2, #87	; 0x57
     580:	4903      	ldr	r1, [pc, #12]	; (590 <spi_m_sync_enable+0x1c>)
     582:	4b04      	ldr	r3, [pc, #16]	; (594 <spi_m_sync_enable+0x20>)
     584:	4798      	blx	r3
     586:	1d20      	adds	r0, r4, #4
     588:	4b03      	ldr	r3, [pc, #12]	; (598 <spi_m_sync_enable+0x24>)
     58a:	4798      	blx	r3
     58c:	bd10      	pop	{r4, pc}
     58e:	46c0      	nop			; (mov r8, r8)
     590:	00001650 	.word	0x00001650
     594:	000007f9 	.word	0x000007f9
     598:	0000114d 	.word	0x0000114d

0000059c <spi_m_sync_set_mode>:
     59c:	b570      	push	{r4, r5, r6, lr}
     59e:	0004      	movs	r4, r0
     5a0:	000d      	movs	r5, r1
     5a2:	1e43      	subs	r3, r0, #1
     5a4:	4198      	sbcs	r0, r3
     5a6:	b2c0      	uxtb	r0, r0
     5a8:	2269      	movs	r2, #105	; 0x69
     5aa:	4904      	ldr	r1, [pc, #16]	; (5bc <spi_m_sync_set_mode+0x20>)
     5ac:	4b04      	ldr	r3, [pc, #16]	; (5c0 <spi_m_sync_set_mode+0x24>)
     5ae:	4798      	blx	r3
     5b0:	1d20      	adds	r0, r4, #4
     5b2:	0029      	movs	r1, r5
     5b4:	4b03      	ldr	r3, [pc, #12]	; (5c4 <spi_m_sync_set_mode+0x28>)
     5b6:	4798      	blx	r3
     5b8:	bd70      	pop	{r4, r5, r6, pc}
     5ba:	46c0      	nop			; (mov r8, r8)
     5bc:	00001650 	.word	0x00001650
     5c0:	000007f9 	.word	0x000007f9
     5c4:	0000117d 	.word	0x0000117d

000005c8 <spi_m_sync_transfer>:
     5c8:	b530      	push	{r4, r5, lr}
     5ca:	b087      	sub	sp, #28
     5cc:	0004      	movs	r4, r0
     5ce:	000d      	movs	r5, r1
     5d0:	2800      	cmp	r0, #0
     5d2:	d014      	beq.n	5fe <spi_m_sync_transfer+0x36>
     5d4:	0008      	movs	r0, r1
     5d6:	1e43      	subs	r3, r0, #1
     5d8:	4198      	sbcs	r0, r3
     5da:	b2c0      	uxtb	r0, r0
     5dc:	22b3      	movs	r2, #179	; 0xb3
     5de:	4909      	ldr	r1, [pc, #36]	; (604 <spi_m_sync_transfer+0x3c>)
     5e0:	4b09      	ldr	r3, [pc, #36]	; (608 <spi_m_sync_transfer+0x40>)
     5e2:	4798      	blx	r3
     5e4:	682b      	ldr	r3, [r5, #0]
     5e6:	9303      	str	r3, [sp, #12]
     5e8:	686b      	ldr	r3, [r5, #4]
     5ea:	9304      	str	r3, [sp, #16]
     5ec:	68ab      	ldr	r3, [r5, #8]
     5ee:	9301      	str	r3, [sp, #4]
     5f0:	9305      	str	r3, [sp, #20]
     5f2:	1d20      	adds	r0, r4, #4
     5f4:	a903      	add	r1, sp, #12
     5f6:	4b05      	ldr	r3, [pc, #20]	; (60c <spi_m_sync_transfer+0x44>)
     5f8:	4798      	blx	r3
     5fa:	b007      	add	sp, #28
     5fc:	bd30      	pop	{r4, r5, pc}
     5fe:	2000      	movs	r0, #0
     600:	e7ec      	b.n	5dc <spi_m_sync_transfer+0x14>
     602:	46c0      	nop			; (mov r8, r8)
     604:	00001650 	.word	0x00001650
     608:	000007f9 	.word	0x000007f9
     60c:	000011b5 	.word	0x000011b5

00000610 <_spi_m_sync_io_write>:
     610:	b570      	push	{r4, r5, r6, lr}
     612:	b084      	sub	sp, #16
     614:	0004      	movs	r4, r0
     616:	000e      	movs	r6, r1
     618:	0015      	movs	r5, r2
     61a:	1e43      	subs	r3, r0, #1
     61c:	4198      	sbcs	r0, r3
     61e:	b2c0      	uxtb	r0, r0
     620:	22a3      	movs	r2, #163	; 0xa3
     622:	4907      	ldr	r1, [pc, #28]	; (640 <_spi_m_sync_io_write+0x30>)
     624:	4b07      	ldr	r3, [pc, #28]	; (644 <_spi_m_sync_io_write+0x34>)
     626:	4798      	blx	r3
     628:	2300      	movs	r3, #0
     62a:	9302      	str	r3, [sp, #8]
     62c:	9601      	str	r6, [sp, #4]
     62e:	9503      	str	r5, [sp, #12]
     630:	0020      	movs	r0, r4
     632:	380c      	subs	r0, #12
     634:	a901      	add	r1, sp, #4
     636:	4b04      	ldr	r3, [pc, #16]	; (648 <_spi_m_sync_io_write+0x38>)
     638:	4798      	blx	r3
     63a:	b004      	add	sp, #16
     63c:	bd70      	pop	{r4, r5, r6, pc}
     63e:	46c0      	nop			; (mov r8, r8)
     640:	00001650 	.word	0x00001650
     644:	000007f9 	.word	0x000007f9
     648:	000005c9 	.word	0x000005c9

0000064c <_spi_m_sync_io_read>:
     64c:	b570      	push	{r4, r5, r6, lr}
     64e:	b084      	sub	sp, #16
     650:	0004      	movs	r4, r0
     652:	000e      	movs	r6, r1
     654:	0015      	movs	r5, r2
     656:	1e43      	subs	r3, r0, #1
     658:	4198      	sbcs	r0, r3
     65a:	b2c0      	uxtb	r0, r0
     65c:	2287      	movs	r2, #135	; 0x87
     65e:	4907      	ldr	r1, [pc, #28]	; (67c <_spi_m_sync_io_read+0x30>)
     660:	4b07      	ldr	r3, [pc, #28]	; (680 <_spi_m_sync_io_read+0x34>)
     662:	4798      	blx	r3
     664:	9602      	str	r6, [sp, #8]
     666:	2300      	movs	r3, #0
     668:	9301      	str	r3, [sp, #4]
     66a:	9503      	str	r5, [sp, #12]
     66c:	0020      	movs	r0, r4
     66e:	380c      	subs	r0, #12
     670:	a901      	add	r1, sp, #4
     672:	4b04      	ldr	r3, [pc, #16]	; (684 <_spi_m_sync_io_read+0x38>)
     674:	4798      	blx	r3
     676:	b004      	add	sp, #16
     678:	bd70      	pop	{r4, r5, r6, pc}
     67a:	46c0      	nop			; (mov r8, r8)
     67c:	00001650 	.word	0x00001650
     680:	000007f9 	.word	0x000007f9
     684:	000005c9 	.word	0x000005c9

00000688 <spi_m_sync_get_io_descriptor>:
     688:	b570      	push	{r4, r5, r6, lr}
     68a:	0004      	movs	r4, r0
     68c:	000d      	movs	r5, r1
     68e:	2800      	cmp	r0, #0
     690:	d00b      	beq.n	6aa <spi_m_sync_get_io_descriptor+0x22>
     692:	0008      	movs	r0, r1
     694:	1e43      	subs	r3, r0, #1
     696:	4198      	sbcs	r0, r3
     698:	b2c0      	uxtb	r0, r0
     69a:	22bd      	movs	r2, #189	; 0xbd
     69c:	4904      	ldr	r1, [pc, #16]	; (6b0 <spi_m_sync_get_io_descriptor+0x28>)
     69e:	4b05      	ldr	r3, [pc, #20]	; (6b4 <spi_m_sync_get_io_descriptor+0x2c>)
     6a0:	4798      	blx	r3
     6a2:	340c      	adds	r4, #12
     6a4:	602c      	str	r4, [r5, #0]
     6a6:	2000      	movs	r0, #0
     6a8:	bd70      	pop	{r4, r5, r6, pc}
     6aa:	2000      	movs	r0, #0
     6ac:	e7f5      	b.n	69a <spi_m_sync_get_io_descriptor+0x12>
     6ae:	46c0      	nop			; (mov r8, r8)
     6b0:	00001650 	.word	0x00001650
     6b4:	000007f9 	.word	0x000007f9

000006b8 <timer_add_timer_task>:
     6b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     6ba:	46ce      	mov	lr, r9
     6bc:	4647      	mov	r7, r8
     6be:	b580      	push	{r7, lr}
     6c0:	4681      	mov	r9, r0
     6c2:	6803      	ldr	r3, [r0, #0]
     6c4:	469c      	mov	ip, r3
     6c6:	2b00      	cmp	r3, #0
     6c8:	d005      	beq.n	6d6 <timer_add_timer_task+0x1e>
     6ca:	688e      	ldr	r6, [r1, #8]
     6cc:	001c      	movs	r4, r3
     6ce:	2500      	movs	r5, #0
     6d0:	2701      	movs	r7, #1
     6d2:	1abf      	subs	r7, r7, r2
     6d4:	e00d      	b.n	6f2 <timer_add_timer_task+0x3a>
     6d6:	4b12      	ldr	r3, [pc, #72]	; (720 <timer_add_timer_task+0x68>)
     6d8:	4798      	blx	r3
     6da:	e018      	b.n	70e <timer_add_timer_task+0x56>
     6dc:	18fb      	adds	r3, r7, r3
     6de:	68a0      	ldr	r0, [r4, #8]
     6e0:	4680      	mov	r8, r0
     6e2:	4443      	add	r3, r8
     6e4:	42b3      	cmp	r3, r6
     6e6:	d20c      	bcs.n	702 <timer_add_timer_task+0x4a>
     6e8:	6823      	ldr	r3, [r4, #0]
     6ea:	0025      	movs	r5, r4
     6ec:	2b00      	cmp	r3, #0
     6ee:	d00b      	beq.n	708 <timer_add_timer_task+0x50>
     6f0:	001c      	movs	r4, r3
     6f2:	6863      	ldr	r3, [r4, #4]
     6f4:	4293      	cmp	r3, r2
     6f6:	d8f1      	bhi.n	6dc <timer_add_timer_task+0x24>
     6f8:	68a0      	ldr	r0, [r4, #8]
     6fa:	4680      	mov	r8, r0
     6fc:	4443      	add	r3, r8
     6fe:	1a9b      	subs	r3, r3, r2
     700:	e7f0      	b.n	6e4 <timer_add_timer_task+0x2c>
     702:	45a4      	cmp	ip, r4
     704:	d007      	beq.n	716 <timer_add_timer_task+0x5e>
     706:	002c      	movs	r4, r5
     708:	0020      	movs	r0, r4
     70a:	4b06      	ldr	r3, [pc, #24]	; (724 <timer_add_timer_task+0x6c>)
     70c:	4798      	blx	r3
     70e:	bc0c      	pop	{r2, r3}
     710:	4690      	mov	r8, r2
     712:	4699      	mov	r9, r3
     714:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     716:	4648      	mov	r0, r9
     718:	4b01      	ldr	r3, [pc, #4]	; (720 <timer_add_timer_task+0x68>)
     71a:	4798      	blx	r3
     71c:	e7f7      	b.n	70e <timer_add_timer_task+0x56>
     71e:	46c0      	nop			; (mov r8, r8)
     720:	00000825 	.word	0x00000825
     724:	00000851 	.word	0x00000851

00000728 <timer_process_counted>:
     728:	b5f0      	push	{r4, r5, r6, r7, lr}
     72a:	46c6      	mov	lr, r8
     72c:	b500      	push	{lr}
     72e:	b082      	sub	sp, #8
     730:	0007      	movs	r7, r0
     732:	6944      	ldr	r4, [r0, #20]
     734:	6903      	ldr	r3, [r0, #16]
     736:	3301      	adds	r3, #1
     738:	4698      	mov	r8, r3
     73a:	6103      	str	r3, [r0, #16]
     73c:	7e03      	ldrb	r3, [r0, #24]
     73e:	07db      	lsls	r3, r3, #31
     740:	d411      	bmi.n	766 <timer_process_counted+0x3e>
     742:	7e03      	ldrb	r3, [r0, #24]
     744:	079b      	lsls	r3, r3, #30
     746:	d40e      	bmi.n	766 <timer_process_counted+0x3e>
     748:	2c00      	cmp	r4, #0
     74a:	d010      	beq.n	76e <timer_process_counted+0x46>
     74c:	4643      	mov	r3, r8
     74e:	6862      	ldr	r2, [r4, #4]
     750:	1a9b      	subs	r3, r3, r2
     752:	68a2      	ldr	r2, [r4, #8]
     754:	4293      	cmp	r3, r2
     756:	d30a      	bcc.n	76e <timer_process_counted+0x46>
     758:	2314      	movs	r3, #20
     75a:	469c      	mov	ip, r3
     75c:	4484      	add	ip, r0
     75e:	4663      	mov	r3, ip
     760:	9301      	str	r3, [sp, #4]
     762:	4e12      	ldr	r6, [pc, #72]	; (7ac <timer_process_counted+0x84>)
     764:	e014      	b.n	790 <timer_process_counted+0x68>
     766:	7e3b      	ldrb	r3, [r7, #24]
     768:	2202      	movs	r2, #2
     76a:	4313      	orrs	r3, r2
     76c:	763b      	strb	r3, [r7, #24]
     76e:	b002      	add	sp, #8
     770:	bc04      	pop	{r2}
     772:	4690      	mov	r8, r2
     774:	bdf0      	pop	{r4, r5, r6, r7, pc}
     776:	697d      	ldr	r5, [r7, #20]
     778:	68e3      	ldr	r3, [r4, #12]
     77a:	0020      	movs	r0, r4
     77c:	4798      	blx	r3
     77e:	2d00      	cmp	r5, #0
     780:	d0f5      	beq.n	76e <timer_process_counted+0x46>
     782:	002c      	movs	r4, r5
     784:	4643      	mov	r3, r8
     786:	686a      	ldr	r2, [r5, #4]
     788:	1a9b      	subs	r3, r3, r2
     78a:	68aa      	ldr	r2, [r5, #8]
     78c:	4293      	cmp	r3, r2
     78e:	d3ee      	bcc.n	76e <timer_process_counted+0x46>
     790:	9801      	ldr	r0, [sp, #4]
     792:	47b0      	blx	r6
     794:	7c23      	ldrb	r3, [r4, #16]
     796:	2b01      	cmp	r3, #1
     798:	d1ed      	bne.n	776 <timer_process_counted+0x4e>
     79a:	4643      	mov	r3, r8
     79c:	6063      	str	r3, [r4, #4]
     79e:	4642      	mov	r2, r8
     7a0:	0021      	movs	r1, r4
     7a2:	9801      	ldr	r0, [sp, #4]
     7a4:	4b02      	ldr	r3, [pc, #8]	; (7b0 <timer_process_counted+0x88>)
     7a6:	4798      	blx	r3
     7a8:	e7e5      	b.n	776 <timer_process_counted+0x4e>
     7aa:	46c0      	nop			; (mov r8, r8)
     7ac:	00000859 	.word	0x00000859
     7b0:	000006b9 	.word	0x000006b9

000007b4 <timer_init>:
     7b4:	b570      	push	{r4, r5, r6, lr}
     7b6:	0005      	movs	r5, r0
     7b8:	000c      	movs	r4, r1
     7ba:	2800      	cmp	r0, #0
     7bc:	d011      	beq.n	7e2 <timer_init+0x2e>
     7be:	0008      	movs	r0, r1
     7c0:	1e43      	subs	r3, r0, #1
     7c2:	4198      	sbcs	r0, r3
     7c4:	b2c0      	uxtb	r0, r0
     7c6:	223b      	movs	r2, #59	; 0x3b
     7c8:	4907      	ldr	r1, [pc, #28]	; (7e8 <timer_init+0x34>)
     7ca:	4b08      	ldr	r3, [pc, #32]	; (7ec <timer_init+0x38>)
     7cc:	4798      	blx	r3
     7ce:	0021      	movs	r1, r4
     7d0:	0028      	movs	r0, r5
     7d2:	4b07      	ldr	r3, [pc, #28]	; (7f0 <timer_init+0x3c>)
     7d4:	4798      	blx	r3
     7d6:	2300      	movs	r3, #0
     7d8:	612b      	str	r3, [r5, #16]
     7da:	4b06      	ldr	r3, [pc, #24]	; (7f4 <timer_init+0x40>)
     7dc:	602b      	str	r3, [r5, #0]
     7de:	2000      	movs	r0, #0
     7e0:	bd70      	pop	{r4, r5, r6, pc}
     7e2:	2000      	movs	r0, #0
     7e4:	e7ef      	b.n	7c6 <timer_init+0x12>
     7e6:	46c0      	nop			; (mov r8, r8)
     7e8:	0000166c 	.word	0x0000166c
     7ec:	000007f9 	.word	0x000007f9
     7f0:	00000901 	.word	0x00000901
     7f4:	00000729 	.word	0x00000729

000007f8 <assert>:
     7f8:	2800      	cmp	r0, #0
     7fa:	d100      	bne.n	7fe <assert+0x6>
     7fc:	be00      	bkpt	0x0000
     7fe:	4770      	bx	lr

00000800 <is_list_element>:
     800:	6803      	ldr	r3, [r0, #0]
     802:	2b00      	cmp	r3, #0
     804:	d00a      	beq.n	81c <is_list_element+0x1c>
     806:	428b      	cmp	r3, r1
     808:	d00a      	beq.n	820 <is_list_element+0x20>
     80a:	681b      	ldr	r3, [r3, #0]
     80c:	2b00      	cmp	r3, #0
     80e:	d003      	beq.n	818 <is_list_element+0x18>
     810:	4299      	cmp	r1, r3
     812:	d1fa      	bne.n	80a <is_list_element+0xa>
     814:	2001      	movs	r0, #1
     816:	e000      	b.n	81a <is_list_element+0x1a>
     818:	2000      	movs	r0, #0
     81a:	4770      	bx	lr
     81c:	2000      	movs	r0, #0
     81e:	e7fc      	b.n	81a <is_list_element+0x1a>
     820:	2001      	movs	r0, #1
     822:	e7fa      	b.n	81a <is_list_element+0x1a>

00000824 <list_insert_as_head>:
     824:	b570      	push	{r4, r5, r6, lr}
     826:	0004      	movs	r4, r0
     828:	000d      	movs	r5, r1
     82a:	4b06      	ldr	r3, [pc, #24]	; (844 <list_insert_as_head+0x20>)
     82c:	4798      	blx	r3
     82e:	2301      	movs	r3, #1
     830:	4058      	eors	r0, r3
     832:	b2c0      	uxtb	r0, r0
     834:	2239      	movs	r2, #57	; 0x39
     836:	4904      	ldr	r1, [pc, #16]	; (848 <list_insert_as_head+0x24>)
     838:	4b04      	ldr	r3, [pc, #16]	; (84c <list_insert_as_head+0x28>)
     83a:	4798      	blx	r3
     83c:	6823      	ldr	r3, [r4, #0]
     83e:	602b      	str	r3, [r5, #0]
     840:	6025      	str	r5, [r4, #0]
     842:	bd70      	pop	{r4, r5, r6, pc}
     844:	00000801 	.word	0x00000801
     848:	00001684 	.word	0x00001684
     84c:	000007f9 	.word	0x000007f9

00000850 <list_insert_after>:
     850:	6803      	ldr	r3, [r0, #0]
     852:	600b      	str	r3, [r1, #0]
     854:	6001      	str	r1, [r0, #0]
     856:	4770      	bx	lr

00000858 <list_remove_head>:
     858:	6803      	ldr	r3, [r0, #0]
     85a:	2b00      	cmp	r3, #0
     85c:	d001      	beq.n	862 <list_remove_head+0xa>
     85e:	681a      	ldr	r2, [r3, #0]
     860:	6002      	str	r2, [r0, #0]
     862:	0018      	movs	r0, r3
     864:	4770      	bx	lr
	...

00000868 <_get_cycles_for_ms>:
     868:	b510      	push	{r4, lr}
     86a:	0003      	movs	r3, r0
     86c:	2064      	movs	r0, #100	; 0x64
     86e:	4358      	muls	r0, r3
     870:	3002      	adds	r0, #2
     872:	2103      	movs	r1, #3
     874:	4b03      	ldr	r3, [pc, #12]	; (884 <_get_cycles_for_ms+0x1c>)
     876:	4798      	blx	r3
     878:	0003      	movs	r3, r0
     87a:	0080      	lsls	r0, r0, #2
     87c:	18c0      	adds	r0, r0, r3
     87e:	0040      	lsls	r0, r0, #1
     880:	bd10      	pop	{r4, pc}
     882:	46c0      	nop			; (mov r8, r8)
     884:	000014c1 	.word	0x000014c1

00000888 <_delay_cycles>:
     888:	3901      	subs	r1, #1
     88a:	d8fd      	bhi.n	888 <_delay_cycles>
     88c:	4770      	bx	lr
	...

00000890 <_init_chip>:
     890:	b510      	push	{r4, lr}
     892:	4b06      	ldr	r3, [pc, #24]	; (8ac <_init_chip+0x1c>)
     894:	685a      	ldr	r2, [r3, #4]
     896:	605a      	str	r2, [r3, #4]
     898:	4b05      	ldr	r3, [pc, #20]	; (8b0 <_init_chip+0x20>)
     89a:	4798      	blx	r3
     89c:	4b05      	ldr	r3, [pc, #20]	; (8b4 <_init_chip+0x24>)
     89e:	4798      	blx	r3
     8a0:	4b05      	ldr	r3, [pc, #20]	; (8b8 <_init_chip+0x28>)
     8a2:	4798      	blx	r3
     8a4:	20ff      	movs	r0, #255	; 0xff
     8a6:	4b05      	ldr	r3, [pc, #20]	; (8bc <_init_chip+0x2c>)
     8a8:	4798      	blx	r3
     8aa:	bd10      	pop	{r4, pc}
     8ac:	41004000 	.word	0x41004000
     8b0:	000008e1 	.word	0x000008e1
     8b4:	000012c5 	.word	0x000012c5
     8b8:	0000130d 	.word	0x0000130d
     8bc:	000008c1 	.word	0x000008c1

000008c0 <_gclk_init_generators_by_fref>:
     8c0:	07c3      	lsls	r3, r0, #31
     8c2:	d50a      	bpl.n	8da <_gclk_init_generators_by_fref+0x1a>
     8c4:	4b05      	ldr	r3, [pc, #20]	; (8dc <_gclk_init_generators_by_fref+0x1c>)
     8c6:	2280      	movs	r2, #128	; 0x80
     8c8:	0052      	lsls	r2, r2, #1
     8ca:	609a      	str	r2, [r3, #8]
     8cc:	2283      	movs	r2, #131	; 0x83
     8ce:	0252      	lsls	r2, r2, #9
     8d0:	605a      	str	r2, [r3, #4]
     8d2:	001a      	movs	r2, r3
     8d4:	7853      	ldrb	r3, [r2, #1]
     8d6:	09db      	lsrs	r3, r3, #7
     8d8:	d1fc      	bne.n	8d4 <_gclk_init_generators_by_fref+0x14>
     8da:	4770      	bx	lr
     8dc:	40000c00 	.word	0x40000c00

000008e0 <_pm_init>:
     8e0:	4b06      	ldr	r3, [pc, #24]	; (8fc <_pm_init+0x1c>)
     8e2:	7a1a      	ldrb	r2, [r3, #8]
     8e4:	b2d2      	uxtb	r2, r2
     8e6:	721a      	strb	r2, [r3, #8]
     8e8:	7a5a      	ldrb	r2, [r3, #9]
     8ea:	b2d2      	uxtb	r2, r2
     8ec:	725a      	strb	r2, [r3, #9]
     8ee:	7a9a      	ldrb	r2, [r3, #10]
     8f0:	b2d2      	uxtb	r2, r2
     8f2:	729a      	strb	r2, [r3, #10]
     8f4:	7ada      	ldrb	r2, [r3, #11]
     8f6:	b2d2      	uxtb	r2, r2
     8f8:	72da      	strb	r2, [r3, #11]
     8fa:	4770      	bx	lr
     8fc:	40000400 	.word	0x40000400

00000900 <_timer_init>:
     900:	b570      	push	{r4, r5, r6, lr}
     902:	0004      	movs	r4, r0
     904:	000d      	movs	r5, r1
     906:	1e43      	subs	r3, r0, #1
     908:	4198      	sbcs	r0, r3
     90a:	b2c0      	uxtb	r0, r0
     90c:	2233      	movs	r2, #51	; 0x33
     90e:	4910      	ldr	r1, [pc, #64]	; (950 <_timer_init+0x50>)
     910:	4b10      	ldr	r3, [pc, #64]	; (954 <_timer_init+0x54>)
     912:	4798      	blx	r3
     914:	60e5      	str	r5, [r4, #12]
     916:	2301      	movs	r3, #1
     918:	802b      	strh	r3, [r5, #0]
     91a:	7aab      	ldrb	r3, [r5, #10]
     91c:	09db      	lsrs	r3, r3, #7
     91e:	d1fc      	bne.n	91a <_timer_init+0x1a>
     920:	68e2      	ldr	r2, [r4, #12]
     922:	7a93      	ldrb	r3, [r2, #10]
     924:	09db      	lsrs	r3, r3, #7
     926:	d1fc      	bne.n	922 <_timer_init+0x22>
     928:	3380      	adds	r3, #128	; 0x80
     92a:	8013      	strh	r3, [r2, #0]
     92c:	7a93      	ldrb	r3, [r2, #10]
     92e:	09db      	lsrs	r3, r3, #7
     930:	d1fc      	bne.n	92c <_timer_init+0x2c>
     932:	68e2      	ldr	r2, [r4, #12]
     934:	6993      	ldr	r3, [r2, #24]
     936:	2380      	movs	r3, #128	; 0x80
     938:	00db      	lsls	r3, r3, #3
     93a:	6193      	str	r3, [r2, #24]
     93c:	7a93      	ldrb	r3, [r2, #10]
     93e:	09db      	lsrs	r3, r3, #7
     940:	d1fc      	bne.n	93c <_timer_init+0x3c>
     942:	3301      	adds	r3, #1
     944:	68e2      	ldr	r2, [r4, #12]
     946:	71d3      	strb	r3, [r2, #7]
     948:	4b03      	ldr	r3, [pc, #12]	; (958 <_timer_init+0x58>)
     94a:	601c      	str	r4, [r3, #0]
     94c:	2000      	movs	r0, #0
     94e:	bd70      	pop	{r4, r5, r6, pc}
     950:	000016a4 	.word	0x000016a4
     954:	000007f9 	.word	0x000007f9
     958:	20000020 	.word	0x20000020

0000095c <_rtc_get_timer>:
     95c:	2000      	movs	r0, #0
     95e:	4770      	bx	lr

00000960 <RTC_Handler>:
     960:	b510      	push	{r4, lr}
     962:	4b07      	ldr	r3, [pc, #28]	; (980 <RTC_Handler+0x20>)
     964:	681c      	ldr	r4, [r3, #0]
     966:	68e3      	ldr	r3, [r4, #12]
     968:	7a1b      	ldrb	r3, [r3, #8]
     96a:	07db      	lsls	r3, r3, #31
     96c:	d507      	bpl.n	97e <RTC_Handler+0x1e>
     96e:	6823      	ldr	r3, [r4, #0]
     970:	2b00      	cmp	r3, #0
     972:	d001      	beq.n	978 <RTC_Handler+0x18>
     974:	0020      	movs	r0, r4
     976:	4798      	blx	r3
     978:	68e3      	ldr	r3, [r4, #12]
     97a:	2201      	movs	r2, #1
     97c:	721a      	strb	r2, [r3, #8]
     97e:	bd10      	pop	{r4, pc}
     980:	20000020 	.word	0x20000020

00000984 <_spi_sync_enable>:
     984:	69c3      	ldr	r3, [r0, #28]
     986:	07db      	lsls	r3, r3, #31
     988:	d409      	bmi.n	99e <_spi_sync_enable+0x1a>
     98a:	6803      	ldr	r3, [r0, #0]
     98c:	2202      	movs	r2, #2
     98e:	4313      	orrs	r3, r2
     990:	6003      	str	r3, [r0, #0]
     992:	3201      	adds	r2, #1
     994:	69c3      	ldr	r3, [r0, #28]
     996:	421a      	tst	r2, r3
     998:	d1fc      	bne.n	994 <_spi_sync_enable+0x10>
     99a:	2000      	movs	r0, #0
     99c:	4770      	bx	lr
     99e:	2004      	movs	r0, #4
     9a0:	4240      	negs	r0, r0
     9a2:	e7fb      	b.n	99c <_spi_sync_enable+0x18>

000009a4 <_spi_set_mode>:
     9a4:	69c3      	ldr	r3, [r0, #28]
     9a6:	079b      	lsls	r3, r3, #30
     9a8:	d112      	bne.n	9d0 <_spi_set_mode+0x2c>
     9aa:	2203      	movs	r2, #3
     9ac:	69c3      	ldr	r3, [r0, #28]
     9ae:	421a      	tst	r2, r3
     9b0:	d1fc      	bne.n	9ac <_spi_set_mode+0x8>
     9b2:	6803      	ldr	r3, [r0, #0]
     9b4:	4a08      	ldr	r2, [pc, #32]	; (9d8 <_spi_set_mode+0x34>)
     9b6:	4013      	ands	r3, r2
     9b8:	0709      	lsls	r1, r1, #28
     9ba:	22c0      	movs	r2, #192	; 0xc0
     9bc:	0592      	lsls	r2, r2, #22
     9be:	4011      	ands	r1, r2
     9c0:	4319      	orrs	r1, r3
     9c2:	6001      	str	r1, [r0, #0]
     9c4:	2203      	movs	r2, #3
     9c6:	69c3      	ldr	r3, [r0, #28]
     9c8:	421a      	tst	r2, r3
     9ca:	d1fc      	bne.n	9c6 <_spi_set_mode+0x22>
     9cc:	2000      	movs	r0, #0
     9ce:	4770      	bx	lr
     9d0:	2004      	movs	r0, #4
     9d2:	4240      	negs	r0, r0
     9d4:	e7fb      	b.n	9ce <_spi_set_mode+0x2a>
     9d6:	46c0      	nop			; (mov r8, r8)
     9d8:	cfffffff 	.word	0xcfffffff

000009dc <_get_i2cm_index>:
     9dc:	b510      	push	{r4, lr}
     9de:	4b09      	ldr	r3, [pc, #36]	; (a04 <_get_i2cm_index+0x28>)
     9e0:	469c      	mov	ip, r3
     9e2:	4460      	add	r0, ip
     9e4:	0a80      	lsrs	r0, r0, #10
     9e6:	b2c0      	uxtb	r0, r0
     9e8:	2803      	cmp	r0, #3
     9ea:	d008      	beq.n	9fe <_get_i2cm_index+0x22>
     9ec:	22e6      	movs	r2, #230	; 0xe6
     9ee:	0092      	lsls	r2, r2, #2
     9f0:	4905      	ldr	r1, [pc, #20]	; (a08 <_get_i2cm_index+0x2c>)
     9f2:	2000      	movs	r0, #0
     9f4:	4b05      	ldr	r3, [pc, #20]	; (a0c <_get_i2cm_index+0x30>)
     9f6:	4798      	blx	r3
     9f8:	2001      	movs	r0, #1
     9fa:	4240      	negs	r0, r0
     9fc:	bd10      	pop	{r4, pc}
     9fe:	2000      	movs	r0, #0
     a00:	e7fc      	b.n	9fc <_get_i2cm_index+0x20>
     a02:	46c0      	nop			; (mov r8, r8)
     a04:	bdfff800 	.word	0xbdfff800
     a08:	000016d4 	.word	0x000016d4
     a0c:	000007f9 	.word	0x000007f9

00000a10 <_i2c_m_sync_init_impl>:
     a10:	b570      	push	{r4, r5, r6, lr}
     a12:	0005      	movs	r5, r0
     a14:	000c      	movs	r4, r1
     a16:	0008      	movs	r0, r1
     a18:	4b31      	ldr	r3, [pc, #196]	; (ae0 <_i2c_m_sync_init_impl+0xd0>)
     a1a:	4798      	blx	r3
     a1c:	b2c0      	uxtb	r0, r0
     a1e:	69e3      	ldr	r3, [r4, #28]
     a20:	07db      	lsls	r3, r3, #31
     a22:	d421      	bmi.n	a68 <_i2c_m_sync_init_impl+0x58>
     a24:	0043      	lsls	r3, r0, #1
     a26:	181b      	adds	r3, r3, r0
     a28:	00db      	lsls	r3, r3, #3
     a2a:	4a2e      	ldr	r2, [pc, #184]	; (ae4 <_i2c_m_sync_init_impl+0xd4>)
     a2c:	18d3      	adds	r3, r2, r3
     a2e:	6859      	ldr	r1, [r3, #4]
     a30:	231c      	movs	r3, #28
     a32:	4019      	ands	r1, r3
     a34:	2203      	movs	r2, #3
     a36:	69e3      	ldr	r3, [r4, #28]
     a38:	421a      	tst	r2, r3
     a3a:	d1fc      	bne.n	a36 <_i2c_m_sync_init_impl+0x26>
     a3c:	6823      	ldr	r3, [r4, #0]
     a3e:	079b      	lsls	r3, r3, #30
     a40:	d50b      	bpl.n	a5a <_i2c_m_sync_init_impl+0x4a>
     a42:	6823      	ldr	r3, [r4, #0]
     a44:	2202      	movs	r2, #2
     a46:	4393      	bics	r3, r2
     a48:	6023      	str	r3, [r4, #0]
     a4a:	3201      	adds	r2, #1
     a4c:	69e3      	ldr	r3, [r4, #28]
     a4e:	421a      	tst	r2, r3
     a50:	d1fc      	bne.n	a4c <_i2c_m_sync_init_impl+0x3c>
     a52:	2202      	movs	r2, #2
     a54:	69e3      	ldr	r3, [r4, #28]
     a56:	421a      	tst	r2, r3
     a58:	d1fc      	bne.n	a54 <_i2c_m_sync_init_impl+0x44>
     a5a:	2301      	movs	r3, #1
     a5c:	430b      	orrs	r3, r1
     a5e:	6023      	str	r3, [r4, #0]
     a60:	2203      	movs	r2, #3
     a62:	69e3      	ldr	r3, [r4, #28]
     a64:	421a      	tst	r2, r3
     a66:	d1fc      	bne.n	a62 <_i2c_m_sync_init_impl+0x52>
     a68:	2201      	movs	r2, #1
     a6a:	69e3      	ldr	r3, [r4, #28]
     a6c:	421a      	tst	r2, r3
     a6e:	d1fc      	bne.n	a6a <_i2c_m_sync_init_impl+0x5a>
     a70:	0043      	lsls	r3, r0, #1
     a72:	181b      	adds	r3, r3, r0
     a74:	00db      	lsls	r3, r3, #3
     a76:	4a1b      	ldr	r2, [pc, #108]	; (ae4 <_i2c_m_sync_init_impl+0xd4>)
     a78:	18d3      	adds	r3, r2, r3
     a7a:	6859      	ldr	r1, [r3, #4]
     a7c:	6021      	str	r1, [r4, #0]
     a7e:	2203      	movs	r2, #3
     a80:	69e3      	ldr	r3, [r4, #28]
     a82:	421a      	tst	r2, r3
     a84:	d1fc      	bne.n	a80 <_i2c_m_sync_init_impl+0x70>
     a86:	0043      	lsls	r3, r0, #1
     a88:	181b      	adds	r3, r3, r0
     a8a:	00db      	lsls	r3, r3, #3
     a8c:	4a15      	ldr	r2, [pc, #84]	; (ae4 <_i2c_m_sync_init_impl+0xd4>)
     a8e:	18d3      	adds	r3, r2, r3
     a90:	689b      	ldr	r3, [r3, #8]
     a92:	6063      	str	r3, [r4, #4]
     a94:	2204      	movs	r2, #4
     a96:	69e3      	ldr	r3, [r4, #28]
     a98:	421a      	tst	r2, r3
     a9a:	d1fc      	bne.n	a96 <_i2c_m_sync_init_impl+0x86>
     a9c:	0043      	lsls	r3, r0, #1
     a9e:	181b      	adds	r3, r3, r0
     aa0:	00db      	lsls	r3, r3, #3
     aa2:	4a10      	ldr	r2, [pc, #64]	; (ae4 <_i2c_m_sync_init_impl+0xd4>)
     aa4:	18d3      	adds	r3, r2, r3
     aa6:	68db      	ldr	r3, [r3, #12]
     aa8:	60e3      	str	r3, [r4, #12]
     aaa:	0189      	lsls	r1, r1, #6
     aac:	0f89      	lsrs	r1, r1, #30
     aae:	81a9      	strh	r1, [r5, #12]
     ab0:	6a63      	ldr	r3, [r4, #36]	; 0x24
     ab2:	4e0d      	ldr	r6, [pc, #52]	; (ae8 <_i2c_m_sync_init_impl+0xd8>)
     ab4:	401e      	ands	r6, r3
     ab6:	2301      	movs	r3, #1
     ab8:	428b      	cmp	r3, r1
     aba:	419b      	sbcs	r3, r3
     abc:	425b      	negs	r3, r3
     abe:	039b      	lsls	r3, r3, #14
     ac0:	4333      	orrs	r3, r6
     ac2:	6263      	str	r3, [r4, #36]	; 0x24
     ac4:	2204      	movs	r2, #4
     ac6:	69e3      	ldr	r3, [r4, #28]
     ac8:	421a      	tst	r2, r3
     aca:	d1fc      	bne.n	ac6 <_i2c_m_sync_init_impl+0xb6>
     acc:	0043      	lsls	r3, r0, #1
     ace:	1818      	adds	r0, r3, r0
     ad0:	00c0      	lsls	r0, r0, #3
     ad2:	4b04      	ldr	r3, [pc, #16]	; (ae4 <_i2c_m_sync_init_impl+0xd4>)
     ad4:	1818      	adds	r0, r3, r0
     ad6:	8a43      	ldrh	r3, [r0, #18]
     ad8:	81eb      	strh	r3, [r5, #14]
     ada:	2000      	movs	r0, #0
     adc:	bd70      	pop	{r4, r5, r6, pc}
     ade:	46c0      	nop			; (mov r8, r8)
     ae0:	000009dd 	.word	0x000009dd
     ae4:	000016bc 	.word	0x000016bc
     ae8:	ffffbfff 	.word	0xffffbfff

00000aec <_i2c_m_sync_init>:
     aec:	b570      	push	{r4, r5, r6, lr}
     aee:	0004      	movs	r4, r0
     af0:	000d      	movs	r5, r1
     af2:	1e43      	subs	r3, r0, #1
     af4:	4198      	sbcs	r0, r3
     af6:	b2c0      	uxtb	r0, r0
     af8:	4a04      	ldr	r2, [pc, #16]	; (b0c <_i2c_m_sync_init+0x20>)
     afa:	4905      	ldr	r1, [pc, #20]	; (b10 <_i2c_m_sync_init+0x24>)
     afc:	4b05      	ldr	r3, [pc, #20]	; (b14 <_i2c_m_sync_init+0x28>)
     afe:	4798      	blx	r3
     b00:	6125      	str	r5, [r4, #16]
     b02:	0029      	movs	r1, r5
     b04:	0020      	movs	r0, r4
     b06:	4b04      	ldr	r3, [pc, #16]	; (b18 <_i2c_m_sync_init+0x2c>)
     b08:	4798      	blx	r3
     b0a:	bd70      	pop	{r4, r5, r6, pc}
     b0c:	00000507 	.word	0x00000507
     b10:	000016d4 	.word	0x000016d4
     b14:	000007f9 	.word	0x000007f9
     b18:	00000a11 	.word	0x00000a11

00000b1c <_i2c_m_sync_transfer>:
     b1c:	b5f0      	push	{r4, r5, r6, r7, lr}
     b1e:	46de      	mov	lr, fp
     b20:	4657      	mov	r7, sl
     b22:	464e      	mov	r6, r9
     b24:	4645      	mov	r5, r8
     b26:	b5e0      	push	{r5, r6, r7, lr}
     b28:	b083      	sub	sp, #12
     b2a:	0005      	movs	r5, r0
     b2c:	4688      	mov	r8, r1
     b2e:	6904      	ldr	r4, [r0, #16]
     b30:	0006      	movs	r6, r0
     b32:	1e73      	subs	r3, r6, #1
     b34:	419e      	sbcs	r6, r3
     b36:	b2f3      	uxtb	r3, r6
     b38:	9301      	str	r3, [sp, #4]
     b3a:	4fb4      	ldr	r7, [pc, #720]	; (e0c <_i2c_m_sync_transfer+0x2f0>)
     b3c:	4ab4      	ldr	r2, [pc, #720]	; (e10 <_i2c_m_sync_transfer+0x2f4>)
     b3e:	0039      	movs	r1, r7
     b40:	0018      	movs	r0, r3
     b42:	4eb4      	ldr	r6, [pc, #720]	; (e14 <_i2c_m_sync_transfer+0x2f8>)
     b44:	47b0      	blx	r6
     b46:	6928      	ldr	r0, [r5, #16]
     b48:	1e43      	subs	r3, r0, #1
     b4a:	4198      	sbcs	r0, r3
     b4c:	b2c0      	uxtb	r0, r0
     b4e:	22b8      	movs	r2, #184	; 0xb8
     b50:	00d2      	lsls	r2, r2, #3
     b52:	0039      	movs	r1, r7
     b54:	47b0      	blx	r6
     b56:	4640      	mov	r0, r8
     b58:	1e43      	subs	r3, r0, #1
     b5a:	4198      	sbcs	r0, r3
     b5c:	b2c0      	uxtb	r0, r0
     b5e:	4aae      	ldr	r2, [pc, #696]	; (e18 <_i2c_m_sync_transfer+0x2fc>)
     b60:	0039      	movs	r1, r7
     b62:	47b0      	blx	r6
     b64:	886b      	ldrh	r3, [r5, #2]
     b66:	05db      	lsls	r3, r3, #23
     b68:	d500      	bpl.n	b6c <_i2c_m_sync_transfer+0x50>
     b6a:	e224      	b.n	fb6 <_i2c_m_sync_transfer+0x49a>
     b6c:	4643      	mov	r3, r8
     b6e:	885a      	ldrh	r2, [r3, #2]
     b70:	2380      	movs	r3, #128	; 0x80
     b72:	005b      	lsls	r3, r3, #1
     b74:	431a      	orrs	r2, r3
     b76:	4641      	mov	r1, r8
     b78:	804a      	strh	r2, [r1, #2]
     b7a:	002a      	movs	r2, r5
     b7c:	c9c1      	ldmia	r1!, {r0, r6, r7}
     b7e:	c2c1      	stmia	r2!, {r0, r6, r7}
     b80:	6862      	ldr	r2, [r4, #4]
     b82:	4313      	orrs	r3, r2
     b84:	6063      	str	r3, [r4, #4]
     b86:	2204      	movs	r2, #4
     b88:	69e3      	ldr	r3, [r4, #28]
     b8a:	421a      	tst	r2, r3
     b8c:	d1fc      	bne.n	b88 <_i2c_m_sync_transfer+0x6c>
     b8e:	692f      	ldr	r7, [r5, #16]
     b90:	683b      	ldr	r3, [r7, #0]
     b92:	4699      	mov	r9, r3
     b94:	4aa1      	ldr	r2, [pc, #644]	; (e1c <_i2c_m_sync_transfer+0x300>)
     b96:	499d      	ldr	r1, [pc, #628]	; (e0c <_i2c_m_sync_transfer+0x2f0>)
     b98:	9801      	ldr	r0, [sp, #4]
     b9a:	4b9e      	ldr	r3, [pc, #632]	; (e14 <_i2c_m_sync_transfer+0x2f8>)
     b9c:	4798      	blx	r3
     b9e:	686b      	ldr	r3, [r5, #4]
     ba0:	2b01      	cmp	r3, #1
     ba2:	d05a      	beq.n	c5a <_i2c_m_sync_transfer+0x13e>
     ba4:	687b      	ldr	r3, [r7, #4]
     ba6:	4a9e      	ldr	r2, [pc, #632]	; (e20 <_i2c_m_sync_transfer+0x304>)
     ba8:	4013      	ands	r3, r2
     baa:	607b      	str	r3, [r7, #4]
     bac:	2204      	movs	r2, #4
     bae:	69fb      	ldr	r3, [r7, #28]
     bb0:	421a      	tst	r2, r3
     bb2:	d1fc      	bne.n	bae <_i2c_m_sync_transfer+0x92>
     bb4:	882b      	ldrh	r3, [r5, #0]
     bb6:	055a      	lsls	r2, r3, #21
     bb8:	d55c      	bpl.n	c74 <_i2c_m_sync_transfer+0x158>
     bba:	886a      	ldrh	r2, [r5, #2]
     bbc:	07d2      	lsls	r2, r2, #31
     bbe:	d504      	bpl.n	bca <_i2c_m_sync_transfer+0xae>
     bc0:	886a      	ldrh	r2, [r5, #2]
     bc2:	2180      	movs	r1, #128	; 0x80
     bc4:	00c9      	lsls	r1, r1, #3
     bc6:	430a      	orrs	r2, r1
     bc8:	806a      	strh	r2, [r5, #2]
     bca:	005b      	lsls	r3, r3, #1
     bcc:	4995      	ldr	r1, [pc, #596]	; (e24 <_i2c_m_sync_transfer+0x308>)
     bce:	4019      	ands	r1, r3
     bd0:	2204      	movs	r2, #4
     bd2:	69fb      	ldr	r3, [r7, #28]
     bd4:	421a      	tst	r2, r3
     bd6:	d1fc      	bne.n	bd2 <_i2c_m_sync_transfer+0xb6>
     bd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     bda:	2280      	movs	r2, #128	; 0x80
     bdc:	01d2      	lsls	r2, r2, #7
     bde:	401a      	ands	r2, r3
     be0:	2380      	movs	r3, #128	; 0x80
     be2:	021b      	lsls	r3, r3, #8
     be4:	4313      	orrs	r3, r2
     be6:	4319      	orrs	r1, r3
     be8:	6279      	str	r1, [r7, #36]	; 0x24
     bea:	2204      	movs	r2, #4
     bec:	69fb      	ldr	r3, [r7, #28]
     bee:	421a      	tst	r2, r3
     bf0:	d1fc      	bne.n	bec <_i2c_m_sync_transfer+0xd0>
     bf2:	6929      	ldr	r1, [r5, #16]
     bf4:	7e0b      	ldrb	r3, [r1, #24]
     bf6:	b2db      	uxtb	r3, r3
     bf8:	4a8b      	ldr	r2, [pc, #556]	; (e28 <_i2c_m_sync_transfer+0x30c>)
     bfa:	2003      	movs	r0, #3
     bfc:	4218      	tst	r0, r3
     bfe:	d104      	bne.n	c0a <_i2c_m_sync_transfer+0xee>
     c00:	7e0b      	ldrb	r3, [r1, #24]
     c02:	b2db      	uxtb	r3, r3
     c04:	3a01      	subs	r2, #1
     c06:	2a00      	cmp	r2, #0
     c08:	d1f8      	bne.n	bfc <_i2c_m_sync_transfer+0xe0>
     c0a:	683e      	ldr	r6, [r7, #0]
     c0c:	2104      	movs	r1, #4
     c0e:	69fa      	ldr	r2, [r7, #28]
     c10:	4211      	tst	r1, r2
     c12:	d1fc      	bne.n	c0e <_i2c_m_sync_transfer+0xf2>
     c14:	8b7a      	ldrh	r2, [r7, #26]
     c16:	b292      	uxth	r2, r2
     c18:	07d9      	lsls	r1, r3, #31
     c1a:	d400      	bmi.n	c1e <_i2c_m_sync_transfer+0x102>
     c1c:	e0a0      	b.n	d60 <_i2c_m_sync_transfer+0x244>
     c1e:	0793      	lsls	r3, r2, #30
     c20:	d53e      	bpl.n	ca0 <_i2c_m_sync_transfer+0x184>
     c22:	2301      	movs	r3, #1
     c24:	763b      	strb	r3, [r7, #24]
     c26:	886b      	ldrh	r3, [r5, #2]
     c28:	2180      	movs	r1, #128	; 0x80
     c2a:	0149      	lsls	r1, r1, #5
     c2c:	430b      	orrs	r3, r1
     c2e:	806b      	strh	r3, [r5, #2]
     c30:	886b      	ldrh	r3, [r5, #2]
     c32:	497e      	ldr	r1, [pc, #504]	; (e2c <_i2c_m_sync_transfer+0x310>)
     c34:	400b      	ands	r3, r1
     c36:	806b      	strh	r3, [r5, #2]
     c38:	2001      	movs	r0, #1
     c3a:	0003      	movs	r3, r0
     c3c:	4013      	ands	r3, r2
     c3e:	4258      	negs	r0, r3
     c40:	4158      	adcs	r0, r3
     c42:	3805      	subs	r0, #5
     c44:	886b      	ldrh	r3, [r5, #2]
     c46:	4a79      	ldr	r2, [pc, #484]	; (e2c <_i2c_m_sync_transfer+0x310>)
     c48:	4013      	ands	r3, r2
     c4a:	806b      	strh	r3, [r5, #2]
     c4c:	b003      	add	sp, #12
     c4e:	bc3c      	pop	{r2, r3, r4, r5}
     c50:	4690      	mov	r8, r2
     c52:	4699      	mov	r9, r3
     c54:	46a2      	mov	sl, r4
     c56:	46ab      	mov	fp, r5
     c58:	bdf0      	pop	{r4, r5, r6, r7, pc}
     c5a:	464b      	mov	r3, r9
     c5c:	011b      	lsls	r3, r3, #4
     c5e:	d5a1      	bpl.n	ba4 <_i2c_m_sync_transfer+0x88>
     c60:	687a      	ldr	r2, [r7, #4]
     c62:	2380      	movs	r3, #128	; 0x80
     c64:	02db      	lsls	r3, r3, #11
     c66:	4313      	orrs	r3, r2
     c68:	607b      	str	r3, [r7, #4]
     c6a:	2204      	movs	r2, #4
     c6c:	69fb      	ldr	r3, [r7, #28]
     c6e:	421a      	tst	r2, r3
     c70:	d1fc      	bne.n	c6c <_i2c_m_sync_transfer+0x150>
     c72:	e79f      	b.n	bb4 <_i2c_m_sync_transfer+0x98>
     c74:	886a      	ldrh	r2, [r5, #2]
     c76:	005b      	lsls	r3, r3, #1
     c78:	21ff      	movs	r1, #255	; 0xff
     c7a:	400b      	ands	r3, r1
     c7c:	39fe      	subs	r1, #254	; 0xfe
     c7e:	4011      	ands	r1, r2
     c80:	4319      	orrs	r1, r3
     c82:	2204      	movs	r2, #4
     c84:	69fb      	ldr	r3, [r7, #28]
     c86:	421a      	tst	r2, r3
     c88:	d1fc      	bne.n	c84 <_i2c_m_sync_transfer+0x168>
     c8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     c8c:	2280      	movs	r2, #128	; 0x80
     c8e:	01d2      	lsls	r2, r2, #7
     c90:	4013      	ands	r3, r2
     c92:	430b      	orrs	r3, r1
     c94:	627b      	str	r3, [r7, #36]	; 0x24
     c96:	2204      	movs	r2, #4
     c98:	69fb      	ldr	r3, [r7, #28]
     c9a:	421a      	tst	r2, r3
     c9c:	d1fc      	bne.n	c98 <_i2c_m_sync_transfer+0x17c>
     c9e:	e7a8      	b.n	bf2 <_i2c_m_sync_transfer+0xd6>
     ca0:	0753      	lsls	r3, r2, #29
     ca2:	d41b      	bmi.n	cdc <_i2c_m_sync_transfer+0x1c0>
     ca4:	886b      	ldrh	r3, [r5, #2]
     ca6:	055b      	lsls	r3, r3, #21
     ca8:	d535      	bpl.n	d16 <_i2c_m_sync_transfer+0x1fa>
     caa:	882b      	ldrh	r3, [r5, #0]
     cac:	09db      	lsrs	r3, r3, #7
     cae:	2106      	movs	r1, #6
     cb0:	4019      	ands	r1, r3
     cb2:	2204      	movs	r2, #4
     cb4:	69fb      	ldr	r3, [r7, #28]
     cb6:	421a      	tst	r2, r3
     cb8:	d1fc      	bne.n	cb4 <_i2c_m_sync_transfer+0x198>
     cba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     cbc:	2280      	movs	r2, #128	; 0x80
     cbe:	01d2      	lsls	r2, r2, #7
     cc0:	4013      	ands	r3, r2
     cc2:	22f1      	movs	r2, #241	; 0xf1
     cc4:	4313      	orrs	r3, r2
     cc6:	430b      	orrs	r3, r1
     cc8:	627b      	str	r3, [r7, #36]	; 0x24
     cca:	3aed      	subs	r2, #237	; 0xed
     ccc:	69fb      	ldr	r3, [r7, #28]
     cce:	421a      	tst	r2, r3
     cd0:	d1fc      	bne.n	ccc <_i2c_m_sync_transfer+0x1b0>
     cd2:	886b      	ldrh	r3, [r5, #2]
     cd4:	4a56      	ldr	r2, [pc, #344]	; (e30 <_i2c_m_sync_transfer+0x314>)
     cd6:	4013      	ands	r3, r2
     cd8:	806b      	strh	r3, [r5, #2]
     cda:	e066      	b.n	daa <_i2c_m_sync_transfer+0x28e>
     cdc:	686b      	ldr	r3, [r5, #4]
     cde:	2b00      	cmp	r3, #0
     ce0:	dd04      	ble.n	cec <_i2c_m_sync_transfer+0x1d0>
     ce2:	886b      	ldrh	r3, [r5, #2]
     ce4:	2280      	movs	r2, #128	; 0x80
     ce6:	0152      	lsls	r2, r2, #5
     ce8:	4313      	orrs	r3, r2
     cea:	806b      	strh	r3, [r5, #2]
     cec:	886b      	ldrh	r3, [r5, #2]
     cee:	b21b      	sxth	r3, r3
     cf0:	2b00      	cmp	r3, #0
     cf2:	db06      	blt.n	d02 <_i2c_m_sync_transfer+0x1e6>
     cf4:	886b      	ldrh	r3, [r5, #2]
     cf6:	4a4d      	ldr	r2, [pc, #308]	; (e2c <_i2c_m_sync_transfer+0x310>)
     cf8:	4013      	ands	r3, r2
     cfa:	806b      	strh	r3, [r5, #2]
     cfc:	2002      	movs	r0, #2
     cfe:	4240      	negs	r0, r0
     d00:	e7a0      	b.n	c44 <_i2c_m_sync_transfer+0x128>
     d02:	687a      	ldr	r2, [r7, #4]
     d04:	23c0      	movs	r3, #192	; 0xc0
     d06:	029b      	lsls	r3, r3, #10
     d08:	4313      	orrs	r3, r2
     d0a:	607b      	str	r3, [r7, #4]
     d0c:	2304      	movs	r3, #4
     d0e:	69fa      	ldr	r2, [r7, #28]
     d10:	4213      	tst	r3, r2
     d12:	d1fc      	bne.n	d0e <_i2c_m_sync_transfer+0x1f2>
     d14:	e7ee      	b.n	cf4 <_i2c_m_sync_transfer+0x1d8>
     d16:	686b      	ldr	r3, [r5, #4]
     d18:	2b00      	cmp	r3, #0
     d1a:	d112      	bne.n	d42 <_i2c_m_sync_transfer+0x226>
     d1c:	886b      	ldrh	r3, [r5, #2]
     d1e:	b21b      	sxth	r3, r3
     d20:	2b00      	cmp	r3, #0
     d22:	db04      	blt.n	d2e <_i2c_m_sync_transfer+0x212>
     d24:	886b      	ldrh	r3, [r5, #2]
     d26:	4a41      	ldr	r2, [pc, #260]	; (e2c <_i2c_m_sync_transfer+0x310>)
     d28:	4013      	ands	r3, r2
     d2a:	806b      	strh	r3, [r5, #2]
     d2c:	e03d      	b.n	daa <_i2c_m_sync_transfer+0x28e>
     d2e:	687a      	ldr	r2, [r7, #4]
     d30:	23c0      	movs	r3, #192	; 0xc0
     d32:	029b      	lsls	r3, r3, #10
     d34:	4313      	orrs	r3, r2
     d36:	607b      	str	r3, [r7, #4]
     d38:	2204      	movs	r2, #4
     d3a:	69fb      	ldr	r3, [r7, #28]
     d3c:	421a      	tst	r2, r3
     d3e:	d1fc      	bne.n	d3a <_i2c_m_sync_transfer+0x21e>
     d40:	e7f0      	b.n	d24 <_i2c_m_sync_transfer+0x208>
     d42:	68ab      	ldr	r3, [r5, #8]
     d44:	781a      	ldrb	r2, [r3, #0]
     d46:	2328      	movs	r3, #40	; 0x28
     d48:	54fa      	strb	r2, [r7, r3]
     d4a:	2204      	movs	r2, #4
     d4c:	69fb      	ldr	r3, [r7, #28]
     d4e:	421a      	tst	r2, r3
     d50:	d1fc      	bne.n	d4c <_i2c_m_sync_transfer+0x230>
     d52:	68ab      	ldr	r3, [r5, #8]
     d54:	3301      	adds	r3, #1
     d56:	60ab      	str	r3, [r5, #8]
     d58:	686b      	ldr	r3, [r5, #4]
     d5a:	3b01      	subs	r3, #1
     d5c:	606b      	str	r3, [r5, #4]
     d5e:	e024      	b.n	daa <_i2c_m_sync_transfer+0x28e>
     d60:	079b      	lsls	r3, r3, #30
     d62:	d522      	bpl.n	daa <_i2c_m_sync_transfer+0x28e>
     d64:	686b      	ldr	r3, [r5, #4]
     d66:	2b00      	cmp	r3, #0
     d68:	d040      	beq.n	dec <_i2c_m_sync_transfer+0x2d0>
     d6a:	0752      	lsls	r2, r2, #29
     d6c:	d43e      	bmi.n	dec <_i2c_m_sync_transfer+0x2d0>
     d6e:	0136      	lsls	r6, r6, #4
     d70:	0ff6      	lsrs	r6, r6, #31
     d72:	3b01      	subs	r3, #1
     d74:	606b      	str	r3, [r5, #4]
     d76:	2b00      	cmp	r3, #0
     d78:	d000      	beq.n	d7c <_i2c_m_sync_transfer+0x260>
     d7a:	e11f      	b.n	fbc <_i2c_m_sync_transfer+0x4a0>
     d7c:	2e00      	cmp	r6, #0
     d7e:	d100      	bne.n	d82 <_i2c_m_sync_transfer+0x266>
     d80:	e122      	b.n	fc8 <_i2c_m_sync_transfer+0x4ac>
     d82:	886b      	ldrh	r3, [r5, #2]
     d84:	b21b      	sxth	r3, r3
     d86:	2b00      	cmp	r3, #0
     d88:	db1d      	blt.n	dc6 <_i2c_m_sync_transfer+0x2aa>
     d8a:	886b      	ldrh	r3, [r5, #2]
     d8c:	4a27      	ldr	r2, [pc, #156]	; (e2c <_i2c_m_sync_transfer+0x310>)
     d8e:	4013      	ands	r3, r2
     d90:	806b      	strh	r3, [r5, #2]
     d92:	68a9      	ldr	r1, [r5, #8]
     d94:	1c4b      	adds	r3, r1, #1
     d96:	60ab      	str	r3, [r5, #8]
     d98:	2204      	movs	r2, #4
     d9a:	69fb      	ldr	r3, [r7, #28]
     d9c:	421a      	tst	r2, r3
     d9e:	d1fc      	bne.n	d9a <_i2c_m_sync_transfer+0x27e>
     da0:	2328      	movs	r3, #40	; 0x28
     da2:	5cfb      	ldrb	r3, [r7, r3]
     da4:	700b      	strb	r3, [r1, #0]
     da6:	2302      	movs	r3, #2
     da8:	763b      	strb	r3, [r7, #24]
     daa:	2600      	movs	r6, #0
     dac:	2380      	movs	r3, #128	; 0x80
     dae:	005b      	lsls	r3, r3, #1
     db0:	469a      	mov	sl, r3
     db2:	2103      	movs	r1, #3
     db4:	2204      	movs	r2, #4
     db6:	3bff      	subs	r3, #255	; 0xff
     db8:	469c      	mov	ip, r3
     dba:	3301      	adds	r3, #1
     dbc:	4699      	mov	r9, r3
     dbe:	3326      	adds	r3, #38	; 0x26
     dc0:	469b      	mov	fp, r3
     dc2:	9601      	str	r6, [sp, #4]
     dc4:	e0c2      	b.n	f4c <_i2c_m_sync_transfer+0x430>
     dc6:	687b      	ldr	r3, [r7, #4]
     dc8:	4a18      	ldr	r2, [pc, #96]	; (e2c <_i2c_m_sync_transfer+0x310>)
     dca:	4013      	ands	r3, r2
     dcc:	607b      	str	r3, [r7, #4]
     dce:	3206      	adds	r2, #6
     dd0:	32ff      	adds	r2, #255	; 0xff
     dd2:	69fb      	ldr	r3, [r7, #28]
     dd4:	421a      	tst	r2, r3
     dd6:	d1fc      	bne.n	dd2 <_i2c_m_sync_transfer+0x2b6>
     dd8:	687a      	ldr	r2, [r7, #4]
     dda:	23c0      	movs	r3, #192	; 0xc0
     ddc:	029b      	lsls	r3, r3, #10
     dde:	4313      	orrs	r3, r2
     de0:	607b      	str	r3, [r7, #4]
     de2:	2204      	movs	r2, #4
     de4:	69fb      	ldr	r3, [r7, #28]
     de6:	421a      	tst	r2, r3
     de8:	d1fc      	bne.n	de4 <_i2c_m_sync_transfer+0x2c8>
     dea:	e7ce      	b.n	d8a <_i2c_m_sync_transfer+0x26e>
     dec:	2302      	movs	r3, #2
     dee:	763b      	strb	r3, [r7, #24]
     df0:	2002      	movs	r0, #2
     df2:	4240      	negs	r0, r0
     df4:	e726      	b.n	c44 <_i2c_m_sync_transfer+0x128>
     df6:	6862      	ldr	r2, [r4, #4]
     df8:	23c0      	movs	r3, #192	; 0xc0
     dfa:	029b      	lsls	r3, r3, #10
     dfc:	4313      	orrs	r3, r2
     dfe:	6063      	str	r3, [r4, #4]
     e00:	2204      	movs	r2, #4
     e02:	69e3      	ldr	r3, [r4, #28]
     e04:	421a      	tst	r2, r3
     e06:	d1fc      	bne.n	e02 <_i2c_m_sync_transfer+0x2e6>
     e08:	e0b5      	b.n	f76 <_i2c_m_sync_transfer+0x45a>
     e0a:	46c0      	nop			; (mov r8, r8)
     e0c:	000016d4 	.word	0x000016d4
     e10:	000005bf 	.word	0x000005bf
     e14:	000007f9 	.word	0x000007f9
     e18:	000005c1 	.word	0x000005c1
     e1c:	00000594 	.word	0x00000594
     e20:	fffbffff 	.word	0xfffbffff
     e24:	000007fe 	.word	0x000007fe
     e28:	0000ffff 	.word	0x0000ffff
     e2c:	fffffeff 	.word	0xfffffeff
     e30:	fffffbff 	.word	0xfffffbff
     e34:	4202      	tst	r2, r0
     e36:	d11b      	bne.n	e70 <_i2c_m_sync_transfer+0x354>
     e38:	886b      	ldrh	r3, [r5, #2]
     e3a:	055b      	lsls	r3, r3, #21
     e3c:	d535      	bpl.n	eaa <_i2c_m_sync_transfer+0x38e>
     e3e:	882b      	ldrh	r3, [r5, #0]
     e40:	09db      	lsrs	r3, r3, #7
     e42:	2006      	movs	r0, #6
     e44:	4018      	ands	r0, r3
     e46:	69e3      	ldr	r3, [r4, #28]
     e48:	421a      	tst	r2, r3
     e4a:	d1fc      	bne.n	e46 <_i2c_m_sync_transfer+0x32a>
     e4c:	6a63      	ldr	r3, [r4, #36]	; 0x24
     e4e:	2680      	movs	r6, #128	; 0x80
     e50:	01f6      	lsls	r6, r6, #7
     e52:	4033      	ands	r3, r6
     e54:	26f1      	movs	r6, #241	; 0xf1
     e56:	4333      	orrs	r3, r6
     e58:	4303      	orrs	r3, r0
     e5a:	6263      	str	r3, [r4, #36]	; 0x24
     e5c:	69e3      	ldr	r3, [r4, #28]
     e5e:	421a      	tst	r2, r3
     e60:	d1fc      	bne.n	e5c <_i2c_m_sync_transfer+0x340>
     e62:	886b      	ldrh	r3, [r5, #2]
     e64:	4878      	ldr	r0, [pc, #480]	; (1048 <_i2c_m_sync_transfer+0x52c>)
     e66:	4003      	ands	r3, r0
     e68:	806b      	strh	r3, [r5, #2]
     e6a:	2300      	movs	r3, #0
     e6c:	9301      	str	r3, [sp, #4]
     e6e:	e06d      	b.n	f4c <_i2c_m_sync_transfer+0x430>
     e70:	686b      	ldr	r3, [r5, #4]
     e72:	2b00      	cmp	r3, #0
     e74:	dd04      	ble.n	e80 <_i2c_m_sync_transfer+0x364>
     e76:	886b      	ldrh	r3, [r5, #2]
     e78:	2080      	movs	r0, #128	; 0x80
     e7a:	0140      	lsls	r0, r0, #5
     e7c:	4303      	orrs	r3, r0
     e7e:	806b      	strh	r3, [r5, #2]
     e80:	886b      	ldrh	r3, [r5, #2]
     e82:	b21b      	sxth	r3, r3
     e84:	2b00      	cmp	r3, #0
     e86:	db07      	blt.n	e98 <_i2c_m_sync_transfer+0x37c>
     e88:	886b      	ldrh	r3, [r5, #2]
     e8a:	4870      	ldr	r0, [pc, #448]	; (104c <_i2c_m_sync_transfer+0x530>)
     e8c:	4003      	ands	r3, r0
     e8e:	806b      	strh	r3, [r5, #2]
     e90:	2302      	movs	r3, #2
     e92:	425b      	negs	r3, r3
     e94:	9301      	str	r3, [sp, #4]
     e96:	e059      	b.n	f4c <_i2c_m_sync_transfer+0x430>
     e98:	6860      	ldr	r0, [r4, #4]
     e9a:	23c0      	movs	r3, #192	; 0xc0
     e9c:	029b      	lsls	r3, r3, #10
     e9e:	4303      	orrs	r3, r0
     ea0:	6063      	str	r3, [r4, #4]
     ea2:	69e3      	ldr	r3, [r4, #28]
     ea4:	421a      	tst	r2, r3
     ea6:	d1fc      	bne.n	ea2 <_i2c_m_sync_transfer+0x386>
     ea8:	e7ee      	b.n	e88 <_i2c_m_sync_transfer+0x36c>
     eaa:	686b      	ldr	r3, [r5, #4]
     eac:	2b00      	cmp	r3, #0
     eae:	d113      	bne.n	ed8 <_i2c_m_sync_transfer+0x3bc>
     eb0:	886b      	ldrh	r3, [r5, #2]
     eb2:	b21b      	sxth	r3, r3
     eb4:	2b00      	cmp	r3, #0
     eb6:	db06      	blt.n	ec6 <_i2c_m_sync_transfer+0x3aa>
     eb8:	886b      	ldrh	r3, [r5, #2]
     eba:	4864      	ldr	r0, [pc, #400]	; (104c <_i2c_m_sync_transfer+0x530>)
     ebc:	4003      	ands	r3, r0
     ebe:	806b      	strh	r3, [r5, #2]
     ec0:	2300      	movs	r3, #0
     ec2:	9301      	str	r3, [sp, #4]
     ec4:	e042      	b.n	f4c <_i2c_m_sync_transfer+0x430>
     ec6:	6860      	ldr	r0, [r4, #4]
     ec8:	23c0      	movs	r3, #192	; 0xc0
     eca:	029b      	lsls	r3, r3, #10
     ecc:	4303      	orrs	r3, r0
     ece:	6063      	str	r3, [r4, #4]
     ed0:	69e3      	ldr	r3, [r4, #28]
     ed2:	421a      	tst	r2, r3
     ed4:	d1fc      	bne.n	ed0 <_i2c_m_sync_transfer+0x3b4>
     ed6:	e7ef      	b.n	eb8 <_i2c_m_sync_transfer+0x39c>
     ed8:	68ab      	ldr	r3, [r5, #8]
     eda:	781b      	ldrb	r3, [r3, #0]
     edc:	4658      	mov	r0, fp
     ede:	5423      	strb	r3, [r4, r0]
     ee0:	69e3      	ldr	r3, [r4, #28]
     ee2:	421a      	tst	r2, r3
     ee4:	d1fc      	bne.n	ee0 <_i2c_m_sync_transfer+0x3c4>
     ee6:	68ab      	ldr	r3, [r5, #8]
     ee8:	3301      	adds	r3, #1
     eea:	60ab      	str	r3, [r5, #8]
     eec:	686b      	ldr	r3, [r5, #4]
     eee:	3b01      	subs	r3, #1
     ef0:	606b      	str	r3, [r5, #4]
     ef2:	2300      	movs	r3, #0
     ef4:	9301      	str	r3, [sp, #4]
     ef6:	e029      	b.n	f4c <_i2c_m_sync_transfer+0x430>
     ef8:	2600      	movs	r6, #0
     efa:	9601      	str	r6, [sp, #4]
     efc:	464e      	mov	r6, r9
     efe:	421e      	tst	r6, r3
     f00:	d024      	beq.n	f4c <_i2c_m_sync_transfer+0x430>
     f02:	686b      	ldr	r3, [r5, #4]
     f04:	2b00      	cmp	r3, #0
     f06:	d04d      	beq.n	fa4 <_i2c_m_sync_transfer+0x488>
     f08:	4202      	tst	r2, r0
     f0a:	d14b      	bne.n	fa4 <_i2c_m_sync_transfer+0x488>
     f0c:	0eff      	lsrs	r7, r7, #27
     f0e:	4660      	mov	r0, ip
     f10:	4007      	ands	r7, r0
     f12:	3b01      	subs	r3, #1
     f14:	606b      	str	r3, [r5, #4]
     f16:	2b00      	cmp	r3, #0
     f18:	d000      	beq.n	f1c <_i2c_m_sync_transfer+0x400>
     f1a:	e082      	b.n	1022 <_i2c_m_sync_transfer+0x506>
     f1c:	2f00      	cmp	r7, #0
     f1e:	d100      	bne.n	f22 <_i2c_m_sync_transfer+0x406>
     f20:	e085      	b.n	102e <_i2c_m_sync_transfer+0x512>
     f22:	886b      	ldrh	r3, [r5, #2]
     f24:	b21b      	sxth	r3, r3
     f26:	2b00      	cmp	r3, #0
     f28:	db2c      	blt.n	f84 <_i2c_m_sync_transfer+0x468>
     f2a:	886b      	ldrh	r3, [r5, #2]
     f2c:	4847      	ldr	r0, [pc, #284]	; (104c <_i2c_m_sync_transfer+0x530>)
     f2e:	4003      	ands	r3, r0
     f30:	806b      	strh	r3, [r5, #2]
     f32:	68a8      	ldr	r0, [r5, #8]
     f34:	1c43      	adds	r3, r0, #1
     f36:	60ab      	str	r3, [r5, #8]
     f38:	69e3      	ldr	r3, [r4, #28]
     f3a:	421a      	tst	r2, r3
     f3c:	d1fc      	bne.n	f38 <_i2c_m_sync_transfer+0x41c>
     f3e:	465b      	mov	r3, fp
     f40:	5ce3      	ldrb	r3, [r4, r3]
     f42:	7003      	strb	r3, [r0, #0]
     f44:	464b      	mov	r3, r9
     f46:	7623      	strb	r3, [r4, #24]
     f48:	2300      	movs	r3, #0
     f4a:	9301      	str	r3, [sp, #4]
     f4c:	886b      	ldrh	r3, [r5, #2]
     f4e:	4650      	mov	r0, sl
     f50:	4203      	tst	r3, r0
     f52:	d02d      	beq.n	fb0 <_i2c_m_sync_transfer+0x494>
     f54:	692e      	ldr	r6, [r5, #16]
     f56:	7e33      	ldrb	r3, [r6, #24]
     f58:	b2db      	uxtb	r3, r3
     f5a:	483d      	ldr	r0, [pc, #244]	; (1050 <_i2c_m_sync_transfer+0x534>)
     f5c:	4219      	tst	r1, r3
     f5e:	d141      	bne.n	fe4 <_i2c_m_sync_transfer+0x4c8>
     f60:	7e33      	ldrb	r3, [r6, #24]
     f62:	b2db      	uxtb	r3, r3
     f64:	3801      	subs	r0, #1
     f66:	2800      	cmp	r0, #0
     f68:	d1f8      	bne.n	f5c <_i2c_m_sync_transfer+0x440>
     f6a:	4643      	mov	r3, r8
     f6c:	885b      	ldrh	r3, [r3, #2]
     f6e:	b21b      	sxth	r3, r3
     f70:	2b00      	cmp	r3, #0
     f72:	da00      	bge.n	f76 <_i2c_m_sync_transfer+0x45a>
     f74:	e73f      	b.n	df6 <_i2c_m_sync_transfer+0x2da>
     f76:	886b      	ldrh	r3, [r5, #2]
     f78:	4a34      	ldr	r2, [pc, #208]	; (104c <_i2c_m_sync_transfer+0x530>)
     f7a:	4013      	ands	r3, r2
     f7c:	806b      	strh	r3, [r5, #2]
     f7e:	2005      	movs	r0, #5
     f80:	4240      	negs	r0, r0
     f82:	e663      	b.n	c4c <_i2c_m_sync_transfer+0x130>
     f84:	6863      	ldr	r3, [r4, #4]
     f86:	4831      	ldr	r0, [pc, #196]	; (104c <_i2c_m_sync_transfer+0x530>)
     f88:	4003      	ands	r3, r0
     f8a:	6063      	str	r3, [r4, #4]
     f8c:	69e3      	ldr	r3, [r4, #28]
     f8e:	421a      	tst	r2, r3
     f90:	d1fc      	bne.n	f8c <_i2c_m_sync_transfer+0x470>
     f92:	6860      	ldr	r0, [r4, #4]
     f94:	23c0      	movs	r3, #192	; 0xc0
     f96:	029b      	lsls	r3, r3, #10
     f98:	4303      	orrs	r3, r0
     f9a:	6063      	str	r3, [r4, #4]
     f9c:	69e3      	ldr	r3, [r4, #28]
     f9e:	421a      	tst	r2, r3
     fa0:	d1fc      	bne.n	f9c <_i2c_m_sync_transfer+0x480>
     fa2:	e7c2      	b.n	f2a <_i2c_m_sync_transfer+0x40e>
     fa4:	464b      	mov	r3, r9
     fa6:	7623      	strb	r3, [r4, #24]
     fa8:	2302      	movs	r3, #2
     faa:	425b      	negs	r3, r3
     fac:	9301      	str	r3, [sp, #4]
     fae:	e7cd      	b.n	f4c <_i2c_m_sync_transfer+0x430>
     fb0:	9e01      	ldr	r6, [sp, #4]
     fb2:	0030      	movs	r0, r6
     fb4:	e64a      	b.n	c4c <_i2c_m_sync_transfer+0x130>
     fb6:	2006      	movs	r0, #6
     fb8:	4240      	negs	r0, r0
     fba:	e647      	b.n	c4c <_i2c_m_sync_transfer+0x130>
     fbc:	2b01      	cmp	r3, #1
     fbe:	d000      	beq.n	fc2 <_i2c_m_sync_transfer+0x4a6>
     fc0:	e6e7      	b.n	d92 <_i2c_m_sync_transfer+0x276>
     fc2:	2e00      	cmp	r6, #0
     fc4:	d100      	bne.n	fc8 <_i2c_m_sync_transfer+0x4ac>
     fc6:	e6e4      	b.n	d92 <_i2c_m_sync_transfer+0x276>
     fc8:	687a      	ldr	r2, [r7, #4]
     fca:	2380      	movs	r3, #128	; 0x80
     fcc:	02db      	lsls	r3, r3, #11
     fce:	4313      	orrs	r3, r2
     fd0:	607b      	str	r3, [r7, #4]
     fd2:	2204      	movs	r2, #4
     fd4:	69fb      	ldr	r3, [r7, #28]
     fd6:	421a      	tst	r2, r3
     fd8:	d1fc      	bne.n	fd4 <_i2c_m_sync_transfer+0x4b8>
     fda:	686b      	ldr	r3, [r5, #4]
     fdc:	2b00      	cmp	r3, #0
     fde:	d100      	bne.n	fe2 <_i2c_m_sync_transfer+0x4c6>
     fe0:	e6cf      	b.n	d82 <_i2c_m_sync_transfer+0x266>
     fe2:	e6d6      	b.n	d92 <_i2c_m_sync_transfer+0x276>
     fe4:	6827      	ldr	r7, [r4, #0]
     fe6:	69e0      	ldr	r0, [r4, #28]
     fe8:	4202      	tst	r2, r0
     fea:	d1fc      	bne.n	fe6 <_i2c_m_sync_transfer+0x4ca>
     fec:	8b60      	ldrh	r0, [r4, #26]
     fee:	b280      	uxth	r0, r0
     ff0:	4666      	mov	r6, ip
     ff2:	421e      	tst	r6, r3
     ff4:	d100      	bne.n	ff8 <_i2c_m_sync_transfer+0x4dc>
     ff6:	e77f      	b.n	ef8 <_i2c_m_sync_transfer+0x3dc>
     ff8:	464b      	mov	r3, r9
     ffa:	4203      	tst	r3, r0
     ffc:	d100      	bne.n	1000 <_i2c_m_sync_transfer+0x4e4>
     ffe:	e719      	b.n	e34 <_i2c_m_sync_transfer+0x318>
    1000:	7626      	strb	r6, [r4, #24]
    1002:	886b      	ldrh	r3, [r5, #2]
    1004:	2680      	movs	r6, #128	; 0x80
    1006:	0176      	lsls	r6, r6, #5
    1008:	4333      	orrs	r3, r6
    100a:	806b      	strh	r3, [r5, #2]
    100c:	886b      	ldrh	r3, [r5, #2]
    100e:	4e0f      	ldr	r6, [pc, #60]	; (104c <_i2c_m_sync_transfer+0x530>)
    1010:	4033      	ands	r3, r6
    1012:	806b      	strh	r3, [r5, #2]
    1014:	4663      	mov	r3, ip
    1016:	4018      	ands	r0, r3
    1018:	4246      	negs	r6, r0
    101a:	4146      	adcs	r6, r0
    101c:	1f73      	subs	r3, r6, #5
    101e:	9301      	str	r3, [sp, #4]
    1020:	e794      	b.n	f4c <_i2c_m_sync_transfer+0x430>
    1022:	2b01      	cmp	r3, #1
    1024:	d000      	beq.n	1028 <_i2c_m_sync_transfer+0x50c>
    1026:	e784      	b.n	f32 <_i2c_m_sync_transfer+0x416>
    1028:	2f00      	cmp	r7, #0
    102a:	d100      	bne.n	102e <_i2c_m_sync_transfer+0x512>
    102c:	e781      	b.n	f32 <_i2c_m_sync_transfer+0x416>
    102e:	6860      	ldr	r0, [r4, #4]
    1030:	2380      	movs	r3, #128	; 0x80
    1032:	02db      	lsls	r3, r3, #11
    1034:	4303      	orrs	r3, r0
    1036:	6063      	str	r3, [r4, #4]
    1038:	69e3      	ldr	r3, [r4, #28]
    103a:	421a      	tst	r2, r3
    103c:	d1fc      	bne.n	1038 <_i2c_m_sync_transfer+0x51c>
    103e:	686b      	ldr	r3, [r5, #4]
    1040:	2b00      	cmp	r3, #0
    1042:	d100      	bne.n	1046 <_i2c_m_sync_transfer+0x52a>
    1044:	e76d      	b.n	f22 <_i2c_m_sync_transfer+0x406>
    1046:	e774      	b.n	f32 <_i2c_m_sync_transfer+0x416>
    1048:	fffffbff 	.word	0xfffffbff
    104c:	fffffeff 	.word	0xfffffeff
    1050:	0000ffff 	.word	0x0000ffff

00001054 <_spi_m_sync_init>:
    1054:	b570      	push	{r4, r5, r6, lr}
    1056:	0005      	movs	r5, r0
    1058:	000c      	movs	r4, r1
    105a:	4b35      	ldr	r3, [pc, #212]	; (1130 <_spi_m_sync_init+0xdc>)
    105c:	18cb      	adds	r3, r1, r3
    105e:	0a9b      	lsrs	r3, r3, #10
    1060:	b2db      	uxtb	r3, r3
    1062:	2b00      	cmp	r3, #0
    1064:	d00b      	beq.n	107e <_spi_m_sync_init+0x2a>
    1066:	2800      	cmp	r0, #0
    1068:	d051      	beq.n	110e <_spi_m_sync_init+0xba>
    106a:	1e60      	subs	r0, r4, #1
    106c:	4184      	sbcs	r4, r0
    106e:	b2e0      	uxtb	r0, r4
    1070:	4a30      	ldr	r2, [pc, #192]	; (1134 <_spi_m_sync_init+0xe0>)
    1072:	4931      	ldr	r1, [pc, #196]	; (1138 <_spi_m_sync_init+0xe4>)
    1074:	4b31      	ldr	r3, [pc, #196]	; (113c <_spi_m_sync_init+0xe8>)
    1076:	4798      	blx	r3
    1078:	200d      	movs	r0, #13
    107a:	4240      	negs	r0, r0
    107c:	e046      	b.n	110c <_spi_m_sync_init+0xb8>
    107e:	2800      	cmp	r0, #0
    1080:	d14d      	bne.n	111e <_spi_m_sync_init+0xca>
    1082:	4a2c      	ldr	r2, [pc, #176]	; (1134 <_spi_m_sync_init+0xe0>)
    1084:	492c      	ldr	r1, [pc, #176]	; (1138 <_spi_m_sync_init+0xe4>)
    1086:	2000      	movs	r0, #0
    1088:	4b2c      	ldr	r3, [pc, #176]	; (113c <_spi_m_sync_init+0xe8>)
    108a:	4798      	blx	r3
    108c:	69e3      	ldr	r3, [r4, #28]
    108e:	07db      	lsls	r3, r3, #31
    1090:	d418      	bmi.n	10c4 <_spi_m_sync_init+0x70>
    1092:	2203      	movs	r2, #3
    1094:	69e3      	ldr	r3, [r4, #28]
    1096:	421a      	tst	r2, r3
    1098:	d1fc      	bne.n	1094 <_spi_m_sync_init+0x40>
    109a:	6823      	ldr	r3, [r4, #0]
    109c:	079b      	lsls	r3, r3, #30
    109e:	d50b      	bpl.n	10b8 <_spi_m_sync_init+0x64>
    10a0:	6823      	ldr	r3, [r4, #0]
    10a2:	2202      	movs	r2, #2
    10a4:	4393      	bics	r3, r2
    10a6:	6023      	str	r3, [r4, #0]
    10a8:	3201      	adds	r2, #1
    10aa:	69e3      	ldr	r3, [r4, #28]
    10ac:	421a      	tst	r2, r3
    10ae:	d1fc      	bne.n	10aa <_spi_m_sync_init+0x56>
    10b0:	2202      	movs	r2, #2
    10b2:	69e3      	ldr	r3, [r4, #28]
    10b4:	421a      	tst	r2, r3
    10b6:	d1fc      	bne.n	10b2 <_spi_m_sync_init+0x5e>
    10b8:	230d      	movs	r3, #13
    10ba:	6023      	str	r3, [r4, #0]
    10bc:	2203      	movs	r2, #3
    10be:	69e3      	ldr	r3, [r4, #28]
    10c0:	421a      	tst	r2, r3
    10c2:	d1fc      	bne.n	10be <_spi_m_sync_init+0x6a>
    10c4:	2201      	movs	r2, #1
    10c6:	69e3      	ldr	r3, [r4, #28]
    10c8:	421a      	tst	r2, r3
    10ca:	d1fc      	bne.n	10c6 <_spi_m_sync_init+0x72>
    10cc:	602c      	str	r4, [r5, #0]
    10ce:	0020      	movs	r0, r4
    10d0:	1e43      	subs	r3, r0, #1
    10d2:	4198      	sbcs	r0, r3
    10d4:	b2c0      	uxtb	r0, r0
    10d6:	4a1a      	ldr	r2, [pc, #104]	; (1140 <_spi_m_sync_init+0xec>)
    10d8:	4917      	ldr	r1, [pc, #92]	; (1138 <_spi_m_sync_init+0xe4>)
    10da:	4b18      	ldr	r3, [pc, #96]	; (113c <_spi_m_sync_init+0xe8>)
    10dc:	4798      	blx	r3
    10de:	4b19      	ldr	r3, [pc, #100]	; (1144 <_spi_m_sync_init+0xf0>)
    10e0:	6023      	str	r3, [r4, #0]
    10e2:	2203      	movs	r2, #3
    10e4:	69e3      	ldr	r3, [r4, #28]
    10e6:	421a      	tst	r2, r3
    10e8:	d1fc      	bne.n	10e4 <_spi_m_sync_init+0x90>
    10ea:	2380      	movs	r3, #128	; 0x80
    10ec:	029b      	lsls	r3, r3, #10
    10ee:	6063      	str	r3, [r4, #4]
    10f0:	2207      	movs	r2, #7
    10f2:	69e3      	ldr	r3, [r4, #28]
    10f4:	421a      	tst	r2, r3
    10f6:	d1fc      	bne.n	10f2 <_spi_m_sync_init+0x9e>
    10f8:	2309      	movs	r3, #9
    10fa:	7323      	strb	r3, [r4, #12]
    10fc:	2200      	movs	r2, #0
    10fe:	3327      	adds	r3, #39	; 0x27
    1100:	54e2      	strb	r2, [r4, r3]
    1102:	3b2f      	subs	r3, #47	; 0x2f
    1104:	712b      	strb	r3, [r5, #4]
    1106:	4b10      	ldr	r3, [pc, #64]	; (1148 <_spi_m_sync_init+0xf4>)
    1108:	80eb      	strh	r3, [r5, #6]
    110a:	2000      	movs	r0, #0
    110c:	bd70      	pop	{r4, r5, r6, pc}
    110e:	4a09      	ldr	r2, [pc, #36]	; (1134 <_spi_m_sync_init+0xe0>)
    1110:	4909      	ldr	r1, [pc, #36]	; (1138 <_spi_m_sync_init+0xe4>)
    1112:	2000      	movs	r0, #0
    1114:	4b09      	ldr	r3, [pc, #36]	; (113c <_spi_m_sync_init+0xe8>)
    1116:	4798      	blx	r3
    1118:	200d      	movs	r0, #13
    111a:	4240      	negs	r0, r0
    111c:	e7f6      	b.n	110c <_spi_m_sync_init+0xb8>
    111e:	0008      	movs	r0, r1
    1120:	1e43      	subs	r3, r0, #1
    1122:	4198      	sbcs	r0, r3
    1124:	b2c0      	uxtb	r0, r0
    1126:	4a03      	ldr	r2, [pc, #12]	; (1134 <_spi_m_sync_init+0xe0>)
    1128:	4903      	ldr	r1, [pc, #12]	; (1138 <_spi_m_sync_init+0xe4>)
    112a:	4b04      	ldr	r3, [pc, #16]	; (113c <_spi_m_sync_init+0xe8>)
    112c:	4798      	blx	r3
    112e:	e7ad      	b.n	108c <_spi_m_sync_init+0x38>
    1130:	bdfff800 	.word	0xbdfff800
    1134:	00000925 	.word	0x00000925
    1138:	000016d4 	.word	0x000016d4
    113c:	000007f9 	.word	0x000007f9
    1140:	000008ef 	.word	0x000008ef
    1144:	0002000c 	.word	0x0002000c
    1148:	000001ff 	.word	0x000001ff

0000114c <_spi_m_sync_enable>:
    114c:	b510      	push	{r4, lr}
    114e:	1e04      	subs	r4, r0, #0
    1150:	d00c      	beq.n	116c <_spi_m_sync_enable+0x20>
    1152:	6800      	ldr	r0, [r0, #0]
    1154:	1e43      	subs	r3, r0, #1
    1156:	4198      	sbcs	r0, r3
    1158:	b2c0      	uxtb	r0, r0
    115a:	2298      	movs	r2, #152	; 0x98
    115c:	0112      	lsls	r2, r2, #4
    115e:	4904      	ldr	r1, [pc, #16]	; (1170 <_spi_m_sync_enable+0x24>)
    1160:	4b04      	ldr	r3, [pc, #16]	; (1174 <_spi_m_sync_enable+0x28>)
    1162:	4798      	blx	r3
    1164:	6820      	ldr	r0, [r4, #0]
    1166:	4b04      	ldr	r3, [pc, #16]	; (1178 <_spi_m_sync_enable+0x2c>)
    1168:	4798      	blx	r3
    116a:	bd10      	pop	{r4, pc}
    116c:	2000      	movs	r0, #0
    116e:	e7f4      	b.n	115a <_spi_m_sync_enable+0xe>
    1170:	000016d4 	.word	0x000016d4
    1174:	000007f9 	.word	0x000007f9
    1178:	00000985 	.word	0x00000985

0000117c <_spi_m_sync_set_mode>:
    117c:	b570      	push	{r4, r5, r6, lr}
    117e:	0005      	movs	r5, r0
    1180:	000c      	movs	r4, r1
    1182:	2800      	cmp	r0, #0
    1184:	d00c      	beq.n	11a0 <_spi_m_sync_set_mode+0x24>
    1186:	6800      	ldr	r0, [r0, #0]
    1188:	1e43      	subs	r3, r0, #1
    118a:	4198      	sbcs	r0, r3
    118c:	b2c0      	uxtb	r0, r0
    118e:	4a05      	ldr	r2, [pc, #20]	; (11a4 <_spi_m_sync_set_mode+0x28>)
    1190:	4905      	ldr	r1, [pc, #20]	; (11a8 <_spi_m_sync_set_mode+0x2c>)
    1192:	4b06      	ldr	r3, [pc, #24]	; (11ac <_spi_m_sync_set_mode+0x30>)
    1194:	4798      	blx	r3
    1196:	6828      	ldr	r0, [r5, #0]
    1198:	0021      	movs	r1, r4
    119a:	4b05      	ldr	r3, [pc, #20]	; (11b0 <_spi_m_sync_set_mode+0x34>)
    119c:	4798      	blx	r3
    119e:	bd70      	pop	{r4, r5, r6, pc}
    11a0:	2000      	movs	r0, #0
    11a2:	e7f4      	b.n	118e <_spi_m_sync_set_mode+0x12>
    11a4:	000009b8 	.word	0x000009b8
    11a8:	000016d4 	.word	0x000016d4
    11ac:	000007f9 	.word	0x000007f9
    11b0:	000009a5 	.word	0x000009a5

000011b4 <_spi_m_sync_trans>:
    11b4:	b5f0      	push	{r4, r5, r6, r7, lr}
    11b6:	46de      	mov	lr, fp
    11b8:	4657      	mov	r7, sl
    11ba:	464e      	mov	r6, r9
    11bc:	4645      	mov	r5, r8
    11be:	b5e0      	push	{r5, r6, r7, lr}
    11c0:	b083      	sub	sp, #12
    11c2:	4681      	mov	r9, r0
    11c4:	000e      	movs	r6, r1
    11c6:	6804      	ldr	r4, [r0, #0]
    11c8:	680b      	ldr	r3, [r1, #0]
    11ca:	4698      	mov	r8, r3
    11cc:	684d      	ldr	r5, [r1, #4]
    11ce:	7903      	ldrb	r3, [r0, #4]
    11d0:	9301      	str	r3, [sp, #4]
    11d2:	2800      	cmp	r0, #0
    11d4:	d015      	beq.n	1202 <_spi_m_sync_trans+0x4e>
    11d6:	0020      	movs	r0, r4
    11d8:	1e43      	subs	r3, r0, #1
    11da:	4198      	sbcs	r0, r3
    11dc:	b2c0      	uxtb	r0, r0
    11de:	4a36      	ldr	r2, [pc, #216]	; (12b8 <_spi_m_sync_trans+0x104>)
    11e0:	4936      	ldr	r1, [pc, #216]	; (12bc <_spi_m_sync_trans+0x108>)
    11e2:	4b37      	ldr	r3, [pc, #220]	; (12c0 <_spi_m_sync_trans+0x10c>)
    11e4:	4798      	blx	r3
    11e6:	69e3      	ldr	r3, [r4, #28]
    11e8:	075b      	lsls	r3, r3, #29
    11ea:	d13f      	bne.n	126c <_spi_m_sync_trans+0xb8>
    11ec:	2303      	movs	r3, #3
    11ee:	69e0      	ldr	r0, [r4, #28]
    11f0:	4018      	ands	r0, r3
    11f2:	d1fc      	bne.n	11ee <_spi_m_sync_trans+0x3a>
    11f4:	6823      	ldr	r3, [r4, #0]
    11f6:	079b      	lsls	r3, r3, #30
    11f8:	d53b      	bpl.n	1272 <_spi_m_sync_trans+0xbe>
    11fa:	0002      	movs	r2, r0
    11fc:	2301      	movs	r3, #1
    11fe:	469c      	mov	ip, r3
    1200:	e009      	b.n	1216 <_spi_m_sync_trans+0x62>
    1202:	2000      	movs	r0, #0
    1204:	e7eb      	b.n	11de <_spi_m_sync_trans+0x2a>
    1206:	3501      	adds	r5, #1
    1208:	3201      	adds	r2, #1
    120a:	b25b      	sxtb	r3, r3
    120c:	2b00      	cmp	r3, #0
    120e:	db16      	blt.n	123e <_spi_m_sync_trans+0x8a>
    1210:	68b3      	ldr	r3, [r6, #8]
    1212:	4283      	cmp	r3, r0
    1214:	d927      	bls.n	1266 <_spi_m_sync_trans+0xb2>
    1216:	7e23      	ldrb	r3, [r4, #24]
    1218:	b2db      	uxtb	r3, r3
    121a:	2104      	movs	r1, #4
    121c:	4219      	tst	r1, r3
    121e:	d02b      	beq.n	1278 <_spi_m_sync_trans+0xc4>
    1220:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    1222:	2d00      	cmp	r5, #0
    1224:	d0f0      	beq.n	1208 <_spi_m_sync_trans+0x54>
    1226:	702f      	strb	r7, [r5, #0]
    1228:	9901      	ldr	r1, [sp, #4]
    122a:	2901      	cmp	r1, #1
    122c:	d9eb      	bls.n	1206 <_spi_m_sync_trans+0x52>
    122e:	0a3f      	lsrs	r7, r7, #8
    1230:	706f      	strb	r7, [r5, #1]
    1232:	3502      	adds	r5, #2
    1234:	e7e8      	b.n	1208 <_spi_m_sync_trans+0x54>
    1236:	2101      	movs	r1, #1
    1238:	468b      	mov	fp, r1
    123a:	44d8      	add	r8, fp
    123c:	e037      	b.n	12ae <_spi_m_sync_trans+0xfa>
    123e:	2301      	movs	r3, #1
    1240:	425b      	negs	r3, r3
    1242:	8363      	strh	r3, [r4, #26]
    1244:	3381      	adds	r3, #129	; 0x81
    1246:	7623      	strb	r3, [r4, #24]
    1248:	2013      	movs	r0, #19
    124a:	4240      	negs	r0, r0
    124c:	2203      	movs	r2, #3
    124e:	7e23      	ldrb	r3, [r4, #24]
    1250:	4213      	tst	r3, r2
    1252:	d0fc      	beq.n	124e <_spi_m_sync_trans+0x9a>
    1254:	2303      	movs	r3, #3
    1256:	7623      	strb	r3, [r4, #24]
    1258:	b003      	add	sp, #12
    125a:	bc3c      	pop	{r2, r3, r4, r5}
    125c:	4690      	mov	r8, r2
    125e:	4699      	mov	r9, r3
    1260:	46a2      	mov	sl, r4
    1262:	46ab      	mov	fp, r5
    1264:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1266:	4293      	cmp	r3, r2
    1268:	d8d5      	bhi.n	1216 <_spi_m_sync_trans+0x62>
    126a:	e7ef      	b.n	124c <_spi_m_sync_trans+0x98>
    126c:	2004      	movs	r0, #4
    126e:	4240      	negs	r0, r0
    1270:	e7f2      	b.n	1258 <_spi_m_sync_trans+0xa4>
    1272:	2014      	movs	r0, #20
    1274:	4240      	negs	r0, r0
    1276:	e7ef      	b.n	1258 <_spi_m_sync_trans+0xa4>
    1278:	4290      	cmp	r0, r2
    127a:	d8c6      	bhi.n	120a <_spi_m_sync_trans+0x56>
    127c:	4667      	mov	r7, ip
    127e:	421f      	tst	r7, r3
    1280:	d0c3      	beq.n	120a <_spi_m_sync_trans+0x56>
    1282:	464f      	mov	r7, r9
    1284:	88ff      	ldrh	r7, [r7, #6]
    1286:	46ba      	mov	sl, r7
    1288:	4647      	mov	r7, r8
    128a:	2f00      	cmp	r7, #0
    128c:	d00f      	beq.n	12ae <_spi_m_sync_trans+0xfa>
    128e:	783f      	ldrb	r7, [r7, #0]
    1290:	46ba      	mov	sl, r7
    1292:	9901      	ldr	r1, [sp, #4]
    1294:	2901      	cmp	r1, #1
    1296:	d9ce      	bls.n	1236 <_spi_m_sync_trans+0x82>
    1298:	4647      	mov	r7, r8
    129a:	787f      	ldrb	r7, [r7, #1]
    129c:	023f      	lsls	r7, r7, #8
    129e:	46bb      	mov	fp, r7
    12a0:	4657      	mov	r7, sl
    12a2:	4659      	mov	r1, fp
    12a4:	430f      	orrs	r7, r1
    12a6:	46ba      	mov	sl, r7
    12a8:	2102      	movs	r1, #2
    12aa:	468b      	mov	fp, r1
    12ac:	44d8      	add	r8, fp
    12ae:	3001      	adds	r0, #1
    12b0:	4657      	mov	r7, sl
    12b2:	62a7      	str	r7, [r4, #40]	; 0x28
    12b4:	e7a9      	b.n	120a <_spi_m_sync_trans+0x56>
    12b6:	46c0      	nop			; (mov r8, r8)
    12b8:	00000a85 	.word	0x00000a85
    12bc:	000016d4 	.word	0x000016d4
    12c0:	000007f9 	.word	0x000007f9

000012c4 <_sysctrl_init_sources>:
    12c4:	4b0e      	ldr	r3, [pc, #56]	; (1300 <_sysctrl_init_sources+0x3c>)
    12c6:	6a1a      	ldr	r2, [r3, #32]
    12c8:	6a19      	ldr	r1, [r3, #32]
    12ca:	480e      	ldr	r0, [pc, #56]	; (1304 <_sysctrl_init_sources+0x40>)
    12cc:	4002      	ands	r2, r0
    12ce:	0f89      	lsrs	r1, r1, #30
    12d0:	0789      	lsls	r1, r1, #30
    12d2:	480d      	ldr	r0, [pc, #52]	; (1308 <_sysctrl_init_sources+0x44>)
    12d4:	4301      	orrs	r1, r0
    12d6:	430a      	orrs	r2, r1
    12d8:	621a      	str	r2, [r3, #32]
    12da:	699a      	ldr	r2, [r3, #24]
    12dc:	2102      	movs	r1, #2
    12de:	430a      	orrs	r2, r1
    12e0:	619a      	str	r2, [r3, #24]
    12e2:	7f1a      	ldrb	r2, [r3, #28]
    12e4:	311d      	adds	r1, #29
    12e6:	400a      	ands	r2, r1
    12e8:	771a      	strb	r2, [r3, #28]
    12ea:	0019      	movs	r1, r3
    12ec:	2208      	movs	r2, #8
    12ee:	68cb      	ldr	r3, [r1, #12]
    12f0:	421a      	tst	r2, r3
    12f2:	d0fc      	beq.n	12ee <_sysctrl_init_sources+0x2a>
    12f4:	4a02      	ldr	r2, [pc, #8]	; (1300 <_sysctrl_init_sources+0x3c>)
    12f6:	6a13      	ldr	r3, [r2, #32]
    12f8:	2180      	movs	r1, #128	; 0x80
    12fa:	430b      	orrs	r3, r1
    12fc:	6213      	str	r3, [r2, #32]
    12fe:	4770      	bx	lr
    1300:	40000800 	.word	0x40000800
    1304:	0fff0000 	.word	0x0fff0000
    1308:	00000302 	.word	0x00000302

0000130c <_sysctrl_init_referenced_generators>:
    130c:	4a02      	ldr	r2, [pc, #8]	; (1318 <_sysctrl_init_referenced_generators+0xc>)
    130e:	6993      	ldr	r3, [r2, #24]
    1310:	2102      	movs	r1, #2
    1312:	438b      	bics	r3, r1
    1314:	6193      	str	r3, [r2, #24]
    1316:	4770      	bx	lr
    1318:	40000800 	.word	0x40000800

0000131c <_gpio_get_level>:

/**
 * \brief Get input levels on all port pins
 */
static inline uint32_t _gpio_get_level(const enum gpio_port port)
{
    131c:	b510      	push	{r4, lr}
    131e:	b082      	sub	sp, #8
    1320:	0004      	movs	r4, r0
	uint32_t tmp;

	CRITICAL_SECTION_ENTER();
    1322:	a801      	add	r0, sp, #4
    1324:	4b0b      	ldr	r3, [pc, #44]	; (1354 <_gpio_get_level+0x38>)
    1326:	4798      	blx	r3
	return ((Port *)hw)->Group[submodule_index].DIR.reg;
    1328:	01e3      	lsls	r3, r4, #7
    132a:	22c0      	movs	r2, #192	; 0xc0
    132c:	05d2      	lsls	r2, r2, #23
    132e:	589c      	ldr	r4, [r3, r2]
	return ((Port *)hw)->Group[submodule_index].IN.reg;
    1330:	4a09      	ldr	r2, [pc, #36]	; (1358 <_gpio_get_level+0x3c>)
    1332:	189a      	adds	r2, r3, r2
    1334:	6a12      	ldr	r2, [r2, #32]
	return ((Port *)hw)->Group[submodule_index].OUT.reg;
    1336:	21c0      	movs	r1, #192	; 0xc0
    1338:	05c9      	lsls	r1, r1, #23
    133a:	468c      	mov	ip, r1
    133c:	4463      	add	r3, ip
    133e:	691b      	ldr	r3, [r3, #16]

	uint32_t dir_tmp = hri_port_read_DIR_reg(PORT_IOBUS, port);

	tmp = hri_port_read_IN_reg(PORT, port) & ~dir_tmp;
	tmp |= hri_port_read_OUT_reg(PORT_IOBUS, port) & dir_tmp;
    1340:	4053      	eors	r3, r2
    1342:	401c      	ands	r4, r3
    1344:	4054      	eors	r4, r2

	CRITICAL_SECTION_LEAVE();
    1346:	a801      	add	r0, sp, #4
    1348:	4b04      	ldr	r3, [pc, #16]	; (135c <_gpio_get_level+0x40>)
    134a:	4798      	blx	r3

	return tmp;
}
    134c:	0020      	movs	r0, r4
    134e:	b002      	add	sp, #8
    1350:	bd10      	pop	{r4, pc}
    1352:	46c0      	nop			; (mov r8, r8)
    1354:	00000411 	.word	0x00000411
    1358:	41004400 	.word	0x41004400
    135c:	0000041f 	.word	0x0000041f

00001360 <SPI_Send_Data>:
		delay_ms(100000);
		//enc_read();
		//step();
	}
}
void SPI_Send_Data(uint8_t data){
    1360:	b570      	push	{r4, r5, r6, lr}
    1362:	b082      	sub	sp, #8
    1364:	0006      	movs	r6, r0
	
	struct io_descriptor *io;
	spi_m_sync_get_io_descriptor(&SPI_0, &io);
    1366:	4c0a      	ldr	r4, [pc, #40]	; (1390 <SPI_Send_Data+0x30>)
    1368:	a901      	add	r1, sp, #4
    136a:	0020      	movs	r0, r4
    136c:	4b09      	ldr	r3, [pc, #36]	; (1394 <SPI_Send_Data+0x34>)
    136e:	4798      	blx	r3
	spi_m_sync_enable(&SPI_0);
    1370:	0020      	movs	r0, r4
    1372:	4b09      	ldr	r3, [pc, #36]	; (1398 <SPI_Send_Data+0x38>)
    1374:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    1376:	24c0      	movs	r4, #192	; 0xc0
    1378:	05e4      	lsls	r4, r4, #23
    137a:	2580      	movs	r5, #128	; 0x80
    137c:	00ed      	lsls	r5, r5, #3
    137e:	6165      	str	r5, [r4, #20]
	//_spi_m_sync_io_write(&SPI_0,data,5);
	gpio_set_pin_level(CFG3,false);
	//io_write(io, data, 5);
	io_write(&io,data,sizeof(data));
    1380:	2201      	movs	r2, #1
    1382:	0031      	movs	r1, r6
    1384:	a801      	add	r0, sp, #4
    1386:	4b05      	ldr	r3, [pc, #20]	; (139c <SPI_Send_Data+0x3c>)
    1388:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    138a:	61a5      	str	r5, [r4, #24]
	gpio_set_pin_level(CFG3,true);
}
    138c:	b002      	add	sp, #8
    138e:	bd70      	pop	{r4, r5, r6, pc}
    1390:	20000024 	.word	0x20000024
    1394:	00000689 	.word	0x00000689
    1398:	00000575 	.word	0x00000575
    139c:	000004ed 	.word	0x000004ed

000013a0 <main>:
{
    13a0:	b570      	push	{r4, r5, r6, lr}
	atmel_start_init();
    13a2:	4b33      	ldr	r3, [pc, #204]	; (1470 <main+0xd0>)
    13a4:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    13a6:	22c0      	movs	r2, #192	; 0xc0
    13a8:	05d2      	lsls	r2, r2, #23
    13aa:	2380      	movs	r3, #128	; 0x80
    13ac:	005b      	lsls	r3, r3, #1
    13ae:	6093      	str	r3, [r2, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    13b0:	4b30      	ldr	r3, [pc, #192]	; (1474 <main+0xd4>)
    13b2:	4931      	ldr	r1, [pc, #196]	; (1478 <main+0xd8>)
    13b4:	6299      	str	r1, [r3, #40]	; 0x28
    13b6:	21c0      	movs	r1, #192	; 0xc0
    13b8:	0609      	lsls	r1, r1, #24
    13ba:	6299      	str	r1, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    13bc:	2080      	movs	r0, #128	; 0x80
    13be:	0100      	lsls	r0, r0, #4
    13c0:	6090      	str	r0, [r2, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    13c2:	482e      	ldr	r0, [pc, #184]	; (147c <main+0xdc>)
    13c4:	6298      	str	r0, [r3, #40]	; 0x28
    13c6:	6299      	str	r1, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    13c8:	2080      	movs	r0, #128	; 0x80
    13ca:	0080      	lsls	r0, r0, #2
    13cc:	6090      	str	r0, [r2, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    13ce:	482c      	ldr	r0, [pc, #176]	; (1480 <main+0xe0>)
    13d0:	6298      	str	r0, [r3, #40]	; 0x28
    13d2:	6299      	str	r1, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    13d4:	2080      	movs	r0, #128	; 0x80
    13d6:	00c0      	lsls	r0, r0, #3
    13d8:	6090      	str	r0, [r2, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    13da:	482a      	ldr	r0, [pc, #168]	; (1484 <main+0xe4>)
    13dc:	6298      	str	r0, [r3, #40]	; 0x28
    13de:	6299      	str	r1, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    13e0:	2080      	movs	r0, #128	; 0x80
    13e2:	02c0      	lsls	r0, r0, #11
    13e4:	6090      	str	r0, [r2, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    13e6:	2080      	movs	r0, #128	; 0x80
    13e8:	05c0      	lsls	r0, r0, #23
    13ea:	6298      	str	r0, [r3, #40]	; 0x28
    13ec:	4c26      	ldr	r4, [pc, #152]	; (1488 <main+0xe8>)
    13ee:	629c      	str	r4, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    13f0:	2480      	movs	r4, #128	; 0x80
    13f2:	0324      	lsls	r4, r4, #12
    13f4:	6094      	str	r4, [r2, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    13f6:	6298      	str	r0, [r3, #40]	; 0x28
    13f8:	4c24      	ldr	r4, [pc, #144]	; (148c <main+0xec>)
    13fa:	629c      	str	r4, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    13fc:	2480      	movs	r4, #128	; 0x80
    13fe:	0264      	lsls	r4, r4, #9
    1400:	6094      	str	r4, [r2, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    1402:	6298      	str	r0, [r3, #40]	; 0x28
    1404:	4c22      	ldr	r4, [pc, #136]	; (1490 <main+0xf0>)
    1406:	629c      	str	r4, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    1408:	2480      	movs	r4, #128	; 0x80
    140a:	0224      	lsls	r4, r4, #8
    140c:	6094      	str	r4, [r2, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    140e:	4c21      	ldr	r4, [pc, #132]	; (1494 <main+0xf4>)
    1410:	629c      	str	r4, [r3, #40]	; 0x28
    1412:	6299      	str	r1, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    1414:	2480      	movs	r4, #128	; 0x80
    1416:	01e4      	lsls	r4, r4, #7
    1418:	6094      	str	r4, [r2, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    141a:	4c1f      	ldr	r4, [pc, #124]	; (1498 <main+0xf8>)
    141c:	629c      	str	r4, [r3, #40]	; 0x28
    141e:	6299      	str	r1, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    1420:	2180      	movs	r1, #128	; 0x80
    1422:	0289      	lsls	r1, r1, #10
    1424:	6091      	str	r1, [r2, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    1426:	6298      	str	r0, [r3, #40]	; 0x28
    1428:	491c      	ldr	r1, [pc, #112]	; (149c <main+0xfc>)
    142a:	6299      	str	r1, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    142c:	2110      	movs	r1, #16
    142e:	6051      	str	r1, [r2, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    1430:	491b      	ldr	r1, [pc, #108]	; (14a0 <main+0x100>)
    1432:	6299      	str	r1, [r3, #40]	; 0x28
    1434:	491b      	ldr	r1, [pc, #108]	; (14a4 <main+0x104>)
    1436:	6299      	str	r1, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    1438:	2020      	movs	r0, #32
    143a:	6050      	str	r0, [r2, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    143c:	4a1a      	ldr	r2, [pc, #104]	; (14a8 <main+0x108>)
    143e:	629a      	str	r2, [r3, #40]	; 0x28
    1440:	6299      	str	r1, [r3, #40]	; 0x28
 *
 * \param[in] pin       The pin number for device
 */
static inline bool gpio_get_pin_level(const uint8_t pin)
{
	return (bool)(_gpio_get_level((enum gpio_port)GPIO_PORT(pin)) & (0x01U << GPIO_PIN(pin)));
    1442:	2000      	movs	r0, #0
    1444:	4d19      	ldr	r5, [pc, #100]	; (14ac <main+0x10c>)
    1446:	47a8      	blx	r5
    1448:	0004      	movs	r4, r0
    144a:	2000      	movs	r0, #0
    144c:	47a8      	blx	r5
    144e:	0923      	lsrs	r3, r4, #4
    1450:	2201      	movs	r2, #1
    1452:	4013      	ands	r3, r2
	previous = gpio_get_pin_level(IFA)*2 + gpio_get_pin_level(IFB);//encoder stuff
    1454:	005b      	lsls	r3, r3, #1
    1456:	0940      	lsrs	r0, r0, #5
    1458:	4002      	ands	r2, r0
    145a:	189b      	adds	r3, r3, r2
    145c:	4a14      	ldr	r2, [pc, #80]	; (14b0 <main+0x110>)
    145e:	7013      	strb	r3, [r2, #0]
		SPI_Send_Data(msg);
    1460:	4e14      	ldr	r6, [pc, #80]	; (14b4 <main+0x114>)
		delay_ms(100000);
    1462:	4d15      	ldr	r5, [pc, #84]	; (14b8 <main+0x118>)
    1464:	4c15      	ldr	r4, [pc, #84]	; (14bc <main+0x11c>)
		SPI_Send_Data(msg);
    1466:	2001      	movs	r0, #1
    1468:	47b0      	blx	r6
		delay_ms(100000);
    146a:	0028      	movs	r0, r5
    146c:	47a0      	blx	r4
    146e:	e7fa      	b.n	1466 <main+0xc6>
    1470:	00000115 	.word	0x00000115
    1474:	41004400 	.word	0x41004400
    1478:	40000100 	.word	0x40000100
    147c:	40000800 	.word	0x40000800
    1480:	40000200 	.word	0x40000200
    1484:	40000400 	.word	0x40000400
    1488:	c0000004 	.word	0xc0000004
    148c:	c0000008 	.word	0xc0000008
    1490:	c0000001 	.word	0xc0000001
    1494:	40008000 	.word	0x40008000
    1498:	40004000 	.word	0x40004000
    149c:	c0000002 	.word	0xc0000002
    14a0:	40020010 	.word	0x40020010
    14a4:	c0020000 	.word	0xc0020000
    14a8:	40020020 	.word	0x40020020
    14ac:	0000131d 	.word	0x0000131d
    14b0:	20000079 	.word	0x20000079
    14b4:	00001361 	.word	0x00001361
    14b8:	000086a0 	.word	0x000086a0
    14bc:	0000042d 	.word	0x0000042d

000014c0 <__udivsi3>:
    14c0:	2200      	movs	r2, #0
    14c2:	0843      	lsrs	r3, r0, #1
    14c4:	428b      	cmp	r3, r1
    14c6:	d374      	bcc.n	15b2 <__udivsi3+0xf2>
    14c8:	0903      	lsrs	r3, r0, #4
    14ca:	428b      	cmp	r3, r1
    14cc:	d35f      	bcc.n	158e <__udivsi3+0xce>
    14ce:	0a03      	lsrs	r3, r0, #8
    14d0:	428b      	cmp	r3, r1
    14d2:	d344      	bcc.n	155e <__udivsi3+0x9e>
    14d4:	0b03      	lsrs	r3, r0, #12
    14d6:	428b      	cmp	r3, r1
    14d8:	d328      	bcc.n	152c <__udivsi3+0x6c>
    14da:	0c03      	lsrs	r3, r0, #16
    14dc:	428b      	cmp	r3, r1
    14de:	d30d      	bcc.n	14fc <__udivsi3+0x3c>
    14e0:	22ff      	movs	r2, #255	; 0xff
    14e2:	0209      	lsls	r1, r1, #8
    14e4:	ba12      	rev	r2, r2
    14e6:	0c03      	lsrs	r3, r0, #16
    14e8:	428b      	cmp	r3, r1
    14ea:	d302      	bcc.n	14f2 <__udivsi3+0x32>
    14ec:	1212      	asrs	r2, r2, #8
    14ee:	0209      	lsls	r1, r1, #8
    14f0:	d065      	beq.n	15be <__udivsi3+0xfe>
    14f2:	0b03      	lsrs	r3, r0, #12
    14f4:	428b      	cmp	r3, r1
    14f6:	d319      	bcc.n	152c <__udivsi3+0x6c>
    14f8:	e000      	b.n	14fc <__udivsi3+0x3c>
    14fa:	0a09      	lsrs	r1, r1, #8
    14fc:	0bc3      	lsrs	r3, r0, #15
    14fe:	428b      	cmp	r3, r1
    1500:	d301      	bcc.n	1506 <__udivsi3+0x46>
    1502:	03cb      	lsls	r3, r1, #15
    1504:	1ac0      	subs	r0, r0, r3
    1506:	4152      	adcs	r2, r2
    1508:	0b83      	lsrs	r3, r0, #14
    150a:	428b      	cmp	r3, r1
    150c:	d301      	bcc.n	1512 <__udivsi3+0x52>
    150e:	038b      	lsls	r3, r1, #14
    1510:	1ac0      	subs	r0, r0, r3
    1512:	4152      	adcs	r2, r2
    1514:	0b43      	lsrs	r3, r0, #13
    1516:	428b      	cmp	r3, r1
    1518:	d301      	bcc.n	151e <__udivsi3+0x5e>
    151a:	034b      	lsls	r3, r1, #13
    151c:	1ac0      	subs	r0, r0, r3
    151e:	4152      	adcs	r2, r2
    1520:	0b03      	lsrs	r3, r0, #12
    1522:	428b      	cmp	r3, r1
    1524:	d301      	bcc.n	152a <__udivsi3+0x6a>
    1526:	030b      	lsls	r3, r1, #12
    1528:	1ac0      	subs	r0, r0, r3
    152a:	4152      	adcs	r2, r2
    152c:	0ac3      	lsrs	r3, r0, #11
    152e:	428b      	cmp	r3, r1
    1530:	d301      	bcc.n	1536 <__udivsi3+0x76>
    1532:	02cb      	lsls	r3, r1, #11
    1534:	1ac0      	subs	r0, r0, r3
    1536:	4152      	adcs	r2, r2
    1538:	0a83      	lsrs	r3, r0, #10
    153a:	428b      	cmp	r3, r1
    153c:	d301      	bcc.n	1542 <__udivsi3+0x82>
    153e:	028b      	lsls	r3, r1, #10
    1540:	1ac0      	subs	r0, r0, r3
    1542:	4152      	adcs	r2, r2
    1544:	0a43      	lsrs	r3, r0, #9
    1546:	428b      	cmp	r3, r1
    1548:	d301      	bcc.n	154e <__udivsi3+0x8e>
    154a:	024b      	lsls	r3, r1, #9
    154c:	1ac0      	subs	r0, r0, r3
    154e:	4152      	adcs	r2, r2
    1550:	0a03      	lsrs	r3, r0, #8
    1552:	428b      	cmp	r3, r1
    1554:	d301      	bcc.n	155a <__udivsi3+0x9a>
    1556:	020b      	lsls	r3, r1, #8
    1558:	1ac0      	subs	r0, r0, r3
    155a:	4152      	adcs	r2, r2
    155c:	d2cd      	bcs.n	14fa <__udivsi3+0x3a>
    155e:	09c3      	lsrs	r3, r0, #7
    1560:	428b      	cmp	r3, r1
    1562:	d301      	bcc.n	1568 <__udivsi3+0xa8>
    1564:	01cb      	lsls	r3, r1, #7
    1566:	1ac0      	subs	r0, r0, r3
    1568:	4152      	adcs	r2, r2
    156a:	0983      	lsrs	r3, r0, #6
    156c:	428b      	cmp	r3, r1
    156e:	d301      	bcc.n	1574 <__udivsi3+0xb4>
    1570:	018b      	lsls	r3, r1, #6
    1572:	1ac0      	subs	r0, r0, r3
    1574:	4152      	adcs	r2, r2
    1576:	0943      	lsrs	r3, r0, #5
    1578:	428b      	cmp	r3, r1
    157a:	d301      	bcc.n	1580 <__udivsi3+0xc0>
    157c:	014b      	lsls	r3, r1, #5
    157e:	1ac0      	subs	r0, r0, r3
    1580:	4152      	adcs	r2, r2
    1582:	0903      	lsrs	r3, r0, #4
    1584:	428b      	cmp	r3, r1
    1586:	d301      	bcc.n	158c <__udivsi3+0xcc>
    1588:	010b      	lsls	r3, r1, #4
    158a:	1ac0      	subs	r0, r0, r3
    158c:	4152      	adcs	r2, r2
    158e:	08c3      	lsrs	r3, r0, #3
    1590:	428b      	cmp	r3, r1
    1592:	d301      	bcc.n	1598 <__udivsi3+0xd8>
    1594:	00cb      	lsls	r3, r1, #3
    1596:	1ac0      	subs	r0, r0, r3
    1598:	4152      	adcs	r2, r2
    159a:	0883      	lsrs	r3, r0, #2
    159c:	428b      	cmp	r3, r1
    159e:	d301      	bcc.n	15a4 <__udivsi3+0xe4>
    15a0:	008b      	lsls	r3, r1, #2
    15a2:	1ac0      	subs	r0, r0, r3
    15a4:	4152      	adcs	r2, r2
    15a6:	0843      	lsrs	r3, r0, #1
    15a8:	428b      	cmp	r3, r1
    15aa:	d301      	bcc.n	15b0 <__udivsi3+0xf0>
    15ac:	004b      	lsls	r3, r1, #1
    15ae:	1ac0      	subs	r0, r0, r3
    15b0:	4152      	adcs	r2, r2
    15b2:	1a41      	subs	r1, r0, r1
    15b4:	d200      	bcs.n	15b8 <__udivsi3+0xf8>
    15b6:	4601      	mov	r1, r0
    15b8:	4152      	adcs	r2, r2
    15ba:	4610      	mov	r0, r2
    15bc:	4770      	bx	lr
    15be:	e7ff      	b.n	15c0 <__udivsi3+0x100>
    15c0:	b501      	push	{r0, lr}
    15c2:	2000      	movs	r0, #0
    15c4:	f000 f806 	bl	15d4 <__aeabi_idiv0>
    15c8:	bd02      	pop	{r1, pc}
    15ca:	46c0      	nop			; (mov r8, r8)

000015cc <__aeabi_uidivmod>:
    15cc:	2900      	cmp	r1, #0
    15ce:	d0f7      	beq.n	15c0 <__udivsi3+0x100>
    15d0:	e776      	b.n	14c0 <__udivsi3>
    15d2:	4770      	bx	lr

000015d4 <__aeabi_idiv0>:
    15d4:	4770      	bx	lr
    15d6:	46c0      	nop			; (mov r8, r8)

000015d8 <__libc_init_array>:
    15d8:	b570      	push	{r4, r5, r6, lr}
    15da:	2600      	movs	r6, #0
    15dc:	4d0c      	ldr	r5, [pc, #48]	; (1610 <__libc_init_array+0x38>)
    15de:	4c0d      	ldr	r4, [pc, #52]	; (1614 <__libc_init_array+0x3c>)
    15e0:	1b64      	subs	r4, r4, r5
    15e2:	10a4      	asrs	r4, r4, #2
    15e4:	42a6      	cmp	r6, r4
    15e6:	d109      	bne.n	15fc <__libc_init_array+0x24>
    15e8:	2600      	movs	r6, #0
    15ea:	f000 f881 	bl	16f0 <_init>
    15ee:	4d0a      	ldr	r5, [pc, #40]	; (1618 <__libc_init_array+0x40>)
    15f0:	4c0a      	ldr	r4, [pc, #40]	; (161c <__libc_init_array+0x44>)
    15f2:	1b64      	subs	r4, r4, r5
    15f4:	10a4      	asrs	r4, r4, #2
    15f6:	42a6      	cmp	r6, r4
    15f8:	d105      	bne.n	1606 <__libc_init_array+0x2e>
    15fa:	bd70      	pop	{r4, r5, r6, pc}
    15fc:	00b3      	lsls	r3, r6, #2
    15fe:	58eb      	ldr	r3, [r5, r3]
    1600:	4798      	blx	r3
    1602:	3601      	adds	r6, #1
    1604:	e7ee      	b.n	15e4 <__libc_init_array+0xc>
    1606:	00b3      	lsls	r3, r6, #2
    1608:	58eb      	ldr	r3, [r5, r3]
    160a:	4798      	blx	r3
    160c:	3601      	adds	r6, #1
    160e:	e7f2      	b.n	15f6 <__libc_init_array+0x1e>
    1610:	000016fc 	.word	0x000016fc
    1614:	000016fc 	.word	0x000016fc
    1618:	000016fc 	.word	0x000016fc
    161c:	00001700 	.word	0x00001700
    1620:	682f2e2e 	.word	0x682f2e2e
    1624:	732f6c61 	.word	0x732f6c61
    1628:	682f6372 	.word	0x682f6372
    162c:	695f6c61 	.word	0x695f6c61
    1630:	6d5f6332 	.word	0x6d5f6332
    1634:	6e79735f 	.word	0x6e79735f
    1638:	00632e63 	.word	0x00632e63
    163c:	682f2e2e 	.word	0x682f2e2e
    1640:	732f6c61 	.word	0x732f6c61
    1644:	682f6372 	.word	0x682f6372
    1648:	695f6c61 	.word	0x695f6c61
    164c:	00632e6f 	.word	0x00632e6f
    1650:	682f2e2e 	.word	0x682f2e2e
    1654:	732f6c61 	.word	0x732f6c61
    1658:	682f6372 	.word	0x682f6372
    165c:	735f6c61 	.word	0x735f6c61
    1660:	6d5f6970 	.word	0x6d5f6970
    1664:	6e79735f 	.word	0x6e79735f
    1668:	00632e63 	.word	0x00632e63
    166c:	682f2e2e 	.word	0x682f2e2e
    1670:	732f6c61 	.word	0x732f6c61
    1674:	682f6372 	.word	0x682f6372
    1678:	745f6c61 	.word	0x745f6c61
    167c:	72656d69 	.word	0x72656d69
    1680:	0000632e 	.word	0x0000632e
    1684:	682f2e2e 	.word	0x682f2e2e
    1688:	752f6c61 	.word	0x752f6c61
    168c:	736c6974 	.word	0x736c6974
    1690:	6372732f 	.word	0x6372732f
    1694:	6974752f 	.word	0x6974752f
    1698:	6c5f736c 	.word	0x6c5f736c
    169c:	2e747369 	.word	0x2e747369
    16a0:	00000063 	.word	0x00000063
    16a4:	682f2e2e 	.word	0x682f2e2e
    16a8:	722f6c70 	.word	0x722f6c70
    16ac:	682f6374 	.word	0x682f6374
    16b0:	725f6c70 	.word	0x725f6c70
    16b4:	632e6374 	.word	0x632e6374
    16b8:	00000000 	.word	0x00000000

000016bc <_i2cms>:
    16bc:	00000003 00200014 00000100 000000ff     ...... .........
    16cc:	00d70000 000f4240 682f2e2e 732f6c70     ....@B..../hpl/s
    16dc:	6f637265 70682f6d 65735f6c 6d6f6372     ercom/hpl_sercom
    16ec:	0000632e                                .c..

000016f0 <_init>:
    16f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    16f2:	46c0      	nop			; (mov r8, r8)
    16f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
    16f6:	bc08      	pop	{r3}
    16f8:	469e      	mov	lr, r3
    16fa:	4770      	bx	lr

000016fc <__init_array_start>:
    16fc:	000000dd 	.word	0x000000dd

00001700 <_fini>:
    1700:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1702:	46c0      	nop			; (mov r8, r8)
    1704:	bcf8      	pop	{r3, r4, r5, r6, r7}
    1706:	bc08      	pop	{r3}
    1708:	469e      	mov	lr, r3
    170a:	4770      	bx	lr

0000170c <__fini_array_start>:
    170c:	000000b5 	.word	0x000000b5
