

================================================================
== Synthesis Summary Report of 'mattrans'
================================================================
+ General Information: 
    * Date:           Wed Sep 24 09:59:20 2025
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        mattrans
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----+-----------+-----------+-----+
    |               Modules               | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |    |           |           |     |
    |               & Loops               | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   | DSP|     FF    |    LUT    | URAM|
    +-------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----+-----------+-----------+-----+
    |+ mattrans*                          |     -|  0.79|      259|  2.590e+03|         -|      260|     -|  dataflow|  1 (~0%)|   -|  171 (~0%)|  2353 (4%)|    -|
    | + transposeMatrix                   |    II|  4.05|      127|  1.270e+03|         -|      128|     -|       yes|        -|   -|  129 (~0%)|  2157 (4%)|    -|
    | + Loop_VITIS_LOOP_35_1_proc         |     -|  0.79|      259|  2.590e+03|         -|      259|     -|        no|  1 (~0%)|   -|   40 (~0%)|  164 (~0%)|    -|
    |  o VITIS_LOOP_35_1_VITIS_LOOP_36_2  |     -|  7.30|      257|  2.570e+03|         3|        1|   256|       yes|        -|   -|          -|          -|    -|
    +-------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------+----------+
| Interface  | Bitwidth |
+------------+----------+
| A_address0 | 8        |
| A_address1 | 8        |
| A_d0       | 32       |
| A_d1       | 32       |
| A_q0       | 32       |
| A_q1       | 32       |
| B_address0 | 8        |
| B_address1 | 8        |
| B_d0       | 32       |
| B_d1       | 32       |
| B_q0       | 32       |
| B_q1       | 32       |
+------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| A        | out       | int*     |
| B        | out       | int*     |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| A        | A_address0   | port    | offset   |
| A        | A_ce0        | port    |          |
| A        | A_d0         | port    |          |
| A        | A_q0         | port    |          |
| A        | A_we0        | port    |          |
| A        | A_address1   | port    | offset   |
| A        | A_ce1        | port    |          |
| A        | A_d1         | port    |          |
| A        | A_q1         | port    |          |
| A        | A_we1        | port    |          |
| B        | B_address0   | port    | offset   |
| B        | B_ce0        | port    |          |
| B        | B_d0         | port    |          |
| B        | B_q0         | port    |          |
| B        | B_we0        | port    |          |
| B        | B_address1   | port    | offset   |
| B        | B_ce1        | port    |          |
| B        | B_d1         | port    |          |
| B        | B_q1         | port    |          |
| B        | B_we1        | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+------------------------------+-----+--------+------------+-----+--------+---------+
| Name                         | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+------------------------------+-----+--------+------------+-----+--------+---------+
| + mattrans                   | 0   |        |            |     |        |         |
|  + Loop_VITIS_LOOP_35_1_proc | 0   |        |            |     |        |         |
|    add_ln35_1_fu_110_p2      | -   |        | add_ln35_1 | add | fabric | 0       |
|    add_ln35_fu_122_p2        | -   |        | add_ln35   | add | fabric | 0       |
|    add_ln37_fu_166_p2        | -   |        | add_ln37   | add | fabric | 0       |
|    add_ln36_fu_172_p2        | -   |        | add_ln36   | add | fabric | 0       |
+------------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+------------------------------+------+------+--------+----------+---------+------+---------+
| Name                         | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+------------------------------+------+------+--------+----------+---------+------+---------+
| + mattrans                   | 1    | 0    |        |          |         |      |         |
|  + Loop_VITIS_LOOP_35_1_proc | 1    | 0    |        |          |         |      |         |
|    temp_U                    | 1    | -    |        | temp     | rom_1p  | auto | 1       |
+------------------------------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Pragmas with Warnings
+----------+---------+-----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Type     | Options | Location                    | Messages                                                                                                                                                                           |
+----------+---------+-----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| dataflow |         | mattrans.cpp:29 in mattrans | Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region |
+----------+---------+-----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Valid Pragma Syntax
+----------+----------+------------------------------------+
| Type     | Options  | Location                           |
+----------+----------+------------------------------------+
| pipeline |          | mattrans.cpp:8 in transposematrix  |
| unroll   | factor=2 | mattrans.cpp:11 in transposematrix |
+----------+----------+------------------------------------+


