// Seed: 891566132
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  input wire id_21;
  input wire id_20;
  inout wire id_19;
  output wire id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  id_22(
      1, -1, id_11
  );
  assign id_13 = id_10;
  assign module_1.id_1 = 0;
  wire id_23;
endmodule
module module_1 (
    output tri  id_0,
    output wire id_1,
    output tri  id_2,
    input  tri0 id_3,
    output tri  id_4,
    input  wor  id_5,
    output tri1 id_6,
    input  tri0 id_7
);
  wire id_9, id_10;
  wire id_11;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_9,
      id_9,
      id_11,
      id_10,
      id_9,
      id_10,
      id_10,
      id_10,
      id_9,
      id_9,
      id_11,
      id_10,
      id_9,
      id_10,
      id_10,
      id_11,
      id_10,
      id_10
  );
  assign id_2 = -1 == id_9;
  wire id_12, id_13;
endmodule
