Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 24 16:59:48 2019
| Host         : inyo running 64-bit Pop!_OS 18.10
| Command      : report_timing_summary -max_paths 10 -file mmap_wrapper_timing_summary_routed.rpt -pb mmap_wrapper_timing_summary_routed.pb -rpx mmap_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : mmap_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 225 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.363     -393.919                     61                14289        0.052        0.000                      0                14289       -0.303       -0.303                       1                  6449  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                    ------------         ----------      --------------
clk_fpga_0                               {0.000 5.000}        10.000          100.000         
sys_clk_pin                              {0.000 4.000}        8.000           125.000         
  clk_out1_mmap_clk_wiz_0_1              {0.000 4.630}        9.259           108.000         
    CLKFBIN_1                            {0.000 4.630}        9.259           108.000         
    PixelClkIO_1                         {0.000 4.630}        9.259           108.000         
    SerialClkIO_1                        {0.000 0.926}        1.852           540.000         
  clkfbout_mmap_clk_wiz_0_1              {0.000 20.000}       40.000          25.000          
sysclk                                   {0.000 4.000}        8.000           125.000         
  clk_out1_mmap_clk_wiz_0                {0.000 4.630}        9.259           108.000         
    CLKFBIN                              {0.000 4.630}        9.259           108.000         
    PixelClkIO                           {0.000 4.630}        9.259           108.000         
    SerialClkIO                          {0.000 0.926}        1.852           540.000         
    mmap_i/display/rgb2dvi/U0/SerialClk  {0.000 0.926}        1.852           540.000         
  clkfbout_mmap_clk_wiz_0                {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                         0.680        0.000                      0                13685        0.052        0.000                      0                13685        4.020        0.000                       0                  6211  
sys_clk_pin                                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_mmap_clk_wiz_0_1        3.606        0.000                      0                  538        0.168        0.000                      0                  538        2.630        0.000                       0                   212  
    CLKFBIN_1                                                                                                                                                                  8.010        0.000                       0                     2  
    PixelClkIO_1                                                                                                                                                               7.104        0.000                       0                    10  
    SerialClkIO_1                                                                                                                                                             -0.303       -0.303                       1                    10  
  clkfbout_mmap_clk_wiz_0_1                                                                                                                                                   37.845        0.000                       0                     3  
sysclk                                                                                                                                                                         2.000        0.000                       0                     1  
  clk_out1_mmap_clk_wiz_0          3.605        0.000                      0                  538        0.168        0.000                      0                  538        2.630        0.000                       0                   212  
    CLKFBIN                                                                                                                                                                    8.010        0.000                       0                     2  
    PixelClkIO                                                                                                                                                                 7.104        0.000                       0                    10  
    SerialClkIO                                                                                                                                                               -0.303       -0.303                       1                    10  
  clkfbout_mmap_clk_wiz_0                                                                                                                                                     37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_mmap_clk_wiz_0_1  clk_fpga_0                      -6.622      -68.899                     12                   12        0.923        0.000                      0                   12  
clk_out1_mmap_clk_wiz_0    clk_fpga_0                      -6.623      -68.910                     12                   12        0.922        0.000                      0                   12  
clk_fpga_0                 clk_out1_mmap_clk_wiz_0_1       -7.362     -324.968                     49                   49        1.565        0.000                      0                   49  
clk_out1_mmap_clk_wiz_0    clk_out1_mmap_clk_wiz_0_1        3.605        0.000                      0                  538        0.057        0.000                      0                  538  
clk_out1_mmap_clk_wiz_0_1  PixelClkIO_1                     3.164        0.000                      0                   38        0.058        0.000                      0                   38  
clk_out1_mmap_clk_wiz_0    PixelClkIO_1                     3.164        0.000                      0                   38        0.058        0.000                      0                   38  
clk_fpga_0                 clk_out1_mmap_clk_wiz_0         -7.363     -325.009                     49                   49        1.565        0.000                      0                   49  
clk_out1_mmap_clk_wiz_0_1  clk_out1_mmap_clk_wiz_0          3.605        0.000                      0                  538        0.057        0.000                      0                  538  
clk_out1_mmap_clk_wiz_0_1  PixelClkIO                       3.164        0.000                      0                   38        0.058        0.000                      0                   38  
clk_out1_mmap_clk_wiz_0    PixelClkIO                       3.164        0.000                      0                   38        0.058        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                 From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 ----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**          clk_out1_mmap_clk_wiz_0    clk_out1_mmap_clk_wiz_0          7.539        0.000                      0                    4        0.466        0.000                      0                    4  
**async_default**          clk_out1_mmap_clk_wiz_0_1  clk_out1_mmap_clk_wiz_0          7.539        0.000                      0                    4        0.355        0.000                      0                    4  
**async_default**          clk_out1_mmap_clk_wiz_0    clk_out1_mmap_clk_wiz_0_1        7.539        0.000                      0                    4        0.355        0.000                      0                    4  
**async_default**          clk_out1_mmap_clk_wiz_0_1  clk_out1_mmap_clk_wiz_0_1        7.541        0.000                      0                    4        0.466        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.680ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.680ns  (required time - arrival time)
  Source:                 mmap_i/graphics_pipeline/xymc_packager_0/inst/xymc_tdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/graphics_pipeline/gslice/inst/g/D_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.223ns  (logic 4.458ns (48.338%)  route 4.765ns (51.662%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT3=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 12.827 - 10.000 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        1.841     3.135    mmap_i/graphics_pipeline/xymc_packager_0/inst/aclk
    SLICE_X41Y109        FDRE                                         r  mmap_i/graphics_pipeline/xymc_packager_0/inst/xymc_tdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y109        FDRE (Prop_fdre_C_Q)         0.419     3.554 r  mmap_i/graphics_pipeline/xymc_packager_0/inst/xymc_tdata_reg[1]/Q
                         net (fo=8, routed)           0.593     4.147    mmap_i/graphics_pipeline/gslice/inst/g/xymc_tdata[1]
    SLICE_X40Y113        LUT2 (Prop_lut2_I1_O)        0.297     4.444 r  mmap_i/graphics_pipeline/gslice/inst/g/dq1[0]_i_11/O
                         net (fo=1, routed)           0.000     4.444    mmap_i/graphics_pipeline/gslice/inst/g/dq1[0]_i_11_n_0
    SLICE_X40Y113        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.084 f  mmap_i/graphics_pipeline/gslice/inst/g/dq1_reg[0]_i_3/O[3]
                         net (fo=4, routed)           0.845     5.930    mmap_i/graphics_pipeline/gslice/inst/g/dq1_reg[0]_i_3_n_4
    SLICE_X40Y112        LUT5 (Prop_lut5_I0_O)        0.306     6.236 r  mmap_i/graphics_pipeline/gslice/inst/g/dq1[5]_i_6/O
                         net (fo=1, routed)           0.633     6.869    mmap_i/graphics_pipeline/gslice/inst/g/dq1[5]_i_6_n_0
    SLICE_X40Y112        LUT3 (Prop_lut3_I1_O)        0.150     7.019 r  mmap_i/graphics_pipeline/gslice/inst/g/dq1[5]_i_3/O
                         net (fo=7, routed)           0.600     7.619    mmap_i/graphics_pipeline/gslice/inst/g/p_0_in2_in[5]
    SLICE_X41Y111        LUT4 (Prop_lut4_I0_O)        0.326     7.945 r  mmap_i/graphics_pipeline/gslice/inst/g/steep0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.945    mmap_i/graphics_pipeline/gslice/inst/g/steep0_carry_i_6_n_0
    SLICE_X41Y111        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.343 r  mmap_i/graphics_pipeline/gslice/inst/g/steep0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.343    mmap_i/graphics_pipeline/gslice/inst/g/steep0_carry_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.614 r  mmap_i/graphics_pipeline/gslice/inst/g/steep0_carry__0/CO[0]
                         net (fo=56, routed)          0.558     9.173    mmap_i/graphics_pipeline/gslice/inst/g/steep0_carry__0_n_3
    SLICE_X43Y112        LUT5 (Prop_lut5_I3_O)        0.373     9.546 r  mmap_i/graphics_pipeline/gslice/inst/g/D0_carry_i_5/O
                         net (fo=1, routed)           0.642    10.187    mmap_i/graphics_pipeline/gslice/inst/g/C[1]
    SLICE_X42Y112        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621    10.808 r  mmap_i/graphics_pipeline/gslice/inst/g/D0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.808    mmap_i/graphics_pipeline/gslice/inst/g/D0_carry_n_0
    SLICE_X42Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.925 r  mmap_i/graphics_pipeline/gslice/inst/g/D0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.925    mmap_i/graphics_pipeline/gslice/inst/g/D0_carry__0_n_0
    SLICE_X42Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.144 r  mmap_i/graphics_pipeline/gslice/inst/g/D0_carry__1/O[0]
                         net (fo=1, routed)           0.892    12.037    mmap_i/graphics_pipeline/gslice/inst/g/D[9]
    SLICE_X46Y112        LUT3 (Prop_lut3_I2_O)        0.321    12.358 r  mmap_i/graphics_pipeline/gslice/inst/g/D[9]_i_1/O
                         net (fo=1, routed)           0.000    12.358    mmap_i/graphics_pipeline/gslice/inst/g/p_1_in[9]
    SLICE_X46Y112        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/D_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        1.648    12.827    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X46Y112        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/D_reg[9]/C
                         clock pessimism              0.247    13.074    
                         clock uncertainty           -0.154    12.920    
    SLICE_X46Y112        FDRE (Setup_fdre_C_D)        0.118    13.038    mmap_i/graphics_pipeline/gslice/inst/g/D_reg[9]
  -------------------------------------------------------------------
                         required time                         13.038    
                         arrival time                         -12.358    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.737ns  (required time - arrival time)
  Source:                 mmap_i/graphics_pipeline/xymc_packager_0/inst/xymc_tdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/graphics_pipeline/gslice/inst/g/D_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.125ns  (logic 4.547ns (49.833%)  route 4.578ns (50.167%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT3=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 12.827 - 10.000 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        1.841     3.135    mmap_i/graphics_pipeline/xymc_packager_0/inst/aclk
    SLICE_X41Y109        FDRE                                         r  mmap_i/graphics_pipeline/xymc_packager_0/inst/xymc_tdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y109        FDRE (Prop_fdre_C_Q)         0.419     3.554 r  mmap_i/graphics_pipeline/xymc_packager_0/inst/xymc_tdata_reg[1]/Q
                         net (fo=8, routed)           0.593     4.147    mmap_i/graphics_pipeline/gslice/inst/g/xymc_tdata[1]
    SLICE_X40Y113        LUT2 (Prop_lut2_I1_O)        0.297     4.444 r  mmap_i/graphics_pipeline/gslice/inst/g/dq1[0]_i_11/O
                         net (fo=1, routed)           0.000     4.444    mmap_i/graphics_pipeline/gslice/inst/g/dq1[0]_i_11_n_0
    SLICE_X40Y113        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.084 f  mmap_i/graphics_pipeline/gslice/inst/g/dq1_reg[0]_i_3/O[3]
                         net (fo=4, routed)           0.845     5.930    mmap_i/graphics_pipeline/gslice/inst/g/dq1_reg[0]_i_3_n_4
    SLICE_X40Y112        LUT5 (Prop_lut5_I0_O)        0.306     6.236 r  mmap_i/graphics_pipeline/gslice/inst/g/dq1[5]_i_6/O
                         net (fo=1, routed)           0.633     6.869    mmap_i/graphics_pipeline/gslice/inst/g/dq1[5]_i_6_n_0
    SLICE_X40Y112        LUT3 (Prop_lut3_I1_O)        0.150     7.019 r  mmap_i/graphics_pipeline/gslice/inst/g/dq1[5]_i_3/O
                         net (fo=7, routed)           0.600     7.619    mmap_i/graphics_pipeline/gslice/inst/g/p_0_in2_in[5]
    SLICE_X41Y111        LUT4 (Prop_lut4_I0_O)        0.326     7.945 r  mmap_i/graphics_pipeline/gslice/inst/g/steep0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.945    mmap_i/graphics_pipeline/gslice/inst/g/steep0_carry_i_6_n_0
    SLICE_X41Y111        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.343 r  mmap_i/graphics_pipeline/gslice/inst/g/steep0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.343    mmap_i/graphics_pipeline/gslice/inst/g/steep0_carry_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.614 r  mmap_i/graphics_pipeline/gslice/inst/g/steep0_carry__0/CO[0]
                         net (fo=56, routed)          0.558     9.173    mmap_i/graphics_pipeline/gslice/inst/g/steep0_carry__0_n_3
    SLICE_X43Y112        LUT5 (Prop_lut5_I3_O)        0.373     9.546 r  mmap_i/graphics_pipeline/gslice/inst/g/D0_carry_i_5/O
                         net (fo=1, routed)           0.642    10.187    mmap_i/graphics_pipeline/gslice/inst/g/C[1]
    SLICE_X42Y112        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621    10.808 r  mmap_i/graphics_pipeline/gslice/inst/g/D0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.808    mmap_i/graphics_pipeline/gslice/inst/g/D0_carry_n_0
    SLICE_X42Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.925 r  mmap_i/graphics_pipeline/gslice/inst/g/D0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.925    mmap_i/graphics_pipeline/gslice/inst/g/D0_carry__0_n_0
    SLICE_X42Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.248 r  mmap_i/graphics_pipeline/gslice/inst/g/D0_carry__1/O[1]
                         net (fo=1, routed)           0.705    11.954    mmap_i/graphics_pipeline/gslice/inst/g/D0_carry__1_n_6
    SLICE_X46Y112        LUT3 (Prop_lut3_I2_O)        0.306    12.260 r  mmap_i/graphics_pipeline/gslice/inst/g/D[10]_i_2/O
                         net (fo=1, routed)           0.000    12.260    mmap_i/graphics_pipeline/gslice/inst/g/p_1_in[10]
    SLICE_X46Y112        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/D_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        1.648    12.827    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X46Y112        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/D_reg[10]/C
                         clock pessimism              0.247    13.074    
                         clock uncertainty           -0.154    12.920    
    SLICE_X46Y112        FDRE (Setup_fdre_C_D)        0.077    12.997    mmap_i/graphics_pipeline/gslice/inst/g/D_reg[10]
  -------------------------------------------------------------------
                         required time                         12.997    
                         arrival time                         -12.260    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 mmap_i/graphics_pipeline/xymc_packager_0/inst/xymc_tdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/graphics_pipeline/gslice/inst/g/D_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.140ns  (logic 4.449ns (48.677%)  route 4.691ns (51.323%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 12.827 - 10.000 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        1.841     3.135    mmap_i/graphics_pipeline/xymc_packager_0/inst/aclk
    SLICE_X41Y109        FDRE                                         r  mmap_i/graphics_pipeline/xymc_packager_0/inst/xymc_tdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y109        FDRE (Prop_fdre_C_Q)         0.419     3.554 r  mmap_i/graphics_pipeline/xymc_packager_0/inst/xymc_tdata_reg[1]/Q
                         net (fo=8, routed)           0.593     4.147    mmap_i/graphics_pipeline/gslice/inst/g/xymc_tdata[1]
    SLICE_X40Y113        LUT2 (Prop_lut2_I1_O)        0.297     4.444 r  mmap_i/graphics_pipeline/gslice/inst/g/dq1[0]_i_11/O
                         net (fo=1, routed)           0.000     4.444    mmap_i/graphics_pipeline/gslice/inst/g/dq1[0]_i_11_n_0
    SLICE_X40Y113        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.084 f  mmap_i/graphics_pipeline/gslice/inst/g/dq1_reg[0]_i_3/O[3]
                         net (fo=4, routed)           0.845     5.930    mmap_i/graphics_pipeline/gslice/inst/g/dq1_reg[0]_i_3_n_4
    SLICE_X40Y112        LUT5 (Prop_lut5_I0_O)        0.306     6.236 r  mmap_i/graphics_pipeline/gslice/inst/g/dq1[5]_i_6/O
                         net (fo=1, routed)           0.633     6.869    mmap_i/graphics_pipeline/gslice/inst/g/dq1[5]_i_6_n_0
    SLICE_X40Y112        LUT3 (Prop_lut3_I1_O)        0.150     7.019 r  mmap_i/graphics_pipeline/gslice/inst/g/dq1[5]_i_3/O
                         net (fo=7, routed)           0.600     7.619    mmap_i/graphics_pipeline/gslice/inst/g/p_0_in2_in[5]
    SLICE_X41Y111        LUT4 (Prop_lut4_I0_O)        0.326     7.945 r  mmap_i/graphics_pipeline/gslice/inst/g/steep0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.945    mmap_i/graphics_pipeline/gslice/inst/g/steep0_carry_i_6_n_0
    SLICE_X41Y111        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.343 r  mmap_i/graphics_pipeline/gslice/inst/g/steep0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.343    mmap_i/graphics_pipeline/gslice/inst/g/steep0_carry_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.614 r  mmap_i/graphics_pipeline/gslice/inst/g/steep0_carry__0/CO[0]
                         net (fo=56, routed)          0.558     9.173    mmap_i/graphics_pipeline/gslice/inst/g/steep0_carry__0_n_3
    SLICE_X43Y112        LUT5 (Prop_lut5_I3_O)        0.373     9.546 r  mmap_i/graphics_pipeline/gslice/inst/g/D0_carry_i_5/O
                         net (fo=1, routed)           0.642    10.187    mmap_i/graphics_pipeline/gslice/inst/g/C[1]
    SLICE_X42Y112        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621    10.808 r  mmap_i/graphics_pipeline/gslice/inst/g/D0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.808    mmap_i/graphics_pipeline/gslice/inst/g/D0_carry_n_0
    SLICE_X42Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.123 r  mmap_i/graphics_pipeline/gslice/inst/g/D0_carry__0/O[3]
                         net (fo=1, routed)           0.819    11.942    mmap_i/graphics_pipeline/gslice/inst/g/D[8]
    SLICE_X46Y112        LUT3 (Prop_lut3_I2_O)        0.333    12.275 r  mmap_i/graphics_pipeline/gslice/inst/g/D[8]_i_1/O
                         net (fo=1, routed)           0.000    12.275    mmap_i/graphics_pipeline/gslice/inst/g/p_1_in[8]
    SLICE_X46Y112        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/D_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        1.648    12.827    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X46Y112        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/D_reg[8]/C
                         clock pessimism              0.247    13.074    
                         clock uncertainty           -0.154    12.920    
    SLICE_X46Y112        FDRE (Setup_fdre_C_D)        0.118    13.038    mmap_i/graphics_pipeline/gslice/inst/g/D_reg[8]
  -------------------------------------------------------------------
                         required time                         13.038    
                         arrival time                         -12.275    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.832ns  (required time - arrival time)
  Source:                 mmap_i/graphics_pipeline/xymc_packager_0/inst/xymc_tdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/graphics_pipeline/gslice/inst/g/D_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.072ns  (logic 4.367ns (48.137%)  route 4.705ns (51.863%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 12.828 - 10.000 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        1.841     3.135    mmap_i/graphics_pipeline/xymc_packager_0/inst/aclk
    SLICE_X41Y109        FDRE                                         r  mmap_i/graphics_pipeline/xymc_packager_0/inst/xymc_tdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y109        FDRE (Prop_fdre_C_Q)         0.419     3.554 r  mmap_i/graphics_pipeline/xymc_packager_0/inst/xymc_tdata_reg[1]/Q
                         net (fo=8, routed)           0.593     4.147    mmap_i/graphics_pipeline/gslice/inst/g/xymc_tdata[1]
    SLICE_X40Y113        LUT2 (Prop_lut2_I1_O)        0.297     4.444 r  mmap_i/graphics_pipeline/gslice/inst/g/dq1[0]_i_11/O
                         net (fo=1, routed)           0.000     4.444    mmap_i/graphics_pipeline/gslice/inst/g/dq1[0]_i_11_n_0
    SLICE_X40Y113        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.084 f  mmap_i/graphics_pipeline/gslice/inst/g/dq1_reg[0]_i_3/O[3]
                         net (fo=4, routed)           0.845     5.930    mmap_i/graphics_pipeline/gslice/inst/g/dq1_reg[0]_i_3_n_4
    SLICE_X40Y112        LUT5 (Prop_lut5_I0_O)        0.306     6.236 r  mmap_i/graphics_pipeline/gslice/inst/g/dq1[5]_i_6/O
                         net (fo=1, routed)           0.633     6.869    mmap_i/graphics_pipeline/gslice/inst/g/dq1[5]_i_6_n_0
    SLICE_X40Y112        LUT3 (Prop_lut3_I1_O)        0.150     7.019 r  mmap_i/graphics_pipeline/gslice/inst/g/dq1[5]_i_3/O
                         net (fo=7, routed)           0.600     7.619    mmap_i/graphics_pipeline/gslice/inst/g/p_0_in2_in[5]
    SLICE_X41Y111        LUT4 (Prop_lut4_I0_O)        0.326     7.945 r  mmap_i/graphics_pipeline/gslice/inst/g/steep0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.945    mmap_i/graphics_pipeline/gslice/inst/g/steep0_carry_i_6_n_0
    SLICE_X41Y111        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.343 r  mmap_i/graphics_pipeline/gslice/inst/g/steep0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.343    mmap_i/graphics_pipeline/gslice/inst/g/steep0_carry_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.614 r  mmap_i/graphics_pipeline/gslice/inst/g/steep0_carry__0/CO[0]
                         net (fo=56, routed)          0.558     9.173    mmap_i/graphics_pipeline/gslice/inst/g/steep0_carry__0_n_3
    SLICE_X43Y112        LUT5 (Prop_lut5_I3_O)        0.373     9.546 r  mmap_i/graphics_pipeline/gslice/inst/g/D0_carry_i_5/O
                         net (fo=1, routed)           0.642    10.187    mmap_i/graphics_pipeline/gslice/inst/g/C[1]
    SLICE_X42Y112        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621    10.808 r  mmap_i/graphics_pipeline/gslice/inst/g/D0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.808    mmap_i/graphics_pipeline/gslice/inst/g/D0_carry_n_0
    SLICE_X42Y113        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.047 r  mmap_i/graphics_pipeline/gslice/inst/g/D0_carry__0/O[2]
                         net (fo=1, routed)           0.833    11.880    mmap_i/graphics_pipeline/gslice/inst/g/D[7]
    SLICE_X46Y111        LUT3 (Prop_lut3_I2_O)        0.327    12.207 r  mmap_i/graphics_pipeline/gslice/inst/g/D[7]_i_1/O
                         net (fo=1, routed)           0.000    12.207    mmap_i/graphics_pipeline/gslice/inst/g/p_1_in[7]
    SLICE_X46Y111        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/D_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        1.649    12.828    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X46Y111        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/D_reg[7]/C
                         clock pessimism              0.247    13.075    
                         clock uncertainty           -0.154    12.921    
    SLICE_X46Y111        FDRE (Setup_fdre_C_D)        0.118    13.039    mmap_i/graphics_pipeline/gslice/inst/g/D_reg[7]
  -------------------------------------------------------------------
                         required time                         13.039    
                         arrival time                         -12.207    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             1.011ns  (required time - arrival time)
  Source:                 mmap_i/graphics_pipeline/xymc_packager_0/inst/xymc_tdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/graphics_pipeline/gslice/inst/g/D_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.893ns  (logic 4.307ns (48.432%)  route 4.586ns (51.568%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 12.828 - 10.000 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        1.841     3.135    mmap_i/graphics_pipeline/xymc_packager_0/inst/aclk
    SLICE_X41Y109        FDRE                                         r  mmap_i/graphics_pipeline/xymc_packager_0/inst/xymc_tdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y109        FDRE (Prop_fdre_C_Q)         0.419     3.554 r  mmap_i/graphics_pipeline/xymc_packager_0/inst/xymc_tdata_reg[1]/Q
                         net (fo=8, routed)           0.593     4.147    mmap_i/graphics_pipeline/gslice/inst/g/xymc_tdata[1]
    SLICE_X40Y113        LUT2 (Prop_lut2_I1_O)        0.297     4.444 r  mmap_i/graphics_pipeline/gslice/inst/g/dq1[0]_i_11/O
                         net (fo=1, routed)           0.000     4.444    mmap_i/graphics_pipeline/gslice/inst/g/dq1[0]_i_11_n_0
    SLICE_X40Y113        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.084 f  mmap_i/graphics_pipeline/gslice/inst/g/dq1_reg[0]_i_3/O[3]
                         net (fo=4, routed)           0.845     5.930    mmap_i/graphics_pipeline/gslice/inst/g/dq1_reg[0]_i_3_n_4
    SLICE_X40Y112        LUT5 (Prop_lut5_I0_O)        0.306     6.236 r  mmap_i/graphics_pipeline/gslice/inst/g/dq1[5]_i_6/O
                         net (fo=1, routed)           0.633     6.869    mmap_i/graphics_pipeline/gslice/inst/g/dq1[5]_i_6_n_0
    SLICE_X40Y112        LUT3 (Prop_lut3_I1_O)        0.150     7.019 r  mmap_i/graphics_pipeline/gslice/inst/g/dq1[5]_i_3/O
                         net (fo=7, routed)           0.600     7.619    mmap_i/graphics_pipeline/gslice/inst/g/p_0_in2_in[5]
    SLICE_X41Y111        LUT4 (Prop_lut4_I0_O)        0.326     7.945 r  mmap_i/graphics_pipeline/gslice/inst/g/steep0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.945    mmap_i/graphics_pipeline/gslice/inst/g/steep0_carry_i_6_n_0
    SLICE_X41Y111        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.343 r  mmap_i/graphics_pipeline/gslice/inst/g/steep0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.343    mmap_i/graphics_pipeline/gslice/inst/g/steep0_carry_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.614 r  mmap_i/graphics_pipeline/gslice/inst/g/steep0_carry__0/CO[0]
                         net (fo=56, routed)          0.558     9.173    mmap_i/graphics_pipeline/gslice/inst/g/steep0_carry__0_n_3
    SLICE_X43Y112        LUT5 (Prop_lut5_I3_O)        0.373     9.546 r  mmap_i/graphics_pipeline/gslice/inst/g/D0_carry_i_5/O
                         net (fo=1, routed)           0.642    10.187    mmap_i/graphics_pipeline/gslice/inst/g/C[1]
    SLICE_X42Y112        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621    10.808 r  mmap_i/graphics_pipeline/gslice/inst/g/D0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.808    mmap_i/graphics_pipeline/gslice/inst/g/D0_carry_n_0
    SLICE_X42Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.027 r  mmap_i/graphics_pipeline/gslice/inst/g/D0_carry__0/O[0]
                         net (fo=1, routed)           0.714    11.741    mmap_i/graphics_pipeline/gslice/inst/g/D[5]
    SLICE_X46Y111        LUT3 (Prop_lut3_I2_O)        0.287    12.028 r  mmap_i/graphics_pipeline/gslice/inst/g/D[5]_i_1/O
                         net (fo=1, routed)           0.000    12.028    mmap_i/graphics_pipeline/gslice/inst/g/p_1_in[5]
    SLICE_X46Y111        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/D_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        1.649    12.828    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X46Y111        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/D_reg[5]/C
                         clock pessimism              0.247    13.075    
                         clock uncertainty           -0.154    12.921    
    SLICE_X46Y111        FDRE (Setup_fdre_C_D)        0.118    13.039    mmap_i/graphics_pipeline/gslice/inst/g/D_reg[5]
  -------------------------------------------------------------------
                         required time                         13.039    
                         arrival time                         -12.028    
  -------------------------------------------------------------------
                         slack                                  1.011    

Slack (MET) :             1.032ns  (required time - arrival time)
  Source:                 mmap_i/graphics_pipeline/xymc_packager_0/inst/xymc_tdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/graphics_pipeline/gslice/inst/g/D_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.833ns  (logic 4.213ns (47.697%)  route 4.620ns (52.303%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 12.828 - 10.000 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        1.841     3.135    mmap_i/graphics_pipeline/xymc_packager_0/inst/aclk
    SLICE_X41Y109        FDRE                                         r  mmap_i/graphics_pipeline/xymc_packager_0/inst/xymc_tdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y109        FDRE (Prop_fdre_C_Q)         0.419     3.554 r  mmap_i/graphics_pipeline/xymc_packager_0/inst/xymc_tdata_reg[1]/Q
                         net (fo=8, routed)           0.593     4.147    mmap_i/graphics_pipeline/gslice/inst/g/xymc_tdata[1]
    SLICE_X40Y113        LUT2 (Prop_lut2_I1_O)        0.297     4.444 r  mmap_i/graphics_pipeline/gslice/inst/g/dq1[0]_i_11/O
                         net (fo=1, routed)           0.000     4.444    mmap_i/graphics_pipeline/gslice/inst/g/dq1[0]_i_11_n_0
    SLICE_X40Y113        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.084 f  mmap_i/graphics_pipeline/gslice/inst/g/dq1_reg[0]_i_3/O[3]
                         net (fo=4, routed)           0.845     5.930    mmap_i/graphics_pipeline/gslice/inst/g/dq1_reg[0]_i_3_n_4
    SLICE_X40Y112        LUT5 (Prop_lut5_I0_O)        0.306     6.236 r  mmap_i/graphics_pipeline/gslice/inst/g/dq1[5]_i_6/O
                         net (fo=1, routed)           0.633     6.869    mmap_i/graphics_pipeline/gslice/inst/g/dq1[5]_i_6_n_0
    SLICE_X40Y112        LUT3 (Prop_lut3_I1_O)        0.150     7.019 r  mmap_i/graphics_pipeline/gslice/inst/g/dq1[5]_i_3/O
                         net (fo=7, routed)           0.600     7.619    mmap_i/graphics_pipeline/gslice/inst/g/p_0_in2_in[5]
    SLICE_X41Y111        LUT4 (Prop_lut4_I0_O)        0.326     7.945 r  mmap_i/graphics_pipeline/gslice/inst/g/steep0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.945    mmap_i/graphics_pipeline/gslice/inst/g/steep0_carry_i_6_n_0
    SLICE_X41Y111        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.343 r  mmap_i/graphics_pipeline/gslice/inst/g/steep0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.343    mmap_i/graphics_pipeline/gslice/inst/g/steep0_carry_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.614 r  mmap_i/graphics_pipeline/gslice/inst/g/steep0_carry__0/CO[0]
                         net (fo=56, routed)          0.558     9.173    mmap_i/graphics_pipeline/gslice/inst/g/steep0_carry__0_n_3
    SLICE_X43Y112        LUT5 (Prop_lut5_I3_O)        0.373     9.546 r  mmap_i/graphics_pipeline/gslice/inst/g/D0_carry_i_5/O
                         net (fo=1, routed)           0.642    10.187    mmap_i/graphics_pipeline/gslice/inst/g/C[1]
    SLICE_X42Y112        CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.726    10.913 r  mmap_i/graphics_pipeline/gslice/inst/g/D0_carry/O[3]
                         net (fo=1, routed)           0.748    11.661    mmap_i/graphics_pipeline/gslice/inst/g/D[4]
    SLICE_X46Y111        LUT3 (Prop_lut3_I2_O)        0.307    11.968 r  mmap_i/graphics_pipeline/gslice/inst/g/D[4]_i_1/O
                         net (fo=1, routed)           0.000    11.968    mmap_i/graphics_pipeline/gslice/inst/g/p_1_in[4]
    SLICE_X46Y111        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/D_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        1.649    12.828    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X46Y111        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/D_reg[4]/C
                         clock pessimism              0.247    13.075    
                         clock uncertainty           -0.154    12.921    
    SLICE_X46Y111        FDRE (Setup_fdre_C_D)        0.079    13.000    mmap_i/graphics_pipeline/gslice/inst/g/D_reg[4]
  -------------------------------------------------------------------
                         required time                         13.000    
                         arrival time                         -11.968    
  -------------------------------------------------------------------
                         slack                                  1.032    

Slack (MET) :             1.037ns  (required time - arrival time)
  Source:                 mmap_i/graphics_pipeline/xymc_packager_0/inst/xymc_tdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/graphics_pipeline/gslice/inst/g/D_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.867ns  (logic 4.423ns (49.883%)  route 4.444ns (50.117%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 12.828 - 10.000 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        1.841     3.135    mmap_i/graphics_pipeline/xymc_packager_0/inst/aclk
    SLICE_X41Y109        FDRE                                         r  mmap_i/graphics_pipeline/xymc_packager_0/inst/xymc_tdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y109        FDRE (Prop_fdre_C_Q)         0.419     3.554 r  mmap_i/graphics_pipeline/xymc_packager_0/inst/xymc_tdata_reg[1]/Q
                         net (fo=8, routed)           0.593     4.147    mmap_i/graphics_pipeline/gslice/inst/g/xymc_tdata[1]
    SLICE_X40Y113        LUT2 (Prop_lut2_I1_O)        0.297     4.444 r  mmap_i/graphics_pipeline/gslice/inst/g/dq1[0]_i_11/O
                         net (fo=1, routed)           0.000     4.444    mmap_i/graphics_pipeline/gslice/inst/g/dq1[0]_i_11_n_0
    SLICE_X40Y113        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.084 f  mmap_i/graphics_pipeline/gslice/inst/g/dq1_reg[0]_i_3/O[3]
                         net (fo=4, routed)           0.845     5.930    mmap_i/graphics_pipeline/gslice/inst/g/dq1_reg[0]_i_3_n_4
    SLICE_X40Y112        LUT5 (Prop_lut5_I0_O)        0.306     6.236 r  mmap_i/graphics_pipeline/gslice/inst/g/dq1[5]_i_6/O
                         net (fo=1, routed)           0.633     6.869    mmap_i/graphics_pipeline/gslice/inst/g/dq1[5]_i_6_n_0
    SLICE_X40Y112        LUT3 (Prop_lut3_I1_O)        0.150     7.019 r  mmap_i/graphics_pipeline/gslice/inst/g/dq1[5]_i_3/O
                         net (fo=7, routed)           0.600     7.619    mmap_i/graphics_pipeline/gslice/inst/g/p_0_in2_in[5]
    SLICE_X41Y111        LUT4 (Prop_lut4_I0_O)        0.326     7.945 r  mmap_i/graphics_pipeline/gslice/inst/g/steep0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.945    mmap_i/graphics_pipeline/gslice/inst/g/steep0_carry_i_6_n_0
    SLICE_X41Y111        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.343 r  mmap_i/graphics_pipeline/gslice/inst/g/steep0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.343    mmap_i/graphics_pipeline/gslice/inst/g/steep0_carry_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.614 r  mmap_i/graphics_pipeline/gslice/inst/g/steep0_carry__0/CO[0]
                         net (fo=56, routed)          0.558     9.173    mmap_i/graphics_pipeline/gslice/inst/g/steep0_carry__0_n_3
    SLICE_X43Y112        LUT5 (Prop_lut5_I3_O)        0.373     9.546 r  mmap_i/graphics_pipeline/gslice/inst/g/D0_carry_i_5/O
                         net (fo=1, routed)           0.642    10.187    mmap_i/graphics_pipeline/gslice/inst/g/C[1]
    SLICE_X42Y112        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621    10.808 r  mmap_i/graphics_pipeline/gslice/inst/g/D0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.808    mmap_i/graphics_pipeline/gslice/inst/g/D0_carry_n_0
    SLICE_X42Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.131 r  mmap_i/graphics_pipeline/gslice/inst/g/D0_carry__0/O[1]
                         net (fo=1, routed)           0.572    11.703    mmap_i/graphics_pipeline/gslice/inst/g/D[6]
    SLICE_X46Y111        LUT3 (Prop_lut3_I2_O)        0.299    12.002 r  mmap_i/graphics_pipeline/gslice/inst/g/D[6]_i_1/O
                         net (fo=1, routed)           0.000    12.002    mmap_i/graphics_pipeline/gslice/inst/g/p_1_in[6]
    SLICE_X46Y111        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/D_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        1.649    12.828    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X46Y111        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/D_reg[6]/C
                         clock pessimism              0.247    13.075    
                         clock uncertainty           -0.154    12.921    
    SLICE_X46Y111        FDRE (Setup_fdre_C_D)        0.118    13.039    mmap_i/graphics_pipeline/gslice/inst/g/D_reg[6]
  -------------------------------------------------------------------
                         required time                         13.039    
                         arrival time                         -12.002    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.270ns  (required time - arrival time)
  Source:                 mmap_i/graphics_pipeline/xymc_packager_0/inst/xymc_tdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/graphics_pipeline/gslice/inst/g/D_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.597ns  (logic 4.145ns (48.215%)  route 4.452ns (51.785%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 12.828 - 10.000 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        1.841     3.135    mmap_i/graphics_pipeline/xymc_packager_0/inst/aclk
    SLICE_X41Y109        FDRE                                         r  mmap_i/graphics_pipeline/xymc_packager_0/inst/xymc_tdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y109        FDRE (Prop_fdre_C_Q)         0.419     3.554 r  mmap_i/graphics_pipeline/xymc_packager_0/inst/xymc_tdata_reg[1]/Q
                         net (fo=8, routed)           0.593     4.147    mmap_i/graphics_pipeline/gslice/inst/g/xymc_tdata[1]
    SLICE_X40Y113        LUT2 (Prop_lut2_I1_O)        0.297     4.444 r  mmap_i/graphics_pipeline/gslice/inst/g/dq1[0]_i_11/O
                         net (fo=1, routed)           0.000     4.444    mmap_i/graphics_pipeline/gslice/inst/g/dq1[0]_i_11_n_0
    SLICE_X40Y113        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.084 f  mmap_i/graphics_pipeline/gslice/inst/g/dq1_reg[0]_i_3/O[3]
                         net (fo=4, routed)           0.845     5.930    mmap_i/graphics_pipeline/gslice/inst/g/dq1_reg[0]_i_3_n_4
    SLICE_X40Y112        LUT5 (Prop_lut5_I0_O)        0.306     6.236 r  mmap_i/graphics_pipeline/gslice/inst/g/dq1[5]_i_6/O
                         net (fo=1, routed)           0.633     6.869    mmap_i/graphics_pipeline/gslice/inst/g/dq1[5]_i_6_n_0
    SLICE_X40Y112        LUT3 (Prop_lut3_I1_O)        0.150     7.019 r  mmap_i/graphics_pipeline/gslice/inst/g/dq1[5]_i_3/O
                         net (fo=7, routed)           0.600     7.619    mmap_i/graphics_pipeline/gslice/inst/g/p_0_in2_in[5]
    SLICE_X41Y111        LUT4 (Prop_lut4_I0_O)        0.326     7.945 r  mmap_i/graphics_pipeline/gslice/inst/g/steep0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.945    mmap_i/graphics_pipeline/gslice/inst/g/steep0_carry_i_6_n_0
    SLICE_X41Y111        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.343 r  mmap_i/graphics_pipeline/gslice/inst/g/steep0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.343    mmap_i/graphics_pipeline/gslice/inst/g/steep0_carry_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.614 r  mmap_i/graphics_pipeline/gslice/inst/g/steep0_carry__0/CO[0]
                         net (fo=56, routed)          0.558     9.173    mmap_i/graphics_pipeline/gslice/inst/g/steep0_carry__0_n_3
    SLICE_X43Y112        LUT5 (Prop_lut5_I3_O)        0.373     9.546 r  mmap_i/graphics_pipeline/gslice/inst/g/D0_carry_i_5/O
                         net (fo=1, routed)           0.642    10.187    mmap_i/graphics_pipeline/gslice/inst/g/C[1]
    SLICE_X42Y112        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.664    10.851 r  mmap_i/graphics_pipeline/gslice/inst/g/D0_carry/O[2]
                         net (fo=1, routed)           0.580    11.431    mmap_i/graphics_pipeline/gslice/inst/g/D[3]
    SLICE_X46Y111        LUT3 (Prop_lut3_I2_O)        0.301    11.732 r  mmap_i/graphics_pipeline/gslice/inst/g/D[3]_i_1/O
                         net (fo=1, routed)           0.000    11.732    mmap_i/graphics_pipeline/gslice/inst/g/p_1_in[3]
    SLICE_X46Y111        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/D_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        1.649    12.828    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X46Y111        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/D_reg[3]/C
                         clock pessimism              0.247    13.075    
                         clock uncertainty           -0.154    12.921    
    SLICE_X46Y111        FDRE (Setup_fdre_C_D)        0.081    13.002    mmap_i/graphics_pipeline/gslice/inst/g/D_reg[3]
  -------------------------------------------------------------------
                         required time                         13.002    
                         arrival time                         -11.732    
  -------------------------------------------------------------------
                         slack                                  1.270    

Slack (MET) :             1.420ns  (required time - arrival time)
  Source:                 mmap_i/graphics_pipeline/xymc_packager_0/inst/xymc_tdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/graphics_pipeline/gslice/inst/g/D_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.446ns  (logic 3.987ns (47.204%)  route 4.459ns (52.796%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 12.827 - 10.000 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        1.841     3.135    mmap_i/graphics_pipeline/xymc_packager_0/inst/aclk
    SLICE_X41Y109        FDRE                                         r  mmap_i/graphics_pipeline/xymc_packager_0/inst/xymc_tdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y109        FDRE (Prop_fdre_C_Q)         0.419     3.554 r  mmap_i/graphics_pipeline/xymc_packager_0/inst/xymc_tdata_reg[1]/Q
                         net (fo=8, routed)           0.593     4.147    mmap_i/graphics_pipeline/gslice/inst/g/xymc_tdata[1]
    SLICE_X40Y113        LUT2 (Prop_lut2_I1_O)        0.297     4.444 r  mmap_i/graphics_pipeline/gslice/inst/g/dq1[0]_i_11/O
                         net (fo=1, routed)           0.000     4.444    mmap_i/graphics_pipeline/gslice/inst/g/dq1[0]_i_11_n_0
    SLICE_X40Y113        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.084 f  mmap_i/graphics_pipeline/gslice/inst/g/dq1_reg[0]_i_3/O[3]
                         net (fo=4, routed)           0.845     5.930    mmap_i/graphics_pipeline/gslice/inst/g/dq1_reg[0]_i_3_n_4
    SLICE_X40Y112        LUT5 (Prop_lut5_I0_O)        0.306     6.236 r  mmap_i/graphics_pipeline/gslice/inst/g/dq1[5]_i_6/O
                         net (fo=1, routed)           0.633     6.869    mmap_i/graphics_pipeline/gslice/inst/g/dq1[5]_i_6_n_0
    SLICE_X40Y112        LUT3 (Prop_lut3_I1_O)        0.150     7.019 r  mmap_i/graphics_pipeline/gslice/inst/g/dq1[5]_i_3/O
                         net (fo=7, routed)           0.600     7.619    mmap_i/graphics_pipeline/gslice/inst/g/p_0_in2_in[5]
    SLICE_X41Y111        LUT4 (Prop_lut4_I0_O)        0.326     7.945 r  mmap_i/graphics_pipeline/gslice/inst/g/steep0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.945    mmap_i/graphics_pipeline/gslice/inst/g/steep0_carry_i_6_n_0
    SLICE_X41Y111        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.343 r  mmap_i/graphics_pipeline/gslice/inst/g/steep0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.343    mmap_i/graphics_pipeline/gslice/inst/g/steep0_carry_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.614 r  mmap_i/graphics_pipeline/gslice/inst/g/steep0_carry__0/CO[0]
                         net (fo=56, routed)          0.558     9.173    mmap_i/graphics_pipeline/gslice/inst/g/steep0_carry__0_n_3
    SLICE_X43Y112        LUT5 (Prop_lut5_I3_O)        0.373     9.546 r  mmap_i/graphics_pipeline/gslice/inst/g/D0_carry_i_5/O
                         net (fo=1, routed)           0.642    10.187    mmap_i/graphics_pipeline/gslice/inst/g/C[1]
    SLICE_X42Y112        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.501    10.688 r  mmap_i/graphics_pipeline/gslice/inst/g/D0_carry/O[1]
                         net (fo=1, routed)           0.587    11.275    mmap_i/graphics_pipeline/gslice/inst/g/D[2]
    SLICE_X46Y112        LUT3 (Prop_lut3_I2_O)        0.306    11.581 r  mmap_i/graphics_pipeline/gslice/inst/g/D[2]_i_1/O
                         net (fo=1, routed)           0.000    11.581    mmap_i/graphics_pipeline/gslice/inst/g/p_1_in[2]
    SLICE_X46Y112        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/D_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        1.648    12.827    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X46Y112        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/D_reg[2]/C
                         clock pessimism              0.247    13.074    
                         clock uncertainty           -0.154    12.920    
    SLICE_X46Y112        FDRE (Setup_fdre_C_D)        0.081    13.001    mmap_i/graphics_pipeline/gslice/inst/g/D_reg[2]
  -------------------------------------------------------------------
                         required time                         13.001    
                         arrival time                         -11.581    
  -------------------------------------------------------------------
                         slack                                  1.420    

Slack (MET) :             1.427ns  (required time - arrival time)
  Source:                 mmap_i/graphics_pipeline/xymc_packager_0/inst/xymc_tdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/graphics_pipeline/gslice/inst/g/q0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.436ns  (logic 3.645ns (43.209%)  route 4.791ns (56.791%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 12.828 - 10.000 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        1.841     3.135    mmap_i/graphics_pipeline/xymc_packager_0/inst/aclk
    SLICE_X41Y109        FDRE                                         r  mmap_i/graphics_pipeline/xymc_packager_0/inst/xymc_tdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y109        FDRE (Prop_fdre_C_Q)         0.419     3.554 r  mmap_i/graphics_pipeline/xymc_packager_0/inst/xymc_tdata_reg[1]/Q
                         net (fo=8, routed)           0.593     4.147    mmap_i/graphics_pipeline/gslice/inst/g/xymc_tdata[1]
    SLICE_X40Y113        LUT2 (Prop_lut2_I1_O)        0.297     4.444 r  mmap_i/graphics_pipeline/gslice/inst/g/dq1[0]_i_11/O
                         net (fo=1, routed)           0.000     4.444    mmap_i/graphics_pipeline/gslice/inst/g/dq1[0]_i_11_n_0
    SLICE_X40Y113        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.084 f  mmap_i/graphics_pipeline/gslice/inst/g/dq1_reg[0]_i_3/O[3]
                         net (fo=4, routed)           0.845     5.930    mmap_i/graphics_pipeline/gslice/inst/g/dq1_reg[0]_i_3_n_4
    SLICE_X40Y112        LUT5 (Prop_lut5_I0_O)        0.306     6.236 r  mmap_i/graphics_pipeline/gslice/inst/g/dq1[5]_i_6/O
                         net (fo=1, routed)           0.633     6.869    mmap_i/graphics_pipeline/gslice/inst/g/dq1[5]_i_6_n_0
    SLICE_X40Y112        LUT3 (Prop_lut3_I1_O)        0.150     7.019 r  mmap_i/graphics_pipeline/gslice/inst/g/dq1[5]_i_3/O
                         net (fo=7, routed)           0.600     7.619    mmap_i/graphics_pipeline/gslice/inst/g/p_0_in2_in[5]
    SLICE_X41Y111        LUT4 (Prop_lut4_I0_O)        0.326     7.945 r  mmap_i/graphics_pipeline/gslice/inst/g/steep0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.945    mmap_i/graphics_pipeline/gslice/inst/g/steep0_carry_i_6_n_0
    SLICE_X41Y111        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.343 r  mmap_i/graphics_pipeline/gslice/inst/g/steep0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.343    mmap_i/graphics_pipeline/gslice/inst/g/steep0_carry_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.614 r  mmap_i/graphics_pipeline/gslice/inst/g/steep0_carry__0/CO[0]
                         net (fo=56, routed)          0.865     9.479    mmap_i/graphics_pipeline/gslice/inst/g/steep0_carry__0_n_3
    SLICE_X38Y114        LUT3 (Prop_lut3_I2_O)        0.366     9.845 r  mmap_i/graphics_pipeline/gslice/inst/g/qstop[8]_i_3/O
                         net (fo=17, routed)          0.660    10.506    mmap_i/graphics_pipeline/gslice/inst/g/qstop[8]_i_3_n_0
    SLICE_X37Y113        LUT6 (Prop_lut6_I3_O)        0.348    10.854 r  mmap_i/graphics_pipeline/gslice/inst/g/q0[1]_i_2/O
                         net (fo=1, routed)           0.593    11.447    mmap_i/graphics_pipeline/gslice/inst/g/q0[1]_i_2_n_0
    SLICE_X34Y113        LUT6 (Prop_lut6_I4_O)        0.124    11.571 r  mmap_i/graphics_pipeline/gslice/inst/g/q0[1]_i_1/O
                         net (fo=1, routed)           0.000    11.571    mmap_i/graphics_pipeline/gslice/inst/g/q0[1]_i_1_n_0
    SLICE_X34Y113        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/q0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        1.649    12.828    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X34Y113        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/q0_reg[1]/C
                         clock pessimism              0.247    13.075    
                         clock uncertainty           -0.154    12.921    
    SLICE_X34Y113        FDRE (Setup_fdre_C_D)        0.077    12.998    mmap_i/graphics_pipeline/gslice/inst/g/q0_reg[1]
  -------------------------------------------------------------------
                         required time                         12.998    
                         arrival time                         -11.571    
  -------------------------------------------------------------------
                         slack                                  1.427    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.370ns (72.864%)  route 0.138ns (27.136%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        0.556     0.892    mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X49Y98         FDRE                                         r  mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[10]/Q
                         net (fo=2, routed)           0.137     1.170    mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][10]
    SLICE_X48Y98         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.136     1.306 r  mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.306    mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.345 r  mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.345    mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.399 r  mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.399    mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[16]
    SLICE_X48Y100        FDRE                                         r  mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        0.911     1.277    mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X48Y100        FDRE                                         r  mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.128ns (30.237%)  route 0.295ns (69.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        0.557     0.893    mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X41Y99         FDRE                                         r  mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[17]/Q
                         net (fo=1, routed)           0.295     1.316    mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[24]_0[18]
    SLICE_X41Y105        FDRE                                         r  mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        0.910     1.276    mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X41Y105        FDRE                                         r  mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[18]/C
                         clock pessimism             -0.035     1.241    
    SLICE_X41Y105        FDRE (Hold_fdre_C_D)         0.022     1.263    mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.387%)  route 0.236ns (62.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        0.551     0.887    mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].num_stages.numerator_gen.del_numer/aclk
    SLICE_X45Y66         FDRE                                         r  mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=1, routed)           0.236     1.264    mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/D[2]
    SLICE_X51Y70         FDRE                                         r  mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        0.809     1.175    mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/aclk
    SLICE_X51Y70         FDRE                                         r  mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X51Y70         FDRE (Hold_fdre_C_D)         0.070     1.210    mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.879%)  route 0.241ns (63.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        0.543     0.879    mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].num_stages.numerator_gen.del_numer/aclk
    SLICE_X48Y76         FDRE                                         r  mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y76         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[10]/Q
                         net (fo=1, routed)           0.241     1.261    mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].num_stages.numerator_gen.del_numer/D[10]
    SLICE_X50Y80         FDRE                                         r  mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        0.810     1.176    mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].num_stages.numerator_gen.del_numer/aclk
    SLICE_X50Y80         FDRE                                         r  mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[10]/C
                         clock pessimism             -0.035     1.141    
    SLICE_X50Y80         FDRE (Hold_fdre_C_D)         0.063     1.204    mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.251ns (58.309%)  route 0.179ns (41.691%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        0.553     0.889    mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X51Y97         FDRE                                         r  mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=2, routed)           0.179     1.209    mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][4]
    SLICE_X49Y97         LUT3 (Prop_lut3_I2_O)        0.045     1.254 r  mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux_i_1/O
                         net (fo=1, routed)           0.000     1.254    mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[5]
    SLICE_X49Y97         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.319 r  mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.319    mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[5]
    SLICE_X49Y97         FDRE                                         r  mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        0.825     1.191    mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X49Y97         FDRE                                         r  mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X49Y97         FDRE (Hold_fdre_C_D)         0.105     1.261    mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.535%)  route 0.235ns (62.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        0.548     0.884    mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X51Y86         FDRE                                         r  mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y86         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/Q
                         net (fo=19, routed)          0.235     1.259    mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[19]_0[0]
    SLICE_X47Y87         FDRE                                         r  mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        0.820     1.186    mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X47Y87         FDRE                                         r  mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X47Y87         FDRE (Hold_fdre_C_D)         0.047     1.198    mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.382%)  route 0.242ns (59.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        0.552     0.888    mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X50Y96         FDRE                                         r  mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=2, routed)           0.242     1.294    mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]_0[3]
    SLICE_X49Y95         FDRE                                         r  mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        0.824     1.190    mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X49Y95         FDRE                                         r  mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[3]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X49Y95         FDRE (Hold_fdre_C_D)         0.075     1.230    mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.647%)  route 0.255ns (64.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        0.542     0.878    mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].num_stages.numerator_gen.del_numer/aclk
    SLICE_X48Y74         FDRE                                         r  mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDRE (Prop_fdre_C_Q)         0.141     1.019 r  mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[9]/Q
                         net (fo=1, routed)           0.255     1.273    mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].num_stages.numerator_gen.del_numer/D[9]
    SLICE_X53Y77         FDRE                                         r  mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        0.807     1.173    mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].num_stages.numerator_gen.del_numer/aclk
    SLICE_X53Y77         FDRE                                         r  mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[9]/C
                         clock pessimism             -0.035     1.138    
    SLICE_X53Y77         FDRE (Hold_fdre_C_D)         0.070     1.208    mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.406%)  route 0.197ns (60.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        0.555     0.891    mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X49Y93         FDRE                                         r  mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDRE (Prop_fdre_C_Q)         0.128     1.019 r  mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[11]/Q
                         net (fo=2, routed)           0.197     1.215    mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]_0[11]
    SLICE_X50Y93         FDRE                                         r  mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        0.820     1.186    mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X50Y93         FDRE                                         r  mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[11]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y93         FDRE (Hold_fdre_C_D)        -0.001     1.150    mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.701%)  route 0.265ns (65.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        0.548     0.884    mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X52Y86         FDRE                                         r  mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y86         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/Q
                         net (fo=19, routed)          0.265     1.290    mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[20]_0[0]
    SLICE_X49Y89         FDRE                                         r  mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        0.822     1.188    mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X49Y89         FDRE                                         r  mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X49Y89         FDRE (Hold_fdre_C_D)         0.070     1.223    mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y21    mmap_i/graphics_pipeline/dim_convert_0/inst/p01_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y18    mmap_i/graphics_pipeline/dim_convert_0/inst/p03_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y23    mmap_i/graphics_pipeline/dim_convert_0/inst/p10_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y25    mmap_i/graphics_pipeline/dim_convert_0/inst/p12_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y24    mmap_i/graphics_pipeline/dim_convert_0/inst/p13_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y26    mmap_i/graphics_pipeline/dim_convert_0/inst/p31_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y24   mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y25   mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y20   mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y21   mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y79   mmap_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y79   mmap_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y79   mmap_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y79   mmap_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y69   mmap_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y104  mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_outfifo.i_output_fifo/fifo0/fifo_1_reg[7][24]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y104  mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_outfifo.i_output_fifo/fifo0/fifo_1_reg[7][25]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y104  mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_outfifo.i_output_fifo/fifo0/fifo_1_reg[7][26]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y104  mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_outfifo.i_output_fifo/fifo0/fifo_1_reg[7][27]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y104  mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_outfifo.i_output_fifo/fifo0/fifo_1_reg[7][28]_srl8/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y79   mmap_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y80   mmap_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y81   mmap_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y81   mmap_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y79   mmap_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y94   mmap_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y94   mmap_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y81   mmap_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y97   mmap_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y94   mmap_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmap_clk_wiz_0_1
  To Clock:  clk_out1_mmap_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.606ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.630ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.606ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.710ns  (logic 0.518ns (10.998%)  route 4.192ns (89.002%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 7.651 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.843    -0.873    mmap_i/display/videogen/inst/vclock
    SLICE_X38Y108        FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.355 r  mmap_i/display/videogen/inst/hcount_reg[8]/Q
                         net (fo=21, routed)          4.192     3.837    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X3Y16         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.561     7.651    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.466     8.118    
                         clock uncertainty           -0.109     8.009    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566     7.443    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          7.443    
                         arrival time                          -3.837    
  -------------------------------------------------------------------
                         slack                                  3.606    

Slack (MET) :             3.643ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/vcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.796ns  (logic 0.642ns (13.386%)  route 4.154ns (86.614%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 7.651 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.843    -0.873    mmap_i/display/videogen/inst/vclock
    SLICE_X36Y108        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.355 f  mmap_i/display/videogen/inst/vcount_reg[8]/Q
                         net (fo=22, routed)          3.501     3.145    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/pwropt_5
    SLICE_X53Y89         LUT5 (Prop_lut5_I0_O)        0.124     3.269 r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_68_LOPT_REMAP/O
                         net (fo=1, routed)           0.654     3.923    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_46
    RAMB36_X3Y16         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.561     7.651    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.466     8.118    
                         clock uncertainty           -0.109     8.009    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     7.566    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          7.566    
                         arrival time                          -3.923    
  -------------------------------------------------------------------
                         slack                                  3.643    

Slack (MET) :             3.808ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.508ns  (logic 0.518ns (11.490%)  route 3.990ns (88.510%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 7.651 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.843    -0.873    mmap_i/display/videogen/inst/vclock
    SLICE_X38Y107        FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y107        FDRE (Prop_fdre_C_Q)         0.518    -0.355 r  mmap_i/display/videogen/inst/hcount_reg[7]/Q
                         net (fo=21, routed)          3.990     3.635    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X3Y16         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.561     7.651    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.466     8.118    
                         clock uncertainty           -0.109     8.009    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566     7.443    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          7.443    
                         arrival time                          -3.635    
  -------------------------------------------------------------------
                         slack                                  3.808    

Slack (MET) :             3.884ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.432ns  (logic 0.456ns (10.288%)  route 3.976ns (89.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 7.651 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.843    -0.873    mmap_i/display/videogen/inst/vclock
    SLICE_X37Y108        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y108        FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  mmap_i/display/videogen/inst/vcount_reg[5]/Q
                         net (fo=22, routed)          3.976     3.559    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[13]
    RAMB36_X3Y16         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.561     7.651    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.466     8.118    
                         clock uncertainty           -0.109     8.009    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566     7.443    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          7.443    
                         arrival time                          -3.559    
  -------------------------------------------------------------------
                         slack                                  3.884    

Slack (MET) :             3.914ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.401ns  (logic 0.518ns (11.769%)  route 3.883ns (88.231%))
  Logic Levels:           0  
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 7.651 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.844    -0.872    mmap_i/display/videogen/inst/vclock
    SLICE_X38Y106        FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y106        FDRE (Prop_fdre_C_Q)         0.518    -0.354 r  mmap_i/display/videogen/inst/hcount_reg[2]/Q
                         net (fo=18, routed)          3.883     3.529    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X3Y16         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.561     7.651    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.466     8.118    
                         clock uncertainty           -0.109     8.009    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.566     7.443    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          7.443    
                         arrival time                          -3.529    
  -------------------------------------------------------------------
                         slack                                  3.914    

Slack (MET) :             3.921ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.396ns  (logic 0.518ns (11.784%)  route 3.878ns (88.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 7.651 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.843    -0.873    mmap_i/display/videogen/inst/vclock
    SLICE_X38Y107        FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y107        FDRE (Prop_fdre_C_Q)         0.518    -0.355 r  mmap_i/display/videogen/inst/hcount_reg[4]/Q
                         net (fo=21, routed)          3.878     3.522    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X3Y16         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.561     7.651    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.466     8.118    
                         clock uncertainty           -0.109     8.009    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566     7.443    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          7.443    
                         arrival time                          -3.522    
  -------------------------------------------------------------------
                         slack                                  3.921    

Slack (MET) :             3.950ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.372ns  (logic 0.518ns (11.848%)  route 3.854ns (88.152%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.602ns = ( 7.657 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.843    -0.873    mmap_i/display/videogen/inst/vclock
    SLICE_X38Y108        FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.355 r  mmap_i/display/videogen/inst/hcount_reg[8]/Q
                         net (fo=21, routed)          3.854     3.499    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X3Y17         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.567     7.657    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y17         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.466     8.124    
                         clock uncertainty           -0.109     8.015    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566     7.449    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          7.449    
                         arrival time                          -3.499    
  -------------------------------------------------------------------
                         slack                                  3.950    

Slack (MET) :             4.008ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.309ns  (logic 0.518ns (12.022%)  route 3.791ns (87.978%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 7.651 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.843    -0.873    mmap_i/display/videogen/inst/vclock
    SLICE_X38Y108        FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.355 r  mmap_i/display/videogen/inst/hcount_reg[9]/Q
                         net (fo=21, routed)          3.791     3.435    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X3Y16         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.561     7.651    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.466     8.118    
                         clock uncertainty           -0.109     8.009    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566     7.443    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          7.443    
                         arrival time                          -3.435    
  -------------------------------------------------------------------
                         slack                                  4.008    

Slack (MET) :             4.008ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/vcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.437ns  (logic 0.642ns (14.468%)  route 3.795ns (85.532%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.602ns = ( 7.657 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.843    -0.873    mmap_i/display/videogen/inst/vclock
    SLICE_X36Y108        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.355 f  mmap_i/display/videogen/inst/vcount_reg[8]/Q
                         net (fo=22, routed)          3.347     2.992    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addrb[16]
    SLICE_X53Y87         LUT3 (Prop_lut3_I0_O)        0.124     3.116 r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_enb_inferred__1/i_/O
                         net (fo=2, routed)           0.449     3.564    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ENB
    RAMB36_X3Y17         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.567     7.657    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y17         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.466     8.124    
                         clock uncertainty           -0.109     8.015    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     7.572    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          7.572    
                         arrival time                          -3.564    
  -------------------------------------------------------------------
                         slack                                  4.008    

Slack (MET) :             4.011ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 0.478ns (11.561%)  route 3.656ns (88.439%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 7.651 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.843    -0.873    mmap_i/display/videogen/inst/vclock
    SLICE_X36Y108        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y108        FDRE (Prop_fdre_C_Q)         0.478    -0.395 r  mmap_i/display/videogen/inst/vcount_reg[2]/Q
                         net (fo=23, routed)          3.656     3.261    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X3Y16         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.561     7.651    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.466     8.118    
                         clock uncertainty           -0.109     8.009    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.737     7.272    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          7.272    
                         arrival time                          -3.261    
  -------------------------------------------------------------------
                         slack                                  4.011    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.708    -0.523    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X110Y122       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y122       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[0]/Q
                         net (fo=1, routed)           0.086    -0.296    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[0]
    SLICE_X111Y122       LUT2 (Prop_lut2_I1_O)        0.045    -0.251 r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.251    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[0]_i_1__0_n_0
    SLICE_X111Y122       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.981    -0.759    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X111Y122       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                         clock pessimism              0.249    -0.510    
    SLICE_X111Y122       FDRE (Hold_fdre_C_D)         0.091    -0.419    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 mmap_i/display/vidsel/inst/hcountd1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/vidsel/inst/hcountd2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.637    -0.594    mmap_i/display/vidsel/inst/vclock
    SLICE_X40Y108        FDRE                                         r  mmap_i/display/vidsel/inst/hcountd1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  mmap_i/display/vidsel/inst/hcountd1_reg[10]/Q
                         net (fo=1, routed)           0.114    -0.339    mmap_i/display/vidsel/inst/hcountd1[10]
    SLICE_X40Y108        FDRE                                         r  mmap_i/display/vidsel/inst/hcountd2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.909    -0.831    mmap_i/display/vidsel/inst/vclock
    SLICE_X40Y108        FDRE                                         r  mmap_i/display/vidsel/inst/hcountd2_reg[10]/C
                         clock pessimism              0.237    -0.594    
    SLICE_X40Y108        FDRE (Hold_fdre_C_D)         0.070    -0.524    mmap_i/display/vidsel/inst/hcountd2_reg[10]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.114%)  route 0.115ns (44.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.638    -0.593    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y101        FDRE                                         r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=1, routed)           0.115    -0.337    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X48Y101        FDRE                                         r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.911    -0.829    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y101        FDRE                                         r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.236    -0.593    
    SLICE_X48Y101        FDRE (Hold_fdre_C_D)         0.066    -0.527    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.032%)  route 0.125ns (46.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.638    -0.593    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y101        FDRE                                         r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.125    -0.327    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X48Y101        FDRE                                         r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.911    -0.829    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y101        FDRE                                         r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.236    -0.593    
    SLICE_X48Y101        FDRE (Hold_fdre_C_D)         0.070    -0.523    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.226ns (67.366%)  route 0.109ns (32.634%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.705    -0.526    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X110Y125       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y125       FDRE (Prop_fdre_C_Q)         0.128    -0.398 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[4]/Q
                         net (fo=1, routed)           0.109    -0.289    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[4]
    SLICE_X112Y125       LUT5 (Prop_lut5_I3_O)        0.098    -0.191 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/q_out_20_in[4]
    SLICE_X112Y125       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.978    -0.762    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y125       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                         clock pessimism              0.249    -0.513    
    SLICE_X112Y125       FDSE (Hold_fdse_C_D)         0.120    -0.393    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.643    -0.589    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y2         FDPE (Prop_fdpe_C_Q)         0.128    -0.461 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/Q
                         net (fo=2, routed)           0.069    -0.392    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[0]
    SLICE_X113Y2         LUT3 (Prop_lut3_I1_O)        0.099    -0.293 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost0/O
                         net (fo=1, routed)           0.000    -0.293    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost0_n_0
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.914    -0.826    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.237    -0.589    
    SLICE_X113Y2         FDPE (Hold_fdpe_C_D)         0.091    -0.498    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.212ns (59.355%)  route 0.145ns (40.645%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.709    -0.522    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y120       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y120       FDRE (Prop_fdre_C_Q)         0.164    -0.358 r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/Q
                         net (fo=1, routed)           0.145    -0.213    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[6]
    SLICE_X112Y121       LUT2 (Prop_lut2_I0_O)        0.048    -0.165 r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[6]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.165    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[6]_i_1__1_n_0
    SLICE_X112Y121       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.982    -0.758    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y121       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
                         clock pessimism              0.249    -0.509    
    SLICE_X112Y121       FDSE (Hold_fdse_C_D)         0.131    -0.378    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.413%)  route 0.162ns (46.587%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.707    -0.524    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X107Y122       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/Q
                         net (fo=10, routed)          0.162    -0.221    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_[1]
    SLICE_X108Y122       LUT6 (Prop_lut6_I3_O)        0.045    -0.176 r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.176    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_2[2]
    SLICE_X108Y122       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.978    -0.762    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X108Y122       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/C
                         clock pessimism              0.251    -0.511    
    SLICE_X108Y122       FDRE (Hold_fdre_C_D)         0.120    -0.391    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.051%)  route 0.140ns (42.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.708    -0.523    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X110Y121       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y121       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/Q
                         net (fo=1, routed)           0.140    -0.242    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[1]
    SLICE_X111Y122       LUT2 (Prop_lut2_I1_O)        0.045    -0.197 r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.197    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[1]_i_1__0_n_0
    SLICE_X111Y122       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.981    -0.759    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X111Y122       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
                         clock pessimism              0.249    -0.510    
    SLICE_X111Y122       FDRE (Hold_fdre_C_D)         0.092    -0.418    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.113%)  route 0.171ns (47.887%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.708    -0.523    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X107Y129       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y129       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/Q
                         net (fo=10, routed)          0.171    -0.211    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_[1]
    SLICE_X108Y129       LUT6 (Prop_lut6_I3_O)        0.045    -0.166 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.166    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_2[2]
    SLICE_X108Y129       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.980    -0.760    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X108Y129       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]/C
                         clock pessimism              0.251    -0.509    
    SLICE_X108Y129       FDRE (Hold_fdre_C_D)         0.120    -0.389    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mmap_clk_wiz_0_1
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.259       6.367      RAMB36_X2Y24     mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.259       6.367      RAMB36_X2Y25     mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.259       6.367      RAMB36_X3Y20     mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.259       6.367      RAMB36_X3Y21     mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.259       6.367      RAMB36_X2Y18     mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.259       6.367      RAMB36_X2Y19     mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.259       6.367      RAMB36_X2Y20     mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.259       6.367      RAMB36_X2Y21     mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.259       6.367      RAMB36_X2Y22     mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.259       6.367      RAMB36_X2Y23     mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       9.259       90.741     MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         4.630       2.630      MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         4.630       2.630      MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X43Y100    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X43Y100    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X43Y100    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X43Y100    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X33Y115    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_49_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X50Y111    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_64_cooolDelFlop/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.630       4.130      SLICE_X112Y2     mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.630       4.130      SLICE_X112Y2     mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         4.630       2.630      MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         4.630       2.630      MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X34Y96     mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_55_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X34Y96     mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_55_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X50Y111    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_64_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X53Y86     mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_67_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X102Y121   mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X107Y129   mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X108Y129   mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X109Y129   mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN_1
  To Clock:  CLKFBIN_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.010ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN_1
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       9.259       90.741     MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO_1
  To Clock:  PixelClkIO_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.104ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO_1
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y0    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         9.259       7.592      OLOGIC_X1Y128    mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         9.259       7.592      OLOGIC_X1Y127    mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         9.259       7.592      OLOGIC_X1Y126    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         9.259       7.592      OLOGIC_X1Y125    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         9.259       7.592      OLOGIC_X1Y130    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         9.259       7.592      OLOGIC_X1Y129    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         9.259       7.592      OLOGIC_X1Y122    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         9.259       7.592      OLOGIC_X1Y121    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO_1
  To Clock:  SerialClkIO_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.303ns,  Total Violation       -0.303ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO_1
Waveform(ns):       { 0.000 0.926 }
Period(ns):         1.852
Sources:            { mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         1.852       -0.303     BUFGCTRL_X0Y1    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.852       0.185      OLOGIC_X1Y128    mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.852       0.185      OLOGIC_X1Y127    mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.852       0.185      OLOGIC_X1Y126    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.852       0.185      OLOGIC_X1Y125    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.852       0.185      OLOGIC_X1Y130    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.852       0.185      OLOGIC_X1Y129    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.852       0.185      OLOGIC_X1Y122    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.852       0.185      OLOGIC_X1Y121    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         1.852       0.603      MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       1.852       211.508    MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mmap_clk_wiz_0_1
  To Clock:  clkfbout_mmap_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mmap_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y18   mmap_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmap_clk_wiz_0
  To Clock:  clk_out1_mmap_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.605ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.630ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.605ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.710ns  (logic 0.518ns (10.998%)  route 4.192ns (89.002%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 7.651 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.843    -0.873    mmap_i/display/videogen/inst/vclock
    SLICE_X38Y108        FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.355 r  mmap_i/display/videogen/inst/hcount_reg[8]/Q
                         net (fo=21, routed)          4.192     3.837    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X3Y16         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.561     7.651    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.466     8.118    
                         clock uncertainty           -0.110     8.007    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566     7.441    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          7.441    
                         arrival time                          -3.837    
  -------------------------------------------------------------------
                         slack                                  3.605    

Slack (MET) :             3.642ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/vcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.796ns  (logic 0.642ns (13.386%)  route 4.154ns (86.614%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 7.651 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.843    -0.873    mmap_i/display/videogen/inst/vclock
    SLICE_X36Y108        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.355 f  mmap_i/display/videogen/inst/vcount_reg[8]/Q
                         net (fo=22, routed)          3.501     3.145    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/pwropt_5
    SLICE_X53Y89         LUT5 (Prop_lut5_I0_O)        0.124     3.269 r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_68_LOPT_REMAP/O
                         net (fo=1, routed)           0.654     3.923    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_46
    RAMB36_X3Y16         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.561     7.651    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.466     8.118    
                         clock uncertainty           -0.110     8.007    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     7.564    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          7.564    
                         arrival time                          -3.923    
  -------------------------------------------------------------------
                         slack                                  3.642    

Slack (MET) :             3.807ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.508ns  (logic 0.518ns (11.490%)  route 3.990ns (88.510%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 7.651 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.843    -0.873    mmap_i/display/videogen/inst/vclock
    SLICE_X38Y107        FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y107        FDRE (Prop_fdre_C_Q)         0.518    -0.355 r  mmap_i/display/videogen/inst/hcount_reg[7]/Q
                         net (fo=21, routed)          3.990     3.635    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X3Y16         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.561     7.651    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.466     8.118    
                         clock uncertainty           -0.110     8.007    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566     7.441    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          7.441    
                         arrival time                          -3.635    
  -------------------------------------------------------------------
                         slack                                  3.807    

Slack (MET) :             3.883ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.432ns  (logic 0.456ns (10.288%)  route 3.976ns (89.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 7.651 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.843    -0.873    mmap_i/display/videogen/inst/vclock
    SLICE_X37Y108        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y108        FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  mmap_i/display/videogen/inst/vcount_reg[5]/Q
                         net (fo=22, routed)          3.976     3.559    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[13]
    RAMB36_X3Y16         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.561     7.651    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.466     8.118    
                         clock uncertainty           -0.110     8.007    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566     7.441    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          7.441    
                         arrival time                          -3.559    
  -------------------------------------------------------------------
                         slack                                  3.883    

Slack (MET) :             3.912ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.401ns  (logic 0.518ns (11.769%)  route 3.883ns (88.231%))
  Logic Levels:           0  
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 7.651 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.844    -0.872    mmap_i/display/videogen/inst/vclock
    SLICE_X38Y106        FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y106        FDRE (Prop_fdre_C_Q)         0.518    -0.354 r  mmap_i/display/videogen/inst/hcount_reg[2]/Q
                         net (fo=18, routed)          3.883     3.529    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X3Y16         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.561     7.651    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.466     8.118    
                         clock uncertainty           -0.110     8.007    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.566     7.441    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          7.441    
                         arrival time                          -3.529    
  -------------------------------------------------------------------
                         slack                                  3.912    

Slack (MET) :             3.919ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.396ns  (logic 0.518ns (11.784%)  route 3.878ns (88.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 7.651 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.843    -0.873    mmap_i/display/videogen/inst/vclock
    SLICE_X38Y107        FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y107        FDRE (Prop_fdre_C_Q)         0.518    -0.355 r  mmap_i/display/videogen/inst/hcount_reg[4]/Q
                         net (fo=21, routed)          3.878     3.522    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X3Y16         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.561     7.651    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.466     8.118    
                         clock uncertainty           -0.110     8.007    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566     7.441    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          7.441    
                         arrival time                          -3.522    
  -------------------------------------------------------------------
                         slack                                  3.919    

Slack (MET) :             3.949ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.372ns  (logic 0.518ns (11.848%)  route 3.854ns (88.152%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.602ns = ( 7.657 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.843    -0.873    mmap_i/display/videogen/inst/vclock
    SLICE_X38Y108        FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.355 r  mmap_i/display/videogen/inst/hcount_reg[8]/Q
                         net (fo=21, routed)          3.854     3.499    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X3Y17         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.567     7.657    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y17         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.466     8.124    
                         clock uncertainty           -0.110     8.013    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566     7.447    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          7.447    
                         arrival time                          -3.499    
  -------------------------------------------------------------------
                         slack                                  3.949    

Slack (MET) :             4.006ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.309ns  (logic 0.518ns (12.022%)  route 3.791ns (87.978%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 7.651 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.843    -0.873    mmap_i/display/videogen/inst/vclock
    SLICE_X38Y108        FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.355 r  mmap_i/display/videogen/inst/hcount_reg[9]/Q
                         net (fo=21, routed)          3.791     3.435    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X3Y16         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.561     7.651    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.466     8.118    
                         clock uncertainty           -0.110     8.007    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566     7.441    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          7.441    
                         arrival time                          -3.435    
  -------------------------------------------------------------------
                         slack                                  4.006    

Slack (MET) :             4.006ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/vcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.437ns  (logic 0.642ns (14.468%)  route 3.795ns (85.532%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.602ns = ( 7.657 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.843    -0.873    mmap_i/display/videogen/inst/vclock
    SLICE_X36Y108        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.355 f  mmap_i/display/videogen/inst/vcount_reg[8]/Q
                         net (fo=22, routed)          3.347     2.992    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addrb[16]
    SLICE_X53Y87         LUT3 (Prop_lut3_I0_O)        0.124     3.116 r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_enb_inferred__1/i_/O
                         net (fo=2, routed)           0.449     3.564    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ENB
    RAMB36_X3Y17         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.567     7.657    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y17         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.466     8.124    
                         clock uncertainty           -0.110     8.013    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     7.570    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          7.570    
                         arrival time                          -3.564    
  -------------------------------------------------------------------
                         slack                                  4.006    

Slack (MET) :             4.009ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 0.478ns (11.561%)  route 3.656ns (88.439%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 7.651 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.843    -0.873    mmap_i/display/videogen/inst/vclock
    SLICE_X36Y108        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y108        FDRE (Prop_fdre_C_Q)         0.478    -0.395 r  mmap_i/display/videogen/inst/vcount_reg[2]/Q
                         net (fo=23, routed)          3.656     3.261    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X3Y16         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.561     7.651    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.466     8.118    
                         clock uncertainty           -0.110     8.007    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.737     7.270    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          7.270    
                         arrival time                          -3.261    
  -------------------------------------------------------------------
                         slack                                  4.009    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.708    -0.523    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X110Y122       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y122       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[0]/Q
                         net (fo=1, routed)           0.086    -0.296    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[0]
    SLICE_X111Y122       LUT2 (Prop_lut2_I1_O)        0.045    -0.251 r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.251    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[0]_i_1__0_n_0
    SLICE_X111Y122       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.981    -0.759    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X111Y122       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                         clock pessimism              0.249    -0.510    
    SLICE_X111Y122       FDRE (Hold_fdre_C_D)         0.091    -0.419    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 mmap_i/display/vidsel/inst/hcountd1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/vidsel/inst/hcountd2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.637    -0.594    mmap_i/display/vidsel/inst/vclock
    SLICE_X40Y108        FDRE                                         r  mmap_i/display/vidsel/inst/hcountd1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  mmap_i/display/vidsel/inst/hcountd1_reg[10]/Q
                         net (fo=1, routed)           0.114    -0.339    mmap_i/display/vidsel/inst/hcountd1[10]
    SLICE_X40Y108        FDRE                                         r  mmap_i/display/vidsel/inst/hcountd2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.909    -0.831    mmap_i/display/vidsel/inst/vclock
    SLICE_X40Y108        FDRE                                         r  mmap_i/display/vidsel/inst/hcountd2_reg[10]/C
                         clock pessimism              0.237    -0.594    
    SLICE_X40Y108        FDRE (Hold_fdre_C_D)         0.070    -0.524    mmap_i/display/vidsel/inst/hcountd2_reg[10]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.114%)  route 0.115ns (44.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.638    -0.593    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y101        FDRE                                         r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=1, routed)           0.115    -0.337    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X48Y101        FDRE                                         r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.911    -0.829    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y101        FDRE                                         r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.236    -0.593    
    SLICE_X48Y101        FDRE (Hold_fdre_C_D)         0.066    -0.527    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.032%)  route 0.125ns (46.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.638    -0.593    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y101        FDRE                                         r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.125    -0.327    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X48Y101        FDRE                                         r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.911    -0.829    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y101        FDRE                                         r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.236    -0.593    
    SLICE_X48Y101        FDRE (Hold_fdre_C_D)         0.070    -0.523    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.226ns (67.366%)  route 0.109ns (32.634%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.705    -0.526    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X110Y125       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y125       FDRE (Prop_fdre_C_Q)         0.128    -0.398 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[4]/Q
                         net (fo=1, routed)           0.109    -0.289    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[4]
    SLICE_X112Y125       LUT5 (Prop_lut5_I3_O)        0.098    -0.191 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/q_out_20_in[4]
    SLICE_X112Y125       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.978    -0.762    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y125       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                         clock pessimism              0.249    -0.513    
    SLICE_X112Y125       FDSE (Hold_fdse_C_D)         0.120    -0.393    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.643    -0.589    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y2         FDPE (Prop_fdpe_C_Q)         0.128    -0.461 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/Q
                         net (fo=2, routed)           0.069    -0.392    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[0]
    SLICE_X113Y2         LUT3 (Prop_lut3_I1_O)        0.099    -0.293 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost0/O
                         net (fo=1, routed)           0.000    -0.293    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost0_n_0
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.914    -0.826    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.237    -0.589    
    SLICE_X113Y2         FDPE (Hold_fdpe_C_D)         0.091    -0.498    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.212ns (59.355%)  route 0.145ns (40.645%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.709    -0.522    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y120       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y120       FDRE (Prop_fdre_C_Q)         0.164    -0.358 r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/Q
                         net (fo=1, routed)           0.145    -0.213    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[6]
    SLICE_X112Y121       LUT2 (Prop_lut2_I0_O)        0.048    -0.165 r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[6]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.165    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[6]_i_1__1_n_0
    SLICE_X112Y121       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.982    -0.758    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y121       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
                         clock pessimism              0.249    -0.509    
    SLICE_X112Y121       FDSE (Hold_fdse_C_D)         0.131    -0.378    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.413%)  route 0.162ns (46.587%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.707    -0.524    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X107Y122       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/Q
                         net (fo=10, routed)          0.162    -0.221    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_[1]
    SLICE_X108Y122       LUT6 (Prop_lut6_I3_O)        0.045    -0.176 r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.176    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_2[2]
    SLICE_X108Y122       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.978    -0.762    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X108Y122       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/C
                         clock pessimism              0.251    -0.511    
    SLICE_X108Y122       FDRE (Hold_fdre_C_D)         0.120    -0.391    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.051%)  route 0.140ns (42.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.708    -0.523    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X110Y121       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y121       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/Q
                         net (fo=1, routed)           0.140    -0.242    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[1]
    SLICE_X111Y122       LUT2 (Prop_lut2_I1_O)        0.045    -0.197 r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.197    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[1]_i_1__0_n_0
    SLICE_X111Y122       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.981    -0.759    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X111Y122       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
                         clock pessimism              0.249    -0.510    
    SLICE_X111Y122       FDRE (Hold_fdre_C_D)         0.092    -0.418    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.113%)  route 0.171ns (47.887%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.708    -0.523    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X107Y129       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y129       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/Q
                         net (fo=10, routed)          0.171    -0.211    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_[1]
    SLICE_X108Y129       LUT6 (Prop_lut6_I3_O)        0.045    -0.166 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.166    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_2[2]
    SLICE_X108Y129       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.980    -0.760    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X108Y129       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]/C
                         clock pessimism              0.251    -0.509    
    SLICE_X108Y129       FDRE (Hold_fdre_C_D)         0.120    -0.389    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mmap_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.259       6.367      RAMB36_X2Y24     mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.259       6.367      RAMB36_X2Y25     mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.259       6.367      RAMB36_X3Y20     mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.259       6.367      RAMB36_X3Y21     mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.259       6.367      RAMB36_X2Y18     mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.259       6.367      RAMB36_X2Y19     mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.259       6.367      RAMB36_X2Y20     mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.259       6.367      RAMB36_X2Y21     mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.259       6.367      RAMB36_X2Y22     mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.259       6.367      RAMB36_X2Y23     mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       9.259       90.741     MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         4.630       2.630      MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         4.630       2.630      MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X43Y100    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X43Y100    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X43Y100    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X43Y100    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X33Y115    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_49_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X50Y111    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_64_cooolDelFlop/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.630       4.130      SLICE_X112Y2     mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.630       4.130      SLICE_X112Y2     mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         4.630       2.630      MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         4.630       2.630      MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X34Y96     mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_55_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X34Y96     mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_55_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X50Y111    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_64_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X53Y86     mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_67_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X102Y121   mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X107Y129   mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X108Y129   mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X109Y129   mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.010ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       9.259       90.741     MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO
  To Clock:  PixelClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.104ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y0    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         9.259       7.592      OLOGIC_X1Y128    mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         9.259       7.592      OLOGIC_X1Y127    mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         9.259       7.592      OLOGIC_X1Y126    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         9.259       7.592      OLOGIC_X1Y125    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         9.259       7.592      OLOGIC_X1Y130    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         9.259       7.592      OLOGIC_X1Y129    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         9.259       7.592      OLOGIC_X1Y122    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         9.259       7.592      OLOGIC_X1Y121    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO
  To Clock:  SerialClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.303ns,  Total Violation       -0.303ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO
Waveform(ns):       { 0.000 0.926 }
Period(ns):         1.852
Sources:            { mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         1.852       -0.303     BUFGCTRL_X0Y1    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.852       0.185      OLOGIC_X1Y128    mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.852       0.185      OLOGIC_X1Y127    mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.852       0.185      OLOGIC_X1Y126    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.852       0.185      OLOGIC_X1Y125    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.852       0.185      OLOGIC_X1Y130    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.852       0.185      OLOGIC_X1Y129    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.852       0.185      OLOGIC_X1Y122    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.852       0.185      OLOGIC_X1Y121    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         1.852       0.603      MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       1.852       211.508    MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mmap_clk_wiz_0
  To Clock:  clkfbout_mmap_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mmap_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y18   mmap_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmap_clk_wiz_0_1
  To Clock:  clk_fpga_0

Setup :           12  Failing Endpoints,  Worst Slack       -6.622ns,  Total Violation      -68.899ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.923ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.622ns  (required time - arrival time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_fpga_0 rise@130.000ns - clk_out1_mmap_clk_wiz_0_1 rise@129.630ns)
  Data Path Delay:        10.025ns  (logic 0.580ns (5.785%)  route 9.445ns (94.215%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 132.643 - 130.000 ) 
    Source Clock Delay      (SCD):    -0.876ns = ( 128.753 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                    129.630   129.630 r  
    H16                                               0.000   129.630 r  sysclk (IN)
                         net (fo=0)                   0.000   129.630    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   131.080 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   132.365    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   124.606 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   126.812    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   126.913 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.840   128.753    mmap_i/display/vidsel/inst/vclock
    SLICE_X49Y109        FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y109        FDRE (Prop_fdre_C_Q)         0.456   129.209 r  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           7.946   137.156    mmap_i/graphics_pipeline/gslice/inst/g/pixel_vsync
    SLICE_X48Y109        LUT4 (Prop_lut4_I0_O)        0.124   137.280 r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_i_1/O
                         net (fo=10, routed)          1.499   138.779    mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_i_1_n_0
    SLICE_X51Y89         FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    130.000   130.000 r  
    PS7_X0Y0             PS7                          0.000   130.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   131.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   131.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        1.464   132.643    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X51Y89         FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica/C
                         clock pessimism              0.000   132.643    
                         clock uncertainty           -0.419   132.223    
    SLICE_X51Y89         FDRE (Setup_fdre_C_D)       -0.067   132.156    mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica
  -------------------------------------------------------------------
                         required time                        132.156    
                         arrival time                        -138.779    
  -------------------------------------------------------------------
                         slack                                 -6.622    

Slack (VIOLATED) :        -6.524ns  (required time - arrival time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_fpga_0 rise@130.000ns - clk_out1_mmap_clk_wiz_0_1 rise@129.630ns)
  Data Path Delay:        9.966ns  (logic 0.580ns (5.820%)  route 9.386ns (94.180%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 132.658 - 130.000 ) 
    Source Clock Delay      (SCD):    -0.876ns = ( 128.753 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                    129.630   129.630 r  
    H16                                               0.000   129.630 r  sysclk (IN)
                         net (fo=0)                   0.000   129.630    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   131.080 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   132.365    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   124.606 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   126.812    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   126.913 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.840   128.753    mmap_i/display/vidsel/inst/vclock
    SLICE_X49Y109        FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y109        FDRE (Prop_fdre_C_Q)         0.456   129.209 r  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           7.946   137.156    mmap_i/graphics_pipeline/gslice/inst/g/pixel_vsync
    SLICE_X48Y109        LUT4 (Prop_lut4_I0_O)        0.124   137.280 r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_i_1/O
                         net (fo=10, routed)          1.439   138.719    mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_i_1_n_0
    SLICE_X32Y95         FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    130.000   130.000 r  
    PS7_X0Y0             PS7                          0.000   130.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   131.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   131.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        1.479   132.658    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X32Y95         FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_3/C
                         clock pessimism              0.000   132.658    
                         clock uncertainty           -0.419   132.238    
    SLICE_X32Y95         FDRE (Setup_fdre_C_D)       -0.043   132.195    mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_3
  -------------------------------------------------------------------
                         required time                        132.195    
                         arrival time                        -138.719    
  -------------------------------------------------------------------
                         slack                                 -6.524    

Slack (VIOLATED) :        -6.165ns  (required time - arrival time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_fpga_0 rise@130.000ns - clk_out1_mmap_clk_wiz_0_1 rise@129.630ns)
  Data Path Delay:        9.743ns  (logic 0.580ns (5.953%)  route 9.163ns (94.047%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 132.832 - 130.000 ) 
    Source Clock Delay      (SCD):    -0.876ns = ( 128.753 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                    129.630   129.630 r  
    H16                                               0.000   129.630 r  sysclk (IN)
                         net (fo=0)                   0.000   129.630    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   131.080 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   132.365    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   124.606 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   126.812    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   126.913 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.840   128.753    mmap_i/display/vidsel/inst/vclock
    SLICE_X49Y109        FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y109        FDRE (Prop_fdre_C_Q)         0.456   129.209 r  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           7.946   137.156    mmap_i/graphics_pipeline/gslice/inst/g/pixel_vsync
    SLICE_X48Y109        LUT4 (Prop_lut4_I0_O)        0.124   137.280 r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_i_1/O
                         net (fo=10, routed)          1.217   138.497    mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_i_1_n_0
    SLICE_X33Y103        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    130.000   130.000 r  
    PS7_X0Y0             PS7                          0.000   130.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   131.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   131.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        1.653   132.832    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X33Y103        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_5/C
                         clock pessimism              0.000   132.832    
                         clock uncertainty           -0.419   132.413    
    SLICE_X33Y103        FDRE (Setup_fdre_C_D)       -0.081   132.332    mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_5
  -------------------------------------------------------------------
                         required time                        132.332    
                         arrival time                        -138.497    
  -------------------------------------------------------------------
                         slack                                 -6.165    

Slack (VIOLATED) :        -6.152ns  (required time - arrival time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_fpga_0 rise@130.000ns - clk_out1_mmap_clk_wiz_0_1 rise@129.630ns)
  Data Path Delay:        9.745ns  (logic 0.580ns (5.952%)  route 9.165ns (94.048%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 132.832 - 130.000 ) 
    Source Clock Delay      (SCD):    -0.876ns = ( 128.753 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                    129.630   129.630 r  
    H16                                               0.000   129.630 r  sysclk (IN)
                         net (fo=0)                   0.000   129.630    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   131.080 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   132.365    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   124.606 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   126.812    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   126.913 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.840   128.753    mmap_i/display/vidsel/inst/vclock
    SLICE_X49Y109        FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y109        FDRE (Prop_fdre_C_Q)         0.456   129.209 r  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           7.946   137.156    mmap_i/graphics_pipeline/gslice/inst/g/pixel_vsync
    SLICE_X48Y109        LUT4 (Prop_lut4_I0_O)        0.124   137.280 r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_i_1/O
                         net (fo=10, routed)          1.218   138.498    mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_i_1_n_0
    SLICE_X44Y100        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    130.000   130.000 r  
    PS7_X0Y0             PS7                          0.000   130.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   131.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   131.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        1.653   132.832    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X44Y100        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/C
                         clock pessimism              0.000   132.832    
                         clock uncertainty           -0.419   132.413    
    SLICE_X44Y100        FDRE (Setup_fdre_C_D)       -0.067   132.346    mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1
  -------------------------------------------------------------------
                         required time                        132.346    
                         arrival time                        -138.498    
  -------------------------------------------------------------------
                         slack                                 -6.152    

Slack (VIOLATED) :        -6.114ns  (required time - arrival time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_fpga_0 rise@130.000ns - clk_out1_mmap_clk_wiz_0_1 rise@129.630ns)
  Data Path Delay:        9.739ns  (logic 0.580ns (5.955%)  route 9.159ns (94.045%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 132.826 - 130.000 ) 
    Source Clock Delay      (SCD):    -0.876ns = ( 128.753 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                    129.630   129.630 r  
    H16                                               0.000   129.630 r  sysclk (IN)
                         net (fo=0)                   0.000   129.630    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   131.080 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   132.365    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   124.606 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   126.812    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   126.913 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.840   128.753    mmap_i/display/vidsel/inst/vclock
    SLICE_X49Y109        FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y109        FDRE (Prop_fdre_C_Q)         0.456   129.209 r  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           7.946   137.156    mmap_i/graphics_pipeline/gslice/inst/g/pixel_vsync
    SLICE_X48Y109        LUT4 (Prop_lut4_I0_O)        0.124   137.280 r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_i_1/O
                         net (fo=10, routed)          1.213   138.493    mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_i_1_n_0
    SLICE_X32Y115        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    130.000   130.000 r  
    PS7_X0Y0             PS7                          0.000   130.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   131.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   131.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        1.647   132.826    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X32Y115        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_2/C
                         clock pessimism              0.000   132.826    
                         clock uncertainty           -0.419   132.407    
    SLICE_X32Y115        FDRE (Setup_fdre_C_D)       -0.028   132.379    mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_2
  -------------------------------------------------------------------
                         required time                        132.379    
                         arrival time                        -138.493    
  -------------------------------------------------------------------
                         slack                                 -6.114    

Slack (VIOLATED) :        -5.939ns  (required time - arrival time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_fpga_0 rise@130.000ns - clk_out1_mmap_clk_wiz_0_1 rise@129.630ns)
  Data Path Delay:        9.575ns  (logic 0.580ns (6.058%)  route 8.995ns (93.942%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns = ( 132.889 - 130.000 ) 
    Source Clock Delay      (SCD):    -0.876ns = ( 128.753 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                    129.630   129.630 r  
    H16                                               0.000   129.630 r  sysclk (IN)
                         net (fo=0)                   0.000   129.630    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   131.080 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   132.365    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   124.606 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   126.812    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   126.913 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.840   128.753    mmap_i/display/vidsel/inst/vclock
    SLICE_X49Y109        FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y109        FDRE (Prop_fdre_C_Q)         0.456   129.209 r  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           7.946   137.156    mmap_i/graphics_pipeline/gslice/inst/g/pixel_vsync
    SLICE_X48Y109        LUT4 (Prop_lut4_I0_O)        0.124   137.280 r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_i_1/O
                         net (fo=10, routed)          1.048   138.328    mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_i_1_n_0
    SLICE_X55Y105        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    130.000   130.000 r  
    PS7_X0Y0             PS7                          0.000   130.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   131.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   131.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        1.710   132.889    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X55Y105        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_4/C
                         clock pessimism              0.000   132.889    
                         clock uncertainty           -0.419   132.470    
    SLICE_X55Y105        FDRE (Setup_fdre_C_D)       -0.081   132.389    mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_4
  -------------------------------------------------------------------
                         required time                        132.389    
                         arrival time                        -138.328    
  -------------------------------------------------------------------
                         slack                                 -5.939    

Slack (VIOLATED) :        -5.801ns  (required time - arrival time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_8/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_fpga_0 rise@130.000ns - clk_out1_mmap_clk_wiz_0_1 rise@129.630ns)
  Data Path Delay:        9.399ns  (logic 0.580ns (6.171%)  route 8.819ns (93.829%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 132.828 - 130.000 ) 
    Source Clock Delay      (SCD):    -0.876ns = ( 128.753 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                    129.630   129.630 r  
    H16                                               0.000   129.630 r  sysclk (IN)
                         net (fo=0)                   0.000   129.630    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   131.080 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   132.365    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   124.606 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   126.812    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   126.913 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.840   128.753    mmap_i/display/vidsel/inst/vclock
    SLICE_X49Y109        FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y109        FDRE (Prop_fdre_C_Q)         0.456   129.209 r  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           7.946   137.156    mmap_i/graphics_pipeline/gslice/inst/g/pixel_vsync
    SLICE_X48Y109        LUT4 (Prop_lut4_I0_O)        0.124   137.280 r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_i_1/O
                         net (fo=10, routed)          0.872   138.152    mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_i_1_n_0
    SLICE_X48Y109        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    130.000   130.000 r  
    PS7_X0Y0             PS7                          0.000   130.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   131.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   131.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        1.649   132.828    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X48Y109        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_8/C
                         clock pessimism              0.000   132.828    
                         clock uncertainty           -0.419   132.409    
    SLICE_X48Y109        FDRE (Setup_fdre_C_D)       -0.058   132.351    mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_8
  -------------------------------------------------------------------
                         required time                        132.351    
                         arrival time                        -138.152    
  -------------------------------------------------------------------
                         slack                                 -5.801    

Slack (VIOLATED) :        -5.632ns  (required time - arrival time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_6/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_fpga_0 rise@130.000ns - clk_out1_mmap_clk_wiz_0_1 rise@129.630ns)
  Data Path Delay:        9.207ns  (logic 0.580ns (6.300%)  route 8.627ns (93.700%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 132.828 - 130.000 ) 
    Source Clock Delay      (SCD):    -0.876ns = ( 128.753 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                    129.630   129.630 r  
    H16                                               0.000   129.630 r  sysclk (IN)
                         net (fo=0)                   0.000   129.630    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   131.080 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   132.365    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   124.606 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   126.812    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   126.913 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.840   128.753    mmap_i/display/vidsel/inst/vclock
    SLICE_X49Y109        FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y109        FDRE (Prop_fdre_C_Q)         0.456   129.209 r  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           7.946   137.156    mmap_i/graphics_pipeline/gslice/inst/g/pixel_vsync
    SLICE_X48Y109        LUT4 (Prop_lut4_I0_O)        0.124   137.280 r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_i_1/O
                         net (fo=10, routed)          0.680   137.960    mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_i_1_n_0
    SLICE_X48Y109        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    130.000   130.000 r  
    PS7_X0Y0             PS7                          0.000   130.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   131.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   131.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        1.649   132.828    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X48Y109        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_6/C
                         clock pessimism              0.000   132.828    
                         clock uncertainty           -0.419   132.409    
    SLICE_X48Y109        FDRE (Setup_fdre_C_D)       -0.081   132.328    mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_6
  -------------------------------------------------------------------
                         required time                        132.328    
                         arrival time                        -137.960    
  -------------------------------------------------------------------
                         slack                                 -5.632    

Slack (VIOLATED) :        -5.612ns  (required time - arrival time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_fpga_0 rise@130.000ns - clk_out1_mmap_clk_wiz_0_1 rise@129.630ns)
  Data Path Delay:        9.207ns  (logic 0.580ns (6.300%)  route 8.627ns (93.700%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 132.828 - 130.000 ) 
    Source Clock Delay      (SCD):    -0.876ns = ( 128.753 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                    129.630   129.630 r  
    H16                                               0.000   129.630 r  sysclk (IN)
                         net (fo=0)                   0.000   129.630    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   131.080 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   132.365    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   124.606 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   126.812    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   126.913 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.840   128.753    mmap_i/display/vidsel/inst/vclock
    SLICE_X49Y109        FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y109        FDRE (Prop_fdre_C_Q)         0.456   129.209 r  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           7.946   137.156    mmap_i/graphics_pipeline/gslice/inst/g/pixel_vsync
    SLICE_X48Y109        LUT4 (Prop_lut4_I0_O)        0.124   137.280 r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_i_1/O
                         net (fo=10, routed)          0.680   137.960    mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_i_1_n_0
    SLICE_X48Y109        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    130.000   130.000 r  
    PS7_X0Y0             PS7                          0.000   130.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   131.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   131.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        1.649   132.828    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X48Y109        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_7/C
                         clock pessimism              0.000   132.828    
                         clock uncertainty           -0.419   132.409    
    SLICE_X48Y109        FDRE (Setup_fdre_C_D)       -0.061   132.348    mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_7
  -------------------------------------------------------------------
                         required time                        132.348    
                         arrival time                        -137.960    
  -------------------------------------------------------------------
                         slack                                 -5.612    

Slack (VIOLATED) :        -4.842ns  (required time - arrival time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_fpga_0 rise@130.000ns - clk_out1_mmap_clk_wiz_0_1 rise@129.630ns)
  Data Path Delay:        8.526ns  (logic 0.580ns (6.802%)  route 7.946ns (93.198%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 132.828 - 130.000 ) 
    Source Clock Delay      (SCD):    -0.876ns = ( 128.753 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                    129.630   129.630 r  
    H16                                               0.000   129.630 r  sysclk (IN)
                         net (fo=0)                   0.000   129.630    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   131.080 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   132.365    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   124.606 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   126.812    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   126.913 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.840   128.753    mmap_i/display/vidsel/inst/vclock
    SLICE_X49Y109        FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y109        FDRE (Prop_fdre_C_Q)         0.456   129.209 r  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           7.946   137.156    mmap_i/graphics_pipeline/gslice/inst/g/pixel_vsync
    SLICE_X48Y109        LUT4 (Prop_lut4_I0_O)        0.124   137.280 r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_i_1/O
                         net (fo=10, routed)          0.000   137.280    mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_i_1_n_0
    SLICE_X48Y109        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    130.000   130.000 r  
    PS7_X0Y0             PS7                          0.000   130.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   131.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   131.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        1.649   132.828    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X48Y109        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg/C
                         clock pessimism              0.000   132.828    
                         clock uncertainty           -0.419   132.409    
    SLICE_X48Y109        FDRE (Setup_fdre_C_D)        0.029   132.438    mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg
  -------------------------------------------------------------------
                         required time                        132.438    
                         arrival time                        -137.280    
  -------------------------------------------------------------------
                         slack                                 -4.842    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.923ns  (arrival time - required time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice/inst/g/state_m_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.305ns  (logic 0.276ns (8.351%)  route 3.029ns (91.649%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        1.871ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.636    -0.595    mmap_i/display/vidsel/inst/vclock
    SLICE_X49Y109        FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.454 f  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           1.610     1.156    mmap_i/graphics_pipeline/gslice/inst/g/pixel_vsync
    SLICE_X41Y106        LUT5 (Prop_lut5_I0_O)        0.045     1.201 r  mmap_i/graphics_pipeline/gslice/inst/g/state_m[1]_i_3/O
                         net (fo=1, routed)           0.675     1.875    mmap_i/graphics_pipeline/gslice/inst/g/state_m[1]_i_3_n_0
    SLICE_X41Y106        LUT5 (Prop_lut5_I0_O)        0.045     1.920 r  mmap_i/graphics_pipeline/gslice/inst/g/state_m[1]_i_2/O
                         net (fo=2, routed)           0.745     2.665    mmap_i/graphics_pipeline/gslice/inst/g/state_m[1]_i_2_n_0
    SLICE_X41Y106        LUT5 (Prop_lut5_I3_O)        0.045     2.710 r  mmap_i/graphics_pipeline/gslice/inst/g/state_m[1]_i_1/O
                         net (fo=1, routed)           0.000     2.710    mmap_i/graphics_pipeline/gslice/inst/g/state_m[1]_i_1_n_0
    SLICE_X41Y106        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/state_m_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        0.910     1.276    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X41Y106        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/state_m_reg[1]/C
                         clock pessimism              0.000     1.276    
                         clock uncertainty            0.419     1.695    
    SLICE_X41Y106        FDRE (Hold_fdre_C_D)         0.092     1.787    mmap_i/graphics_pipeline/gslice/inst/g/state_m_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           2.710    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             1.034ns  (arrival time - required time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice/inst/g/state_m_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 0.186ns (5.447%)  route 3.229ns (94.553%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.871ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.636    -0.595    mmap_i/display/vidsel/inst/vclock
    SLICE_X49Y109        FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           3.229     2.775    mmap_i/graphics_pipeline/gslice/inst/g/pixel_vsync
    SLICE_X41Y106        LUT5 (Prop_lut5_I0_O)        0.045     2.820 r  mmap_i/graphics_pipeline/gslice/inst/g/state_m[0]_i_1/O
                         net (fo=1, routed)           0.000     2.820    mmap_i/graphics_pipeline/gslice/inst/g/state_m[0]_i_1_n_0
    SLICE_X41Y106        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/state_m_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        0.910     1.276    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X41Y106        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/state_m_reg[0]/C
                         clock pessimism              0.000     1.276    
                         clock uncertainty            0.419     1.695    
    SLICE_X41Y106        FDRE (Hold_fdre_C_D)         0.091     1.786    mmap_i/graphics_pipeline/gslice/inst/g/state_m_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           2.820    
  -------------------------------------------------------------------
                         slack                                  1.034    

Slack (MET) :             1.157ns  (arrival time - required time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.537ns  (logic 0.186ns (5.258%)  route 3.351ns (94.742%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.870ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.636    -0.595    mmap_i/display/vidsel/inst/vclock
    SLICE_X49Y109        FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           3.351     2.897    mmap_i/graphics_pipeline/gslice/inst/g/pixel_vsync
    SLICE_X48Y109        LUT4 (Prop_lut4_I0_O)        0.045     2.942 r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_i_1/O
                         net (fo=10, routed)          0.000     2.942    mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_i_1_n_0
    SLICE_X48Y109        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        0.909     1.275    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X48Y109        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg/C
                         clock pessimism              0.000     1.275    
                         clock uncertainty            0.419     1.694    
    SLICE_X48Y109        FDRE (Hold_fdre_C_D)         0.091     1.785    mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           2.942    
  -------------------------------------------------------------------
                         slack                                  1.157    

Slack (MET) :             1.457ns  (arrival time - required time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.817ns  (logic 0.186ns (4.874%)  route 3.631ns (95.127%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.870ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.636    -0.595    mmap_i/display/vidsel/inst/vclock
    SLICE_X49Y109        FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           3.351     2.897    mmap_i/graphics_pipeline/gslice/inst/g/pixel_vsync
    SLICE_X48Y109        LUT4 (Prop_lut4_I0_O)        0.045     2.942 r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_i_1/O
                         net (fo=10, routed)          0.279     3.222    mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_i_1_n_0
    SLICE_X48Y109        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        0.909     1.275    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X48Y109        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_7/C
                         clock pessimism              0.000     1.275    
                         clock uncertainty            0.419     1.694    
    SLICE_X48Y109        FDRE (Hold_fdre_C_D)         0.070     1.764    mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_7
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           3.222    
  -------------------------------------------------------------------
                         slack                                  1.457    

Slack (MET) :             1.461ns  (arrival time - required time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_6/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.817ns  (logic 0.186ns (4.874%)  route 3.631ns (95.127%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.870ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.636    -0.595    mmap_i/display/vidsel/inst/vclock
    SLICE_X49Y109        FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           3.351     2.897    mmap_i/graphics_pipeline/gslice/inst/g/pixel_vsync
    SLICE_X48Y109        LUT4 (Prop_lut4_I0_O)        0.045     2.942 r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_i_1/O
                         net (fo=10, routed)          0.279     3.222    mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_i_1_n_0
    SLICE_X48Y109        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        0.909     1.275    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X48Y109        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_6/C
                         clock pessimism              0.000     1.275    
                         clock uncertainty            0.419     1.694    
    SLICE_X48Y109        FDRE (Hold_fdre_C_D)         0.066     1.760    mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_6
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           3.222    
  -------------------------------------------------------------------
                         slack                                  1.461    

Slack (MET) :             1.518ns  (arrival time - required time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_8/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.186ns (4.794%)  route 3.694ns (95.206%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.870ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.636    -0.595    mmap_i/display/vidsel/inst/vclock
    SLICE_X49Y109        FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           3.351     2.897    mmap_i/graphics_pipeline/gslice/inst/g/pixel_vsync
    SLICE_X48Y109        LUT4 (Prop_lut4_I0_O)        0.045     2.942 r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_i_1/O
                         net (fo=10, routed)          0.342     3.285    mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_i_1_n_0
    SLICE_X48Y109        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        0.909     1.275    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X48Y109        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_8/C
                         clock pessimism              0.000     1.275    
                         clock uncertainty            0.419     1.694    
    SLICE_X48Y109        FDRE (Hold_fdre_C_D)         0.072     1.766    mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_8
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           3.285    
  -------------------------------------------------------------------
                         slack                                  1.518    

Slack (MET) :             1.643ns  (arrival time - required time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.021ns  (logic 0.186ns (4.626%)  route 3.835ns (95.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.892ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.636    -0.595    mmap_i/display/vidsel/inst/vclock
    SLICE_X49Y109        FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           3.351     2.897    mmap_i/graphics_pipeline/gslice/inst/g/pixel_vsync
    SLICE_X48Y109        LUT4 (Prop_lut4_I0_O)        0.045     2.942 r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_i_1/O
                         net (fo=10, routed)          0.483     3.426    mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_i_1_n_0
    SLICE_X55Y105        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        0.931     1.297    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X55Y105        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_4/C
                         clock pessimism              0.000     1.297    
                         clock uncertainty            0.419     1.716    
    SLICE_X55Y105        FDRE (Hold_fdre_C_D)         0.066     1.782    mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_4
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           3.426    
  -------------------------------------------------------------------
                         slack                                  1.643    

Slack (MET) :             1.699ns  (arrival time - required time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 0.186ns (4.580%)  route 3.875ns (95.420%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.636    -0.595    mmap_i/display/vidsel/inst/vclock
    SLICE_X49Y109        FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           3.351     2.897    mmap_i/graphics_pipeline/gslice/inst/g/pixel_vsync
    SLICE_X48Y109        LUT4 (Prop_lut4_I0_O)        0.045     2.942 r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_i_1/O
                         net (fo=10, routed)          0.523     3.466    mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_i_1_n_0
    SLICE_X44Y100        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        0.911     1.277    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X44Y100        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/C
                         clock pessimism              0.000     1.277    
                         clock uncertainty            0.419     1.696    
    SLICE_X44Y100        FDRE (Hold_fdre_C_D)         0.070     1.766    mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           3.466    
  -------------------------------------------------------------------
                         slack                                  1.699    

Slack (MET) :             1.702ns  (arrival time - required time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.059ns  (logic 0.186ns (4.582%)  route 3.873ns (95.418%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.636    -0.595    mmap_i/display/vidsel/inst/vclock
    SLICE_X49Y109        FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           3.351     2.897    mmap_i/graphics_pipeline/gslice/inst/g/pixel_vsync
    SLICE_X48Y109        LUT4 (Prop_lut4_I0_O)        0.045     2.942 r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_i_1/O
                         net (fo=10, routed)          0.522     3.464    mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_i_1_n_0
    SLICE_X33Y103        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        0.911     1.277    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X33Y103        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_5/C
                         clock pessimism              0.000     1.277    
                         clock uncertainty            0.419     1.696    
    SLICE_X33Y103        FDRE (Hold_fdre_C_D)         0.066     1.762    mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_5
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           3.464    
  -------------------------------------------------------------------
                         slack                                  1.702    

Slack (MET) :             1.710ns  (arrival time - required time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.186ns (4.583%)  route 3.872ns (95.417%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.636    -0.595    mmap_i/display/vidsel/inst/vclock
    SLICE_X49Y109        FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           3.351     2.897    mmap_i/graphics_pipeline/gslice/inst/g/pixel_vsync
    SLICE_X48Y109        LUT4 (Prop_lut4_I0_O)        0.045     2.942 r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_i_1/O
                         net (fo=10, routed)          0.521     3.463    mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_i_1_n_0
    SLICE_X32Y115        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        0.905     1.271    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X32Y115        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_2/C
                         clock pessimism              0.000     1.271    
                         clock uncertainty            0.419     1.690    
    SLICE_X32Y115        FDRE (Hold_fdre_C_D)         0.063     1.753    mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_2
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           3.463    
  -------------------------------------------------------------------
                         slack                                  1.710    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmap_clk_wiz_0
  To Clock:  clk_fpga_0

Setup :           12  Failing Endpoints,  Worst Slack       -6.623ns,  Total Violation      -68.910ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.922ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.623ns  (required time - arrival time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_fpga_0 rise@130.000ns - clk_out1_mmap_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        10.025ns  (logic 0.580ns (5.785%)  route 9.445ns (94.215%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 132.643 - 130.000 ) 
    Source Clock Delay      (SCD):    -0.876ns = ( 128.753 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    H16                                               0.000   129.630 r  sysclk (IN)
                         net (fo=0)                   0.000   129.630    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   131.080 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   132.365    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   124.606 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   126.812    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   126.913 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.840   128.753    mmap_i/display/vidsel/inst/vclock
    SLICE_X49Y109        FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y109        FDRE (Prop_fdre_C_Q)         0.456   129.209 r  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           7.946   137.156    mmap_i/graphics_pipeline/gslice/inst/g/pixel_vsync
    SLICE_X48Y109        LUT4 (Prop_lut4_I0_O)        0.124   137.280 r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_i_1/O
                         net (fo=10, routed)          1.499   138.779    mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_i_1_n_0
    SLICE_X51Y89         FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    130.000   130.000 r  
    PS7_X0Y0             PS7                          0.000   130.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   131.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   131.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        1.464   132.643    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X51Y89         FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica/C
                         clock pessimism              0.000   132.643    
                         clock uncertainty           -0.420   132.223    
    SLICE_X51Y89         FDRE (Setup_fdre_C_D)       -0.067   132.156    mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica
  -------------------------------------------------------------------
                         required time                        132.156    
                         arrival time                        -138.779    
  -------------------------------------------------------------------
                         slack                                 -6.623    

Slack (VIOLATED) :        -6.524ns  (required time - arrival time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_fpga_0 rise@130.000ns - clk_out1_mmap_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        9.966ns  (logic 0.580ns (5.820%)  route 9.386ns (94.180%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 132.658 - 130.000 ) 
    Source Clock Delay      (SCD):    -0.876ns = ( 128.753 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    H16                                               0.000   129.630 r  sysclk (IN)
                         net (fo=0)                   0.000   129.630    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   131.080 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   132.365    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   124.606 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   126.812    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   126.913 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.840   128.753    mmap_i/display/vidsel/inst/vclock
    SLICE_X49Y109        FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y109        FDRE (Prop_fdre_C_Q)         0.456   129.209 r  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           7.946   137.156    mmap_i/graphics_pipeline/gslice/inst/g/pixel_vsync
    SLICE_X48Y109        LUT4 (Prop_lut4_I0_O)        0.124   137.280 r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_i_1/O
                         net (fo=10, routed)          1.439   138.719    mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_i_1_n_0
    SLICE_X32Y95         FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    130.000   130.000 r  
    PS7_X0Y0             PS7                          0.000   130.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   131.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   131.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        1.479   132.658    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X32Y95         FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_3/C
                         clock pessimism              0.000   132.658    
                         clock uncertainty           -0.420   132.238    
    SLICE_X32Y95         FDRE (Setup_fdre_C_D)       -0.043   132.195    mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_3
  -------------------------------------------------------------------
                         required time                        132.195    
                         arrival time                        -138.719    
  -------------------------------------------------------------------
                         slack                                 -6.524    

Slack (VIOLATED) :        -6.166ns  (required time - arrival time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_fpga_0 rise@130.000ns - clk_out1_mmap_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        9.743ns  (logic 0.580ns (5.953%)  route 9.163ns (94.047%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 132.832 - 130.000 ) 
    Source Clock Delay      (SCD):    -0.876ns = ( 128.753 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    H16                                               0.000   129.630 r  sysclk (IN)
                         net (fo=0)                   0.000   129.630    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   131.080 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   132.365    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   124.606 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   126.812    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   126.913 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.840   128.753    mmap_i/display/vidsel/inst/vclock
    SLICE_X49Y109        FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y109        FDRE (Prop_fdre_C_Q)         0.456   129.209 r  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           7.946   137.156    mmap_i/graphics_pipeline/gslice/inst/g/pixel_vsync
    SLICE_X48Y109        LUT4 (Prop_lut4_I0_O)        0.124   137.280 r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_i_1/O
                         net (fo=10, routed)          1.217   138.497    mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_i_1_n_0
    SLICE_X33Y103        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    130.000   130.000 r  
    PS7_X0Y0             PS7                          0.000   130.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   131.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   131.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        1.653   132.832    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X33Y103        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_5/C
                         clock pessimism              0.000   132.832    
                         clock uncertainty           -0.420   132.412    
    SLICE_X33Y103        FDRE (Setup_fdre_C_D)       -0.081   132.331    mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_5
  -------------------------------------------------------------------
                         required time                        132.331    
                         arrival time                        -138.497    
  -------------------------------------------------------------------
                         slack                                 -6.166    

Slack (VIOLATED) :        -6.153ns  (required time - arrival time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_fpga_0 rise@130.000ns - clk_out1_mmap_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        9.745ns  (logic 0.580ns (5.952%)  route 9.165ns (94.048%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 132.832 - 130.000 ) 
    Source Clock Delay      (SCD):    -0.876ns = ( 128.753 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    H16                                               0.000   129.630 r  sysclk (IN)
                         net (fo=0)                   0.000   129.630    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   131.080 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   132.365    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   124.606 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   126.812    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   126.913 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.840   128.753    mmap_i/display/vidsel/inst/vclock
    SLICE_X49Y109        FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y109        FDRE (Prop_fdre_C_Q)         0.456   129.209 r  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           7.946   137.156    mmap_i/graphics_pipeline/gslice/inst/g/pixel_vsync
    SLICE_X48Y109        LUT4 (Prop_lut4_I0_O)        0.124   137.280 r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_i_1/O
                         net (fo=10, routed)          1.218   138.498    mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_i_1_n_0
    SLICE_X44Y100        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    130.000   130.000 r  
    PS7_X0Y0             PS7                          0.000   130.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   131.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   131.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        1.653   132.832    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X44Y100        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/C
                         clock pessimism              0.000   132.832    
                         clock uncertainty           -0.420   132.412    
    SLICE_X44Y100        FDRE (Setup_fdre_C_D)       -0.067   132.345    mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1
  -------------------------------------------------------------------
                         required time                        132.345    
                         arrival time                        -138.498    
  -------------------------------------------------------------------
                         slack                                 -6.153    

Slack (VIOLATED) :        -6.115ns  (required time - arrival time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_fpga_0 rise@130.000ns - clk_out1_mmap_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        9.739ns  (logic 0.580ns (5.955%)  route 9.159ns (94.045%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 132.826 - 130.000 ) 
    Source Clock Delay      (SCD):    -0.876ns = ( 128.753 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    H16                                               0.000   129.630 r  sysclk (IN)
                         net (fo=0)                   0.000   129.630    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   131.080 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   132.365    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   124.606 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   126.812    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   126.913 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.840   128.753    mmap_i/display/vidsel/inst/vclock
    SLICE_X49Y109        FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y109        FDRE (Prop_fdre_C_Q)         0.456   129.209 r  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           7.946   137.156    mmap_i/graphics_pipeline/gslice/inst/g/pixel_vsync
    SLICE_X48Y109        LUT4 (Prop_lut4_I0_O)        0.124   137.280 r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_i_1/O
                         net (fo=10, routed)          1.213   138.493    mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_i_1_n_0
    SLICE_X32Y115        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    130.000   130.000 r  
    PS7_X0Y0             PS7                          0.000   130.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   131.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   131.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        1.647   132.826    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X32Y115        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_2/C
                         clock pessimism              0.000   132.826    
                         clock uncertainty           -0.420   132.406    
    SLICE_X32Y115        FDRE (Setup_fdre_C_D)       -0.028   132.378    mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_2
  -------------------------------------------------------------------
                         required time                        132.378    
                         arrival time                        -138.493    
  -------------------------------------------------------------------
                         slack                                 -6.115    

Slack (VIOLATED) :        -5.940ns  (required time - arrival time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_fpga_0 rise@130.000ns - clk_out1_mmap_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        9.575ns  (logic 0.580ns (6.058%)  route 8.995ns (93.942%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns = ( 132.889 - 130.000 ) 
    Source Clock Delay      (SCD):    -0.876ns = ( 128.753 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    H16                                               0.000   129.630 r  sysclk (IN)
                         net (fo=0)                   0.000   129.630    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   131.080 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   132.365    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   124.606 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   126.812    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   126.913 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.840   128.753    mmap_i/display/vidsel/inst/vclock
    SLICE_X49Y109        FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y109        FDRE (Prop_fdre_C_Q)         0.456   129.209 r  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           7.946   137.156    mmap_i/graphics_pipeline/gslice/inst/g/pixel_vsync
    SLICE_X48Y109        LUT4 (Prop_lut4_I0_O)        0.124   137.280 r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_i_1/O
                         net (fo=10, routed)          1.048   138.328    mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_i_1_n_0
    SLICE_X55Y105        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    130.000   130.000 r  
    PS7_X0Y0             PS7                          0.000   130.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   131.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   131.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        1.710   132.889    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X55Y105        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_4/C
                         clock pessimism              0.000   132.889    
                         clock uncertainty           -0.420   132.469    
    SLICE_X55Y105        FDRE (Setup_fdre_C_D)       -0.081   132.388    mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_4
  -------------------------------------------------------------------
                         required time                        132.388    
                         arrival time                        -138.328    
  -------------------------------------------------------------------
                         slack                                 -5.940    

Slack (VIOLATED) :        -5.802ns  (required time - arrival time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_8/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_fpga_0 rise@130.000ns - clk_out1_mmap_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        9.399ns  (logic 0.580ns (6.171%)  route 8.819ns (93.829%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 132.828 - 130.000 ) 
    Source Clock Delay      (SCD):    -0.876ns = ( 128.753 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    H16                                               0.000   129.630 r  sysclk (IN)
                         net (fo=0)                   0.000   129.630    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   131.080 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   132.365    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   124.606 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   126.812    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   126.913 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.840   128.753    mmap_i/display/vidsel/inst/vclock
    SLICE_X49Y109        FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y109        FDRE (Prop_fdre_C_Q)         0.456   129.209 r  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           7.946   137.156    mmap_i/graphics_pipeline/gslice/inst/g/pixel_vsync
    SLICE_X48Y109        LUT4 (Prop_lut4_I0_O)        0.124   137.280 r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_i_1/O
                         net (fo=10, routed)          0.872   138.152    mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_i_1_n_0
    SLICE_X48Y109        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    130.000   130.000 r  
    PS7_X0Y0             PS7                          0.000   130.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   131.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   131.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        1.649   132.828    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X48Y109        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_8/C
                         clock pessimism              0.000   132.828    
                         clock uncertainty           -0.420   132.408    
    SLICE_X48Y109        FDRE (Setup_fdre_C_D)       -0.058   132.350    mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_8
  -------------------------------------------------------------------
                         required time                        132.350    
                         arrival time                        -138.152    
  -------------------------------------------------------------------
                         slack                                 -5.802    

Slack (VIOLATED) :        -5.633ns  (required time - arrival time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_6/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_fpga_0 rise@130.000ns - clk_out1_mmap_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        9.207ns  (logic 0.580ns (6.300%)  route 8.627ns (93.700%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 132.828 - 130.000 ) 
    Source Clock Delay      (SCD):    -0.876ns = ( 128.753 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    H16                                               0.000   129.630 r  sysclk (IN)
                         net (fo=0)                   0.000   129.630    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   131.080 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   132.365    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   124.606 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   126.812    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   126.913 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.840   128.753    mmap_i/display/vidsel/inst/vclock
    SLICE_X49Y109        FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y109        FDRE (Prop_fdre_C_Q)         0.456   129.209 r  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           7.946   137.156    mmap_i/graphics_pipeline/gslice/inst/g/pixel_vsync
    SLICE_X48Y109        LUT4 (Prop_lut4_I0_O)        0.124   137.280 r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_i_1/O
                         net (fo=10, routed)          0.680   137.960    mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_i_1_n_0
    SLICE_X48Y109        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    130.000   130.000 r  
    PS7_X0Y0             PS7                          0.000   130.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   131.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   131.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        1.649   132.828    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X48Y109        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_6/C
                         clock pessimism              0.000   132.828    
                         clock uncertainty           -0.420   132.408    
    SLICE_X48Y109        FDRE (Setup_fdre_C_D)       -0.081   132.327    mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_6
  -------------------------------------------------------------------
                         required time                        132.327    
                         arrival time                        -137.960    
  -------------------------------------------------------------------
                         slack                                 -5.633    

Slack (VIOLATED) :        -5.613ns  (required time - arrival time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_fpga_0 rise@130.000ns - clk_out1_mmap_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        9.207ns  (logic 0.580ns (6.300%)  route 8.627ns (93.700%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 132.828 - 130.000 ) 
    Source Clock Delay      (SCD):    -0.876ns = ( 128.753 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    H16                                               0.000   129.630 r  sysclk (IN)
                         net (fo=0)                   0.000   129.630    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   131.080 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   132.365    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   124.606 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   126.812    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   126.913 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.840   128.753    mmap_i/display/vidsel/inst/vclock
    SLICE_X49Y109        FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y109        FDRE (Prop_fdre_C_Q)         0.456   129.209 r  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           7.946   137.156    mmap_i/graphics_pipeline/gslice/inst/g/pixel_vsync
    SLICE_X48Y109        LUT4 (Prop_lut4_I0_O)        0.124   137.280 r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_i_1/O
                         net (fo=10, routed)          0.680   137.960    mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_i_1_n_0
    SLICE_X48Y109        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    130.000   130.000 r  
    PS7_X0Y0             PS7                          0.000   130.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   131.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   131.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        1.649   132.828    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X48Y109        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_7/C
                         clock pessimism              0.000   132.828    
                         clock uncertainty           -0.420   132.408    
    SLICE_X48Y109        FDRE (Setup_fdre_C_D)       -0.061   132.347    mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_7
  -------------------------------------------------------------------
                         required time                        132.347    
                         arrival time                        -137.960    
  -------------------------------------------------------------------
                         slack                                 -5.613    

Slack (VIOLATED) :        -4.843ns  (required time - arrival time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_fpga_0 rise@130.000ns - clk_out1_mmap_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        8.526ns  (logic 0.580ns (6.802%)  route 7.946ns (93.198%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 132.828 - 130.000 ) 
    Source Clock Delay      (SCD):    -0.876ns = ( 128.753 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    H16                                               0.000   129.630 r  sysclk (IN)
                         net (fo=0)                   0.000   129.630    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   131.080 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   132.365    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   124.606 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   126.812    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   126.913 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.840   128.753    mmap_i/display/vidsel/inst/vclock
    SLICE_X49Y109        FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y109        FDRE (Prop_fdre_C_Q)         0.456   129.209 r  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           7.946   137.156    mmap_i/graphics_pipeline/gslice/inst/g/pixel_vsync
    SLICE_X48Y109        LUT4 (Prop_lut4_I0_O)        0.124   137.280 r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_i_1/O
                         net (fo=10, routed)          0.000   137.280    mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_i_1_n_0
    SLICE_X48Y109        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    130.000   130.000 r  
    PS7_X0Y0             PS7                          0.000   130.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   131.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   131.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        1.649   132.828    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X48Y109        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg/C
                         clock pessimism              0.000   132.828    
                         clock uncertainty           -0.420   132.408    
    SLICE_X48Y109        FDRE (Setup_fdre_C_D)        0.029   132.437    mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg
  -------------------------------------------------------------------
                         required time                        132.437    
                         arrival time                        -137.280    
  -------------------------------------------------------------------
                         slack                                 -4.843    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.922ns  (arrival time - required time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice/inst/g/state_m_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.305ns  (logic 0.276ns (8.351%)  route 3.029ns (91.649%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        1.871ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.636    -0.595    mmap_i/display/vidsel/inst/vclock
    SLICE_X49Y109        FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.454 f  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           1.610     1.156    mmap_i/graphics_pipeline/gslice/inst/g/pixel_vsync
    SLICE_X41Y106        LUT5 (Prop_lut5_I0_O)        0.045     1.201 r  mmap_i/graphics_pipeline/gslice/inst/g/state_m[1]_i_3/O
                         net (fo=1, routed)           0.675     1.875    mmap_i/graphics_pipeline/gslice/inst/g/state_m[1]_i_3_n_0
    SLICE_X41Y106        LUT5 (Prop_lut5_I0_O)        0.045     1.920 r  mmap_i/graphics_pipeline/gslice/inst/g/state_m[1]_i_2/O
                         net (fo=2, routed)           0.745     2.665    mmap_i/graphics_pipeline/gslice/inst/g/state_m[1]_i_2_n_0
    SLICE_X41Y106        LUT5 (Prop_lut5_I3_O)        0.045     2.710 r  mmap_i/graphics_pipeline/gslice/inst/g/state_m[1]_i_1/O
                         net (fo=1, routed)           0.000     2.710    mmap_i/graphics_pipeline/gslice/inst/g/state_m[1]_i_1_n_0
    SLICE_X41Y106        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/state_m_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        0.910     1.276    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X41Y106        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/state_m_reg[1]/C
                         clock pessimism              0.000     1.276    
                         clock uncertainty            0.420     1.696    
    SLICE_X41Y106        FDRE (Hold_fdre_C_D)         0.092     1.788    mmap_i/graphics_pipeline/gslice/inst/g/state_m_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           2.710    
  -------------------------------------------------------------------
                         slack                                  0.922    

Slack (MET) :             1.033ns  (arrival time - required time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice/inst/g/state_m_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 0.186ns (5.447%)  route 3.229ns (94.553%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.871ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.636    -0.595    mmap_i/display/vidsel/inst/vclock
    SLICE_X49Y109        FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           3.229     2.775    mmap_i/graphics_pipeline/gslice/inst/g/pixel_vsync
    SLICE_X41Y106        LUT5 (Prop_lut5_I0_O)        0.045     2.820 r  mmap_i/graphics_pipeline/gslice/inst/g/state_m[0]_i_1/O
                         net (fo=1, routed)           0.000     2.820    mmap_i/graphics_pipeline/gslice/inst/g/state_m[0]_i_1_n_0
    SLICE_X41Y106        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/state_m_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        0.910     1.276    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X41Y106        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/state_m_reg[0]/C
                         clock pessimism              0.000     1.276    
                         clock uncertainty            0.420     1.696    
    SLICE_X41Y106        FDRE (Hold_fdre_C_D)         0.091     1.787    mmap_i/graphics_pipeline/gslice/inst/g/state_m_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           2.820    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.156ns  (arrival time - required time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.537ns  (logic 0.186ns (5.258%)  route 3.351ns (94.742%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.870ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.636    -0.595    mmap_i/display/vidsel/inst/vclock
    SLICE_X49Y109        FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           3.351     2.897    mmap_i/graphics_pipeline/gslice/inst/g/pixel_vsync
    SLICE_X48Y109        LUT4 (Prop_lut4_I0_O)        0.045     2.942 r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_i_1/O
                         net (fo=10, routed)          0.000     2.942    mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_i_1_n_0
    SLICE_X48Y109        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        0.909     1.275    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X48Y109        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg/C
                         clock pessimism              0.000     1.275    
                         clock uncertainty            0.420     1.695    
    SLICE_X48Y109        FDRE (Hold_fdre_C_D)         0.091     1.786    mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           2.942    
  -------------------------------------------------------------------
                         slack                                  1.156    

Slack (MET) :             1.456ns  (arrival time - required time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.817ns  (logic 0.186ns (4.874%)  route 3.631ns (95.127%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.870ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.636    -0.595    mmap_i/display/vidsel/inst/vclock
    SLICE_X49Y109        FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           3.351     2.897    mmap_i/graphics_pipeline/gslice/inst/g/pixel_vsync
    SLICE_X48Y109        LUT4 (Prop_lut4_I0_O)        0.045     2.942 r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_i_1/O
                         net (fo=10, routed)          0.279     3.222    mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_i_1_n_0
    SLICE_X48Y109        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        0.909     1.275    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X48Y109        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_7/C
                         clock pessimism              0.000     1.275    
                         clock uncertainty            0.420     1.695    
    SLICE_X48Y109        FDRE (Hold_fdre_C_D)         0.070     1.765    mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_7
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           3.222    
  -------------------------------------------------------------------
                         slack                                  1.456    

Slack (MET) :             1.460ns  (arrival time - required time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_6/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.817ns  (logic 0.186ns (4.874%)  route 3.631ns (95.127%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.870ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.636    -0.595    mmap_i/display/vidsel/inst/vclock
    SLICE_X49Y109        FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           3.351     2.897    mmap_i/graphics_pipeline/gslice/inst/g/pixel_vsync
    SLICE_X48Y109        LUT4 (Prop_lut4_I0_O)        0.045     2.942 r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_i_1/O
                         net (fo=10, routed)          0.279     3.222    mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_i_1_n_0
    SLICE_X48Y109        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        0.909     1.275    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X48Y109        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_6/C
                         clock pessimism              0.000     1.275    
                         clock uncertainty            0.420     1.695    
    SLICE_X48Y109        FDRE (Hold_fdre_C_D)         0.066     1.761    mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_6
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           3.222    
  -------------------------------------------------------------------
                         slack                                  1.460    

Slack (MET) :             1.517ns  (arrival time - required time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_8/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.186ns (4.794%)  route 3.694ns (95.206%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.870ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.636    -0.595    mmap_i/display/vidsel/inst/vclock
    SLICE_X49Y109        FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           3.351     2.897    mmap_i/graphics_pipeline/gslice/inst/g/pixel_vsync
    SLICE_X48Y109        LUT4 (Prop_lut4_I0_O)        0.045     2.942 r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_i_1/O
                         net (fo=10, routed)          0.342     3.285    mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_i_1_n_0
    SLICE_X48Y109        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        0.909     1.275    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X48Y109        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_8/C
                         clock pessimism              0.000     1.275    
                         clock uncertainty            0.420     1.695    
    SLICE_X48Y109        FDRE (Hold_fdre_C_D)         0.072     1.767    mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_8
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           3.285    
  -------------------------------------------------------------------
                         slack                                  1.517    

Slack (MET) :             1.642ns  (arrival time - required time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.021ns  (logic 0.186ns (4.626%)  route 3.835ns (95.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.892ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.636    -0.595    mmap_i/display/vidsel/inst/vclock
    SLICE_X49Y109        FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           3.351     2.897    mmap_i/graphics_pipeline/gslice/inst/g/pixel_vsync
    SLICE_X48Y109        LUT4 (Prop_lut4_I0_O)        0.045     2.942 r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_i_1/O
                         net (fo=10, routed)          0.483     3.426    mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_i_1_n_0
    SLICE_X55Y105        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        0.931     1.297    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X55Y105        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_4/C
                         clock pessimism              0.000     1.297    
                         clock uncertainty            0.420     1.717    
    SLICE_X55Y105        FDRE (Hold_fdre_C_D)         0.066     1.783    mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_4
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           3.426    
  -------------------------------------------------------------------
                         slack                                  1.642    

Slack (MET) :             1.698ns  (arrival time - required time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 0.186ns (4.580%)  route 3.875ns (95.420%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.636    -0.595    mmap_i/display/vidsel/inst/vclock
    SLICE_X49Y109        FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           3.351     2.897    mmap_i/graphics_pipeline/gslice/inst/g/pixel_vsync
    SLICE_X48Y109        LUT4 (Prop_lut4_I0_O)        0.045     2.942 r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_i_1/O
                         net (fo=10, routed)          0.523     3.466    mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_i_1_n_0
    SLICE_X44Y100        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        0.911     1.277    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X44Y100        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/C
                         clock pessimism              0.000     1.277    
                         clock uncertainty            0.420     1.697    
    SLICE_X44Y100        FDRE (Hold_fdre_C_D)         0.070     1.767    mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           3.466    
  -------------------------------------------------------------------
                         slack                                  1.698    

Slack (MET) :             1.701ns  (arrival time - required time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.059ns  (logic 0.186ns (4.582%)  route 3.873ns (95.418%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.636    -0.595    mmap_i/display/vidsel/inst/vclock
    SLICE_X49Y109        FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           3.351     2.897    mmap_i/graphics_pipeline/gslice/inst/g/pixel_vsync
    SLICE_X48Y109        LUT4 (Prop_lut4_I0_O)        0.045     2.942 r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_i_1/O
                         net (fo=10, routed)          0.522     3.464    mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_i_1_n_0
    SLICE_X33Y103        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        0.911     1.277    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X33Y103        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_5/C
                         clock pessimism              0.000     1.277    
                         clock uncertainty            0.420     1.697    
    SLICE_X33Y103        FDRE (Hold_fdre_C_D)         0.066     1.763    mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_5
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           3.464    
  -------------------------------------------------------------------
                         slack                                  1.701    

Slack (MET) :             1.709ns  (arrival time - required time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.186ns (4.583%)  route 3.872ns (95.417%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.636    -0.595    mmap_i/display/vidsel/inst/vclock
    SLICE_X49Y109        FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           3.351     2.897    mmap_i/graphics_pipeline/gslice/inst/g/pixel_vsync
    SLICE_X48Y109        LUT4 (Prop_lut4_I0_O)        0.045     2.942 r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_i_1/O
                         net (fo=10, routed)          0.521     3.463    mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_i_1_n_0
    SLICE_X32Y115        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        0.905     1.271    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X32Y115        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_2/C
                         clock pessimism              0.000     1.271    
                         clock uncertainty            0.420     1.691    
    SLICE_X32Y115        FDRE (Hold_fdre_C_D)         0.063     1.754    mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_2
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           3.463    
  -------------------------------------------------------------------
                         slack                                  1.709    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_mmap_clk_wiz_0_1

Setup :           49  Failing Endpoints,  Worst Slack       -7.362ns,  Total Violation     -324.968ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.565ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.362ns  (required time - arrival time)
  Source:                 mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_mmap_clk_wiz_0_1 rise@120.370ns - clk_fpga_0 rise@120.000ns)
  Data Path Delay:        2.213ns  (logic 0.580ns (26.206%)  route 1.633ns (73.794%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.740ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.602ns = ( 118.769 - 120.370 ) 
    Source Clock Delay      (SCD):    3.138ns = ( 123.138 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   121.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   121.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        1.844   123.138    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X44Y100        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.456   123.594 f  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/Q
                         net (fo=23, routed)          0.404   123.998    mmap_i/display/buffer_mux_0/pixel_buffer_sel_repN_1_alias
    SLICE_X46Y100        LUT1 (Prop_lut1_I0_O)        0.124   124.122 r  mmap_i/display/buffer_mux_0/buffer_1_enb_INST_0/O
                         net (fo=20, routed)          1.229   125.351    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/enb
    RAMB36_X3Y17         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                    120.370   120.370 r  
    H16                                               0.000   120.370 r  sysclk (IN)
                         net (fo=0)                   0.000   120.370    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   121.751 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.913    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   115.098 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   117.111    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   117.202 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.567   118.769    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y17         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.000   118.769    
                         clock uncertainty           -0.419   118.349    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360   117.989    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        117.989    
                         arrival time                        -125.351    
  -------------------------------------------------------------------
                         slack                                 -7.362    

Slack (VIOLATED) :        -7.344ns  (required time - arrival time)
  Source:                 mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_mmap_clk_wiz_0_1 rise@120.370ns - clk_fpga_0 rise@120.000ns)
  Data Path Delay:        2.286ns  (logic 0.580ns (25.377%)  route 1.706ns (74.623%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -4.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 118.942 - 120.370 ) 
    Source Clock Delay      (SCD):    3.138ns = ( 123.138 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   121.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   121.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        1.844   123.138    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X44Y100        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.456   123.594 f  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/Q
                         net (fo=23, routed)          1.056   124.650    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/pixel_buffer_sel_repN_1_alias
    SLICE_X50Y111        LUT3 (Prop_lut3_I1_O)        0.124   124.774 r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_enb_inferred__0/i_/O
                         net (fo=2, routed)           0.650   125.424    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ENB
    RAMB36_X3Y23         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                    120.370   120.370 r  
    H16                                               0.000   120.370 r  sysclk (IN)
                         net (fo=0)                   0.000   120.370    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   121.751 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.913    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   115.098 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   117.111    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   117.202 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.740   118.942    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y23         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.000   118.942    
                         clock uncertainty           -0.419   118.523    
    RAMB36_X3Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   118.080    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        118.079    
                         arrival time                        -125.424    
  -------------------------------------------------------------------
                         slack                                 -7.344    

Slack (VIOLATED) :        -7.325ns  (required time - arrival time)
  Source:                 mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_mmap_clk_wiz_0_1 rise@120.370ns - clk_fpga_0 rise@120.000ns)
  Data Path Delay:        2.293ns  (logic 0.580ns (25.297%)  route 1.713ns (74.703%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 118.885 - 120.370 ) 
    Source Clock Delay      (SCD):    3.138ns = ( 123.138 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   121.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   121.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        1.844   123.138    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X44Y100        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.456   123.594 f  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/Q
                         net (fo=23, routed)          0.404   123.998    mmap_i/display/buffer_mux_0/pixel_buffer_sel_repN_1_alias
    SLICE_X46Y100        LUT1 (Prop_lut1_I0_O)        0.124   124.122 r  mmap_i/display/buffer_mux_0/buffer_1_enb_INST_0/O
                         net (fo=20, routed)          1.309   125.431    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb
    RAMB36_X2Y23         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                    120.370   120.370 r  
    H16                                               0.000   120.370 r  sysclk (IN)
                         net (fo=0)                   0.000   120.370    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   121.751 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.913    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   115.098 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   117.111    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   117.202 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.683   118.885    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y23         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.000   118.885    
                         clock uncertainty           -0.419   118.466    
    RAMB36_X2Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360   118.106    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        118.106    
                         arrival time                        -125.431    
  -------------------------------------------------------------------
                         slack                                 -7.325    

Slack (VIOLATED) :        -7.313ns  (required time - arrival time)
  Source:                 mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_mmap_clk_wiz_0_1 rise@120.370ns - clk_fpga_0 rise@120.000ns)
  Data Path Delay:        2.158ns  (logic 0.580ns (26.877%)  route 1.578ns (73.123%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.746ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 118.763 - 120.370 ) 
    Source Clock Delay      (SCD):    3.138ns = ( 123.138 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   121.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   121.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        1.844   123.138    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X44Y100        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.456   123.594 f  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/Q
                         net (fo=23, routed)          0.404   123.998    mmap_i/display/buffer_mux_0/pixel_buffer_sel_repN_1_alias
    SLICE_X46Y100        LUT1 (Prop_lut1_I0_O)        0.124   124.122 r  mmap_i/display/buffer_mux_0/buffer_1_enb_INST_0/O
                         net (fo=20, routed)          1.174   125.296    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/enb
    RAMB36_X3Y16         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                    120.370   120.370 r  
    H16                                               0.000   120.370 r  sysclk (IN)
                         net (fo=0)                   0.000   120.370    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   121.751 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.913    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   115.098 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   117.111    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   117.202 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.561   118.763    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000   118.763    
                         clock uncertainty           -0.419   118.343    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360   117.983    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        117.983    
                         arrival time                        -125.296    
  -------------------------------------------------------------------
                         slack                                 -7.313    

Slack (VIOLATED) :        -7.247ns  (required time - arrival time)
  Source:                 mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_mmap_clk_wiz_0_1 rise@120.370ns - clk_fpga_0 rise@120.000ns)
  Data Path Delay:        2.271ns  (logic 0.580ns (25.534%)  route 1.691ns (74.466%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 118.942 - 120.370 ) 
    Source Clock Delay      (SCD):    3.138ns = ( 123.138 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   121.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   121.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        1.844   123.138    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X44Y100        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.456   123.594 f  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/Q
                         net (fo=23, routed)          0.404   123.998    mmap_i/display/buffer_mux_0/pixel_buffer_sel_repN_1_alias
    SLICE_X46Y100        LUT1 (Prop_lut1_I0_O)        0.124   124.122 r  mmap_i/display/buffer_mux_0/buffer_1_enb_INST_0/O
                         net (fo=20, routed)          1.287   125.409    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/enb
    RAMB36_X3Y23         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                    120.370   120.370 r  
    H16                                               0.000   120.370 r  sysclk (IN)
                         net (fo=0)                   0.000   120.370    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   121.751 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.913    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   115.098 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   117.111    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   117.202 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.740   118.942    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y23         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.000   118.942    
                         clock uncertainty           -0.419   118.523    
    RAMB36_X3Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360   118.163    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        118.163    
                         arrival time                        -125.409    
  -------------------------------------------------------------------
                         slack                                 -7.247    

Slack (VIOLATED) :        -7.220ns  (required time - arrival time)
  Source:                 mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_mmap_clk_wiz_0_1 rise@120.370ns - clk_fpga_0 rise@120.000ns)
  Data Path Delay:        2.165ns  (logic 0.580ns (26.785%)  route 1.585ns (73.215%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 118.946 - 120.370 ) 
    Source Clock Delay      (SCD):    3.138ns = ( 123.138 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   121.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   121.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        1.844   123.138    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X44Y100        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.456   123.594 f  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/Q
                         net (fo=23, routed)          0.588   124.182    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/pixel_buffer_sel_repN_1_alias
    SLICE_X44Y100        LUT5 (Prop_lut5_I1_O)        0.124   124.306 r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_65_LOPT_REMAP/O
                         net (fo=1, routed)           0.998   125.303    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_44
    RAMB36_X3Y22         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                    120.370   120.370 r  
    H16                                               0.000   120.370 r  sysclk (IN)
                         net (fo=0)                   0.000   120.370    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   121.751 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.913    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   115.098 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   117.111    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   117.202 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.744   118.946    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y22         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000   118.946    
                         clock uncertainty           -0.419   118.527    
    RAMB36_X3Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   118.084    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        118.083    
                         arrival time                        -125.303    
  -------------------------------------------------------------------
                         slack                                 -7.220    

Slack (VIOLATED) :        -7.198ns  (required time - arrival time)
  Source:                 mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_mmap_clk_wiz_0_1 rise@120.370ns - clk_fpga_0 rise@120.000ns)
  Data Path Delay:        2.169ns  (logic 0.580ns (26.735%)  route 1.589ns (73.265%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.619ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 118.889 - 120.370 ) 
    Source Clock Delay      (SCD):    3.138ns = ( 123.138 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   121.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   121.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        1.844   123.138    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X44Y100        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.456   123.594 f  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/Q
                         net (fo=23, routed)          0.404   123.998    mmap_i/display/buffer_mux_0/pixel_buffer_sel_repN_1_alias
    SLICE_X46Y100        LUT1 (Prop_lut1_I0_O)        0.124   124.122 r  mmap_i/display/buffer_mux_0/buffer_1_enb_INST_0/O
                         net (fo=20, routed)          1.185   125.307    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb
    RAMB36_X2Y22         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                    120.370   120.370 r  
    H16                                               0.000   120.370 r  sysclk (IN)
                         net (fo=0)                   0.000   120.370    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   121.751 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.913    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   115.098 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   117.111    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   117.202 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.687   118.889    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y22         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000   118.889    
                         clock uncertainty           -0.419   118.470    
    RAMB36_X2Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360   118.110    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        118.110    
                         arrival time                        -125.307    
  -------------------------------------------------------------------
                         slack                                 -7.198    

Slack (VIOLATED) :        -7.186ns  (required time - arrival time)
  Source:                 mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_mmap_clk_wiz_0_1 rise@120.370ns - clk_fpga_0 rise@120.000ns)
  Data Path Delay:        1.900ns  (logic 0.580ns (30.525%)  route 1.320ns (69.475%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.656ns = ( 118.715 - 120.370 ) 
    Source Clock Delay      (SCD):    3.138ns = ( 123.138 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   121.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   121.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        1.844   123.138    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X44Y100        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.456   123.594 r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/Q
                         net (fo=23, routed)          0.979   124.573    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/pixel_buffer_sel_repN_1_alias
    SLICE_X33Y92         LUT5 (Prop_lut5_I2_O)        0.124   124.697 r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_56_LOPT_REMAP/O
                         net (fo=1, routed)           0.341   125.038    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_38
    RAMB36_X2Y18         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                    120.370   120.370 r  
    H16                                               0.000   120.370 r  sysclk (IN)
                         net (fo=0)                   0.000   120.370    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   121.751 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.913    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   115.098 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   117.111    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   117.202 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.513   118.715    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000   118.715    
                         clock uncertainty           -0.419   118.295    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   117.852    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        117.852    
                         arrival time                        -125.038    
  -------------------------------------------------------------------
                         slack                                 -7.186    

Slack (VIOLATED) :        -7.183ns  (required time - arrival time)
  Source:                 mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_mmap_clk_wiz_0_1 rise@120.370ns - clk_fpga_0 rise@120.000ns)
  Data Path Delay:        1.954ns  (logic 0.580ns (29.678%)  route 1.374ns (70.322%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 118.772 - 120.370 ) 
    Source Clock Delay      (SCD):    3.138ns = ( 123.138 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   121.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   121.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        1.844   123.138    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X44Y100        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.456   123.594 f  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/Q
                         net (fo=23, routed)          1.032   124.626    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/pixel_buffer_sel_repN_1_alias
    SLICE_X54Y92         LUT5 (Prop_lut5_I2_O)        0.124   124.750 r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_71_LOPT_REMAP/O
                         net (fo=1, routed)           0.343   125.092    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_48
    RAMB36_X3Y18         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                    120.370   120.370 r  
    H16                                               0.000   120.370 r  sysclk (IN)
                         net (fo=0)                   0.000   120.370    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   121.751 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.913    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   115.098 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   117.111    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   117.202 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.570   118.772    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y18         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000   118.772    
                         clock uncertainty           -0.419   118.352    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   117.909    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        117.909    
                         arrival time                        -125.092    
  -------------------------------------------------------------------
                         slack                                 -7.183    

Slack (VIOLATED) :        -7.137ns  (required time - arrival time)
  Source:                 mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_mmap_clk_wiz_0_1 rise@120.370ns - clk_fpga_0 rise@120.000ns)
  Data Path Delay:        1.910ns  (logic 0.580ns (30.361%)  route 1.330ns (69.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -4.735ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.597ns = ( 118.774 - 120.370 ) 
    Source Clock Delay      (SCD):    3.138ns = ( 123.138 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   121.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   121.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        1.844   123.138    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X44Y100        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.456   123.594 f  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/Q
                         net (fo=23, routed)          0.881   124.475    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/pixel_buffer_sel_repN_1_alias
    SLICE_X52Y97         LUT3 (Prop_lut3_I2_O)        0.124   124.599 r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_enb_inferred__2/i_/O
                         net (fo=2, routed)           0.449   125.048    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ENB
    RAMB36_X3Y19         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                    120.370   120.370 r  
    H16                                               0.000   120.370 r  sysclk (IN)
                         net (fo=0)                   0.000   120.370    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   121.751 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.913    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   115.098 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   117.111    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   117.202 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.572   118.774    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y19         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.000   118.774    
                         clock uncertainty           -0.419   118.354    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   117.911    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        117.911    
                         arrival time                        -125.048    
  -------------------------------------------------------------------
                         slack                                 -7.137    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.565ns  (arrival time - required time)
  Source:                 mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.181%)  route 0.152ns (51.819%))
  Logic Levels:           0  
  Clock Path Skew:        -1.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        0.640     0.976    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X33Y103        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y103        FDRE (Prop_fdre_C_Q)         0.141     1.117 r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_5/Q
                         net (fo=1, routed)           0.152     1.269    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/pixel_buffer_sel_repN_5_alias
    RAMB36_X2Y20         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.954    -0.785    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y20         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000    -0.785    
                         clock uncertainty            0.419    -0.366    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_REGCEB)
                                                      0.069    -0.297    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  1.565    

Slack (MET) :             1.636ns  (arrival time - required time)
  Source:                 mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.640%)  route 0.224ns (61.360%))
  Logic Levels:           0  
  Clock Path Skew:        -1.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        0.658     0.994    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X55Y105        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y105        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_4/Q
                         net (fo=3, routed)           0.224     1.359    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/pixel_buffer_sel_repN_4_alias
    RAMB36_X3Y20         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.974    -0.765    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y20         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000    -0.765    
                         clock uncertainty            0.419    -0.346    
    RAMB36_X3Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_REGCEB)
                                                      0.069    -0.277    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                           1.359    
  -------------------------------------------------------------------
                         slack                                  1.636    

Slack (MET) :             1.648ns  (arrival time - required time)
  Source:                 mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.437%)  route 0.236ns (62.563%))
  Logic Levels:           0  
  Clock Path Skew:        -1.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        0.658     0.994    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X55Y105        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y105        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_4/Q
                         net (fo=3, routed)           0.236     1.371    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/pixel_buffer_sel_repN_4_alias
    RAMB36_X3Y21         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.973    -0.766    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y21         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.000    -0.766    
                         clock uncertainty            0.419    -0.347    
    RAMB36_X3Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_REGCEB)
                                                      0.069    -0.278    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  1.648    

Slack (MET) :             1.666ns  (arrival time - required time)
  Source:                 mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.272%)  route 0.224ns (57.728%))
  Logic Levels:           0  
  Clock Path Skew:        -1.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        0.558     0.894    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X32Y95         FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_3/Q
                         net (fo=2, routed)           0.224     1.282    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/pixel_buffer_sel_repN_3_alias
    RAMB36_X2Y18         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.866    -0.873    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000    -0.873    
                         clock uncertainty            0.419    -0.454    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_REGCEB)
                                                      0.069    -0.385    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  1.666    

Slack (MET) :             1.667ns  (arrival time - required time)
  Source:                 mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.099%)  route 0.226ns (57.901%))
  Logic Levels:           0  
  Clock Path Skew:        -1.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        0.558     0.894    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X32Y95         FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_3/Q
                         net (fo=2, routed)           0.226     1.283    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/pixel_buffer_sel_repN_3_alias
    RAMB36_X2Y19         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.867    -0.872    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y19         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.000    -0.872    
                         clock uncertainty            0.419    -0.453    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_REGCEB)
                                                      0.069    -0.384    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  1.667    

Slack (MET) :             1.779ns  (arrival time - required time)
  Source:                 mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.582%)  route 0.215ns (60.418%))
  Logic Levels:           0  
  Clock Path Skew:        -1.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        0.639     0.975    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X44Y100        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/Q
                         net (fo=23, routed)          0.215     1.331    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/pixel_buffer_sel_repN_1_alias
    SLICE_X43Y100        FDRE                                         r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.911    -0.829    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X43Y100        FDRE                                         r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.000    -0.829    
                         clock uncertainty            0.419    -0.409    
    SLICE_X43Y100        FDRE (Hold_fdre_C_CE)       -0.039    -0.448    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  1.779    

Slack (MET) :             1.779ns  (arrival time - required time)
  Source:                 mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.582%)  route 0.215ns (60.418%))
  Logic Levels:           0  
  Clock Path Skew:        -1.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        0.639     0.975    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X44Y100        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/Q
                         net (fo=23, routed)          0.215     1.331    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/pixel_buffer_sel_repN_1_alias
    SLICE_X43Y100        FDRE                                         r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.911    -0.829    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X43Y100        FDRE                                         r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.000    -0.829    
                         clock uncertainty            0.419    -0.409    
    SLICE_X43Y100        FDRE (Hold_fdre_C_CE)       -0.039    -0.448    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  1.779    

Slack (MET) :             1.779ns  (arrival time - required time)
  Source:                 mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.582%)  route 0.215ns (60.418%))
  Logic Levels:           0  
  Clock Path Skew:        -1.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        0.639     0.975    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X44Y100        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/Q
                         net (fo=23, routed)          0.215     1.331    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/pixel_buffer_sel_repN_1_alias
    SLICE_X43Y100        FDRE                                         r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.911    -0.829    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X43Y100        FDRE                                         r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.000    -0.829    
                         clock uncertainty            0.419    -0.409    
    SLICE_X43Y100        FDRE (Hold_fdre_C_CE)       -0.039    -0.448    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  1.779    

Slack (MET) :             1.779ns  (arrival time - required time)
  Source:                 mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.582%)  route 0.215ns (60.418%))
  Logic Levels:           0  
  Clock Path Skew:        -1.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        0.639     0.975    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X44Y100        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/Q
                         net (fo=23, routed)          0.215     1.331    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/pixel_buffer_sel_repN_1_alias
    SLICE_X43Y100        FDRE                                         r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.911    -0.829    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X43Y100        FDRE                                         r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                         clock pessimism              0.000    -0.829    
                         clock uncertainty            0.419    -0.409    
    SLICE_X43Y100        FDRE (Hold_fdre_C_CE)       -0.039    -0.448    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  1.779    

Slack (MET) :             1.791ns  (arrival time - required time)
  Source:                 mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_67_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.186ns (39.075%)  route 0.290ns (60.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        0.550     0.886    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X51Y89         FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDRE (Prop_fdre_C_Q)         0.141     1.027 f  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica/Q
                         net (fo=2, routed)           0.167     1.194    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/pixel_buffer_sel_repN_alias
    SLICE_X53Y87         LUT3 (Prop_lut3_I2_O)        0.045     1.239 r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_enb_inferred__1/i_/O
                         net (fo=2, routed)           0.123     1.362    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ENB
    SLICE_X53Y86         FDCE                                         r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_67_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.815    -0.925    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    SLICE_X53Y86         FDCE                                         r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_67_cooolDelFlop/C
                         clock pessimism              0.000    -0.925    
                         clock uncertainty            0.419    -0.505    
    SLICE_X53Y86         FDCE (Hold_fdce_C_D)         0.076    -0.429    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_67_cooolDelFlop
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  1.791    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmap_clk_wiz_0
  To Clock:  clk_out1_mmap_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.605ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.605ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.710ns  (logic 0.518ns (10.998%)  route 4.192ns (89.002%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 7.651 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.843    -0.873    mmap_i/display/videogen/inst/vclock
    SLICE_X38Y108        FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.355 r  mmap_i/display/videogen/inst/hcount_reg[8]/Q
                         net (fo=21, routed)          4.192     3.837    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X3Y16         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.561     7.651    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.466     8.118    
                         clock uncertainty           -0.110     8.007    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566     7.441    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          7.441    
                         arrival time                          -3.837    
  -------------------------------------------------------------------
                         slack                                  3.605    

Slack (MET) :             3.642ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/vcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.796ns  (logic 0.642ns (13.386%)  route 4.154ns (86.614%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 7.651 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.843    -0.873    mmap_i/display/videogen/inst/vclock
    SLICE_X36Y108        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.355 f  mmap_i/display/videogen/inst/vcount_reg[8]/Q
                         net (fo=22, routed)          3.501     3.145    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/pwropt_5
    SLICE_X53Y89         LUT5 (Prop_lut5_I0_O)        0.124     3.269 r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_68_LOPT_REMAP/O
                         net (fo=1, routed)           0.654     3.923    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_46
    RAMB36_X3Y16         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.561     7.651    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.466     8.118    
                         clock uncertainty           -0.110     8.007    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     7.564    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          7.564    
                         arrival time                          -3.923    
  -------------------------------------------------------------------
                         slack                                  3.642    

Slack (MET) :             3.807ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.508ns  (logic 0.518ns (11.490%)  route 3.990ns (88.510%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 7.651 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.843    -0.873    mmap_i/display/videogen/inst/vclock
    SLICE_X38Y107        FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y107        FDRE (Prop_fdre_C_Q)         0.518    -0.355 r  mmap_i/display/videogen/inst/hcount_reg[7]/Q
                         net (fo=21, routed)          3.990     3.635    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X3Y16         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.561     7.651    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.466     8.118    
                         clock uncertainty           -0.110     8.007    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566     7.441    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          7.441    
                         arrival time                          -3.635    
  -------------------------------------------------------------------
                         slack                                  3.807    

Slack (MET) :             3.883ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.432ns  (logic 0.456ns (10.288%)  route 3.976ns (89.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 7.651 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.843    -0.873    mmap_i/display/videogen/inst/vclock
    SLICE_X37Y108        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y108        FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  mmap_i/display/videogen/inst/vcount_reg[5]/Q
                         net (fo=22, routed)          3.976     3.559    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[13]
    RAMB36_X3Y16         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.561     7.651    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.466     8.118    
                         clock uncertainty           -0.110     8.007    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566     7.441    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          7.441    
                         arrival time                          -3.559    
  -------------------------------------------------------------------
                         slack                                  3.883    

Slack (MET) :             3.912ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.401ns  (logic 0.518ns (11.769%)  route 3.883ns (88.231%))
  Logic Levels:           0  
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 7.651 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.844    -0.872    mmap_i/display/videogen/inst/vclock
    SLICE_X38Y106        FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y106        FDRE (Prop_fdre_C_Q)         0.518    -0.354 r  mmap_i/display/videogen/inst/hcount_reg[2]/Q
                         net (fo=18, routed)          3.883     3.529    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X3Y16         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.561     7.651    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.466     8.118    
                         clock uncertainty           -0.110     8.007    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.566     7.441    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          7.441    
                         arrival time                          -3.529    
  -------------------------------------------------------------------
                         slack                                  3.912    

Slack (MET) :             3.919ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.396ns  (logic 0.518ns (11.784%)  route 3.878ns (88.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 7.651 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.843    -0.873    mmap_i/display/videogen/inst/vclock
    SLICE_X38Y107        FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y107        FDRE (Prop_fdre_C_Q)         0.518    -0.355 r  mmap_i/display/videogen/inst/hcount_reg[4]/Q
                         net (fo=21, routed)          3.878     3.522    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X3Y16         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.561     7.651    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.466     8.118    
                         clock uncertainty           -0.110     8.007    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566     7.441    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          7.441    
                         arrival time                          -3.522    
  -------------------------------------------------------------------
                         slack                                  3.919    

Slack (MET) :             3.949ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.372ns  (logic 0.518ns (11.848%)  route 3.854ns (88.152%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.602ns = ( 7.657 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.843    -0.873    mmap_i/display/videogen/inst/vclock
    SLICE_X38Y108        FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.355 r  mmap_i/display/videogen/inst/hcount_reg[8]/Q
                         net (fo=21, routed)          3.854     3.499    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X3Y17         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.567     7.657    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y17         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.466     8.124    
                         clock uncertainty           -0.110     8.013    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566     7.447    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          7.447    
                         arrival time                          -3.499    
  -------------------------------------------------------------------
                         slack                                  3.949    

Slack (MET) :             4.006ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.309ns  (logic 0.518ns (12.022%)  route 3.791ns (87.978%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 7.651 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.843    -0.873    mmap_i/display/videogen/inst/vclock
    SLICE_X38Y108        FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.355 r  mmap_i/display/videogen/inst/hcount_reg[9]/Q
                         net (fo=21, routed)          3.791     3.435    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X3Y16         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.561     7.651    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.466     8.118    
                         clock uncertainty           -0.110     8.007    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566     7.441    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          7.441    
                         arrival time                          -3.435    
  -------------------------------------------------------------------
                         slack                                  4.006    

Slack (MET) :             4.006ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/vcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.437ns  (logic 0.642ns (14.468%)  route 3.795ns (85.532%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.602ns = ( 7.657 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.843    -0.873    mmap_i/display/videogen/inst/vclock
    SLICE_X36Y108        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.355 f  mmap_i/display/videogen/inst/vcount_reg[8]/Q
                         net (fo=22, routed)          3.347     2.992    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addrb[16]
    SLICE_X53Y87         LUT3 (Prop_lut3_I0_O)        0.124     3.116 r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_enb_inferred__1/i_/O
                         net (fo=2, routed)           0.449     3.564    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ENB
    RAMB36_X3Y17         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.567     7.657    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y17         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.466     8.124    
                         clock uncertainty           -0.110     8.013    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     7.570    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          7.570    
                         arrival time                          -3.564    
  -------------------------------------------------------------------
                         slack                                  4.006    

Slack (MET) :             4.009ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 0.478ns (11.561%)  route 3.656ns (88.439%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 7.651 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.843    -0.873    mmap_i/display/videogen/inst/vclock
    SLICE_X36Y108        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y108        FDRE (Prop_fdre_C_Q)         0.478    -0.395 r  mmap_i/display/videogen/inst/vcount_reg[2]/Q
                         net (fo=23, routed)          3.656     3.261    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X3Y16         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.561     7.651    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.466     8.118    
                         clock uncertainty           -0.110     8.007    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.737     7.270    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          7.270    
                         arrival time                          -3.261    
  -------------------------------------------------------------------
                         slack                                  4.009    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.708    -0.523    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X110Y122       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y122       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[0]/Q
                         net (fo=1, routed)           0.086    -0.296    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[0]
    SLICE_X111Y122       LUT2 (Prop_lut2_I1_O)        0.045    -0.251 r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.251    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[0]_i_1__0_n_0
    SLICE_X111Y122       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.981    -0.759    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X111Y122       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                         clock pessimism              0.249    -0.510    
                         clock uncertainty            0.110    -0.400    
    SLICE_X111Y122       FDRE (Hold_fdre_C_D)         0.091    -0.309    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 mmap_i/display/vidsel/inst/hcountd1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/vidsel/inst/hcountd2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.637    -0.594    mmap_i/display/vidsel/inst/vclock
    SLICE_X40Y108        FDRE                                         r  mmap_i/display/vidsel/inst/hcountd1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  mmap_i/display/vidsel/inst/hcountd1_reg[10]/Q
                         net (fo=1, routed)           0.114    -0.339    mmap_i/display/vidsel/inst/hcountd1[10]
    SLICE_X40Y108        FDRE                                         r  mmap_i/display/vidsel/inst/hcountd2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.909    -0.831    mmap_i/display/vidsel/inst/vclock
    SLICE_X40Y108        FDRE                                         r  mmap_i/display/vidsel/inst/hcountd2_reg[10]/C
                         clock pessimism              0.237    -0.594    
                         clock uncertainty            0.110    -0.484    
    SLICE_X40Y108        FDRE (Hold_fdre_C_D)         0.070    -0.414    mmap_i/display/vidsel/inst/hcountd2_reg[10]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.114%)  route 0.115ns (44.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.638    -0.593    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y101        FDRE                                         r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=1, routed)           0.115    -0.337    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X48Y101        FDRE                                         r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.911    -0.829    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y101        FDRE                                         r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.236    -0.593    
                         clock uncertainty            0.110    -0.483    
    SLICE_X48Y101        FDRE (Hold_fdre_C_D)         0.066    -0.417    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.032%)  route 0.125ns (46.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.638    -0.593    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y101        FDRE                                         r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.125    -0.327    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X48Y101        FDRE                                         r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.911    -0.829    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y101        FDRE                                         r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.236    -0.593    
                         clock uncertainty            0.110    -0.483    
    SLICE_X48Y101        FDRE (Hold_fdre_C_D)         0.070    -0.413    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.226ns (67.366%)  route 0.109ns (32.634%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.705    -0.526    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X110Y125       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y125       FDRE (Prop_fdre_C_Q)         0.128    -0.398 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[4]/Q
                         net (fo=1, routed)           0.109    -0.289    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[4]
    SLICE_X112Y125       LUT5 (Prop_lut5_I3_O)        0.098    -0.191 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/q_out_20_in[4]
    SLICE_X112Y125       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.978    -0.762    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y125       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                         clock pessimism              0.249    -0.513    
                         clock uncertainty            0.110    -0.403    
    SLICE_X112Y125       FDSE (Hold_fdse_C_D)         0.120    -0.283    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.643    -0.589    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y2         FDPE (Prop_fdpe_C_Q)         0.128    -0.461 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/Q
                         net (fo=2, routed)           0.069    -0.392    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[0]
    SLICE_X113Y2         LUT3 (Prop_lut3_I1_O)        0.099    -0.293 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost0/O
                         net (fo=1, routed)           0.000    -0.293    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost0_n_0
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.914    -0.826    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.237    -0.589    
                         clock uncertainty            0.110    -0.478    
    SLICE_X113Y2         FDPE (Hold_fdpe_C_D)         0.091    -0.387    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.212ns (59.355%)  route 0.145ns (40.645%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.709    -0.522    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y120       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y120       FDRE (Prop_fdre_C_Q)         0.164    -0.358 r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/Q
                         net (fo=1, routed)           0.145    -0.213    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[6]
    SLICE_X112Y121       LUT2 (Prop_lut2_I0_O)        0.048    -0.165 r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[6]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.165    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[6]_i_1__1_n_0
    SLICE_X112Y121       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.982    -0.758    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y121       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
                         clock pessimism              0.249    -0.509    
                         clock uncertainty            0.110    -0.399    
    SLICE_X112Y121       FDSE (Hold_fdse_C_D)         0.131    -0.268    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.413%)  route 0.162ns (46.587%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.707    -0.524    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X107Y122       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/Q
                         net (fo=10, routed)          0.162    -0.221    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_[1]
    SLICE_X108Y122       LUT6 (Prop_lut6_I3_O)        0.045    -0.176 r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.176    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_2[2]
    SLICE_X108Y122       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.978    -0.762    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X108Y122       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/C
                         clock pessimism              0.251    -0.511    
                         clock uncertainty            0.110    -0.401    
    SLICE_X108Y122       FDRE (Hold_fdre_C_D)         0.120    -0.281    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.051%)  route 0.140ns (42.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.708    -0.523    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X110Y121       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y121       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/Q
                         net (fo=1, routed)           0.140    -0.242    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[1]
    SLICE_X111Y122       LUT2 (Prop_lut2_I1_O)        0.045    -0.197 r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.197    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[1]_i_1__0_n_0
    SLICE_X111Y122       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.981    -0.759    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X111Y122       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
                         clock pessimism              0.249    -0.510    
                         clock uncertainty            0.110    -0.400    
    SLICE_X111Y122       FDRE (Hold_fdre_C_D)         0.092    -0.308    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.113%)  route 0.171ns (47.887%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.708    -0.523    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X107Y129       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y129       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/Q
                         net (fo=10, routed)          0.171    -0.211    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_[1]
    SLICE_X108Y129       LUT6 (Prop_lut6_I3_O)        0.045    -0.166 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.166    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_2[2]
    SLICE_X108Y129       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.980    -0.760    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X108Y129       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]/C
                         clock pessimism              0.251    -0.509    
                         clock uncertainty            0.110    -0.399    
    SLICE_X108Y129       FDRE (Hold_fdre_C_D)         0.120    -0.279    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.112    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmap_clk_wiz_0_1
  To Clock:  PixelClkIO_1

Setup :            0  Failing Endpoints,  Worst Slack        3.164ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.164ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.041ns  (logic 0.419ns (5.211%)  route 7.622ns (94.789%))
  Logic Levels:           0  
  Clock Path Skew:        3.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.173ns = ( 11.432 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         2.048    -0.668    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y117       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.419    -0.249 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.622     7.372    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    11.432    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.885    
                         clock uncertainty           -0.324    11.561    
    OLOGIC_X1Y130        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.537    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.537    
                         arrival time                          -7.372    
  -------------------------------------------------------------------
                         slack                                  3.164    

Slack (MET) :             3.455ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.750ns  (logic 0.419ns (5.406%)  route 7.331ns (94.594%))
  Logic Levels:           0  
  Clock Path Skew:        3.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.173ns = ( 11.432 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         2.048    -0.668    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y117       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.419    -0.249 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.331     7.082    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y129        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    11.432    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y129        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.452    11.885    
                         clock uncertainty           -0.324    11.561    
    OLOGIC_X1Y129        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.537    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.537    
                         arrival time                          -7.082    
  -------------------------------------------------------------------
                         slack                                  3.455    

Slack (MET) :             3.602ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.602ns  (logic 0.419ns (5.512%)  route 7.183ns (94.488%))
  Logic Levels:           0  
  Clock Path Skew:        3.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         2.048    -0.668    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y117       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.419    -0.249 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.183     6.933    mmap_i/display/rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y128        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y128        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y128        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.536    mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.536    
                         arrival time                          -6.933    
  -------------------------------------------------------------------
                         slack                                  3.602    

Slack (MET) :             3.750ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.453ns  (logic 0.419ns (5.622%)  route 7.034ns (94.378%))
  Logic Levels:           0  
  Clock Path Skew:        3.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         2.048    -0.668    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y117       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.419    -0.249 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.034     6.785    mmap_i/display/rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y127        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y127        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y127        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.536    mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.536    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  3.750    

Slack (MET) :             3.897ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.305ns  (logic 0.419ns (5.736%)  route 6.886ns (94.264%))
  Logic Levels:           0  
  Clock Path Skew:        3.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.170ns = ( 11.429 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         2.048    -0.668    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y117       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.419    -0.249 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.886     6.637    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    11.429    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.882    
                         clock uncertainty           -0.324    11.558    
    OLOGIC_X1Y126        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.534    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.534    
                         arrival time                          -6.637    
  -------------------------------------------------------------------
                         slack                                  3.897    

Slack (MET) :             4.045ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.157ns  (logic 0.419ns (5.854%)  route 6.738ns (94.146%))
  Logic Levels:           0  
  Clock Path Skew:        3.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.170ns = ( 11.429 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         2.048    -0.668    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y117       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.419    -0.249 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.738     6.489    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y125        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    11.429    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.452    11.882    
                         clock uncertainty           -0.324    11.558    
    OLOGIC_X1Y125        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.534    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.534    
                         arrival time                          -6.489    
  -------------------------------------------------------------------
                         slack                                  4.045    

Slack (MET) :             4.367ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.837ns  (logic 0.419ns (6.128%)  route 6.418ns (93.872%))
  Logic Levels:           0  
  Clock Path Skew:        3.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         2.048    -0.668    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y117       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.419    -0.249 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.418     6.169    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.536    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.536    
                         arrival time                          -6.169    
  -------------------------------------------------------------------
                         slack                                  4.367    

Slack (MET) :             4.492ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.118ns  (logic 0.518ns (7.278%)  route 6.600ns (92.722%))
  Logic Levels:           0  
  Clock Path Skew:        3.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.170ns = ( 11.429 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         2.039    -0.677    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y126       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDRE (Prop_fdre_C_Q)         0.518    -0.159 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           6.600     6.440    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[7]
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    11.429    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.882    
                         clock uncertainty           -0.324    11.558    
    OLOGIC_X1Y126        OSERDESE2 (Setup_oserdese2_CLKDIV_D8)
                                                     -0.625    10.933    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.933    
                         arrival time                          -6.440    
  -------------------------------------------------------------------
                         slack                                  4.492    

Slack (MET) :             4.515ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.689ns  (logic 0.419ns (6.264%)  route 6.270ns (93.736%))
  Logic Levels:           0  
  Clock Path Skew:        3.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         2.048    -0.668    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y117       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.419    -0.249 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.270     6.021    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y121        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y121        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.536    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.536    
                         arrival time                          -6.021    
  -------------------------------------------------------------------
                         slack                                  4.515    

Slack (MET) :             5.073ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.538ns  (logic 0.518ns (7.923%)  route 6.020ns (92.077%))
  Logic Levels:           0  
  Clock Path Skew:        3.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         2.040    -0.676    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y122       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDRE (Prop_fdre_C_Q)         0.518    -0.158 r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           6.020     5.861    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[3]
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    10.935    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.935    
                         arrival time                          -5.861    
  -------------------------------------------------------------------
                         slack                                  5.073    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.423ns  (logic 0.367ns (8.297%)  route 4.056ns (91.703%))
  Logic Levels:           0  
  Clock Path Skew:        4.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.234ns
    Source Clock Delay      (SCD):    -1.323ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.846    -1.323    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X111Y122       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y122       FDRE (Prop_fdre_C_Q)         0.367    -0.956 r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           4.056     3.101    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.806    -0.910    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.822 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.889     1.067    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.168 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     3.234    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.452     2.782    
                         clock uncertainty            0.324     3.106    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                     -0.063     3.043    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.043    
                         arrival time                           3.101    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.486ns  (logic 0.367ns (8.182%)  route 4.119ns (91.818%))
  Logic Levels:           0  
  Clock Path Skew:        4.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.234ns
    Source Clock Delay      (SCD):    -1.323ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.846    -1.323    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X111Y122       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y122       FDRE (Prop_fdre_C_Q)         0.367    -0.956 r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           4.119     3.163    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.806    -0.910    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.822 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.889     1.067    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.168 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     3.234    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.452     2.782    
                         clock uncertainty            0.324     3.106    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                     -0.063     3.043    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.043    
                         arrival time                           3.163    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.518ns  (logic 0.418ns (9.252%)  route 4.100ns (90.748%))
  Logic Levels:           0  
  Clock Path Skew:        4.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.232ns
    Source Clock Delay      (SCD):    -1.324ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.845    -1.324    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y126       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDRE (Prop_fdre_C_Q)         0.418    -0.906 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           4.100     3.194    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.806    -0.910    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.822 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.889     1.067    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.168 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     3.232    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.452     2.780    
                         clock uncertainty            0.324     3.104    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                     -0.063     3.041    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.041    
                         arrival time                           3.194    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.523ns  (logic 0.418ns (9.241%)  route 4.105ns (90.759%))
  Logic Levels:           0  
  Clock Path Skew:        4.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.232ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.843    -1.326    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y125       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y125       FDSE (Prop_fdse_C_Q)         0.418    -0.908 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           4.105     3.197    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[8]
    OLOGIC_X1Y125        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.806    -0.910    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.822 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.889     1.067    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.168 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     3.232    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.452     2.780    
                         clock uncertainty            0.324     3.104    
    OLOGIC_X1Y125        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.063     3.041    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -3.041    
                         arrival time                           3.197    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.530ns  (logic 0.418ns (9.227%)  route 4.112ns (90.773%))
  Logic Levels:           0  
  Clock Path Skew:        4.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.232ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.843    -1.326    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y125       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y125       FDSE (Prop_fdse_C_Q)         0.418    -0.908 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           4.112     3.205    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[6]
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.806    -0.910    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.822 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.889     1.067    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.168 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     3.232    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.452     2.780    
                         clock uncertainty            0.324     3.104    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.063     3.041    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.041    
                         arrival time                           3.205    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.312ns  (logic 0.141ns (6.100%)  route 2.171ns (93.900%))
  Logic Levels:           0  
  Clock Path Skew:        1.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.764ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.709    -0.522    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X111Y129       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y129       FDSE (Prop_fdse_C_Q)         0.141    -0.381 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           2.171     1.790    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[2]
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.864    -0.876    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     0.764    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.273    
                         clock uncertainty            0.324     1.597    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.616    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.412ns  (logic 0.337ns (7.638%)  route 4.075ns (92.362%))
  Logic Levels:           0  
  Clock Path Skew:        4.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.236ns
    Source Clock Delay      (SCD):    -1.320ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.849    -1.320    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X111Y129       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y129       FDSE (Prop_fdse_C_Q)         0.337    -0.983 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           4.075     3.092    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[6]
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.806    -0.910    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.822 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.889     1.067    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.168 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.068     3.236    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.452     2.784    
                         clock uncertainty            0.324     3.108    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.203     2.905    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.905    
                         arrival time                           3.092    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.571ns  (logic 0.418ns (9.145%)  route 4.153ns (90.855%))
  Logic Levels:           0  
  Clock Path Skew:        4.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.232ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.843    -1.326    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y125       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y125       FDSE (Prop_fdse_C_Q)         0.418    -0.908 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           4.153     3.245    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[4]
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.806    -0.910    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.822 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.889     1.067    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.168 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     3.232    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.452     2.780    
                         clock uncertainty            0.324     3.104    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                     -0.063     3.041    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.041    
                         arrival time                           3.245    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.290ns  (logic 0.128ns (5.589%)  route 2.162ns (94.411%))
  Logic Levels:           0  
  Clock Path Skew:        1.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.763ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.708    -0.523    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X111Y122       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y122       FDSE (Prop_fdse_C_Q)         0.128    -0.395 r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.162     1.767    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[8]
    OLOGIC_X1Y121        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.864    -0.876    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.981     0.763    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.509     1.272    
                         clock uncertainty            0.324     1.596    
    OLOGIC_X1Y121        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.034     1.562    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 0.164ns (6.987%)  route 2.183ns (93.013%))
  Logic Levels:           0  
  Clock Path Skew:        1.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.763ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.708    -0.523    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y121       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDSE (Prop_fdse_C_Q)         0.164    -0.359 r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.183     1.824    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[4]
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.864    -0.876    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.981     0.763    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.272    
                         clock uncertainty            0.324     1.596    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     1.615    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.209    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmap_clk_wiz_0
  To Clock:  PixelClkIO_1

Setup :            0  Failing Endpoints,  Worst Slack        3.164ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.164ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.041ns  (logic 0.419ns (5.211%)  route 7.622ns (94.789%))
  Logic Levels:           0  
  Clock Path Skew:        3.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.173ns = ( 11.432 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         2.048    -0.668    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y117       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.419    -0.249 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.622     7.372    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    11.432    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.885    
                         clock uncertainty           -0.324    11.561    
    OLOGIC_X1Y130        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.537    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.537    
                         arrival time                          -7.372    
  -------------------------------------------------------------------
                         slack                                  3.164    

Slack (MET) :             3.455ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.750ns  (logic 0.419ns (5.406%)  route 7.331ns (94.594%))
  Logic Levels:           0  
  Clock Path Skew:        3.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.173ns = ( 11.432 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         2.048    -0.668    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y117       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.419    -0.249 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.331     7.082    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y129        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    11.432    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y129        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.452    11.885    
                         clock uncertainty           -0.324    11.561    
    OLOGIC_X1Y129        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.537    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.537    
                         arrival time                          -7.082    
  -------------------------------------------------------------------
                         slack                                  3.455    

Slack (MET) :             3.602ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.602ns  (logic 0.419ns (5.512%)  route 7.183ns (94.488%))
  Logic Levels:           0  
  Clock Path Skew:        3.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         2.048    -0.668    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y117       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.419    -0.249 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.183     6.933    mmap_i/display/rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y128        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y128        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y128        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.536    mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.536    
                         arrival time                          -6.933    
  -------------------------------------------------------------------
                         slack                                  3.602    

Slack (MET) :             3.750ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.453ns  (logic 0.419ns (5.622%)  route 7.034ns (94.378%))
  Logic Levels:           0  
  Clock Path Skew:        3.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         2.048    -0.668    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y117       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.419    -0.249 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.034     6.785    mmap_i/display/rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y127        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y127        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y127        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.536    mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.536    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  3.750    

Slack (MET) :             3.897ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.305ns  (logic 0.419ns (5.736%)  route 6.886ns (94.264%))
  Logic Levels:           0  
  Clock Path Skew:        3.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.170ns = ( 11.429 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         2.048    -0.668    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y117       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.419    -0.249 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.886     6.637    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    11.429    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.882    
                         clock uncertainty           -0.324    11.558    
    OLOGIC_X1Y126        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.534    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.534    
                         arrival time                          -6.637    
  -------------------------------------------------------------------
                         slack                                  3.897    

Slack (MET) :             4.045ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.157ns  (logic 0.419ns (5.854%)  route 6.738ns (94.146%))
  Logic Levels:           0  
  Clock Path Skew:        3.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.170ns = ( 11.429 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         2.048    -0.668    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y117       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.419    -0.249 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.738     6.489    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y125        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    11.429    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.452    11.882    
                         clock uncertainty           -0.324    11.558    
    OLOGIC_X1Y125        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.534    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.534    
                         arrival time                          -6.489    
  -------------------------------------------------------------------
                         slack                                  4.045    

Slack (MET) :             4.366ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.837ns  (logic 0.419ns (6.128%)  route 6.418ns (93.872%))
  Logic Levels:           0  
  Clock Path Skew:        3.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         2.048    -0.668    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y117       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.419    -0.249 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.418     6.169    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.536    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.536    
                         arrival time                          -6.169    
  -------------------------------------------------------------------
                         slack                                  4.366    

Slack (MET) :             4.492ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.118ns  (logic 0.518ns (7.278%)  route 6.600ns (92.722%))
  Logic Levels:           0  
  Clock Path Skew:        3.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.170ns = ( 11.429 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         2.039    -0.677    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y126       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDRE (Prop_fdre_C_Q)         0.518    -0.159 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           6.600     6.440    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[7]
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    11.429    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.882    
                         clock uncertainty           -0.324    11.558    
    OLOGIC_X1Y126        OSERDESE2 (Setup_oserdese2_CLKDIV_D8)
                                                     -0.625    10.933    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.933    
                         arrival time                          -6.440    
  -------------------------------------------------------------------
                         slack                                  4.492    

Slack (MET) :             4.515ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.689ns  (logic 0.419ns (6.264%)  route 6.270ns (93.736%))
  Logic Levels:           0  
  Clock Path Skew:        3.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         2.048    -0.668    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y117       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.419    -0.249 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.270     6.021    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y121        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y121        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.536    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.536    
                         arrival time                          -6.021    
  -------------------------------------------------------------------
                         slack                                  4.515    

Slack (MET) :             5.073ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.538ns  (logic 0.518ns (7.923%)  route 6.020ns (92.077%))
  Logic Levels:           0  
  Clock Path Skew:        3.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         2.040    -0.676    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y122       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDRE (Prop_fdre_C_Q)         0.518    -0.158 r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           6.020     5.861    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[3]
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    10.935    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.935    
                         arrival time                          -5.861    
  -------------------------------------------------------------------
                         slack                                  5.073    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.423ns  (logic 0.367ns (8.297%)  route 4.056ns (91.703%))
  Logic Levels:           0  
  Clock Path Skew:        4.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.234ns
    Source Clock Delay      (SCD):    -1.323ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.846    -1.323    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X111Y122       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y122       FDRE (Prop_fdre_C_Q)         0.367    -0.956 r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           4.056     3.101    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.806    -0.910    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.822 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.889     1.067    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.168 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     3.234    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.452     2.782    
                         clock uncertainty            0.324     3.106    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                     -0.063     3.043    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.043    
                         arrival time                           3.101    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.486ns  (logic 0.367ns (8.182%)  route 4.119ns (91.818%))
  Logic Levels:           0  
  Clock Path Skew:        4.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.234ns
    Source Clock Delay      (SCD):    -1.323ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.846    -1.323    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X111Y122       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y122       FDRE (Prop_fdre_C_Q)         0.367    -0.956 r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           4.119     3.163    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.806    -0.910    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.822 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.889     1.067    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.168 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     3.234    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.452     2.782    
                         clock uncertainty            0.324     3.106    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                     -0.063     3.043    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.043    
                         arrival time                           3.163    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.518ns  (logic 0.418ns (9.252%)  route 4.100ns (90.748%))
  Logic Levels:           0  
  Clock Path Skew:        4.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.232ns
    Source Clock Delay      (SCD):    -1.324ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.845    -1.324    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y126       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDRE (Prop_fdre_C_Q)         0.418    -0.906 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           4.100     3.194    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.806    -0.910    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.822 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.889     1.067    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.168 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     3.232    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.452     2.780    
                         clock uncertainty            0.324     3.104    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                     -0.063     3.041    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.041    
                         arrival time                           3.194    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.523ns  (logic 0.418ns (9.241%)  route 4.105ns (90.759%))
  Logic Levels:           0  
  Clock Path Skew:        4.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.232ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.843    -1.326    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y125       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y125       FDSE (Prop_fdse_C_Q)         0.418    -0.908 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           4.105     3.197    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[8]
    OLOGIC_X1Y125        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.806    -0.910    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.822 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.889     1.067    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.168 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     3.232    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.452     2.780    
                         clock uncertainty            0.324     3.104    
    OLOGIC_X1Y125        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.063     3.041    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -3.041    
                         arrival time                           3.197    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.530ns  (logic 0.418ns (9.227%)  route 4.112ns (90.773%))
  Logic Levels:           0  
  Clock Path Skew:        4.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.232ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.843    -1.326    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y125       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y125       FDSE (Prop_fdse_C_Q)         0.418    -0.908 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           4.112     3.205    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[6]
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.806    -0.910    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.822 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.889     1.067    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.168 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     3.232    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.452     2.780    
                         clock uncertainty            0.324     3.104    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.063     3.041    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.041    
                         arrival time                           3.205    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.312ns  (logic 0.141ns (6.100%)  route 2.171ns (93.900%))
  Logic Levels:           0  
  Clock Path Skew:        1.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.764ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.709    -0.522    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X111Y129       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y129       FDSE (Prop_fdse_C_Q)         0.141    -0.381 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           2.171     1.790    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[2]
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.864    -0.876    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     0.764    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.273    
                         clock uncertainty            0.324     1.597    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.616    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.412ns  (logic 0.337ns (7.638%)  route 4.075ns (92.362%))
  Logic Levels:           0  
  Clock Path Skew:        4.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.236ns
    Source Clock Delay      (SCD):    -1.320ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.849    -1.320    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X111Y129       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y129       FDSE (Prop_fdse_C_Q)         0.337    -0.983 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           4.075     3.092    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[6]
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.806    -0.910    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.822 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.889     1.067    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.168 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.068     3.236    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.452     2.784    
                         clock uncertainty            0.324     3.108    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.203     2.905    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.905    
                         arrival time                           3.092    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.571ns  (logic 0.418ns (9.145%)  route 4.153ns (90.855%))
  Logic Levels:           0  
  Clock Path Skew:        4.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.232ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.843    -1.326    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y125       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y125       FDSE (Prop_fdse_C_Q)         0.418    -0.908 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           4.153     3.245    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[4]
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.806    -0.910    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.822 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.889     1.067    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.168 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     3.232    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.452     2.780    
                         clock uncertainty            0.324     3.104    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                     -0.063     3.041    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.041    
                         arrival time                           3.245    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.290ns  (logic 0.128ns (5.589%)  route 2.162ns (94.411%))
  Logic Levels:           0  
  Clock Path Skew:        1.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.763ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.708    -0.523    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X111Y122       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y122       FDSE (Prop_fdse_C_Q)         0.128    -0.395 r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.162     1.767    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[8]
    OLOGIC_X1Y121        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.864    -0.876    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.981     0.763    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.509     1.272    
                         clock uncertainty            0.324     1.596    
    OLOGIC_X1Y121        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.034     1.562    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 0.164ns (6.987%)  route 2.183ns (93.013%))
  Logic Levels:           0  
  Clock Path Skew:        1.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.763ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.708    -0.523    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y121       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDSE (Prop_fdse_C_Q)         0.164    -0.359 r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.183     1.824    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[4]
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.864    -0.876    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.981     0.763    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.272    
                         clock uncertainty            0.324     1.596    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     1.615    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.209    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_mmap_clk_wiz_0

Setup :           49  Failing Endpoints,  Worst Slack       -7.363ns,  Total Violation     -325.009ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.565ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.363ns  (required time - arrival time)
  Source:                 mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_mmap_clk_wiz_0 rise@120.370ns - clk_fpga_0 rise@120.000ns)
  Data Path Delay:        2.213ns  (logic 0.580ns (26.206%)  route 1.633ns (73.794%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.740ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.602ns = ( 118.769 - 120.370 ) 
    Source Clock Delay      (SCD):    3.138ns = ( 123.138 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   121.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   121.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        1.844   123.138    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X44Y100        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.456   123.594 f  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/Q
                         net (fo=23, routed)          0.404   123.998    mmap_i/display/buffer_mux_0/pixel_buffer_sel_repN_1_alias
    SLICE_X46Y100        LUT1 (Prop_lut1_I0_O)        0.124   124.122 r  mmap_i/display/buffer_mux_0/buffer_1_enb_INST_0/O
                         net (fo=20, routed)          1.229   125.351    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/enb
    RAMB36_X3Y17         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    H16                                               0.000   120.370 r  sysclk (IN)
                         net (fo=0)                   0.000   120.370    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   121.751 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.913    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   115.098 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   117.111    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   117.202 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.567   118.769    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y17         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.000   118.769    
                         clock uncertainty           -0.420   118.348    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360   117.988    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        117.988    
                         arrival time                        -125.351    
  -------------------------------------------------------------------
                         slack                                 -7.363    

Slack (VIOLATED) :        -7.345ns  (required time - arrival time)
  Source:                 mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_mmap_clk_wiz_0 rise@120.370ns - clk_fpga_0 rise@120.000ns)
  Data Path Delay:        2.286ns  (logic 0.580ns (25.377%)  route 1.706ns (74.623%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -4.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 118.942 - 120.370 ) 
    Source Clock Delay      (SCD):    3.138ns = ( 123.138 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   121.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   121.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        1.844   123.138    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X44Y100        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.456   123.594 f  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/Q
                         net (fo=23, routed)          1.056   124.650    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/pixel_buffer_sel_repN_1_alias
    SLICE_X50Y111        LUT3 (Prop_lut3_I1_O)        0.124   124.774 r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_enb_inferred__0/i_/O
                         net (fo=2, routed)           0.650   125.424    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ENB
    RAMB36_X3Y23         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    H16                                               0.000   120.370 r  sysclk (IN)
                         net (fo=0)                   0.000   120.370    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   121.751 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.913    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   115.098 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   117.111    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   117.202 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.740   118.942    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y23         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.000   118.942    
                         clock uncertainty           -0.420   118.522    
    RAMB36_X3Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   118.079    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        118.079    
                         arrival time                        -125.424    
  -------------------------------------------------------------------
                         slack                                 -7.345    

Slack (VIOLATED) :        -7.326ns  (required time - arrival time)
  Source:                 mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_mmap_clk_wiz_0 rise@120.370ns - clk_fpga_0 rise@120.000ns)
  Data Path Delay:        2.293ns  (logic 0.580ns (25.297%)  route 1.713ns (74.703%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 118.885 - 120.370 ) 
    Source Clock Delay      (SCD):    3.138ns = ( 123.138 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   121.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   121.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        1.844   123.138    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X44Y100        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.456   123.594 f  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/Q
                         net (fo=23, routed)          0.404   123.998    mmap_i/display/buffer_mux_0/pixel_buffer_sel_repN_1_alias
    SLICE_X46Y100        LUT1 (Prop_lut1_I0_O)        0.124   124.122 r  mmap_i/display/buffer_mux_0/buffer_1_enb_INST_0/O
                         net (fo=20, routed)          1.309   125.431    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb
    RAMB36_X2Y23         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    H16                                               0.000   120.370 r  sysclk (IN)
                         net (fo=0)                   0.000   120.370    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   121.751 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.913    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   115.098 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   117.111    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   117.202 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.683   118.885    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y23         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.000   118.885    
                         clock uncertainty           -0.420   118.465    
    RAMB36_X2Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360   118.105    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        118.105    
                         arrival time                        -125.431    
  -------------------------------------------------------------------
                         slack                                 -7.326    

Slack (VIOLATED) :        -7.314ns  (required time - arrival time)
  Source:                 mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_mmap_clk_wiz_0 rise@120.370ns - clk_fpga_0 rise@120.000ns)
  Data Path Delay:        2.158ns  (logic 0.580ns (26.877%)  route 1.578ns (73.123%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.746ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 118.763 - 120.370 ) 
    Source Clock Delay      (SCD):    3.138ns = ( 123.138 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   121.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   121.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        1.844   123.138    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X44Y100        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.456   123.594 f  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/Q
                         net (fo=23, routed)          0.404   123.998    mmap_i/display/buffer_mux_0/pixel_buffer_sel_repN_1_alias
    SLICE_X46Y100        LUT1 (Prop_lut1_I0_O)        0.124   124.122 r  mmap_i/display/buffer_mux_0/buffer_1_enb_INST_0/O
                         net (fo=20, routed)          1.174   125.296    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/enb
    RAMB36_X3Y16         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    H16                                               0.000   120.370 r  sysclk (IN)
                         net (fo=0)                   0.000   120.370    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   121.751 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.913    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   115.098 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   117.111    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   117.202 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.561   118.763    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000   118.763    
                         clock uncertainty           -0.420   118.342    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360   117.982    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        117.982    
                         arrival time                        -125.296    
  -------------------------------------------------------------------
                         slack                                 -7.314    

Slack (VIOLATED) :        -7.248ns  (required time - arrival time)
  Source:                 mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_mmap_clk_wiz_0 rise@120.370ns - clk_fpga_0 rise@120.000ns)
  Data Path Delay:        2.271ns  (logic 0.580ns (25.534%)  route 1.691ns (74.466%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 118.942 - 120.370 ) 
    Source Clock Delay      (SCD):    3.138ns = ( 123.138 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   121.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   121.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        1.844   123.138    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X44Y100        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.456   123.594 f  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/Q
                         net (fo=23, routed)          0.404   123.998    mmap_i/display/buffer_mux_0/pixel_buffer_sel_repN_1_alias
    SLICE_X46Y100        LUT1 (Prop_lut1_I0_O)        0.124   124.122 r  mmap_i/display/buffer_mux_0/buffer_1_enb_INST_0/O
                         net (fo=20, routed)          1.287   125.409    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/enb
    RAMB36_X3Y23         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    H16                                               0.000   120.370 r  sysclk (IN)
                         net (fo=0)                   0.000   120.370    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   121.751 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.913    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   115.098 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   117.111    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   117.202 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.740   118.942    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y23         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.000   118.942    
                         clock uncertainty           -0.420   118.522    
    RAMB36_X3Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360   118.162    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        118.162    
                         arrival time                        -125.409    
  -------------------------------------------------------------------
                         slack                                 -7.248    

Slack (VIOLATED) :        -7.221ns  (required time - arrival time)
  Source:                 mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_mmap_clk_wiz_0 rise@120.370ns - clk_fpga_0 rise@120.000ns)
  Data Path Delay:        2.165ns  (logic 0.580ns (26.785%)  route 1.585ns (73.215%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 118.946 - 120.370 ) 
    Source Clock Delay      (SCD):    3.138ns = ( 123.138 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   121.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   121.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        1.844   123.138    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X44Y100        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.456   123.594 f  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/Q
                         net (fo=23, routed)          0.588   124.182    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/pixel_buffer_sel_repN_1_alias
    SLICE_X44Y100        LUT5 (Prop_lut5_I1_O)        0.124   124.306 r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_65_LOPT_REMAP/O
                         net (fo=1, routed)           0.998   125.303    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_44
    RAMB36_X3Y22         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    H16                                               0.000   120.370 r  sysclk (IN)
                         net (fo=0)                   0.000   120.370    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   121.751 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.913    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   115.098 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   117.111    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   117.202 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.744   118.946    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y22         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000   118.946    
                         clock uncertainty           -0.420   118.526    
    RAMB36_X3Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   118.083    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        118.083    
                         arrival time                        -125.303    
  -------------------------------------------------------------------
                         slack                                 -7.221    

Slack (VIOLATED) :        -7.199ns  (required time - arrival time)
  Source:                 mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_mmap_clk_wiz_0 rise@120.370ns - clk_fpga_0 rise@120.000ns)
  Data Path Delay:        2.169ns  (logic 0.580ns (26.735%)  route 1.589ns (73.265%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.619ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 118.889 - 120.370 ) 
    Source Clock Delay      (SCD):    3.138ns = ( 123.138 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   121.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   121.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        1.844   123.138    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X44Y100        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.456   123.594 f  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/Q
                         net (fo=23, routed)          0.404   123.998    mmap_i/display/buffer_mux_0/pixel_buffer_sel_repN_1_alias
    SLICE_X46Y100        LUT1 (Prop_lut1_I0_O)        0.124   124.122 r  mmap_i/display/buffer_mux_0/buffer_1_enb_INST_0/O
                         net (fo=20, routed)          1.185   125.307    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb
    RAMB36_X2Y22         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    H16                                               0.000   120.370 r  sysclk (IN)
                         net (fo=0)                   0.000   120.370    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   121.751 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.913    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   115.098 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   117.111    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   117.202 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.687   118.889    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y22         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000   118.889    
                         clock uncertainty           -0.420   118.469    
    RAMB36_X2Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360   118.109    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        118.109    
                         arrival time                        -125.307    
  -------------------------------------------------------------------
                         slack                                 -7.199    

Slack (VIOLATED) :        -7.187ns  (required time - arrival time)
  Source:                 mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_mmap_clk_wiz_0 rise@120.370ns - clk_fpga_0 rise@120.000ns)
  Data Path Delay:        1.900ns  (logic 0.580ns (30.525%)  route 1.320ns (69.475%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.656ns = ( 118.715 - 120.370 ) 
    Source Clock Delay      (SCD):    3.138ns = ( 123.138 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   121.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   121.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        1.844   123.138    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X44Y100        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.456   123.594 r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/Q
                         net (fo=23, routed)          0.979   124.573    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/pixel_buffer_sel_repN_1_alias
    SLICE_X33Y92         LUT5 (Prop_lut5_I2_O)        0.124   124.697 r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_56_LOPT_REMAP/O
                         net (fo=1, routed)           0.341   125.038    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_38
    RAMB36_X2Y18         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    H16                                               0.000   120.370 r  sysclk (IN)
                         net (fo=0)                   0.000   120.370    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   121.751 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.913    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   115.098 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   117.111    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   117.202 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.513   118.715    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000   118.715    
                         clock uncertainty           -0.420   118.294    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   117.851    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        117.851    
                         arrival time                        -125.038    
  -------------------------------------------------------------------
                         slack                                 -7.187    

Slack (VIOLATED) :        -7.184ns  (required time - arrival time)
  Source:                 mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_mmap_clk_wiz_0 rise@120.370ns - clk_fpga_0 rise@120.000ns)
  Data Path Delay:        1.954ns  (logic 0.580ns (29.678%)  route 1.374ns (70.322%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 118.772 - 120.370 ) 
    Source Clock Delay      (SCD):    3.138ns = ( 123.138 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   121.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   121.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        1.844   123.138    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X44Y100        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.456   123.594 f  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/Q
                         net (fo=23, routed)          1.032   124.626    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/pixel_buffer_sel_repN_1_alias
    SLICE_X54Y92         LUT5 (Prop_lut5_I2_O)        0.124   124.750 r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_71_LOPT_REMAP/O
                         net (fo=1, routed)           0.343   125.092    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_48
    RAMB36_X3Y18         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    H16                                               0.000   120.370 r  sysclk (IN)
                         net (fo=0)                   0.000   120.370    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   121.751 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.913    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   115.098 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   117.111    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   117.202 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.570   118.772    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y18         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000   118.772    
                         clock uncertainty           -0.420   118.351    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   117.908    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        117.908    
                         arrival time                        -125.092    
  -------------------------------------------------------------------
                         slack                                 -7.184    

Slack (VIOLATED) :        -7.138ns  (required time - arrival time)
  Source:                 mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_mmap_clk_wiz_0 rise@120.370ns - clk_fpga_0 rise@120.000ns)
  Data Path Delay:        1.910ns  (logic 0.580ns (30.361%)  route 1.330ns (69.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -4.735ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.597ns = ( 118.774 - 120.370 ) 
    Source Clock Delay      (SCD):    3.138ns = ( 123.138 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   121.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   121.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        1.844   123.138    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X44Y100        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.456   123.594 f  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/Q
                         net (fo=23, routed)          0.881   124.475    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/pixel_buffer_sel_repN_1_alias
    SLICE_X52Y97         LUT3 (Prop_lut3_I2_O)        0.124   124.599 r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_enb_inferred__2/i_/O
                         net (fo=2, routed)           0.449   125.048    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ENB
    RAMB36_X3Y19         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    H16                                               0.000   120.370 r  sysclk (IN)
                         net (fo=0)                   0.000   120.370    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   121.751 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.913    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   115.098 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   117.111    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   117.202 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.572   118.774    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y19         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.000   118.774    
                         clock uncertainty           -0.420   118.353    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   117.910    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        117.910    
                         arrival time                        -125.048    
  -------------------------------------------------------------------
                         slack                                 -7.138    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.565ns  (arrival time - required time)
  Source:                 mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.181%)  route 0.152ns (51.819%))
  Logic Levels:           0  
  Clock Path Skew:        -1.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        0.640     0.976    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X33Y103        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y103        FDRE (Prop_fdre_C_Q)         0.141     1.117 r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_5/Q
                         net (fo=1, routed)           0.152     1.269    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/pixel_buffer_sel_repN_5_alias
    RAMB36_X2Y20         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.954    -0.785    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y20         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000    -0.785    
                         clock uncertainty            0.420    -0.365    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_REGCEB)
                                                      0.069    -0.296    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  1.565    

Slack (MET) :             1.635ns  (arrival time - required time)
  Source:                 mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.640%)  route 0.224ns (61.360%))
  Logic Levels:           0  
  Clock Path Skew:        -1.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        0.658     0.994    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X55Y105        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y105        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_4/Q
                         net (fo=3, routed)           0.224     1.359    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/pixel_buffer_sel_repN_4_alias
    RAMB36_X3Y20         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.974    -0.765    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y20         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000    -0.765    
                         clock uncertainty            0.420    -0.345    
    RAMB36_X3Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_REGCEB)
                                                      0.069    -0.276    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                           1.359    
  -------------------------------------------------------------------
                         slack                                  1.635    

Slack (MET) :             1.648ns  (arrival time - required time)
  Source:                 mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.437%)  route 0.236ns (62.563%))
  Logic Levels:           0  
  Clock Path Skew:        -1.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        0.658     0.994    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X55Y105        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y105        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_4/Q
                         net (fo=3, routed)           0.236     1.371    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/pixel_buffer_sel_repN_4_alias
    RAMB36_X3Y21         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.973    -0.766    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y21         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.000    -0.766    
                         clock uncertainty            0.420    -0.346    
    RAMB36_X3Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_REGCEB)
                                                      0.069    -0.277    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  1.648    

Slack (MET) :             1.665ns  (arrival time - required time)
  Source:                 mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.272%)  route 0.224ns (57.728%))
  Logic Levels:           0  
  Clock Path Skew:        -1.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        0.558     0.894    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X32Y95         FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_3/Q
                         net (fo=2, routed)           0.224     1.282    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/pixel_buffer_sel_repN_3_alias
    RAMB36_X2Y18         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.866    -0.873    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000    -0.873    
                         clock uncertainty            0.420    -0.453    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_REGCEB)
                                                      0.069    -0.384    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  1.665    

Slack (MET) :             1.666ns  (arrival time - required time)
  Source:                 mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.099%)  route 0.226ns (57.901%))
  Logic Levels:           0  
  Clock Path Skew:        -1.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        0.558     0.894    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X32Y95         FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_3/Q
                         net (fo=2, routed)           0.226     1.283    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/pixel_buffer_sel_repN_3_alias
    RAMB36_X2Y19         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.867    -0.872    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y19         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.000    -0.872    
                         clock uncertainty            0.420    -0.452    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_REGCEB)
                                                      0.069    -0.383    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  1.666    

Slack (MET) :             1.779ns  (arrival time - required time)
  Source:                 mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.582%)  route 0.215ns (60.418%))
  Logic Levels:           0  
  Clock Path Skew:        -1.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        0.639     0.975    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X44Y100        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/Q
                         net (fo=23, routed)          0.215     1.331    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/pixel_buffer_sel_repN_1_alias
    SLICE_X43Y100        FDRE                                         r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.911    -0.829    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X43Y100        FDRE                                         r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.000    -0.829    
                         clock uncertainty            0.420    -0.408    
    SLICE_X43Y100        FDRE (Hold_fdre_C_CE)       -0.039    -0.447    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  1.779    

Slack (MET) :             1.779ns  (arrival time - required time)
  Source:                 mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.582%)  route 0.215ns (60.418%))
  Logic Levels:           0  
  Clock Path Skew:        -1.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        0.639     0.975    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X44Y100        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/Q
                         net (fo=23, routed)          0.215     1.331    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/pixel_buffer_sel_repN_1_alias
    SLICE_X43Y100        FDRE                                         r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.911    -0.829    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X43Y100        FDRE                                         r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.000    -0.829    
                         clock uncertainty            0.420    -0.408    
    SLICE_X43Y100        FDRE (Hold_fdre_C_CE)       -0.039    -0.447    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  1.779    

Slack (MET) :             1.779ns  (arrival time - required time)
  Source:                 mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.582%)  route 0.215ns (60.418%))
  Logic Levels:           0  
  Clock Path Skew:        -1.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        0.639     0.975    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X44Y100        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/Q
                         net (fo=23, routed)          0.215     1.331    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/pixel_buffer_sel_repN_1_alias
    SLICE_X43Y100        FDRE                                         r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.911    -0.829    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X43Y100        FDRE                                         r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.000    -0.829    
                         clock uncertainty            0.420    -0.408    
    SLICE_X43Y100        FDRE (Hold_fdre_C_CE)       -0.039    -0.447    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  1.779    

Slack (MET) :             1.779ns  (arrival time - required time)
  Source:                 mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.582%)  route 0.215ns (60.418%))
  Logic Levels:           0  
  Clock Path Skew:        -1.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        0.639     0.975    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X44Y100        FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica_1/Q
                         net (fo=23, routed)          0.215     1.331    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/pixel_buffer_sel_repN_1_alias
    SLICE_X43Y100        FDRE                                         r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.911    -0.829    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X43Y100        FDRE                                         r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                         clock pessimism              0.000    -0.829    
                         clock uncertainty            0.420    -0.408    
    SLICE_X43Y100        FDRE (Hold_fdre_C_CE)       -0.039    -0.447    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  1.779    

Slack (MET) :             1.790ns  (arrival time - required time)
  Source:                 mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_67_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.186ns (39.075%)  route 0.290ns (60.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6211, routed)        0.550     0.886    mmap_i/graphics_pipeline/gslice/inst/g/xymc_aclk
    SLICE_X51Y89         FDRE                                         r  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDRE (Prop_fdre_C_Q)         0.141     1.027 f  mmap_i/graphics_pipeline/gslice/inst/g/buffer_sel_reg_replica/Q
                         net (fo=2, routed)           0.167     1.194    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/pixel_buffer_sel_repN_alias
    SLICE_X53Y87         LUT3 (Prop_lut3_I2_O)        0.045     1.239 r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_enb_inferred__1/i_/O
                         net (fo=2, routed)           0.123     1.362    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ENB
    SLICE_X53Y86         FDCE                                         r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_67_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.815    -0.925    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    SLICE_X53Y86         FDCE                                         r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_67_cooolDelFlop/C
                         clock pessimism              0.000    -0.925    
                         clock uncertainty            0.420    -0.504    
    SLICE_X53Y86         FDCE (Hold_fdce_C_D)         0.076    -0.428    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_67_cooolDelFlop
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  1.790    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmap_clk_wiz_0_1
  To Clock:  clk_out1_mmap_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.605ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.605ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.710ns  (logic 0.518ns (10.998%)  route 4.192ns (89.002%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 7.651 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.843    -0.873    mmap_i/display/videogen/inst/vclock
    SLICE_X38Y108        FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.355 r  mmap_i/display/videogen/inst/hcount_reg[8]/Q
                         net (fo=21, routed)          4.192     3.837    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X3Y16         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.561     7.651    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.466     8.118    
                         clock uncertainty           -0.110     8.007    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566     7.441    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          7.441    
                         arrival time                          -3.837    
  -------------------------------------------------------------------
                         slack                                  3.605    

Slack (MET) :             3.642ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/vcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.796ns  (logic 0.642ns (13.386%)  route 4.154ns (86.614%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 7.651 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.843    -0.873    mmap_i/display/videogen/inst/vclock
    SLICE_X36Y108        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.355 f  mmap_i/display/videogen/inst/vcount_reg[8]/Q
                         net (fo=22, routed)          3.501     3.145    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/pwropt_5
    SLICE_X53Y89         LUT5 (Prop_lut5_I0_O)        0.124     3.269 r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_68_LOPT_REMAP/O
                         net (fo=1, routed)           0.654     3.923    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_46
    RAMB36_X3Y16         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.561     7.651    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.466     8.118    
                         clock uncertainty           -0.110     8.007    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     7.564    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          7.564    
                         arrival time                          -3.923    
  -------------------------------------------------------------------
                         slack                                  3.642    

Slack (MET) :             3.807ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.508ns  (logic 0.518ns (11.490%)  route 3.990ns (88.510%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 7.651 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.843    -0.873    mmap_i/display/videogen/inst/vclock
    SLICE_X38Y107        FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y107        FDRE (Prop_fdre_C_Q)         0.518    -0.355 r  mmap_i/display/videogen/inst/hcount_reg[7]/Q
                         net (fo=21, routed)          3.990     3.635    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X3Y16         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.561     7.651    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.466     8.118    
                         clock uncertainty           -0.110     8.007    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566     7.441    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          7.441    
                         arrival time                          -3.635    
  -------------------------------------------------------------------
                         slack                                  3.807    

Slack (MET) :             3.883ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.432ns  (logic 0.456ns (10.288%)  route 3.976ns (89.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 7.651 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.843    -0.873    mmap_i/display/videogen/inst/vclock
    SLICE_X37Y108        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y108        FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  mmap_i/display/videogen/inst/vcount_reg[5]/Q
                         net (fo=22, routed)          3.976     3.559    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[13]
    RAMB36_X3Y16         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.561     7.651    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.466     8.118    
                         clock uncertainty           -0.110     8.007    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566     7.441    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          7.441    
                         arrival time                          -3.559    
  -------------------------------------------------------------------
                         slack                                  3.883    

Slack (MET) :             3.912ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.401ns  (logic 0.518ns (11.769%)  route 3.883ns (88.231%))
  Logic Levels:           0  
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 7.651 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.844    -0.872    mmap_i/display/videogen/inst/vclock
    SLICE_X38Y106        FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y106        FDRE (Prop_fdre_C_Q)         0.518    -0.354 r  mmap_i/display/videogen/inst/hcount_reg[2]/Q
                         net (fo=18, routed)          3.883     3.529    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X3Y16         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.561     7.651    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.466     8.118    
                         clock uncertainty           -0.110     8.007    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.566     7.441    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          7.441    
                         arrival time                          -3.529    
  -------------------------------------------------------------------
                         slack                                  3.912    

Slack (MET) :             3.919ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.396ns  (logic 0.518ns (11.784%)  route 3.878ns (88.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 7.651 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.843    -0.873    mmap_i/display/videogen/inst/vclock
    SLICE_X38Y107        FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y107        FDRE (Prop_fdre_C_Q)         0.518    -0.355 r  mmap_i/display/videogen/inst/hcount_reg[4]/Q
                         net (fo=21, routed)          3.878     3.522    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X3Y16         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.561     7.651    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.466     8.118    
                         clock uncertainty           -0.110     8.007    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566     7.441    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          7.441    
                         arrival time                          -3.522    
  -------------------------------------------------------------------
                         slack                                  3.919    

Slack (MET) :             3.949ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.372ns  (logic 0.518ns (11.848%)  route 3.854ns (88.152%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.602ns = ( 7.657 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.843    -0.873    mmap_i/display/videogen/inst/vclock
    SLICE_X38Y108        FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.355 r  mmap_i/display/videogen/inst/hcount_reg[8]/Q
                         net (fo=21, routed)          3.854     3.499    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X3Y17         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.567     7.657    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y17         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.466     8.124    
                         clock uncertainty           -0.110     8.013    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566     7.447    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          7.447    
                         arrival time                          -3.499    
  -------------------------------------------------------------------
                         slack                                  3.949    

Slack (MET) :             4.006ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.309ns  (logic 0.518ns (12.022%)  route 3.791ns (87.978%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 7.651 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.843    -0.873    mmap_i/display/videogen/inst/vclock
    SLICE_X38Y108        FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.355 r  mmap_i/display/videogen/inst/hcount_reg[9]/Q
                         net (fo=21, routed)          3.791     3.435    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X3Y16         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.561     7.651    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.466     8.118    
                         clock uncertainty           -0.110     8.007    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566     7.441    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          7.441    
                         arrival time                          -3.435    
  -------------------------------------------------------------------
                         slack                                  4.006    

Slack (MET) :             4.006ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/vcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.437ns  (logic 0.642ns (14.468%)  route 3.795ns (85.532%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.602ns = ( 7.657 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.843    -0.873    mmap_i/display/videogen/inst/vclock
    SLICE_X36Y108        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.355 f  mmap_i/display/videogen/inst/vcount_reg[8]/Q
                         net (fo=22, routed)          3.347     2.992    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addrb[16]
    SLICE_X53Y87         LUT3 (Prop_lut3_I0_O)        0.124     3.116 r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_enb_inferred__1/i_/O
                         net (fo=2, routed)           0.449     3.564    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ENB
    RAMB36_X3Y17         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.567     7.657    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y17         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.466     8.124    
                         clock uncertainty           -0.110     8.013    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     7.570    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          7.570    
                         arrival time                          -3.564    
  -------------------------------------------------------------------
                         slack                                  4.006    

Slack (MET) :             4.009ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 0.478ns (11.561%)  route 3.656ns (88.439%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 7.651 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.843    -0.873    mmap_i/display/videogen/inst/vclock
    SLICE_X36Y108        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y108        FDRE (Prop_fdre_C_Q)         0.478    -0.395 r  mmap_i/display/videogen/inst/vcount_reg[2]/Q
                         net (fo=23, routed)          3.656     3.261    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X3Y16         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.561     7.651    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.466     8.118    
                         clock uncertainty           -0.110     8.007    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.737     7.270    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          7.270    
                         arrival time                          -3.261    
  -------------------------------------------------------------------
                         slack                                  4.009    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.708    -0.523    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X110Y122       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y122       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[0]/Q
                         net (fo=1, routed)           0.086    -0.296    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[0]
    SLICE_X111Y122       LUT2 (Prop_lut2_I1_O)        0.045    -0.251 r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.251    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[0]_i_1__0_n_0
    SLICE_X111Y122       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.981    -0.759    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X111Y122       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                         clock pessimism              0.249    -0.510    
                         clock uncertainty            0.110    -0.400    
    SLICE_X111Y122       FDRE (Hold_fdre_C_D)         0.091    -0.309    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 mmap_i/display/vidsel/inst/hcountd1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/vidsel/inst/hcountd2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.637    -0.594    mmap_i/display/vidsel/inst/vclock
    SLICE_X40Y108        FDRE                                         r  mmap_i/display/vidsel/inst/hcountd1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  mmap_i/display/vidsel/inst/hcountd1_reg[10]/Q
                         net (fo=1, routed)           0.114    -0.339    mmap_i/display/vidsel/inst/hcountd1[10]
    SLICE_X40Y108        FDRE                                         r  mmap_i/display/vidsel/inst/hcountd2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.909    -0.831    mmap_i/display/vidsel/inst/vclock
    SLICE_X40Y108        FDRE                                         r  mmap_i/display/vidsel/inst/hcountd2_reg[10]/C
                         clock pessimism              0.237    -0.594    
                         clock uncertainty            0.110    -0.484    
    SLICE_X40Y108        FDRE (Hold_fdre_C_D)         0.070    -0.414    mmap_i/display/vidsel/inst/hcountd2_reg[10]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.114%)  route 0.115ns (44.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.638    -0.593    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y101        FDRE                                         r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=1, routed)           0.115    -0.337    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X48Y101        FDRE                                         r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.911    -0.829    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y101        FDRE                                         r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.236    -0.593    
                         clock uncertainty            0.110    -0.483    
    SLICE_X48Y101        FDRE (Hold_fdre_C_D)         0.066    -0.417    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.032%)  route 0.125ns (46.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.638    -0.593    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y101        FDRE                                         r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.125    -0.327    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X48Y101        FDRE                                         r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.911    -0.829    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y101        FDRE                                         r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.236    -0.593    
                         clock uncertainty            0.110    -0.483    
    SLICE_X48Y101        FDRE (Hold_fdre_C_D)         0.070    -0.413    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.226ns (67.366%)  route 0.109ns (32.634%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.705    -0.526    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X110Y125       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y125       FDRE (Prop_fdre_C_Q)         0.128    -0.398 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[4]/Q
                         net (fo=1, routed)           0.109    -0.289    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[4]
    SLICE_X112Y125       LUT5 (Prop_lut5_I3_O)        0.098    -0.191 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/q_out_20_in[4]
    SLICE_X112Y125       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.978    -0.762    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y125       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                         clock pessimism              0.249    -0.513    
                         clock uncertainty            0.110    -0.403    
    SLICE_X112Y125       FDSE (Hold_fdse_C_D)         0.120    -0.283    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.643    -0.589    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y2         FDPE (Prop_fdpe_C_Q)         0.128    -0.461 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/Q
                         net (fo=2, routed)           0.069    -0.392    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[0]
    SLICE_X113Y2         LUT3 (Prop_lut3_I1_O)        0.099    -0.293 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost0/O
                         net (fo=1, routed)           0.000    -0.293    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost0_n_0
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.914    -0.826    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.237    -0.589    
                         clock uncertainty            0.110    -0.478    
    SLICE_X113Y2         FDPE (Hold_fdpe_C_D)         0.091    -0.387    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.212ns (59.355%)  route 0.145ns (40.645%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.709    -0.522    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y120       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y120       FDRE (Prop_fdre_C_Q)         0.164    -0.358 r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/Q
                         net (fo=1, routed)           0.145    -0.213    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[6]
    SLICE_X112Y121       LUT2 (Prop_lut2_I0_O)        0.048    -0.165 r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[6]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.165    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[6]_i_1__1_n_0
    SLICE_X112Y121       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.982    -0.758    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y121       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
                         clock pessimism              0.249    -0.509    
                         clock uncertainty            0.110    -0.399    
    SLICE_X112Y121       FDSE (Hold_fdse_C_D)         0.131    -0.268    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.413%)  route 0.162ns (46.587%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.707    -0.524    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X107Y122       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/Q
                         net (fo=10, routed)          0.162    -0.221    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_[1]
    SLICE_X108Y122       LUT6 (Prop_lut6_I3_O)        0.045    -0.176 r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.176    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_2[2]
    SLICE_X108Y122       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.978    -0.762    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X108Y122       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/C
                         clock pessimism              0.251    -0.511    
                         clock uncertainty            0.110    -0.401    
    SLICE_X108Y122       FDRE (Hold_fdre_C_D)         0.120    -0.281    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.051%)  route 0.140ns (42.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.708    -0.523    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X110Y121       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y121       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/Q
                         net (fo=1, routed)           0.140    -0.242    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[1]
    SLICE_X111Y122       LUT2 (Prop_lut2_I1_O)        0.045    -0.197 r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.197    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[1]_i_1__0_n_0
    SLICE_X111Y122       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.981    -0.759    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X111Y122       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
                         clock pessimism              0.249    -0.510    
                         clock uncertainty            0.110    -0.400    
    SLICE_X111Y122       FDRE (Hold_fdre_C_D)         0.092    -0.308    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.113%)  route 0.171ns (47.887%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.708    -0.523    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X107Y129       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y129       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/Q
                         net (fo=10, routed)          0.171    -0.211    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_[1]
    SLICE_X108Y129       LUT6 (Prop_lut6_I3_O)        0.045    -0.166 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.166    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_2[2]
    SLICE_X108Y129       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.980    -0.760    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X108Y129       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]/C
                         clock pessimism              0.251    -0.509    
                         clock uncertainty            0.110    -0.399    
    SLICE_X108Y129       FDRE (Hold_fdre_C_D)         0.120    -0.279    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.112    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmap_clk_wiz_0_1
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack        3.164ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.164ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.041ns  (logic 0.419ns (5.211%)  route 7.622ns (94.789%))
  Logic Levels:           0  
  Clock Path Skew:        3.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.173ns = ( 11.432 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         2.048    -0.668    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y117       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.419    -0.249 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.622     7.372    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    11.432    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.885    
                         clock uncertainty           -0.324    11.561    
    OLOGIC_X1Y130        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.537    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.537    
                         arrival time                          -7.372    
  -------------------------------------------------------------------
                         slack                                  3.164    

Slack (MET) :             3.455ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.750ns  (logic 0.419ns (5.406%)  route 7.331ns (94.594%))
  Logic Levels:           0  
  Clock Path Skew:        3.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.173ns = ( 11.432 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         2.048    -0.668    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y117       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.419    -0.249 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.331     7.082    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y129        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    11.432    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y129        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.452    11.885    
                         clock uncertainty           -0.324    11.561    
    OLOGIC_X1Y129        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.537    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.537    
                         arrival time                          -7.082    
  -------------------------------------------------------------------
                         slack                                  3.455    

Slack (MET) :             3.602ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.602ns  (logic 0.419ns (5.512%)  route 7.183ns (94.488%))
  Logic Levels:           0  
  Clock Path Skew:        3.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         2.048    -0.668    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y117       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.419    -0.249 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.183     6.933    mmap_i/display/rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y128        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y128        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y128        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.536    mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.536    
                         arrival time                          -6.933    
  -------------------------------------------------------------------
                         slack                                  3.602    

Slack (MET) :             3.750ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.453ns  (logic 0.419ns (5.622%)  route 7.034ns (94.378%))
  Logic Levels:           0  
  Clock Path Skew:        3.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         2.048    -0.668    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y117       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.419    -0.249 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.034     6.785    mmap_i/display/rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y127        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y127        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y127        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.536    mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.536    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  3.750    

Slack (MET) :             3.897ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.305ns  (logic 0.419ns (5.736%)  route 6.886ns (94.264%))
  Logic Levels:           0  
  Clock Path Skew:        3.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.170ns = ( 11.429 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         2.048    -0.668    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y117       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.419    -0.249 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.886     6.637    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    11.429    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.882    
                         clock uncertainty           -0.324    11.558    
    OLOGIC_X1Y126        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.534    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.534    
                         arrival time                          -6.637    
  -------------------------------------------------------------------
                         slack                                  3.897    

Slack (MET) :             4.045ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.157ns  (logic 0.419ns (5.854%)  route 6.738ns (94.146%))
  Logic Levels:           0  
  Clock Path Skew:        3.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.170ns = ( 11.429 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         2.048    -0.668    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y117       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.419    -0.249 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.738     6.489    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y125        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    11.429    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.452    11.882    
                         clock uncertainty           -0.324    11.558    
    OLOGIC_X1Y125        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.534    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.534    
                         arrival time                          -6.489    
  -------------------------------------------------------------------
                         slack                                  4.045    

Slack (MET) :             4.367ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.837ns  (logic 0.419ns (6.128%)  route 6.418ns (93.872%))
  Logic Levels:           0  
  Clock Path Skew:        3.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         2.048    -0.668    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y117       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.419    -0.249 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.418     6.169    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.536    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.536    
                         arrival time                          -6.169    
  -------------------------------------------------------------------
                         slack                                  4.367    

Slack (MET) :             4.492ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.118ns  (logic 0.518ns (7.278%)  route 6.600ns (92.722%))
  Logic Levels:           0  
  Clock Path Skew:        3.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.170ns = ( 11.429 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         2.039    -0.677    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y126       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDRE (Prop_fdre_C_Q)         0.518    -0.159 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           6.600     6.440    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[7]
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    11.429    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.882    
                         clock uncertainty           -0.324    11.558    
    OLOGIC_X1Y126        OSERDESE2 (Setup_oserdese2_CLKDIV_D8)
                                                     -0.625    10.933    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.933    
                         arrival time                          -6.440    
  -------------------------------------------------------------------
                         slack                                  4.492    

Slack (MET) :             4.515ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.689ns  (logic 0.419ns (6.264%)  route 6.270ns (93.736%))
  Logic Levels:           0  
  Clock Path Skew:        3.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         2.048    -0.668    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y117       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.419    -0.249 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.270     6.021    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y121        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y121        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.536    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.536    
                         arrival time                          -6.021    
  -------------------------------------------------------------------
                         slack                                  4.515    

Slack (MET) :             5.073ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.538ns  (logic 0.518ns (7.923%)  route 6.020ns (92.077%))
  Logic Levels:           0  
  Clock Path Skew:        3.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         2.040    -0.676    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y122       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDRE (Prop_fdre_C_Q)         0.518    -0.158 r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           6.020     5.861    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[3]
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    10.935    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.935    
                         arrival time                          -5.861    
  -------------------------------------------------------------------
                         slack                                  5.073    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.423ns  (logic 0.367ns (8.297%)  route 4.056ns (91.703%))
  Logic Levels:           0  
  Clock Path Skew:        4.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.234ns
    Source Clock Delay      (SCD):    -1.323ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.846    -1.323    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X111Y122       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y122       FDRE (Prop_fdre_C_Q)         0.367    -0.956 r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           4.056     3.101    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.806    -0.910    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.822 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.889     1.067    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.168 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     3.234    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.452     2.782    
                         clock uncertainty            0.324     3.106    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                     -0.063     3.043    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.043    
                         arrival time                           3.101    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.486ns  (logic 0.367ns (8.182%)  route 4.119ns (91.818%))
  Logic Levels:           0  
  Clock Path Skew:        4.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.234ns
    Source Clock Delay      (SCD):    -1.323ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.846    -1.323    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X111Y122       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y122       FDRE (Prop_fdre_C_Q)         0.367    -0.956 r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           4.119     3.163    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.806    -0.910    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.822 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.889     1.067    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.168 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     3.234    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.452     2.782    
                         clock uncertainty            0.324     3.106    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                     -0.063     3.043    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.043    
                         arrival time                           3.163    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.518ns  (logic 0.418ns (9.252%)  route 4.100ns (90.748%))
  Logic Levels:           0  
  Clock Path Skew:        4.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.232ns
    Source Clock Delay      (SCD):    -1.324ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.845    -1.324    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y126       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDRE (Prop_fdre_C_Q)         0.418    -0.906 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           4.100     3.194    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.806    -0.910    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.822 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.889     1.067    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.168 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     3.232    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.452     2.780    
                         clock uncertainty            0.324     3.104    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                     -0.063     3.041    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.041    
                         arrival time                           3.194    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.523ns  (logic 0.418ns (9.241%)  route 4.105ns (90.759%))
  Logic Levels:           0  
  Clock Path Skew:        4.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.232ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.843    -1.326    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y125       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y125       FDSE (Prop_fdse_C_Q)         0.418    -0.908 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           4.105     3.197    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[8]
    OLOGIC_X1Y125        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.806    -0.910    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.822 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.889     1.067    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.168 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     3.232    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.452     2.780    
                         clock uncertainty            0.324     3.104    
    OLOGIC_X1Y125        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.063     3.041    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -3.041    
                         arrival time                           3.197    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.530ns  (logic 0.418ns (9.227%)  route 4.112ns (90.773%))
  Logic Levels:           0  
  Clock Path Skew:        4.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.232ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.843    -1.326    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y125       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y125       FDSE (Prop_fdse_C_Q)         0.418    -0.908 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           4.112     3.205    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[6]
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.806    -0.910    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.822 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.889     1.067    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.168 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     3.232    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.452     2.780    
                         clock uncertainty            0.324     3.104    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.063     3.041    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.041    
                         arrival time                           3.205    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.312ns  (logic 0.141ns (6.100%)  route 2.171ns (93.900%))
  Logic Levels:           0  
  Clock Path Skew:        1.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.764ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.709    -0.522    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X111Y129       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y129       FDSE (Prop_fdse_C_Q)         0.141    -0.381 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           2.171     1.790    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[2]
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.864    -0.876    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     0.764    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.273    
                         clock uncertainty            0.324     1.597    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.616    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.412ns  (logic 0.337ns (7.638%)  route 4.075ns (92.362%))
  Logic Levels:           0  
  Clock Path Skew:        4.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.236ns
    Source Clock Delay      (SCD):    -1.320ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.849    -1.320    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X111Y129       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y129       FDSE (Prop_fdse_C_Q)         0.337    -0.983 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           4.075     3.092    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[6]
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.806    -0.910    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.822 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.889     1.067    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.168 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.068     3.236    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.452     2.784    
                         clock uncertainty            0.324     3.108    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.203     2.905    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.905    
                         arrival time                           3.092    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.571ns  (logic 0.418ns (9.145%)  route 4.153ns (90.855%))
  Logic Levels:           0  
  Clock Path Skew:        4.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.232ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.843    -1.326    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y125       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y125       FDSE (Prop_fdse_C_Q)         0.418    -0.908 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           4.153     3.245    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[4]
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.806    -0.910    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.822 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.889     1.067    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.168 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     3.232    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.452     2.780    
                         clock uncertainty            0.324     3.104    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                     -0.063     3.041    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.041    
                         arrival time                           3.245    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.290ns  (logic 0.128ns (5.589%)  route 2.162ns (94.411%))
  Logic Levels:           0  
  Clock Path Skew:        1.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.763ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.708    -0.523    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X111Y122       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y122       FDSE (Prop_fdse_C_Q)         0.128    -0.395 r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.162     1.767    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[8]
    OLOGIC_X1Y121        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.864    -0.876    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.981     0.763    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.509     1.272    
                         clock uncertainty            0.324     1.596    
    OLOGIC_X1Y121        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.034     1.562    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 0.164ns (6.987%)  route 2.183ns (93.013%))
  Logic Levels:           0  
  Clock Path Skew:        1.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.763ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.708    -0.523    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y121       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDSE (Prop_fdse_C_Q)         0.164    -0.359 r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.183     1.824    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[4]
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.864    -0.876    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.981     0.763    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.272    
                         clock uncertainty            0.324     1.596    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     1.615    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.209    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmap_clk_wiz_0
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack        3.164ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.164ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.041ns  (logic 0.419ns (5.211%)  route 7.622ns (94.789%))
  Logic Levels:           0  
  Clock Path Skew:        3.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.173ns = ( 11.432 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         2.048    -0.668    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y117       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.419    -0.249 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.622     7.372    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    11.432    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.885    
                         clock uncertainty           -0.324    11.561    
    OLOGIC_X1Y130        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.537    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.537    
                         arrival time                          -7.372    
  -------------------------------------------------------------------
                         slack                                  3.164    

Slack (MET) :             3.455ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.750ns  (logic 0.419ns (5.406%)  route 7.331ns (94.594%))
  Logic Levels:           0  
  Clock Path Skew:        3.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.173ns = ( 11.432 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         2.048    -0.668    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y117       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.419    -0.249 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.331     7.082    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y129        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    11.432    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y129        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.452    11.885    
                         clock uncertainty           -0.324    11.561    
    OLOGIC_X1Y129        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.537    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.537    
                         arrival time                          -7.082    
  -------------------------------------------------------------------
                         slack                                  3.455    

Slack (MET) :             3.602ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.602ns  (logic 0.419ns (5.512%)  route 7.183ns (94.488%))
  Logic Levels:           0  
  Clock Path Skew:        3.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         2.048    -0.668    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y117       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.419    -0.249 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.183     6.933    mmap_i/display/rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y128        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y128        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y128        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.536    mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.536    
                         arrival time                          -6.933    
  -------------------------------------------------------------------
                         slack                                  3.602    

Slack (MET) :             3.750ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.453ns  (logic 0.419ns (5.622%)  route 7.034ns (94.378%))
  Logic Levels:           0  
  Clock Path Skew:        3.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         2.048    -0.668    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y117       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.419    -0.249 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.034     6.785    mmap_i/display/rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y127        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y127        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y127        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.536    mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.536    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  3.750    

Slack (MET) :             3.897ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.305ns  (logic 0.419ns (5.736%)  route 6.886ns (94.264%))
  Logic Levels:           0  
  Clock Path Skew:        3.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.170ns = ( 11.429 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         2.048    -0.668    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y117       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.419    -0.249 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.886     6.637    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    11.429    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.882    
                         clock uncertainty           -0.324    11.558    
    OLOGIC_X1Y126        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.534    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.534    
                         arrival time                          -6.637    
  -------------------------------------------------------------------
                         slack                                  3.897    

Slack (MET) :             4.045ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.157ns  (logic 0.419ns (5.854%)  route 6.738ns (94.146%))
  Logic Levels:           0  
  Clock Path Skew:        3.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.170ns = ( 11.429 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         2.048    -0.668    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y117       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.419    -0.249 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.738     6.489    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y125        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    11.429    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.452    11.882    
                         clock uncertainty           -0.324    11.558    
    OLOGIC_X1Y125        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.534    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.534    
                         arrival time                          -6.489    
  -------------------------------------------------------------------
                         slack                                  4.045    

Slack (MET) :             4.366ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.837ns  (logic 0.419ns (6.128%)  route 6.418ns (93.872%))
  Logic Levels:           0  
  Clock Path Skew:        3.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         2.048    -0.668    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y117       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.419    -0.249 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.418     6.169    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.536    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.536    
                         arrival time                          -6.169    
  -------------------------------------------------------------------
                         slack                                  4.366    

Slack (MET) :             4.492ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.118ns  (logic 0.518ns (7.278%)  route 6.600ns (92.722%))
  Logic Levels:           0  
  Clock Path Skew:        3.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.170ns = ( 11.429 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         2.039    -0.677    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y126       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDRE (Prop_fdre_C_Q)         0.518    -0.159 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           6.600     6.440    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[7]
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    11.429    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.882    
                         clock uncertainty           -0.324    11.558    
    OLOGIC_X1Y126        OSERDESE2 (Setup_oserdese2_CLKDIV_D8)
                                                     -0.625    10.933    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.933    
                         arrival time                          -6.440    
  -------------------------------------------------------------------
                         slack                                  4.492    

Slack (MET) :             4.515ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.689ns  (logic 0.419ns (6.264%)  route 6.270ns (93.736%))
  Logic Levels:           0  
  Clock Path Skew:        3.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         2.048    -0.668    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y117       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.419    -0.249 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.270     6.021    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y121        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y121        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.536    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.536    
                         arrival time                          -6.021    
  -------------------------------------------------------------------
                         slack                                  4.515    

Slack (MET) :             5.073ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.538ns  (logic 0.518ns (7.923%)  route 6.020ns (92.077%))
  Logic Levels:           0  
  Clock Path Skew:        3.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         2.040    -0.676    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y122       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDRE (Prop_fdre_C_Q)         0.518    -0.158 r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           6.020     5.861    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[3]
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    10.935    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.935    
                         arrival time                          -5.861    
  -------------------------------------------------------------------
                         slack                                  5.073    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.423ns  (logic 0.367ns (8.297%)  route 4.056ns (91.703%))
  Logic Levels:           0  
  Clock Path Skew:        4.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.234ns
    Source Clock Delay      (SCD):    -1.323ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.846    -1.323    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X111Y122       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y122       FDRE (Prop_fdre_C_Q)         0.367    -0.956 r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           4.056     3.101    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.806    -0.910    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.822 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.889     1.067    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.168 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     3.234    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.452     2.782    
                         clock uncertainty            0.324     3.106    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                     -0.063     3.043    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.043    
                         arrival time                           3.101    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.486ns  (logic 0.367ns (8.182%)  route 4.119ns (91.818%))
  Logic Levels:           0  
  Clock Path Skew:        4.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.234ns
    Source Clock Delay      (SCD):    -1.323ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.846    -1.323    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X111Y122       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y122       FDRE (Prop_fdre_C_Q)         0.367    -0.956 r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           4.119     3.163    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.806    -0.910    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.822 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.889     1.067    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.168 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     3.234    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.452     2.782    
                         clock uncertainty            0.324     3.106    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                     -0.063     3.043    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.043    
                         arrival time                           3.163    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.518ns  (logic 0.418ns (9.252%)  route 4.100ns (90.748%))
  Logic Levels:           0  
  Clock Path Skew:        4.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.232ns
    Source Clock Delay      (SCD):    -1.324ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.845    -1.324    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y126       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDRE (Prop_fdre_C_Q)         0.418    -0.906 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           4.100     3.194    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.806    -0.910    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.822 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.889     1.067    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.168 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     3.232    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.452     2.780    
                         clock uncertainty            0.324     3.104    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                     -0.063     3.041    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.041    
                         arrival time                           3.194    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.523ns  (logic 0.418ns (9.241%)  route 4.105ns (90.759%))
  Logic Levels:           0  
  Clock Path Skew:        4.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.232ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.843    -1.326    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y125       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y125       FDSE (Prop_fdse_C_Q)         0.418    -0.908 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           4.105     3.197    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[8]
    OLOGIC_X1Y125        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.806    -0.910    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.822 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.889     1.067    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.168 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     3.232    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.452     2.780    
                         clock uncertainty            0.324     3.104    
    OLOGIC_X1Y125        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.063     3.041    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -3.041    
                         arrival time                           3.197    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.530ns  (logic 0.418ns (9.227%)  route 4.112ns (90.773%))
  Logic Levels:           0  
  Clock Path Skew:        4.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.232ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.843    -1.326    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y125       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y125       FDSE (Prop_fdse_C_Q)         0.418    -0.908 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           4.112     3.205    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[6]
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.806    -0.910    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.822 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.889     1.067    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.168 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     3.232    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.452     2.780    
                         clock uncertainty            0.324     3.104    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.063     3.041    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.041    
                         arrival time                           3.205    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.312ns  (logic 0.141ns (6.100%)  route 2.171ns (93.900%))
  Logic Levels:           0  
  Clock Path Skew:        1.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.764ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.709    -0.522    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X111Y129       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y129       FDSE (Prop_fdse_C_Q)         0.141    -0.381 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           2.171     1.790    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[2]
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.864    -0.876    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     0.764    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.273    
                         clock uncertainty            0.324     1.597    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.616    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.412ns  (logic 0.337ns (7.638%)  route 4.075ns (92.362%))
  Logic Levels:           0  
  Clock Path Skew:        4.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.236ns
    Source Clock Delay      (SCD):    -1.320ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.849    -1.320    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X111Y129       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y129       FDSE (Prop_fdse_C_Q)         0.337    -0.983 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           4.075     3.092    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[6]
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.806    -0.910    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.822 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.889     1.067    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.168 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.068     3.236    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.452     2.784    
                         clock uncertainty            0.324     3.108    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.203     2.905    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.905    
                         arrival time                           3.092    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.571ns  (logic 0.418ns (9.145%)  route 4.153ns (90.855%))
  Logic Levels:           0  
  Clock Path Skew:        4.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.232ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.843    -1.326    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y125       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y125       FDSE (Prop_fdse_C_Q)         0.418    -0.908 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           4.153     3.245    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[4]
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.806    -0.910    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.822 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.889     1.067    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.168 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     3.232    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.452     2.780    
                         clock uncertainty            0.324     3.104    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                     -0.063     3.041    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.041    
                         arrival time                           3.245    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.290ns  (logic 0.128ns (5.589%)  route 2.162ns (94.411%))
  Logic Levels:           0  
  Clock Path Skew:        1.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.763ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.708    -0.523    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X111Y122       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y122       FDSE (Prop_fdse_C_Q)         0.128    -0.395 r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.162     1.767    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[8]
    OLOGIC_X1Y121        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.864    -0.876    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.981     0.763    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.509     1.272    
                         clock uncertainty            0.324     1.596    
    OLOGIC_X1Y121        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.034     1.562    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 0.164ns (6.987%)  route 2.183ns (93.013%))
  Logic Levels:           0  
  Clock Path Skew:        1.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.763ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.708    -0.523    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y121       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDSE (Prop_fdse_C_Q)         0.164    -0.359 r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.183     1.824    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[4]
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.864    -0.876    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.981     0.763    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.272    
                         clock uncertainty            0.324     1.596    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     1.615    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.209    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_mmap_clk_wiz_0
  To Clock:  clk_out1_mmap_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.539ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.466ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.539ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 7.794 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.883    -0.833    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y2         FDPE (Prop_fdpe_C_Q)         0.478    -0.355 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     0.224    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y2         FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.703     7.794    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.610     8.404    
                         clock uncertainty           -0.110     8.293    
    SLICE_X113Y2         FDPE (Recov_fdpe_C_PRE)     -0.530     7.763    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          7.763    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  7.539    

Slack (MET) :             7.539ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 7.794 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.883    -0.833    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y2         FDPE (Prop_fdpe_C_Q)         0.478    -0.355 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     0.224    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y2         FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.703     7.794    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.610     8.404    
                         clock uncertainty           -0.110     8.293    
    SLICE_X113Y2         FDPE (Recov_fdpe_C_PRE)     -0.530     7.763    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          7.763    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  7.539    

Slack (MET) :             7.539ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 7.794 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.883    -0.833    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y2         FDPE (Prop_fdpe_C_Q)         0.478    -0.355 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     0.224    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y2         FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.703     7.794    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.610     8.404    
                         clock uncertainty           -0.110     8.293    
    SLICE_X113Y2         FDPE (Recov_fdpe_C_PRE)     -0.530     7.763    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          7.763    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  7.539    

Slack (MET) :             7.539ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 7.794 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.883    -0.833    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y2         FDPE (Prop_fdpe_C_Q)         0.478    -0.355 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     0.224    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y2         FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.703     7.794    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.610     8.404    
                         clock uncertainty           -0.110     8.293    
    SLICE_X113Y2         FDPE (Recov_fdpe_C_PRE)     -0.530     7.763    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          7.763    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  7.539    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.643    -0.589    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y2         FDPE (Prop_fdpe_C_Q)         0.148    -0.441 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.258    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y2         FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.914    -0.826    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.250    -0.576    
    SLICE_X113Y2         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.724    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.724    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.643    -0.589    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y2         FDPE (Prop_fdpe_C_Q)         0.148    -0.441 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.258    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y2         FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.914    -0.826    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.250    -0.576    
    SLICE_X113Y2         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.724    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.724    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.643    -0.589    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y2         FDPE (Prop_fdpe_C_Q)         0.148    -0.441 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.258    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y2         FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.914    -0.826    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.250    -0.576    
    SLICE_X113Y2         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.724    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.724    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.643    -0.589    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y2         FDPE (Prop_fdpe_C_Q)         0.148    -0.441 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.258    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y2         FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.914    -0.826    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.250    -0.576    
    SLICE_X113Y2         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.724    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.724    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.466    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_mmap_clk_wiz_0_1
  To Clock:  clk_out1_mmap_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.539ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.355ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.539ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 7.794 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.883    -0.833    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y2         FDPE (Prop_fdpe_C_Q)         0.478    -0.355 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     0.224    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y2         FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.703     7.794    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.610     8.404    
                         clock uncertainty           -0.110     8.293    
    SLICE_X113Y2         FDPE (Recov_fdpe_C_PRE)     -0.530     7.763    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          7.763    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  7.539    

Slack (MET) :             7.539ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 7.794 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.883    -0.833    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y2         FDPE (Prop_fdpe_C_Q)         0.478    -0.355 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     0.224    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y2         FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.703     7.794    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.610     8.404    
                         clock uncertainty           -0.110     8.293    
    SLICE_X113Y2         FDPE (Recov_fdpe_C_PRE)     -0.530     7.763    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          7.763    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  7.539    

Slack (MET) :             7.539ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 7.794 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.883    -0.833    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y2         FDPE (Prop_fdpe_C_Q)         0.478    -0.355 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     0.224    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y2         FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.703     7.794    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.610     8.404    
                         clock uncertainty           -0.110     8.293    
    SLICE_X113Y2         FDPE (Recov_fdpe_C_PRE)     -0.530     7.763    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          7.763    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  7.539    

Slack (MET) :             7.539ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 7.794 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.883    -0.833    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y2         FDPE (Prop_fdpe_C_Q)         0.478    -0.355 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     0.224    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y2         FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.703     7.794    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.610     8.404    
                         clock uncertainty           -0.110     8.293    
    SLICE_X113Y2         FDPE (Recov_fdpe_C_PRE)     -0.530     7.763    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          7.763    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  7.539    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.643    -0.589    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y2         FDPE (Prop_fdpe_C_Q)         0.148    -0.441 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.258    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y2         FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.914    -0.826    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.250    -0.576    
                         clock uncertainty            0.110    -0.465    
    SLICE_X113Y2         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.613    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.643    -0.589    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y2         FDPE (Prop_fdpe_C_Q)         0.148    -0.441 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.258    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y2         FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.914    -0.826    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.250    -0.576    
                         clock uncertainty            0.110    -0.465    
    SLICE_X113Y2         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.613    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.643    -0.589    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y2         FDPE (Prop_fdpe_C_Q)         0.148    -0.441 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.258    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y2         FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.914    -0.826    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.250    -0.576    
                         clock uncertainty            0.110    -0.465    
    SLICE_X113Y2         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.613    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.643    -0.589    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y2         FDPE (Prop_fdpe_C_Q)         0.148    -0.441 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.258    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y2         FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.914    -0.826    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.250    -0.576    
                         clock uncertainty            0.110    -0.465    
    SLICE_X113Y2         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.613    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.355    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_mmap_clk_wiz_0
  To Clock:  clk_out1_mmap_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.539ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.355ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.539ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 7.794 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.883    -0.833    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y2         FDPE (Prop_fdpe_C_Q)         0.478    -0.355 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     0.224    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y2         FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.703     7.794    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.610     8.404    
                         clock uncertainty           -0.110     8.293    
    SLICE_X113Y2         FDPE (Recov_fdpe_C_PRE)     -0.530     7.763    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          7.763    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  7.539    

Slack (MET) :             7.539ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 7.794 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.883    -0.833    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y2         FDPE (Prop_fdpe_C_Q)         0.478    -0.355 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     0.224    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y2         FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.703     7.794    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.610     8.404    
                         clock uncertainty           -0.110     8.293    
    SLICE_X113Y2         FDPE (Recov_fdpe_C_PRE)     -0.530     7.763    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          7.763    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  7.539    

Slack (MET) :             7.539ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 7.794 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.883    -0.833    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y2         FDPE (Prop_fdpe_C_Q)         0.478    -0.355 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     0.224    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y2         FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.703     7.794    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.610     8.404    
                         clock uncertainty           -0.110     8.293    
    SLICE_X113Y2         FDPE (Recov_fdpe_C_PRE)     -0.530     7.763    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          7.763    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  7.539    

Slack (MET) :             7.539ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 7.794 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.883    -0.833    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y2         FDPE (Prop_fdpe_C_Q)         0.478    -0.355 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     0.224    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y2         FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.703     7.794    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.610     8.404    
                         clock uncertainty           -0.110     8.293    
    SLICE_X113Y2         FDPE (Recov_fdpe_C_PRE)     -0.530     7.763    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          7.763    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  7.539    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.643    -0.589    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y2         FDPE (Prop_fdpe_C_Q)         0.148    -0.441 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.258    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y2         FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.914    -0.826    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.250    -0.576    
                         clock uncertainty            0.110    -0.465    
    SLICE_X113Y2         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.613    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.643    -0.589    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y2         FDPE (Prop_fdpe_C_Q)         0.148    -0.441 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.258    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y2         FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.914    -0.826    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.250    -0.576    
                         clock uncertainty            0.110    -0.465    
    SLICE_X113Y2         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.613    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.643    -0.589    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y2         FDPE (Prop_fdpe_C_Q)         0.148    -0.441 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.258    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y2         FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.914    -0.826    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.250    -0.576    
                         clock uncertainty            0.110    -0.465    
    SLICE_X113Y2         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.613    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.643    -0.589    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y2         FDPE (Prop_fdpe_C_Q)         0.148    -0.441 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.258    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y2         FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.914    -0.826    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.250    -0.576    
                         clock uncertainty            0.110    -0.465    
    SLICE_X113Y2         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.613    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.355    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_mmap_clk_wiz_0_1
  To Clock:  clk_out1_mmap_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.541ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.466ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.541ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 7.794 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.883    -0.833    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y2         FDPE (Prop_fdpe_C_Q)         0.478    -0.355 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     0.224    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y2         FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.703     7.794    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.610     8.404    
                         clock uncertainty           -0.109     8.295    
    SLICE_X113Y2         FDPE (Recov_fdpe_C_PRE)     -0.530     7.765    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          7.765    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  7.541    

Slack (MET) :             7.541ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 7.794 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.883    -0.833    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y2         FDPE (Prop_fdpe_C_Q)         0.478    -0.355 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     0.224    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y2         FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.703     7.794    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.610     8.404    
                         clock uncertainty           -0.109     8.295    
    SLICE_X113Y2         FDPE (Recov_fdpe_C_PRE)     -0.530     7.765    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          7.765    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  7.541    

Slack (MET) :             7.541ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 7.794 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.883    -0.833    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y2         FDPE (Prop_fdpe_C_Q)         0.478    -0.355 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     0.224    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y2         FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.703     7.794    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.610     8.404    
                         clock uncertainty           -0.109     8.295    
    SLICE_X113Y2         FDPE (Recov_fdpe_C_PRE)     -0.530     7.765    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          7.765    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  7.541    

Slack (MET) :             7.541ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 7.794 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.883    -0.833    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y2         FDPE (Prop_fdpe_C_Q)         0.478    -0.355 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     0.224    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y2         FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         1.703     7.794    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.610     8.404    
                         clock uncertainty           -0.109     8.295    
    SLICE_X113Y2         FDPE (Recov_fdpe_C_PRE)     -0.530     7.765    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          7.765    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  7.541    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.643    -0.589    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y2         FDPE (Prop_fdpe_C_Q)         0.148    -0.441 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.258    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y2         FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.914    -0.826    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.250    -0.576    
    SLICE_X113Y2         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.724    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.724    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.643    -0.589    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y2         FDPE (Prop_fdpe_C_Q)         0.148    -0.441 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.258    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y2         FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.914    -0.826    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.250    -0.576    
    SLICE_X113Y2         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.724    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.724    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.643    -0.589    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y2         FDPE (Prop_fdpe_C_Q)         0.148    -0.441 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.258    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y2         FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.914    -0.826    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.250    -0.576    
    SLICE_X113Y2         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.724    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.724    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.643    -0.589    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y2         FDPE (Prop_fdpe_C_Q)         0.148    -0.441 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.258    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y2         FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=210, routed)         0.914    -0.826    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.250    -0.576    
    SLICE_X113Y2         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.724    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.724    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.466    





