---
layout: page
title: RISC-V processor
description: A 5-stage pipelined RISC-V processor implemented in SystemVerilog supporting RV64IM instruction set
img: assets/img/projects/microprocessor.png
redirect: https://github.com/avjotsingh/CSE502-Project
importance: 4
category: academic
---