Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : NFC
Version: P-2019.03
Date   : Wed Feb 24 19:24:58 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: cmd[18] (input port clocked by clk)
  Endpoint: M_OUT_reg[5]
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NFC                tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.00       1.00
  input external delay                     5.00       6.00 f
  cmd[18] (in)                             0.04       6.04 f
  U24905/Y (BUFX12)                        0.13       6.17 f
  U24898/Y (CLKBUFX3)                      0.44       6.60 f
  U21798/Y (NOR2X4)                        0.23       6.83 r
  U27515/Y (NOR2X2)                        0.19       7.02 f
  U26887/Y (INVXL)                         0.47       7.49 r
  U27767/Y (NOR2X1)                        0.20       7.69 f
  U25984/Y (AOI21XL)                       0.47       8.16 r
  U25266/Y (XOR2X2)                        0.43       8.59 f
  U28450/Y (NOR2X1)                        0.76       9.35 r
  U21212/Y (AND2X4)                        0.47       9.81 r
  U77837/Y (OAI21X2)                       0.16       9.97 f
  U65891/Y (OAI2BB1X2)                     0.14      10.11 r
  U75580/Y (NOR2X4)                        0.10      10.21 f
  U80035/Y (NAND4X4)                       0.12      10.33 r
  M_OUT_reg[5]/D (DFFNSRX4)                0.00      10.33 r
  data arrival time                                  10.33

  clock clk (fall edge)                    5.00       5.00
  clock network delay (ideal)              1.00       6.00
  clock uncertainty                       -1.00       5.00
  M_OUT_reg[5]/CKN (DFFNSRX4)              0.00       5.00 f
  library setup time                       0.00       5.00
  data required time                                  5.00
  -----------------------------------------------------------
  data required time                                  5.00
  data arrival time                                 -10.33
  -----------------------------------------------------------
  slack (VIOLATED)                                   -5.33


1
