
21-IWDG.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004ac4  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f4  08004bd0  08004bd0  00005bd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004cc4  08004cc4  000060a8  2**0
                  CONTENTS
  4 .ARM          00000000  08004cc4  08004cc4  000060a8  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004cc4  08004cc4  000060a8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004cc4  08004cc4  00005cc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004cc8  08004cc8  00005cc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000a8  20000000  08004ccc  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000364  200000a8  08004d74  000060a8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000040c  08004d74  0000640c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000060a8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000be97  00000000  00000000  000060d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000025ce  00000000  00000000  00011f68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ba0  00000000  00000000  00014538  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008ea  00000000  00000000  000150d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000192d0  00000000  00000000  000159c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011bac  00000000  00000000  0002ec92  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00086c39  00000000  00000000  0004083e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c7477  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000035b0  00000000  00000000  000c74bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000046  00000000  00000000  000caa6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000a8 	.word	0x200000a8
 8000128:	00000000 	.word	0x00000000
 800012c:	08004bb8 	.word	0x08004bb8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000ac 	.word	0x200000ac
 8000148:	08004bb8 	.word	0x08004bb8

0800014c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000152:	4b0c      	ldr	r3, [pc, #48]	@ (8000184 <MX_DMA_Init+0x38>)
 8000154:	695b      	ldr	r3, [r3, #20]
 8000156:	4a0b      	ldr	r2, [pc, #44]	@ (8000184 <MX_DMA_Init+0x38>)
 8000158:	f043 0301 	orr.w	r3, r3, #1
 800015c:	6153      	str	r3, [r2, #20]
 800015e:	4b09      	ldr	r3, [pc, #36]	@ (8000184 <MX_DMA_Init+0x38>)
 8000160:	695b      	ldr	r3, [r3, #20]
 8000162:	f003 0301 	and.w	r3, r3, #1
 8000166:	607b      	str	r3, [r7, #4]
 8000168:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 800016a:	2200      	movs	r2, #0
 800016c:	2100      	movs	r1, #0
 800016e:	200f      	movs	r0, #15
 8000170:	f000 ffc1 	bl	80010f6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8000174:	200f      	movs	r0, #15
 8000176:	f000 ffda 	bl	800112e <HAL_NVIC_EnableIRQ>

}
 800017a:	bf00      	nop
 800017c:	3708      	adds	r7, #8
 800017e:	46bd      	mov	sp, r7
 8000180:	bd80      	pop	{r7, pc}
 8000182:	bf00      	nop
 8000184:	40021000 	.word	0x40021000

08000188 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000188:	b580      	push	{r7, lr}
 800018a:	b086      	sub	sp, #24
 800018c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800018e:	f107 0308 	add.w	r3, r7, #8
 8000192:	2200      	movs	r2, #0
 8000194:	601a      	str	r2, [r3, #0]
 8000196:	605a      	str	r2, [r3, #4]
 8000198:	609a      	str	r2, [r3, #8]
 800019a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800019c:	4b35      	ldr	r3, [pc, #212]	@ (8000274 <MX_GPIO_Init+0xec>)
 800019e:	699b      	ldr	r3, [r3, #24]
 80001a0:	4a34      	ldr	r2, [pc, #208]	@ (8000274 <MX_GPIO_Init+0xec>)
 80001a2:	f043 0304 	orr.w	r3, r3, #4
 80001a6:	6193      	str	r3, [r2, #24]
 80001a8:	4b32      	ldr	r3, [pc, #200]	@ (8000274 <MX_GPIO_Init+0xec>)
 80001aa:	699b      	ldr	r3, [r3, #24]
 80001ac:	f003 0304 	and.w	r3, r3, #4
 80001b0:	607b      	str	r3, [r7, #4]
 80001b2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80001b4:	4b2f      	ldr	r3, [pc, #188]	@ (8000274 <MX_GPIO_Init+0xec>)
 80001b6:	699b      	ldr	r3, [r3, #24]
 80001b8:	4a2e      	ldr	r2, [pc, #184]	@ (8000274 <MX_GPIO_Init+0xec>)
 80001ba:	f043 0308 	orr.w	r3, r3, #8
 80001be:	6193      	str	r3, [r2, #24]
 80001c0:	4b2c      	ldr	r3, [pc, #176]	@ (8000274 <MX_GPIO_Init+0xec>)
 80001c2:	699b      	ldr	r3, [r3, #24]
 80001c4:	f003 0308 	and.w	r3, r3, #8
 80001c8:	603b      	str	r3, [r7, #0]
 80001ca:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_2, GPIO_PIN_RESET);
 80001cc:	2200      	movs	r2, #0
 80001ce:	2106      	movs	r1, #6
 80001d0:	4829      	ldr	r0, [pc, #164]	@ (8000278 <MX_GPIO_Init+0xf0>)
 80001d2:	f001 fbed 	bl	80019b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 80001d6:	2201      	movs	r2, #1
 80001d8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80001dc:	4826      	ldr	r0, [pc, #152]	@ (8000278 <MX_GPIO_Init+0xf0>)
 80001de:	f001 fbe7 	bl	80019b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA1 PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 80001e2:	2306      	movs	r3, #6
 80001e4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80001e6:	2301      	movs	r3, #1
 80001e8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80001ea:	2300      	movs	r3, #0
 80001ec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80001ee:	2302      	movs	r3, #2
 80001f0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80001f2:	f107 0308 	add.w	r3, r7, #8
 80001f6:	4619      	mov	r1, r3
 80001f8:	481f      	ldr	r0, [pc, #124]	@ (8000278 <MX_GPIO_Init+0xf0>)
 80001fa:	f001 fa55 	bl	80016a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 80001fe:	2320      	movs	r3, #32
 8000200:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000202:	4b1e      	ldr	r3, [pc, #120]	@ (800027c <MX_GPIO_Init+0xf4>)
 8000204:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000206:	2301      	movs	r3, #1
 8000208:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800020a:	f107 0308 	add.w	r3, r7, #8
 800020e:	4619      	mov	r1, r3
 8000210:	4819      	ldr	r0, [pc, #100]	@ (8000278 <MX_GPIO_Init+0xf0>)
 8000212:	f001 fa49 	bl	80016a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000216:	2301      	movs	r3, #1
 8000218:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800021a:	4b18      	ldr	r3, [pc, #96]	@ (800027c <MX_GPIO_Init+0xf4>)
 800021c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800021e:	2301      	movs	r3, #1
 8000220:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000222:	f107 0308 	add.w	r3, r7, #8
 8000226:	4619      	mov	r1, r3
 8000228:	4815      	ldr	r0, [pc, #84]	@ (8000280 <MX_GPIO_Init+0xf8>)
 800022a:	f001 fa3d 	bl	80016a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 800022e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000232:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000234:	2311      	movs	r3, #17
 8000236:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000238:	2300      	movs	r3, #0
 800023a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800023c:	2302      	movs	r3, #2
 800023e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000240:	f107 0308 	add.w	r3, r7, #8
 8000244:	4619      	mov	r1, r3
 8000246:	480c      	ldr	r0, [pc, #48]	@ (8000278 <MX_GPIO_Init+0xf0>)
 8000248:	f001 fa2e 	bl	80016a8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 800024c:	2200      	movs	r2, #0
 800024e:	2100      	movs	r1, #0
 8000250:	2006      	movs	r0, #6
 8000252:	f000 ff50 	bl	80010f6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000256:	2006      	movs	r0, #6
 8000258:	f000 ff69 	bl	800112e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800025c:	2200      	movs	r2, #0
 800025e:	2100      	movs	r1, #0
 8000260:	2017      	movs	r0, #23
 8000262:	f000 ff48 	bl	80010f6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000266:	2017      	movs	r0, #23
 8000268:	f000 ff61 	bl	800112e <HAL_NVIC_EnableIRQ>

}
 800026c:	bf00      	nop
 800026e:	3718      	adds	r7, #24
 8000270:	46bd      	mov	sp, r7
 8000272:	bd80      	pop	{r7, pc}
 8000274:	40021000 	.word	0x40021000
 8000278:	40010800 	.word	0x40010800
 800027c:	10210000 	.word	0x10210000
 8000280:	40010c00 	.word	0x40010c00

08000284 <LED_Control>:

/* USER CODE BEGIN 2 */
void LED_Control(uint8_t device, uint8_t cmd)
{
 8000284:	b580      	push	{r7, lr}
 8000286:	b082      	sub	sp, #8
 8000288:	af00      	add	r7, sp, #0
 800028a:	4603      	mov	r3, r0
 800028c:	460a      	mov	r2, r1
 800028e:	71fb      	strb	r3, [r7, #7]
 8000290:	4613      	mov	r3, r2
 8000292:	71bb      	strb	r3, [r7, #6]
	if (device == LED1)
 8000294:	79fb      	ldrb	r3, [r7, #7]
 8000296:	2b01      	cmp	r3, #1
 8000298:	d111      	bne.n	80002be <LED_Control+0x3a>
	{
		if (cmd == ON)
 800029a:	79bb      	ldrb	r3, [r7, #6]
 800029c:	2b01      	cmp	r3, #1
 800029e:	d105      	bne.n	80002ac <LED_Control+0x28>
		{
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET);
 80002a0:	2201      	movs	r2, #1
 80002a2:	2102      	movs	r1, #2
 80002a4:	4812      	ldr	r0, [pc, #72]	@ (80002f0 <LED_Control+0x6c>)
 80002a6:	f001 fb83 	bl	80019b0 <HAL_GPIO_WritePin>
		else if (cmd == OFF)
		{
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET);
		}
	}
}
 80002aa:	e01c      	b.n	80002e6 <LED_Control+0x62>
		else if (cmd == OFF)
 80002ac:	79bb      	ldrb	r3, [r7, #6]
 80002ae:	2b00      	cmp	r3, #0
 80002b0:	d119      	bne.n	80002e6 <LED_Control+0x62>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 80002b2:	2200      	movs	r2, #0
 80002b4:	2102      	movs	r1, #2
 80002b6:	480e      	ldr	r0, [pc, #56]	@ (80002f0 <LED_Control+0x6c>)
 80002b8:	f001 fb7a 	bl	80019b0 <HAL_GPIO_WritePin>
}
 80002bc:	e013      	b.n	80002e6 <LED_Control+0x62>
	else if (device == LED2)
 80002be:	79fb      	ldrb	r3, [r7, #7]
 80002c0:	2b02      	cmp	r3, #2
 80002c2:	d110      	bne.n	80002e6 <LED_Control+0x62>
		if (cmd == ON)
 80002c4:	79bb      	ldrb	r3, [r7, #6]
 80002c6:	2b01      	cmp	r3, #1
 80002c8:	d105      	bne.n	80002d6 <LED_Control+0x52>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_SET);
 80002ca:	2201      	movs	r2, #1
 80002cc:	2104      	movs	r1, #4
 80002ce:	4808      	ldr	r0, [pc, #32]	@ (80002f0 <LED_Control+0x6c>)
 80002d0:	f001 fb6e 	bl	80019b0 <HAL_GPIO_WritePin>
}
 80002d4:	e007      	b.n	80002e6 <LED_Control+0x62>
		else if (cmd == OFF)
 80002d6:	79bb      	ldrb	r3, [r7, #6]
 80002d8:	2b00      	cmp	r3, #0
 80002da:	d104      	bne.n	80002e6 <LED_Control+0x62>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET);
 80002dc:	2200      	movs	r2, #0
 80002de:	2104      	movs	r1, #4
 80002e0:	4803      	ldr	r0, [pc, #12]	@ (80002f0 <LED_Control+0x6c>)
 80002e2:	f001 fb65 	bl	80019b0 <HAL_GPIO_WritePin>
}
 80002e6:	bf00      	nop
 80002e8:	3708      	adds	r7, #8
 80002ea:	46bd      	mov	sp, r7
 80002ec:	bd80      	pop	{r7, pc}
 80002ee:	bf00      	nop
 80002f0:	40010800 	.word	0x40010800

080002f4 <Beep_Control>:

void Beep_Control(uint8_t cmd)
{
 80002f4:	b580      	push	{r7, lr}
 80002f6:	b082      	sub	sp, #8
 80002f8:	af00      	add	r7, sp, #0
 80002fa:	4603      	mov	r3, r0
 80002fc:	71fb      	strb	r3, [r7, #7]
	if (cmd == ON)
 80002fe:	79fb      	ldrb	r3, [r7, #7]
 8000300:	2b01      	cmp	r3, #1
 8000302:	d106      	bne.n	8000312 <Beep_Control+0x1e>
	{
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8000304:	2200      	movs	r2, #0
 8000306:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800030a:	4808      	ldr	r0, [pc, #32]	@ (800032c <Beep_Control+0x38>)
 800030c:	f001 fb50 	bl	80019b0 <HAL_GPIO_WritePin>
	}
	else if (cmd == OFF)
	{
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
	}
}
 8000310:	e008      	b.n	8000324 <Beep_Control+0x30>
	else if (cmd == OFF)
 8000312:	79fb      	ldrb	r3, [r7, #7]
 8000314:	2b00      	cmp	r3, #0
 8000316:	d105      	bne.n	8000324 <Beep_Control+0x30>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 8000318:	2201      	movs	r2, #1
 800031a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800031e:	4803      	ldr	r0, [pc, #12]	@ (800032c <Beep_Control+0x38>)
 8000320:	f001 fb46 	bl	80019b0 <HAL_GPIO_WritePin>
}
 8000324:	bf00      	nop
 8000326:	3708      	adds	r7, #8
 8000328:	46bd      	mov	sp, r7
 800032a:	bd80      	pop	{r7, pc}
 800032c:	40010800 	.word	0x40010800

08000330 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000330:	b580      	push	{r7, lr}
 8000332:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000334:	4b12      	ldr	r3, [pc, #72]	@ (8000380 <MX_I2C1_Init+0x50>)
 8000336:	4a13      	ldr	r2, [pc, #76]	@ (8000384 <MX_I2C1_Init+0x54>)
 8000338:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800033a:	4b11      	ldr	r3, [pc, #68]	@ (8000380 <MX_I2C1_Init+0x50>)
 800033c:	4a12      	ldr	r2, [pc, #72]	@ (8000388 <MX_I2C1_Init+0x58>)
 800033e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000340:	4b0f      	ldr	r3, [pc, #60]	@ (8000380 <MX_I2C1_Init+0x50>)
 8000342:	2200      	movs	r2, #0
 8000344:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000346:	4b0e      	ldr	r3, [pc, #56]	@ (8000380 <MX_I2C1_Init+0x50>)
 8000348:	2200      	movs	r2, #0
 800034a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800034c:	4b0c      	ldr	r3, [pc, #48]	@ (8000380 <MX_I2C1_Init+0x50>)
 800034e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000352:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000354:	4b0a      	ldr	r3, [pc, #40]	@ (8000380 <MX_I2C1_Init+0x50>)
 8000356:	2200      	movs	r2, #0
 8000358:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800035a:	4b09      	ldr	r3, [pc, #36]	@ (8000380 <MX_I2C1_Init+0x50>)
 800035c:	2200      	movs	r2, #0
 800035e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000360:	4b07      	ldr	r3, [pc, #28]	@ (8000380 <MX_I2C1_Init+0x50>)
 8000362:	2200      	movs	r2, #0
 8000364:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000366:	4b06      	ldr	r3, [pc, #24]	@ (8000380 <MX_I2C1_Init+0x50>)
 8000368:	2200      	movs	r2, #0
 800036a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800036c:	4804      	ldr	r0, [pc, #16]	@ (8000380 <MX_I2C1_Init+0x50>)
 800036e:	f001 fb4f 	bl	8001a10 <HAL_I2C_Init>
 8000372:	4603      	mov	r3, r0
 8000374:	2b00      	cmp	r3, #0
 8000376:	d001      	beq.n	800037c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000378:	f000 f903 	bl	8000582 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800037c:	bf00      	nop
 800037e:	bd80      	pop	{r7, pc}
 8000380:	200000c4 	.word	0x200000c4
 8000384:	40005400 	.word	0x40005400
 8000388:	000186a0 	.word	0x000186a0

0800038c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800038c:	b580      	push	{r7, lr}
 800038e:	b08a      	sub	sp, #40	@ 0x28
 8000390:	af00      	add	r7, sp, #0
 8000392:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000394:	f107 0314 	add.w	r3, r7, #20
 8000398:	2200      	movs	r2, #0
 800039a:	601a      	str	r2, [r3, #0]
 800039c:	605a      	str	r2, [r3, #4]
 800039e:	609a      	str	r2, [r3, #8]
 80003a0:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 80003a2:	687b      	ldr	r3, [r7, #4]
 80003a4:	681b      	ldr	r3, [r3, #0]
 80003a6:	4a1d      	ldr	r2, [pc, #116]	@ (800041c <HAL_I2C_MspInit+0x90>)
 80003a8:	4293      	cmp	r3, r2
 80003aa:	d132      	bne.n	8000412 <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80003ac:	4b1c      	ldr	r3, [pc, #112]	@ (8000420 <HAL_I2C_MspInit+0x94>)
 80003ae:	699b      	ldr	r3, [r3, #24]
 80003b0:	4a1b      	ldr	r2, [pc, #108]	@ (8000420 <HAL_I2C_MspInit+0x94>)
 80003b2:	f043 0308 	orr.w	r3, r3, #8
 80003b6:	6193      	str	r3, [r2, #24]
 80003b8:	4b19      	ldr	r3, [pc, #100]	@ (8000420 <HAL_I2C_MspInit+0x94>)
 80003ba:	699b      	ldr	r3, [r3, #24]
 80003bc:	f003 0308 	and.w	r3, r3, #8
 80003c0:	613b      	str	r3, [r7, #16]
 80003c2:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80003c4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80003c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80003ca:	2312      	movs	r3, #18
 80003cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80003ce:	2303      	movs	r3, #3
 80003d0:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80003d2:	f107 0314 	add.w	r3, r7, #20
 80003d6:	4619      	mov	r1, r3
 80003d8:	4812      	ldr	r0, [pc, #72]	@ (8000424 <HAL_I2C_MspInit+0x98>)
 80003da:	f001 f965 	bl	80016a8 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 80003de:	4b12      	ldr	r3, [pc, #72]	@ (8000428 <HAL_I2C_MspInit+0x9c>)
 80003e0:	685b      	ldr	r3, [r3, #4]
 80003e2:	627b      	str	r3, [r7, #36]	@ 0x24
 80003e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80003e6:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 80003ea:	627b      	str	r3, [r7, #36]	@ 0x24
 80003ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80003ee:	f043 0302 	orr.w	r3, r3, #2
 80003f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80003f4:	4a0c      	ldr	r2, [pc, #48]	@ (8000428 <HAL_I2C_MspInit+0x9c>)
 80003f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80003f8:	6053      	str	r3, [r2, #4]

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80003fa:	4b09      	ldr	r3, [pc, #36]	@ (8000420 <HAL_I2C_MspInit+0x94>)
 80003fc:	69db      	ldr	r3, [r3, #28]
 80003fe:	4a08      	ldr	r2, [pc, #32]	@ (8000420 <HAL_I2C_MspInit+0x94>)
 8000400:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000404:	61d3      	str	r3, [r2, #28]
 8000406:	4b06      	ldr	r3, [pc, #24]	@ (8000420 <HAL_I2C_MspInit+0x94>)
 8000408:	69db      	ldr	r3, [r3, #28]
 800040a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800040e:	60fb      	str	r3, [r7, #12]
 8000410:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000412:	bf00      	nop
 8000414:	3728      	adds	r7, #40	@ 0x28
 8000416:	46bd      	mov	sp, r7
 8000418:	bd80      	pop	{r7, pc}
 800041a:	bf00      	nop
 800041c:	40005400 	.word	0x40005400
 8000420:	40021000 	.word	0x40021000
 8000424:	40010c00 	.word	0x40010c00
 8000428:	40010000 	.word	0x40010000

0800042c <MX_IWDG_Init>:

IWDG_HandleTypeDef hiwdg;

/* IWDG init function */
void MX_IWDG_Init(void)
{
 800042c:	b580      	push	{r7, lr}
 800042e:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8000430:	4b09      	ldr	r3, [pc, #36]	@ (8000458 <MX_IWDG_Init+0x2c>)
 8000432:	4a0a      	ldr	r2, [pc, #40]	@ (800045c <MX_IWDG_Init+0x30>)
 8000434:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_64;
 8000436:	4b08      	ldr	r3, [pc, #32]	@ (8000458 <MX_IWDG_Init+0x2c>)
 8000438:	2204      	movs	r2, #4
 800043a:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 1250;
 800043c:	4b06      	ldr	r3, [pc, #24]	@ (8000458 <MX_IWDG_Init+0x2c>)
 800043e:	f240 42e2 	movw	r2, #1250	@ 0x4e2
 8000442:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8000444:	4804      	ldr	r0, [pc, #16]	@ (8000458 <MX_IWDG_Init+0x2c>)
 8000446:	f001 ff8f 	bl	8002368 <HAL_IWDG_Init>
 800044a:	4603      	mov	r3, r0
 800044c:	2b00      	cmp	r3, #0
 800044e:	d001      	beq.n	8000454 <MX_IWDG_Init+0x28>
  {
    Error_Handler();
 8000450:	f000 f897 	bl	8000582 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8000454:	bf00      	nop
 8000456:	bd80      	pop	{r7, pc}
 8000458:	20000118 	.word	0x20000118
 800045c:	40003000 	.word	0x40003000

08000460 <IWDG_Test>:

/* USER CODE BEGIN 1 */
void IWDG_Test()
{
 8000460:	b580      	push	{r7, lr}
 8000462:	af00      	add	r7, sp, #0
	if (Key_Value == GPIO_PIN_5)
 8000464:	4b0c      	ldr	r3, [pc, #48]	@ (8000498 <IWDG_Test+0x38>)
 8000466:	781b      	ldrb	r3, [r3, #0]
 8000468:	2b20      	cmp	r3, #32
 800046a:	d10e      	bne.n	800048a <IWDG_Test+0x2a>
	{
		Key_Value = 0;
 800046c:	4b0a      	ldr	r3, [pc, #40]	@ (8000498 <IWDG_Test+0x38>)
 800046e:	2200      	movs	r2, #0
 8000470:	701a      	strb	r2, [r3, #0]
		HAL_IWDG_Refresh(&hiwdg);
 8000472:	480a      	ldr	r0, [pc, #40]	@ (800049c <IWDG_Test+0x3c>)
 8000474:	f001 ffbc 	bl	80023f0 <HAL_IWDG_Refresh>
		Beep_Control(ON);
 8000478:	2001      	movs	r0, #1
 800047a:	f7ff ff3b 	bl	80002f4 <Beep_Control>
		HAL_Delay(20);
 800047e:	2014      	movs	r0, #20
 8000480:	f000 fd3e 	bl	8000f00 <HAL_Delay>
		Beep_Control(OFF);
 8000484:	2000      	movs	r0, #0
 8000486:	f7ff ff35 	bl	80002f4 <Beep_Control>
	}
	HAL_Delay(1000);
 800048a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800048e:	f000 fd37 	bl	8000f00 <HAL_Delay>
}
 8000492:	bf00      	nop
 8000494:	bd80      	pop	{r7, pc}
 8000496:	bf00      	nop
 8000498:	20000225 	.word	0x20000225
 800049c:	20000118 	.word	0x20000118

080004a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004a0:	b580      	push	{r7, lr}
 80004a2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004a4:	f000 fcca 	bl	8000e3c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004a8:	f000 f82e 	bl	8000508 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004ac:	f7ff fe6c 	bl	8000188 <MX_GPIO_Init>
  MX_DMA_Init();
 80004b0:	f7ff fe4c 	bl	800014c <MX_DMA_Init>
  MX_USART1_UART_Init();
 80004b4:	f000 fbe2 	bl	8000c7c <MX_USART1_UART_Init>
  MX_I2C1_Init();
 80004b8:	f7ff ff3a 	bl	8000330 <MX_I2C1_Init>
  MX_IWDG_Init();
 80004bc:	f7ff ffb6 	bl	800042c <MX_IWDG_Init>
  /* USER CODE BEGIN 2 */
  //HAL_UART_Receive_IT(&huart1, RX1_Buffer, 4);
  //HAL_UART_Receive_DMA(&huart1, RX1_Buffer, 1);
  __HAL_UART_ENABLE_IT(&huart1, UART_IT_IDLE);
 80004c0:	4b0d      	ldr	r3, [pc, #52]	@ (80004f8 <main+0x58>)
 80004c2:	681b      	ldr	r3, [r3, #0]
 80004c4:	68da      	ldr	r2, [r3, #12]
 80004c6:	4b0c      	ldr	r3, [pc, #48]	@ (80004f8 <main+0x58>)
 80004c8:	681b      	ldr	r3, [r3, #0]
 80004ca:	f042 0210 	orr.w	r2, r2, #16
 80004ce:	60da      	str	r2, [r3, #12]
  HAL_UART_Receive_DMA(&huart1, RX1_Buffer, DMA_BUF_SIZE);
 80004d0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80004d4:	4909      	ldr	r1, [pc, #36]	@ (80004fc <main+0x5c>)
 80004d6:	4808      	ldr	r0, [pc, #32]	@ (80004f8 <main+0x58>)
 80004d8:	f002 fc85 	bl	8002de6 <HAL_UART_Receive_DMA>
  printf("The system has been initialized!\n");
 80004dc:	4808      	ldr	r0, [pc, #32]	@ (8000500 <main+0x60>)
 80004de:	f003 fcc9 	bl	8003e74 <puts>
  OLED_Init();
 80004e2:	f000 f885 	bl	80005f0 <OLED_Init>
  printf("The OLED has been initialized!\n");
 80004e6:	4807      	ldr	r0, [pc, #28]	@ (8000504 <main+0x64>)
 80004e8:	f003 fcc4 	bl	8003e74 <puts>
  OLED_Test();
 80004ec:	f000 f980 	bl	80007f0 <OLED_Test>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  IWDG_Test();
 80004f0:	f7ff ffb6 	bl	8000460 <IWDG_Test>
 80004f4:	e7fc      	b.n	80004f0 <main+0x50>
 80004f6:	bf00      	nop
 80004f8:	20000230 	.word	0x20000230
 80004fc:	20000124 	.word	0x20000124
 8000500:	08004bd0 	.word	0x08004bd0
 8000504:	08004bf4 	.word	0x08004bf4

08000508 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000508:	b580      	push	{r7, lr}
 800050a:	b090      	sub	sp, #64	@ 0x40
 800050c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800050e:	f107 0318 	add.w	r3, r7, #24
 8000512:	2228      	movs	r2, #40	@ 0x28
 8000514:	2100      	movs	r1, #0
 8000516:	4618      	mov	r0, r3
 8000518:	f003 fd8c 	bl	8004034 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800051c:	1d3b      	adds	r3, r7, #4
 800051e:	2200      	movs	r2, #0
 8000520:	601a      	str	r2, [r3, #0]
 8000522:	605a      	str	r2, [r3, #4]
 8000524:	609a      	str	r2, [r3, #8]
 8000526:	60da      	str	r2, [r3, #12]
 8000528:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 800052a:	230a      	movs	r3, #10
 800052c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800052e:	2301      	movs	r3, #1
 8000530:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000532:	2310      	movs	r3, #16
 8000534:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000536:	2301      	movs	r3, #1
 8000538:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800053a:	2300      	movs	r3, #0
 800053c:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800053e:	f107 0318 	add.w	r3, r7, #24
 8000542:	4618      	mov	r0, r3
 8000544:	f001 ff64 	bl	8002410 <HAL_RCC_OscConfig>
 8000548:	4603      	mov	r3, r0
 800054a:	2b00      	cmp	r3, #0
 800054c:	d001      	beq.n	8000552 <SystemClock_Config+0x4a>
  {
    Error_Handler();
 800054e:	f000 f818 	bl	8000582 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000552:	230f      	movs	r3, #15
 8000554:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000556:	2300      	movs	r3, #0
 8000558:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800055a:	2300      	movs	r3, #0
 800055c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800055e:	2300      	movs	r3, #0
 8000560:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000562:	2300      	movs	r3, #0
 8000564:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000566:	1d3b      	adds	r3, r7, #4
 8000568:	2100      	movs	r1, #0
 800056a:	4618      	mov	r0, r3
 800056c:	f002 f9d2 	bl	8002914 <HAL_RCC_ClockConfig>
 8000570:	4603      	mov	r3, r0
 8000572:	2b00      	cmp	r3, #0
 8000574:	d001      	beq.n	800057a <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000576:	f000 f804 	bl	8000582 <Error_Handler>
  }
}
 800057a:	bf00      	nop
 800057c:	3740      	adds	r7, #64	@ 0x40
 800057e:	46bd      	mov	sp, r7
 8000580:	bd80      	pop	{r7, pc}

08000582 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000582:	b480      	push	{r7}
 8000584:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000586:	b672      	cpsid	i
}
 8000588:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800058a:	bf00      	nop
 800058c:	e7fd      	b.n	800058a <Error_Handler+0x8>
	...

08000590 <WriteCmd>:
#include "oled.h"
#include "codetab.h"

void WriteCmd(unsigned char I2C_Command)//写命令
{
 8000590:	b580      	push	{r7, lr}
 8000592:	b086      	sub	sp, #24
 8000594:	af04      	add	r7, sp, #16
 8000596:	4603      	mov	r3, r0
 8000598:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1,OLED0561_ADD,COM,I2C_MEMADD_SIZE_8BIT,&I2C_Command,1,1000);
 800059a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800059e:	9302      	str	r3, [sp, #8]
 80005a0:	2301      	movs	r3, #1
 80005a2:	9301      	str	r3, [sp, #4]
 80005a4:	1dfb      	adds	r3, r7, #7
 80005a6:	9300      	str	r3, [sp, #0]
 80005a8:	2301      	movs	r3, #1
 80005aa:	2200      	movs	r2, #0
 80005ac:	2178      	movs	r1, #120	@ 0x78
 80005ae:	4803      	ldr	r0, [pc, #12]	@ (80005bc <WriteCmd+0x2c>)
 80005b0:	f001 fb72 	bl	8001c98 <HAL_I2C_Mem_Write>
}
 80005b4:	bf00      	nop
 80005b6:	3708      	adds	r7, #8
 80005b8:	46bd      	mov	sp, r7
 80005ba:	bd80      	pop	{r7, pc}
 80005bc:	200000c4 	.word	0x200000c4

080005c0 <WriteDat>:

void WriteDat(unsigned char I2C_Data)//写数据
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	b086      	sub	sp, #24
 80005c4:	af04      	add	r7, sp, #16
 80005c6:	4603      	mov	r3, r0
 80005c8:	71fb      	strb	r3, [r7, #7]
		HAL_I2C_Mem_Write(&hi2c1,OLED0561_ADD,DAT,I2C_MEMADD_SIZE_8BIT,&I2C_Data,1,1000);
 80005ca:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80005ce:	9302      	str	r3, [sp, #8]
 80005d0:	2301      	movs	r3, #1
 80005d2:	9301      	str	r3, [sp, #4]
 80005d4:	1dfb      	adds	r3, r7, #7
 80005d6:	9300      	str	r3, [sp, #0]
 80005d8:	2301      	movs	r3, #1
 80005da:	2240      	movs	r2, #64	@ 0x40
 80005dc:	2178      	movs	r1, #120	@ 0x78
 80005de:	4803      	ldr	r0, [pc, #12]	@ (80005ec <WriteDat+0x2c>)
 80005e0:	f001 fb5a 	bl	8001c98 <HAL_I2C_Mem_Write>
}
 80005e4:	bf00      	nop
 80005e6:	3708      	adds	r7, #8
 80005e8:	46bd      	mov	sp, r7
 80005ea:	bd80      	pop	{r7, pc}
 80005ec:	200000c4 	.word	0x200000c4

080005f0 <OLED_Init>:

void OLED_Init(void)
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	af00      	add	r7, sp, #0
	HAL_Delay(100); //这里的延时很重要
 80005f4:	2064      	movs	r0, #100	@ 0x64
 80005f6:	f000 fc83 	bl	8000f00 <HAL_Delay>

	WriteCmd(0xAE); //display off
 80005fa:	20ae      	movs	r0, #174	@ 0xae
 80005fc:	f7ff ffc8 	bl	8000590 <WriteCmd>
	WriteCmd(0x20);	//Set Memory Addressing Mode
 8000600:	2020      	movs	r0, #32
 8000602:	f7ff ffc5 	bl	8000590 <WriteCmd>
	WriteCmd(0x10);	//00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8000606:	2010      	movs	r0, #16
 8000608:	f7ff ffc2 	bl	8000590 <WriteCmd>
	WriteCmd(0xb0);	//Set Page Start Address for Page Addressing Mode,0-7
 800060c:	20b0      	movs	r0, #176	@ 0xb0
 800060e:	f7ff ffbf 	bl	8000590 <WriteCmd>
	WriteCmd(0xc8);	//Set COM Output Scan Direction
 8000612:	20c8      	movs	r0, #200	@ 0xc8
 8000614:	f7ff ffbc 	bl	8000590 <WriteCmd>
	WriteCmd(0x00); //---set low column address
 8000618:	2000      	movs	r0, #0
 800061a:	f7ff ffb9 	bl	8000590 <WriteCmd>
	WriteCmd(0x10); //---set high column address
 800061e:	2010      	movs	r0, #16
 8000620:	f7ff ffb6 	bl	8000590 <WriteCmd>
	WriteCmd(0x40); //--set start line address
 8000624:	2040      	movs	r0, #64	@ 0x40
 8000626:	f7ff ffb3 	bl	8000590 <WriteCmd>
	WriteCmd(0x81); //--set contrast control register
 800062a:	2081      	movs	r0, #129	@ 0x81
 800062c:	f7ff ffb0 	bl	8000590 <WriteCmd>
	WriteCmd(0xff); //亮度调节 0x00~0xff
 8000630:	20ff      	movs	r0, #255	@ 0xff
 8000632:	f7ff ffad 	bl	8000590 <WriteCmd>
	WriteCmd(0xa1); //--set segment re-map 0 to 127
 8000636:	20a1      	movs	r0, #161	@ 0xa1
 8000638:	f7ff ffaa 	bl	8000590 <WriteCmd>
	WriteCmd(0xa6); //--set normal display
 800063c:	20a6      	movs	r0, #166	@ 0xa6
 800063e:	f7ff ffa7 	bl	8000590 <WriteCmd>
	WriteCmd(0xa8); //--set multiplex ratio(1 to 64)
 8000642:	20a8      	movs	r0, #168	@ 0xa8
 8000644:	f7ff ffa4 	bl	8000590 <WriteCmd>
	WriteCmd(0x3F); //
 8000648:	203f      	movs	r0, #63	@ 0x3f
 800064a:	f7ff ffa1 	bl	8000590 <WriteCmd>
	WriteCmd(0xa4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 800064e:	20a4      	movs	r0, #164	@ 0xa4
 8000650:	f7ff ff9e 	bl	8000590 <WriteCmd>
	WriteCmd(0xd3); //-set display offset
 8000654:	20d3      	movs	r0, #211	@ 0xd3
 8000656:	f7ff ff9b 	bl	8000590 <WriteCmd>
	WriteCmd(0x00); //-not offset
 800065a:	2000      	movs	r0, #0
 800065c:	f7ff ff98 	bl	8000590 <WriteCmd>
	WriteCmd(0xd5); //--set display clock divide ratio/oscillator frequency
 8000660:	20d5      	movs	r0, #213	@ 0xd5
 8000662:	f7ff ff95 	bl	8000590 <WriteCmd>
	WriteCmd(0xf0); //--set divide ratio
 8000666:	20f0      	movs	r0, #240	@ 0xf0
 8000668:	f7ff ff92 	bl	8000590 <WriteCmd>
	WriteCmd(0xd9); //--set pre-charge period
 800066c:	20d9      	movs	r0, #217	@ 0xd9
 800066e:	f7ff ff8f 	bl	8000590 <WriteCmd>
	WriteCmd(0x22); //
 8000672:	2022      	movs	r0, #34	@ 0x22
 8000674:	f7ff ff8c 	bl	8000590 <WriteCmd>
	WriteCmd(0xda); //--set com pins hardware configuration
 8000678:	20da      	movs	r0, #218	@ 0xda
 800067a:	f7ff ff89 	bl	8000590 <WriteCmd>
	WriteCmd(0x12);
 800067e:	2012      	movs	r0, #18
 8000680:	f7ff ff86 	bl	8000590 <WriteCmd>
	WriteCmd(0xdb); //--set vcomh
 8000684:	20db      	movs	r0, #219	@ 0xdb
 8000686:	f7ff ff83 	bl	8000590 <WriteCmd>
	WriteCmd(0x20); //0x20,0.77xVcc
 800068a:	2020      	movs	r0, #32
 800068c:	f7ff ff80 	bl	8000590 <WriteCmd>
	WriteCmd(0x8d); //--set DC-DC enable
 8000690:	208d      	movs	r0, #141	@ 0x8d
 8000692:	f7ff ff7d 	bl	8000590 <WriteCmd>
	WriteCmd(0x14); //
 8000696:	2014      	movs	r0, #20
 8000698:	f7ff ff7a 	bl	8000590 <WriteCmd>
	WriteCmd(0xaf); //--turn on oled panel
 800069c:	20af      	movs	r0, #175	@ 0xaf
 800069e:	f7ff ff77 	bl	8000590 <WriteCmd>
}
 80006a2:	bf00      	nop
 80006a4:	bd80      	pop	{r7, pc}

080006a6 <OLED_SetPos>:

void OLED_SetPos(unsigned char x, unsigned char y) //设置起始点坐标
{
 80006a6:	b580      	push	{r7, lr}
 80006a8:	b082      	sub	sp, #8
 80006aa:	af00      	add	r7, sp, #0
 80006ac:	4603      	mov	r3, r0
 80006ae:	460a      	mov	r2, r1
 80006b0:	71fb      	strb	r3, [r7, #7]
 80006b2:	4613      	mov	r3, r2
 80006b4:	71bb      	strb	r3, [r7, #6]
	WriteCmd(0xb0+y);
 80006b6:	79bb      	ldrb	r3, [r7, #6]
 80006b8:	3b50      	subs	r3, #80	@ 0x50
 80006ba:	b2db      	uxtb	r3, r3
 80006bc:	4618      	mov	r0, r3
 80006be:	f7ff ff67 	bl	8000590 <WriteCmd>
	WriteCmd(((x&0xf0)>>4)|0x10);
 80006c2:	79fb      	ldrb	r3, [r7, #7]
 80006c4:	091b      	lsrs	r3, r3, #4
 80006c6:	b2db      	uxtb	r3, r3
 80006c8:	f043 0310 	orr.w	r3, r3, #16
 80006cc:	b2db      	uxtb	r3, r3
 80006ce:	4618      	mov	r0, r3
 80006d0:	f7ff ff5e 	bl	8000590 <WriteCmd>
	WriteCmd((x&0x0f)|0x01);
 80006d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006d8:	f003 030e 	and.w	r3, r3, #14
 80006dc:	b25b      	sxtb	r3, r3
 80006de:	f043 0301 	orr.w	r3, r3, #1
 80006e2:	b25b      	sxtb	r3, r3
 80006e4:	b2db      	uxtb	r3, r3
 80006e6:	4618      	mov	r0, r3
 80006e8:	f7ff ff52 	bl	8000590 <WriteCmd>
}
 80006ec:	bf00      	nop
 80006ee:	3708      	adds	r7, #8
 80006f0:	46bd      	mov	sp, r7
 80006f2:	bd80      	pop	{r7, pc}

080006f4 <OLED_Fill>:

void OLED_Fill(unsigned char fill_Data)//全屏填充
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b084      	sub	sp, #16
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	4603      	mov	r3, r0
 80006fc:	71fb      	strb	r3, [r7, #7]
	unsigned char m,n;
	for(m=0;m<8;m++)
 80006fe:	2300      	movs	r3, #0
 8000700:	73fb      	strb	r3, [r7, #15]
 8000702:	e01c      	b.n	800073e <OLED_Fill+0x4a>
	{
		WriteCmd(0xb0+m);		//page0-page1
 8000704:	7bfb      	ldrb	r3, [r7, #15]
 8000706:	3b50      	subs	r3, #80	@ 0x50
 8000708:	b2db      	uxtb	r3, r3
 800070a:	4618      	mov	r0, r3
 800070c:	f7ff ff40 	bl	8000590 <WriteCmd>
		WriteCmd(0x00);		//low column start address
 8000710:	2000      	movs	r0, #0
 8000712:	f7ff ff3d 	bl	8000590 <WriteCmd>
		WriteCmd(0x10);		//high column start address
 8000716:	2010      	movs	r0, #16
 8000718:	f7ff ff3a 	bl	8000590 <WriteCmd>
		for(n=0;n<128;n++)
 800071c:	2300      	movs	r3, #0
 800071e:	73bb      	strb	r3, [r7, #14]
 8000720:	e006      	b.n	8000730 <OLED_Fill+0x3c>
		{
			WriteDat(fill_Data);
 8000722:	79fb      	ldrb	r3, [r7, #7]
 8000724:	4618      	mov	r0, r3
 8000726:	f7ff ff4b 	bl	80005c0 <WriteDat>
		for(n=0;n<128;n++)
 800072a:	7bbb      	ldrb	r3, [r7, #14]
 800072c:	3301      	adds	r3, #1
 800072e:	73bb      	strb	r3, [r7, #14]
 8000730:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000734:	2b00      	cmp	r3, #0
 8000736:	daf4      	bge.n	8000722 <OLED_Fill+0x2e>
	for(m=0;m<8;m++)
 8000738:	7bfb      	ldrb	r3, [r7, #15]
 800073a:	3301      	adds	r3, #1
 800073c:	73fb      	strb	r3, [r7, #15]
 800073e:	7bfb      	ldrb	r3, [r7, #15]
 8000740:	2b07      	cmp	r3, #7
 8000742:	d9df      	bls.n	8000704 <OLED_Fill+0x10>
		}
	}
}
 8000744:	bf00      	nop
 8000746:	bf00      	nop
 8000748:	3710      	adds	r7, #16
 800074a:	46bd      	mov	sp, r7
 800074c:	bd80      	pop	{r7, pc}

0800074e <OLED_CLS>:

void OLED_CLS(void)//清屏
{
 800074e:	b580      	push	{r7, lr}
 8000750:	af00      	add	r7, sp, #0
	OLED_Fill(0x00);
 8000752:	2000      	movs	r0, #0
 8000754:	f7ff ffce 	bl	80006f4 <OLED_Fill>
}
 8000758:	bf00      	nop
 800075a:	bd80      	pop	{r7, pc}

0800075c <OLED_ShowCN>:
}

// Parameters     : x,y -- 起始点坐标(x:0~127, y:0~7); N:汉字在.h中的索引
// Description    : 显示ASCII_8x16.h中的汉字,16*16点阵
void OLED_ShowCN(unsigned char x, unsigned char y, unsigned char N)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	b084      	sub	sp, #16
 8000760:	af00      	add	r7, sp, #0
 8000762:	4603      	mov	r3, r0
 8000764:	71fb      	strb	r3, [r7, #7]
 8000766:	460b      	mov	r3, r1
 8000768:	71bb      	strb	r3, [r7, #6]
 800076a:	4613      	mov	r3, r2
 800076c:	717b      	strb	r3, [r7, #5]
	unsigned char wm=0;
 800076e:	2300      	movs	r3, #0
 8000770:	73fb      	strb	r3, [r7, #15]
	unsigned int  adder=32*N;
 8000772:	797b      	ldrb	r3, [r7, #5]
 8000774:	015b      	lsls	r3, r3, #5
 8000776:	60bb      	str	r3, [r7, #8]
	OLED_SetPos(x , y);
 8000778:	79ba      	ldrb	r2, [r7, #6]
 800077a:	79fb      	ldrb	r3, [r7, #7]
 800077c:	4611      	mov	r1, r2
 800077e:	4618      	mov	r0, r3
 8000780:	f7ff ff91 	bl	80006a6 <OLED_SetPos>
	for(wm = 0;wm < 16;wm++)
 8000784:	2300      	movs	r3, #0
 8000786:	73fb      	strb	r3, [r7, #15]
 8000788:	e00c      	b.n	80007a4 <OLED_ShowCN+0x48>
	{
		WriteDat(F16x16[adder]);
 800078a:	4a18      	ldr	r2, [pc, #96]	@ (80007ec <OLED_ShowCN+0x90>)
 800078c:	68bb      	ldr	r3, [r7, #8]
 800078e:	4413      	add	r3, r2
 8000790:	781b      	ldrb	r3, [r3, #0]
 8000792:	4618      	mov	r0, r3
 8000794:	f7ff ff14 	bl	80005c0 <WriteDat>
		adder += 1;
 8000798:	68bb      	ldr	r3, [r7, #8]
 800079a:	3301      	adds	r3, #1
 800079c:	60bb      	str	r3, [r7, #8]
	for(wm = 0;wm < 16;wm++)
 800079e:	7bfb      	ldrb	r3, [r7, #15]
 80007a0:	3301      	adds	r3, #1
 80007a2:	73fb      	strb	r3, [r7, #15]
 80007a4:	7bfb      	ldrb	r3, [r7, #15]
 80007a6:	2b0f      	cmp	r3, #15
 80007a8:	d9ef      	bls.n	800078a <OLED_ShowCN+0x2e>
	}
	OLED_SetPos(x,y + 1);
 80007aa:	79bb      	ldrb	r3, [r7, #6]
 80007ac:	3301      	adds	r3, #1
 80007ae:	b2da      	uxtb	r2, r3
 80007b0:	79fb      	ldrb	r3, [r7, #7]
 80007b2:	4611      	mov	r1, r2
 80007b4:	4618      	mov	r0, r3
 80007b6:	f7ff ff76 	bl	80006a6 <OLED_SetPos>
	for(wm = 0;wm < 16;wm++)
 80007ba:	2300      	movs	r3, #0
 80007bc:	73fb      	strb	r3, [r7, #15]
 80007be:	e00c      	b.n	80007da <OLED_ShowCN+0x7e>
	{
		WriteDat(F16x16[adder]);
 80007c0:	4a0a      	ldr	r2, [pc, #40]	@ (80007ec <OLED_ShowCN+0x90>)
 80007c2:	68bb      	ldr	r3, [r7, #8]
 80007c4:	4413      	add	r3, r2
 80007c6:	781b      	ldrb	r3, [r3, #0]
 80007c8:	4618      	mov	r0, r3
 80007ca:	f7ff fef9 	bl	80005c0 <WriteDat>
		adder += 1;
 80007ce:	68bb      	ldr	r3, [r7, #8]
 80007d0:	3301      	adds	r3, #1
 80007d2:	60bb      	str	r3, [r7, #8]
	for(wm = 0;wm < 16;wm++)
 80007d4:	7bfb      	ldrb	r3, [r7, #15]
 80007d6:	3301      	adds	r3, #1
 80007d8:	73fb      	strb	r3, [r7, #15]
 80007da:	7bfb      	ldrb	r3, [r7, #15]
 80007dc:	2b0f      	cmp	r3, #15
 80007de:	d9ef      	bls.n	80007c0 <OLED_ShowCN+0x64>
	}
}
 80007e0:	bf00      	nop
 80007e2:	bf00      	nop
 80007e4:	3710      	adds	r7, #16
 80007e6:	46bd      	mov	sp, r7
 80007e8:	bd80      	pop	{r7, pc}
 80007ea:	bf00      	nop
 80007ec:	20000000 	.word	0x20000000

080007f0 <OLED_Test>:
	 	OLED_ShowChar(x+(size2/2)*t,y,temp+'0',size2);
	}
}

void OLED_Test()
{
 80007f0:	b580      	push	{r7, lr}
 80007f2:	b082      	sub	sp, #8
 80007f4:	af00      	add	r7, sp, #0
	OLED_CLS();
 80007f6:	f7ff ffaa 	bl	800074e <OLED_CLS>
	//OLED_ShowStr(0, 0, (unsigned char *) "hello world", 2);
	//OLED_DrawBMP(0,0,128,7,BMP1);
	for (int i = 0; i < 2; i++)
 80007fa:	2300      	movs	r3, #0
 80007fc:	607b      	str	r3, [r7, #4]
 80007fe:	e00c      	b.n	800081a <OLED_Test+0x2a>
	{
		OLED_ShowCN(i * 16, 2, i);
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	b2db      	uxtb	r3, r3
 8000804:	011b      	lsls	r3, r3, #4
 8000806:	b2db      	uxtb	r3, r3
 8000808:	687a      	ldr	r2, [r7, #4]
 800080a:	b2d2      	uxtb	r2, r2
 800080c:	2102      	movs	r1, #2
 800080e:	4618      	mov	r0, r3
 8000810:	f7ff ffa4 	bl	800075c <OLED_ShowCN>
	for (int i = 0; i < 2; i++)
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	3301      	adds	r3, #1
 8000818:	607b      	str	r3, [r7, #4]
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	2b01      	cmp	r3, #1
 800081e:	ddef      	ble.n	8000800 <OLED_Test+0x10>
	}
}
 8000820:	bf00      	nop
 8000822:	bf00      	nop
 8000824:	3708      	adds	r7, #8
 8000826:	46bd      	mov	sp, r7
 8000828:	bd80      	pop	{r7, pc}
	...

0800082c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800082c:	b480      	push	{r7}
 800082e:	b085      	sub	sp, #20
 8000830:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000832:	4b15      	ldr	r3, [pc, #84]	@ (8000888 <HAL_MspInit+0x5c>)
 8000834:	699b      	ldr	r3, [r3, #24]
 8000836:	4a14      	ldr	r2, [pc, #80]	@ (8000888 <HAL_MspInit+0x5c>)
 8000838:	f043 0301 	orr.w	r3, r3, #1
 800083c:	6193      	str	r3, [r2, #24]
 800083e:	4b12      	ldr	r3, [pc, #72]	@ (8000888 <HAL_MspInit+0x5c>)
 8000840:	699b      	ldr	r3, [r3, #24]
 8000842:	f003 0301 	and.w	r3, r3, #1
 8000846:	60bb      	str	r3, [r7, #8]
 8000848:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800084a:	4b0f      	ldr	r3, [pc, #60]	@ (8000888 <HAL_MspInit+0x5c>)
 800084c:	69db      	ldr	r3, [r3, #28]
 800084e:	4a0e      	ldr	r2, [pc, #56]	@ (8000888 <HAL_MspInit+0x5c>)
 8000850:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000854:	61d3      	str	r3, [r2, #28]
 8000856:	4b0c      	ldr	r3, [pc, #48]	@ (8000888 <HAL_MspInit+0x5c>)
 8000858:	69db      	ldr	r3, [r3, #28]
 800085a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800085e:	607b      	str	r3, [r7, #4]
 8000860:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000862:	4b0a      	ldr	r3, [pc, #40]	@ (800088c <HAL_MspInit+0x60>)
 8000864:	685b      	ldr	r3, [r3, #4]
 8000866:	60fb      	str	r3, [r7, #12]
 8000868:	68fb      	ldr	r3, [r7, #12]
 800086a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800086e:	60fb      	str	r3, [r7, #12]
 8000870:	68fb      	ldr	r3, [r7, #12]
 8000872:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000876:	60fb      	str	r3, [r7, #12]
 8000878:	4a04      	ldr	r2, [pc, #16]	@ (800088c <HAL_MspInit+0x60>)
 800087a:	68fb      	ldr	r3, [r7, #12]
 800087c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800087e:	bf00      	nop
 8000880:	3714      	adds	r7, #20
 8000882:	46bd      	mov	sp, r7
 8000884:	bc80      	pop	{r7}
 8000886:	4770      	bx	lr
 8000888:	40021000 	.word	0x40021000
 800088c:	40010000 	.word	0x40010000

08000890 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000890:	b480      	push	{r7}
 8000892:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000894:	bf00      	nop
 8000896:	e7fd      	b.n	8000894 <NMI_Handler+0x4>

08000898 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000898:	b480      	push	{r7}
 800089a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800089c:	bf00      	nop
 800089e:	e7fd      	b.n	800089c <HardFault_Handler+0x4>

080008a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008a0:	b480      	push	{r7}
 80008a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008a4:	bf00      	nop
 80008a6:	e7fd      	b.n	80008a4 <MemManage_Handler+0x4>

080008a8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008a8:	b480      	push	{r7}
 80008aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008ac:	bf00      	nop
 80008ae:	e7fd      	b.n	80008ac <BusFault_Handler+0x4>

080008b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80008b0:	b480      	push	{r7}
 80008b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80008b4:	bf00      	nop
 80008b6:	e7fd      	b.n	80008b4 <UsageFault_Handler+0x4>

080008b8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008b8:	b480      	push	{r7}
 80008ba:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80008bc:	bf00      	nop
 80008be:	46bd      	mov	sp, r7
 80008c0:	bc80      	pop	{r7}
 80008c2:	4770      	bx	lr

080008c4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80008c4:	b480      	push	{r7}
 80008c6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80008c8:	bf00      	nop
 80008ca:	46bd      	mov	sp, r7
 80008cc:	bc80      	pop	{r7}
 80008ce:	4770      	bx	lr

080008d0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80008d0:	b480      	push	{r7}
 80008d2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80008d4:	bf00      	nop
 80008d6:	46bd      	mov	sp, r7
 80008d8:	bc80      	pop	{r7}
 80008da:	4770      	bx	lr

080008dc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008dc:	b580      	push	{r7, lr}
 80008de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80008e0:	f000 faf2 	bl	8000ec8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008e4:	bf00      	nop
 80008e6:	bd80      	pop	{r7, pc}

080008e8 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80008ec:	2001      	movs	r0, #1
 80008ee:	f001 f877 	bl	80019e0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80008f2:	bf00      	nop
 80008f4:	bd80      	pop	{r7, pc}
	...

080008f8 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80008fc:	4802      	ldr	r0, [pc, #8]	@ (8000908 <DMA1_Channel5_IRQHandler+0x10>)
 80008fe:	f000 fd9f 	bl	8001440 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8000902:	bf00      	nop
 8000904:	bd80      	pop	{r7, pc}
 8000906:	bf00      	nop
 8000908:	20000278 	.word	0x20000278

0800090c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8000910:	2020      	movs	r0, #32
 8000912:	f001 f865 	bl	80019e0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8000916:	bf00      	nop
 8000918:	bd80      	pop	{r7, pc}
	...

0800091c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000920:	4803      	ldr	r0, [pc, #12]	@ (8000930 <USART1_IRQHandler+0x14>)
 8000922:	f002 fa85 	bl	8002e30 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  UART_IRQHandler(&huart1);
 8000926:	4802      	ldr	r0, [pc, #8]	@ (8000930 <USART1_IRQHandler+0x14>)
 8000928:	f000 f8b4 	bl	8000a94 <UART_IRQHandler>
  /* USER CODE END USART1_IRQn 1 */
}
 800092c:	bf00      	nop
 800092e:	bd80      	pop	{r7, pc}
 8000930:	20000230 	.word	0x20000230

08000934 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 1 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	b082      	sub	sp, #8
 8000938:	af00      	add	r7, sp, #0
 800093a:	4603      	mov	r3, r0
 800093c:	80fb      	strh	r3, [r7, #6]
	static uint32_t oldUWTick = 0;
	if ((uwTick - oldUWTick) < 200) return;
 800093e:	4b19      	ldr	r3, [pc, #100]	@ (80009a4 <HAL_GPIO_EXTI_Callback+0x70>)
 8000940:	681a      	ldr	r2, [r3, #0]
 8000942:	4b19      	ldr	r3, [pc, #100]	@ (80009a8 <HAL_GPIO_EXTI_Callback+0x74>)
 8000944:	681b      	ldr	r3, [r3, #0]
 8000946:	1ad3      	subs	r3, r2, r3
 8000948:	2bc7      	cmp	r3, #199	@ 0xc7
 800094a:	d927      	bls.n	800099c <HAL_GPIO_EXTI_Callback+0x68>
	oldUWTick = uwTick;
 800094c:	4b15      	ldr	r3, [pc, #84]	@ (80009a4 <HAL_GPIO_EXTI_Callback+0x70>)
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	4a15      	ldr	r2, [pc, #84]	@ (80009a8 <HAL_GPIO_EXTI_Callback+0x74>)
 8000952:	6013      	str	r3, [r2, #0]
	if (GPIO_Pin == GPIO_PIN_5)
 8000954:	88fb      	ldrh	r3, [r7, #6]
 8000956:	2b20      	cmp	r3, #32
 8000958:	d10e      	bne.n	8000978 <HAL_GPIO_EXTI_Callback+0x44>
	{
		LED_Control(LED1, ON);
 800095a:	2101      	movs	r1, #1
 800095c:	2001      	movs	r0, #1
 800095e:	f7ff fc91 	bl	8000284 <LED_Control>
		LED_Control(LED2, ON);
 8000962:	2101      	movs	r1, #1
 8000964:	2002      	movs	r0, #2
 8000966:	f7ff fc8d 	bl	8000284 <LED_Control>
		Key_Value = GPIO_PIN_5;
 800096a:	4b10      	ldr	r3, [pc, #64]	@ (80009ac <HAL_GPIO_EXTI_Callback+0x78>)
 800096c:	2220      	movs	r2, #32
 800096e:	701a      	strb	r2, [r3, #0]
		printf("GPIO pin 5 has pressed\n");
 8000970:	480f      	ldr	r0, [pc, #60]	@ (80009b0 <HAL_GPIO_EXTI_Callback+0x7c>)
 8000972:	f003 fa7f 	bl	8003e74 <puts>
 8000976:	e012      	b.n	800099e <HAL_GPIO_EXTI_Callback+0x6a>
	}
	else if (GPIO_Pin == GPIO_PIN_0)
 8000978:	88fb      	ldrh	r3, [r7, #6]
 800097a:	2b01      	cmp	r3, #1
 800097c:	d10f      	bne.n	800099e <HAL_GPIO_EXTI_Callback+0x6a>
	{
		LED_Control(LED1, OFF);
 800097e:	2100      	movs	r1, #0
 8000980:	2001      	movs	r0, #1
 8000982:	f7ff fc7f 	bl	8000284 <LED_Control>
		LED_Control(LED2, OFF);
 8000986:	2100      	movs	r1, #0
 8000988:	2002      	movs	r0, #2
 800098a:	f7ff fc7b 	bl	8000284 <LED_Control>
		Key_Value = GPIO_PIN_0;
 800098e:	4b07      	ldr	r3, [pc, #28]	@ (80009ac <HAL_GPIO_EXTI_Callback+0x78>)
 8000990:	2201      	movs	r2, #1
 8000992:	701a      	strb	r2, [r3, #0]
		printf("GPIO pin 0 has pressed\n");
 8000994:	4807      	ldr	r0, [pc, #28]	@ (80009b4 <HAL_GPIO_EXTI_Callback+0x80>)
 8000996:	f003 fa6d 	bl	8003e74 <puts>
 800099a:	e000      	b.n	800099e <HAL_GPIO_EXTI_Callback+0x6a>
	if ((uwTick - oldUWTick) < 200) return;
 800099c:	bf00      	nop
	}
}
 800099e:	3708      	adds	r7, #8
 80009a0:	46bd      	mov	sp, r7
 80009a2:	bd80      	pop	{r7, pc}
 80009a4:	200002bc 	.word	0x200002bc
 80009a8:	20000228 	.word	0x20000228
 80009ac:	20000225 	.word	0x20000225
 80009b0:	08004c14 	.word	0x08004c14
 80009b4:	08004c2c 	.word	0x08004c2c

080009b8 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80009b8:	b580      	push	{r7, lr}
 80009ba:	b084      	sub	sp, #16
 80009bc:	af00      	add	r7, sp, #0
 80009be:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1)
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	681b      	ldr	r3, [r3, #0]
 80009c4:	4a12      	ldr	r2, [pc, #72]	@ (8000a10 <HAL_UART_RxCpltCallback+0x58>)
 80009c6:	4293      	cmp	r3, r2
 80009c8:	d11e      	bne.n	8000a08 <HAL_UART_RxCpltCallback+0x50>
	{
		//HAL_UART_Transmit(&huart1, RX1_Buffer, 4, HAL_MAX_DELAY);
		//HAL_UART_Receive_IT(&huart1, RX1_Buffer, 4);
//		HAL_UART_Transmit_DMA(huart, RX1_Buffer, 1);
//		HAL_UART_Receive_IT(huart, RX1_Buffer, 1);
		uint8_t length = DMA_BUF_SIZE - RX1_OffSet;
 80009ca:	4b12      	ldr	r3, [pc, #72]	@ (8000a14 <HAL_UART_RxCpltCallback+0x5c>)
 80009cc:	781b      	ldrb	r3, [r3, #0]
 80009ce:	425b      	negs	r3, r3
 80009d0:	73fb      	strb	r3, [r7, #15]
		HAL_UART_Transmit(huart, RX1_Buffer + RX1_OffSet, length, HAL_MAX_DELAY);
 80009d2:	4b10      	ldr	r3, [pc, #64]	@ (8000a14 <HAL_UART_RxCpltCallback+0x5c>)
 80009d4:	781b      	ldrb	r3, [r3, #0]
 80009d6:	461a      	mov	r2, r3
 80009d8:	4b0f      	ldr	r3, [pc, #60]	@ (8000a18 <HAL_UART_RxCpltCallback+0x60>)
 80009da:	18d1      	adds	r1, r2, r3
 80009dc:	7bfb      	ldrb	r3, [r7, #15]
 80009de:	b29a      	uxth	r2, r3
 80009e0:	f04f 33ff 	mov.w	r3, #4294967295
 80009e4:	6878      	ldr	r0, [r7, #4]
 80009e6:	f002 f973 	bl	8002cd0 <HAL_UART_Transmit>
		printf("\n");
 80009ea:	200a      	movs	r0, #10
 80009ec:	f003 f9e4 	bl	8003db8 <putchar>
		printf("RX1_OffSet=%d\n", RX1_OffSet + length);
 80009f0:	4b08      	ldr	r3, [pc, #32]	@ (8000a14 <HAL_UART_RxCpltCallback+0x5c>)
 80009f2:	781b      	ldrb	r3, [r3, #0]
 80009f4:	461a      	mov	r2, r3
 80009f6:	7bfb      	ldrb	r3, [r7, #15]
 80009f8:	4413      	add	r3, r2
 80009fa:	4619      	mov	r1, r3
 80009fc:	4807      	ldr	r0, [pc, #28]	@ (8000a1c <HAL_UART_RxCpltCallback+0x64>)
 80009fe:	f003 f9c9 	bl	8003d94 <iprintf>
		RX1_OffSet = 0;
 8000a02:	4b04      	ldr	r3, [pc, #16]	@ (8000a14 <HAL_UART_RxCpltCallback+0x5c>)
 8000a04:	2200      	movs	r2, #0
 8000a06:	701a      	strb	r2, [r3, #0]
	}
}
 8000a08:	bf00      	nop
 8000a0a:	3710      	adds	r7, #16
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	bd80      	pop	{r7, pc}
 8000a10:	40013800 	.word	0x40013800
 8000a14:	20000224 	.word	0x20000224
 8000a18:	20000124 	.word	0x20000124
 8000a1c:	08004c44 	.word	0x08004c44

08000a20 <HAL_UART_RxHalfCpltCallback>:

void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b084      	sub	sp, #16
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1)
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	4a15      	ldr	r2, [pc, #84]	@ (8000a84 <HAL_UART_RxHalfCpltCallback+0x64>)
 8000a2e:	4293      	cmp	r3, r2
 8000a30:	d124      	bne.n	8000a7c <HAL_UART_RxHalfCpltCallback+0x5c>
	{
		uint8_t length = DMA_BUF_SIZE / 2 - RX1_OffSet;
 8000a32:	4b15      	ldr	r3, [pc, #84]	@ (8000a88 <HAL_UART_RxHalfCpltCallback+0x68>)
 8000a34:	781a      	ldrb	r2, [r3, #0]
 8000a36:	f06f 037f 	mvn.w	r3, #127	@ 0x7f
 8000a3a:	1a9b      	subs	r3, r3, r2
 8000a3c:	73fb      	strb	r3, [r7, #15]
		//printf("HLength=%d\n", length);
		HAL_UART_Transmit(huart, RX1_Buffer + RX1_OffSet, length, HAL_MAX_DELAY);
 8000a3e:	4b12      	ldr	r3, [pc, #72]	@ (8000a88 <HAL_UART_RxHalfCpltCallback+0x68>)
 8000a40:	781b      	ldrb	r3, [r3, #0]
 8000a42:	461a      	mov	r2, r3
 8000a44:	4b11      	ldr	r3, [pc, #68]	@ (8000a8c <HAL_UART_RxHalfCpltCallback+0x6c>)
 8000a46:	18d1      	adds	r1, r2, r3
 8000a48:	7bfb      	ldrb	r3, [r7, #15]
 8000a4a:	b29a      	uxth	r2, r3
 8000a4c:	f04f 33ff 	mov.w	r3, #4294967295
 8000a50:	6878      	ldr	r0, [r7, #4]
 8000a52:	f002 f93d 	bl	8002cd0 <HAL_UART_Transmit>
		printf("\n");
 8000a56:	200a      	movs	r0, #10
 8000a58:	f003 f9ae 	bl	8003db8 <putchar>
		printf("RX1_OffSet=%d\n", RX1_OffSet + length);
 8000a5c:	4b0a      	ldr	r3, [pc, #40]	@ (8000a88 <HAL_UART_RxHalfCpltCallback+0x68>)
 8000a5e:	781b      	ldrb	r3, [r3, #0]
 8000a60:	461a      	mov	r2, r3
 8000a62:	7bfb      	ldrb	r3, [r7, #15]
 8000a64:	4413      	add	r3, r2
 8000a66:	4619      	mov	r1, r3
 8000a68:	4809      	ldr	r0, [pc, #36]	@ (8000a90 <HAL_UART_RxHalfCpltCallback+0x70>)
 8000a6a:	f003 f993 	bl	8003d94 <iprintf>
		RX1_OffSet += length;
 8000a6e:	4b06      	ldr	r3, [pc, #24]	@ (8000a88 <HAL_UART_RxHalfCpltCallback+0x68>)
 8000a70:	781a      	ldrb	r2, [r3, #0]
 8000a72:	7bfb      	ldrb	r3, [r7, #15]
 8000a74:	4413      	add	r3, r2
 8000a76:	b2da      	uxtb	r2, r3
 8000a78:	4b03      	ldr	r3, [pc, #12]	@ (8000a88 <HAL_UART_RxHalfCpltCallback+0x68>)
 8000a7a:	701a      	strb	r2, [r3, #0]
	}
}
 8000a7c:	bf00      	nop
 8000a7e:	3710      	adds	r7, #16
 8000a80:	46bd      	mov	sp, r7
 8000a82:	bd80      	pop	{r7, pc}
 8000a84:	40013800 	.word	0x40013800
 8000a88:	20000224 	.word	0x20000224
 8000a8c:	20000124 	.word	0x20000124
 8000a90:	08004c44 	.word	0x08004c44

08000a94 <UART_IRQHandler>:

void UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b084      	sub	sp, #16
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1)
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	4a1e      	ldr	r2, [pc, #120]	@ (8000b1c <UART_IRQHandler+0x88>)
 8000aa2:	4293      	cmp	r3, r2
 8000aa4:	d136      	bne.n	8000b14 <UART_IRQHandler+0x80>
	{
		if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) != RESET)
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	f003 0310 	and.w	r3, r3, #16
 8000ab0:	2b10      	cmp	r3, #16
 8000ab2:	d12f      	bne.n	8000b14 <UART_IRQHandler+0x80>
		{
			__HAL_UART_CLEAR_IDLEFLAG(huart);
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	60bb      	str	r3, [r7, #8]
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	60bb      	str	r3, [r7, #8]
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	685b      	ldr	r3, [r3, #4]
 8000ac6:	60bb      	str	r3, [r7, #8]
 8000ac8:	68bb      	ldr	r3, [r7, #8]
			uint8_t length = DMA_BUF_SIZE - __HAL_DMA_GET_COUNTER(&hdma_usart1_rx) - RX1_OffSet;
 8000aca:	4b15      	ldr	r3, [pc, #84]	@ (8000b20 <UART_IRQHandler+0x8c>)
 8000acc:	681b      	ldr	r3, [r3, #0]
 8000ace:	685b      	ldr	r3, [r3, #4]
 8000ad0:	b2da      	uxtb	r2, r3
 8000ad2:	4b14      	ldr	r3, [pc, #80]	@ (8000b24 <UART_IRQHandler+0x90>)
 8000ad4:	781b      	ldrb	r3, [r3, #0]
 8000ad6:	4413      	add	r3, r2
 8000ad8:	b2db      	uxtb	r3, r3
 8000ada:	425b      	negs	r3, r3
 8000adc:	73fb      	strb	r3, [r7, #15]
			HAL_UART_Transmit(huart, RX1_Buffer + RX1_OffSet, length, HAL_MAX_DELAY);
 8000ade:	4b11      	ldr	r3, [pc, #68]	@ (8000b24 <UART_IRQHandler+0x90>)
 8000ae0:	781b      	ldrb	r3, [r3, #0]
 8000ae2:	461a      	mov	r2, r3
 8000ae4:	4b10      	ldr	r3, [pc, #64]	@ (8000b28 <UART_IRQHandler+0x94>)
 8000ae6:	18d1      	adds	r1, r2, r3
 8000ae8:	7bfb      	ldrb	r3, [r7, #15]
 8000aea:	b29a      	uxth	r2, r3
 8000aec:	f04f 33ff 	mov.w	r3, #4294967295
 8000af0:	6878      	ldr	r0, [r7, #4]
 8000af2:	f002 f8ed 	bl	8002cd0 <HAL_UART_Transmit>
			printf("\n");
 8000af6:	200a      	movs	r0, #10
 8000af8:	f003 f95e 	bl	8003db8 <putchar>
			printf("Idle Length=%d\n", length);
 8000afc:	7bfb      	ldrb	r3, [r7, #15]
 8000afe:	4619      	mov	r1, r3
 8000b00:	480a      	ldr	r0, [pc, #40]	@ (8000b2c <UART_IRQHandler+0x98>)
 8000b02:	f003 f947 	bl	8003d94 <iprintf>
			RX1_OffSet += length;
 8000b06:	4b07      	ldr	r3, [pc, #28]	@ (8000b24 <UART_IRQHandler+0x90>)
 8000b08:	781a      	ldrb	r2, [r3, #0]
 8000b0a:	7bfb      	ldrb	r3, [r7, #15]
 8000b0c:	4413      	add	r3, r2
 8000b0e:	b2da      	uxtb	r2, r3
 8000b10:	4b04      	ldr	r3, [pc, #16]	@ (8000b24 <UART_IRQHandler+0x90>)
 8000b12:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8000b14:	bf00      	nop
 8000b16:	3710      	adds	r7, #16
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	bd80      	pop	{r7, pc}
 8000b1c:	40013800 	.word	0x40013800
 8000b20:	20000278 	.word	0x20000278
 8000b24:	20000224 	.word	0x20000224
 8000b28:	20000124 	.word	0x20000124
 8000b2c:	08004c54 	.word	0x08004c54

08000b30 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b086      	sub	sp, #24
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	60f8      	str	r0, [r7, #12]
 8000b38:	60b9      	str	r1, [r7, #8]
 8000b3a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	617b      	str	r3, [r7, #20]
 8000b40:	e00a      	b.n	8000b58 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000b42:	f3af 8000 	nop.w
 8000b46:	4601      	mov	r1, r0
 8000b48:	68bb      	ldr	r3, [r7, #8]
 8000b4a:	1c5a      	adds	r2, r3, #1
 8000b4c:	60ba      	str	r2, [r7, #8]
 8000b4e:	b2ca      	uxtb	r2, r1
 8000b50:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b52:	697b      	ldr	r3, [r7, #20]
 8000b54:	3301      	adds	r3, #1
 8000b56:	617b      	str	r3, [r7, #20]
 8000b58:	697a      	ldr	r2, [r7, #20]
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	429a      	cmp	r2, r3
 8000b5e:	dbf0      	blt.n	8000b42 <_read+0x12>
  }

  return len;
 8000b60:	687b      	ldr	r3, [r7, #4]
}
 8000b62:	4618      	mov	r0, r3
 8000b64:	3718      	adds	r7, #24
 8000b66:	46bd      	mov	sp, r7
 8000b68:	bd80      	pop	{r7, pc}

08000b6a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000b6a:	b580      	push	{r7, lr}
 8000b6c:	b086      	sub	sp, #24
 8000b6e:	af00      	add	r7, sp, #0
 8000b70:	60f8      	str	r0, [r7, #12]
 8000b72:	60b9      	str	r1, [r7, #8]
 8000b74:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b76:	2300      	movs	r3, #0
 8000b78:	617b      	str	r3, [r7, #20]
 8000b7a:	e009      	b.n	8000b90 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000b7c:	68bb      	ldr	r3, [r7, #8]
 8000b7e:	1c5a      	adds	r2, r3, #1
 8000b80:	60ba      	str	r2, [r7, #8]
 8000b82:	781b      	ldrb	r3, [r3, #0]
 8000b84:	4618      	mov	r0, r3
 8000b86:	f000 f921 	bl	8000dcc <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b8a:	697b      	ldr	r3, [r7, #20]
 8000b8c:	3301      	adds	r3, #1
 8000b8e:	617b      	str	r3, [r7, #20]
 8000b90:	697a      	ldr	r2, [r7, #20]
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	429a      	cmp	r2, r3
 8000b96:	dbf1      	blt.n	8000b7c <_write+0x12>
  }
  return len;
 8000b98:	687b      	ldr	r3, [r7, #4]
}
 8000b9a:	4618      	mov	r0, r3
 8000b9c:	3718      	adds	r7, #24
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	bd80      	pop	{r7, pc}

08000ba2 <_close>:

int _close(int file)
{
 8000ba2:	b480      	push	{r7}
 8000ba4:	b083      	sub	sp, #12
 8000ba6:	af00      	add	r7, sp, #0
 8000ba8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000baa:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000bae:	4618      	mov	r0, r3
 8000bb0:	370c      	adds	r7, #12
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	bc80      	pop	{r7}
 8000bb6:	4770      	bx	lr

08000bb8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	b083      	sub	sp, #12
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	6078      	str	r0, [r7, #4]
 8000bc0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000bc2:	683b      	ldr	r3, [r7, #0]
 8000bc4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000bc8:	605a      	str	r2, [r3, #4]
  return 0;
 8000bca:	2300      	movs	r3, #0
}
 8000bcc:	4618      	mov	r0, r3
 8000bce:	370c      	adds	r7, #12
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	bc80      	pop	{r7}
 8000bd4:	4770      	bx	lr

08000bd6 <_isatty>:

int _isatty(int file)
{
 8000bd6:	b480      	push	{r7}
 8000bd8:	b083      	sub	sp, #12
 8000bda:	af00      	add	r7, sp, #0
 8000bdc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000bde:	2301      	movs	r3, #1
}
 8000be0:	4618      	mov	r0, r3
 8000be2:	370c      	adds	r7, #12
 8000be4:	46bd      	mov	sp, r7
 8000be6:	bc80      	pop	{r7}
 8000be8:	4770      	bx	lr

08000bea <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000bea:	b480      	push	{r7}
 8000bec:	b085      	sub	sp, #20
 8000bee:	af00      	add	r7, sp, #0
 8000bf0:	60f8      	str	r0, [r7, #12]
 8000bf2:	60b9      	str	r1, [r7, #8]
 8000bf4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000bf6:	2300      	movs	r3, #0
}
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	3714      	adds	r7, #20
 8000bfc:	46bd      	mov	sp, r7
 8000bfe:	bc80      	pop	{r7}
 8000c00:	4770      	bx	lr
	...

08000c04 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b086      	sub	sp, #24
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c0c:	4a14      	ldr	r2, [pc, #80]	@ (8000c60 <_sbrk+0x5c>)
 8000c0e:	4b15      	ldr	r3, [pc, #84]	@ (8000c64 <_sbrk+0x60>)
 8000c10:	1ad3      	subs	r3, r2, r3
 8000c12:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c14:	697b      	ldr	r3, [r7, #20]
 8000c16:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c18:	4b13      	ldr	r3, [pc, #76]	@ (8000c68 <_sbrk+0x64>)
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d102      	bne.n	8000c26 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c20:	4b11      	ldr	r3, [pc, #68]	@ (8000c68 <_sbrk+0x64>)
 8000c22:	4a12      	ldr	r2, [pc, #72]	@ (8000c6c <_sbrk+0x68>)
 8000c24:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c26:	4b10      	ldr	r3, [pc, #64]	@ (8000c68 <_sbrk+0x64>)
 8000c28:	681a      	ldr	r2, [r3, #0]
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	4413      	add	r3, r2
 8000c2e:	693a      	ldr	r2, [r7, #16]
 8000c30:	429a      	cmp	r2, r3
 8000c32:	d207      	bcs.n	8000c44 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c34:	f003 fa4c 	bl	80040d0 <__errno>
 8000c38:	4603      	mov	r3, r0
 8000c3a:	220c      	movs	r2, #12
 8000c3c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c3e:	f04f 33ff 	mov.w	r3, #4294967295
 8000c42:	e009      	b.n	8000c58 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c44:	4b08      	ldr	r3, [pc, #32]	@ (8000c68 <_sbrk+0x64>)
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c4a:	4b07      	ldr	r3, [pc, #28]	@ (8000c68 <_sbrk+0x64>)
 8000c4c:	681a      	ldr	r2, [r3, #0]
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	4413      	add	r3, r2
 8000c52:	4a05      	ldr	r2, [pc, #20]	@ (8000c68 <_sbrk+0x64>)
 8000c54:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c56:	68fb      	ldr	r3, [r7, #12]
}
 8000c58:	4618      	mov	r0, r3
 8000c5a:	3718      	adds	r7, #24
 8000c5c:	46bd      	mov	sp, r7
 8000c5e:	bd80      	pop	{r7, pc}
 8000c60:	20005000 	.word	0x20005000
 8000c64:	00000400 	.word	0x00000400
 8000c68:	2000022c 	.word	0x2000022c
 8000c6c:	20000410 	.word	0x20000410

08000c70 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000c70:	b480      	push	{r7}
 8000c72:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c74:	bf00      	nop
 8000c76:	46bd      	mov	sp, r7
 8000c78:	bc80      	pop	{r7}
 8000c7a:	4770      	bx	lr

08000c7c <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000c80:	4b11      	ldr	r3, [pc, #68]	@ (8000cc8 <MX_USART1_UART_Init+0x4c>)
 8000c82:	4a12      	ldr	r2, [pc, #72]	@ (8000ccc <MX_USART1_UART_Init+0x50>)
 8000c84:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000c86:	4b10      	ldr	r3, [pc, #64]	@ (8000cc8 <MX_USART1_UART_Init+0x4c>)
 8000c88:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000c8c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000c8e:	4b0e      	ldr	r3, [pc, #56]	@ (8000cc8 <MX_USART1_UART_Init+0x4c>)
 8000c90:	2200      	movs	r2, #0
 8000c92:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000c94:	4b0c      	ldr	r3, [pc, #48]	@ (8000cc8 <MX_USART1_UART_Init+0x4c>)
 8000c96:	2200      	movs	r2, #0
 8000c98:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000c9a:	4b0b      	ldr	r3, [pc, #44]	@ (8000cc8 <MX_USART1_UART_Init+0x4c>)
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000ca0:	4b09      	ldr	r3, [pc, #36]	@ (8000cc8 <MX_USART1_UART_Init+0x4c>)
 8000ca2:	220c      	movs	r2, #12
 8000ca4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ca6:	4b08      	ldr	r3, [pc, #32]	@ (8000cc8 <MX_USART1_UART_Init+0x4c>)
 8000ca8:	2200      	movs	r2, #0
 8000caa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000cac:	4b06      	ldr	r3, [pc, #24]	@ (8000cc8 <MX_USART1_UART_Init+0x4c>)
 8000cae:	2200      	movs	r2, #0
 8000cb0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000cb2:	4805      	ldr	r0, [pc, #20]	@ (8000cc8 <MX_USART1_UART_Init+0x4c>)
 8000cb4:	f001 ffbc 	bl	8002c30 <HAL_UART_Init>
 8000cb8:	4603      	mov	r3, r0
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d001      	beq.n	8000cc2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000cbe:	f7ff fc60 	bl	8000582 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000cc2:	bf00      	nop
 8000cc4:	bd80      	pop	{r7, pc}
 8000cc6:	bf00      	nop
 8000cc8:	20000230 	.word	0x20000230
 8000ccc:	40013800 	.word	0x40013800

08000cd0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b088      	sub	sp, #32
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cd8:	f107 0310 	add.w	r3, r7, #16
 8000cdc:	2200      	movs	r2, #0
 8000cde:	601a      	str	r2, [r3, #0]
 8000ce0:	605a      	str	r2, [r3, #4]
 8000ce2:	609a      	str	r2, [r3, #8]
 8000ce4:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	4a33      	ldr	r2, [pc, #204]	@ (8000db8 <HAL_UART_MspInit+0xe8>)
 8000cec:	4293      	cmp	r3, r2
 8000cee:	d15f      	bne.n	8000db0 <HAL_UART_MspInit+0xe0>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000cf0:	4b32      	ldr	r3, [pc, #200]	@ (8000dbc <HAL_UART_MspInit+0xec>)
 8000cf2:	699b      	ldr	r3, [r3, #24]
 8000cf4:	4a31      	ldr	r2, [pc, #196]	@ (8000dbc <HAL_UART_MspInit+0xec>)
 8000cf6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000cfa:	6193      	str	r3, [r2, #24]
 8000cfc:	4b2f      	ldr	r3, [pc, #188]	@ (8000dbc <HAL_UART_MspInit+0xec>)
 8000cfe:	699b      	ldr	r3, [r3, #24]
 8000d00:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000d04:	60fb      	str	r3, [r7, #12]
 8000d06:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d08:	4b2c      	ldr	r3, [pc, #176]	@ (8000dbc <HAL_UART_MspInit+0xec>)
 8000d0a:	699b      	ldr	r3, [r3, #24]
 8000d0c:	4a2b      	ldr	r2, [pc, #172]	@ (8000dbc <HAL_UART_MspInit+0xec>)
 8000d0e:	f043 0304 	orr.w	r3, r3, #4
 8000d12:	6193      	str	r3, [r2, #24]
 8000d14:	4b29      	ldr	r3, [pc, #164]	@ (8000dbc <HAL_UART_MspInit+0xec>)
 8000d16:	699b      	ldr	r3, [r3, #24]
 8000d18:	f003 0304 	and.w	r3, r3, #4
 8000d1c:	60bb      	str	r3, [r7, #8]
 8000d1e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000d20:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000d24:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d26:	2302      	movs	r3, #2
 8000d28:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d2a:	2303      	movs	r3, #3
 8000d2c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d2e:	f107 0310 	add.w	r3, r7, #16
 8000d32:	4619      	mov	r1, r3
 8000d34:	4822      	ldr	r0, [pc, #136]	@ (8000dc0 <HAL_UART_MspInit+0xf0>)
 8000d36:	f000 fcb7 	bl	80016a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000d3a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000d3e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d40:	2300      	movs	r3, #0
 8000d42:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d44:	2301      	movs	r3, #1
 8000d46:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d48:	f107 0310 	add.w	r3, r7, #16
 8000d4c:	4619      	mov	r1, r3
 8000d4e:	481c      	ldr	r0, [pc, #112]	@ (8000dc0 <HAL_UART_MspInit+0xf0>)
 8000d50:	f000 fcaa 	bl	80016a8 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8000d54:	4b1b      	ldr	r3, [pc, #108]	@ (8000dc4 <HAL_UART_MspInit+0xf4>)
 8000d56:	4a1c      	ldr	r2, [pc, #112]	@ (8000dc8 <HAL_UART_MspInit+0xf8>)
 8000d58:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000d5a:	4b1a      	ldr	r3, [pc, #104]	@ (8000dc4 <HAL_UART_MspInit+0xf4>)
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000d60:	4b18      	ldr	r3, [pc, #96]	@ (8000dc4 <HAL_UART_MspInit+0xf4>)
 8000d62:	2200      	movs	r2, #0
 8000d64:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000d66:	4b17      	ldr	r3, [pc, #92]	@ (8000dc4 <HAL_UART_MspInit+0xf4>)
 8000d68:	2280      	movs	r2, #128	@ 0x80
 8000d6a:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000d6c:	4b15      	ldr	r3, [pc, #84]	@ (8000dc4 <HAL_UART_MspInit+0xf4>)
 8000d6e:	2200      	movs	r2, #0
 8000d70:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000d72:	4b14      	ldr	r3, [pc, #80]	@ (8000dc4 <HAL_UART_MspInit+0xf4>)
 8000d74:	2200      	movs	r2, #0
 8000d76:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8000d78:	4b12      	ldr	r3, [pc, #72]	@ (8000dc4 <HAL_UART_MspInit+0xf4>)
 8000d7a:	2220      	movs	r2, #32
 8000d7c:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000d7e:	4b11      	ldr	r3, [pc, #68]	@ (8000dc4 <HAL_UART_MspInit+0xf4>)
 8000d80:	2200      	movs	r2, #0
 8000d82:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8000d84:	480f      	ldr	r0, [pc, #60]	@ (8000dc4 <HAL_UART_MspInit+0xf4>)
 8000d86:	f000 f9ed 	bl	8001164 <HAL_DMA_Init>
 8000d8a:	4603      	mov	r3, r0
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d001      	beq.n	8000d94 <HAL_UART_MspInit+0xc4>
    {
      Error_Handler();
 8000d90:	f7ff fbf7 	bl	8000582 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	4a0b      	ldr	r2, [pc, #44]	@ (8000dc4 <HAL_UART_MspInit+0xf4>)
 8000d98:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000d9a:	4a0a      	ldr	r2, [pc, #40]	@ (8000dc4 <HAL_UART_MspInit+0xf4>)
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000da0:	2200      	movs	r2, #0
 8000da2:	2100      	movs	r1, #0
 8000da4:	2025      	movs	r0, #37	@ 0x25
 8000da6:	f000 f9a6 	bl	80010f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000daa:	2025      	movs	r0, #37	@ 0x25
 8000dac:	f000 f9bf 	bl	800112e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000db0:	bf00      	nop
 8000db2:	3720      	adds	r7, #32
 8000db4:	46bd      	mov	sp, r7
 8000db6:	bd80      	pop	{r7, pc}
 8000db8:	40013800 	.word	0x40013800
 8000dbc:	40021000 	.word	0x40021000
 8000dc0:	40010800 	.word	0x40010800
 8000dc4:	20000278 	.word	0x20000278
 8000dc8:	40020058 	.word	0x40020058

08000dcc <__io_putchar>:
  }
}

/* USER CODE BEGIN 1 */
int __io_putchar(int ch)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	b082      	sub	sp, #8
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000dd4:	1d39      	adds	r1, r7, #4
 8000dd6:	f04f 33ff 	mov.w	r3, #4294967295
 8000dda:	2201      	movs	r2, #1
 8000ddc:	4803      	ldr	r0, [pc, #12]	@ (8000dec <__io_putchar+0x20>)
 8000dde:	f001 ff77 	bl	8002cd0 <HAL_UART_Transmit>
  return ch;
 8000de2:	687b      	ldr	r3, [r7, #4]
}
 8000de4:	4618      	mov	r0, r3
 8000de6:	3708      	adds	r7, #8
 8000de8:	46bd      	mov	sp, r7
 8000dea:	bd80      	pop	{r7, pc}
 8000dec:	20000230 	.word	0x20000230

08000df0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000df0:	f7ff ff3e 	bl	8000c70 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000df4:	480b      	ldr	r0, [pc, #44]	@ (8000e24 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000df6:	490c      	ldr	r1, [pc, #48]	@ (8000e28 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000df8:	4a0c      	ldr	r2, [pc, #48]	@ (8000e2c <LoopFillZerobss+0x16>)
  movs r3, #0
 8000dfa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000dfc:	e002      	b.n	8000e04 <LoopCopyDataInit>

08000dfe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000dfe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e00:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e02:	3304      	adds	r3, #4

08000e04 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e04:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e06:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e08:	d3f9      	bcc.n	8000dfe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e0a:	4a09      	ldr	r2, [pc, #36]	@ (8000e30 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000e0c:	4c09      	ldr	r4, [pc, #36]	@ (8000e34 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000e0e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e10:	e001      	b.n	8000e16 <LoopFillZerobss>

08000e12 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e12:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e14:	3204      	adds	r2, #4

08000e16 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e16:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e18:	d3fb      	bcc.n	8000e12 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000e1a:	f003 f95f 	bl	80040dc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000e1e:	f7ff fb3f 	bl	80004a0 <main>
  bx lr
 8000e22:	4770      	bx	lr
  ldr r0, =_sdata
 8000e24:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e28:	200000a8 	.word	0x200000a8
  ldr r2, =_sidata
 8000e2c:	08004ccc 	.word	0x08004ccc
  ldr r2, =_sbss
 8000e30:	200000a8 	.word	0x200000a8
  ldr r4, =_ebss
 8000e34:	2000040c 	.word	0x2000040c

08000e38 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000e38:	e7fe      	b.n	8000e38 <ADC1_2_IRQHandler>
	...

08000e3c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e40:	4b08      	ldr	r3, [pc, #32]	@ (8000e64 <HAL_Init+0x28>)
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	4a07      	ldr	r2, [pc, #28]	@ (8000e64 <HAL_Init+0x28>)
 8000e46:	f043 0310 	orr.w	r3, r3, #16
 8000e4a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e4c:	2003      	movs	r0, #3
 8000e4e:	f000 f947 	bl	80010e0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e52:	200f      	movs	r0, #15
 8000e54:	f000 f808 	bl	8000e68 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e58:	f7ff fce8 	bl	800082c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e5c:	2300      	movs	r3, #0
}
 8000e5e:	4618      	mov	r0, r3
 8000e60:	bd80      	pop	{r7, pc}
 8000e62:	bf00      	nop
 8000e64:	40022000 	.word	0x40022000

08000e68 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b082      	sub	sp, #8
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e70:	4b12      	ldr	r3, [pc, #72]	@ (8000ebc <HAL_InitTick+0x54>)
 8000e72:	681a      	ldr	r2, [r3, #0]
 8000e74:	4b12      	ldr	r3, [pc, #72]	@ (8000ec0 <HAL_InitTick+0x58>)
 8000e76:	781b      	ldrb	r3, [r3, #0]
 8000e78:	4619      	mov	r1, r3
 8000e7a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e7e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e82:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e86:	4618      	mov	r0, r3
 8000e88:	f000 f95f 	bl	800114a <HAL_SYSTICK_Config>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d001      	beq.n	8000e96 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000e92:	2301      	movs	r3, #1
 8000e94:	e00e      	b.n	8000eb4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	2b0f      	cmp	r3, #15
 8000e9a:	d80a      	bhi.n	8000eb2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	6879      	ldr	r1, [r7, #4]
 8000ea0:	f04f 30ff 	mov.w	r0, #4294967295
 8000ea4:	f000 f927 	bl	80010f6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ea8:	4a06      	ldr	r2, [pc, #24]	@ (8000ec4 <HAL_InitTick+0x5c>)
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000eae:	2300      	movs	r3, #0
 8000eb0:	e000      	b.n	8000eb4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000eb2:	2301      	movs	r3, #1
}
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	3708      	adds	r7, #8
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	bd80      	pop	{r7, pc}
 8000ebc:	20000040 	.word	0x20000040
 8000ec0:	20000048 	.word	0x20000048
 8000ec4:	20000044 	.word	0x20000044

08000ec8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ecc:	4b05      	ldr	r3, [pc, #20]	@ (8000ee4 <HAL_IncTick+0x1c>)
 8000ece:	781b      	ldrb	r3, [r3, #0]
 8000ed0:	461a      	mov	r2, r3
 8000ed2:	4b05      	ldr	r3, [pc, #20]	@ (8000ee8 <HAL_IncTick+0x20>)
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	4413      	add	r3, r2
 8000ed8:	4a03      	ldr	r2, [pc, #12]	@ (8000ee8 <HAL_IncTick+0x20>)
 8000eda:	6013      	str	r3, [r2, #0]
}
 8000edc:	bf00      	nop
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	bc80      	pop	{r7}
 8000ee2:	4770      	bx	lr
 8000ee4:	20000048 	.word	0x20000048
 8000ee8:	200002bc 	.word	0x200002bc

08000eec <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000eec:	b480      	push	{r7}
 8000eee:	af00      	add	r7, sp, #0
  return uwTick;
 8000ef0:	4b02      	ldr	r3, [pc, #8]	@ (8000efc <HAL_GetTick+0x10>)
 8000ef2:	681b      	ldr	r3, [r3, #0]
}
 8000ef4:	4618      	mov	r0, r3
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bc80      	pop	{r7}
 8000efa:	4770      	bx	lr
 8000efc:	200002bc 	.word	0x200002bc

08000f00 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b084      	sub	sp, #16
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f08:	f7ff fff0 	bl	8000eec <HAL_GetTick>
 8000f0c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f12:	68fb      	ldr	r3, [r7, #12]
 8000f14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f18:	d005      	beq.n	8000f26 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f1a:	4b0a      	ldr	r3, [pc, #40]	@ (8000f44 <HAL_Delay+0x44>)
 8000f1c:	781b      	ldrb	r3, [r3, #0]
 8000f1e:	461a      	mov	r2, r3
 8000f20:	68fb      	ldr	r3, [r7, #12]
 8000f22:	4413      	add	r3, r2
 8000f24:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000f26:	bf00      	nop
 8000f28:	f7ff ffe0 	bl	8000eec <HAL_GetTick>
 8000f2c:	4602      	mov	r2, r0
 8000f2e:	68bb      	ldr	r3, [r7, #8]
 8000f30:	1ad3      	subs	r3, r2, r3
 8000f32:	68fa      	ldr	r2, [r7, #12]
 8000f34:	429a      	cmp	r2, r3
 8000f36:	d8f7      	bhi.n	8000f28 <HAL_Delay+0x28>
  {
  }
}
 8000f38:	bf00      	nop
 8000f3a:	bf00      	nop
 8000f3c:	3710      	adds	r7, #16
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	bd80      	pop	{r7, pc}
 8000f42:	bf00      	nop
 8000f44:	20000048 	.word	0x20000048

08000f48 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f48:	b480      	push	{r7}
 8000f4a:	b085      	sub	sp, #20
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	f003 0307 	and.w	r3, r3, #7
 8000f56:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f58:	4b0c      	ldr	r3, [pc, #48]	@ (8000f8c <__NVIC_SetPriorityGrouping+0x44>)
 8000f5a:	68db      	ldr	r3, [r3, #12]
 8000f5c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f5e:	68ba      	ldr	r2, [r7, #8]
 8000f60:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000f64:	4013      	ands	r3, r2
 8000f66:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000f68:	68fb      	ldr	r3, [r7, #12]
 8000f6a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f6c:	68bb      	ldr	r3, [r7, #8]
 8000f6e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f70:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000f74:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000f78:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f7a:	4a04      	ldr	r2, [pc, #16]	@ (8000f8c <__NVIC_SetPriorityGrouping+0x44>)
 8000f7c:	68bb      	ldr	r3, [r7, #8]
 8000f7e:	60d3      	str	r3, [r2, #12]
}
 8000f80:	bf00      	nop
 8000f82:	3714      	adds	r7, #20
 8000f84:	46bd      	mov	sp, r7
 8000f86:	bc80      	pop	{r7}
 8000f88:	4770      	bx	lr
 8000f8a:	bf00      	nop
 8000f8c:	e000ed00 	.word	0xe000ed00

08000f90 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f90:	b480      	push	{r7}
 8000f92:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f94:	4b04      	ldr	r3, [pc, #16]	@ (8000fa8 <__NVIC_GetPriorityGrouping+0x18>)
 8000f96:	68db      	ldr	r3, [r3, #12]
 8000f98:	0a1b      	lsrs	r3, r3, #8
 8000f9a:	f003 0307 	and.w	r3, r3, #7
}
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bc80      	pop	{r7}
 8000fa4:	4770      	bx	lr
 8000fa6:	bf00      	nop
 8000fa8:	e000ed00 	.word	0xe000ed00

08000fac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fac:	b480      	push	{r7}
 8000fae:	b083      	sub	sp, #12
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	db0b      	blt.n	8000fd6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000fbe:	79fb      	ldrb	r3, [r7, #7]
 8000fc0:	f003 021f 	and.w	r2, r3, #31
 8000fc4:	4906      	ldr	r1, [pc, #24]	@ (8000fe0 <__NVIC_EnableIRQ+0x34>)
 8000fc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fca:	095b      	lsrs	r3, r3, #5
 8000fcc:	2001      	movs	r0, #1
 8000fce:	fa00 f202 	lsl.w	r2, r0, r2
 8000fd2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000fd6:	bf00      	nop
 8000fd8:	370c      	adds	r7, #12
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bc80      	pop	{r7}
 8000fde:	4770      	bx	lr
 8000fe0:	e000e100 	.word	0xe000e100

08000fe4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	b083      	sub	sp, #12
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	4603      	mov	r3, r0
 8000fec:	6039      	str	r1, [r7, #0]
 8000fee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ff0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	db0a      	blt.n	800100e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ff8:	683b      	ldr	r3, [r7, #0]
 8000ffa:	b2da      	uxtb	r2, r3
 8000ffc:	490c      	ldr	r1, [pc, #48]	@ (8001030 <__NVIC_SetPriority+0x4c>)
 8000ffe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001002:	0112      	lsls	r2, r2, #4
 8001004:	b2d2      	uxtb	r2, r2
 8001006:	440b      	add	r3, r1
 8001008:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800100c:	e00a      	b.n	8001024 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800100e:	683b      	ldr	r3, [r7, #0]
 8001010:	b2da      	uxtb	r2, r3
 8001012:	4908      	ldr	r1, [pc, #32]	@ (8001034 <__NVIC_SetPriority+0x50>)
 8001014:	79fb      	ldrb	r3, [r7, #7]
 8001016:	f003 030f 	and.w	r3, r3, #15
 800101a:	3b04      	subs	r3, #4
 800101c:	0112      	lsls	r2, r2, #4
 800101e:	b2d2      	uxtb	r2, r2
 8001020:	440b      	add	r3, r1
 8001022:	761a      	strb	r2, [r3, #24]
}
 8001024:	bf00      	nop
 8001026:	370c      	adds	r7, #12
 8001028:	46bd      	mov	sp, r7
 800102a:	bc80      	pop	{r7}
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop
 8001030:	e000e100 	.word	0xe000e100
 8001034:	e000ed00 	.word	0xe000ed00

08001038 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001038:	b480      	push	{r7}
 800103a:	b089      	sub	sp, #36	@ 0x24
 800103c:	af00      	add	r7, sp, #0
 800103e:	60f8      	str	r0, [r7, #12]
 8001040:	60b9      	str	r1, [r7, #8]
 8001042:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001044:	68fb      	ldr	r3, [r7, #12]
 8001046:	f003 0307 	and.w	r3, r3, #7
 800104a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800104c:	69fb      	ldr	r3, [r7, #28]
 800104e:	f1c3 0307 	rsb	r3, r3, #7
 8001052:	2b04      	cmp	r3, #4
 8001054:	bf28      	it	cs
 8001056:	2304      	movcs	r3, #4
 8001058:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800105a:	69fb      	ldr	r3, [r7, #28]
 800105c:	3304      	adds	r3, #4
 800105e:	2b06      	cmp	r3, #6
 8001060:	d902      	bls.n	8001068 <NVIC_EncodePriority+0x30>
 8001062:	69fb      	ldr	r3, [r7, #28]
 8001064:	3b03      	subs	r3, #3
 8001066:	e000      	b.n	800106a <NVIC_EncodePriority+0x32>
 8001068:	2300      	movs	r3, #0
 800106a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800106c:	f04f 32ff 	mov.w	r2, #4294967295
 8001070:	69bb      	ldr	r3, [r7, #24]
 8001072:	fa02 f303 	lsl.w	r3, r2, r3
 8001076:	43da      	mvns	r2, r3
 8001078:	68bb      	ldr	r3, [r7, #8]
 800107a:	401a      	ands	r2, r3
 800107c:	697b      	ldr	r3, [r7, #20]
 800107e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001080:	f04f 31ff 	mov.w	r1, #4294967295
 8001084:	697b      	ldr	r3, [r7, #20]
 8001086:	fa01 f303 	lsl.w	r3, r1, r3
 800108a:	43d9      	mvns	r1, r3
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001090:	4313      	orrs	r3, r2
         );
}
 8001092:	4618      	mov	r0, r3
 8001094:	3724      	adds	r7, #36	@ 0x24
 8001096:	46bd      	mov	sp, r7
 8001098:	bc80      	pop	{r7}
 800109a:	4770      	bx	lr

0800109c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b082      	sub	sp, #8
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	3b01      	subs	r3, #1
 80010a8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80010ac:	d301      	bcc.n	80010b2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80010ae:	2301      	movs	r3, #1
 80010b0:	e00f      	b.n	80010d2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80010b2:	4a0a      	ldr	r2, [pc, #40]	@ (80010dc <SysTick_Config+0x40>)
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	3b01      	subs	r3, #1
 80010b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80010ba:	210f      	movs	r1, #15
 80010bc:	f04f 30ff 	mov.w	r0, #4294967295
 80010c0:	f7ff ff90 	bl	8000fe4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80010c4:	4b05      	ldr	r3, [pc, #20]	@ (80010dc <SysTick_Config+0x40>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80010ca:	4b04      	ldr	r3, [pc, #16]	@ (80010dc <SysTick_Config+0x40>)
 80010cc:	2207      	movs	r2, #7
 80010ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80010d0:	2300      	movs	r3, #0
}
 80010d2:	4618      	mov	r0, r3
 80010d4:	3708      	adds	r7, #8
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	bf00      	nop
 80010dc:	e000e010 	.word	0xe000e010

080010e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b082      	sub	sp, #8
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80010e8:	6878      	ldr	r0, [r7, #4]
 80010ea:	f7ff ff2d 	bl	8000f48 <__NVIC_SetPriorityGrouping>
}
 80010ee:	bf00      	nop
 80010f0:	3708      	adds	r7, #8
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}

080010f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80010f6:	b580      	push	{r7, lr}
 80010f8:	b086      	sub	sp, #24
 80010fa:	af00      	add	r7, sp, #0
 80010fc:	4603      	mov	r3, r0
 80010fe:	60b9      	str	r1, [r7, #8]
 8001100:	607a      	str	r2, [r7, #4]
 8001102:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001104:	2300      	movs	r3, #0
 8001106:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001108:	f7ff ff42 	bl	8000f90 <__NVIC_GetPriorityGrouping>
 800110c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800110e:	687a      	ldr	r2, [r7, #4]
 8001110:	68b9      	ldr	r1, [r7, #8]
 8001112:	6978      	ldr	r0, [r7, #20]
 8001114:	f7ff ff90 	bl	8001038 <NVIC_EncodePriority>
 8001118:	4602      	mov	r2, r0
 800111a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800111e:	4611      	mov	r1, r2
 8001120:	4618      	mov	r0, r3
 8001122:	f7ff ff5f 	bl	8000fe4 <__NVIC_SetPriority>
}
 8001126:	bf00      	nop
 8001128:	3718      	adds	r7, #24
 800112a:	46bd      	mov	sp, r7
 800112c:	bd80      	pop	{r7, pc}

0800112e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800112e:	b580      	push	{r7, lr}
 8001130:	b082      	sub	sp, #8
 8001132:	af00      	add	r7, sp, #0
 8001134:	4603      	mov	r3, r0
 8001136:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001138:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800113c:	4618      	mov	r0, r3
 800113e:	f7ff ff35 	bl	8000fac <__NVIC_EnableIRQ>
}
 8001142:	bf00      	nop
 8001144:	3708      	adds	r7, #8
 8001146:	46bd      	mov	sp, r7
 8001148:	bd80      	pop	{r7, pc}

0800114a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800114a:	b580      	push	{r7, lr}
 800114c:	b082      	sub	sp, #8
 800114e:	af00      	add	r7, sp, #0
 8001150:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001152:	6878      	ldr	r0, [r7, #4]
 8001154:	f7ff ffa2 	bl	800109c <SysTick_Config>
 8001158:	4603      	mov	r3, r0
}
 800115a:	4618      	mov	r0, r3
 800115c:	3708      	adds	r7, #8
 800115e:	46bd      	mov	sp, r7
 8001160:	bd80      	pop	{r7, pc}
	...

08001164 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001164:	b480      	push	{r7}
 8001166:	b085      	sub	sp, #20
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800116c:	2300      	movs	r3, #0
 800116e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	2b00      	cmp	r3, #0
 8001174:	d101      	bne.n	800117a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001176:	2301      	movs	r3, #1
 8001178:	e043      	b.n	8001202 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	461a      	mov	r2, r3
 8001180:	4b22      	ldr	r3, [pc, #136]	@ (800120c <HAL_DMA_Init+0xa8>)
 8001182:	4413      	add	r3, r2
 8001184:	4a22      	ldr	r2, [pc, #136]	@ (8001210 <HAL_DMA_Init+0xac>)
 8001186:	fba2 2303 	umull	r2, r3, r2, r3
 800118a:	091b      	lsrs	r3, r3, #4
 800118c:	009a      	lsls	r2, r3, #2
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	4a1f      	ldr	r2, [pc, #124]	@ (8001214 <HAL_DMA_Init+0xb0>)
 8001196:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	2202      	movs	r2, #2
 800119c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80011a8:	68fb      	ldr	r3, [r7, #12]
 80011aa:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80011ae:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80011b2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80011bc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	68db      	ldr	r3, [r3, #12]
 80011c2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80011c8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	695b      	ldr	r3, [r3, #20]
 80011ce:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80011d4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	69db      	ldr	r3, [r3, #28]
 80011da:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80011dc:	68fa      	ldr	r2, [r7, #12]
 80011de:	4313      	orrs	r3, r2
 80011e0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	68fa      	ldr	r2, [r7, #12]
 80011e8:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	2200      	movs	r2, #0
 80011ee:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	2201      	movs	r2, #1
 80011f4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	2200      	movs	r2, #0
 80011fc:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001200:	2300      	movs	r3, #0
}
 8001202:	4618      	mov	r0, r3
 8001204:	3714      	adds	r7, #20
 8001206:	46bd      	mov	sp, r7
 8001208:	bc80      	pop	{r7}
 800120a:	4770      	bx	lr
 800120c:	bffdfff8 	.word	0xbffdfff8
 8001210:	cccccccd 	.word	0xcccccccd
 8001214:	40020000 	.word	0x40020000

08001218 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b086      	sub	sp, #24
 800121c:	af00      	add	r7, sp, #0
 800121e:	60f8      	str	r0, [r7, #12]
 8001220:	60b9      	str	r1, [r7, #8]
 8001222:	607a      	str	r2, [r7, #4]
 8001224:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001226:	2300      	movs	r3, #0
 8001228:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800122a:	68fb      	ldr	r3, [r7, #12]
 800122c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001230:	2b01      	cmp	r3, #1
 8001232:	d101      	bne.n	8001238 <HAL_DMA_Start_IT+0x20>
 8001234:	2302      	movs	r3, #2
 8001236:	e04b      	b.n	80012d0 <HAL_DMA_Start_IT+0xb8>
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	2201      	movs	r2, #1
 800123c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001246:	b2db      	uxtb	r3, r3
 8001248:	2b01      	cmp	r3, #1
 800124a:	d13a      	bne.n	80012c2 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800124c:	68fb      	ldr	r3, [r7, #12]
 800124e:	2202      	movs	r2, #2
 8001250:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001254:	68fb      	ldr	r3, [r7, #12]
 8001256:	2200      	movs	r2, #0
 8001258:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800125a:	68fb      	ldr	r3, [r7, #12]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	681a      	ldr	r2, [r3, #0]
 8001260:	68fb      	ldr	r3, [r7, #12]
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	f022 0201 	bic.w	r2, r2, #1
 8001268:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800126a:	683b      	ldr	r3, [r7, #0]
 800126c:	687a      	ldr	r2, [r7, #4]
 800126e:	68b9      	ldr	r1, [r7, #8]
 8001270:	68f8      	ldr	r0, [r7, #12]
 8001272:	f000 f9eb 	bl	800164c <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800127a:	2b00      	cmp	r3, #0
 800127c:	d008      	beq.n	8001290 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	681a      	ldr	r2, [r3, #0]
 8001284:	68fb      	ldr	r3, [r7, #12]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	f042 020e 	orr.w	r2, r2, #14
 800128c:	601a      	str	r2, [r3, #0]
 800128e:	e00f      	b.n	80012b0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001290:	68fb      	ldr	r3, [r7, #12]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	681a      	ldr	r2, [r3, #0]
 8001296:	68fb      	ldr	r3, [r7, #12]
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	f022 0204 	bic.w	r2, r2, #4
 800129e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	681a      	ldr	r2, [r3, #0]
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	f042 020a 	orr.w	r2, r2, #10
 80012ae:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	681a      	ldr	r2, [r3, #0]
 80012b6:	68fb      	ldr	r3, [r7, #12]
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	f042 0201 	orr.w	r2, r2, #1
 80012be:	601a      	str	r2, [r3, #0]
 80012c0:	e005      	b.n	80012ce <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	2200      	movs	r2, #0
 80012c6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80012ca:	2302      	movs	r3, #2
 80012cc:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80012ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80012d0:	4618      	mov	r0, r3
 80012d2:	3718      	adds	r7, #24
 80012d4:	46bd      	mov	sp, r7
 80012d6:	bd80      	pop	{r7, pc}

080012d8 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80012d8:	b480      	push	{r7}
 80012da:	b085      	sub	sp, #20
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80012e0:	2300      	movs	r3, #0
 80012e2:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80012ea:	b2db      	uxtb	r3, r3
 80012ec:	2b02      	cmp	r3, #2
 80012ee:	d008      	beq.n	8001302 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	2204      	movs	r2, #4
 80012f4:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	2200      	movs	r2, #0
 80012fa:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80012fe:	2301      	movs	r3, #1
 8001300:	e020      	b.n	8001344 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	681a      	ldr	r2, [r3, #0]
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	f022 020e 	bic.w	r2, r2, #14
 8001310:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	681a      	ldr	r2, [r3, #0]
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	f022 0201 	bic.w	r2, r2, #1
 8001320:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800132a:	2101      	movs	r1, #1
 800132c:	fa01 f202 	lsl.w	r2, r1, r2
 8001330:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	2201      	movs	r2, #1
 8001336:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	2200      	movs	r2, #0
 800133e:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001342:	7bfb      	ldrb	r3, [r7, #15]
}
 8001344:	4618      	mov	r0, r3
 8001346:	3714      	adds	r7, #20
 8001348:	46bd      	mov	sp, r7
 800134a:	bc80      	pop	{r7}
 800134c:	4770      	bx	lr
	...

08001350 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001350:	b580      	push	{r7, lr}
 8001352:	b084      	sub	sp, #16
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001358:	2300      	movs	r3, #0
 800135a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001362:	b2db      	uxtb	r3, r3
 8001364:	2b02      	cmp	r3, #2
 8001366:	d005      	beq.n	8001374 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	2204      	movs	r2, #4
 800136c:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 800136e:	2301      	movs	r3, #1
 8001370:	73fb      	strb	r3, [r7, #15]
 8001372:	e051      	b.n	8001418 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	681a      	ldr	r2, [r3, #0]
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	f022 020e 	bic.w	r2, r2, #14
 8001382:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	681a      	ldr	r2, [r3, #0]
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	f022 0201 	bic.w	r2, r2, #1
 8001392:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	4a22      	ldr	r2, [pc, #136]	@ (8001424 <HAL_DMA_Abort_IT+0xd4>)
 800139a:	4293      	cmp	r3, r2
 800139c:	d029      	beq.n	80013f2 <HAL_DMA_Abort_IT+0xa2>
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	4a21      	ldr	r2, [pc, #132]	@ (8001428 <HAL_DMA_Abort_IT+0xd8>)
 80013a4:	4293      	cmp	r3, r2
 80013a6:	d022      	beq.n	80013ee <HAL_DMA_Abort_IT+0x9e>
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	4a1f      	ldr	r2, [pc, #124]	@ (800142c <HAL_DMA_Abort_IT+0xdc>)
 80013ae:	4293      	cmp	r3, r2
 80013b0:	d01a      	beq.n	80013e8 <HAL_DMA_Abort_IT+0x98>
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	4a1e      	ldr	r2, [pc, #120]	@ (8001430 <HAL_DMA_Abort_IT+0xe0>)
 80013b8:	4293      	cmp	r3, r2
 80013ba:	d012      	beq.n	80013e2 <HAL_DMA_Abort_IT+0x92>
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	4a1c      	ldr	r2, [pc, #112]	@ (8001434 <HAL_DMA_Abort_IT+0xe4>)
 80013c2:	4293      	cmp	r3, r2
 80013c4:	d00a      	beq.n	80013dc <HAL_DMA_Abort_IT+0x8c>
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	4a1b      	ldr	r2, [pc, #108]	@ (8001438 <HAL_DMA_Abort_IT+0xe8>)
 80013cc:	4293      	cmp	r3, r2
 80013ce:	d102      	bne.n	80013d6 <HAL_DMA_Abort_IT+0x86>
 80013d0:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80013d4:	e00e      	b.n	80013f4 <HAL_DMA_Abort_IT+0xa4>
 80013d6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80013da:	e00b      	b.n	80013f4 <HAL_DMA_Abort_IT+0xa4>
 80013dc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80013e0:	e008      	b.n	80013f4 <HAL_DMA_Abort_IT+0xa4>
 80013e2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80013e6:	e005      	b.n	80013f4 <HAL_DMA_Abort_IT+0xa4>
 80013e8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80013ec:	e002      	b.n	80013f4 <HAL_DMA_Abort_IT+0xa4>
 80013ee:	2310      	movs	r3, #16
 80013f0:	e000      	b.n	80013f4 <HAL_DMA_Abort_IT+0xa4>
 80013f2:	2301      	movs	r3, #1
 80013f4:	4a11      	ldr	r2, [pc, #68]	@ (800143c <HAL_DMA_Abort_IT+0xec>)
 80013f6:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	2201      	movs	r2, #1
 80013fc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	2200      	movs	r2, #0
 8001404:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800140c:	2b00      	cmp	r3, #0
 800140e:	d003      	beq.n	8001418 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001414:	6878      	ldr	r0, [r7, #4]
 8001416:	4798      	blx	r3
    } 
  }
  return status;
 8001418:	7bfb      	ldrb	r3, [r7, #15]
}
 800141a:	4618      	mov	r0, r3
 800141c:	3710      	adds	r7, #16
 800141e:	46bd      	mov	sp, r7
 8001420:	bd80      	pop	{r7, pc}
 8001422:	bf00      	nop
 8001424:	40020008 	.word	0x40020008
 8001428:	4002001c 	.word	0x4002001c
 800142c:	40020030 	.word	0x40020030
 8001430:	40020044 	.word	0x40020044
 8001434:	40020058 	.word	0x40020058
 8001438:	4002006c 	.word	0x4002006c
 800143c:	40020000 	.word	0x40020000

08001440 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b084      	sub	sp, #16
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800145c:	2204      	movs	r2, #4
 800145e:	409a      	lsls	r2, r3
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	4013      	ands	r3, r2
 8001464:	2b00      	cmp	r3, #0
 8001466:	d04f      	beq.n	8001508 <HAL_DMA_IRQHandler+0xc8>
 8001468:	68bb      	ldr	r3, [r7, #8]
 800146a:	f003 0304 	and.w	r3, r3, #4
 800146e:	2b00      	cmp	r3, #0
 8001470:	d04a      	beq.n	8001508 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	f003 0320 	and.w	r3, r3, #32
 800147c:	2b00      	cmp	r3, #0
 800147e:	d107      	bne.n	8001490 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	681a      	ldr	r2, [r3, #0]
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	f022 0204 	bic.w	r2, r2, #4
 800148e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	4a66      	ldr	r2, [pc, #408]	@ (8001630 <HAL_DMA_IRQHandler+0x1f0>)
 8001496:	4293      	cmp	r3, r2
 8001498:	d029      	beq.n	80014ee <HAL_DMA_IRQHandler+0xae>
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	4a65      	ldr	r2, [pc, #404]	@ (8001634 <HAL_DMA_IRQHandler+0x1f4>)
 80014a0:	4293      	cmp	r3, r2
 80014a2:	d022      	beq.n	80014ea <HAL_DMA_IRQHandler+0xaa>
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	4a63      	ldr	r2, [pc, #396]	@ (8001638 <HAL_DMA_IRQHandler+0x1f8>)
 80014aa:	4293      	cmp	r3, r2
 80014ac:	d01a      	beq.n	80014e4 <HAL_DMA_IRQHandler+0xa4>
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	4a62      	ldr	r2, [pc, #392]	@ (800163c <HAL_DMA_IRQHandler+0x1fc>)
 80014b4:	4293      	cmp	r3, r2
 80014b6:	d012      	beq.n	80014de <HAL_DMA_IRQHandler+0x9e>
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	4a60      	ldr	r2, [pc, #384]	@ (8001640 <HAL_DMA_IRQHandler+0x200>)
 80014be:	4293      	cmp	r3, r2
 80014c0:	d00a      	beq.n	80014d8 <HAL_DMA_IRQHandler+0x98>
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	4a5f      	ldr	r2, [pc, #380]	@ (8001644 <HAL_DMA_IRQHandler+0x204>)
 80014c8:	4293      	cmp	r3, r2
 80014ca:	d102      	bne.n	80014d2 <HAL_DMA_IRQHandler+0x92>
 80014cc:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80014d0:	e00e      	b.n	80014f0 <HAL_DMA_IRQHandler+0xb0>
 80014d2:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80014d6:	e00b      	b.n	80014f0 <HAL_DMA_IRQHandler+0xb0>
 80014d8:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80014dc:	e008      	b.n	80014f0 <HAL_DMA_IRQHandler+0xb0>
 80014de:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80014e2:	e005      	b.n	80014f0 <HAL_DMA_IRQHandler+0xb0>
 80014e4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80014e8:	e002      	b.n	80014f0 <HAL_DMA_IRQHandler+0xb0>
 80014ea:	2340      	movs	r3, #64	@ 0x40
 80014ec:	e000      	b.n	80014f0 <HAL_DMA_IRQHandler+0xb0>
 80014ee:	2304      	movs	r3, #4
 80014f0:	4a55      	ldr	r2, [pc, #340]	@ (8001648 <HAL_DMA_IRQHandler+0x208>)
 80014f2:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	f000 8094 	beq.w	8001626 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001502:	6878      	ldr	r0, [r7, #4]
 8001504:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8001506:	e08e      	b.n	8001626 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800150c:	2202      	movs	r2, #2
 800150e:	409a      	lsls	r2, r3
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	4013      	ands	r3, r2
 8001514:	2b00      	cmp	r3, #0
 8001516:	d056      	beq.n	80015c6 <HAL_DMA_IRQHandler+0x186>
 8001518:	68bb      	ldr	r3, [r7, #8]
 800151a:	f003 0302 	and.w	r3, r3, #2
 800151e:	2b00      	cmp	r3, #0
 8001520:	d051      	beq.n	80015c6 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	f003 0320 	and.w	r3, r3, #32
 800152c:	2b00      	cmp	r3, #0
 800152e:	d10b      	bne.n	8001548 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	681a      	ldr	r2, [r3, #0]
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	f022 020a 	bic.w	r2, r2, #10
 800153e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	2201      	movs	r2, #1
 8001544:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	4a38      	ldr	r2, [pc, #224]	@ (8001630 <HAL_DMA_IRQHandler+0x1f0>)
 800154e:	4293      	cmp	r3, r2
 8001550:	d029      	beq.n	80015a6 <HAL_DMA_IRQHandler+0x166>
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	4a37      	ldr	r2, [pc, #220]	@ (8001634 <HAL_DMA_IRQHandler+0x1f4>)
 8001558:	4293      	cmp	r3, r2
 800155a:	d022      	beq.n	80015a2 <HAL_DMA_IRQHandler+0x162>
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	4a35      	ldr	r2, [pc, #212]	@ (8001638 <HAL_DMA_IRQHandler+0x1f8>)
 8001562:	4293      	cmp	r3, r2
 8001564:	d01a      	beq.n	800159c <HAL_DMA_IRQHandler+0x15c>
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	4a34      	ldr	r2, [pc, #208]	@ (800163c <HAL_DMA_IRQHandler+0x1fc>)
 800156c:	4293      	cmp	r3, r2
 800156e:	d012      	beq.n	8001596 <HAL_DMA_IRQHandler+0x156>
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	4a32      	ldr	r2, [pc, #200]	@ (8001640 <HAL_DMA_IRQHandler+0x200>)
 8001576:	4293      	cmp	r3, r2
 8001578:	d00a      	beq.n	8001590 <HAL_DMA_IRQHandler+0x150>
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	4a31      	ldr	r2, [pc, #196]	@ (8001644 <HAL_DMA_IRQHandler+0x204>)
 8001580:	4293      	cmp	r3, r2
 8001582:	d102      	bne.n	800158a <HAL_DMA_IRQHandler+0x14a>
 8001584:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001588:	e00e      	b.n	80015a8 <HAL_DMA_IRQHandler+0x168>
 800158a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800158e:	e00b      	b.n	80015a8 <HAL_DMA_IRQHandler+0x168>
 8001590:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001594:	e008      	b.n	80015a8 <HAL_DMA_IRQHandler+0x168>
 8001596:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800159a:	e005      	b.n	80015a8 <HAL_DMA_IRQHandler+0x168>
 800159c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80015a0:	e002      	b.n	80015a8 <HAL_DMA_IRQHandler+0x168>
 80015a2:	2320      	movs	r3, #32
 80015a4:	e000      	b.n	80015a8 <HAL_DMA_IRQHandler+0x168>
 80015a6:	2302      	movs	r3, #2
 80015a8:	4a27      	ldr	r2, [pc, #156]	@ (8001648 <HAL_DMA_IRQHandler+0x208>)
 80015aa:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	2200      	movs	r2, #0
 80015b0:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d034      	beq.n	8001626 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015c0:	6878      	ldr	r0, [r7, #4]
 80015c2:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80015c4:	e02f      	b.n	8001626 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015ca:	2208      	movs	r2, #8
 80015cc:	409a      	lsls	r2, r3
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	4013      	ands	r3, r2
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d028      	beq.n	8001628 <HAL_DMA_IRQHandler+0x1e8>
 80015d6:	68bb      	ldr	r3, [r7, #8]
 80015d8:	f003 0308 	and.w	r3, r3, #8
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d023      	beq.n	8001628 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	681a      	ldr	r2, [r3, #0]
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	f022 020e 	bic.w	r2, r2, #14
 80015ee:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80015f8:	2101      	movs	r1, #1
 80015fa:	fa01 f202 	lsl.w	r2, r1, r2
 80015fe:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	2201      	movs	r2, #1
 8001604:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	2201      	movs	r2, #1
 800160a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	2200      	movs	r2, #0
 8001612:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800161a:	2b00      	cmp	r3, #0
 800161c:	d004      	beq.n	8001628 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001622:	6878      	ldr	r0, [r7, #4]
 8001624:	4798      	blx	r3
    }
  }
  return;
 8001626:	bf00      	nop
 8001628:	bf00      	nop
}
 800162a:	3710      	adds	r7, #16
 800162c:	46bd      	mov	sp, r7
 800162e:	bd80      	pop	{r7, pc}
 8001630:	40020008 	.word	0x40020008
 8001634:	4002001c 	.word	0x4002001c
 8001638:	40020030 	.word	0x40020030
 800163c:	40020044 	.word	0x40020044
 8001640:	40020058 	.word	0x40020058
 8001644:	4002006c 	.word	0x4002006c
 8001648:	40020000 	.word	0x40020000

0800164c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800164c:	b480      	push	{r7}
 800164e:	b085      	sub	sp, #20
 8001650:	af00      	add	r7, sp, #0
 8001652:	60f8      	str	r0, [r7, #12]
 8001654:	60b9      	str	r1, [r7, #8]
 8001656:	607a      	str	r2, [r7, #4]
 8001658:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800165a:	68fb      	ldr	r3, [r7, #12]
 800165c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800165e:	68fb      	ldr	r3, [r7, #12]
 8001660:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001662:	2101      	movs	r1, #1
 8001664:	fa01 f202 	lsl.w	r2, r1, r2
 8001668:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	683a      	ldr	r2, [r7, #0]
 8001670:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001672:	68fb      	ldr	r3, [r7, #12]
 8001674:	685b      	ldr	r3, [r3, #4]
 8001676:	2b10      	cmp	r3, #16
 8001678:	d108      	bne.n	800168c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	687a      	ldr	r2, [r7, #4]
 8001680:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001682:	68fb      	ldr	r3, [r7, #12]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	68ba      	ldr	r2, [r7, #8]
 8001688:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800168a:	e007      	b.n	800169c <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	68ba      	ldr	r2, [r7, #8]
 8001692:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	687a      	ldr	r2, [r7, #4]
 800169a:	60da      	str	r2, [r3, #12]
}
 800169c:	bf00      	nop
 800169e:	3714      	adds	r7, #20
 80016a0:	46bd      	mov	sp, r7
 80016a2:	bc80      	pop	{r7}
 80016a4:	4770      	bx	lr
	...

080016a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80016a8:	b480      	push	{r7}
 80016aa:	b08b      	sub	sp, #44	@ 0x2c
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
 80016b0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80016b2:	2300      	movs	r3, #0
 80016b4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80016b6:	2300      	movs	r3, #0
 80016b8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80016ba:	e169      	b.n	8001990 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80016bc:	2201      	movs	r2, #1
 80016be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016c0:	fa02 f303 	lsl.w	r3, r2, r3
 80016c4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80016c6:	683b      	ldr	r3, [r7, #0]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	69fa      	ldr	r2, [r7, #28]
 80016cc:	4013      	ands	r3, r2
 80016ce:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80016d0:	69ba      	ldr	r2, [r7, #24]
 80016d2:	69fb      	ldr	r3, [r7, #28]
 80016d4:	429a      	cmp	r2, r3
 80016d6:	f040 8158 	bne.w	800198a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80016da:	683b      	ldr	r3, [r7, #0]
 80016dc:	685b      	ldr	r3, [r3, #4]
 80016de:	4a9a      	ldr	r2, [pc, #616]	@ (8001948 <HAL_GPIO_Init+0x2a0>)
 80016e0:	4293      	cmp	r3, r2
 80016e2:	d05e      	beq.n	80017a2 <HAL_GPIO_Init+0xfa>
 80016e4:	4a98      	ldr	r2, [pc, #608]	@ (8001948 <HAL_GPIO_Init+0x2a0>)
 80016e6:	4293      	cmp	r3, r2
 80016e8:	d875      	bhi.n	80017d6 <HAL_GPIO_Init+0x12e>
 80016ea:	4a98      	ldr	r2, [pc, #608]	@ (800194c <HAL_GPIO_Init+0x2a4>)
 80016ec:	4293      	cmp	r3, r2
 80016ee:	d058      	beq.n	80017a2 <HAL_GPIO_Init+0xfa>
 80016f0:	4a96      	ldr	r2, [pc, #600]	@ (800194c <HAL_GPIO_Init+0x2a4>)
 80016f2:	4293      	cmp	r3, r2
 80016f4:	d86f      	bhi.n	80017d6 <HAL_GPIO_Init+0x12e>
 80016f6:	4a96      	ldr	r2, [pc, #600]	@ (8001950 <HAL_GPIO_Init+0x2a8>)
 80016f8:	4293      	cmp	r3, r2
 80016fa:	d052      	beq.n	80017a2 <HAL_GPIO_Init+0xfa>
 80016fc:	4a94      	ldr	r2, [pc, #592]	@ (8001950 <HAL_GPIO_Init+0x2a8>)
 80016fe:	4293      	cmp	r3, r2
 8001700:	d869      	bhi.n	80017d6 <HAL_GPIO_Init+0x12e>
 8001702:	4a94      	ldr	r2, [pc, #592]	@ (8001954 <HAL_GPIO_Init+0x2ac>)
 8001704:	4293      	cmp	r3, r2
 8001706:	d04c      	beq.n	80017a2 <HAL_GPIO_Init+0xfa>
 8001708:	4a92      	ldr	r2, [pc, #584]	@ (8001954 <HAL_GPIO_Init+0x2ac>)
 800170a:	4293      	cmp	r3, r2
 800170c:	d863      	bhi.n	80017d6 <HAL_GPIO_Init+0x12e>
 800170e:	4a92      	ldr	r2, [pc, #584]	@ (8001958 <HAL_GPIO_Init+0x2b0>)
 8001710:	4293      	cmp	r3, r2
 8001712:	d046      	beq.n	80017a2 <HAL_GPIO_Init+0xfa>
 8001714:	4a90      	ldr	r2, [pc, #576]	@ (8001958 <HAL_GPIO_Init+0x2b0>)
 8001716:	4293      	cmp	r3, r2
 8001718:	d85d      	bhi.n	80017d6 <HAL_GPIO_Init+0x12e>
 800171a:	2b12      	cmp	r3, #18
 800171c:	d82a      	bhi.n	8001774 <HAL_GPIO_Init+0xcc>
 800171e:	2b12      	cmp	r3, #18
 8001720:	d859      	bhi.n	80017d6 <HAL_GPIO_Init+0x12e>
 8001722:	a201      	add	r2, pc, #4	@ (adr r2, 8001728 <HAL_GPIO_Init+0x80>)
 8001724:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001728:	080017a3 	.word	0x080017a3
 800172c:	0800177d 	.word	0x0800177d
 8001730:	0800178f 	.word	0x0800178f
 8001734:	080017d1 	.word	0x080017d1
 8001738:	080017d7 	.word	0x080017d7
 800173c:	080017d7 	.word	0x080017d7
 8001740:	080017d7 	.word	0x080017d7
 8001744:	080017d7 	.word	0x080017d7
 8001748:	080017d7 	.word	0x080017d7
 800174c:	080017d7 	.word	0x080017d7
 8001750:	080017d7 	.word	0x080017d7
 8001754:	080017d7 	.word	0x080017d7
 8001758:	080017d7 	.word	0x080017d7
 800175c:	080017d7 	.word	0x080017d7
 8001760:	080017d7 	.word	0x080017d7
 8001764:	080017d7 	.word	0x080017d7
 8001768:	080017d7 	.word	0x080017d7
 800176c:	08001785 	.word	0x08001785
 8001770:	08001799 	.word	0x08001799
 8001774:	4a79      	ldr	r2, [pc, #484]	@ (800195c <HAL_GPIO_Init+0x2b4>)
 8001776:	4293      	cmp	r3, r2
 8001778:	d013      	beq.n	80017a2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800177a:	e02c      	b.n	80017d6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800177c:	683b      	ldr	r3, [r7, #0]
 800177e:	68db      	ldr	r3, [r3, #12]
 8001780:	623b      	str	r3, [r7, #32]
          break;
 8001782:	e029      	b.n	80017d8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001784:	683b      	ldr	r3, [r7, #0]
 8001786:	68db      	ldr	r3, [r3, #12]
 8001788:	3304      	adds	r3, #4
 800178a:	623b      	str	r3, [r7, #32]
          break;
 800178c:	e024      	b.n	80017d8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800178e:	683b      	ldr	r3, [r7, #0]
 8001790:	68db      	ldr	r3, [r3, #12]
 8001792:	3308      	adds	r3, #8
 8001794:	623b      	str	r3, [r7, #32]
          break;
 8001796:	e01f      	b.n	80017d8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001798:	683b      	ldr	r3, [r7, #0]
 800179a:	68db      	ldr	r3, [r3, #12]
 800179c:	330c      	adds	r3, #12
 800179e:	623b      	str	r3, [r7, #32]
          break;
 80017a0:	e01a      	b.n	80017d8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80017a2:	683b      	ldr	r3, [r7, #0]
 80017a4:	689b      	ldr	r3, [r3, #8]
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d102      	bne.n	80017b0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80017aa:	2304      	movs	r3, #4
 80017ac:	623b      	str	r3, [r7, #32]
          break;
 80017ae:	e013      	b.n	80017d8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80017b0:	683b      	ldr	r3, [r7, #0]
 80017b2:	689b      	ldr	r3, [r3, #8]
 80017b4:	2b01      	cmp	r3, #1
 80017b6:	d105      	bne.n	80017c4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80017b8:	2308      	movs	r3, #8
 80017ba:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	69fa      	ldr	r2, [r7, #28]
 80017c0:	611a      	str	r2, [r3, #16]
          break;
 80017c2:	e009      	b.n	80017d8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80017c4:	2308      	movs	r3, #8
 80017c6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	69fa      	ldr	r2, [r7, #28]
 80017cc:	615a      	str	r2, [r3, #20]
          break;
 80017ce:	e003      	b.n	80017d8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80017d0:	2300      	movs	r3, #0
 80017d2:	623b      	str	r3, [r7, #32]
          break;
 80017d4:	e000      	b.n	80017d8 <HAL_GPIO_Init+0x130>
          break;
 80017d6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80017d8:	69bb      	ldr	r3, [r7, #24]
 80017da:	2bff      	cmp	r3, #255	@ 0xff
 80017dc:	d801      	bhi.n	80017e2 <HAL_GPIO_Init+0x13a>
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	e001      	b.n	80017e6 <HAL_GPIO_Init+0x13e>
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	3304      	adds	r3, #4
 80017e6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80017e8:	69bb      	ldr	r3, [r7, #24]
 80017ea:	2bff      	cmp	r3, #255	@ 0xff
 80017ec:	d802      	bhi.n	80017f4 <HAL_GPIO_Init+0x14c>
 80017ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017f0:	009b      	lsls	r3, r3, #2
 80017f2:	e002      	b.n	80017fa <HAL_GPIO_Init+0x152>
 80017f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017f6:	3b08      	subs	r3, #8
 80017f8:	009b      	lsls	r3, r3, #2
 80017fa:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80017fc:	697b      	ldr	r3, [r7, #20]
 80017fe:	681a      	ldr	r2, [r3, #0]
 8001800:	210f      	movs	r1, #15
 8001802:	693b      	ldr	r3, [r7, #16]
 8001804:	fa01 f303 	lsl.w	r3, r1, r3
 8001808:	43db      	mvns	r3, r3
 800180a:	401a      	ands	r2, r3
 800180c:	6a39      	ldr	r1, [r7, #32]
 800180e:	693b      	ldr	r3, [r7, #16]
 8001810:	fa01 f303 	lsl.w	r3, r1, r3
 8001814:	431a      	orrs	r2, r3
 8001816:	697b      	ldr	r3, [r7, #20]
 8001818:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800181a:	683b      	ldr	r3, [r7, #0]
 800181c:	685b      	ldr	r3, [r3, #4]
 800181e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001822:	2b00      	cmp	r3, #0
 8001824:	f000 80b1 	beq.w	800198a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001828:	4b4d      	ldr	r3, [pc, #308]	@ (8001960 <HAL_GPIO_Init+0x2b8>)
 800182a:	699b      	ldr	r3, [r3, #24]
 800182c:	4a4c      	ldr	r2, [pc, #304]	@ (8001960 <HAL_GPIO_Init+0x2b8>)
 800182e:	f043 0301 	orr.w	r3, r3, #1
 8001832:	6193      	str	r3, [r2, #24]
 8001834:	4b4a      	ldr	r3, [pc, #296]	@ (8001960 <HAL_GPIO_Init+0x2b8>)
 8001836:	699b      	ldr	r3, [r3, #24]
 8001838:	f003 0301 	and.w	r3, r3, #1
 800183c:	60bb      	str	r3, [r7, #8]
 800183e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001840:	4a48      	ldr	r2, [pc, #288]	@ (8001964 <HAL_GPIO_Init+0x2bc>)
 8001842:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001844:	089b      	lsrs	r3, r3, #2
 8001846:	3302      	adds	r3, #2
 8001848:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800184c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800184e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001850:	f003 0303 	and.w	r3, r3, #3
 8001854:	009b      	lsls	r3, r3, #2
 8001856:	220f      	movs	r2, #15
 8001858:	fa02 f303 	lsl.w	r3, r2, r3
 800185c:	43db      	mvns	r3, r3
 800185e:	68fa      	ldr	r2, [r7, #12]
 8001860:	4013      	ands	r3, r2
 8001862:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	4a40      	ldr	r2, [pc, #256]	@ (8001968 <HAL_GPIO_Init+0x2c0>)
 8001868:	4293      	cmp	r3, r2
 800186a:	d013      	beq.n	8001894 <HAL_GPIO_Init+0x1ec>
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	4a3f      	ldr	r2, [pc, #252]	@ (800196c <HAL_GPIO_Init+0x2c4>)
 8001870:	4293      	cmp	r3, r2
 8001872:	d00d      	beq.n	8001890 <HAL_GPIO_Init+0x1e8>
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	4a3e      	ldr	r2, [pc, #248]	@ (8001970 <HAL_GPIO_Init+0x2c8>)
 8001878:	4293      	cmp	r3, r2
 800187a:	d007      	beq.n	800188c <HAL_GPIO_Init+0x1e4>
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	4a3d      	ldr	r2, [pc, #244]	@ (8001974 <HAL_GPIO_Init+0x2cc>)
 8001880:	4293      	cmp	r3, r2
 8001882:	d101      	bne.n	8001888 <HAL_GPIO_Init+0x1e0>
 8001884:	2303      	movs	r3, #3
 8001886:	e006      	b.n	8001896 <HAL_GPIO_Init+0x1ee>
 8001888:	2304      	movs	r3, #4
 800188a:	e004      	b.n	8001896 <HAL_GPIO_Init+0x1ee>
 800188c:	2302      	movs	r3, #2
 800188e:	e002      	b.n	8001896 <HAL_GPIO_Init+0x1ee>
 8001890:	2301      	movs	r3, #1
 8001892:	e000      	b.n	8001896 <HAL_GPIO_Init+0x1ee>
 8001894:	2300      	movs	r3, #0
 8001896:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001898:	f002 0203 	and.w	r2, r2, #3
 800189c:	0092      	lsls	r2, r2, #2
 800189e:	4093      	lsls	r3, r2
 80018a0:	68fa      	ldr	r2, [r7, #12]
 80018a2:	4313      	orrs	r3, r2
 80018a4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80018a6:	492f      	ldr	r1, [pc, #188]	@ (8001964 <HAL_GPIO_Init+0x2bc>)
 80018a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018aa:	089b      	lsrs	r3, r3, #2
 80018ac:	3302      	adds	r3, #2
 80018ae:	68fa      	ldr	r2, [r7, #12]
 80018b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80018b4:	683b      	ldr	r3, [r7, #0]
 80018b6:	685b      	ldr	r3, [r3, #4]
 80018b8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d006      	beq.n	80018ce <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80018c0:	4b2d      	ldr	r3, [pc, #180]	@ (8001978 <HAL_GPIO_Init+0x2d0>)
 80018c2:	689a      	ldr	r2, [r3, #8]
 80018c4:	492c      	ldr	r1, [pc, #176]	@ (8001978 <HAL_GPIO_Init+0x2d0>)
 80018c6:	69bb      	ldr	r3, [r7, #24]
 80018c8:	4313      	orrs	r3, r2
 80018ca:	608b      	str	r3, [r1, #8]
 80018cc:	e006      	b.n	80018dc <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80018ce:	4b2a      	ldr	r3, [pc, #168]	@ (8001978 <HAL_GPIO_Init+0x2d0>)
 80018d0:	689a      	ldr	r2, [r3, #8]
 80018d2:	69bb      	ldr	r3, [r7, #24]
 80018d4:	43db      	mvns	r3, r3
 80018d6:	4928      	ldr	r1, [pc, #160]	@ (8001978 <HAL_GPIO_Init+0x2d0>)
 80018d8:	4013      	ands	r3, r2
 80018da:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80018dc:	683b      	ldr	r3, [r7, #0]
 80018de:	685b      	ldr	r3, [r3, #4]
 80018e0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d006      	beq.n	80018f6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80018e8:	4b23      	ldr	r3, [pc, #140]	@ (8001978 <HAL_GPIO_Init+0x2d0>)
 80018ea:	68da      	ldr	r2, [r3, #12]
 80018ec:	4922      	ldr	r1, [pc, #136]	@ (8001978 <HAL_GPIO_Init+0x2d0>)
 80018ee:	69bb      	ldr	r3, [r7, #24]
 80018f0:	4313      	orrs	r3, r2
 80018f2:	60cb      	str	r3, [r1, #12]
 80018f4:	e006      	b.n	8001904 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80018f6:	4b20      	ldr	r3, [pc, #128]	@ (8001978 <HAL_GPIO_Init+0x2d0>)
 80018f8:	68da      	ldr	r2, [r3, #12]
 80018fa:	69bb      	ldr	r3, [r7, #24]
 80018fc:	43db      	mvns	r3, r3
 80018fe:	491e      	ldr	r1, [pc, #120]	@ (8001978 <HAL_GPIO_Init+0x2d0>)
 8001900:	4013      	ands	r3, r2
 8001902:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001904:	683b      	ldr	r3, [r7, #0]
 8001906:	685b      	ldr	r3, [r3, #4]
 8001908:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800190c:	2b00      	cmp	r3, #0
 800190e:	d006      	beq.n	800191e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001910:	4b19      	ldr	r3, [pc, #100]	@ (8001978 <HAL_GPIO_Init+0x2d0>)
 8001912:	685a      	ldr	r2, [r3, #4]
 8001914:	4918      	ldr	r1, [pc, #96]	@ (8001978 <HAL_GPIO_Init+0x2d0>)
 8001916:	69bb      	ldr	r3, [r7, #24]
 8001918:	4313      	orrs	r3, r2
 800191a:	604b      	str	r3, [r1, #4]
 800191c:	e006      	b.n	800192c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800191e:	4b16      	ldr	r3, [pc, #88]	@ (8001978 <HAL_GPIO_Init+0x2d0>)
 8001920:	685a      	ldr	r2, [r3, #4]
 8001922:	69bb      	ldr	r3, [r7, #24]
 8001924:	43db      	mvns	r3, r3
 8001926:	4914      	ldr	r1, [pc, #80]	@ (8001978 <HAL_GPIO_Init+0x2d0>)
 8001928:	4013      	ands	r3, r2
 800192a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800192c:	683b      	ldr	r3, [r7, #0]
 800192e:	685b      	ldr	r3, [r3, #4]
 8001930:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001934:	2b00      	cmp	r3, #0
 8001936:	d021      	beq.n	800197c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001938:	4b0f      	ldr	r3, [pc, #60]	@ (8001978 <HAL_GPIO_Init+0x2d0>)
 800193a:	681a      	ldr	r2, [r3, #0]
 800193c:	490e      	ldr	r1, [pc, #56]	@ (8001978 <HAL_GPIO_Init+0x2d0>)
 800193e:	69bb      	ldr	r3, [r7, #24]
 8001940:	4313      	orrs	r3, r2
 8001942:	600b      	str	r3, [r1, #0]
 8001944:	e021      	b.n	800198a <HAL_GPIO_Init+0x2e2>
 8001946:	bf00      	nop
 8001948:	10320000 	.word	0x10320000
 800194c:	10310000 	.word	0x10310000
 8001950:	10220000 	.word	0x10220000
 8001954:	10210000 	.word	0x10210000
 8001958:	10120000 	.word	0x10120000
 800195c:	10110000 	.word	0x10110000
 8001960:	40021000 	.word	0x40021000
 8001964:	40010000 	.word	0x40010000
 8001968:	40010800 	.word	0x40010800
 800196c:	40010c00 	.word	0x40010c00
 8001970:	40011000 	.word	0x40011000
 8001974:	40011400 	.word	0x40011400
 8001978:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800197c:	4b0b      	ldr	r3, [pc, #44]	@ (80019ac <HAL_GPIO_Init+0x304>)
 800197e:	681a      	ldr	r2, [r3, #0]
 8001980:	69bb      	ldr	r3, [r7, #24]
 8001982:	43db      	mvns	r3, r3
 8001984:	4909      	ldr	r1, [pc, #36]	@ (80019ac <HAL_GPIO_Init+0x304>)
 8001986:	4013      	ands	r3, r2
 8001988:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800198a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800198c:	3301      	adds	r3, #1
 800198e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001990:	683b      	ldr	r3, [r7, #0]
 8001992:	681a      	ldr	r2, [r3, #0]
 8001994:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001996:	fa22 f303 	lsr.w	r3, r2, r3
 800199a:	2b00      	cmp	r3, #0
 800199c:	f47f ae8e 	bne.w	80016bc <HAL_GPIO_Init+0x14>
  }
}
 80019a0:	bf00      	nop
 80019a2:	bf00      	nop
 80019a4:	372c      	adds	r7, #44	@ 0x2c
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bc80      	pop	{r7}
 80019aa:	4770      	bx	lr
 80019ac:	40010400 	.word	0x40010400

080019b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80019b0:	b480      	push	{r7}
 80019b2:	b083      	sub	sp, #12
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
 80019b8:	460b      	mov	r3, r1
 80019ba:	807b      	strh	r3, [r7, #2]
 80019bc:	4613      	mov	r3, r2
 80019be:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80019c0:	787b      	ldrb	r3, [r7, #1]
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d003      	beq.n	80019ce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80019c6:	887a      	ldrh	r2, [r7, #2]
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80019cc:	e003      	b.n	80019d6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80019ce:	887b      	ldrh	r3, [r7, #2]
 80019d0:	041a      	lsls	r2, r3, #16
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	611a      	str	r2, [r3, #16]
}
 80019d6:	bf00      	nop
 80019d8:	370c      	adds	r7, #12
 80019da:	46bd      	mov	sp, r7
 80019dc:	bc80      	pop	{r7}
 80019de:	4770      	bx	lr

080019e0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b082      	sub	sp, #8
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	4603      	mov	r3, r0
 80019e8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80019ea:	4b08      	ldr	r3, [pc, #32]	@ (8001a0c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80019ec:	695a      	ldr	r2, [r3, #20]
 80019ee:	88fb      	ldrh	r3, [r7, #6]
 80019f0:	4013      	ands	r3, r2
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d006      	beq.n	8001a04 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80019f6:	4a05      	ldr	r2, [pc, #20]	@ (8001a0c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80019f8:	88fb      	ldrh	r3, [r7, #6]
 80019fa:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80019fc:	88fb      	ldrh	r3, [r7, #6]
 80019fe:	4618      	mov	r0, r3
 8001a00:	f7fe ff98 	bl	8000934 <HAL_GPIO_EXTI_Callback>
  }
}
 8001a04:	bf00      	nop
 8001a06:	3708      	adds	r7, #8
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	bd80      	pop	{r7, pc}
 8001a0c:	40010400 	.word	0x40010400

08001a10 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b084      	sub	sp, #16
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d101      	bne.n	8001a22 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001a1e:	2301      	movs	r3, #1
 8001a20:	e12b      	b.n	8001c7a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001a28:	b2db      	uxtb	r3, r3
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d106      	bne.n	8001a3c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	2200      	movs	r2, #0
 8001a32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001a36:	6878      	ldr	r0, [r7, #4]
 8001a38:	f7fe fca8 	bl	800038c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	2224      	movs	r2, #36	@ 0x24
 8001a40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	681a      	ldr	r2, [r3, #0]
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	f022 0201 	bic.w	r2, r2, #1
 8001a52:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	681a      	ldr	r2, [r3, #0]
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001a62:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	681a      	ldr	r2, [r3, #0]
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001a72:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001a74:	f001 f896 	bl	8002ba4 <HAL_RCC_GetPCLK1Freq>
 8001a78:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	685b      	ldr	r3, [r3, #4]
 8001a7e:	4a81      	ldr	r2, [pc, #516]	@ (8001c84 <HAL_I2C_Init+0x274>)
 8001a80:	4293      	cmp	r3, r2
 8001a82:	d807      	bhi.n	8001a94 <HAL_I2C_Init+0x84>
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	4a80      	ldr	r2, [pc, #512]	@ (8001c88 <HAL_I2C_Init+0x278>)
 8001a88:	4293      	cmp	r3, r2
 8001a8a:	bf94      	ite	ls
 8001a8c:	2301      	movls	r3, #1
 8001a8e:	2300      	movhi	r3, #0
 8001a90:	b2db      	uxtb	r3, r3
 8001a92:	e006      	b.n	8001aa2 <HAL_I2C_Init+0x92>
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	4a7d      	ldr	r2, [pc, #500]	@ (8001c8c <HAL_I2C_Init+0x27c>)
 8001a98:	4293      	cmp	r3, r2
 8001a9a:	bf94      	ite	ls
 8001a9c:	2301      	movls	r3, #1
 8001a9e:	2300      	movhi	r3, #0
 8001aa0:	b2db      	uxtb	r3, r3
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d001      	beq.n	8001aaa <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001aa6:	2301      	movs	r3, #1
 8001aa8:	e0e7      	b.n	8001c7a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	4a78      	ldr	r2, [pc, #480]	@ (8001c90 <HAL_I2C_Init+0x280>)
 8001aae:	fba2 2303 	umull	r2, r3, r2, r3
 8001ab2:	0c9b      	lsrs	r3, r3, #18
 8001ab4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	685b      	ldr	r3, [r3, #4]
 8001abc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	68ba      	ldr	r2, [r7, #8]
 8001ac6:	430a      	orrs	r2, r1
 8001ac8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	6a1b      	ldr	r3, [r3, #32]
 8001ad0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	685b      	ldr	r3, [r3, #4]
 8001ad8:	4a6a      	ldr	r2, [pc, #424]	@ (8001c84 <HAL_I2C_Init+0x274>)
 8001ada:	4293      	cmp	r3, r2
 8001adc:	d802      	bhi.n	8001ae4 <HAL_I2C_Init+0xd4>
 8001ade:	68bb      	ldr	r3, [r7, #8]
 8001ae0:	3301      	adds	r3, #1
 8001ae2:	e009      	b.n	8001af8 <HAL_I2C_Init+0xe8>
 8001ae4:	68bb      	ldr	r3, [r7, #8]
 8001ae6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001aea:	fb02 f303 	mul.w	r3, r2, r3
 8001aee:	4a69      	ldr	r2, [pc, #420]	@ (8001c94 <HAL_I2C_Init+0x284>)
 8001af0:	fba2 2303 	umull	r2, r3, r2, r3
 8001af4:	099b      	lsrs	r3, r3, #6
 8001af6:	3301      	adds	r3, #1
 8001af8:	687a      	ldr	r2, [r7, #4]
 8001afa:	6812      	ldr	r2, [r2, #0]
 8001afc:	430b      	orrs	r3, r1
 8001afe:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	69db      	ldr	r3, [r3, #28]
 8001b06:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8001b0a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	685b      	ldr	r3, [r3, #4]
 8001b12:	495c      	ldr	r1, [pc, #368]	@ (8001c84 <HAL_I2C_Init+0x274>)
 8001b14:	428b      	cmp	r3, r1
 8001b16:	d819      	bhi.n	8001b4c <HAL_I2C_Init+0x13c>
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	1e59      	subs	r1, r3, #1
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	685b      	ldr	r3, [r3, #4]
 8001b20:	005b      	lsls	r3, r3, #1
 8001b22:	fbb1 f3f3 	udiv	r3, r1, r3
 8001b26:	1c59      	adds	r1, r3, #1
 8001b28:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8001b2c:	400b      	ands	r3, r1
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d00a      	beq.n	8001b48 <HAL_I2C_Init+0x138>
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	1e59      	subs	r1, r3, #1
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	685b      	ldr	r3, [r3, #4]
 8001b3a:	005b      	lsls	r3, r3, #1
 8001b3c:	fbb1 f3f3 	udiv	r3, r1, r3
 8001b40:	3301      	adds	r3, #1
 8001b42:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001b46:	e051      	b.n	8001bec <HAL_I2C_Init+0x1dc>
 8001b48:	2304      	movs	r3, #4
 8001b4a:	e04f      	b.n	8001bec <HAL_I2C_Init+0x1dc>
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	689b      	ldr	r3, [r3, #8]
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d111      	bne.n	8001b78 <HAL_I2C_Init+0x168>
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	1e58      	subs	r0, r3, #1
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	6859      	ldr	r1, [r3, #4]
 8001b5c:	460b      	mov	r3, r1
 8001b5e:	005b      	lsls	r3, r3, #1
 8001b60:	440b      	add	r3, r1
 8001b62:	fbb0 f3f3 	udiv	r3, r0, r3
 8001b66:	3301      	adds	r3, #1
 8001b68:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	bf0c      	ite	eq
 8001b70:	2301      	moveq	r3, #1
 8001b72:	2300      	movne	r3, #0
 8001b74:	b2db      	uxtb	r3, r3
 8001b76:	e012      	b.n	8001b9e <HAL_I2C_Init+0x18e>
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	1e58      	subs	r0, r3, #1
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	6859      	ldr	r1, [r3, #4]
 8001b80:	460b      	mov	r3, r1
 8001b82:	009b      	lsls	r3, r3, #2
 8001b84:	440b      	add	r3, r1
 8001b86:	0099      	lsls	r1, r3, #2
 8001b88:	440b      	add	r3, r1
 8001b8a:	fbb0 f3f3 	udiv	r3, r0, r3
 8001b8e:	3301      	adds	r3, #1
 8001b90:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	bf0c      	ite	eq
 8001b98:	2301      	moveq	r3, #1
 8001b9a:	2300      	movne	r3, #0
 8001b9c:	b2db      	uxtb	r3, r3
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d001      	beq.n	8001ba6 <HAL_I2C_Init+0x196>
 8001ba2:	2301      	movs	r3, #1
 8001ba4:	e022      	b.n	8001bec <HAL_I2C_Init+0x1dc>
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	689b      	ldr	r3, [r3, #8]
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d10e      	bne.n	8001bcc <HAL_I2C_Init+0x1bc>
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	1e58      	subs	r0, r3, #1
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	6859      	ldr	r1, [r3, #4]
 8001bb6:	460b      	mov	r3, r1
 8001bb8:	005b      	lsls	r3, r3, #1
 8001bba:	440b      	add	r3, r1
 8001bbc:	fbb0 f3f3 	udiv	r3, r0, r3
 8001bc0:	3301      	adds	r3, #1
 8001bc2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001bc6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001bca:	e00f      	b.n	8001bec <HAL_I2C_Init+0x1dc>
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	1e58      	subs	r0, r3, #1
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	6859      	ldr	r1, [r3, #4]
 8001bd4:	460b      	mov	r3, r1
 8001bd6:	009b      	lsls	r3, r3, #2
 8001bd8:	440b      	add	r3, r1
 8001bda:	0099      	lsls	r1, r3, #2
 8001bdc:	440b      	add	r3, r1
 8001bde:	fbb0 f3f3 	udiv	r3, r0, r3
 8001be2:	3301      	adds	r3, #1
 8001be4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001be8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001bec:	6879      	ldr	r1, [r7, #4]
 8001bee:	6809      	ldr	r1, [r1, #0]
 8001bf0:	4313      	orrs	r3, r2
 8001bf2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	69da      	ldr	r2, [r3, #28]
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	6a1b      	ldr	r3, [r3, #32]
 8001c06:	431a      	orrs	r2, r3
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	430a      	orrs	r2, r1
 8001c0e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	689b      	ldr	r3, [r3, #8]
 8001c16:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8001c1a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8001c1e:	687a      	ldr	r2, [r7, #4]
 8001c20:	6911      	ldr	r1, [r2, #16]
 8001c22:	687a      	ldr	r2, [r7, #4]
 8001c24:	68d2      	ldr	r2, [r2, #12]
 8001c26:	4311      	orrs	r1, r2
 8001c28:	687a      	ldr	r2, [r7, #4]
 8001c2a:	6812      	ldr	r2, [r2, #0]
 8001c2c:	430b      	orrs	r3, r1
 8001c2e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	68db      	ldr	r3, [r3, #12]
 8001c36:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	695a      	ldr	r2, [r3, #20]
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	699b      	ldr	r3, [r3, #24]
 8001c42:	431a      	orrs	r2, r3
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	430a      	orrs	r2, r1
 8001c4a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	681a      	ldr	r2, [r3, #0]
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	f042 0201 	orr.w	r2, r2, #1
 8001c5a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	2200      	movs	r2, #0
 8001c60:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	2220      	movs	r2, #32
 8001c66:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	2200      	movs	r2, #0
 8001c74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8001c78:	2300      	movs	r3, #0
}
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	3710      	adds	r7, #16
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bd80      	pop	{r7, pc}
 8001c82:	bf00      	nop
 8001c84:	000186a0 	.word	0x000186a0
 8001c88:	001e847f 	.word	0x001e847f
 8001c8c:	003d08ff 	.word	0x003d08ff
 8001c90:	431bde83 	.word	0x431bde83
 8001c94:	10624dd3 	.word	0x10624dd3

08001c98 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b088      	sub	sp, #32
 8001c9c:	af02      	add	r7, sp, #8
 8001c9e:	60f8      	str	r0, [r7, #12]
 8001ca0:	4608      	mov	r0, r1
 8001ca2:	4611      	mov	r1, r2
 8001ca4:	461a      	mov	r2, r3
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	817b      	strh	r3, [r7, #10]
 8001caa:	460b      	mov	r3, r1
 8001cac:	813b      	strh	r3, [r7, #8]
 8001cae:	4613      	mov	r3, r2
 8001cb0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001cb2:	f7ff f91b 	bl	8000eec <HAL_GetTick>
 8001cb6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001cbe:	b2db      	uxtb	r3, r3
 8001cc0:	2b20      	cmp	r3, #32
 8001cc2:	f040 80d9 	bne.w	8001e78 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001cc6:	697b      	ldr	r3, [r7, #20]
 8001cc8:	9300      	str	r3, [sp, #0]
 8001cca:	2319      	movs	r3, #25
 8001ccc:	2201      	movs	r2, #1
 8001cce:	496d      	ldr	r1, [pc, #436]	@ (8001e84 <HAL_I2C_Mem_Write+0x1ec>)
 8001cd0:	68f8      	ldr	r0, [r7, #12]
 8001cd2:	f000 f971 	bl	8001fb8 <I2C_WaitOnFlagUntilTimeout>
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d001      	beq.n	8001ce0 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8001cdc:	2302      	movs	r3, #2
 8001cde:	e0cc      	b.n	8001e7a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001ce6:	2b01      	cmp	r3, #1
 8001ce8:	d101      	bne.n	8001cee <HAL_I2C_Mem_Write+0x56>
 8001cea:	2302      	movs	r3, #2
 8001cec:	e0c5      	b.n	8001e7a <HAL_I2C_Mem_Write+0x1e2>
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	2201      	movs	r2, #1
 8001cf2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	f003 0301 	and.w	r3, r3, #1
 8001d00:	2b01      	cmp	r3, #1
 8001d02:	d007      	beq.n	8001d14 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	681a      	ldr	r2, [r3, #0]
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	f042 0201 	orr.w	r2, r2, #1
 8001d12:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	681a      	ldr	r2, [r3, #0]
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001d22:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	2221      	movs	r2, #33	@ 0x21
 8001d28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	2240      	movs	r2, #64	@ 0x40
 8001d30:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	2200      	movs	r2, #0
 8001d38:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	6a3a      	ldr	r2, [r7, #32]
 8001d3e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001d44:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d4a:	b29a      	uxth	r2, r3
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	4a4d      	ldr	r2, [pc, #308]	@ (8001e88 <HAL_I2C_Mem_Write+0x1f0>)
 8001d54:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001d56:	88f8      	ldrh	r0, [r7, #6]
 8001d58:	893a      	ldrh	r2, [r7, #8]
 8001d5a:	8979      	ldrh	r1, [r7, #10]
 8001d5c:	697b      	ldr	r3, [r7, #20]
 8001d5e:	9301      	str	r3, [sp, #4]
 8001d60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d62:	9300      	str	r3, [sp, #0]
 8001d64:	4603      	mov	r3, r0
 8001d66:	68f8      	ldr	r0, [r7, #12]
 8001d68:	f000 f890 	bl	8001e8c <I2C_RequestMemoryWrite>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d052      	beq.n	8001e18 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8001d72:	2301      	movs	r3, #1
 8001d74:	e081      	b.n	8001e7a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001d76:	697a      	ldr	r2, [r7, #20]
 8001d78:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001d7a:	68f8      	ldr	r0, [r7, #12]
 8001d7c:	f000 fa36 	bl	80021ec <I2C_WaitOnTXEFlagUntilTimeout>
 8001d80:	4603      	mov	r3, r0
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d00d      	beq.n	8001da2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d8a:	2b04      	cmp	r3, #4
 8001d8c:	d107      	bne.n	8001d9e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	681a      	ldr	r2, [r3, #0]
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001d9c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001d9e:	2301      	movs	r3, #1
 8001da0:	e06b      	b.n	8001e7a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001da6:	781a      	ldrb	r2, [r3, #0]
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001db2:	1c5a      	adds	r2, r3, #1
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001dbc:	3b01      	subs	r3, #1
 8001dbe:	b29a      	uxth	r2, r3
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001dc8:	b29b      	uxth	r3, r3
 8001dca:	3b01      	subs	r3, #1
 8001dcc:	b29a      	uxth	r2, r3
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	695b      	ldr	r3, [r3, #20]
 8001dd8:	f003 0304 	and.w	r3, r3, #4
 8001ddc:	2b04      	cmp	r3, #4
 8001dde:	d11b      	bne.n	8001e18 <HAL_I2C_Mem_Write+0x180>
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d017      	beq.n	8001e18 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dec:	781a      	ldrb	r2, [r3, #0]
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001df8:	1c5a      	adds	r2, r3, #1
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e02:	3b01      	subs	r3, #1
 8001e04:	b29a      	uxth	r2, r3
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e0e:	b29b      	uxth	r3, r3
 8001e10:	3b01      	subs	r3, #1
 8001e12:	b29a      	uxth	r2, r3
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d1aa      	bne.n	8001d76 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001e20:	697a      	ldr	r2, [r7, #20]
 8001e22:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001e24:	68f8      	ldr	r0, [r7, #12]
 8001e26:	f000 fa29 	bl	800227c <I2C_WaitOnBTFFlagUntilTimeout>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d00d      	beq.n	8001e4c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e34:	2b04      	cmp	r3, #4
 8001e36:	d107      	bne.n	8001e48 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	681a      	ldr	r2, [r3, #0]
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001e46:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8001e48:	2301      	movs	r3, #1
 8001e4a:	e016      	b.n	8001e7a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	681a      	ldr	r2, [r3, #0]
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001e5a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	2220      	movs	r2, #32
 8001e60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	2200      	movs	r2, #0
 8001e68:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	2200      	movs	r2, #0
 8001e70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8001e74:	2300      	movs	r3, #0
 8001e76:	e000      	b.n	8001e7a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8001e78:	2302      	movs	r3, #2
  }
}
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	3718      	adds	r7, #24
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bd80      	pop	{r7, pc}
 8001e82:	bf00      	nop
 8001e84:	00100002 	.word	0x00100002
 8001e88:	ffff0000 	.word	0xffff0000

08001e8c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b088      	sub	sp, #32
 8001e90:	af02      	add	r7, sp, #8
 8001e92:	60f8      	str	r0, [r7, #12]
 8001e94:	4608      	mov	r0, r1
 8001e96:	4611      	mov	r1, r2
 8001e98:	461a      	mov	r2, r3
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	817b      	strh	r3, [r7, #10]
 8001e9e:	460b      	mov	r3, r1
 8001ea0:	813b      	strh	r3, [r7, #8]
 8001ea2:	4613      	mov	r3, r2
 8001ea4:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	681a      	ldr	r2, [r3, #0]
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001eb4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001eb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001eb8:	9300      	str	r3, [sp, #0]
 8001eba:	6a3b      	ldr	r3, [r7, #32]
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8001ec2:	68f8      	ldr	r0, [r7, #12]
 8001ec4:	f000 f878 	bl	8001fb8 <I2C_WaitOnFlagUntilTimeout>
 8001ec8:	4603      	mov	r3, r0
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d00d      	beq.n	8001eea <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ed8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001edc:	d103      	bne.n	8001ee6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001ee4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8001ee6:	2303      	movs	r3, #3
 8001ee8:	e05f      	b.n	8001faa <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001eea:	897b      	ldrh	r3, [r7, #10]
 8001eec:	b2db      	uxtb	r3, r3
 8001eee:	461a      	mov	r2, r3
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8001ef8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001efa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001efc:	6a3a      	ldr	r2, [r7, #32]
 8001efe:	492d      	ldr	r1, [pc, #180]	@ (8001fb4 <I2C_RequestMemoryWrite+0x128>)
 8001f00:	68f8      	ldr	r0, [r7, #12]
 8001f02:	f000 f8d3 	bl	80020ac <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001f06:	4603      	mov	r3, r0
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d001      	beq.n	8001f10 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8001f0c:	2301      	movs	r3, #1
 8001f0e:	e04c      	b.n	8001faa <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001f10:	2300      	movs	r3, #0
 8001f12:	617b      	str	r3, [r7, #20]
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	695b      	ldr	r3, [r3, #20]
 8001f1a:	617b      	str	r3, [r7, #20]
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	699b      	ldr	r3, [r3, #24]
 8001f22:	617b      	str	r3, [r7, #20]
 8001f24:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001f26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f28:	6a39      	ldr	r1, [r7, #32]
 8001f2a:	68f8      	ldr	r0, [r7, #12]
 8001f2c:	f000 f95e 	bl	80021ec <I2C_WaitOnTXEFlagUntilTimeout>
 8001f30:	4603      	mov	r3, r0
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d00d      	beq.n	8001f52 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f3a:	2b04      	cmp	r3, #4
 8001f3c:	d107      	bne.n	8001f4e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	681a      	ldr	r2, [r3, #0]
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001f4c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8001f4e:	2301      	movs	r3, #1
 8001f50:	e02b      	b.n	8001faa <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001f52:	88fb      	ldrh	r3, [r7, #6]
 8001f54:	2b01      	cmp	r3, #1
 8001f56:	d105      	bne.n	8001f64 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8001f58:	893b      	ldrh	r3, [r7, #8]
 8001f5a:	b2da      	uxtb	r2, r3
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	611a      	str	r2, [r3, #16]
 8001f62:	e021      	b.n	8001fa8 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8001f64:	893b      	ldrh	r3, [r7, #8]
 8001f66:	0a1b      	lsrs	r3, r3, #8
 8001f68:	b29b      	uxth	r3, r3
 8001f6a:	b2da      	uxtb	r2, r3
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001f72:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f74:	6a39      	ldr	r1, [r7, #32]
 8001f76:	68f8      	ldr	r0, [r7, #12]
 8001f78:	f000 f938 	bl	80021ec <I2C_WaitOnTXEFlagUntilTimeout>
 8001f7c:	4603      	mov	r3, r0
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d00d      	beq.n	8001f9e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f86:	2b04      	cmp	r3, #4
 8001f88:	d107      	bne.n	8001f9a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	681a      	ldr	r2, [r3, #0]
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001f98:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8001f9a:	2301      	movs	r3, #1
 8001f9c:	e005      	b.n	8001faa <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8001f9e:	893b      	ldrh	r3, [r7, #8]
 8001fa0:	b2da      	uxtb	r2, r3
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8001fa8:	2300      	movs	r3, #0
}
 8001faa:	4618      	mov	r0, r3
 8001fac:	3718      	adds	r7, #24
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	bd80      	pop	{r7, pc}
 8001fb2:	bf00      	nop
 8001fb4:	00010002 	.word	0x00010002

08001fb8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b084      	sub	sp, #16
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	60f8      	str	r0, [r7, #12]
 8001fc0:	60b9      	str	r1, [r7, #8]
 8001fc2:	603b      	str	r3, [r7, #0]
 8001fc4:	4613      	mov	r3, r2
 8001fc6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001fc8:	e048      	b.n	800205c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001fca:	683b      	ldr	r3, [r7, #0]
 8001fcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fd0:	d044      	beq.n	800205c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001fd2:	f7fe ff8b 	bl	8000eec <HAL_GetTick>
 8001fd6:	4602      	mov	r2, r0
 8001fd8:	69bb      	ldr	r3, [r7, #24]
 8001fda:	1ad3      	subs	r3, r2, r3
 8001fdc:	683a      	ldr	r2, [r7, #0]
 8001fde:	429a      	cmp	r2, r3
 8001fe0:	d302      	bcc.n	8001fe8 <I2C_WaitOnFlagUntilTimeout+0x30>
 8001fe2:	683b      	ldr	r3, [r7, #0]
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d139      	bne.n	800205c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8001fe8:	68bb      	ldr	r3, [r7, #8]
 8001fea:	0c1b      	lsrs	r3, r3, #16
 8001fec:	b2db      	uxtb	r3, r3
 8001fee:	2b01      	cmp	r3, #1
 8001ff0:	d10d      	bne.n	800200e <I2C_WaitOnFlagUntilTimeout+0x56>
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	695b      	ldr	r3, [r3, #20]
 8001ff8:	43da      	mvns	r2, r3
 8001ffa:	68bb      	ldr	r3, [r7, #8]
 8001ffc:	4013      	ands	r3, r2
 8001ffe:	b29b      	uxth	r3, r3
 8002000:	2b00      	cmp	r3, #0
 8002002:	bf0c      	ite	eq
 8002004:	2301      	moveq	r3, #1
 8002006:	2300      	movne	r3, #0
 8002008:	b2db      	uxtb	r3, r3
 800200a:	461a      	mov	r2, r3
 800200c:	e00c      	b.n	8002028 <I2C_WaitOnFlagUntilTimeout+0x70>
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	699b      	ldr	r3, [r3, #24]
 8002014:	43da      	mvns	r2, r3
 8002016:	68bb      	ldr	r3, [r7, #8]
 8002018:	4013      	ands	r3, r2
 800201a:	b29b      	uxth	r3, r3
 800201c:	2b00      	cmp	r3, #0
 800201e:	bf0c      	ite	eq
 8002020:	2301      	moveq	r3, #1
 8002022:	2300      	movne	r3, #0
 8002024:	b2db      	uxtb	r3, r3
 8002026:	461a      	mov	r2, r3
 8002028:	79fb      	ldrb	r3, [r7, #7]
 800202a:	429a      	cmp	r2, r3
 800202c:	d116      	bne.n	800205c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	2200      	movs	r2, #0
 8002032:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	2220      	movs	r2, #32
 8002038:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	2200      	movs	r2, #0
 8002040:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002048:	f043 0220 	orr.w	r2, r3, #32
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	2200      	movs	r2, #0
 8002054:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002058:	2301      	movs	r3, #1
 800205a:	e023      	b.n	80020a4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800205c:	68bb      	ldr	r3, [r7, #8]
 800205e:	0c1b      	lsrs	r3, r3, #16
 8002060:	b2db      	uxtb	r3, r3
 8002062:	2b01      	cmp	r3, #1
 8002064:	d10d      	bne.n	8002082 <I2C_WaitOnFlagUntilTimeout+0xca>
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	695b      	ldr	r3, [r3, #20]
 800206c:	43da      	mvns	r2, r3
 800206e:	68bb      	ldr	r3, [r7, #8]
 8002070:	4013      	ands	r3, r2
 8002072:	b29b      	uxth	r3, r3
 8002074:	2b00      	cmp	r3, #0
 8002076:	bf0c      	ite	eq
 8002078:	2301      	moveq	r3, #1
 800207a:	2300      	movne	r3, #0
 800207c:	b2db      	uxtb	r3, r3
 800207e:	461a      	mov	r2, r3
 8002080:	e00c      	b.n	800209c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	699b      	ldr	r3, [r3, #24]
 8002088:	43da      	mvns	r2, r3
 800208a:	68bb      	ldr	r3, [r7, #8]
 800208c:	4013      	ands	r3, r2
 800208e:	b29b      	uxth	r3, r3
 8002090:	2b00      	cmp	r3, #0
 8002092:	bf0c      	ite	eq
 8002094:	2301      	moveq	r3, #1
 8002096:	2300      	movne	r3, #0
 8002098:	b2db      	uxtb	r3, r3
 800209a:	461a      	mov	r2, r3
 800209c:	79fb      	ldrb	r3, [r7, #7]
 800209e:	429a      	cmp	r2, r3
 80020a0:	d093      	beq.n	8001fca <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80020a2:	2300      	movs	r3, #0
}
 80020a4:	4618      	mov	r0, r3
 80020a6:	3710      	adds	r7, #16
 80020a8:	46bd      	mov	sp, r7
 80020aa:	bd80      	pop	{r7, pc}

080020ac <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b084      	sub	sp, #16
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	60f8      	str	r0, [r7, #12]
 80020b4:	60b9      	str	r1, [r7, #8]
 80020b6:	607a      	str	r2, [r7, #4]
 80020b8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80020ba:	e071      	b.n	80021a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	695b      	ldr	r3, [r3, #20]
 80020c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80020c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80020ca:	d123      	bne.n	8002114 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	681a      	ldr	r2, [r3, #0]
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80020da:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80020e4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	2200      	movs	r2, #0
 80020ea:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	2220      	movs	r2, #32
 80020f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	2200      	movs	r2, #0
 80020f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002100:	f043 0204 	orr.w	r2, r3, #4
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	2200      	movs	r2, #0
 800210c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002110:	2301      	movs	r3, #1
 8002112:	e067      	b.n	80021e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	f1b3 3fff 	cmp.w	r3, #4294967295
 800211a:	d041      	beq.n	80021a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800211c:	f7fe fee6 	bl	8000eec <HAL_GetTick>
 8002120:	4602      	mov	r2, r0
 8002122:	683b      	ldr	r3, [r7, #0]
 8002124:	1ad3      	subs	r3, r2, r3
 8002126:	687a      	ldr	r2, [r7, #4]
 8002128:	429a      	cmp	r2, r3
 800212a:	d302      	bcc.n	8002132 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	2b00      	cmp	r3, #0
 8002130:	d136      	bne.n	80021a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002132:	68bb      	ldr	r3, [r7, #8]
 8002134:	0c1b      	lsrs	r3, r3, #16
 8002136:	b2db      	uxtb	r3, r3
 8002138:	2b01      	cmp	r3, #1
 800213a:	d10c      	bne.n	8002156 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	695b      	ldr	r3, [r3, #20]
 8002142:	43da      	mvns	r2, r3
 8002144:	68bb      	ldr	r3, [r7, #8]
 8002146:	4013      	ands	r3, r2
 8002148:	b29b      	uxth	r3, r3
 800214a:	2b00      	cmp	r3, #0
 800214c:	bf14      	ite	ne
 800214e:	2301      	movne	r3, #1
 8002150:	2300      	moveq	r3, #0
 8002152:	b2db      	uxtb	r3, r3
 8002154:	e00b      	b.n	800216e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	699b      	ldr	r3, [r3, #24]
 800215c:	43da      	mvns	r2, r3
 800215e:	68bb      	ldr	r3, [r7, #8]
 8002160:	4013      	ands	r3, r2
 8002162:	b29b      	uxth	r3, r3
 8002164:	2b00      	cmp	r3, #0
 8002166:	bf14      	ite	ne
 8002168:	2301      	movne	r3, #1
 800216a:	2300      	moveq	r3, #0
 800216c:	b2db      	uxtb	r3, r3
 800216e:	2b00      	cmp	r3, #0
 8002170:	d016      	beq.n	80021a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	2200      	movs	r2, #0
 8002176:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	2220      	movs	r2, #32
 800217c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	2200      	movs	r2, #0
 8002184:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800218c:	f043 0220 	orr.w	r2, r3, #32
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	2200      	movs	r2, #0
 8002198:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800219c:	2301      	movs	r3, #1
 800219e:	e021      	b.n	80021e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80021a0:	68bb      	ldr	r3, [r7, #8]
 80021a2:	0c1b      	lsrs	r3, r3, #16
 80021a4:	b2db      	uxtb	r3, r3
 80021a6:	2b01      	cmp	r3, #1
 80021a8:	d10c      	bne.n	80021c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	695b      	ldr	r3, [r3, #20]
 80021b0:	43da      	mvns	r2, r3
 80021b2:	68bb      	ldr	r3, [r7, #8]
 80021b4:	4013      	ands	r3, r2
 80021b6:	b29b      	uxth	r3, r3
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	bf14      	ite	ne
 80021bc:	2301      	movne	r3, #1
 80021be:	2300      	moveq	r3, #0
 80021c0:	b2db      	uxtb	r3, r3
 80021c2:	e00b      	b.n	80021dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	699b      	ldr	r3, [r3, #24]
 80021ca:	43da      	mvns	r2, r3
 80021cc:	68bb      	ldr	r3, [r7, #8]
 80021ce:	4013      	ands	r3, r2
 80021d0:	b29b      	uxth	r3, r3
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	bf14      	ite	ne
 80021d6:	2301      	movne	r3, #1
 80021d8:	2300      	moveq	r3, #0
 80021da:	b2db      	uxtb	r3, r3
 80021dc:	2b00      	cmp	r3, #0
 80021de:	f47f af6d 	bne.w	80020bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80021e2:	2300      	movs	r3, #0
}
 80021e4:	4618      	mov	r0, r3
 80021e6:	3710      	adds	r7, #16
 80021e8:	46bd      	mov	sp, r7
 80021ea:	bd80      	pop	{r7, pc}

080021ec <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b084      	sub	sp, #16
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	60f8      	str	r0, [r7, #12]
 80021f4:	60b9      	str	r1, [r7, #8]
 80021f6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80021f8:	e034      	b.n	8002264 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80021fa:	68f8      	ldr	r0, [r7, #12]
 80021fc:	f000 f886 	bl	800230c <I2C_IsAcknowledgeFailed>
 8002200:	4603      	mov	r3, r0
 8002202:	2b00      	cmp	r3, #0
 8002204:	d001      	beq.n	800220a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002206:	2301      	movs	r3, #1
 8002208:	e034      	b.n	8002274 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800220a:	68bb      	ldr	r3, [r7, #8]
 800220c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002210:	d028      	beq.n	8002264 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002212:	f7fe fe6b 	bl	8000eec <HAL_GetTick>
 8002216:	4602      	mov	r2, r0
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	1ad3      	subs	r3, r2, r3
 800221c:	68ba      	ldr	r2, [r7, #8]
 800221e:	429a      	cmp	r2, r3
 8002220:	d302      	bcc.n	8002228 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002222:	68bb      	ldr	r3, [r7, #8]
 8002224:	2b00      	cmp	r3, #0
 8002226:	d11d      	bne.n	8002264 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	695b      	ldr	r3, [r3, #20]
 800222e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002232:	2b80      	cmp	r3, #128	@ 0x80
 8002234:	d016      	beq.n	8002264 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	2200      	movs	r2, #0
 800223a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	2220      	movs	r2, #32
 8002240:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	2200      	movs	r2, #0
 8002248:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002250:	f043 0220 	orr.w	r2, r3, #32
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	2200      	movs	r2, #0
 800225c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002260:	2301      	movs	r3, #1
 8002262:	e007      	b.n	8002274 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	695b      	ldr	r3, [r3, #20]
 800226a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800226e:	2b80      	cmp	r3, #128	@ 0x80
 8002270:	d1c3      	bne.n	80021fa <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002272:	2300      	movs	r3, #0
}
 8002274:	4618      	mov	r0, r3
 8002276:	3710      	adds	r7, #16
 8002278:	46bd      	mov	sp, r7
 800227a:	bd80      	pop	{r7, pc}

0800227c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b084      	sub	sp, #16
 8002280:	af00      	add	r7, sp, #0
 8002282:	60f8      	str	r0, [r7, #12]
 8002284:	60b9      	str	r1, [r7, #8]
 8002286:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002288:	e034      	b.n	80022f4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800228a:	68f8      	ldr	r0, [r7, #12]
 800228c:	f000 f83e 	bl	800230c <I2C_IsAcknowledgeFailed>
 8002290:	4603      	mov	r3, r0
 8002292:	2b00      	cmp	r3, #0
 8002294:	d001      	beq.n	800229a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002296:	2301      	movs	r3, #1
 8002298:	e034      	b.n	8002304 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800229a:	68bb      	ldr	r3, [r7, #8]
 800229c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022a0:	d028      	beq.n	80022f4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80022a2:	f7fe fe23 	bl	8000eec <HAL_GetTick>
 80022a6:	4602      	mov	r2, r0
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	1ad3      	subs	r3, r2, r3
 80022ac:	68ba      	ldr	r2, [r7, #8]
 80022ae:	429a      	cmp	r2, r3
 80022b0:	d302      	bcc.n	80022b8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80022b2:	68bb      	ldr	r3, [r7, #8]
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d11d      	bne.n	80022f4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	695b      	ldr	r3, [r3, #20]
 80022be:	f003 0304 	and.w	r3, r3, #4
 80022c2:	2b04      	cmp	r3, #4
 80022c4:	d016      	beq.n	80022f4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	2200      	movs	r2, #0
 80022ca:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	2220      	movs	r2, #32
 80022d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	2200      	movs	r2, #0
 80022d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022e0:	f043 0220 	orr.w	r2, r3, #32
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	2200      	movs	r2, #0
 80022ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80022f0:	2301      	movs	r3, #1
 80022f2:	e007      	b.n	8002304 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	695b      	ldr	r3, [r3, #20]
 80022fa:	f003 0304 	and.w	r3, r3, #4
 80022fe:	2b04      	cmp	r3, #4
 8002300:	d1c3      	bne.n	800228a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002302:	2300      	movs	r3, #0
}
 8002304:	4618      	mov	r0, r3
 8002306:	3710      	adds	r7, #16
 8002308:	46bd      	mov	sp, r7
 800230a:	bd80      	pop	{r7, pc}

0800230c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800230c:	b480      	push	{r7}
 800230e:	b083      	sub	sp, #12
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	695b      	ldr	r3, [r3, #20]
 800231a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800231e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002322:	d11b      	bne.n	800235c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800232c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	2200      	movs	r2, #0
 8002332:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	2220      	movs	r2, #32
 8002338:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	2200      	movs	r2, #0
 8002340:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002348:	f043 0204 	orr.w	r2, r3, #4
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	2200      	movs	r2, #0
 8002354:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002358:	2301      	movs	r3, #1
 800235a:	e000      	b.n	800235e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800235c:	2300      	movs	r3, #0
}
 800235e:	4618      	mov	r0, r3
 8002360:	370c      	adds	r7, #12
 8002362:	46bd      	mov	sp, r7
 8002364:	bc80      	pop	{r7}
 8002366:	4770      	bx	lr

08002368 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b084      	sub	sp, #16
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	2b00      	cmp	r3, #0
 8002374:	d101      	bne.n	800237a <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8002376:	2301      	movs	r3, #1
 8002378:	e036      	b.n	80023e8 <HAL_IWDG_Init+0x80>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 8002382:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f245 5255 	movw	r2, #21845	@ 0x5555
 800238c:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	687a      	ldr	r2, [r7, #4]
 8002394:	6852      	ldr	r2, [r2, #4]
 8002396:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	687a      	ldr	r2, [r7, #4]
 800239e:	6892      	ldr	r2, [r2, #8]
 80023a0:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 80023a2:	f7fe fda3 	bl	8000eec <HAL_GetTick>
 80023a6:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80023a8:	e011      	b.n	80023ce <HAL_IWDG_Init+0x66>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 80023aa:	f7fe fd9f 	bl	8000eec <HAL_GetTick>
 80023ae:	4602      	mov	r2, r0
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	1ad3      	subs	r3, r2, r3
 80023b4:	f241 323c 	movw	r2, #4924	@ 0x133c
 80023b8:	4293      	cmp	r3, r2
 80023ba:	d908      	bls.n	80023ce <HAL_IWDG_Init+0x66>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	68db      	ldr	r3, [r3, #12]
 80023c2:	f003 0303 	and.w	r3, r3, #3
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d001      	beq.n	80023ce <HAL_IWDG_Init+0x66>
      {
        return HAL_TIMEOUT;
 80023ca:	2303      	movs	r3, #3
 80023cc:	e00c      	b.n	80023e8 <HAL_IWDG_Init+0x80>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	68db      	ldr	r3, [r3, #12]
 80023d4:	f003 0303 	and.w	r3, r3, #3
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d1e6      	bne.n	80023aa <HAL_IWDG_Init+0x42>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 80023e4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80023e6:	2300      	movs	r3, #0
}
 80023e8:	4618      	mov	r0, r3
 80023ea:	3710      	adds	r7, #16
 80023ec:	46bd      	mov	sp, r7
 80023ee:	bd80      	pop	{r7, pc}

080023f0 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 80023f0:	b480      	push	{r7}
 80023f2:	b083      	sub	sp, #12
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8002400:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8002402:	2300      	movs	r3, #0
}
 8002404:	4618      	mov	r0, r3
 8002406:	370c      	adds	r7, #12
 8002408:	46bd      	mov	sp, r7
 800240a:	bc80      	pop	{r7}
 800240c:	4770      	bx	lr
	...

08002410 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	b086      	sub	sp, #24
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	2b00      	cmp	r3, #0
 800241c:	d101      	bne.n	8002422 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800241e:	2301      	movs	r3, #1
 8002420:	e272      	b.n	8002908 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f003 0301 	and.w	r3, r3, #1
 800242a:	2b00      	cmp	r3, #0
 800242c:	f000 8087 	beq.w	800253e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002430:	4b92      	ldr	r3, [pc, #584]	@ (800267c <HAL_RCC_OscConfig+0x26c>)
 8002432:	685b      	ldr	r3, [r3, #4]
 8002434:	f003 030c 	and.w	r3, r3, #12
 8002438:	2b04      	cmp	r3, #4
 800243a:	d00c      	beq.n	8002456 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800243c:	4b8f      	ldr	r3, [pc, #572]	@ (800267c <HAL_RCC_OscConfig+0x26c>)
 800243e:	685b      	ldr	r3, [r3, #4]
 8002440:	f003 030c 	and.w	r3, r3, #12
 8002444:	2b08      	cmp	r3, #8
 8002446:	d112      	bne.n	800246e <HAL_RCC_OscConfig+0x5e>
 8002448:	4b8c      	ldr	r3, [pc, #560]	@ (800267c <HAL_RCC_OscConfig+0x26c>)
 800244a:	685b      	ldr	r3, [r3, #4]
 800244c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002450:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002454:	d10b      	bne.n	800246e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002456:	4b89      	ldr	r3, [pc, #548]	@ (800267c <HAL_RCC_OscConfig+0x26c>)
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800245e:	2b00      	cmp	r3, #0
 8002460:	d06c      	beq.n	800253c <HAL_RCC_OscConfig+0x12c>
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	2b00      	cmp	r3, #0
 8002468:	d168      	bne.n	800253c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800246a:	2301      	movs	r3, #1
 800246c:	e24c      	b.n	8002908 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	685b      	ldr	r3, [r3, #4]
 8002472:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002476:	d106      	bne.n	8002486 <HAL_RCC_OscConfig+0x76>
 8002478:	4b80      	ldr	r3, [pc, #512]	@ (800267c <HAL_RCC_OscConfig+0x26c>)
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	4a7f      	ldr	r2, [pc, #508]	@ (800267c <HAL_RCC_OscConfig+0x26c>)
 800247e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002482:	6013      	str	r3, [r2, #0]
 8002484:	e02e      	b.n	80024e4 <HAL_RCC_OscConfig+0xd4>
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	685b      	ldr	r3, [r3, #4]
 800248a:	2b00      	cmp	r3, #0
 800248c:	d10c      	bne.n	80024a8 <HAL_RCC_OscConfig+0x98>
 800248e:	4b7b      	ldr	r3, [pc, #492]	@ (800267c <HAL_RCC_OscConfig+0x26c>)
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	4a7a      	ldr	r2, [pc, #488]	@ (800267c <HAL_RCC_OscConfig+0x26c>)
 8002494:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002498:	6013      	str	r3, [r2, #0]
 800249a:	4b78      	ldr	r3, [pc, #480]	@ (800267c <HAL_RCC_OscConfig+0x26c>)
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	4a77      	ldr	r2, [pc, #476]	@ (800267c <HAL_RCC_OscConfig+0x26c>)
 80024a0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80024a4:	6013      	str	r3, [r2, #0]
 80024a6:	e01d      	b.n	80024e4 <HAL_RCC_OscConfig+0xd4>
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	685b      	ldr	r3, [r3, #4]
 80024ac:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80024b0:	d10c      	bne.n	80024cc <HAL_RCC_OscConfig+0xbc>
 80024b2:	4b72      	ldr	r3, [pc, #456]	@ (800267c <HAL_RCC_OscConfig+0x26c>)
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	4a71      	ldr	r2, [pc, #452]	@ (800267c <HAL_RCC_OscConfig+0x26c>)
 80024b8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80024bc:	6013      	str	r3, [r2, #0]
 80024be:	4b6f      	ldr	r3, [pc, #444]	@ (800267c <HAL_RCC_OscConfig+0x26c>)
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	4a6e      	ldr	r2, [pc, #440]	@ (800267c <HAL_RCC_OscConfig+0x26c>)
 80024c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80024c8:	6013      	str	r3, [r2, #0]
 80024ca:	e00b      	b.n	80024e4 <HAL_RCC_OscConfig+0xd4>
 80024cc:	4b6b      	ldr	r3, [pc, #428]	@ (800267c <HAL_RCC_OscConfig+0x26c>)
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	4a6a      	ldr	r2, [pc, #424]	@ (800267c <HAL_RCC_OscConfig+0x26c>)
 80024d2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80024d6:	6013      	str	r3, [r2, #0]
 80024d8:	4b68      	ldr	r3, [pc, #416]	@ (800267c <HAL_RCC_OscConfig+0x26c>)
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	4a67      	ldr	r2, [pc, #412]	@ (800267c <HAL_RCC_OscConfig+0x26c>)
 80024de:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80024e2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	685b      	ldr	r3, [r3, #4]
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d013      	beq.n	8002514 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024ec:	f7fe fcfe 	bl	8000eec <HAL_GetTick>
 80024f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024f2:	e008      	b.n	8002506 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80024f4:	f7fe fcfa 	bl	8000eec <HAL_GetTick>
 80024f8:	4602      	mov	r2, r0
 80024fa:	693b      	ldr	r3, [r7, #16]
 80024fc:	1ad3      	subs	r3, r2, r3
 80024fe:	2b64      	cmp	r3, #100	@ 0x64
 8002500:	d901      	bls.n	8002506 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002502:	2303      	movs	r3, #3
 8002504:	e200      	b.n	8002908 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002506:	4b5d      	ldr	r3, [pc, #372]	@ (800267c <HAL_RCC_OscConfig+0x26c>)
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800250e:	2b00      	cmp	r3, #0
 8002510:	d0f0      	beq.n	80024f4 <HAL_RCC_OscConfig+0xe4>
 8002512:	e014      	b.n	800253e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002514:	f7fe fcea 	bl	8000eec <HAL_GetTick>
 8002518:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800251a:	e008      	b.n	800252e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800251c:	f7fe fce6 	bl	8000eec <HAL_GetTick>
 8002520:	4602      	mov	r2, r0
 8002522:	693b      	ldr	r3, [r7, #16]
 8002524:	1ad3      	subs	r3, r2, r3
 8002526:	2b64      	cmp	r3, #100	@ 0x64
 8002528:	d901      	bls.n	800252e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800252a:	2303      	movs	r3, #3
 800252c:	e1ec      	b.n	8002908 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800252e:	4b53      	ldr	r3, [pc, #332]	@ (800267c <HAL_RCC_OscConfig+0x26c>)
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002536:	2b00      	cmp	r3, #0
 8002538:	d1f0      	bne.n	800251c <HAL_RCC_OscConfig+0x10c>
 800253a:	e000      	b.n	800253e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800253c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f003 0302 	and.w	r3, r3, #2
 8002546:	2b00      	cmp	r3, #0
 8002548:	d063      	beq.n	8002612 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800254a:	4b4c      	ldr	r3, [pc, #304]	@ (800267c <HAL_RCC_OscConfig+0x26c>)
 800254c:	685b      	ldr	r3, [r3, #4]
 800254e:	f003 030c 	and.w	r3, r3, #12
 8002552:	2b00      	cmp	r3, #0
 8002554:	d00b      	beq.n	800256e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002556:	4b49      	ldr	r3, [pc, #292]	@ (800267c <HAL_RCC_OscConfig+0x26c>)
 8002558:	685b      	ldr	r3, [r3, #4]
 800255a:	f003 030c 	and.w	r3, r3, #12
 800255e:	2b08      	cmp	r3, #8
 8002560:	d11c      	bne.n	800259c <HAL_RCC_OscConfig+0x18c>
 8002562:	4b46      	ldr	r3, [pc, #280]	@ (800267c <HAL_RCC_OscConfig+0x26c>)
 8002564:	685b      	ldr	r3, [r3, #4]
 8002566:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800256a:	2b00      	cmp	r3, #0
 800256c:	d116      	bne.n	800259c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800256e:	4b43      	ldr	r3, [pc, #268]	@ (800267c <HAL_RCC_OscConfig+0x26c>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f003 0302 	and.w	r3, r3, #2
 8002576:	2b00      	cmp	r3, #0
 8002578:	d005      	beq.n	8002586 <HAL_RCC_OscConfig+0x176>
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	691b      	ldr	r3, [r3, #16]
 800257e:	2b01      	cmp	r3, #1
 8002580:	d001      	beq.n	8002586 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002582:	2301      	movs	r3, #1
 8002584:	e1c0      	b.n	8002908 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002586:	4b3d      	ldr	r3, [pc, #244]	@ (800267c <HAL_RCC_OscConfig+0x26c>)
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	695b      	ldr	r3, [r3, #20]
 8002592:	00db      	lsls	r3, r3, #3
 8002594:	4939      	ldr	r1, [pc, #228]	@ (800267c <HAL_RCC_OscConfig+0x26c>)
 8002596:	4313      	orrs	r3, r2
 8002598:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800259a:	e03a      	b.n	8002612 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	691b      	ldr	r3, [r3, #16]
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d020      	beq.n	80025e6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80025a4:	4b36      	ldr	r3, [pc, #216]	@ (8002680 <HAL_RCC_OscConfig+0x270>)
 80025a6:	2201      	movs	r2, #1
 80025a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025aa:	f7fe fc9f 	bl	8000eec <HAL_GetTick>
 80025ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025b0:	e008      	b.n	80025c4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025b2:	f7fe fc9b 	bl	8000eec <HAL_GetTick>
 80025b6:	4602      	mov	r2, r0
 80025b8:	693b      	ldr	r3, [r7, #16]
 80025ba:	1ad3      	subs	r3, r2, r3
 80025bc:	2b02      	cmp	r3, #2
 80025be:	d901      	bls.n	80025c4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80025c0:	2303      	movs	r3, #3
 80025c2:	e1a1      	b.n	8002908 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025c4:	4b2d      	ldr	r3, [pc, #180]	@ (800267c <HAL_RCC_OscConfig+0x26c>)
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f003 0302 	and.w	r3, r3, #2
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d0f0      	beq.n	80025b2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025d0:	4b2a      	ldr	r3, [pc, #168]	@ (800267c <HAL_RCC_OscConfig+0x26c>)
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	695b      	ldr	r3, [r3, #20]
 80025dc:	00db      	lsls	r3, r3, #3
 80025de:	4927      	ldr	r1, [pc, #156]	@ (800267c <HAL_RCC_OscConfig+0x26c>)
 80025e0:	4313      	orrs	r3, r2
 80025e2:	600b      	str	r3, [r1, #0]
 80025e4:	e015      	b.n	8002612 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80025e6:	4b26      	ldr	r3, [pc, #152]	@ (8002680 <HAL_RCC_OscConfig+0x270>)
 80025e8:	2200      	movs	r2, #0
 80025ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025ec:	f7fe fc7e 	bl	8000eec <HAL_GetTick>
 80025f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80025f2:	e008      	b.n	8002606 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025f4:	f7fe fc7a 	bl	8000eec <HAL_GetTick>
 80025f8:	4602      	mov	r2, r0
 80025fa:	693b      	ldr	r3, [r7, #16]
 80025fc:	1ad3      	subs	r3, r2, r3
 80025fe:	2b02      	cmp	r3, #2
 8002600:	d901      	bls.n	8002606 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002602:	2303      	movs	r3, #3
 8002604:	e180      	b.n	8002908 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002606:	4b1d      	ldr	r3, [pc, #116]	@ (800267c <HAL_RCC_OscConfig+0x26c>)
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f003 0302 	and.w	r3, r3, #2
 800260e:	2b00      	cmp	r3, #0
 8002610:	d1f0      	bne.n	80025f4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f003 0308 	and.w	r3, r3, #8
 800261a:	2b00      	cmp	r3, #0
 800261c:	d03a      	beq.n	8002694 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	699b      	ldr	r3, [r3, #24]
 8002622:	2b00      	cmp	r3, #0
 8002624:	d019      	beq.n	800265a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002626:	4b17      	ldr	r3, [pc, #92]	@ (8002684 <HAL_RCC_OscConfig+0x274>)
 8002628:	2201      	movs	r2, #1
 800262a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800262c:	f7fe fc5e 	bl	8000eec <HAL_GetTick>
 8002630:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002632:	e008      	b.n	8002646 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002634:	f7fe fc5a 	bl	8000eec <HAL_GetTick>
 8002638:	4602      	mov	r2, r0
 800263a:	693b      	ldr	r3, [r7, #16]
 800263c:	1ad3      	subs	r3, r2, r3
 800263e:	2b02      	cmp	r3, #2
 8002640:	d901      	bls.n	8002646 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002642:	2303      	movs	r3, #3
 8002644:	e160      	b.n	8002908 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002646:	4b0d      	ldr	r3, [pc, #52]	@ (800267c <HAL_RCC_OscConfig+0x26c>)
 8002648:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800264a:	f003 0302 	and.w	r3, r3, #2
 800264e:	2b00      	cmp	r3, #0
 8002650:	d0f0      	beq.n	8002634 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002652:	2001      	movs	r0, #1
 8002654:	f000 face 	bl	8002bf4 <RCC_Delay>
 8002658:	e01c      	b.n	8002694 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800265a:	4b0a      	ldr	r3, [pc, #40]	@ (8002684 <HAL_RCC_OscConfig+0x274>)
 800265c:	2200      	movs	r2, #0
 800265e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002660:	f7fe fc44 	bl	8000eec <HAL_GetTick>
 8002664:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002666:	e00f      	b.n	8002688 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002668:	f7fe fc40 	bl	8000eec <HAL_GetTick>
 800266c:	4602      	mov	r2, r0
 800266e:	693b      	ldr	r3, [r7, #16]
 8002670:	1ad3      	subs	r3, r2, r3
 8002672:	2b02      	cmp	r3, #2
 8002674:	d908      	bls.n	8002688 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002676:	2303      	movs	r3, #3
 8002678:	e146      	b.n	8002908 <HAL_RCC_OscConfig+0x4f8>
 800267a:	bf00      	nop
 800267c:	40021000 	.word	0x40021000
 8002680:	42420000 	.word	0x42420000
 8002684:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002688:	4b92      	ldr	r3, [pc, #584]	@ (80028d4 <HAL_RCC_OscConfig+0x4c4>)
 800268a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800268c:	f003 0302 	and.w	r3, r3, #2
 8002690:	2b00      	cmp	r3, #0
 8002692:	d1e9      	bne.n	8002668 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f003 0304 	and.w	r3, r3, #4
 800269c:	2b00      	cmp	r3, #0
 800269e:	f000 80a6 	beq.w	80027ee <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80026a2:	2300      	movs	r3, #0
 80026a4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80026a6:	4b8b      	ldr	r3, [pc, #556]	@ (80028d4 <HAL_RCC_OscConfig+0x4c4>)
 80026a8:	69db      	ldr	r3, [r3, #28]
 80026aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d10d      	bne.n	80026ce <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80026b2:	4b88      	ldr	r3, [pc, #544]	@ (80028d4 <HAL_RCC_OscConfig+0x4c4>)
 80026b4:	69db      	ldr	r3, [r3, #28]
 80026b6:	4a87      	ldr	r2, [pc, #540]	@ (80028d4 <HAL_RCC_OscConfig+0x4c4>)
 80026b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80026bc:	61d3      	str	r3, [r2, #28]
 80026be:	4b85      	ldr	r3, [pc, #532]	@ (80028d4 <HAL_RCC_OscConfig+0x4c4>)
 80026c0:	69db      	ldr	r3, [r3, #28]
 80026c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026c6:	60bb      	str	r3, [r7, #8]
 80026c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80026ca:	2301      	movs	r3, #1
 80026cc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026ce:	4b82      	ldr	r3, [pc, #520]	@ (80028d8 <HAL_RCC_OscConfig+0x4c8>)
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d118      	bne.n	800270c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80026da:	4b7f      	ldr	r3, [pc, #508]	@ (80028d8 <HAL_RCC_OscConfig+0x4c8>)
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	4a7e      	ldr	r2, [pc, #504]	@ (80028d8 <HAL_RCC_OscConfig+0x4c8>)
 80026e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80026e4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80026e6:	f7fe fc01 	bl	8000eec <HAL_GetTick>
 80026ea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026ec:	e008      	b.n	8002700 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80026ee:	f7fe fbfd 	bl	8000eec <HAL_GetTick>
 80026f2:	4602      	mov	r2, r0
 80026f4:	693b      	ldr	r3, [r7, #16]
 80026f6:	1ad3      	subs	r3, r2, r3
 80026f8:	2b64      	cmp	r3, #100	@ 0x64
 80026fa:	d901      	bls.n	8002700 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80026fc:	2303      	movs	r3, #3
 80026fe:	e103      	b.n	8002908 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002700:	4b75      	ldr	r3, [pc, #468]	@ (80028d8 <HAL_RCC_OscConfig+0x4c8>)
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002708:	2b00      	cmp	r3, #0
 800270a:	d0f0      	beq.n	80026ee <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	68db      	ldr	r3, [r3, #12]
 8002710:	2b01      	cmp	r3, #1
 8002712:	d106      	bne.n	8002722 <HAL_RCC_OscConfig+0x312>
 8002714:	4b6f      	ldr	r3, [pc, #444]	@ (80028d4 <HAL_RCC_OscConfig+0x4c4>)
 8002716:	6a1b      	ldr	r3, [r3, #32]
 8002718:	4a6e      	ldr	r2, [pc, #440]	@ (80028d4 <HAL_RCC_OscConfig+0x4c4>)
 800271a:	f043 0301 	orr.w	r3, r3, #1
 800271e:	6213      	str	r3, [r2, #32]
 8002720:	e02d      	b.n	800277e <HAL_RCC_OscConfig+0x36e>
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	68db      	ldr	r3, [r3, #12]
 8002726:	2b00      	cmp	r3, #0
 8002728:	d10c      	bne.n	8002744 <HAL_RCC_OscConfig+0x334>
 800272a:	4b6a      	ldr	r3, [pc, #424]	@ (80028d4 <HAL_RCC_OscConfig+0x4c4>)
 800272c:	6a1b      	ldr	r3, [r3, #32]
 800272e:	4a69      	ldr	r2, [pc, #420]	@ (80028d4 <HAL_RCC_OscConfig+0x4c4>)
 8002730:	f023 0301 	bic.w	r3, r3, #1
 8002734:	6213      	str	r3, [r2, #32]
 8002736:	4b67      	ldr	r3, [pc, #412]	@ (80028d4 <HAL_RCC_OscConfig+0x4c4>)
 8002738:	6a1b      	ldr	r3, [r3, #32]
 800273a:	4a66      	ldr	r2, [pc, #408]	@ (80028d4 <HAL_RCC_OscConfig+0x4c4>)
 800273c:	f023 0304 	bic.w	r3, r3, #4
 8002740:	6213      	str	r3, [r2, #32]
 8002742:	e01c      	b.n	800277e <HAL_RCC_OscConfig+0x36e>
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	68db      	ldr	r3, [r3, #12]
 8002748:	2b05      	cmp	r3, #5
 800274a:	d10c      	bne.n	8002766 <HAL_RCC_OscConfig+0x356>
 800274c:	4b61      	ldr	r3, [pc, #388]	@ (80028d4 <HAL_RCC_OscConfig+0x4c4>)
 800274e:	6a1b      	ldr	r3, [r3, #32]
 8002750:	4a60      	ldr	r2, [pc, #384]	@ (80028d4 <HAL_RCC_OscConfig+0x4c4>)
 8002752:	f043 0304 	orr.w	r3, r3, #4
 8002756:	6213      	str	r3, [r2, #32]
 8002758:	4b5e      	ldr	r3, [pc, #376]	@ (80028d4 <HAL_RCC_OscConfig+0x4c4>)
 800275a:	6a1b      	ldr	r3, [r3, #32]
 800275c:	4a5d      	ldr	r2, [pc, #372]	@ (80028d4 <HAL_RCC_OscConfig+0x4c4>)
 800275e:	f043 0301 	orr.w	r3, r3, #1
 8002762:	6213      	str	r3, [r2, #32]
 8002764:	e00b      	b.n	800277e <HAL_RCC_OscConfig+0x36e>
 8002766:	4b5b      	ldr	r3, [pc, #364]	@ (80028d4 <HAL_RCC_OscConfig+0x4c4>)
 8002768:	6a1b      	ldr	r3, [r3, #32]
 800276a:	4a5a      	ldr	r2, [pc, #360]	@ (80028d4 <HAL_RCC_OscConfig+0x4c4>)
 800276c:	f023 0301 	bic.w	r3, r3, #1
 8002770:	6213      	str	r3, [r2, #32]
 8002772:	4b58      	ldr	r3, [pc, #352]	@ (80028d4 <HAL_RCC_OscConfig+0x4c4>)
 8002774:	6a1b      	ldr	r3, [r3, #32]
 8002776:	4a57      	ldr	r2, [pc, #348]	@ (80028d4 <HAL_RCC_OscConfig+0x4c4>)
 8002778:	f023 0304 	bic.w	r3, r3, #4
 800277c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	68db      	ldr	r3, [r3, #12]
 8002782:	2b00      	cmp	r3, #0
 8002784:	d015      	beq.n	80027b2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002786:	f7fe fbb1 	bl	8000eec <HAL_GetTick>
 800278a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800278c:	e00a      	b.n	80027a4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800278e:	f7fe fbad 	bl	8000eec <HAL_GetTick>
 8002792:	4602      	mov	r2, r0
 8002794:	693b      	ldr	r3, [r7, #16]
 8002796:	1ad3      	subs	r3, r2, r3
 8002798:	f241 3288 	movw	r2, #5000	@ 0x1388
 800279c:	4293      	cmp	r3, r2
 800279e:	d901      	bls.n	80027a4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80027a0:	2303      	movs	r3, #3
 80027a2:	e0b1      	b.n	8002908 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027a4:	4b4b      	ldr	r3, [pc, #300]	@ (80028d4 <HAL_RCC_OscConfig+0x4c4>)
 80027a6:	6a1b      	ldr	r3, [r3, #32]
 80027a8:	f003 0302 	and.w	r3, r3, #2
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d0ee      	beq.n	800278e <HAL_RCC_OscConfig+0x37e>
 80027b0:	e014      	b.n	80027dc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027b2:	f7fe fb9b 	bl	8000eec <HAL_GetTick>
 80027b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80027b8:	e00a      	b.n	80027d0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027ba:	f7fe fb97 	bl	8000eec <HAL_GetTick>
 80027be:	4602      	mov	r2, r0
 80027c0:	693b      	ldr	r3, [r7, #16]
 80027c2:	1ad3      	subs	r3, r2, r3
 80027c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027c8:	4293      	cmp	r3, r2
 80027ca:	d901      	bls.n	80027d0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80027cc:	2303      	movs	r3, #3
 80027ce:	e09b      	b.n	8002908 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80027d0:	4b40      	ldr	r3, [pc, #256]	@ (80028d4 <HAL_RCC_OscConfig+0x4c4>)
 80027d2:	6a1b      	ldr	r3, [r3, #32]
 80027d4:	f003 0302 	and.w	r3, r3, #2
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d1ee      	bne.n	80027ba <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80027dc:	7dfb      	ldrb	r3, [r7, #23]
 80027de:	2b01      	cmp	r3, #1
 80027e0:	d105      	bne.n	80027ee <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80027e2:	4b3c      	ldr	r3, [pc, #240]	@ (80028d4 <HAL_RCC_OscConfig+0x4c4>)
 80027e4:	69db      	ldr	r3, [r3, #28]
 80027e6:	4a3b      	ldr	r2, [pc, #236]	@ (80028d4 <HAL_RCC_OscConfig+0x4c4>)
 80027e8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80027ec:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	69db      	ldr	r3, [r3, #28]
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	f000 8087 	beq.w	8002906 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80027f8:	4b36      	ldr	r3, [pc, #216]	@ (80028d4 <HAL_RCC_OscConfig+0x4c4>)
 80027fa:	685b      	ldr	r3, [r3, #4]
 80027fc:	f003 030c 	and.w	r3, r3, #12
 8002800:	2b08      	cmp	r3, #8
 8002802:	d061      	beq.n	80028c8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	69db      	ldr	r3, [r3, #28]
 8002808:	2b02      	cmp	r3, #2
 800280a:	d146      	bne.n	800289a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800280c:	4b33      	ldr	r3, [pc, #204]	@ (80028dc <HAL_RCC_OscConfig+0x4cc>)
 800280e:	2200      	movs	r2, #0
 8002810:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002812:	f7fe fb6b 	bl	8000eec <HAL_GetTick>
 8002816:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002818:	e008      	b.n	800282c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800281a:	f7fe fb67 	bl	8000eec <HAL_GetTick>
 800281e:	4602      	mov	r2, r0
 8002820:	693b      	ldr	r3, [r7, #16]
 8002822:	1ad3      	subs	r3, r2, r3
 8002824:	2b02      	cmp	r3, #2
 8002826:	d901      	bls.n	800282c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002828:	2303      	movs	r3, #3
 800282a:	e06d      	b.n	8002908 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800282c:	4b29      	ldr	r3, [pc, #164]	@ (80028d4 <HAL_RCC_OscConfig+0x4c4>)
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002834:	2b00      	cmp	r3, #0
 8002836:	d1f0      	bne.n	800281a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	6a1b      	ldr	r3, [r3, #32]
 800283c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002840:	d108      	bne.n	8002854 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002842:	4b24      	ldr	r3, [pc, #144]	@ (80028d4 <HAL_RCC_OscConfig+0x4c4>)
 8002844:	685b      	ldr	r3, [r3, #4]
 8002846:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	689b      	ldr	r3, [r3, #8]
 800284e:	4921      	ldr	r1, [pc, #132]	@ (80028d4 <HAL_RCC_OscConfig+0x4c4>)
 8002850:	4313      	orrs	r3, r2
 8002852:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002854:	4b1f      	ldr	r3, [pc, #124]	@ (80028d4 <HAL_RCC_OscConfig+0x4c4>)
 8002856:	685b      	ldr	r3, [r3, #4]
 8002858:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	6a19      	ldr	r1, [r3, #32]
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002864:	430b      	orrs	r3, r1
 8002866:	491b      	ldr	r1, [pc, #108]	@ (80028d4 <HAL_RCC_OscConfig+0x4c4>)
 8002868:	4313      	orrs	r3, r2
 800286a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800286c:	4b1b      	ldr	r3, [pc, #108]	@ (80028dc <HAL_RCC_OscConfig+0x4cc>)
 800286e:	2201      	movs	r2, #1
 8002870:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002872:	f7fe fb3b 	bl	8000eec <HAL_GetTick>
 8002876:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002878:	e008      	b.n	800288c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800287a:	f7fe fb37 	bl	8000eec <HAL_GetTick>
 800287e:	4602      	mov	r2, r0
 8002880:	693b      	ldr	r3, [r7, #16]
 8002882:	1ad3      	subs	r3, r2, r3
 8002884:	2b02      	cmp	r3, #2
 8002886:	d901      	bls.n	800288c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002888:	2303      	movs	r3, #3
 800288a:	e03d      	b.n	8002908 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800288c:	4b11      	ldr	r3, [pc, #68]	@ (80028d4 <HAL_RCC_OscConfig+0x4c4>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002894:	2b00      	cmp	r3, #0
 8002896:	d0f0      	beq.n	800287a <HAL_RCC_OscConfig+0x46a>
 8002898:	e035      	b.n	8002906 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800289a:	4b10      	ldr	r3, [pc, #64]	@ (80028dc <HAL_RCC_OscConfig+0x4cc>)
 800289c:	2200      	movs	r2, #0
 800289e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028a0:	f7fe fb24 	bl	8000eec <HAL_GetTick>
 80028a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80028a6:	e008      	b.n	80028ba <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028a8:	f7fe fb20 	bl	8000eec <HAL_GetTick>
 80028ac:	4602      	mov	r2, r0
 80028ae:	693b      	ldr	r3, [r7, #16]
 80028b0:	1ad3      	subs	r3, r2, r3
 80028b2:	2b02      	cmp	r3, #2
 80028b4:	d901      	bls.n	80028ba <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80028b6:	2303      	movs	r3, #3
 80028b8:	e026      	b.n	8002908 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80028ba:	4b06      	ldr	r3, [pc, #24]	@ (80028d4 <HAL_RCC_OscConfig+0x4c4>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d1f0      	bne.n	80028a8 <HAL_RCC_OscConfig+0x498>
 80028c6:	e01e      	b.n	8002906 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	69db      	ldr	r3, [r3, #28]
 80028cc:	2b01      	cmp	r3, #1
 80028ce:	d107      	bne.n	80028e0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80028d0:	2301      	movs	r3, #1
 80028d2:	e019      	b.n	8002908 <HAL_RCC_OscConfig+0x4f8>
 80028d4:	40021000 	.word	0x40021000
 80028d8:	40007000 	.word	0x40007000
 80028dc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80028e0:	4b0b      	ldr	r3, [pc, #44]	@ (8002910 <HAL_RCC_OscConfig+0x500>)
 80028e2:	685b      	ldr	r3, [r3, #4]
 80028e4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	6a1b      	ldr	r3, [r3, #32]
 80028f0:	429a      	cmp	r2, r3
 80028f2:	d106      	bne.n	8002902 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80028fe:	429a      	cmp	r2, r3
 8002900:	d001      	beq.n	8002906 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002902:	2301      	movs	r3, #1
 8002904:	e000      	b.n	8002908 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002906:	2300      	movs	r3, #0
}
 8002908:	4618      	mov	r0, r3
 800290a:	3718      	adds	r7, #24
 800290c:	46bd      	mov	sp, r7
 800290e:	bd80      	pop	{r7, pc}
 8002910:	40021000 	.word	0x40021000

08002914 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002914:	b580      	push	{r7, lr}
 8002916:	b084      	sub	sp, #16
 8002918:	af00      	add	r7, sp, #0
 800291a:	6078      	str	r0, [r7, #4]
 800291c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	2b00      	cmp	r3, #0
 8002922:	d101      	bne.n	8002928 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002924:	2301      	movs	r3, #1
 8002926:	e0d0      	b.n	8002aca <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002928:	4b6a      	ldr	r3, [pc, #424]	@ (8002ad4 <HAL_RCC_ClockConfig+0x1c0>)
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f003 0307 	and.w	r3, r3, #7
 8002930:	683a      	ldr	r2, [r7, #0]
 8002932:	429a      	cmp	r2, r3
 8002934:	d910      	bls.n	8002958 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002936:	4b67      	ldr	r3, [pc, #412]	@ (8002ad4 <HAL_RCC_ClockConfig+0x1c0>)
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f023 0207 	bic.w	r2, r3, #7
 800293e:	4965      	ldr	r1, [pc, #404]	@ (8002ad4 <HAL_RCC_ClockConfig+0x1c0>)
 8002940:	683b      	ldr	r3, [r7, #0]
 8002942:	4313      	orrs	r3, r2
 8002944:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002946:	4b63      	ldr	r3, [pc, #396]	@ (8002ad4 <HAL_RCC_ClockConfig+0x1c0>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f003 0307 	and.w	r3, r3, #7
 800294e:	683a      	ldr	r2, [r7, #0]
 8002950:	429a      	cmp	r2, r3
 8002952:	d001      	beq.n	8002958 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002954:	2301      	movs	r3, #1
 8002956:	e0b8      	b.n	8002aca <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f003 0302 	and.w	r3, r3, #2
 8002960:	2b00      	cmp	r3, #0
 8002962:	d020      	beq.n	80029a6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f003 0304 	and.w	r3, r3, #4
 800296c:	2b00      	cmp	r3, #0
 800296e:	d005      	beq.n	800297c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002970:	4b59      	ldr	r3, [pc, #356]	@ (8002ad8 <HAL_RCC_ClockConfig+0x1c4>)
 8002972:	685b      	ldr	r3, [r3, #4]
 8002974:	4a58      	ldr	r2, [pc, #352]	@ (8002ad8 <HAL_RCC_ClockConfig+0x1c4>)
 8002976:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800297a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f003 0308 	and.w	r3, r3, #8
 8002984:	2b00      	cmp	r3, #0
 8002986:	d005      	beq.n	8002994 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002988:	4b53      	ldr	r3, [pc, #332]	@ (8002ad8 <HAL_RCC_ClockConfig+0x1c4>)
 800298a:	685b      	ldr	r3, [r3, #4]
 800298c:	4a52      	ldr	r2, [pc, #328]	@ (8002ad8 <HAL_RCC_ClockConfig+0x1c4>)
 800298e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002992:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002994:	4b50      	ldr	r3, [pc, #320]	@ (8002ad8 <HAL_RCC_ClockConfig+0x1c4>)
 8002996:	685b      	ldr	r3, [r3, #4]
 8002998:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	689b      	ldr	r3, [r3, #8]
 80029a0:	494d      	ldr	r1, [pc, #308]	@ (8002ad8 <HAL_RCC_ClockConfig+0x1c4>)
 80029a2:	4313      	orrs	r3, r2
 80029a4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f003 0301 	and.w	r3, r3, #1
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d040      	beq.n	8002a34 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	685b      	ldr	r3, [r3, #4]
 80029b6:	2b01      	cmp	r3, #1
 80029b8:	d107      	bne.n	80029ca <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029ba:	4b47      	ldr	r3, [pc, #284]	@ (8002ad8 <HAL_RCC_ClockConfig+0x1c4>)
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d115      	bne.n	80029f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029c6:	2301      	movs	r3, #1
 80029c8:	e07f      	b.n	8002aca <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	685b      	ldr	r3, [r3, #4]
 80029ce:	2b02      	cmp	r3, #2
 80029d0:	d107      	bne.n	80029e2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029d2:	4b41      	ldr	r3, [pc, #260]	@ (8002ad8 <HAL_RCC_ClockConfig+0x1c4>)
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d109      	bne.n	80029f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029de:	2301      	movs	r3, #1
 80029e0:	e073      	b.n	8002aca <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029e2:	4b3d      	ldr	r3, [pc, #244]	@ (8002ad8 <HAL_RCC_ClockConfig+0x1c4>)
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f003 0302 	and.w	r3, r3, #2
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d101      	bne.n	80029f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029ee:	2301      	movs	r3, #1
 80029f0:	e06b      	b.n	8002aca <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80029f2:	4b39      	ldr	r3, [pc, #228]	@ (8002ad8 <HAL_RCC_ClockConfig+0x1c4>)
 80029f4:	685b      	ldr	r3, [r3, #4]
 80029f6:	f023 0203 	bic.w	r2, r3, #3
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	685b      	ldr	r3, [r3, #4]
 80029fe:	4936      	ldr	r1, [pc, #216]	@ (8002ad8 <HAL_RCC_ClockConfig+0x1c4>)
 8002a00:	4313      	orrs	r3, r2
 8002a02:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002a04:	f7fe fa72 	bl	8000eec <HAL_GetTick>
 8002a08:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a0a:	e00a      	b.n	8002a22 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a0c:	f7fe fa6e 	bl	8000eec <HAL_GetTick>
 8002a10:	4602      	mov	r2, r0
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	1ad3      	subs	r3, r2, r3
 8002a16:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a1a:	4293      	cmp	r3, r2
 8002a1c:	d901      	bls.n	8002a22 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002a1e:	2303      	movs	r3, #3
 8002a20:	e053      	b.n	8002aca <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a22:	4b2d      	ldr	r3, [pc, #180]	@ (8002ad8 <HAL_RCC_ClockConfig+0x1c4>)
 8002a24:	685b      	ldr	r3, [r3, #4]
 8002a26:	f003 020c 	and.w	r2, r3, #12
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	685b      	ldr	r3, [r3, #4]
 8002a2e:	009b      	lsls	r3, r3, #2
 8002a30:	429a      	cmp	r2, r3
 8002a32:	d1eb      	bne.n	8002a0c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002a34:	4b27      	ldr	r3, [pc, #156]	@ (8002ad4 <HAL_RCC_ClockConfig+0x1c0>)
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f003 0307 	and.w	r3, r3, #7
 8002a3c:	683a      	ldr	r2, [r7, #0]
 8002a3e:	429a      	cmp	r2, r3
 8002a40:	d210      	bcs.n	8002a64 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a42:	4b24      	ldr	r3, [pc, #144]	@ (8002ad4 <HAL_RCC_ClockConfig+0x1c0>)
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f023 0207 	bic.w	r2, r3, #7
 8002a4a:	4922      	ldr	r1, [pc, #136]	@ (8002ad4 <HAL_RCC_ClockConfig+0x1c0>)
 8002a4c:	683b      	ldr	r3, [r7, #0]
 8002a4e:	4313      	orrs	r3, r2
 8002a50:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a52:	4b20      	ldr	r3, [pc, #128]	@ (8002ad4 <HAL_RCC_ClockConfig+0x1c0>)
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f003 0307 	and.w	r3, r3, #7
 8002a5a:	683a      	ldr	r2, [r7, #0]
 8002a5c:	429a      	cmp	r2, r3
 8002a5e:	d001      	beq.n	8002a64 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002a60:	2301      	movs	r3, #1
 8002a62:	e032      	b.n	8002aca <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f003 0304 	and.w	r3, r3, #4
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d008      	beq.n	8002a82 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a70:	4b19      	ldr	r3, [pc, #100]	@ (8002ad8 <HAL_RCC_ClockConfig+0x1c4>)
 8002a72:	685b      	ldr	r3, [r3, #4]
 8002a74:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	68db      	ldr	r3, [r3, #12]
 8002a7c:	4916      	ldr	r1, [pc, #88]	@ (8002ad8 <HAL_RCC_ClockConfig+0x1c4>)
 8002a7e:	4313      	orrs	r3, r2
 8002a80:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	f003 0308 	and.w	r3, r3, #8
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d009      	beq.n	8002aa2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002a8e:	4b12      	ldr	r3, [pc, #72]	@ (8002ad8 <HAL_RCC_ClockConfig+0x1c4>)
 8002a90:	685b      	ldr	r3, [r3, #4]
 8002a92:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	691b      	ldr	r3, [r3, #16]
 8002a9a:	00db      	lsls	r3, r3, #3
 8002a9c:	490e      	ldr	r1, [pc, #56]	@ (8002ad8 <HAL_RCC_ClockConfig+0x1c4>)
 8002a9e:	4313      	orrs	r3, r2
 8002aa0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002aa2:	f000 f821 	bl	8002ae8 <HAL_RCC_GetSysClockFreq>
 8002aa6:	4602      	mov	r2, r0
 8002aa8:	4b0b      	ldr	r3, [pc, #44]	@ (8002ad8 <HAL_RCC_ClockConfig+0x1c4>)
 8002aaa:	685b      	ldr	r3, [r3, #4]
 8002aac:	091b      	lsrs	r3, r3, #4
 8002aae:	f003 030f 	and.w	r3, r3, #15
 8002ab2:	490a      	ldr	r1, [pc, #40]	@ (8002adc <HAL_RCC_ClockConfig+0x1c8>)
 8002ab4:	5ccb      	ldrb	r3, [r1, r3]
 8002ab6:	fa22 f303 	lsr.w	r3, r2, r3
 8002aba:	4a09      	ldr	r2, [pc, #36]	@ (8002ae0 <HAL_RCC_ClockConfig+0x1cc>)
 8002abc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002abe:	4b09      	ldr	r3, [pc, #36]	@ (8002ae4 <HAL_RCC_ClockConfig+0x1d0>)
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	f7fe f9d0 	bl	8000e68 <HAL_InitTick>

  return HAL_OK;
 8002ac8:	2300      	movs	r3, #0
}
 8002aca:	4618      	mov	r0, r3
 8002acc:	3710      	adds	r7, #16
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	bd80      	pop	{r7, pc}
 8002ad2:	bf00      	nop
 8002ad4:	40022000 	.word	0x40022000
 8002ad8:	40021000 	.word	0x40021000
 8002adc:	08004c64 	.word	0x08004c64
 8002ae0:	20000040 	.word	0x20000040
 8002ae4:	20000044 	.word	0x20000044

08002ae8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ae8:	b480      	push	{r7}
 8002aea:	b087      	sub	sp, #28
 8002aec:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002aee:	2300      	movs	r3, #0
 8002af0:	60fb      	str	r3, [r7, #12]
 8002af2:	2300      	movs	r3, #0
 8002af4:	60bb      	str	r3, [r7, #8]
 8002af6:	2300      	movs	r3, #0
 8002af8:	617b      	str	r3, [r7, #20]
 8002afa:	2300      	movs	r3, #0
 8002afc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002afe:	2300      	movs	r3, #0
 8002b00:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002b02:	4b1e      	ldr	r3, [pc, #120]	@ (8002b7c <HAL_RCC_GetSysClockFreq+0x94>)
 8002b04:	685b      	ldr	r3, [r3, #4]
 8002b06:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	f003 030c 	and.w	r3, r3, #12
 8002b0e:	2b04      	cmp	r3, #4
 8002b10:	d002      	beq.n	8002b18 <HAL_RCC_GetSysClockFreq+0x30>
 8002b12:	2b08      	cmp	r3, #8
 8002b14:	d003      	beq.n	8002b1e <HAL_RCC_GetSysClockFreq+0x36>
 8002b16:	e027      	b.n	8002b68 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002b18:	4b19      	ldr	r3, [pc, #100]	@ (8002b80 <HAL_RCC_GetSysClockFreq+0x98>)
 8002b1a:	613b      	str	r3, [r7, #16]
      break;
 8002b1c:	e027      	b.n	8002b6e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	0c9b      	lsrs	r3, r3, #18
 8002b22:	f003 030f 	and.w	r3, r3, #15
 8002b26:	4a17      	ldr	r2, [pc, #92]	@ (8002b84 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002b28:	5cd3      	ldrb	r3, [r2, r3]
 8002b2a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d010      	beq.n	8002b58 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002b36:	4b11      	ldr	r3, [pc, #68]	@ (8002b7c <HAL_RCC_GetSysClockFreq+0x94>)
 8002b38:	685b      	ldr	r3, [r3, #4]
 8002b3a:	0c5b      	lsrs	r3, r3, #17
 8002b3c:	f003 0301 	and.w	r3, r3, #1
 8002b40:	4a11      	ldr	r2, [pc, #68]	@ (8002b88 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002b42:	5cd3      	ldrb	r3, [r2, r3]
 8002b44:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	4a0d      	ldr	r2, [pc, #52]	@ (8002b80 <HAL_RCC_GetSysClockFreq+0x98>)
 8002b4a:	fb03 f202 	mul.w	r2, r3, r2
 8002b4e:	68bb      	ldr	r3, [r7, #8]
 8002b50:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b54:	617b      	str	r3, [r7, #20]
 8002b56:	e004      	b.n	8002b62 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	4a0c      	ldr	r2, [pc, #48]	@ (8002b8c <HAL_RCC_GetSysClockFreq+0xa4>)
 8002b5c:	fb02 f303 	mul.w	r3, r2, r3
 8002b60:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002b62:	697b      	ldr	r3, [r7, #20]
 8002b64:	613b      	str	r3, [r7, #16]
      break;
 8002b66:	e002      	b.n	8002b6e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002b68:	4b05      	ldr	r3, [pc, #20]	@ (8002b80 <HAL_RCC_GetSysClockFreq+0x98>)
 8002b6a:	613b      	str	r3, [r7, #16]
      break;
 8002b6c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002b6e:	693b      	ldr	r3, [r7, #16]
}
 8002b70:	4618      	mov	r0, r3
 8002b72:	371c      	adds	r7, #28
 8002b74:	46bd      	mov	sp, r7
 8002b76:	bc80      	pop	{r7}
 8002b78:	4770      	bx	lr
 8002b7a:	bf00      	nop
 8002b7c:	40021000 	.word	0x40021000
 8002b80:	007a1200 	.word	0x007a1200
 8002b84:	08004c7c 	.word	0x08004c7c
 8002b88:	08004c8c 	.word	0x08004c8c
 8002b8c:	003d0900 	.word	0x003d0900

08002b90 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002b90:	b480      	push	{r7}
 8002b92:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002b94:	4b02      	ldr	r3, [pc, #8]	@ (8002ba0 <HAL_RCC_GetHCLKFreq+0x10>)
 8002b96:	681b      	ldr	r3, [r3, #0]
}
 8002b98:	4618      	mov	r0, r3
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	bc80      	pop	{r7}
 8002b9e:	4770      	bx	lr
 8002ba0:	20000040 	.word	0x20000040

08002ba4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002ba8:	f7ff fff2 	bl	8002b90 <HAL_RCC_GetHCLKFreq>
 8002bac:	4602      	mov	r2, r0
 8002bae:	4b05      	ldr	r3, [pc, #20]	@ (8002bc4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002bb0:	685b      	ldr	r3, [r3, #4]
 8002bb2:	0a1b      	lsrs	r3, r3, #8
 8002bb4:	f003 0307 	and.w	r3, r3, #7
 8002bb8:	4903      	ldr	r1, [pc, #12]	@ (8002bc8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002bba:	5ccb      	ldrb	r3, [r1, r3]
 8002bbc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	bd80      	pop	{r7, pc}
 8002bc4:	40021000 	.word	0x40021000
 8002bc8:	08004c74 	.word	0x08004c74

08002bcc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002bd0:	f7ff ffde 	bl	8002b90 <HAL_RCC_GetHCLKFreq>
 8002bd4:	4602      	mov	r2, r0
 8002bd6:	4b05      	ldr	r3, [pc, #20]	@ (8002bec <HAL_RCC_GetPCLK2Freq+0x20>)
 8002bd8:	685b      	ldr	r3, [r3, #4]
 8002bda:	0adb      	lsrs	r3, r3, #11
 8002bdc:	f003 0307 	and.w	r3, r3, #7
 8002be0:	4903      	ldr	r1, [pc, #12]	@ (8002bf0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002be2:	5ccb      	ldrb	r3, [r1, r3]
 8002be4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002be8:	4618      	mov	r0, r3
 8002bea:	bd80      	pop	{r7, pc}
 8002bec:	40021000 	.word	0x40021000
 8002bf0:	08004c74 	.word	0x08004c74

08002bf4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002bf4:	b480      	push	{r7}
 8002bf6:	b085      	sub	sp, #20
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002bfc:	4b0a      	ldr	r3, [pc, #40]	@ (8002c28 <RCC_Delay+0x34>)
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	4a0a      	ldr	r2, [pc, #40]	@ (8002c2c <RCC_Delay+0x38>)
 8002c02:	fba2 2303 	umull	r2, r3, r2, r3
 8002c06:	0a5b      	lsrs	r3, r3, #9
 8002c08:	687a      	ldr	r2, [r7, #4]
 8002c0a:	fb02 f303 	mul.w	r3, r2, r3
 8002c0e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002c10:	bf00      	nop
  }
  while (Delay --);
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	1e5a      	subs	r2, r3, #1
 8002c16:	60fa      	str	r2, [r7, #12]
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d1f9      	bne.n	8002c10 <RCC_Delay+0x1c>
}
 8002c1c:	bf00      	nop
 8002c1e:	bf00      	nop
 8002c20:	3714      	adds	r7, #20
 8002c22:	46bd      	mov	sp, r7
 8002c24:	bc80      	pop	{r7}
 8002c26:	4770      	bx	lr
 8002c28:	20000040 	.word	0x20000040
 8002c2c:	10624dd3 	.word	0x10624dd3

08002c30 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b082      	sub	sp, #8
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d101      	bne.n	8002c42 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002c3e:	2301      	movs	r3, #1
 8002c40:	e042      	b.n	8002cc8 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002c48:	b2db      	uxtb	r3, r3
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d106      	bne.n	8002c5c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	2200      	movs	r2, #0
 8002c52:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002c56:	6878      	ldr	r0, [r7, #4]
 8002c58:	f7fe f83a 	bl	8000cd0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	2224      	movs	r2, #36	@ 0x24
 8002c60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	68da      	ldr	r2, [r3, #12]
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002c72:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002c74:	6878      	ldr	r0, [r7, #4]
 8002c76:	f000 ff3d 	bl	8003af4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	691a      	ldr	r2, [r3, #16]
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002c88:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	695a      	ldr	r2, [r3, #20]
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002c98:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	68da      	ldr	r2, [r3, #12]
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002ca8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	2200      	movs	r2, #0
 8002cae:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	2220      	movs	r2, #32
 8002cb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	2220      	movs	r2, #32
 8002cbc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002cc6:	2300      	movs	r3, #0
}
 8002cc8:	4618      	mov	r0, r3
 8002cca:	3708      	adds	r7, #8
 8002ccc:	46bd      	mov	sp, r7
 8002cce:	bd80      	pop	{r7, pc}

08002cd0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b08a      	sub	sp, #40	@ 0x28
 8002cd4:	af02      	add	r7, sp, #8
 8002cd6:	60f8      	str	r0, [r7, #12]
 8002cd8:	60b9      	str	r1, [r7, #8]
 8002cda:	603b      	str	r3, [r7, #0]
 8002cdc:	4613      	mov	r3, r2
 8002cde:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002cea:	b2db      	uxtb	r3, r3
 8002cec:	2b20      	cmp	r3, #32
 8002cee:	d175      	bne.n	8002ddc <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002cf0:	68bb      	ldr	r3, [r7, #8]
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d002      	beq.n	8002cfc <HAL_UART_Transmit+0x2c>
 8002cf6:	88fb      	ldrh	r3, [r7, #6]
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d101      	bne.n	8002d00 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002cfc:	2301      	movs	r3, #1
 8002cfe:	e06e      	b.n	8002dde <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	2200      	movs	r2, #0
 8002d04:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	2221      	movs	r2, #33	@ 0x21
 8002d0a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002d0e:	f7fe f8ed 	bl	8000eec <HAL_GetTick>
 8002d12:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	88fa      	ldrh	r2, [r7, #6]
 8002d18:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	88fa      	ldrh	r2, [r7, #6]
 8002d1e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	689b      	ldr	r3, [r3, #8]
 8002d24:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002d28:	d108      	bne.n	8002d3c <HAL_UART_Transmit+0x6c>
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	691b      	ldr	r3, [r3, #16]
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d104      	bne.n	8002d3c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002d32:	2300      	movs	r3, #0
 8002d34:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002d36:	68bb      	ldr	r3, [r7, #8]
 8002d38:	61bb      	str	r3, [r7, #24]
 8002d3a:	e003      	b.n	8002d44 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002d3c:	68bb      	ldr	r3, [r7, #8]
 8002d3e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002d40:	2300      	movs	r3, #0
 8002d42:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002d44:	e02e      	b.n	8002da4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002d46:	683b      	ldr	r3, [r7, #0]
 8002d48:	9300      	str	r3, [sp, #0]
 8002d4a:	697b      	ldr	r3, [r7, #20]
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	2180      	movs	r1, #128	@ 0x80
 8002d50:	68f8      	ldr	r0, [r7, #12]
 8002d52:	f000 fc1a 	bl	800358a <UART_WaitOnFlagUntilTimeout>
 8002d56:	4603      	mov	r3, r0
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d005      	beq.n	8002d68 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	2220      	movs	r2, #32
 8002d60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002d64:	2303      	movs	r3, #3
 8002d66:	e03a      	b.n	8002dde <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002d68:	69fb      	ldr	r3, [r7, #28]
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d10b      	bne.n	8002d86 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002d6e:	69bb      	ldr	r3, [r7, #24]
 8002d70:	881b      	ldrh	r3, [r3, #0]
 8002d72:	461a      	mov	r2, r3
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002d7c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002d7e:	69bb      	ldr	r3, [r7, #24]
 8002d80:	3302      	adds	r3, #2
 8002d82:	61bb      	str	r3, [r7, #24]
 8002d84:	e007      	b.n	8002d96 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002d86:	69fb      	ldr	r3, [r7, #28]
 8002d88:	781a      	ldrb	r2, [r3, #0]
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002d90:	69fb      	ldr	r3, [r7, #28]
 8002d92:	3301      	adds	r3, #1
 8002d94:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002d9a:	b29b      	uxth	r3, r3
 8002d9c:	3b01      	subs	r3, #1
 8002d9e:	b29a      	uxth	r2, r3
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002da8:	b29b      	uxth	r3, r3
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d1cb      	bne.n	8002d46 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002dae:	683b      	ldr	r3, [r7, #0]
 8002db0:	9300      	str	r3, [sp, #0]
 8002db2:	697b      	ldr	r3, [r7, #20]
 8002db4:	2200      	movs	r2, #0
 8002db6:	2140      	movs	r1, #64	@ 0x40
 8002db8:	68f8      	ldr	r0, [r7, #12]
 8002dba:	f000 fbe6 	bl	800358a <UART_WaitOnFlagUntilTimeout>
 8002dbe:	4603      	mov	r3, r0
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d005      	beq.n	8002dd0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	2220      	movs	r2, #32
 8002dc8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002dcc:	2303      	movs	r3, #3
 8002dce:	e006      	b.n	8002dde <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	2220      	movs	r2, #32
 8002dd4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002dd8:	2300      	movs	r3, #0
 8002dda:	e000      	b.n	8002dde <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002ddc:	2302      	movs	r3, #2
  }
}
 8002dde:	4618      	mov	r0, r3
 8002de0:	3720      	adds	r7, #32
 8002de2:	46bd      	mov	sp, r7
 8002de4:	bd80      	pop	{r7, pc}

08002de6 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002de6:	b580      	push	{r7, lr}
 8002de8:	b084      	sub	sp, #16
 8002dea:	af00      	add	r7, sp, #0
 8002dec:	60f8      	str	r0, [r7, #12]
 8002dee:	60b9      	str	r1, [r7, #8]
 8002df0:	4613      	mov	r3, r2
 8002df2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002dfa:	b2db      	uxtb	r3, r3
 8002dfc:	2b20      	cmp	r3, #32
 8002dfe:	d112      	bne.n	8002e26 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8002e00:	68bb      	ldr	r3, [r7, #8]
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d002      	beq.n	8002e0c <HAL_UART_Receive_DMA+0x26>
 8002e06:	88fb      	ldrh	r3, [r7, #6]
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d101      	bne.n	8002e10 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8002e0c:	2301      	movs	r3, #1
 8002e0e:	e00b      	b.n	8002e28 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	2200      	movs	r2, #0
 8002e14:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8002e16:	88fb      	ldrh	r3, [r7, #6]
 8002e18:	461a      	mov	r2, r3
 8002e1a:	68b9      	ldr	r1, [r7, #8]
 8002e1c:	68f8      	ldr	r0, [r7, #12]
 8002e1e:	f000 fc0d 	bl	800363c <UART_Start_Receive_DMA>
 8002e22:	4603      	mov	r3, r0
 8002e24:	e000      	b.n	8002e28 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8002e26:	2302      	movs	r3, #2
  }
}
 8002e28:	4618      	mov	r0, r3
 8002e2a:	3710      	adds	r7, #16
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	bd80      	pop	{r7, pc}

08002e30 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b0ba      	sub	sp, #232	@ 0xe8
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	68db      	ldr	r3, [r3, #12]
 8002e48:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	695b      	ldr	r3, [r3, #20]
 8002e52:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8002e56:	2300      	movs	r3, #0
 8002e58:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002e62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002e66:	f003 030f 	and.w	r3, r3, #15
 8002e6a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8002e6e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d10f      	bne.n	8002e96 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002e76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002e7a:	f003 0320 	and.w	r3, r3, #32
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d009      	beq.n	8002e96 <HAL_UART_IRQHandler+0x66>
 8002e82:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002e86:	f003 0320 	and.w	r3, r3, #32
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d003      	beq.n	8002e96 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8002e8e:	6878      	ldr	r0, [r7, #4]
 8002e90:	f000 fd72 	bl	8003978 <UART_Receive_IT>
      return;
 8002e94:	e25b      	b.n	800334e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002e96:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	f000 80de 	beq.w	800305c <HAL_UART_IRQHandler+0x22c>
 8002ea0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002ea4:	f003 0301 	and.w	r3, r3, #1
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d106      	bne.n	8002eba <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002eac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002eb0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	f000 80d1 	beq.w	800305c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002eba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002ebe:	f003 0301 	and.w	r3, r3, #1
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d00b      	beq.n	8002ede <HAL_UART_IRQHandler+0xae>
 8002ec6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002eca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d005      	beq.n	8002ede <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ed6:	f043 0201 	orr.w	r2, r3, #1
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002ede:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002ee2:	f003 0304 	and.w	r3, r3, #4
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d00b      	beq.n	8002f02 <HAL_UART_IRQHandler+0xd2>
 8002eea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002eee:	f003 0301 	and.w	r3, r3, #1
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d005      	beq.n	8002f02 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002efa:	f043 0202 	orr.w	r2, r3, #2
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002f02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002f06:	f003 0302 	and.w	r3, r3, #2
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d00b      	beq.n	8002f26 <HAL_UART_IRQHandler+0xf6>
 8002f0e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002f12:	f003 0301 	and.w	r3, r3, #1
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d005      	beq.n	8002f26 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f1e:	f043 0204 	orr.w	r2, r3, #4
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002f26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002f2a:	f003 0308 	and.w	r3, r3, #8
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d011      	beq.n	8002f56 <HAL_UART_IRQHandler+0x126>
 8002f32:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002f36:	f003 0320 	and.w	r3, r3, #32
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d105      	bne.n	8002f4a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002f3e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002f42:	f003 0301 	and.w	r3, r3, #1
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d005      	beq.n	8002f56 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f4e:	f043 0208 	orr.w	r2, r3, #8
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	f000 81f2 	beq.w	8003344 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002f60:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002f64:	f003 0320 	and.w	r3, r3, #32
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d008      	beq.n	8002f7e <HAL_UART_IRQHandler+0x14e>
 8002f6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002f70:	f003 0320 	and.w	r3, r3, #32
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d002      	beq.n	8002f7e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002f78:	6878      	ldr	r0, [r7, #4]
 8002f7a:	f000 fcfd 	bl	8003978 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	695b      	ldr	r3, [r3, #20]
 8002f84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	bf14      	ite	ne
 8002f8c:	2301      	movne	r3, #1
 8002f8e:	2300      	moveq	r3, #0
 8002f90:	b2db      	uxtb	r3, r3
 8002f92:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f9a:	f003 0308 	and.w	r3, r3, #8
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d103      	bne.n	8002faa <HAL_UART_IRQHandler+0x17a>
 8002fa2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d04f      	beq.n	800304a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002faa:	6878      	ldr	r0, [r7, #4]
 8002fac:	f000 fc07 	bl	80037be <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	695b      	ldr	r3, [r3, #20]
 8002fb6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d041      	beq.n	8003042 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	3314      	adds	r3, #20
 8002fc4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fc8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002fcc:	e853 3f00 	ldrex	r3, [r3]
 8002fd0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8002fd4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002fd8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002fdc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	3314      	adds	r3, #20
 8002fe6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8002fea:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8002fee:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ff2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8002ff6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8002ffa:	e841 2300 	strex	r3, r2, [r1]
 8002ffe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8003002:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003006:	2b00      	cmp	r3, #0
 8003008:	d1d9      	bne.n	8002fbe <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800300e:	2b00      	cmp	r3, #0
 8003010:	d013      	beq.n	800303a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003016:	4a7e      	ldr	r2, [pc, #504]	@ (8003210 <HAL_UART_IRQHandler+0x3e0>)
 8003018:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800301e:	4618      	mov	r0, r3
 8003020:	f7fe f996 	bl	8001350 <HAL_DMA_Abort_IT>
 8003024:	4603      	mov	r3, r0
 8003026:	2b00      	cmp	r3, #0
 8003028:	d016      	beq.n	8003058 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800302e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003030:	687a      	ldr	r2, [r7, #4]
 8003032:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003034:	4610      	mov	r0, r2
 8003036:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003038:	e00e      	b.n	8003058 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800303a:	6878      	ldr	r0, [r7, #4]
 800303c:	f000 f993 	bl	8003366 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003040:	e00a      	b.n	8003058 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003042:	6878      	ldr	r0, [r7, #4]
 8003044:	f000 f98f 	bl	8003366 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003048:	e006      	b.n	8003058 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800304a:	6878      	ldr	r0, [r7, #4]
 800304c:	f000 f98b 	bl	8003366 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	2200      	movs	r2, #0
 8003054:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8003056:	e175      	b.n	8003344 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003058:	bf00      	nop
    return;
 800305a:	e173      	b.n	8003344 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003060:	2b01      	cmp	r3, #1
 8003062:	f040 814f 	bne.w	8003304 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003066:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800306a:	f003 0310 	and.w	r3, r3, #16
 800306e:	2b00      	cmp	r3, #0
 8003070:	f000 8148 	beq.w	8003304 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003074:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003078:	f003 0310 	and.w	r3, r3, #16
 800307c:	2b00      	cmp	r3, #0
 800307e:	f000 8141 	beq.w	8003304 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003082:	2300      	movs	r3, #0
 8003084:	60bb      	str	r3, [r7, #8]
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	60bb      	str	r3, [r7, #8]
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	685b      	ldr	r3, [r3, #4]
 8003094:	60bb      	str	r3, [r7, #8]
 8003096:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	695b      	ldr	r3, [r3, #20]
 800309e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	f000 80b6 	beq.w	8003214 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	685b      	ldr	r3, [r3, #4]
 80030b0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80030b4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	f000 8145 	beq.w	8003348 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80030c2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80030c6:	429a      	cmp	r2, r3
 80030c8:	f080 813e 	bcs.w	8003348 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80030d2:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030d8:	699b      	ldr	r3, [r3, #24]
 80030da:	2b20      	cmp	r3, #32
 80030dc:	f000 8088 	beq.w	80031f0 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	330c      	adds	r3, #12
 80030e6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030ea:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80030ee:	e853 3f00 	ldrex	r3, [r3]
 80030f2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80030f6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80030fa:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80030fe:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	330c      	adds	r3, #12
 8003108:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800310c:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003110:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003114:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003118:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800311c:	e841 2300 	strex	r3, r2, [r1]
 8003120:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003124:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003128:	2b00      	cmp	r3, #0
 800312a:	d1d9      	bne.n	80030e0 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	3314      	adds	r3, #20
 8003132:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003134:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003136:	e853 3f00 	ldrex	r3, [r3]
 800313a:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800313c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800313e:	f023 0301 	bic.w	r3, r3, #1
 8003142:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	3314      	adds	r3, #20
 800314c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003150:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003154:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003156:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003158:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800315c:	e841 2300 	strex	r3, r2, [r1]
 8003160:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003162:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003164:	2b00      	cmp	r3, #0
 8003166:	d1e1      	bne.n	800312c <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	3314      	adds	r3, #20
 800316e:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003170:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003172:	e853 3f00 	ldrex	r3, [r3]
 8003176:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003178:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800317a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800317e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	3314      	adds	r3, #20
 8003188:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800318c:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800318e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003190:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003192:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003194:	e841 2300 	strex	r3, r2, [r1]
 8003198:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800319a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800319c:	2b00      	cmp	r3, #0
 800319e:	d1e3      	bne.n	8003168 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	2220      	movs	r2, #32
 80031a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2200      	movs	r2, #0
 80031ac:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	330c      	adds	r3, #12
 80031b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031b6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80031b8:	e853 3f00 	ldrex	r3, [r3]
 80031bc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80031be:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80031c0:	f023 0310 	bic.w	r3, r3, #16
 80031c4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	330c      	adds	r3, #12
 80031ce:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80031d2:	65ba      	str	r2, [r7, #88]	@ 0x58
 80031d4:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031d6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80031d8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80031da:	e841 2300 	strex	r3, r2, [r1]
 80031de:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80031e0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d1e3      	bne.n	80031ae <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031ea:	4618      	mov	r0, r3
 80031ec:	f7fe f874 	bl	80012d8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	2202      	movs	r2, #2
 80031f4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80031fe:	b29b      	uxth	r3, r3
 8003200:	1ad3      	subs	r3, r2, r3
 8003202:	b29b      	uxth	r3, r3
 8003204:	4619      	mov	r1, r3
 8003206:	6878      	ldr	r0, [r7, #4]
 8003208:	f000 f8b6 	bl	8003378 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800320c:	e09c      	b.n	8003348 <HAL_UART_IRQHandler+0x518>
 800320e:	bf00      	nop
 8003210:	08003883 	.word	0x08003883
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800321c:	b29b      	uxth	r3, r3
 800321e:	1ad3      	subs	r3, r2, r3
 8003220:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003228:	b29b      	uxth	r3, r3
 800322a:	2b00      	cmp	r3, #0
 800322c:	f000 808e 	beq.w	800334c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8003230:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003234:	2b00      	cmp	r3, #0
 8003236:	f000 8089 	beq.w	800334c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	330c      	adds	r3, #12
 8003240:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003242:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003244:	e853 3f00 	ldrex	r3, [r3]
 8003248:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800324a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800324c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003250:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	330c      	adds	r3, #12
 800325a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800325e:	647a      	str	r2, [r7, #68]	@ 0x44
 8003260:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003262:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003264:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003266:	e841 2300 	strex	r3, r2, [r1]
 800326a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800326c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800326e:	2b00      	cmp	r3, #0
 8003270:	d1e3      	bne.n	800323a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	3314      	adds	r3, #20
 8003278:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800327a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800327c:	e853 3f00 	ldrex	r3, [r3]
 8003280:	623b      	str	r3, [r7, #32]
   return(result);
 8003282:	6a3b      	ldr	r3, [r7, #32]
 8003284:	f023 0301 	bic.w	r3, r3, #1
 8003288:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	3314      	adds	r3, #20
 8003292:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003296:	633a      	str	r2, [r7, #48]	@ 0x30
 8003298:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800329a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800329c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800329e:	e841 2300 	strex	r3, r2, [r1]
 80032a2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80032a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d1e3      	bne.n	8003272 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	2220      	movs	r2, #32
 80032ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2200      	movs	r2, #0
 80032b6:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	330c      	adds	r3, #12
 80032be:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032c0:	693b      	ldr	r3, [r7, #16]
 80032c2:	e853 3f00 	ldrex	r3, [r3]
 80032c6:	60fb      	str	r3, [r7, #12]
   return(result);
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	f023 0310 	bic.w	r3, r3, #16
 80032ce:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	330c      	adds	r3, #12
 80032d8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80032dc:	61fa      	str	r2, [r7, #28]
 80032de:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032e0:	69b9      	ldr	r1, [r7, #24]
 80032e2:	69fa      	ldr	r2, [r7, #28]
 80032e4:	e841 2300 	strex	r3, r2, [r1]
 80032e8:	617b      	str	r3, [r7, #20]
   return(result);
 80032ea:	697b      	ldr	r3, [r7, #20]
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d1e3      	bne.n	80032b8 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	2202      	movs	r2, #2
 80032f4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80032f6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80032fa:	4619      	mov	r1, r3
 80032fc:	6878      	ldr	r0, [r7, #4]
 80032fe:	f000 f83b 	bl	8003378 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003302:	e023      	b.n	800334c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003304:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003308:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800330c:	2b00      	cmp	r3, #0
 800330e:	d009      	beq.n	8003324 <HAL_UART_IRQHandler+0x4f4>
 8003310:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003314:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003318:	2b00      	cmp	r3, #0
 800331a:	d003      	beq.n	8003324 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800331c:	6878      	ldr	r0, [r7, #4]
 800331e:	f000 fac4 	bl	80038aa <UART_Transmit_IT>
    return;
 8003322:	e014      	b.n	800334e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003324:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003328:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800332c:	2b00      	cmp	r3, #0
 800332e:	d00e      	beq.n	800334e <HAL_UART_IRQHandler+0x51e>
 8003330:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003334:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003338:	2b00      	cmp	r3, #0
 800333a:	d008      	beq.n	800334e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800333c:	6878      	ldr	r0, [r7, #4]
 800333e:	f000 fb03 	bl	8003948 <UART_EndTransmit_IT>
    return;
 8003342:	e004      	b.n	800334e <HAL_UART_IRQHandler+0x51e>
    return;
 8003344:	bf00      	nop
 8003346:	e002      	b.n	800334e <HAL_UART_IRQHandler+0x51e>
      return;
 8003348:	bf00      	nop
 800334a:	e000      	b.n	800334e <HAL_UART_IRQHandler+0x51e>
      return;
 800334c:	bf00      	nop
  }
}
 800334e:	37e8      	adds	r7, #232	@ 0xe8
 8003350:	46bd      	mov	sp, r7
 8003352:	bd80      	pop	{r7, pc}

08003354 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003354:	b480      	push	{r7}
 8003356:	b083      	sub	sp, #12
 8003358:	af00      	add	r7, sp, #0
 800335a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800335c:	bf00      	nop
 800335e:	370c      	adds	r7, #12
 8003360:	46bd      	mov	sp, r7
 8003362:	bc80      	pop	{r7}
 8003364:	4770      	bx	lr

08003366 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003366:	b480      	push	{r7}
 8003368:	b083      	sub	sp, #12
 800336a:	af00      	add	r7, sp, #0
 800336c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800336e:	bf00      	nop
 8003370:	370c      	adds	r7, #12
 8003372:	46bd      	mov	sp, r7
 8003374:	bc80      	pop	{r7}
 8003376:	4770      	bx	lr

08003378 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003378:	b480      	push	{r7}
 800337a:	b083      	sub	sp, #12
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
 8003380:	460b      	mov	r3, r1
 8003382:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003384:	bf00      	nop
 8003386:	370c      	adds	r7, #12
 8003388:	46bd      	mov	sp, r7
 800338a:	bc80      	pop	{r7}
 800338c:	4770      	bx	lr

0800338e <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800338e:	b580      	push	{r7, lr}
 8003390:	b09c      	sub	sp, #112	@ 0x70
 8003392:	af00      	add	r7, sp, #0
 8003394:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800339a:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f003 0320 	and.w	r3, r3, #32
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d172      	bne.n	8003490 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80033aa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80033ac:	2200      	movs	r2, #0
 80033ae:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80033b0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	330c      	adds	r3, #12
 80033b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033b8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80033ba:	e853 3f00 	ldrex	r3, [r3]
 80033be:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80033c0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80033c2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80033c6:	66bb      	str	r3, [r7, #104]	@ 0x68
 80033c8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	330c      	adds	r3, #12
 80033ce:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80033d0:	65ba      	str	r2, [r7, #88]	@ 0x58
 80033d2:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033d4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80033d6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80033d8:	e841 2300 	strex	r3, r2, [r1]
 80033dc:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80033de:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d1e5      	bne.n	80033b0 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80033e4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	3314      	adds	r3, #20
 80033ea:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80033ee:	e853 3f00 	ldrex	r3, [r3]
 80033f2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80033f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80033f6:	f023 0301 	bic.w	r3, r3, #1
 80033fa:	667b      	str	r3, [r7, #100]	@ 0x64
 80033fc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	3314      	adds	r3, #20
 8003402:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003404:	647a      	str	r2, [r7, #68]	@ 0x44
 8003406:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003408:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800340a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800340c:	e841 2300 	strex	r3, r2, [r1]
 8003410:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003412:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003414:	2b00      	cmp	r3, #0
 8003416:	d1e5      	bne.n	80033e4 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003418:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	3314      	adds	r3, #20
 800341e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003420:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003422:	e853 3f00 	ldrex	r3, [r3]
 8003426:	623b      	str	r3, [r7, #32]
   return(result);
 8003428:	6a3b      	ldr	r3, [r7, #32]
 800342a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800342e:	663b      	str	r3, [r7, #96]	@ 0x60
 8003430:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	3314      	adds	r3, #20
 8003436:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003438:	633a      	str	r2, [r7, #48]	@ 0x30
 800343a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800343c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800343e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003440:	e841 2300 	strex	r3, r2, [r1]
 8003444:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003446:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003448:	2b00      	cmp	r3, #0
 800344a:	d1e5      	bne.n	8003418 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800344c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800344e:	2220      	movs	r2, #32
 8003450:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003454:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003456:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003458:	2b01      	cmp	r3, #1
 800345a:	d119      	bne.n	8003490 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800345c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	330c      	adds	r3, #12
 8003462:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003464:	693b      	ldr	r3, [r7, #16]
 8003466:	e853 3f00 	ldrex	r3, [r3]
 800346a:	60fb      	str	r3, [r7, #12]
   return(result);
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	f023 0310 	bic.w	r3, r3, #16
 8003472:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003474:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	330c      	adds	r3, #12
 800347a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800347c:	61fa      	str	r2, [r7, #28]
 800347e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003480:	69b9      	ldr	r1, [r7, #24]
 8003482:	69fa      	ldr	r2, [r7, #28]
 8003484:	e841 2300 	strex	r3, r2, [r1]
 8003488:	617b      	str	r3, [r7, #20]
   return(result);
 800348a:	697b      	ldr	r3, [r7, #20]
 800348c:	2b00      	cmp	r3, #0
 800348e:	d1e5      	bne.n	800345c <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003490:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003492:	2200      	movs	r2, #0
 8003494:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003496:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003498:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800349a:	2b01      	cmp	r3, #1
 800349c:	d106      	bne.n	80034ac <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800349e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80034a0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80034a2:	4619      	mov	r1, r3
 80034a4:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80034a6:	f7ff ff67 	bl	8003378 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80034aa:	e002      	b.n	80034b2 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80034ac:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80034ae:	f7fd fa83 	bl	80009b8 <HAL_UART_RxCpltCallback>
}
 80034b2:	bf00      	nop
 80034b4:	3770      	adds	r7, #112	@ 0x70
 80034b6:	46bd      	mov	sp, r7
 80034b8:	bd80      	pop	{r7, pc}

080034ba <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80034ba:	b580      	push	{r7, lr}
 80034bc:	b084      	sub	sp, #16
 80034be:	af00      	add	r7, sp, #0
 80034c0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034c6:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	2201      	movs	r2, #1
 80034cc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034d2:	2b01      	cmp	r3, #1
 80034d4:	d108      	bne.n	80034e8 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80034da:	085b      	lsrs	r3, r3, #1
 80034dc:	b29b      	uxth	r3, r3
 80034de:	4619      	mov	r1, r3
 80034e0:	68f8      	ldr	r0, [r7, #12]
 80034e2:	f7ff ff49 	bl	8003378 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80034e6:	e002      	b.n	80034ee <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 80034e8:	68f8      	ldr	r0, [r7, #12]
 80034ea:	f7fd fa99 	bl	8000a20 <HAL_UART_RxHalfCpltCallback>
}
 80034ee:	bf00      	nop
 80034f0:	3710      	adds	r7, #16
 80034f2:	46bd      	mov	sp, r7
 80034f4:	bd80      	pop	{r7, pc}

080034f6 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80034f6:	b580      	push	{r7, lr}
 80034f8:	b084      	sub	sp, #16
 80034fa:	af00      	add	r7, sp, #0
 80034fc:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80034fe:	2300      	movs	r3, #0
 8003500:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003506:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8003508:	68bb      	ldr	r3, [r7, #8]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	695b      	ldr	r3, [r3, #20]
 800350e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003512:	2b00      	cmp	r3, #0
 8003514:	bf14      	ite	ne
 8003516:	2301      	movne	r3, #1
 8003518:	2300      	moveq	r3, #0
 800351a:	b2db      	uxtb	r3, r3
 800351c:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800351e:	68bb      	ldr	r3, [r7, #8]
 8003520:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003524:	b2db      	uxtb	r3, r3
 8003526:	2b21      	cmp	r3, #33	@ 0x21
 8003528:	d108      	bne.n	800353c <UART_DMAError+0x46>
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	2b00      	cmp	r3, #0
 800352e:	d005      	beq.n	800353c <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8003530:	68bb      	ldr	r3, [r7, #8]
 8003532:	2200      	movs	r2, #0
 8003534:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8003536:	68b8      	ldr	r0, [r7, #8]
 8003538:	f000 f91a 	bl	8003770 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800353c:	68bb      	ldr	r3, [r7, #8]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	695b      	ldr	r3, [r3, #20]
 8003542:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003546:	2b00      	cmp	r3, #0
 8003548:	bf14      	ite	ne
 800354a:	2301      	movne	r3, #1
 800354c:	2300      	moveq	r3, #0
 800354e:	b2db      	uxtb	r3, r3
 8003550:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8003552:	68bb      	ldr	r3, [r7, #8]
 8003554:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003558:	b2db      	uxtb	r3, r3
 800355a:	2b22      	cmp	r3, #34	@ 0x22
 800355c:	d108      	bne.n	8003570 <UART_DMAError+0x7a>
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	2b00      	cmp	r3, #0
 8003562:	d005      	beq.n	8003570 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8003564:	68bb      	ldr	r3, [r7, #8]
 8003566:	2200      	movs	r2, #0
 8003568:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 800356a:	68b8      	ldr	r0, [r7, #8]
 800356c:	f000 f927 	bl	80037be <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8003570:	68bb      	ldr	r3, [r7, #8]
 8003572:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003574:	f043 0210 	orr.w	r2, r3, #16
 8003578:	68bb      	ldr	r3, [r7, #8]
 800357a:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800357c:	68b8      	ldr	r0, [r7, #8]
 800357e:	f7ff fef2 	bl	8003366 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003582:	bf00      	nop
 8003584:	3710      	adds	r7, #16
 8003586:	46bd      	mov	sp, r7
 8003588:	bd80      	pop	{r7, pc}

0800358a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800358a:	b580      	push	{r7, lr}
 800358c:	b086      	sub	sp, #24
 800358e:	af00      	add	r7, sp, #0
 8003590:	60f8      	str	r0, [r7, #12]
 8003592:	60b9      	str	r1, [r7, #8]
 8003594:	603b      	str	r3, [r7, #0]
 8003596:	4613      	mov	r3, r2
 8003598:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800359a:	e03b      	b.n	8003614 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800359c:	6a3b      	ldr	r3, [r7, #32]
 800359e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035a2:	d037      	beq.n	8003614 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035a4:	f7fd fca2 	bl	8000eec <HAL_GetTick>
 80035a8:	4602      	mov	r2, r0
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	1ad3      	subs	r3, r2, r3
 80035ae:	6a3a      	ldr	r2, [r7, #32]
 80035b0:	429a      	cmp	r2, r3
 80035b2:	d302      	bcc.n	80035ba <UART_WaitOnFlagUntilTimeout+0x30>
 80035b4:	6a3b      	ldr	r3, [r7, #32]
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d101      	bne.n	80035be <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80035ba:	2303      	movs	r3, #3
 80035bc:	e03a      	b.n	8003634 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	68db      	ldr	r3, [r3, #12]
 80035c4:	f003 0304 	and.w	r3, r3, #4
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d023      	beq.n	8003614 <UART_WaitOnFlagUntilTimeout+0x8a>
 80035cc:	68bb      	ldr	r3, [r7, #8]
 80035ce:	2b80      	cmp	r3, #128	@ 0x80
 80035d0:	d020      	beq.n	8003614 <UART_WaitOnFlagUntilTimeout+0x8a>
 80035d2:	68bb      	ldr	r3, [r7, #8]
 80035d4:	2b40      	cmp	r3, #64	@ 0x40
 80035d6:	d01d      	beq.n	8003614 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f003 0308 	and.w	r3, r3, #8
 80035e2:	2b08      	cmp	r3, #8
 80035e4:	d116      	bne.n	8003614 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80035e6:	2300      	movs	r3, #0
 80035e8:	617b      	str	r3, [r7, #20]
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	617b      	str	r3, [r7, #20]
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	685b      	ldr	r3, [r3, #4]
 80035f8:	617b      	str	r3, [r7, #20]
 80035fa:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80035fc:	68f8      	ldr	r0, [r7, #12]
 80035fe:	f000 f8de 	bl	80037be <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	2208      	movs	r2, #8
 8003606:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	2200      	movs	r2, #0
 800360c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003610:	2301      	movs	r3, #1
 8003612:	e00f      	b.n	8003634 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	681a      	ldr	r2, [r3, #0]
 800361a:	68bb      	ldr	r3, [r7, #8]
 800361c:	4013      	ands	r3, r2
 800361e:	68ba      	ldr	r2, [r7, #8]
 8003620:	429a      	cmp	r2, r3
 8003622:	bf0c      	ite	eq
 8003624:	2301      	moveq	r3, #1
 8003626:	2300      	movne	r3, #0
 8003628:	b2db      	uxtb	r3, r3
 800362a:	461a      	mov	r2, r3
 800362c:	79fb      	ldrb	r3, [r7, #7]
 800362e:	429a      	cmp	r2, r3
 8003630:	d0b4      	beq.n	800359c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003632:	2300      	movs	r3, #0
}
 8003634:	4618      	mov	r0, r3
 8003636:	3718      	adds	r7, #24
 8003638:	46bd      	mov	sp, r7
 800363a:	bd80      	pop	{r7, pc}

0800363c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800363c:	b580      	push	{r7, lr}
 800363e:	b098      	sub	sp, #96	@ 0x60
 8003640:	af00      	add	r7, sp, #0
 8003642:	60f8      	str	r0, [r7, #12]
 8003644:	60b9      	str	r1, [r7, #8]
 8003646:	4613      	mov	r3, r2
 8003648:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800364a:	68ba      	ldr	r2, [r7, #8]
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	88fa      	ldrh	r2, [r7, #6]
 8003654:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	2200      	movs	r2, #0
 800365a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	2222      	movs	r2, #34	@ 0x22
 8003660:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003668:	4a3e      	ldr	r2, [pc, #248]	@ (8003764 <UART_Start_Receive_DMA+0x128>)
 800366a:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003670:	4a3d      	ldr	r2, [pc, #244]	@ (8003768 <UART_Start_Receive_DMA+0x12c>)
 8003672:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003678:	4a3c      	ldr	r2, [pc, #240]	@ (800376c <UART_Start_Receive_DMA+0x130>)
 800367a:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003680:	2200      	movs	r2, #0
 8003682:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8003684:	f107 0308 	add.w	r3, r7, #8
 8003688:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	3304      	adds	r3, #4
 8003694:	4619      	mov	r1, r3
 8003696:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003698:	681a      	ldr	r2, [r3, #0]
 800369a:	88fb      	ldrh	r3, [r7, #6]
 800369c:	f7fd fdbc 	bl	8001218 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80036a0:	2300      	movs	r3, #0
 80036a2:	613b      	str	r3, [r7, #16]
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	613b      	str	r3, [r7, #16]
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	685b      	ldr	r3, [r3, #4]
 80036b2:	613b      	str	r3, [r7, #16]
 80036b4:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	691b      	ldr	r3, [r3, #16]
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d019      	beq.n	80036f2 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	330c      	adds	r3, #12
 80036c4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80036c8:	e853 3f00 	ldrex	r3, [r3]
 80036cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80036ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80036d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80036d4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	330c      	adds	r3, #12
 80036dc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80036de:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80036e0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036e2:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80036e4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80036e6:	e841 2300 	strex	r3, r2, [r1]
 80036ea:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80036ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d1e5      	bne.n	80036be <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	3314      	adds	r3, #20
 80036f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80036fc:	e853 3f00 	ldrex	r3, [r3]
 8003700:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003702:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003704:	f043 0301 	orr.w	r3, r3, #1
 8003708:	657b      	str	r3, [r7, #84]	@ 0x54
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	3314      	adds	r3, #20
 8003710:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003712:	63ba      	str	r2, [r7, #56]	@ 0x38
 8003714:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003716:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8003718:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800371a:	e841 2300 	strex	r3, r2, [r1]
 800371e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003720:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003722:	2b00      	cmp	r3, #0
 8003724:	d1e5      	bne.n	80036f2 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	3314      	adds	r3, #20
 800372c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800372e:	69bb      	ldr	r3, [r7, #24]
 8003730:	e853 3f00 	ldrex	r3, [r3]
 8003734:	617b      	str	r3, [r7, #20]
   return(result);
 8003736:	697b      	ldr	r3, [r7, #20]
 8003738:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800373c:	653b      	str	r3, [r7, #80]	@ 0x50
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	3314      	adds	r3, #20
 8003744:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8003746:	627a      	str	r2, [r7, #36]	@ 0x24
 8003748:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800374a:	6a39      	ldr	r1, [r7, #32]
 800374c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800374e:	e841 2300 	strex	r3, r2, [r1]
 8003752:	61fb      	str	r3, [r7, #28]
   return(result);
 8003754:	69fb      	ldr	r3, [r7, #28]
 8003756:	2b00      	cmp	r3, #0
 8003758:	d1e5      	bne.n	8003726 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 800375a:	2300      	movs	r3, #0
}
 800375c:	4618      	mov	r0, r3
 800375e:	3760      	adds	r7, #96	@ 0x60
 8003760:	46bd      	mov	sp, r7
 8003762:	bd80      	pop	{r7, pc}
 8003764:	0800338f 	.word	0x0800338f
 8003768:	080034bb 	.word	0x080034bb
 800376c:	080034f7 	.word	0x080034f7

08003770 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8003770:	b480      	push	{r7}
 8003772:	b089      	sub	sp, #36	@ 0x24
 8003774:	af00      	add	r7, sp, #0
 8003776:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	330c      	adds	r3, #12
 800377e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	e853 3f00 	ldrex	r3, [r3]
 8003786:	60bb      	str	r3, [r7, #8]
   return(result);
 8003788:	68bb      	ldr	r3, [r7, #8]
 800378a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800378e:	61fb      	str	r3, [r7, #28]
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	330c      	adds	r3, #12
 8003796:	69fa      	ldr	r2, [r7, #28]
 8003798:	61ba      	str	r2, [r7, #24]
 800379a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800379c:	6979      	ldr	r1, [r7, #20]
 800379e:	69ba      	ldr	r2, [r7, #24]
 80037a0:	e841 2300 	strex	r3, r2, [r1]
 80037a4:	613b      	str	r3, [r7, #16]
   return(result);
 80037a6:	693b      	ldr	r3, [r7, #16]
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d1e5      	bne.n	8003778 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2220      	movs	r2, #32
 80037b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 80037b4:	bf00      	nop
 80037b6:	3724      	adds	r7, #36	@ 0x24
 80037b8:	46bd      	mov	sp, r7
 80037ba:	bc80      	pop	{r7}
 80037bc:	4770      	bx	lr

080037be <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80037be:	b480      	push	{r7}
 80037c0:	b095      	sub	sp, #84	@ 0x54
 80037c2:	af00      	add	r7, sp, #0
 80037c4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	330c      	adds	r3, #12
 80037cc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037d0:	e853 3f00 	ldrex	r3, [r3]
 80037d4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80037d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037d8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80037dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	330c      	adds	r3, #12
 80037e4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80037e6:	643a      	str	r2, [r7, #64]	@ 0x40
 80037e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037ea:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80037ec:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80037ee:	e841 2300 	strex	r3, r2, [r1]
 80037f2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80037f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d1e5      	bne.n	80037c6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	3314      	adds	r3, #20
 8003800:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003802:	6a3b      	ldr	r3, [r7, #32]
 8003804:	e853 3f00 	ldrex	r3, [r3]
 8003808:	61fb      	str	r3, [r7, #28]
   return(result);
 800380a:	69fb      	ldr	r3, [r7, #28]
 800380c:	f023 0301 	bic.w	r3, r3, #1
 8003810:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	3314      	adds	r3, #20
 8003818:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800381a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800381c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800381e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003820:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003822:	e841 2300 	strex	r3, r2, [r1]
 8003826:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003828:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800382a:	2b00      	cmp	r3, #0
 800382c:	d1e5      	bne.n	80037fa <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003832:	2b01      	cmp	r3, #1
 8003834:	d119      	bne.n	800386a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	330c      	adds	r3, #12
 800383c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	e853 3f00 	ldrex	r3, [r3]
 8003844:	60bb      	str	r3, [r7, #8]
   return(result);
 8003846:	68bb      	ldr	r3, [r7, #8]
 8003848:	f023 0310 	bic.w	r3, r3, #16
 800384c:	647b      	str	r3, [r7, #68]	@ 0x44
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	330c      	adds	r3, #12
 8003854:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003856:	61ba      	str	r2, [r7, #24]
 8003858:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800385a:	6979      	ldr	r1, [r7, #20]
 800385c:	69ba      	ldr	r2, [r7, #24]
 800385e:	e841 2300 	strex	r3, r2, [r1]
 8003862:	613b      	str	r3, [r7, #16]
   return(result);
 8003864:	693b      	ldr	r3, [r7, #16]
 8003866:	2b00      	cmp	r3, #0
 8003868:	d1e5      	bne.n	8003836 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	2220      	movs	r2, #32
 800386e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	2200      	movs	r2, #0
 8003876:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003878:	bf00      	nop
 800387a:	3754      	adds	r7, #84	@ 0x54
 800387c:	46bd      	mov	sp, r7
 800387e:	bc80      	pop	{r7}
 8003880:	4770      	bx	lr

08003882 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003882:	b580      	push	{r7, lr}
 8003884:	b084      	sub	sp, #16
 8003886:	af00      	add	r7, sp, #0
 8003888:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800388e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	2200      	movs	r2, #0
 8003894:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	2200      	movs	r2, #0
 800389a:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800389c:	68f8      	ldr	r0, [r7, #12]
 800389e:	f7ff fd62 	bl	8003366 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80038a2:	bf00      	nop
 80038a4:	3710      	adds	r7, #16
 80038a6:	46bd      	mov	sp, r7
 80038a8:	bd80      	pop	{r7, pc}

080038aa <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80038aa:	b480      	push	{r7}
 80038ac:	b085      	sub	sp, #20
 80038ae:	af00      	add	r7, sp, #0
 80038b0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80038b8:	b2db      	uxtb	r3, r3
 80038ba:	2b21      	cmp	r3, #33	@ 0x21
 80038bc:	d13e      	bne.n	800393c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	689b      	ldr	r3, [r3, #8]
 80038c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80038c6:	d114      	bne.n	80038f2 <UART_Transmit_IT+0x48>
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	691b      	ldr	r3, [r3, #16]
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d110      	bne.n	80038f2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	6a1b      	ldr	r3, [r3, #32]
 80038d4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	881b      	ldrh	r3, [r3, #0]
 80038da:	461a      	mov	r2, r3
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80038e4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	6a1b      	ldr	r3, [r3, #32]
 80038ea:	1c9a      	adds	r2, r3, #2
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	621a      	str	r2, [r3, #32]
 80038f0:	e008      	b.n	8003904 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	6a1b      	ldr	r3, [r3, #32]
 80038f6:	1c59      	adds	r1, r3, #1
 80038f8:	687a      	ldr	r2, [r7, #4]
 80038fa:	6211      	str	r1, [r2, #32]
 80038fc:	781a      	ldrb	r2, [r3, #0]
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003908:	b29b      	uxth	r3, r3
 800390a:	3b01      	subs	r3, #1
 800390c:	b29b      	uxth	r3, r3
 800390e:	687a      	ldr	r2, [r7, #4]
 8003910:	4619      	mov	r1, r3
 8003912:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8003914:	2b00      	cmp	r3, #0
 8003916:	d10f      	bne.n	8003938 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	68da      	ldr	r2, [r3, #12]
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003926:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	68da      	ldr	r2, [r3, #12]
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003936:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003938:	2300      	movs	r3, #0
 800393a:	e000      	b.n	800393e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800393c:	2302      	movs	r3, #2
  }
}
 800393e:	4618      	mov	r0, r3
 8003940:	3714      	adds	r7, #20
 8003942:	46bd      	mov	sp, r7
 8003944:	bc80      	pop	{r7}
 8003946:	4770      	bx	lr

08003948 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003948:	b580      	push	{r7, lr}
 800394a:	b082      	sub	sp, #8
 800394c:	af00      	add	r7, sp, #0
 800394e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	68da      	ldr	r2, [r3, #12]
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800395e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2220      	movs	r2, #32
 8003964:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003968:	6878      	ldr	r0, [r7, #4]
 800396a:	f7ff fcf3 	bl	8003354 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800396e:	2300      	movs	r3, #0
}
 8003970:	4618      	mov	r0, r3
 8003972:	3708      	adds	r7, #8
 8003974:	46bd      	mov	sp, r7
 8003976:	bd80      	pop	{r7, pc}

08003978 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003978:	b580      	push	{r7, lr}
 800397a:	b08c      	sub	sp, #48	@ 0x30
 800397c:	af00      	add	r7, sp, #0
 800397e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003986:	b2db      	uxtb	r3, r3
 8003988:	2b22      	cmp	r3, #34	@ 0x22
 800398a:	f040 80ae 	bne.w	8003aea <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	689b      	ldr	r3, [r3, #8]
 8003992:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003996:	d117      	bne.n	80039c8 <UART_Receive_IT+0x50>
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	691b      	ldr	r3, [r3, #16]
 800399c:	2b00      	cmp	r3, #0
 800399e:	d113      	bne.n	80039c8 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80039a0:	2300      	movs	r3, #0
 80039a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039a8:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	685b      	ldr	r3, [r3, #4]
 80039b0:	b29b      	uxth	r3, r3
 80039b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80039b6:	b29a      	uxth	r2, r3
 80039b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039ba:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039c0:	1c9a      	adds	r2, r3, #2
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	629a      	str	r2, [r3, #40]	@ 0x28
 80039c6:	e026      	b.n	8003a16 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80039ce:	2300      	movs	r3, #0
 80039d0:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	689b      	ldr	r3, [r3, #8]
 80039d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80039da:	d007      	beq.n	80039ec <UART_Receive_IT+0x74>
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	689b      	ldr	r3, [r3, #8]
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d10a      	bne.n	80039fa <UART_Receive_IT+0x82>
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	691b      	ldr	r3, [r3, #16]
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d106      	bne.n	80039fa <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	685b      	ldr	r3, [r3, #4]
 80039f2:	b2da      	uxtb	r2, r3
 80039f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039f6:	701a      	strb	r2, [r3, #0]
 80039f8:	e008      	b.n	8003a0c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	685b      	ldr	r3, [r3, #4]
 8003a00:	b2db      	uxtb	r3, r3
 8003a02:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003a06:	b2da      	uxtb	r2, r3
 8003a08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a0a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a10:	1c5a      	adds	r2, r3, #1
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003a1a:	b29b      	uxth	r3, r3
 8003a1c:	3b01      	subs	r3, #1
 8003a1e:	b29b      	uxth	r3, r3
 8003a20:	687a      	ldr	r2, [r7, #4]
 8003a22:	4619      	mov	r1, r3
 8003a24:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d15d      	bne.n	8003ae6 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	68da      	ldr	r2, [r3, #12]
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f022 0220 	bic.w	r2, r2, #32
 8003a38:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	68da      	ldr	r2, [r3, #12]
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003a48:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	695a      	ldr	r2, [r3, #20]
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f022 0201 	bic.w	r2, r2, #1
 8003a58:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	2220      	movs	r2, #32
 8003a5e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	2200      	movs	r2, #0
 8003a66:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a6c:	2b01      	cmp	r3, #1
 8003a6e:	d135      	bne.n	8003adc <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	2200      	movs	r2, #0
 8003a74:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	330c      	adds	r3, #12
 8003a7c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a7e:	697b      	ldr	r3, [r7, #20]
 8003a80:	e853 3f00 	ldrex	r3, [r3]
 8003a84:	613b      	str	r3, [r7, #16]
   return(result);
 8003a86:	693b      	ldr	r3, [r7, #16]
 8003a88:	f023 0310 	bic.w	r3, r3, #16
 8003a8c:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	330c      	adds	r3, #12
 8003a94:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a96:	623a      	str	r2, [r7, #32]
 8003a98:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a9a:	69f9      	ldr	r1, [r7, #28]
 8003a9c:	6a3a      	ldr	r2, [r7, #32]
 8003a9e:	e841 2300 	strex	r3, r2, [r1]
 8003aa2:	61bb      	str	r3, [r7, #24]
   return(result);
 8003aa4:	69bb      	ldr	r3, [r7, #24]
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d1e5      	bne.n	8003a76 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f003 0310 	and.w	r3, r3, #16
 8003ab4:	2b10      	cmp	r3, #16
 8003ab6:	d10a      	bne.n	8003ace <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003ab8:	2300      	movs	r3, #0
 8003aba:	60fb      	str	r3, [r7, #12]
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	60fb      	str	r3, [r7, #12]
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	685b      	ldr	r3, [r3, #4]
 8003aca:	60fb      	str	r3, [r7, #12]
 8003acc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003ad2:	4619      	mov	r1, r3
 8003ad4:	6878      	ldr	r0, [r7, #4]
 8003ad6:	f7ff fc4f 	bl	8003378 <HAL_UARTEx_RxEventCallback>
 8003ada:	e002      	b.n	8003ae2 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003adc:	6878      	ldr	r0, [r7, #4]
 8003ade:	f7fc ff6b 	bl	80009b8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003ae2:	2300      	movs	r3, #0
 8003ae4:	e002      	b.n	8003aec <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8003ae6:	2300      	movs	r3, #0
 8003ae8:	e000      	b.n	8003aec <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8003aea:	2302      	movs	r3, #2
  }
}
 8003aec:	4618      	mov	r0, r3
 8003aee:	3730      	adds	r7, #48	@ 0x30
 8003af0:	46bd      	mov	sp, r7
 8003af2:	bd80      	pop	{r7, pc}

08003af4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003af4:	b580      	push	{r7, lr}
 8003af6:	b084      	sub	sp, #16
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	691b      	ldr	r3, [r3, #16]
 8003b02:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	68da      	ldr	r2, [r3, #12]
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	430a      	orrs	r2, r1
 8003b10:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	689a      	ldr	r2, [r3, #8]
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	691b      	ldr	r3, [r3, #16]
 8003b1a:	431a      	orrs	r2, r3
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	695b      	ldr	r3, [r3, #20]
 8003b20:	4313      	orrs	r3, r2
 8003b22:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	68db      	ldr	r3, [r3, #12]
 8003b2a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8003b2e:	f023 030c 	bic.w	r3, r3, #12
 8003b32:	687a      	ldr	r2, [r7, #4]
 8003b34:	6812      	ldr	r2, [r2, #0]
 8003b36:	68b9      	ldr	r1, [r7, #8]
 8003b38:	430b      	orrs	r3, r1
 8003b3a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	695b      	ldr	r3, [r3, #20]
 8003b42:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	699a      	ldr	r2, [r3, #24]
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	430a      	orrs	r2, r1
 8003b50:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	4a2c      	ldr	r2, [pc, #176]	@ (8003c08 <UART_SetConfig+0x114>)
 8003b58:	4293      	cmp	r3, r2
 8003b5a:	d103      	bne.n	8003b64 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003b5c:	f7ff f836 	bl	8002bcc <HAL_RCC_GetPCLK2Freq>
 8003b60:	60f8      	str	r0, [r7, #12]
 8003b62:	e002      	b.n	8003b6a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003b64:	f7ff f81e 	bl	8002ba4 <HAL_RCC_GetPCLK1Freq>
 8003b68:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003b6a:	68fa      	ldr	r2, [r7, #12]
 8003b6c:	4613      	mov	r3, r2
 8003b6e:	009b      	lsls	r3, r3, #2
 8003b70:	4413      	add	r3, r2
 8003b72:	009a      	lsls	r2, r3, #2
 8003b74:	441a      	add	r2, r3
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	685b      	ldr	r3, [r3, #4]
 8003b7a:	009b      	lsls	r3, r3, #2
 8003b7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b80:	4a22      	ldr	r2, [pc, #136]	@ (8003c0c <UART_SetConfig+0x118>)
 8003b82:	fba2 2303 	umull	r2, r3, r2, r3
 8003b86:	095b      	lsrs	r3, r3, #5
 8003b88:	0119      	lsls	r1, r3, #4
 8003b8a:	68fa      	ldr	r2, [r7, #12]
 8003b8c:	4613      	mov	r3, r2
 8003b8e:	009b      	lsls	r3, r3, #2
 8003b90:	4413      	add	r3, r2
 8003b92:	009a      	lsls	r2, r3, #2
 8003b94:	441a      	add	r2, r3
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	685b      	ldr	r3, [r3, #4]
 8003b9a:	009b      	lsls	r3, r3, #2
 8003b9c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003ba0:	4b1a      	ldr	r3, [pc, #104]	@ (8003c0c <UART_SetConfig+0x118>)
 8003ba2:	fba3 0302 	umull	r0, r3, r3, r2
 8003ba6:	095b      	lsrs	r3, r3, #5
 8003ba8:	2064      	movs	r0, #100	@ 0x64
 8003baa:	fb00 f303 	mul.w	r3, r0, r3
 8003bae:	1ad3      	subs	r3, r2, r3
 8003bb0:	011b      	lsls	r3, r3, #4
 8003bb2:	3332      	adds	r3, #50	@ 0x32
 8003bb4:	4a15      	ldr	r2, [pc, #84]	@ (8003c0c <UART_SetConfig+0x118>)
 8003bb6:	fba2 2303 	umull	r2, r3, r2, r3
 8003bba:	095b      	lsrs	r3, r3, #5
 8003bbc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003bc0:	4419      	add	r1, r3
 8003bc2:	68fa      	ldr	r2, [r7, #12]
 8003bc4:	4613      	mov	r3, r2
 8003bc6:	009b      	lsls	r3, r3, #2
 8003bc8:	4413      	add	r3, r2
 8003bca:	009a      	lsls	r2, r3, #2
 8003bcc:	441a      	add	r2, r3
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	685b      	ldr	r3, [r3, #4]
 8003bd2:	009b      	lsls	r3, r3, #2
 8003bd4:	fbb2 f2f3 	udiv	r2, r2, r3
 8003bd8:	4b0c      	ldr	r3, [pc, #48]	@ (8003c0c <UART_SetConfig+0x118>)
 8003bda:	fba3 0302 	umull	r0, r3, r3, r2
 8003bde:	095b      	lsrs	r3, r3, #5
 8003be0:	2064      	movs	r0, #100	@ 0x64
 8003be2:	fb00 f303 	mul.w	r3, r0, r3
 8003be6:	1ad3      	subs	r3, r2, r3
 8003be8:	011b      	lsls	r3, r3, #4
 8003bea:	3332      	adds	r3, #50	@ 0x32
 8003bec:	4a07      	ldr	r2, [pc, #28]	@ (8003c0c <UART_SetConfig+0x118>)
 8003bee:	fba2 2303 	umull	r2, r3, r2, r3
 8003bf2:	095b      	lsrs	r3, r3, #5
 8003bf4:	f003 020f 	and.w	r2, r3, #15
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	440a      	add	r2, r1
 8003bfe:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003c00:	bf00      	nop
 8003c02:	3710      	adds	r7, #16
 8003c04:	46bd      	mov	sp, r7
 8003c06:	bd80      	pop	{r7, pc}
 8003c08:	40013800 	.word	0x40013800
 8003c0c:	51eb851f 	.word	0x51eb851f

08003c10 <std>:
 8003c10:	2300      	movs	r3, #0
 8003c12:	b510      	push	{r4, lr}
 8003c14:	4604      	mov	r4, r0
 8003c16:	e9c0 3300 	strd	r3, r3, [r0]
 8003c1a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003c1e:	6083      	str	r3, [r0, #8]
 8003c20:	8181      	strh	r1, [r0, #12]
 8003c22:	6643      	str	r3, [r0, #100]	@ 0x64
 8003c24:	81c2      	strh	r2, [r0, #14]
 8003c26:	6183      	str	r3, [r0, #24]
 8003c28:	4619      	mov	r1, r3
 8003c2a:	2208      	movs	r2, #8
 8003c2c:	305c      	adds	r0, #92	@ 0x5c
 8003c2e:	f000 fa01 	bl	8004034 <memset>
 8003c32:	4b0d      	ldr	r3, [pc, #52]	@ (8003c68 <std+0x58>)
 8003c34:	6224      	str	r4, [r4, #32]
 8003c36:	6263      	str	r3, [r4, #36]	@ 0x24
 8003c38:	4b0c      	ldr	r3, [pc, #48]	@ (8003c6c <std+0x5c>)
 8003c3a:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003c3c:	4b0c      	ldr	r3, [pc, #48]	@ (8003c70 <std+0x60>)
 8003c3e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003c40:	4b0c      	ldr	r3, [pc, #48]	@ (8003c74 <std+0x64>)
 8003c42:	6323      	str	r3, [r4, #48]	@ 0x30
 8003c44:	4b0c      	ldr	r3, [pc, #48]	@ (8003c78 <std+0x68>)
 8003c46:	429c      	cmp	r4, r3
 8003c48:	d006      	beq.n	8003c58 <std+0x48>
 8003c4a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003c4e:	4294      	cmp	r4, r2
 8003c50:	d002      	beq.n	8003c58 <std+0x48>
 8003c52:	33d0      	adds	r3, #208	@ 0xd0
 8003c54:	429c      	cmp	r4, r3
 8003c56:	d105      	bne.n	8003c64 <std+0x54>
 8003c58:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003c5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003c60:	f000 ba60 	b.w	8004124 <__retarget_lock_init_recursive>
 8003c64:	bd10      	pop	{r4, pc}
 8003c66:	bf00      	nop
 8003c68:	08003e85 	.word	0x08003e85
 8003c6c:	08003ea7 	.word	0x08003ea7
 8003c70:	08003edf 	.word	0x08003edf
 8003c74:	08003f03 	.word	0x08003f03
 8003c78:	200002c0 	.word	0x200002c0

08003c7c <stdio_exit_handler>:
 8003c7c:	4a02      	ldr	r2, [pc, #8]	@ (8003c88 <stdio_exit_handler+0xc>)
 8003c7e:	4903      	ldr	r1, [pc, #12]	@ (8003c8c <stdio_exit_handler+0x10>)
 8003c80:	4803      	ldr	r0, [pc, #12]	@ (8003c90 <stdio_exit_handler+0x14>)
 8003c82:	f000 b869 	b.w	8003d58 <_fwalk_sglue>
 8003c86:	bf00      	nop
 8003c88:	2000004c 	.word	0x2000004c
 8003c8c:	080049bd 	.word	0x080049bd
 8003c90:	2000005c 	.word	0x2000005c

08003c94 <cleanup_stdio>:
 8003c94:	6841      	ldr	r1, [r0, #4]
 8003c96:	4b0c      	ldr	r3, [pc, #48]	@ (8003cc8 <cleanup_stdio+0x34>)
 8003c98:	b510      	push	{r4, lr}
 8003c9a:	4299      	cmp	r1, r3
 8003c9c:	4604      	mov	r4, r0
 8003c9e:	d001      	beq.n	8003ca4 <cleanup_stdio+0x10>
 8003ca0:	f000 fe8c 	bl	80049bc <_fflush_r>
 8003ca4:	68a1      	ldr	r1, [r4, #8]
 8003ca6:	4b09      	ldr	r3, [pc, #36]	@ (8003ccc <cleanup_stdio+0x38>)
 8003ca8:	4299      	cmp	r1, r3
 8003caa:	d002      	beq.n	8003cb2 <cleanup_stdio+0x1e>
 8003cac:	4620      	mov	r0, r4
 8003cae:	f000 fe85 	bl	80049bc <_fflush_r>
 8003cb2:	68e1      	ldr	r1, [r4, #12]
 8003cb4:	4b06      	ldr	r3, [pc, #24]	@ (8003cd0 <cleanup_stdio+0x3c>)
 8003cb6:	4299      	cmp	r1, r3
 8003cb8:	d004      	beq.n	8003cc4 <cleanup_stdio+0x30>
 8003cba:	4620      	mov	r0, r4
 8003cbc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003cc0:	f000 be7c 	b.w	80049bc <_fflush_r>
 8003cc4:	bd10      	pop	{r4, pc}
 8003cc6:	bf00      	nop
 8003cc8:	200002c0 	.word	0x200002c0
 8003ccc:	20000328 	.word	0x20000328
 8003cd0:	20000390 	.word	0x20000390

08003cd4 <global_stdio_init.part.0>:
 8003cd4:	b510      	push	{r4, lr}
 8003cd6:	4b0b      	ldr	r3, [pc, #44]	@ (8003d04 <global_stdio_init.part.0+0x30>)
 8003cd8:	4c0b      	ldr	r4, [pc, #44]	@ (8003d08 <global_stdio_init.part.0+0x34>)
 8003cda:	4a0c      	ldr	r2, [pc, #48]	@ (8003d0c <global_stdio_init.part.0+0x38>)
 8003cdc:	4620      	mov	r0, r4
 8003cde:	601a      	str	r2, [r3, #0]
 8003ce0:	2104      	movs	r1, #4
 8003ce2:	2200      	movs	r2, #0
 8003ce4:	f7ff ff94 	bl	8003c10 <std>
 8003ce8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003cec:	2201      	movs	r2, #1
 8003cee:	2109      	movs	r1, #9
 8003cf0:	f7ff ff8e 	bl	8003c10 <std>
 8003cf4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003cf8:	2202      	movs	r2, #2
 8003cfa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003cfe:	2112      	movs	r1, #18
 8003d00:	f7ff bf86 	b.w	8003c10 <std>
 8003d04:	200003f8 	.word	0x200003f8
 8003d08:	200002c0 	.word	0x200002c0
 8003d0c:	08003c7d 	.word	0x08003c7d

08003d10 <__sfp_lock_acquire>:
 8003d10:	4801      	ldr	r0, [pc, #4]	@ (8003d18 <__sfp_lock_acquire+0x8>)
 8003d12:	f000 ba08 	b.w	8004126 <__retarget_lock_acquire_recursive>
 8003d16:	bf00      	nop
 8003d18:	20000401 	.word	0x20000401

08003d1c <__sfp_lock_release>:
 8003d1c:	4801      	ldr	r0, [pc, #4]	@ (8003d24 <__sfp_lock_release+0x8>)
 8003d1e:	f000 ba03 	b.w	8004128 <__retarget_lock_release_recursive>
 8003d22:	bf00      	nop
 8003d24:	20000401 	.word	0x20000401

08003d28 <__sinit>:
 8003d28:	b510      	push	{r4, lr}
 8003d2a:	4604      	mov	r4, r0
 8003d2c:	f7ff fff0 	bl	8003d10 <__sfp_lock_acquire>
 8003d30:	6a23      	ldr	r3, [r4, #32]
 8003d32:	b11b      	cbz	r3, 8003d3c <__sinit+0x14>
 8003d34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003d38:	f7ff bff0 	b.w	8003d1c <__sfp_lock_release>
 8003d3c:	4b04      	ldr	r3, [pc, #16]	@ (8003d50 <__sinit+0x28>)
 8003d3e:	6223      	str	r3, [r4, #32]
 8003d40:	4b04      	ldr	r3, [pc, #16]	@ (8003d54 <__sinit+0x2c>)
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d1f5      	bne.n	8003d34 <__sinit+0xc>
 8003d48:	f7ff ffc4 	bl	8003cd4 <global_stdio_init.part.0>
 8003d4c:	e7f2      	b.n	8003d34 <__sinit+0xc>
 8003d4e:	bf00      	nop
 8003d50:	08003c95 	.word	0x08003c95
 8003d54:	200003f8 	.word	0x200003f8

08003d58 <_fwalk_sglue>:
 8003d58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003d5c:	4607      	mov	r7, r0
 8003d5e:	4688      	mov	r8, r1
 8003d60:	4614      	mov	r4, r2
 8003d62:	2600      	movs	r6, #0
 8003d64:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003d68:	f1b9 0901 	subs.w	r9, r9, #1
 8003d6c:	d505      	bpl.n	8003d7a <_fwalk_sglue+0x22>
 8003d6e:	6824      	ldr	r4, [r4, #0]
 8003d70:	2c00      	cmp	r4, #0
 8003d72:	d1f7      	bne.n	8003d64 <_fwalk_sglue+0xc>
 8003d74:	4630      	mov	r0, r6
 8003d76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003d7a:	89ab      	ldrh	r3, [r5, #12]
 8003d7c:	2b01      	cmp	r3, #1
 8003d7e:	d907      	bls.n	8003d90 <_fwalk_sglue+0x38>
 8003d80:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003d84:	3301      	adds	r3, #1
 8003d86:	d003      	beq.n	8003d90 <_fwalk_sglue+0x38>
 8003d88:	4629      	mov	r1, r5
 8003d8a:	4638      	mov	r0, r7
 8003d8c:	47c0      	blx	r8
 8003d8e:	4306      	orrs	r6, r0
 8003d90:	3568      	adds	r5, #104	@ 0x68
 8003d92:	e7e9      	b.n	8003d68 <_fwalk_sglue+0x10>

08003d94 <iprintf>:
 8003d94:	b40f      	push	{r0, r1, r2, r3}
 8003d96:	b507      	push	{r0, r1, r2, lr}
 8003d98:	4906      	ldr	r1, [pc, #24]	@ (8003db4 <iprintf+0x20>)
 8003d9a:	ab04      	add	r3, sp, #16
 8003d9c:	6808      	ldr	r0, [r1, #0]
 8003d9e:	f853 2b04 	ldr.w	r2, [r3], #4
 8003da2:	6881      	ldr	r1, [r0, #8]
 8003da4:	9301      	str	r3, [sp, #4]
 8003da6:	f000 fadf 	bl	8004368 <_vfiprintf_r>
 8003daa:	b003      	add	sp, #12
 8003dac:	f85d eb04 	ldr.w	lr, [sp], #4
 8003db0:	b004      	add	sp, #16
 8003db2:	4770      	bx	lr
 8003db4:	20000058 	.word	0x20000058

08003db8 <putchar>:
 8003db8:	4b02      	ldr	r3, [pc, #8]	@ (8003dc4 <putchar+0xc>)
 8003dba:	4601      	mov	r1, r0
 8003dbc:	6818      	ldr	r0, [r3, #0]
 8003dbe:	6882      	ldr	r2, [r0, #8]
 8003dc0:	f000 be85 	b.w	8004ace <_putc_r>
 8003dc4:	20000058 	.word	0x20000058

08003dc8 <_puts_r>:
 8003dc8:	6a03      	ldr	r3, [r0, #32]
 8003dca:	b570      	push	{r4, r5, r6, lr}
 8003dcc:	4605      	mov	r5, r0
 8003dce:	460e      	mov	r6, r1
 8003dd0:	6884      	ldr	r4, [r0, #8]
 8003dd2:	b90b      	cbnz	r3, 8003dd8 <_puts_r+0x10>
 8003dd4:	f7ff ffa8 	bl	8003d28 <__sinit>
 8003dd8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003dda:	07db      	lsls	r3, r3, #31
 8003ddc:	d405      	bmi.n	8003dea <_puts_r+0x22>
 8003dde:	89a3      	ldrh	r3, [r4, #12]
 8003de0:	0598      	lsls	r0, r3, #22
 8003de2:	d402      	bmi.n	8003dea <_puts_r+0x22>
 8003de4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003de6:	f000 f99e 	bl	8004126 <__retarget_lock_acquire_recursive>
 8003dea:	89a3      	ldrh	r3, [r4, #12]
 8003dec:	0719      	lsls	r1, r3, #28
 8003dee:	d502      	bpl.n	8003df6 <_puts_r+0x2e>
 8003df0:	6923      	ldr	r3, [r4, #16]
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d135      	bne.n	8003e62 <_puts_r+0x9a>
 8003df6:	4621      	mov	r1, r4
 8003df8:	4628      	mov	r0, r5
 8003dfa:	f000 f8c5 	bl	8003f88 <__swsetup_r>
 8003dfe:	b380      	cbz	r0, 8003e62 <_puts_r+0x9a>
 8003e00:	f04f 35ff 	mov.w	r5, #4294967295
 8003e04:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003e06:	07da      	lsls	r2, r3, #31
 8003e08:	d405      	bmi.n	8003e16 <_puts_r+0x4e>
 8003e0a:	89a3      	ldrh	r3, [r4, #12]
 8003e0c:	059b      	lsls	r3, r3, #22
 8003e0e:	d402      	bmi.n	8003e16 <_puts_r+0x4e>
 8003e10:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003e12:	f000 f989 	bl	8004128 <__retarget_lock_release_recursive>
 8003e16:	4628      	mov	r0, r5
 8003e18:	bd70      	pop	{r4, r5, r6, pc}
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	da04      	bge.n	8003e28 <_puts_r+0x60>
 8003e1e:	69a2      	ldr	r2, [r4, #24]
 8003e20:	429a      	cmp	r2, r3
 8003e22:	dc17      	bgt.n	8003e54 <_puts_r+0x8c>
 8003e24:	290a      	cmp	r1, #10
 8003e26:	d015      	beq.n	8003e54 <_puts_r+0x8c>
 8003e28:	6823      	ldr	r3, [r4, #0]
 8003e2a:	1c5a      	adds	r2, r3, #1
 8003e2c:	6022      	str	r2, [r4, #0]
 8003e2e:	7019      	strb	r1, [r3, #0]
 8003e30:	68a3      	ldr	r3, [r4, #8]
 8003e32:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003e36:	3b01      	subs	r3, #1
 8003e38:	60a3      	str	r3, [r4, #8]
 8003e3a:	2900      	cmp	r1, #0
 8003e3c:	d1ed      	bne.n	8003e1a <_puts_r+0x52>
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	da11      	bge.n	8003e66 <_puts_r+0x9e>
 8003e42:	4622      	mov	r2, r4
 8003e44:	210a      	movs	r1, #10
 8003e46:	4628      	mov	r0, r5
 8003e48:	f000 f85f 	bl	8003f0a <__swbuf_r>
 8003e4c:	3001      	adds	r0, #1
 8003e4e:	d0d7      	beq.n	8003e00 <_puts_r+0x38>
 8003e50:	250a      	movs	r5, #10
 8003e52:	e7d7      	b.n	8003e04 <_puts_r+0x3c>
 8003e54:	4622      	mov	r2, r4
 8003e56:	4628      	mov	r0, r5
 8003e58:	f000 f857 	bl	8003f0a <__swbuf_r>
 8003e5c:	3001      	adds	r0, #1
 8003e5e:	d1e7      	bne.n	8003e30 <_puts_r+0x68>
 8003e60:	e7ce      	b.n	8003e00 <_puts_r+0x38>
 8003e62:	3e01      	subs	r6, #1
 8003e64:	e7e4      	b.n	8003e30 <_puts_r+0x68>
 8003e66:	6823      	ldr	r3, [r4, #0]
 8003e68:	1c5a      	adds	r2, r3, #1
 8003e6a:	6022      	str	r2, [r4, #0]
 8003e6c:	220a      	movs	r2, #10
 8003e6e:	701a      	strb	r2, [r3, #0]
 8003e70:	e7ee      	b.n	8003e50 <_puts_r+0x88>
	...

08003e74 <puts>:
 8003e74:	4b02      	ldr	r3, [pc, #8]	@ (8003e80 <puts+0xc>)
 8003e76:	4601      	mov	r1, r0
 8003e78:	6818      	ldr	r0, [r3, #0]
 8003e7a:	f7ff bfa5 	b.w	8003dc8 <_puts_r>
 8003e7e:	bf00      	nop
 8003e80:	20000058 	.word	0x20000058

08003e84 <__sread>:
 8003e84:	b510      	push	{r4, lr}
 8003e86:	460c      	mov	r4, r1
 8003e88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003e8c:	f000 f8fc 	bl	8004088 <_read_r>
 8003e90:	2800      	cmp	r0, #0
 8003e92:	bfab      	itete	ge
 8003e94:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003e96:	89a3      	ldrhlt	r3, [r4, #12]
 8003e98:	181b      	addge	r3, r3, r0
 8003e9a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003e9e:	bfac      	ite	ge
 8003ea0:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003ea2:	81a3      	strhlt	r3, [r4, #12]
 8003ea4:	bd10      	pop	{r4, pc}

08003ea6 <__swrite>:
 8003ea6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003eaa:	461f      	mov	r7, r3
 8003eac:	898b      	ldrh	r3, [r1, #12]
 8003eae:	4605      	mov	r5, r0
 8003eb0:	05db      	lsls	r3, r3, #23
 8003eb2:	460c      	mov	r4, r1
 8003eb4:	4616      	mov	r6, r2
 8003eb6:	d505      	bpl.n	8003ec4 <__swrite+0x1e>
 8003eb8:	2302      	movs	r3, #2
 8003eba:	2200      	movs	r2, #0
 8003ebc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003ec0:	f000 f8d0 	bl	8004064 <_lseek_r>
 8003ec4:	89a3      	ldrh	r3, [r4, #12]
 8003ec6:	4632      	mov	r2, r6
 8003ec8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003ecc:	81a3      	strh	r3, [r4, #12]
 8003ece:	4628      	mov	r0, r5
 8003ed0:	463b      	mov	r3, r7
 8003ed2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003ed6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003eda:	f000 b8e7 	b.w	80040ac <_write_r>

08003ede <__sseek>:
 8003ede:	b510      	push	{r4, lr}
 8003ee0:	460c      	mov	r4, r1
 8003ee2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003ee6:	f000 f8bd 	bl	8004064 <_lseek_r>
 8003eea:	1c43      	adds	r3, r0, #1
 8003eec:	89a3      	ldrh	r3, [r4, #12]
 8003eee:	bf15      	itete	ne
 8003ef0:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003ef2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003ef6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003efa:	81a3      	strheq	r3, [r4, #12]
 8003efc:	bf18      	it	ne
 8003efe:	81a3      	strhne	r3, [r4, #12]
 8003f00:	bd10      	pop	{r4, pc}

08003f02 <__sclose>:
 8003f02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003f06:	f000 b89d 	b.w	8004044 <_close_r>

08003f0a <__swbuf_r>:
 8003f0a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f0c:	460e      	mov	r6, r1
 8003f0e:	4614      	mov	r4, r2
 8003f10:	4605      	mov	r5, r0
 8003f12:	b118      	cbz	r0, 8003f1c <__swbuf_r+0x12>
 8003f14:	6a03      	ldr	r3, [r0, #32]
 8003f16:	b90b      	cbnz	r3, 8003f1c <__swbuf_r+0x12>
 8003f18:	f7ff ff06 	bl	8003d28 <__sinit>
 8003f1c:	69a3      	ldr	r3, [r4, #24]
 8003f1e:	60a3      	str	r3, [r4, #8]
 8003f20:	89a3      	ldrh	r3, [r4, #12]
 8003f22:	071a      	lsls	r2, r3, #28
 8003f24:	d501      	bpl.n	8003f2a <__swbuf_r+0x20>
 8003f26:	6923      	ldr	r3, [r4, #16]
 8003f28:	b943      	cbnz	r3, 8003f3c <__swbuf_r+0x32>
 8003f2a:	4621      	mov	r1, r4
 8003f2c:	4628      	mov	r0, r5
 8003f2e:	f000 f82b 	bl	8003f88 <__swsetup_r>
 8003f32:	b118      	cbz	r0, 8003f3c <__swbuf_r+0x32>
 8003f34:	f04f 37ff 	mov.w	r7, #4294967295
 8003f38:	4638      	mov	r0, r7
 8003f3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003f3c:	6823      	ldr	r3, [r4, #0]
 8003f3e:	6922      	ldr	r2, [r4, #16]
 8003f40:	b2f6      	uxtb	r6, r6
 8003f42:	1a98      	subs	r0, r3, r2
 8003f44:	6963      	ldr	r3, [r4, #20]
 8003f46:	4637      	mov	r7, r6
 8003f48:	4283      	cmp	r3, r0
 8003f4a:	dc05      	bgt.n	8003f58 <__swbuf_r+0x4e>
 8003f4c:	4621      	mov	r1, r4
 8003f4e:	4628      	mov	r0, r5
 8003f50:	f000 fd34 	bl	80049bc <_fflush_r>
 8003f54:	2800      	cmp	r0, #0
 8003f56:	d1ed      	bne.n	8003f34 <__swbuf_r+0x2a>
 8003f58:	68a3      	ldr	r3, [r4, #8]
 8003f5a:	3b01      	subs	r3, #1
 8003f5c:	60a3      	str	r3, [r4, #8]
 8003f5e:	6823      	ldr	r3, [r4, #0]
 8003f60:	1c5a      	adds	r2, r3, #1
 8003f62:	6022      	str	r2, [r4, #0]
 8003f64:	701e      	strb	r6, [r3, #0]
 8003f66:	6962      	ldr	r2, [r4, #20]
 8003f68:	1c43      	adds	r3, r0, #1
 8003f6a:	429a      	cmp	r2, r3
 8003f6c:	d004      	beq.n	8003f78 <__swbuf_r+0x6e>
 8003f6e:	89a3      	ldrh	r3, [r4, #12]
 8003f70:	07db      	lsls	r3, r3, #31
 8003f72:	d5e1      	bpl.n	8003f38 <__swbuf_r+0x2e>
 8003f74:	2e0a      	cmp	r6, #10
 8003f76:	d1df      	bne.n	8003f38 <__swbuf_r+0x2e>
 8003f78:	4621      	mov	r1, r4
 8003f7a:	4628      	mov	r0, r5
 8003f7c:	f000 fd1e 	bl	80049bc <_fflush_r>
 8003f80:	2800      	cmp	r0, #0
 8003f82:	d0d9      	beq.n	8003f38 <__swbuf_r+0x2e>
 8003f84:	e7d6      	b.n	8003f34 <__swbuf_r+0x2a>
	...

08003f88 <__swsetup_r>:
 8003f88:	b538      	push	{r3, r4, r5, lr}
 8003f8a:	4b29      	ldr	r3, [pc, #164]	@ (8004030 <__swsetup_r+0xa8>)
 8003f8c:	4605      	mov	r5, r0
 8003f8e:	6818      	ldr	r0, [r3, #0]
 8003f90:	460c      	mov	r4, r1
 8003f92:	b118      	cbz	r0, 8003f9c <__swsetup_r+0x14>
 8003f94:	6a03      	ldr	r3, [r0, #32]
 8003f96:	b90b      	cbnz	r3, 8003f9c <__swsetup_r+0x14>
 8003f98:	f7ff fec6 	bl	8003d28 <__sinit>
 8003f9c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003fa0:	0719      	lsls	r1, r3, #28
 8003fa2:	d422      	bmi.n	8003fea <__swsetup_r+0x62>
 8003fa4:	06da      	lsls	r2, r3, #27
 8003fa6:	d407      	bmi.n	8003fb8 <__swsetup_r+0x30>
 8003fa8:	2209      	movs	r2, #9
 8003faa:	602a      	str	r2, [r5, #0]
 8003fac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003fb0:	f04f 30ff 	mov.w	r0, #4294967295
 8003fb4:	81a3      	strh	r3, [r4, #12]
 8003fb6:	e033      	b.n	8004020 <__swsetup_r+0x98>
 8003fb8:	0758      	lsls	r0, r3, #29
 8003fba:	d512      	bpl.n	8003fe2 <__swsetup_r+0x5a>
 8003fbc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003fbe:	b141      	cbz	r1, 8003fd2 <__swsetup_r+0x4a>
 8003fc0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003fc4:	4299      	cmp	r1, r3
 8003fc6:	d002      	beq.n	8003fce <__swsetup_r+0x46>
 8003fc8:	4628      	mov	r0, r5
 8003fca:	f000 f8af 	bl	800412c <_free_r>
 8003fce:	2300      	movs	r3, #0
 8003fd0:	6363      	str	r3, [r4, #52]	@ 0x34
 8003fd2:	89a3      	ldrh	r3, [r4, #12]
 8003fd4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8003fd8:	81a3      	strh	r3, [r4, #12]
 8003fda:	2300      	movs	r3, #0
 8003fdc:	6063      	str	r3, [r4, #4]
 8003fde:	6923      	ldr	r3, [r4, #16]
 8003fe0:	6023      	str	r3, [r4, #0]
 8003fe2:	89a3      	ldrh	r3, [r4, #12]
 8003fe4:	f043 0308 	orr.w	r3, r3, #8
 8003fe8:	81a3      	strh	r3, [r4, #12]
 8003fea:	6923      	ldr	r3, [r4, #16]
 8003fec:	b94b      	cbnz	r3, 8004002 <__swsetup_r+0x7a>
 8003fee:	89a3      	ldrh	r3, [r4, #12]
 8003ff0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003ff4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003ff8:	d003      	beq.n	8004002 <__swsetup_r+0x7a>
 8003ffa:	4621      	mov	r1, r4
 8003ffc:	4628      	mov	r0, r5
 8003ffe:	f000 fd2a 	bl	8004a56 <__smakebuf_r>
 8004002:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004006:	f013 0201 	ands.w	r2, r3, #1
 800400a:	d00a      	beq.n	8004022 <__swsetup_r+0x9a>
 800400c:	2200      	movs	r2, #0
 800400e:	60a2      	str	r2, [r4, #8]
 8004010:	6962      	ldr	r2, [r4, #20]
 8004012:	4252      	negs	r2, r2
 8004014:	61a2      	str	r2, [r4, #24]
 8004016:	6922      	ldr	r2, [r4, #16]
 8004018:	b942      	cbnz	r2, 800402c <__swsetup_r+0xa4>
 800401a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800401e:	d1c5      	bne.n	8003fac <__swsetup_r+0x24>
 8004020:	bd38      	pop	{r3, r4, r5, pc}
 8004022:	0799      	lsls	r1, r3, #30
 8004024:	bf58      	it	pl
 8004026:	6962      	ldrpl	r2, [r4, #20]
 8004028:	60a2      	str	r2, [r4, #8]
 800402a:	e7f4      	b.n	8004016 <__swsetup_r+0x8e>
 800402c:	2000      	movs	r0, #0
 800402e:	e7f7      	b.n	8004020 <__swsetup_r+0x98>
 8004030:	20000058 	.word	0x20000058

08004034 <memset>:
 8004034:	4603      	mov	r3, r0
 8004036:	4402      	add	r2, r0
 8004038:	4293      	cmp	r3, r2
 800403a:	d100      	bne.n	800403e <memset+0xa>
 800403c:	4770      	bx	lr
 800403e:	f803 1b01 	strb.w	r1, [r3], #1
 8004042:	e7f9      	b.n	8004038 <memset+0x4>

08004044 <_close_r>:
 8004044:	b538      	push	{r3, r4, r5, lr}
 8004046:	2300      	movs	r3, #0
 8004048:	4d05      	ldr	r5, [pc, #20]	@ (8004060 <_close_r+0x1c>)
 800404a:	4604      	mov	r4, r0
 800404c:	4608      	mov	r0, r1
 800404e:	602b      	str	r3, [r5, #0]
 8004050:	f7fc fda7 	bl	8000ba2 <_close>
 8004054:	1c43      	adds	r3, r0, #1
 8004056:	d102      	bne.n	800405e <_close_r+0x1a>
 8004058:	682b      	ldr	r3, [r5, #0]
 800405a:	b103      	cbz	r3, 800405e <_close_r+0x1a>
 800405c:	6023      	str	r3, [r4, #0]
 800405e:	bd38      	pop	{r3, r4, r5, pc}
 8004060:	200003fc 	.word	0x200003fc

08004064 <_lseek_r>:
 8004064:	b538      	push	{r3, r4, r5, lr}
 8004066:	4604      	mov	r4, r0
 8004068:	4608      	mov	r0, r1
 800406a:	4611      	mov	r1, r2
 800406c:	2200      	movs	r2, #0
 800406e:	4d05      	ldr	r5, [pc, #20]	@ (8004084 <_lseek_r+0x20>)
 8004070:	602a      	str	r2, [r5, #0]
 8004072:	461a      	mov	r2, r3
 8004074:	f7fc fdb9 	bl	8000bea <_lseek>
 8004078:	1c43      	adds	r3, r0, #1
 800407a:	d102      	bne.n	8004082 <_lseek_r+0x1e>
 800407c:	682b      	ldr	r3, [r5, #0]
 800407e:	b103      	cbz	r3, 8004082 <_lseek_r+0x1e>
 8004080:	6023      	str	r3, [r4, #0]
 8004082:	bd38      	pop	{r3, r4, r5, pc}
 8004084:	200003fc 	.word	0x200003fc

08004088 <_read_r>:
 8004088:	b538      	push	{r3, r4, r5, lr}
 800408a:	4604      	mov	r4, r0
 800408c:	4608      	mov	r0, r1
 800408e:	4611      	mov	r1, r2
 8004090:	2200      	movs	r2, #0
 8004092:	4d05      	ldr	r5, [pc, #20]	@ (80040a8 <_read_r+0x20>)
 8004094:	602a      	str	r2, [r5, #0]
 8004096:	461a      	mov	r2, r3
 8004098:	f7fc fd4a 	bl	8000b30 <_read>
 800409c:	1c43      	adds	r3, r0, #1
 800409e:	d102      	bne.n	80040a6 <_read_r+0x1e>
 80040a0:	682b      	ldr	r3, [r5, #0]
 80040a2:	b103      	cbz	r3, 80040a6 <_read_r+0x1e>
 80040a4:	6023      	str	r3, [r4, #0]
 80040a6:	bd38      	pop	{r3, r4, r5, pc}
 80040a8:	200003fc 	.word	0x200003fc

080040ac <_write_r>:
 80040ac:	b538      	push	{r3, r4, r5, lr}
 80040ae:	4604      	mov	r4, r0
 80040b0:	4608      	mov	r0, r1
 80040b2:	4611      	mov	r1, r2
 80040b4:	2200      	movs	r2, #0
 80040b6:	4d05      	ldr	r5, [pc, #20]	@ (80040cc <_write_r+0x20>)
 80040b8:	602a      	str	r2, [r5, #0]
 80040ba:	461a      	mov	r2, r3
 80040bc:	f7fc fd55 	bl	8000b6a <_write>
 80040c0:	1c43      	adds	r3, r0, #1
 80040c2:	d102      	bne.n	80040ca <_write_r+0x1e>
 80040c4:	682b      	ldr	r3, [r5, #0]
 80040c6:	b103      	cbz	r3, 80040ca <_write_r+0x1e>
 80040c8:	6023      	str	r3, [r4, #0]
 80040ca:	bd38      	pop	{r3, r4, r5, pc}
 80040cc:	200003fc 	.word	0x200003fc

080040d0 <__errno>:
 80040d0:	4b01      	ldr	r3, [pc, #4]	@ (80040d8 <__errno+0x8>)
 80040d2:	6818      	ldr	r0, [r3, #0]
 80040d4:	4770      	bx	lr
 80040d6:	bf00      	nop
 80040d8:	20000058 	.word	0x20000058

080040dc <__libc_init_array>:
 80040dc:	b570      	push	{r4, r5, r6, lr}
 80040de:	2600      	movs	r6, #0
 80040e0:	4d0c      	ldr	r5, [pc, #48]	@ (8004114 <__libc_init_array+0x38>)
 80040e2:	4c0d      	ldr	r4, [pc, #52]	@ (8004118 <__libc_init_array+0x3c>)
 80040e4:	1b64      	subs	r4, r4, r5
 80040e6:	10a4      	asrs	r4, r4, #2
 80040e8:	42a6      	cmp	r6, r4
 80040ea:	d109      	bne.n	8004100 <__libc_init_array+0x24>
 80040ec:	f000 fd64 	bl	8004bb8 <_init>
 80040f0:	2600      	movs	r6, #0
 80040f2:	4d0a      	ldr	r5, [pc, #40]	@ (800411c <__libc_init_array+0x40>)
 80040f4:	4c0a      	ldr	r4, [pc, #40]	@ (8004120 <__libc_init_array+0x44>)
 80040f6:	1b64      	subs	r4, r4, r5
 80040f8:	10a4      	asrs	r4, r4, #2
 80040fa:	42a6      	cmp	r6, r4
 80040fc:	d105      	bne.n	800410a <__libc_init_array+0x2e>
 80040fe:	bd70      	pop	{r4, r5, r6, pc}
 8004100:	f855 3b04 	ldr.w	r3, [r5], #4
 8004104:	4798      	blx	r3
 8004106:	3601      	adds	r6, #1
 8004108:	e7ee      	b.n	80040e8 <__libc_init_array+0xc>
 800410a:	f855 3b04 	ldr.w	r3, [r5], #4
 800410e:	4798      	blx	r3
 8004110:	3601      	adds	r6, #1
 8004112:	e7f2      	b.n	80040fa <__libc_init_array+0x1e>
 8004114:	08004cc4 	.word	0x08004cc4
 8004118:	08004cc4 	.word	0x08004cc4
 800411c:	08004cc4 	.word	0x08004cc4
 8004120:	08004cc8 	.word	0x08004cc8

08004124 <__retarget_lock_init_recursive>:
 8004124:	4770      	bx	lr

08004126 <__retarget_lock_acquire_recursive>:
 8004126:	4770      	bx	lr

08004128 <__retarget_lock_release_recursive>:
 8004128:	4770      	bx	lr
	...

0800412c <_free_r>:
 800412c:	b538      	push	{r3, r4, r5, lr}
 800412e:	4605      	mov	r5, r0
 8004130:	2900      	cmp	r1, #0
 8004132:	d040      	beq.n	80041b6 <_free_r+0x8a>
 8004134:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004138:	1f0c      	subs	r4, r1, #4
 800413a:	2b00      	cmp	r3, #0
 800413c:	bfb8      	it	lt
 800413e:	18e4      	addlt	r4, r4, r3
 8004140:	f000 f8de 	bl	8004300 <__malloc_lock>
 8004144:	4a1c      	ldr	r2, [pc, #112]	@ (80041b8 <_free_r+0x8c>)
 8004146:	6813      	ldr	r3, [r2, #0]
 8004148:	b933      	cbnz	r3, 8004158 <_free_r+0x2c>
 800414a:	6063      	str	r3, [r4, #4]
 800414c:	6014      	str	r4, [r2, #0]
 800414e:	4628      	mov	r0, r5
 8004150:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004154:	f000 b8da 	b.w	800430c <__malloc_unlock>
 8004158:	42a3      	cmp	r3, r4
 800415a:	d908      	bls.n	800416e <_free_r+0x42>
 800415c:	6820      	ldr	r0, [r4, #0]
 800415e:	1821      	adds	r1, r4, r0
 8004160:	428b      	cmp	r3, r1
 8004162:	bf01      	itttt	eq
 8004164:	6819      	ldreq	r1, [r3, #0]
 8004166:	685b      	ldreq	r3, [r3, #4]
 8004168:	1809      	addeq	r1, r1, r0
 800416a:	6021      	streq	r1, [r4, #0]
 800416c:	e7ed      	b.n	800414a <_free_r+0x1e>
 800416e:	461a      	mov	r2, r3
 8004170:	685b      	ldr	r3, [r3, #4]
 8004172:	b10b      	cbz	r3, 8004178 <_free_r+0x4c>
 8004174:	42a3      	cmp	r3, r4
 8004176:	d9fa      	bls.n	800416e <_free_r+0x42>
 8004178:	6811      	ldr	r1, [r2, #0]
 800417a:	1850      	adds	r0, r2, r1
 800417c:	42a0      	cmp	r0, r4
 800417e:	d10b      	bne.n	8004198 <_free_r+0x6c>
 8004180:	6820      	ldr	r0, [r4, #0]
 8004182:	4401      	add	r1, r0
 8004184:	1850      	adds	r0, r2, r1
 8004186:	4283      	cmp	r3, r0
 8004188:	6011      	str	r1, [r2, #0]
 800418a:	d1e0      	bne.n	800414e <_free_r+0x22>
 800418c:	6818      	ldr	r0, [r3, #0]
 800418e:	685b      	ldr	r3, [r3, #4]
 8004190:	4408      	add	r0, r1
 8004192:	6010      	str	r0, [r2, #0]
 8004194:	6053      	str	r3, [r2, #4]
 8004196:	e7da      	b.n	800414e <_free_r+0x22>
 8004198:	d902      	bls.n	80041a0 <_free_r+0x74>
 800419a:	230c      	movs	r3, #12
 800419c:	602b      	str	r3, [r5, #0]
 800419e:	e7d6      	b.n	800414e <_free_r+0x22>
 80041a0:	6820      	ldr	r0, [r4, #0]
 80041a2:	1821      	adds	r1, r4, r0
 80041a4:	428b      	cmp	r3, r1
 80041a6:	bf01      	itttt	eq
 80041a8:	6819      	ldreq	r1, [r3, #0]
 80041aa:	685b      	ldreq	r3, [r3, #4]
 80041ac:	1809      	addeq	r1, r1, r0
 80041ae:	6021      	streq	r1, [r4, #0]
 80041b0:	6063      	str	r3, [r4, #4]
 80041b2:	6054      	str	r4, [r2, #4]
 80041b4:	e7cb      	b.n	800414e <_free_r+0x22>
 80041b6:	bd38      	pop	{r3, r4, r5, pc}
 80041b8:	20000408 	.word	0x20000408

080041bc <sbrk_aligned>:
 80041bc:	b570      	push	{r4, r5, r6, lr}
 80041be:	4e0f      	ldr	r6, [pc, #60]	@ (80041fc <sbrk_aligned+0x40>)
 80041c0:	460c      	mov	r4, r1
 80041c2:	6831      	ldr	r1, [r6, #0]
 80041c4:	4605      	mov	r5, r0
 80041c6:	b911      	cbnz	r1, 80041ce <sbrk_aligned+0x12>
 80041c8:	f000 fcd8 	bl	8004b7c <_sbrk_r>
 80041cc:	6030      	str	r0, [r6, #0]
 80041ce:	4621      	mov	r1, r4
 80041d0:	4628      	mov	r0, r5
 80041d2:	f000 fcd3 	bl	8004b7c <_sbrk_r>
 80041d6:	1c43      	adds	r3, r0, #1
 80041d8:	d103      	bne.n	80041e2 <sbrk_aligned+0x26>
 80041da:	f04f 34ff 	mov.w	r4, #4294967295
 80041de:	4620      	mov	r0, r4
 80041e0:	bd70      	pop	{r4, r5, r6, pc}
 80041e2:	1cc4      	adds	r4, r0, #3
 80041e4:	f024 0403 	bic.w	r4, r4, #3
 80041e8:	42a0      	cmp	r0, r4
 80041ea:	d0f8      	beq.n	80041de <sbrk_aligned+0x22>
 80041ec:	1a21      	subs	r1, r4, r0
 80041ee:	4628      	mov	r0, r5
 80041f0:	f000 fcc4 	bl	8004b7c <_sbrk_r>
 80041f4:	3001      	adds	r0, #1
 80041f6:	d1f2      	bne.n	80041de <sbrk_aligned+0x22>
 80041f8:	e7ef      	b.n	80041da <sbrk_aligned+0x1e>
 80041fa:	bf00      	nop
 80041fc:	20000404 	.word	0x20000404

08004200 <_malloc_r>:
 8004200:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004204:	1ccd      	adds	r5, r1, #3
 8004206:	f025 0503 	bic.w	r5, r5, #3
 800420a:	3508      	adds	r5, #8
 800420c:	2d0c      	cmp	r5, #12
 800420e:	bf38      	it	cc
 8004210:	250c      	movcc	r5, #12
 8004212:	2d00      	cmp	r5, #0
 8004214:	4606      	mov	r6, r0
 8004216:	db01      	blt.n	800421c <_malloc_r+0x1c>
 8004218:	42a9      	cmp	r1, r5
 800421a:	d904      	bls.n	8004226 <_malloc_r+0x26>
 800421c:	230c      	movs	r3, #12
 800421e:	6033      	str	r3, [r6, #0]
 8004220:	2000      	movs	r0, #0
 8004222:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004226:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80042fc <_malloc_r+0xfc>
 800422a:	f000 f869 	bl	8004300 <__malloc_lock>
 800422e:	f8d8 3000 	ldr.w	r3, [r8]
 8004232:	461c      	mov	r4, r3
 8004234:	bb44      	cbnz	r4, 8004288 <_malloc_r+0x88>
 8004236:	4629      	mov	r1, r5
 8004238:	4630      	mov	r0, r6
 800423a:	f7ff ffbf 	bl	80041bc <sbrk_aligned>
 800423e:	1c43      	adds	r3, r0, #1
 8004240:	4604      	mov	r4, r0
 8004242:	d158      	bne.n	80042f6 <_malloc_r+0xf6>
 8004244:	f8d8 4000 	ldr.w	r4, [r8]
 8004248:	4627      	mov	r7, r4
 800424a:	2f00      	cmp	r7, #0
 800424c:	d143      	bne.n	80042d6 <_malloc_r+0xd6>
 800424e:	2c00      	cmp	r4, #0
 8004250:	d04b      	beq.n	80042ea <_malloc_r+0xea>
 8004252:	6823      	ldr	r3, [r4, #0]
 8004254:	4639      	mov	r1, r7
 8004256:	4630      	mov	r0, r6
 8004258:	eb04 0903 	add.w	r9, r4, r3
 800425c:	f000 fc8e 	bl	8004b7c <_sbrk_r>
 8004260:	4581      	cmp	r9, r0
 8004262:	d142      	bne.n	80042ea <_malloc_r+0xea>
 8004264:	6821      	ldr	r1, [r4, #0]
 8004266:	4630      	mov	r0, r6
 8004268:	1a6d      	subs	r5, r5, r1
 800426a:	4629      	mov	r1, r5
 800426c:	f7ff ffa6 	bl	80041bc <sbrk_aligned>
 8004270:	3001      	adds	r0, #1
 8004272:	d03a      	beq.n	80042ea <_malloc_r+0xea>
 8004274:	6823      	ldr	r3, [r4, #0]
 8004276:	442b      	add	r3, r5
 8004278:	6023      	str	r3, [r4, #0]
 800427a:	f8d8 3000 	ldr.w	r3, [r8]
 800427e:	685a      	ldr	r2, [r3, #4]
 8004280:	bb62      	cbnz	r2, 80042dc <_malloc_r+0xdc>
 8004282:	f8c8 7000 	str.w	r7, [r8]
 8004286:	e00f      	b.n	80042a8 <_malloc_r+0xa8>
 8004288:	6822      	ldr	r2, [r4, #0]
 800428a:	1b52      	subs	r2, r2, r5
 800428c:	d420      	bmi.n	80042d0 <_malloc_r+0xd0>
 800428e:	2a0b      	cmp	r2, #11
 8004290:	d917      	bls.n	80042c2 <_malloc_r+0xc2>
 8004292:	1961      	adds	r1, r4, r5
 8004294:	42a3      	cmp	r3, r4
 8004296:	6025      	str	r5, [r4, #0]
 8004298:	bf18      	it	ne
 800429a:	6059      	strne	r1, [r3, #4]
 800429c:	6863      	ldr	r3, [r4, #4]
 800429e:	bf08      	it	eq
 80042a0:	f8c8 1000 	streq.w	r1, [r8]
 80042a4:	5162      	str	r2, [r4, r5]
 80042a6:	604b      	str	r3, [r1, #4]
 80042a8:	4630      	mov	r0, r6
 80042aa:	f000 f82f 	bl	800430c <__malloc_unlock>
 80042ae:	f104 000b 	add.w	r0, r4, #11
 80042b2:	1d23      	adds	r3, r4, #4
 80042b4:	f020 0007 	bic.w	r0, r0, #7
 80042b8:	1ac2      	subs	r2, r0, r3
 80042ba:	bf1c      	itt	ne
 80042bc:	1a1b      	subne	r3, r3, r0
 80042be:	50a3      	strne	r3, [r4, r2]
 80042c0:	e7af      	b.n	8004222 <_malloc_r+0x22>
 80042c2:	6862      	ldr	r2, [r4, #4]
 80042c4:	42a3      	cmp	r3, r4
 80042c6:	bf0c      	ite	eq
 80042c8:	f8c8 2000 	streq.w	r2, [r8]
 80042cc:	605a      	strne	r2, [r3, #4]
 80042ce:	e7eb      	b.n	80042a8 <_malloc_r+0xa8>
 80042d0:	4623      	mov	r3, r4
 80042d2:	6864      	ldr	r4, [r4, #4]
 80042d4:	e7ae      	b.n	8004234 <_malloc_r+0x34>
 80042d6:	463c      	mov	r4, r7
 80042d8:	687f      	ldr	r7, [r7, #4]
 80042da:	e7b6      	b.n	800424a <_malloc_r+0x4a>
 80042dc:	461a      	mov	r2, r3
 80042de:	685b      	ldr	r3, [r3, #4]
 80042e0:	42a3      	cmp	r3, r4
 80042e2:	d1fb      	bne.n	80042dc <_malloc_r+0xdc>
 80042e4:	2300      	movs	r3, #0
 80042e6:	6053      	str	r3, [r2, #4]
 80042e8:	e7de      	b.n	80042a8 <_malloc_r+0xa8>
 80042ea:	230c      	movs	r3, #12
 80042ec:	4630      	mov	r0, r6
 80042ee:	6033      	str	r3, [r6, #0]
 80042f0:	f000 f80c 	bl	800430c <__malloc_unlock>
 80042f4:	e794      	b.n	8004220 <_malloc_r+0x20>
 80042f6:	6005      	str	r5, [r0, #0]
 80042f8:	e7d6      	b.n	80042a8 <_malloc_r+0xa8>
 80042fa:	bf00      	nop
 80042fc:	20000408 	.word	0x20000408

08004300 <__malloc_lock>:
 8004300:	4801      	ldr	r0, [pc, #4]	@ (8004308 <__malloc_lock+0x8>)
 8004302:	f7ff bf10 	b.w	8004126 <__retarget_lock_acquire_recursive>
 8004306:	bf00      	nop
 8004308:	20000400 	.word	0x20000400

0800430c <__malloc_unlock>:
 800430c:	4801      	ldr	r0, [pc, #4]	@ (8004314 <__malloc_unlock+0x8>)
 800430e:	f7ff bf0b 	b.w	8004128 <__retarget_lock_release_recursive>
 8004312:	bf00      	nop
 8004314:	20000400 	.word	0x20000400

08004318 <__sfputc_r>:
 8004318:	6893      	ldr	r3, [r2, #8]
 800431a:	b410      	push	{r4}
 800431c:	3b01      	subs	r3, #1
 800431e:	2b00      	cmp	r3, #0
 8004320:	6093      	str	r3, [r2, #8]
 8004322:	da07      	bge.n	8004334 <__sfputc_r+0x1c>
 8004324:	6994      	ldr	r4, [r2, #24]
 8004326:	42a3      	cmp	r3, r4
 8004328:	db01      	blt.n	800432e <__sfputc_r+0x16>
 800432a:	290a      	cmp	r1, #10
 800432c:	d102      	bne.n	8004334 <__sfputc_r+0x1c>
 800432e:	bc10      	pop	{r4}
 8004330:	f7ff bdeb 	b.w	8003f0a <__swbuf_r>
 8004334:	6813      	ldr	r3, [r2, #0]
 8004336:	1c58      	adds	r0, r3, #1
 8004338:	6010      	str	r0, [r2, #0]
 800433a:	7019      	strb	r1, [r3, #0]
 800433c:	4608      	mov	r0, r1
 800433e:	bc10      	pop	{r4}
 8004340:	4770      	bx	lr

08004342 <__sfputs_r>:
 8004342:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004344:	4606      	mov	r6, r0
 8004346:	460f      	mov	r7, r1
 8004348:	4614      	mov	r4, r2
 800434a:	18d5      	adds	r5, r2, r3
 800434c:	42ac      	cmp	r4, r5
 800434e:	d101      	bne.n	8004354 <__sfputs_r+0x12>
 8004350:	2000      	movs	r0, #0
 8004352:	e007      	b.n	8004364 <__sfputs_r+0x22>
 8004354:	463a      	mov	r2, r7
 8004356:	4630      	mov	r0, r6
 8004358:	f814 1b01 	ldrb.w	r1, [r4], #1
 800435c:	f7ff ffdc 	bl	8004318 <__sfputc_r>
 8004360:	1c43      	adds	r3, r0, #1
 8004362:	d1f3      	bne.n	800434c <__sfputs_r+0xa>
 8004364:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004368 <_vfiprintf_r>:
 8004368:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800436c:	460d      	mov	r5, r1
 800436e:	4614      	mov	r4, r2
 8004370:	4698      	mov	r8, r3
 8004372:	4606      	mov	r6, r0
 8004374:	b09d      	sub	sp, #116	@ 0x74
 8004376:	b118      	cbz	r0, 8004380 <_vfiprintf_r+0x18>
 8004378:	6a03      	ldr	r3, [r0, #32]
 800437a:	b90b      	cbnz	r3, 8004380 <_vfiprintf_r+0x18>
 800437c:	f7ff fcd4 	bl	8003d28 <__sinit>
 8004380:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004382:	07d9      	lsls	r1, r3, #31
 8004384:	d405      	bmi.n	8004392 <_vfiprintf_r+0x2a>
 8004386:	89ab      	ldrh	r3, [r5, #12]
 8004388:	059a      	lsls	r2, r3, #22
 800438a:	d402      	bmi.n	8004392 <_vfiprintf_r+0x2a>
 800438c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800438e:	f7ff feca 	bl	8004126 <__retarget_lock_acquire_recursive>
 8004392:	89ab      	ldrh	r3, [r5, #12]
 8004394:	071b      	lsls	r3, r3, #28
 8004396:	d501      	bpl.n	800439c <_vfiprintf_r+0x34>
 8004398:	692b      	ldr	r3, [r5, #16]
 800439a:	b99b      	cbnz	r3, 80043c4 <_vfiprintf_r+0x5c>
 800439c:	4629      	mov	r1, r5
 800439e:	4630      	mov	r0, r6
 80043a0:	f7ff fdf2 	bl	8003f88 <__swsetup_r>
 80043a4:	b170      	cbz	r0, 80043c4 <_vfiprintf_r+0x5c>
 80043a6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80043a8:	07dc      	lsls	r4, r3, #31
 80043aa:	d504      	bpl.n	80043b6 <_vfiprintf_r+0x4e>
 80043ac:	f04f 30ff 	mov.w	r0, #4294967295
 80043b0:	b01d      	add	sp, #116	@ 0x74
 80043b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80043b6:	89ab      	ldrh	r3, [r5, #12]
 80043b8:	0598      	lsls	r0, r3, #22
 80043ba:	d4f7      	bmi.n	80043ac <_vfiprintf_r+0x44>
 80043bc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80043be:	f7ff feb3 	bl	8004128 <__retarget_lock_release_recursive>
 80043c2:	e7f3      	b.n	80043ac <_vfiprintf_r+0x44>
 80043c4:	2300      	movs	r3, #0
 80043c6:	9309      	str	r3, [sp, #36]	@ 0x24
 80043c8:	2320      	movs	r3, #32
 80043ca:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80043ce:	2330      	movs	r3, #48	@ 0x30
 80043d0:	f04f 0901 	mov.w	r9, #1
 80043d4:	f8cd 800c 	str.w	r8, [sp, #12]
 80043d8:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8004584 <_vfiprintf_r+0x21c>
 80043dc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80043e0:	4623      	mov	r3, r4
 80043e2:	469a      	mov	sl, r3
 80043e4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80043e8:	b10a      	cbz	r2, 80043ee <_vfiprintf_r+0x86>
 80043ea:	2a25      	cmp	r2, #37	@ 0x25
 80043ec:	d1f9      	bne.n	80043e2 <_vfiprintf_r+0x7a>
 80043ee:	ebba 0b04 	subs.w	fp, sl, r4
 80043f2:	d00b      	beq.n	800440c <_vfiprintf_r+0xa4>
 80043f4:	465b      	mov	r3, fp
 80043f6:	4622      	mov	r2, r4
 80043f8:	4629      	mov	r1, r5
 80043fa:	4630      	mov	r0, r6
 80043fc:	f7ff ffa1 	bl	8004342 <__sfputs_r>
 8004400:	3001      	adds	r0, #1
 8004402:	f000 80a7 	beq.w	8004554 <_vfiprintf_r+0x1ec>
 8004406:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004408:	445a      	add	r2, fp
 800440a:	9209      	str	r2, [sp, #36]	@ 0x24
 800440c:	f89a 3000 	ldrb.w	r3, [sl]
 8004410:	2b00      	cmp	r3, #0
 8004412:	f000 809f 	beq.w	8004554 <_vfiprintf_r+0x1ec>
 8004416:	2300      	movs	r3, #0
 8004418:	f04f 32ff 	mov.w	r2, #4294967295
 800441c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004420:	f10a 0a01 	add.w	sl, sl, #1
 8004424:	9304      	str	r3, [sp, #16]
 8004426:	9307      	str	r3, [sp, #28]
 8004428:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800442c:	931a      	str	r3, [sp, #104]	@ 0x68
 800442e:	4654      	mov	r4, sl
 8004430:	2205      	movs	r2, #5
 8004432:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004436:	4853      	ldr	r0, [pc, #332]	@ (8004584 <_vfiprintf_r+0x21c>)
 8004438:	f000 fbb0 	bl	8004b9c <memchr>
 800443c:	9a04      	ldr	r2, [sp, #16]
 800443e:	b9d8      	cbnz	r0, 8004478 <_vfiprintf_r+0x110>
 8004440:	06d1      	lsls	r1, r2, #27
 8004442:	bf44      	itt	mi
 8004444:	2320      	movmi	r3, #32
 8004446:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800444a:	0713      	lsls	r3, r2, #28
 800444c:	bf44      	itt	mi
 800444e:	232b      	movmi	r3, #43	@ 0x2b
 8004450:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004454:	f89a 3000 	ldrb.w	r3, [sl]
 8004458:	2b2a      	cmp	r3, #42	@ 0x2a
 800445a:	d015      	beq.n	8004488 <_vfiprintf_r+0x120>
 800445c:	4654      	mov	r4, sl
 800445e:	2000      	movs	r0, #0
 8004460:	f04f 0c0a 	mov.w	ip, #10
 8004464:	9a07      	ldr	r2, [sp, #28]
 8004466:	4621      	mov	r1, r4
 8004468:	f811 3b01 	ldrb.w	r3, [r1], #1
 800446c:	3b30      	subs	r3, #48	@ 0x30
 800446e:	2b09      	cmp	r3, #9
 8004470:	d94b      	bls.n	800450a <_vfiprintf_r+0x1a2>
 8004472:	b1b0      	cbz	r0, 80044a2 <_vfiprintf_r+0x13a>
 8004474:	9207      	str	r2, [sp, #28]
 8004476:	e014      	b.n	80044a2 <_vfiprintf_r+0x13a>
 8004478:	eba0 0308 	sub.w	r3, r0, r8
 800447c:	fa09 f303 	lsl.w	r3, r9, r3
 8004480:	4313      	orrs	r3, r2
 8004482:	46a2      	mov	sl, r4
 8004484:	9304      	str	r3, [sp, #16]
 8004486:	e7d2      	b.n	800442e <_vfiprintf_r+0xc6>
 8004488:	9b03      	ldr	r3, [sp, #12]
 800448a:	1d19      	adds	r1, r3, #4
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	9103      	str	r1, [sp, #12]
 8004490:	2b00      	cmp	r3, #0
 8004492:	bfbb      	ittet	lt
 8004494:	425b      	neglt	r3, r3
 8004496:	f042 0202 	orrlt.w	r2, r2, #2
 800449a:	9307      	strge	r3, [sp, #28]
 800449c:	9307      	strlt	r3, [sp, #28]
 800449e:	bfb8      	it	lt
 80044a0:	9204      	strlt	r2, [sp, #16]
 80044a2:	7823      	ldrb	r3, [r4, #0]
 80044a4:	2b2e      	cmp	r3, #46	@ 0x2e
 80044a6:	d10a      	bne.n	80044be <_vfiprintf_r+0x156>
 80044a8:	7863      	ldrb	r3, [r4, #1]
 80044aa:	2b2a      	cmp	r3, #42	@ 0x2a
 80044ac:	d132      	bne.n	8004514 <_vfiprintf_r+0x1ac>
 80044ae:	9b03      	ldr	r3, [sp, #12]
 80044b0:	3402      	adds	r4, #2
 80044b2:	1d1a      	adds	r2, r3, #4
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	9203      	str	r2, [sp, #12]
 80044b8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80044bc:	9305      	str	r3, [sp, #20]
 80044be:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8004588 <_vfiprintf_r+0x220>
 80044c2:	2203      	movs	r2, #3
 80044c4:	4650      	mov	r0, sl
 80044c6:	7821      	ldrb	r1, [r4, #0]
 80044c8:	f000 fb68 	bl	8004b9c <memchr>
 80044cc:	b138      	cbz	r0, 80044de <_vfiprintf_r+0x176>
 80044ce:	2240      	movs	r2, #64	@ 0x40
 80044d0:	9b04      	ldr	r3, [sp, #16]
 80044d2:	eba0 000a 	sub.w	r0, r0, sl
 80044d6:	4082      	lsls	r2, r0
 80044d8:	4313      	orrs	r3, r2
 80044da:	3401      	adds	r4, #1
 80044dc:	9304      	str	r3, [sp, #16]
 80044de:	f814 1b01 	ldrb.w	r1, [r4], #1
 80044e2:	2206      	movs	r2, #6
 80044e4:	4829      	ldr	r0, [pc, #164]	@ (800458c <_vfiprintf_r+0x224>)
 80044e6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80044ea:	f000 fb57 	bl	8004b9c <memchr>
 80044ee:	2800      	cmp	r0, #0
 80044f0:	d03f      	beq.n	8004572 <_vfiprintf_r+0x20a>
 80044f2:	4b27      	ldr	r3, [pc, #156]	@ (8004590 <_vfiprintf_r+0x228>)
 80044f4:	bb1b      	cbnz	r3, 800453e <_vfiprintf_r+0x1d6>
 80044f6:	9b03      	ldr	r3, [sp, #12]
 80044f8:	3307      	adds	r3, #7
 80044fa:	f023 0307 	bic.w	r3, r3, #7
 80044fe:	3308      	adds	r3, #8
 8004500:	9303      	str	r3, [sp, #12]
 8004502:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004504:	443b      	add	r3, r7
 8004506:	9309      	str	r3, [sp, #36]	@ 0x24
 8004508:	e76a      	b.n	80043e0 <_vfiprintf_r+0x78>
 800450a:	460c      	mov	r4, r1
 800450c:	2001      	movs	r0, #1
 800450e:	fb0c 3202 	mla	r2, ip, r2, r3
 8004512:	e7a8      	b.n	8004466 <_vfiprintf_r+0xfe>
 8004514:	2300      	movs	r3, #0
 8004516:	f04f 0c0a 	mov.w	ip, #10
 800451a:	4619      	mov	r1, r3
 800451c:	3401      	adds	r4, #1
 800451e:	9305      	str	r3, [sp, #20]
 8004520:	4620      	mov	r0, r4
 8004522:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004526:	3a30      	subs	r2, #48	@ 0x30
 8004528:	2a09      	cmp	r2, #9
 800452a:	d903      	bls.n	8004534 <_vfiprintf_r+0x1cc>
 800452c:	2b00      	cmp	r3, #0
 800452e:	d0c6      	beq.n	80044be <_vfiprintf_r+0x156>
 8004530:	9105      	str	r1, [sp, #20]
 8004532:	e7c4      	b.n	80044be <_vfiprintf_r+0x156>
 8004534:	4604      	mov	r4, r0
 8004536:	2301      	movs	r3, #1
 8004538:	fb0c 2101 	mla	r1, ip, r1, r2
 800453c:	e7f0      	b.n	8004520 <_vfiprintf_r+0x1b8>
 800453e:	ab03      	add	r3, sp, #12
 8004540:	9300      	str	r3, [sp, #0]
 8004542:	462a      	mov	r2, r5
 8004544:	4630      	mov	r0, r6
 8004546:	4b13      	ldr	r3, [pc, #76]	@ (8004594 <_vfiprintf_r+0x22c>)
 8004548:	a904      	add	r1, sp, #16
 800454a:	f3af 8000 	nop.w
 800454e:	4607      	mov	r7, r0
 8004550:	1c78      	adds	r0, r7, #1
 8004552:	d1d6      	bne.n	8004502 <_vfiprintf_r+0x19a>
 8004554:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004556:	07d9      	lsls	r1, r3, #31
 8004558:	d405      	bmi.n	8004566 <_vfiprintf_r+0x1fe>
 800455a:	89ab      	ldrh	r3, [r5, #12]
 800455c:	059a      	lsls	r2, r3, #22
 800455e:	d402      	bmi.n	8004566 <_vfiprintf_r+0x1fe>
 8004560:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004562:	f7ff fde1 	bl	8004128 <__retarget_lock_release_recursive>
 8004566:	89ab      	ldrh	r3, [r5, #12]
 8004568:	065b      	lsls	r3, r3, #25
 800456a:	f53f af1f 	bmi.w	80043ac <_vfiprintf_r+0x44>
 800456e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004570:	e71e      	b.n	80043b0 <_vfiprintf_r+0x48>
 8004572:	ab03      	add	r3, sp, #12
 8004574:	9300      	str	r3, [sp, #0]
 8004576:	462a      	mov	r2, r5
 8004578:	4630      	mov	r0, r6
 800457a:	4b06      	ldr	r3, [pc, #24]	@ (8004594 <_vfiprintf_r+0x22c>)
 800457c:	a904      	add	r1, sp, #16
 800457e:	f000 f87d 	bl	800467c <_printf_i>
 8004582:	e7e4      	b.n	800454e <_vfiprintf_r+0x1e6>
 8004584:	08004c8e 	.word	0x08004c8e
 8004588:	08004c94 	.word	0x08004c94
 800458c:	08004c98 	.word	0x08004c98
 8004590:	00000000 	.word	0x00000000
 8004594:	08004343 	.word	0x08004343

08004598 <_printf_common>:
 8004598:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800459c:	4616      	mov	r6, r2
 800459e:	4698      	mov	r8, r3
 80045a0:	688a      	ldr	r2, [r1, #8]
 80045a2:	690b      	ldr	r3, [r1, #16]
 80045a4:	4607      	mov	r7, r0
 80045a6:	4293      	cmp	r3, r2
 80045a8:	bfb8      	it	lt
 80045aa:	4613      	movlt	r3, r2
 80045ac:	6033      	str	r3, [r6, #0]
 80045ae:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80045b2:	460c      	mov	r4, r1
 80045b4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80045b8:	b10a      	cbz	r2, 80045be <_printf_common+0x26>
 80045ba:	3301      	adds	r3, #1
 80045bc:	6033      	str	r3, [r6, #0]
 80045be:	6823      	ldr	r3, [r4, #0]
 80045c0:	0699      	lsls	r1, r3, #26
 80045c2:	bf42      	ittt	mi
 80045c4:	6833      	ldrmi	r3, [r6, #0]
 80045c6:	3302      	addmi	r3, #2
 80045c8:	6033      	strmi	r3, [r6, #0]
 80045ca:	6825      	ldr	r5, [r4, #0]
 80045cc:	f015 0506 	ands.w	r5, r5, #6
 80045d0:	d106      	bne.n	80045e0 <_printf_common+0x48>
 80045d2:	f104 0a19 	add.w	sl, r4, #25
 80045d6:	68e3      	ldr	r3, [r4, #12]
 80045d8:	6832      	ldr	r2, [r6, #0]
 80045da:	1a9b      	subs	r3, r3, r2
 80045dc:	42ab      	cmp	r3, r5
 80045de:	dc2b      	bgt.n	8004638 <_printf_common+0xa0>
 80045e0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80045e4:	6822      	ldr	r2, [r4, #0]
 80045e6:	3b00      	subs	r3, #0
 80045e8:	bf18      	it	ne
 80045ea:	2301      	movne	r3, #1
 80045ec:	0692      	lsls	r2, r2, #26
 80045ee:	d430      	bmi.n	8004652 <_printf_common+0xba>
 80045f0:	4641      	mov	r1, r8
 80045f2:	4638      	mov	r0, r7
 80045f4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80045f8:	47c8      	blx	r9
 80045fa:	3001      	adds	r0, #1
 80045fc:	d023      	beq.n	8004646 <_printf_common+0xae>
 80045fe:	6823      	ldr	r3, [r4, #0]
 8004600:	6922      	ldr	r2, [r4, #16]
 8004602:	f003 0306 	and.w	r3, r3, #6
 8004606:	2b04      	cmp	r3, #4
 8004608:	bf14      	ite	ne
 800460a:	2500      	movne	r5, #0
 800460c:	6833      	ldreq	r3, [r6, #0]
 800460e:	f04f 0600 	mov.w	r6, #0
 8004612:	bf08      	it	eq
 8004614:	68e5      	ldreq	r5, [r4, #12]
 8004616:	f104 041a 	add.w	r4, r4, #26
 800461a:	bf08      	it	eq
 800461c:	1aed      	subeq	r5, r5, r3
 800461e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8004622:	bf08      	it	eq
 8004624:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004628:	4293      	cmp	r3, r2
 800462a:	bfc4      	itt	gt
 800462c:	1a9b      	subgt	r3, r3, r2
 800462e:	18ed      	addgt	r5, r5, r3
 8004630:	42b5      	cmp	r5, r6
 8004632:	d11a      	bne.n	800466a <_printf_common+0xd2>
 8004634:	2000      	movs	r0, #0
 8004636:	e008      	b.n	800464a <_printf_common+0xb2>
 8004638:	2301      	movs	r3, #1
 800463a:	4652      	mov	r2, sl
 800463c:	4641      	mov	r1, r8
 800463e:	4638      	mov	r0, r7
 8004640:	47c8      	blx	r9
 8004642:	3001      	adds	r0, #1
 8004644:	d103      	bne.n	800464e <_printf_common+0xb6>
 8004646:	f04f 30ff 	mov.w	r0, #4294967295
 800464a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800464e:	3501      	adds	r5, #1
 8004650:	e7c1      	b.n	80045d6 <_printf_common+0x3e>
 8004652:	2030      	movs	r0, #48	@ 0x30
 8004654:	18e1      	adds	r1, r4, r3
 8004656:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800465a:	1c5a      	adds	r2, r3, #1
 800465c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004660:	4422      	add	r2, r4
 8004662:	3302      	adds	r3, #2
 8004664:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004668:	e7c2      	b.n	80045f0 <_printf_common+0x58>
 800466a:	2301      	movs	r3, #1
 800466c:	4622      	mov	r2, r4
 800466e:	4641      	mov	r1, r8
 8004670:	4638      	mov	r0, r7
 8004672:	47c8      	blx	r9
 8004674:	3001      	adds	r0, #1
 8004676:	d0e6      	beq.n	8004646 <_printf_common+0xae>
 8004678:	3601      	adds	r6, #1
 800467a:	e7d9      	b.n	8004630 <_printf_common+0x98>

0800467c <_printf_i>:
 800467c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004680:	7e0f      	ldrb	r7, [r1, #24]
 8004682:	4691      	mov	r9, r2
 8004684:	2f78      	cmp	r7, #120	@ 0x78
 8004686:	4680      	mov	r8, r0
 8004688:	460c      	mov	r4, r1
 800468a:	469a      	mov	sl, r3
 800468c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800468e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004692:	d807      	bhi.n	80046a4 <_printf_i+0x28>
 8004694:	2f62      	cmp	r7, #98	@ 0x62
 8004696:	d80a      	bhi.n	80046ae <_printf_i+0x32>
 8004698:	2f00      	cmp	r7, #0
 800469a:	f000 80d3 	beq.w	8004844 <_printf_i+0x1c8>
 800469e:	2f58      	cmp	r7, #88	@ 0x58
 80046a0:	f000 80ba 	beq.w	8004818 <_printf_i+0x19c>
 80046a4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80046a8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80046ac:	e03a      	b.n	8004724 <_printf_i+0xa8>
 80046ae:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80046b2:	2b15      	cmp	r3, #21
 80046b4:	d8f6      	bhi.n	80046a4 <_printf_i+0x28>
 80046b6:	a101      	add	r1, pc, #4	@ (adr r1, 80046bc <_printf_i+0x40>)
 80046b8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80046bc:	08004715 	.word	0x08004715
 80046c0:	08004729 	.word	0x08004729
 80046c4:	080046a5 	.word	0x080046a5
 80046c8:	080046a5 	.word	0x080046a5
 80046cc:	080046a5 	.word	0x080046a5
 80046d0:	080046a5 	.word	0x080046a5
 80046d4:	08004729 	.word	0x08004729
 80046d8:	080046a5 	.word	0x080046a5
 80046dc:	080046a5 	.word	0x080046a5
 80046e0:	080046a5 	.word	0x080046a5
 80046e4:	080046a5 	.word	0x080046a5
 80046e8:	0800482b 	.word	0x0800482b
 80046ec:	08004753 	.word	0x08004753
 80046f0:	080047e5 	.word	0x080047e5
 80046f4:	080046a5 	.word	0x080046a5
 80046f8:	080046a5 	.word	0x080046a5
 80046fc:	0800484d 	.word	0x0800484d
 8004700:	080046a5 	.word	0x080046a5
 8004704:	08004753 	.word	0x08004753
 8004708:	080046a5 	.word	0x080046a5
 800470c:	080046a5 	.word	0x080046a5
 8004710:	080047ed 	.word	0x080047ed
 8004714:	6833      	ldr	r3, [r6, #0]
 8004716:	1d1a      	adds	r2, r3, #4
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	6032      	str	r2, [r6, #0]
 800471c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004720:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004724:	2301      	movs	r3, #1
 8004726:	e09e      	b.n	8004866 <_printf_i+0x1ea>
 8004728:	6833      	ldr	r3, [r6, #0]
 800472a:	6820      	ldr	r0, [r4, #0]
 800472c:	1d19      	adds	r1, r3, #4
 800472e:	6031      	str	r1, [r6, #0]
 8004730:	0606      	lsls	r6, r0, #24
 8004732:	d501      	bpl.n	8004738 <_printf_i+0xbc>
 8004734:	681d      	ldr	r5, [r3, #0]
 8004736:	e003      	b.n	8004740 <_printf_i+0xc4>
 8004738:	0645      	lsls	r5, r0, #25
 800473a:	d5fb      	bpl.n	8004734 <_printf_i+0xb8>
 800473c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004740:	2d00      	cmp	r5, #0
 8004742:	da03      	bge.n	800474c <_printf_i+0xd0>
 8004744:	232d      	movs	r3, #45	@ 0x2d
 8004746:	426d      	negs	r5, r5
 8004748:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800474c:	230a      	movs	r3, #10
 800474e:	4859      	ldr	r0, [pc, #356]	@ (80048b4 <_printf_i+0x238>)
 8004750:	e011      	b.n	8004776 <_printf_i+0xfa>
 8004752:	6821      	ldr	r1, [r4, #0]
 8004754:	6833      	ldr	r3, [r6, #0]
 8004756:	0608      	lsls	r0, r1, #24
 8004758:	f853 5b04 	ldr.w	r5, [r3], #4
 800475c:	d402      	bmi.n	8004764 <_printf_i+0xe8>
 800475e:	0649      	lsls	r1, r1, #25
 8004760:	bf48      	it	mi
 8004762:	b2ad      	uxthmi	r5, r5
 8004764:	2f6f      	cmp	r7, #111	@ 0x6f
 8004766:	6033      	str	r3, [r6, #0]
 8004768:	bf14      	ite	ne
 800476a:	230a      	movne	r3, #10
 800476c:	2308      	moveq	r3, #8
 800476e:	4851      	ldr	r0, [pc, #324]	@ (80048b4 <_printf_i+0x238>)
 8004770:	2100      	movs	r1, #0
 8004772:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004776:	6866      	ldr	r6, [r4, #4]
 8004778:	2e00      	cmp	r6, #0
 800477a:	bfa8      	it	ge
 800477c:	6821      	ldrge	r1, [r4, #0]
 800477e:	60a6      	str	r6, [r4, #8]
 8004780:	bfa4      	itt	ge
 8004782:	f021 0104 	bicge.w	r1, r1, #4
 8004786:	6021      	strge	r1, [r4, #0]
 8004788:	b90d      	cbnz	r5, 800478e <_printf_i+0x112>
 800478a:	2e00      	cmp	r6, #0
 800478c:	d04b      	beq.n	8004826 <_printf_i+0x1aa>
 800478e:	4616      	mov	r6, r2
 8004790:	fbb5 f1f3 	udiv	r1, r5, r3
 8004794:	fb03 5711 	mls	r7, r3, r1, r5
 8004798:	5dc7      	ldrb	r7, [r0, r7]
 800479a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800479e:	462f      	mov	r7, r5
 80047a0:	42bb      	cmp	r3, r7
 80047a2:	460d      	mov	r5, r1
 80047a4:	d9f4      	bls.n	8004790 <_printf_i+0x114>
 80047a6:	2b08      	cmp	r3, #8
 80047a8:	d10b      	bne.n	80047c2 <_printf_i+0x146>
 80047aa:	6823      	ldr	r3, [r4, #0]
 80047ac:	07df      	lsls	r7, r3, #31
 80047ae:	d508      	bpl.n	80047c2 <_printf_i+0x146>
 80047b0:	6923      	ldr	r3, [r4, #16]
 80047b2:	6861      	ldr	r1, [r4, #4]
 80047b4:	4299      	cmp	r1, r3
 80047b6:	bfde      	ittt	le
 80047b8:	2330      	movle	r3, #48	@ 0x30
 80047ba:	f806 3c01 	strble.w	r3, [r6, #-1]
 80047be:	f106 36ff 	addle.w	r6, r6, #4294967295
 80047c2:	1b92      	subs	r2, r2, r6
 80047c4:	6122      	str	r2, [r4, #16]
 80047c6:	464b      	mov	r3, r9
 80047c8:	4621      	mov	r1, r4
 80047ca:	4640      	mov	r0, r8
 80047cc:	f8cd a000 	str.w	sl, [sp]
 80047d0:	aa03      	add	r2, sp, #12
 80047d2:	f7ff fee1 	bl	8004598 <_printf_common>
 80047d6:	3001      	adds	r0, #1
 80047d8:	d14a      	bne.n	8004870 <_printf_i+0x1f4>
 80047da:	f04f 30ff 	mov.w	r0, #4294967295
 80047de:	b004      	add	sp, #16
 80047e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80047e4:	6823      	ldr	r3, [r4, #0]
 80047e6:	f043 0320 	orr.w	r3, r3, #32
 80047ea:	6023      	str	r3, [r4, #0]
 80047ec:	2778      	movs	r7, #120	@ 0x78
 80047ee:	4832      	ldr	r0, [pc, #200]	@ (80048b8 <_printf_i+0x23c>)
 80047f0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80047f4:	6823      	ldr	r3, [r4, #0]
 80047f6:	6831      	ldr	r1, [r6, #0]
 80047f8:	061f      	lsls	r7, r3, #24
 80047fa:	f851 5b04 	ldr.w	r5, [r1], #4
 80047fe:	d402      	bmi.n	8004806 <_printf_i+0x18a>
 8004800:	065f      	lsls	r7, r3, #25
 8004802:	bf48      	it	mi
 8004804:	b2ad      	uxthmi	r5, r5
 8004806:	6031      	str	r1, [r6, #0]
 8004808:	07d9      	lsls	r1, r3, #31
 800480a:	bf44      	itt	mi
 800480c:	f043 0320 	orrmi.w	r3, r3, #32
 8004810:	6023      	strmi	r3, [r4, #0]
 8004812:	b11d      	cbz	r5, 800481c <_printf_i+0x1a0>
 8004814:	2310      	movs	r3, #16
 8004816:	e7ab      	b.n	8004770 <_printf_i+0xf4>
 8004818:	4826      	ldr	r0, [pc, #152]	@ (80048b4 <_printf_i+0x238>)
 800481a:	e7e9      	b.n	80047f0 <_printf_i+0x174>
 800481c:	6823      	ldr	r3, [r4, #0]
 800481e:	f023 0320 	bic.w	r3, r3, #32
 8004822:	6023      	str	r3, [r4, #0]
 8004824:	e7f6      	b.n	8004814 <_printf_i+0x198>
 8004826:	4616      	mov	r6, r2
 8004828:	e7bd      	b.n	80047a6 <_printf_i+0x12a>
 800482a:	6833      	ldr	r3, [r6, #0]
 800482c:	6825      	ldr	r5, [r4, #0]
 800482e:	1d18      	adds	r0, r3, #4
 8004830:	6961      	ldr	r1, [r4, #20]
 8004832:	6030      	str	r0, [r6, #0]
 8004834:	062e      	lsls	r6, r5, #24
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	d501      	bpl.n	800483e <_printf_i+0x1c2>
 800483a:	6019      	str	r1, [r3, #0]
 800483c:	e002      	b.n	8004844 <_printf_i+0x1c8>
 800483e:	0668      	lsls	r0, r5, #25
 8004840:	d5fb      	bpl.n	800483a <_printf_i+0x1be>
 8004842:	8019      	strh	r1, [r3, #0]
 8004844:	2300      	movs	r3, #0
 8004846:	4616      	mov	r6, r2
 8004848:	6123      	str	r3, [r4, #16]
 800484a:	e7bc      	b.n	80047c6 <_printf_i+0x14a>
 800484c:	6833      	ldr	r3, [r6, #0]
 800484e:	2100      	movs	r1, #0
 8004850:	1d1a      	adds	r2, r3, #4
 8004852:	6032      	str	r2, [r6, #0]
 8004854:	681e      	ldr	r6, [r3, #0]
 8004856:	6862      	ldr	r2, [r4, #4]
 8004858:	4630      	mov	r0, r6
 800485a:	f000 f99f 	bl	8004b9c <memchr>
 800485e:	b108      	cbz	r0, 8004864 <_printf_i+0x1e8>
 8004860:	1b80      	subs	r0, r0, r6
 8004862:	6060      	str	r0, [r4, #4]
 8004864:	6863      	ldr	r3, [r4, #4]
 8004866:	6123      	str	r3, [r4, #16]
 8004868:	2300      	movs	r3, #0
 800486a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800486e:	e7aa      	b.n	80047c6 <_printf_i+0x14a>
 8004870:	4632      	mov	r2, r6
 8004872:	4649      	mov	r1, r9
 8004874:	4640      	mov	r0, r8
 8004876:	6923      	ldr	r3, [r4, #16]
 8004878:	47d0      	blx	sl
 800487a:	3001      	adds	r0, #1
 800487c:	d0ad      	beq.n	80047da <_printf_i+0x15e>
 800487e:	6823      	ldr	r3, [r4, #0]
 8004880:	079b      	lsls	r3, r3, #30
 8004882:	d413      	bmi.n	80048ac <_printf_i+0x230>
 8004884:	68e0      	ldr	r0, [r4, #12]
 8004886:	9b03      	ldr	r3, [sp, #12]
 8004888:	4298      	cmp	r0, r3
 800488a:	bfb8      	it	lt
 800488c:	4618      	movlt	r0, r3
 800488e:	e7a6      	b.n	80047de <_printf_i+0x162>
 8004890:	2301      	movs	r3, #1
 8004892:	4632      	mov	r2, r6
 8004894:	4649      	mov	r1, r9
 8004896:	4640      	mov	r0, r8
 8004898:	47d0      	blx	sl
 800489a:	3001      	adds	r0, #1
 800489c:	d09d      	beq.n	80047da <_printf_i+0x15e>
 800489e:	3501      	adds	r5, #1
 80048a0:	68e3      	ldr	r3, [r4, #12]
 80048a2:	9903      	ldr	r1, [sp, #12]
 80048a4:	1a5b      	subs	r3, r3, r1
 80048a6:	42ab      	cmp	r3, r5
 80048a8:	dcf2      	bgt.n	8004890 <_printf_i+0x214>
 80048aa:	e7eb      	b.n	8004884 <_printf_i+0x208>
 80048ac:	2500      	movs	r5, #0
 80048ae:	f104 0619 	add.w	r6, r4, #25
 80048b2:	e7f5      	b.n	80048a0 <_printf_i+0x224>
 80048b4:	08004c9f 	.word	0x08004c9f
 80048b8:	08004cb0 	.word	0x08004cb0

080048bc <__sflush_r>:
 80048bc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80048c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048c2:	0716      	lsls	r6, r2, #28
 80048c4:	4605      	mov	r5, r0
 80048c6:	460c      	mov	r4, r1
 80048c8:	d454      	bmi.n	8004974 <__sflush_r+0xb8>
 80048ca:	684b      	ldr	r3, [r1, #4]
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	dc02      	bgt.n	80048d6 <__sflush_r+0x1a>
 80048d0:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	dd48      	ble.n	8004968 <__sflush_r+0xac>
 80048d6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80048d8:	2e00      	cmp	r6, #0
 80048da:	d045      	beq.n	8004968 <__sflush_r+0xac>
 80048dc:	2300      	movs	r3, #0
 80048de:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80048e2:	682f      	ldr	r7, [r5, #0]
 80048e4:	6a21      	ldr	r1, [r4, #32]
 80048e6:	602b      	str	r3, [r5, #0]
 80048e8:	d030      	beq.n	800494c <__sflush_r+0x90>
 80048ea:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80048ec:	89a3      	ldrh	r3, [r4, #12]
 80048ee:	0759      	lsls	r1, r3, #29
 80048f0:	d505      	bpl.n	80048fe <__sflush_r+0x42>
 80048f2:	6863      	ldr	r3, [r4, #4]
 80048f4:	1ad2      	subs	r2, r2, r3
 80048f6:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80048f8:	b10b      	cbz	r3, 80048fe <__sflush_r+0x42>
 80048fa:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80048fc:	1ad2      	subs	r2, r2, r3
 80048fe:	2300      	movs	r3, #0
 8004900:	4628      	mov	r0, r5
 8004902:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004904:	6a21      	ldr	r1, [r4, #32]
 8004906:	47b0      	blx	r6
 8004908:	1c43      	adds	r3, r0, #1
 800490a:	89a3      	ldrh	r3, [r4, #12]
 800490c:	d106      	bne.n	800491c <__sflush_r+0x60>
 800490e:	6829      	ldr	r1, [r5, #0]
 8004910:	291d      	cmp	r1, #29
 8004912:	d82b      	bhi.n	800496c <__sflush_r+0xb0>
 8004914:	4a28      	ldr	r2, [pc, #160]	@ (80049b8 <__sflush_r+0xfc>)
 8004916:	410a      	asrs	r2, r1
 8004918:	07d6      	lsls	r6, r2, #31
 800491a:	d427      	bmi.n	800496c <__sflush_r+0xb0>
 800491c:	2200      	movs	r2, #0
 800491e:	6062      	str	r2, [r4, #4]
 8004920:	6922      	ldr	r2, [r4, #16]
 8004922:	04d9      	lsls	r1, r3, #19
 8004924:	6022      	str	r2, [r4, #0]
 8004926:	d504      	bpl.n	8004932 <__sflush_r+0x76>
 8004928:	1c42      	adds	r2, r0, #1
 800492a:	d101      	bne.n	8004930 <__sflush_r+0x74>
 800492c:	682b      	ldr	r3, [r5, #0]
 800492e:	b903      	cbnz	r3, 8004932 <__sflush_r+0x76>
 8004930:	6560      	str	r0, [r4, #84]	@ 0x54
 8004932:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004934:	602f      	str	r7, [r5, #0]
 8004936:	b1b9      	cbz	r1, 8004968 <__sflush_r+0xac>
 8004938:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800493c:	4299      	cmp	r1, r3
 800493e:	d002      	beq.n	8004946 <__sflush_r+0x8a>
 8004940:	4628      	mov	r0, r5
 8004942:	f7ff fbf3 	bl	800412c <_free_r>
 8004946:	2300      	movs	r3, #0
 8004948:	6363      	str	r3, [r4, #52]	@ 0x34
 800494a:	e00d      	b.n	8004968 <__sflush_r+0xac>
 800494c:	2301      	movs	r3, #1
 800494e:	4628      	mov	r0, r5
 8004950:	47b0      	blx	r6
 8004952:	4602      	mov	r2, r0
 8004954:	1c50      	adds	r0, r2, #1
 8004956:	d1c9      	bne.n	80048ec <__sflush_r+0x30>
 8004958:	682b      	ldr	r3, [r5, #0]
 800495a:	2b00      	cmp	r3, #0
 800495c:	d0c6      	beq.n	80048ec <__sflush_r+0x30>
 800495e:	2b1d      	cmp	r3, #29
 8004960:	d001      	beq.n	8004966 <__sflush_r+0xaa>
 8004962:	2b16      	cmp	r3, #22
 8004964:	d11d      	bne.n	80049a2 <__sflush_r+0xe6>
 8004966:	602f      	str	r7, [r5, #0]
 8004968:	2000      	movs	r0, #0
 800496a:	e021      	b.n	80049b0 <__sflush_r+0xf4>
 800496c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004970:	b21b      	sxth	r3, r3
 8004972:	e01a      	b.n	80049aa <__sflush_r+0xee>
 8004974:	690f      	ldr	r7, [r1, #16]
 8004976:	2f00      	cmp	r7, #0
 8004978:	d0f6      	beq.n	8004968 <__sflush_r+0xac>
 800497a:	0793      	lsls	r3, r2, #30
 800497c:	bf18      	it	ne
 800497e:	2300      	movne	r3, #0
 8004980:	680e      	ldr	r6, [r1, #0]
 8004982:	bf08      	it	eq
 8004984:	694b      	ldreq	r3, [r1, #20]
 8004986:	1bf6      	subs	r6, r6, r7
 8004988:	600f      	str	r7, [r1, #0]
 800498a:	608b      	str	r3, [r1, #8]
 800498c:	2e00      	cmp	r6, #0
 800498e:	ddeb      	ble.n	8004968 <__sflush_r+0xac>
 8004990:	4633      	mov	r3, r6
 8004992:	463a      	mov	r2, r7
 8004994:	4628      	mov	r0, r5
 8004996:	6a21      	ldr	r1, [r4, #32]
 8004998:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800499c:	47e0      	blx	ip
 800499e:	2800      	cmp	r0, #0
 80049a0:	dc07      	bgt.n	80049b2 <__sflush_r+0xf6>
 80049a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80049a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80049aa:	f04f 30ff 	mov.w	r0, #4294967295
 80049ae:	81a3      	strh	r3, [r4, #12]
 80049b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80049b2:	4407      	add	r7, r0
 80049b4:	1a36      	subs	r6, r6, r0
 80049b6:	e7e9      	b.n	800498c <__sflush_r+0xd0>
 80049b8:	dfbffffe 	.word	0xdfbffffe

080049bc <_fflush_r>:
 80049bc:	b538      	push	{r3, r4, r5, lr}
 80049be:	690b      	ldr	r3, [r1, #16]
 80049c0:	4605      	mov	r5, r0
 80049c2:	460c      	mov	r4, r1
 80049c4:	b913      	cbnz	r3, 80049cc <_fflush_r+0x10>
 80049c6:	2500      	movs	r5, #0
 80049c8:	4628      	mov	r0, r5
 80049ca:	bd38      	pop	{r3, r4, r5, pc}
 80049cc:	b118      	cbz	r0, 80049d6 <_fflush_r+0x1a>
 80049ce:	6a03      	ldr	r3, [r0, #32]
 80049d0:	b90b      	cbnz	r3, 80049d6 <_fflush_r+0x1a>
 80049d2:	f7ff f9a9 	bl	8003d28 <__sinit>
 80049d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d0f3      	beq.n	80049c6 <_fflush_r+0xa>
 80049de:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80049e0:	07d0      	lsls	r0, r2, #31
 80049e2:	d404      	bmi.n	80049ee <_fflush_r+0x32>
 80049e4:	0599      	lsls	r1, r3, #22
 80049e6:	d402      	bmi.n	80049ee <_fflush_r+0x32>
 80049e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80049ea:	f7ff fb9c 	bl	8004126 <__retarget_lock_acquire_recursive>
 80049ee:	4628      	mov	r0, r5
 80049f0:	4621      	mov	r1, r4
 80049f2:	f7ff ff63 	bl	80048bc <__sflush_r>
 80049f6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80049f8:	4605      	mov	r5, r0
 80049fa:	07da      	lsls	r2, r3, #31
 80049fc:	d4e4      	bmi.n	80049c8 <_fflush_r+0xc>
 80049fe:	89a3      	ldrh	r3, [r4, #12]
 8004a00:	059b      	lsls	r3, r3, #22
 8004a02:	d4e1      	bmi.n	80049c8 <_fflush_r+0xc>
 8004a04:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004a06:	f7ff fb8f 	bl	8004128 <__retarget_lock_release_recursive>
 8004a0a:	e7dd      	b.n	80049c8 <_fflush_r+0xc>

08004a0c <__swhatbuf_r>:
 8004a0c:	b570      	push	{r4, r5, r6, lr}
 8004a0e:	460c      	mov	r4, r1
 8004a10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a14:	4615      	mov	r5, r2
 8004a16:	2900      	cmp	r1, #0
 8004a18:	461e      	mov	r6, r3
 8004a1a:	b096      	sub	sp, #88	@ 0x58
 8004a1c:	da0c      	bge.n	8004a38 <__swhatbuf_r+0x2c>
 8004a1e:	89a3      	ldrh	r3, [r4, #12]
 8004a20:	2100      	movs	r1, #0
 8004a22:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004a26:	bf14      	ite	ne
 8004a28:	2340      	movne	r3, #64	@ 0x40
 8004a2a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004a2e:	2000      	movs	r0, #0
 8004a30:	6031      	str	r1, [r6, #0]
 8004a32:	602b      	str	r3, [r5, #0]
 8004a34:	b016      	add	sp, #88	@ 0x58
 8004a36:	bd70      	pop	{r4, r5, r6, pc}
 8004a38:	466a      	mov	r2, sp
 8004a3a:	f000 f87d 	bl	8004b38 <_fstat_r>
 8004a3e:	2800      	cmp	r0, #0
 8004a40:	dbed      	blt.n	8004a1e <__swhatbuf_r+0x12>
 8004a42:	9901      	ldr	r1, [sp, #4]
 8004a44:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004a48:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8004a4c:	4259      	negs	r1, r3
 8004a4e:	4159      	adcs	r1, r3
 8004a50:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004a54:	e7eb      	b.n	8004a2e <__swhatbuf_r+0x22>

08004a56 <__smakebuf_r>:
 8004a56:	898b      	ldrh	r3, [r1, #12]
 8004a58:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004a5a:	079d      	lsls	r5, r3, #30
 8004a5c:	4606      	mov	r6, r0
 8004a5e:	460c      	mov	r4, r1
 8004a60:	d507      	bpl.n	8004a72 <__smakebuf_r+0x1c>
 8004a62:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004a66:	6023      	str	r3, [r4, #0]
 8004a68:	6123      	str	r3, [r4, #16]
 8004a6a:	2301      	movs	r3, #1
 8004a6c:	6163      	str	r3, [r4, #20]
 8004a6e:	b003      	add	sp, #12
 8004a70:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004a72:	466a      	mov	r2, sp
 8004a74:	ab01      	add	r3, sp, #4
 8004a76:	f7ff ffc9 	bl	8004a0c <__swhatbuf_r>
 8004a7a:	9f00      	ldr	r7, [sp, #0]
 8004a7c:	4605      	mov	r5, r0
 8004a7e:	4639      	mov	r1, r7
 8004a80:	4630      	mov	r0, r6
 8004a82:	f7ff fbbd 	bl	8004200 <_malloc_r>
 8004a86:	b948      	cbnz	r0, 8004a9c <__smakebuf_r+0x46>
 8004a88:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004a8c:	059a      	lsls	r2, r3, #22
 8004a8e:	d4ee      	bmi.n	8004a6e <__smakebuf_r+0x18>
 8004a90:	f023 0303 	bic.w	r3, r3, #3
 8004a94:	f043 0302 	orr.w	r3, r3, #2
 8004a98:	81a3      	strh	r3, [r4, #12]
 8004a9a:	e7e2      	b.n	8004a62 <__smakebuf_r+0xc>
 8004a9c:	89a3      	ldrh	r3, [r4, #12]
 8004a9e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8004aa2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004aa6:	81a3      	strh	r3, [r4, #12]
 8004aa8:	9b01      	ldr	r3, [sp, #4]
 8004aaa:	6020      	str	r0, [r4, #0]
 8004aac:	b15b      	cbz	r3, 8004ac6 <__smakebuf_r+0x70>
 8004aae:	4630      	mov	r0, r6
 8004ab0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004ab4:	f000 f852 	bl	8004b5c <_isatty_r>
 8004ab8:	b128      	cbz	r0, 8004ac6 <__smakebuf_r+0x70>
 8004aba:	89a3      	ldrh	r3, [r4, #12]
 8004abc:	f023 0303 	bic.w	r3, r3, #3
 8004ac0:	f043 0301 	orr.w	r3, r3, #1
 8004ac4:	81a3      	strh	r3, [r4, #12]
 8004ac6:	89a3      	ldrh	r3, [r4, #12]
 8004ac8:	431d      	orrs	r5, r3
 8004aca:	81a5      	strh	r5, [r4, #12]
 8004acc:	e7cf      	b.n	8004a6e <__smakebuf_r+0x18>

08004ace <_putc_r>:
 8004ace:	b570      	push	{r4, r5, r6, lr}
 8004ad0:	460d      	mov	r5, r1
 8004ad2:	4614      	mov	r4, r2
 8004ad4:	4606      	mov	r6, r0
 8004ad6:	b118      	cbz	r0, 8004ae0 <_putc_r+0x12>
 8004ad8:	6a03      	ldr	r3, [r0, #32]
 8004ada:	b90b      	cbnz	r3, 8004ae0 <_putc_r+0x12>
 8004adc:	f7ff f924 	bl	8003d28 <__sinit>
 8004ae0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004ae2:	07d8      	lsls	r0, r3, #31
 8004ae4:	d405      	bmi.n	8004af2 <_putc_r+0x24>
 8004ae6:	89a3      	ldrh	r3, [r4, #12]
 8004ae8:	0599      	lsls	r1, r3, #22
 8004aea:	d402      	bmi.n	8004af2 <_putc_r+0x24>
 8004aec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004aee:	f7ff fb1a 	bl	8004126 <__retarget_lock_acquire_recursive>
 8004af2:	68a3      	ldr	r3, [r4, #8]
 8004af4:	3b01      	subs	r3, #1
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	60a3      	str	r3, [r4, #8]
 8004afa:	da05      	bge.n	8004b08 <_putc_r+0x3a>
 8004afc:	69a2      	ldr	r2, [r4, #24]
 8004afe:	4293      	cmp	r3, r2
 8004b00:	db12      	blt.n	8004b28 <_putc_r+0x5a>
 8004b02:	b2eb      	uxtb	r3, r5
 8004b04:	2b0a      	cmp	r3, #10
 8004b06:	d00f      	beq.n	8004b28 <_putc_r+0x5a>
 8004b08:	6823      	ldr	r3, [r4, #0]
 8004b0a:	1c5a      	adds	r2, r3, #1
 8004b0c:	6022      	str	r2, [r4, #0]
 8004b0e:	701d      	strb	r5, [r3, #0]
 8004b10:	b2ed      	uxtb	r5, r5
 8004b12:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004b14:	07da      	lsls	r2, r3, #31
 8004b16:	d405      	bmi.n	8004b24 <_putc_r+0x56>
 8004b18:	89a3      	ldrh	r3, [r4, #12]
 8004b1a:	059b      	lsls	r3, r3, #22
 8004b1c:	d402      	bmi.n	8004b24 <_putc_r+0x56>
 8004b1e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004b20:	f7ff fb02 	bl	8004128 <__retarget_lock_release_recursive>
 8004b24:	4628      	mov	r0, r5
 8004b26:	bd70      	pop	{r4, r5, r6, pc}
 8004b28:	4629      	mov	r1, r5
 8004b2a:	4622      	mov	r2, r4
 8004b2c:	4630      	mov	r0, r6
 8004b2e:	f7ff f9ec 	bl	8003f0a <__swbuf_r>
 8004b32:	4605      	mov	r5, r0
 8004b34:	e7ed      	b.n	8004b12 <_putc_r+0x44>
	...

08004b38 <_fstat_r>:
 8004b38:	b538      	push	{r3, r4, r5, lr}
 8004b3a:	2300      	movs	r3, #0
 8004b3c:	4d06      	ldr	r5, [pc, #24]	@ (8004b58 <_fstat_r+0x20>)
 8004b3e:	4604      	mov	r4, r0
 8004b40:	4608      	mov	r0, r1
 8004b42:	4611      	mov	r1, r2
 8004b44:	602b      	str	r3, [r5, #0]
 8004b46:	f7fc f837 	bl	8000bb8 <_fstat>
 8004b4a:	1c43      	adds	r3, r0, #1
 8004b4c:	d102      	bne.n	8004b54 <_fstat_r+0x1c>
 8004b4e:	682b      	ldr	r3, [r5, #0]
 8004b50:	b103      	cbz	r3, 8004b54 <_fstat_r+0x1c>
 8004b52:	6023      	str	r3, [r4, #0]
 8004b54:	bd38      	pop	{r3, r4, r5, pc}
 8004b56:	bf00      	nop
 8004b58:	200003fc 	.word	0x200003fc

08004b5c <_isatty_r>:
 8004b5c:	b538      	push	{r3, r4, r5, lr}
 8004b5e:	2300      	movs	r3, #0
 8004b60:	4d05      	ldr	r5, [pc, #20]	@ (8004b78 <_isatty_r+0x1c>)
 8004b62:	4604      	mov	r4, r0
 8004b64:	4608      	mov	r0, r1
 8004b66:	602b      	str	r3, [r5, #0]
 8004b68:	f7fc f835 	bl	8000bd6 <_isatty>
 8004b6c:	1c43      	adds	r3, r0, #1
 8004b6e:	d102      	bne.n	8004b76 <_isatty_r+0x1a>
 8004b70:	682b      	ldr	r3, [r5, #0]
 8004b72:	b103      	cbz	r3, 8004b76 <_isatty_r+0x1a>
 8004b74:	6023      	str	r3, [r4, #0]
 8004b76:	bd38      	pop	{r3, r4, r5, pc}
 8004b78:	200003fc 	.word	0x200003fc

08004b7c <_sbrk_r>:
 8004b7c:	b538      	push	{r3, r4, r5, lr}
 8004b7e:	2300      	movs	r3, #0
 8004b80:	4d05      	ldr	r5, [pc, #20]	@ (8004b98 <_sbrk_r+0x1c>)
 8004b82:	4604      	mov	r4, r0
 8004b84:	4608      	mov	r0, r1
 8004b86:	602b      	str	r3, [r5, #0]
 8004b88:	f7fc f83c 	bl	8000c04 <_sbrk>
 8004b8c:	1c43      	adds	r3, r0, #1
 8004b8e:	d102      	bne.n	8004b96 <_sbrk_r+0x1a>
 8004b90:	682b      	ldr	r3, [r5, #0]
 8004b92:	b103      	cbz	r3, 8004b96 <_sbrk_r+0x1a>
 8004b94:	6023      	str	r3, [r4, #0]
 8004b96:	bd38      	pop	{r3, r4, r5, pc}
 8004b98:	200003fc 	.word	0x200003fc

08004b9c <memchr>:
 8004b9c:	4603      	mov	r3, r0
 8004b9e:	b510      	push	{r4, lr}
 8004ba0:	b2c9      	uxtb	r1, r1
 8004ba2:	4402      	add	r2, r0
 8004ba4:	4293      	cmp	r3, r2
 8004ba6:	4618      	mov	r0, r3
 8004ba8:	d101      	bne.n	8004bae <memchr+0x12>
 8004baa:	2000      	movs	r0, #0
 8004bac:	e003      	b.n	8004bb6 <memchr+0x1a>
 8004bae:	7804      	ldrb	r4, [r0, #0]
 8004bb0:	3301      	adds	r3, #1
 8004bb2:	428c      	cmp	r4, r1
 8004bb4:	d1f6      	bne.n	8004ba4 <memchr+0x8>
 8004bb6:	bd10      	pop	{r4, pc}

08004bb8 <_init>:
 8004bb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004bba:	bf00      	nop
 8004bbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004bbe:	bc08      	pop	{r3}
 8004bc0:	469e      	mov	lr, r3
 8004bc2:	4770      	bx	lr

08004bc4 <_fini>:
 8004bc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004bc6:	bf00      	nop
 8004bc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004bca:	bc08      	pop	{r3}
 8004bcc:	469e      	mov	lr, r3
 8004bce:	4770      	bx	lr
