0.7
2020.2
Oct 19 2021
03:16:22
F:/Thesis_vivado_project/Vivado_Projects/VivadoProjects/session_7_hp/axis_example/vivado/project_2/project_2.ip_user_files/bd/design_1/ip/design_1_sample_generator_0_0/sim/design_1_sample_generator_0_0.v,1655484318,verilog,,F:/Thesis_vivado_project/Vivado_Projects/VivadoProjects/session_7_hp/axis_example/vivado/project_2/project_2.ip_user_files/bd/design_1/sim/design_1.v,,design_1_sample_generator_0_0,,,,,,,,
F:/Thesis_vivado_project/Vivado_Projects/VivadoProjects/session_7_hp/axis_example/vivado/project_2/project_2.ip_user_files/bd/design_1/ipshared/16d2/hdl/sample_generator_v1_0.v,1655484318,verilog,,F:/Thesis_vivado_project/Vivado_Projects/VivadoProjects/session_7_hp/axis_example/vivado/project_2/project_2.ip_user_files/bd/design_1/ip/design_1_sample_generator_0_0/sim/design_1_sample_generator_0_0.v,,sample_generator_v1_0,,,,,,,,
F:/Thesis_vivado_project/Vivado_Projects/VivadoProjects/session_7_hp/axis_example/vivado/project_2/project_2.ip_user_files/bd/design_1/ipshared/16d2/hdl/sample_generator_v1_0_M_AXIS.v,1655484318,verilog,,F:/Thesis_vivado_project/Vivado_Projects/VivadoProjects/session_7_hp/axis_example/vivado/project_2/project_2.ip_user_files/bd/design_1/ipshared/16d2/hdl/sample_generator_v1_0_S_AXIS.v,,sample_generator_v1_0_M_AXIS,,,,,,,,
F:/Thesis_vivado_project/Vivado_Projects/VivadoProjects/session_7_hp/axis_example/vivado/project_2/project_2.ip_user_files/bd/design_1/ipshared/16d2/hdl/sample_generator_v1_0_S_AXIS.v,1655484318,verilog,,F:/Thesis_vivado_project/Vivado_Projects/VivadoProjects/session_7_hp/axis_example/vivado/project_2/project_2.ip_user_files/bd/design_1/ipshared/16d2/hdl/sample_generator_v1_0.v,,sample_generator_v1_0_S_AXIS,,,,,,,,
F:/Thesis_vivado_project/Vivado_Projects/VivadoProjects/session_7_hp/axis_example/vivado/project_2/project_2.ip_user_files/bd/design_1/sim/design_1.v,1655482117,verilog,,F:/Thesis_vivado_project/Vivado_Projects/VivadoProjects/session_7_hp/axis_example/vivado/project_2/project_2.srcs/sources_1/imports/hdl/design_1_wrapper.v,,design_1,,,,,,,,
F:/Thesis_vivado_project/Vivado_Projects/VivadoProjects/session_7_hp/axis_example/vivado/project_2/project_2.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,,,,,,,
F:/Thesis_vivado_project/Vivado_Projects/VivadoProjects/session_7_hp/axis_example/vivado/project_2/project_2.srcs/sim_1/new/sample_generator_testbench.v,1655483240,verilog,,,,sample_generator_testbench,,,,,,,,
,,,,F:/Thesis_vivado_project/Vivado_Projects/VivadoProjects/session_7_hp/axis_example/vivado/project_2/project_2.srcs/sim_1/new/sample_generator_testbench.v,,design_1_wrapper,,,,,,,,
