vendor_name = ModelSim
source_file = 1, F:/Quartus_II/QuartusWork/2073_II/txd.vhd
source_file = 1, F:/Quartus_II/QuartusWork/2073_II/rxd.vhd
source_file = 1, F:/Quartus_II/QuartusWork/2073_II/baud_gen.vhd
source_file = 1, F:/Quartus_II/QuartusWork/2073_II/uart.bdf
source_file = 1, F:/Quartus_II/QuartusWork/2073_II/rom_init.mif
source_file = 1, F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd
source_file = 1, F:/Quartus_II/QuartusWork/2073_II/pc.vhd
source_file = 1, F:/Quartus_II/QuartusWork/2073_II/math.vhd
source_file = 1, F:/Quartus_II/QuartusWork/2073_II/led_encoder.vhd
source_file = 1, F:/Quartus_II/QuartusWork/2073_II/irdecoder.vhd
source_file = 1, F:/Quartus_II/QuartusWork/2073_II/ir.vhd
source_file = 1, F:/Quartus_II/QuartusWork/2073_II/grctrl.vhd
source_file = 1, F:/Quartus_II/QuartusWork/2073_II/gr.vhd
source_file = 1, F:/Quartus_II/QuartusWork/2073_II/dbufferb.vhd
source_file = 1, F:/Quartus_II/QuartusWork/2073_II/dbuffera.vhd
source_file = 1, F:/Quartus_II/QuartusWork/2073_II/data_bus.vhd
source_file = 1, F:/Quartus_II/QuartusWork/2073_II/computer_8bits.vhd
source_file = 1, F:/Quartus_II/QuartusWork/2073_II/clk_divider.vhd
source_file = 1, F:/Quartus_II/QuartusWork/2073_II/alu.vhd
source_file = 1, F:/Quartus_II/QuartusWork/2073_II/Waveform.vwf
source_file = 1, F:/Quartus_II/QuartusWork/2073_II/rom_new_rom.qip
source_file = 1, F:/Quartus_II/QuartusWork/2073_II/rom_new_rom.vhd
source_file = 1, F:/Quartus_II/QuartusWork/2073_II/tristate_8bits.vhd
source_file = 1, F:/Quartus_II/QuartusWork/2073_II/rom_new.bdf
source_file = 1, F:/Quartus_II/QuartusWork/2073_II/2073_II.vwf
source_file = 1, F:/Quartus_II/QuartusWork/2073_II/monostable_trigger.vhd
source_file = 1, F:/Quartus_II/QuartusWork/2073_II/ram_new_ram.qip
source_file = 1, F:/Quartus_II/QuartusWork/2073_II/ram_new_ram.vhd
source_file = 1, F:/Quartus_II/QuartusWork/2073_II/ram_new.bdf
source_file = 1, F:/Quartus_II/QuartusWork/2073_II/ram_ctrl.vhd
source_file = 1, F:/Quartus_II/QuartusWork/2073_II/latch_8bits.vhd
source_file = 1, f:/quartus_ii/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, f:/quartus_ii/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, f:/quartus_ii/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, f:/quartus_ii/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, f:/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, f:/quartus_ii/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, f:/quartus_ii/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, f:/quartus_ii/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, f:/quartus_ii/quartus/libraries/megafunctions/aglobal150.inc
source_file = 1, f:/quartus_ii/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, f:/quartus_ii/quartus/libraries/megafunctions/altrom.inc
source_file = 1, f:/quartus_ii/quartus/libraries/megafunctions/altram.inc
source_file = 1, f:/quartus_ii/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, f:/quartus_ii/quartus/libraries/megafunctions/cbx.lst
source_file = 1, F:/Quartus_II/QuartusWork/2073_II/db/altsyncram_2kn3.tdf
source_file = 1, F:/Quartus_II/QuartusWork/2073_II/db/altsyncram_kdr3.tdf
source_file = 1, F:/Quartus_II/QuartusWork/2073_II/db/altsyncram_r771.tdf
source_file = 1, F:/Quartus_II/QuartusWork/2073_II/db/2073_ii.rom0_led_encoder_ae1e0bd6.hdl.mif
source_file = 1, f:/quartus_ii/quartus/libraries/megafunctions/lpm_add_sub.tdf
source_file = 1, f:/quartus_ii/quartus/libraries/megafunctions/addcore.inc
source_file = 1, f:/quartus_ii/quartus/libraries/megafunctions/look_add.inc
source_file = 1, f:/quartus_ii/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, f:/quartus_ii/quartus/libraries/megafunctions/altshift.inc
source_file = 1, f:/quartus_ii/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
source_file = 1, F:/Quartus_II/QuartusWork/2073_II/db/add_sub_cui.tdf
design_name = computer_8bits
instance = comp, \data[0]~output , data[0]~output, computer_8bits, 1
instance = comp, \data[1]~output , data[1]~output, computer_8bits, 1
instance = comp, \data[2]~output , data[2]~output, computer_8bits, 1
instance = comp, \data[3]~output , data[3]~output, computer_8bits, 1
instance = comp, \data[4]~output , data[4]~output, computer_8bits, 1
instance = comp, \data[5]~output , data[5]~output, computer_8bits, 1
instance = comp, \data[6]~output , data[6]~output, computer_8bits, 1
instance = comp, \data[7]~output , data[7]~output, computer_8bits, 1
instance = comp, \sel[0]~output , sel[0]~output, computer_8bits, 1
instance = comp, \sel[1]~output , sel[1]~output, computer_8bits, 1
instance = comp, \sel[2]~output , sel[2]~output, computer_8bits, 1
instance = comp, \sel[3]~output , sel[3]~output, computer_8bits, 1
instance = comp, \sel[4]~output , sel[4]~output, computer_8bits, 1
instance = comp, \sel[5]~output , sel[5]~output, computer_8bits, 1
instance = comp, \dig[0]~output , dig[0]~output, computer_8bits, 1
instance = comp, \dig[1]~output , dig[1]~output, computer_8bits, 1
instance = comp, \dig[2]~output , dig[2]~output, computer_8bits, 1
instance = comp, \dig[3]~output , dig[3]~output, computer_8bits, 1
instance = comp, \dig[4]~output , dig[4]~output, computer_8bits, 1
instance = comp, \dig[5]~output , dig[5]~output, computer_8bits, 1
instance = comp, \dig[6]~output , dig[6]~output, computer_8bits, 1
instance = comp, \dig[7]~output , dig[7]~output, computer_8bits, 1
instance = comp, \txd~output , txd~output, computer_8bits, 1
instance = comp, \clk_input~input , clk_input~input, computer_8bits, 1
instance = comp, \clk_input~inputclkctrl , clk_input~inputclkctrl, computer_8bits, 1
instance = comp, \U1|counter[0]~2 , U1|counter[0]~2, computer_8bits, 1
instance = comp, \U1|counter[0] , U1|counter[0], computer_8bits, 1
instance = comp, \U1|counter[1]~1 , U1|counter[1]~1, computer_8bits, 1
instance = comp, \U1|counter[1] , U1|counter[1], computer_8bits, 1
instance = comp, \U1|counter[2]~0 , U1|counter[2]~0, computer_8bits, 1
instance = comp, \U1|counter[2] , U1|counter[2], computer_8bits, 1
instance = comp, \U1|clk_out~feeder , U1|clk_out~feeder, computer_8bits, 1
instance = comp, \U1|clk_out , U1|clk_out, computer_8bits, 1
instance = comp, \U1|clk_out~clkctrl , U1|clk_out~clkctrl, computer_8bits, 1
instance = comp, \U14|next_state.t5~feeder , U14|next_state.t5~feeder, computer_8bits, 1
instance = comp, \U14|next_state.t5 , U14|next_state.t5, computer_8bits, 1
instance = comp, \U14|current_state.t5~feeder , U14|current_state.t5~feeder, computer_8bits, 1
instance = comp, \U14|current_state.t5 , U14|current_state.t5, computer_8bits, 1
instance = comp, \U14|next_state.t6~feeder , U14|next_state.t6~feeder, computer_8bits, 1
instance = comp, \U14|next_state.t6 , U14|next_state.t6, computer_8bits, 1
instance = comp, \U14|current_state.t6~feeder , U14|current_state.t6~feeder, computer_8bits, 1
instance = comp, \U14|current_state.t6 , U14|current_state.t6, computer_8bits, 1
instance = comp, \U14|next_state.t7~feeder , U14|next_state.t7~feeder, computer_8bits, 1
instance = comp, \U14|next_state.t7 , U14|next_state.t7, computer_8bits, 1
instance = comp, \U14|current_state.t7~feeder , U14|current_state.t7~feeder, computer_8bits, 1
instance = comp, \U14|current_state.t7 , U14|current_state.t7, computer_8bits, 1
instance = comp, \U14|next_state.t8~feeder , U14|next_state.t8~feeder, computer_8bits, 1
instance = comp, \U14|next_state.t8 , U14|next_state.t8, computer_8bits, 1
instance = comp, \U14|current_state.t8~feeder , U14|current_state.t8~feeder, computer_8bits, 1
instance = comp, \U14|current_state.t8 , U14|current_state.t8, computer_8bits, 1
instance = comp, \U14|next_state.t9 , U14|next_state.t9, computer_8bits, 1
instance = comp, \U14|current_state.t9~feeder , U14|current_state.t9~feeder, computer_8bits, 1
instance = comp, \U14|current_state.t9 , U14|current_state.t9, computer_8bits, 1
instance = comp, \U14|next_state.t10~feeder , U14|next_state.t10~feeder, computer_8bits, 1
instance = comp, \U14|next_state.t10 , U14|next_state.t10, computer_8bits, 1
instance = comp, \U14|current_state.t10~feeder , U14|current_state.t10~feeder, computer_8bits, 1
instance = comp, \U14|current_state.t10 , U14|current_state.t10, computer_8bits, 1
instance = comp, \U14|next_state.t_rst_1~feeder , U14|next_state.t_rst_1~feeder, computer_8bits, 1
instance = comp, \U14|next_state.t_rst_1 , U14|next_state.t_rst_1, computer_8bits, 1
instance = comp, \U14|current_state.t_rst_1 , U14|current_state.t_rst_1, computer_8bits, 1
instance = comp, \U14|Selector12~2 , U14|Selector12~2, computer_8bits, 1
instance = comp, \U14|Selector12~3 , U14|Selector12~3, computer_8bits, 1
instance = comp, \U14|enrom_latch , U14|enrom_latch, computer_8bits, 1
instance = comp, \U14|Selector19~3 , U14|Selector19~3, computer_8bits, 1
instance = comp, \U6|Mux1~5 , U6|Mux1~5, computer_8bits, 1
instance = comp, \U6|Mux1~6 , U6|Mux1~6, computer_8bits, 1
instance = comp, \U6|Mux8~0 , U6|Mux8~0, computer_8bits, 1
instance = comp, \U6|Mux7~0 , U6|Mux7~0, computer_8bits, 1
instance = comp, \U6|Mux10~0 , U6|Mux10~0, computer_8bits, 1
instance = comp, \U14|process_0~7 , U14|process_0~7, computer_8bits, 1
instance = comp, \U14|process_0~8 , U14|process_0~8, computer_8bits, 1
instance = comp, \U14|Selector24~0 , U14|Selector24~0, computer_8bits, 1
instance = comp, \U6|Mux3~1 , U6|Mux3~1, computer_8bits, 1
instance = comp, \U14|Add0~0 , U14|Add0~0, computer_8bits, 1
instance = comp, \U14|counter~10 , U14|counter~10, computer_8bits, 1
instance = comp, \U14|counter[0] , U14|counter[0], computer_8bits, 1
instance = comp, \U14|Add0~2 , U14|Add0~2, computer_8bits, 1
instance = comp, \U14|counter[1] , U14|counter[1], computer_8bits, 1
instance = comp, \U14|Add0~4 , U14|Add0~4, computer_8bits, 1
instance = comp, \U14|counter~9 , U14|counter~9, computer_8bits, 1
instance = comp, \U14|counter[2] , U14|counter[2], computer_8bits, 1
instance = comp, \U14|Add0~6 , U14|Add0~6, computer_8bits, 1
instance = comp, \U14|counter~8 , U14|counter~8, computer_8bits, 1
instance = comp, \U14|counter[3] , U14|counter[3], computer_8bits, 1
instance = comp, \U14|Add0~8 , U14|Add0~8, computer_8bits, 1
instance = comp, \U14|counter~7 , U14|counter~7, computer_8bits, 1
instance = comp, \U14|counter[4] , U14|counter[4], computer_8bits, 1
instance = comp, \U14|Add0~10 , U14|Add0~10, computer_8bits, 1
instance = comp, \U14|counter[5] , U14|counter[5], computer_8bits, 1
instance = comp, \U14|Add0~12 , U14|Add0~12, computer_8bits, 1
instance = comp, \U14|counter~6 , U14|counter~6, computer_8bits, 1
instance = comp, \U14|counter[6] , U14|counter[6], computer_8bits, 1
instance = comp, \U14|Equal0~2 , U14|Equal0~2, computer_8bits, 1
instance = comp, \U14|Add0~14 , U14|Add0~14, computer_8bits, 1
instance = comp, \U14|counter~5 , U14|counter~5, computer_8bits, 1
instance = comp, \U14|counter[7] , U14|counter[7], computer_8bits, 1
instance = comp, \U14|Add0~16 , U14|Add0~16, computer_8bits, 1
instance = comp, \U14|counter~4 , U14|counter~4, computer_8bits, 1
instance = comp, \U14|counter[8] , U14|counter[8], computer_8bits, 1
instance = comp, \U14|Add0~18 , U14|Add0~18, computer_8bits, 1
instance = comp, \U14|counter[9] , U14|counter[9], computer_8bits, 1
instance = comp, \U14|Add0~20 , U14|Add0~20, computer_8bits, 1
instance = comp, \U14|counter[10] , U14|counter[10], computer_8bits, 1
instance = comp, \U14|Equal0~1 , U14|Equal0~1, computer_8bits, 1
instance = comp, \U14|Add0~22 , U14|Add0~22, computer_8bits, 1
instance = comp, \U14|counter[11] , U14|counter[11], computer_8bits, 1
instance = comp, \U14|Add0~24 , U14|Add0~24, computer_8bits, 1
instance = comp, \U14|counter[12] , U14|counter[12], computer_8bits, 1
instance = comp, \U14|Add0~26 , U14|Add0~26, computer_8bits, 1
instance = comp, \U14|counter[13] , U14|counter[13], computer_8bits, 1
instance = comp, \U14|Add0~28 , U14|Add0~28, computer_8bits, 1
instance = comp, \U14|counter~11 , U14|counter~11, computer_8bits, 1
instance = comp, \U14|counter[14] , U14|counter[14], computer_8bits, 1
instance = comp, \U14|Add0~30 , U14|Add0~30, computer_8bits, 1
instance = comp, \U14|counter[15] , U14|counter[15], computer_8bits, 1
instance = comp, \U14|Equal0~4 , U14|Equal0~4, computer_8bits, 1
instance = comp, \U14|Equal0~3 , U14|Equal0~3, computer_8bits, 1
instance = comp, \U14|Equal0~5 , U14|Equal0~5, computer_8bits, 1
instance = comp, \U14|Add0~32 , U14|Add0~32, computer_8bits, 1
instance = comp, \U14|counter~0 , U14|counter~0, computer_8bits, 1
instance = comp, \U14|counter[16] , U14|counter[16], computer_8bits, 1
instance = comp, \U14|Add0~34 , U14|Add0~34, computer_8bits, 1
instance = comp, \U14|counter~1 , U14|counter~1, computer_8bits, 1
instance = comp, \U14|counter[17] , U14|counter[17], computer_8bits, 1
instance = comp, \U14|Add0~36 , U14|Add0~36, computer_8bits, 1
instance = comp, \U14|counter~2 , U14|counter~2, computer_8bits, 1
instance = comp, \U14|counter[18] , U14|counter[18], computer_8bits, 1
instance = comp, \U14|Add0~38 , U14|Add0~38, computer_8bits, 1
instance = comp, \U14|counter~3 , U14|counter~3, computer_8bits, 1
instance = comp, \U14|counter[19] , U14|counter[19], computer_8bits, 1
instance = comp, \U14|Equal0~0 , U14|Equal0~0, computer_8bits, 1
instance = comp, \U14|Equal0~6 , U14|Equal0~6, computer_8bits, 1
instance = comp, \U14|Selector24~1 , U14|Selector24~1, computer_8bits, 1
instance = comp, \U14|next_state.t18 , U14|next_state.t18, computer_8bits, 1
instance = comp, \U14|current_state.t18 , U14|current_state.t18, computer_8bits, 1
instance = comp, \U14|Selector19~0 , U14|Selector19~0, computer_8bits, 1
instance = comp, \U14|next_state.t14 , U14|next_state.t14, computer_8bits, 1
instance = comp, \U14|current_state.t14~feeder , U14|current_state.t14~feeder, computer_8bits, 1
instance = comp, \U14|current_state.t14 , U14|current_state.t14, computer_8bits, 1
instance = comp, \U14|next_state~24 , U14|next_state~24, computer_8bits, 1
instance = comp, \U14|next_state.t15~feeder , U14|next_state.t15~feeder, computer_8bits, 1
instance = comp, \U14|next_state.t15 , U14|next_state.t15, computer_8bits, 1
instance = comp, \U14|current_state.t15 , U14|current_state.t15, computer_8bits, 1
instance = comp, \U14|next_state.t16 , U14|next_state.t16, computer_8bits, 1
instance = comp, \U14|current_state.t16 , U14|current_state.t16, computer_8bits, 1
instance = comp, \U14|next_state.t_rst_2~0 , U14|next_state.t_rst_2~0, computer_8bits, 1
instance = comp, \U14|next_state.t_rst_2 , U14|next_state.t_rst_2, computer_8bits, 1
instance = comp, \U14|current_state.t_rst_2 , U14|current_state.t_rst_2, computer_8bits, 1
instance = comp, \U6|Mux8~1 , U6|Mux8~1, computer_8bits, 1
instance = comp, \U14|Selector19~1 , U14|Selector19~1, computer_8bits, 1
instance = comp, \U14|Selector19~2 , U14|Selector19~2, computer_8bits, 1
instance = comp, \U14|Selector19~4 , U14|Selector19~4, computer_8bits, 1
instance = comp, \U14|next_state.t1 , U14|next_state.t1, computer_8bits, 1
instance = comp, \U14|current_state.t1~feeder , U14|current_state.t1~feeder, computer_8bits, 1
instance = comp, \U14|current_state.t1 , U14|current_state.t1, computer_8bits, 1
instance = comp, \U14|Selector1~1 , U14|Selector1~1, computer_8bits, 1
instance = comp, \U6|Mux5~0 , U6|Mux5~0, computer_8bits, 1
instance = comp, \U6|Mux1~4 , U6|Mux1~4, computer_8bits, 1
instance = comp, \uart_inst|inst|cnt[0]~32 , uart_inst|inst|cnt[0]~32, computer_8bits, 1
instance = comp, \uart_inst|inst|cnt[0] , uart_inst|inst|cnt[0], computer_8bits, 1
instance = comp, \uart_inst|inst|cnt[1]~34 , uart_inst|inst|cnt[1]~34, computer_8bits, 1
instance = comp, \uart_inst|inst|cnt[1] , uart_inst|inst|cnt[1], computer_8bits, 1
instance = comp, \uart_inst|inst|cnt[2]~36 , uart_inst|inst|cnt[2]~36, computer_8bits, 1
instance = comp, \uart_inst|inst|cnt[2] , uart_inst|inst|cnt[2], computer_8bits, 1
instance = comp, \uart_inst|inst|cnt[3]~38 , uart_inst|inst|cnt[3]~38, computer_8bits, 1
instance = comp, \uart_inst|inst|cnt[3] , uart_inst|inst|cnt[3], computer_8bits, 1
instance = comp, \uart_inst|inst|cnt[4]~40 , uart_inst|inst|cnt[4]~40, computer_8bits, 1
instance = comp, \uart_inst|inst|cnt[4] , uart_inst|inst|cnt[4], computer_8bits, 1
instance = comp, \uart_inst|inst|cnt[5]~42 , uart_inst|inst|cnt[5]~42, computer_8bits, 1
instance = comp, \uart_inst|inst|cnt[5] , uart_inst|inst|cnt[5], computer_8bits, 1
instance = comp, \uart_inst|inst|cnt[6]~44 , uart_inst|inst|cnt[6]~44, computer_8bits, 1
instance = comp, \uart_inst|inst|cnt[6] , uart_inst|inst|cnt[6], computer_8bits, 1
instance = comp, \uart_inst|inst|cnt[7]~46 , uart_inst|inst|cnt[7]~46, computer_8bits, 1
instance = comp, \uart_inst|inst|cnt[7] , uart_inst|inst|cnt[7], computer_8bits, 1
instance = comp, \uart_inst|inst|cnt[8]~48 , uart_inst|inst|cnt[8]~48, computer_8bits, 1
instance = comp, \uart_inst|inst|cnt[8] , uart_inst|inst|cnt[8], computer_8bits, 1
instance = comp, \uart_inst|inst|cnt[9]~50 , uart_inst|inst|cnt[9]~50, computer_8bits, 1
instance = comp, \uart_inst|inst|cnt[9] , uart_inst|inst|cnt[9], computer_8bits, 1
instance = comp, \uart_inst|inst|cnt[10]~52 , uart_inst|inst|cnt[10]~52, computer_8bits, 1
instance = comp, \uart_inst|inst|cnt[10] , uart_inst|inst|cnt[10], computer_8bits, 1
instance = comp, \uart_inst|inst|cnt[11]~54 , uart_inst|inst|cnt[11]~54, computer_8bits, 1
instance = comp, \uart_inst|inst|cnt[11] , uart_inst|inst|cnt[11], computer_8bits, 1
instance = comp, \uart_inst|inst|cnt[12]~56 , uart_inst|inst|cnt[12]~56, computer_8bits, 1
instance = comp, \uart_inst|inst|cnt[12] , uart_inst|inst|cnt[12], computer_8bits, 1
instance = comp, \uart_inst|inst|cnt[13]~58 , uart_inst|inst|cnt[13]~58, computer_8bits, 1
instance = comp, \uart_inst|inst|cnt[13] , uart_inst|inst|cnt[13], computer_8bits, 1
instance = comp, \uart_inst|inst|cnt[14]~60 , uart_inst|inst|cnt[14]~60, computer_8bits, 1
instance = comp, \uart_inst|inst|cnt[14] , uart_inst|inst|cnt[14], computer_8bits, 1
instance = comp, \uart_inst|inst|cnt[15]~62 , uart_inst|inst|cnt[15]~62, computer_8bits, 1
instance = comp, \uart_inst|inst|cnt[15] , uart_inst|inst|cnt[15], computer_8bits, 1
instance = comp, \uart_inst|inst|cnt[16]~64 , uart_inst|inst|cnt[16]~64, computer_8bits, 1
instance = comp, \uart_inst|inst|cnt[16] , uart_inst|inst|cnt[16], computer_8bits, 1
instance = comp, \uart_inst|inst|cnt[17]~66 , uart_inst|inst|cnt[17]~66, computer_8bits, 1
instance = comp, \uart_inst|inst|cnt[17] , uart_inst|inst|cnt[17], computer_8bits, 1
instance = comp, \uart_inst|inst|cnt[18]~68 , uart_inst|inst|cnt[18]~68, computer_8bits, 1
instance = comp, \uart_inst|inst|cnt[18] , uart_inst|inst|cnt[18], computer_8bits, 1
instance = comp, \uart_inst|inst|cnt[19]~70 , uart_inst|inst|cnt[19]~70, computer_8bits, 1
instance = comp, \uart_inst|inst|cnt[19] , uart_inst|inst|cnt[19], computer_8bits, 1
instance = comp, \uart_inst|inst|cnt[20]~72 , uart_inst|inst|cnt[20]~72, computer_8bits, 1
instance = comp, \uart_inst|inst|cnt[20] , uart_inst|inst|cnt[20], computer_8bits, 1
instance = comp, \uart_inst|inst|cnt[21]~74 , uart_inst|inst|cnt[21]~74, computer_8bits, 1
instance = comp, \uart_inst|inst|cnt[21] , uart_inst|inst|cnt[21], computer_8bits, 1
instance = comp, \uart_inst|inst|cnt[22]~76 , uart_inst|inst|cnt[22]~76, computer_8bits, 1
instance = comp, \uart_inst|inst|cnt[22] , uart_inst|inst|cnt[22], computer_8bits, 1
instance = comp, \uart_inst|inst|cnt[23]~78 , uart_inst|inst|cnt[23]~78, computer_8bits, 1
instance = comp, \uart_inst|inst|cnt[23] , uart_inst|inst|cnt[23], computer_8bits, 1
instance = comp, \uart_inst|inst|cnt[24]~80 , uart_inst|inst|cnt[24]~80, computer_8bits, 1
instance = comp, \uart_inst|inst|cnt[24] , uart_inst|inst|cnt[24], computer_8bits, 1
instance = comp, \uart_inst|inst|cnt[25]~82 , uart_inst|inst|cnt[25]~82, computer_8bits, 1
instance = comp, \uart_inst|inst|cnt[25] , uart_inst|inst|cnt[25], computer_8bits, 1
instance = comp, \uart_inst|inst|cnt[26]~84 , uart_inst|inst|cnt[26]~84, computer_8bits, 1
instance = comp, \uart_inst|inst|cnt[26] , uart_inst|inst|cnt[26], computer_8bits, 1
instance = comp, \uart_inst|inst|cnt[27]~86 , uart_inst|inst|cnt[27]~86, computer_8bits, 1
instance = comp, \uart_inst|inst|cnt[27] , uart_inst|inst|cnt[27], computer_8bits, 1
instance = comp, \uart_inst|inst|cnt[28]~88 , uart_inst|inst|cnt[28]~88, computer_8bits, 1
instance = comp, \uart_inst|inst|cnt[28] , uart_inst|inst|cnt[28], computer_8bits, 1
instance = comp, \uart_inst|inst|cnt[29]~90 , uart_inst|inst|cnt[29]~90, computer_8bits, 1
instance = comp, \uart_inst|inst|cnt[29] , uart_inst|inst|cnt[29], computer_8bits, 1
instance = comp, \uart_inst|inst|cnt[30]~92 , uart_inst|inst|cnt[30]~92, computer_8bits, 1
instance = comp, \uart_inst|inst|cnt[30] , uart_inst|inst|cnt[30], computer_8bits, 1
instance = comp, \uart_inst|inst|cnt[31]~94 , uart_inst|inst|cnt[31]~94, computer_8bits, 1
instance = comp, \uart_inst|inst|cnt[31] , uart_inst|inst|cnt[31], computer_8bits, 1
instance = comp, \uart_inst|inst|LessThan0~7 , uart_inst|inst|LessThan0~7, computer_8bits, 1
instance = comp, \uart_inst|inst|LessThan0~6 , uart_inst|inst|LessThan0~6, computer_8bits, 1
instance = comp, \uart_inst|inst|LessThan0~5 , uart_inst|inst|LessThan0~5, computer_8bits, 1
instance = comp, \uart_inst|inst|LessThan0~8 , uart_inst|inst|LessThan0~8, computer_8bits, 1
instance = comp, \uart_inst|inst|LessThan0~0 , uart_inst|inst|LessThan0~0, computer_8bits, 1
instance = comp, \uart_inst|inst|LessThan0~3 , uart_inst|inst|LessThan0~3, computer_8bits, 1
instance = comp, \uart_inst|inst|LessThan0~1 , uart_inst|inst|LessThan0~1, computer_8bits, 1
instance = comp, \uart_inst|inst|LessThan0~2 , uart_inst|inst|LessThan0~2, computer_8bits, 1
instance = comp, \uart_inst|inst|LessThan0~4 , uart_inst|inst|LessThan0~4, computer_8bits, 1
instance = comp, \uart_inst|inst|LessThan0~9 , uart_inst|inst|LessThan0~9, computer_8bits, 1
instance = comp, \uart_inst|inst|bclk~feeder , uart_inst|inst|bclk~feeder, computer_8bits, 1
instance = comp, \uart_inst|inst|bclk , uart_inst|inst|bclk, computer_8bits, 1
instance = comp, \uart_inst|inst|bclk~clkctrl , uart_inst|inst|bclk~clkctrl, computer_8bits, 1
instance = comp, \uart_inst|inst1|count~3 , uart_inst|inst1|count~3, computer_8bits, 1
instance = comp, \U14|Selector13~3 , U14|Selector13~3, computer_8bits, 1
instance = comp, \U14|Selector13~2 , U14|Selector13~2, computer_8bits, 1
instance = comp, \U14|ramin_latch~feeder , U14|ramin_latch~feeder, computer_8bits, 1
instance = comp, \U14|ramin_latch , U14|ramin_latch, computer_8bits, 1
instance = comp, \U3|inst1|address_latch[0]~feeder , U3|inst1|address_latch[0]~feeder, computer_8bits, 1
instance = comp, \U3|inst1|address_latch[0] , U3|inst1|address_latch[0], computer_8bits, 1
instance = comp, \rxd~input , rxd~input, computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rcnt[0]~1 , uart_inst|inst1|\pro2:rcnt[0]~1, computer_8bits, 1
instance = comp, \uart_inst|inst1|LessThan0~0 , uart_inst|inst1|LessThan0~0, computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rcnt[1]~1 , uart_inst|inst1|\pro2:rcnt[1]~1, computer_8bits, 1
instance = comp, \uart_inst|inst1|state.r_start , uart_inst|inst1|state.r_start, computer_8bits, 1
instance = comp, \uart_inst|inst1|state~8 , uart_inst|inst1|state~8, computer_8bits, 1
instance = comp, \uart_inst|inst1|state.r_stop , uart_inst|inst1|state.r_stop, computer_8bits, 1
instance = comp, \uart_inst|inst1|Selector0~0 , uart_inst|inst1|Selector0~0, computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rcnt[31]~1 , uart_inst|inst1|\pro2:rcnt[31]~1, computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rcnt[1] , uart_inst|inst1|\pro2:rcnt[1], computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rcnt[2]~1 , uart_inst|inst1|\pro2:rcnt[2]~1, computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rcnt[2] , uart_inst|inst1|\pro2:rcnt[2], computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rcnt[3]~1 , uart_inst|inst1|\pro2:rcnt[3]~1, computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rcnt[3] , uart_inst|inst1|\pro2:rcnt[3], computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rcnt[4]~1 , uart_inst|inst1|\pro2:rcnt[4]~1, computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rcnt[4] , uart_inst|inst1|\pro2:rcnt[4], computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rcnt[5]~1 , uart_inst|inst1|\pro2:rcnt[5]~1, computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rcnt[5] , uart_inst|inst1|\pro2:rcnt[5], computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rcnt[6]~1 , uart_inst|inst1|\pro2:rcnt[6]~1, computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rcnt[6] , uart_inst|inst1|\pro2:rcnt[6], computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rcnt[7]~1 , uart_inst|inst1|\pro2:rcnt[7]~1, computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rcnt[7] , uart_inst|inst1|\pro2:rcnt[7], computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rcnt[8]~1 , uart_inst|inst1|\pro2:rcnt[8]~1, computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rcnt[8] , uart_inst|inst1|\pro2:rcnt[8], computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rcnt[9]~1 , uart_inst|inst1|\pro2:rcnt[9]~1, computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rcnt[9] , uart_inst|inst1|\pro2:rcnt[9], computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rcnt[10]~1 , uart_inst|inst1|\pro2:rcnt[10]~1, computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rcnt[10] , uart_inst|inst1|\pro2:rcnt[10], computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rcnt[11]~1 , uart_inst|inst1|\pro2:rcnt[11]~1, computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rcnt[11] , uart_inst|inst1|\pro2:rcnt[11], computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rcnt[12]~1 , uart_inst|inst1|\pro2:rcnt[12]~1, computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rcnt[12] , uart_inst|inst1|\pro2:rcnt[12], computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rcnt[13]~1 , uart_inst|inst1|\pro2:rcnt[13]~1, computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rcnt[13] , uart_inst|inst1|\pro2:rcnt[13], computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rcnt[14]~1 , uart_inst|inst1|\pro2:rcnt[14]~1, computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rcnt[14] , uart_inst|inst1|\pro2:rcnt[14], computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rcnt[15]~1 , uart_inst|inst1|\pro2:rcnt[15]~1, computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rcnt[15] , uart_inst|inst1|\pro2:rcnt[15], computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rcnt[16]~1 , uart_inst|inst1|\pro2:rcnt[16]~1, computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rcnt[16] , uart_inst|inst1|\pro2:rcnt[16], computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rcnt[17]~1 , uart_inst|inst1|\pro2:rcnt[17]~1, computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rcnt[17] , uart_inst|inst1|\pro2:rcnt[17], computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rcnt[18]~1 , uart_inst|inst1|\pro2:rcnt[18]~1, computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rcnt[18] , uart_inst|inst1|\pro2:rcnt[18], computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rcnt[19]~1 , uart_inst|inst1|\pro2:rcnt[19]~1, computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rcnt[19] , uart_inst|inst1|\pro2:rcnt[19], computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rcnt[20]~1 , uart_inst|inst1|\pro2:rcnt[20]~1, computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rcnt[20] , uart_inst|inst1|\pro2:rcnt[20], computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rcnt[21]~1 , uart_inst|inst1|\pro2:rcnt[21]~1, computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rcnt[21] , uart_inst|inst1|\pro2:rcnt[21], computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rcnt[22]~1 , uart_inst|inst1|\pro2:rcnt[22]~1, computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rcnt[22] , uart_inst|inst1|\pro2:rcnt[22], computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rcnt[23]~1 , uart_inst|inst1|\pro2:rcnt[23]~1, computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rcnt[23] , uart_inst|inst1|\pro2:rcnt[23], computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rcnt[24]~1 , uart_inst|inst1|\pro2:rcnt[24]~1, computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rcnt[24] , uart_inst|inst1|\pro2:rcnt[24], computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rcnt[25]~1 , uart_inst|inst1|\pro2:rcnt[25]~1, computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rcnt[25] , uart_inst|inst1|\pro2:rcnt[25], computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rcnt[26]~1 , uart_inst|inst1|\pro2:rcnt[26]~1, computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rcnt[26] , uart_inst|inst1|\pro2:rcnt[26], computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rcnt[27]~1 , uart_inst|inst1|\pro2:rcnt[27]~1, computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rcnt[27] , uart_inst|inst1|\pro2:rcnt[27], computer_8bits, 1
instance = comp, \uart_inst|inst1|Equal0~8 , uart_inst|inst1|Equal0~8, computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rcnt[28]~1 , uart_inst|inst1|\pro2:rcnt[28]~1, computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rcnt[28] , uart_inst|inst1|\pro2:rcnt[28], computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rcnt[29]~1 , uart_inst|inst1|\pro2:rcnt[29]~1, computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rcnt[29] , uart_inst|inst1|\pro2:rcnt[29], computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rcnt[30]~1 , uart_inst|inst1|\pro2:rcnt[30]~1, computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rcnt[30] , uart_inst|inst1|\pro2:rcnt[30], computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rcnt[31]~2 , uart_inst|inst1|\pro2:rcnt[31]~2, computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rcnt[31] , uart_inst|inst1|\pro2:rcnt[31], computer_8bits, 1
instance = comp, \uart_inst|inst1|Equal0~9 , uart_inst|inst1|Equal0~9, computer_8bits, 1
instance = comp, \uart_inst|inst1|Equal0~5 , uart_inst|inst1|Equal0~5, computer_8bits, 1
instance = comp, \uart_inst|inst1|Equal0~6 , uart_inst|inst1|Equal0~6, computer_8bits, 1
instance = comp, \uart_inst|inst1|Equal0~7 , uart_inst|inst1|Equal0~7, computer_8bits, 1
instance = comp, \uart_inst|inst1|Equal0~0 , uart_inst|inst1|Equal0~0, computer_8bits, 1
instance = comp, \uart_inst|inst1|Equal0~2 , uart_inst|inst1|Equal0~2, computer_8bits, 1
instance = comp, \uart_inst|inst1|Equal0~3 , uart_inst|inst1|Equal0~3, computer_8bits, 1
instance = comp, \uart_inst|inst1|Equal0~1 , uart_inst|inst1|Equal0~1, computer_8bits, 1
instance = comp, \uart_inst|inst1|Equal0~4 , uart_inst|inst1|Equal0~4, computer_8bits, 1
instance = comp, \uart_inst|inst1|Equal0~10 , uart_inst|inst1|Equal0~10, computer_8bits, 1
instance = comp, \uart_inst|inst1|state~9 , uart_inst|inst1|state~9, computer_8bits, 1
instance = comp, \uart_inst|inst1|state.r_sample , uart_inst|inst1|state.r_sample, computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rcnt[0] , uart_inst|inst1|\pro2:rcnt[0], computer_8bits, 1
instance = comp, \uart_inst|inst1|Decoder0~0 , uart_inst|inst1|Decoder0~0, computer_8bits, 1
instance = comp, \uart_inst|inst1|Decoder0~2 , uart_inst|inst1|Decoder0~2, computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rbufs[1]~0 , uart_inst|inst1|\pro2:rbufs[1]~0, computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rbufs[1] , uart_inst|inst1|\pro2:rbufs[1], computer_8bits, 1
instance = comp, \uart_inst|inst1|rbuf[1]~feeder , uart_inst|inst1|rbuf[1]~feeder, computer_8bits, 1
instance = comp, \uart_inst|inst1|rbuf[0]~0 , uart_inst|inst1|rbuf[0]~0, computer_8bits, 1
instance = comp, \uart_inst|inst1|rbuf[1] , uart_inst|inst1|rbuf[1], computer_8bits, 1
instance = comp, \uart_inst|inst3|data_latch[1] , uart_inst|inst3|data_latch[1], computer_8bits, 1
instance = comp, \U3|inst1|address_latch[2] , U3|inst1|address_latch[2], computer_8bits, 1
instance = comp, \U3|inst1|address_latch[4]~feeder , U3|inst1|address_latch[4]~feeder, computer_8bits, 1
instance = comp, \U3|inst1|address_latch[4] , U3|inst1|address_latch[4], computer_8bits, 1
instance = comp, \U3|inst1|address_latch[5]~feeder , U3|inst1|address_latch[5]~feeder, computer_8bits, 1
instance = comp, \U3|inst1|address_latch[5] , U3|inst1|address_latch[5], computer_8bits, 1
instance = comp, \U3|inst1|address_latch[6]~feeder , U3|inst1|address_latch[6]~feeder, computer_8bits, 1
instance = comp, \U3|inst1|address_latch[6] , U3|inst1|address_latch[6], computer_8bits, 1
instance = comp, \U3|inst1|address_latch[7] , U3|inst1|address_latch[7], computer_8bits, 1
instance = comp, \U3|inst|altsyncram_component|auto_generated|ram_block1a0 , U3|inst|altsyncram_component|auto_generated|ram_block1a0, computer_8bits, 1
instance = comp, \uart_inst|inst1|Decoder0~4 , uart_inst|inst1|Decoder0~4, computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rbufs[3]~0 , uart_inst|inst1|\pro2:rbufs[3]~0, computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rbufs[3] , uart_inst|inst1|\pro2:rbufs[3], computer_8bits, 1
instance = comp, \uart_inst|inst1|rbuf[3] , uart_inst|inst1|rbuf[3], computer_8bits, 1
instance = comp, \uart_inst|inst3|data_latch[3]~feeder , uart_inst|inst3|data_latch[3]~feeder, computer_8bits, 1
instance = comp, \uart_inst|inst3|data_latch[3] , uart_inst|inst3|data_latch[3], computer_8bits, 1
instance = comp, \U3|inst2|data_out[3]~40 , U3|inst2|data_out[3]~40, computer_8bits, 1
instance = comp, \U14|Selector25~0 , U14|Selector25~0, computer_8bits, 1
instance = comp, \U14|Selector25~1 , U14|Selector25~1, computer_8bits, 1
instance = comp, \U14|romin_latch~feeder , U14|romin_latch~feeder, computer_8bits, 1
instance = comp, \U14|romin_latch , U14|romin_latch, computer_8bits, 1
instance = comp, \U4|inst3|pulse~feeder , U4|inst3|pulse~feeder, computer_8bits, 1
instance = comp, \U4|inst3|counter[0]~31 , U4|inst3|counter[0]~31, computer_8bits, 1
instance = comp, \U4|inst3|counter[0] , U4|inst3|counter[0], computer_8bits, 1
instance = comp, \U4|inst3|counter[1]~32 , U4|inst3|counter[1]~32, computer_8bits, 1
instance = comp, \U4|inst3|counter[1] , U4|inst3|counter[1], computer_8bits, 1
instance = comp, \U4|inst3|counter[2]~34 , U4|inst3|counter[2]~34, computer_8bits, 1
instance = comp, \U4|inst3|counter[2] , U4|inst3|counter[2], computer_8bits, 1
instance = comp, \U4|inst3|counter[3]~36 , U4|inst3|counter[3]~36, computer_8bits, 1
instance = comp, \U4|inst3|counter[3] , U4|inst3|counter[3], computer_8bits, 1
instance = comp, \U4|inst3|counter[4]~38 , U4|inst3|counter[4]~38, computer_8bits, 1
instance = comp, \U4|inst3|counter[4] , U4|inst3|counter[4], computer_8bits, 1
instance = comp, \U4|inst3|counter[5]~40 , U4|inst3|counter[5]~40, computer_8bits, 1
instance = comp, \U4|inst3|counter[5] , U4|inst3|counter[5], computer_8bits, 1
instance = comp, \U4|inst3|counter[6]~42 , U4|inst3|counter[6]~42, computer_8bits, 1
instance = comp, \U4|inst3|counter[6] , U4|inst3|counter[6], computer_8bits, 1
instance = comp, \U4|inst3|counter[7]~44 , U4|inst3|counter[7]~44, computer_8bits, 1
instance = comp, \U4|inst3|counter[7] , U4|inst3|counter[7], computer_8bits, 1
instance = comp, \U4|inst3|counter[8]~46 , U4|inst3|counter[8]~46, computer_8bits, 1
instance = comp, \U4|inst3|counter[8] , U4|inst3|counter[8], computer_8bits, 1
instance = comp, \U4|inst3|counter[9]~48 , U4|inst3|counter[9]~48, computer_8bits, 1
instance = comp, \U4|inst3|counter[9] , U4|inst3|counter[9], computer_8bits, 1
instance = comp, \U4|inst3|counter[10]~50 , U4|inst3|counter[10]~50, computer_8bits, 1
instance = comp, \U4|inst3|counter[10] , U4|inst3|counter[10], computer_8bits, 1
instance = comp, \U4|inst3|counter[11]~52 , U4|inst3|counter[11]~52, computer_8bits, 1
instance = comp, \U4|inst3|counter[11] , U4|inst3|counter[11], computer_8bits, 1
instance = comp, \U4|inst3|counter[12]~54 , U4|inst3|counter[12]~54, computer_8bits, 1
instance = comp, \U4|inst3|counter[12] , U4|inst3|counter[12], computer_8bits, 1
instance = comp, \U4|inst3|counter[13]~56 , U4|inst3|counter[13]~56, computer_8bits, 1
instance = comp, \U4|inst3|counter[13] , U4|inst3|counter[13], computer_8bits, 1
instance = comp, \U4|inst3|counter[14]~58 , U4|inst3|counter[14]~58, computer_8bits, 1
instance = comp, \U4|inst3|counter[14] , U4|inst3|counter[14], computer_8bits, 1
instance = comp, \U4|inst3|counter[15]~60 , U4|inst3|counter[15]~60, computer_8bits, 1
instance = comp, \U4|inst3|counter[15] , U4|inst3|counter[15], computer_8bits, 1
instance = comp, \U4|inst3|counter[16]~62 , U4|inst3|counter[16]~62, computer_8bits, 1
instance = comp, \U4|inst3|counter[16] , U4|inst3|counter[16], computer_8bits, 1
instance = comp, \U4|inst3|counter[17]~64 , U4|inst3|counter[17]~64, computer_8bits, 1
instance = comp, \U4|inst3|counter[17] , U4|inst3|counter[17], computer_8bits, 1
instance = comp, \U4|inst3|counter[18]~66 , U4|inst3|counter[18]~66, computer_8bits, 1
instance = comp, \U4|inst3|counter[18] , U4|inst3|counter[18], computer_8bits, 1
instance = comp, \U4|inst3|counter[19]~68 , U4|inst3|counter[19]~68, computer_8bits, 1
instance = comp, \U4|inst3|counter[19] , U4|inst3|counter[19], computer_8bits, 1
instance = comp, \U4|inst3|Equal0~5 , U4|inst3|Equal0~5, computer_8bits, 1
instance = comp, \U4|inst3|counter[20]~70 , U4|inst3|counter[20]~70, computer_8bits, 1
instance = comp, \U4|inst3|counter[20] , U4|inst3|counter[20], computer_8bits, 1
instance = comp, \U4|inst3|counter[21]~72 , U4|inst3|counter[21]~72, computer_8bits, 1
instance = comp, \U4|inst3|counter[21] , U4|inst3|counter[21], computer_8bits, 1
instance = comp, \U4|inst3|counter[22]~74 , U4|inst3|counter[22]~74, computer_8bits, 1
instance = comp, \U4|inst3|counter[22] , U4|inst3|counter[22], computer_8bits, 1
instance = comp, \U4|inst3|counter[23]~76 , U4|inst3|counter[23]~76, computer_8bits, 1
instance = comp, \U4|inst3|counter[23] , U4|inst3|counter[23], computer_8bits, 1
instance = comp, \U4|inst3|Equal0~6 , U4|inst3|Equal0~6, computer_8bits, 1
instance = comp, \U4|inst3|Equal0~0 , U4|inst3|Equal0~0, computer_8bits, 1
instance = comp, \U4|inst3|Equal0~1 , U4|inst3|Equal0~1, computer_8bits, 1
instance = comp, \U4|inst3|Equal0~2 , U4|inst3|Equal0~2, computer_8bits, 1
instance = comp, \U4|inst3|Equal0~3 , U4|inst3|Equal0~3, computer_8bits, 1
instance = comp, \U4|inst3|Equal0~4 , U4|inst3|Equal0~4, computer_8bits, 1
instance = comp, \U4|inst3|counter[24]~78 , U4|inst3|counter[24]~78, computer_8bits, 1
instance = comp, \U4|inst3|counter[24] , U4|inst3|counter[24], computer_8bits, 1
instance = comp, \U4|inst3|counter[25]~80 , U4|inst3|counter[25]~80, computer_8bits, 1
instance = comp, \U4|inst3|counter[25] , U4|inst3|counter[25], computer_8bits, 1
instance = comp, \U4|inst3|counter[26]~82 , U4|inst3|counter[26]~82, computer_8bits, 1
instance = comp, \U4|inst3|counter[26] , U4|inst3|counter[26], computer_8bits, 1
instance = comp, \U4|inst3|counter[27]~84 , U4|inst3|counter[27]~84, computer_8bits, 1
instance = comp, \U4|inst3|counter[27] , U4|inst3|counter[27], computer_8bits, 1
instance = comp, \U4|inst3|Equal0~7 , U4|inst3|Equal0~7, computer_8bits, 1
instance = comp, \U4|inst3|counter[28]~86 , U4|inst3|counter[28]~86, computer_8bits, 1
instance = comp, \U4|inst3|counter[28] , U4|inst3|counter[28], computer_8bits, 1
instance = comp, \U4|inst3|counter[29]~88 , U4|inst3|counter[29]~88, computer_8bits, 1
instance = comp, \U4|inst3|counter[29] , U4|inst3|counter[29], computer_8bits, 1
instance = comp, \U4|inst3|counter[30]~90 , U4|inst3|counter[30]~90, computer_8bits, 1
instance = comp, \U4|inst3|counter[30] , U4|inst3|counter[30], computer_8bits, 1
instance = comp, \U4|inst3|counter[31]~92 , U4|inst3|counter[31]~92, computer_8bits, 1
instance = comp, \U4|inst3|counter[31] , U4|inst3|counter[31], computer_8bits, 1
instance = comp, \U4|inst3|Equal0~8 , U4|inst3|Equal0~8, computer_8bits, 1
instance = comp, \U4|inst3|Equal0~9 , U4|inst3|Equal0~9, computer_8bits, 1
instance = comp, \U4|inst3|Equal0~10 , U4|inst3|Equal0~10, computer_8bits, 1
instance = comp, \U4|inst3|stop_counter~0 , U4|inst3|stop_counter~0, computer_8bits, 1
instance = comp, \U4|inst3|stop_counter~feeder , U4|inst3|stop_counter~feeder, computer_8bits, 1
instance = comp, \U4|inst3|stop_counter , U4|inst3|stop_counter, computer_8bits, 1
instance = comp, \U4|inst3|pulse , U4|inst3|pulse, computer_8bits, 1
instance = comp, \U4|inst2 , U4|inst2, computer_8bits, 1
instance = comp, \U4|inst|altsyncram_component|auto_generated|ram_block1a0 , U4|inst|altsyncram_component|auto_generated|ram_block1a0, computer_8bits, 1
instance = comp, \U14|Selector1~3 , U14|Selector1~3, computer_8bits, 1
instance = comp, \U14|Selector5~0 , U14|Selector5~0, computer_8bits, 1
instance = comp, \U14|Selector1~5 , U14|Selector1~5, computer_8bits, 1
instance = comp, \U14|Selector1~6 , U14|Selector1~6, computer_8bits, 1
instance = comp, \U14|Selector1~7 , U14|Selector1~7, computer_8bits, 1
instance = comp, \U14|process_0~2 , U14|process_0~2, computer_8bits, 1
instance = comp, \U14|process_0~4 , U14|process_0~4, computer_8bits, 1
instance = comp, \U6|Mux0~4 , U6|Mux0~4, computer_8bits, 1
instance = comp, \U14|process_0~3 , U14|process_0~3, computer_8bits, 1
instance = comp, \U14|nextn_latch~0 , U14|nextn_latch~0, computer_8bits, 1
instance = comp, \U14|nextn_latch~1 , U14|nextn_latch~1, computer_8bits, 1
instance = comp, \U6|Mux6~0 , U6|Mux6~0, computer_8bits, 1
instance = comp, \U14|ldpc_latch~0 , U14|ldpc_latch~0, computer_8bits, 1
instance = comp, \U14|Selector1~4 , U14|Selector1~4, computer_8bits, 1
instance = comp, \U14|Selector1~8 , U14|Selector1~8, computer_8bits, 1
instance = comp, \U14|Selector1~9 , U14|Selector1~9, computer_8bits, 1
instance = comp, \U14|nextn_latch~feeder , U14|nextn_latch~feeder, computer_8bits, 1
instance = comp, \U14|nextn_latch , U14|nextn_latch, computer_8bits, 1
instance = comp, \U7|addr_latch[0]~8 , U7|addr_latch[0]~8, computer_8bits, 1
instance = comp, \U5|instruction[0]~feeder , U5|instruction[0]~feeder, computer_8bits, 1
instance = comp, \U5|state~0 , U5|state~0, computer_8bits, 1
instance = comp, \U5|state , U5|state, computer_8bits, 1
instance = comp, \U5|instruction[0] , U5|instruction[0], computer_8bits, 1
instance = comp, \U14|Selector0~0 , U14|Selector0~0, computer_8bits, 1
instance = comp, \U14|rstpc_latch~feeder , U14|rstpc_latch~feeder, computer_8bits, 1
instance = comp, \U14|rstpc_latch , U14|rstpc_latch, computer_8bits, 1
instance = comp, \U14|Selector17~4 , U14|Selector17~4, computer_8bits, 1
instance = comp, \U14|process_0~5 , U14|process_0~5, computer_8bits, 1
instance = comp, \U14|Selector2~0 , U14|Selector2~0, computer_8bits, 1
instance = comp, \U14|Selector2~1 , U14|Selector2~1, computer_8bits, 1
instance = comp, \U14|Selector2~2 , U14|Selector2~2, computer_8bits, 1
instance = comp, \U14|ldpc_latch , U14|ldpc_latch, computer_8bits, 1
instance = comp, \U7|addr_latch[0] , U7|addr_latch[0], computer_8bits, 1
instance = comp, \U7|addr_latch[1]~10 , U7|addr_latch[1]~10, computer_8bits, 1
instance = comp, \U5|instruction[1]~feeder , U5|instruction[1]~feeder, computer_8bits, 1
instance = comp, \U5|instruction[1] , U5|instruction[1], computer_8bits, 1
instance = comp, \U7|addr_latch[1] , U7|addr_latch[1], computer_8bits, 1
instance = comp, \U7|addr_latch[2]~12 , U7|addr_latch[2]~12, computer_8bits, 1
instance = comp, \U5|instruction[2]~feeder , U5|instruction[2]~feeder, computer_8bits, 1
instance = comp, \U5|instruction[2] , U5|instruction[2], computer_8bits, 1
instance = comp, \U7|addr_latch[2] , U7|addr_latch[2], computer_8bits, 1
instance = comp, \U7|addr_latch[3]~14 , U7|addr_latch[3]~14, computer_8bits, 1
instance = comp, \U5|instruction[3]~feeder , U5|instruction[3]~feeder, computer_8bits, 1
instance = comp, \U5|instruction[3] , U5|instruction[3], computer_8bits, 1
instance = comp, \U7|addr_latch[3] , U7|addr_latch[3], computer_8bits, 1
instance = comp, \U3|inst2|data_out[3]~37 , U3|inst2|data_out[3]~37, computer_8bits, 1
instance = comp, \U14|Selector8~0 , U14|Selector8~0, computer_8bits, 1
instance = comp, \U6|Mux7~1 , U6|Mux7~1, computer_8bits, 1
instance = comp, \U14|Selector8~1 , U14|Selector8~1, computer_8bits, 1
instance = comp, \U14|Selector8~2 , U14|Selector8~2, computer_8bits, 1
instance = comp, \U14|dbfbout_latch , U14|dbfbout_latch, computer_8bits, 1
instance = comp, \U14|Selector6~17 , U14|Selector6~17, computer_8bits, 1
instance = comp, \U14|Selector6~6 , U14|Selector6~6, computer_8bits, 1
instance = comp, \U14|Selector6~7 , U14|Selector6~7, computer_8bits, 1
instance = comp, \U14|Selector6~10 , U14|Selector6~10, computer_8bits, 1
instance = comp, \U14|Selector6~11 , U14|Selector6~11, computer_8bits, 1
instance = comp, \U14|Selector6~9 , U14|Selector6~9, computer_8bits, 1
instance = comp, \U14|Selector6~16 , U14|Selector6~16, computer_8bits, 1
instance = comp, \U14|Selector6~12 , U14|Selector6~12, computer_8bits, 1
instance = comp, \U6|Mux0~5 , U6|Mux0~5, computer_8bits, 1
instance = comp, \U14|Selector16~1 , U14|Selector16~1, computer_8bits, 1
instance = comp, \U14|Selector16~2 , U14|Selector16~2, computer_8bits, 1
instance = comp, \U14|txd_cmd_latch , U14|txd_cmd_latch, computer_8bits, 1
instance = comp, \uart_inst|inst2|Add0~6 , uart_inst|inst2|Add0~6, computer_8bits, 1
instance = comp, \uart_inst|inst2|Add0~8 , uart_inst|inst2|Add0~8, computer_8bits, 1
instance = comp, \uart_inst|inst2|Add0~0 , uart_inst|inst2|Add0~0, computer_8bits, 1
instance = comp, \uart_inst|inst2|xcnt16[0]~4 , uart_inst|inst2|xcnt16[0]~4, computer_8bits, 1
instance = comp, \uart_inst|inst2|xcnt16[0] , uart_inst|inst2|xcnt16[0], computer_8bits, 1
instance = comp, \uart_inst|inst2|Equal0~0 , uart_inst|inst2|Equal0~0, computer_8bits, 1
instance = comp, \uart_inst|inst2|Selector11~0 , uart_inst|inst2|Selector11~0, computer_8bits, 1
instance = comp, \uart_inst|inst2|Selector6~0 , uart_inst|inst2|Selector6~0, computer_8bits, 1
instance = comp, \uart_inst|inst2|xcnt16[0]~2 , uart_inst|inst2|xcnt16[0]~2, computer_8bits, 1
instance = comp, \uart_inst|inst2|xcnt16[4]~3 , uart_inst|inst2|xcnt16[4]~3, computer_8bits, 1
instance = comp, \uart_inst|inst2|xcnt16[4] , uart_inst|inst2|xcnt16[4], computer_8bits, 1
instance = comp, \uart_inst|inst2|txd_content[7]~2 , uart_inst|inst2|txd_content[7]~2, computer_8bits, 1
instance = comp, \uart_inst|inst2|Selector1~0 , uart_inst|inst2|Selector1~0, computer_8bits, 1
instance = comp, \uart_inst|inst2|state.x_start , uart_inst|inst2|state.x_start, computer_8bits, 1
instance = comp, \uart_inst|inst2|Selector3~0 , uart_inst|inst2|Selector3~0, computer_8bits, 1
instance = comp, \uart_inst|inst2|xbitcnt[0]~32 , uart_inst|inst2|xbitcnt[0]~32, computer_8bits, 1
instance = comp, \uart_inst|inst2|xbitcnt[31]~34 , uart_inst|inst2|xbitcnt[31]~34, computer_8bits, 1
instance = comp, \uart_inst|inst2|xbitcnt[31]~35 , uart_inst|inst2|xbitcnt[31]~35, computer_8bits, 1
instance = comp, \uart_inst|inst2|xbitcnt[0] , uart_inst|inst2|xbitcnt[0], computer_8bits, 1
instance = comp, \uart_inst|inst2|xbitcnt[1]~36 , uart_inst|inst2|xbitcnt[1]~36, computer_8bits, 1
instance = comp, \uart_inst|inst2|xbitcnt[1] , uart_inst|inst2|xbitcnt[1], computer_8bits, 1
instance = comp, \uart_inst|inst2|xbitcnt[2]~38 , uart_inst|inst2|xbitcnt[2]~38, computer_8bits, 1
instance = comp, \uart_inst|inst2|xbitcnt[2] , uart_inst|inst2|xbitcnt[2], computer_8bits, 1
instance = comp, \uart_inst|inst2|xbitcnt[3]~40 , uart_inst|inst2|xbitcnt[3]~40, computer_8bits, 1
instance = comp, \uart_inst|inst2|xbitcnt[3] , uart_inst|inst2|xbitcnt[3], computer_8bits, 1
instance = comp, \uart_inst|inst2|xbitcnt[4]~42 , uart_inst|inst2|xbitcnt[4]~42, computer_8bits, 1
instance = comp, \uart_inst|inst2|xbitcnt[4] , uart_inst|inst2|xbitcnt[4], computer_8bits, 1
instance = comp, \uart_inst|inst2|xbitcnt[5]~44 , uart_inst|inst2|xbitcnt[5]~44, computer_8bits, 1
instance = comp, \uart_inst|inst2|xbitcnt[5] , uart_inst|inst2|xbitcnt[5], computer_8bits, 1
instance = comp, \uart_inst|inst2|xbitcnt[6]~46 , uart_inst|inst2|xbitcnt[6]~46, computer_8bits, 1
instance = comp, \uart_inst|inst2|xbitcnt[6] , uart_inst|inst2|xbitcnt[6], computer_8bits, 1
instance = comp, \uart_inst|inst2|xbitcnt[7]~48 , uart_inst|inst2|xbitcnt[7]~48, computer_8bits, 1
instance = comp, \uart_inst|inst2|xbitcnt[7] , uart_inst|inst2|xbitcnt[7], computer_8bits, 1
instance = comp, \uart_inst|inst2|xbitcnt[8]~50 , uart_inst|inst2|xbitcnt[8]~50, computer_8bits, 1
instance = comp, \uart_inst|inst2|xbitcnt[8] , uart_inst|inst2|xbitcnt[8], computer_8bits, 1
instance = comp, \uart_inst|inst2|xbitcnt[9]~52 , uart_inst|inst2|xbitcnt[9]~52, computer_8bits, 1
instance = comp, \uart_inst|inst2|xbitcnt[9] , uart_inst|inst2|xbitcnt[9], computer_8bits, 1
instance = comp, \uart_inst|inst2|xbitcnt[10]~54 , uart_inst|inst2|xbitcnt[10]~54, computer_8bits, 1
instance = comp, \uart_inst|inst2|xbitcnt[10] , uart_inst|inst2|xbitcnt[10], computer_8bits, 1
instance = comp, \uart_inst|inst2|xbitcnt[11]~56 , uart_inst|inst2|xbitcnt[11]~56, computer_8bits, 1
instance = comp, \uart_inst|inst2|xbitcnt[11] , uart_inst|inst2|xbitcnt[11], computer_8bits, 1
instance = comp, \uart_inst|inst2|xbitcnt[12]~58 , uart_inst|inst2|xbitcnt[12]~58, computer_8bits, 1
instance = comp, \uart_inst|inst2|xbitcnt[12] , uart_inst|inst2|xbitcnt[12], computer_8bits, 1
instance = comp, \uart_inst|inst2|xbitcnt[13]~60 , uart_inst|inst2|xbitcnt[13]~60, computer_8bits, 1
instance = comp, \uart_inst|inst2|xbitcnt[13] , uart_inst|inst2|xbitcnt[13], computer_8bits, 1
instance = comp, \uart_inst|inst2|xbitcnt[14]~62 , uart_inst|inst2|xbitcnt[14]~62, computer_8bits, 1
instance = comp, \uart_inst|inst2|xbitcnt[14] , uart_inst|inst2|xbitcnt[14], computer_8bits, 1
instance = comp, \uart_inst|inst2|xbitcnt[15]~64 , uart_inst|inst2|xbitcnt[15]~64, computer_8bits, 1
instance = comp, \uart_inst|inst2|xbitcnt[15] , uart_inst|inst2|xbitcnt[15], computer_8bits, 1
instance = comp, \uart_inst|inst2|xbitcnt[16]~66 , uart_inst|inst2|xbitcnt[16]~66, computer_8bits, 1
instance = comp, \uart_inst|inst2|xbitcnt[16] , uart_inst|inst2|xbitcnt[16], computer_8bits, 1
instance = comp, \uart_inst|inst2|xbitcnt[17]~68 , uart_inst|inst2|xbitcnt[17]~68, computer_8bits, 1
instance = comp, \uart_inst|inst2|xbitcnt[17] , uart_inst|inst2|xbitcnt[17], computer_8bits, 1
instance = comp, \uart_inst|inst2|xbitcnt[18]~70 , uart_inst|inst2|xbitcnt[18]~70, computer_8bits, 1
instance = comp, \uart_inst|inst2|xbitcnt[18] , uart_inst|inst2|xbitcnt[18], computer_8bits, 1
instance = comp, \uart_inst|inst2|xbitcnt[19]~72 , uart_inst|inst2|xbitcnt[19]~72, computer_8bits, 1
instance = comp, \uart_inst|inst2|xbitcnt[19] , uart_inst|inst2|xbitcnt[19], computer_8bits, 1
instance = comp, \uart_inst|inst2|xbitcnt[20]~74 , uart_inst|inst2|xbitcnt[20]~74, computer_8bits, 1
instance = comp, \uart_inst|inst2|xbitcnt[20] , uart_inst|inst2|xbitcnt[20], computer_8bits, 1
instance = comp, \uart_inst|inst2|xbitcnt[21]~76 , uart_inst|inst2|xbitcnt[21]~76, computer_8bits, 1
instance = comp, \uart_inst|inst2|xbitcnt[21] , uart_inst|inst2|xbitcnt[21], computer_8bits, 1
instance = comp, \uart_inst|inst2|xbitcnt[22]~78 , uart_inst|inst2|xbitcnt[22]~78, computer_8bits, 1
instance = comp, \uart_inst|inst2|xbitcnt[22] , uart_inst|inst2|xbitcnt[22], computer_8bits, 1
instance = comp, \uart_inst|inst2|xbitcnt[23]~80 , uart_inst|inst2|xbitcnt[23]~80, computer_8bits, 1
instance = comp, \uart_inst|inst2|xbitcnt[23] , uart_inst|inst2|xbitcnt[23], computer_8bits, 1
instance = comp, \uart_inst|inst2|xbitcnt[24]~82 , uart_inst|inst2|xbitcnt[24]~82, computer_8bits, 1
instance = comp, \uart_inst|inst2|xbitcnt[24] , uart_inst|inst2|xbitcnt[24], computer_8bits, 1
instance = comp, \uart_inst|inst2|xbitcnt[25]~84 , uart_inst|inst2|xbitcnt[25]~84, computer_8bits, 1
instance = comp, \uart_inst|inst2|xbitcnt[25] , uart_inst|inst2|xbitcnt[25], computer_8bits, 1
instance = comp, \uart_inst|inst2|xbitcnt[26]~86 , uart_inst|inst2|xbitcnt[26]~86, computer_8bits, 1
instance = comp, \uart_inst|inst2|xbitcnt[26] , uart_inst|inst2|xbitcnt[26], computer_8bits, 1
instance = comp, \uart_inst|inst2|xbitcnt[27]~88 , uart_inst|inst2|xbitcnt[27]~88, computer_8bits, 1
instance = comp, \uart_inst|inst2|xbitcnt[27] , uart_inst|inst2|xbitcnt[27], computer_8bits, 1
instance = comp, \uart_inst|inst2|Equal1~8 , uart_inst|inst2|Equal1~8, computer_8bits, 1
instance = comp, \uart_inst|inst2|Equal1~0 , uart_inst|inst2|Equal1~0, computer_8bits, 1
instance = comp, \uart_inst|inst2|Equal1~1 , uart_inst|inst2|Equal1~1, computer_8bits, 1
instance = comp, \uart_inst|inst2|Equal1~2 , uart_inst|inst2|Equal1~2, computer_8bits, 1
instance = comp, \uart_inst|inst2|Equal1~3 , uart_inst|inst2|Equal1~3, computer_8bits, 1
instance = comp, \uart_inst|inst2|Equal1~4 , uart_inst|inst2|Equal1~4, computer_8bits, 1
instance = comp, \uart_inst|inst2|xbitcnt[28]~90 , uart_inst|inst2|xbitcnt[28]~90, computer_8bits, 1
instance = comp, \uart_inst|inst2|xbitcnt[28] , uart_inst|inst2|xbitcnt[28], computer_8bits, 1
instance = comp, \uart_inst|inst2|xbitcnt[29]~92 , uart_inst|inst2|xbitcnt[29]~92, computer_8bits, 1
instance = comp, \uart_inst|inst2|xbitcnt[29] , uart_inst|inst2|xbitcnt[29], computer_8bits, 1
instance = comp, \uart_inst|inst2|xbitcnt[30]~94 , uart_inst|inst2|xbitcnt[30]~94, computer_8bits, 1
instance = comp, \uart_inst|inst2|xbitcnt[30] , uart_inst|inst2|xbitcnt[30], computer_8bits, 1
instance = comp, \uart_inst|inst2|xbitcnt[31]~96 , uart_inst|inst2|xbitcnt[31]~96, computer_8bits, 1
instance = comp, \uart_inst|inst2|xbitcnt[31] , uart_inst|inst2|xbitcnt[31], computer_8bits, 1
instance = comp, \uart_inst|inst2|Equal1~9 , uart_inst|inst2|Equal1~9, computer_8bits, 1
instance = comp, \uart_inst|inst2|Equal1~6 , uart_inst|inst2|Equal1~6, computer_8bits, 1
instance = comp, \uart_inst|inst2|Equal1~5 , uart_inst|inst2|Equal1~5, computer_8bits, 1
instance = comp, \uart_inst|inst2|Equal1~7 , uart_inst|inst2|Equal1~7, computer_8bits, 1
instance = comp, \uart_inst|inst2|Equal1~10 , uart_inst|inst2|Equal1~10, computer_8bits, 1
instance = comp, \uart_inst|inst2|Selector3~1 , uart_inst|inst2|Selector3~1, computer_8bits, 1
instance = comp, \uart_inst|inst2|state.x_shift , uart_inst|inst2|state.x_shift, computer_8bits, 1
instance = comp, \uart_inst|inst2|xcnt16[4]~0 , uart_inst|inst2|xcnt16[4]~0, computer_8bits, 1
instance = comp, \uart_inst|inst2|xcnt16[4]~1 , uart_inst|inst2|xcnt16[4]~1, computer_8bits, 1
instance = comp, \uart_inst|inst2|Add0~2 , uart_inst|inst2|Add0~2, computer_8bits, 1
instance = comp, \uart_inst|inst2|xcnt16[1]~7 , uart_inst|inst2|xcnt16[1]~7, computer_8bits, 1
instance = comp, \uart_inst|inst2|xcnt16[1] , uart_inst|inst2|xcnt16[1], computer_8bits, 1
instance = comp, \uart_inst|inst2|Add0~4 , uart_inst|inst2|Add0~4, computer_8bits, 1
instance = comp, \uart_inst|inst2|xcnt16[2]~6 , uart_inst|inst2|xcnt16[2]~6, computer_8bits, 1
instance = comp, \uart_inst|inst2|xcnt16[2] , uart_inst|inst2|xcnt16[2], computer_8bits, 1
instance = comp, \uart_inst|inst2|xcnt16[3]~5 , uart_inst|inst2|xcnt16[3]~5, computer_8bits, 1
instance = comp, \uart_inst|inst2|xcnt16[3] , uart_inst|inst2|xcnt16[3], computer_8bits, 1
instance = comp, \uart_inst|inst2|LessThan0~0 , uart_inst|inst2|LessThan0~0, computer_8bits, 1
instance = comp, \uart_inst|inst2|Selector2~0 , uart_inst|inst2|Selector2~0, computer_8bits, 1
instance = comp, \uart_inst|inst2|state.x_wait , uart_inst|inst2|state.x_wait, computer_8bits, 1
instance = comp, \uart_inst|inst2|Selector4~0 , uart_inst|inst2|Selector4~0, computer_8bits, 1
instance = comp, \uart_inst|inst2|Selector4~1 , uart_inst|inst2|Selector4~1, computer_8bits, 1
instance = comp, \uart_inst|inst2|state.x_stop , uart_inst|inst2|state.x_stop, computer_8bits, 1
instance = comp, \uart_inst|inst2|Selector0~0 , uart_inst|inst2|Selector0~0, computer_8bits, 1
instance = comp, \uart_inst|inst2|Selector0~1 , uart_inst|inst2|Selector0~1, computer_8bits, 1
instance = comp, \uart_inst|inst2|state.x_idle , uart_inst|inst2|state.x_idle, computer_8bits, 1
instance = comp, \uart_inst|inst2|txd_done~2 , uart_inst|inst2|txd_done~2, computer_8bits, 1
instance = comp, \uart_inst|inst2|txd_done , uart_inst|inst2|txd_done, computer_8bits, 1
instance = comp, \U14|Selector16~0 , U14|Selector16~0, computer_8bits, 1
instance = comp, \U14|Selector6~8 , U14|Selector6~8, computer_8bits, 1
instance = comp, \U14|Selector6~13 , U14|Selector6~13, computer_8bits, 1
instance = comp, \U14|Selector6~14 , U14|Selector6~14, computer_8bits, 1
instance = comp, \U14|Selector6~15 , U14|Selector6~15, computer_8bits, 1
instance = comp, \U14|dbfaout_latch , U14|dbfaout_latch, computer_8bits, 1
instance = comp, \U14|Selector7~12 , U14|Selector7~12, computer_8bits, 1
instance = comp, \U14|Selector7~11 , U14|Selector7~11, computer_8bits, 1
instance = comp, \U14|Selector7~10 , U14|Selector7~10, computer_8bits, 1
instance = comp, \U14|dbfbin_latch , U14|dbfbin_latch, computer_8bits, 1
instance = comp, \U5|instruction[8]~feeder , U5|instruction[8]~feeder, computer_8bits, 1
instance = comp, \U5|instruction[8] , U5|instruction[8], computer_8bits, 1
instance = comp, \U5|ir_grcode[2] , U5|ir_grcode[2], computer_8bits, 1
instance = comp, \U14|Selector1~0 , U14|Selector1~0, computer_8bits, 1
instance = comp, \U14|Selector11~4 , U14|Selector11~4, computer_8bits, 1
instance = comp, \U14|Selector11~1 , U14|Selector11~1, computer_8bits, 1
instance = comp, \U14|regwt_latch~0 , U14|regwt_latch~0, computer_8bits, 1
instance = comp, \U14|Selector11~2 , U14|Selector11~2, computer_8bits, 1
instance = comp, \U14|Selector11~0 , U14|Selector11~0, computer_8bits, 1
instance = comp, \U14|Selector11~3 , U14|Selector11~3, computer_8bits, 1
instance = comp, \U14|Selector11~5 , U14|Selector11~5, computer_8bits, 1
instance = comp, \U14|regwt_latch , U14|regwt_latch, computer_8bits, 1
instance = comp, \U5|instruction[9]~feeder , U5|instruction[9]~feeder, computer_8bits, 1
instance = comp, \U5|instruction[9] , U5|instruction[9], computer_8bits, 1
instance = comp, \U5|ir_grcode[3] , U5|ir_grcode[3], computer_8bits, 1
instance = comp, \U11|grc_grwt[3] , U11|grc_grwt[3], computer_8bits, 1
instance = comp, \U12|grd_latch[3]~feeder , U12|grd_latch[3]~feeder, computer_8bits, 1
instance = comp, \U12|grd_latch[3] , U12|grd_latch[3], computer_8bits, 1
instance = comp, \U14|Selector9~8 , U14|Selector9~8, computer_8bits, 1
instance = comp, \U14|Selector9~10 , U14|Selector9~10, computer_8bits, 1
instance = comp, \U14|Selector9~2 , U14|Selector9~2, computer_8bits, 1
instance = comp, \U14|Selector9~3 , U14|Selector9~3, computer_8bits, 1
instance = comp, \U14|Selector9~4 , U14|Selector9~4, computer_8bits, 1
instance = comp, \U14|Selector9~5 , U14|Selector9~5, computer_8bits, 1
instance = comp, \U14|Selector9~6 , U14|Selector9~6, computer_8bits, 1
instance = comp, \U14|Selector15~0 , U14|Selector15~0, computer_8bits, 1
instance = comp, \U14|Selector9~7 , U14|Selector9~7, computer_8bits, 1
instance = comp, \U14|Selector9~9 , U14|Selector9~9, computer_8bits, 1
instance = comp, \U14|regrd1_latch , U14|regrd1_latch, computer_8bits, 1
instance = comp, \U5|ir_grcode[1]~2 , U5|ir_grcode[1]~2, computer_8bits, 1
instance = comp, \U5|ir_grcode[0]~3 , U5|ir_grcode[0]~3, computer_8bits, 1
instance = comp, \U11|grc_grrd[1]~2 , U11|grc_grrd[1]~2, computer_8bits, 1
instance = comp, \U5|ir_grcode[5]~0 , U5|ir_grcode[5]~0, computer_8bits, 1
instance = comp, \U5|ir_grcode[4]~1 , U5|ir_grcode[4]~1, computer_8bits, 1
instance = comp, \U11|grc_grrd[1]~3 , U11|grc_grrd[1]~3, computer_8bits, 1
instance = comp, \U11|grc_grrd[0]~4 , U11|grc_grrd[0]~4, computer_8bits, 1
instance = comp, \U11|grc_grrd[0]~5 , U11|grc_grrd[0]~5, computer_8bits, 1
instance = comp, \U11|grc_grrd[2]~0 , U11|grc_grrd[2]~0, computer_8bits, 1
instance = comp, \U11|grc_grrd[2]~1 , U11|grc_grrd[2]~1, computer_8bits, 1
instance = comp, \U12|gr_data_out[3]~0 , U12|gr_data_out[3]~0, computer_8bits, 1
instance = comp, \U11|grc_grwt[2] , U11|grc_grwt[2], computer_8bits, 1
instance = comp, \U11|grc_grwt[2]~clkctrl , U11|grc_grwt[2]~clkctrl, computer_8bits, 1
instance = comp, \U12|grc_latch[3] , U12|grc_latch[3], computer_8bits, 1
instance = comp, \U11|grc_grrd[0]~6 , U11|grc_grrd[0]~6, computer_8bits, 1
instance = comp, \U12|gr_data_out[3]~1 , U12|gr_data_out[3]~1, computer_8bits, 1
instance = comp, \U12|gr_data_out[3]~9 , U12|gr_data_out[3]~9, computer_8bits, 1
instance = comp, \U11|grc_grwt[1] , U11|grc_grwt[1], computer_8bits, 1
instance = comp, \U11|grc_grwt[1]~clkctrl , U11|grc_grwt[1]~clkctrl, computer_8bits, 1
instance = comp, \U12|grb_latch[3] , U12|grb_latch[3], computer_8bits, 1
instance = comp, \U11|grc_grwt[0] , U11|grc_grwt[0], computer_8bits, 1
instance = comp, \U11|grc_grwt[0]~clkctrl , U11|grc_grwt[0]~clkctrl, computer_8bits, 1
instance = comp, \U12|gra_latch[3]~feeder , U12|gra_latch[3]~feeder, computer_8bits, 1
instance = comp, \U12|gra_latch[3] , U12|gra_latch[3], computer_8bits, 1
instance = comp, \U12|gr_data_out[3]~10 , U12|gr_data_out[3]~10, computer_8bits, 1
instance = comp, \U3|inst2|data_out[3]~41 , U3|inst2|data_out[3]~41, computer_8bits, 1
instance = comp, \U3|inst2|data_out[2]~32 , U3|inst2|data_out[2]~32, computer_8bits, 1
instance = comp, \U8|Mux5~6 , U8|Mux5~6, computer_8bits, 1
instance = comp, \U8|Mux5~2 , U8|Mux5~2, computer_8bits, 1
instance = comp, \U8|Add2|auto_generated|_~2 , U8|Add2|auto_generated|_~2, computer_8bits, 1
instance = comp, \U8|Add1~0 , U8|Add1~0, computer_8bits, 1
instance = comp, \U8|Add1~2 , U8|Add1~2, computer_8bits, 1
instance = comp, \U8|Mux0~4 , U8|Mux0~4, computer_8bits, 1
instance = comp, \U8|result~3 , U8|result~3, computer_8bits, 1
instance = comp, \U8|Add2|auto_generated|result_int[0]~1 , U8|Add2|auto_generated|result_int[0]~1, computer_8bits, 1
instance = comp, \U8|Add2|auto_generated|result_int[1]~2 , U8|Add2|auto_generated|result_int[1]~2, computer_8bits, 1
instance = comp, \U8|Mux7~2 , U8|Mux7~2, computer_8bits, 1
instance = comp, \U8|Mux7~3 , U8|Mux7~3, computer_8bits, 1
instance = comp, \U8|result~1 , U8|result~1, computer_8bits, 1
instance = comp, \U8|result~2 , U8|result~2, computer_8bits, 1
instance = comp, \U8|Mux7~0 , U8|Mux7~0, computer_8bits, 1
instance = comp, \U8|result~0 , U8|result~0, computer_8bits, 1
instance = comp, \U8|Equal0~0 , U8|Equal0~0, computer_8bits, 1
instance = comp, \U8|Add18~7 , U8|Add18~7, computer_8bits, 1
instance = comp, \U8|Add18~4 , U8|Add18~4, computer_8bits, 1
instance = comp, \U8|divider~0 , U8|divider~0, computer_8bits, 1
instance = comp, \U8|Add8~2 , U8|Add8~2, computer_8bits, 1
instance = comp, \U8|divider~1 , U8|divider~1, computer_8bits, 1
instance = comp, \U8|LessThan0~3 , U8|LessThan0~3, computer_8bits, 1
instance = comp, \U8|divider~2 , U8|divider~2, computer_8bits, 1
instance = comp, \U8|LessThan0~1 , U8|LessThan0~1, computer_8bits, 1
instance = comp, \U8|LessThan0~2 , U8|LessThan0~2, computer_8bits, 1
instance = comp, \U8|LessThan0~0 , U8|LessThan0~0, computer_8bits, 1
instance = comp, \U8|LessThan0~4 , U8|LessThan0~4, computer_8bits, 1
instance = comp, \U8|Add8~4 , U8|Add8~4, computer_8bits, 1
instance = comp, \U8|Add8~5 , U8|Add8~5, computer_8bits, 1
instance = comp, \U8|Add8~7 , U8|Add8~7, computer_8bits, 1
instance = comp, \U8|Add8~9 , U8|Add8~9, computer_8bits, 1
instance = comp, \U8|Add8~11 , U8|Add8~11, computer_8bits, 1
instance = comp, \U8|LessThan1~0 , U8|LessThan1~0, computer_8bits, 1
instance = comp, \U8|Add8~13 , U8|Add8~13, computer_8bits, 1
instance = comp, \U8|LessThan1~1 , U8|LessThan1~1, computer_8bits, 1
instance = comp, \U8|LessThan1~2 , U8|LessThan1~2, computer_8bits, 1
instance = comp, \U8|LessThan1~3 , U8|LessThan1~3, computer_8bits, 1
instance = comp, \U8|LessThan1~4 , U8|LessThan1~4, computer_8bits, 1
instance = comp, \U8|Add8~12 , U8|Add8~12, computer_8bits, 1
instance = comp, \U8|Add11~0 , U8|Add11~0, computer_8bits, 1
instance = comp, \U8|Add11~2 , U8|Add11~2, computer_8bits, 1
instance = comp, \U8|Add11~4 , U8|Add11~4, computer_8bits, 1
instance = comp, \U8|Add11~6 , U8|Add11~6, computer_8bits, 1
instance = comp, \U8|LessThan2~1 , U8|LessThan2~1, computer_8bits, 1
instance = comp, \U8|divided~0 , U8|divided~0, computer_8bits, 1
instance = comp, \U8|divided~1 , U8|divided~1, computer_8bits, 1
instance = comp, \U8|LessThan2~0 , U8|LessThan2~0, computer_8bits, 1
instance = comp, \U8|div8~2 , U8|div8~2, computer_8bits, 1
instance = comp, \U8|div8~6 , U8|div8~6, computer_8bits, 1
instance = comp, \U8|Add14~0 , U8|Add14~0, computer_8bits, 1
instance = comp, \U8|Add18~5 , U8|Add18~5, computer_8bits, 1
instance = comp, \U8|Add18~6 , U8|Add18~6, computer_8bits, 1
instance = comp, \U8|divided~2 , U8|divided~2, computer_8bits, 1
instance = comp, \U8|Add17~0 , U8|Add17~0, computer_8bits, 1
instance = comp, \U8|Add18~8 , U8|Add18~8, computer_8bits, 1
instance = comp, \U8|LessThan2~2 , U8|LessThan2~2, computer_8bits, 1
instance = comp, \U8|divided~3 , U8|divided~3, computer_8bits, 1
instance = comp, \U8|Add14~2 , U8|Add14~2, computer_8bits, 1
instance = comp, \U8|Add14~4 , U8|Add14~4, computer_8bits, 1
instance = comp, \U8|LessThan3~0 , U8|LessThan3~0, computer_8bits, 1
instance = comp, \U8|Add14~6 , U8|Add14~6, computer_8bits, 1
instance = comp, \U8|LessThan3~1 , U8|LessThan3~1, computer_8bits, 1
instance = comp, \U8|Add18~9 , U8|Add18~9, computer_8bits, 1
instance = comp, \U8|Add18~10 , U8|Add18~10, computer_8bits, 1
instance = comp, \U8|Mux7~1 , U8|Mux7~1, computer_8bits, 1
instance = comp, \U8|Mux7~4 , U8|Mux7~4, computer_8bits, 1
instance = comp, \U8|Mux7~5 , U8|Mux7~5, computer_8bits, 1
instance = comp, \U8|Mux7~6 , U8|Mux7~6, computer_8bits, 1
instance = comp, \U8|alu_result_latch[0] , U8|alu_result_latch[0], computer_8bits, 1
instance = comp, \U10|data_latch[0]~0 , U10|data_latch[0]~0, computer_8bits, 1
instance = comp, \U10|data_latch[7]~1 , U10|data_latch[7]~1, computer_8bits, 1
instance = comp, \U10|data_latch[7]~1clkctrl , U10|data_latch[7]~1clkctrl, computer_8bits, 1
instance = comp, \U10|data_latch[0] , U10|data_latch[0], computer_8bits, 1
instance = comp, \U8|Add2|auto_generated|_~0 , U8|Add2|auto_generated|_~0, computer_8bits, 1
instance = comp, \U8|Add2|auto_generated|result_int[2]~4 , U8|Add2|auto_generated|result_int[2]~4, computer_8bits, 1
instance = comp, \U8|Mux6~2 , U8|Mux6~2, computer_8bits, 1
instance = comp, \U8|Mux6~3 , U8|Mux6~3, computer_8bits, 1
instance = comp, \U8|Mux0~0 , U8|Mux0~0, computer_8bits, 1
instance = comp, \U8|Mux0~3 , U8|Mux0~3, computer_8bits, 1
instance = comp, \U8|result~4 , U8|result~4, computer_8bits, 1
instance = comp, \U8|Add5~0 , U8|Add5~0, computer_8bits, 1
instance = comp, \U8|Mux0~1 , U8|Mux0~1, computer_8bits, 1
instance = comp, \U8|Mux0~2 , U8|Mux0~2, computer_8bits, 1
instance = comp, \U8|Mux6~0 , U8|Mux6~0, computer_8bits, 1
instance = comp, \U8|Add18~12 , U8|Add18~12, computer_8bits, 1
instance = comp, \U8|Add18~13 , U8|Add18~13, computer_8bits, 1
instance = comp, \U8|Add18~15 , U8|Add18~15, computer_8bits, 1
instance = comp, \U8|Add18~16 , U8|Add18~16, computer_8bits, 1
instance = comp, \U8|Add18~17 , U8|Add18~17, computer_8bits, 1
instance = comp, \U8|divided~4 , U8|divided~4, computer_8bits, 1
instance = comp, \U8|Add17~2 , U8|Add17~2, computer_8bits, 1
instance = comp, \U8|Add18~18 , U8|Add18~18, computer_8bits, 1
instance = comp, \U8|Mux6~1 , U8|Mux6~1, computer_8bits, 1
instance = comp, \U8|Mux6~4 , U8|Mux6~4, computer_8bits, 1
instance = comp, \U8|Mux6~5 , U8|Mux6~5, computer_8bits, 1
instance = comp, \U8|Mux6~6 , U8|Mux6~6, computer_8bits, 1
instance = comp, \U8|alu_result_latch[1] , U8|alu_result_latch[1], computer_8bits, 1
instance = comp, \U10|data_latch[1]~2 , U10|data_latch[1]~2, computer_8bits, 1
instance = comp, \U10|data_latch[1] , U10|data_latch[1], computer_8bits, 1
instance = comp, \U8|Add2|auto_generated|_~1 , U8|Add2|auto_generated|_~1, computer_8bits, 1
instance = comp, \U8|Add2|auto_generated|result_int[3]~6 , U8|Add2|auto_generated|result_int[3]~6, computer_8bits, 1
instance = comp, \U8|Add1~4 , U8|Add1~4, computer_8bits, 1
instance = comp, \U8|Mux5~3 , U8|Mux5~3, computer_8bits, 1
instance = comp, \U8|result~10 , U8|result~10, computer_8bits, 1
instance = comp, \U8|Mux5~4 , U8|Mux5~4, computer_8bits, 1
instance = comp, \U8|Mux5~5 , U8|Mux5~5, computer_8bits, 1
instance = comp, \U8|result~5 , U8|result~5, computer_8bits, 1
instance = comp, \U8|result~6 , U8|result~6, computer_8bits, 1
instance = comp, \U8|Add5~2 , U8|Add5~2, computer_8bits, 1
instance = comp, \U8|Add5~4 , U8|Add5~4, computer_8bits, 1
instance = comp, \U8|Add6~4 , U8|Add6~4, computer_8bits, 1
instance = comp, \U8|result~7 , U8|result~7, computer_8bits, 1
instance = comp, \U8|result~8 , U8|result~8, computer_8bits, 1
instance = comp, \U8|result~9 , U8|result~9, computer_8bits, 1
instance = comp, \U8|Mux5~0 , U8|Mux5~0, computer_8bits, 1
instance = comp, \U8|Add18~21 , U8|Add18~21, computer_8bits, 1
instance = comp, \U8|Add18~23 , U8|Add18~23, computer_8bits, 1
instance = comp, \U8|Add18~48 , U8|Add18~48, computer_8bits, 1
instance = comp, \U8|Equal0~1 , U8|Equal0~1, computer_8bits, 1
instance = comp, \U8|Add18~19 , U8|Add18~19, computer_8bits, 1
instance = comp, \U8|Add18~20 , U8|Add18~20, computer_8bits, 1
instance = comp, \U8|Add17~4 , U8|Add17~4, computer_8bits, 1
instance = comp, \U8|Add18~24 , U8|Add18~24, computer_8bits, 1
instance = comp, \U8|Mux5~1 , U8|Mux5~1, computer_8bits, 1
instance = comp, \U8|Mux5~7 , U8|Mux5~7, computer_8bits, 1
instance = comp, \U8|alu_result_latch[2] , U8|alu_result_latch[2], computer_8bits, 1
instance = comp, \U10|data_latch[2]~3 , U10|data_latch[2]~3, computer_8bits, 1
instance = comp, \U10|data_latch[2] , U10|data_latch[2], computer_8bits, 1
instance = comp, \U3|inst2|data_out[2]~33 , U3|inst2|data_out[2]~33, computer_8bits, 1
instance = comp, \U3|inst2|data_out[2]~34 , U3|inst2|data_out[2]~34, computer_8bits, 1
instance = comp, \U12|gra_latch[2]~feeder , U12|gra_latch[2]~feeder, computer_8bits, 1
instance = comp, \U12|gra_latch[2] , U12|gra_latch[2], computer_8bits, 1
instance = comp, \U12|grc_latch[2] , U12|grc_latch[2], computer_8bits, 1
instance = comp, \U12|grd_latch[2]~feeder , U12|grd_latch[2]~feeder, computer_8bits, 1
instance = comp, \U12|grd_latch[2] , U12|grd_latch[2], computer_8bits, 1
instance = comp, \U12|grb_latch[2] , U12|grb_latch[2], computer_8bits, 1
instance = comp, \U12|gr_data_out[2]~7 , U12|gr_data_out[2]~7, computer_8bits, 1
instance = comp, \U12|gr_data_out[2]~8 , U12|gr_data_out[2]~8, computer_8bits, 1
instance = comp, \U3|inst2|data_out[2]~36 , U3|inst2|data_out[2]~36, computer_8bits, 1
instance = comp, \U8|Mux0~7 , U8|Mux0~7, computer_8bits, 1
instance = comp, \U8|Add2|auto_generated|_~3 , U8|Add2|auto_generated|_~3, computer_8bits, 1
instance = comp, \U8|Add2|auto_generated|result_int[4]~8 , U8|Add2|auto_generated|result_int[4]~8, computer_8bits, 1
instance = comp, \U8|Add1~6 , U8|Add1~6, computer_8bits, 1
instance = comp, \U8|Mux4~2 , U8|Mux4~2, computer_8bits, 1
instance = comp, \U8|Mux4~3 , U8|Mux4~3, computer_8bits, 1
instance = comp, \U8|Mux0~5 , U8|Mux0~5, computer_8bits, 1
instance = comp, \U8|Mux0~6 , U8|Mux0~6, computer_8bits, 1
instance = comp, \U8|result~11 , U8|result~11, computer_8bits, 1
instance = comp, \U8|Add5~5 , U8|Add5~5, computer_8bits, 1
instance = comp, \U8|Add5~7 , U8|Add5~7, computer_8bits, 1
instance = comp, \U8|Add6~6 , U8|Add6~6, computer_8bits, 1
instance = comp, \U8|Add6~8 , U8|Add6~8, computer_8bits, 1
instance = comp, \U8|Add7~0 , U8|Add7~0, computer_8bits, 1
instance = comp, \U8|Add7~2 , U8|Add7~2, computer_8bits, 1
instance = comp, \U8|Add7~3 , U8|Add7~3, computer_8bits, 1
instance = comp, \U8|Mux4~0 , U8|Mux4~0, computer_8bits, 1
instance = comp, \U8|Add17~6 , U8|Add17~6, computer_8bits, 1
instance = comp, \U8|Add18~25 , U8|Add18~25, computer_8bits, 1
instance = comp, \U8|Add18~27 , U8|Add18~27, computer_8bits, 1
instance = comp, \U8|Add18~28 , U8|Add18~28, computer_8bits, 1
instance = comp, \U8|Add18~29 , U8|Add18~29, computer_8bits, 1
instance = comp, \U8|Add18~30 , U8|Add18~30, computer_8bits, 1
instance = comp, \U8|Add18~31 , U8|Add18~31, computer_8bits, 1
instance = comp, \U8|Mux4~1 , U8|Mux4~1, computer_8bits, 1
instance = comp, \U8|Mux4~4 , U8|Mux4~4, computer_8bits, 1
instance = comp, \U8|Mux4~5 , U8|Mux4~5, computer_8bits, 1
instance = comp, \U8|Mux4~6 , U8|Mux4~6, computer_8bits, 1
instance = comp, \U8|alu_result_latch[3] , U8|alu_result_latch[3], computer_8bits, 1
instance = comp, \U10|data_latch[3]~4 , U10|data_latch[3]~4, computer_8bits, 1
instance = comp, \U10|data_latch[3] , U10|data_latch[3], computer_8bits, 1
instance = comp, \U3|inst2|data_out[3]~38 , U3|inst2|data_out[3]~38, computer_8bits, 1
instance = comp, \U3|inst2|data_out[3]~39 , U3|inst2|data_out[3]~39, computer_8bits, 1
instance = comp, \U3|inst2|data_out[3]~72 , U3|inst2|data_out[3]~72, computer_8bits, 1
instance = comp, \U3|inst2|data_out[3]~65 , U3|inst2|data_out[3]~65, computer_8bits, 1
instance = comp, \U3|inst1|address_latch[3]~feeder , U3|inst1|address_latch[3]~feeder, computer_8bits, 1
instance = comp, \U3|inst1|address_latch[3] , U3|inst1|address_latch[3], computer_8bits, 1
instance = comp, \U3|inst2|data_out[1]~30 , U3|inst2|data_out[1]~30, computer_8bits, 1
instance = comp, \U12|gra_latch[1]~feeder , U12|gra_latch[1]~feeder, computer_8bits, 1
instance = comp, \U12|gra_latch[1] , U12|gra_latch[1], computer_8bits, 1
instance = comp, \U12|grb_latch[1] , U12|grb_latch[1], computer_8bits, 1
instance = comp, \U12|grd_latch[1]~feeder , U12|grd_latch[1]~feeder, computer_8bits, 1
instance = comp, \U12|grd_latch[1] , U12|grd_latch[1], computer_8bits, 1
instance = comp, \U12|grc_latch[1] , U12|grc_latch[1], computer_8bits, 1
instance = comp, \U12|gr_data_out[1]~5 , U12|gr_data_out[1]~5, computer_8bits, 1
instance = comp, \U12|gr_data_out[1]~6 , U12|gr_data_out[1]~6, computer_8bits, 1
instance = comp, \U3|inst2|data_out[1]~27 , U3|inst2|data_out[1]~27, computer_8bits, 1
instance = comp, \U3|inst2|data_out[1]~28 , U3|inst2|data_out[1]~28, computer_8bits, 1
instance = comp, \U3|inst2|data_out[1]~29 , U3|inst2|data_out[1]~29, computer_8bits, 1
instance = comp, \U3|inst2|data_out[1]~31 , U3|inst2|data_out[1]~31, computer_8bits, 1
instance = comp, \U3|inst2|data_out[1]~63 , U3|inst2|data_out[1]~63, computer_8bits, 1
instance = comp, \U3|inst1|address_latch[1]~feeder , U3|inst1|address_latch[1]~feeder, computer_8bits, 1
instance = comp, \U3|inst1|address_latch[1] , U3|inst1|address_latch[1], computer_8bits, 1
instance = comp, \uart_inst|inst1|Decoder0~3 , uart_inst|inst1|Decoder0~3, computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rbufs[2]~0 , uart_inst|inst1|\pro2:rbufs[2]~0, computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rbufs[2] , uart_inst|inst1|\pro2:rbufs[2], computer_8bits, 1
instance = comp, \uart_inst|inst1|rbuf[2] , uart_inst|inst1|rbuf[2], computer_8bits, 1
instance = comp, \uart_inst|inst3|data_latch[2] , uart_inst|inst3|data_latch[2], computer_8bits, 1
instance = comp, \U3|inst2|data_out[2]~35 , U3|inst2|data_out[2]~35, computer_8bits, 1
instance = comp, \U3|inst2|data_out[2]~71 , U3|inst2|data_out[2]~71, computer_8bits, 1
instance = comp, \U3|inst2|data_out[2]~64 , U3|inst2|data_out[2]~64, computer_8bits, 1
instance = comp, \U5|instruction[10] , U5|instruction[10], computer_8bits, 1
instance = comp, \U14|Selector6~18 , U14|Selector6~18, computer_8bits, 1
instance = comp, \U14|Selector18~0 , U14|Selector18~0, computer_8bits, 1
instance = comp, \U14|Selector18~1 , U14|Selector18~1, computer_8bits, 1
instance = comp, \U14|Selector18~2 , U14|Selector18~2, computer_8bits, 1
instance = comp, \U14|Selector18~3 , U14|Selector18~3, computer_8bits, 1
instance = comp, \U14|uart_reset_latch , U14|uart_reset_latch, computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:count[0] , uart_inst|inst1|\pro2:count[0], computer_8bits, 1
instance = comp, \uart_inst|inst1|count~1 , uart_inst|inst1|count~1, computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:count[2] , uart_inst|inst1|\pro2:count[2], computer_8bits, 1
instance = comp, \uart_inst|inst1|count~0 , uart_inst|inst1|count~0, computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:count[3] , uart_inst|inst1|\pro2:count[3], computer_8bits, 1
instance = comp, \uart_inst|inst1|count~2 , uart_inst|inst1|count~2, computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:count[1] , uart_inst|inst1|\pro2:count[1], computer_8bits, 1
instance = comp, \uart_inst|inst1|Selector1~0 , uart_inst|inst1|Selector1~0, computer_8bits, 1
instance = comp, \uart_inst|inst1|Selector1~1 , uart_inst|inst1|Selector1~1, computer_8bits, 1
instance = comp, \uart_inst|inst1|state.r_wait , uart_inst|inst1|state.r_wait, computer_8bits, 1
instance = comp, \uart_inst|inst1|Selector2~0 , uart_inst|inst1|Selector2~0, computer_8bits, 1
instance = comp, \uart_inst|inst1|r_ready~feeder , uart_inst|inst1|r_ready~feeder, computer_8bits, 1
instance = comp, \uart_inst|inst1|r_ready , uart_inst|inst1|r_ready, computer_8bits, 1
instance = comp, \uart_inst|inst1|r_ready~clkctrl , uart_inst|inst1|r_ready~clkctrl, computer_8bits, 1
instance = comp, \uart_inst|inst8|pulse~feeder , uart_inst|inst8|pulse~feeder, computer_8bits, 1
instance = comp, \uart_inst|inst8|counter[0]~37 , uart_inst|inst8|counter[0]~37, computer_8bits, 1
instance = comp, \uart_inst|inst8|counter[0] , uart_inst|inst8|counter[0], computer_8bits, 1
instance = comp, \uart_inst|inst8|counter[1]~31 , uart_inst|inst8|counter[1]~31, computer_8bits, 1
instance = comp, \uart_inst|inst8|counter[1] , uart_inst|inst8|counter[1], computer_8bits, 1
instance = comp, \uart_inst|inst8|counter[2]~33 , uart_inst|inst8|counter[2]~33, computer_8bits, 1
instance = comp, \uart_inst|inst8|counter[2] , uart_inst|inst8|counter[2], computer_8bits, 1
instance = comp, \uart_inst|inst8|counter[3]~35 , uart_inst|inst8|counter[3]~35, computer_8bits, 1
instance = comp, \uart_inst|inst8|counter[3] , uart_inst|inst8|counter[3], computer_8bits, 1
instance = comp, \uart_inst|inst8|counter[4]~38 , uart_inst|inst8|counter[4]~38, computer_8bits, 1
instance = comp, \uart_inst|inst8|counter[4] , uart_inst|inst8|counter[4], computer_8bits, 1
instance = comp, \uart_inst|inst8|counter[5]~40 , uart_inst|inst8|counter[5]~40, computer_8bits, 1
instance = comp, \uart_inst|inst8|counter[5] , uart_inst|inst8|counter[5], computer_8bits, 1
instance = comp, \uart_inst|inst8|counter[6]~42 , uart_inst|inst8|counter[6]~42, computer_8bits, 1
instance = comp, \uart_inst|inst8|counter[6] , uart_inst|inst8|counter[6], computer_8bits, 1
instance = comp, \uart_inst|inst8|counter[7]~44 , uart_inst|inst8|counter[7]~44, computer_8bits, 1
instance = comp, \uart_inst|inst8|counter[7] , uart_inst|inst8|counter[7], computer_8bits, 1
instance = comp, \uart_inst|inst8|counter[8]~46 , uart_inst|inst8|counter[8]~46, computer_8bits, 1
instance = comp, \uart_inst|inst8|counter[8] , uart_inst|inst8|counter[8], computer_8bits, 1
instance = comp, \uart_inst|inst8|counter[9]~48 , uart_inst|inst8|counter[9]~48, computer_8bits, 1
instance = comp, \uart_inst|inst8|counter[9] , uart_inst|inst8|counter[9], computer_8bits, 1
instance = comp, \uart_inst|inst8|counter[10]~50 , uart_inst|inst8|counter[10]~50, computer_8bits, 1
instance = comp, \uart_inst|inst8|counter[10] , uart_inst|inst8|counter[10], computer_8bits, 1
instance = comp, \uart_inst|inst8|counter[11]~52 , uart_inst|inst8|counter[11]~52, computer_8bits, 1
instance = comp, \uart_inst|inst8|counter[11] , uart_inst|inst8|counter[11], computer_8bits, 1
instance = comp, \uart_inst|inst8|counter[12]~54 , uart_inst|inst8|counter[12]~54, computer_8bits, 1
instance = comp, \uart_inst|inst8|counter[12] , uart_inst|inst8|counter[12], computer_8bits, 1
instance = comp, \uart_inst|inst8|counter[13]~56 , uart_inst|inst8|counter[13]~56, computer_8bits, 1
instance = comp, \uart_inst|inst8|counter[13] , uart_inst|inst8|counter[13], computer_8bits, 1
instance = comp, \uart_inst|inst8|counter[14]~58 , uart_inst|inst8|counter[14]~58, computer_8bits, 1
instance = comp, \uart_inst|inst8|counter[14] , uart_inst|inst8|counter[14], computer_8bits, 1
instance = comp, \uart_inst|inst8|counter[15]~60 , uart_inst|inst8|counter[15]~60, computer_8bits, 1
instance = comp, \uart_inst|inst8|counter[15] , uart_inst|inst8|counter[15], computer_8bits, 1
instance = comp, \uart_inst|inst8|counter[16]~62 , uart_inst|inst8|counter[16]~62, computer_8bits, 1
instance = comp, \uart_inst|inst8|counter[16] , uart_inst|inst8|counter[16], computer_8bits, 1
instance = comp, \uart_inst|inst8|counter[17]~64 , uart_inst|inst8|counter[17]~64, computer_8bits, 1
instance = comp, \uart_inst|inst8|counter[17] , uart_inst|inst8|counter[17], computer_8bits, 1
instance = comp, \uart_inst|inst8|counter[18]~66 , uart_inst|inst8|counter[18]~66, computer_8bits, 1
instance = comp, \uart_inst|inst8|counter[18] , uart_inst|inst8|counter[18], computer_8bits, 1
instance = comp, \uart_inst|inst8|counter[19]~68 , uart_inst|inst8|counter[19]~68, computer_8bits, 1
instance = comp, \uart_inst|inst8|counter[19] , uart_inst|inst8|counter[19], computer_8bits, 1
instance = comp, \uart_inst|inst8|counter[20]~70 , uart_inst|inst8|counter[20]~70, computer_8bits, 1
instance = comp, \uart_inst|inst8|counter[20] , uart_inst|inst8|counter[20], computer_8bits, 1
instance = comp, \uart_inst|inst8|counter[21]~72 , uart_inst|inst8|counter[21]~72, computer_8bits, 1
instance = comp, \uart_inst|inst8|counter[21] , uart_inst|inst8|counter[21], computer_8bits, 1
instance = comp, \uart_inst|inst8|counter[22]~74 , uart_inst|inst8|counter[22]~74, computer_8bits, 1
instance = comp, \uart_inst|inst8|counter[22] , uart_inst|inst8|counter[22], computer_8bits, 1
instance = comp, \uart_inst|inst8|counter[23]~76 , uart_inst|inst8|counter[23]~76, computer_8bits, 1
instance = comp, \uart_inst|inst8|counter[23] , uart_inst|inst8|counter[23], computer_8bits, 1
instance = comp, \uart_inst|inst8|counter[24]~78 , uart_inst|inst8|counter[24]~78, computer_8bits, 1
instance = comp, \uart_inst|inst8|counter[24] , uart_inst|inst8|counter[24], computer_8bits, 1
instance = comp, \uart_inst|inst8|counter[25]~80 , uart_inst|inst8|counter[25]~80, computer_8bits, 1
instance = comp, \uart_inst|inst8|counter[25] , uart_inst|inst8|counter[25], computer_8bits, 1
instance = comp, \uart_inst|inst8|counter[26]~82 , uart_inst|inst8|counter[26]~82, computer_8bits, 1
instance = comp, \uart_inst|inst8|counter[26] , uart_inst|inst8|counter[26], computer_8bits, 1
instance = comp, \uart_inst|inst8|counter[27]~84 , uart_inst|inst8|counter[27]~84, computer_8bits, 1
instance = comp, \uart_inst|inst8|counter[27] , uart_inst|inst8|counter[27], computer_8bits, 1
instance = comp, \uart_inst|inst8|counter[28]~86 , uart_inst|inst8|counter[28]~86, computer_8bits, 1
instance = comp, \uart_inst|inst8|counter[28] , uart_inst|inst8|counter[28], computer_8bits, 1
instance = comp, \uart_inst|inst8|counter[29]~88 , uart_inst|inst8|counter[29]~88, computer_8bits, 1
instance = comp, \uart_inst|inst8|counter[29] , uart_inst|inst8|counter[29], computer_8bits, 1
instance = comp, \uart_inst|inst8|counter[30]~90 , uart_inst|inst8|counter[30]~90, computer_8bits, 1
instance = comp, \uart_inst|inst8|counter[30] , uart_inst|inst8|counter[30], computer_8bits, 1
instance = comp, \uart_inst|inst8|counter[31]~92 , uart_inst|inst8|counter[31]~92, computer_8bits, 1
instance = comp, \uart_inst|inst8|counter[31] , uart_inst|inst8|counter[31], computer_8bits, 1
instance = comp, \uart_inst|inst8|Equal0~9 , uart_inst|inst8|Equal0~9, computer_8bits, 1
instance = comp, \uart_inst|inst8|Equal0~8 , uart_inst|inst8|Equal0~8, computer_8bits, 1
instance = comp, \uart_inst|inst8|Equal0~6 , uart_inst|inst8|Equal0~6, computer_8bits, 1
instance = comp, \uart_inst|inst8|Equal0~5 , uart_inst|inst8|Equal0~5, computer_8bits, 1
instance = comp, \uart_inst|inst8|Equal0~7 , uart_inst|inst8|Equal0~7, computer_8bits, 1
instance = comp, \uart_inst|inst8|Equal0~2 , uart_inst|inst8|Equal0~2, computer_8bits, 1
instance = comp, \uart_inst|inst8|Equal0~0 , uart_inst|inst8|Equal0~0, computer_8bits, 1
instance = comp, \uart_inst|inst8|Equal0~1 , uart_inst|inst8|Equal0~1, computer_8bits, 1
instance = comp, \uart_inst|inst8|Equal0~3 , uart_inst|inst8|Equal0~3, computer_8bits, 1
instance = comp, \uart_inst|inst8|Equal0~4 , uart_inst|inst8|Equal0~4, computer_8bits, 1
instance = comp, \uart_inst|inst8|Equal0~10 , uart_inst|inst8|Equal0~10, computer_8bits, 1
instance = comp, \uart_inst|inst8|stop_counter~0 , uart_inst|inst8|stop_counter~0, computer_8bits, 1
instance = comp, \uart_inst|inst8|stop_counter~feeder , uart_inst|inst8|stop_counter~feeder, computer_8bits, 1
instance = comp, \uart_inst|inst8|stop_counter , uart_inst|inst8|stop_counter, computer_8bits, 1
instance = comp, \uart_inst|inst8|pulse , uart_inst|inst8|pulse, computer_8bits, 1
instance = comp, \U14|process_0~6 , U14|process_0~6, computer_8bits, 1
instance = comp, \U14|Selector23~1 , U14|Selector23~1, computer_8bits, 1
instance = comp, \U14|Selector23~0 , U14|Selector23~0, computer_8bits, 1
instance = comp, \U14|Selector23~2 , U14|Selector23~2, computer_8bits, 1
instance = comp, \U14|next_state.t17 , U14|next_state.t17, computer_8bits, 1
instance = comp, \U14|current_state.t17 , U14|current_state.t17, computer_8bits, 1
instance = comp, \U14|Selector21~0 , U14|Selector21~0, computer_8bits, 1
instance = comp, \U14|Selector21~1 , U14|Selector21~1, computer_8bits, 1
instance = comp, \U14|next_state.t11 , U14|next_state.t11, computer_8bits, 1
instance = comp, \U14|current_state.t11 , U14|current_state.t11, computer_8bits, 1
instance = comp, \U14|Selector1~2 , U14|Selector1~2, computer_8bits, 1
instance = comp, \U14|Selector3~0 , U14|Selector3~0, computer_8bits, 1
instance = comp, \U14|Selector3~1 , U14|Selector3~1, computer_8bits, 1
instance = comp, \U14|enpcout_latch , U14|enpcout_latch, computer_8bits, 1
instance = comp, \U3|inst2|data_out[0]~20 , U3|inst2|data_out[0]~20, computer_8bits, 1
instance = comp, \U3|inst2|data_out[0]~21 , U3|inst2|data_out[0]~21, computer_8bits, 1
instance = comp, \U3|inst2|data_out[0]~22 , U3|inst2|data_out[0]~22, computer_8bits, 1
instance = comp, \U12|gra_latch[0]~feeder , U12|gra_latch[0]~feeder, computer_8bits, 1
instance = comp, \U12|gra_latch[0] , U12|gra_latch[0], computer_8bits, 1
instance = comp, \U12|grc_latch[0] , U12|grc_latch[0], computer_8bits, 1
instance = comp, \U12|grd_latch[0]~feeder , U12|grd_latch[0]~feeder, computer_8bits, 1
instance = comp, \U12|grd_latch[0] , U12|grd_latch[0], computer_8bits, 1
instance = comp, \U12|grb_latch[0] , U12|grb_latch[0], computer_8bits, 1
instance = comp, \U12|gr_data_out[0]~2 , U12|gr_data_out[0]~2, computer_8bits, 1
instance = comp, \U12|gr_data_out[0]~3 , U12|gr_data_out[0]~3, computer_8bits, 1
instance = comp, \U3|inst2|data_out[0]~70 , U3|inst2|data_out[0]~70, computer_8bits, 1
instance = comp, \U3|inst2|data_out[0]~62 , U3|inst2|data_out[0]~62, computer_8bits, 1
instance = comp, \uart_inst|inst1|Decoder0~7 , uart_inst|inst1|Decoder0~7, computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rbufs[6]~0 , uart_inst|inst1|\pro2:rbufs[6]~0, computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rbufs[6] , uart_inst|inst1|\pro2:rbufs[6], computer_8bits, 1
instance = comp, \uart_inst|inst1|rbuf[6]~feeder , uart_inst|inst1|rbuf[6]~feeder, computer_8bits, 1
instance = comp, \uart_inst|inst1|rbuf[6] , uart_inst|inst1|rbuf[6], computer_8bits, 1
instance = comp, \uart_inst|inst3|data_latch[6]~feeder , uart_inst|inst3|data_latch[6]~feeder, computer_8bits, 1
instance = comp, \uart_inst|inst3|data_latch[6] , uart_inst|inst3|data_latch[6], computer_8bits, 1
instance = comp, \U3|inst2|data_out[6]~55 , U3|inst2|data_out[6]~55, computer_8bits, 1
instance = comp, \U7|addr_latch[4]~16 , U7|addr_latch[4]~16, computer_8bits, 1
instance = comp, \U5|instruction[4]~feeder , U5|instruction[4]~feeder, computer_8bits, 1
instance = comp, \U5|instruction[4] , U5|instruction[4], computer_8bits, 1
instance = comp, \U7|addr_latch[4] , U7|addr_latch[4], computer_8bits, 1
instance = comp, \U7|addr_latch[5]~18 , U7|addr_latch[5]~18, computer_8bits, 1
instance = comp, \U5|instruction[5]~feeder , U5|instruction[5]~feeder, computer_8bits, 1
instance = comp, \U5|instruction[5] , U5|instruction[5], computer_8bits, 1
instance = comp, \U7|addr_latch[5] , U7|addr_latch[5], computer_8bits, 1
instance = comp, \U7|addr_latch[6]~20 , U7|addr_latch[6]~20, computer_8bits, 1
instance = comp, \U5|instruction[6]~feeder , U5|instruction[6]~feeder, computer_8bits, 1
instance = comp, \U5|instruction[6] , U5|instruction[6], computer_8bits, 1
instance = comp, \U7|addr_latch[6] , U7|addr_latch[6], computer_8bits, 1
instance = comp, \U3|inst2|data_out[6]~52 , U3|inst2|data_out[6]~52, computer_8bits, 1
instance = comp, \U12|grd_latch[6]~feeder , U12|grd_latch[6]~feeder, computer_8bits, 1
instance = comp, \U12|grd_latch[6] , U12|grd_latch[6], computer_8bits, 1
instance = comp, \U12|grb_latch[6] , U12|grb_latch[6], computer_8bits, 1
instance = comp, \U12|gr_data_out[6]~15 , U12|gr_data_out[6]~15, computer_8bits, 1
instance = comp, \U12|gra_latch[6] , U12|gra_latch[6], computer_8bits, 1
instance = comp, \U12|grc_latch[6]~feeder , U12|grc_latch[6]~feeder, computer_8bits, 1
instance = comp, \U12|grc_latch[6] , U12|grc_latch[6], computer_8bits, 1
instance = comp, \U12|gr_data_out[6]~16 , U12|gr_data_out[6]~16, computer_8bits, 1
instance = comp, \U3|inst2|data_out[6]~56 , U3|inst2|data_out[6]~56, computer_8bits, 1
instance = comp, \U8|Mux1~2 , U8|Mux1~2, computer_8bits, 1
instance = comp, \U8|Add2|auto_generated|_~6 , U8|Add2|auto_generated|_~6, computer_8bits, 1
instance = comp, \U12|gra_latch[5] , U12|gra_latch[5], computer_8bits, 1
instance = comp, \U12|grb_latch[5] , U12|grb_latch[5], computer_8bits, 1
instance = comp, \U12|grd_latch[5]~feeder , U12|grd_latch[5]~feeder, computer_8bits, 1
instance = comp, \U12|grd_latch[5] , U12|grd_latch[5], computer_8bits, 1
instance = comp, \U12|grc_latch[5] , U12|grc_latch[5], computer_8bits, 1
instance = comp, \U12|gr_data_out[5]~13 , U12|gr_data_out[5]~13, computer_8bits, 1
instance = comp, \U12|gr_data_out[5]~14 , U12|gr_data_out[5]~14, computer_8bits, 1
instance = comp, \U3|inst2|data_out[5]~47 , U3|inst2|data_out[5]~47, computer_8bits, 1
instance = comp, \U3|inst2|data_out[5]~48 , U3|inst2|data_out[5]~48, computer_8bits, 1
instance = comp, \U3|inst2|data_out[5]~49 , U3|inst2|data_out[5]~49, computer_8bits, 1
instance = comp, \U3|inst2|data_out[5]~51 , U3|inst2|data_out[5]~51, computer_8bits, 1
instance = comp, \U12|grd_latch[4]~feeder , U12|grd_latch[4]~feeder, computer_8bits, 1
instance = comp, \U12|grd_latch[4] , U12|grd_latch[4], computer_8bits, 1
instance = comp, \U12|grb_latch[4] , U12|grb_latch[4], computer_8bits, 1
instance = comp, \U12|gr_data_out[4]~11 , U12|gr_data_out[4]~11, computer_8bits, 1
instance = comp, \U12|gra_latch[4] , U12|gra_latch[4], computer_8bits, 1
instance = comp, \U12|grc_latch[4]~feeder , U12|grc_latch[4]~feeder, computer_8bits, 1
instance = comp, \U12|grc_latch[4] , U12|grc_latch[4], computer_8bits, 1
instance = comp, \U12|gr_data_out[4]~12 , U12|gr_data_out[4]~12, computer_8bits, 1
instance = comp, \uart_inst|inst1|Decoder0~5 , uart_inst|inst1|Decoder0~5, computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rbufs[4]~0 , uart_inst|inst1|\pro2:rbufs[4]~0, computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rbufs[4] , uart_inst|inst1|\pro2:rbufs[4], computer_8bits, 1
instance = comp, \uart_inst|inst1|rbuf[4]~feeder , uart_inst|inst1|rbuf[4]~feeder, computer_8bits, 1
instance = comp, \uart_inst|inst1|rbuf[4] , uart_inst|inst1|rbuf[4], computer_8bits, 1
instance = comp, \uart_inst|inst3|data_latch[4] , uart_inst|inst3|data_latch[4], computer_8bits, 1
instance = comp, \U3|inst2|data_out[4]~45 , U3|inst2|data_out[4]~45, computer_8bits, 1
instance = comp, \U3|inst2|data_out[4]~42 , U3|inst2|data_out[4]~42, computer_8bits, 1
instance = comp, \U10|data_latch[4]~5 , U10|data_latch[4]~5, computer_8bits, 1
instance = comp, \U10|data_latch[4] , U10|data_latch[4], computer_8bits, 1
instance = comp, \U3|inst2|data_out[4]~43 , U3|inst2|data_out[4]~43, computer_8bits, 1
instance = comp, \U3|inst2|data_out[4]~44 , U3|inst2|data_out[4]~44, computer_8bits, 1
instance = comp, \U3|inst2|data_out[4]~46 , U3|inst2|data_out[4]~46, computer_8bits, 1
instance = comp, \U8|Mux0~10 , U8|Mux0~10, computer_8bits, 1
instance = comp, \U8|Add2|auto_generated|_~4 , U8|Add2|auto_generated|_~4, computer_8bits, 1
instance = comp, \U8|Add2|auto_generated|result_int[5]~10 , U8|Add2|auto_generated|result_int[5]~10, computer_8bits, 1
instance = comp, \U8|Add2|auto_generated|result_int[6]~12 , U8|Add2|auto_generated|result_int[6]~12, computer_8bits, 1
instance = comp, \U8|Add1~8 , U8|Add1~8, computer_8bits, 1
instance = comp, \U8|Add1~10 , U8|Add1~10, computer_8bits, 1
instance = comp, \U8|Mux2~2 , U8|Mux2~2, computer_8bits, 1
instance = comp, \U8|Mux2~3 , U8|Mux2~3, computer_8bits, 1
instance = comp, \U8|Mux0~8 , U8|Mux0~8, computer_8bits, 1
instance = comp, \U8|Add18~32 , U8|Add18~32, computer_8bits, 1
instance = comp, \U8|Add18~39 , U8|Add18~39, computer_8bits, 1
instance = comp, \U8|Add18~38 , U8|Add18~38, computer_8bits, 1
instance = comp, \U8|Add18~50 , U8|Add18~50, computer_8bits, 1
instance = comp, \U8|Add18~51 , U8|Add18~51, computer_8bits, 1
instance = comp, \U8|Mux0~9 , U8|Mux0~9, computer_8bits, 1
instance = comp, \U8|Add7~10 , U8|Add7~10, computer_8bits, 1
instance = comp, \U8|Add5~8 , U8|Add5~8, computer_8bits, 1
instance = comp, \U8|Add5~11 , U8|Add5~11, computer_8bits, 1
instance = comp, \U8|Add5~13 , U8|Add5~13, computer_8bits, 1
instance = comp, \U8|Add5~10 , U8|Add5~10, computer_8bits, 1
instance = comp, \U8|Add6~9 , U8|Add6~9, computer_8bits, 1
instance = comp, \U8|Add6~11 , U8|Add6~11, computer_8bits, 1
instance = comp, \U8|Add6~17 , U8|Add6~17, computer_8bits, 1
instance = comp, \U8|Add6~16 , U8|Add6~16, computer_8bits, 1
instance = comp, \U8|Add7~4 , U8|Add7~4, computer_8bits, 1
instance = comp, \U8|Add7~8 , U8|Add7~8, computer_8bits, 1
instance = comp, \U8|Add7~11 , U8|Add7~11, computer_8bits, 1
instance = comp, \U8|Mux2~0 , U8|Mux2~0, computer_8bits, 1
instance = comp, \U8|Mux2~1 , U8|Mux2~1, computer_8bits, 1
instance = comp, \U8|Mux2~4 , U8|Mux2~4, computer_8bits, 1
instance = comp, \U8|Mux2~5 , U8|Mux2~5, computer_8bits, 1
instance = comp, \U8|Mux2~6 , U8|Mux2~6, computer_8bits, 1
instance = comp, \U8|alu_result_latch[5] , U8|alu_result_latch[5], computer_8bits, 1
instance = comp, \U10|data_latch[5]~6 , U10|data_latch[5]~6, computer_8bits, 1
instance = comp, \U10|data_latch[5] , U10|data_latch[5], computer_8bits, 1
instance = comp, \U8|Add2|auto_generated|_~5 , U8|Add2|auto_generated|_~5, computer_8bits, 1
instance = comp, \U8|Add2|auto_generated|result_int[7]~14 , U8|Add2|auto_generated|result_int[7]~14, computer_8bits, 1
instance = comp, \U8|result~17 , U8|result~17, computer_8bits, 1
instance = comp, \U8|Add1~12 , U8|Add1~12, computer_8bits, 1
instance = comp, \U8|Mux1~3 , U8|Mux1~3, computer_8bits, 1
instance = comp, \U8|Mux1~4 , U8|Mux1~4, computer_8bits, 1
instance = comp, \U8|Mux1~5 , U8|Mux1~5, computer_8bits, 1
instance = comp, \U8|Mux1~6 , U8|Mux1~6, computer_8bits, 1
instance = comp, \U8|result~15 , U8|result~15, computer_8bits, 1
instance = comp, \U8|Add18~41 , U8|Add18~41, computer_8bits, 1
instance = comp, \U8|Add18~49 , U8|Add18~49, computer_8bits, 1
instance = comp, \U8|Add18~43 , U8|Add18~43, computer_8bits, 1
instance = comp, \U8|Add18~44 , U8|Add18~44, computer_8bits, 1
instance = comp, \U8|result~16 , U8|result~16, computer_8bits, 1
instance = comp, \U8|Add6~13 , U8|Add6~13, computer_8bits, 1
instance = comp, \U8|Add6~15 , U8|Add6~15, computer_8bits, 1
instance = comp, \U8|Add7~12 , U8|Add7~12, computer_8bits, 1
instance = comp, \U8|Add7~14 , U8|Add7~14, computer_8bits, 1
instance = comp, \U8|Add7~15 , U8|Add7~15, computer_8bits, 1
instance = comp, \U8|Mux1~0 , U8|Mux1~0, computer_8bits, 1
instance = comp, \U8|Mux1~1 , U8|Mux1~1, computer_8bits, 1
instance = comp, \U8|Mux1~7 , U8|Mux1~7, computer_8bits, 1
instance = comp, \U8|alu_result_latch[6] , U8|alu_result_latch[6], computer_8bits, 1
instance = comp, \U10|data_latch[6]~7 , U10|data_latch[6]~7, computer_8bits, 1
instance = comp, \U10|data_latch[6] , U10|data_latch[6], computer_8bits, 1
instance = comp, \U3|inst2|data_out[6]~53 , U3|inst2|data_out[6]~53, computer_8bits, 1
instance = comp, \U3|inst2|data_out[6]~54 , U3|inst2|data_out[6]~54, computer_8bits, 1
instance = comp, \U3|inst2|data_out[6]~75 , U3|inst2|data_out[6]~75, computer_8bits, 1
instance = comp, \U3|inst2|data_out[6]~68 , U3|inst2|data_out[6]~68, computer_8bits, 1
instance = comp, \U5|instruction[14] , U5|instruction[14], computer_8bits, 1
instance = comp, \U6|Mux3~0 , U6|Mux3~0, computer_8bits, 1
instance = comp, \U14|process_0~1 , U14|process_0~1, computer_8bits, 1
instance = comp, \U14|Selector20~0 , U14|Selector20~0, computer_8bits, 1
instance = comp, \U6|Mux2~4 , U6|Mux2~4, computer_8bits, 1
instance = comp, \U14|next_state~25 , U14|next_state~25, computer_8bits, 1
instance = comp, \U14|next_state.t13 , U14|next_state.t13, computer_8bits, 1
instance = comp, \U14|current_state.t13~feeder , U14|current_state.t13~feeder, computer_8bits, 1
instance = comp, \U14|current_state.t13 , U14|current_state.t13, computer_8bits, 1
instance = comp, \U14|Selector15~1 , U14|Selector15~1, computer_8bits, 1
instance = comp, \U14|Selector15~2 , U14|Selector15~2, computer_8bits, 1
instance = comp, \U14|Selector15~3 , U14|Selector15~3, computer_8bits, 1
instance = comp, \U14|ramwt_latch~feeder , U14|ramwt_latch~feeder, computer_8bits, 1
instance = comp, \U14|ramwt_latch , U14|ramwt_latch, computer_8bits, 1
instance = comp, \uart_inst|inst1|Decoder0~6 , uart_inst|inst1|Decoder0~6, computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rbufs[5]~0 , uart_inst|inst1|\pro2:rbufs[5]~0, computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rbufs[5] , uart_inst|inst1|\pro2:rbufs[5], computer_8bits, 1
instance = comp, \uart_inst|inst1|rbuf[5]~feeder , uart_inst|inst1|rbuf[5]~feeder, computer_8bits, 1
instance = comp, \uart_inst|inst1|rbuf[5] , uart_inst|inst1|rbuf[5], computer_8bits, 1
instance = comp, \uart_inst|inst3|data_latch[5]~feeder , uart_inst|inst3|data_latch[5]~feeder, computer_8bits, 1
instance = comp, \uart_inst|inst3|data_latch[5] , uart_inst|inst3|data_latch[5], computer_8bits, 1
instance = comp, \U3|inst2|data_out[5]~50 , U3|inst2|data_out[5]~50, computer_8bits, 1
instance = comp, \U3|inst2|data_out[5]~74 , U3|inst2|data_out[5]~74, computer_8bits, 1
instance = comp, \U3|inst2|data_out[5]~67 , U3|inst2|data_out[5]~67, computer_8bits, 1
instance = comp, \U5|instruction[13] , U5|instruction[13], computer_8bits, 1
instance = comp, \U6|Mux0~6 , U6|Mux0~6, computer_8bits, 1
instance = comp, \U14|Selector22~0 , U14|Selector22~0, computer_8bits, 1
instance = comp, \U14|next_state.t12 , U14|next_state.t12, computer_8bits, 1
instance = comp, \U14|current_state.t12~feeder , U14|current_state.t12~feeder, computer_8bits, 1
instance = comp, \U14|current_state.t12 , U14|current_state.t12, computer_8bits, 1
instance = comp, \U14|Selector17~5 , U14|Selector17~5, computer_8bits, 1
instance = comp, \U14|Selector17~6 , U14|Selector17~6, computer_8bits, 1
instance = comp, \U14|enuart_latch , U14|enuart_latch, computer_8bits, 1
instance = comp, \U3|inst2|data_out[0]~25 , U3|inst2|data_out[0]~25, computer_8bits, 1
instance = comp, \U3|inst2|data_out[0]~26 , U3|inst2|data_out[0]~26, computer_8bits, 1
instance = comp, \U3|inst2|data_out[4]~73 , U3|inst2|data_out[4]~73, computer_8bits, 1
instance = comp, \U3|inst2|data_out[4]~66 , U3|inst2|data_out[4]~66, computer_8bits, 1
instance = comp, \U5|instruction[12] , U5|instruction[12], computer_8bits, 1
instance = comp, \U6|Mux9~0 , U6|Mux9~0, computer_8bits, 1
instance = comp, \U14|Selector10~0 , U14|Selector10~0, computer_8bits, 1
instance = comp, \U14|regrd2_latch~0 , U14|regrd2_latch~0, computer_8bits, 1
instance = comp, \U14|Selector10~1 , U14|Selector10~1, computer_8bits, 1
instance = comp, \U14|Selector10~3 , U14|Selector10~3, computer_8bits, 1
instance = comp, \U14|Selector10~4 , U14|Selector10~4, computer_8bits, 1
instance = comp, \U14|Selector10~2 , U14|Selector10~2, computer_8bits, 1
instance = comp, \U14|Selector10~5 , U14|Selector10~5, computer_8bits, 1
instance = comp, \U14|Selector10~6 , U14|Selector10~6, computer_8bits, 1
instance = comp, \U14|regrd2_latch , U14|regrd2_latch, computer_8bits, 1
instance = comp, \U12|gr_data_out[7]~4 , U12|gr_data_out[7]~4, computer_8bits, 1
instance = comp, \uart_inst|inst1|Decoder0~8 , uart_inst|inst1|Decoder0~8, computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rbufs[7]~0 , uart_inst|inst1|\pro2:rbufs[7]~0, computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rbufs[7] , uart_inst|inst1|\pro2:rbufs[7], computer_8bits, 1
instance = comp, \uart_inst|inst1|rbuf[7]~feeder , uart_inst|inst1|rbuf[7]~feeder, computer_8bits, 1
instance = comp, \uart_inst|inst1|rbuf[7] , uart_inst|inst1|rbuf[7], computer_8bits, 1
instance = comp, \uart_inst|inst3|data_latch[7] , uart_inst|inst3|data_latch[7], computer_8bits, 1
instance = comp, \U3|inst2|data_out[7]~60 , U3|inst2|data_out[7]~60, computer_8bits, 1
instance = comp, \U7|addr_latch[7]~22 , U7|addr_latch[7]~22, computer_8bits, 1
instance = comp, \U5|instruction[7]~feeder , U5|instruction[7]~feeder, computer_8bits, 1
instance = comp, \U5|instruction[7] , U5|instruction[7], computer_8bits, 1
instance = comp, \U7|addr_latch[7] , U7|addr_latch[7], computer_8bits, 1
instance = comp, \U3|inst2|data_out[7]~57 , U3|inst2|data_out[7]~57, computer_8bits, 1
instance = comp, \U8|Mux0~11 , U8|Mux0~11, computer_8bits, 1
instance = comp, \U8|Mux0~19 , U8|Mux0~19, computer_8bits, 1
instance = comp, \U8|Add2|auto_generated|_~7 , U8|Add2|auto_generated|_~7, computer_8bits, 1
instance = comp, \U8|Add2|auto_generated|result_int[8]~16 , U8|Add2|auto_generated|result_int[8]~16, computer_8bits, 1
instance = comp, \U8|Add1~14 , U8|Add1~14, computer_8bits, 1
instance = comp, \U8|Mux0~18 , U8|Mux0~18, computer_8bits, 1
instance = comp, \U8|Mux0~20 , U8|Mux0~20, computer_8bits, 1
instance = comp, \U8|Mux0~16 , U8|Mux0~16, computer_8bits, 1
instance = comp, \U8|Mux0~14 , U8|Mux0~14, computer_8bits, 1
instance = comp, \U8|Mux0~15 , U8|Mux0~15, computer_8bits, 1
instance = comp, \U8|Add18~45 , U8|Add18~45, computer_8bits, 1
instance = comp, \U8|Add18~46 , U8|Add18~46, computer_8bits, 1
instance = comp, \U8|Add7~16 , U8|Add7~16, computer_8bits, 1
instance = comp, \U8|Mux0~12 , U8|Mux0~12, computer_8bits, 1
instance = comp, \U8|Mux0~13 , U8|Mux0~13, computer_8bits, 1
instance = comp, \U8|Mux0~17 , U8|Mux0~17, computer_8bits, 1
instance = comp, \U8|Mux0~21 , U8|Mux0~21, computer_8bits, 1
instance = comp, \U8|Mux0~22 , U8|Mux0~22, computer_8bits, 1
instance = comp, \U8|alu_result_latch[7] , U8|alu_result_latch[7], computer_8bits, 1
instance = comp, \U10|data_latch[7]~8 , U10|data_latch[7]~8, computer_8bits, 1
instance = comp, \U10|data_latch[7] , U10|data_latch[7], computer_8bits, 1
instance = comp, \U3|inst2|data_out[7]~58 , U3|inst2|data_out[7]~58, computer_8bits, 1
instance = comp, \U3|inst2|data_out[7]~59 , U3|inst2|data_out[7]~59, computer_8bits, 1
instance = comp, \U12|gra_latch[7]~feeder , U12|gra_latch[7]~feeder, computer_8bits, 1
instance = comp, \U12|gra_latch[7] , U12|gra_latch[7], computer_8bits, 1
instance = comp, \U12|grb_latch[7] , U12|grb_latch[7], computer_8bits, 1
instance = comp, \U12|grd_latch[7]~feeder , U12|grd_latch[7]~feeder, computer_8bits, 1
instance = comp, \U12|grd_latch[7] , U12|grd_latch[7], computer_8bits, 1
instance = comp, \U12|grc_latch[7] , U12|grc_latch[7], computer_8bits, 1
instance = comp, \U12|gr_data_out[7]~17 , U12|gr_data_out[7]~17, computer_8bits, 1
instance = comp, \U12|gr_data_out[7]~18 , U12|gr_data_out[7]~18, computer_8bits, 1
instance = comp, \U3|inst2|data_out[7]~61 , U3|inst2|data_out[7]~61, computer_8bits, 1
instance = comp, \U3|inst2|data_out[7]~69 , U3|inst2|data_out[7]~69, computer_8bits, 1
instance = comp, \U5|instruction[15] , U5|instruction[15], computer_8bits, 1
instance = comp, \U14|Selector5~2 , U14|Selector5~2, computer_8bits, 1
instance = comp, \U14|Selector5~3 , U14|Selector5~3, computer_8bits, 1
instance = comp, \U14|Selector5~4 , U14|Selector5~4, computer_8bits, 1
instance = comp, \U14|Selector5~1 , U14|Selector5~1, computer_8bits, 1
instance = comp, \U14|Selector5~5 , U14|Selector5~5, computer_8bits, 1
instance = comp, \U14|enalu_latch~feeder , U14|enalu_latch~feeder, computer_8bits, 1
instance = comp, \U14|enalu_latch , U14|enalu_latch, computer_8bits, 1
instance = comp, \U8|Mux3~6 , U8|Mux3~6, computer_8bits, 1
instance = comp, \U8|Mux3~2 , U8|Mux3~2, computer_8bits, 1
instance = comp, \U8|result~14 , U8|result~14, computer_8bits, 1
instance = comp, \U8|Mux3~3 , U8|Mux3~3, computer_8bits, 1
instance = comp, \U8|Mux3~4 , U8|Mux3~4, computer_8bits, 1
instance = comp, \U8|Mux3~5 , U8|Mux3~5, computer_8bits, 1
instance = comp, \U8|result~12 , U8|result~12, computer_8bits, 1
instance = comp, \U8|result~13 , U8|result~13, computer_8bits, 1
instance = comp, \U8|Add7~6 , U8|Add7~6, computer_8bits, 1
instance = comp, \U8|Add7~7 , U8|Add7~7, computer_8bits, 1
instance = comp, \U8|Mux3~0 , U8|Mux3~0, computer_8bits, 1
instance = comp, \U8|Add18~35 , U8|Add18~35, computer_8bits, 1
instance = comp, \U8|Add18~36 , U8|Add18~36, computer_8bits, 1
instance = comp, \U8|Add18~34 , U8|Add18~34, computer_8bits, 1
instance = comp, \U8|div8~5 , U8|div8~5, computer_8bits, 1
instance = comp, \U8|div8~3 , U8|div8~3, computer_8bits, 1
instance = comp, \U8|div8~4 , U8|div8~4, computer_8bits, 1
instance = comp, \U8|Add18~37 , U8|Add18~37, computer_8bits, 1
instance = comp, \U8|Mux3~1 , U8|Mux3~1, computer_8bits, 1
instance = comp, \U8|Mux3~7 , U8|Mux3~7, computer_8bits, 1
instance = comp, \U8|alu_result_latch[4] , U8|alu_result_latch[4], computer_8bits, 1
instance = comp, \U8|Equal16~0 , U8|Equal16~0, computer_8bits, 1
instance = comp, \U8|Equal16~1 , U8|Equal16~1, computer_8bits, 1
instance = comp, \U8|Equal16~2 , U8|Equal16~2, computer_8bits, 1
instance = comp, \U8|process_1~0 , U8|process_1~0, computer_8bits, 1
instance = comp, \U8|process_1~1 , U8|process_1~1, computer_8bits, 1
instance = comp, \U8|zero_flag_latch , U8|zero_flag_latch, computer_8bits, 1
instance = comp, \U14|process_0~0 , U14|process_0~0, computer_8bits, 1
instance = comp, \U14|Selector20~1 , U14|Selector20~1, computer_8bits, 1
instance = comp, \U14|next_state.t2 , U14|next_state.t2, computer_8bits, 1
instance = comp, \U14|current_state.t2~feeder , U14|current_state.t2~feeder, computer_8bits, 1
instance = comp, \U14|current_state.t2 , U14|current_state.t2, computer_8bits, 1
instance = comp, \U14|next_state.t3~feeder , U14|next_state.t3~feeder, computer_8bits, 1
instance = comp, \U14|next_state.t3 , U14|next_state.t3, computer_8bits, 1
instance = comp, \U14|current_state.t3~feeder , U14|current_state.t3~feeder, computer_8bits, 1
instance = comp, \U14|current_state.t3 , U14|current_state.t3, computer_8bits, 1
instance = comp, \U14|next_state.t4~feeder , U14|next_state.t4~feeder, computer_8bits, 1
instance = comp, \U14|next_state.t4 , U14|next_state.t4, computer_8bits, 1
instance = comp, \U14|current_state.t4~feeder , U14|current_state.t4~feeder, computer_8bits, 1
instance = comp, \U14|current_state.t4 , U14|current_state.t4, computer_8bits, 1
instance = comp, \U14|Selector4~0 , U14|Selector4~0, computer_8bits, 1
instance = comp, \U14|enirin_latch~feeder , U14|enirin_latch~feeder, computer_8bits, 1
instance = comp, \U14|enirin_latch , U14|enirin_latch, computer_8bits, 1
instance = comp, \U5|instruction[11] , U5|instruction[11], computer_8bits, 1
instance = comp, \U6|Mux10~1 , U6|Mux10~1, computer_8bits, 1
instance = comp, \U14|Selector14~0 , U14|Selector14~0, computer_8bits, 1
instance = comp, \U14|Selector14~1 , U14|Selector14~1, computer_8bits, 1
instance = comp, \U14|ramrd_latch , U14|ramrd_latch, computer_8bits, 1
instance = comp, \uart_inst|inst1|Decoder0~1 , uart_inst|inst1|Decoder0~1, computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rbufs[0]~0 , uart_inst|inst1|\pro2:rbufs[0]~0, computer_8bits, 1
instance = comp, \uart_inst|inst1|pro2:rbufs[0] , uart_inst|inst1|\pro2:rbufs[0], computer_8bits, 1
instance = comp, \uart_inst|inst1|rbuf[0] , uart_inst|inst1|rbuf[0], computer_8bits, 1
instance = comp, \uart_inst|inst3|data_latch[0] , uart_inst|inst3|data_latch[0], computer_8bits, 1
instance = comp, \U3|inst2|data_out[0]~23 , U3|inst2|data_out[0]~23, computer_8bits, 1
instance = comp, \U3|inst2|data_out[0]~24 , U3|inst2|data_out[0]~24, computer_8bits, 1
instance = comp, \U1|clk_led~feeder , U1|clk_led~feeder, computer_8bits, 1
instance = comp, \U1|clk_led , U1|clk_led, computer_8bits, 1
instance = comp, \U1|clk_led~clkctrl , U1|clk_led~clkctrl, computer_8bits, 1
instance = comp, \U13|current_led_sel[0]~0 , U13|current_led_sel[0]~0, computer_8bits, 1
instance = comp, \U13|current_led_sel[0] , U13|current_led_sel[0], computer_8bits, 1
instance = comp, \U13|current_led_sel[1]~feeder , U13|current_led_sel[1]~feeder, computer_8bits, 1
instance = comp, \U13|current_led_sel[1] , U13|current_led_sel[1], computer_8bits, 1
instance = comp, \U13|Mux9~0 , U13|Mux9~0, computer_8bits, 1
instance = comp, \U13|led_sel[0] , U13|led_sel[0], computer_8bits, 1
instance = comp, \U13|led_sel[1]~0 , U13|led_sel[1]~0, computer_8bits, 1
instance = comp, \U13|led_sel[1] , U13|led_sel[1], computer_8bits, 1
instance = comp, \U13|led_sel[2]~1 , U13|led_sel[2]~1, computer_8bits, 1
instance = comp, \U13|led_sel[2] , U13|led_sel[2], computer_8bits, 1
instance = comp, \U6|Mux4~0 , U6|Mux4~0, computer_8bits, 1
instance = comp, \U14|Selector26~0 , U14|Selector26~0, computer_8bits, 1
instance = comp, \U14|enled_latch~feeder , U14|enled_latch~feeder, computer_8bits, 1
instance = comp, \U14|enled_latch , U14|enled_latch, computer_8bits, 1
instance = comp, \U14|enled_latch~clkctrl , U14|enled_latch~clkctrl, computer_8bits, 1
instance = comp, \U13|Ram0_rtl_0|auto_generated|ram_block1a0 , U13|Ram0_rtl_0|auto_generated|ram_block1a0, computer_8bits, 1
instance = comp, \U13|Mux8~0 , U13|Mux8~0, computer_8bits, 1
instance = comp, \U13|Mux8~1 , U13|Mux8~1, computer_8bits, 1
instance = comp, \U13|led_dig_temp[0] , U13|led_dig_temp[0], computer_8bits, 1
instance = comp, \U13|Mux7~0 , U13|Mux7~0, computer_8bits, 1
instance = comp, \U13|Mux7~1 , U13|Mux7~1, computer_8bits, 1
instance = comp, \U13|led_dig_temp[1] , U13|led_dig_temp[1], computer_8bits, 1
instance = comp, \U13|Mux6~0 , U13|Mux6~0, computer_8bits, 1
instance = comp, \U13|Mux6~1 , U13|Mux6~1, computer_8bits, 1
instance = comp, \U13|led_dig_temp[2] , U13|led_dig_temp[2], computer_8bits, 1
instance = comp, \U13|Mux5~0 , U13|Mux5~0, computer_8bits, 1
instance = comp, \U13|Mux5~1 , U13|Mux5~1, computer_8bits, 1
instance = comp, \U13|led_dig_temp[3] , U13|led_dig_temp[3], computer_8bits, 1
instance = comp, \U13|Mux4~0 , U13|Mux4~0, computer_8bits, 1
instance = comp, \U13|Mux4~1 , U13|Mux4~1, computer_8bits, 1
instance = comp, \U13|led_dig_temp[4] , U13|led_dig_temp[4], computer_8bits, 1
instance = comp, \U13|Mux3~0 , U13|Mux3~0, computer_8bits, 1
instance = comp, \U13|Mux3~1 , U13|Mux3~1, computer_8bits, 1
instance = comp, \U13|led_dig_temp[5] , U13|led_dig_temp[5], computer_8bits, 1
instance = comp, \U13|Mux2~0 , U13|Mux2~0, computer_8bits, 1
instance = comp, \U13|Mux2~1 , U13|Mux2~1, computer_8bits, 1
instance = comp, \U13|led_dig_temp[6] , U13|led_dig_temp[6], computer_8bits, 1
instance = comp, \U13|Mux1~0 , U13|Mux1~0, computer_8bits, 1
instance = comp, \U13|Mux1~1 , U13|Mux1~1, computer_8bits, 1
instance = comp, \U13|led_dig_temp[7] , U13|led_dig_temp[7], computer_8bits, 1
instance = comp, \uart_inst|inst2|txd_content[2]~feeder , uart_inst|inst2|txd_content[2]~feeder, computer_8bits, 1
instance = comp, \uart_inst|inst2|txd_content[7]~1 , uart_inst|inst2|txd_content[7]~1, computer_8bits, 1
instance = comp, \uart_inst|inst2|txd_content[2] , uart_inst|inst2|txd_content[2], computer_8bits, 1
instance = comp, \uart_inst|inst2|txd_content[3] , uart_inst|inst2|txd_content[3], computer_8bits, 1
instance = comp, \uart_inst|inst2|txd_content[1]~feeder , uart_inst|inst2|txd_content[1]~feeder, computer_8bits, 1
instance = comp, \uart_inst|inst2|txd_content[1] , uart_inst|inst2|txd_content[1], computer_8bits, 1
instance = comp, \uart_inst|inst2|txd_content[0]~feeder , uart_inst|inst2|txd_content[0]~feeder, computer_8bits, 1
instance = comp, \uart_inst|inst2|txd_content[0] , uart_inst|inst2|txd_content[0], computer_8bits, 1
instance = comp, \uart_inst|inst2|Mux0~2 , uart_inst|inst2|Mux0~2, computer_8bits, 1
instance = comp, \uart_inst|inst2|Mux0~3 , uart_inst|inst2|Mux0~3, computer_8bits, 1
instance = comp, \uart_inst|inst2|txd_content[5] , uart_inst|inst2|txd_content[5], computer_8bits, 1
instance = comp, \uart_inst|inst2|txd_content[7] , uart_inst|inst2|txd_content[7], computer_8bits, 1
instance = comp, \uart_inst|inst2|txd_content[6]~feeder , uart_inst|inst2|txd_content[6]~feeder, computer_8bits, 1
instance = comp, \uart_inst|inst2|txd_content[6] , uart_inst|inst2|txd_content[6], computer_8bits, 1
instance = comp, \uart_inst|inst2|txd_content[4] , uart_inst|inst2|txd_content[4], computer_8bits, 1
instance = comp, \uart_inst|inst2|Mux0~0 , uart_inst|inst2|Mux0~0, computer_8bits, 1
instance = comp, \uart_inst|inst2|Mux0~1 , uart_inst|inst2|Mux0~1, computer_8bits, 1
instance = comp, \uart_inst|inst2|Selector11~1 , uart_inst|inst2|Selector11~1, computer_8bits, 1
instance = comp, \uart_inst|inst2|Selector11~2 , uart_inst|inst2|Selector11~2, computer_8bits, 1
instance = comp, \uart_inst|inst2|Selector11~3 , uart_inst|inst2|Selector11~3, computer_8bits, 1
instance = comp, \uart_inst|inst2|txds , uart_inst|inst2|txds, computer_8bits, 1
