Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Sat Aug 10 12:28:05 2024
| Host         : Ubuntu2204 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file snkrddl_blk_0_wrapper_timing_summary_routed.rpt -pb snkrddl_blk_0_wrapper_timing_summary_routed.pb -rpx snkrddl_blk_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : snkrddl_blk_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -3  PRODUCTION 1.12 2019-11-22
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                                                            Violations  
---------  ----------------  -----------------------------------------------------------------------------------------------------  ----------  
TIMING-54  Critical Warning  Scoped false path, clock group or max delay datapath only constraint between clocks                    8           
LUTAR-1    Warning           LUT drives async reset alert                                                                           2           
TIMING-9   Warning           Unknown CDC Logic                                                                                      1           
TIMING-18  Warning           Missing input or output delay                                                                          12          
TIMING-47  Warning           False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  16          
XDCH-1     Warning           Hold option missing in multicycle path constraint                                                      4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 2 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.178        0.000                      0                 1020        0.121        0.000                      0                 1020        0.264        0.000                       0                   558  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                           Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                           ------------         ----------      --------------
clk_fpga_0                                      {0.000 10.000}       20.000          50.000          
clk_fpga_1                                      {0.000 5.000}        10.000          100.000         
clk_fpga_2                                      {0.000 3.250}        6.500           153.846         
clk_fpga_3                                      {0.000 2.500}        5.000           200.000         
eth0_clk125                                     {0.000 4.000}        8.000           125.000         
  snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk  {0.000 4.000}        8.000           125.000         
eth0_rgmii_rxclk                                {0.000 4.000}        8.000           125.000         
eth1_clk125                                     {0.000 4.000}        8.000           125.000         
  snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk  {0.000 4.000}        8.000           125.000         
eth1_rgmii_rxclk                                {0.000 4.000}        8.000           125.000         
snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_rx_clk    {0.000 4.000}        8.000           125.000         
snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_rx_clk    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_3              2.117        0.000                      0                  850        0.121        0.000                      0                  850        0.264        0.000                       0                   426  
eth0_clk125             4.689        0.000                      0                   53        0.187        0.000                      0                   53        3.500        0.000                       0                    47  
eth0_rgmii_rxclk        4.826        0.000                      0                   22        0.174        0.000                      0                   22        3.500        0.000                       0                    19  
eth1_clk125             4.745        0.000                      0                   53        0.187        0.000                      0                   53        3.500        0.000                       0                    47  
eth1_rgmii_rxclk        4.758        0.000                      0                   22        0.309        0.000                      0                   22        3.500        0.000                       0                    19  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                    To Clock                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                    --------                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
eth0_clk125                                   snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk        0.773        0.000                      0                    5        1.096        0.000                      0                    5  
snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_rx_clk  eth0_rgmii_rxclk                                    0.178        0.000                      0                    5        0.755        0.000                      0                    5  
eth1_clk125                                   snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk        0.794        0.000                      0                    5        1.046        0.000                      0                    5  
snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_rx_clk  eth1_rgmii_rxclk                                    0.249        0.000                      0                    5        0.681        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_3
  To Clock:  clk_fpga_3

Setup :            0  Failing Endpoints,  Worst Slack        2.117ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.117ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        2.753ns  (logic 0.722ns (26.224%)  route 2.031ns (73.776%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.215ns = ( 7.215 - 5.000 ) 
    Source Clock Delay      (SCD):    2.514ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_3 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                                       net (fo=2, routed)           0.863     0.863    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/lopt
                  BUFGCTRL_X0Y17                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079     0.942 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                                       net (fo=390, routed)         1.572     2.514    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
                  SLICE_X107Y112       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X107Y112       FDRE (Prop_fdre_C_Q)         0.313     2.827 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[0]/Q
                                       net (fo=35, routed)          1.128     3.955    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ADDR_RD[1]
    Routing       SLICE_X104Y109                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_23/I2
    Routing       SLICE_X104Y109       LUT5 (Prop_lut5_I2_O)        0.215     4.170 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_23/O
                                       net (fo=1, routed)           0.589     4.758    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_23_n_0
    Routing       SLICE_X104Y108                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_8/I0
    Routing       SLICE_X104Y108       LUT5 (Prop_lut5_I0_O)        0.097     4.855 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_8/O
                                       net (fo=2, routed)           0.315     5.170    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/DATA_IN[8]
    Routing       SLICE_X104Y108                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG[8]_i_1/I0
    Routing       SLICE_X104Y108       LUT3 (Prop_lut3_I0_O)        0.097     5.267 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG[8]_i_1/O
                                       net (fo=1, routed)           0.000     5.267    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG[8]_i_1_n_0
    Routing       SLICE_X104Y108       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[8]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_3 rise edge)
                                                                    5.000     5.000 r  
                  PS7_X0Y0             PS7                          0.000     5.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                                       net (fo=2, routed)           0.786     5.786    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/lopt
                  BUFGCTRL_X0Y17                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.858 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                                       net (fo=390, routed)         1.356     7.215    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
                  SLICE_X104Y108       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[8]/C
                                       clock pessimism              0.183     7.398    
                                       clock uncertainty           -0.083     7.315    
                  SLICE_X104Y108       FDRE (Setup_fdre_C_D)        0.069     7.384    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[8]
  ---------------------------------------------------------------------------------
                                       required time                          7.384    
                                       arrival time                          -5.267    
  ---------------------------------------------------------------------------------
                                       slack                                  2.117    

Slack (MET) :             2.131ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        2.768ns  (logic 0.737ns (26.624%)  route 2.031ns (73.376%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.215ns = ( 7.215 - 5.000 ) 
    Source Clock Delay      (SCD):    2.514ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_3 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                                       net (fo=2, routed)           0.863     0.863    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/lopt
                  BUFGCTRL_X0Y17                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079     0.942 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                                       net (fo=390, routed)         1.572     2.514    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
                  SLICE_X107Y112       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X107Y112       FDRE (Prop_fdre_C_Q)         0.313     2.827 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[0]/Q
                                       net (fo=35, routed)          1.128     3.955    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ADDR_RD[1]
    Routing       SLICE_X104Y109                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_23/I2
    Routing       SLICE_X104Y109       LUT5 (Prop_lut5_I2_O)        0.215     4.170 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_23/O
                                       net (fo=1, routed)           0.589     4.758    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_23_n_0
    Routing       SLICE_X104Y108                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_8/I0
    Routing       SLICE_X104Y108       LUT5 (Prop_lut5_I0_O)        0.097     4.855 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_8/O
                                       net (fo=2, routed)           0.315     5.170    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/DATA_IN[8]
    Routing       SLICE_X104Y108                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[8]_i_1/I0
    Routing       SLICE_X104Y108       LUT3 (Prop_lut3_I0_O)        0.112     5.282 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[8]_i_1/O
                                       net (fo=1, routed)           0.000     5.282    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/p_1_in[8]
    Routing       SLICE_X104Y108       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[8]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_3 rise edge)
                                                                    5.000     5.000 r  
                  PS7_X0Y0             PS7                          0.000     5.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                                       net (fo=2, routed)           0.786     5.786    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/lopt
                  BUFGCTRL_X0Y17                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.858 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                                       net (fo=390, routed)         1.356     7.215    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
                  SLICE_X104Y108       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[8]/C
                                       clock pessimism              0.183     7.398    
                                       clock uncertainty           -0.083     7.315    
                  SLICE_X104Y108       FDRE (Setup_fdre_C_D)        0.098     7.413    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[8]
  ---------------------------------------------------------------------------------
                                       required time                          7.413    
                                       arrival time                          -5.282    
  ---------------------------------------------------------------------------------
                                       slack                                  2.131    

Slack (MET) :             2.234ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/AN_COMPLETE_STAT_REG_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        2.597ns  (logic 0.632ns (24.337%)  route 1.965ns (75.662%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.214ns = ( 7.214 - 5.000 ) 
    Source Clock Delay      (SCD):    2.513ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_3 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                                       net (fo=2, routed)           0.863     0.863    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/lopt
                  BUFGCTRL_X0Y17                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079     0.942 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                                       net (fo=390, routed)         1.571     2.513    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
                  SLICE_X106Y113       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG3_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X106Y113       FDRE (Prop_fdre_C_Q)         0.341     2.854 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG3_reg/Q
                                       net (fo=17, routed)          0.957     3.811    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/MDC_RISING
    Routing       SLICE_X104Y109                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/AN_COMPLETE_STAT_REG_i_4/I0
    Routing       SLICE_X104Y109       LUT2 (Prop_lut2_I0_O)        0.097     3.908 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/AN_COMPLETE_STAT_REG_i_4/O
                                       net (fo=2, routed)           0.505     4.413    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/AN_COMPLETE_STAT_REG_i_4_n_0
    Routing       SLICE_X103Y112                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/AN_COMPLETE_STAT_REG_i_2/I0
    Routing       SLICE_X103Y112       LUT6 (Prop_lut6_I0_O)        0.097     4.510 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/AN_COMPLETE_STAT_REG_i_2/O
                                       net (fo=1, routed)           0.503     5.013    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/AN_COMPLETE_STAT_REG_i_2_n_0
    Routing       SLICE_X103Y110                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/AN_COMPLETE_STAT_REG_i_1/I1
    Routing       SLICE_X103Y110       LUT6 (Prop_lut6_I1_O)        0.097     5.110 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/AN_COMPLETE_STAT_REG_i_1/O
                                       net (fo=1, routed)           0.000     5.110    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/AN_COMPLETE_STAT_REG_i_1_n_0
    Routing       SLICE_X103Y110       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/AN_COMPLETE_STAT_REG_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_3 rise edge)
                                                                    5.000     5.000 r  
                  PS7_X0Y0             PS7                          0.000     5.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                                       net (fo=2, routed)           0.786     5.786    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/lopt
                  BUFGCTRL_X0Y17                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.858 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                                       net (fo=390, routed)         1.355     7.214    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/CLK
                  SLICE_X103Y110       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/AN_COMPLETE_STAT_REG_reg/C
                                       clock pessimism              0.183     7.397    
                                       clock uncertainty           -0.083     7.314    
                  SLICE_X103Y110       FDRE (Setup_fdre_C_D)        0.030     7.344    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/AN_COMPLETE_STAT_REG_reg
  ---------------------------------------------------------------------------------
                                       required time                          7.344    
                                       arrival time                          -5.110    
  ---------------------------------------------------------------------------------
                                       slack                                  2.234    

Slack (MET) :             2.282ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        2.370ns  (logic 0.701ns (29.579%)  route 1.669ns (70.421%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.215ns = ( 7.215 - 5.000 ) 
    Source Clock Delay      (SCD):    2.513ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_3 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                                       net (fo=2, routed)           0.863     0.863    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/lopt
                  BUFGCTRL_X0Y17                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079     0.942 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                                       net (fo=390, routed)         1.571     2.513    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
                  SLICE_X106Y113       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG3_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X106Y113       FDRE (Prop_fdre_C_Q)         0.341     2.854 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG3_reg/Q
                                       net (fo=17, routed)          0.726     3.580    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING
    Routing       SLICE_X105Y112                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG[15]_i_2/I1
    Routing       SLICE_X105Y112       LUT2 (Prop_lut2_I1_O)        0.113     3.693 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG[15]_i_2/O
                                       net (fo=2, routed)           0.482     4.175    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG[15]_i_2_n_0
    Routing       SLICE_X103Y112                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG[15]_i_1/I0
    Routing       SLICE_X103Y112       LUT6 (Prop_lut6_I0_O)        0.247     4.422 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG[15]_i_1/O
                                       net (fo=16, routed)          0.461     4.883    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG
    Routing       SLICE_X103Y108       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG_reg[8]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_3 rise edge)
                                                                    5.000     5.000 r  
                  PS7_X0Y0             PS7                          0.000     5.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                                       net (fo=2, routed)           0.786     5.786    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/lopt
                  BUFGCTRL_X0Y17                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.858 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                                       net (fo=390, routed)         1.356     7.215    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
                  SLICE_X103Y108       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG_reg[8]/C
                                       clock pessimism              0.183     7.398    
                                       clock uncertainty           -0.083     7.315    
                  SLICE_X103Y108       FDRE (Setup_fdre_C_CE)      -0.150     7.165    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG_reg[8]
  ---------------------------------------------------------------------------------
                                       required time                          7.165    
                                       arrival time                          -4.883    
  ---------------------------------------------------------------------------------
                                       slack                                  2.282    

Slack (MET) :             2.285ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_10M_REG_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        2.548ns  (logic 0.934ns (36.656%)  route 1.614ns (63.344%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.215ns = ( 7.215 - 5.000 ) 
    Source Clock Delay      (SCD):    2.514ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_3 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                                       net (fo=2, routed)           0.863     0.863    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/lopt
                  BUFGCTRL_X0Y17                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079     0.942 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                                       net (fo=390, routed)         1.572     2.514    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
                  SLICE_X107Y112       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X107Y112       FDRE (Prop_fdre_C_Q)         0.341     2.855 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[1]/Q
                                       net (fo=7, routed)           1.227     4.082    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/DATA_IN[1]
    Routing       SLICE_X105Y108                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_10M_REG_i_7/I3
    Routing       SLICE_X105Y108       LUT6 (Prop_lut6_I3_O)        0.097     4.179 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_10M_REG_i_7/O
                                       net (fo=1, routed)           0.000     4.179    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_10M_REG_i_7_n_0
    Routing       SLICE_X105Y108                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_10M_REG_reg_i_5/I0
    Routing       SLICE_X105Y108       MUXF7 (Prop_muxf7_I0_O)      0.181     4.360 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_10M_REG_reg_i_5/O
                                       net (fo=1, routed)           0.000     4.360    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_10M_REG_reg_i_5_n_0
    Routing       SLICE_X105Y108                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_10M_REG_reg_i_3/I0
    Routing       SLICE_X105Y108       MUXF8 (Prop_muxf8_I0_O)      0.076     4.436 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_10M_REG_reg_i_3/O
                                       net (fo=1, routed)           0.387     4.823    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_10M_REG
    Routing       SLICE_X103Y109                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_10M_REG_i_1/I2
    Routing       SLICE_X103Y109       LUT6 (Prop_lut6_I2_O)        0.239     5.062 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_10M_REG_i_1/O
                                       net (fo=1, routed)           0.000     5.062    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_10M_REG_i_1_n_0
    Routing       SLICE_X103Y109       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_10M_REG_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_3 rise edge)
                                                                    5.000     5.000 r  
                  PS7_X0Y0             PS7                          0.000     5.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                                       net (fo=2, routed)           0.786     5.786    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/lopt
                  BUFGCTRL_X0Y17                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.858 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                                       net (fo=390, routed)         1.356     7.215    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/CLK
                  SLICE_X103Y109       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_10M_REG_reg/C
                                       clock pessimism              0.183     7.398    
                                       clock uncertainty           -0.083     7.315    
                  SLICE_X103Y109       FDRE (Setup_fdre_C_D)        0.032     7.347    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_10M_REG_reg
  ---------------------------------------------------------------------------------
                                       required time                          7.347    
                                       arrival time                          -5.062    
  ---------------------------------------------------------------------------------
                                       slack                                  2.285    

Slack (MET) :             2.292ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_100M_REG_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        2.539ns  (logic 0.934ns (36.781%)  route 1.605ns (63.219%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.215ns = ( 7.215 - 5.000 ) 
    Source Clock Delay      (SCD):    2.514ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_3 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                                       net (fo=2, routed)           0.863     0.863    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/lopt
                  BUFGCTRL_X0Y17                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079     0.942 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                                       net (fo=390, routed)         1.572     2.514    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
                  SLICE_X107Y112       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X107Y112       FDRE (Prop_fdre_C_Q)         0.341     2.855 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[1]/Q
                                       net (fo=7, routed)           1.216     4.071    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/DATA_IN[1]
    Routing       SLICE_X105Y109                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_100M_REG_i_5/I3
    Routing       SLICE_X105Y109       LUT6 (Prop_lut6_I3_O)        0.097     4.168 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_100M_REG_i_5/O
                                       net (fo=1, routed)           0.000     4.168    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_100M_REG_i_5_n_0
    Routing       SLICE_X105Y109                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_100M_REG_reg_i_3/I0
    Routing       SLICE_X105Y109       MUXF7 (Prop_muxf7_I0_O)      0.181     4.349 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_100M_REG_reg_i_3/O
                                       net (fo=1, routed)           0.000     4.349    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_100M_REG_reg_i_3_n_0
    Routing       SLICE_X105Y109                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_100M_REG_reg_i_2/I0
    Routing       SLICE_X105Y109       MUXF8 (Prop_muxf8_I0_O)      0.076     4.425 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_100M_REG_reg_i_2/O
                                       net (fo=1, routed)           0.390     4.814    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_100M_REG
    Routing       SLICE_X103Y109                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_100M_REG_i_1/I2
    Routing       SLICE_X103Y109       LUT6 (Prop_lut6_I2_O)        0.239     5.053 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_100M_REG_i_1/O
                                       net (fo=1, routed)           0.000     5.053    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_100M_REG_i_1_n_0
    Routing       SLICE_X103Y109       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_100M_REG_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_3 rise edge)
                                                                    5.000     5.000 r  
                  PS7_X0Y0             PS7                          0.000     5.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                                       net (fo=2, routed)           0.786     5.786    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/lopt
                  BUFGCTRL_X0Y17                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.858 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                                       net (fo=390, routed)         1.356     7.215    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/CLK
                  SLICE_X103Y109       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_100M_REG_reg/C
                                       clock pessimism              0.183     7.398    
                                       clock uncertainty           -0.083     7.315    
                  SLICE_X103Y109       FDRE (Setup_fdre_C_D)        0.030     7.345    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_100M_REG_reg
  ---------------------------------------------------------------------------------
                                       required time                          7.345    
                                       arrival time                          -5.053    
  ---------------------------------------------------------------------------------
                                       slack                                  2.292    

Slack (MET) :             2.302ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        2.441ns  (logic 0.701ns (28.712%)  route 1.740ns (71.288%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.271ns = ( 7.271 - 5.000 ) 
    Source Clock Delay      (SCD):    2.513ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_3 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                                       net (fo=2, routed)           0.863     0.863    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/lopt
                  BUFGCTRL_X0Y17                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079     0.942 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                                       net (fo=390, routed)         1.571     2.513    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
                  SLICE_X106Y113       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG3_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X106Y113       FDRE (Prop_fdre_C_Q)         0.341     2.854 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG3_reg/Q
                                       net (fo=17, routed)          0.726     3.580    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING
    Routing       SLICE_X105Y112                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG[15]_i_2/I1
    Routing       SLICE_X105Y112       LUT2 (Prop_lut2_I1_O)        0.113     3.693 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG[15]_i_2/O
                                       net (fo=2, routed)           0.482     4.175    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG[15]_i_2_n_0
    Routing       SLICE_X103Y112                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG[15]_i_1/I0
    Routing       SLICE_X103Y112       LUT6 (Prop_lut6_I0_O)        0.247     4.422 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG[15]_i_1/O
                                       net (fo=16, routed)          0.532     4.954    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG
    Routing       SLICE_X107Y111       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG_reg[0]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_3 rise edge)
                                                                    5.000     5.000 r  
                  PS7_X0Y0             PS7                          0.000     5.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                                       net (fo=2, routed)           0.786     5.786    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/lopt
                  BUFGCTRL_X0Y17                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.858 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                                       net (fo=390, routed)         1.412     7.271    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
                  SLICE_X107Y111       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG_reg[0]/C
                                       clock pessimism              0.218     7.489    
                                       clock uncertainty           -0.083     7.406    
                  SLICE_X107Y111       FDRE (Setup_fdre_C_CE)      -0.150     7.256    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                          7.256    
                                       arrival time                          -4.954    
  ---------------------------------------------------------------------------------
                                       slack                                  2.302    

Slack (MET) :             2.302ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        2.441ns  (logic 0.701ns (28.712%)  route 1.740ns (71.288%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.271ns = ( 7.271 - 5.000 ) 
    Source Clock Delay      (SCD):    2.513ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_3 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                                       net (fo=2, routed)           0.863     0.863    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/lopt
                  BUFGCTRL_X0Y17                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079     0.942 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                                       net (fo=390, routed)         1.571     2.513    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
                  SLICE_X106Y113       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG3_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X106Y113       FDRE (Prop_fdre_C_Q)         0.341     2.854 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG3_reg/Q
                                       net (fo=17, routed)          0.726     3.580    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING
    Routing       SLICE_X105Y112                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG[15]_i_2/I1
    Routing       SLICE_X105Y112       LUT2 (Prop_lut2_I1_O)        0.113     3.693 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG[15]_i_2/O
                                       net (fo=2, routed)           0.482     4.175    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG[15]_i_2_n_0
    Routing       SLICE_X103Y112                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG[15]_i_1/I0
    Routing       SLICE_X103Y112       LUT6 (Prop_lut6_I0_O)        0.247     4.422 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG[15]_i_1/O
                                       net (fo=16, routed)          0.532     4.954    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG
    Routing       SLICE_X107Y111       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG_reg[12]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_3 rise edge)
                                                                    5.000     5.000 r  
                  PS7_X0Y0             PS7                          0.000     5.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                                       net (fo=2, routed)           0.786     5.786    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/lopt
                  BUFGCTRL_X0Y17                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.858 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                                       net (fo=390, routed)         1.412     7.271    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
                  SLICE_X107Y111       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG_reg[12]/C
                                       clock pessimism              0.218     7.489    
                                       clock uncertainty           -0.083     7.406    
                  SLICE_X107Y111       FDRE (Setup_fdre_C_CE)      -0.150     7.256    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG_reg[12]
  ---------------------------------------------------------------------------------
                                       required time                          7.256    
                                       arrival time                          -4.954    
  ---------------------------------------------------------------------------------
                                       slack                                  2.302    

Slack (MET) :             2.302ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        2.441ns  (logic 0.701ns (28.712%)  route 1.740ns (71.288%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.271ns = ( 7.271 - 5.000 ) 
    Source Clock Delay      (SCD):    2.513ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_3 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                                       net (fo=2, routed)           0.863     0.863    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/lopt
                  BUFGCTRL_X0Y17                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079     0.942 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                                       net (fo=390, routed)         1.571     2.513    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
                  SLICE_X106Y113       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG3_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X106Y113       FDRE (Prop_fdre_C_Q)         0.341     2.854 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG3_reg/Q
                                       net (fo=17, routed)          0.726     3.580    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING
    Routing       SLICE_X105Y112                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG[15]_i_2/I1
    Routing       SLICE_X105Y112       LUT2 (Prop_lut2_I1_O)        0.113     3.693 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG[15]_i_2/O
                                       net (fo=2, routed)           0.482     4.175    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG[15]_i_2_n_0
    Routing       SLICE_X103Y112                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG[15]_i_1/I0
    Routing       SLICE_X103Y112       LUT6 (Prop_lut6_I0_O)        0.247     4.422 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG[15]_i_1/O
                                       net (fo=16, routed)          0.532     4.954    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG
    Routing       SLICE_X107Y111       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG_reg[14]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_3 rise edge)
                                                                    5.000     5.000 r  
                  PS7_X0Y0             PS7                          0.000     5.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                                       net (fo=2, routed)           0.786     5.786    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/lopt
                  BUFGCTRL_X0Y17                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.858 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                                       net (fo=390, routed)         1.412     7.271    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
                  SLICE_X107Y111       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG_reg[14]/C
                                       clock pessimism              0.218     7.489    
                                       clock uncertainty           -0.083     7.406    
                  SLICE_X107Y111       FDRE (Setup_fdre_C_CE)      -0.150     7.256    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG_reg[14]
  ---------------------------------------------------------------------------------
                                       required time                          7.256    
                                       arrival time                          -4.954    
  ---------------------------------------------------------------------------------
                                       slack                                  2.302    

Slack (MET) :             2.302ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        2.441ns  (logic 0.701ns (28.712%)  route 1.740ns (71.288%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.271ns = ( 7.271 - 5.000 ) 
    Source Clock Delay      (SCD):    2.513ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_3 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                                       net (fo=2, routed)           0.863     0.863    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/lopt
                  BUFGCTRL_X0Y17                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079     0.942 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                                       net (fo=390, routed)         1.571     2.513    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
                  SLICE_X106Y113       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG3_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X106Y113       FDRE (Prop_fdre_C_Q)         0.341     2.854 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG3_reg/Q
                                       net (fo=17, routed)          0.726     3.580    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING
    Routing       SLICE_X105Y112                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG[15]_i_2/I1
    Routing       SLICE_X105Y112       LUT2 (Prop_lut2_I1_O)        0.113     3.693 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG[15]_i_2/O
                                       net (fo=2, routed)           0.482     4.175    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG[15]_i_2_n_0
    Routing       SLICE_X103Y112                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG[15]_i_1/I0
    Routing       SLICE_X103Y112       LUT6 (Prop_lut6_I0_O)        0.247     4.422 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG[15]_i_1/O
                                       net (fo=16, routed)          0.532     4.954    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG
    Routing       SLICE_X107Y111       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG_reg[5]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_3 rise edge)
                                                                    5.000     5.000 r  
                  PS7_X0Y0             PS7                          0.000     5.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                                       net (fo=2, routed)           0.786     5.786    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/lopt
                  BUFGCTRL_X0Y17                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.858 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                                       net (fo=390, routed)         1.412     7.271    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
                  SLICE_X107Y111       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG_reg[5]/C
                                       clock pessimism              0.218     7.489    
                                       clock uncertainty           -0.083     7.406    
                  SLICE_X107Y111       FDRE (Setup_fdre_C_CE)      -0.150     7.256    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG_reg[5]
  ---------------------------------------------------------------------------------
                                       required time                          7.256    
                                       arrival time                          -4.954    
  ---------------------------------------------------------------------------------
                                       slack                                  2.302    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            snkrddl_blk_0_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.357ns
    Source Clock Delay      (SCD):    1.053ns
    Clock Pessimism Removal (CPR):    0.304ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_3 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                                       net (fo=2, routed)           0.310     0.310    snkrddl_blk_0_i/processing_system7_0/inst/FCLK_CLK3
                  BUFGCTRL_X0Y21                                                    r  snkrddl_blk_0_i/processing_system7_0/inst/FCLK_CLK3_BUFG_inst/I
                  BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  snkrddl_blk_0_i/processing_system7_0/inst/FCLK_CLK3_BUFG_inst/O
                                       net (fo=37, routed)          0.717     1.053    snkrddl_blk_0_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
                  SLICE_X109Y104       FDRE                                         r  snkrddl_blk_0_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X109Y104       FDRE (Prop_fdre_C_Q)         0.141     1.194 r  snkrddl_blk_0_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                                       net (fo=1, routed)           0.055     1.249    snkrddl_blk_0_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/Q
    Routing       SLICE_X109Y104       FDRE                                         r  snkrddl_blk_0_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_3 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                                       net (fo=2, routed)           0.337     0.337    snkrddl_blk_0_i/processing_system7_0/inst/FCLK_CLK3
                  BUFGCTRL_X0Y21                                                    r  snkrddl_blk_0_i/processing_system7_0/inst/FCLK_CLK3_BUFG_inst/I
                  BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  snkrddl_blk_0_i/processing_system7_0/inst/FCLK_CLK3_BUFG_inst/O
                                       net (fo=37, routed)          0.991     1.357    snkrddl_blk_0_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
                  SLICE_X109Y104       FDRE                                         r  snkrddl_blk_0_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                                       clock pessimism             -0.304     1.053    
                  SLICE_X109Y104       FDRE (Hold_fdre_C_D)         0.075     1.128    snkrddl_blk_0_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  ---------------------------------------------------------------------------------
                                       required time                         -1.128    
                                       arrival time                           1.249    
  ---------------------------------------------------------------------------------
                                       slack                                  0.121    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_10M_REG_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_SELECTED_REG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.149%)  route 0.075ns (28.851%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.327ns
    Source Clock Delay      (SCD):    1.023ns
    Clock Pessimism Removal (CPR):    0.291ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_3 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                                       net (fo=2, routed)           0.310     0.310    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/lopt
                  BUFGCTRL_X0Y17                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                                       net (fo=390, routed)         0.687     1.023    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/CLK
                  SLICE_X97Y110        FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_10M_REG_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X97Y110        FDRE (Prop_fdre_C_Q)         0.141     1.164 f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_10M_REG_reg/Q
                                       net (fo=4, routed)           0.075     1.239    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_10M_REG_reg_n_0
    Routing       SLICE_X96Y110                                                     f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_SELECTED_REG[0]_i_1/I2
    Routing       SLICE_X96Y110        LUT6 (Prop_lut6_I2_O)        0.045     1.284 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_SELECTED_REG[0]_i_1/O
                                       net (fo=1, routed)           0.000     1.284    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_SELECTED_REG[0]_i_1_n_0
    Routing       SLICE_X96Y110        FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_SELECTED_REG_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_3 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                                       net (fo=2, routed)           0.337     0.337    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/lopt
                  BUFGCTRL_X0Y17                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                                       net (fo=390, routed)         0.961     1.327    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/CLK
                  SLICE_X96Y110        FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_SELECTED_REG_reg[0]/C
                                       clock pessimism             -0.291     1.036    
                  SLICE_X96Y110        FDRE (Hold_fdre_C_D)         0.121     1.157    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_SELECTED_REG_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         -1.157    
                                       arrival time                           1.284    
  ---------------------------------------------------------------------------------
                                       slack                                  0.127    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            snkrddl_blk_0_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.010%)  route 0.120ns (45.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.360ns
    Source Clock Delay      (SCD):    1.053ns
    Clock Pessimism Removal (CPR):    0.268ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_3 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                                       net (fo=2, routed)           0.310     0.310    snkrddl_blk_0_i/processing_system7_0/inst/FCLK_CLK3
                  BUFGCTRL_X0Y21                                                    r  snkrddl_blk_0_i/processing_system7_0/inst/FCLK_CLK3_BUFG_inst/I
                  BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  snkrddl_blk_0_i/processing_system7_0/inst/FCLK_CLK3_BUFG_inst/O
                                       net (fo=37, routed)          0.717     1.053    snkrddl_blk_0_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
                  SLICE_X109Y104       FDRE                                         r  snkrddl_blk_0_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X109Y104       FDRE (Prop_fdre_C_Q)         0.141     1.194 r  snkrddl_blk_0_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                                       net (fo=2, routed)           0.120     1.314    snkrddl_blk_0_i/proc_sys_reset_0/U0/EXT_LPF/p_3_in1_in
    Routing       SLICE_X111Y104       FDRE                                         r  snkrddl_blk_0_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_3 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                                       net (fo=2, routed)           0.337     0.337    snkrddl_blk_0_i/processing_system7_0/inst/FCLK_CLK3
                  BUFGCTRL_X0Y21                                                    r  snkrddl_blk_0_i/processing_system7_0/inst/FCLK_CLK3_BUFG_inst/I
                  BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  snkrddl_blk_0_i/processing_system7_0/inst/FCLK_CLK3_BUFG_inst/O
                                       net (fo=37, routed)          0.994     1.360    snkrddl_blk_0_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
                  SLICE_X111Y104       FDRE                                         r  snkrddl_blk_0_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                                       clock pessimism             -0.268     1.092    
                  SLICE_X111Y104       FDRE (Hold_fdre_C_D)         0.075     1.167    snkrddl_blk_0_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         -1.167    
                                       arrival time                           1.314    
  ---------------------------------------------------------------------------------
                                       slack                                  0.147    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            snkrddl_blk_0_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.935%)  route 0.055ns (25.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.357ns
    Source Clock Delay      (SCD):    1.053ns
    Clock Pessimism Removal (CPR):    0.304ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_3 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                                       net (fo=2, routed)           0.310     0.310    snkrddl_blk_0_i/processing_system7_0/inst/FCLK_CLK3
                  BUFGCTRL_X0Y21                                                    r  snkrddl_blk_0_i/processing_system7_0/inst/FCLK_CLK3_BUFG_inst/I
                  BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  snkrddl_blk_0_i/processing_system7_0/inst/FCLK_CLK3_BUFG_inst/O
                                       net (fo=37, routed)          0.717     1.053    snkrddl_blk_0_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
                  SLICE_X108Y104       FDRE                                         r  snkrddl_blk_0_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X108Y104       FDRE (Prop_fdre_C_Q)         0.164     1.217 r  snkrddl_blk_0_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                                       net (fo=1, routed)           0.055     1.272    snkrddl_blk_0_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/Q
    Routing       SLICE_X108Y104       FDRE                                         r  snkrddl_blk_0_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_3 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                                       net (fo=2, routed)           0.337     0.337    snkrddl_blk_0_i/processing_system7_0/inst/FCLK_CLK3
                  BUFGCTRL_X0Y21                                                    r  snkrddl_blk_0_i/processing_system7_0/inst/FCLK_CLK3_BUFG_inst/I
                  BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  snkrddl_blk_0_i/processing_system7_0/inst/FCLK_CLK3_BUFG_inst/O
                                       net (fo=37, routed)          0.991     1.357    snkrddl_blk_0_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
                  SLICE_X108Y104       FDRE                                         r  snkrddl_blk_0_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                                       clock pessimism             -0.304     1.053    
                  SLICE_X108Y104       FDRE (Hold_fdre_C_D)         0.060     1.113    snkrddl_blk_0_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  ---------------------------------------------------------------------------------
                                       required time                         -1.113    
                                       arrival time                           1.272    
  ---------------------------------------------------------------------------------
                                       slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.924%)  route 0.125ns (47.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.328ns
    Source Clock Delay      (SCD):    1.025ns
    Clock Pessimism Removal (CPR):    0.268ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_3 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                                       net (fo=2, routed)           0.310     0.310    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/lopt
                  BUFGCTRL_X0Y17                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                                       net (fo=390, routed)         0.689     1.025    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
                  SLICE_X99Y108        FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[6]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X99Y108        FDRE (Prop_fdre_C_Q)         0.141     1.166 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[6]/Q
                                       net (fo=7, routed)           0.125     1.291    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DATA_OUT_PHY[6]
    Routing       SLICE_X97Y108        FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_reg[6]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_3 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                                       net (fo=2, routed)           0.337     0.337    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/lopt
                  BUFGCTRL_X0Y17                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                                       net (fo=390, routed)         0.962     1.328    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
                  SLICE_X97Y108        FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_reg[6]/C
                                       clock pessimism             -0.268     1.060    
                  SLICE_X97Y108        FDRE (Hold_fdre_C_D)         0.070     1.130    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_reg[6]
  ---------------------------------------------------------------------------------
                                       required time                         -1.130    
                                       arrival time                           1.291    
  ---------------------------------------------------------------------------------
                                       slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            snkrddl_blk_0_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.209ns (78.317%)  route 0.058ns (21.683%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.357ns
    Source Clock Delay      (SCD):    1.053ns
    Clock Pessimism Removal (CPR):    0.291ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_3 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                                       net (fo=2, routed)           0.310     0.310    snkrddl_blk_0_i/processing_system7_0/inst/FCLK_CLK3
                  BUFGCTRL_X0Y21                                                    r  snkrddl_blk_0_i/processing_system7_0/inst/FCLK_CLK3_BUFG_inst/I
                  BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  snkrddl_blk_0_i/processing_system7_0/inst/FCLK_CLK3_BUFG_inst/O
                                       net (fo=37, routed)          0.717     1.053    snkrddl_blk_0_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
                  SLICE_X108Y103       FDRE                                         r  snkrddl_blk_0_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X108Y103       FDRE (Prop_fdre_C_Q)         0.164     1.217 r  snkrddl_blk_0_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                                       net (fo=5, routed)           0.058     1.275    snkrddl_blk_0_i/proc_sys_reset_0/U0/SEQ/seq_cnt[3]
    Routing       SLICE_X109Y103                                                    r  snkrddl_blk_0_i/proc_sys_reset_0/U0/SEQ/pr_dec[0]_i_1/I1
    Routing       SLICE_X109Y103       LUT4 (Prop_lut4_I1_O)        0.045     1.320 r  snkrddl_blk_0_i/proc_sys_reset_0/U0/SEQ/pr_dec[0]_i_1/O
                                       net (fo=1, routed)           0.000     1.320    snkrddl_blk_0_i/proc_sys_reset_0/U0/SEQ/p_3_out[0]
    Routing       SLICE_X109Y103       FDRE                                         r  snkrddl_blk_0_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_3 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                                       net (fo=2, routed)           0.337     0.337    snkrddl_blk_0_i/processing_system7_0/inst/FCLK_CLK3
                  BUFGCTRL_X0Y21                                                    r  snkrddl_blk_0_i/processing_system7_0/inst/FCLK_CLK3_BUFG_inst/I
                  BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  snkrddl_blk_0_i/processing_system7_0/inst/FCLK_CLK3_BUFG_inst/O
                                       net (fo=37, routed)          0.991     1.357    snkrddl_blk_0_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
                  SLICE_X109Y103       FDRE                                         r  snkrddl_blk_0_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/C
                                       clock pessimism             -0.291     1.066    
                  SLICE_X109Y103       FDRE (Hold_fdre_C_D)         0.092     1.158    snkrddl_blk_0_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         -1.158    
                                       arrival time                           1.320    
  ---------------------------------------------------------------------------------
                                       slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_PHY_I_REG3_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.171%)  route 0.110ns (43.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.356ns
    Source Clock Delay      (SCD):    1.051ns
    Clock Pessimism Removal (CPR):    0.288ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_3 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                                       net (fo=2, routed)           0.310     0.310    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/lopt
                  BUFGCTRL_X0Y17                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                                       net (fo=390, routed)         0.715     1.051    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/CLK
                  SLICE_X106Y110       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg6/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.141     1.192 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg6/Q
                                       net (fo=1, routed)           0.110     1.302    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_PHY_I_REG2
    Routing       SLICE_X106Y109       FDSE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_PHY_I_REG3_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_3 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                                       net (fo=2, routed)           0.337     0.337    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/lopt
                  BUFGCTRL_X0Y17                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                                       net (fo=390, routed)         0.990     1.356    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
                  SLICE_X106Y109       FDSE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_PHY_I_REG3_reg/C
                                       clock pessimism             -0.288     1.068    
                  SLICE_X106Y109       FDSE (Hold_fdse_C_D)         0.070     1.138    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_PHY_I_REG3_reg
  ---------------------------------------------------------------------------------
                                       required time                         -1.138    
                                       arrival time                           1.302    
  ---------------------------------------------------------------------------------
                                       slack                                  0.164    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.303%)  route 0.119ns (45.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.356ns
    Source Clock Delay      (SCD):    1.052ns
    Clock Pessimism Removal (CPR):    0.288ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_3 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                                       net (fo=2, routed)           0.310     0.310    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/lopt
                  BUFGCTRL_X0Y17                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                                       net (fo=390, routed)         0.716     1.052    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
                  SLICE_X107Y109       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[7]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X107Y109       FDRE (Prop_fdre_C_Q)         0.141     1.193 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[7]/Q
                                       net (fo=7, routed)           0.119     1.312    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DATA_OUT_PHY[7]
    Routing       SLICE_X106Y108       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG_reg[7]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_3 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                                       net (fo=2, routed)           0.337     0.337    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/lopt
                  BUFGCTRL_X0Y17                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                                       net (fo=390, routed)         0.990     1.356    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
                  SLICE_X106Y108       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG_reg[7]/C
                                       clock pessimism             -0.288     1.068    
                  SLICE_X106Y108       FDRE (Hold_fdre_C_D)         0.070     1.138    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG_reg[7]
  ---------------------------------------------------------------------------------
                                       required time                         -1.138    
                                       arrival time                           1.312    
  ---------------------------------------------------------------------------------
                                       slack                                  0.174    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.570%)  route 0.117ns (45.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.356ns
    Source Clock Delay      (SCD):    1.052ns
    Clock Pessimism Removal (CPR):    0.288ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_3 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                                       net (fo=2, routed)           0.310     0.310    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/lopt
                  BUFGCTRL_X0Y17                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                                       net (fo=390, routed)         0.716     1.052    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
                  SLICE_X107Y109       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[9]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X107Y109       FDRE (Prop_fdre_C_Q)         0.141     1.193 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[9]/Q
                                       net (fo=7, routed)           0.117     1.310    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DATA_OUT_PHY[9]
    Routing       SLICE_X108Y108       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_reg[9]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_3 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                                       net (fo=2, routed)           0.337     0.337    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/lopt
                  BUFGCTRL_X0Y17                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                                       net (fo=390, routed)         0.990     1.356    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
                  SLICE_X108Y108       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_reg[9]/C
                                       clock pessimism             -0.288     1.068    
                  SLICE_X108Y108       FDRE (Hold_fdre_C_D)         0.063     1.131    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_reg[9]
  ---------------------------------------------------------------------------------
                                       required time                         -1.131    
                                       arrival time                           1.310    
  ---------------------------------------------------------------------------------
                                       slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_REG3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.246ns (81.577%)  route 0.056ns (18.423%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.351ns
    Source Clock Delay      (SCD):    1.049ns
    Clock Pessimism Removal (CPR):    0.302ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_3 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                                       net (fo=2, routed)           0.310     0.310    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/lopt
                  BUFGCTRL_X0Y17                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                                       net (fo=390, routed)         0.713     1.049    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
                  SLICE_X108Y115       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_REG3_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X108Y115       FDRE (Prop_fdre_C_Q)         0.148     1.197 f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_REG3_reg/Q
                                       net (fo=1, routed)           0.056     1.253    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/MDC_REG3
    Routing       SLICE_X108Y115                                                    f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/MDC_RISING_REG1_i_1/I1
    Routing       SLICE_X108Y115       LUT2 (Prop_lut2_I1_O)        0.098     1.351 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/MDC_RISING_REG1_i_1/O
                                       net (fo=1, routed)           0.000     1.351    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG10
    Routing       SLICE_X108Y115       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_3 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                                       net (fo=2, routed)           0.337     0.337    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/lopt
                  BUFGCTRL_X0Y17                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                                       net (fo=390, routed)         0.985     1.351    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
                  SLICE_X108Y115       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
                                       clock pessimism             -0.302     1.049    
                  SLICE_X108Y115       FDRE (Hold_fdre_C_D)         0.120     1.169    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg
  ---------------------------------------------------------------------------------
                                       required time                         -1.169    
                                       arrival time                           1.351    
  ---------------------------------------------------------------------------------
                                       slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_3
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y1  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_idelayctrl/REFCLK
Min Period        n/a     BUFG/I             n/a            1.592         5.000       3.408      BUFGCTRL_X0Y17   snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/I
Min Period        n/a     BUFG/I             n/a            1.592         5.000       3.408      BUFGCTRL_X0Y21   snkrddl_blk_0_i/processing_system7_0/inst/FCLK_CLK3_BUFG_inst/I
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X105Y103   snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X104Y110   snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X104Y110   snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X104Y110   snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X104Y110   snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X104Y110   snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_STATUS_MONI_EN_REG_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X102Y109   snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_idelayctrl/REFCLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.770         2.500       1.730      SLICE_X112Y104   snkrddl_blk_0_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.770         2.500       1.730      SLICE_X112Y104   snkrddl_blk_0_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X105Y103   snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X105Y103   snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X104Y110   snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X104Y110   snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X104Y110   snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X104Y110   snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X104Y110   snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X104Y110   snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK         n/a            0.770         2.500       1.730      SLICE_X112Y104   snkrddl_blk_0_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.770         2.500       1.730      SLICE_X112Y104   snkrddl_blk_0_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X105Y103   snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X105Y103   snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X104Y110   snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X104Y110   snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X104Y110   snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X104Y110   snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[1]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X104Y110   snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X104Y110   snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  eth0_clk125
  To Clock:  eth0_clk125

Setup :            0  Failing Endpoints,  Worst Slack        4.689ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.689ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_clk125 rise@8.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        3.062ns  (logic 1.541ns (50.325%)  route 1.521ns (49.675%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.887ns = ( 11.887 - 8.000 ) 
    Source Clock Delay      (SCD):    4.405ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth0_clk125 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                                       net (fo=0)                   0.000     0.000    ETH0_CLK125
                  L16                                                               r  ETH0_CLK125_IBUF_inst/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.898     0.898 r  ETH0_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.930     2.828    ETH0_CLK125_IBUF
                  BUFGCTRL_X0Y19                                                    r  ETH0_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.079     2.907 r  ETH0_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.498     4.405    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
                  PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[1])
                                                                    1.541     5.946 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXD[1]
                                       net (fo=1, routed)           1.521     7.467    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_i[1]
    Routing       SLICE_X61Y110        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[1]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth0_clk125 rise edge)
                                                                    8.000     8.000 r  
                  L16                                               0.000     8.000 r  ETH0_CLK125 (IN)
                                       net (fo=0)                   0.000     8.000    ETH0_CLK125
                  L16                                                               r  ETH0_CLK125_IBUF_inst/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.766     8.766 r  ETH0_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.751    10.517    ETH0_CLK125_IBUF
                  BUFGCTRL_X0Y19                                                    r  ETH0_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    10.589 r  ETH0_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.298    11.887    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
                  SLICE_X61Y110        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[1]/C
                                       clock pessimism              0.343    12.230    
                                       clock uncertainty           -0.035    12.195    
                  SLICE_X61Y110        FDRE (Setup_fdre_C_D)       -0.039    12.156    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         12.156    
                                       arrival time                          -7.467    
  ---------------------------------------------------------------------------------
                                       slack                                  4.689    

Slack (MET) :             4.718ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_clk125 rise@8.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        3.052ns  (logic 1.541ns (50.491%)  route 1.511ns (49.509%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.888ns = ( 11.888 - 8.000 ) 
    Source Clock Delay      (SCD):    4.405ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth0_clk125 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                                       net (fo=0)                   0.000     0.000    ETH0_CLK125
                  L16                                                               r  ETH0_CLK125_IBUF_inst/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.898     0.898 r  ETH0_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.930     2.828    ETH0_CLK125_IBUF
                  BUFGCTRL_X0Y19                                                    r  ETH0_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.079     2.907 r  ETH0_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.498     4.405    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
                  PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[2])
                                                                    1.541     5.946 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXD[2]
                                       net (fo=1, routed)           1.511     7.457    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_i[2]
    Routing       SLICE_X58Y106        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[2]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth0_clk125 rise edge)
                                                                    8.000     8.000 r  
                  L16                                               0.000     8.000 r  ETH0_CLK125 (IN)
                                       net (fo=0)                   0.000     8.000    ETH0_CLK125
                  L16                                                               r  ETH0_CLK125_IBUF_inst/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.766     8.766 r  ETH0_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.751    10.517    ETH0_CLK125_IBUF
                  BUFGCTRL_X0Y19                                                    r  ETH0_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    10.589 r  ETH0_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.299    11.888    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
                  SLICE_X58Y106        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[2]/C
                                       clock pessimism              0.343    12.231    
                                       clock uncertainty           -0.035    12.196    
                  SLICE_X58Y106        FDRE (Setup_fdre_C_D)       -0.021    12.175    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                         12.175    
                                       arrival time                          -7.457    
  ---------------------------------------------------------------------------------
                                       slack                                  4.718    

Slack (MET) :             4.777ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_clk125 rise@8.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        2.964ns  (logic 1.541ns (51.996%)  route 1.423ns (48.004%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.887ns = ( 11.887 - 8.000 ) 
    Source Clock Delay      (SCD):    4.405ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth0_clk125 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                                       net (fo=0)                   0.000     0.000    ETH0_CLK125
                  L16                                                               r  ETH0_CLK125_IBUF_inst/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.898     0.898 r  ETH0_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.930     2.828    ETH0_CLK125_IBUF
                  BUFGCTRL_X0Y19                                                    r  ETH0_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.079     2.907 r  ETH0_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.498     4.405    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
                  PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[6])
                                                                    1.541     5.946 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXD[6]
                                       net (fo=1, routed)           1.423     7.369    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_i[6]
    Routing       SLICE_X60Y110        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[6]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth0_clk125 rise edge)
                                                                    8.000     8.000 r  
                  L16                                               0.000     8.000 r  ETH0_CLK125 (IN)
                                       net (fo=0)                   0.000     8.000    ETH0_CLK125
                  L16                                                               r  ETH0_CLK125_IBUF_inst/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.766     8.766 r  ETH0_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.751    10.517    ETH0_CLK125_IBUF
                  BUFGCTRL_X0Y19                                                    r  ETH0_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    10.589 r  ETH0_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.298    11.887    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
                  SLICE_X60Y110        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[6]/C
                                       clock pessimism              0.343    12.230    
                                       clock uncertainty           -0.035    12.195    
                  SLICE_X60Y110        FDRE (Setup_fdre_C_D)       -0.049    12.146    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[6]
  ---------------------------------------------------------------------------------
                                       required time                         12.146    
                                       arrival time                          -7.369    
  ---------------------------------------------------------------------------------
                                       slack                                  4.777    

Slack (MET) :             4.790ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TX_ER_reg/D
                            (rising edge-triggered cell FDRE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_clk125 rise@8.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        2.970ns  (logic 1.477ns (49.735%)  route 1.493ns (50.265%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.887ns = ( 11.887 - 8.000 ) 
    Source Clock Delay      (SCD):    4.405ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth0_clk125 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                                       net (fo=0)                   0.000     0.000    ETH0_CLK125
                  L16                                                               r  ETH0_CLK125_IBUF_inst/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.898     0.898 r  ETH0_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.930     2.828    ETH0_CLK125_IBUF
                  BUFGCTRL_X0Y19                                                    r  ETH0_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.079     2.907 r  ETH0_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.498     4.405    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
                  PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXER)
                                                                    1.477     5.882 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXER
                                       net (fo=1, routed)           1.493     7.375    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TX_ER_i
    Routing       SLICE_X60Y110        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TX_ER_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth0_clk125 rise edge)
                                                                    8.000     8.000 r  
                  L16                                               0.000     8.000 r  ETH0_CLK125 (IN)
                                       net (fo=0)                   0.000     8.000    ETH0_CLK125
                  L16                                                               r  ETH0_CLK125_IBUF_inst/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.766     8.766 r  ETH0_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.751    10.517    ETH0_CLK125_IBUF
                  BUFGCTRL_X0Y19                                                    r  ETH0_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    10.589 r  ETH0_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.298    11.887    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
                  SLICE_X60Y110        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TX_ER_reg/C
                                       clock pessimism              0.343    12.230    
                                       clock uncertainty           -0.035    12.195    
                  SLICE_X60Y110        FDRE (Setup_fdre_C_D)       -0.030    12.165    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TX_ER_reg
  ---------------------------------------------------------------------------------
                                       required time                         12.165    
                                       arrival time                          -7.375    
  ---------------------------------------------------------------------------------
                                       slack                                  4.790    

Slack (MET) :             4.804ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg/C
                            (rising edge-triggered cell FDRE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/D2
                            (rising edge-triggered cell ODDR clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_clk125 rise@8.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        2.251ns  (logic 0.490ns (21.765%)  route 1.761ns (78.235%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 11.852 - 8.000 ) 
    Source Clock Delay      (SCD):    4.422ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth0_clk125 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                                       net (fo=0)                   0.000     0.000    ETH0_CLK125
                  L16                                                               r  ETH0_CLK125_IBUF_inst/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.898     0.898 r  ETH0_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.930     2.828    ETH0_CLK125_IBUF
                  BUFGCTRL_X0Y19                                                    r  ETH0_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.079     2.907 r  ETH0_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.515     4.422    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
                  SLICE_X100Y106       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X100Y106       FDRE (Prop_fdre_C_Q)         0.393     4.815 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg/Q
                                       net (fo=3, routed)           0.948     5.762    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int
    Routing       SLICE_X108Y102                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out_i_1/I0
    Routing       SLICE_X108Y102       LUT2 (Prop_lut2_I0_O)        0.097     5.859 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out_i_1/O
                                       net (fo=1, routed)           0.814     6.673    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out_i_1_n_0
    Routing       OLOGIC_X1Y89         ODDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/D2
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth0_clk125 rise edge)
                                                                    8.000     8.000 r  
                  L16                                               0.000     8.000 r  ETH0_CLK125 (IN)
                                       net (fo=0)                   0.000     8.000    ETH0_CLK125
                  L16                                                               r  ETH0_CLK125_IBUF_inst/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.766     8.766 r  ETH0_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.751    10.517    ETH0_CLK125_IBUF
                  BUFGCTRL_X0Y19                                                    r  ETH0_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    10.589 r  ETH0_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.263    11.852    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
                  OLOGIC_X1Y89         ODDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
                                       clock pessimism              0.328    12.180    
                                       clock uncertainty           -0.035    12.144    
                  OLOGIC_X1Y89         ODDR (Setup_oddr_C_D2)      -0.667    11.477    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out
  ---------------------------------------------------------------------------------
                                       required time                         11.477    
                                       arrival time                          -6.673    
  ---------------------------------------------------------------------------------
                                       slack                                  4.804    

Slack (MET) :             4.813ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_clk125 rise@8.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        2.943ns  (logic 1.541ns (52.364%)  route 1.402ns (47.636%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.887ns = ( 11.887 - 8.000 ) 
    Source Clock Delay      (SCD):    4.405ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth0_clk125 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                                       net (fo=0)                   0.000     0.000    ETH0_CLK125
                  L16                                                               r  ETH0_CLK125_IBUF_inst/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.898     0.898 r  ETH0_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.930     2.828    ETH0_CLK125_IBUF
                  BUFGCTRL_X0Y19                                                    r  ETH0_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.079     2.907 r  ETH0_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.498     4.405    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
                  PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[7])
                                                                    1.541     5.946 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXD[7]
                                       net (fo=1, routed)           1.402     7.348    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_i[7]
    Routing       SLICE_X60Y110        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[7]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth0_clk125 rise edge)
                                                                    8.000     8.000 r  
                  L16                                               0.000     8.000 r  ETH0_CLK125 (IN)
                                       net (fo=0)                   0.000     8.000    ETH0_CLK125
                  L16                                                               r  ETH0_CLK125_IBUF_inst/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.766     8.766 r  ETH0_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.751    10.517    ETH0_CLK125_IBUF
                  BUFGCTRL_X0Y19                                                    r  ETH0_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    10.589 r  ETH0_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.298    11.887    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
                  SLICE_X60Y110        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[7]/C
                                       clock pessimism              0.343    12.230    
                                       clock uncertainty           -0.035    12.195    
                  SLICE_X60Y110        FDRE (Setup_fdre_C_D)       -0.034    12.161    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[7]
  ---------------------------------------------------------------------------------
                                       required time                         12.161    
                                       arrival time                          -7.348    
  ---------------------------------------------------------------------------------
                                       slack                                  4.813    

Slack (MET) :             4.814ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_clk125 rise@8.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        2.936ns  (logic 1.541ns (52.478%)  route 1.395ns (47.522%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.887ns = ( 11.887 - 8.000 ) 
    Source Clock Delay      (SCD):    4.405ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth0_clk125 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                                       net (fo=0)                   0.000     0.000    ETH0_CLK125
                  L16                                                               r  ETH0_CLK125_IBUF_inst/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.898     0.898 r  ETH0_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.930     2.828    ETH0_CLK125_IBUF
                  BUFGCTRL_X0Y19                                                    r  ETH0_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.079     2.907 r  ETH0_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.498     4.405    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
                  PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[5])
                                                                    1.541     5.946 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXD[5]
                                       net (fo=1, routed)           1.395     7.341    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_i[5]
    Routing       SLICE_X60Y110        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[5]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth0_clk125 rise edge)
                                                                    8.000     8.000 r  
                  L16                                               0.000     8.000 r  ETH0_CLK125 (IN)
                                       net (fo=0)                   0.000     8.000    ETH0_CLK125
                  L16                                                               r  ETH0_CLK125_IBUF_inst/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.766     8.766 r  ETH0_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.751    10.517    ETH0_CLK125_IBUF
                  BUFGCTRL_X0Y19                                                    r  ETH0_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    10.589 r  ETH0_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.298    11.887    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
                  SLICE_X60Y110        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[5]/C
                                       clock pessimism              0.343    12.230    
                                       clock uncertainty           -0.035    12.195    
                  SLICE_X60Y110        FDRE (Setup_fdre_C_D)       -0.039    12.156    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[5]
  ---------------------------------------------------------------------------------
                                       required time                         12.156    
                                       arrival time                          -7.341    
  ---------------------------------------------------------------------------------
                                       slack                                  4.814    

Slack (MET) :             4.820ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_clk125 rise@8.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        2.936ns  (logic 1.541ns (52.484%)  route 1.395ns (47.516%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.887ns = ( 11.887 - 8.000 ) 
    Source Clock Delay      (SCD):    4.405ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth0_clk125 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                                       net (fo=0)                   0.000     0.000    ETH0_CLK125
                  L16                                                               r  ETH0_CLK125_IBUF_inst/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.898     0.898 r  ETH0_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.930     2.828    ETH0_CLK125_IBUF
                  BUFGCTRL_X0Y19                                                    r  ETH0_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.079     2.907 r  ETH0_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.498     4.405    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
                  PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[4])
                                                                    1.541     5.946 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXD[4]
                                       net (fo=1, routed)           1.395     7.341    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_i[4]
    Routing       SLICE_X61Y110        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[4]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth0_clk125 rise edge)
                                                                    8.000     8.000 r  
                  L16                                               0.000     8.000 r  ETH0_CLK125 (IN)
                                       net (fo=0)                   0.000     8.000    ETH0_CLK125
                  L16                                                               r  ETH0_CLK125_IBUF_inst/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.766     8.766 r  ETH0_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.751    10.517    ETH0_CLK125_IBUF
                  BUFGCTRL_X0Y19                                                    r  ETH0_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    10.589 r  ETH0_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.298    11.887    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
                  SLICE_X61Y110        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[4]/C
                                       clock pessimism              0.343    12.230    
                                       clock uncertainty           -0.035    12.195    
                  SLICE_X61Y110        FDRE (Setup_fdre_C_D)       -0.034    12.161    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[4]
  ---------------------------------------------------------------------------------
                                       required time                         12.161    
                                       arrival time                          -7.341    
  ---------------------------------------------------------------------------------
                                       slack                                  4.820    

Slack (MET) :             4.828ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_clk125 rise@8.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        2.953ns  (logic 1.541ns (52.186%)  route 1.412ns (47.814%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.888ns = ( 11.888 - 8.000 ) 
    Source Clock Delay      (SCD):    4.405ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth0_clk125 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                                       net (fo=0)                   0.000     0.000    ETH0_CLK125
                  L16                                                               r  ETH0_CLK125_IBUF_inst/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.898     0.898 r  ETH0_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.930     2.828    ETH0_CLK125_IBUF
                  BUFGCTRL_X0Y19                                                    r  ETH0_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.079     2.907 r  ETH0_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.498     4.405    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
                  PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[0])
                                                                    1.541     5.946 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXD[0]
                                       net (fo=1, routed)           1.412     7.358    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_i[0]
    Routing       SLICE_X58Y106        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth0_clk125 rise edge)
                                                                    8.000     8.000 r  
                  L16                                               0.000     8.000 r  ETH0_CLK125 (IN)
                                       net (fo=0)                   0.000     8.000    ETH0_CLK125
                  L16                                                               r  ETH0_CLK125_IBUF_inst/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.766     8.766 r  ETH0_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.751    10.517    ETH0_CLK125_IBUF
                  BUFGCTRL_X0Y19                                                    r  ETH0_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    10.589 r  ETH0_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.299    11.888    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
                  SLICE_X58Y106        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[0]/C
                                       clock pessimism              0.343    12.231    
                                       clock uncertainty           -0.035    12.196    
                  SLICE_X58Y106        FDRE (Setup_fdre_C_D)       -0.010    12.186    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         12.186    
                                       arrival time                          -7.358    
  ---------------------------------------------------------------------------------
                                       slack                                  4.828    

Slack (MET) :             4.934ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_clk125 rise@8.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        2.807ns  (logic 1.541ns (54.908%)  route 1.266ns (45.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.887ns = ( 11.887 - 8.000 ) 
    Source Clock Delay      (SCD):    4.405ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth0_clk125 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                                       net (fo=0)                   0.000     0.000    ETH0_CLK125
                  L16                                                               r  ETH0_CLK125_IBUF_inst/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.898     0.898 r  ETH0_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.930     2.828    ETH0_CLK125_IBUF
                  BUFGCTRL_X0Y19                                                    r  ETH0_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.079     2.907 r  ETH0_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.498     4.405    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
                  PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[3])
                                                                    1.541     5.946 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXD[3]
                                       net (fo=1, routed)           1.266     7.211    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_i[3]
    Routing       SLICE_X61Y110        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[3]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth0_clk125 rise edge)
                                                                    8.000     8.000 r  
                  L16                                               0.000     8.000 r  ETH0_CLK125 (IN)
                                       net (fo=0)                   0.000     8.000    ETH0_CLK125
                  L16                                                               r  ETH0_CLK125_IBUF_inst/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.766     8.766 r  ETH0_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.751    10.517    ETH0_CLK125_IBUF
                  BUFGCTRL_X0Y19                                                    r  ETH0_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    10.589 r  ETH0_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.298    11.887    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
                  SLICE_X61Y110        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[3]/C
                                       clock pessimism              0.343    12.230    
                                       clock uncertainty           -0.035    12.195    
                  SLICE_X61Y110        FDRE (Setup_fdre_C_D)       -0.049    12.146    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                         12.146    
                                       arrival time                          -7.211    
  ---------------------------------------------------------------------------------
                                       slack                                  4.934    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_clk125 rise@0.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.128ns (71.510%)  route 0.051ns (28.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.533ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth0_clk125 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                                       net (fo=0)                   0.000     0.000    ETH0_CLK125
                  L16                                                               r  ETH0_CLK125_IBUF_inst/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ETH0_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           0.842     1.118    ETH0_CLK125_IBUF
                  BUFGCTRL_X0Y19                                                    r  ETH0_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.144 r  ETH0_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          0.690     1.834    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
                  SLICE_X105Y104       FDPE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X105Y104       FDPE (Prop_fdpe_C_Q)         0.128     1.962 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/Q
                                       net (fo=1, routed)           0.051     2.013    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg1
    Routing       SLICE_X105Y104       FDPE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth0_clk125 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                                       net (fo=0)                   0.000     0.000    ETH0_CLK125
                  L16                                                               r  ETH0_CLK125_IBUF_inst/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  ETH0_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           0.907     1.373    ETH0_CLK125_IBUF
                  BUFGCTRL_X0Y19                                                    r  ETH0_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.402 r  ETH0_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          0.965     2.367    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
                  SLICE_X105Y104       FDPE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C
                                       clock pessimism             -0.533     1.834    
                  SLICE_X105Y104       FDPE (Hold_fdpe_C_D)        -0.008     1.826    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2
  ---------------------------------------------------------------------------------
                                       required time                         -1.826    
                                       arrival time                           2.013    
  ---------------------------------------------------------------------------------
                                       slack                                  0.187    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C
                            (rising edge-triggered cell FDPE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/D
                            (rising edge-triggered cell FDPE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_clk125 rise@0.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.128ns (53.728%)  route 0.110ns (46.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.517ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth0_clk125 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                                       net (fo=0)                   0.000     0.000    ETH0_CLK125
                  L16                                                               r  ETH0_CLK125_IBUF_inst/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ETH0_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           0.842     1.118    ETH0_CLK125_IBUF
                  BUFGCTRL_X0Y19                                                    r  ETH0_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.144 r  ETH0_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          0.690     1.834    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
                  SLICE_X105Y104       FDPE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X105Y104       FDPE (Prop_fdpe_C_Q)         0.128     1.962 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/Q
                                       net (fo=1, routed)           0.110     2.073    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg5
    Routing       SLICE_X105Y105       FDPE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth0_clk125 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                                       net (fo=0)                   0.000     0.000    ETH0_CLK125
                  L16                                                               r  ETH0_CLK125_IBUF_inst/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  ETH0_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           0.907     1.373    ETH0_CLK125_IBUF
                  BUFGCTRL_X0Y19                                                    r  ETH0_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.402 r  ETH0_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          0.965     2.367    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
                  SLICE_X105Y105       FDPE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                                       clock pessimism             -0.517     1.850    
                  SLICE_X105Y105       FDPE (Hold_fdpe_C_D)         0.022     1.872    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6
  ---------------------------------------------------------------------------------
                                       required time                         -1.872    
                                       arrival time                           2.073    
  ---------------------------------------------------------------------------------
                                       slack                                  0.200    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C
                            (rising edge-triggered cell FDPE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/D
                            (rising edge-triggered cell FDPE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_clk125 rise@0.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.103%)  route 0.165ns (53.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.533ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth0_clk125 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                                       net (fo=0)                   0.000     0.000    ETH0_CLK125
                  L16                                                               r  ETH0_CLK125_IBUF_inst/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ETH0_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           0.842     1.118    ETH0_CLK125_IBUF
                  BUFGCTRL_X0Y19                                                    r  ETH0_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.144 r  ETH0_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          0.690     1.834    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
                  SLICE_X105Y104       FDPE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X105Y104       FDPE (Prop_fdpe_C_Q)         0.141     1.975 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/Q
                                       net (fo=1, routed)           0.165     2.140    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg2
    Routing       SLICE_X105Y104       FDPE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth0_clk125 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                                       net (fo=0)                   0.000     0.000    ETH0_CLK125
                  L16                                                               r  ETH0_CLK125_IBUF_inst/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  ETH0_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           0.907     1.373    ETH0_CLK125_IBUF
                  BUFGCTRL_X0Y19                                                    r  ETH0_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.402 r  ETH0_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          0.965     2.367    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
                  SLICE_X105Y104       FDPE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C
                                       clock pessimism             -0.533     1.834    
                  SLICE_X105Y104       FDPE (Hold_fdpe_C_D)         0.071     1.905    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3
  ---------------------------------------------------------------------------------
                                       required time                         -1.905    
                                       arrival time                           2.140    
  ---------------------------------------------------------------------------------
                                       slack                                  0.235    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/R
                            (rising edge-triggered cell ODDR clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_clk125 rise@0.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.128ns (14.067%)  route 0.782ns (85.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.303ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.263ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth0_clk125 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                                       net (fo=0)                   0.000     0.000    ETH0_CLK125
                  L16                                                               r  ETH0_CLK125_IBUF_inst/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ETH0_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           0.842     1.118    ETH0_CLK125_IBUF
                  BUFGCTRL_X0Y19                                                    r  ETH0_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.144 r  ETH0_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          0.690     1.834    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
                  SLICE_X105Y105       FDPE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X105Y105       FDPE (Prop_fdpe_C_Q)         0.128     1.962 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                                       net (fo=16, routed)          0.782     2.744    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/tx_reset_sync
    Routing       OLOGIC_X1Y96         ODDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth0_clk125 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                                       net (fo=0)                   0.000     0.000    ETH0_CLK125
                  L16                                                               r  ETH0_CLK125_IBUF_inst/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  ETH0_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           0.907     1.373    ETH0_CLK125_IBUF
                  BUFGCTRL_X0Y19                                                    r  ETH0_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.402 r  ETH0_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          0.901     2.303    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
                  OLOGIC_X1Y96         ODDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
                                       clock pessimism             -0.263     2.040    
                  OLOGIC_X1Y96         ODDR (Hold_oddr_C_R)         0.422     2.462    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out
  ---------------------------------------------------------------------------------
                                       required time                         -2.462    
                                       arrival time                           2.744    
  ---------------------------------------------------------------------------------
                                       slack                                  0.282    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg/D
                            (rising edge-triggered cell FDRE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_clk125 rise@0.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.184ns (45.657%)  route 0.219ns (54.343%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.532ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth0_clk125 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                                       net (fo=0)                   0.000     0.000    ETH0_CLK125
                  L16                                                               r  ETH0_CLK125_IBUF_inst/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ETH0_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           0.842     1.118    ETH0_CLK125_IBUF
                  BUFGCTRL_X0Y19                                                    r  ETH0_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.144 r  ETH0_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          0.690     1.834    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
                  SLICE_X101Y106       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg6/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X101Y106       FDRE (Prop_fdre_C_Q)         0.141     1.975 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg6/Q
                                       net (fo=2, routed)           0.219     2.194    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_sync
    Routing       SLICE_X101Y106                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_crs_INST_0/I1
    Routing       SLICE_X101Y106       LUT5 (Prop_lut5_I1_O)        0.043     2.237 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_crs_INST_0/O
                                       net (fo=1, routed)           0.000     2.237    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_CRS
    Routing       SLICE_X101Y106       FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth0_clk125 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                                       net (fo=0)                   0.000     0.000    ETH0_CLK125
                  L16                                                               r  ETH0_CLK125_IBUF_inst/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  ETH0_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           0.907     1.373    ETH0_CLK125_IBUF
                  BUFGCTRL_X0Y19                                                    r  ETH0_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.402 r  ETH0_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          0.964     2.366    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
                  SLICE_X101Y106       FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg/C
                                       clock pessimism             -0.532     1.834    
                  SLICE_X101Y106       FDRE (Hold_fdre_C_D)         0.107     1.941    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg
  ---------------------------------------------------------------------------------
                                       required time                         -1.941    
                                       arrival time                           2.237    
  ---------------------------------------------------------------------------------
                                       slack                                  0.296    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/D
                            (rising edge-triggered cell FDPE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_clk125 rise@0.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.885%)  route 0.231ns (62.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.533ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth0_clk125 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                                       net (fo=0)                   0.000     0.000    ETH0_CLK125
                  L16                                                               r  ETH0_CLK125_IBUF_inst/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ETH0_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           0.842     1.118    ETH0_CLK125_IBUF
                  BUFGCTRL_X0Y19                                                    r  ETH0_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.144 r  ETH0_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          0.690     1.834    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
                  SLICE_X105Y104       FDPE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X105Y104       FDPE (Prop_fdpe_C_Q)         0.141     1.975 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/Q
                                       net (fo=1, routed)           0.231     2.207    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg4
    Routing       SLICE_X105Y104       FDPE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth0_clk125 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                                       net (fo=0)                   0.000     0.000    ETH0_CLK125
                  L16                                                               r  ETH0_CLK125_IBUF_inst/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  ETH0_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           0.907     1.373    ETH0_CLK125_IBUF
                  BUFGCTRL_X0Y19                                                    r  ETH0_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.402 r  ETH0_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          0.965     2.367    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
                  SLICE_X105Y104       FDPE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C
                                       clock pessimism             -0.533     1.834    
                  SLICE_X105Y104       FDPE (Hold_fdpe_C_D)         0.076     1.910    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5
  ---------------------------------------------------------------------------------
                                       required time                         -1.910    
                                       arrival time                           2.207    
  ---------------------------------------------------------------------------------
                                       slack                                  0.296    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg/D
                            (rising edge-triggered cell FDRE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_clk125 rise@0.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.925%)  route 0.219ns (54.075%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.532ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth0_clk125 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                                       net (fo=0)                   0.000     0.000    ETH0_CLK125
                  L16                                                               r  ETH0_CLK125_IBUF_inst/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ETH0_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           0.842     1.118    ETH0_CLK125_IBUF
                  BUFGCTRL_X0Y19                                                    r  ETH0_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.144 r  ETH0_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          0.690     1.834    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
                  SLICE_X101Y106       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg6/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X101Y106       FDRE (Prop_fdre_C_Q)         0.141     1.975 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg6/Q
                                       net (fo=2, routed)           0.219     2.194    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_sync
    Routing       SLICE_X101Y106                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_col_INST_0/I1
    Routing       SLICE_X101Y106       LUT5 (Prop_lut5_I1_O)        0.045     2.239 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_col_INST_0/O
                                       net (fo=1, routed)           0.000     2.239    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_COL
    Routing       SLICE_X101Y106       FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth0_clk125 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                                       net (fo=0)                   0.000     0.000    ETH0_CLK125
                  L16                                                               r  ETH0_CLK125_IBUF_inst/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  ETH0_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           0.907     1.373    ETH0_CLK125_IBUF
                  BUFGCTRL_X0Y19                                                    r  ETH0_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.402 r  ETH0_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          0.964     2.366    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
                  SLICE_X101Y106       FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg/C
                                       clock pessimism             -0.532     1.834    
                  SLICE_X101Y106       FDRE (Hold_fdre_C_D)         0.092     1.926    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg
  ---------------------------------------------------------------------------------
                                       required time                         -1.926    
                                       arrival time                           2.239    
  ---------------------------------------------------------------------------------
                                       slack                                  0.313    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/R
                            (rising edge-triggered cell ODDR clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_clk125 rise@0.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.128ns (13.296%)  route 0.835ns (86.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.303ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.263ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth0_clk125 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                                       net (fo=0)                   0.000     0.000    ETH0_CLK125
                  L16                                                               r  ETH0_CLK125_IBUF_inst/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ETH0_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           0.842     1.118    ETH0_CLK125_IBUF
                  BUFGCTRL_X0Y19                                                    r  ETH0_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.144 r  ETH0_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          0.690     1.834    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
                  SLICE_X105Y105       FDPE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X105Y105       FDPE (Prop_fdpe_C_Q)         0.128     1.962 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                                       net (fo=16, routed)          0.835     2.797    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/tx_reset_sync
    Routing       OLOGIC_X1Y95         ODDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth0_clk125 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                                       net (fo=0)                   0.000     0.000    ETH0_CLK125
                  L16                                                               r  ETH0_CLK125_IBUF_inst/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  ETH0_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           0.907     1.373    ETH0_CLK125_IBUF
                  BUFGCTRL_X0Y19                                                    r  ETH0_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.402 r  ETH0_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          0.901     2.303    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
                  OLOGIC_X1Y95         ODDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
                                       clock pessimism             -0.263     2.040    
                  OLOGIC_X1Y95         ODDR (Hold_oddr_C_R)         0.422     2.462    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out
  ---------------------------------------------------------------------------------
                                       required time                         -2.462    
                                       arrival time                           2.797    
  ---------------------------------------------------------------------------------
                                       slack                                  0.335    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/R
                            (rising edge-triggered cell ODDR clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_clk125 rise@0.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.128ns (13.221%)  route 0.840ns (86.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.302ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.263ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth0_clk125 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                                       net (fo=0)                   0.000     0.000    ETH0_CLK125
                  L16                                                               r  ETH0_CLK125_IBUF_inst/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ETH0_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           0.842     1.118    ETH0_CLK125_IBUF
                  BUFGCTRL_X0Y19                                                    r  ETH0_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.144 r  ETH0_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          0.690     1.834    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
                  SLICE_X105Y105       FDPE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X105Y105       FDPE (Prop_fdpe_C_Q)         0.128     1.962 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                                       net (fo=16, routed)          0.840     2.803    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/tx_reset_sync
    Routing       OLOGIC_X1Y94         ODDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth0_clk125 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                                       net (fo=0)                   0.000     0.000    ETH0_CLK125
                  L16                                                               r  ETH0_CLK125_IBUF_inst/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  ETH0_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           0.907     1.373    ETH0_CLK125_IBUF
                  BUFGCTRL_X0Y19                                                    r  ETH0_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.402 r  ETH0_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          0.900     2.302    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
                  OLOGIC_X1Y94         ODDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/C
                                       clock pessimism             -0.263     2.039    
                  OLOGIC_X1Y94         ODDR (Hold_oddr_C_R)         0.422     2.461    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out
  ---------------------------------------------------------------------------------
                                       required time                         -2.461    
                                       arrival time                           2.803    
  ---------------------------------------------------------------------------------
                                       slack                                  0.341    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C
                            (rising edge-triggered cell FDPE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/D
                            (rising edge-triggered cell FDPE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_clk125 rise@0.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.574%)  route 0.222ns (63.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.533ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth0_clk125 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                                       net (fo=0)                   0.000     0.000    ETH0_CLK125
                  L16                                                               r  ETH0_CLK125_IBUF_inst/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ETH0_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           0.842     1.118    ETH0_CLK125_IBUF
                  BUFGCTRL_X0Y19                                                    r  ETH0_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.144 r  ETH0_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          0.690     1.834    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
                  SLICE_X105Y104       FDPE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X105Y104       FDPE (Prop_fdpe_C_Q)         0.128     1.962 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/Q
                                       net (fo=1, routed)           0.222     2.184    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg3
    Routing       SLICE_X105Y104       FDPE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth0_clk125 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                                       net (fo=0)                   0.000     0.000    ETH0_CLK125
                  L16                                                               r  ETH0_CLK125_IBUF_inst/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  ETH0_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           0.907     1.373    ETH0_CLK125_IBUF
                  BUFGCTRL_X0Y19                                                    r  ETH0_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.402 r  ETH0_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          0.965     2.367    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
                  SLICE_X105Y104       FDPE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/C
                                       clock pessimism             -0.533     1.834    
                  SLICE_X105Y104       FDPE (Hold_fdpe_C_D)        -0.006     1.828    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4
  ---------------------------------------------------------------------------------
                                       required time                         -1.828    
                                       arrival time                           2.184    
  ---------------------------------------------------------------------------------
                                       slack                                  0.356    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth0_clk125
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ETH0_CLK125 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         8.000       6.408      BUFGCTRL_X0Y19  ETH0_CLK125_IBUF_BUFG_inst/I
Min Period        n/a     ODDR/C   n/a            1.263         8.000       6.737      OLOGIC_X1Y94    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/C
Min Period        n/a     ODDR/C   n/a            1.263         8.000       6.737      OLOGIC_X1Y89    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
Min Period        n/a     ODDR/C   n/a            1.263         8.000       6.737      OLOGIC_X1Y92    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
Min Period        n/a     ODDR/C   n/a            1.263         8.000       6.737      OLOGIC_X1Y91    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
Min Period        n/a     ODDR/C   n/a            1.263         8.000       6.737      OLOGIC_X1Y96    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
Min Period        n/a     ODDR/C   n/a            1.263         8.000       6.737      OLOGIC_X1Y95    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X100Y106  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_en_int_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X100Y106  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X106Y100  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X100Y106  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_en_int_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X100Y106  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_en_int_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X100Y106  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X100Y106  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y100  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y100  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X104Y100  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X104Y100  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X104Y100  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X104Y100  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X100Y106  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_en_int_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X100Y106  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_en_int_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X100Y106  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X100Y106  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y100  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y100  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X104Y100  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X104Y100  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X104Y100  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X104Y100  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  eth0_rgmii_rxclk
  To Clock:  eth0_rgmii_rxclk

Setup :            0  Failing Endpoints,  Worst Slack        4.826ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.826ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_ER_i_reg/D
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_rgmii_rxclk rise@8.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        4.276ns  (logic 0.555ns (12.980%)  route 3.721ns (87.020%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.581ns = ( 11.581 - 8.000 ) 
    Source Clock Delay      (SCD):    2.565ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth0_rgmii_rxclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
                  U18                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.832     0.832 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           0.362     1.194    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFIO_X1Y6                                                        r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/I
                  BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.160     2.354 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                                       net (fo=5, routed)           0.211     2.565    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
                  ILOGIC_X1Y75         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       ILOGIC_X1Y75         IDDR (Prop_iddr_C_Q2)        0.412     2.977 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/Q2
                                       net (fo=1, routed)           2.291     5.268    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rx_ctl_reg
    Routing       SLICE_X101Y100                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_INST_0/I0
    Routing       SLICE_X101Y100       LUT2 (Prop_lut2_I0_O)        0.143     5.411 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_INST_0/O
                                       net (fo=2, routed)           1.430     6.841    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_ER
    Routing       SLICE_X58Y107        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_ER_i_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth0_rgmii_rxclk rise edge)
                                                                    8.000     8.000 r  
                  U18                                               0.000     8.000 r  ETH0_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     8.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
                  U18                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.701     8.701 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           1.509    10.210    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFGCTRL_X0Y16                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.282 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                                       net (fo=13, routed)          1.299    11.581    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
                  SLICE_X58Y107        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_ER_i_reg/C
                                       clock pessimism              0.131    11.713    
                                       clock uncertainty           -0.035    11.677    
                  SLICE_X58Y107        FDRE (Setup_fdre_C_D)       -0.010    11.667    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_ER_i_reg
  ---------------------------------------------------------------------------------
                                       required time                         11.667    
                                       arrival time                          -6.841    
  ---------------------------------------------------------------------------------
                                       slack                                  4.826    

Slack (MET) :             4.849ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[4]
                            (rising edge-triggered cell PS7 clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_rgmii_rxclk rise@8.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        2.159ns  (logic 0.393ns (18.205%)  route 1.766ns (81.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 11.626 - 8.000 ) 
    Source Clock Delay      (SCD):    3.876ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth0_rgmii_rxclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
                  U18                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.832     0.832 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           1.663     2.495    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFGCTRL_X0Y16                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     2.574 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                                       net (fo=13, routed)          1.302     3.876    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
                  SLICE_X66Y97         FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[4]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X66Y97         FDRE (Prop_fdre_C_Q)         0.393     4.269 r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[4]/Q
                                       net (fo=1, routed)           1.766     6.035    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i[4]
    Routing       PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[4]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth0_rgmii_rxclk rise edge)
                                                                    8.000     8.000 r  
                  U18                                               0.000     8.000 r  ETH0_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     8.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
                  U18                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.701     8.701 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           1.509    10.210    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFGCTRL_X0Y16                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.282 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                                       net (fo=13, routed)          1.344    11.626    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
                  PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                                       clock pessimism              0.303    11.928    
                                       clock uncertainty           -0.035    11.893    
                  PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXD[4])
                                                                   -1.009    10.884    snkrddl_blk_0_i/processing_system7_0/inst/PS7_i
  ---------------------------------------------------------------------------------
                                       required time                         10.884    
                                       arrival time                          -6.035    
  ---------------------------------------------------------------------------------
                                       slack                                  4.849    

Slack (MET) :             4.851ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[5]
                            (rising edge-triggered cell PS7 clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_rgmii_rxclk rise@8.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 0.393ns (18.226%)  route 1.763ns (81.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 11.626 - 8.000 ) 
    Source Clock Delay      (SCD):    3.876ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth0_rgmii_rxclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
                  U18                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.832     0.832 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           1.663     2.495    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFGCTRL_X0Y16                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     2.574 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                                       net (fo=13, routed)          1.302     3.876    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
                  SLICE_X66Y97         FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X66Y97         FDRE (Prop_fdre_C_Q)         0.393     4.269 r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]/Q
                                       net (fo=1, routed)           1.763     6.033    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i[5]
    Routing       PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[5]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth0_rgmii_rxclk rise edge)
                                                                    8.000     8.000 r  
                  U18                                               0.000     8.000 r  ETH0_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     8.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
                  U18                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.701     8.701 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           1.509    10.210    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFGCTRL_X0Y16                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.282 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                                       net (fo=13, routed)          1.344    11.626    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
                  PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                                       clock pessimism              0.303    11.928    
                                       clock uncertainty           -0.035    11.893    
                  PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXD[5])
                                                                   -1.009    10.884    snkrddl_blk_0_i/processing_system7_0/inst/PS7_i
  ---------------------------------------------------------------------------------
                                       required time                         10.884    
                                       arrival time                          -6.033    
  ---------------------------------------------------------------------------------
                                       slack                                  4.851    

Slack (MET) :             4.889ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[1]
                            (rising edge-triggered cell PS7 clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_rgmii_rxclk rise@8.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        2.118ns  (logic 0.393ns (18.556%)  route 1.725ns (81.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 11.626 - 8.000 ) 
    Source Clock Delay      (SCD):    3.876ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth0_rgmii_rxclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
                  U18                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.832     0.832 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           1.663     2.495    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFGCTRL_X0Y16                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     2.574 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                                       net (fo=13, routed)          1.302     3.876    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
                  SLICE_X66Y97         FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X66Y97         FDRE (Prop_fdre_C_Q)         0.393     4.269 r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/Q
                                       net (fo=1, routed)           1.725     5.994    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i[1]
    Routing       PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[1]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth0_rgmii_rxclk rise edge)
                                                                    8.000     8.000 r  
                  U18                                               0.000     8.000 r  ETH0_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     8.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
                  U18                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.701     8.701 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           1.509    10.210    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFGCTRL_X0Y16                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.282 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                                       net (fo=13, routed)          1.344    11.626    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
                  PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                                       clock pessimism              0.303    11.928    
                                       clock uncertainty           -0.035    11.893    
                  PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXD[1])
                                                                   -1.009    10.884    snkrddl_blk_0_i/processing_system7_0/inst/PS7_i
  ---------------------------------------------------------------------------------
                                       required time                         10.884    
                                       arrival time                          -5.994    
  ---------------------------------------------------------------------------------
                                       slack                                  4.889    

Slack (MET) :             4.894ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[3]
                            (rising edge-triggered cell PS7 clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_rgmii_rxclk rise@8.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        2.113ns  (logic 0.393ns (18.599%)  route 1.720ns (81.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 11.626 - 8.000 ) 
    Source Clock Delay      (SCD):    3.876ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth0_rgmii_rxclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
                  U18                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.832     0.832 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           1.663     2.495    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFGCTRL_X0Y16                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     2.574 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                                       net (fo=13, routed)          1.302     3.876    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
                  SLICE_X66Y97         FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X66Y97         FDRE (Prop_fdre_C_Q)         0.393     4.269 r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]/Q
                                       net (fo=1, routed)           1.720     5.989    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i[3]
    Routing       PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[3]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth0_rgmii_rxclk rise edge)
                                                                    8.000     8.000 r  
                  U18                                               0.000     8.000 r  ETH0_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     8.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
                  U18                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.701     8.701 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           1.509    10.210    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFGCTRL_X0Y16                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.282 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                                       net (fo=13, routed)          1.344    11.626    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
                  PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                                       clock pessimism              0.303    11.928    
                                       clock uncertainty           -0.035    11.893    
                  PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXD[3])
                                                                   -1.009    10.884    snkrddl_blk_0_i/processing_system7_0/inst/PS7_i
  ---------------------------------------------------------------------------------
                                       required time                         10.884    
                                       arrival time                          -5.989    
  ---------------------------------------------------------------------------------
                                       slack                                  4.894    

Slack (MET) :             4.894ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[6]
                            (rising edge-triggered cell PS7 clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_rgmii_rxclk rise@8.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.970ns  (logic 0.393ns (19.950%)  route 1.577ns (80.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 11.626 - 8.000 ) 
    Source Clock Delay      (SCD):    4.034ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth0_rgmii_rxclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
                  U18                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.832     0.832 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           1.663     2.495    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFGCTRL_X0Y16                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     2.574 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                                       net (fo=13, routed)          1.460     4.034    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
                  SLICE_X66Y105        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[6]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X66Y105        FDRE (Prop_fdre_C_Q)         0.393     4.427 r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[6]/Q
                                       net (fo=1, routed)           1.577     6.004    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i[6]
    Routing       PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[6]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth0_rgmii_rxclk rise edge)
                                                                    8.000     8.000 r  
                  U18                                               0.000     8.000 r  ETH0_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     8.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
                  U18                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.701     8.701 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           1.509    10.210    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFGCTRL_X0Y16                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.282 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                                       net (fo=13, routed)          1.344    11.626    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
                  PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                                       clock pessimism              0.318    11.943    
                                       clock uncertainty           -0.035    11.908    
                  PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXD[6])
                                                                   -1.009    10.899    snkrddl_blk_0_i/processing_system7_0/inst/PS7_i
  ---------------------------------------------------------------------------------
                                       required time                         10.899    
                                       arrival time                          -6.004    
  ---------------------------------------------------------------------------------
                                       slack                                  4.894    

Slack (MET) :             4.909ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[2]
                            (rising edge-triggered cell PS7 clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_rgmii_rxclk rise@8.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.955ns  (logic 0.341ns (17.443%)  route 1.614ns (82.557%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 11.626 - 8.000 ) 
    Source Clock Delay      (SCD):    4.034ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth0_rgmii_rxclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
                  U18                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.832     0.832 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           1.663     2.495    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFGCTRL_X0Y16                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     2.574 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                                       net (fo=13, routed)          1.460     4.034    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
                  SLICE_X64Y101        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X64Y101        FDRE (Prop_fdre_C_Q)         0.341     4.375 r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/Q
                                       net (fo=1, routed)           1.614     5.989    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i[2]
    Routing       PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[2]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth0_rgmii_rxclk rise edge)
                                                                    8.000     8.000 r  
                  U18                                               0.000     8.000 r  ETH0_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     8.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
                  U18                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.701     8.701 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           1.509    10.210    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFGCTRL_X0Y16                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.282 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                                       net (fo=13, routed)          1.344    11.626    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
                  PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                                       clock pessimism              0.318    11.943    
                                       clock uncertainty           -0.035    11.908    
                  PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXD[2])
                                                                   -1.009    10.899    snkrddl_blk_0_i/processing_system7_0/inst/PS7_i
  ---------------------------------------------------------------------------------
                                       required time                         10.899    
                                       arrival time                          -5.989    
  ---------------------------------------------------------------------------------
                                       slack                                  4.909    

Slack (MET) :             4.940ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[7]
                            (rising edge-triggered cell PS7 clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_rgmii_rxclk rise@8.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.925ns  (logic 0.341ns (17.717%)  route 1.584ns (82.283%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 11.626 - 8.000 ) 
    Source Clock Delay      (SCD):    4.034ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth0_rgmii_rxclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
                  U18                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.832     0.832 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           1.663     2.495    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFGCTRL_X0Y16                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     2.574 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                                       net (fo=13, routed)          1.460     4.034    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
                  SLICE_X64Y101        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[7]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X64Y101        FDRE (Prop_fdre_C_Q)         0.341     4.375 r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[7]/Q
                                       net (fo=1, routed)           1.584     5.959    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i[7]
    Routing       PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[7]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth0_rgmii_rxclk rise edge)
                                                                    8.000     8.000 r  
                  U18                                               0.000     8.000 r  ETH0_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     8.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
                  U18                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.701     8.701 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           1.509    10.210    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFGCTRL_X0Y16                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.282 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                                       net (fo=13, routed)          1.344    11.626    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
                  PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                                       clock pessimism              0.318    11.943    
                                       clock uncertainty           -0.035    11.908    
                  PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXD[7])
                                                                   -1.009    10.899    snkrddl_blk_0_i/processing_system7_0/inst/PS7_i
  ---------------------------------------------------------------------------------
                                       required time                         10.899    
                                       arrival time                          -5.959    
  ---------------------------------------------------------------------------------
                                       slack                                  4.940    

Slack (MET) :             5.039ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_DV_i_reg/C
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXDV
                            (rising edge-triggered cell PS7 clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_rgmii_rxclk rise@8.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.933ns  (logic 0.393ns (20.329%)  route 1.540ns (79.671%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 11.626 - 8.000 ) 
    Source Clock Delay      (SCD):    4.034ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth0_rgmii_rxclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
                  U18                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.832     0.832 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           1.663     2.495    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFGCTRL_X0Y16                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     2.574 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                                       net (fo=13, routed)          1.460     4.034    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
                  SLICE_X66Y105        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_DV_i_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X66Y105        FDRE (Prop_fdre_C_Q)         0.393     4.427 r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_DV_i_reg/Q
                                       net (fo=1, routed)           1.540     5.968    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_DV_i
    Routing       PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXDV
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth0_rgmii_rxclk rise edge)
                                                                    8.000     8.000 r  
                  U18                                               0.000     8.000 r  ETH0_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     8.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
                  U18                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.701     8.701 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           1.509    10.210    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFGCTRL_X0Y16                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.282 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                                       net (fo=13, routed)          1.344    11.626    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
                  PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                                       clock pessimism              0.318    11.943    
                                       clock uncertainty           -0.035    11.908    
                  PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXDV)
                                                                   -0.901    11.007    snkrddl_blk_0_i/processing_system7_0/inst/PS7_i
  ---------------------------------------------------------------------------------
                                       required time                         11.007    
                                       arrival time                          -5.968    
  ---------------------------------------------------------------------------------
                                       slack                                  5.039    

Slack (MET) :             5.064ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[0]
                            (rising edge-triggered cell PS7 clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_rgmii_rxclk rise@8.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.943ns  (logic 0.341ns (17.547%)  route 1.602ns (82.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 11.626 - 8.000 ) 
    Source Clock Delay      (SCD):    3.876ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth0_rgmii_rxclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
                  U18                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.832     0.832 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           1.663     2.495    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFGCTRL_X0Y16                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     2.574 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                                       net (fo=13, routed)          1.302     3.876    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
                  SLICE_X67Y97         FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X67Y97         FDRE (Prop_fdre_C_Q)         0.341     4.217 r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/Q
                                       net (fo=1, routed)           1.602     5.820    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i[0]
    Routing       PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[0]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth0_rgmii_rxclk rise edge)
                                                                    8.000     8.000 r  
                  U18                                               0.000     8.000 r  ETH0_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     8.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
                  U18                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.701     8.701 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           1.509    10.210    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFGCTRL_X0Y16                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.282 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                                       net (fo=13, routed)          1.344    11.626    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
                  PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                                       clock pessimism              0.303    11.928    
                                       clock uncertainty           -0.035    11.893    
                  PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXD[0])
                                                                   -1.009    10.884    snkrddl_blk_0_i/processing_system7_0/inst/PS7_i
  ---------------------------------------------------------------------------------
                                       required time                         10.884    
                                       arrival time                          -5.820    
  ---------------------------------------------------------------------------------
                                       slack                                  5.064    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/D
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth0_rgmii_rxclk rise@0.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.995ns  (logic 0.363ns (18.196%)  route 1.632ns (81.804%))
  Logic Levels:           0  
  Clock Path Skew:        1.680ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.091ns
    Source Clock Delay      (SCD):    2.280ns
    Clock Pessimism Removal (CPR):    0.131ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth0_rgmii_rxclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
                  U18                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.701     0.701 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           0.324     1.025    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFIO_X1Y6                                                        r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/I
                  BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.076     2.101 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                                       net (fo=5, routed)           0.179     2.280    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
                  ILOGIC_X1Y75         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       ILOGIC_X1Y75         IDDR (Prop_iddr_C_Q1)        0.363     2.643 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/Q1
                                       net (fo=3, routed)           1.632     4.275    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in_0
    Routing       SLICE_X102Y104       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth0_rgmii_rxclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
                  U18                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.832     0.832 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           1.663     2.495    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFGCTRL_X0Y16                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     2.574 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                                       net (fo=13, routed)          1.517     4.091    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk_0
                  SLICE_X102Y104       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C
                                       clock pessimism             -0.131     3.960    
                  SLICE_X102Y104       FDRE (Hold_fdre_C_D)         0.140     4.100    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg
  ---------------------------------------------------------------------------------
                                       required time                         -4.100    
                                       arrival time                           4.275    
  ---------------------------------------------------------------------------------
                                       slack                                  0.174    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth0_rgmii_rxclk rise@0.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.945ns  (logic 0.363ns (18.668%)  route 1.582ns (81.332%))
  Logic Levels:           0  
  Clock Path Skew:        1.609ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.034ns
    Source Clock Delay      (SCD):    2.294ns
    Clock Pessimism Removal (CPR):    0.131ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth0_rgmii_rxclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
                  U18                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.701     0.701 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           0.324     1.025    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFIO_X1Y6                                                        r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/I
                  BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.076     2.101 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                                       net (fo=5, routed)           0.192     2.294    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
                  ILOGIC_X1Y86         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       ILOGIC_X1Y86         IDDR (Prop_iddr_C_Q1)        0.363     2.657 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/Q1
                                       net (fo=1, routed)           1.582     4.238    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD[2]
    Routing       SLICE_X64Y101        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth0_rgmii_rxclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
                  U18                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.832     0.832 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           1.663     2.495    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFGCTRL_X0Y16                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     2.574 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                                       net (fo=13, routed)          1.460     4.034    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
                  SLICE_X64Y101        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/C
                                       clock pessimism             -0.131     3.903    
                  SLICE_X64Y101        FDRE (Hold_fdre_C_D)         0.100     4.003    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                         -4.003    
                                       arrival time                           4.238    
  ---------------------------------------------------------------------------------
                                       slack                                  0.235    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth0_rgmii_rxclk rise@0.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.358ns (17.877%)  route 1.645ns (82.123%))
  Logic Levels:           0  
  Clock Path Skew:        1.609ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.034ns
    Source Clock Delay      (SCD):    2.294ns
    Clock Pessimism Removal (CPR):    0.131ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth0_rgmii_rxclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
                  U18                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.701     0.701 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           0.324     1.025    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFIO_X1Y6                                                        r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/I
                  BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.076     2.101 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                                       net (fo=5, routed)           0.192     2.294    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
                  ILOGIC_X1Y86         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       ILOGIC_X1Y86         IDDR (Prop_iddr_C_Q2)        0.358     2.652 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/Q2
                                       net (fo=1, routed)           1.645     4.296    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD[6]
    Routing       SLICE_X66Y105        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[6]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth0_rgmii_rxclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
                  U18                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.832     0.832 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           1.663     2.495    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFGCTRL_X0Y16                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     2.574 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                                       net (fo=13, routed)          1.460     4.034    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
                  SLICE_X66Y105        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[6]/C
                                       clock pessimism             -0.131     3.903    
                  SLICE_X66Y105        FDRE (Hold_fdre_C_D)         0.140     4.043    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[6]
  ---------------------------------------------------------------------------------
                                       required time                         -4.043    
                                       arrival time                           4.296    
  ---------------------------------------------------------------------------------
                                       slack                                  0.253    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth0_rgmii_rxclk rise@0.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 0.358ns (17.193%)  route 1.724ns (82.807%))
  Logic Levels:           0  
  Clock Path Skew:        1.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.876ns
    Source Clock Delay      (SCD):    2.286ns
    Clock Pessimism Removal (CPR):    0.131ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth0_rgmii_rxclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
                  U18                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.701     0.701 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           0.324     1.025    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFIO_X1Y6                                                        r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/I
                  BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.076     2.101 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                                       net (fo=5, routed)           0.184     2.286    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
                  ILOGIC_X1Y79         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       ILOGIC_X1Y79         IDDR (Prop_iddr_C_Q2)        0.358     2.644 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/Q2
                                       net (fo=1, routed)           1.724     4.368    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD[5]
    Routing       SLICE_X66Y97         FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth0_rgmii_rxclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
                  U18                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.832     0.832 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           1.663     2.495    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFGCTRL_X0Y16                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     2.574 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                                       net (fo=13, routed)          1.302     3.876    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
                  SLICE_X66Y97         FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]/C
                                       clock pessimism             -0.131     3.745    
                  SLICE_X66Y97         FDRE (Hold_fdre_C_D)         0.143     3.888    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]
  ---------------------------------------------------------------------------------
                                       required time                         -3.888    
                                       arrival time                           4.368    
  ---------------------------------------------------------------------------------
                                       slack                                  0.480    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_rgmii_rxclk rise@0.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.471ns  (logic 0.179ns (12.169%)  route 1.292ns (87.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.189ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth0_rgmii_rxclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
                  U18                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           0.179     0.391    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFIO_X1Y6                                                        r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/I
                  BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.483     0.874 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                                       net (fo=5, routed)           0.094     0.968    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
                  ILOGIC_X1Y85         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       ILOGIC_X1Y85         IDDR (Prop_iddr_C_Q2)        0.179     1.147 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/Q2
                                       net (fo=1, routed)           1.292     2.439    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD[7]
    Routing       SLICE_X64Y101        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[7]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth0_rgmii_rxclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
                  U18                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           0.731     1.132    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFGCTRL_X0Y16                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.161 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                                       net (fo=13, routed)          0.935     2.096    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
                  SLICE_X64Y101        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[7]/C
                                       clock pessimism             -0.189     1.907    
                  SLICE_X64Y101        FDRE (Hold_fdre_C_D)         0.041     1.948    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[7]
  ---------------------------------------------------------------------------------
                                       required time                         -1.948    
                                       arrival time                           2.439    
  ---------------------------------------------------------------------------------
                                       slack                                  0.491    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_rgmii_rxclk rise@0.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.438ns  (logic 0.179ns (12.445%)  route 1.259ns (87.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    0.189ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth0_rgmii_rxclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
                  U18                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           0.179     0.391    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFIO_X1Y6                                                        r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/I
                  BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.483     0.874 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                                       net (fo=5, routed)           0.089     0.963    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
                  ILOGIC_X1Y80         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       ILOGIC_X1Y80         IDDR (Prop_iddr_C_Q2)        0.179     1.142 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/Q2
                                       net (fo=1, routed)           1.259     2.401    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD[4]
    Routing       SLICE_X66Y97         FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[4]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth0_rgmii_rxclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
                  U18                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           0.731     1.132    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFGCTRL_X0Y16                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.161 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                                       net (fo=13, routed)          0.849     2.010    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
                  SLICE_X66Y97         FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[4]/C
                                       clock pessimism             -0.189     1.821    
                  SLICE_X66Y97         FDRE (Hold_fdre_C_D)         0.038     1.859    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[4]
  ---------------------------------------------------------------------------------
                                       required time                         -1.859    
                                       arrival time                           2.401    
  ---------------------------------------------------------------------------------
                                       slack                                  0.542    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_rgmii_rxclk rise@0.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.423ns  (logic 0.180ns (12.651%)  route 1.243ns (87.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.189ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth0_rgmii_rxclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
                  U18                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           0.179     0.391    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFIO_X1Y6                                                        r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/I
                  BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.483     0.874 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                                       net (fo=5, routed)           0.094     0.968    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
                  ILOGIC_X1Y85         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       ILOGIC_X1Y85         IDDR (Prop_iddr_C_Q1)        0.180     1.148 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/Q1
                                       net (fo=1, routed)           1.243     2.391    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD[3]
    Routing       SLICE_X66Y97         FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth0_rgmii_rxclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
                  U18                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           0.731     1.132    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFGCTRL_X0Y16                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.161 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                                       net (fo=13, routed)          0.849     2.010    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
                  SLICE_X66Y97         FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]/C
                                       clock pessimism             -0.189     1.821    
                  SLICE_X66Y97         FDRE (Hold_fdre_C_D)         0.027     1.848    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                         -1.848    
                                       arrival time                           2.391    
  ---------------------------------------------------------------------------------
                                       slack                                  0.543    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_rgmii_rxclk rise@0.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.447ns  (logic 0.180ns (12.441%)  route 1.267ns (87.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    0.189ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth0_rgmii_rxclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
                  U18                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           0.179     0.391    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFIO_X1Y6                                                        r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/I
                  BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.483     0.874 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                                       net (fo=5, routed)           0.089     0.963    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
                  ILOGIC_X1Y80         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       ILOGIC_X1Y80         IDDR (Prop_iddr_C_Q1)        0.180     1.143 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/Q1
                                       net (fo=1, routed)           1.267     2.410    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD[0]
    Routing       SLICE_X67Y97         FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth0_rgmii_rxclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
                  U18                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           0.731     1.132    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFGCTRL_X0Y16                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.161 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                                       net (fo=13, routed)          0.849     2.010    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
                  SLICE_X67Y97         FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/C
                                       clock pessimism             -0.189     1.821    
                  SLICE_X67Y97         FDRE (Hold_fdre_C_D)         0.045     1.866    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         -1.866    
                                       arrival time                           2.410    
  ---------------------------------------------------------------------------------
                                       slack                                  0.544    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/D
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_rgmii_rxclk rise@0.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.712ns  (logic 0.250ns (14.604%)  route 1.462ns (85.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    0.189ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth0_rgmii_rxclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
                  U18                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           0.179     0.391    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFIO_X1Y6                                                        r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/I
                  BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.483     0.874 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                                       net (fo=5, routed)           0.084     0.958    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
                  ILOGIC_X1Y75         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       ILOGIC_X1Y75         IDDR (Prop_iddr_C_Q1)        0.180     1.138 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/Q1
                                       net (fo=3, routed)           1.012     2.150    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in_0
    Routing       SLICE_X101Y100                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_INST_0/I1
    Routing       SLICE_X101Y100       LUT2 (Prop_lut2_I1_O)        0.070     2.220 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_INST_0/O
                                       net (fo=2, routed)           0.450     2.670    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er
    Routing       SLICE_X99Y106        FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth0_rgmii_rxclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
                  U18                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           0.731     1.132    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFGCTRL_X0Y16                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.161 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                                       net (fo=13, routed)          0.964     2.125    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk_0
                  SLICE_X99Y106        FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/C
                                       clock pessimism             -0.189     1.936    
                  SLICE_X99Y106        FDRE (Hold_fdre_C_D)         0.070     2.006    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg
  ---------------------------------------------------------------------------------
                                       required time                         -2.006    
                                       arrival time                           2.670    
  ---------------------------------------------------------------------------------
                                       slack                                  0.664    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_ER_i_reg/C
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXER
                            (rising edge-triggered cell PS7 clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_rgmii_rxclk rise@0.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.164ns (16.433%)  route 0.834ns (83.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.143ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.258ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth0_rgmii_rxclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
                  U18                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           0.674     0.886    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFGCTRL_X0Y16                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                                       net (fo=13, routed)          0.658     1.570    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
                  SLICE_X58Y107        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_ER_i_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X58Y107        FDRE (Prop_fdre_C_Q)         0.164     1.734 r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_ER_i_reg/Q
                                       net (fo=1, routed)           0.834     2.568    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_ER_i
    Routing       PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXER
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth0_rgmii_rxclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
                  U18                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           0.731     1.132    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFGCTRL_X0Y16                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.161 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                                       net (fo=13, routed)          0.982     2.143    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
                  PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                                       clock pessimism             -0.258     1.886    
                  PS7_X0Y0             PS7 (Hold_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXER)
                                                                    0.000     1.886    snkrddl_blk_0_i/processing_system7_0/inst/PS7_i
  ---------------------------------------------------------------------------------
                                       required time                         -1.886    
                                       arrival time                           2.568    
  ---------------------------------------------------------------------------------
                                       slack                                  0.682    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth0_rgmii_rxclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ETH0_RGMII_rxc }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         8.000       6.408      BUFGCTRL_X0Y16  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/I
Min Period        n/a     BUFIO/I  n/a            1.470         8.000       6.530      BUFIO_X1Y6      snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/I
Min Period        n/a     IDDR/C   n/a            1.263         8.000       6.737      ILOGIC_X1Y75    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
Min Period        n/a     IDDR/C   n/a            1.263         8.000       6.737      ILOGIC_X1Y80    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C   n/a            1.263         8.000       6.737      ILOGIC_X1Y79    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C   n/a            1.263         8.000       6.737      ILOGIC_X1Y86    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C   n/a            1.263         8.000       6.737      ILOGIC_X1Y85    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X102Y104  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X99Y106   snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X67Y97    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y104  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y104  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X99Y106   snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X99Y106   snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X67Y97    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X67Y97    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y97    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y97    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X64Y101   snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X64Y101   snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y104  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y104  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X99Y106   snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X99Y106   snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X67Y97    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X67Y97    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y97    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y97    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X64Y101   snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X64Y101   snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  eth1_clk125
  To Clock:  eth1_clk125

Setup :            0  Failing Endpoints,  Worst Slack        4.745ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.745ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/D2
                            (rising edge-triggered cell ODDR clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_clk125 rise@8.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        2.164ns  (logic 0.494ns (22.832%)  route 1.670ns (77.168%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.767ns = ( 11.767 - 8.000 ) 
    Source Clock Delay      (SCD):    4.333ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth1_clk125 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                                       net (fo=0)                   0.000     0.000    ETH1_CLK125
                  K17                                                               r  ETH1_CLK125_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.809     0.809 r  ETH1_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.930     2.739    ETH1_CLK125_IBUF
                  BUFGCTRL_X0Y20                                                    r  ETH1_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.079     2.818 r  ETH1_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.515     4.333    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
                  SLICE_X96Y107        FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[7]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X96Y107        FDRE (Prop_fdre_C_Q)         0.393     4.726 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[7]/Q
                                       net (fo=1, routed)           0.716     5.442    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg_n_0_[7]
    Routing       SLICE_X99Y104                                                     r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out_i_1/I0
    Routing       SLICE_X99Y104        LUT3 (Prop_lut3_I0_O)        0.101     5.543 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out_i_1/O
                                       net (fo=1, routed)           0.953     6.497    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/D2
    Routing       OLOGIC_X1Y98         ODDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/D2
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth1_clk125 rise edge)
                                                                    8.000     8.000 r  
                  K17                                               0.000     8.000 r  ETH1_CLK125 (IN)
                                       net (fo=0)                   0.000     8.000    ETH1_CLK125
                  K17                                                               r  ETH1_CLK125_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.678     8.678 r  ETH1_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.751    10.429    ETH1_CLK125_IBUF
                  BUFGCTRL_X0Y20                                                    r  ETH1_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    10.501 r  ETH1_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.266    11.767    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
                  OLOGIC_X1Y98         ODDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
                                       clock pessimism              0.327    12.094    
                                       clock uncertainty           -0.035    12.058    
                  OLOGIC_X1Y98         ODDR (Setup_oddr_C_D2)      -0.817    11.241    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out
  ---------------------------------------------------------------------------------
                                       required time                         11.241    
                                       arrival time                          -6.497    
  ---------------------------------------------------------------------------------
                                       slack                                  4.745    

Slack (MET) :             4.746ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/D2
                            (rising edge-triggered cell ODDR clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_clk125 rise@8.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        2.308ns  (logic 0.525ns (22.746%)  route 1.783ns (77.254%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.764ns = ( 11.764 - 8.000 ) 
    Source Clock Delay      (SCD):    4.334ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth1_clk125 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                                       net (fo=0)                   0.000     0.000    ETH1_CLK125
                  K17                                                               r  ETH1_CLK125_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.809     0.809 r  ETH1_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.930     2.739    ETH1_CLK125_IBUF
                  BUFGCTRL_X0Y20                                                    r  ETH1_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.079     2.818 r  ETH1_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.516     4.334    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
                  SLICE_X99Y104        FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[4]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X99Y104        FDRE (Prop_fdre_C_Q)         0.313     4.647 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[4]/Q
                                       net (fo=1, routed)           0.722     5.368    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg_n_0_[4]
    Routing       SLICE_X99Y104                                                     r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out_i_1/I0
    Routing       SLICE_X99Y104        LUT3 (Prop_lut3_I0_O)        0.212     5.580 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out_i_1/O
                                       net (fo=1, routed)           1.062     6.642    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out_i_1_n_0
    Routing       OLOGIC_X1Y87         ODDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/D2
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth1_clk125 rise edge)
                                                                    8.000     8.000 r  
                  K17                                               0.000     8.000 r  ETH1_CLK125 (IN)
                                       net (fo=0)                   0.000     8.000    ETH1_CLK125
                  K17                                                               r  ETH1_CLK125_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.678     8.678 r  ETH1_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.751    10.429    ETH1_CLK125_IBUF
                  BUFGCTRL_X0Y20                                                    r  ETH1_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    10.501 r  ETH1_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.263    11.764    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
                  OLOGIC_X1Y87         ODDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
                                       clock pessimism              0.327    12.091    
                                       clock uncertainty           -0.035    12.055    
                  OLOGIC_X1Y87         ODDR (Setup_oddr_C_D2)      -0.667    11.388    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out
  ---------------------------------------------------------------------------------
                                       required time                         11.388    
                                       arrival time                          -6.642    
  ---------------------------------------------------------------------------------
                                       slack                                  4.746    

Slack (MET) :             4.810ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/D2
                            (rising edge-triggered cell ODDR clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_clk125 rise@8.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        2.102ns  (logic 0.438ns (20.834%)  route 1.664ns (79.166%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.764ns = ( 11.764 - 8.000 ) 
    Source Clock Delay      (SCD):    4.334ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth1_clk125 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                                       net (fo=0)                   0.000     0.000    ETH1_CLK125
                  K17                                                               r  ETH1_CLK125_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.809     0.809 r  ETH1_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.930     2.739    ETH1_CLK125_IBUF
                  BUFGCTRL_X0Y20                                                    r  ETH1_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.079     2.818 r  ETH1_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.516     4.334    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
                  SLICE_X99Y104        FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X99Y104        FDRE (Prop_fdre_C_Q)         0.341     4.675 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[1]/Q
                                       net (fo=2, routed)           0.499     5.174    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg_n_0_[1]
    Routing       SLICE_X99Y104                                                     r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out_i_1/I2
    Routing       SLICE_X99Y104        LUT3 (Prop_lut3_I2_O)        0.097     5.271 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out_i_1/O
                                       net (fo=1, routed)           1.165     6.436    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out_i_1_n_0
    Routing       OLOGIC_X1Y88         ODDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/D2
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth1_clk125 rise edge)
                                                                    8.000     8.000 r  
                  K17                                               0.000     8.000 r  ETH1_CLK125 (IN)
                                       net (fo=0)                   0.000     8.000    ETH1_CLK125
                  K17                                                               r  ETH1_CLK125_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.678     8.678 r  ETH1_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.751    10.429    ETH1_CLK125_IBUF
                  BUFGCTRL_X0Y20                                                    r  ETH1_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    10.501 r  ETH1_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.263    11.764    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
                  OLOGIC_X1Y88         ODDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
                                       clock pessimism              0.327    12.091    
                                       clock uncertainty           -0.035    12.055    
                  OLOGIC_X1Y88         ODDR (Setup_oddr_C_D2)      -0.809    11.246    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out
  ---------------------------------------------------------------------------------
                                       required time                         11.246    
                                       arrival time                          -6.436    
  ---------------------------------------------------------------------------------
                                       slack                                  4.810    

Slack (MET) :             4.908ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/D2
                            (rising edge-triggered cell ODDR clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_clk125 rise@8.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        2.150ns  (logic 0.490ns (22.788%)  route 1.660ns (77.212%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.767ns = ( 11.767 - 8.000 ) 
    Source Clock Delay      (SCD):    4.333ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth1_clk125 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                                       net (fo=0)                   0.000     0.000    ETH1_CLK125
                  K17                                                               r  ETH1_CLK125_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.809     0.809 r  ETH1_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.930     2.739    ETH1_CLK125_IBUF
                  BUFGCTRL_X0Y20                                                    r  ETH1_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.079     2.818 r  ETH1_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.515     4.333    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
                  SLICE_X96Y107        FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[6]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X96Y107        FDRE (Prop_fdre_C_Q)         0.393     4.726 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[6]/Q
                                       net (fo=1, routed)           0.800     5.526    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg_n_0_[6]
    Routing       SLICE_X99Y104                                                     r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out_i_1/I0
    Routing       SLICE_X99Y104        LUT3 (Prop_lut3_I0_O)        0.097     5.623 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out_i_1/O
                                       net (fo=1, routed)           0.860     6.483    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out_i_1_n_0
    Routing       OLOGIC_X1Y97         ODDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/D2
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth1_clk125 rise edge)
                                                                    8.000     8.000 r  
                  K17                                               0.000     8.000 r  ETH1_CLK125 (IN)
                                       net (fo=0)                   0.000     8.000    ETH1_CLK125
                  K17                                                               r  ETH1_CLK125_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.678     8.678 r  ETH1_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.751    10.429    ETH1_CLK125_IBUF
                  BUFGCTRL_X0Y20                                                    r  ETH1_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    10.501 r  ETH1_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.266    11.767    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
                  OLOGIC_X1Y97         ODDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
                                       clock pessimism              0.327    12.094    
                                       clock uncertainty           -0.035    12.058    
                  OLOGIC_X1Y97         ODDR (Setup_oddr_C_D2)      -0.667    11.391    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out
  ---------------------------------------------------------------------------------
                                       required time                         11.391    
                                       arrival time                          -6.483    
  ---------------------------------------------------------------------------------
                                       slack                                  4.908    

Slack (MET) :             4.951ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_clk125 rise@8.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        2.819ns  (logic 1.381ns (48.989%)  route 1.438ns (51.011%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.795ns = ( 11.795 - 8.000 ) 
    Source Clock Delay      (SCD):    4.311ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth1_clk125 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                                       net (fo=0)                   0.000     0.000    ETH1_CLK125
                  K17                                                               r  ETH1_CLK125_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.809     0.809 r  ETH1_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.930     2.739    ETH1_CLK125_IBUF
                  BUFGCTRL_X0Y20                                                    r  ETH1_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.079     2.818 r  ETH1_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.493     4.311    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
                  PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PS7_X0Y0             PS7 (Prop_ps7_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[7])
                                                                    1.381     5.692 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXD[7]
                                       net (fo=1, routed)           1.438     7.130    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TXD_i[7]
    Routing       SLICE_X54Y113        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[7]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth1_clk125 rise edge)
                                                                    8.000     8.000 r  
                  K17                                               0.000     8.000 r  ETH1_CLK125 (IN)
                                       net (fo=0)                   0.000     8.000    ETH1_CLK125
                  K17                                                               r  ETH1_CLK125_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.678     8.678 r  ETH1_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.751    10.429    ETH1_CLK125_IBUF
                  BUFGCTRL_X0Y20                                                    r  ETH1_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    10.501 r  ETH1_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.294    11.795    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
                  SLICE_X54Y113        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[7]/C
                                       clock pessimism              0.342    12.137    
                                       clock uncertainty           -0.035    12.102    
                  SLICE_X54Y113        FDRE (Setup_fdre_C_D)       -0.021    12.081    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[7]
  ---------------------------------------------------------------------------------
                                       required time                         12.081    
                                       arrival time                          -7.130    
  ---------------------------------------------------------------------------------
                                       slack                                  4.951    

Slack (MET) :             4.958ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_clk125 rise@8.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        2.786ns  (logic 1.381ns (49.571%)  route 1.405ns (50.429%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.797ns = ( 11.797 - 8.000 ) 
    Source Clock Delay      (SCD):    4.311ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth1_clk125 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                                       net (fo=0)                   0.000     0.000    ETH1_CLK125
                  K17                                                               r  ETH1_CLK125_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.809     0.809 r  ETH1_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.930     2.739    ETH1_CLK125_IBUF
                  BUFGCTRL_X0Y20                                                    r  ETH1_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.079     2.818 r  ETH1_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.493     4.311    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
                  PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PS7_X0Y0             PS7 (Prop_ps7_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[5])
                                                                    1.381     5.692 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXD[5]
                                       net (fo=1, routed)           1.405     7.097    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TXD_i[5]
    Routing       SLICE_X56Y111        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[5]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth1_clk125 rise edge)
                                                                    8.000     8.000 r  
                  K17                                               0.000     8.000 r  ETH1_CLK125 (IN)
                                       net (fo=0)                   0.000     8.000    ETH1_CLK125
                  K17                                                               r  ETH1_CLK125_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.678     8.678 r  ETH1_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.751    10.429    ETH1_CLK125_IBUF
                  BUFGCTRL_X0Y20                                                    r  ETH1_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    10.501 r  ETH1_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.296    11.797    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
                  SLICE_X56Y111        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[5]/C
                                       clock pessimism              0.342    12.139    
                                       clock uncertainty           -0.035    12.104    
                  SLICE_X56Y111        FDRE (Setup_fdre_C_D)       -0.049    12.055    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[5]
  ---------------------------------------------------------------------------------
                                       required time                         12.055    
                                       arrival time                          -7.097    
  ---------------------------------------------------------------------------------
                                       slack                                  4.958    

Slack (MET) :             4.962ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_clk125 rise@8.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        2.819ns  (logic 1.381ns (48.989%)  route 1.438ns (51.011%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.795ns = ( 11.795 - 8.000 ) 
    Source Clock Delay      (SCD):    4.311ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth1_clk125 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                                       net (fo=0)                   0.000     0.000    ETH1_CLK125
                  K17                                                               r  ETH1_CLK125_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.809     0.809 r  ETH1_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.930     2.739    ETH1_CLK125_IBUF
                  BUFGCTRL_X0Y20                                                    r  ETH1_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.079     2.818 r  ETH1_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.493     4.311    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
                  PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PS7_X0Y0             PS7 (Prop_ps7_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[6])
                                                                    1.381     5.692 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXD[6]
                                       net (fo=1, routed)           1.438     7.130    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TXD_i[6]
    Routing       SLICE_X54Y113        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[6]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth1_clk125 rise edge)
                                                                    8.000     8.000 r  
                  K17                                               0.000     8.000 r  ETH1_CLK125 (IN)
                                       net (fo=0)                   0.000     8.000    ETH1_CLK125
                  K17                                                               r  ETH1_CLK125_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.678     8.678 r  ETH1_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.751    10.429    ETH1_CLK125_IBUF
                  BUFGCTRL_X0Y20                                                    r  ETH1_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    10.501 r  ETH1_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.294    11.795    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
                  SLICE_X54Y113        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[6]/C
                                       clock pessimism              0.342    12.137    
                                       clock uncertainty           -0.035    12.102    
                  SLICE_X54Y113        FDRE (Setup_fdre_C_D)       -0.010    12.092    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[6]
  ---------------------------------------------------------------------------------
                                       required time                         12.092    
                                       arrival time                          -7.130    
  ---------------------------------------------------------------------------------
                                       slack                                  4.962    

Slack (MET) :             4.966ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_clk125 rise@8.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        2.788ns  (logic 1.381ns (49.534%)  route 1.407ns (50.466%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.797ns = ( 11.797 - 8.000 ) 
    Source Clock Delay      (SCD):    4.311ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth1_clk125 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                                       net (fo=0)                   0.000     0.000    ETH1_CLK125
                  K17                                                               r  ETH1_CLK125_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.809     0.809 r  ETH1_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.930     2.739    ETH1_CLK125_IBUF
                  BUFGCTRL_X0Y20                                                    r  ETH1_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.079     2.818 r  ETH1_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.493     4.311    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
                  PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PS7_X0Y0             PS7 (Prop_ps7_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[1])
                                                                    1.381     5.692 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXD[1]
                                       net (fo=1, routed)           1.407     7.099    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TXD_i[1]
    Routing       SLICE_X56Y111        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[1]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth1_clk125 rise edge)
                                                                    8.000     8.000 r  
                  K17                                               0.000     8.000 r  ETH1_CLK125 (IN)
                                       net (fo=0)                   0.000     8.000    ETH1_CLK125
                  K17                                                               r  ETH1_CLK125_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.678     8.678 r  ETH1_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.751    10.429    ETH1_CLK125_IBUF
                  BUFGCTRL_X0Y20                                                    r  ETH1_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    10.501 r  ETH1_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.296    11.797    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
                  SLICE_X56Y111        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[1]/C
                                       clock pessimism              0.342    12.139    
                                       clock uncertainty           -0.035    12.104    
                  SLICE_X56Y111        FDRE (Setup_fdre_C_D)       -0.039    12.065    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         12.065    
                                       arrival time                          -7.099    
  ---------------------------------------------------------------------------------
                                       slack                                  4.966    

Slack (MET) :             4.974ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_clk125 rise@8.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        2.768ns  (logic 1.381ns (49.893%)  route 1.387ns (50.107%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.795ns = ( 11.795 - 8.000 ) 
    Source Clock Delay      (SCD):    4.311ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth1_clk125 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                                       net (fo=0)                   0.000     0.000    ETH1_CLK125
                  K17                                                               r  ETH1_CLK125_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.809     0.809 r  ETH1_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.930     2.739    ETH1_CLK125_IBUF
                  BUFGCTRL_X0Y20                                                    r  ETH1_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.079     2.818 r  ETH1_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.493     4.311    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
                  PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PS7_X0Y0             PS7 (Prop_ps7_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[2])
                                                                    1.381     5.692 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXD[2]
                                       net (fo=1, routed)           1.387     7.079    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TXD_i[2]
    Routing       SLICE_X55Y113        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[2]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth1_clk125 rise edge)
                                                                    8.000     8.000 r  
                  K17                                               0.000     8.000 r  ETH1_CLK125 (IN)
                                       net (fo=0)                   0.000     8.000    ETH1_CLK125
                  K17                                                               r  ETH1_CLK125_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.678     8.678 r  ETH1_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.751    10.429    ETH1_CLK125_IBUF
                  BUFGCTRL_X0Y20                                                    r  ETH1_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    10.501 r  ETH1_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.294    11.795    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
                  SLICE_X55Y113        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[2]/C
                                       clock pessimism              0.342    12.137    
                                       clock uncertainty           -0.035    12.102    
                  SLICE_X55Y113        FDRE (Setup_fdre_C_D)       -0.049    12.053    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                         12.053    
                                       arrival time                          -7.079    
  ---------------------------------------------------------------------------------
                                       slack                                  4.974    

Slack (MET) :             5.002ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg/C
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/D2
                            (rising edge-triggered cell ODDR clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_clk125 rise@8.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        2.053ns  (logic 0.490ns (23.863%)  route 1.563ns (76.137%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.764ns = ( 11.764 - 8.000 ) 
    Source Clock Delay      (SCD):    4.333ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth1_clk125 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                                       net (fo=0)                   0.000     0.000    ETH1_CLK125
                  K17                                                               r  ETH1_CLK125_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.809     0.809 r  ETH1_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.930     2.739    ETH1_CLK125_IBUF
                  BUFGCTRL_X0Y20                                                    r  ETH1_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.079     2.818 r  ETH1_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.515     4.333    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
                  SLICE_X96Y107        FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X96Y107        FDRE (Prop_fdre_C_Q)         0.393     4.726 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg/Q
                                       net (fo=3, routed)           0.699     5.425    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int
    Routing       SLICE_X103Y101                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out_i_1/I0
    Routing       SLICE_X103Y101       LUT2 (Prop_lut2_I0_O)        0.097     5.522 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out_i_1/O
                                       net (fo=1, routed)           0.864     6.386    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out_i_1_n_0
    Routing       OLOGIC_X1Y90         ODDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/D2
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth1_clk125 rise edge)
                                                                    8.000     8.000 r  
                  K17                                               0.000     8.000 r  ETH1_CLK125 (IN)
                                       net (fo=0)                   0.000     8.000    ETH1_CLK125
                  K17                                                               r  ETH1_CLK125_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.678     8.678 r  ETH1_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.751    10.429    ETH1_CLK125_IBUF
                  BUFGCTRL_X0Y20                                                    r  ETH1_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    10.501 r  ETH1_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.263    11.764    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
                  OLOGIC_X1Y90         ODDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
                                       clock pessimism              0.327    12.091    
                                       clock uncertainty           -0.035    12.055    
                  OLOGIC_X1Y90         ODDR (Setup_oddr_C_D2)      -0.667    11.388    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out
  ---------------------------------------------------------------------------------
                                       required time                         11.388    
                                       arrival time                          -6.386    
  ---------------------------------------------------------------------------------
                                       slack                                  5.002    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth1_clk125 rise@0.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.128ns (71.510%)  route 0.051ns (28.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.277ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.531ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth1_clk125 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                                       net (fo=0)                   0.000     0.000    ETH1_CLK125
                  K17                                                               r  ETH1_CLK125_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  ETH1_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           0.842     1.030    ETH1_CLK125_IBUF
                  BUFGCTRL_X0Y20                                                    r  ETH1_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.056 r  ETH1_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          0.689     1.745    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
                  SLICE_X97Y103        FDPE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X97Y103        FDPE (Prop_fdpe_C_Q)         0.128     1.873 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/Q
                                       net (fo=1, routed)           0.051     1.924    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg1
    Routing       SLICE_X97Y103        FDPE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth1_clk125 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                                       net (fo=0)                   0.000     0.000    ETH1_CLK125
                  K17                                                               r  ETH1_CLK125_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  ETH1_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           0.907     1.285    ETH1_CLK125_IBUF
                  BUFGCTRL_X0Y20                                                    r  ETH1_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.314 r  ETH1_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          0.963     2.277    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
                  SLICE_X97Y103        FDPE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C
                                       clock pessimism             -0.531     1.745    
                  SLICE_X97Y103        FDPE (Hold_fdpe_C_D)        -0.008     1.737    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2
  ---------------------------------------------------------------------------------
                                       required time                         -1.737    
                                       arrival time                           1.924    
  ---------------------------------------------------------------------------------
                                       slack                                  0.187    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C
                            (rising edge-triggered cell FDPE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/D
                            (rising edge-triggered cell FDPE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth1_clk125 rise@0.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.128ns (53.728%)  route 0.110ns (46.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.277ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.515ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth1_clk125 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                                       net (fo=0)                   0.000     0.000    ETH1_CLK125
                  K17                                                               r  ETH1_CLK125_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  ETH1_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           0.842     1.030    ETH1_CLK125_IBUF
                  BUFGCTRL_X0Y20                                                    r  ETH1_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.056 r  ETH1_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          0.689     1.745    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
                  SLICE_X97Y103        FDPE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X97Y103        FDPE (Prop_fdpe_C_Q)         0.128     1.873 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/Q
                                       net (fo=1, routed)           0.110     1.984    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg5
    Routing       SLICE_X97Y104        FDPE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth1_clk125 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                                       net (fo=0)                   0.000     0.000    ETH1_CLK125
                  K17                                                               r  ETH1_CLK125_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  ETH1_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           0.907     1.285    ETH1_CLK125_IBUF
                  BUFGCTRL_X0Y20                                                    r  ETH1_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.314 r  ETH1_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          0.963     2.277    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
                  SLICE_X97Y104        FDPE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                                       clock pessimism             -0.515     1.761    
                  SLICE_X97Y104        FDPE (Hold_fdpe_C_D)         0.022     1.783    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6
  ---------------------------------------------------------------------------------
                                       required time                         -1.783    
                                       arrival time                           1.984    
  ---------------------------------------------------------------------------------
                                       slack                                  0.200    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C
                            (rising edge-triggered cell FDPE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/D
                            (rising edge-triggered cell FDPE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth1_clk125 rise@0.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.103%)  route 0.165ns (53.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.277ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.531ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth1_clk125 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                                       net (fo=0)                   0.000     0.000    ETH1_CLK125
                  K17                                                               r  ETH1_CLK125_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  ETH1_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           0.842     1.030    ETH1_CLK125_IBUF
                  BUFGCTRL_X0Y20                                                    r  ETH1_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.056 r  ETH1_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          0.689     1.745    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
                  SLICE_X97Y103        FDPE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X97Y103        FDPE (Prop_fdpe_C_Q)         0.141     1.886 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/Q
                                       net (fo=1, routed)           0.165     2.051    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg2
    Routing       SLICE_X97Y103        FDPE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth1_clk125 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                                       net (fo=0)                   0.000     0.000    ETH1_CLK125
                  K17                                                               r  ETH1_CLK125_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  ETH1_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           0.907     1.285    ETH1_CLK125_IBUF
                  BUFGCTRL_X0Y20                                                    r  ETH1_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.314 r  ETH1_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          0.963     2.277    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
                  SLICE_X97Y103        FDPE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C
                                       clock pessimism             -0.531     1.745    
                  SLICE_X97Y103        FDPE (Hold_fdpe_C_D)         0.071     1.816    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3
  ---------------------------------------------------------------------------------
                                       required time                         -1.816    
                                       arrival time                           2.051    
  ---------------------------------------------------------------------------------
                                       slack                                  0.235    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_CRS_i_reg/D
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth1_clk125 rise@0.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.212ns (54.109%)  route 0.180ns (45.891%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.515ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth1_clk125 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                                       net (fo=0)                   0.000     0.000    ETH1_CLK125
                  K17                                                               r  ETH1_CLK125_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  ETH1_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           0.842     1.030    ETH1_CLK125_IBUF
                  BUFGCTRL_X0Y20                                                    r  ETH1_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.056 r  ETH1_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          0.689     1.745    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
                  SLICE_X94Y106        FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X94Y106        FDRE (Prop_fdre_C_Q)         0.164     1.909 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/Q
                                       net (fo=2, routed)           0.180     2.089    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/data_out
    Routing       SLICE_X94Y108                                                     r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_crs_INST_0/I0
    Routing       SLICE_X94Y108        LUT5 (Prop_lut5_I0_O)        0.048     2.137 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_crs_INST_0/O
                                       net (fo=1, routed)           0.000     2.137    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_CRS
    Routing       SLICE_X94Y108        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_CRS_i_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth1_clk125 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                                       net (fo=0)                   0.000     0.000    ETH1_CLK125
                  K17                                                               r  ETH1_CLK125_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  ETH1_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           0.907     1.285    ETH1_CLK125_IBUF
                  BUFGCTRL_X0Y20                                                    r  ETH1_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.314 r  ETH1_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          0.962     2.276    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
                  SLICE_X94Y108        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_CRS_i_reg/C
                                       clock pessimism             -0.515     1.760    
                  SLICE_X94Y108        FDRE (Hold_fdre_C_D)         0.131     1.891    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_CRS_i_reg
  ---------------------------------------------------------------------------------
                                       required time                         -1.891    
                                       arrival time                           2.137    
  ---------------------------------------------------------------------------------
                                       slack                                  0.246    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_COL_i_reg/D
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth1_clk125 rise@0.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.209ns (53.755%)  route 0.180ns (46.245%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.515ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth1_clk125 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                                       net (fo=0)                   0.000     0.000    ETH1_CLK125
                  K17                                                               r  ETH1_CLK125_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  ETH1_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           0.842     1.030    ETH1_CLK125_IBUF
                  BUFGCTRL_X0Y20                                                    r  ETH1_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.056 r  ETH1_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          0.689     1.745    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
                  SLICE_X94Y106        FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X94Y106        FDRE (Prop_fdre_C_Q)         0.164     1.909 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/Q
                                       net (fo=2, routed)           0.180     2.089    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/data_out
    Routing       SLICE_X94Y108                                                     r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_col_INST_0/I0
    Routing       SLICE_X94Y108        LUT5 (Prop_lut5_I0_O)        0.045     2.134 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_col_INST_0/O
                                       net (fo=1, routed)           0.000     2.134    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_COL
    Routing       SLICE_X94Y108        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_COL_i_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth1_clk125 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                                       net (fo=0)                   0.000     0.000    ETH1_CLK125
                  K17                                                               r  ETH1_CLK125_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  ETH1_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           0.907     1.285    ETH1_CLK125_IBUF
                  BUFGCTRL_X0Y20                                                    r  ETH1_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.314 r  ETH1_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          0.962     2.276    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
                  SLICE_X94Y108        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_COL_i_reg/C
                                       clock pessimism             -0.515     1.760    
                  SLICE_X94Y108        FDRE (Hold_fdre_C_D)         0.121     1.881    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_COL_i_reg
  ---------------------------------------------------------------------------------
                                       required time                         -1.881    
                                       arrival time                           2.134    
  ---------------------------------------------------------------------------------
                                       slack                                  0.253    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/D
                            (rising edge-triggered cell FDPE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth1_clk125 rise@0.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.970%)  route 0.195ns (58.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.277ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.531ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth1_clk125 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                                       net (fo=0)                   0.000     0.000    ETH1_CLK125
                  K17                                                               r  ETH1_CLK125_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  ETH1_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           0.842     1.030    ETH1_CLK125_IBUF
                  BUFGCTRL_X0Y20                                                    r  ETH1_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.056 r  ETH1_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          0.689     1.745    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
                  SLICE_X97Y103        FDPE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X97Y103        FDPE (Prop_fdpe_C_Q)         0.141     1.886 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/Q
                                       net (fo=1, routed)           0.195     2.081    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg4
    Routing       SLICE_X97Y103        FDPE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth1_clk125 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                                       net (fo=0)                   0.000     0.000    ETH1_CLK125
                  K17                                                               r  ETH1_CLK125_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  ETH1_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           0.907     1.285    ETH1_CLK125_IBUF
                  BUFGCTRL_X0Y20                                                    r  ETH1_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.314 r  ETH1_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          0.963     2.277    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
                  SLICE_X97Y103        FDPE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C
                                       clock pessimism             -0.531     1.745    
                  SLICE_X97Y103        FDPE (Hold_fdpe_C_D)         0.076     1.821    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5
  ---------------------------------------------------------------------------------
                                       required time                         -1.821    
                                       arrival time                           2.081    
  ---------------------------------------------------------------------------------
                                       slack                                  0.260    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C
                            (rising edge-triggered cell FDPE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/D
                            (rising edge-triggered cell FDPE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth1_clk125 rise@0.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.128ns (44.122%)  route 0.162ns (55.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.277ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.531ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth1_clk125 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                                       net (fo=0)                   0.000     0.000    ETH1_CLK125
                  K17                                                               r  ETH1_CLK125_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  ETH1_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           0.842     1.030    ETH1_CLK125_IBUF
                  BUFGCTRL_X0Y20                                                    r  ETH1_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.056 r  ETH1_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          0.689     1.745    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
                  SLICE_X97Y103        FDPE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X97Y103        FDPE (Prop_fdpe_C_Q)         0.128     1.873 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/Q
                                       net (fo=1, routed)           0.162     2.036    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg3
    Routing       SLICE_X97Y103        FDPE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth1_clk125 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                                       net (fo=0)                   0.000     0.000    ETH1_CLK125
                  K17                                                               r  ETH1_CLK125_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  ETH1_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           0.907     1.285    ETH1_CLK125_IBUF
                  BUFGCTRL_X0Y20                                                    r  ETH1_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.314 r  ETH1_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          0.963     2.277    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
                  SLICE_X97Y103        FDPE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/C
                                       clock pessimism             -0.531     1.745    
                  SLICE_X97Y103        FDPE (Hold_fdpe_C_D)        -0.006     1.739    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4
  ---------------------------------------------------------------------------------
                                       required time                         -1.739    
                                       arrival time                           2.036    
  ---------------------------------------------------------------------------------
                                       slack                                  0.296    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/R
                            (rising edge-triggered cell ODDR clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth1_clk125 rise@0.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.128ns (13.364%)  route 0.830ns (86.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.262ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth1_clk125 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                                       net (fo=0)                   0.000     0.000    ETH1_CLK125
                  K17                                                               r  ETH1_CLK125_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  ETH1_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           0.842     1.030    ETH1_CLK125_IBUF
                  BUFGCTRL_X0Y20                                                    r  ETH1_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.056 r  ETH1_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          0.689     1.745    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
                  SLICE_X97Y104        FDPE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X97Y104        FDPE (Prop_fdpe_C_Q)         0.128     1.873 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                                       net (fo=16, routed)          0.830     2.703    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/tx_reset_sync
    Routing       OLOGIC_X1Y93         ODDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth1_clk125 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                                       net (fo=0)                   0.000     0.000    ETH1_CLK125
                  K17                                                               r  ETH1_CLK125_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  ETH1_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           0.907     1.285    ETH1_CLK125_IBUF
                  BUFGCTRL_X0Y20                                                    r  ETH1_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.314 r  ETH1_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          0.900     2.214    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
                  OLOGIC_X1Y93         ODDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/C
                                       clock pessimism             -0.262     1.951    
                  OLOGIC_X1Y93         ODDR (Hold_oddr_C_R)         0.422     2.373    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out
  ---------------------------------------------------------------------------------
                                       required time                         -2.373    
                                       arrival time                           2.703    
  ---------------------------------------------------------------------------------
                                       slack                                  0.330    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/R
                            (rising edge-triggered cell ODDR clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth1_clk125 rise@0.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.128ns (13.154%)  route 0.845ns (86.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.262ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth1_clk125 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                                       net (fo=0)                   0.000     0.000    ETH1_CLK125
                  K17                                                               r  ETH1_CLK125_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  ETH1_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           0.842     1.030    ETH1_CLK125_IBUF
                  BUFGCTRL_X0Y20                                                    r  ETH1_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.056 r  ETH1_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          0.689     1.745    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
                  SLICE_X97Y104        FDPE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X97Y104        FDPE (Prop_fdpe_C_Q)         0.128     1.873 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                                       net (fo=16, routed)          0.845     2.719    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/tx_reset_sync
    Routing       OLOGIC_X1Y97         ODDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth1_clk125 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                                       net (fo=0)                   0.000     0.000    ETH1_CLK125
                  K17                                                               r  ETH1_CLK125_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  ETH1_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           0.907     1.285    ETH1_CLK125_IBUF
                  BUFGCTRL_X0Y20                                                    r  ETH1_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.314 r  ETH1_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          0.902     2.216    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
                  OLOGIC_X1Y97         ODDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
                                       clock pessimism             -0.262     1.953    
                  OLOGIC_X1Y97         ODDR (Hold_oddr_C_R)         0.422     2.375    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out
  ---------------------------------------------------------------------------------
                                       required time                         -2.375    
                                       arrival time                           2.719    
  ---------------------------------------------------------------------------------
                                       slack                                  0.343    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth1_clk125 rise@0.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.735%)  route 0.186ns (59.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.495ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth1_clk125 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                                       net (fo=0)                   0.000     0.000    ETH1_CLK125
                  K17                                                               r  ETH1_CLK125_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  ETH1_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           0.842     1.030    ETH1_CLK125_IBUF
                  BUFGCTRL_X0Y20                                                    r  ETH1_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.056 r  ETH1_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          0.689     1.745    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
                  SLICE_X97Y104        FDPE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X97Y104        FDPE (Prop_fdpe_C_Q)         0.128     1.873 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                                       net (fo=16, routed)          0.186     2.060    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/tx_reset_sync
    Routing       SLICE_X99Y104        FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[0]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth1_clk125 rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                                       net (fo=0)                   0.000     0.000    ETH1_CLK125
                  K17                                                               r  ETH1_CLK125_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  ETH1_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           0.907     1.285    ETH1_CLK125_IBUF
                  BUFGCTRL_X0Y20                                                    r  ETH1_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.314 r  ETH1_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          0.964     2.278    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
                  SLICE_X99Y104        FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[0]/C
                                       clock pessimism             -0.495     1.782    
                  SLICE_X99Y104        FDRE (Hold_fdre_C_R)        -0.072     1.710    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         -1.710    
                                       arrival time                           2.060    
  ---------------------------------------------------------------------------------
                                       slack                                  0.349    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth1_clk125
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ETH1_CLK125 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         8.000       6.408      BUFGCTRL_X0Y20  ETH1_CLK125_IBUF_BUFG_inst/I
Min Period        n/a     ODDR/C   n/a            1.263         8.000       6.737      OLOGIC_X1Y93    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/C
Min Period        n/a     ODDR/C   n/a            1.263         8.000       6.737      OLOGIC_X1Y90    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
Min Period        n/a     ODDR/C   n/a            1.263         8.000       6.737      OLOGIC_X1Y87    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
Min Period        n/a     ODDR/C   n/a            1.263         8.000       6.737      OLOGIC_X1Y88    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
Min Period        n/a     ODDR/C   n/a            1.263         8.000       6.737      OLOGIC_X1Y97    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
Min Period        n/a     ODDR/C   n/a            1.263         8.000       6.737      OLOGIC_X1Y98    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X96Y107   snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_en_int_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X96Y107   snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X99Y104   snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X96Y107   snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_en_int_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X96Y107   snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_en_int_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X96Y107   snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X96Y107   snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X99Y104   snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X99Y104   snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X99Y104   snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X99Y104   snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X99Y104   snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X99Y104   snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X96Y107   snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_en_int_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X96Y107   snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_en_int_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X96Y107   snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X96Y107   snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X99Y104   snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X99Y104   snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X99Y104   snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X99Y104   snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X99Y104   snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X99Y104   snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  eth1_rgmii_rxclk
  To Clock:  eth1_rgmii_rxclk

Setup :            0  Failing Endpoints,  Worst Slack        4.758ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.309ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.758ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[3]
                            (rising edge-triggered cell PS7 clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_rgmii_rxclk rise@8.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        2.085ns  (logic 0.341ns (16.354%)  route 1.744ns (83.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.712ns = ( 11.712 - 8.000 ) 
    Source Clock Delay      (SCD):    4.126ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth1_rgmii_rxclk rise edge)
                                                                    0.000     0.000 r  
                  U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
                  U14                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/I
                  U14                  IBUF (Prop_ibuf_I_O)         0.924     0.924 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           1.663     2.587    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFGCTRL_X0Y18                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     2.666 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                                       net (fo=13, routed)          1.460     4.126    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
                  SLICE_X65Y102        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X65Y102        FDRE (Prop_fdre_C_Q)         0.341     4.467 r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[3]/Q
                                       net (fo=1, routed)           1.744     6.211    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i[3]
    Routing       PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[3]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth1_rgmii_rxclk rise edge)
                                                                    8.000     8.000 r  
                  U14                                               0.000     8.000 r  ETH1_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     8.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
                  U14                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/I
                  U14                  IBUF (Prop_ibuf_I_O)         0.791     8.791 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           1.509    10.300    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFGCTRL_X0Y18                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.372 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                                       net (fo=13, routed)          1.340    11.712    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
                  PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXCLK
                                       clock pessimism              0.318    12.030    
                                       clock uncertainty           -0.035    11.995    
                  PS7_X0Y0             PS7 (Setup_ps7_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[3])
                                                                   -1.026    10.969    snkrddl_blk_0_i/processing_system7_0/inst/PS7_i
  ---------------------------------------------------------------------------------
                                       required time                         10.969    
                                       arrival time                          -6.211    
  ---------------------------------------------------------------------------------
                                       slack                                  4.758    

Slack (MET) :             4.858ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[4]
                            (rising edge-triggered cell PS7 clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_rgmii_rxclk rise@8.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.986ns  (logic 0.341ns (17.173%)  route 1.645ns (82.827%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.712ns = ( 11.712 - 8.000 ) 
    Source Clock Delay      (SCD):    4.126ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth1_rgmii_rxclk rise edge)
                                                                    0.000     0.000 r  
                  U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
                  U14                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/I
                  U14                  IBUF (Prop_ibuf_I_O)         0.924     0.924 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           1.663     2.587    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFGCTRL_X0Y18                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     2.666 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                                       net (fo=13, routed)          1.460     4.126    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
                  SLICE_X64Y102        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[4]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.341     4.467 r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[4]/Q
                                       net (fo=1, routed)           1.645     6.111    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i[4]
    Routing       PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[4]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth1_rgmii_rxclk rise edge)
                                                                    8.000     8.000 r  
                  U14                                               0.000     8.000 r  ETH1_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     8.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
                  U14                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/I
                  U14                  IBUF (Prop_ibuf_I_O)         0.791     8.791 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           1.509    10.300    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFGCTRL_X0Y18                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.372 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                                       net (fo=13, routed)          1.340    11.712    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
                  PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXCLK
                                       clock pessimism              0.318    12.030    
                                       clock uncertainty           -0.035    11.995    
                  PS7_X0Y0             PS7 (Setup_ps7_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[4])
                                                                   -1.026    10.969    snkrddl_blk_0_i/processing_system7_0/inst/PS7_i
  ---------------------------------------------------------------------------------
                                       required time                         10.969    
                                       arrival time                          -6.111    
  ---------------------------------------------------------------------------------
                                       slack                                  4.858    

Slack (MET) :             4.865ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[5]
                            (rising edge-triggered cell PS7 clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_rgmii_rxclk rise@8.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 0.341ns (17.240%)  route 1.637ns (82.760%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.712ns = ( 11.712 - 8.000 ) 
    Source Clock Delay      (SCD):    4.126ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth1_rgmii_rxclk rise edge)
                                                                    0.000     0.000 r  
                  U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
                  U14                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/I
                  U14                  IBUF (Prop_ibuf_I_O)         0.924     0.924 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           1.663     2.587    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFGCTRL_X0Y18                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     2.666 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                                       net (fo=13, routed)          1.460     4.126    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
                  SLICE_X64Y102        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[5]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.341     4.467 r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[5]/Q
                                       net (fo=1, routed)           1.637     6.104    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i[5]
    Routing       PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[5]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth1_rgmii_rxclk rise edge)
                                                                    8.000     8.000 r  
                  U14                                               0.000     8.000 r  ETH1_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     8.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
                  U14                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/I
                  U14                  IBUF (Prop_ibuf_I_O)         0.791     8.791 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           1.509    10.300    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFGCTRL_X0Y18                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.372 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                                       net (fo=13, routed)          1.340    11.712    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
                  PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXCLK
                                       clock pessimism              0.318    12.030    
                                       clock uncertainty           -0.035    11.995    
                  PS7_X0Y0             PS7 (Setup_ps7_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[5])
                                                                   -1.026    10.969    snkrddl_blk_0_i/processing_system7_0/inst/PS7_i
  ---------------------------------------------------------------------------------
                                       required time                         10.969    
                                       arrival time                          -6.104    
  ---------------------------------------------------------------------------------
                                       slack                                  4.865    

Slack (MET) :             4.883ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[0]
                            (rising edge-triggered cell PS7 clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_rgmii_rxclk rise@8.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.960ns  (logic 0.341ns (17.400%)  route 1.619ns (82.600%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.712ns = ( 11.712 - 8.000 ) 
    Source Clock Delay      (SCD):    4.126ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth1_rgmii_rxclk rise edge)
                                                                    0.000     0.000 r  
                  U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
                  U14                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/I
                  U14                  IBUF (Prop_ibuf_I_O)         0.924     0.924 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           1.663     2.587    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFGCTRL_X0Y18                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     2.666 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                                       net (fo=13, routed)          1.460     4.126    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
                  SLICE_X65Y102        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X65Y102        FDRE (Prop_fdre_C_Q)         0.341     4.467 r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]/Q
                                       net (fo=1, routed)           1.619     6.085    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i[0]
    Routing       PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[0]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth1_rgmii_rxclk rise edge)
                                                                    8.000     8.000 r  
                  U14                                               0.000     8.000 r  ETH1_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     8.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
                  U14                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/I
                  U14                  IBUF (Prop_ibuf_I_O)         0.791     8.791 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           1.509    10.300    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFGCTRL_X0Y18                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.372 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                                       net (fo=13, routed)          1.340    11.712    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
                  PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXCLK
                                       clock pessimism              0.318    12.030    
                                       clock uncertainty           -0.035    11.995    
                  PS7_X0Y0             PS7 (Setup_ps7_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[0])
                                                                   -1.026    10.969    snkrddl_blk_0_i/processing_system7_0/inst/PS7_i
  ---------------------------------------------------------------------------------
                                       required time                         10.969    
                                       arrival time                          -6.085    
  ---------------------------------------------------------------------------------
                                       slack                                  4.883    

Slack (MET) :             4.883ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[2]
                            (rising edge-triggered cell PS7 clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_rgmii_rxclk rise@8.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.960ns  (logic 0.341ns (17.400%)  route 1.619ns (82.600%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.712ns = ( 11.712 - 8.000 ) 
    Source Clock Delay      (SCD):    4.126ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth1_rgmii_rxclk rise edge)
                                                                    0.000     0.000 r  
                  U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
                  U14                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/I
                  U14                  IBUF (Prop_ibuf_I_O)         0.924     0.924 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           1.663     2.587    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFGCTRL_X0Y18                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     2.666 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                                       net (fo=13, routed)          1.460     4.126    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
                  SLICE_X65Y102        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X65Y102        FDRE (Prop_fdre_C_Q)         0.341     4.467 r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[2]/Q
                                       net (fo=1, routed)           1.619     6.085    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i[2]
    Routing       PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[2]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth1_rgmii_rxclk rise edge)
                                                                    8.000     8.000 r  
                  U14                                               0.000     8.000 r  ETH1_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     8.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
                  U14                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/I
                  U14                  IBUF (Prop_ibuf_I_O)         0.791     8.791 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           1.509    10.300    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFGCTRL_X0Y18                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.372 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                                       net (fo=13, routed)          1.340    11.712    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
                  PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXCLK
                                       clock pessimism              0.318    12.030    
                                       clock uncertainty           -0.035    11.995    
                  PS7_X0Y0             PS7 (Setup_ps7_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[2])
                                                                   -1.026    10.969    snkrddl_blk_0_i/processing_system7_0/inst/PS7_i
  ---------------------------------------------------------------------------------
                                       required time                         10.969    
                                       arrival time                          -6.085    
  ---------------------------------------------------------------------------------
                                       slack                                  4.883    

Slack (MET) :             4.910ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[1]
                            (rising edge-triggered cell PS7 clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_rgmii_rxclk rise@8.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.937ns  (logic 0.393ns (20.294%)  route 1.544ns (79.706%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.712ns = ( 11.712 - 8.000 ) 
    Source Clock Delay      (SCD):    4.123ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth1_rgmii_rxclk rise edge)
                                                                    0.000     0.000 r  
                  U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
                  U14                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/I
                  U14                  IBUF (Prop_ibuf_I_O)         0.924     0.924 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           1.663     2.587    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFGCTRL_X0Y18                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     2.666 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                                       net (fo=13, routed)          1.457     4.123    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
                  SLICE_X62Y106        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X62Y106        FDRE (Prop_fdre_C_Q)         0.393     4.516 r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[1]/Q
                                       net (fo=1, routed)           1.544     6.059    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i[1]
    Routing       PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[1]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth1_rgmii_rxclk rise edge)
                                                                    8.000     8.000 r  
                  U14                                               0.000     8.000 r  ETH1_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     8.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
                  U14                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/I
                  U14                  IBUF (Prop_ibuf_I_O)         0.791     8.791 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           1.509    10.300    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFGCTRL_X0Y18                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.372 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                                       net (fo=13, routed)          1.340    11.712    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
                  PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXCLK
                                       clock pessimism              0.318    12.030    
                                       clock uncertainty           -0.035    11.995    
                  PS7_X0Y0             PS7 (Setup_ps7_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[1])
                                                                   -1.026    10.969    snkrddl_blk_0_i/processing_system7_0/inst/PS7_i
  ---------------------------------------------------------------------------------
                                       required time                         10.969    
                                       arrival time                          -6.059    
  ---------------------------------------------------------------------------------
                                       slack                                  4.910    

Slack (MET) :             4.934ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[7]
                            (rising edge-triggered cell PS7 clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_rgmii_rxclk rise@8.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.909ns  (logic 0.341ns (17.864%)  route 1.568ns (82.136%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.712ns = ( 11.712 - 8.000 ) 
    Source Clock Delay      (SCD):    4.126ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth1_rgmii_rxclk rise edge)
                                                                    0.000     0.000 r  
                  U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
                  U14                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/I
                  U14                  IBUF (Prop_ibuf_I_O)         0.924     0.924 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           1.663     2.587    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFGCTRL_X0Y18                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     2.666 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                                       net (fo=13, routed)          1.460     4.126    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
                  SLICE_X64Y102        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[7]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.341     4.467 r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[7]/Q
                                       net (fo=1, routed)           1.568     6.034    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i[7]
    Routing       PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[7]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth1_rgmii_rxclk rise edge)
                                                                    8.000     8.000 r  
                  U14                                               0.000     8.000 r  ETH1_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     8.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
                  U14                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/I
                  U14                  IBUF (Prop_ibuf_I_O)         0.791     8.791 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           1.509    10.300    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFGCTRL_X0Y18                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.372 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                                       net (fo=13, routed)          1.340    11.712    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
                  PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXCLK
                                       clock pessimism              0.318    12.030    
                                       clock uncertainty           -0.035    11.995    
                  PS7_X0Y0             PS7 (Setup_ps7_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[7])
                                                                   -1.026    10.969    snkrddl_blk_0_i/processing_system7_0/inst/PS7_i
  ---------------------------------------------------------------------------------
                                       required time                         10.969    
                                       arrival time                          -6.034    
  ---------------------------------------------------------------------------------
                                       slack                                  4.934    

Slack (MET) :             4.953ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[6]
                            (rising edge-triggered cell PS7 clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_rgmii_rxclk rise@8.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.890ns  (logic 0.341ns (18.038%)  route 1.549ns (81.962%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.712ns = ( 11.712 - 8.000 ) 
    Source Clock Delay      (SCD):    4.126ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth1_rgmii_rxclk rise edge)
                                                                    0.000     0.000 r  
                  U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
                  U14                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/I
                  U14                  IBUF (Prop_ibuf_I_O)         0.924     0.924 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           1.663     2.587    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFGCTRL_X0Y18                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     2.666 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                                       net (fo=13, routed)          1.460     4.126    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
                  SLICE_X64Y102        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[6]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.341     4.467 r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[6]/Q
                                       net (fo=1, routed)           1.549     6.016    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i[6]
    Routing       PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[6]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth1_rgmii_rxclk rise edge)
                                                                    8.000     8.000 r  
                  U14                                               0.000     8.000 r  ETH1_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     8.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
                  U14                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/I
                  U14                  IBUF (Prop_ibuf_I_O)         0.791     8.791 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           1.509    10.300    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFGCTRL_X0Y18                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.372 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                                       net (fo=13, routed)          1.340    11.712    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
                  PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXCLK
                                       clock pessimism              0.318    12.030    
                                       clock uncertainty           -0.035    11.995    
                  PS7_X0Y0             PS7 (Setup_ps7_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[6])
                                                                   -1.026    10.969    snkrddl_blk_0_i/processing_system7_0/inst/PS7_i
  ---------------------------------------------------------------------------------
                                       required time                         10.969    
                                       arrival time                          -6.016    
  ---------------------------------------------------------------------------------
                                       slack                                  4.953    

Slack (MET) :             4.979ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_ER_i_reg/D
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_rgmii_rxclk rise@8.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        4.113ns  (logic 0.555ns (13.492%)  route 3.558ns (86.508%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.668ns = ( 11.668 - 8.000 ) 
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth1_rgmii_rxclk rise edge)
                                                                    0.000     0.000 r  
                  U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
                  U14                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/I
                  U14                  IBUF (Prop_ibuf_I_O)         0.924     0.924 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           0.362     1.286    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFIO_X1Y7                                                        r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/I
                  BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       1.160     2.446 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                                       net (fo=5, routed)           0.216     2.661    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
                  ILOGIC_X1Y77         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       ILOGIC_X1Y77         IDDR (Prop_iddr_C_Q2)        0.412     3.073 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/Q2
                                       net (fo=1, routed)           2.065     5.139    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rx_ctl_reg
    Routing       SLICE_X93Y96                                                      r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_INST_0/I0
    Routing       SLICE_X93Y96         LUT2 (Prop_lut2_I0_O)        0.143     5.282 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_INST_0/O
                                       net (fo=2, routed)           1.493     6.775    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_ER
    Routing       SLICE_X54Y111        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_ER_i_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth1_rgmii_rxclk rise edge)
                                                                    8.000     8.000 r  
                  U14                                               0.000     8.000 r  ETH1_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     8.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
                  U14                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/I
                  U14                  IBUF (Prop_ibuf_I_O)         0.791     8.791 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           1.509    10.300    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFGCTRL_X0Y18                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.372 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                                       net (fo=13, routed)          1.295    11.668    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
                  SLICE_X54Y111        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_ER_i_reg/C
                                       clock pessimism              0.132    11.800    
                                       clock uncertainty           -0.035    11.764    
                  SLICE_X54Y111        FDRE (Setup_fdre_C_D)       -0.010    11.754    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_ER_i_reg
  ---------------------------------------------------------------------------------
                                       required time                         11.754    
                                       arrival time                          -6.775    
  ---------------------------------------------------------------------------------
                                       slack                                  4.979    

Slack (MET) :             5.033ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_DV_i_reg/C
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXDV
                            (rising edge-triggered cell PS7 clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_rgmii_rxclk rise@8.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.987ns  (logic 0.393ns (19.783%)  route 1.594ns (80.217%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.712ns = ( 11.712 - 8.000 ) 
    Source Clock Delay      (SCD):    4.123ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth1_rgmii_rxclk rise edge)
                                                                    0.000     0.000 r  
                  U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
                  U14                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/I
                  U14                  IBUF (Prop_ibuf_I_O)         0.924     0.924 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           1.663     2.587    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFGCTRL_X0Y18                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     2.666 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                                       net (fo=13, routed)          1.457     4.123    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
                  SLICE_X62Y106        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_DV_i_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X62Y106        FDRE (Prop_fdre_C_Q)         0.393     4.516 r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_DV_i_reg/Q
                                       net (fo=1, routed)           1.594     6.109    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_DV_i
    Routing       PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXDV
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth1_rgmii_rxclk rise edge)
                                                                    8.000     8.000 r  
                  U14                                               0.000     8.000 r  ETH1_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     8.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
                  U14                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/I
                  U14                  IBUF (Prop_ibuf_I_O)         0.791     8.791 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           1.509    10.300    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFGCTRL_X0Y18                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.372 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                                       net (fo=13, routed)          1.340    11.712    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
                  PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXCLK
                                       clock pessimism              0.318    12.030    
                                       clock uncertainty           -0.035    11.995    
                  PS7_X0Y0             PS7 (Setup_ps7_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXDV)
                                                                   -0.853    11.142    snkrddl_blk_0_i/processing_system7_0/inst/PS7_i
  ---------------------------------------------------------------------------------
                                       required time                         11.142    
                                       arrival time                          -6.109    
  ---------------------------------------------------------------------------------
                                       slack                                  5.033    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth1_rgmii_rxclk rise@0.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        2.022ns  (logic 0.363ns (17.956%)  route 1.659ns (82.044%))
  Logic Levels:           0  
  Clock Path Skew:        1.612ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.126ns
    Source Clock Delay      (SCD):    2.381ns
    Clock Pessimism Removal (CPR):    0.132ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth1_rgmii_rxclk rise edge)
                                                                    0.000     0.000 r  
                  U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
                  U14                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/I
                  U14                  IBUF (Prop_ibuf_I_O)         0.791     0.791 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           0.324     1.115    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFIO_X1Y7                                                        r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/I
                  BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       1.076     2.191 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                                       net (fo=5, routed)           0.190     2.381    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
                  ILOGIC_X1Y83         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       ILOGIC_X1Y83         IDDR (Prop_iddr_C_Q1)        0.363     2.744 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/Q1
                                       net (fo=1, routed)           1.659     4.403    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD[0]
    Routing       SLICE_X65Y102        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth1_rgmii_rxclk rise edge)
                                                                    0.000     0.000 r  
                  U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
                  U14                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/I
                  U14                  IBUF (Prop_ibuf_I_O)         0.924     0.924 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           1.663     2.587    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFGCTRL_X0Y18                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     2.666 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                                       net (fo=13, routed)          1.460     4.126    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
                  SLICE_X65Y102        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]/C
                                       clock pessimism             -0.132     3.993    
                  SLICE_X65Y102        FDRE (Hold_fdre_C_D)         0.100     4.093    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         -4.093    
                                       arrival time                           4.403    
  ---------------------------------------------------------------------------------
                                       slack                                  0.309    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth1_rgmii_rxclk rise@0.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        2.084ns  (logic 0.358ns (17.177%)  route 1.726ns (82.823%))
  Logic Levels:           0  
  Clock Path Skew:        1.612ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.126ns
    Source Clock Delay      (SCD):    2.381ns
    Clock Pessimism Removal (CPR):    0.132ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth1_rgmii_rxclk rise edge)
                                                                    0.000     0.000 r  
                  U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
                  U14                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/I
                  U14                  IBUF (Prop_ibuf_I_O)         0.791     0.791 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           0.324     1.115    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFIO_X1Y7                                                        r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/I
                  BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       1.076     2.191 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                                       net (fo=5, routed)           0.190     2.381    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
                  ILOGIC_X1Y84         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       ILOGIC_X1Y84         IDDR (Prop_iddr_C_Q2)        0.358     2.739 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/Q2
                                       net (fo=1, routed)           1.726     4.465    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD[5]
    Routing       SLICE_X64Y102        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[5]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth1_rgmii_rxclk rise edge)
                                                                    0.000     0.000 r  
                  U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
                  U14                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/I
                  U14                  IBUF (Prop_ibuf_I_O)         0.924     0.924 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           1.663     2.587    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFGCTRL_X0Y18                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     2.666 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                                       net (fo=13, routed)          1.460     4.126    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
                  SLICE_X64Y102        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[5]/C
                                       clock pessimism             -0.132     3.993    
                  SLICE_X64Y102        FDRE (Hold_fdre_C_D)         0.091     4.084    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[5]
  ---------------------------------------------------------------------------------
                                       required time                         -4.084    
                                       arrival time                           4.465    
  ---------------------------------------------------------------------------------
                                       slack                                  0.381    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/D
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth1_rgmii_rxclk rise@0.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        2.203ns  (logic 0.363ns (16.481%)  route 1.840ns (83.519%))
  Logic Levels:           0  
  Clock Path Skew:        1.677ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.182ns
    Source Clock Delay      (SCD):    2.373ns
    Clock Pessimism Removal (CPR):    0.132ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth1_rgmii_rxclk rise edge)
                                                                    0.000     0.000 r  
                  U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
                  U14                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/I
                  U14                  IBUF (Prop_ibuf_I_O)         0.791     0.791 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           0.324     1.115    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFIO_X1Y7                                                        r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/I
                  BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       1.076     2.191 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                                       net (fo=5, routed)           0.182     2.373    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
                  ILOGIC_X1Y77         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       ILOGIC_X1Y77         IDDR (Prop_iddr_C_Q1)        0.363     2.736 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/Q1
                                       net (fo=3, routed)           1.840     4.576    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in_0
    Routing       SLICE_X94Y105        FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth1_rgmii_rxclk rise edge)
                                                                    0.000     0.000 r  
                  U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
                  U14                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/I
                  U14                  IBUF (Prop_ibuf_I_O)         0.924     0.924 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           1.663     2.587    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFGCTRL_X0Y18                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     2.666 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                                       net (fo=13, routed)          1.516     4.182    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk_0
                  SLICE_X94Y105        FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C
                                       clock pessimism             -0.132     4.049    
                  SLICE_X94Y105        FDRE (Hold_fdre_C_D)         0.140     4.189    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg
  ---------------------------------------------------------------------------------
                                       required time                         -4.189    
                                       arrival time                           4.576    
  ---------------------------------------------------------------------------------
                                       slack                                  0.386    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth1_rgmii_rxclk rise@0.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        2.105ns  (logic 0.358ns (17.005%)  route 1.747ns (82.995%))
  Logic Levels:           0  
  Clock Path Skew:        1.612ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.126ns
    Source Clock Delay      (SCD):    2.381ns
    Clock Pessimism Removal (CPR):    0.132ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth1_rgmii_rxclk rise edge)
                                                                    0.000     0.000 r  
                  U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
                  U14                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/I
                  U14                  IBUF (Prop_ibuf_I_O)         0.791     0.791 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           0.324     1.115    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFIO_X1Y7                                                        r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/I
                  BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       1.076     2.191 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                                       net (fo=5, routed)           0.190     2.381    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
                  ILOGIC_X1Y83         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       ILOGIC_X1Y83         IDDR (Prop_iddr_C_Q2)        0.358     2.739 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/Q2
                                       net (fo=1, routed)           1.747     4.486    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD[4]
    Routing       SLICE_X64Y102        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[4]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth1_rgmii_rxclk rise edge)
                                                                    0.000     0.000 r  
                  U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
                  U14                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/I
                  U14                  IBUF (Prop_ibuf_I_O)         0.924     0.924 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           1.663     2.587    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFGCTRL_X0Y18                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     2.666 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                                       net (fo=13, routed)          1.460     4.126    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
                  SLICE_X64Y102        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[4]/C
                                       clock pessimism             -0.132     3.993    
                  SLICE_X64Y102        FDRE (Hold_fdre_C_D)         0.100     4.093    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[4]
  ---------------------------------------------------------------------------------
                                       required time                         -4.093    
                                       arrival time                           4.486    
  ---------------------------------------------------------------------------------
                                       slack                                  0.393    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth1_rgmii_rxclk rise@0.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        2.170ns  (logic 0.358ns (16.501%)  route 1.812ns (83.499%))
  Logic Levels:           0  
  Clock Path Skew:        1.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.126ns
    Source Clock Delay      (SCD):    2.378ns
    Clock Pessimism Removal (CPR):    0.132ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth1_rgmii_rxclk rise edge)
                                                                    0.000     0.000 r  
                  U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
                  U14                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/I
                  U14                  IBUF (Prop_ibuf_I_O)         0.791     0.791 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           0.324     1.115    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFIO_X1Y7                                                        r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/I
                  BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       1.076     2.191 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                                       net (fo=5, routed)           0.187     2.378    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
                  ILOGIC_X1Y82         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       ILOGIC_X1Y82         IDDR (Prop_iddr_C_Q2)        0.358     2.736 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/Q2
                                       net (fo=1, routed)           1.812     4.548    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD[7]
    Routing       SLICE_X64Y102        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[7]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth1_rgmii_rxclk rise edge)
                                                                    0.000     0.000 r  
                  U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
                  U14                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/I
                  U14                  IBUF (Prop_ibuf_I_O)         0.924     0.924 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           1.663     2.587    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFGCTRL_X0Y18                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     2.666 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                                       net (fo=13, routed)          1.460     4.126    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
                  SLICE_X64Y102        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[7]/C
                                       clock pessimism             -0.132     3.993    
                  SLICE_X64Y102        FDRE (Hold_fdre_C_D)         0.106     4.099    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[7]
  ---------------------------------------------------------------------------------
                                       required time                         -4.099    
                                       arrival time                           4.548    
  ---------------------------------------------------------------------------------
                                       slack                                  0.448    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth1_rgmii_rxclk rise@0.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.441ns  (logic 0.179ns (12.423%)  route 1.262ns (87.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.942ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.055ns
    Clock Pessimism Removal (CPR):    0.190ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth1_rgmii_rxclk rise edge)
                                                                    0.000     0.000 r  
                  U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
                  U14                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/I
                  U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           0.179     0.481    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFIO_X1Y7                                                        r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/I
                  BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       0.483     0.964 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                                       net (fo=5, routed)           0.091     1.055    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
                  ILOGIC_X1Y81         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       ILOGIC_X1Y81         IDDR (Prop_iddr_C_Q2)        0.179     1.234 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/Q2
                                       net (fo=1, routed)           1.262     2.496    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD[6]
    Routing       SLICE_X64Y102        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[6]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth1_rgmii_rxclk rise edge)
                                                                    0.000     0.000 r  
                  U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
                  U14                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/I
                  U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           0.731     1.223    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFGCTRL_X0Y18                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.252 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                                       net (fo=13, routed)          0.935     2.187    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
                  SLICE_X64Y102        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[6]/C
                                       clock pessimism             -0.190     1.997    
                  SLICE_X64Y102        FDRE (Hold_fdre_C_D)         0.045     2.042    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[6]
  ---------------------------------------------------------------------------------
                                       required time                         -2.042    
                                       arrival time                           2.496    
  ---------------------------------------------------------------------------------
                                       slack                                  0.454    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth1_rgmii_rxclk rise@0.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.555ns  (logic 0.180ns (11.574%)  route 1.375ns (88.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.942ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.055ns
    Clock Pessimism Removal (CPR):    0.190ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth1_rgmii_rxclk rise edge)
                                                                    0.000     0.000 r  
                  U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
                  U14                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/I
                  U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           0.179     0.481    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFIO_X1Y7                                                        r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/I
                  BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       0.483     0.964 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                                       net (fo=5, routed)           0.091     1.055    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
                  ILOGIC_X1Y82         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       ILOGIC_X1Y82         IDDR (Prop_iddr_C_Q1)        0.180     1.235 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/Q1
                                       net (fo=1, routed)           1.375     2.611    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD[3]
    Routing       SLICE_X65Y102        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[3]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth1_rgmii_rxclk rise edge)
                                                                    0.000     0.000 r  
                  U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
                  U14                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/I
                  U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           0.731     1.223    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFGCTRL_X0Y18                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.252 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                                       net (fo=13, routed)          0.935     2.187    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
                  SLICE_X65Y102        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[3]/C
                                       clock pessimism             -0.190     1.997    
                  SLICE_X65Y102        FDRE (Hold_fdre_C_D)         0.045     2.042    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                         -2.042    
                                       arrival time                           2.611    
  ---------------------------------------------------------------------------------
                                       slack                                  0.568    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_ER_i_reg/C
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXER
                            (rising edge-triggered cell PS7 clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth1_rgmii_rxclk rise@0.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.164ns (17.342%)  route 0.782ns (82.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.258ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth1_rgmii_rxclk rise edge)
                                                                    0.000     0.000 r  
                  U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
                  U14                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/I
                  U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           0.674     0.976    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFGCTRL_X0Y18                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.002 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                                       net (fo=13, routed)          0.656     1.658    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
                  SLICE_X54Y111        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_ER_i_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X54Y111        FDRE (Prop_fdre_C_Q)         0.164     1.822 r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_ER_i_reg/Q
                                       net (fo=1, routed)           0.782     2.604    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_ER_i
    Routing       PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXER
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth1_rgmii_rxclk rise edge)
                                                                    0.000     0.000 r  
                  U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
                  U14                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/I
                  U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           0.731     1.223    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFGCTRL_X0Y18                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.252 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                                       net (fo=13, routed)          0.978     2.230    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
                  PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXCLK
                                       clock pessimism             -0.258     1.972    
                  PS7_X0Y0             PS7 (Hold_ps7_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXER)
                                                                    0.000     1.972    snkrddl_blk_0_i/processing_system7_0/inst/PS7_i
  ---------------------------------------------------------------------------------
                                       required time                         -1.972    
                                       arrival time                           2.604    
  ---------------------------------------------------------------------------------
                                       slack                                  0.632    

Slack (MET) :             0.675ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth1_rgmii_rxclk rise@0.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.658ns  (logic 0.180ns (10.853%)  route 1.478ns (89.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.942ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.055ns
    Clock Pessimism Removal (CPR):    0.190ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth1_rgmii_rxclk rise edge)
                                                                    0.000     0.000 r  
                  U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
                  U14                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/I
                  U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           0.179     0.481    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFIO_X1Y7                                                        r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/I
                  BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       0.483     0.964 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                                       net (fo=5, routed)           0.091     1.055    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
                  ILOGIC_X1Y81         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       ILOGIC_X1Y81         IDDR (Prop_iddr_C_Q1)        0.180     1.235 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/Q1
                                       net (fo=1, routed)           1.478     2.714    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD[2]
    Routing       SLICE_X65Y102        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[2]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth1_rgmii_rxclk rise edge)
                                                                    0.000     0.000 r  
                  U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
                  U14                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/I
                  U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           0.731     1.223    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFGCTRL_X0Y18                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.252 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                                       net (fo=13, routed)          0.935     2.187    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
                  SLICE_X65Y102        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[2]/C
                                       clock pessimism             -0.190     1.997    
                  SLICE_X65Y102        FDRE (Hold_fdre_C_D)         0.041     2.038    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                         -2.038    
                                       arrival time                           2.714    
  ---------------------------------------------------------------------------------
                                       slack                                  0.675    

Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/D
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth1_rgmii_rxclk rise@0.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.775ns  (logic 0.250ns (14.082%)  route 1.525ns (85.918%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    1.050ns
    Clock Pessimism Removal (CPR):    0.190ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth1_rgmii_rxclk rise edge)
                                                                    0.000     0.000 r  
                  U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
                  U14                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/I
                  U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           0.179     0.481    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFIO_X1Y7                                                        r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/I
                  BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       0.483     0.964 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                                       net (fo=5, routed)           0.086     1.050    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
                  ILOGIC_X1Y77         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       ILOGIC_X1Y77         IDDR (Prop_iddr_C_Q1)        0.180     1.230 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/Q1
                                       net (fo=3, routed)           1.054     2.284    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in_0
    Routing       SLICE_X93Y96                                                      r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_INST_0/I1
    Routing       SLICE_X93Y96         LUT2 (Prop_lut2_I1_O)        0.070     2.354 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_INST_0/O
                                       net (fo=2, routed)           0.471     2.826    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er
    Routing       SLICE_X94Y107        FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth1_rgmii_rxclk rise edge)
                                                                    0.000     0.000 r  
                  U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
                  U14                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/I
                  U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           0.731     1.223    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFGCTRL_X0Y18                                                    r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.252 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                                       net (fo=13, routed)          0.962     2.214    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk_0
                  SLICE_X94Y107        FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/C
                                       clock pessimism             -0.190     2.024    
                  SLICE_X94Y107        FDRE (Hold_fdre_C_D)         0.059     2.083    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg
  ---------------------------------------------------------------------------------
                                       required time                         -2.083    
                                       arrival time                           2.826    
  ---------------------------------------------------------------------------------
                                       slack                                  0.742    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth1_rgmii_rxclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ETH1_RGMII_rxc }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         8.000       6.408      BUFGCTRL_X0Y18  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/I
Min Period        n/a     BUFIO/I  n/a            1.470         8.000       6.530      BUFIO_X1Y7      snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/I
Min Period        n/a     IDDR/C   n/a            1.263         8.000       6.737      ILOGIC_X1Y77    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
Min Period        n/a     IDDR/C   n/a            1.263         8.000       6.737      ILOGIC_X1Y83    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C   n/a            1.263         8.000       6.737      ILOGIC_X1Y84    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C   n/a            1.263         8.000       6.737      ILOGIC_X1Y81    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C   n/a            1.263         8.000       6.737      ILOGIC_X1Y82    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X94Y105   snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X94Y107   snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X65Y102   snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X94Y105   snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X94Y105   snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X94Y107   snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X94Y107   snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X65Y102   snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X65Y102   snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X62Y106   snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X62Y106   snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X65Y102   snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X65Y102   snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X94Y105   snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X94Y105   snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X94Y107   snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X94Y107   snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X65Y102   snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X65Y102   snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X62Y106   snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X62Y106   snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X65Y102   snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X65Y102   snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  eth0_clk125
  To Clock:  snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.773ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.096ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.773ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH0_RGMII_td[3]
                            (output port clocked by snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - eth0_clk125 fall@4.000ns)
  Data Path Delay:        2.238ns  (logic 2.237ns (99.955%)  route 0.001ns (0.045%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        2.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.901ns = ( 17.901 - 12.000 ) 
    Source Clock Delay      (SCD):    4.339ns = ( 8.339 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.449ns
  Timing Exception:       MultiCycle Path   Setup -end   0

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth0_clk125 fall edge)
                                                                    4.000     4.000 f  
                  L16                                               0.000     4.000 f  ETH0_CLK125 (IN)
                                       net (fo=0)                   0.000     4.000    ETH0_CLK125
                  L16                                                               f  ETH0_CLK125_IBUF_inst/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.898     4.898 f  ETH0_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.930     6.828    ETH0_CLK125_IBUF
                  BUFGCTRL_X0Y19                                                    f  ETH0_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.079     6.907 f  ETH0_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.432     8.339    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
                  OLOGIC_X1Y95         ODDR                                         f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       OLOGIC_X1Y95         ODDR (Prop_oddr_C_Q)         0.395     8.734 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/Q
                                       net (fo=1, routed)           0.001     8.735    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[3]
    Routing       U12                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[3].rgmii_txd_obuf_i/I
    Routing       U12                  OBUF (Prop_obuf_I_O)         1.842    10.576 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[3].rgmii_txd_obuf_i/O
                                       net (fo=0)                   0.000    10.576    ETH0_RGMII_td[3]
                  U12                                                               r  ETH0_RGMII_td[3] (OUT)
  ---------------------------------------------------------------------------------    -------------------

                                       (clock snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                                    4.000     4.000 r  
                  L16                                               0.000     4.000 r  ETH0_CLK125 (IN)
                                       net (fo=0)                   0.000     4.000    ETH0_CLK125
                  L16                                                               r  ETH0_CLK125_IBUF_inst/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.766     4.766 r  ETH0_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.751     6.517    ETH0_CLK125_IBUF
                  BUFGCTRL_X0Y19                                                    r  ETH0_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.589 r  ETH0_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.264     7.853    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
                  OLOGIC_X1Y94                                                      r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/C
                  OLOGIC_X1Y94         ODDR (Prop_oddr_C_Q)         0.344     8.197 f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                                       net (fo=1, routed)           0.001     8.198    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
                  U13                                                               f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/I
                  U13                  OBUF (Prop_obuf_I_O)         1.703     9.901 f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                                       net (fo=0)                   0.000     9.901    ETH0_RGMII_txc
                  U13                                                               f  ETH0_RGMII_txc (OUT)
                                       clock pessimism              0.449    10.349    
                                       output delay                 1.000    11.349    
  ---------------------------------------------------------------------------------
                                       required time                         11.349    
                                       arrival time                         -10.576    
  ---------------------------------------------------------------------------------
                                       slack                                  0.773    

Slack (MET) :             0.779ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH0_RGMII_td[2]
                            (output port clocked by snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - eth0_clk125 fall@4.000ns)
  Data Path Delay:        2.232ns  (logic 2.231ns (99.955%)  route 0.001ns (0.045%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        2.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.901ns = ( 17.901 - 12.000 ) 
    Source Clock Delay      (SCD):    4.339ns = ( 8.339 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.449ns
  Timing Exception:       MultiCycle Path   Setup -end   0

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth0_clk125 fall edge)
                                                                    4.000     4.000 f  
                  L16                                               0.000     4.000 f  ETH0_CLK125 (IN)
                                       net (fo=0)                   0.000     4.000    ETH0_CLK125
                  L16                                                               f  ETH0_CLK125_IBUF_inst/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.898     4.898 f  ETH0_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.930     6.828    ETH0_CLK125_IBUF
                  BUFGCTRL_X0Y19                                                    f  ETH0_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.079     6.907 f  ETH0_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.432     8.339    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
                  OLOGIC_X1Y96         ODDR                                         f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       OLOGIC_X1Y96         ODDR (Prop_oddr_C_Q)         0.395     8.734 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/Q
                                       net (fo=1, routed)           0.001     8.735    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[2]
    Routing       T12                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[2].rgmii_txd_obuf_i/I
    Routing       T12                  OBUF (Prop_obuf_I_O)         1.836    10.570 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[2].rgmii_txd_obuf_i/O
                                       net (fo=0)                   0.000    10.570    ETH0_RGMII_td[2]
                  T12                                                               r  ETH0_RGMII_td[2] (OUT)
  ---------------------------------------------------------------------------------    -------------------

                                       (clock snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                                    4.000     4.000 r  
                  L16                                               0.000     4.000 r  ETH0_CLK125 (IN)
                                       net (fo=0)                   0.000     4.000    ETH0_CLK125
                  L16                                                               r  ETH0_CLK125_IBUF_inst/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.766     4.766 r  ETH0_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.751     6.517    ETH0_CLK125_IBUF
                  BUFGCTRL_X0Y19                                                    r  ETH0_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.589 r  ETH0_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.264     7.853    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
                  OLOGIC_X1Y94                                                      r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/C
                  OLOGIC_X1Y94         ODDR (Prop_oddr_C_Q)         0.344     8.197 f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                                       net (fo=1, routed)           0.001     8.198    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
                  U13                                                               f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/I
                  U13                  OBUF (Prop_obuf_I_O)         1.703     9.901 f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                                       net (fo=0)                   0.000     9.901    ETH0_RGMII_txc
                  U13                                                               f  ETH0_RGMII_txc (OUT)
                                       clock pessimism              0.449    10.349    
                                       output delay                 1.000    11.349    
  ---------------------------------------------------------------------------------
                                       required time                         11.349    
                                       arrival time                         -10.570    
  ---------------------------------------------------------------------------------
                                       slack                                  0.779    

Slack (MET) :             0.799ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH0_RGMII_td[0]
                            (output port clocked by snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - eth0_clk125 fall@4.000ns)
  Data Path Delay:        2.214ns  (logic 2.213ns (99.955%)  route 0.001ns (0.045%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        2.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.901ns = ( 17.901 - 12.000 ) 
    Source Clock Delay      (SCD):    4.337ns = ( 8.337 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.449ns
  Timing Exception:       MultiCycle Path   Setup -end   0

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth0_clk125 fall edge)
                                                                    4.000     4.000 f  
                  L16                                               0.000     4.000 f  ETH0_CLK125 (IN)
                                       net (fo=0)                   0.000     4.000    ETH0_CLK125
                  L16                                                               f  ETH0_CLK125_IBUF_inst/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.898     4.898 f  ETH0_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.930     6.828    ETH0_CLK125_IBUF
                  BUFGCTRL_X0Y19                                                    f  ETH0_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.079     6.907 f  ETH0_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.430     8.337    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
                  OLOGIC_X1Y92         ODDR                                         f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       OLOGIC_X1Y92         ODDR (Prop_oddr_C_Q)         0.395     8.732 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/Q
                                       net (fo=1, routed)           0.001     8.733    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[0]
    Routing       V12                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[0].rgmii_txd_obuf_i/I
    Routing       V12                  OBUF (Prop_obuf_I_O)         1.818    10.550 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[0].rgmii_txd_obuf_i/O
                                       net (fo=0)                   0.000    10.550    ETH0_RGMII_td[0]
                  V12                                                               r  ETH0_RGMII_td[0] (OUT)
  ---------------------------------------------------------------------------------    -------------------

                                       (clock snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                                    4.000     4.000 r  
                  L16                                               0.000     4.000 r  ETH0_CLK125 (IN)
                                       net (fo=0)                   0.000     4.000    ETH0_CLK125
                  L16                                                               r  ETH0_CLK125_IBUF_inst/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.766     4.766 r  ETH0_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.751     6.517    ETH0_CLK125_IBUF
                  BUFGCTRL_X0Y19                                                    r  ETH0_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.589 r  ETH0_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.264     7.853    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
                  OLOGIC_X1Y94                                                      r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/C
                  OLOGIC_X1Y94         ODDR (Prop_oddr_C_Q)         0.344     8.197 f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                                       net (fo=1, routed)           0.001     8.198    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
                  U13                                                               f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/I
                  U13                  OBUF (Prop_obuf_I_O)         1.703     9.901 f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                                       net (fo=0)                   0.000     9.901    ETH0_RGMII_txc
                  U13                                                               f  ETH0_RGMII_txc (OUT)
                                       clock pessimism              0.449    10.349    
                                       output delay                 1.000    11.349    
  ---------------------------------------------------------------------------------
                                       required time                         11.349    
                                       arrival time                         -10.550    
  ---------------------------------------------------------------------------------
                                       slack                                  0.799    

Slack (MET) :             0.814ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH0_RGMII_td[1]
                            (output port clocked by snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - eth0_clk125 fall@4.000ns)
  Data Path Delay:        2.199ns  (logic 2.198ns (99.955%)  route 0.001ns (0.045%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        2.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.901ns = ( 17.901 - 12.000 ) 
    Source Clock Delay      (SCD):    4.337ns = ( 8.337 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.449ns
  Timing Exception:       MultiCycle Path   Setup -end   0

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth0_clk125 fall edge)
                                                                    4.000     4.000 f  
                  L16                                               0.000     4.000 f  ETH0_CLK125 (IN)
                                       net (fo=0)                   0.000     4.000    ETH0_CLK125
                  L16                                                               f  ETH0_CLK125_IBUF_inst/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.898     4.898 f  ETH0_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.930     6.828    ETH0_CLK125_IBUF
                  BUFGCTRL_X0Y19                                                    f  ETH0_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.079     6.907 f  ETH0_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.430     8.337    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
                  OLOGIC_X1Y91         ODDR                                         f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       OLOGIC_X1Y91         ODDR (Prop_oddr_C_Q)         0.395     8.732 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/Q
                                       net (fo=1, routed)           0.001     8.733    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[1]
    Routing       W13                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[1].rgmii_txd_obuf_i/I
    Routing       W13                  OBUF (Prop_obuf_I_O)         1.803    10.535 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[1].rgmii_txd_obuf_i/O
                                       net (fo=0)                   0.000    10.535    ETH0_RGMII_td[1]
                  W13                                                               r  ETH0_RGMII_td[1] (OUT)
  ---------------------------------------------------------------------------------    -------------------

                                       (clock snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                                    4.000     4.000 r  
                  L16                                               0.000     4.000 r  ETH0_CLK125 (IN)
                                       net (fo=0)                   0.000     4.000    ETH0_CLK125
                  L16                                                               r  ETH0_CLK125_IBUF_inst/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.766     4.766 r  ETH0_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.751     6.517    ETH0_CLK125_IBUF
                  BUFGCTRL_X0Y19                                                    r  ETH0_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.589 r  ETH0_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.264     7.853    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
                  OLOGIC_X1Y94                                                      r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/C
                  OLOGIC_X1Y94         ODDR (Prop_oddr_C_Q)         0.344     8.197 f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                                       net (fo=1, routed)           0.001     8.198    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
                  U13                                                               f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/I
                  U13                  OBUF (Prop_obuf_I_O)         1.703     9.901 f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                                       net (fo=0)                   0.000     9.901    ETH0_RGMII_txc
                  U13                                                               f  ETH0_RGMII_txc (OUT)
                                       clock pessimism              0.449    10.349    
                                       output delay                 1.000    11.349    
  ---------------------------------------------------------------------------------
                                       required time                         11.349    
                                       arrival time                         -10.535    
  ---------------------------------------------------------------------------------
                                       slack                                  0.814    

Slack (MET) :             0.823ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
                            (falling edge-triggered cell ODDR clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH0_RGMII_tx_ctl
                            (output port clocked by snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - eth0_clk125 fall@4.000ns)
  Data Path Delay:        2.191ns  (logic 2.190ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        2.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.901ns = ( 17.901 - 12.000 ) 
    Source Clock Delay      (SCD):    4.336ns = ( 8.336 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.449ns
  Timing Exception:       MultiCycle Path   Setup -end   0

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth0_clk125 fall edge)
                                                                    4.000     4.000 f  
                  L16                                               0.000     4.000 f  ETH0_CLK125 (IN)
                                       net (fo=0)                   0.000     4.000    ETH0_CLK125
                  L16                                                               f  ETH0_CLK125_IBUF_inst/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.898     4.898 f  ETH0_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.930     6.828    ETH0_CLK125_IBUF
                  BUFGCTRL_X0Y19                                                    f  ETH0_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.079     6.907 f  ETH0_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.429     8.336    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
                  OLOGIC_X1Y89         ODDR                                         f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       OLOGIC_X1Y89         ODDR (Prop_oddr_C_Q)         0.395     8.731 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/Q
                                       net (fo=1, routed)           0.001     8.732    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_tx_ctl_obuf
    Routing       T15                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_tx_ctl_obuf_i/I
    Routing       T15                  OBUF (Prop_obuf_I_O)         1.795    10.526 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_tx_ctl_obuf_i/O
                                       net (fo=0)                   0.000    10.526    ETH0_RGMII_tx_ctl
                  T15                                                               r  ETH0_RGMII_tx_ctl (OUT)
  ---------------------------------------------------------------------------------    -------------------

                                       (clock snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                                    4.000     4.000 r  
                  L16                                               0.000     4.000 r  ETH0_CLK125 (IN)
                                       net (fo=0)                   0.000     4.000    ETH0_CLK125
                  L16                                                               r  ETH0_CLK125_IBUF_inst/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.766     4.766 r  ETH0_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.751     6.517    ETH0_CLK125_IBUF
                  BUFGCTRL_X0Y19                                                    r  ETH0_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.589 r  ETH0_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.264     7.853    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
                  OLOGIC_X1Y94                                                      r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/C
                  OLOGIC_X1Y94         ODDR (Prop_oddr_C_Q)         0.344     8.197 f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                                       net (fo=1, routed)           0.001     8.198    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
                  U13                                                               f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/I
                  U13                  OBUF (Prop_obuf_I_O)         1.703     9.901 f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                                       net (fo=0)                   0.000     9.901    ETH0_RGMII_txc
                  U13                                                               f  ETH0_RGMII_txc (OUT)
                                       clock pessimism              0.449    10.349    
                                       output delay                 1.000    11.349    
  ---------------------------------------------------------------------------------
                                       required time                         11.349    
                                       arrival time                         -10.526    
  ---------------------------------------------------------------------------------
                                       slack                                  0.823    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.096ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
                            (rising edge-triggered cell ODDR clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH0_RGMII_tx_ctl
                            (output port clocked by snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - eth0_clk125 rise@8.000ns)
  Data Path Delay:        2.003ns  (logic 2.002ns (99.950%)  route 0.001ns (0.050%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        2.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.573ns = ( 10.573 - 4.000 ) 
    Source Clock Delay      (SCD):    3.852ns = ( 11.852 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth0_clk125 rise edge)
                                                                    8.000     8.000 r  
                  L16                                               0.000     8.000 r  ETH0_CLK125 (IN)
                                       net (fo=0)                   0.000     8.000    ETH0_CLK125
                  L16                                                               r  ETH0_CLK125_IBUF_inst/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.766     8.766 r  ETH0_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.751    10.517    ETH0_CLK125_IBUF
                  BUFGCTRL_X0Y19                                                    r  ETH0_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    10.589 r  ETH0_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.263    11.852    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
                  OLOGIC_X1Y89         ODDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       OLOGIC_X1Y89         ODDR (Prop_oddr_C_Q)         0.344    12.196 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/Q
                                       net (fo=1, routed)           0.001    12.197    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_tx_ctl_obuf
    Routing       T15                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_tx_ctl_obuf_i/I
    Routing       T15                  OBUF (Prop_obuf_I_O)         1.658    13.855 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_tx_ctl_obuf_i/O
                                       net (fo=0)                   0.000    13.855    ETH0_RGMII_tx_ctl
                  T15                                                               r  ETH0_RGMII_tx_ctl (OUT)
  ---------------------------------------------------------------------------------    -------------------

                                       (clock snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                                    4.000     4.000 r  
                  L16                                               0.000     4.000 r  ETH0_CLK125 (IN)
                                       net (fo=0)                   0.000     4.000    ETH0_CLK125
                  L16                                                               r  ETH0_CLK125_IBUF_inst/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.898     4.898 r  ETH0_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.930     6.828    ETH0_CLK125_IBUF
                  BUFGCTRL_X0Y19                                                    r  ETH0_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.079     6.907 r  ETH0_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.430     8.337    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
                  OLOGIC_X1Y94                                                      r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/C
                  OLOGIC_X1Y94         ODDR (Prop_oddr_C_Q)         0.395     8.732 f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                                       net (fo=1, routed)           0.001     8.733    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
                  U13                                                               f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/I
                  U13                  OBUF (Prop_obuf_I_O)         1.840    10.573 f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                                       net (fo=0)                   0.000    10.573    ETH0_RGMII_txc
                  U13                                                               f  ETH0_RGMII_txc (OUT)
                                       clock pessimism             -0.449    10.124    
                                       clock uncertainty            0.035    10.159    
                                       output delay                 2.600    12.759    
  ---------------------------------------------------------------------------------
                                       required time                        -12.759    
                                       arrival time                          13.855    
  ---------------------------------------------------------------------------------
                                       slack                                  1.096    

Slack (MET) :             1.104ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH0_RGMII_td[1]
                            (output port clocked by snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - eth0_clk125 rise@8.000ns)
  Data Path Delay:        2.011ns  (logic 2.010ns (99.950%)  route 0.001ns (0.050%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        2.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.573ns = ( 10.573 - 4.000 ) 
    Source Clock Delay      (SCD):    3.853ns = ( 11.853 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth0_clk125 rise edge)
                                                                    8.000     8.000 r  
                  L16                                               0.000     8.000 r  ETH0_CLK125 (IN)
                                       net (fo=0)                   0.000     8.000    ETH0_CLK125
                  L16                                                               r  ETH0_CLK125_IBUF_inst/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.766     8.766 r  ETH0_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.751    10.517    ETH0_CLK125_IBUF
                  BUFGCTRL_X0Y19                                                    r  ETH0_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    10.589 r  ETH0_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.264    11.853    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
                  OLOGIC_X1Y91         ODDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       OLOGIC_X1Y91         ODDR (Prop_oddr_C_Q)         0.344    12.197 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/Q
                                       net (fo=1, routed)           0.001    12.198    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[1]
    Routing       W13                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[1].rgmii_txd_obuf_i/I
    Routing       W13                  OBUF (Prop_obuf_I_O)         1.666    13.864 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[1].rgmii_txd_obuf_i/O
                                       net (fo=0)                   0.000    13.864    ETH0_RGMII_td[1]
                  W13                                                               r  ETH0_RGMII_td[1] (OUT)
  ---------------------------------------------------------------------------------    -------------------

                                       (clock snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                                    4.000     4.000 r  
                  L16                                               0.000     4.000 r  ETH0_CLK125 (IN)
                                       net (fo=0)                   0.000     4.000    ETH0_CLK125
                  L16                                                               r  ETH0_CLK125_IBUF_inst/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.898     4.898 r  ETH0_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.930     6.828    ETH0_CLK125_IBUF
                  BUFGCTRL_X0Y19                                                    r  ETH0_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.079     6.907 r  ETH0_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.430     8.337    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
                  OLOGIC_X1Y94                                                      r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/C
                  OLOGIC_X1Y94         ODDR (Prop_oddr_C_Q)         0.395     8.732 f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                                       net (fo=1, routed)           0.001     8.733    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
                  U13                                                               f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/I
                  U13                  OBUF (Prop_obuf_I_O)         1.840    10.573 f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                                       net (fo=0)                   0.000    10.573    ETH0_RGMII_txc
                  U13                                                               f  ETH0_RGMII_txc (OUT)
                                       clock pessimism             -0.449    10.124    
                                       clock uncertainty            0.035    10.159    
                                       output delay                 2.600    12.759    
  ---------------------------------------------------------------------------------
                                       required time                        -12.759    
                                       arrival time                          13.864    
  ---------------------------------------------------------------------------------
                                       slack                                  1.104    

Slack (MET) :             1.119ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH0_RGMII_td[0]
                            (output port clocked by snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - eth0_clk125 rise@8.000ns)
  Data Path Delay:        2.026ns  (logic 2.025ns (99.951%)  route 0.001ns (0.049%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        2.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.573ns = ( 10.573 - 4.000 ) 
    Source Clock Delay      (SCD):    3.853ns = ( 11.853 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth0_clk125 rise edge)
                                                                    8.000     8.000 r  
                  L16                                               0.000     8.000 r  ETH0_CLK125 (IN)
                                       net (fo=0)                   0.000     8.000    ETH0_CLK125
                  L16                                                               r  ETH0_CLK125_IBUF_inst/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.766     8.766 r  ETH0_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.751    10.517    ETH0_CLK125_IBUF
                  BUFGCTRL_X0Y19                                                    r  ETH0_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    10.589 r  ETH0_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.264    11.853    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
                  OLOGIC_X1Y92         ODDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       OLOGIC_X1Y92         ODDR (Prop_oddr_C_Q)         0.344    12.197 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/Q
                                       net (fo=1, routed)           0.001    12.198    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[0]
    Routing       V12                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[0].rgmii_txd_obuf_i/I
    Routing       V12                  OBUF (Prop_obuf_I_O)         1.681    13.879 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[0].rgmii_txd_obuf_i/O
                                       net (fo=0)                   0.000    13.879    ETH0_RGMII_td[0]
                  V12                                                               r  ETH0_RGMII_td[0] (OUT)
  ---------------------------------------------------------------------------------    -------------------

                                       (clock snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                                    4.000     4.000 r  
                  L16                                               0.000     4.000 r  ETH0_CLK125 (IN)
                                       net (fo=0)                   0.000     4.000    ETH0_CLK125
                  L16                                                               r  ETH0_CLK125_IBUF_inst/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.898     4.898 r  ETH0_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.930     6.828    ETH0_CLK125_IBUF
                  BUFGCTRL_X0Y19                                                    r  ETH0_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.079     6.907 r  ETH0_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.430     8.337    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
                  OLOGIC_X1Y94                                                      r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/C
                  OLOGIC_X1Y94         ODDR (Prop_oddr_C_Q)         0.395     8.732 f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                                       net (fo=1, routed)           0.001     8.733    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
                  U13                                                               f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/I
                  U13                  OBUF (Prop_obuf_I_O)         1.840    10.573 f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                                       net (fo=0)                   0.000    10.573    ETH0_RGMII_txc
                  U13                                                               f  ETH0_RGMII_txc (OUT)
                                       clock pessimism             -0.449    10.124    
                                       clock uncertainty            0.035    10.159    
                                       output delay                 2.600    12.759    
  ---------------------------------------------------------------------------------
                                       required time                        -12.759    
                                       arrival time                          13.879    
  ---------------------------------------------------------------------------------
                                       slack                                  1.119    

Slack (MET) :             1.138ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH0_RGMII_td[2]
                            (output port clocked by snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - eth0_clk125 rise@8.000ns)
  Data Path Delay:        2.044ns  (logic 2.043ns (99.951%)  route 0.001ns (0.049%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        2.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.573ns = ( 10.573 - 4.000 ) 
    Source Clock Delay      (SCD):    3.854ns = ( 11.854 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth0_clk125 rise edge)
                                                                    8.000     8.000 r  
                  L16                                               0.000     8.000 r  ETH0_CLK125 (IN)
                                       net (fo=0)                   0.000     8.000    ETH0_CLK125
                  L16                                                               r  ETH0_CLK125_IBUF_inst/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.766     8.766 r  ETH0_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.751    10.517    ETH0_CLK125_IBUF
                  BUFGCTRL_X0Y19                                                    r  ETH0_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    10.589 r  ETH0_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.265    11.854    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
                  OLOGIC_X1Y96         ODDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       OLOGIC_X1Y96         ODDR (Prop_oddr_C_Q)         0.344    12.198 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/Q
                                       net (fo=1, routed)           0.001    12.199    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[2]
    Routing       T12                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[2].rgmii_txd_obuf_i/I
    Routing       T12                  OBUF (Prop_obuf_I_O)         1.699    13.897 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[2].rgmii_txd_obuf_i/O
                                       net (fo=0)                   0.000    13.897    ETH0_RGMII_td[2]
                  T12                                                               r  ETH0_RGMII_td[2] (OUT)
  ---------------------------------------------------------------------------------    -------------------

                                       (clock snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                                    4.000     4.000 r  
                  L16                                               0.000     4.000 r  ETH0_CLK125 (IN)
                                       net (fo=0)                   0.000     4.000    ETH0_CLK125
                  L16                                                               r  ETH0_CLK125_IBUF_inst/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.898     4.898 r  ETH0_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.930     6.828    ETH0_CLK125_IBUF
                  BUFGCTRL_X0Y19                                                    r  ETH0_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.079     6.907 r  ETH0_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.430     8.337    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
                  OLOGIC_X1Y94                                                      r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/C
                  OLOGIC_X1Y94         ODDR (Prop_oddr_C_Q)         0.395     8.732 f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                                       net (fo=1, routed)           0.001     8.733    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
                  U13                                                               f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/I
                  U13                  OBUF (Prop_obuf_I_O)         1.840    10.573 f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                                       net (fo=0)                   0.000    10.573    ETH0_RGMII_txc
                  U13                                                               f  ETH0_RGMII_txc (OUT)
                                       clock pessimism             -0.449    10.124    
                                       clock uncertainty            0.035    10.159    
                                       output delay                 2.600    12.759    
  ---------------------------------------------------------------------------------
                                       required time                        -12.759    
                                       arrival time                          13.897    
  ---------------------------------------------------------------------------------
                                       slack                                  1.138    

Slack (MET) :             1.144ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH0_RGMII_td[3]
                            (output port clocked by snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - eth0_clk125 rise@8.000ns)
  Data Path Delay:        2.050ns  (logic 2.049ns (99.951%)  route 0.001ns (0.049%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        2.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.573ns = ( 10.573 - 4.000 ) 
    Source Clock Delay      (SCD):    3.854ns = ( 11.854 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth0_clk125 rise edge)
                                                                    8.000     8.000 r  
                  L16                                               0.000     8.000 r  ETH0_CLK125 (IN)
                                       net (fo=0)                   0.000     8.000    ETH0_CLK125
                  L16                                                               r  ETH0_CLK125_IBUF_inst/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.766     8.766 r  ETH0_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.751    10.517    ETH0_CLK125_IBUF
                  BUFGCTRL_X0Y19                                                    r  ETH0_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    10.589 r  ETH0_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.265    11.854    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
                  OLOGIC_X1Y95         ODDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       OLOGIC_X1Y95         ODDR (Prop_oddr_C_Q)         0.344    12.198 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/Q
                                       net (fo=1, routed)           0.001    12.199    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[3]
    Routing       U12                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[3].rgmii_txd_obuf_i/I
    Routing       U12                  OBUF (Prop_obuf_I_O)         1.705    13.904 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[3].rgmii_txd_obuf_i/O
                                       net (fo=0)                   0.000    13.904    ETH0_RGMII_td[3]
                  U12                                                               r  ETH0_RGMII_td[3] (OUT)
  ---------------------------------------------------------------------------------    -------------------

                                       (clock snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                                    4.000     4.000 r  
                  L16                                               0.000     4.000 r  ETH0_CLK125 (IN)
                                       net (fo=0)                   0.000     4.000    ETH0_CLK125
                  L16                                                               r  ETH0_CLK125_IBUF_inst/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.898     4.898 r  ETH0_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.930     6.828    ETH0_CLK125_IBUF
                  BUFGCTRL_X0Y19                                                    r  ETH0_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.079     6.907 r  ETH0_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.430     8.337    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
                  OLOGIC_X1Y94                                                      r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/C
                  OLOGIC_X1Y94         ODDR (Prop_oddr_C_Q)         0.395     8.732 f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                                       net (fo=1, routed)           0.001     8.733    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
                  U13                                                               f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/I
                  U13                  OBUF (Prop_obuf_I_O)         1.840    10.573 f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                                       net (fo=0)                   0.000    10.573    ETH0_RGMII_txc
                  U13                                                               f  ETH0_RGMII_txc (OUT)
                                       clock pessimism             -0.449    10.124    
                                       clock uncertainty            0.035    10.159    
                                       output delay                 2.600    12.759    
  ---------------------------------------------------------------------------------
                                       required time                        -12.759    
                                       arrival time                          13.904    
  ---------------------------------------------------------------------------------
                                       slack                                  1.144    





---------------------------------------------------------------------------------------------------
From Clock:  snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_rx_clk
  To Clock:  eth0_rgmii_rxclk

Setup :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.755ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (required time - arrival time)
  Source:                 ETH0_RGMII_rd[1]
                            (input port clocked by snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (eth0_rgmii_rxclk fall@4.000ns - snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.258ns  (logic 2.258ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        0.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.963ns = ( 12.963 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                                    4.000     4.000 f  
                                       ideal clock network latency
                                                                    0.000     4.000    
                                       input delay                 -1.500     2.500    
                  W15                                               0.000     2.500 r  ETH0_RGMII_rd[1] (IN)
                                       net (fo=0)                   0.000     2.500    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[1]
    Routing       W15                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[1].rgmii_rxd_ibuf_i/I
    Routing       W15                  IBUF (Prop_ibuf_I_O)         0.482     2.982 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[1].rgmii_rxd_ibuf_i/O
                                       net (fo=1, routed)           0.000     2.982    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[1]
    Routing       IDELAY_X1Y79                                                      r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[1].delay_rgmii_rxd/IDATAIN
    Routing       IDELAY_X1Y79         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                                    1.777     4.758 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                                       net (fo=1, routed)           0.000     4.758    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_1
    Routing       ILOGIC_X1Y79         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth0_rgmii_rxclk fall edge)
                                                                    4.000     4.000 f  
                  U18                                               0.000     4.000 f  ETH0_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     4.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
                  U18                                                               f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.212     4.212 f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           0.179     4.391    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFIO_X1Y6                                                        f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/I
                  BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.483     4.874 f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                                       net (fo=5, routed)           0.089     4.963    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
                  ILOGIC_X1Y79         IDDR                                         f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
                                       clock pessimism              0.000     4.963    
                                       clock uncertainty           -0.025     4.938    
                  ILOGIC_X1Y79         IDDR (Setup_iddr_C_D)       -0.002     4.936    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in
  ---------------------------------------------------------------------------------
                                       required time                          4.936    
                                       arrival time                          -4.758    
  ---------------------------------------------------------------------------------
                                       slack                                  0.178    

Slack (MET) :             0.179ns  (required time - arrival time)
  Source:                 ETH0_RGMII_rd[0]
                            (input port clocked by snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (eth0_rgmii_rxclk fall@4.000ns - snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.258ns  (logic 2.258ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        0.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.963ns = ( 12.963 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                                    4.000     4.000 f  
                                       ideal clock network latency
                                                                    0.000     4.000    
                                       input delay                 -1.500     2.500    
                  V15                                               0.000     2.500 r  ETH0_RGMII_rd[0] (IN)
                                       net (fo=0)                   0.000     2.500    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[0]
    Routing       V15                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[0].rgmii_rxd_ibuf_i/I
    Routing       V15                  IBUF (Prop_ibuf_I_O)         0.481     2.981 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[0].rgmii_rxd_ibuf_i/O
                                       net (fo=1, routed)           0.000     2.981    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[0]
    Routing       IDELAY_X1Y80                                                      r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[0].delay_rgmii_rxd/IDATAIN
    Routing       IDELAY_X1Y80         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                                    1.777     4.758 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                                       net (fo=1, routed)           0.000     4.758    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_0
    Routing       ILOGIC_X1Y80         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth0_rgmii_rxclk fall edge)
                                                                    4.000     4.000 f  
                  U18                                               0.000     4.000 f  ETH0_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     4.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
                  U18                                                               f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.212     4.212 f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           0.179     4.391    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFIO_X1Y6                                                        f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/I
                  BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.483     4.874 f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                                       net (fo=5, routed)           0.089     4.963    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
                  ILOGIC_X1Y80         IDDR                                         f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
                                       clock pessimism              0.000     4.963    
                                       clock uncertainty           -0.025     4.938    
                  ILOGIC_X1Y80         IDDR (Setup_iddr_C_D)       -0.002     4.936    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in
  ---------------------------------------------------------------------------------
                                       required time                          4.936    
                                       arrival time                          -4.758    
  ---------------------------------------------------------------------------------
                                       slack                                  0.179    

Slack (MET) :             0.192ns  (required time - arrival time)
  Source:                 ETH0_RGMII_rd[2]
                            (input port clocked by snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (eth0_rgmii_rxclk fall@4.000ns - snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.249ns  (logic 2.249ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        0.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.968ns = ( 12.968 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                                    4.000     4.000 f  
                                       ideal clock network latency
                                                                    0.000     4.000    
                                       input delay                 -1.500     2.500    
                  Y16                                               0.000     2.500 r  ETH0_RGMII_rd[2] (IN)
                                       net (fo=0)                   0.000     2.500    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[2]
    Routing       Y16                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[2].rgmii_rxd_ibuf_i/I
    Routing       Y16                  IBUF (Prop_ibuf_I_O)         0.472     2.972 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[2].rgmii_rxd_ibuf_i/O
                                       net (fo=1, routed)           0.000     2.972    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[2]
    Routing       IDELAY_X1Y86                                                      r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[2].delay_rgmii_rxd/IDATAIN
    Routing       IDELAY_X1Y86         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                                    1.777     4.749 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                                       net (fo=1, routed)           0.000     4.749    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_2
    Routing       ILOGIC_X1Y86         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth0_rgmii_rxclk fall edge)
                                                                    4.000     4.000 f  
                  U18                                               0.000     4.000 f  ETH0_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     4.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
                  U18                                                               f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.212     4.212 f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           0.179     4.391    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFIO_X1Y6                                                        f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/I
                  BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.483     4.874 f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                                       net (fo=5, routed)           0.094     4.968    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
                  ILOGIC_X1Y86         IDDR                                         f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
                                       clock pessimism              0.000     4.968    
                                       clock uncertainty           -0.025     4.943    
                  ILOGIC_X1Y86         IDDR (Setup_iddr_C_D)       -0.002     4.941    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in
  ---------------------------------------------------------------------------------
                                       required time                          4.941    
                                       arrival time                          -4.749    
  ---------------------------------------------------------------------------------
                                       slack                                  0.192    

Slack (MET) :             0.195ns  (required time - arrival time)
  Source:                 ETH0_RGMII_rd[3]
                            (input port clocked by snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (eth0_rgmii_rxclk fall@4.000ns - snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.246ns  (logic 2.246ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        0.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.968ns = ( 12.968 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                                    4.000     4.000 f  
                                       ideal clock network latency
                                                                    0.000     4.000    
                                       input delay                 -1.500     2.500    
                  Y17                                               0.000     2.500 r  ETH0_RGMII_rd[3] (IN)
                                       net (fo=0)                   0.000     2.500    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[3]
    Routing       Y17                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[3].rgmii_rxd_ibuf_i/I
    Routing       Y17                  IBUF (Prop_ibuf_I_O)         0.469     2.969 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[3].rgmii_rxd_ibuf_i/O
                                       net (fo=1, routed)           0.000     2.969    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[3]
    Routing       IDELAY_X1Y85                                                      r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[3].delay_rgmii_rxd/IDATAIN
    Routing       IDELAY_X1Y85         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                                    1.777     4.746 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                                       net (fo=1, routed)           0.000     4.746    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_3
    Routing       ILOGIC_X1Y85         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth0_rgmii_rxclk fall edge)
                                                                    4.000     4.000 f  
                  U18                                               0.000     4.000 f  ETH0_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     4.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
                  U18                                                               f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.212     4.212 f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           0.179     4.391    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFIO_X1Y6                                                        f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/I
                  BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.483     4.874 f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                                       net (fo=5, routed)           0.094     4.968    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
                  ILOGIC_X1Y85         IDDR                                         f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
                                       clock pessimism              0.000     4.968    
                                       clock uncertainty           -0.025     4.943    
                  ILOGIC_X1Y85         IDDR (Setup_iddr_C_D)       -0.002     4.941    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in
  ---------------------------------------------------------------------------------
                                       required time                          4.941    
                                       arrival time                          -4.746    
  ---------------------------------------------------------------------------------
                                       slack                                  0.195    

Slack (MET) :             0.248ns  (required time - arrival time)
  Source:                 ETH0_RGMII_rx_ctl
                            (input port clocked by snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (eth0_rgmii_rxclk fall@4.000ns - snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.183ns  (logic 2.183ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        0.958ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.958ns = ( 12.958 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                                    4.000     4.000 f  
                                       ideal clock network latency
                                                                    0.000     4.000    
                                       input delay                 -1.500     2.500    
                  U19                                               0.000     2.500 r  ETH0_RGMII_rx_ctl (IN)
                                       net (fo=0)                   0.000     2.500    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rx_ctl
    Routing       U19                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rx_ctl_ibuf_i/I
    Routing       U19                  IBUF (Prop_ibuf_I_O)         0.406     2.906 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rx_ctl_ibuf_i/O
                                       net (fo=1, routed)           0.000     2.906    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rx_ctl
    Routing       IDELAY_X1Y75                                                      r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.delay_rgmii_rx_ctl/IDATAIN
    Routing       IDELAY_X1Y75         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                                    1.777     4.683 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.delay_rgmii_rx_ctl/DATAOUT
                                       net (fo=1, routed)           0.000     4.683    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rx_ctl_delay
    Routing       ILOGIC_X1Y75         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth0_rgmii_rxclk fall edge)
                                                                    4.000     4.000 f  
                  U18                                               0.000     4.000 f  ETH0_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     4.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
                  U18                                                               f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.212     4.212 f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           0.179     4.391    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFIO_X1Y6                                                        f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/I
                  BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.483     4.874 f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                                       net (fo=5, routed)           0.084     4.958    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
                  ILOGIC_X1Y75         IDDR                                         f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                                       clock pessimism              0.000     4.958    
                                       clock uncertainty           -0.025     4.933    
                  ILOGIC_X1Y75         IDDR (Setup_iddr_C_D)       -0.002     4.931    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in
  ---------------------------------------------------------------------------------
                                       required time                          4.931    
                                       arrival time                          -4.683    
  ---------------------------------------------------------------------------------
                                       slack                                  0.248    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 ETH0_RGMII_rx_ctl
                            (input port clocked by snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (eth0_rgmii_rxclk rise@-8.000ns - snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.283ns  (logic 2.283ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        2.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.565ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                                   -4.000    -4.000 f  
                                       ideal clock network latency
                                                                    0.000    -4.000    
                                       input delay                 -2.800    -6.800    
                  U19                                               0.000    -6.800 r  ETH0_RGMII_rx_ctl (IN)
                                       net (fo=0)                   0.000    -6.800    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rx_ctl
    Routing       U19                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rx_ctl_ibuf_i/I
    Routing       U19                  IBUF (Prop_ibuf_I_O)         0.706    -6.094 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rx_ctl_ibuf_i/O
                                       net (fo=1, routed)           0.000    -6.094    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rx_ctl
    Routing       IDELAY_X1Y75                                                      r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.delay_rgmii_rx_ctl/IDATAIN
    Routing       IDELAY_X1Y75         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                                    1.577    -4.517 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.delay_rgmii_rx_ctl/DATAOUT
                                       net (fo=1, routed)           0.000    -4.517    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rx_ctl_delay
    Routing       ILOGIC_X1Y75         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth0_rgmii_rxclk rise edge)
                                                                   -8.000    -8.000 r  
                  U18                                               0.000    -8.000 r  ETH0_RGMII_rxc (IN)
                                       net (fo=0)                   0.000    -8.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
                  U18                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.832    -7.168 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           0.362    -6.806    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFIO_X1Y6                                                        r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/I
                  BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.160    -5.646 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                                       net (fo=5, routed)           0.211    -5.435    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
                  ILOGIC_X1Y75         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                                       clock pessimism              0.000    -5.435    
                                       clock uncertainty            0.025    -5.410    
                  ILOGIC_X1Y75         IDDR (Hold_iddr_C_D)         0.138    -5.272    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in
  ---------------------------------------------------------------------------------
                                       required time                          5.272    
                                       arrival time                          -4.517    
  ---------------------------------------------------------------------------------
                                       slack                                  0.755    

Slack (MET) :             0.800ns  (arrival time - required time)
  Source:                 ETH0_RGMII_rd[3]
                            (input port clocked by snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (eth0_rgmii_rxclk rise@-8.000ns - snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.346ns  (logic 2.346ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        2.583ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.583ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                                   -4.000    -4.000 f  
                                       ideal clock network latency
                                                                    0.000    -4.000    
                                       input delay                 -2.800    -6.800    
                  Y17                                               0.000    -6.800 r  ETH0_RGMII_rd[3] (IN)
                                       net (fo=0)                   0.000    -6.800    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[3]
    Routing       Y17                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[3].rgmii_rxd_ibuf_i/I
    Routing       Y17                  IBUF (Prop_ibuf_I_O)         0.769    -6.031 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[3].rgmii_rxd_ibuf_i/O
                                       net (fo=1, routed)           0.000    -6.031    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[3]
    Routing       IDELAY_X1Y85                                                      r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[3].delay_rgmii_rxd/IDATAIN
    Routing       IDELAY_X1Y85         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                                    1.577    -4.454 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                                       net (fo=1, routed)           0.000    -4.454    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_3
    Routing       ILOGIC_X1Y85         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth0_rgmii_rxclk rise edge)
                                                                   -8.000    -8.000 r  
                  U18                                               0.000    -8.000 r  ETH0_RGMII_rxc (IN)
                                       net (fo=0)                   0.000    -8.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
                  U18                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.832    -7.168 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           0.362    -6.806    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFIO_X1Y6                                                        r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/I
                  BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.160    -5.646 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                                       net (fo=5, routed)           0.229    -5.417    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
                  ILOGIC_X1Y85         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
                                       clock pessimism              0.000    -5.417    
                                       clock uncertainty            0.025    -5.392    
                  ILOGIC_X1Y85         IDDR (Hold_iddr_C_D)         0.138    -5.254    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in
  ---------------------------------------------------------------------------------
                                       required time                          5.254    
                                       arrival time                          -4.454    
  ---------------------------------------------------------------------------------
                                       slack                                  0.800    

Slack (MET) :             0.802ns  (arrival time - required time)
  Source:                 ETH0_RGMII_rd[2]
                            (input port clocked by snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (eth0_rgmii_rxclk fall@-4.000ns - snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.349ns  (logic 2.349ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        2.583ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.583ns = ( 6.583 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_rx_clk rise edge)
                                                                    0.000     0.000 r  
                                       ideal clock network latency
                                                                    0.000     0.000    
                                       input delay                 -2.800    -2.800    
                  Y16                                               0.000    -2.800 r  ETH0_RGMII_rd[2] (IN)
                                       net (fo=0)                   0.000    -2.800    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[2]
    Routing       Y16                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[2].rgmii_rxd_ibuf_i/I
    Routing       Y16                  IBUF (Prop_ibuf_I_O)         0.771    -2.029 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[2].rgmii_rxd_ibuf_i/O
                                       net (fo=1, routed)           0.000    -2.029    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[2]
    Routing       IDELAY_X1Y86                                                      r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[2].delay_rgmii_rxd/IDATAIN
    Routing       IDELAY_X1Y86         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                                    1.577    -0.451 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                                       net (fo=1, routed)           0.000    -0.451    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_2
    Routing       ILOGIC_X1Y86         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth0_rgmii_rxclk fall edge)
                                                                   -4.000    -4.000 f  
                  U18                                               0.000    -4.000 f  ETH0_RGMII_rxc (IN)
                                       net (fo=0)                   0.000    -4.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
                  U18                                                               f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.832    -3.168 f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           0.362    -2.806    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFIO_X1Y6                                                        f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/I
                  BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.160    -1.646 f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                                       net (fo=5, routed)           0.229    -1.417    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
                  ILOGIC_X1Y86         IDDR                                         f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
                                       clock pessimism              0.000    -1.417    
                                       clock uncertainty            0.025    -1.392    
                  ILOGIC_X1Y86         IDDR (Hold_iddr_C_D)         0.138    -1.254    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in
  ---------------------------------------------------------------------------------
                                       required time                          1.254    
                                       arrival time                          -0.451    
  ---------------------------------------------------------------------------------
                                       slack                                  0.802    

Slack (MET) :             0.821ns  (arrival time - required time)
  Source:                 ETH0_RGMII_rd[0]
                            (input port clocked by snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (eth0_rgmii_rxclk fall@-4.000ns - snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.357ns  (logic 2.357ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        2.573ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.573ns = ( 6.573 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_rx_clk rise edge)
                                                                    0.000     0.000 r  
                                       ideal clock network latency
                                                                    0.000     0.000    
                                       input delay                 -2.800    -2.800    
                  V15                                               0.000    -2.800 r  ETH0_RGMII_rd[0] (IN)
                                       net (fo=0)                   0.000    -2.800    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[0]
    Routing       V15                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[0].rgmii_rxd_ibuf_i/I
    Routing       V15                  IBUF (Prop_ibuf_I_O)         0.780    -2.020 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[0].rgmii_rxd_ibuf_i/O
                                       net (fo=1, routed)           0.000    -2.020    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[0]
    Routing       IDELAY_X1Y80                                                      r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[0].delay_rgmii_rxd/IDATAIN
    Routing       IDELAY_X1Y80         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                                    1.577    -0.443 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                                       net (fo=1, routed)           0.000    -0.443    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_0
    Routing       ILOGIC_X1Y80         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth0_rgmii_rxclk fall edge)
                                                                   -4.000    -4.000 f  
                  U18                                               0.000    -4.000 f  ETH0_RGMII_rxc (IN)
                                       net (fo=0)                   0.000    -4.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
                  U18                                                               f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.832    -3.168 f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           0.362    -2.806    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFIO_X1Y6                                                        f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/I
                  BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.160    -1.646 f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                                       net (fo=5, routed)           0.219    -1.427    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
                  ILOGIC_X1Y80         IDDR                                         f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
                                       clock pessimism              0.000    -1.427    
                                       clock uncertainty            0.025    -1.402    
                  ILOGIC_X1Y80         IDDR (Hold_iddr_C_D)         0.138    -1.264    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in
  ---------------------------------------------------------------------------------
                                       required time                          1.264    
                                       arrival time                          -0.443    
  ---------------------------------------------------------------------------------
                                       slack                                  0.821    

Slack (MET) :             0.822ns  (arrival time - required time)
  Source:                 ETH0_RGMII_rd[1]
                            (input port clocked by snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (eth0_rgmii_rxclk rise@-8.000ns - snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.358ns  (logic 2.358ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        2.573ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.573ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                                   -4.000    -4.000 f  
                                       ideal clock network latency
                                                                    0.000    -4.000    
                                       input delay                 -2.800    -6.800    
                  W15                                               0.000    -6.800 r  ETH0_RGMII_rd[1] (IN)
                                       net (fo=0)                   0.000    -6.800    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[1]
    Routing       W15                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[1].rgmii_rxd_ibuf_i/I
    Routing       W15                  IBUF (Prop_ibuf_I_O)         0.781    -6.019 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[1].rgmii_rxd_ibuf_i/O
                                       net (fo=1, routed)           0.000    -6.019    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[1]
    Routing       IDELAY_X1Y79                                                      r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[1].delay_rgmii_rxd/IDATAIN
    Routing       IDELAY_X1Y79         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                                    1.577    -4.442 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                                       net (fo=1, routed)           0.000    -4.442    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_1
    Routing       ILOGIC_X1Y79         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth0_rgmii_rxclk rise edge)
                                                                   -8.000    -8.000 r  
                  U18                                               0.000    -8.000 r  ETH0_RGMII_rxc (IN)
                                       net (fo=0)                   0.000    -8.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
                  U18                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.832    -7.168 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           0.362    -6.806    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFIO_X1Y6                                                        r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/I
                  BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.160    -5.646 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                                       net (fo=5, routed)           0.219    -5.427    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
                  ILOGIC_X1Y79         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
                                       clock pessimism              0.000    -5.427    
                                       clock uncertainty            0.025    -5.402    
                  ILOGIC_X1Y79         IDDR (Hold_iddr_C_D)         0.138    -5.264    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in
  ---------------------------------------------------------------------------------
                                       required time                          5.264    
                                       arrival time                          -4.442    
  ---------------------------------------------------------------------------------
                                       slack                                  0.822    





---------------------------------------------------------------------------------------------------
From Clock:  eth1_clk125
  To Clock:  snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.794ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.046ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.794ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_RGMII_td[3]
                            (output port clocked by snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk fall@4.000ns - eth1_clk125 fall@4.000ns)
  Data Path Delay:        2.217ns  (logic 2.216ns (99.955%)  route 0.001ns (0.045%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        2.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.814ns = ( 17.814 - 12.000 ) 
    Source Clock Delay      (SCD):    4.251ns = ( 8.251 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.448ns
  Timing Exception:       MultiCycle Path   Setup -end   0

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth1_clk125 fall edge)
                                                                    4.000     4.000 f  
                  K17                                               0.000     4.000 f  ETH1_CLK125 (IN)
                                       net (fo=0)                   0.000     4.000    ETH1_CLK125
                  K17                                                               f  ETH1_CLK125_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.809     4.809 f  ETH1_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.930     6.739    ETH1_CLK125_IBUF
                  BUFGCTRL_X0Y20                                                    f  ETH1_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.079     6.818 f  ETH1_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.433     8.251    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
                  OLOGIC_X1Y98         ODDR                                         f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       OLOGIC_X1Y98         ODDR (Prop_oddr_C_Q)         0.395     8.646 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/Q
                                       net (fo=1, routed)           0.001     8.647    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_txd_obuf[3]
    Routing       T11                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/obuf_data[3].rgmii_txd_obuf_i/I
    Routing       T11                  OBUF (Prop_obuf_I_O)         1.821    10.468 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/obuf_data[3].rgmii_txd_obuf_i/O
                                       net (fo=0)                   0.000    10.468    ETH1_RGMII_td[3]
                  T11                                                               r  ETH1_RGMII_td[3] (OUT)
  ---------------------------------------------------------------------------------    -------------------

                                       (clock snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk fall edge)
                                                                    4.000     4.000 r  
                  K17                                               0.000     4.000 r  ETH1_CLK125 (IN)
                                       net (fo=0)                   0.000     4.000    ETH1_CLK125
                  K17                                                               r  ETH1_CLK125_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.678     4.678 r  ETH1_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.751     6.429    ETH1_CLK125_IBUF
                  BUFGCTRL_X0Y20                                                    r  ETH1_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072     6.501 r  ETH1_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.264     7.765    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
                  OLOGIC_X1Y93                                                      r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/C
                  OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.344     8.109 f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                                       net (fo=1, routed)           0.001     8.110    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/I
                  V13                                                               f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/I
                  V13                  OBUF (Prop_obuf_I_O)         1.704     9.814 f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                                       net (fo=0)                   0.000     9.814    ETH1_RGMII_txc
                  V13                                                               f  ETH1_RGMII_txc (OUT)
                                       clock pessimism              0.448    10.262    
                                       output delay                 1.000    11.262    
  ---------------------------------------------------------------------------------
                                       required time                         11.262    
                                       arrival time                         -10.468    
  ---------------------------------------------------------------------------------
                                       slack                                  0.794    

Slack (MET) :             0.801ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_RGMII_td[2]
                            (output port clocked by snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk fall@4.000ns - eth1_clk125 fall@4.000ns)
  Data Path Delay:        2.210ns  (logic 2.209ns (99.955%)  route 0.001ns (0.045%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        2.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.814ns = ( 17.814 - 12.000 ) 
    Source Clock Delay      (SCD):    4.251ns = ( 8.251 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.448ns
  Timing Exception:       MultiCycle Path   Setup -end   0

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth1_clk125 fall edge)
                                                                    4.000     4.000 f  
                  K17                                               0.000     4.000 f  ETH1_CLK125 (IN)
                                       net (fo=0)                   0.000     4.000    ETH1_CLK125
                  K17                                                               f  ETH1_CLK125_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.809     4.809 f  ETH1_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.930     6.739    ETH1_CLK125_IBUF
                  BUFGCTRL_X0Y20                                                    f  ETH1_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.079     6.818 f  ETH1_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.433     8.251    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
                  OLOGIC_X1Y97         ODDR                                         f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       OLOGIC_X1Y97         ODDR (Prop_oddr_C_Q)         0.395     8.646 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/Q
                                       net (fo=1, routed)           0.001     8.647    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_txd_obuf[2]
    Routing       T10                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/obuf_data[2].rgmii_txd_obuf_i/I
    Routing       T10                  OBUF (Prop_obuf_I_O)         1.814    10.461 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/obuf_data[2].rgmii_txd_obuf_i/O
                                       net (fo=0)                   0.000    10.461    ETH1_RGMII_td[2]
                  T10                                                               r  ETH1_RGMII_td[2] (OUT)
  ---------------------------------------------------------------------------------    -------------------

                                       (clock snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk fall edge)
                                                                    4.000     4.000 r  
                  K17                                               0.000     4.000 r  ETH1_CLK125 (IN)
                                       net (fo=0)                   0.000     4.000    ETH1_CLK125
                  K17                                                               r  ETH1_CLK125_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.678     4.678 r  ETH1_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.751     6.429    ETH1_CLK125_IBUF
                  BUFGCTRL_X0Y20                                                    r  ETH1_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072     6.501 r  ETH1_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.264     7.765    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
                  OLOGIC_X1Y93                                                      r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/C
                  OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.344     8.109 f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                                       net (fo=1, routed)           0.001     8.110    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/I
                  V13                                                               f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/I
                  V13                  OBUF (Prop_obuf_I_O)         1.704     9.814 f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                                       net (fo=0)                   0.000     9.814    ETH1_RGMII_txc
                  V13                                                               f  ETH1_RGMII_txc (OUT)
                                       clock pessimism              0.448    10.262    
                                       output delay                 1.000    11.262    
  ---------------------------------------------------------------------------------
                                       required time                         11.262    
                                       arrival time                         -10.461    
  ---------------------------------------------------------------------------------
                                       slack                                  0.801    

Slack (MET) :             0.819ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
                            (falling edge-triggered cell ODDR clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_RGMII_tx_ctl
                            (output port clocked by snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk fall@4.000ns - eth1_clk125 fall@4.000ns)
  Data Path Delay:        2.196ns  (logic 2.195ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        2.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.814ns = ( 17.814 - 12.000 ) 
    Source Clock Delay      (SCD):    4.247ns = ( 8.247 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.448ns
  Timing Exception:       MultiCycle Path   Setup -end   0

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth1_clk125 fall edge)
                                                                    4.000     4.000 f  
                  K17                                               0.000     4.000 f  ETH1_CLK125 (IN)
                                       net (fo=0)                   0.000     4.000    ETH1_CLK125
                  K17                                                               f  ETH1_CLK125_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.809     4.809 f  ETH1_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.930     6.739    ETH1_CLK125_IBUF
                  BUFGCTRL_X0Y20                                                    f  ETH1_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.079     6.818 f  ETH1_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.429     8.247    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
                  OLOGIC_X1Y90         ODDR                                         f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       OLOGIC_X1Y90         ODDR (Prop_oddr_C_Q)         0.395     8.642 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/Q
                                       net (fo=1, routed)           0.001     8.643    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_tx_ctl_obuf
    Routing       T14                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_tx_ctl_obuf_i/I
    Routing       T14                  OBUF (Prop_obuf_I_O)         1.800    10.442 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_tx_ctl_obuf_i/O
                                       net (fo=0)                   0.000    10.442    ETH1_RGMII_tx_ctl
                  T14                                                               r  ETH1_RGMII_tx_ctl (OUT)
  ---------------------------------------------------------------------------------    -------------------

                                       (clock snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk fall edge)
                                                                    4.000     4.000 r  
                  K17                                               0.000     4.000 r  ETH1_CLK125 (IN)
                                       net (fo=0)                   0.000     4.000    ETH1_CLK125
                  K17                                                               r  ETH1_CLK125_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.678     4.678 r  ETH1_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.751     6.429    ETH1_CLK125_IBUF
                  BUFGCTRL_X0Y20                                                    r  ETH1_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072     6.501 r  ETH1_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.264     7.765    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
                  OLOGIC_X1Y93                                                      r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/C
                  OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.344     8.109 f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                                       net (fo=1, routed)           0.001     8.110    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/I
                  V13                                                               f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/I
                  V13                  OBUF (Prop_obuf_I_O)         1.704     9.814 f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                                       net (fo=0)                   0.000     9.814    ETH1_RGMII_txc
                  V13                                                               f  ETH1_RGMII_txc (OUT)
                                       clock pessimism              0.448    10.262    
                                       output delay                 1.000    11.262    
  ---------------------------------------------------------------------------------
                                       required time                         11.262    
                                       arrival time                         -10.442    
  ---------------------------------------------------------------------------------
                                       slack                                  0.819    

Slack (MET) :             0.845ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_RGMII_td[1]
                            (output port clocked by snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk fall@4.000ns - eth1_clk125 fall@4.000ns)
  Data Path Delay:        2.170ns  (logic 2.169ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        2.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.814ns = ( 17.814 - 12.000 ) 
    Source Clock Delay      (SCD):    4.247ns = ( 8.247 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.448ns
  Timing Exception:       MultiCycle Path   Setup -end   0

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth1_clk125 fall edge)
                                                                    4.000     4.000 f  
                  K17                                               0.000     4.000 f  ETH1_CLK125 (IN)
                                       net (fo=0)                   0.000     4.000    ETH1_CLK125
                  K17                                                               f  ETH1_CLK125_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.809     4.809 f  ETH1_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.930     6.739    ETH1_CLK125_IBUF
                  BUFGCTRL_X0Y20                                                    f  ETH1_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.079     6.818 f  ETH1_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.429     8.247    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
                  OLOGIC_X1Y88         ODDR                                         f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       OLOGIC_X1Y88         ODDR (Prop_oddr_C_Q)         0.395     8.642 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/Q
                                       net (fo=1, routed)           0.001     8.643    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_txd_obuf[1]
    Routing       P14                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/obuf_data[1].rgmii_txd_obuf_i/I
    Routing       P14                  OBUF (Prop_obuf_I_O)         1.774    10.416 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/obuf_data[1].rgmii_txd_obuf_i/O
                                       net (fo=0)                   0.000    10.416    ETH1_RGMII_td[1]
                  P14                                                               r  ETH1_RGMII_td[1] (OUT)
  ---------------------------------------------------------------------------------    -------------------

                                       (clock snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk fall edge)
                                                                    4.000     4.000 r  
                  K17                                               0.000     4.000 r  ETH1_CLK125 (IN)
                                       net (fo=0)                   0.000     4.000    ETH1_CLK125
                  K17                                                               r  ETH1_CLK125_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.678     4.678 r  ETH1_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.751     6.429    ETH1_CLK125_IBUF
                  BUFGCTRL_X0Y20                                                    r  ETH1_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072     6.501 r  ETH1_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.264     7.765    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
                  OLOGIC_X1Y93                                                      r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/C
                  OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.344     8.109 f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                                       net (fo=1, routed)           0.001     8.110    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/I
                  V13                                                               f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/I
                  V13                  OBUF (Prop_obuf_I_O)         1.704     9.814 f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                                       net (fo=0)                   0.000     9.814    ETH1_RGMII_txc
                  V13                                                               f  ETH1_RGMII_txc (OUT)
                                       clock pessimism              0.448    10.262    
                                       output delay                 1.000    11.262    
  ---------------------------------------------------------------------------------
                                       required time                         11.262    
                                       arrival time                         -10.416    
  ---------------------------------------------------------------------------------
                                       slack                                  0.845    

Slack (MET) :             0.873ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_RGMII_td[0]
                            (output port clocked by snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk fall@4.000ns - eth1_clk125 fall@4.000ns)
  Data Path Delay:        2.142ns  (logic 2.141ns (99.953%)  route 0.001ns (0.047%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        2.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.814ns = ( 17.814 - 12.000 ) 
    Source Clock Delay      (SCD):    4.247ns = ( 8.247 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.448ns
  Timing Exception:       MultiCycle Path   Setup -end   0

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth1_clk125 fall edge)
                                                                    4.000     4.000 f  
                  K17                                               0.000     4.000 f  ETH1_CLK125 (IN)
                                       net (fo=0)                   0.000     4.000    ETH1_CLK125
                  K17                                                               f  ETH1_CLK125_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.809     4.809 f  ETH1_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.930     6.739    ETH1_CLK125_IBUF
                  BUFGCTRL_X0Y20                                                    f  ETH1_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.079     6.818 f  ETH1_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.429     8.247    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
                  OLOGIC_X1Y87         ODDR                                         f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       OLOGIC_X1Y87         ODDR (Prop_oddr_C_Q)         0.395     8.642 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/Q
                                       net (fo=1, routed)           0.001     8.643    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_txd_obuf[0]
    Routing       R14                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/obuf_data[0].rgmii_txd_obuf_i/I
    Routing       R14                  OBUF (Prop_obuf_I_O)         1.746    10.389 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/obuf_data[0].rgmii_txd_obuf_i/O
                                       net (fo=0)                   0.000    10.389    ETH1_RGMII_td[0]
                  R14                                                               r  ETH1_RGMII_td[0] (OUT)
  ---------------------------------------------------------------------------------    -------------------

                                       (clock snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk fall edge)
                                                                    4.000     4.000 r  
                  K17                                               0.000     4.000 r  ETH1_CLK125 (IN)
                                       net (fo=0)                   0.000     4.000    ETH1_CLK125
                  K17                                                               r  ETH1_CLK125_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.678     4.678 r  ETH1_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.751     6.429    ETH1_CLK125_IBUF
                  BUFGCTRL_X0Y20                                                    r  ETH1_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072     6.501 r  ETH1_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.264     7.765    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
                  OLOGIC_X1Y93                                                      r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/C
                  OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.344     8.109 f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                                       net (fo=1, routed)           0.001     8.110    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/I
                  V13                                                               f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/I
                  V13                  OBUF (Prop_obuf_I_O)         1.704     9.814 f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                                       net (fo=0)                   0.000     9.814    ETH1_RGMII_txc
                  V13                                                               f  ETH1_RGMII_txc (OUT)
                                       clock pessimism              0.448    10.262    
                                       output delay                 1.000    11.262    
  ---------------------------------------------------------------------------------
                                       required time                         11.262    
                                       arrival time                         -10.389    
  ---------------------------------------------------------------------------------
                                       slack                                  0.873    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.046ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_RGMII_td[0]
                            (output port clocked by snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk fall@4.000ns - eth1_clk125 rise@8.000ns)
  Data Path Delay:        1.955ns  (logic 1.954ns (99.949%)  route 0.001ns (0.051%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        2.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.485ns = ( 10.485 - 4.000 ) 
    Source Clock Delay      (SCD):    3.764ns = ( 11.764 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth1_clk125 rise edge)
                                                                    8.000     8.000 r  
                  K17                                               0.000     8.000 r  ETH1_CLK125 (IN)
                                       net (fo=0)                   0.000     8.000    ETH1_CLK125
                  K17                                                               r  ETH1_CLK125_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.678     8.678 r  ETH1_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.751    10.429    ETH1_CLK125_IBUF
                  BUFGCTRL_X0Y20                                                    r  ETH1_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    10.501 r  ETH1_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.263    11.764    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
                  OLOGIC_X1Y87         ODDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       OLOGIC_X1Y87         ODDR (Prop_oddr_C_Q)         0.344    12.108 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/Q
                                       net (fo=1, routed)           0.001    12.109    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_txd_obuf[0]
    Routing       R14                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/obuf_data[0].rgmii_txd_obuf_i/I
    Routing       R14                  OBUF (Prop_obuf_I_O)         1.610    13.719 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/obuf_data[0].rgmii_txd_obuf_i/O
                                       net (fo=0)                   0.000    13.719    ETH1_RGMII_td[0]
                  R14                                                               r  ETH1_RGMII_td[0] (OUT)
  ---------------------------------------------------------------------------------    -------------------

                                       (clock snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk fall edge)
                                                                    4.000     4.000 r  
                  K17                                               0.000     4.000 r  ETH1_CLK125 (IN)
                                       net (fo=0)                   0.000     4.000    ETH1_CLK125
                  K17                                                               r  ETH1_CLK125_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.809     4.809 r  ETH1_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.930     6.739    ETH1_CLK125_IBUF
                  BUFGCTRL_X0Y20                                                    r  ETH1_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.079     6.818 r  ETH1_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.430     8.248    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
                  OLOGIC_X1Y93                                                      r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/C
                  OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.395     8.643 f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                                       net (fo=1, routed)           0.001     8.644    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/I
                  V13                                                               f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/I
                  V13                  OBUF (Prop_obuf_I_O)         1.841    10.485 f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                                       net (fo=0)                   0.000    10.485    ETH1_RGMII_txc
                  V13                                                               f  ETH1_RGMII_txc (OUT)
                                       clock pessimism             -0.448    10.037    
                                       clock uncertainty            0.035    10.073    
                                       output delay                 2.600    12.673    
  ---------------------------------------------------------------------------------
                                       required time                        -12.673    
                                       arrival time                          13.719    
  ---------------------------------------------------------------------------------
                                       slack                                  1.046    

Slack (MET) :             1.074ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_RGMII_td[1]
                            (output port clocked by snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk fall@4.000ns - eth1_clk125 rise@8.000ns)
  Data Path Delay:        1.983ns  (logic 1.982ns (99.950%)  route 0.001ns (0.050%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        2.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.485ns = ( 10.485 - 4.000 ) 
    Source Clock Delay      (SCD):    3.764ns = ( 11.764 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth1_clk125 rise edge)
                                                                    8.000     8.000 r  
                  K17                                               0.000     8.000 r  ETH1_CLK125 (IN)
                                       net (fo=0)                   0.000     8.000    ETH1_CLK125
                  K17                                                               r  ETH1_CLK125_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.678     8.678 r  ETH1_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.751    10.429    ETH1_CLK125_IBUF
                  BUFGCTRL_X0Y20                                                    r  ETH1_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    10.501 r  ETH1_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.263    11.764    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
                  OLOGIC_X1Y88         ODDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       OLOGIC_X1Y88         ODDR (Prop_oddr_C_Q)         0.344    12.108 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/Q
                                       net (fo=1, routed)           0.001    12.109    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_txd_obuf[1]
    Routing       P14                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/obuf_data[1].rgmii_txd_obuf_i/I
    Routing       P14                  OBUF (Prop_obuf_I_O)         1.638    13.746 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/obuf_data[1].rgmii_txd_obuf_i/O
                                       net (fo=0)                   0.000    13.746    ETH1_RGMII_td[1]
                  P14                                                               r  ETH1_RGMII_td[1] (OUT)
  ---------------------------------------------------------------------------------    -------------------

                                       (clock snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk fall edge)
                                                                    4.000     4.000 r  
                  K17                                               0.000     4.000 r  ETH1_CLK125 (IN)
                                       net (fo=0)                   0.000     4.000    ETH1_CLK125
                  K17                                                               r  ETH1_CLK125_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.809     4.809 r  ETH1_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.930     6.739    ETH1_CLK125_IBUF
                  BUFGCTRL_X0Y20                                                    r  ETH1_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.079     6.818 r  ETH1_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.430     8.248    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
                  OLOGIC_X1Y93                                                      r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/C
                  OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.395     8.643 f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                                       net (fo=1, routed)           0.001     8.644    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/I
                  V13                                                               f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/I
                  V13                  OBUF (Prop_obuf_I_O)         1.841    10.485 f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                                       net (fo=0)                   0.000    10.485    ETH1_RGMII_txc
                  V13                                                               f  ETH1_RGMII_txc (OUT)
                                       clock pessimism             -0.448    10.037    
                                       clock uncertainty            0.035    10.073    
                                       output delay                 2.600    12.673    
  ---------------------------------------------------------------------------------
                                       required time                        -12.673    
                                       arrival time                          13.746    
  ---------------------------------------------------------------------------------
                                       slack                                  1.074    

Slack (MET) :             1.099ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
                            (rising edge-triggered cell ODDR clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_RGMII_tx_ctl
                            (output port clocked by snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk fall@4.000ns - eth1_clk125 rise@8.000ns)
  Data Path Delay:        2.008ns  (logic 2.007ns (99.950%)  route 0.001ns (0.050%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        2.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.485ns = ( 10.485 - 4.000 ) 
    Source Clock Delay      (SCD):    3.764ns = ( 11.764 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth1_clk125 rise edge)
                                                                    8.000     8.000 r  
                  K17                                               0.000     8.000 r  ETH1_CLK125 (IN)
                                       net (fo=0)                   0.000     8.000    ETH1_CLK125
                  K17                                                               r  ETH1_CLK125_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.678     8.678 r  ETH1_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.751    10.429    ETH1_CLK125_IBUF
                  BUFGCTRL_X0Y20                                                    r  ETH1_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    10.501 r  ETH1_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.263    11.764    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
                  OLOGIC_X1Y90         ODDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       OLOGIC_X1Y90         ODDR (Prop_oddr_C_Q)         0.344    12.108 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/Q
                                       net (fo=1, routed)           0.001    12.109    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_tx_ctl_obuf
    Routing       T14                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_tx_ctl_obuf_i/I
    Routing       T14                  OBUF (Prop_obuf_I_O)         1.663    13.772 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_tx_ctl_obuf_i/O
                                       net (fo=0)                   0.000    13.772    ETH1_RGMII_tx_ctl
                  T14                                                               r  ETH1_RGMII_tx_ctl (OUT)
  ---------------------------------------------------------------------------------    -------------------

                                       (clock snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk fall edge)
                                                                    4.000     4.000 r  
                  K17                                               0.000     4.000 r  ETH1_CLK125 (IN)
                                       net (fo=0)                   0.000     4.000    ETH1_CLK125
                  K17                                                               r  ETH1_CLK125_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.809     4.809 r  ETH1_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.930     6.739    ETH1_CLK125_IBUF
                  BUFGCTRL_X0Y20                                                    r  ETH1_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.079     6.818 r  ETH1_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.430     8.248    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
                  OLOGIC_X1Y93                                                      r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/C
                  OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.395     8.643 f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                                       net (fo=1, routed)           0.001     8.644    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/I
                  V13                                                               f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/I
                  V13                  OBUF (Prop_obuf_I_O)         1.841    10.485 f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                                       net (fo=0)                   0.000    10.485    ETH1_RGMII_txc
                  V13                                                               f  ETH1_RGMII_txc (OUT)
                                       clock pessimism             -0.448    10.037    
                                       clock uncertainty            0.035    10.073    
                                       output delay                 2.600    12.673    
  ---------------------------------------------------------------------------------
                                       required time                        -12.673    
                                       arrival time                          13.772    
  ---------------------------------------------------------------------------------
                                       slack                                  1.099    

Slack (MET) :             1.117ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_RGMII_td[2]
                            (output port clocked by snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk fall@4.000ns - eth1_clk125 rise@8.000ns)
  Data Path Delay:        2.023ns  (logic 2.022ns (99.951%)  route 0.001ns (0.049%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        2.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.485ns = ( 10.485 - 4.000 ) 
    Source Clock Delay      (SCD):    3.767ns = ( 11.767 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth1_clk125 rise edge)
                                                                    8.000     8.000 r  
                  K17                                               0.000     8.000 r  ETH1_CLK125 (IN)
                                       net (fo=0)                   0.000     8.000    ETH1_CLK125
                  K17                                                               r  ETH1_CLK125_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.678     8.678 r  ETH1_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.751    10.429    ETH1_CLK125_IBUF
                  BUFGCTRL_X0Y20                                                    r  ETH1_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    10.501 r  ETH1_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.266    11.767    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
                  OLOGIC_X1Y97         ODDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       OLOGIC_X1Y97         ODDR (Prop_oddr_C_Q)         0.344    12.111 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/Q
                                       net (fo=1, routed)           0.001    12.112    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_txd_obuf[2]
    Routing       T10                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/obuf_data[2].rgmii_txd_obuf_i/I
    Routing       T10                  OBUF (Prop_obuf_I_O)         1.678    13.789 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/obuf_data[2].rgmii_txd_obuf_i/O
                                       net (fo=0)                   0.000    13.789    ETH1_RGMII_td[2]
                  T10                                                               r  ETH1_RGMII_td[2] (OUT)
  ---------------------------------------------------------------------------------    -------------------

                                       (clock snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk fall edge)
                                                                    4.000     4.000 r  
                  K17                                               0.000     4.000 r  ETH1_CLK125 (IN)
                                       net (fo=0)                   0.000     4.000    ETH1_CLK125
                  K17                                                               r  ETH1_CLK125_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.809     4.809 r  ETH1_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.930     6.739    ETH1_CLK125_IBUF
                  BUFGCTRL_X0Y20                                                    r  ETH1_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.079     6.818 r  ETH1_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.430     8.248    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
                  OLOGIC_X1Y93                                                      r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/C
                  OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.395     8.643 f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                                       net (fo=1, routed)           0.001     8.644    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/I
                  V13                                                               f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/I
                  V13                  OBUF (Prop_obuf_I_O)         1.841    10.485 f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                                       net (fo=0)                   0.000    10.485    ETH1_RGMII_txc
                  V13                                                               f  ETH1_RGMII_txc (OUT)
                                       clock pessimism             -0.448    10.037    
                                       clock uncertainty            0.035    10.073    
                                       output delay                 2.600    12.673    
  ---------------------------------------------------------------------------------
                                       required time                        -12.673    
                                       arrival time                          13.789    
  ---------------------------------------------------------------------------------
                                       slack                                  1.117    

Slack (MET) :             1.123ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_RGMII_td[3]
                            (output port clocked by snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk fall@4.000ns - eth1_clk125 rise@8.000ns)
  Data Path Delay:        2.029ns  (logic 2.028ns (99.951%)  route 0.001ns (0.049%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        2.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.485ns = ( 10.485 - 4.000 ) 
    Source Clock Delay      (SCD):    3.767ns = ( 11.767 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock eth1_clk125 rise edge)
                                                                    8.000     8.000 r  
                  K17                                               0.000     8.000 r  ETH1_CLK125 (IN)
                                       net (fo=0)                   0.000     8.000    ETH1_CLK125
                  K17                                                               r  ETH1_CLK125_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.678     8.678 r  ETH1_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.751    10.429    ETH1_CLK125_IBUF
                  BUFGCTRL_X0Y20                                                    r  ETH1_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    10.501 r  ETH1_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.266    11.767    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
                  OLOGIC_X1Y98         ODDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       OLOGIC_X1Y98         ODDR (Prop_oddr_C_Q)         0.344    12.111 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/Q
                                       net (fo=1, routed)           0.001    12.112    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_txd_obuf[3]
    Routing       T11                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/obuf_data[3].rgmii_txd_obuf_i/I
    Routing       T11                  OBUF (Prop_obuf_I_O)         1.684    13.796 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/obuf_data[3].rgmii_txd_obuf_i/O
                                       net (fo=0)                   0.000    13.796    ETH1_RGMII_td[3]
                  T11                                                               r  ETH1_RGMII_td[3] (OUT)
  ---------------------------------------------------------------------------------    -------------------

                                       (clock snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk fall edge)
                                                                    4.000     4.000 r  
                  K17                                               0.000     4.000 r  ETH1_CLK125 (IN)
                                       net (fo=0)                   0.000     4.000    ETH1_CLK125
                  K17                                                               r  ETH1_CLK125_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.809     4.809 r  ETH1_CLK125_IBUF_inst/O
                                       net (fo=1, routed)           1.930     6.739    ETH1_CLK125_IBUF
                  BUFGCTRL_X0Y20                                                    r  ETH1_CLK125_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.079     6.818 r  ETH1_CLK125_IBUF_BUFG_inst/O
                                       net (fo=47, routed)          1.430     8.248    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
                  OLOGIC_X1Y93                                                      r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/C
                  OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.395     8.643 f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                                       net (fo=1, routed)           0.001     8.644    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/I
                  V13                                                               f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/I
                  V13                  OBUF (Prop_obuf_I_O)         1.841    10.485 f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                                       net (fo=0)                   0.000    10.485    ETH1_RGMII_txc
                  V13                                                               f  ETH1_RGMII_txc (OUT)
                                       clock pessimism             -0.448    10.037    
                                       clock uncertainty            0.035    10.073    
                                       output delay                 2.600    12.673    
  ---------------------------------------------------------------------------------
                                       required time                        -12.673    
                                       arrival time                          13.796    
  ---------------------------------------------------------------------------------
                                       slack                                  1.123    





---------------------------------------------------------------------------------------------------
From Clock:  snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_rx_clk
  To Clock:  eth1_rgmii_rxclk

Setup :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.681ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 ETH1_RGMII_rd[1]
                            (input port clocked by snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (eth1_rgmii_rxclk fall@4.000ns - snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.280ns  (logic 2.280ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.055ns = ( 13.055 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_rx_clk fall edge)
                                                                    4.000     4.000 f  
                                       ideal clock network latency
                                                                    0.000     4.000    
                                       input delay                 -1.500     2.500    
                  W14                                               0.000     2.500 r  ETH1_RGMII_rd[1] (IN)
                                       net (fo=0)                   0.000     2.500    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxd[1]
    Routing       W14                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/ibuf_data[1].rgmii_rxd_ibuf_i/I
    Routing       W14                  IBUF (Prop_ibuf_I_O)         0.503     3.003 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/ibuf_data[1].rgmii_rxd_ibuf_i/O
                                       net (fo=1, routed)           0.000     3.003    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[1]
    Routing       IDELAY_X1Y84                                                      r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[1].delay_rgmii_rxd/IDATAIN
    Routing       IDELAY_X1Y84         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                                    1.777     4.780 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                                       net (fo=1, routed)           0.000     4.780    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_1
    Routing       ILOGIC_X1Y84         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth1_rgmii_rxclk fall edge)
                                                                    4.000     4.000 f  
                  U14                                               0.000     4.000 f  ETH1_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     4.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
                  U14                                                               f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/I
                  U14                  IBUF (Prop_ibuf_I_O)         0.302     4.302 f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           0.179     4.481    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFIO_X1Y7                                                        f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/I
                  BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       0.483     4.964 f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                                       net (fo=5, routed)           0.091     5.055    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
                  ILOGIC_X1Y84         IDDR                                         f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
                                       clock pessimism              0.000     5.055    
                                       clock uncertainty           -0.025     5.030    
                  ILOGIC_X1Y84         IDDR (Setup_iddr_C_D)       -0.002     5.028    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in
  ---------------------------------------------------------------------------------
                                       required time                          5.028    
                                       arrival time                          -4.780    
  ---------------------------------------------------------------------------------
                                       slack                                  0.249    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 ETH1_RGMII_rx_ctl
                            (input port clocked by snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (eth1_rgmii_rxclk fall@4.000ns - snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.264ns  (logic 2.264ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.050ns = ( 13.050 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_rx_clk fall edge)
                                                                    4.000     4.000 f  
                                       ideal clock network latency
                                                                    0.000     4.000    
                                       input delay                 -1.500     2.500    
                  U15                                               0.000     2.500 r  ETH1_RGMII_rx_ctl (IN)
                                       net (fo=0)                   0.000     2.500    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rx_ctl
    Routing       U15                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rx_ctl_ibuf_i/I
    Routing       U15                  IBUF (Prop_ibuf_I_O)         0.487     2.987 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rx_ctl_ibuf_i/O
                                       net (fo=1, routed)           0.000     2.987    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rx_ctl
    Routing       IDELAY_X1Y77                                                      r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.delay_rgmii_rx_ctl/IDATAIN
    Routing       IDELAY_X1Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                                    1.777     4.764 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.delay_rgmii_rx_ctl/DATAOUT
                                       net (fo=1, routed)           0.000     4.764    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rx_ctl_delay
    Routing       ILOGIC_X1Y77         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth1_rgmii_rxclk fall edge)
                                                                    4.000     4.000 f  
                  U14                                               0.000     4.000 f  ETH1_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     4.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
                  U14                                                               f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/I
                  U14                  IBUF (Prop_ibuf_I_O)         0.302     4.302 f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           0.179     4.481    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFIO_X1Y7                                                        f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/I
                  BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       0.483     4.964 f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                                       net (fo=5, routed)           0.086     5.050    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
                  ILOGIC_X1Y77         IDDR                                         f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                                       clock pessimism              0.000     5.050    
                                       clock uncertainty           -0.025     5.025    
                  ILOGIC_X1Y77         IDDR (Setup_iddr_C_D)       -0.002     5.023    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in
  ---------------------------------------------------------------------------------
                                       required time                          5.023    
                                       arrival time                          -4.764    
  ---------------------------------------------------------------------------------
                                       slack                                  0.259    

Slack (MET) :             0.260ns  (required time - arrival time)
  Source:                 ETH1_RGMII_rd[0]
                            (input port clocked by snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (eth1_rgmii_rxclk fall@4.000ns - snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.268ns  (logic 2.268ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.055ns = ( 13.055 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_rx_clk fall edge)
                                                                    4.000     4.000 f  
                                       ideal clock network latency
                                                                    0.000     4.000    
                                       input delay                 -1.500     2.500    
                  Y14                                               0.000     2.500 r  ETH1_RGMII_rd[0] (IN)
                                       net (fo=0)                   0.000     2.500    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxd[0]
    Routing       Y14                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/ibuf_data[0].rgmii_rxd_ibuf_i/I
    Routing       Y14                  IBUF (Prop_ibuf_I_O)         0.491     2.991 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/ibuf_data[0].rgmii_rxd_ibuf_i/O
                                       net (fo=1, routed)           0.000     2.991    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[0]
    Routing       IDELAY_X1Y83                                                      r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[0].delay_rgmii_rxd/IDATAIN
    Routing       IDELAY_X1Y83         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                                    1.777     4.768 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                                       net (fo=1, routed)           0.000     4.768    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_0
    Routing       ILOGIC_X1Y83         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth1_rgmii_rxclk fall edge)
                                                                    4.000     4.000 f  
                  U14                                               0.000     4.000 f  ETH1_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     4.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
                  U14                                                               f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/I
                  U14                  IBUF (Prop_ibuf_I_O)         0.302     4.302 f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           0.179     4.481    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFIO_X1Y7                                                        f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/I
                  BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       0.483     4.964 f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                                       net (fo=5, routed)           0.091     5.055    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
                  ILOGIC_X1Y83         IDDR                                         f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
                                       clock pessimism              0.000     5.055    
                                       clock uncertainty           -0.025     5.030    
                  ILOGIC_X1Y83         IDDR (Setup_iddr_C_D)       -0.002     5.028    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in
  ---------------------------------------------------------------------------------
                                       required time                          5.028    
                                       arrival time                          -4.768    
  ---------------------------------------------------------------------------------
                                       slack                                  0.260    

Slack (MET) :             0.301ns  (required time - arrival time)
  Source:                 ETH1_RGMII_rd[2]
                            (input port clocked by snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (eth1_rgmii_rxclk fall@4.000ns - snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.228ns  (logic 2.228ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.055ns = ( 13.055 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_rx_clk fall edge)
                                                                    4.000     4.000 f  
                                       ideal clock network latency
                                                                    0.000     4.000    
                                       input delay                 -1.500     2.500    
                  U17                                               0.000     2.500 r  ETH1_RGMII_rd[2] (IN)
                                       net (fo=0)                   0.000     2.500    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxd[2]
    Routing       U17                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/ibuf_data[2].rgmii_rxd_ibuf_i/I
    Routing       U17                  IBUF (Prop_ibuf_I_O)         0.451     2.951 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/ibuf_data[2].rgmii_rxd_ibuf_i/O
                                       net (fo=1, routed)           0.000     2.951    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[2]
    Routing       IDELAY_X1Y81                                                      r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[2].delay_rgmii_rxd/IDATAIN
    Routing       IDELAY_X1Y81         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                                    1.777     4.728 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                                       net (fo=1, routed)           0.000     4.728    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_2
    Routing       ILOGIC_X1Y81         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth1_rgmii_rxclk fall edge)
                                                                    4.000     4.000 f  
                  U14                                               0.000     4.000 f  ETH1_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     4.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
                  U14                                                               f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/I
                  U14                  IBUF (Prop_ibuf_I_O)         0.302     4.302 f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           0.179     4.481    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFIO_X1Y7                                                        f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/I
                  BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       0.483     4.964 f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                                       net (fo=5, routed)           0.091     5.055    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
                  ILOGIC_X1Y81         IDDR                                         f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
                                       clock pessimism              0.000     5.055    
                                       clock uncertainty           -0.025     5.030    
                  ILOGIC_X1Y81         IDDR (Setup_iddr_C_D)       -0.002     5.028    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in
  ---------------------------------------------------------------------------------
                                       required time                          5.028    
                                       arrival time                          -4.728    
  ---------------------------------------------------------------------------------
                                       slack                                  0.301    

Slack (MET) :             0.319ns  (required time - arrival time)
  Source:                 ETH1_RGMII_rd[3]
                            (input port clocked by snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (eth1_rgmii_rxclk fall@4.000ns - snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.210ns  (logic 2.210ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.055ns = ( 13.055 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_rx_clk fall edge)
                                                                    4.000     4.000 f  
                                       ideal clock network latency
                                                                    0.000     4.000    
                                       input delay                 -1.500     2.500    
                  T16                                               0.000     2.500 r  ETH1_RGMII_rd[3] (IN)
                                       net (fo=0)                   0.000     2.500    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxd[3]
    Routing       T16                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/ibuf_data[3].rgmii_rxd_ibuf_i/I
    Routing       T16                  IBUF (Prop_ibuf_I_O)         0.433     2.933 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/ibuf_data[3].rgmii_rxd_ibuf_i/O
                                       net (fo=1, routed)           0.000     2.933    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[3]
    Routing       IDELAY_X1Y82                                                      r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[3].delay_rgmii_rxd/IDATAIN
    Routing       IDELAY_X1Y82         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                                    1.777     4.710 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                                       net (fo=1, routed)           0.000     4.710    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_3
    Routing       ILOGIC_X1Y82         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth1_rgmii_rxclk fall edge)
                                                                    4.000     4.000 f  
                  U14                                               0.000     4.000 f  ETH1_RGMII_rxc (IN)
                                       net (fo=0)                   0.000     4.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
                  U14                                                               f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/I
                  U14                  IBUF (Prop_ibuf_I_O)         0.302     4.302 f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           0.179     4.481    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFIO_X1Y7                                                        f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/I
                  BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       0.483     4.964 f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                                       net (fo=5, routed)           0.091     5.055    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
                  ILOGIC_X1Y82         IDDR                                         f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
                                       clock pessimism              0.000     5.055    
                                       clock uncertainty           -0.025     5.030    
                  ILOGIC_X1Y82         IDDR (Setup_iddr_C_D)       -0.002     5.028    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in
  ---------------------------------------------------------------------------------
                                       required time                          5.028    
                                       arrival time                          -4.710    
  ---------------------------------------------------------------------------------
                                       slack                                  0.319    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 ETH1_RGMII_rd[3]
                            (input port clocked by snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (eth1_rgmii_rxclk rise@-8.000ns - snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.310ns  (logic 2.310ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        2.666ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.666ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_rx_clk fall edge)
                                                                   -4.000    -4.000 f  
                                       ideal clock network latency
                                                                    0.000    -4.000    
                                       input delay                 -2.800    -6.800    
                  T16                                               0.000    -6.800 r  ETH1_RGMII_rd[3] (IN)
                                       net (fo=0)                   0.000    -6.800    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxd[3]
    Routing       T16                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/ibuf_data[3].rgmii_rxd_ibuf_i/I
    Routing       T16                  IBUF (Prop_ibuf_I_O)         0.733    -6.067 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/ibuf_data[3].rgmii_rxd_ibuf_i/O
                                       net (fo=1, routed)           0.000    -6.067    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[3]
    Routing       IDELAY_X1Y82                                                      r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[3].delay_rgmii_rxd/IDATAIN
    Routing       IDELAY_X1Y82         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                                    1.577    -4.490 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                                       net (fo=1, routed)           0.000    -4.490    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_3
    Routing       ILOGIC_X1Y82         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth1_rgmii_rxclk rise edge)
                                                                   -8.000    -8.000 r  
                  U14                                               0.000    -8.000 r  ETH1_RGMII_rxc (IN)
                                       net (fo=0)                   0.000    -8.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
                  U14                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/I
                  U14                  IBUF (Prop_ibuf_I_O)         0.924    -7.076 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           0.362    -6.714    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFIO_X1Y7                                                        r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/I
                  BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       1.160    -5.554 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                                       net (fo=5, routed)           0.221    -5.334    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
                  ILOGIC_X1Y82         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
                                       clock pessimism              0.000    -5.334    
                                       clock uncertainty            0.025    -5.309    
                  ILOGIC_X1Y82         IDDR (Hold_iddr_C_D)         0.138    -5.171    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in
  ---------------------------------------------------------------------------------
                                       required time                          5.171    
                                       arrival time                          -4.490    
  ---------------------------------------------------------------------------------
                                       slack                                  0.681    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 ETH1_RGMII_rd[2]
                            (input port clocked by snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (eth1_rgmii_rxclk rise@-8.000ns - snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.328ns  (logic 2.328ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        2.666ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.666ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_rx_clk fall edge)
                                                                   -4.000    -4.000 f  
                                       ideal clock network latency
                                                                    0.000    -4.000    
                                       input delay                 -2.800    -6.800    
                  U17                                               0.000    -6.800 r  ETH1_RGMII_rd[2] (IN)
                                       net (fo=0)                   0.000    -6.800    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxd[2]
    Routing       U17                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/ibuf_data[2].rgmii_rxd_ibuf_i/I
    Routing       U17                  IBUF (Prop_ibuf_I_O)         0.750    -6.050 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/ibuf_data[2].rgmii_rxd_ibuf_i/O
                                       net (fo=1, routed)           0.000    -6.050    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[2]
    Routing       IDELAY_X1Y81                                                      r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[2].delay_rgmii_rxd/IDATAIN
    Routing       IDELAY_X1Y81         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                                    1.577    -4.472 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                                       net (fo=1, routed)           0.000    -4.472    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_2
    Routing       ILOGIC_X1Y81         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth1_rgmii_rxclk rise edge)
                                                                   -8.000    -8.000 r  
                  U14                                               0.000    -8.000 r  ETH1_RGMII_rxc (IN)
                                       net (fo=0)                   0.000    -8.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
                  U14                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/I
                  U14                  IBUF (Prop_ibuf_I_O)         0.924    -7.076 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           0.362    -6.714    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFIO_X1Y7                                                        r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/I
                  BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       1.160    -5.554 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                                       net (fo=5, routed)           0.221    -5.334    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
                  ILOGIC_X1Y81         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
                                       clock pessimism              0.000    -5.334    
                                       clock uncertainty            0.025    -5.309    
                  ILOGIC_X1Y81         IDDR (Hold_iddr_C_D)         0.138    -5.171    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in
  ---------------------------------------------------------------------------------
                                       required time                          5.171    
                                       arrival time                          -4.472    
  ---------------------------------------------------------------------------------
                                       slack                                  0.698    

Slack (MET) :             0.735ns  (arrival time - required time)
  Source:                 ETH1_RGMII_rd[0]
                            (input port clocked by snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (eth1_rgmii_rxclk rise@-8.000ns - snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.368ns  (logic 2.368ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        2.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.670ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_rx_clk fall edge)
                                                                   -4.000    -4.000 f  
                                       ideal clock network latency
                                                                    0.000    -4.000    
                                       input delay                 -2.800    -6.800    
                  Y14                                               0.000    -6.800 r  ETH1_RGMII_rd[0] (IN)
                                       net (fo=0)                   0.000    -6.800    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxd[0]
    Routing       Y14                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/ibuf_data[0].rgmii_rxd_ibuf_i/I
    Routing       Y14                  IBUF (Prop_ibuf_I_O)         0.791    -6.009 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/ibuf_data[0].rgmii_rxd_ibuf_i/O
                                       net (fo=1, routed)           0.000    -6.009    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[0]
    Routing       IDELAY_X1Y83                                                      r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[0].delay_rgmii_rxd/IDATAIN
    Routing       IDELAY_X1Y83         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                                    1.577    -4.432 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                                       net (fo=1, routed)           0.000    -4.432    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_0
    Routing       ILOGIC_X1Y83         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth1_rgmii_rxclk rise edge)
                                                                   -8.000    -8.000 r  
                  U14                                               0.000    -8.000 r  ETH1_RGMII_rxc (IN)
                                       net (fo=0)                   0.000    -8.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
                  U14                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/I
                  U14                  IBUF (Prop_ibuf_I_O)         0.924    -7.076 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           0.362    -6.714    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFIO_X1Y7                                                        r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/I
                  BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       1.160    -5.554 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                                       net (fo=5, routed)           0.225    -5.330    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
                  ILOGIC_X1Y83         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
                                       clock pessimism              0.000    -5.330    
                                       clock uncertainty            0.025    -5.305    
                  ILOGIC_X1Y83         IDDR (Hold_iddr_C_D)         0.138    -5.167    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in
  ---------------------------------------------------------------------------------
                                       required time                          5.167    
                                       arrival time                          -4.432    
  ---------------------------------------------------------------------------------
                                       slack                                  0.735    

Slack (MET) :             0.740ns  (arrival time - required time)
  Source:                 ETH1_RGMII_rx_ctl
                            (input port clocked by snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (eth1_rgmii_rxclk rise@-8.000ns - snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.364ns  (logic 2.364ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        2.661ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.661ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_rx_clk fall edge)
                                                                   -4.000    -4.000 f  
                                       ideal clock network latency
                                                                    0.000    -4.000    
                                       input delay                 -2.800    -6.800    
                  U15                                               0.000    -6.800 r  ETH1_RGMII_rx_ctl (IN)
                                       net (fo=0)                   0.000    -6.800    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rx_ctl
    Routing       U15                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rx_ctl_ibuf_i/I
    Routing       U15                  IBUF (Prop_ibuf_I_O)         0.787    -6.013 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rx_ctl_ibuf_i/O
                                       net (fo=1, routed)           0.000    -6.013    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rx_ctl
    Routing       IDELAY_X1Y77                                                      r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.delay_rgmii_rx_ctl/IDATAIN
    Routing       IDELAY_X1Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                                    1.577    -4.436 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.delay_rgmii_rx_ctl/DATAOUT
                                       net (fo=1, routed)           0.000    -4.436    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rx_ctl_delay
    Routing       ILOGIC_X1Y77         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth1_rgmii_rxclk rise edge)
                                                                   -8.000    -8.000 r  
                  U14                                               0.000    -8.000 r  ETH1_RGMII_rxc (IN)
                                       net (fo=0)                   0.000    -8.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
                  U14                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/I
                  U14                  IBUF (Prop_ibuf_I_O)         0.924    -7.076 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           0.362    -6.714    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFIO_X1Y7                                                        r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/I
                  BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       1.160    -5.554 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                                       net (fo=5, routed)           0.216    -5.339    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
                  ILOGIC_X1Y77         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                                       clock pessimism              0.000    -5.339    
                                       clock uncertainty            0.025    -5.314    
                  ILOGIC_X1Y77         IDDR (Hold_iddr_C_D)         0.138    -5.176    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in
  ---------------------------------------------------------------------------------
                                       required time                          5.176    
                                       arrival time                          -4.436    
  ---------------------------------------------------------------------------------
                                       slack                                  0.740    

Slack (MET) :             0.746ns  (arrival time - required time)
  Source:                 ETH1_RGMII_rd[1]
                            (input port clocked by snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (eth1_rgmii_rxclk rise@-8.000ns - snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.379ns  (logic 2.379ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        2.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.670ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_rx_clk fall edge)
                                                                   -4.000    -4.000 f  
                                       ideal clock network latency
                                                                    0.000    -4.000    
                                       input delay                 -2.800    -6.800    
                  W14                                               0.000    -6.800 r  ETH1_RGMII_rd[1] (IN)
                                       net (fo=0)                   0.000    -6.800    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxd[1]
    Routing       W14                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/ibuf_data[1].rgmii_rxd_ibuf_i/I
    Routing       W14                  IBUF (Prop_ibuf_I_O)         0.802    -5.998 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/ibuf_data[1].rgmii_rxd_ibuf_i/O
                                       net (fo=1, routed)           0.000    -5.998    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[1]
    Routing       IDELAY_X1Y84                                                      r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[1].delay_rgmii_rxd/IDATAIN
    Routing       IDELAY_X1Y84         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                                    1.577    -4.421 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                                       net (fo=1, routed)           0.000    -4.421    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_1
    Routing       ILOGIC_X1Y84         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock eth1_rgmii_rxclk rise edge)
                                                                   -8.000    -8.000 r  
                  U14                                               0.000    -8.000 r  ETH1_RGMII_rxc (IN)
                                       net (fo=0)                   0.000    -8.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
                  U14                                                               r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/I
                  U14                  IBUF (Prop_ibuf_I_O)         0.924    -7.076 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                                       net (fo=2, routed)           0.362    -6.714    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
                  BUFIO_X1Y7                                                        r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/I
                  BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       1.160    -5.554 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                                       net (fo=5, routed)           0.225    -5.330    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
                  ILOGIC_X1Y84         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
                                       clock pessimism              0.000    -5.330    
                                       clock uncertainty            0.025    -5.305    
                  ILOGIC_X1Y84         IDDR (Hold_iddr_C_D)         0.138    -5.167    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in
  ---------------------------------------------------------------------------------
                                       required time                          5.167    
                                       arrival time                          -4.421    
  ---------------------------------------------------------------------------------
                                       slack                                  0.746    





