// Seed: 892657782
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  module_0 modCall_1 ();
  input wire id_9;
  inout wire id_8;
  xor primCall (id_1, id_10, id_3, id_4, id_5, id_6, id_7, id_8, id_9);
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_8 = id_6;
endmodule
module module_2 #(
    parameter id_1 = 32'd96
) (
    output supply1 id_0,
    input wor _id_1,
    output wor id_2,
    output supply0 id_3,
    output tri id_4
    , id_7,
    output tri1 id_5
);
  assign id_7[(id_1)] = {id_1, id_1, id_1, id_1 - id_7[1] != -1, id_1};
  final $clog2(16);
  ;
  logic id_8;
  ;
  module_0 modCall_1 ();
endmodule
