<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN"
  "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en">
<head>
<meta name="generator" content="jemdoc, see http://jemdoc.jaboc.net/" />
<meta http-equiv="Content-Type" content="text/html;charset=utf-8" />
<link rel="stylesheet" href="jemdoc.css" type="text/css" />
<link rel="stylesheet" href="css/jemdoc.css" type="text/css" />
<title>Research</title>
<link rel="shortcut icon" href="img/favicon.ico" />
</head>
<body>
<table summary="Table for page layout." id="tlayout">
<tr valign="top">
<td id="layout-menu">
<div class="menu-category">Sukanta Dey</div>
<div class="menu-item"><a href="index.html">About</a></div>
<div class="menu-item"><a href="bio.html">Biography</a></div>
<div class="menu-item"><a href="res.html" class="current">Research</a></div>
<div class="menu-item"><a href="publications.html">Publications</a></div>
<div class="menu-item"><a href="exp.html">Experiences</a></div>
<div class="menu-item"><a href="blog.html">Blog</a></div>
<div class="menu-item"><a href="con.html">Contact</a></div>
<div class="menu-category"><br /> <br /></div>
<div class="menu-category"><center><img src="img/iitg_logo.svg" align="middle" width=88></center></div>
<div class="menu-category"><br /> <br /> <br /> <br /></div>
<div class="menu-category"><br /> <br /> <br /> <br /></div>
</td>
<td id="layout-content">
<h2>Research interests</h2>
  
  <div class="menu-category"><center><img src="img/vlsi.jpg" align="middle" width=45%></center></div>

  <div class="panel-group" id="accordion">
    <div class="panel panel-default">
      <div class="panel-heading">
        <h4 class="panel-title">
          <a data-toggle="collapse" data-parent="#accordion" href="#collapse1">VLSI CAD/Electronics Design Automation and Desgin for Manufacturability(DFM)/ Reliability(DFR) for System-on-Chip (SoC).</a>
        </h4>
      </div>
      <div id="collapse1" class="panel-collapse collapse">
        <div class="panel-body">VLSI Power Planning tools/CAD tools development for analysis, optimization and verification of high performance integrated circuits/SoC. Also, tools development to handle different reliabilty and manufacturability issues of the high performance integrated circuits/SoC.</div>
      </div>
    </div>
    <div class="panel panel-default">
      <div class="panel-heading">
        <h4 class="panel-title">
          <a data-toggle="collapse" data-parent="#accordion" href="#collapse2">More-than-Moore interconnects for Multicore processor/ Multiprocessor SoC (MPSoC) - 3D IC, Network-on-Chip, Optical, Wireless.</a>
        </h4>
      </div>
      <div id="collapse2" class="panel-collapse collapse">
        <div class="panel-body">CAD Tools Development for design, analysis, and optimization of More-than-Moore interconnects.</div>
      </div>
    </div>
    <div class="panel panel-default">
      <div class="panel-heading">
        <h4 class="panel-title">
          <a data-toggle="collapse" data-parent="#accordion" href="#collapse3">Machine Learning, Combinatorial Optimization, and Computational Intelligence in VLSI CAD.</a>
        </h4>
      </div>
      <div id="collapse3" class="panel-collapse collapse">
        <div class="panel-body">Designing Framework for Predictive Modeling and Estimation using Machine Learning in VLSI CAD. Combinatorial optimization problem solving in VLSI CAD with the help of Computation Intelligence or Nature Inspired Algorithms.</div>
      </div>
    </div>
    <div class="panel panel-default">
      <div class="panel-heading">
        <h4 class="panel-title">
          <a data-toggle="collapse" data-parent="#accordion" href="#collapse4">Hardware and Systems Security, Adversarial Machine Learning, Cryptography, Internet-of-Things (IoT).</a>
        </h4>
      </div>
      <div id="collapse4" class="panel-collapse collapse">
        <div class="panel-body">Addressing security and privacy issues related to Hardware Design Flow from the circuit level to system level to application level. Addressing secuirty issues in adversarial machine learning system. Addressing secuirty and design challenges in Internet-of-Things (IoT).</div>
      </div>
    </div>
    
  </div> 

  	<h2>Doctoral Thesis Supervisors</h2>

	<ul>
		<li><a href="http://www.iitg.ernet.in/sukumar/" style="text-decoration:none" target="_blank">Prof. Sukumar Nandi</a>, Professor, Dept. of CSE, IIT Guwahati </li>
  		<li><a href="http://www.iitg.ernet.in/trivedi/" style="text-decoration:none" target="_blank">Dr. Gaurav Trivedi</a>, Associate Professor, Dept. of EEE, IIT Guwahati  </li>
	</ul>

		<h2>Doctoral Thesis Title</h2>
	<div style="width:80%">
		<ul>
		<li><i>Design Methodology for On-Chip Power Grid Interconnect: AI/ML Perspective</i></li>
		<p align="justify">
		<i>Abstract: Designing a power grid network for a microprocessor chip is crucial in order to ensure adequate power 
delivery to all the underlying functional blocks. Power grids suffer from two major issues, that is, IR drop, and 
electromigration. The reliability of the chip reduces due to these two issues of the power grids. It is necessary to mitigate these two reliability issues 
during the chip design phase, which is a time-consuming iterative process.  For larger power grid designs, the 
conventional method takes a considerable amount of time for power grid design sign-off.  It also involves 
significant human labor. Therefore, in this thesis, we use AI/ML techniques to automate the power grid design flow, 
which shows a significant speedup than the conventional approaches with acceptable accuracy limit.	</ul>
	</div>
		

		<h2>Doctoral Committee Members</h2>

	<ul>
		<li><a href="https://www.iitg.ac.in/cse/internet-pages/jatin" style="text-decoration:none" target="_blank">Prof. Jatindra Kumar Deka</a>, Chairperson </li>
  		<li><a href="https://iitg.ernet.in/johnjose/" style="text-decoration:none" target="_blank">Dr. John Josh</a>, Member  </li>
  		<li><a href="http://iitg.ac.in/eee/nemade.html#nemadeStart" style="text-decoration:none" target="_blank">Prof. Harshal B. Nemade</a>, Member  </li>
	</ul>

	<h2 align="left">Research Materials page</h2>
	<ul>
       <li><a href="res2.html" style="text-decoration:none" target=""><b>Research</b></a></li>
  </ul>

  <h3>Complete VLSI related Conferences list: <a href="http://www.cse.chalmers.se/research/group/vlsi/conference/" style="text-decoration:none" target="_blank"><b>click here</b></a> 
<h3>Science Citation Index(SCI) Journals: <a href="http://ip-science.thomsonreuters.com/mjl/publist_sciex.pdf" style="text-decoration:none" target="_blank"><b>click here</b></a> 


<div id="footer">
<div id="footer-text">
Page generated 2019-09-10 20:06:45 IST.
</div>
</div>
</td>
</tr>
</table>
</body>
</html>
