// Copyright (C) 2022  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition"

// DATE "01/07/2024 15:49:54"

// 
// Device: Altera 5CSXFC6D6F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module wrap (
	aclr,
	rd_req,
	clk,
	rd_clk,
	rst,
	start,
	mode,
	we,
	address_ina,
	address_inb,
	data_ina,
	data_inb,
	data_out1,
	data_out2,
	init_done,
	in_done,
	cal_done,
	done,
	wr_req,
	rd_dat,
	rd_empty,
	rd_used,
	wr_full,
	wr_used,
	temp);
input 	aclr;
input 	rd_req;
input 	clk;
input 	rd_clk;
input 	rst;
input 	start;
input 	mode;
input 	we;
input 	[7:0] address_ina;
input 	[7:0] address_inb;
input 	[15:0] data_ina;
input 	[15:0] data_inb;
output 	[15:0] data_out1;
output 	[15:0] data_out2;
output 	init_done;
output 	in_done;
output 	cal_done;
output 	done;
output 	wr_req;
output 	[31:0] rd_dat;
output 	rd_empty;
output 	[8:0] rd_used;
output 	wr_full;
output 	[8:0] wr_used;
output 	[31:0] temp;

// Design Ports Information
// data_out1[0]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out1[1]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out1[2]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out1[3]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out1[4]	=>  Location: PIN_AJ2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out1[5]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out1[6]	=>  Location: PIN_AC23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out1[7]	=>  Location: PIN_AD20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out1[8]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out1[9]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out1[10]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out1[11]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out1[12]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out1[13]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out1[14]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out1[15]	=>  Location: PIN_AH9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out2[0]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out2[1]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out2[2]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out2[3]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out2[4]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out2[5]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out2[6]	=>  Location: PIN_AK28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out2[7]	=>  Location: PIN_AG5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out2[8]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out2[9]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out2[10]	=>  Location: PIN_AG1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out2[11]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out2[12]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out2[13]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out2[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out2[15]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// init_done	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_done	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cal_done	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// done	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_req	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_dat[0]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_dat[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_dat[2]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_dat[3]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_dat[4]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_dat[5]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_dat[6]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_dat[7]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_dat[8]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_dat[9]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_dat[10]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_dat[11]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_dat[12]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_dat[13]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_dat[14]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_dat[15]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_dat[16]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_dat[17]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_dat[18]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_dat[19]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_dat[20]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_dat[21]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_dat[22]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_dat[23]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_dat[24]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_dat[25]	=>  Location: PIN_AJ27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_dat[26]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_dat[27]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_dat[28]	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_dat[29]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_dat[30]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_dat[31]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_empty	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_used[0]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_used[1]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_used[2]	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_used[3]	=>  Location: PIN_AG20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_used[4]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_used[5]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_used[6]	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_used[7]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_used[8]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_full	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_used[0]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_used[1]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_used[2]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_used[3]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_used[4]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_used[5]	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_used[6]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_used[7]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_used[8]	=>  Location: PIN_AK27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[0]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[1]	=>  Location: PIN_AH2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[2]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[3]	=>  Location: PIN_AH27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[4]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[5]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[6]	=>  Location: PIN_AK29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[7]	=>  Location: PIN_AH5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[8]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[9]	=>  Location: PIN_AG2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[10]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[11]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[12]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[13]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[14]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[15]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[16]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[17]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[18]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[19]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[20]	=>  Location: PIN_AJ1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[21]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[22]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[23]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[24]	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[25]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[26]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[27]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[28]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[29]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[30]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[31]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_inb[4]	=>  Location: PIN_AK26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_inb[5]	=>  Location: PIN_AC20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_inb[6]	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_inb[7]	=>  Location: PIN_AJ6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_inb[0]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_inb[1]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_inb[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_inb[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mode	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_clk	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_req	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// we	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_ina[0]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_ina[0]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_ina[1]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_ina[2]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_ina[3]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_ina[4]	=>  Location: PIN_AJ25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_ina[5]	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_ina[6]	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_ina[7]	=>  Location: PIN_AK2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_inb[0]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_ina[1]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_inb[1]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_ina[2]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_inb[2]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_ina[3]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_inb[3]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_ina[4]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_inb[4]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_ina[5]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_inb[5]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_ina[6]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_inb[6]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_ina[7]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_inb[7]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_ina[8]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_inb[8]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_ina[9]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_inb[9]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_ina[10]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_inb[10]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_ina[11]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_inb[11]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_ina[12]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_inb[12]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_ina[13]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_inb[13]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_ina[14]	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_inb[14]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_ina[15]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_inb[15]	=>  Location: PIN_AJ5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aclr	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \start~input_o ;
wire \icontrol|Add2~1_sumout ;
wire \rst~input_o ;
wire \mode~input_o ;
wire \icontrol|Add0~3_combout ;
wire \icontrol|counter3~0_combout ;
wire \icontrol|Add0~1_combout ;
wire \icontrol|Add0~2_combout ;
wire \icontrol|Add0~0_combout ;
wire \icontrol|cal_done~0_combout ;
wire \icontrol|cal_done~1_combout ;
wire \icontrol|cal_done~q ;
wire \imode1|mode~0_combout ;
wire \icontrol|counter1~0_combout ;
wire \icontrol|Add2~2 ;
wire \icontrol|Add2~93_sumout ;
wire \icontrol|Add2~94 ;
wire \icontrol|Add2~97_sumout ;
wire \icontrol|Add2~98 ;
wire \icontrol|Add2~105_sumout ;
wire \icontrol|Add2~106 ;
wire \icontrol|Add2~109_sumout ;
wire \icontrol|Add2~110 ;
wire \icontrol|Add2~113_sumout ;
wire \icontrol|Add2~114 ;
wire \icontrol|Add2~117_sumout ;
wire \icontrol|Add2~118 ;
wire \icontrol|Add2~121_sumout ;
wire \icontrol|Add2~122 ;
wire \icontrol|Add2~125_sumout ;
wire \icontrol|Add2~126 ;
wire \icontrol|Add2~101_sumout ;
wire \icontrol|Equal3~5_combout ;
wire \icontrol|LessThan2~0_combout ;
wire \icontrol|Add2~102 ;
wire \icontrol|Add2~53_sumout ;
wire \icontrol|Add2~54 ;
wire \icontrol|Add2~57_sumout ;
wire \icontrol|Add2~58 ;
wire \icontrol|Add2~61_sumout ;
wire \icontrol|Add2~62 ;
wire \icontrol|Add2~65_sumout ;
wire \icontrol|Add2~66 ;
wire \icontrol|Add2~69_sumout ;
wire \icontrol|Equal3~2_combout ;
wire \icontrol|Add2~70 ;
wire \icontrol|Add2~5_sumout ;
wire \icontrol|Add2~6 ;
wire \icontrol|Add2~73_sumout ;
wire \icontrol|Add2~74 ;
wire \icontrol|Add2~77_sumout ;
wire \icontrol|Add2~78 ;
wire \icontrol|Add2~81_sumout ;
wire \icontrol|Add2~82 ;
wire \icontrol|Add2~85_sumout ;
wire \icontrol|Add2~86 ;
wire \icontrol|Add2~89_sumout ;
wire \icontrol|Add2~90 ;
wire \icontrol|Add2~9_sumout ;
wire \icontrol|Equal3~3_combout ;
wire \icontrol|Add2~10 ;
wire \icontrol|Add2~29_sumout ;
wire \icontrol|Add2~30 ;
wire \icontrol|Add2~33_sumout ;
wire \icontrol|Add2~34 ;
wire \icontrol|Add2~37_sumout ;
wire \icontrol|Add2~38 ;
wire \icontrol|Add2~41_sumout ;
wire \icontrol|Add2~42 ;
wire \icontrol|Add2~45_sumout ;
wire \icontrol|Add2~46 ;
wire \icontrol|Add2~49_sumout ;
wire \icontrol|Equal3~1_combout ;
wire \icontrol|Add2~50 ;
wire \icontrol|Add2~13_sumout ;
wire \icontrol|Add2~14 ;
wire \icontrol|Add2~17_sumout ;
wire \icontrol|Add2~18 ;
wire \icontrol|Add2~21_sumout ;
wire \icontrol|Add2~22 ;
wire \icontrol|Add2~25_sumout ;
wire \icontrol|Equal3~0_combout ;
wire \icontrol|Equal3~4_combout ;
wire \icontrol|Equal3~6_combout ;
wire \icontrol|in_done~0_combout ;
wire \icontrol|in_done~1_combout ;
wire \icontrol|in_done~q ;
wire \imode1|mode~1_combout ;
wire \imode1|mode[1]~DUPLICATE_q ;
wire \iAddress_Gen|Add2~29_sumout ;
wire \icontrol|Add1~121_sumout ;
wire \icontrol|counter3~31_combout ;
wire \icontrol|Add1~122 ;
wire \icontrol|Add1~125_sumout ;
wire \icontrol|counter3~32_combout ;
wire \icontrol|Add1~126 ;
wire \icontrol|Add1~17_sumout ;
wire \icontrol|counter3~5_combout ;
wire \icontrol|Add1~18 ;
wire \icontrol|Add1~21_sumout ;
wire \icontrol|counter3~6_combout ;
wire \icontrol|Add1~22 ;
wire \icontrol|Add1~13_sumout ;
wire \icontrol|counter3~4_combout ;
wire \icontrol|Add1~14 ;
wire \icontrol|Add1~9_sumout ;
wire \icontrol|counter3~3_combout ;
wire \icontrol|Add1~10 ;
wire \icontrol|Add1~5_sumout ;
wire \icontrol|counter3~2_combout ;
wire \icontrol|Add1~6 ;
wire \icontrol|Add1~1_sumout ;
wire \icontrol|counter3~1_combout ;
wire \icontrol|Add1~2 ;
wire \icontrol|Add1~45_sumout ;
wire \icontrol|counter3~12_combout ;
wire \icontrol|Add1~46 ;
wire \icontrol|Add1~41_sumout ;
wire \icontrol|counter3~11_combout ;
wire \icontrol|Add1~42 ;
wire \icontrol|Add1~37_sumout ;
wire \icontrol|counter3~10_combout ;
wire \icontrol|Add1~38 ;
wire \icontrol|Add1~34 ;
wire \icontrol|Add1~29_sumout ;
wire \icontrol|counter3~8_combout ;
wire \icontrol|Add1~30 ;
wire \icontrol|Add1~25_sumout ;
wire \icontrol|counter3~7_combout ;
wire \icontrol|Add1~26 ;
wire \icontrol|Add1~69_sumout ;
wire \icontrol|counter3~18_combout ;
wire \icontrol|Add1~70 ;
wire \icontrol|Add1~65_sumout ;
wire \icontrol|counter3~17_combout ;
wire \icontrol|Add1~66 ;
wire \icontrol|Add1~61_sumout ;
wire \icontrol|counter3~16_combout ;
wire \icontrol|Add1~62 ;
wire \icontrol|Add1~57_sumout ;
wire \icontrol|counter3~15_combout ;
wire \icontrol|Add1~58 ;
wire \icontrol|Add1~53_sumout ;
wire \icontrol|counter3~14_combout ;
wire \icontrol|Add1~54 ;
wire \icontrol|Add1~49_sumout ;
wire \icontrol|counter3~13_combout ;
wire \icontrol|Add1~50 ;
wire \icontrol|Add1~117_sumout ;
wire \icontrol|counter3~30_combout ;
wire \icontrol|Add1~118 ;
wire \icontrol|Add1~113_sumout ;
wire \icontrol|counter3~29_combout ;
wire \icontrol|Add1~114 ;
wire \icontrol|Add1~109_sumout ;
wire \icontrol|counter3~28_combout ;
wire \icontrol|Add1~110 ;
wire \icontrol|Add1~105_sumout ;
wire \icontrol|counter3~27_combout ;
wire \icontrol|Add1~106 ;
wire \icontrol|Add1~101_sumout ;
wire \icontrol|counter3~26_combout ;
wire \icontrol|Add1~102 ;
wire \icontrol|Add1~97_sumout ;
wire \icontrol|counter3~25_combout ;
wire \icontrol|Add1~98 ;
wire \icontrol|Add1~93_sumout ;
wire \icontrol|counter3~24_combout ;
wire \icontrol|Add1~94 ;
wire \icontrol|Add1~89_sumout ;
wire \icontrol|counter3~23_combout ;
wire \icontrol|Add1~90 ;
wire \icontrol|Add1~85_sumout ;
wire \icontrol|counter3~22_combout ;
wire \icontrol|Add1~86 ;
wire \icontrol|Add1~81_sumout ;
wire \icontrol|counter3~21_combout ;
wire \icontrol|Add1~82 ;
wire \icontrol|Add1~77_sumout ;
wire \icontrol|counter3~20_combout ;
wire \icontrol|Add1~78 ;
wire \icontrol|Add1~73_sumout ;
wire \icontrol|counter3~19_combout ;
wire \icontrol|Equal0~3_combout ;
wire \icontrol|Equal0~4_combout ;
wire \icontrol|Equal0~5_combout ;
wire \icontrol|Equal0~2_combout ;
wire \icontrol|Equal0~0_combout ;
wire \icontrol|Equal0~6_combout ;
wire \icontrol|newloop~2_combout ;
wire \icontrol|newloop~1_combout ;
wire \icontrol|newloop~3_combout ;
wire \icontrol|newloop~q ;
wire \iAddress_Gen|Add0~29_sumout ;
wire \iAddress_Gen|counter_clk~8_combout ;
wire \iAddress_Gen|Equal0~1_combout ;
wire \iAddress_Gen|Equal0~0_combout ;
wire \iAddress_Gen|Equal0~2_combout ;
wire \iAddress_Gen|counter_clk~1_combout ;
wire \iAddress_Gen|Add0~30 ;
wire \iAddress_Gen|Add0~9_sumout ;
wire \iAddress_Gen|counter_clk~3_combout ;
wire \iAddress_Gen|Add0~10 ;
wire \iAddress_Gen|Add0~6 ;
wire \iAddress_Gen|Add0~1_sumout ;
wire \iAddress_Gen|counter_clk~0_combout ;
wire \iAddress_Gen|LessThan2~1_combout ;
wire \iAddress_Gen|LessThan2~2_combout ;
wire \iAddress_Gen|Add0~5_sumout ;
wire \iAddress_Gen|counter_clk~2_combout ;
wire \iAddress_Gen|LessThan0~0_combout ;
wire \iAddress_Gen|counter~0_combout ;
wire \icontrol|Decoder0~0_combout ;
wire \iAddress_Gen|counter~1_combout ;
wire \iAddress_Gen|counter~2_combout ;
wire \iAddress_Gen|Add2~30 ;
wire \iAddress_Gen|Add2~25_sumout ;
wire \iAddress_Gen|Add2~26 ;
wire \iAddress_Gen|Add2~17_sumout ;
wire \iAddress_Gen|Add2~18 ;
wire \iAddress_Gen|Add2~13_sumout ;
wire \iAddress_Gen|Add2~14 ;
wire \iAddress_Gen|Add2~9_sumout ;
wire \iAddress_Gen|Add2~10 ;
wire \iAddress_Gen|Add2~5_sumout ;
wire \iAddress_Gen|Add2~6 ;
wire \iAddress_Gen|Add2~1_sumout ;
wire \iAddress_Gen|Add2~2 ;
wire \iAddress_Gen|Add2~21_sumout ;
wire \iAddress_Gen|LessThan1~0_combout ;
wire \iAddress_Gen|LessThan1~1_combout ;
wire \iAddress_Gen|Add0~2 ;
wire \iAddress_Gen|Add0~25_sumout ;
wire \iAddress_Gen|counter_clk~7_combout ;
wire \iAddress_Gen|Add0~26 ;
wire \iAddress_Gen|Add0~21_sumout ;
wire \iAddress_Gen|counter_clk~6_combout ;
wire \iAddress_Gen|Add0~22 ;
wire \iAddress_Gen|Add0~17_sumout ;
wire \iAddress_Gen|counter_clk~5_combout ;
wire \iAddress_Gen|Add0~18 ;
wire \iAddress_Gen|Add0~13_sumout ;
wire \iAddress_Gen|counter_clk~4_combout ;
wire \iAddress_Gen|LessThan2~0_combout ;
wire \iAddress_Gen|LessThan0~1_combout ;
wire \iAddress_Gen|ctr_sig~0_combout ;
wire \iAddress_Gen|ctr_sig~q ;
wire \icontrol|Add1~33_sumout ;
wire \icontrol|counter3~9_combout ;
wire \icontrol|Equal0~1_combout ;
wire \icontrol|Equal0~7_combout ;
wire \icontrol|counter6~32_combout ;
wire \icontrol|counter5~3_combout ;
wire \icontrol|counter5~10_combout ;
wire \icontrol|counter5~0_combout ;
wire \icontrol|counter5~11_combout ;
wire \icontrol|Add3~1_combout ;
wire \icontrol|counter5~6_combout ;
wire \icontrol|Equal3~7_combout ;
wire \icontrol|newloop~0_combout ;
wire \icontrol|counter5~5_combout ;
wire \icontrol|counter5~1_combout ;
wire \icontrol|counter5~2_combout ;
wire \icontrol|Add3~0_combout ;
wire \icontrol|counter5~4_combout ;
wire \icontrol|counter5~7_combout ;
wire \icontrol|counter5~8_combout ;
wire \icontrol|counter5~9_combout ;
wire \icontrol|wen~3_combout ;
wire \icontrol|wen~4_combout ;
wire \icontrol|wen~1_combout ;
wire \icontrol|wen~0_combout ;
wire \icontrol|wen~2_combout ;
wire \icontrol|wen~5_combout ;
wire \icontrol|wen~q ;
wire \we~input_o ;
wire \data_ina[0]~input_o ;
wire \address_ina[0]~input_o ;
wire \iAddress_Gen|counterx1[0]~1_combout ;
wire \iAddress_Gen|counterx1[0]~0_combout ;
wire \iAddress_Gen|Add1~1_sumout ;
wire \iAddress_Gen|Add1~2 ;
wire \iAddress_Gen|Add1~5_sumout ;
wire \iAddress_Gen|Add1~6 ;
wire \iAddress_Gen|Add1~9_sumout ;
wire \iAddress_Gen|Add1~10 ;
wire \iAddress_Gen|Add1~13_sumout ;
wire \iAddress_Gen|Add1~14 ;
wire \iAddress_Gen|Add1~17_sumout ;
wire \iAddress_Gen|Add1~18 ;
wire \iAddress_Gen|Add1~21_sumout ;
wire \iAddress_Gen|Add1~22 ;
wire \iAddress_Gen|Add1~25_sumout ;
wire \iAddress_Gen|Add1~26 ;
wire \iAddress_Gen|Add1~29_sumout ;
wire \iAddress_Gen|Add1~30 ;
wire \iAddress_Gen|Add1~33_sumout ;
wire \iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a24 ;
wire \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a24~portadataout ;
wire \addressA1[0]~0_combout ;
wire \address_ina[1]~input_o ;
wire \iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a25 ;
wire \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a25 ;
wire \iAddress_Gen|Add3~1_sumout ;
wire \iAddress_Gen|counterx2~0_combout ;
wire \Radda1_w[1]~1_combout ;
wire \addressA1[1]~1_combout ;
wire \address_ina[2]~input_o ;
wire \iAddress_Gen|Add3~2 ;
wire \iAddress_Gen|Add3~5_sumout ;
wire \iINOUT_GEN1|a[2]~feeder_combout ;
wire \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a26 ;
wire \iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a26 ;
wire \Radda1_w[2]~2_combout ;
wire \addressA1[2]~2_combout ;
wire \address_ina[3]~input_o ;
wire \iAddress_Gen|Add3~6 ;
wire \iAddress_Gen|Add3~9_sumout ;
wire \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a27 ;
wire \iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a27 ;
wire \Radda1_w[3]~3_combout ;
wire \addressA1[3]~3_combout ;
wire \address_ina[4]~input_o ;
wire \iAddress_Gen|Add3~10 ;
wire \iAddress_Gen|Add3~13_sumout ;
wire \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a28 ;
wire \iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a28 ;
wire \Radda1_w[4]~4_combout ;
wire \addressA1[4]~4_combout ;
wire \address_ina[5]~input_o ;
wire \iAddress_Gen|Add3~14 ;
wire \iAddress_Gen|Add3~17_sumout ;
wire \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a29 ;
wire \iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a29 ;
wire \Radda1_w[5]~5_combout ;
wire \addressA1[5]~5_combout ;
wire \address_ina[6]~input_o ;
wire \iAddress_Gen|Add3~18 ;
wire \iAddress_Gen|Add3~21_sumout ;
wire \iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a30 ;
wire \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a30 ;
wire \Radda1_w[6]~6_combout ;
wire \addressA1[6]~6_combout ;
wire \address_ina[7]~input_o ;
wire \iAddress_Gen|Add3~22 ;
wire \iAddress_Gen|Add3~25_sumout ;
wire \iINOUT_GEN1|a[7]~DUPLICATE_q ;
wire \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a31 ;
wire \iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a31 ;
wire \Radda1_w[7]~7_combout ;
wire \addressA1[7]~7_combout ;
wire \data_inb[0]~input_o ;
wire \address_inb[0]~input_o ;
wire \iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a16 ;
wire \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a16~portadataout ;
wire \addressB1[0]~0_combout ;
wire \address_inb[1]~input_o ;
wire \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a17 ;
wire \iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a17 ;
wire \Raddb1_w[1]~1_combout ;
wire \addressB1[1]~1_combout ;
wire \address_inb[2]~input_o ;
wire \iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a18 ;
wire \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a18~portadataout ;
wire \Raddb1_w[2]~2_combout ;
wire \addressB1[2]~2_combout ;
wire \address_inb[3]~input_o ;
wire \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a19 ;
wire \iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a19 ;
wire \Raddb1_w[3]~3_combout ;
wire \addressB1[3]~3_combout ;
wire \address_inb[4]~input_o ;
wire \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a20 ;
wire \iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a20 ;
wire \Raddb1_w[4]~4_combout ;
wire \addressB1[4]~4_combout ;
wire \address_inb[5]~input_o ;
wire \iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a21 ;
wire \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a21 ;
wire \Raddb1_w[5]~5_combout ;
wire \addressB1[5]~5_combout ;
wire \address_inb[6]~input_o ;
wire \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a22 ;
wire \iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a22 ;
wire \Raddb1_w[6]~6_combout ;
wire \addressB1[6]~6_combout ;
wire \address_inb[7]~input_o ;
wire \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a23~portadataout ;
wire \iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a23 ;
wire \Raddb1_w[7]~7_combout ;
wire \addressB1[7]~7_combout ;
wire \data_ina[1]~input_o ;
wire \data_ina[2]~input_o ;
wire \data_ina[3]~input_o ;
wire \data_ina[4]~input_o ;
wire \data_ina[5]~input_o ;
wire \data_ina[6]~input_o ;
wire \data_ina[7]~input_o ;
wire \data_ina[8]~input_o ;
wire \data_ina[9]~input_o ;
wire \data_ina[10]~input_o ;
wire \data_ina[11]~input_o ;
wire \data_ina[12]~input_o ;
wire \data_ina[13]~input_o ;
wire \data_ina[14]~input_o ;
wire \data_ina[15]~input_o ;
wire \data_inb[1]~input_o ;
wire \data_inb[2]~input_o ;
wire \data_inb[3]~input_o ;
wire \data_inb[4]~input_o ;
wire \data_inb[5]~input_o ;
wire \data_inb[6]~input_o ;
wire \data_inb[7]~input_o ;
wire \data_inb[8]~input_o ;
wire \data_inb[9]~input_o ;
wire \data_inb[10]~input_o ;
wire \data_inb[11]~input_o ;
wire \data_inb[12]~input_o ;
wire \data_inb[13]~input_o ;
wire \data_inb[14]~input_o ;
wire \data_inb[15]~input_o ;
wire \iRAM2|mem_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \DA1in_w[0]~0_combout ;
wire \Radda1_w[0]~0_combout ;
wire \iRAM2|mem_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0 ;
wire \DB1in_w[0]~0_combout ;
wire \Raddb1_w[0]~0_combout ;
wire \iRAM2|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \DA1in_w[1]~1_combout ;
wire \iRAM2|mem_rtl_0|auto_generated|ram_block1a2 ;
wire \DA1in_w[2]~2_combout ;
wire \iRAM2|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \DA1in_w[3]~3_combout ;
wire \iRAM2|mem_rtl_0|auto_generated|ram_block1a4 ;
wire \DA1in_w[4]~4_combout ;
wire \iRAM2|mem_rtl_0|auto_generated|ram_block1a5 ;
wire \DA1in_w[5]~5_combout ;
wire \iRAM2|mem_rtl_0|auto_generated|ram_block1a6 ;
wire \DA1in_w[6]~6_combout ;
wire \iRAM2|mem_rtl_0|auto_generated|ram_block1a7 ;
wire \DA1in_w[7]~7_combout ;
wire \iRAM2|mem_rtl_0|auto_generated|ram_block1a8 ;
wire \DA1in_w[8]~8_combout ;
wire \iRAM2|mem_rtl_0|auto_generated|ram_block1a9 ;
wire \DA1in_w[9]~9_combout ;
wire \iRAM2|mem_rtl_0|auto_generated|ram_block1a10 ;
wire \DA1in_w[10]~10_combout ;
wire \iRAM2|mem_rtl_0|auto_generated|ram_block1a11 ;
wire \DA1in_w[11]~11_combout ;
wire \iRAM2|mem_rtl_0|auto_generated|ram_block1a12 ;
wire \DA1in_w[12]~12_combout ;
wire \iRAM2|mem_rtl_0|auto_generated|ram_block1a13 ;
wire \DA1in_w[13]~13_combout ;
wire \iRAM2|mem_rtl_0|auto_generated|ram_block1a14 ;
wire \DA1in_w[14]~14_combout ;
wire \iRAM2|mem_rtl_0|auto_generated|ram_block1a15 ;
wire \DA1in_w[15]~15_combout ;
wire \iRAM2|mem_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0 ;
wire \DB1in_w[1]~1_combout ;
wire \iRAM2|mem_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0 ;
wire \DB1in_w[2]~2_combout ;
wire \iRAM2|mem_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0 ;
wire \DB1in_w[3]~3_combout ;
wire \iRAM2|mem_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0 ;
wire \DB1in_w[4]~4_combout ;
wire \iRAM2|mem_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0 ;
wire \DB1in_w[5]~5_combout ;
wire \iRAM2|mem_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0 ;
wire \DB1in_w[6]~6_combout ;
wire \iRAM2|mem_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0 ;
wire \DB1in_w[7]~7_combout ;
wire \iRAM2|mem_rtl_0|auto_generated|ram_block1a8~PORTBDATAOUT0 ;
wire \DB1in_w[8]~8_combout ;
wire \iRAM2|mem_rtl_0|auto_generated|ram_block1a9~PORTBDATAOUT0 ;
wire \DB1in_w[9]~9_combout ;
wire \iRAM2|mem_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0 ;
wire \DB1in_w[10]~10_combout ;
wire \iRAM2|mem_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0 ;
wire \DB1in_w[11]~11_combout ;
wire \iRAM2|mem_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0 ;
wire \DB1in_w[12]~12_combout ;
wire \iRAM2|mem_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0 ;
wire \DB1in_w[13]~13_combout ;
wire \iRAM2|mem_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0 ;
wire \DB1in_w[14]~14_combout ;
wire \iRAM2|mem_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0 ;
wire \DB1in_w[15]~15_combout ;
wire \iRAM1|mem_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \iRAM1|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \iRAM1|mem_rtl_0|auto_generated|ram_block1a2 ;
wire \iRAM1|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \iRAM1|mem_rtl_0|auto_generated|ram_block1a4 ;
wire \iRAM1|mem_rtl_0|auto_generated|ram_block1a5 ;
wire \iRAM1|mem_rtl_0|auto_generated|ram_block1a6 ;
wire \iRAM1|mem_rtl_0|auto_generated|ram_block1a7 ;
wire \iRAM1|mem_rtl_0|auto_generated|ram_block1a8 ;
wire \iRAM1|mem_rtl_0|auto_generated|ram_block1a9 ;
wire \iRAM1|mem_rtl_0|auto_generated|ram_block1a10 ;
wire \iRAM1|mem_rtl_0|auto_generated|ram_block1a11 ;
wire \iRAM1|mem_rtl_0|auto_generated|ram_block1a12 ;
wire \iRAM1|mem_rtl_0|auto_generated|ram_block1a13 ;
wire \iRAM1|mem_rtl_0|auto_generated|ram_block1a14 ;
wire \iRAM1|mem_rtl_0|auto_generated|ram_block1a15 ;
wire \iRAM1|mem_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0 ;
wire \iRAM1|mem_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0 ;
wire \iRAM1|mem_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0 ;
wire \iRAM1|mem_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0 ;
wire \iRAM1|mem_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0 ;
wire \iRAM1|mem_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0 ;
wire \iRAM1|mem_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0 ;
wire \iRAM1|mem_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0 ;
wire \iRAM1|mem_rtl_0|auto_generated|ram_block1a8~PORTBDATAOUT0 ;
wire \iRAM1|mem_rtl_0|auto_generated|ram_block1a9~PORTBDATAOUT0 ;
wire \iRAM1|mem_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0 ;
wire \iRAM1|mem_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0 ;
wire \iRAM1|mem_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0 ;
wire \iRAM1|mem_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0 ;
wire \iRAM1|mem_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0 ;
wire \iRAM1|mem_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0 ;
wire \Equal3~0_combout ;
wire \Equal3~1_combout ;
wire \icontrol|Add4~105_sumout ;
wire \icontrol|counter6~26_combout ;
wire \icontrol|Add4~106 ;
wire \icontrol|Add4~101_sumout ;
wire \icontrol|counter6~25_combout ;
wire \icontrol|Add4~102 ;
wire \icontrol|Add4~109_sumout ;
wire \icontrol|counter6~27_combout ;
wire \icontrol|Add4~110 ;
wire \icontrol|Add4~113_sumout ;
wire \icontrol|counter6~28_combout ;
wire \icontrol|Add4~114 ;
wire \icontrol|Add4~97_sumout ;
wire \icontrol|counter6~24_combout ;
wire \icontrol|Add4~98 ;
wire \icontrol|Add4~73_sumout ;
wire \icontrol|counter6~18_combout ;
wire \icontrol|Add4~74 ;
wire \icontrol|Add4~77_sumout ;
wire \icontrol|counter6~19_combout ;
wire \icontrol|Add4~78 ;
wire \icontrol|Add4~81_sumout ;
wire \icontrol|counter6~20_combout ;
wire \icontrol|Add4~82 ;
wire \icontrol|Add4~85_sumout ;
wire \icontrol|counter6~21_combout ;
wire \icontrol|Add4~86 ;
wire \icontrol|Add4~89_sumout ;
wire \icontrol|counter6~22_combout ;
wire \icontrol|Add4~90 ;
wire \icontrol|Add4~93_sumout ;
wire \icontrol|counter6~23_combout ;
wire \icontrol|Add4~94 ;
wire \icontrol|Add4~49_sumout ;
wire \icontrol|counter6~12_combout ;
wire \icontrol|Add4~50 ;
wire \icontrol|Add4~53_sumout ;
wire \icontrol|counter6~13_combout ;
wire \icontrol|Add4~54 ;
wire \icontrol|Add4~57_sumout ;
wire \icontrol|counter6~14_combout ;
wire \icontrol|Add4~58 ;
wire \icontrol|Add4~61_sumout ;
wire \icontrol|counter6~15_combout ;
wire \icontrol|Add4~62 ;
wire \icontrol|Add4~65_sumout ;
wire \icontrol|counter6~16_combout ;
wire \icontrol|Add4~66 ;
wire \icontrol|Add4~69_sumout ;
wire \icontrol|counter6~17_combout ;
wire \icontrol|Add4~70 ;
wire \icontrol|Add4~25_sumout ;
wire \icontrol|counter6~6_combout ;
wire \icontrol|Add4~26 ;
wire \icontrol|Add4~29_sumout ;
wire \icontrol|counter6~7_combout ;
wire \icontrol|Add4~30 ;
wire \icontrol|Add4~33_sumout ;
wire \icontrol|counter6~8_combout ;
wire \icontrol|Add4~34 ;
wire \icontrol|Add4~37_sumout ;
wire \icontrol|counter6~9_combout ;
wire \icontrol|Add4~38 ;
wire \icontrol|Add4~41_sumout ;
wire \icontrol|counter6~10_combout ;
wire \icontrol|Add4~42 ;
wire \icontrol|Add4~45_sumout ;
wire \icontrol|counter6~11_combout ;
wire \icontrol|Add4~46 ;
wire \icontrol|Add4~1_sumout ;
wire \icontrol|counter6~0_combout ;
wire \icontrol|Add4~2 ;
wire \icontrol|Add4~5_sumout ;
wire \icontrol|counter6~1_combout ;
wire \icontrol|Add4~6 ;
wire \icontrol|Add4~9_sumout ;
wire \icontrol|counter6~2_combout ;
wire \icontrol|Add4~10 ;
wire \icontrol|Add4~13_sumout ;
wire \icontrol|counter6~3_combout ;
wire \icontrol|Add4~14 ;
wire \icontrol|Add4~17_sumout ;
wire \icontrol|counter6~4_combout ;
wire \icontrol|Add4~18 ;
wire \icontrol|Add4~21_sumout ;
wire \icontrol|counter6~5_combout ;
wire \icontrol|done~0_combout ;
wire \icontrol|done~2_combout ;
wire \icontrol|done~3_combout ;
wire \icontrol|done~4_combout ;
wire \icontrol|Add4~22 ;
wire \icontrol|Add4~117_sumout ;
wire \icontrol|counter6~29_combout ;
wire \icontrol|Add4~118 ;
wire \icontrol|Add4~121_sumout ;
wire \icontrol|counter6~30_combout ;
wire \icontrol|Add4~122 ;
wire \icontrol|Add4~125_sumout ;
wire \icontrol|counter6~31_combout ;
wire \icontrol|done~5_combout ;
wire \icontrol|done~6_combout ;
wire \icontrol|done~1_combout ;
wire \icontrol|done~7_combout ;
wire \icontrol|done~q ;
wire \wr_req_w~combout ;
wire \rd_clk~input_o ;
wire \rd_clk~inputCLKENA0_outclk ;
wire \ififo1|Add1~17_sumout ;
wire \aclr~input_o ;
wire \ififo1|wr_aclr[1]~DUPLICATE_q ;
wire \ififo1|WideOr0~combout ;
wire \ififo1|wr_sclr~q ;
wire \rd_req~input_o ;
wire \ififo1|gray_wr_ptr~3_combout ;
wire \ififo1|WideOr1~combout ;
wire \ififo1|rd_sclr~q ;
wire \ififo1|wr_ptr[6]~DUPLICATE_q ;
wire \ififo1|gray_wr_ptr~1_combout ;
wire \ififo1|gray_wr_ptr~2_combout ;
wire \ififo1|rd_side_gray_wr_ptr[8]~feeder_combout ;
wire \ififo1|gray_to_bin~6_combout ;
wire \ififo1|gray_wr_ptr~4_combout ;
wire \ififo1|gray_to_bin~2_combout ;
wire \ififo1|gray_wr_ptr~5_combout ;
wire \ififo1|rd_side_gray_wr_ptr[2]~feeder_combout ;
wire \ififo1|gray_wr_ptr~6_combout ;
wire \ififo1|gray_to_bin~4_combout ;
wire \ififo1|Add0~13_sumout ;
wire \ififo1|rd_ptr~3_combout ;
wire \ififo1|Add0~14 ;
wire \ififo1|Add0~17_sumout ;
wire \ififo1|rd_ptr~4_combout ;
wire \ififo1|Add0~18 ;
wire \ififo1|Add0~21_sumout ;
wire \ififo1|rd_ptr~5_combout ;
wire \ififo1|gray_to_bin~5_combout ;
wire \ififo1|gray_wr_ptr~7_combout ;
wire \ififo1|gray_to_bin~3_combout ;
wire \ififo1|Equal0~1_combout ;
wire \ififo1|Add0~22 ;
wire \ififo1|Add0~26 ;
wire \ififo1|Add0~29_sumout ;
wire \ififo1|rd_ptr~7_combout ;
wire \ififo1|gray_to_bin~7_combout ;
wire \ififo1|Equal0~2_combout ;
wire \ififo1|Add0~25_sumout ;
wire \ififo1|rd_ptr~6_combout ;
wire \ififo1|gray_rd_ptr~5_combout ;
wire \ififo1|gray_rd_ptr~6_combout ;
wire \ififo1|gray_rd_ptr~7_combout ;
wire \ififo1|wr_side_gray_rd_ptr[0]~feeder_combout ;
wire \ififo1|gray_rd_ptr~3_combout ;
wire \ififo1|wr_side_gray_rd_ptr[4]~feeder_combout ;
wire \ififo1|gray_rd_ptr~4_combout ;
wire \ififo1|Add0~30 ;
wire \ififo1|Add0~34 ;
wire \ififo1|Add0~1_sumout ;
wire \ififo1|rd_ptr~0_combout ;
wire \ififo1|Add0~2 ;
wire \ififo1|Add0~5_sumout ;
wire \ififo1|rd_ptr~1_combout ;
wire \ififo1|Add0~6 ;
wire \ififo1|Add0~9_sumout ;
wire \ififo1|rd_ptr~2_combout ;
wire \ififo1|gray_rd_ptr~0_combout ;
wire \ififo1|gray_rd_ptr[8]~feeder_combout ;
wire \ififo1|gray_to_bin~8_combout ;
wire \ififo1|gray_rd_ptr~1_combout ;
wire \ififo1|gray_to_bin~11_combout ;
wire \ififo1|gray_to_bin~12_combout ;
wire \ififo1|gray_to_bin~13_combout ;
wire \ififo1|wr_ok~1_combout ;
wire \ififo1|gray_to_bin~9_combout ;
wire \ififo1|gray_to_bin~15_combout ;
wire \ififo1|gray_to_bin~14_combout ;
wire \ififo1|wr_ok~2_combout ;
wire \ififo1|wr_ptr~0_combout ;
wire \ififo1|Add1~18 ;
wire \ififo1|Add1~21_sumout ;
wire \ififo1|Add1~22 ;
wire \ififo1|Add1~25_sumout ;
wire \ififo1|Add1~26 ;
wire \ififo1|Add1~29_sumout ;
wire \ififo1|Add1~30 ;
wire \ififo1|Add1~33_sumout ;
wire \ififo1|Add1~34 ;
wire \ififo1|Add1~1_sumout ;
wire \ififo1|Add1~2 ;
wire \ififo1|Add1~5_sumout ;
wire \ififo1|Add1~6 ;
wire \ififo1|Add1~9_sumout ;
wire \ififo1|Add1~10 ;
wire \ififo1|Add1~13_sumout ;
wire \ififo1|gray_wr_ptr~0_combout ;
wire \ififo1|gray_to_bin~1_combout ;
wire \ififo1|gray_to_bin~0_combout ;
wire \ififo1|Equal0~0_combout ;
wire \ififo1|Add0~33_sumout ;
wire \ififo1|rd_ptr~8_combout ;
wire \ififo1|gray_rd_ptr~2_combout ;
wire \ififo1|gray_to_bin~10_combout ;
wire \ififo1|wr_ok~0_combout ;
wire \ififo1|always1~0_combout ;
wire \ififo1|rd_ena~combout ;
wire \ififo1|Add4~1_sumout ;
wire \ififo1|Add4~2 ;
wire \ififo1|Add4~5_sumout ;
wire \ififo1|Add4~6 ;
wire \ififo1|Add4~9_sumout ;
wire \ififo1|Add4~10 ;
wire \ififo1|Add4~13_sumout ;
wire \ififo1|Add4~14 ;
wire \ififo1|Add4~17_sumout ;
wire \ififo1|Add4~18 ;
wire \ififo1|Add4~21_sumout ;
wire \ififo1|Add4~22 ;
wire \ififo1|Add4~25_sumout ;
wire \ififo1|Add4~26 ;
wire \ififo1|Add4~29_sumout ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \ififo1|Equal0~3_combout ;
wire \ififo1|Add2~1_sumout ;
wire \ififo1|Add2~2 ;
wire \ififo1|Add2~3 ;
wire \ififo1|Add2~5_sumout ;
wire \ififo1|rd_side_wr_ptr[2]~DUPLICATE_q ;
wire \ififo1|Add2~6 ;
wire \ififo1|Add2~7 ;
wire \ififo1|Add2~9_sumout ;
wire \ififo1|Add2~10 ;
wire \ififo1|Add2~11 ;
wire \ififo1|Add2~13_sumout ;
wire \ififo1|Add2~14 ;
wire \ififo1|Add2~15 ;
wire \ififo1|Add2~17_sumout ;
wire \ififo1|Add2~18 ;
wire \ififo1|Add2~19 ;
wire \ififo1|Add2~21_sumout ;
wire \ififo1|rd_side_wr_ptr[6]~DUPLICATE_q ;
wire \ififo1|Add2~22 ;
wire \ififo1|Add2~23 ;
wire \ififo1|Add2~25_sumout ;
wire \ififo1|Add2~26 ;
wire \ififo1|Add2~27 ;
wire \ififo1|Add2~29_sumout ;
wire \ififo1|rd_side_wr_ptr[8]~DUPLICATE_q ;
wire \ififo1|Add2~30 ;
wire \ififo1|Add2~31 ;
wire \ififo1|Add2~33_sumout ;
wire \ififo1|wr_ok~combout ;
wire \ififo1|wr_side_rd_ptr[0]~DUPLICATE_q ;
wire \ififo1|Add3~1_sumout ;
wire \ififo1|Add3~2 ;
wire \ififo1|Add3~3 ;
wire \ififo1|Add3~5_sumout ;
wire \ififo1|Add3~6 ;
wire \ififo1|Add3~7 ;
wire \ififo1|Add3~9_sumout ;
wire \ififo1|Add3~10 ;
wire \ififo1|Add3~11 ;
wire \ififo1|Add3~13_sumout ;
wire \ififo1|wr_side_rd_ptr[4]~DUPLICATE_q ;
wire \ififo1|Add3~14 ;
wire \ififo1|Add3~15 ;
wire \ififo1|Add3~17_sumout ;
wire \ififo1|Add3~18 ;
wire \ififo1|Add3~19 ;
wire \ififo1|Add3~21_sumout ;
wire \ififo1|Add3~22 ;
wire \ififo1|Add3~23 ;
wire \ififo1|Add3~25_sumout ;
wire \ififo1|Add3~26 ;
wire \ififo1|Add3~27 ;
wire \ififo1|Add3~29_sumout ;
wire \ififo1|Add3~30 ;
wire \ififo1|Add3~31 ;
wire \ififo1|Add3~33_sumout ;
wire [3:0] \ififo1|rd_aclr ;
wire [9:0] \iAddress_Gen|counterx1 ;
wire [15:0] \iINOUT_GEN1|a ;
wire [1:0] \imode1|mode ;
wire [8:0] \ififo1|gray_rd_ptr ;
wire [8:0] \ififo1|gray_wr_ptr ;
wire [7:0] \iAddress_Gen|counter ;
wire [8:0] \ififo1|rd_used ;
wire [8:0] \ififo1|wr_used ;
wire [31:0] \icontrol|counter6 ;
wire [8:0] \ififo1|rd_ptr ;
wire [8:0] \ififo1|wr_ptr ;
wire [3:0] \icontrol|counter2 ;
wire [8:0] \ififo1|rd_side_wr_ptr ;
wire [8:0] \ififo1|wr_side_rd_ptr ;
wire [3:0] \icontrol|counter5 ;
wire [3:0] \ififo1|wr_aclr ;
wire [31:0] \icontrol|counter1 ;
wire [31:0] \ififo1|q ;
wire [8:0] \ififo1|rd_side_gray_wr_ptr ;
wire [31:0] \icontrol|counter3 ;
wire [8:0] \ififo1|wr_side_gray_rd_ptr ;
wire [8:0] \iAddress_Gen|counterx2 ;
wire [7:0] \iAddress_Gen|counter_clk ;

wire [19:0] \iRAM1|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [19:0] \iRAM1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [19:0] \iRAM2|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [19:0] \iRAM2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [9:0] \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [9:0] \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [9:0] \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [9:0] \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [19:0] \ififo1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [19:0] \ififo1|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;

assign \iRAM1|mem_rtl_0|auto_generated|ram_block1a0~portadataout  = \iRAM1|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \iRAM1|mem_rtl_0|auto_generated|ram_block1a1  = \iRAM1|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \iRAM1|mem_rtl_0|auto_generated|ram_block1a2  = \iRAM1|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \iRAM1|mem_rtl_0|auto_generated|ram_block1a3  = \iRAM1|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \iRAM1|mem_rtl_0|auto_generated|ram_block1a4  = \iRAM1|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \iRAM1|mem_rtl_0|auto_generated|ram_block1a5  = \iRAM1|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \iRAM1|mem_rtl_0|auto_generated|ram_block1a6  = \iRAM1|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \iRAM1|mem_rtl_0|auto_generated|ram_block1a7  = \iRAM1|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \iRAM1|mem_rtl_0|auto_generated|ram_block1a8  = \iRAM1|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \iRAM1|mem_rtl_0|auto_generated|ram_block1a9  = \iRAM1|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \iRAM1|mem_rtl_0|auto_generated|ram_block1a10  = \iRAM1|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \iRAM1|mem_rtl_0|auto_generated|ram_block1a11  = \iRAM1|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \iRAM1|mem_rtl_0|auto_generated|ram_block1a12  = \iRAM1|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \iRAM1|mem_rtl_0|auto_generated|ram_block1a13  = \iRAM1|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \iRAM1|mem_rtl_0|auto_generated|ram_block1a14  = \iRAM1|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \iRAM1|mem_rtl_0|auto_generated|ram_block1a15  = \iRAM1|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];

assign \iRAM1|mem_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0  = \iRAM1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \iRAM1|mem_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0  = \iRAM1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \iRAM1|mem_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0  = \iRAM1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \iRAM1|mem_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0  = \iRAM1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \iRAM1|mem_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0  = \iRAM1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \iRAM1|mem_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0  = \iRAM1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \iRAM1|mem_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0  = \iRAM1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \iRAM1|mem_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0  = \iRAM1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \iRAM1|mem_rtl_0|auto_generated|ram_block1a8~PORTBDATAOUT0  = \iRAM1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \iRAM1|mem_rtl_0|auto_generated|ram_block1a9~PORTBDATAOUT0  = \iRAM1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \iRAM1|mem_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0  = \iRAM1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \iRAM1|mem_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0  = \iRAM1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \iRAM1|mem_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0  = \iRAM1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \iRAM1|mem_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0  = \iRAM1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \iRAM1|mem_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0  = \iRAM1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \iRAM1|mem_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0  = \iRAM1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];

assign \iRAM2|mem_rtl_0|auto_generated|ram_block1a0~portadataout  = \iRAM2|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \iRAM2|mem_rtl_0|auto_generated|ram_block1a1  = \iRAM2|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \iRAM2|mem_rtl_0|auto_generated|ram_block1a2  = \iRAM2|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \iRAM2|mem_rtl_0|auto_generated|ram_block1a3  = \iRAM2|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \iRAM2|mem_rtl_0|auto_generated|ram_block1a4  = \iRAM2|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \iRAM2|mem_rtl_0|auto_generated|ram_block1a5  = \iRAM2|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \iRAM2|mem_rtl_0|auto_generated|ram_block1a6  = \iRAM2|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \iRAM2|mem_rtl_0|auto_generated|ram_block1a7  = \iRAM2|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \iRAM2|mem_rtl_0|auto_generated|ram_block1a8  = \iRAM2|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \iRAM2|mem_rtl_0|auto_generated|ram_block1a9  = \iRAM2|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \iRAM2|mem_rtl_0|auto_generated|ram_block1a10  = \iRAM2|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \iRAM2|mem_rtl_0|auto_generated|ram_block1a11  = \iRAM2|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \iRAM2|mem_rtl_0|auto_generated|ram_block1a12  = \iRAM2|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \iRAM2|mem_rtl_0|auto_generated|ram_block1a13  = \iRAM2|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \iRAM2|mem_rtl_0|auto_generated|ram_block1a14  = \iRAM2|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \iRAM2|mem_rtl_0|auto_generated|ram_block1a15  = \iRAM2|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];

assign \iRAM2|mem_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0  = \iRAM2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \iRAM2|mem_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0  = \iRAM2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \iRAM2|mem_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0  = \iRAM2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \iRAM2|mem_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0  = \iRAM2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \iRAM2|mem_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0  = \iRAM2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \iRAM2|mem_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0  = \iRAM2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \iRAM2|mem_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0  = \iRAM2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \iRAM2|mem_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0  = \iRAM2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \iRAM2|mem_rtl_0|auto_generated|ram_block1a8~PORTBDATAOUT0  = \iRAM2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \iRAM2|mem_rtl_0|auto_generated|ram_block1a9~PORTBDATAOUT0  = \iRAM2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \iRAM2|mem_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0  = \iRAM2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \iRAM2|mem_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0  = \iRAM2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \iRAM2|mem_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0  = \iRAM2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \iRAM2|mem_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0  = \iRAM2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \iRAM2|mem_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0  = \iRAM2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \iRAM2|mem_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0  = \iRAM2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];

assign \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a24~portadataout  = \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];
assign \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a25  = \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [1];
assign \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a26  = \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [2];
assign \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a27  = \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [3];
assign \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a28  = \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [4];
assign \iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a24  = \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [5];
assign \iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a25  = \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [6];
assign \iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a26  = \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [7];
assign \iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a27  = \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [8];
assign \iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a28  = \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [9];

assign \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a16~portadataout  = \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];
assign \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a17  = \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [1];
assign \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a29  = \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [2];
assign \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a30  = \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [3];
assign \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a31  = \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [4];
assign \iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a16  = \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [5];
assign \iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a17  = \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [6];
assign \iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a29  = \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [7];
assign \iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a30  = \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [8];
assign \iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a31  = \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [9];

assign \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a18~portadataout  = \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];
assign \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a19  = \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [1];
assign \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a20  = \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [2];
assign \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a21  = \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [3];
assign \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a22  = \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [4];
assign \iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a18  = \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [5];
assign \iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a19  = \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [6];
assign \iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a20  = \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [7];
assign \iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a21  = \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [8];
assign \iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a22  = \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [9];

assign \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a23~portadataout  = \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];
assign \iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a23  = \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus [1];

assign \ififo1|q [0] = \ififo1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \ififo1|q [1] = \ififo1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \ififo1|q [2] = \ififo1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \ififo1|q [3] = \ififo1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \ififo1|q [4] = \ififo1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \ififo1|q [5] = \ififo1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \ififo1|q [6] = \ififo1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \ififo1|q [7] = \ififo1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \ififo1|q [8] = \ififo1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \ififo1|q [9] = \ififo1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \ififo1|q [10] = \ififo1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \ififo1|q [11] = \ififo1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \ififo1|q [12] = \ififo1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \ififo1|q [13] = \ififo1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \ififo1|q [14] = \ififo1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \ififo1|q [15] = \ififo1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \ififo1|q [16] = \ififo1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \ififo1|q [17] = \ififo1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \ififo1|q [18] = \ififo1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \ififo1|q [19] = \ififo1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];

assign \ififo1|q [20] = \ififo1|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];
assign \ififo1|q [21] = \ififo1|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [1];
assign \ififo1|q [22] = \ififo1|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [2];
assign \ififo1|q [23] = \ififo1|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [3];
assign \ififo1|q [24] = \ififo1|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [4];
assign \ififo1|q [25] = \ififo1|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [5];
assign \ififo1|q [26] = \ififo1|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [6];
assign \ififo1|q [27] = \ififo1|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [7];
assign \ififo1|q [28] = \ififo1|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [8];
assign \ififo1|q [29] = \ififo1|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [9];
assign \ififo1|q [30] = \ififo1|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [10];
assign \ififo1|q [31] = \ififo1|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [11];

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \data_out1[0]~output (
	.i(\iRAM1|mem_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out1[0]),
	.obar());
// synopsys translate_off
defparam \data_out1[0]~output .bus_hold = "false";
defparam \data_out1[0]~output .open_drain_output = "false";
defparam \data_out1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N19
cyclonev_io_obuf \data_out1[1]~output (
	.i(\iRAM1|mem_rtl_0|auto_generated|ram_block1a1 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out1[1]),
	.obar());
// synopsys translate_off
defparam \data_out1[1]~output .bus_hold = "false";
defparam \data_out1[1]~output .open_drain_output = "false";
defparam \data_out1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N2
cyclonev_io_obuf \data_out1[2]~output (
	.i(\iRAM1|mem_rtl_0|auto_generated|ram_block1a2 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out1[2]),
	.obar());
// synopsys translate_off
defparam \data_out1[2]~output .bus_hold = "false";
defparam \data_out1[2]~output .open_drain_output = "false";
defparam \data_out1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N36
cyclonev_io_obuf \data_out1[3]~output (
	.i(\iRAM1|mem_rtl_0|auto_generated|ram_block1a3 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out1[3]),
	.obar());
// synopsys translate_off
defparam \data_out1[3]~output .bus_hold = "false";
defparam \data_out1[3]~output .open_drain_output = "false";
defparam \data_out1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N19
cyclonev_io_obuf \data_out1[4]~output (
	.i(\iRAM1|mem_rtl_0|auto_generated|ram_block1a4 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out1[4]),
	.obar());
// synopsys translate_off
defparam \data_out1[4]~output .bus_hold = "false";
defparam \data_out1[4]~output .open_drain_output = "false";
defparam \data_out1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N2
cyclonev_io_obuf \data_out1[5]~output (
	.i(\iRAM1|mem_rtl_0|auto_generated|ram_block1a5 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out1[5]),
	.obar());
// synopsys translate_off
defparam \data_out1[5]~output .bus_hold = "false";
defparam \data_out1[5]~output .open_drain_output = "false";
defparam \data_out1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N19
cyclonev_io_obuf \data_out1[6]~output (
	.i(\iRAM1|mem_rtl_0|auto_generated|ram_block1a6 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out1[6]),
	.obar());
// synopsys translate_off
defparam \data_out1[6]~output .bus_hold = "false";
defparam \data_out1[6]~output .open_drain_output = "false";
defparam \data_out1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N42
cyclonev_io_obuf \data_out1[7]~output (
	.i(\iRAM1|mem_rtl_0|auto_generated|ram_block1a7 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out1[7]),
	.obar());
// synopsys translate_off
defparam \data_out1[7]~output .bus_hold = "false";
defparam \data_out1[7]~output .open_drain_output = "false";
defparam \data_out1[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \data_out1[8]~output (
	.i(\iRAM1|mem_rtl_0|auto_generated|ram_block1a8 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out1[8]),
	.obar());
// synopsys translate_off
defparam \data_out1[8]~output .bus_hold = "false";
defparam \data_out1[8]~output .open_drain_output = "false";
defparam \data_out1[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N2
cyclonev_io_obuf \data_out1[9]~output (
	.i(\iRAM1|mem_rtl_0|auto_generated|ram_block1a9 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out1[9]),
	.obar());
// synopsys translate_off
defparam \data_out1[9]~output .bus_hold = "false";
defparam \data_out1[9]~output .open_drain_output = "false";
defparam \data_out1[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N19
cyclonev_io_obuf \data_out1[10]~output (
	.i(\iRAM1|mem_rtl_0|auto_generated|ram_block1a10 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out1[10]),
	.obar());
// synopsys translate_off
defparam \data_out1[10]~output .bus_hold = "false";
defparam \data_out1[10]~output .open_drain_output = "false";
defparam \data_out1[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N2
cyclonev_io_obuf \data_out1[11]~output (
	.i(\iRAM1|mem_rtl_0|auto_generated|ram_block1a11 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out1[11]),
	.obar());
// synopsys translate_off
defparam \data_out1[11]~output .bus_hold = "false";
defparam \data_out1[11]~output .open_drain_output = "false";
defparam \data_out1[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \data_out1[12]~output (
	.i(\iRAM1|mem_rtl_0|auto_generated|ram_block1a12 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out1[12]),
	.obar());
// synopsys translate_off
defparam \data_out1[12]~output .bus_hold = "false";
defparam \data_out1[12]~output .open_drain_output = "false";
defparam \data_out1[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N19
cyclonev_io_obuf \data_out1[13]~output (
	.i(\iRAM1|mem_rtl_0|auto_generated|ram_block1a13 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out1[13]),
	.obar());
// synopsys translate_off
defparam \data_out1[13]~output .bus_hold = "false";
defparam \data_out1[13]~output .open_drain_output = "false";
defparam \data_out1[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cyclonev_io_obuf \data_out1[14]~output (
	.i(\iRAM1|mem_rtl_0|auto_generated|ram_block1a14 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out1[14]),
	.obar());
// synopsys translate_off
defparam \data_out1[14]~output .bus_hold = "false";
defparam \data_out1[14]~output .open_drain_output = "false";
defparam \data_out1[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N93
cyclonev_io_obuf \data_out1[15]~output (
	.i(\iRAM1|mem_rtl_0|auto_generated|ram_block1a15 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out1[15]),
	.obar());
// synopsys translate_off
defparam \data_out1[15]~output .bus_hold = "false";
defparam \data_out1[15]~output .open_drain_output = "false";
defparam \data_out1[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N53
cyclonev_io_obuf \data_out2[0]~output (
	.i(\iRAM1|mem_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out2[0]),
	.obar());
// synopsys translate_off
defparam \data_out2[0]~output .bus_hold = "false";
defparam \data_out2[0]~output .open_drain_output = "false";
defparam \data_out2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N76
cyclonev_io_obuf \data_out2[1]~output (
	.i(\iRAM1|mem_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out2[1]),
	.obar());
// synopsys translate_off
defparam \data_out2[1]~output .bus_hold = "false";
defparam \data_out2[1]~output .open_drain_output = "false";
defparam \data_out2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \data_out2[2]~output (
	.i(\iRAM1|mem_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out2[2]),
	.obar());
// synopsys translate_off
defparam \data_out2[2]~output .bus_hold = "false";
defparam \data_out2[2]~output .open_drain_output = "false";
defparam \data_out2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N36
cyclonev_io_obuf \data_out2[3]~output (
	.i(\iRAM1|mem_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out2[3]),
	.obar());
// synopsys translate_off
defparam \data_out2[3]~output .bus_hold = "false";
defparam \data_out2[3]~output .open_drain_output = "false";
defparam \data_out2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \data_out2[4]~output (
	.i(\iRAM1|mem_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out2[4]),
	.obar());
// synopsys translate_off
defparam \data_out2[4]~output .bus_hold = "false";
defparam \data_out2[4]~output .open_drain_output = "false";
defparam \data_out2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N59
cyclonev_io_obuf \data_out2[5]~output (
	.i(\iRAM1|mem_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out2[5]),
	.obar());
// synopsys translate_off
defparam \data_out2[5]~output .bus_hold = "false";
defparam \data_out2[5]~output .open_drain_output = "false";
defparam \data_out2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N76
cyclonev_io_obuf \data_out2[6]~output (
	.i(\iRAM1|mem_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out2[6]),
	.obar());
// synopsys translate_off
defparam \data_out2[6]~output .bus_hold = "false";
defparam \data_out2[6]~output .open_drain_output = "false";
defparam \data_out2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N36
cyclonev_io_obuf \data_out2[7]~output (
	.i(\iRAM1|mem_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out2[7]),
	.obar());
// synopsys translate_off
defparam \data_out2[7]~output .bus_hold = "false";
defparam \data_out2[7]~output .open_drain_output = "false";
defparam \data_out2[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N53
cyclonev_io_obuf \data_out2[8]~output (
	.i(\iRAM1|mem_rtl_0|auto_generated|ram_block1a8~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out2[8]),
	.obar());
// synopsys translate_off
defparam \data_out2[8]~output .bus_hold = "false";
defparam \data_out2[8]~output .open_drain_output = "false";
defparam \data_out2[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N76
cyclonev_io_obuf \data_out2[9]~output (
	.i(\iRAM1|mem_rtl_0|auto_generated|ram_block1a9~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out2[9]),
	.obar());
// synopsys translate_off
defparam \data_out2[9]~output .bus_hold = "false";
defparam \data_out2[9]~output .open_drain_output = "false";
defparam \data_out2[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N42
cyclonev_io_obuf \data_out2[10]~output (
	.i(\iRAM1|mem_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out2[10]),
	.obar());
// synopsys translate_off
defparam \data_out2[10]~output .bus_hold = "false";
defparam \data_out2[10]~output .open_drain_output = "false";
defparam \data_out2[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N53
cyclonev_io_obuf \data_out2[11]~output (
	.i(\iRAM1|mem_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out2[11]),
	.obar());
// synopsys translate_off
defparam \data_out2[11]~output .bus_hold = "false";
defparam \data_out2[11]~output .open_drain_output = "false";
defparam \data_out2[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \data_out2[12]~output (
	.i(\iRAM1|mem_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out2[12]),
	.obar());
// synopsys translate_off
defparam \data_out2[12]~output .bus_hold = "false";
defparam \data_out2[12]~output .open_drain_output = "false";
defparam \data_out2[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N54
cyclonev_io_obuf \data_out2[13]~output (
	.i(\iRAM1|mem_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out2[13]),
	.obar());
// synopsys translate_off
defparam \data_out2[13]~output .bus_hold = "false";
defparam \data_out2[13]~output .open_drain_output = "false";
defparam \data_out2[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \data_out2[14]~output (
	.i(\iRAM1|mem_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out2[14]),
	.obar());
// synopsys translate_off
defparam \data_out2[14]~output .bus_hold = "false";
defparam \data_out2[14]~output .open_drain_output = "false";
defparam \data_out2[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N2
cyclonev_io_obuf \data_out2[15]~output (
	.i(\iRAM1|mem_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out2[15]),
	.obar());
// synopsys translate_off
defparam \data_out2[15]~output .bus_hold = "false";
defparam \data_out2[15]~output .open_drain_output = "false";
defparam \data_out2[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \init_done~output (
	.i(\Equal3~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(init_done),
	.obar());
// synopsys translate_off
defparam \init_done~output .bus_hold = "false";
defparam \init_done~output .open_drain_output = "false";
defparam \init_done~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \in_done~output (
	.i(\icontrol|in_done~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(in_done),
	.obar());
// synopsys translate_off
defparam \in_done~output .bus_hold = "false";
defparam \in_done~output .open_drain_output = "false";
defparam \in_done~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N36
cyclonev_io_obuf \cal_done~output (
	.i(\icontrol|cal_done~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cal_done),
	.obar());
// synopsys translate_off
defparam \cal_done~output .bus_hold = "false";
defparam \cal_done~output .open_drain_output = "false";
defparam \cal_done~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \done~output (
	.i(\icontrol|done~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(done),
	.obar());
// synopsys translate_off
defparam \done~output .bus_hold = "false";
defparam \done~output .open_drain_output = "false";
defparam \done~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \wr_req~output (
	.i(\wr_req_w~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wr_req),
	.obar());
// synopsys translate_off
defparam \wr_req~output .bus_hold = "false";
defparam \wr_req~output .open_drain_output = "false";
defparam \wr_req~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \rd_dat[0]~output (
	.i(\ififo1|q [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd_dat[0]),
	.obar());
// synopsys translate_off
defparam \rd_dat[0]~output .bus_hold = "false";
defparam \rd_dat[0]~output .open_drain_output = "false";
defparam \rd_dat[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \rd_dat[1]~output (
	.i(\ififo1|q [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd_dat[1]),
	.obar());
// synopsys translate_off
defparam \rd_dat[1]~output .bus_hold = "false";
defparam \rd_dat[1]~output .open_drain_output = "false";
defparam \rd_dat[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \rd_dat[2]~output (
	.i(\ififo1|q [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd_dat[2]),
	.obar());
// synopsys translate_off
defparam \rd_dat[2]~output .bus_hold = "false";
defparam \rd_dat[2]~output .open_drain_output = "false";
defparam \rd_dat[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \rd_dat[3]~output (
	.i(\ififo1|q [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd_dat[3]),
	.obar());
// synopsys translate_off
defparam \rd_dat[3]~output .bus_hold = "false";
defparam \rd_dat[3]~output .open_drain_output = "false";
defparam \rd_dat[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \rd_dat[4]~output (
	.i(\ififo1|q [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd_dat[4]),
	.obar());
// synopsys translate_off
defparam \rd_dat[4]~output .bus_hold = "false";
defparam \rd_dat[4]~output .open_drain_output = "false";
defparam \rd_dat[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \rd_dat[5]~output (
	.i(\ififo1|q [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd_dat[5]),
	.obar());
// synopsys translate_off
defparam \rd_dat[5]~output .bus_hold = "false";
defparam \rd_dat[5]~output .open_drain_output = "false";
defparam \rd_dat[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \rd_dat[6]~output (
	.i(\ififo1|q [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd_dat[6]),
	.obar());
// synopsys translate_off
defparam \rd_dat[6]~output .bus_hold = "false";
defparam \rd_dat[6]~output .open_drain_output = "false";
defparam \rd_dat[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \rd_dat[7]~output (
	.i(\ififo1|q [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd_dat[7]),
	.obar());
// synopsys translate_off
defparam \rd_dat[7]~output .bus_hold = "false";
defparam \rd_dat[7]~output .open_drain_output = "false";
defparam \rd_dat[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \rd_dat[8]~output (
	.i(\ififo1|q [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd_dat[8]),
	.obar());
// synopsys translate_off
defparam \rd_dat[8]~output .bus_hold = "false";
defparam \rd_dat[8]~output .open_drain_output = "false";
defparam \rd_dat[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \rd_dat[9]~output (
	.i(\ififo1|q [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd_dat[9]),
	.obar());
// synopsys translate_off
defparam \rd_dat[9]~output .bus_hold = "false";
defparam \rd_dat[9]~output .open_drain_output = "false";
defparam \rd_dat[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \rd_dat[10]~output (
	.i(\ififo1|q [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd_dat[10]),
	.obar());
// synopsys translate_off
defparam \rd_dat[10]~output .bus_hold = "false";
defparam \rd_dat[10]~output .open_drain_output = "false";
defparam \rd_dat[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \rd_dat[11]~output (
	.i(\ififo1|q [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd_dat[11]),
	.obar());
// synopsys translate_off
defparam \rd_dat[11]~output .bus_hold = "false";
defparam \rd_dat[11]~output .open_drain_output = "false";
defparam \rd_dat[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \rd_dat[12]~output (
	.i(\ififo1|q [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd_dat[12]),
	.obar());
// synopsys translate_off
defparam \rd_dat[12]~output .bus_hold = "false";
defparam \rd_dat[12]~output .open_drain_output = "false";
defparam \rd_dat[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \rd_dat[13]~output (
	.i(\ififo1|q [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd_dat[13]),
	.obar());
// synopsys translate_off
defparam \rd_dat[13]~output .bus_hold = "false";
defparam \rd_dat[13]~output .open_drain_output = "false";
defparam \rd_dat[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \rd_dat[14]~output (
	.i(\ififo1|q [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd_dat[14]),
	.obar());
// synopsys translate_off
defparam \rd_dat[14]~output .bus_hold = "false";
defparam \rd_dat[14]~output .open_drain_output = "false";
defparam \rd_dat[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \rd_dat[15]~output (
	.i(\ififo1|q [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd_dat[15]),
	.obar());
// synopsys translate_off
defparam \rd_dat[15]~output .bus_hold = "false";
defparam \rd_dat[15]~output .open_drain_output = "false";
defparam \rd_dat[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \rd_dat[16]~output (
	.i(\ififo1|q [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd_dat[16]),
	.obar());
// synopsys translate_off
defparam \rd_dat[16]~output .bus_hold = "false";
defparam \rd_dat[16]~output .open_drain_output = "false";
defparam \rd_dat[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \rd_dat[17]~output (
	.i(\ififo1|q [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd_dat[17]),
	.obar());
// synopsys translate_off
defparam \rd_dat[17]~output .bus_hold = "false";
defparam \rd_dat[17]~output .open_drain_output = "false";
defparam \rd_dat[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \rd_dat[18]~output (
	.i(\ififo1|q [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd_dat[18]),
	.obar());
// synopsys translate_off
defparam \rd_dat[18]~output .bus_hold = "false";
defparam \rd_dat[18]~output .open_drain_output = "false";
defparam \rd_dat[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \rd_dat[19]~output (
	.i(\ififo1|q [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd_dat[19]),
	.obar());
// synopsys translate_off
defparam \rd_dat[19]~output .bus_hold = "false";
defparam \rd_dat[19]~output .open_drain_output = "false";
defparam \rd_dat[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \rd_dat[20]~output (
	.i(\ififo1|q [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd_dat[20]),
	.obar());
// synopsys translate_off
defparam \rd_dat[20]~output .bus_hold = "false";
defparam \rd_dat[20]~output .open_drain_output = "false";
defparam \rd_dat[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \rd_dat[21]~output (
	.i(\ififo1|q [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd_dat[21]),
	.obar());
// synopsys translate_off
defparam \rd_dat[21]~output .bus_hold = "false";
defparam \rd_dat[21]~output .open_drain_output = "false";
defparam \rd_dat[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \rd_dat[22]~output (
	.i(\ififo1|q [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd_dat[22]),
	.obar());
// synopsys translate_off
defparam \rd_dat[22]~output .bus_hold = "false";
defparam \rd_dat[22]~output .open_drain_output = "false";
defparam \rd_dat[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \rd_dat[23]~output (
	.i(\ififo1|q [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd_dat[23]),
	.obar());
// synopsys translate_off
defparam \rd_dat[23]~output .bus_hold = "false";
defparam \rd_dat[23]~output .open_drain_output = "false";
defparam \rd_dat[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \rd_dat[24]~output (
	.i(\ififo1|q [24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd_dat[24]),
	.obar());
// synopsys translate_off
defparam \rd_dat[24]~output .bus_hold = "false";
defparam \rd_dat[24]~output .open_drain_output = "false";
defparam \rd_dat[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N36
cyclonev_io_obuf \rd_dat[25]~output (
	.i(\ififo1|q [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd_dat[25]),
	.obar());
// synopsys translate_off
defparam \rd_dat[25]~output .bus_hold = "false";
defparam \rd_dat[25]~output .open_drain_output = "false";
defparam \rd_dat[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \rd_dat[26]~output (
	.i(\ififo1|q [26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd_dat[26]),
	.obar());
// synopsys translate_off
defparam \rd_dat[26]~output .bus_hold = "false";
defparam \rd_dat[26]~output .open_drain_output = "false";
defparam \rd_dat[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \rd_dat[27]~output (
	.i(\ififo1|q [27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd_dat[27]),
	.obar());
// synopsys translate_off
defparam \rd_dat[27]~output .bus_hold = "false";
defparam \rd_dat[27]~output .open_drain_output = "false";
defparam \rd_dat[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \rd_dat[28]~output (
	.i(\ififo1|q [28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd_dat[28]),
	.obar());
// synopsys translate_off
defparam \rd_dat[28]~output .bus_hold = "false";
defparam \rd_dat[28]~output .open_drain_output = "false";
defparam \rd_dat[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \rd_dat[29]~output (
	.i(\ififo1|q [29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd_dat[29]),
	.obar());
// synopsys translate_off
defparam \rd_dat[29]~output .bus_hold = "false";
defparam \rd_dat[29]~output .open_drain_output = "false";
defparam \rd_dat[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \rd_dat[30]~output (
	.i(\ififo1|q [30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd_dat[30]),
	.obar());
// synopsys translate_off
defparam \rd_dat[30]~output .bus_hold = "false";
defparam \rd_dat[30]~output .open_drain_output = "false";
defparam \rd_dat[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \rd_dat[31]~output (
	.i(\ififo1|q [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd_dat[31]),
	.obar());
// synopsys translate_off
defparam \rd_dat[31]~output .bus_hold = "false";
defparam \rd_dat[31]~output .open_drain_output = "false";
defparam \rd_dat[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \rd_empty~output (
	.i(\ififo1|Equal0~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd_empty),
	.obar());
// synopsys translate_off
defparam \rd_empty~output .bus_hold = "false";
defparam \rd_empty~output .open_drain_output = "false";
defparam \rd_empty~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \rd_used[0]~output (
	.i(\ififo1|rd_used [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd_used[0]),
	.obar());
// synopsys translate_off
defparam \rd_used[0]~output .bus_hold = "false";
defparam \rd_used[0]~output .open_drain_output = "false";
defparam \rd_used[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \rd_used[1]~output (
	.i(\ififo1|rd_used [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd_used[1]),
	.obar());
// synopsys translate_off
defparam \rd_used[1]~output .bus_hold = "false";
defparam \rd_used[1]~output .open_drain_output = "false";
defparam \rd_used[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \rd_used[2]~output (
	.i(\ififo1|rd_used [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd_used[2]),
	.obar());
// synopsys translate_off
defparam \rd_used[2]~output .bus_hold = "false";
defparam \rd_used[2]~output .open_drain_output = "false";
defparam \rd_used[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \rd_used[3]~output (
	.i(\ififo1|rd_used [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd_used[3]),
	.obar());
// synopsys translate_off
defparam \rd_used[3]~output .bus_hold = "false";
defparam \rd_used[3]~output .open_drain_output = "false";
defparam \rd_used[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \rd_used[4]~output (
	.i(\ififo1|rd_used [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd_used[4]),
	.obar());
// synopsys translate_off
defparam \rd_used[4]~output .bus_hold = "false";
defparam \rd_used[4]~output .open_drain_output = "false";
defparam \rd_used[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \rd_used[5]~output (
	.i(\ififo1|rd_used [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd_used[5]),
	.obar());
// synopsys translate_off
defparam \rd_used[5]~output .bus_hold = "false";
defparam \rd_used[5]~output .open_drain_output = "false";
defparam \rd_used[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \rd_used[6]~output (
	.i(\ififo1|rd_used [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd_used[6]),
	.obar());
// synopsys translate_off
defparam \rd_used[6]~output .bus_hold = "false";
defparam \rd_used[6]~output .open_drain_output = "false";
defparam \rd_used[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \rd_used[7]~output (
	.i(\ififo1|rd_used [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd_used[7]),
	.obar());
// synopsys translate_off
defparam \rd_used[7]~output .bus_hold = "false";
defparam \rd_used[7]~output .open_drain_output = "false";
defparam \rd_used[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cyclonev_io_obuf \rd_used[8]~output (
	.i(\ififo1|rd_used [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd_used[8]),
	.obar());
// synopsys translate_off
defparam \rd_used[8]~output .bus_hold = "false";
defparam \rd_used[8]~output .open_drain_output = "false";
defparam \rd_used[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \wr_full~output (
	.i(!\ififo1|wr_ok~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wr_full),
	.obar());
// synopsys translate_off
defparam \wr_full~output .bus_hold = "false";
defparam \wr_full~output .open_drain_output = "false";
defparam \wr_full~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \wr_used[0]~output (
	.i(\ififo1|wr_used [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wr_used[0]),
	.obar());
// synopsys translate_off
defparam \wr_used[0]~output .bus_hold = "false";
defparam \wr_used[0]~output .open_drain_output = "false";
defparam \wr_used[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf \wr_used[1]~output (
	.i(\ififo1|wr_used [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wr_used[1]),
	.obar());
// synopsys translate_off
defparam \wr_used[1]~output .bus_hold = "false";
defparam \wr_used[1]~output .open_drain_output = "false";
defparam \wr_used[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \wr_used[2]~output (
	.i(\ififo1|wr_used [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wr_used[2]),
	.obar());
// synopsys translate_off
defparam \wr_used[2]~output .bus_hold = "false";
defparam \wr_used[2]~output .open_drain_output = "false";
defparam \wr_used[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \wr_used[3]~output (
	.i(\ififo1|wr_used [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wr_used[3]),
	.obar());
// synopsys translate_off
defparam \wr_used[3]~output .bus_hold = "false";
defparam \wr_used[3]~output .open_drain_output = "false";
defparam \wr_used[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \wr_used[4]~output (
	.i(\ififo1|wr_used [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wr_used[4]),
	.obar());
// synopsys translate_off
defparam \wr_used[4]~output .bus_hold = "false";
defparam \wr_used[4]~output .open_drain_output = "false";
defparam \wr_used[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \wr_used[5]~output (
	.i(\ififo1|wr_used [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wr_used[5]),
	.obar());
// synopsys translate_off
defparam \wr_used[5]~output .bus_hold = "false";
defparam \wr_used[5]~output .open_drain_output = "false";
defparam \wr_used[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \wr_used[6]~output (
	.i(\ififo1|wr_used [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wr_used[6]),
	.obar());
// synopsys translate_off
defparam \wr_used[6]~output .bus_hold = "false";
defparam \wr_used[6]~output .open_drain_output = "false";
defparam \wr_used[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \wr_used[7]~output (
	.i(\ififo1|wr_used [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wr_used[7]),
	.obar());
// synopsys translate_off
defparam \wr_used[7]~output .bus_hold = "false";
defparam \wr_used[7]~output .open_drain_output = "false";
defparam \wr_used[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N53
cyclonev_io_obuf \wr_used[8]~output (
	.i(\ififo1|wr_used [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wr_used[8]),
	.obar());
// synopsys translate_off
defparam \wr_used[8]~output .bus_hold = "false";
defparam \wr_used[8]~output .open_drain_output = "false";
defparam \wr_used[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \temp[0]~output (
	.i(\iRAM1|mem_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(temp[0]),
	.obar());
// synopsys translate_off
defparam \temp[0]~output .bus_hold = "false";
defparam \temp[0]~output .open_drain_output = "false";
defparam \temp[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N59
cyclonev_io_obuf \temp[1]~output (
	.i(\iRAM1|mem_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(temp[1]),
	.obar());
// synopsys translate_off
defparam \temp[1]~output .bus_hold = "false";
defparam \temp[1]~output .open_drain_output = "false";
defparam \temp[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \temp[2]~output (
	.i(\iRAM1|mem_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(temp[2]),
	.obar());
// synopsys translate_off
defparam \temp[2]~output .bus_hold = "false";
defparam \temp[2]~output .open_drain_output = "false";
defparam \temp[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N53
cyclonev_io_obuf \temp[3]~output (
	.i(\iRAM1|mem_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(temp[3]),
	.obar());
// synopsys translate_off
defparam \temp[3]~output .bus_hold = "false";
defparam \temp[3]~output .open_drain_output = "false";
defparam \temp[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \temp[4]~output (
	.i(\iRAM1|mem_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(temp[4]),
	.obar());
// synopsys translate_off
defparam \temp[4]~output .bus_hold = "false";
defparam \temp[4]~output .open_drain_output = "false";
defparam \temp[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N93
cyclonev_io_obuf \temp[5]~output (
	.i(\iRAM1|mem_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(temp[5]),
	.obar());
// synopsys translate_off
defparam \temp[5]~output .bus_hold = "false";
defparam \temp[5]~output .open_drain_output = "false";
defparam \temp[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N93
cyclonev_io_obuf \temp[6]~output (
	.i(\iRAM1|mem_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(temp[6]),
	.obar());
// synopsys translate_off
defparam \temp[6]~output .bus_hold = "false";
defparam \temp[6]~output .open_drain_output = "false";
defparam \temp[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N53
cyclonev_io_obuf \temp[7]~output (
	.i(\iRAM1|mem_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(temp[7]),
	.obar());
// synopsys translate_off
defparam \temp[7]~output .bus_hold = "false";
defparam \temp[7]~output .open_drain_output = "false";
defparam \temp[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N19
cyclonev_io_obuf \temp[8]~output (
	.i(\iRAM1|mem_rtl_0|auto_generated|ram_block1a8~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(temp[8]),
	.obar());
// synopsys translate_off
defparam \temp[8]~output .bus_hold = "false";
defparam \temp[8]~output .open_drain_output = "false";
defparam \temp[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N36
cyclonev_io_obuf \temp[9]~output (
	.i(\iRAM1|mem_rtl_0|auto_generated|ram_block1a9~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(temp[9]),
	.obar());
// synopsys translate_off
defparam \temp[9]~output .bus_hold = "false";
defparam \temp[9]~output .open_drain_output = "false";
defparam \temp[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N93
cyclonev_io_obuf \temp[10]~output (
	.i(\iRAM1|mem_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(temp[10]),
	.obar());
// synopsys translate_off
defparam \temp[10]~output .bus_hold = "false";
defparam \temp[10]~output .open_drain_output = "false";
defparam \temp[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N19
cyclonev_io_obuf \temp[11]~output (
	.i(\iRAM1|mem_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(temp[11]),
	.obar());
// synopsys translate_off
defparam \temp[11]~output .bus_hold = "false";
defparam \temp[11]~output .open_drain_output = "false";
defparam \temp[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \temp[12]~output (
	.i(\iRAM1|mem_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(temp[12]),
	.obar());
// synopsys translate_off
defparam \temp[12]~output .bus_hold = "false";
defparam \temp[12]~output .open_drain_output = "false";
defparam \temp[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N20
cyclonev_io_obuf \temp[13]~output (
	.i(\iRAM1|mem_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(temp[13]),
	.obar());
// synopsys translate_off
defparam \temp[13]~output .bus_hold = "false";
defparam \temp[13]~output .open_drain_output = "false";
defparam \temp[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \temp[14]~output (
	.i(\iRAM1|mem_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(temp[14]),
	.obar());
// synopsys translate_off
defparam \temp[14]~output .bus_hold = "false";
defparam \temp[14]~output .open_drain_output = "false";
defparam \temp[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N36
cyclonev_io_obuf \temp[15]~output (
	.i(\iRAM1|mem_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(temp[15]),
	.obar());
// synopsys translate_off
defparam \temp[15]~output .bus_hold = "false";
defparam \temp[15]~output .open_drain_output = "false";
defparam \temp[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \temp[16]~output (
	.i(\iRAM1|mem_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(temp[16]),
	.obar());
// synopsys translate_off
defparam \temp[16]~output .bus_hold = "false";
defparam \temp[16]~output .open_drain_output = "false";
defparam \temp[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N36
cyclonev_io_obuf \temp[17]~output (
	.i(\iRAM1|mem_rtl_0|auto_generated|ram_block1a1 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(temp[17]),
	.obar());
// synopsys translate_off
defparam \temp[17]~output .bus_hold = "false";
defparam \temp[17]~output .open_drain_output = "false";
defparam \temp[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N19
cyclonev_io_obuf \temp[18]~output (
	.i(\iRAM1|mem_rtl_0|auto_generated|ram_block1a2 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(temp[18]),
	.obar());
// synopsys translate_off
defparam \temp[18]~output .bus_hold = "false";
defparam \temp[18]~output .open_drain_output = "false";
defparam \temp[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N36
cyclonev_io_obuf \temp[19]~output (
	.i(\iRAM1|mem_rtl_0|auto_generated|ram_block1a3 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(temp[19]),
	.obar());
// synopsys translate_off
defparam \temp[19]~output .bus_hold = "false";
defparam \temp[19]~output .open_drain_output = "false";
defparam \temp[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cyclonev_io_obuf \temp[20]~output (
	.i(\iRAM1|mem_rtl_0|auto_generated|ram_block1a4 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(temp[20]),
	.obar());
// synopsys translate_off
defparam \temp[20]~output .bus_hold = "false";
defparam \temp[20]~output .open_drain_output = "false";
defparam \temp[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N36
cyclonev_io_obuf \temp[21]~output (
	.i(\iRAM1|mem_rtl_0|auto_generated|ram_block1a5 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(temp[21]),
	.obar());
// synopsys translate_off
defparam \temp[21]~output .bus_hold = "false";
defparam \temp[21]~output .open_drain_output = "false";
defparam \temp[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N53
cyclonev_io_obuf \temp[22]~output (
	.i(\iRAM1|mem_rtl_0|auto_generated|ram_block1a6 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(temp[22]),
	.obar());
// synopsys translate_off
defparam \temp[22]~output .bus_hold = "false";
defparam \temp[22]~output .open_drain_output = "false";
defparam \temp[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N59
cyclonev_io_obuf \temp[23]~output (
	.i(\iRAM1|mem_rtl_0|auto_generated|ram_block1a7 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(temp[23]),
	.obar());
// synopsys translate_off
defparam \temp[23]~output .bus_hold = "false";
defparam \temp[23]~output .open_drain_output = "false";
defparam \temp[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \temp[24]~output (
	.i(\iRAM1|mem_rtl_0|auto_generated|ram_block1a8 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(temp[24]),
	.obar());
// synopsys translate_off
defparam \temp[24]~output .bus_hold = "false";
defparam \temp[24]~output .open_drain_output = "false";
defparam \temp[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N19
cyclonev_io_obuf \temp[25]~output (
	.i(\iRAM1|mem_rtl_0|auto_generated|ram_block1a9 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(temp[25]),
	.obar());
// synopsys translate_off
defparam \temp[25]~output .bus_hold = "false";
defparam \temp[25]~output .open_drain_output = "false";
defparam \temp[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cyclonev_io_obuf \temp[26]~output (
	.i(\iRAM1|mem_rtl_0|auto_generated|ram_block1a10 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(temp[26]),
	.obar());
// synopsys translate_off
defparam \temp[26]~output .bus_hold = "false";
defparam \temp[26]~output .open_drain_output = "false";
defparam \temp[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \temp[27]~output (
	.i(\iRAM1|mem_rtl_0|auto_generated|ram_block1a11 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(temp[27]),
	.obar());
// synopsys translate_off
defparam \temp[27]~output .bus_hold = "false";
defparam \temp[27]~output .open_drain_output = "false";
defparam \temp[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \temp[28]~output (
	.i(\iRAM1|mem_rtl_0|auto_generated|ram_block1a12 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(temp[28]),
	.obar());
// synopsys translate_off
defparam \temp[28]~output .bus_hold = "false";
defparam \temp[28]~output .open_drain_output = "false";
defparam \temp[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \temp[29]~output (
	.i(\iRAM1|mem_rtl_0|auto_generated|ram_block1a13 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(temp[29]),
	.obar());
// synopsys translate_off
defparam \temp[29]~output .bus_hold = "false";
defparam \temp[29]~output .open_drain_output = "false";
defparam \temp[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N53
cyclonev_io_obuf \temp[30]~output (
	.i(\iRAM1|mem_rtl_0|auto_generated|ram_block1a14 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(temp[30]),
	.obar());
// synopsys translate_off
defparam \temp[30]~output .bus_hold = "false";
defparam \temp[30]~output .open_drain_output = "false";
defparam \temp[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N42
cyclonev_io_obuf \temp[31]~output (
	.i(\iRAM1|mem_rtl_0|auto_generated|ram_block1a15 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(temp[31]),
	.obar());
// synopsys translate_off
defparam \temp[31]~output .bus_hold = "false";
defparam \temp[31]~output .open_drain_output = "false";
defparam \temp[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N35
cyclonev_io_ibuf \start~input (
	.i(start),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\start~input_o ));
// synopsys translate_off
defparam \start~input .bus_hold = "false";
defparam \start~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N0
cyclonev_lcell_comb \icontrol|Add2~1 (
// Equation(s):
// \icontrol|Add2~1_sumout  = SUM(( \icontrol|counter1 [0] ) + ( VCC ) + ( !VCC ))
// \icontrol|Add2~2  = CARRY(( \icontrol|counter1 [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\icontrol|counter1 [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add2~1_sumout ),
	.cout(\icontrol|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add2~1 .extended_lut = "off";
defparam \icontrol|Add2~1 .lut_mask = 64'h0000000000000F0F;
defparam \icontrol|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N75
cyclonev_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N41
cyclonev_io_ibuf \mode~input (
	.i(mode),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mode~input_o ));
// synopsys translate_off
defparam \mode~input .bus_hold = "false";
defparam \mode~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N39
cyclonev_lcell_comb \icontrol|Add0~3 (
// Equation(s):
// \icontrol|Add0~3_combout  = !\iAddress_Gen|ctr_sig~q  $ (!\icontrol|counter2 [0])

	.dataa(!\iAddress_Gen|ctr_sig~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\icontrol|counter2 [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|Add0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add0~3 .extended_lut = "off";
defparam \icontrol|Add0~3 .lut_mask = 64'h55AA55AA55AA55AA;
defparam \icontrol|Add0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N9
cyclonev_lcell_comb \icontrol|counter3~0 (
// Equation(s):
// \icontrol|counter3~0_combout  = ( \imode1|mode[1]~DUPLICATE_q  & ( \rst~input_o  ) ) # ( !\imode1|mode[1]~DUPLICATE_q  & ( (!\start~input_o ) # (\rst~input_o ) ) )

	.dataa(!\start~input_o ),
	.datab(gnd),
	.datac(!\rst~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imode1|mode[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter3~0 .extended_lut = "off";
defparam \icontrol|counter3~0 .lut_mask = 64'hAFAFAFAF0F0F0F0F;
defparam \icontrol|counter3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N41
dffeas \icontrol|counter2[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|Add0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\icontrol|counter3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter2[0] .is_wysiwyg = "true";
defparam \icontrol|counter2[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N3
cyclonev_lcell_comb \icontrol|Add0~1 (
// Equation(s):
// \icontrol|Add0~1_combout  = ( \icontrol|counter2 [0] & ( !\iAddress_Gen|ctr_sig~q  $ (!\icontrol|counter2 [1]) ) ) # ( !\icontrol|counter2 [0] & ( \icontrol|counter2 [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iAddress_Gen|ctr_sig~q ),
	.datad(!\icontrol|counter2 [1]),
	.datae(gnd),
	.dataf(!\icontrol|counter2 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|Add0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add0~1 .extended_lut = "off";
defparam \icontrol|Add0~1 .lut_mask = 64'h00FF00FF0FF00FF0;
defparam \icontrol|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y2_N5
dffeas \icontrol|counter2[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|Add0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\icontrol|counter3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter2[1] .is_wysiwyg = "true";
defparam \icontrol|counter2[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N6
cyclonev_lcell_comb \icontrol|Add0~2 (
// Equation(s):
// \icontrol|Add0~2_combout  = ( \icontrol|counter2 [1] & ( !\icontrol|counter2 [2] $ (((!\iAddress_Gen|ctr_sig~q ) # (!\icontrol|counter2 [0]))) ) ) # ( !\icontrol|counter2 [1] & ( \icontrol|counter2 [2] ) )

	.dataa(gnd),
	.datab(!\iAddress_Gen|ctr_sig~q ),
	.datac(!\icontrol|counter2 [0]),
	.datad(!\icontrol|counter2 [2]),
	.datae(gnd),
	.dataf(!\icontrol|counter2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|Add0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add0~2 .extended_lut = "off";
defparam \icontrol|Add0~2 .lut_mask = 64'h00FF00FF03FC03FC;
defparam \icontrol|Add0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y2_N8
dffeas \icontrol|counter2[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\icontrol|counter3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter2[2] .is_wysiwyg = "true";
defparam \icontrol|counter2[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N33
cyclonev_lcell_comb \icontrol|Add0~0 (
// Equation(s):
// \icontrol|Add0~0_combout  = ( \icontrol|counter2 [1] & ( !\icontrol|counter2 [3] $ (((!\iAddress_Gen|ctr_sig~q ) # ((!\icontrol|counter2 [2]) # (!\icontrol|counter2 [0])))) ) ) # ( !\icontrol|counter2 [1] & ( \icontrol|counter2 [3] ) )

	.dataa(!\iAddress_Gen|ctr_sig~q ),
	.datab(!\icontrol|counter2 [2]),
	.datac(!\icontrol|counter2 [0]),
	.datad(!\icontrol|counter2 [3]),
	.datae(gnd),
	.dataf(!\icontrol|counter2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add0~0 .extended_lut = "off";
defparam \icontrol|Add0~0 .lut_mask = 64'h00FF00FF01FE01FE;
defparam \icontrol|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y2_N35
dffeas \icontrol|counter2[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\icontrol|counter3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter2[3] .is_wysiwyg = "true";
defparam \icontrol|counter2[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N30
cyclonev_lcell_comb \icontrol|cal_done~0 (
// Equation(s):
// \icontrol|cal_done~0_combout  = ( \icontrol|counter2 [3] & ( (\icontrol|counter2 [2] & (\icontrol|counter2 [1] & \iAddress_Gen|ctr_sig~q )) ) )

	.dataa(gnd),
	.datab(!\icontrol|counter2 [2]),
	.datac(!\icontrol|counter2 [1]),
	.datad(!\iAddress_Gen|ctr_sig~q ),
	.datae(gnd),
	.dataf(!\icontrol|counter2 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|cal_done~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|cal_done~0 .extended_lut = "off";
defparam \icontrol|cal_done~0 .lut_mask = 64'h0000000000030003;
defparam \icontrol|cal_done~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N27
cyclonev_lcell_comb \icontrol|cal_done~1 (
// Equation(s):
// \icontrol|cal_done~1_combout  = ( \icontrol|cal_done~0_combout  & ( ((!\start~input_o  & !\imode1|mode[1]~DUPLICATE_q )) # (\icontrol|cal_done~q ) ) ) # ( !\icontrol|cal_done~0_combout  & ( \icontrol|cal_done~q  ) )

	.dataa(!\start~input_o ),
	.datab(gnd),
	.datac(!\imode1|mode[1]~DUPLICATE_q ),
	.datad(!\icontrol|cal_done~q ),
	.datae(gnd),
	.dataf(!\icontrol|cal_done~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|cal_done~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|cal_done~1 .extended_lut = "off";
defparam \icontrol|cal_done~1 .lut_mask = 64'h00FF00FFA0FFA0FF;
defparam \icontrol|cal_done~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y2_N29
dffeas \icontrol|cal_done (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|cal_done~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|cal_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|cal_done .is_wysiwyg = "true";
defparam \icontrol|cal_done .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N3
cyclonev_lcell_comb \imode1|mode~0 (
// Equation(s):
// \imode1|mode~0_combout  = ( \icontrol|in_done~q  & ( \icontrol|cal_done~q  ) ) # ( !\icontrol|in_done~q  & ( \icontrol|cal_done~q  ) ) # ( \icontrol|in_done~q  & ( !\icontrol|cal_done~q  & ( \mode~input_o  ) ) )

	.dataa(!\mode~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\icontrol|in_done~q ),
	.dataf(!\icontrol|cal_done~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imode1|mode~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imode1|mode~0 .extended_lut = "off";
defparam \imode1|mode~0 .lut_mask = 64'h00005555FFFFFFFF;
defparam \imode1|mode~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N44
dffeas \imode1|mode[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\imode1|mode~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\imode1|mode [0]),
	.prn(vcc));
// synopsys translate_off
defparam \imode1|mode[0] .is_wysiwyg = "true";
defparam \imode1|mode[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N24
cyclonev_lcell_comb \icontrol|counter1~0 (
// Equation(s):
// \icontrol|counter1~0_combout  = ( \imode1|mode [0] & ( \rst~input_o  ) ) # ( !\imode1|mode [0] & ( ((!\start~input_o  & \imode1|mode[1]~DUPLICATE_q )) # (\rst~input_o ) ) )

	.dataa(gnd),
	.datab(!\start~input_o ),
	.datac(!\imode1|mode[1]~DUPLICATE_q ),
	.datad(!\rst~input_o ),
	.datae(gnd),
	.dataf(!\imode1|mode [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter1~0 .extended_lut = "off";
defparam \icontrol|counter1~0 .lut_mask = 64'h0CFF0CFF00FF00FF;
defparam \icontrol|counter1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N2
dffeas \icontrol|counter1[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|Add2~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\icontrol|counter1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter1[0] .is_wysiwyg = "true";
defparam \icontrol|counter1[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N3
cyclonev_lcell_comb \icontrol|Add2~93 (
// Equation(s):
// \icontrol|Add2~93_sumout  = SUM(( \icontrol|counter1 [1] ) + ( GND ) + ( \icontrol|Add2~2  ))
// \icontrol|Add2~94  = CARRY(( \icontrol|counter1 [1] ) + ( GND ) + ( \icontrol|Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\icontrol|counter1 [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add2~93_sumout ),
	.cout(\icontrol|Add2~94 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add2~93 .extended_lut = "off";
defparam \icontrol|Add2~93 .lut_mask = 64'h0000FFFF000000FF;
defparam \icontrol|Add2~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N5
dffeas \icontrol|counter1[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|Add2~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\icontrol|counter1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter1[1] .is_wysiwyg = "true";
defparam \icontrol|counter1[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N6
cyclonev_lcell_comb \icontrol|Add2~97 (
// Equation(s):
// \icontrol|Add2~97_sumout  = SUM(( \icontrol|counter1 [2] ) + ( GND ) + ( \icontrol|Add2~94  ))
// \icontrol|Add2~98  = CARRY(( \icontrol|counter1 [2] ) + ( GND ) + ( \icontrol|Add2~94  ))

	.dataa(gnd),
	.datab(!\icontrol|counter1 [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add2~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add2~97_sumout ),
	.cout(\icontrol|Add2~98 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add2~97 .extended_lut = "off";
defparam \icontrol|Add2~97 .lut_mask = 64'h0000FFFF00003333;
defparam \icontrol|Add2~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N8
dffeas \icontrol|counter1[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|Add2~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\icontrol|counter1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter1[2] .is_wysiwyg = "true";
defparam \icontrol|counter1[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N9
cyclonev_lcell_comb \icontrol|Add2~105 (
// Equation(s):
// \icontrol|Add2~105_sumout  = SUM(( \icontrol|counter1 [3] ) + ( GND ) + ( \icontrol|Add2~98  ))
// \icontrol|Add2~106  = CARRY(( \icontrol|counter1 [3] ) + ( GND ) + ( \icontrol|Add2~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\icontrol|counter1 [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add2~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add2~105_sumout ),
	.cout(\icontrol|Add2~106 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add2~105 .extended_lut = "off";
defparam \icontrol|Add2~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \icontrol|Add2~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N11
dffeas \icontrol|counter1[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|Add2~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\icontrol|counter1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter1[3] .is_wysiwyg = "true";
defparam \icontrol|counter1[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N12
cyclonev_lcell_comb \icontrol|Add2~109 (
// Equation(s):
// \icontrol|Add2~109_sumout  = SUM(( \icontrol|counter1 [4] ) + ( GND ) + ( \icontrol|Add2~106  ))
// \icontrol|Add2~110  = CARRY(( \icontrol|counter1 [4] ) + ( GND ) + ( \icontrol|Add2~106  ))

	.dataa(gnd),
	.datab(!\icontrol|counter1 [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add2~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add2~109_sumout ),
	.cout(\icontrol|Add2~110 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add2~109 .extended_lut = "off";
defparam \icontrol|Add2~109 .lut_mask = 64'h0000FFFF00003333;
defparam \icontrol|Add2~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N14
dffeas \icontrol|counter1[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|Add2~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\icontrol|counter1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter1[4] .is_wysiwyg = "true";
defparam \icontrol|counter1[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N15
cyclonev_lcell_comb \icontrol|Add2~113 (
// Equation(s):
// \icontrol|Add2~113_sumout  = SUM(( \icontrol|counter1 [5] ) + ( GND ) + ( \icontrol|Add2~110  ))
// \icontrol|Add2~114  = CARRY(( \icontrol|counter1 [5] ) + ( GND ) + ( \icontrol|Add2~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\icontrol|counter1 [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add2~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add2~113_sumout ),
	.cout(\icontrol|Add2~114 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add2~113 .extended_lut = "off";
defparam \icontrol|Add2~113 .lut_mask = 64'h0000FFFF00000F0F;
defparam \icontrol|Add2~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N17
dffeas \icontrol|counter1[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|Add2~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\icontrol|counter1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter1[5] .is_wysiwyg = "true";
defparam \icontrol|counter1[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N18
cyclonev_lcell_comb \icontrol|Add2~117 (
// Equation(s):
// \icontrol|Add2~117_sumout  = SUM(( \icontrol|counter1 [6] ) + ( GND ) + ( \icontrol|Add2~114  ))
// \icontrol|Add2~118  = CARRY(( \icontrol|counter1 [6] ) + ( GND ) + ( \icontrol|Add2~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\icontrol|counter1 [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add2~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add2~117_sumout ),
	.cout(\icontrol|Add2~118 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add2~117 .extended_lut = "off";
defparam \icontrol|Add2~117 .lut_mask = 64'h0000FFFF00000F0F;
defparam \icontrol|Add2~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N20
dffeas \icontrol|counter1[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|Add2~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\icontrol|counter1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter1[6] .is_wysiwyg = "true";
defparam \icontrol|counter1[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N21
cyclonev_lcell_comb \icontrol|Add2~121 (
// Equation(s):
// \icontrol|Add2~121_sumout  = SUM(( \icontrol|counter1 [7] ) + ( GND ) + ( \icontrol|Add2~118  ))
// \icontrol|Add2~122  = CARRY(( \icontrol|counter1 [7] ) + ( GND ) + ( \icontrol|Add2~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\icontrol|counter1 [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add2~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add2~121_sumout ),
	.cout(\icontrol|Add2~122 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add2~121 .extended_lut = "off";
defparam \icontrol|Add2~121 .lut_mask = 64'h0000FFFF000000FF;
defparam \icontrol|Add2~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N23
dffeas \icontrol|counter1[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|Add2~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\icontrol|counter1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter1[7] .is_wysiwyg = "true";
defparam \icontrol|counter1[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N24
cyclonev_lcell_comb \icontrol|Add2~125 (
// Equation(s):
// \icontrol|Add2~125_sumout  = SUM(( \icontrol|counter1 [8] ) + ( GND ) + ( \icontrol|Add2~122  ))
// \icontrol|Add2~126  = CARRY(( \icontrol|counter1 [8] ) + ( GND ) + ( \icontrol|Add2~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\icontrol|counter1 [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add2~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add2~125_sumout ),
	.cout(\icontrol|Add2~126 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add2~125 .extended_lut = "off";
defparam \icontrol|Add2~125 .lut_mask = 64'h0000FFFF00000F0F;
defparam \icontrol|Add2~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N26
dffeas \icontrol|counter1[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|Add2~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\icontrol|counter1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter1[8] .is_wysiwyg = "true";
defparam \icontrol|counter1[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N27
cyclonev_lcell_comb \icontrol|Add2~101 (
// Equation(s):
// \icontrol|Add2~101_sumout  = SUM(( \icontrol|counter1 [9] ) + ( GND ) + ( \icontrol|Add2~126  ))
// \icontrol|Add2~102  = CARRY(( \icontrol|counter1 [9] ) + ( GND ) + ( \icontrol|Add2~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\icontrol|counter1 [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add2~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add2~101_sumout ),
	.cout(\icontrol|Add2~102 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add2~101 .extended_lut = "off";
defparam \icontrol|Add2~101 .lut_mask = 64'h0000FFFF000000FF;
defparam \icontrol|Add2~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N29
dffeas \icontrol|counter1[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|Add2~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\icontrol|counter1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter1[9] .is_wysiwyg = "true";
defparam \icontrol|counter1[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N12
cyclonev_lcell_comb \icontrol|Equal3~5 (
// Equation(s):
// \icontrol|Equal3~5_combout  = ( !\icontrol|counter1 [4] & ( !\icontrol|counter1 [5] & ( (!\icontrol|counter1 [6] & (!\icontrol|counter1 [3] & (!\icontrol|counter1 [7] & !\icontrol|counter1 [8]))) ) ) )

	.dataa(!\icontrol|counter1 [6]),
	.datab(!\icontrol|counter1 [3]),
	.datac(!\icontrol|counter1 [7]),
	.datad(!\icontrol|counter1 [8]),
	.datae(!\icontrol|counter1 [4]),
	.dataf(!\icontrol|counter1 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|Equal3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|Equal3~5 .extended_lut = "off";
defparam \icontrol|Equal3~5 .lut_mask = 64'h8000000000000000;
defparam \icontrol|Equal3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N0
cyclonev_lcell_comb \icontrol|LessThan2~0 (
// Equation(s):
// \icontrol|LessThan2~0_combout  = ( \icontrol|counter1 [0] & ( \icontrol|Equal3~5_combout  & ( (\icontrol|counter1 [9] & \icontrol|counter1 [2]) ) ) ) # ( !\icontrol|counter1 [0] & ( \icontrol|Equal3~5_combout  & ( (\icontrol|counter1 [1] & 
// (\icontrol|counter1 [9] & \icontrol|counter1 [2])) ) ) ) # ( \icontrol|counter1 [0] & ( !\icontrol|Equal3~5_combout  & ( \icontrol|counter1 [9] ) ) ) # ( !\icontrol|counter1 [0] & ( !\icontrol|Equal3~5_combout  & ( \icontrol|counter1 [9] ) ) )

	.dataa(!\icontrol|counter1 [1]),
	.datab(!\icontrol|counter1 [9]),
	.datac(!\icontrol|counter1 [2]),
	.datad(gnd),
	.datae(!\icontrol|counter1 [0]),
	.dataf(!\icontrol|Equal3~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|LessThan2~0 .extended_lut = "off";
defparam \icontrol|LessThan2~0 .lut_mask = 64'h3333333301010303;
defparam \icontrol|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N30
cyclonev_lcell_comb \icontrol|Add2~53 (
// Equation(s):
// \icontrol|Add2~53_sumout  = SUM(( \icontrol|counter1 [10] ) + ( GND ) + ( \icontrol|Add2~102  ))
// \icontrol|Add2~54  = CARRY(( \icontrol|counter1 [10] ) + ( GND ) + ( \icontrol|Add2~102  ))

	.dataa(gnd),
	.datab(!\icontrol|counter1 [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add2~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add2~53_sumout ),
	.cout(\icontrol|Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add2~53 .extended_lut = "off";
defparam \icontrol|Add2~53 .lut_mask = 64'h0000FFFF00003333;
defparam \icontrol|Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N32
dffeas \icontrol|counter1[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|Add2~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\icontrol|counter1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter1[10] .is_wysiwyg = "true";
defparam \icontrol|counter1[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N33
cyclonev_lcell_comb \icontrol|Add2~57 (
// Equation(s):
// \icontrol|Add2~57_sumout  = SUM(( \icontrol|counter1 [11] ) + ( GND ) + ( \icontrol|Add2~54  ))
// \icontrol|Add2~58  = CARRY(( \icontrol|counter1 [11] ) + ( GND ) + ( \icontrol|Add2~54  ))

	.dataa(!\icontrol|counter1 [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add2~57_sumout ),
	.cout(\icontrol|Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add2~57 .extended_lut = "off";
defparam \icontrol|Add2~57 .lut_mask = 64'h0000FFFF00005555;
defparam \icontrol|Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N35
dffeas \icontrol|counter1[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|Add2~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\icontrol|counter1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter1[11] .is_wysiwyg = "true";
defparam \icontrol|counter1[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N36
cyclonev_lcell_comb \icontrol|Add2~61 (
// Equation(s):
// \icontrol|Add2~61_sumout  = SUM(( \icontrol|counter1 [12] ) + ( GND ) + ( \icontrol|Add2~58  ))
// \icontrol|Add2~62  = CARRY(( \icontrol|counter1 [12] ) + ( GND ) + ( \icontrol|Add2~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\icontrol|counter1 [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add2~61_sumout ),
	.cout(\icontrol|Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add2~61 .extended_lut = "off";
defparam \icontrol|Add2~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \icontrol|Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N38
dffeas \icontrol|counter1[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|Add2~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\icontrol|counter1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter1[12] .is_wysiwyg = "true";
defparam \icontrol|counter1[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N39
cyclonev_lcell_comb \icontrol|Add2~65 (
// Equation(s):
// \icontrol|Add2~65_sumout  = SUM(( \icontrol|counter1 [13] ) + ( GND ) + ( \icontrol|Add2~62  ))
// \icontrol|Add2~66  = CARRY(( \icontrol|counter1 [13] ) + ( GND ) + ( \icontrol|Add2~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\icontrol|counter1 [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add2~65_sumout ),
	.cout(\icontrol|Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add2~65 .extended_lut = "off";
defparam \icontrol|Add2~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \icontrol|Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N41
dffeas \icontrol|counter1[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|Add2~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\icontrol|counter1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter1[13] .is_wysiwyg = "true";
defparam \icontrol|counter1[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N42
cyclonev_lcell_comb \icontrol|Add2~69 (
// Equation(s):
// \icontrol|Add2~69_sumout  = SUM(( \icontrol|counter1 [14] ) + ( GND ) + ( \icontrol|Add2~66  ))
// \icontrol|Add2~70  = CARRY(( \icontrol|counter1 [14] ) + ( GND ) + ( \icontrol|Add2~66  ))

	.dataa(gnd),
	.datab(!\icontrol|counter1 [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add2~69_sumout ),
	.cout(\icontrol|Add2~70 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add2~69 .extended_lut = "off";
defparam \icontrol|Add2~69 .lut_mask = 64'h0000FFFF00003333;
defparam \icontrol|Add2~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N44
dffeas \icontrol|counter1[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|Add2~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\icontrol|counter1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter1[14] .is_wysiwyg = "true";
defparam \icontrol|counter1[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N0
cyclonev_lcell_comb \icontrol|Equal3~2 (
// Equation(s):
// \icontrol|Equal3~2_combout  = ( !\icontrol|counter1 [10] & ( (!\icontrol|counter1 [14] & (!\icontrol|counter1 [12] & (!\icontrol|counter1 [11] & !\icontrol|counter1 [13]))) ) )

	.dataa(!\icontrol|counter1 [14]),
	.datab(!\icontrol|counter1 [12]),
	.datac(!\icontrol|counter1 [11]),
	.datad(!\icontrol|counter1 [13]),
	.datae(gnd),
	.dataf(!\icontrol|counter1 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|Equal3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|Equal3~2 .extended_lut = "off";
defparam \icontrol|Equal3~2 .lut_mask = 64'h8000800000000000;
defparam \icontrol|Equal3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N45
cyclonev_lcell_comb \icontrol|Add2~5 (
// Equation(s):
// \icontrol|Add2~5_sumout  = SUM(( \icontrol|counter1 [15] ) + ( GND ) + ( \icontrol|Add2~70  ))
// \icontrol|Add2~6  = CARRY(( \icontrol|counter1 [15] ) + ( GND ) + ( \icontrol|Add2~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\icontrol|counter1 [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add2~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add2~5_sumout ),
	.cout(\icontrol|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add2~5 .extended_lut = "off";
defparam \icontrol|Add2~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \icontrol|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N47
dffeas \icontrol|counter1[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|Add2~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\icontrol|counter1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter1[15] .is_wysiwyg = "true";
defparam \icontrol|counter1[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N48
cyclonev_lcell_comb \icontrol|Add2~73 (
// Equation(s):
// \icontrol|Add2~73_sumout  = SUM(( \icontrol|counter1 [16] ) + ( GND ) + ( \icontrol|Add2~6  ))
// \icontrol|Add2~74  = CARRY(( \icontrol|counter1 [16] ) + ( GND ) + ( \icontrol|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\icontrol|counter1 [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add2~73_sumout ),
	.cout(\icontrol|Add2~74 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add2~73 .extended_lut = "off";
defparam \icontrol|Add2~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \icontrol|Add2~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N50
dffeas \icontrol|counter1[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|Add2~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\icontrol|counter1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter1[16] .is_wysiwyg = "true";
defparam \icontrol|counter1[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N51
cyclonev_lcell_comb \icontrol|Add2~77 (
// Equation(s):
// \icontrol|Add2~77_sumout  = SUM(( \icontrol|counter1 [17] ) + ( GND ) + ( \icontrol|Add2~74  ))
// \icontrol|Add2~78  = CARRY(( \icontrol|counter1 [17] ) + ( GND ) + ( \icontrol|Add2~74  ))

	.dataa(!\icontrol|counter1 [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add2~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add2~77_sumout ),
	.cout(\icontrol|Add2~78 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add2~77 .extended_lut = "off";
defparam \icontrol|Add2~77 .lut_mask = 64'h0000FFFF00005555;
defparam \icontrol|Add2~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N53
dffeas \icontrol|counter1[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|Add2~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\icontrol|counter1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter1[17] .is_wysiwyg = "true";
defparam \icontrol|counter1[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N54
cyclonev_lcell_comb \icontrol|Add2~81 (
// Equation(s):
// \icontrol|Add2~81_sumout  = SUM(( \icontrol|counter1 [18] ) + ( GND ) + ( \icontrol|Add2~78  ))
// \icontrol|Add2~82  = CARRY(( \icontrol|counter1 [18] ) + ( GND ) + ( \icontrol|Add2~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\icontrol|counter1 [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add2~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add2~81_sumout ),
	.cout(\icontrol|Add2~82 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add2~81 .extended_lut = "off";
defparam \icontrol|Add2~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \icontrol|Add2~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N56
dffeas \icontrol|counter1[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|Add2~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\icontrol|counter1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter1[18] .is_wysiwyg = "true";
defparam \icontrol|counter1[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N57
cyclonev_lcell_comb \icontrol|Add2~85 (
// Equation(s):
// \icontrol|Add2~85_sumout  = SUM(( \icontrol|counter1 [19] ) + ( GND ) + ( \icontrol|Add2~82  ))
// \icontrol|Add2~86  = CARRY(( \icontrol|counter1 [19] ) + ( GND ) + ( \icontrol|Add2~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\icontrol|counter1 [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add2~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add2~85_sumout ),
	.cout(\icontrol|Add2~86 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add2~85 .extended_lut = "off";
defparam \icontrol|Add2~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \icontrol|Add2~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N59
dffeas \icontrol|counter1[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|Add2~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\icontrol|counter1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter1[19] .is_wysiwyg = "true";
defparam \icontrol|counter1[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N0
cyclonev_lcell_comb \icontrol|Add2~89 (
// Equation(s):
// \icontrol|Add2~89_sumout  = SUM(( \icontrol|counter1 [20] ) + ( GND ) + ( \icontrol|Add2~86  ))
// \icontrol|Add2~90  = CARRY(( \icontrol|counter1 [20] ) + ( GND ) + ( \icontrol|Add2~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\icontrol|counter1 [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add2~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add2~89_sumout ),
	.cout(\icontrol|Add2~90 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add2~89 .extended_lut = "off";
defparam \icontrol|Add2~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \icontrol|Add2~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y1_N2
dffeas \icontrol|counter1[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|Add2~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\icontrol|counter1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter1[20] .is_wysiwyg = "true";
defparam \icontrol|counter1[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N3
cyclonev_lcell_comb \icontrol|Add2~9 (
// Equation(s):
// \icontrol|Add2~9_sumout  = SUM(( \icontrol|counter1 [21] ) + ( GND ) + ( \icontrol|Add2~90  ))
// \icontrol|Add2~10  = CARRY(( \icontrol|counter1 [21] ) + ( GND ) + ( \icontrol|Add2~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\icontrol|counter1 [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add2~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add2~9_sumout ),
	.cout(\icontrol|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add2~9 .extended_lut = "off";
defparam \icontrol|Add2~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \icontrol|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y1_N5
dffeas \icontrol|counter1[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|Add2~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\icontrol|counter1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter1[21] .is_wysiwyg = "true";
defparam \icontrol|counter1[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N42
cyclonev_lcell_comb \icontrol|Equal3~3 (
// Equation(s):
// \icontrol|Equal3~3_combout  = ( !\icontrol|counter1 [17] & ( (!\icontrol|counter1 [20] & (!\icontrol|counter1 [16] & (!\icontrol|counter1 [19] & !\icontrol|counter1 [18]))) ) )

	.dataa(!\icontrol|counter1 [20]),
	.datab(!\icontrol|counter1 [16]),
	.datac(!\icontrol|counter1 [19]),
	.datad(!\icontrol|counter1 [18]),
	.datae(gnd),
	.dataf(!\icontrol|counter1 [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|Equal3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|Equal3~3 .extended_lut = "off";
defparam \icontrol|Equal3~3 .lut_mask = 64'h8000800000000000;
defparam \icontrol|Equal3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N6
cyclonev_lcell_comb \icontrol|Add2~29 (
// Equation(s):
// \icontrol|Add2~29_sumout  = SUM(( \icontrol|counter1 [22] ) + ( GND ) + ( \icontrol|Add2~10  ))
// \icontrol|Add2~30  = CARRY(( \icontrol|counter1 [22] ) + ( GND ) + ( \icontrol|Add2~10  ))

	.dataa(gnd),
	.datab(!\icontrol|counter1 [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add2~29_sumout ),
	.cout(\icontrol|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add2~29 .extended_lut = "off";
defparam \icontrol|Add2~29 .lut_mask = 64'h0000FFFF00003333;
defparam \icontrol|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y1_N8
dffeas \icontrol|counter1[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|Add2~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\icontrol|counter1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter1[22] .is_wysiwyg = "true";
defparam \icontrol|counter1[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N9
cyclonev_lcell_comb \icontrol|Add2~33 (
// Equation(s):
// \icontrol|Add2~33_sumout  = SUM(( \icontrol|counter1 [23] ) + ( GND ) + ( \icontrol|Add2~30  ))
// \icontrol|Add2~34  = CARRY(( \icontrol|counter1 [23] ) + ( GND ) + ( \icontrol|Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\icontrol|counter1 [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add2~33_sumout ),
	.cout(\icontrol|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add2~33 .extended_lut = "off";
defparam \icontrol|Add2~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \icontrol|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y1_N11
dffeas \icontrol|counter1[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|Add2~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\icontrol|counter1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter1[23] .is_wysiwyg = "true";
defparam \icontrol|counter1[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N12
cyclonev_lcell_comb \icontrol|Add2~37 (
// Equation(s):
// \icontrol|Add2~37_sumout  = SUM(( \icontrol|counter1 [24] ) + ( GND ) + ( \icontrol|Add2~34  ))
// \icontrol|Add2~38  = CARRY(( \icontrol|counter1 [24] ) + ( GND ) + ( \icontrol|Add2~34  ))

	.dataa(gnd),
	.datab(!\icontrol|counter1 [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add2~37_sumout ),
	.cout(\icontrol|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add2~37 .extended_lut = "off";
defparam \icontrol|Add2~37 .lut_mask = 64'h0000FFFF00003333;
defparam \icontrol|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y1_N14
dffeas \icontrol|counter1[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|Add2~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\icontrol|counter1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter1[24] .is_wysiwyg = "true";
defparam \icontrol|counter1[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N15
cyclonev_lcell_comb \icontrol|Add2~41 (
// Equation(s):
// \icontrol|Add2~41_sumout  = SUM(( \icontrol|counter1 [25] ) + ( GND ) + ( \icontrol|Add2~38  ))
// \icontrol|Add2~42  = CARRY(( \icontrol|counter1 [25] ) + ( GND ) + ( \icontrol|Add2~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\icontrol|counter1 [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add2~41_sumout ),
	.cout(\icontrol|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add2~41 .extended_lut = "off";
defparam \icontrol|Add2~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \icontrol|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y1_N17
dffeas \icontrol|counter1[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|Add2~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\icontrol|counter1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter1[25] .is_wysiwyg = "true";
defparam \icontrol|counter1[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N18
cyclonev_lcell_comb \icontrol|Add2~45 (
// Equation(s):
// \icontrol|Add2~45_sumout  = SUM(( \icontrol|counter1 [26] ) + ( GND ) + ( \icontrol|Add2~42  ))
// \icontrol|Add2~46  = CARRY(( \icontrol|counter1 [26] ) + ( GND ) + ( \icontrol|Add2~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\icontrol|counter1 [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add2~45_sumout ),
	.cout(\icontrol|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add2~45 .extended_lut = "off";
defparam \icontrol|Add2~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \icontrol|Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y1_N20
dffeas \icontrol|counter1[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|Add2~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\icontrol|counter1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter1[26] .is_wysiwyg = "true";
defparam \icontrol|counter1[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N21
cyclonev_lcell_comb \icontrol|Add2~49 (
// Equation(s):
// \icontrol|Add2~49_sumout  = SUM(( \icontrol|counter1 [27] ) + ( GND ) + ( \icontrol|Add2~46  ))
// \icontrol|Add2~50  = CARRY(( \icontrol|counter1 [27] ) + ( GND ) + ( \icontrol|Add2~46  ))

	.dataa(!\icontrol|counter1 [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add2~49_sumout ),
	.cout(\icontrol|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add2~49 .extended_lut = "off";
defparam \icontrol|Add2~49 .lut_mask = 64'h0000FFFF00005555;
defparam \icontrol|Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y1_N23
dffeas \icontrol|counter1[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|Add2~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\icontrol|counter1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter1[27] .is_wysiwyg = "true";
defparam \icontrol|counter1[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N54
cyclonev_lcell_comb \icontrol|Equal3~1 (
// Equation(s):
// \icontrol|Equal3~1_combout  = ( !\icontrol|counter1 [22] & ( !\icontrol|counter1 [23] & ( (!\icontrol|counter1 [27] & (!\icontrol|counter1 [25] & (!\icontrol|counter1 [26] & !\icontrol|counter1 [24]))) ) ) )

	.dataa(!\icontrol|counter1 [27]),
	.datab(!\icontrol|counter1 [25]),
	.datac(!\icontrol|counter1 [26]),
	.datad(!\icontrol|counter1 [24]),
	.datae(!\icontrol|counter1 [22]),
	.dataf(!\icontrol|counter1 [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|Equal3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|Equal3~1 .extended_lut = "off";
defparam \icontrol|Equal3~1 .lut_mask = 64'h8000000000000000;
defparam \icontrol|Equal3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N24
cyclonev_lcell_comb \icontrol|Add2~13 (
// Equation(s):
// \icontrol|Add2~13_sumout  = SUM(( \icontrol|counter1 [28] ) + ( GND ) + ( \icontrol|Add2~50  ))
// \icontrol|Add2~14  = CARRY(( \icontrol|counter1 [28] ) + ( GND ) + ( \icontrol|Add2~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\icontrol|counter1 [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add2~13_sumout ),
	.cout(\icontrol|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add2~13 .extended_lut = "off";
defparam \icontrol|Add2~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \icontrol|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y1_N26
dffeas \icontrol|counter1[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|Add2~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\icontrol|counter1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter1[28] .is_wysiwyg = "true";
defparam \icontrol|counter1[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N27
cyclonev_lcell_comb \icontrol|Add2~17 (
// Equation(s):
// \icontrol|Add2~17_sumout  = SUM(( \icontrol|counter1 [29] ) + ( GND ) + ( \icontrol|Add2~14  ))
// \icontrol|Add2~18  = CARRY(( \icontrol|counter1 [29] ) + ( GND ) + ( \icontrol|Add2~14  ))

	.dataa(!\icontrol|counter1 [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add2~17_sumout ),
	.cout(\icontrol|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add2~17 .extended_lut = "off";
defparam \icontrol|Add2~17 .lut_mask = 64'h0000FFFF00005555;
defparam \icontrol|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y1_N29
dffeas \icontrol|counter1[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|Add2~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\icontrol|counter1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter1[29] .is_wysiwyg = "true";
defparam \icontrol|counter1[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N30
cyclonev_lcell_comb \icontrol|Add2~21 (
// Equation(s):
// \icontrol|Add2~21_sumout  = SUM(( \icontrol|counter1 [30] ) + ( GND ) + ( \icontrol|Add2~18  ))
// \icontrol|Add2~22  = CARRY(( \icontrol|counter1 [30] ) + ( GND ) + ( \icontrol|Add2~18  ))

	.dataa(gnd),
	.datab(!\icontrol|counter1 [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add2~21_sumout ),
	.cout(\icontrol|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add2~21 .extended_lut = "off";
defparam \icontrol|Add2~21 .lut_mask = 64'h0000FFFF00003333;
defparam \icontrol|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y1_N32
dffeas \icontrol|counter1[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|Add2~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\icontrol|counter1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter1[30] .is_wysiwyg = "true";
defparam \icontrol|counter1[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N33
cyclonev_lcell_comb \icontrol|Add2~25 (
// Equation(s):
// \icontrol|Add2~25_sumout  = SUM(( \icontrol|counter1 [31] ) + ( GND ) + ( \icontrol|Add2~22  ))

	.dataa(!\icontrol|counter1 [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add2~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add2~25 .extended_lut = "off";
defparam \icontrol|Add2~25 .lut_mask = 64'h0000FFFF00005555;
defparam \icontrol|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y1_N35
dffeas \icontrol|counter1[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|Add2~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\icontrol|counter1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter1[31] .is_wysiwyg = "true";
defparam \icontrol|counter1[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N36
cyclonev_lcell_comb \icontrol|Equal3~0 (
// Equation(s):
// \icontrol|Equal3~0_combout  = ( !\icontrol|counter1 [29] & ( !\icontrol|counter1 [30] & ( (!\icontrol|counter1 [31] & !\icontrol|counter1 [28]) ) ) )

	.dataa(!\icontrol|counter1 [31]),
	.datab(gnd),
	.datac(!\icontrol|counter1 [28]),
	.datad(gnd),
	.datae(!\icontrol|counter1 [29]),
	.dataf(!\icontrol|counter1 [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|Equal3~0 .extended_lut = "off";
defparam \icontrol|Equal3~0 .lut_mask = 64'hA0A0000000000000;
defparam \icontrol|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N36
cyclonev_lcell_comb \icontrol|Equal3~4 (
// Equation(s):
// \icontrol|Equal3~4_combout  = ( \icontrol|Equal3~1_combout  & ( \icontrol|Equal3~0_combout  & ( (\icontrol|Equal3~2_combout  & (!\icontrol|counter1 [21] & (!\icontrol|counter1 [15] & \icontrol|Equal3~3_combout ))) ) ) )

	.dataa(!\icontrol|Equal3~2_combout ),
	.datab(!\icontrol|counter1 [21]),
	.datac(!\icontrol|counter1 [15]),
	.datad(!\icontrol|Equal3~3_combout ),
	.datae(!\icontrol|Equal3~1_combout ),
	.dataf(!\icontrol|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|Equal3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|Equal3~4 .extended_lut = "off";
defparam \icontrol|Equal3~4 .lut_mask = 64'h0000000000000040;
defparam \icontrol|Equal3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N21
cyclonev_lcell_comb \icontrol|Equal3~6 (
// Equation(s):
// \icontrol|Equal3~6_combout  = ( \icontrol|Equal3~5_combout  & ( (!\icontrol|counter1 [1] & (!\icontrol|counter1 [9] & !\icontrol|counter1 [2])) ) )

	.dataa(!\icontrol|counter1 [1]),
	.datab(gnd),
	.datac(!\icontrol|counter1 [9]),
	.datad(!\icontrol|counter1 [2]),
	.datae(gnd),
	.dataf(!\icontrol|Equal3~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|Equal3~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|Equal3~6 .extended_lut = "off";
defparam \icontrol|Equal3~6 .lut_mask = 64'h00000000A000A000;
defparam \icontrol|Equal3~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N54
cyclonev_lcell_comb \icontrol|in_done~0 (
// Equation(s):
// \icontrol|in_done~0_combout  = ( \icontrol|Equal3~6_combout  & ( (\icontrol|Equal3~4_combout  & ((!\icontrol|LessThan2~0_combout ) # (!\icontrol|counter1 [0]))) ) ) # ( !\icontrol|Equal3~6_combout  & ( (!\icontrol|LessThan2~0_combout  & 
// \icontrol|Equal3~4_combout ) ) )

	.dataa(gnd),
	.datab(!\icontrol|LessThan2~0_combout ),
	.datac(!\icontrol|counter1 [0]),
	.datad(!\icontrol|Equal3~4_combout ),
	.datae(gnd),
	.dataf(!\icontrol|Equal3~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|in_done~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|in_done~0 .extended_lut = "off";
defparam \icontrol|in_done~0 .lut_mask = 64'h00CC00CC00FC00FC;
defparam \icontrol|in_done~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N24
cyclonev_lcell_comb \icontrol|in_done~1 (
// Equation(s):
// \icontrol|in_done~1_combout  = ( \imode1|mode [0] & ( \icontrol|in_done~q  ) ) # ( !\imode1|mode [0] & ( ((!\start~input_o  & (\imode1|mode[1]~DUPLICATE_q  & !\icontrol|in_done~0_combout ))) # (\icontrol|in_done~q ) ) )

	.dataa(!\start~input_o ),
	.datab(!\imode1|mode[1]~DUPLICATE_q ),
	.datac(!\icontrol|in_done~0_combout ),
	.datad(!\icontrol|in_done~q ),
	.datae(gnd),
	.dataf(!\imode1|mode [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|in_done~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|in_done~1 .extended_lut = "off";
defparam \icontrol|in_done~1 .lut_mask = 64'h20FF20FF00FF00FF;
defparam \icontrol|in_done~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y2_N26
dffeas \icontrol|in_done (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|in_done~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|in_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|in_done .is_wysiwyg = "true";
defparam \icontrol|in_done .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N18
cyclonev_lcell_comb \imode1|mode~1 (
// Equation(s):
// \imode1|mode~1_combout  = ( \icontrol|in_done~q  & ( \icontrol|cal_done~q  ) ) # ( !\icontrol|in_done~q  & ( \icontrol|cal_done~q  ) ) # ( !\icontrol|in_done~q  & ( !\icontrol|cal_done~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\icontrol|in_done~q ),
	.dataf(!\icontrol|cal_done~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imode1|mode~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imode1|mode~1 .extended_lut = "off";
defparam \imode1|mode~1 .lut_mask = 64'hFFFF0000FFFFFFFF;
defparam \imode1|mode~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N20
dffeas \imode1|mode[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\imode1|mode~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\imode1|mode[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \imode1|mode[1]~DUPLICATE .is_wysiwyg = "true";
defparam \imode1|mode[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y1_N30
cyclonev_lcell_comb \iAddress_Gen|Add2~29 (
// Equation(s):
// \iAddress_Gen|Add2~29_sumout  = SUM(( \iAddress_Gen|counter [0] ) + ( VCC ) + ( !VCC ))
// \iAddress_Gen|Add2~30  = CARRY(( \iAddress_Gen|counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\iAddress_Gen|counter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\iAddress_Gen|Add2~29_sumout ),
	.cout(\iAddress_Gen|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \iAddress_Gen|Add2~29 .extended_lut = "off";
defparam \iAddress_Gen|Add2~29 .lut_mask = 64'h00000000000000FF;
defparam \iAddress_Gen|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N0
cyclonev_lcell_comb \icontrol|Add1~121 (
// Equation(s):
// \icontrol|Add1~121_sumout  = SUM(( \icontrol|counter3 [0] ) + ( VCC ) + ( !VCC ))
// \icontrol|Add1~122  = CARRY(( \icontrol|counter3 [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\icontrol|counter3 [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add1~121_sumout ),
	.cout(\icontrol|Add1~122 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add1~121 .extended_lut = "off";
defparam \icontrol|Add1~121 .lut_mask = 64'h00000000000000FF;
defparam \icontrol|Add1~121 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N18
cyclonev_lcell_comb \icontrol|counter3~31 (
// Equation(s):
// \icontrol|counter3~31_combout  = ( !\iAddress_Gen|ctr_sig~q  & ( \icontrol|Add1~121_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\icontrol|Add1~121_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iAddress_Gen|ctr_sig~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter3~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter3~31 .extended_lut = "off";
defparam \icontrol|counter3~31 .lut_mask = 64'h0F0F0F0F00000000;
defparam \icontrol|counter3~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N20
dffeas \icontrol|counter3[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|counter3~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\icontrol|counter3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter3[0] .is_wysiwyg = "true";
defparam \icontrol|counter3[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N3
cyclonev_lcell_comb \icontrol|Add1~125 (
// Equation(s):
// \icontrol|Add1~125_sumout  = SUM(( \icontrol|counter3 [1] ) + ( GND ) + ( \icontrol|Add1~122  ))
// \icontrol|Add1~126  = CARRY(( \icontrol|counter3 [1] ) + ( GND ) + ( \icontrol|Add1~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\icontrol|counter3 [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add1~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add1~125_sumout ),
	.cout(\icontrol|Add1~126 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add1~125 .extended_lut = "off";
defparam \icontrol|Add1~125 .lut_mask = 64'h0000FFFF00000F0F;
defparam \icontrol|Add1~125 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N36
cyclonev_lcell_comb \icontrol|counter3~32 (
// Equation(s):
// \icontrol|counter3~32_combout  = ( !\iAddress_Gen|ctr_sig~q  & ( \icontrol|Add1~125_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\iAddress_Gen|ctr_sig~q ),
	.dataf(!\icontrol|Add1~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter3~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter3~32 .extended_lut = "off";
defparam \icontrol|counter3~32 .lut_mask = 64'h00000000FFFF0000;
defparam \icontrol|counter3~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N38
dffeas \icontrol|counter3[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|counter3~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\icontrol|counter3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter3[1] .is_wysiwyg = "true";
defparam \icontrol|counter3[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N6
cyclonev_lcell_comb \icontrol|Add1~17 (
// Equation(s):
// \icontrol|Add1~17_sumout  = SUM(( \icontrol|counter3 [2] ) + ( GND ) + ( \icontrol|Add1~126  ))
// \icontrol|Add1~18  = CARRY(( \icontrol|counter3 [2] ) + ( GND ) + ( \icontrol|Add1~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\icontrol|counter3 [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add1~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add1~17_sumout ),
	.cout(\icontrol|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add1~17 .extended_lut = "off";
defparam \icontrol|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \icontrol|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N48
cyclonev_lcell_comb \icontrol|counter3~5 (
// Equation(s):
// \icontrol|counter3~5_combout  = ( \icontrol|Add1~17_sumout  & ( !\iAddress_Gen|ctr_sig~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\icontrol|Add1~17_sumout ),
	.dataf(!\iAddress_Gen|ctr_sig~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter3~5 .extended_lut = "off";
defparam \icontrol|counter3~5 .lut_mask = 64'h0000FFFF00000000;
defparam \icontrol|counter3~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N50
dffeas \icontrol|counter3[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|counter3~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\icontrol|counter3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter3[2] .is_wysiwyg = "true";
defparam \icontrol|counter3[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N9
cyclonev_lcell_comb \icontrol|Add1~21 (
// Equation(s):
// \icontrol|Add1~21_sumout  = SUM(( \icontrol|counter3 [3] ) + ( GND ) + ( \icontrol|Add1~18  ))
// \icontrol|Add1~22  = CARRY(( \icontrol|counter3 [3] ) + ( GND ) + ( \icontrol|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\icontrol|counter3 [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add1~21_sumout ),
	.cout(\icontrol|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add1~21 .extended_lut = "off";
defparam \icontrol|Add1~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \icontrol|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N57
cyclonev_lcell_comb \icontrol|counter3~6 (
// Equation(s):
// \icontrol|counter3~6_combout  = ( \icontrol|Add1~21_sumout  & ( !\iAddress_Gen|ctr_sig~q  ) )

	.dataa(!\iAddress_Gen|ctr_sig~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\icontrol|Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter3~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter3~6 .extended_lut = "off";
defparam \icontrol|counter3~6 .lut_mask = 64'h00000000AAAAAAAA;
defparam \icontrol|counter3~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N59
dffeas \icontrol|counter3[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|counter3~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\icontrol|counter3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter3[3] .is_wysiwyg = "true";
defparam \icontrol|counter3[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N12
cyclonev_lcell_comb \icontrol|Add1~13 (
// Equation(s):
// \icontrol|Add1~13_sumout  = SUM(( \icontrol|counter3 [4] ) + ( GND ) + ( \icontrol|Add1~22  ))
// \icontrol|Add1~14  = CARRY(( \icontrol|counter3 [4] ) + ( GND ) + ( \icontrol|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\icontrol|counter3 [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add1~13_sumout ),
	.cout(\icontrol|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add1~13 .extended_lut = "off";
defparam \icontrol|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \icontrol|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N42
cyclonev_lcell_comb \icontrol|counter3~4 (
// Equation(s):
// \icontrol|counter3~4_combout  = ( \icontrol|Add1~13_sumout  & ( !\iAddress_Gen|ctr_sig~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\icontrol|Add1~13_sumout ),
	.dataf(!\iAddress_Gen|ctr_sig~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter3~4 .extended_lut = "off";
defparam \icontrol|counter3~4 .lut_mask = 64'h0000FFFF00000000;
defparam \icontrol|counter3~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N44
dffeas \icontrol|counter3[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|counter3~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\icontrol|counter3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter3[4] .is_wysiwyg = "true";
defparam \icontrol|counter3[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N15
cyclonev_lcell_comb \icontrol|Add1~9 (
// Equation(s):
// \icontrol|Add1~9_sumout  = SUM(( \icontrol|counter3 [5] ) + ( GND ) + ( \icontrol|Add1~14  ))
// \icontrol|Add1~10  = CARRY(( \icontrol|counter3 [5] ) + ( GND ) + ( \icontrol|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\icontrol|counter3 [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add1~9_sumout ),
	.cout(\icontrol|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add1~9 .extended_lut = "off";
defparam \icontrol|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \icontrol|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N15
cyclonev_lcell_comb \icontrol|counter3~3 (
// Equation(s):
// \icontrol|counter3~3_combout  = ( \icontrol|Add1~9_sumout  & ( !\iAddress_Gen|ctr_sig~q  ) )

	.dataa(!\iAddress_Gen|ctr_sig~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\icontrol|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter3~3 .extended_lut = "off";
defparam \icontrol|counter3~3 .lut_mask = 64'h00000000AAAAAAAA;
defparam \icontrol|counter3~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N17
dffeas \icontrol|counter3[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|counter3~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\icontrol|counter3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter3[5] .is_wysiwyg = "true";
defparam \icontrol|counter3[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N18
cyclonev_lcell_comb \icontrol|Add1~5 (
// Equation(s):
// \icontrol|Add1~5_sumout  = SUM(( \icontrol|counter3 [6] ) + ( GND ) + ( \icontrol|Add1~10  ))
// \icontrol|Add1~6  = CARRY(( \icontrol|counter3 [6] ) + ( GND ) + ( \icontrol|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\icontrol|counter3 [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add1~5_sumout ),
	.cout(\icontrol|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add1~5 .extended_lut = "off";
defparam \icontrol|Add1~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \icontrol|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N21
cyclonev_lcell_comb \icontrol|counter3~2 (
// Equation(s):
// \icontrol|counter3~2_combout  = ( \icontrol|Add1~5_sumout  & ( !\iAddress_Gen|ctr_sig~q  ) )

	.dataa(!\iAddress_Gen|ctr_sig~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\icontrol|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter3~2 .extended_lut = "off";
defparam \icontrol|counter3~2 .lut_mask = 64'h00000000AAAAAAAA;
defparam \icontrol|counter3~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N23
dffeas \icontrol|counter3[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|counter3~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\icontrol|counter3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter3[6] .is_wysiwyg = "true";
defparam \icontrol|counter3[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N21
cyclonev_lcell_comb \icontrol|Add1~1 (
// Equation(s):
// \icontrol|Add1~1_sumout  = SUM(( \icontrol|counter3 [7] ) + ( GND ) + ( \icontrol|Add1~6  ))
// \icontrol|Add1~2  = CARRY(( \icontrol|counter3 [7] ) + ( GND ) + ( \icontrol|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\icontrol|counter3 [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add1~1_sumout ),
	.cout(\icontrol|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add1~1 .extended_lut = "off";
defparam \icontrol|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \icontrol|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N0
cyclonev_lcell_comb \icontrol|counter3~1 (
// Equation(s):
// \icontrol|counter3~1_combout  = ( \icontrol|Add1~1_sumout  & ( !\iAddress_Gen|ctr_sig~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\icontrol|Add1~1_sumout ),
	.dataf(!\iAddress_Gen|ctr_sig~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter3~1 .extended_lut = "off";
defparam \icontrol|counter3~1 .lut_mask = 64'h0000FFFF00000000;
defparam \icontrol|counter3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N2
dffeas \icontrol|counter3[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|counter3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\icontrol|counter3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter3[7] .is_wysiwyg = "true";
defparam \icontrol|counter3[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N24
cyclonev_lcell_comb \icontrol|Add1~45 (
// Equation(s):
// \icontrol|Add1~45_sumout  = SUM(( \icontrol|counter3 [8] ) + ( GND ) + ( \icontrol|Add1~2  ))
// \icontrol|Add1~46  = CARRY(( \icontrol|counter3 [8] ) + ( GND ) + ( \icontrol|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\icontrol|counter3 [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add1~45_sumout ),
	.cout(\icontrol|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add1~45 .extended_lut = "off";
defparam \icontrol|Add1~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \icontrol|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N42
cyclonev_lcell_comb \icontrol|counter3~12 (
// Equation(s):
// \icontrol|counter3~12_combout  = ( \icontrol|Add1~45_sumout  & ( !\iAddress_Gen|ctr_sig~q  ) )

	.dataa(!\iAddress_Gen|ctr_sig~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\icontrol|Add1~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter3~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter3~12 .extended_lut = "off";
defparam \icontrol|counter3~12 .lut_mask = 64'h00000000AAAAAAAA;
defparam \icontrol|counter3~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N44
dffeas \icontrol|counter3[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|counter3~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\icontrol|counter3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter3[8] .is_wysiwyg = "true";
defparam \icontrol|counter3[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N27
cyclonev_lcell_comb \icontrol|Add1~41 (
// Equation(s):
// \icontrol|Add1~41_sumout  = SUM(( \icontrol|counter3 [9] ) + ( GND ) + ( \icontrol|Add1~46  ))
// \icontrol|Add1~42  = CARRY(( \icontrol|counter3 [9] ) + ( GND ) + ( \icontrol|Add1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\icontrol|counter3 [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add1~41_sumout ),
	.cout(\icontrol|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add1~41 .extended_lut = "off";
defparam \icontrol|Add1~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \icontrol|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N12
cyclonev_lcell_comb \icontrol|counter3~11 (
// Equation(s):
// \icontrol|counter3~11_combout  = ( \icontrol|Add1~41_sumout  & ( !\iAddress_Gen|ctr_sig~q  ) )

	.dataa(!\iAddress_Gen|ctr_sig~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\icontrol|Add1~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter3~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter3~11 .extended_lut = "off";
defparam \icontrol|counter3~11 .lut_mask = 64'h00000000AAAAAAAA;
defparam \icontrol|counter3~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N14
dffeas \icontrol|counter3[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|counter3~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\icontrol|counter3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter3[9] .is_wysiwyg = "true";
defparam \icontrol|counter3[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N30
cyclonev_lcell_comb \icontrol|Add1~37 (
// Equation(s):
// \icontrol|Add1~37_sumout  = SUM(( \icontrol|counter3 [10] ) + ( GND ) + ( \icontrol|Add1~42  ))
// \icontrol|Add1~38  = CARRY(( \icontrol|counter3 [10] ) + ( GND ) + ( \icontrol|Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\icontrol|counter3 [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add1~37_sumout ),
	.cout(\icontrol|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add1~37 .extended_lut = "off";
defparam \icontrol|Add1~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \icontrol|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N24
cyclonev_lcell_comb \icontrol|counter3~10 (
// Equation(s):
// \icontrol|counter3~10_combout  = ( \icontrol|Add1~37_sumout  & ( !\iAddress_Gen|ctr_sig~q  ) )

	.dataa(!\iAddress_Gen|ctr_sig~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\icontrol|Add1~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter3~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter3~10 .extended_lut = "off";
defparam \icontrol|counter3~10 .lut_mask = 64'h00000000AAAAAAAA;
defparam \icontrol|counter3~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N26
dffeas \icontrol|counter3[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|counter3~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\icontrol|counter3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter3[10] .is_wysiwyg = "true";
defparam \icontrol|counter3[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N33
cyclonev_lcell_comb \icontrol|Add1~33 (
// Equation(s):
// \icontrol|Add1~33_sumout  = SUM(( \icontrol|counter3 [11] ) + ( GND ) + ( \icontrol|Add1~38  ))
// \icontrol|Add1~34  = CARRY(( \icontrol|counter3 [11] ) + ( GND ) + ( \icontrol|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\icontrol|counter3 [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add1~33_sumout ),
	.cout(\icontrol|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add1~33 .extended_lut = "off";
defparam \icontrol|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \icontrol|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N36
cyclonev_lcell_comb \icontrol|Add1~29 (
// Equation(s):
// \icontrol|Add1~29_sumout  = SUM(( \icontrol|counter3 [12] ) + ( GND ) + ( \icontrol|Add1~34  ))
// \icontrol|Add1~30  = CARRY(( \icontrol|counter3 [12] ) + ( GND ) + ( \icontrol|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\icontrol|counter3 [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add1~29_sumout ),
	.cout(\icontrol|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add1~29 .extended_lut = "off";
defparam \icontrol|Add1~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \icontrol|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N45
cyclonev_lcell_comb \icontrol|counter3~8 (
// Equation(s):
// \icontrol|counter3~8_combout  = (!\iAddress_Gen|ctr_sig~q  & \icontrol|Add1~29_sumout )

	.dataa(!\iAddress_Gen|ctr_sig~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\icontrol|Add1~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter3~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter3~8 .extended_lut = "off";
defparam \icontrol|counter3~8 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \icontrol|counter3~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N47
dffeas \icontrol|counter3[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|counter3~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\icontrol|counter3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter3[12] .is_wysiwyg = "true";
defparam \icontrol|counter3[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N39
cyclonev_lcell_comb \icontrol|Add1~25 (
// Equation(s):
// \icontrol|Add1~25_sumout  = SUM(( \icontrol|counter3 [13] ) + ( GND ) + ( \icontrol|Add1~30  ))
// \icontrol|Add1~26  = CARRY(( \icontrol|counter3 [13] ) + ( GND ) + ( \icontrol|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\icontrol|counter3 [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add1~25_sumout ),
	.cout(\icontrol|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add1~25 .extended_lut = "off";
defparam \icontrol|Add1~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \icontrol|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N15
cyclonev_lcell_comb \icontrol|counter3~7 (
// Equation(s):
// \icontrol|counter3~7_combout  = ( \icontrol|Add1~25_sumout  & ( !\iAddress_Gen|ctr_sig~q  ) )

	.dataa(!\iAddress_Gen|ctr_sig~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\icontrol|Add1~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter3~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter3~7 .extended_lut = "off";
defparam \icontrol|counter3~7 .lut_mask = 64'h00000000AAAAAAAA;
defparam \icontrol|counter3~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N17
dffeas \icontrol|counter3[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|counter3~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\icontrol|counter3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter3[13] .is_wysiwyg = "true";
defparam \icontrol|counter3[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N42
cyclonev_lcell_comb \icontrol|Add1~69 (
// Equation(s):
// \icontrol|Add1~69_sumout  = SUM(( \icontrol|counter3 [14] ) + ( GND ) + ( \icontrol|Add1~26  ))
// \icontrol|Add1~70  = CARRY(( \icontrol|counter3 [14] ) + ( GND ) + ( \icontrol|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\icontrol|counter3 [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add1~69_sumout ),
	.cout(\icontrol|Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add1~69 .extended_lut = "off";
defparam \icontrol|Add1~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \icontrol|Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N0
cyclonev_lcell_comb \icontrol|counter3~18 (
// Equation(s):
// \icontrol|counter3~18_combout  = (!\iAddress_Gen|ctr_sig~q  & \icontrol|Add1~69_sumout )

	.dataa(!\iAddress_Gen|ctr_sig~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\icontrol|Add1~69_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter3~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter3~18 .extended_lut = "off";
defparam \icontrol|counter3~18 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \icontrol|counter3~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N2
dffeas \icontrol|counter3[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|counter3~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\icontrol|counter3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter3[14] .is_wysiwyg = "true";
defparam \icontrol|counter3[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N45
cyclonev_lcell_comb \icontrol|Add1~65 (
// Equation(s):
// \icontrol|Add1~65_sumout  = SUM(( \icontrol|counter3 [15] ) + ( GND ) + ( \icontrol|Add1~70  ))
// \icontrol|Add1~66  = CARRY(( \icontrol|counter3 [15] ) + ( GND ) + ( \icontrol|Add1~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\icontrol|counter3 [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add1~65_sumout ),
	.cout(\icontrol|Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add1~65 .extended_lut = "off";
defparam \icontrol|Add1~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \icontrol|Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N36
cyclonev_lcell_comb \icontrol|counter3~17 (
// Equation(s):
// \icontrol|counter3~17_combout  = ( \icontrol|Add1~65_sumout  & ( !\iAddress_Gen|ctr_sig~q  ) )

	.dataa(!\iAddress_Gen|ctr_sig~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\icontrol|Add1~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter3~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter3~17 .extended_lut = "off";
defparam \icontrol|counter3~17 .lut_mask = 64'h00000000AAAAAAAA;
defparam \icontrol|counter3~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N38
dffeas \icontrol|counter3[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|counter3~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\icontrol|counter3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter3[15] .is_wysiwyg = "true";
defparam \icontrol|counter3[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N48
cyclonev_lcell_comb \icontrol|Add1~61 (
// Equation(s):
// \icontrol|Add1~61_sumout  = SUM(( \icontrol|counter3 [16] ) + ( GND ) + ( \icontrol|Add1~66  ))
// \icontrol|Add1~62  = CARRY(( \icontrol|counter3 [16] ) + ( GND ) + ( \icontrol|Add1~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\icontrol|counter3 [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add1~61_sumout ),
	.cout(\icontrol|Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add1~61 .extended_lut = "off";
defparam \icontrol|Add1~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \icontrol|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N54
cyclonev_lcell_comb \icontrol|counter3~16 (
// Equation(s):
// \icontrol|counter3~16_combout  = (!\iAddress_Gen|ctr_sig~q  & \icontrol|Add1~61_sumout )

	.dataa(!\iAddress_Gen|ctr_sig~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\icontrol|Add1~61_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter3~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter3~16 .extended_lut = "off";
defparam \icontrol|counter3~16 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \icontrol|counter3~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N56
dffeas \icontrol|counter3[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|counter3~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\icontrol|counter3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter3 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter3[16] .is_wysiwyg = "true";
defparam \icontrol|counter3[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N51
cyclonev_lcell_comb \icontrol|Add1~57 (
// Equation(s):
// \icontrol|Add1~57_sumout  = SUM(( \icontrol|counter3 [17] ) + ( GND ) + ( \icontrol|Add1~62  ))
// \icontrol|Add1~58  = CARRY(( \icontrol|counter3 [17] ) + ( GND ) + ( \icontrol|Add1~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\icontrol|counter3 [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add1~57_sumout ),
	.cout(\icontrol|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add1~57 .extended_lut = "off";
defparam \icontrol|Add1~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \icontrol|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N57
cyclonev_lcell_comb \icontrol|counter3~15 (
// Equation(s):
// \icontrol|counter3~15_combout  = ( \icontrol|Add1~57_sumout  & ( !\iAddress_Gen|ctr_sig~q  ) )

	.dataa(!\iAddress_Gen|ctr_sig~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\icontrol|Add1~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter3~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter3~15 .extended_lut = "off";
defparam \icontrol|counter3~15 .lut_mask = 64'h00000000AAAAAAAA;
defparam \icontrol|counter3~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N59
dffeas \icontrol|counter3[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|counter3~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\icontrol|counter3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter3 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter3[17] .is_wysiwyg = "true";
defparam \icontrol|counter3[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N54
cyclonev_lcell_comb \icontrol|Add1~53 (
// Equation(s):
// \icontrol|Add1~53_sumout  = SUM(( \icontrol|counter3 [18] ) + ( GND ) + ( \icontrol|Add1~58  ))
// \icontrol|Add1~54  = CARRY(( \icontrol|counter3 [18] ) + ( GND ) + ( \icontrol|Add1~58  ))

	.dataa(gnd),
	.datab(!\icontrol|counter3 [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add1~53_sumout ),
	.cout(\icontrol|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add1~53 .extended_lut = "off";
defparam \icontrol|Add1~53 .lut_mask = 64'h0000FFFF00003333;
defparam \icontrol|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N3
cyclonev_lcell_comb \icontrol|counter3~14 (
// Equation(s):
// \icontrol|counter3~14_combout  = (!\iAddress_Gen|ctr_sig~q  & \icontrol|Add1~53_sumout )

	.dataa(!\iAddress_Gen|ctr_sig~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\icontrol|Add1~53_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter3~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter3~14 .extended_lut = "off";
defparam \icontrol|counter3~14 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \icontrol|counter3~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N5
dffeas \icontrol|counter3[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|counter3~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\icontrol|counter3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter3 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter3[18] .is_wysiwyg = "true";
defparam \icontrol|counter3[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N57
cyclonev_lcell_comb \icontrol|Add1~49 (
// Equation(s):
// \icontrol|Add1~49_sumout  = SUM(( \icontrol|counter3 [19] ) + ( GND ) + ( \icontrol|Add1~54  ))
// \icontrol|Add1~50  = CARRY(( \icontrol|counter3 [19] ) + ( GND ) + ( \icontrol|Add1~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\icontrol|counter3 [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add1~49_sumout ),
	.cout(\icontrol|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add1~49 .extended_lut = "off";
defparam \icontrol|Add1~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \icontrol|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N9
cyclonev_lcell_comb \icontrol|counter3~13 (
// Equation(s):
// \icontrol|counter3~13_combout  = ( \icontrol|Add1~49_sumout  & ( !\iAddress_Gen|ctr_sig~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\icontrol|Add1~49_sumout ),
	.dataf(!\iAddress_Gen|ctr_sig~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter3~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter3~13 .extended_lut = "off";
defparam \icontrol|counter3~13 .lut_mask = 64'h0000FFFF00000000;
defparam \icontrol|counter3~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N11
dffeas \icontrol|counter3[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|counter3~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\icontrol|counter3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter3 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter3[19] .is_wysiwyg = "true";
defparam \icontrol|counter3[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N0
cyclonev_lcell_comb \icontrol|Add1~117 (
// Equation(s):
// \icontrol|Add1~117_sumout  = SUM(( \icontrol|counter3 [20] ) + ( GND ) + ( \icontrol|Add1~50  ))
// \icontrol|Add1~118  = CARRY(( \icontrol|counter3 [20] ) + ( GND ) + ( \icontrol|Add1~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\icontrol|counter3 [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add1~117_sumout ),
	.cout(\icontrol|Add1~118 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add1~117 .extended_lut = "off";
defparam \icontrol|Add1~117 .lut_mask = 64'h0000FFFF000000FF;
defparam \icontrol|Add1~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N33
cyclonev_lcell_comb \icontrol|counter3~30 (
// Equation(s):
// \icontrol|counter3~30_combout  = (!\iAddress_Gen|ctr_sig~q  & \icontrol|Add1~117_sumout )

	.dataa(!\iAddress_Gen|ctr_sig~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\icontrol|Add1~117_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter3~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter3~30 .extended_lut = "off";
defparam \icontrol|counter3~30 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \icontrol|counter3~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N35
dffeas \icontrol|counter3[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|counter3~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\icontrol|counter3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter3 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter3[20] .is_wysiwyg = "true";
defparam \icontrol|counter3[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N3
cyclonev_lcell_comb \icontrol|Add1~113 (
// Equation(s):
// \icontrol|Add1~113_sumout  = SUM(( \icontrol|counter3 [21] ) + ( GND ) + ( \icontrol|Add1~118  ))
// \icontrol|Add1~114  = CARRY(( \icontrol|counter3 [21] ) + ( GND ) + ( \icontrol|Add1~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\icontrol|counter3 [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add1~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add1~113_sumout ),
	.cout(\icontrol|Add1~114 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add1~113 .extended_lut = "off";
defparam \icontrol|Add1~113 .lut_mask = 64'h0000FFFF00000F0F;
defparam \icontrol|Add1~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N30
cyclonev_lcell_comb \icontrol|counter3~29 (
// Equation(s):
// \icontrol|counter3~29_combout  = (!\iAddress_Gen|ctr_sig~q  & \icontrol|Add1~113_sumout )

	.dataa(!\iAddress_Gen|ctr_sig~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\icontrol|Add1~113_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter3~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter3~29 .extended_lut = "off";
defparam \icontrol|counter3~29 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \icontrol|counter3~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N32
dffeas \icontrol|counter3[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|counter3~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\icontrol|counter3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter3 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter3[21] .is_wysiwyg = "true";
defparam \icontrol|counter3[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N6
cyclonev_lcell_comb \icontrol|Add1~109 (
// Equation(s):
// \icontrol|Add1~109_sumout  = SUM(( \icontrol|counter3 [22] ) + ( GND ) + ( \icontrol|Add1~114  ))
// \icontrol|Add1~110  = CARRY(( \icontrol|counter3 [22] ) + ( GND ) + ( \icontrol|Add1~114  ))

	.dataa(gnd),
	.datab(!\icontrol|counter3 [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add1~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add1~109_sumout ),
	.cout(\icontrol|Add1~110 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add1~109 .extended_lut = "off";
defparam \icontrol|Add1~109 .lut_mask = 64'h0000FFFF00003333;
defparam \icontrol|Add1~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N15
cyclonev_lcell_comb \icontrol|counter3~28 (
// Equation(s):
// \icontrol|counter3~28_combout  = (!\iAddress_Gen|ctr_sig~q  & \icontrol|Add1~109_sumout )

	.dataa(!\iAddress_Gen|ctr_sig~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\icontrol|Add1~109_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter3~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter3~28 .extended_lut = "off";
defparam \icontrol|counter3~28 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \icontrol|counter3~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N17
dffeas \icontrol|counter3[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|counter3~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\icontrol|counter3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter3 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter3[22] .is_wysiwyg = "true";
defparam \icontrol|counter3[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N9
cyclonev_lcell_comb \icontrol|Add1~105 (
// Equation(s):
// \icontrol|Add1~105_sumout  = SUM(( \icontrol|counter3 [23] ) + ( GND ) + ( \icontrol|Add1~110  ))
// \icontrol|Add1~106  = CARRY(( \icontrol|counter3 [23] ) + ( GND ) + ( \icontrol|Add1~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\icontrol|counter3 [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add1~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add1~105_sumout ),
	.cout(\icontrol|Add1~106 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add1~105 .extended_lut = "off";
defparam \icontrol|Add1~105 .lut_mask = 64'h0000FFFF000000FF;
defparam \icontrol|Add1~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N12
cyclonev_lcell_comb \icontrol|counter3~27 (
// Equation(s):
// \icontrol|counter3~27_combout  = (!\iAddress_Gen|ctr_sig~q  & \icontrol|Add1~105_sumout )

	.dataa(!\iAddress_Gen|ctr_sig~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\icontrol|Add1~105_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter3~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter3~27 .extended_lut = "off";
defparam \icontrol|counter3~27 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \icontrol|counter3~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N14
dffeas \icontrol|counter3[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|counter3~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\icontrol|counter3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter3 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter3[23] .is_wysiwyg = "true";
defparam \icontrol|counter3[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N12
cyclonev_lcell_comb \icontrol|Add1~101 (
// Equation(s):
// \icontrol|Add1~101_sumout  = SUM(( \icontrol|counter3 [24] ) + ( GND ) + ( \icontrol|Add1~106  ))
// \icontrol|Add1~102  = CARRY(( \icontrol|counter3 [24] ) + ( GND ) + ( \icontrol|Add1~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\icontrol|counter3 [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add1~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add1~101_sumout ),
	.cout(\icontrol|Add1~102 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add1~101 .extended_lut = "off";
defparam \icontrol|Add1~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \icontrol|Add1~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N54
cyclonev_lcell_comb \icontrol|counter3~26 (
// Equation(s):
// \icontrol|counter3~26_combout  = ( \icontrol|Add1~101_sumout  & ( !\iAddress_Gen|ctr_sig~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iAddress_Gen|ctr_sig~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\icontrol|Add1~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter3~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter3~26 .extended_lut = "off";
defparam \icontrol|counter3~26 .lut_mask = 64'h00000000F0F0F0F0;
defparam \icontrol|counter3~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N56
dffeas \icontrol|counter3[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|counter3~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\icontrol|counter3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter3 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter3[24] .is_wysiwyg = "true";
defparam \icontrol|counter3[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N15
cyclonev_lcell_comb \icontrol|Add1~97 (
// Equation(s):
// \icontrol|Add1~97_sumout  = SUM(( \icontrol|counter3 [25] ) + ( GND ) + ( \icontrol|Add1~102  ))
// \icontrol|Add1~98  = CARRY(( \icontrol|counter3 [25] ) + ( GND ) + ( \icontrol|Add1~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\icontrol|counter3 [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add1~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add1~97_sumout ),
	.cout(\icontrol|Add1~98 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add1~97 .extended_lut = "off";
defparam \icontrol|Add1~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \icontrol|Add1~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N24
cyclonev_lcell_comb \icontrol|counter3~25 (
// Equation(s):
// \icontrol|counter3~25_combout  = ( \icontrol|Add1~97_sumout  & ( !\iAddress_Gen|ctr_sig~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iAddress_Gen|ctr_sig~q ),
	.datad(gnd),
	.datae(!\icontrol|Add1~97_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter3~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter3~25 .extended_lut = "off";
defparam \icontrol|counter3~25 .lut_mask = 64'h0000F0F00000F0F0;
defparam \icontrol|counter3~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N26
dffeas \icontrol|counter3[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|counter3~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\icontrol|counter3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter3 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter3[25] .is_wysiwyg = "true";
defparam \icontrol|counter3[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N18
cyclonev_lcell_comb \icontrol|Add1~93 (
// Equation(s):
// \icontrol|Add1~93_sumout  = SUM(( \icontrol|counter3 [26] ) + ( GND ) + ( \icontrol|Add1~98  ))
// \icontrol|Add1~94  = CARRY(( \icontrol|counter3 [26] ) + ( GND ) + ( \icontrol|Add1~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\icontrol|counter3 [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add1~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add1~93_sumout ),
	.cout(\icontrol|Add1~94 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add1~93 .extended_lut = "off";
defparam \icontrol|Add1~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \icontrol|Add1~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N51
cyclonev_lcell_comb \icontrol|counter3~24 (
// Equation(s):
// \icontrol|counter3~24_combout  = ( \icontrol|Add1~93_sumout  & ( !\iAddress_Gen|ctr_sig~q  ) )

	.dataa(gnd),
	.datab(!\iAddress_Gen|ctr_sig~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\icontrol|Add1~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter3~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter3~24 .extended_lut = "off";
defparam \icontrol|counter3~24 .lut_mask = 64'h00000000CCCCCCCC;
defparam \icontrol|counter3~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N53
dffeas \icontrol|counter3[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|counter3~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\icontrol|counter3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter3 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter3[26] .is_wysiwyg = "true";
defparam \icontrol|counter3[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N21
cyclonev_lcell_comb \icontrol|Add1~89 (
// Equation(s):
// \icontrol|Add1~89_sumout  = SUM(( \icontrol|counter3 [27] ) + ( GND ) + ( \icontrol|Add1~94  ))
// \icontrol|Add1~90  = CARRY(( \icontrol|counter3 [27] ) + ( GND ) + ( \icontrol|Add1~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\icontrol|counter3 [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add1~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add1~89_sumout ),
	.cout(\icontrol|Add1~90 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add1~89 .extended_lut = "off";
defparam \icontrol|Add1~89 .lut_mask = 64'h0000FFFF000000FF;
defparam \icontrol|Add1~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N54
cyclonev_lcell_comb \icontrol|counter3~23 (
// Equation(s):
// \icontrol|counter3~23_combout  = ( \icontrol|Add1~89_sumout  & ( !\iAddress_Gen|ctr_sig~q  ) )

	.dataa(gnd),
	.datab(!\iAddress_Gen|ctr_sig~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\icontrol|Add1~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter3~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter3~23 .extended_lut = "off";
defparam \icontrol|counter3~23 .lut_mask = 64'h00000000CCCCCCCC;
defparam \icontrol|counter3~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N56
dffeas \icontrol|counter3[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|counter3~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\icontrol|counter3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter3 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter3[27] .is_wysiwyg = "true";
defparam \icontrol|counter3[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N24
cyclonev_lcell_comb \icontrol|Add1~85 (
// Equation(s):
// \icontrol|Add1~85_sumout  = SUM(( \icontrol|counter3 [28] ) + ( GND ) + ( \icontrol|Add1~90  ))
// \icontrol|Add1~86  = CARRY(( \icontrol|counter3 [28] ) + ( GND ) + ( \icontrol|Add1~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\icontrol|counter3 [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add1~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add1~85_sumout ),
	.cout(\icontrol|Add1~86 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add1~85 .extended_lut = "off";
defparam \icontrol|Add1~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \icontrol|Add1~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N48
cyclonev_lcell_comb \icontrol|counter3~22 (
// Equation(s):
// \icontrol|counter3~22_combout  = ( \icontrol|Add1~85_sumout  & ( !\iAddress_Gen|ctr_sig~q  ) )

	.dataa(gnd),
	.datab(!\iAddress_Gen|ctr_sig~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\icontrol|Add1~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter3~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter3~22 .extended_lut = "off";
defparam \icontrol|counter3~22 .lut_mask = 64'h00000000CCCCCCCC;
defparam \icontrol|counter3~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N50
dffeas \icontrol|counter3[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|counter3~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\icontrol|counter3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter3 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter3[28] .is_wysiwyg = "true";
defparam \icontrol|counter3[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N27
cyclonev_lcell_comb \icontrol|Add1~81 (
// Equation(s):
// \icontrol|Add1~81_sumout  = SUM(( \icontrol|counter3 [29] ) + ( GND ) + ( \icontrol|Add1~86  ))
// \icontrol|Add1~82  = CARRY(( \icontrol|counter3 [29] ) + ( GND ) + ( \icontrol|Add1~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\icontrol|counter3 [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add1~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add1~81_sumout ),
	.cout(\icontrol|Add1~82 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add1~81 .extended_lut = "off";
defparam \icontrol|Add1~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \icontrol|Add1~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N39
cyclonev_lcell_comb \icontrol|counter3~21 (
// Equation(s):
// \icontrol|counter3~21_combout  = ( \icontrol|Add1~81_sumout  & ( !\iAddress_Gen|ctr_sig~q  ) )

	.dataa(gnd),
	.datab(!\iAddress_Gen|ctr_sig~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\icontrol|Add1~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter3~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter3~21 .extended_lut = "off";
defparam \icontrol|counter3~21 .lut_mask = 64'h00000000CCCCCCCC;
defparam \icontrol|counter3~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N41
dffeas \icontrol|counter3[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|counter3~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\icontrol|counter3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter3 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter3[29] .is_wysiwyg = "true";
defparam \icontrol|counter3[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N30
cyclonev_lcell_comb \icontrol|Add1~77 (
// Equation(s):
// \icontrol|Add1~77_sumout  = SUM(( \icontrol|counter3 [30] ) + ( GND ) + ( \icontrol|Add1~82  ))
// \icontrol|Add1~78  = CARRY(( \icontrol|counter3 [30] ) + ( GND ) + ( \icontrol|Add1~82  ))

	.dataa(gnd),
	.datab(!\icontrol|counter3 [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add1~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add1~77_sumout ),
	.cout(\icontrol|Add1~78 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add1~77 .extended_lut = "off";
defparam \icontrol|Add1~77 .lut_mask = 64'h0000FFFF00003333;
defparam \icontrol|Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N57
cyclonev_lcell_comb \icontrol|counter3~20 (
// Equation(s):
// \icontrol|counter3~20_combout  = ( \icontrol|Add1~77_sumout  & ( !\iAddress_Gen|ctr_sig~q  ) )

	.dataa(gnd),
	.datab(!\iAddress_Gen|ctr_sig~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\icontrol|Add1~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter3~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter3~20 .extended_lut = "off";
defparam \icontrol|counter3~20 .lut_mask = 64'h00000000CCCCCCCC;
defparam \icontrol|counter3~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N59
dffeas \icontrol|counter3[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|counter3~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\icontrol|counter3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter3 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter3[30] .is_wysiwyg = "true";
defparam \icontrol|counter3[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N33
cyclonev_lcell_comb \icontrol|Add1~73 (
// Equation(s):
// \icontrol|Add1~73_sumout  = SUM(( \icontrol|counter3 [31] ) + ( GND ) + ( \icontrol|Add1~78  ))

	.dataa(!\icontrol|counter3 [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add1~73_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add1~73 .extended_lut = "off";
defparam \icontrol|Add1~73 .lut_mask = 64'h0000FFFF00005555;
defparam \icontrol|Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N36
cyclonev_lcell_comb \icontrol|counter3~19 (
// Equation(s):
// \icontrol|counter3~19_combout  = ( \icontrol|Add1~73_sumout  & ( !\iAddress_Gen|ctr_sig~q  ) )

	.dataa(gnd),
	.datab(!\iAddress_Gen|ctr_sig~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\icontrol|Add1~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter3~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter3~19 .extended_lut = "off";
defparam \icontrol|counter3~19 .lut_mask = 64'h00000000CCCCCCCC;
defparam \icontrol|counter3~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N38
dffeas \icontrol|counter3[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|counter3~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\icontrol|counter3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter3 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter3[31] .is_wysiwyg = "true";
defparam \icontrol|counter3[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N42
cyclonev_lcell_comb \icontrol|Equal0~3 (
// Equation(s):
// \icontrol|Equal0~3_combout  = ( !\icontrol|counter3 [27] & ( !\icontrol|counter3 [28] & ( (!\icontrol|counter3 [31] & (!\icontrol|counter3 [30] & (!\icontrol|counter3 [26] & !\icontrol|counter3 [29]))) ) ) )

	.dataa(!\icontrol|counter3 [31]),
	.datab(!\icontrol|counter3 [30]),
	.datac(!\icontrol|counter3 [26]),
	.datad(!\icontrol|counter3 [29]),
	.datae(!\icontrol|counter3 [27]),
	.dataf(!\icontrol|counter3 [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|Equal0~3 .extended_lut = "off";
defparam \icontrol|Equal0~3 .lut_mask = 64'h8000000000000000;
defparam \icontrol|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N18
cyclonev_lcell_comb \icontrol|Equal0~4 (
// Equation(s):
// \icontrol|Equal0~4_combout  = ( !\icontrol|counter3 [24] & ( !\icontrol|counter3 [21] & ( (!\icontrol|counter3 [20] & (!\icontrol|counter3 [22] & (!\icontrol|counter3 [25] & !\icontrol|counter3 [23]))) ) ) )

	.dataa(!\icontrol|counter3 [20]),
	.datab(!\icontrol|counter3 [22]),
	.datac(!\icontrol|counter3 [25]),
	.datad(!\icontrol|counter3 [23]),
	.datae(!\icontrol|counter3 [24]),
	.dataf(!\icontrol|counter3 [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|Equal0~4 .extended_lut = "off";
defparam \icontrol|Equal0~4 .lut_mask = 64'h8000000000000000;
defparam \icontrol|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N57
cyclonev_lcell_comb \icontrol|Equal0~5 (
// Equation(s):
// \icontrol|Equal0~5_combout  = ( \icontrol|counter3 [0] & ( !\icontrol|counter3 [1] ) )

	.dataa(!\icontrol|counter3 [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\icontrol|counter3 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|Equal0~5 .extended_lut = "off";
defparam \icontrol|Equal0~5 .lut_mask = 64'h00000000AAAAAAAA;
defparam \icontrol|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N30
cyclonev_lcell_comb \icontrol|Equal0~2 (
// Equation(s):
// \icontrol|Equal0~2_combout  = ( !\icontrol|counter3 [15] & ( !\icontrol|counter3 [16] & ( (!\icontrol|counter3 [14] & (!\icontrol|counter3 [19] & (!\icontrol|counter3 [18] & !\icontrol|counter3 [17]))) ) ) )

	.dataa(!\icontrol|counter3 [14]),
	.datab(!\icontrol|counter3 [19]),
	.datac(!\icontrol|counter3 [18]),
	.datad(!\icontrol|counter3 [17]),
	.datae(!\icontrol|counter3 [15]),
	.dataf(!\icontrol|counter3 [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|Equal0~2 .extended_lut = "off";
defparam \icontrol|Equal0~2 .lut_mask = 64'h8000000000000000;
defparam \icontrol|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N36
cyclonev_lcell_comb \icontrol|Equal0~0 (
// Equation(s):
// \icontrol|Equal0~0_combout  = ( !\icontrol|counter3 [7] & ( !\icontrol|counter3 [5] & ( (!\icontrol|counter3 [6] & (!\icontrol|counter3 [3] & (!\icontrol|counter3 [2] & !\icontrol|counter3 [4]))) ) ) )

	.dataa(!\icontrol|counter3 [6]),
	.datab(!\icontrol|counter3 [3]),
	.datac(!\icontrol|counter3 [2]),
	.datad(!\icontrol|counter3 [4]),
	.datae(!\icontrol|counter3 [7]),
	.dataf(!\icontrol|counter3 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|Equal0~0 .extended_lut = "off";
defparam \icontrol|Equal0~0 .lut_mask = 64'h8000000000000000;
defparam \icontrol|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N0
cyclonev_lcell_comb \icontrol|Equal0~6 (
// Equation(s):
// \icontrol|Equal0~6_combout  = ( \icontrol|Equal0~2_combout  & ( \icontrol|Equal0~0_combout  & ( (\icontrol|Equal0~1_combout  & (\icontrol|Equal0~3_combout  & (\icontrol|Equal0~4_combout  & \icontrol|Equal0~5_combout ))) ) ) )

	.dataa(!\icontrol|Equal0~1_combout ),
	.datab(!\icontrol|Equal0~3_combout ),
	.datac(!\icontrol|Equal0~4_combout ),
	.datad(!\icontrol|Equal0~5_combout ),
	.datae(!\icontrol|Equal0~2_combout ),
	.dataf(!\icontrol|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|Equal0~6 .extended_lut = "off";
defparam \icontrol|Equal0~6 .lut_mask = 64'h0000000000000001;
defparam \icontrol|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N57
cyclonev_lcell_comb \icontrol|newloop~2 (
// Equation(s):
// \icontrol|newloop~2_combout  = ( \iAddress_Gen|ctr_sig~q  & ( !\icontrol|cal_done~q  ) ) # ( !\iAddress_Gen|ctr_sig~q  & ( \icontrol|Equal0~6_combout  ) )

	.dataa(!\icontrol|cal_done~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\icontrol|Equal0~6_combout ),
	.datae(gnd),
	.dataf(!\iAddress_Gen|ctr_sig~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|newloop~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|newloop~2 .extended_lut = "off";
defparam \icontrol|newloop~2 .lut_mask = 64'h00FF00FFAAAAAAAA;
defparam \icontrol|newloop~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N18
cyclonev_lcell_comb \icontrol|newloop~1 (
// Equation(s):
// \icontrol|newloop~1_combout  = ( \icontrol|Equal3~4_combout  & ( \icontrol|Equal3~6_combout  & ( (!\icontrol|counter1 [0] & ((!\start~input_o ) # ((\icontrol|newloop~q  & \icontrol|LessThan2~0_combout )))) # (\icontrol|counter1 [0] & 
// (((\icontrol|newloop~q )))) ) ) ) # ( !\icontrol|Equal3~4_combout  & ( \icontrol|Equal3~6_combout  & ( \icontrol|newloop~q  ) ) ) # ( \icontrol|Equal3~4_combout  & ( !\icontrol|Equal3~6_combout  & ( (\icontrol|newloop~q  & \icontrol|LessThan2~0_combout ) 
// ) ) ) # ( !\icontrol|Equal3~4_combout  & ( !\icontrol|Equal3~6_combout  & ( \icontrol|newloop~q  ) ) )

	.dataa(!\start~input_o ),
	.datab(!\icontrol|newloop~q ),
	.datac(!\icontrol|counter1 [0]),
	.datad(!\icontrol|LessThan2~0_combout ),
	.datae(!\icontrol|Equal3~4_combout ),
	.dataf(!\icontrol|Equal3~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|newloop~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|newloop~1 .extended_lut = "off";
defparam \icontrol|newloop~1 .lut_mask = 64'h333300333333A3B3;
defparam \icontrol|newloop~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N48
cyclonev_lcell_comb \icontrol|newloop~3 (
// Equation(s):
// \icontrol|newloop~3_combout  = ( \icontrol|newloop~q  & ( \imode1|mode [0] & ( ((\icontrol|newloop~2_combout  & !\imode1|mode[1]~DUPLICATE_q )) # (\start~input_o ) ) ) ) # ( !\icontrol|newloop~q  & ( \imode1|mode [0] & ( (!\start~input_o  & 
// (\icontrol|newloop~2_combout  & !\imode1|mode[1]~DUPLICATE_q )) ) ) ) # ( \icontrol|newloop~q  & ( !\imode1|mode [0] & ( ((!\imode1|mode[1]~DUPLICATE_q  & (\icontrol|newloop~2_combout )) # (\imode1|mode[1]~DUPLICATE_q  & ((\icontrol|newloop~1_combout )))) 
// # (\start~input_o ) ) ) ) # ( !\icontrol|newloop~q  & ( !\imode1|mode [0] & ( (!\imode1|mode[1]~DUPLICATE_q  & (!\start~input_o  & (\icontrol|newloop~2_combout ))) # (\imode1|mode[1]~DUPLICATE_q  & (((\icontrol|newloop~1_combout )))) ) ) )

	.dataa(!\start~input_o ),
	.datab(!\icontrol|newloop~2_combout ),
	.datac(!\icontrol|newloop~1_combout ),
	.datad(!\imode1|mode[1]~DUPLICATE_q ),
	.datae(!\icontrol|newloop~q ),
	.dataf(!\imode1|mode [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|newloop~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|newloop~3 .extended_lut = "off";
defparam \icontrol|newloop~3 .lut_mask = 64'h220F775F22007755;
defparam \icontrol|newloop~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y2_N50
dffeas \icontrol|newloop (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|newloop~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|newloop~q ),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|newloop .is_wysiwyg = "true";
defparam \icontrol|newloop .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N0
cyclonev_lcell_comb \iAddress_Gen|Add0~29 (
// Equation(s):
// \iAddress_Gen|Add0~29_sumout  = SUM(( \iAddress_Gen|counter_clk [0] ) + ( VCC ) + ( !VCC ))
// \iAddress_Gen|Add0~30  = CARRY(( \iAddress_Gen|counter_clk [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iAddress_Gen|counter_clk [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\iAddress_Gen|Add0~29_sumout ),
	.cout(\iAddress_Gen|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \iAddress_Gen|Add0~29 .extended_lut = "off";
defparam \iAddress_Gen|Add0~29 .lut_mask = 64'h0000000000000F0F;
defparam \iAddress_Gen|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N27
cyclonev_lcell_comb \iAddress_Gen|counter_clk~8 (
// Equation(s):
// \iAddress_Gen|counter_clk~8_combout  = ( \iAddress_Gen|LessThan2~2_combout  & ( \iAddress_Gen|Add0~29_sumout  & ( (!\iAddress_Gen|LessThan1~1_combout  & ((!\imode1|mode[1]~DUPLICATE_q  & (\iAddress_Gen|LessThan0~1_combout )) # (\imode1|mode[1]~DUPLICATE_q 
//  & ((!\imode1|mode [0]))))) ) ) ) # ( !\iAddress_Gen|LessThan2~2_combout  & ( \iAddress_Gen|Add0~29_sumout  & ( (\iAddress_Gen|LessThan0~1_combout  & (!\imode1|mode[1]~DUPLICATE_q  & !\iAddress_Gen|LessThan1~1_combout )) ) ) )

	.dataa(!\iAddress_Gen|LessThan0~1_combout ),
	.datab(!\imode1|mode[1]~DUPLICATE_q ),
	.datac(!\imode1|mode [0]),
	.datad(!\iAddress_Gen|LessThan1~1_combout ),
	.datae(!\iAddress_Gen|LessThan2~2_combout ),
	.dataf(!\iAddress_Gen|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iAddress_Gen|counter_clk~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iAddress_Gen|counter_clk~8 .extended_lut = "off";
defparam \iAddress_Gen|counter_clk~8 .lut_mask = 64'h0000000044007400;
defparam \iAddress_Gen|counter_clk~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y1_N15
cyclonev_lcell_comb \iAddress_Gen|Equal0~1 (
// Equation(s):
// \iAddress_Gen|Equal0~1_combout  = ( \iAddress_Gen|counter [7] & ( (!\iAddress_Gen|counter [0] & \iAddress_Gen|counter [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iAddress_Gen|counter [0]),
	.datad(!\iAddress_Gen|counter [1]),
	.datae(gnd),
	.dataf(!\iAddress_Gen|counter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iAddress_Gen|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iAddress_Gen|Equal0~1 .extended_lut = "off";
defparam \iAddress_Gen|Equal0~1 .lut_mask = 64'h0000000000F000F0;
defparam \iAddress_Gen|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y1_N12
cyclonev_lcell_comb \iAddress_Gen|Equal0~0 (
// Equation(s):
// \iAddress_Gen|Equal0~0_combout  = ( !\iAddress_Gen|counter [3] & ( (!\iAddress_Gen|counter [2] & (!\iAddress_Gen|counter [4] & (!\iAddress_Gen|counter [6] & !\iAddress_Gen|counter [5]))) ) )

	.dataa(!\iAddress_Gen|counter [2]),
	.datab(!\iAddress_Gen|counter [4]),
	.datac(!\iAddress_Gen|counter [6]),
	.datad(!\iAddress_Gen|counter [5]),
	.datae(gnd),
	.dataf(!\iAddress_Gen|counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iAddress_Gen|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iAddress_Gen|Equal0~0 .extended_lut = "off";
defparam \iAddress_Gen|Equal0~0 .lut_mask = 64'h8000800000000000;
defparam \iAddress_Gen|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y1_N3
cyclonev_lcell_comb \iAddress_Gen|Equal0~2 (
// Equation(s):
// \iAddress_Gen|Equal0~2_combout  = ( \iAddress_Gen|Equal0~0_combout  & ( \iAddress_Gen|Equal0~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iAddress_Gen|Equal0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iAddress_Gen|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iAddress_Gen|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iAddress_Gen|Equal0~2 .extended_lut = "off";
defparam \iAddress_Gen|Equal0~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \iAddress_Gen|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y1_N6
cyclonev_lcell_comb \iAddress_Gen|counter_clk~1 (
// Equation(s):
// \iAddress_Gen|counter_clk~1_combout  = ( \icontrol|newloop~q  ) # ( !\icontrol|newloop~q  & ( !\iAddress_Gen|Equal0~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iAddress_Gen|Equal0~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\icontrol|newloop~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iAddress_Gen|counter_clk~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iAddress_Gen|counter_clk~1 .extended_lut = "off";
defparam \iAddress_Gen|counter_clk~1 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \iAddress_Gen|counter_clk~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y1_N29
dffeas \iAddress_Gen|counter_clk[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\iAddress_Gen|counter_clk~8_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\icontrol|newloop~q ),
	.sload(gnd),
	.ena(\iAddress_Gen|counter_clk~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iAddress_Gen|counter_clk [0]),
	.prn(vcc));
// synopsys translate_off
defparam \iAddress_Gen|counter_clk[0] .is_wysiwyg = "true";
defparam \iAddress_Gen|counter_clk[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N3
cyclonev_lcell_comb \iAddress_Gen|Add0~9 (
// Equation(s):
// \iAddress_Gen|Add0~9_sumout  = SUM(( \iAddress_Gen|counter_clk [1] ) + ( GND ) + ( \iAddress_Gen|Add0~30  ))
// \iAddress_Gen|Add0~10  = CARRY(( \iAddress_Gen|counter_clk [1] ) + ( GND ) + ( \iAddress_Gen|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iAddress_Gen|counter_clk [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iAddress_Gen|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iAddress_Gen|Add0~9_sumout ),
	.cout(\iAddress_Gen|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \iAddress_Gen|Add0~9 .extended_lut = "off";
defparam \iAddress_Gen|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \iAddress_Gen|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N30
cyclonev_lcell_comb \iAddress_Gen|counter_clk~3 (
// Equation(s):
// \iAddress_Gen|counter_clk~3_combout  = ( \iAddress_Gen|LessThan2~2_combout  & ( \iAddress_Gen|Add0~9_sumout  & ( (!\iAddress_Gen|LessThan1~1_combout  & ((!\imode1|mode[1]~DUPLICATE_q  & (\iAddress_Gen|LessThan0~1_combout )) # (\imode1|mode[1]~DUPLICATE_q  
// & ((!\imode1|mode [0]))))) ) ) ) # ( !\iAddress_Gen|LessThan2~2_combout  & ( \iAddress_Gen|Add0~9_sumout  & ( (\iAddress_Gen|LessThan0~1_combout  & (!\imode1|mode[1]~DUPLICATE_q  & !\iAddress_Gen|LessThan1~1_combout )) ) ) )

	.dataa(!\iAddress_Gen|LessThan0~1_combout ),
	.datab(!\imode1|mode[1]~DUPLICATE_q ),
	.datac(!\iAddress_Gen|LessThan1~1_combout ),
	.datad(!\imode1|mode [0]),
	.datae(!\iAddress_Gen|LessThan2~2_combout ),
	.dataf(!\iAddress_Gen|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iAddress_Gen|counter_clk~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iAddress_Gen|counter_clk~3 .extended_lut = "off";
defparam \iAddress_Gen|counter_clk~3 .lut_mask = 64'h0000000040407040;
defparam \iAddress_Gen|counter_clk~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y1_N32
dffeas \iAddress_Gen|counter_clk[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\iAddress_Gen|counter_clk~3_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\icontrol|newloop~q ),
	.sload(gnd),
	.ena(\iAddress_Gen|counter_clk~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iAddress_Gen|counter_clk [1]),
	.prn(vcc));
// synopsys translate_off
defparam \iAddress_Gen|counter_clk[1] .is_wysiwyg = "true";
defparam \iAddress_Gen|counter_clk[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N6
cyclonev_lcell_comb \iAddress_Gen|Add0~5 (
// Equation(s):
// \iAddress_Gen|Add0~5_sumout  = SUM(( \iAddress_Gen|counter_clk [2] ) + ( GND ) + ( \iAddress_Gen|Add0~10  ))
// \iAddress_Gen|Add0~6  = CARRY(( \iAddress_Gen|counter_clk [2] ) + ( GND ) + ( \iAddress_Gen|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iAddress_Gen|counter_clk [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iAddress_Gen|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iAddress_Gen|Add0~5_sumout ),
	.cout(\iAddress_Gen|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \iAddress_Gen|Add0~5 .extended_lut = "off";
defparam \iAddress_Gen|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \iAddress_Gen|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N9
cyclonev_lcell_comb \iAddress_Gen|Add0~1 (
// Equation(s):
// \iAddress_Gen|Add0~1_sumout  = SUM(( \iAddress_Gen|counter_clk [3] ) + ( GND ) + ( \iAddress_Gen|Add0~6  ))
// \iAddress_Gen|Add0~2  = CARRY(( \iAddress_Gen|counter_clk [3] ) + ( GND ) + ( \iAddress_Gen|Add0~6  ))

	.dataa(!\iAddress_Gen|counter_clk [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iAddress_Gen|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iAddress_Gen|Add0~1_sumout ),
	.cout(\iAddress_Gen|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \iAddress_Gen|Add0~1 .extended_lut = "off";
defparam \iAddress_Gen|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \iAddress_Gen|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N24
cyclonev_lcell_comb \iAddress_Gen|counter_clk~0 (
// Equation(s):
// \iAddress_Gen|counter_clk~0_combout  = ( \iAddress_Gen|LessThan2~2_combout  & ( \iAddress_Gen|Add0~1_sumout  & ( (!\iAddress_Gen|LessThan1~1_combout  & ((!\imode1|mode[1]~DUPLICATE_q  & (\iAddress_Gen|LessThan0~1_combout )) # (\imode1|mode[1]~DUPLICATE_q  
// & ((!\imode1|mode [0]))))) ) ) ) # ( !\iAddress_Gen|LessThan2~2_combout  & ( \iAddress_Gen|Add0~1_sumout  & ( (\iAddress_Gen|LessThan0~1_combout  & (!\imode1|mode[1]~DUPLICATE_q  & !\iAddress_Gen|LessThan1~1_combout )) ) ) )

	.dataa(!\iAddress_Gen|LessThan0~1_combout ),
	.datab(!\imode1|mode[1]~DUPLICATE_q ),
	.datac(!\iAddress_Gen|LessThan1~1_combout ),
	.datad(!\imode1|mode [0]),
	.datae(!\iAddress_Gen|LessThan2~2_combout ),
	.dataf(!\iAddress_Gen|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iAddress_Gen|counter_clk~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iAddress_Gen|counter_clk~0 .extended_lut = "off";
defparam \iAddress_Gen|counter_clk~0 .lut_mask = 64'h0000000040407040;
defparam \iAddress_Gen|counter_clk~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y1_N26
dffeas \iAddress_Gen|counter_clk[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\iAddress_Gen|counter_clk~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\icontrol|newloop~q ),
	.sload(gnd),
	.ena(\iAddress_Gen|counter_clk~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iAddress_Gen|counter_clk [3]),
	.prn(vcc));
// synopsys translate_off
defparam \iAddress_Gen|counter_clk[3] .is_wysiwyg = "true";
defparam \iAddress_Gen|counter_clk[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N36
cyclonev_lcell_comb \iAddress_Gen|LessThan2~1 (
// Equation(s):
// \iAddress_Gen|LessThan2~1_combout  = ( !\iAddress_Gen|counter_clk [3] & ( (!\iAddress_Gen|counter_clk [2] & ((!\iAddress_Gen|counter_clk [1]) # (!\iAddress_Gen|counter_clk [0]))) ) )

	.dataa(gnd),
	.datab(!\iAddress_Gen|counter_clk [1]),
	.datac(!\iAddress_Gen|counter_clk [2]),
	.datad(!\iAddress_Gen|counter_clk [0]),
	.datae(gnd),
	.dataf(!\iAddress_Gen|counter_clk [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iAddress_Gen|LessThan2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iAddress_Gen|LessThan2~1 .extended_lut = "off";
defparam \iAddress_Gen|LessThan2~1 .lut_mask = 64'hF0C0F0C000000000;
defparam \iAddress_Gen|LessThan2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N57
cyclonev_lcell_comb \iAddress_Gen|LessThan2~2 (
// Equation(s):
// \iAddress_Gen|LessThan2~2_combout  = (\iAddress_Gen|LessThan2~0_combout  & \iAddress_Gen|LessThan2~1_combout )

	.dataa(!\iAddress_Gen|LessThan2~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\iAddress_Gen|LessThan2~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iAddress_Gen|LessThan2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iAddress_Gen|LessThan2~2 .extended_lut = "off";
defparam \iAddress_Gen|LessThan2~2 .lut_mask = 64'h0055005500550055;
defparam \iAddress_Gen|LessThan2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N33
cyclonev_lcell_comb \iAddress_Gen|counter_clk~2 (
// Equation(s):
// \iAddress_Gen|counter_clk~2_combout  = ( \iAddress_Gen|LessThan2~2_combout  & ( \iAddress_Gen|Add0~5_sumout  & ( (!\iAddress_Gen|LessThan1~1_combout  & ((!\imode1|mode[1]~DUPLICATE_q  & (\iAddress_Gen|LessThan0~1_combout )) # (\imode1|mode[1]~DUPLICATE_q  
// & ((!\imode1|mode [0]))))) ) ) ) # ( !\iAddress_Gen|LessThan2~2_combout  & ( \iAddress_Gen|Add0~5_sumout  & ( (\iAddress_Gen|LessThan0~1_combout  & (!\imode1|mode[1]~DUPLICATE_q  & !\iAddress_Gen|LessThan1~1_combout )) ) ) )

	.dataa(!\iAddress_Gen|LessThan0~1_combout ),
	.datab(!\imode1|mode[1]~DUPLICATE_q ),
	.datac(!\imode1|mode [0]),
	.datad(!\iAddress_Gen|LessThan1~1_combout ),
	.datae(!\iAddress_Gen|LessThan2~2_combout ),
	.dataf(!\iAddress_Gen|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iAddress_Gen|counter_clk~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iAddress_Gen|counter_clk~2 .extended_lut = "off";
defparam \iAddress_Gen|counter_clk~2 .lut_mask = 64'h0000000044007400;
defparam \iAddress_Gen|counter_clk~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y1_N35
dffeas \iAddress_Gen|counter_clk[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\iAddress_Gen|counter_clk~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\icontrol|newloop~q ),
	.sload(gnd),
	.ena(\iAddress_Gen|counter_clk~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iAddress_Gen|counter_clk [2]),
	.prn(vcc));
// synopsys translate_off
defparam \iAddress_Gen|counter_clk[2] .is_wysiwyg = "true";
defparam \iAddress_Gen|counter_clk[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N39
cyclonev_lcell_comb \iAddress_Gen|LessThan0~0 (
// Equation(s):
// \iAddress_Gen|LessThan0~0_combout  = ( \iAddress_Gen|counter_clk [3] & ( (\iAddress_Gen|counter_clk [2] & \iAddress_Gen|counter_clk [1]) ) )

	.dataa(!\iAddress_Gen|counter_clk [2]),
	.datab(!\iAddress_Gen|counter_clk [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iAddress_Gen|counter_clk [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iAddress_Gen|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iAddress_Gen|LessThan0~0 .extended_lut = "off";
defparam \iAddress_Gen|LessThan0~0 .lut_mask = 64'h0000000011111111;
defparam \iAddress_Gen|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y1_N27
cyclonev_lcell_comb \iAddress_Gen|counter~0 (
// Equation(s):
// \iAddress_Gen|counter~0_combout  = ( \iAddress_Gen|Equal0~0_combout  & ( (!\imode1|mode[1]~DUPLICATE_q  & (((!\iAddress_Gen|LessThan2~0_combout ) # (\iAddress_Gen|LessThan0~0_combout )) # (\iAddress_Gen|LessThan1~0_combout ))) ) ) # ( 
// !\iAddress_Gen|Equal0~0_combout  & ( (!\imode1|mode[1]~DUPLICATE_q  & ((!\iAddress_Gen|LessThan2~0_combout ) # (\iAddress_Gen|LessThan0~0_combout ))) ) )

	.dataa(!\iAddress_Gen|LessThan1~0_combout ),
	.datab(!\imode1|mode[1]~DUPLICATE_q ),
	.datac(!\iAddress_Gen|LessThan2~0_combout ),
	.datad(!\iAddress_Gen|LessThan0~0_combout ),
	.datae(gnd),
	.dataf(!\iAddress_Gen|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iAddress_Gen|counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iAddress_Gen|counter~0 .extended_lut = "off";
defparam \iAddress_Gen|counter~0 .lut_mask = 64'hC0CCC0CCC4CCC4CC;
defparam \iAddress_Gen|counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N42
cyclonev_lcell_comb \icontrol|Decoder0~0 (
// Equation(s):
// \icontrol|Decoder0~0_combout  = ( \imode1|mode[1]~DUPLICATE_q  & ( !\imode1|mode [0] ) )

	.dataa(gnd),
	.datab(!\imode1|mode [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\imode1|mode[1]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|Decoder0~0 .extended_lut = "off";
defparam \icontrol|Decoder0~0 .lut_mask = 64'h0000CCCC0000CCCC;
defparam \icontrol|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y1_N57
cyclonev_lcell_comb \iAddress_Gen|counter~1 (
// Equation(s):
// \iAddress_Gen|counter~1_combout  = ( \imode1|mode[1]~DUPLICATE_q  & ( (\iAddress_Gen|LessThan2~0_combout  & (\iAddress_Gen|LessThan2~1_combout  & ((!\iAddress_Gen|LessThan1~0_combout ) # (!\iAddress_Gen|Equal0~0_combout )))) ) ) # ( 
// !\imode1|mode[1]~DUPLICATE_q  & ( (!\iAddress_Gen|LessThan1~0_combout ) # (!\iAddress_Gen|Equal0~0_combout ) ) )

	.dataa(!\iAddress_Gen|LessThan1~0_combout ),
	.datab(!\iAddress_Gen|Equal0~0_combout ),
	.datac(!\iAddress_Gen|LessThan2~0_combout ),
	.datad(!\iAddress_Gen|LessThan2~1_combout ),
	.datae(gnd),
	.dataf(!\imode1|mode[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iAddress_Gen|counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iAddress_Gen|counter~1 .extended_lut = "off";
defparam \iAddress_Gen|counter~1 .lut_mask = 64'hEEEEEEEE000E000E;
defparam \iAddress_Gen|counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y1_N0
cyclonev_lcell_comb \iAddress_Gen|counter~2 (
// Equation(s):
// \iAddress_Gen|counter~2_combout  = ( \iAddress_Gen|counter~1_combout  & ( ((\iAddress_Gen|counter~0_combout  & !\iAddress_Gen|Equal0~2_combout )) # (\icontrol|newloop~q ) ) ) # ( !\iAddress_Gen|counter~1_combout  & ( ((!\iAddress_Gen|Equal0~2_combout  & 
// ((\icontrol|Decoder0~0_combout ) # (\iAddress_Gen|counter~0_combout )))) # (\icontrol|newloop~q ) ) )

	.dataa(!\iAddress_Gen|counter~0_combout ),
	.datab(!\icontrol|Decoder0~0_combout ),
	.datac(!\iAddress_Gen|Equal0~2_combout ),
	.datad(!\icontrol|newloop~q ),
	.datae(gnd),
	.dataf(!\iAddress_Gen|counter~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iAddress_Gen|counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iAddress_Gen|counter~2 .extended_lut = "off";
defparam \iAddress_Gen|counter~2 .lut_mask = 64'h70FF70FF50FF50FF;
defparam \iAddress_Gen|counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y1_N32
dffeas \iAddress_Gen|counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\iAddress_Gen|Add2~29_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\icontrol|newloop~q ),
	.sload(gnd),
	.ena(\iAddress_Gen|counter~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iAddress_Gen|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \iAddress_Gen|counter[0] .is_wysiwyg = "true";
defparam \iAddress_Gen|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y1_N33
cyclonev_lcell_comb \iAddress_Gen|Add2~25 (
// Equation(s):
// \iAddress_Gen|Add2~25_sumout  = SUM(( \iAddress_Gen|counter [1] ) + ( GND ) + ( \iAddress_Gen|Add2~30  ))
// \iAddress_Gen|Add2~26  = CARRY(( \iAddress_Gen|counter [1] ) + ( GND ) + ( \iAddress_Gen|Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\iAddress_Gen|counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iAddress_Gen|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iAddress_Gen|Add2~25_sumout ),
	.cout(\iAddress_Gen|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \iAddress_Gen|Add2~25 .extended_lut = "off";
defparam \iAddress_Gen|Add2~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \iAddress_Gen|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y1_N35
dffeas \iAddress_Gen|counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\iAddress_Gen|Add2~25_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\icontrol|newloop~q ),
	.sload(gnd),
	.ena(\iAddress_Gen|counter~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iAddress_Gen|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \iAddress_Gen|counter[1] .is_wysiwyg = "true";
defparam \iAddress_Gen|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y1_N36
cyclonev_lcell_comb \iAddress_Gen|Add2~17 (
// Equation(s):
// \iAddress_Gen|Add2~17_sumout  = SUM(( \iAddress_Gen|counter [2] ) + ( GND ) + ( \iAddress_Gen|Add2~26  ))
// \iAddress_Gen|Add2~18  = CARRY(( \iAddress_Gen|counter [2] ) + ( GND ) + ( \iAddress_Gen|Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\iAddress_Gen|counter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iAddress_Gen|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iAddress_Gen|Add2~17_sumout ),
	.cout(\iAddress_Gen|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \iAddress_Gen|Add2~17 .extended_lut = "off";
defparam \iAddress_Gen|Add2~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \iAddress_Gen|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y1_N38
dffeas \iAddress_Gen|counter[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\iAddress_Gen|Add2~17_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\icontrol|newloop~q ),
	.sload(gnd),
	.ena(\iAddress_Gen|counter~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iAddress_Gen|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \iAddress_Gen|counter[2] .is_wysiwyg = "true";
defparam \iAddress_Gen|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y1_N39
cyclonev_lcell_comb \iAddress_Gen|Add2~13 (
// Equation(s):
// \iAddress_Gen|Add2~13_sumout  = SUM(( \iAddress_Gen|counter [3] ) + ( GND ) + ( \iAddress_Gen|Add2~18  ))
// \iAddress_Gen|Add2~14  = CARRY(( \iAddress_Gen|counter [3] ) + ( GND ) + ( \iAddress_Gen|Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\iAddress_Gen|counter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iAddress_Gen|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iAddress_Gen|Add2~13_sumout ),
	.cout(\iAddress_Gen|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \iAddress_Gen|Add2~13 .extended_lut = "off";
defparam \iAddress_Gen|Add2~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \iAddress_Gen|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y1_N41
dffeas \iAddress_Gen|counter[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\iAddress_Gen|Add2~13_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\icontrol|newloop~q ),
	.sload(gnd),
	.ena(\iAddress_Gen|counter~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iAddress_Gen|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \iAddress_Gen|counter[3] .is_wysiwyg = "true";
defparam \iAddress_Gen|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y1_N42
cyclonev_lcell_comb \iAddress_Gen|Add2~9 (
// Equation(s):
// \iAddress_Gen|Add2~9_sumout  = SUM(( \iAddress_Gen|counter [4] ) + ( GND ) + ( \iAddress_Gen|Add2~14  ))
// \iAddress_Gen|Add2~10  = CARRY(( \iAddress_Gen|counter [4] ) + ( GND ) + ( \iAddress_Gen|Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\iAddress_Gen|counter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iAddress_Gen|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iAddress_Gen|Add2~9_sumout ),
	.cout(\iAddress_Gen|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \iAddress_Gen|Add2~9 .extended_lut = "off";
defparam \iAddress_Gen|Add2~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \iAddress_Gen|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y1_N44
dffeas \iAddress_Gen|counter[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\iAddress_Gen|Add2~9_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\icontrol|newloop~q ),
	.sload(gnd),
	.ena(\iAddress_Gen|counter~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iAddress_Gen|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \iAddress_Gen|counter[4] .is_wysiwyg = "true";
defparam \iAddress_Gen|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y1_N45
cyclonev_lcell_comb \iAddress_Gen|Add2~5 (
// Equation(s):
// \iAddress_Gen|Add2~5_sumout  = SUM(( \iAddress_Gen|counter [5] ) + ( GND ) + ( \iAddress_Gen|Add2~10  ))
// \iAddress_Gen|Add2~6  = CARRY(( \iAddress_Gen|counter [5] ) + ( GND ) + ( \iAddress_Gen|Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\iAddress_Gen|counter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iAddress_Gen|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iAddress_Gen|Add2~5_sumout ),
	.cout(\iAddress_Gen|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \iAddress_Gen|Add2~5 .extended_lut = "off";
defparam \iAddress_Gen|Add2~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \iAddress_Gen|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y1_N47
dffeas \iAddress_Gen|counter[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\iAddress_Gen|Add2~5_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\icontrol|newloop~q ),
	.sload(gnd),
	.ena(\iAddress_Gen|counter~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iAddress_Gen|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \iAddress_Gen|counter[5] .is_wysiwyg = "true";
defparam \iAddress_Gen|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y1_N48
cyclonev_lcell_comb \iAddress_Gen|Add2~1 (
// Equation(s):
// \iAddress_Gen|Add2~1_sumout  = SUM(( \iAddress_Gen|counter [6] ) + ( GND ) + ( \iAddress_Gen|Add2~6  ))
// \iAddress_Gen|Add2~2  = CARRY(( \iAddress_Gen|counter [6] ) + ( GND ) + ( \iAddress_Gen|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\iAddress_Gen|counter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iAddress_Gen|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iAddress_Gen|Add2~1_sumout ),
	.cout(\iAddress_Gen|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \iAddress_Gen|Add2~1 .extended_lut = "off";
defparam \iAddress_Gen|Add2~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \iAddress_Gen|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y1_N50
dffeas \iAddress_Gen|counter[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\iAddress_Gen|Add2~1_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\icontrol|newloop~q ),
	.sload(gnd),
	.ena(\iAddress_Gen|counter~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iAddress_Gen|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \iAddress_Gen|counter[6] .is_wysiwyg = "true";
defparam \iAddress_Gen|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y1_N51
cyclonev_lcell_comb \iAddress_Gen|Add2~21 (
// Equation(s):
// \iAddress_Gen|Add2~21_sumout  = SUM(( \iAddress_Gen|counter [7] ) + ( GND ) + ( \iAddress_Gen|Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\iAddress_Gen|counter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iAddress_Gen|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iAddress_Gen|Add2~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iAddress_Gen|Add2~21 .extended_lut = "off";
defparam \iAddress_Gen|Add2~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \iAddress_Gen|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y1_N53
dffeas \iAddress_Gen|counter[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\iAddress_Gen|Add2~21_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\icontrol|newloop~q ),
	.sload(gnd),
	.ena(\iAddress_Gen|counter~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iAddress_Gen|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \iAddress_Gen|counter[7] .is_wysiwyg = "true";
defparam \iAddress_Gen|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y1_N21
cyclonev_lcell_comb \iAddress_Gen|LessThan1~0 (
// Equation(s):
// \iAddress_Gen|LessThan1~0_combout  = ( !\iAddress_Gen|counter [1] & ( !\iAddress_Gen|counter [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\iAddress_Gen|counter [7]),
	.datae(gnd),
	.dataf(!\iAddress_Gen|counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iAddress_Gen|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iAddress_Gen|LessThan1~0 .extended_lut = "off";
defparam \iAddress_Gen|LessThan1~0 .lut_mask = 64'hFF00FF0000000000;
defparam \iAddress_Gen|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y1_N54
cyclonev_lcell_comb \iAddress_Gen|LessThan1~1 (
// Equation(s):
// \iAddress_Gen|LessThan1~1_combout  = (\iAddress_Gen|LessThan1~0_combout  & \iAddress_Gen|Equal0~0_combout )

	.dataa(!\iAddress_Gen|LessThan1~0_combout ),
	.datab(!\iAddress_Gen|Equal0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iAddress_Gen|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iAddress_Gen|LessThan1~1 .extended_lut = "off";
defparam \iAddress_Gen|LessThan1~1 .lut_mask = 64'h1111111111111111;
defparam \iAddress_Gen|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N12
cyclonev_lcell_comb \iAddress_Gen|Add0~25 (
// Equation(s):
// \iAddress_Gen|Add0~25_sumout  = SUM(( \iAddress_Gen|counter_clk [4] ) + ( GND ) + ( \iAddress_Gen|Add0~2  ))
// \iAddress_Gen|Add0~26  = CARRY(( \iAddress_Gen|counter_clk [4] ) + ( GND ) + ( \iAddress_Gen|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\iAddress_Gen|counter_clk [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iAddress_Gen|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iAddress_Gen|Add0~25_sumout ),
	.cout(\iAddress_Gen|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \iAddress_Gen|Add0~25 .extended_lut = "off";
defparam \iAddress_Gen|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \iAddress_Gen|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N45
cyclonev_lcell_comb \iAddress_Gen|counter_clk~7 (
// Equation(s):
// \iAddress_Gen|counter_clk~7_combout  = ( \iAddress_Gen|LessThan2~2_combout  & ( \iAddress_Gen|Add0~25_sumout  & ( (!\iAddress_Gen|LessThan1~1_combout  & ((!\imode1|mode[1]~DUPLICATE_q  & (\iAddress_Gen|LessThan0~1_combout )) # (\imode1|mode[1]~DUPLICATE_q 
//  & ((!\imode1|mode [0]))))) ) ) ) # ( !\iAddress_Gen|LessThan2~2_combout  & ( \iAddress_Gen|Add0~25_sumout  & ( (\iAddress_Gen|LessThan0~1_combout  & (!\imode1|mode[1]~DUPLICATE_q  & !\iAddress_Gen|LessThan1~1_combout )) ) ) )

	.dataa(!\iAddress_Gen|LessThan0~1_combout ),
	.datab(!\imode1|mode[1]~DUPLICATE_q ),
	.datac(!\imode1|mode [0]),
	.datad(!\iAddress_Gen|LessThan1~1_combout ),
	.datae(!\iAddress_Gen|LessThan2~2_combout ),
	.dataf(!\iAddress_Gen|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iAddress_Gen|counter_clk~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iAddress_Gen|counter_clk~7 .extended_lut = "off";
defparam \iAddress_Gen|counter_clk~7 .lut_mask = 64'h0000000044007400;
defparam \iAddress_Gen|counter_clk~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y1_N47
dffeas \iAddress_Gen|counter_clk[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\iAddress_Gen|counter_clk~7_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\icontrol|newloop~q ),
	.sload(gnd),
	.ena(\iAddress_Gen|counter_clk~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iAddress_Gen|counter_clk [4]),
	.prn(vcc));
// synopsys translate_off
defparam \iAddress_Gen|counter_clk[4] .is_wysiwyg = "true";
defparam \iAddress_Gen|counter_clk[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N15
cyclonev_lcell_comb \iAddress_Gen|Add0~21 (
// Equation(s):
// \iAddress_Gen|Add0~21_sumout  = SUM(( \iAddress_Gen|counter_clk [5] ) + ( GND ) + ( \iAddress_Gen|Add0~26  ))
// \iAddress_Gen|Add0~22  = CARRY(( \iAddress_Gen|counter_clk [5] ) + ( GND ) + ( \iAddress_Gen|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iAddress_Gen|counter_clk [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iAddress_Gen|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iAddress_Gen|Add0~21_sumout ),
	.cout(\iAddress_Gen|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \iAddress_Gen|Add0~21 .extended_lut = "off";
defparam \iAddress_Gen|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \iAddress_Gen|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N42
cyclonev_lcell_comb \iAddress_Gen|counter_clk~6 (
// Equation(s):
// \iAddress_Gen|counter_clk~6_combout  = ( \iAddress_Gen|LessThan2~2_combout  & ( \iAddress_Gen|Add0~21_sumout  & ( (!\iAddress_Gen|LessThan1~1_combout  & ((!\imode1|mode[1]~DUPLICATE_q  & (\iAddress_Gen|LessThan0~1_combout )) # (\imode1|mode[1]~DUPLICATE_q 
//  & ((!\imode1|mode [0]))))) ) ) ) # ( !\iAddress_Gen|LessThan2~2_combout  & ( \iAddress_Gen|Add0~21_sumout  & ( (\iAddress_Gen|LessThan0~1_combout  & (!\imode1|mode[1]~DUPLICATE_q  & !\iAddress_Gen|LessThan1~1_combout )) ) ) )

	.dataa(!\iAddress_Gen|LessThan0~1_combout ),
	.datab(!\imode1|mode[1]~DUPLICATE_q ),
	.datac(!\iAddress_Gen|LessThan1~1_combout ),
	.datad(!\imode1|mode [0]),
	.datae(!\iAddress_Gen|LessThan2~2_combout ),
	.dataf(!\iAddress_Gen|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iAddress_Gen|counter_clk~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iAddress_Gen|counter_clk~6 .extended_lut = "off";
defparam \iAddress_Gen|counter_clk~6 .lut_mask = 64'h0000000040407040;
defparam \iAddress_Gen|counter_clk~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y1_N44
dffeas \iAddress_Gen|counter_clk[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\iAddress_Gen|counter_clk~6_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\icontrol|newloop~q ),
	.sload(gnd),
	.ena(\iAddress_Gen|counter_clk~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iAddress_Gen|counter_clk [5]),
	.prn(vcc));
// synopsys translate_off
defparam \iAddress_Gen|counter_clk[5] .is_wysiwyg = "true";
defparam \iAddress_Gen|counter_clk[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N18
cyclonev_lcell_comb \iAddress_Gen|Add0~17 (
// Equation(s):
// \iAddress_Gen|Add0~17_sumout  = SUM(( \iAddress_Gen|counter_clk [6] ) + ( GND ) + ( \iAddress_Gen|Add0~22  ))
// \iAddress_Gen|Add0~18  = CARRY(( \iAddress_Gen|counter_clk [6] ) + ( GND ) + ( \iAddress_Gen|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iAddress_Gen|counter_clk [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iAddress_Gen|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iAddress_Gen|Add0~17_sumout ),
	.cout(\iAddress_Gen|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \iAddress_Gen|Add0~17 .extended_lut = "off";
defparam \iAddress_Gen|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \iAddress_Gen|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N51
cyclonev_lcell_comb \iAddress_Gen|counter_clk~5 (
// Equation(s):
// \iAddress_Gen|counter_clk~5_combout  = ( \iAddress_Gen|LessThan2~2_combout  & ( \iAddress_Gen|Add0~17_sumout  & ( (!\iAddress_Gen|LessThan1~1_combout  & ((!\imode1|mode[1]~DUPLICATE_q  & (\iAddress_Gen|LessThan0~1_combout )) # (\imode1|mode[1]~DUPLICATE_q 
//  & ((!\imode1|mode [0]))))) ) ) ) # ( !\iAddress_Gen|LessThan2~2_combout  & ( \iAddress_Gen|Add0~17_sumout  & ( (\iAddress_Gen|LessThan0~1_combout  & (!\imode1|mode[1]~DUPLICATE_q  & !\iAddress_Gen|LessThan1~1_combout )) ) ) )

	.dataa(!\iAddress_Gen|LessThan0~1_combout ),
	.datab(!\imode1|mode[1]~DUPLICATE_q ),
	.datac(!\imode1|mode [0]),
	.datad(!\iAddress_Gen|LessThan1~1_combout ),
	.datae(!\iAddress_Gen|LessThan2~2_combout ),
	.dataf(!\iAddress_Gen|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iAddress_Gen|counter_clk~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iAddress_Gen|counter_clk~5 .extended_lut = "off";
defparam \iAddress_Gen|counter_clk~5 .lut_mask = 64'h0000000044007400;
defparam \iAddress_Gen|counter_clk~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y1_N53
dffeas \iAddress_Gen|counter_clk[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\iAddress_Gen|counter_clk~5_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\icontrol|newloop~q ),
	.sload(gnd),
	.ena(\iAddress_Gen|counter_clk~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iAddress_Gen|counter_clk [6]),
	.prn(vcc));
// synopsys translate_off
defparam \iAddress_Gen|counter_clk[6] .is_wysiwyg = "true";
defparam \iAddress_Gen|counter_clk[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N21
cyclonev_lcell_comb \iAddress_Gen|Add0~13 (
// Equation(s):
// \iAddress_Gen|Add0~13_sumout  = SUM(( \iAddress_Gen|counter_clk [7] ) + ( GND ) + ( \iAddress_Gen|Add0~18  ))

	.dataa(!\iAddress_Gen|counter_clk [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iAddress_Gen|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iAddress_Gen|Add0~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iAddress_Gen|Add0~13 .extended_lut = "off";
defparam \iAddress_Gen|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \iAddress_Gen|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N48
cyclonev_lcell_comb \iAddress_Gen|counter_clk~4 (
// Equation(s):
// \iAddress_Gen|counter_clk~4_combout  = ( \iAddress_Gen|LessThan2~2_combout  & ( \iAddress_Gen|Add0~13_sumout  & ( (!\iAddress_Gen|LessThan1~1_combout  & ((!\imode1|mode[1]~DUPLICATE_q  & (\iAddress_Gen|LessThan0~1_combout )) # (\imode1|mode[1]~DUPLICATE_q 
//  & ((!\imode1|mode [0]))))) ) ) ) # ( !\iAddress_Gen|LessThan2~2_combout  & ( \iAddress_Gen|Add0~13_sumout  & ( (\iAddress_Gen|LessThan0~1_combout  & (!\imode1|mode[1]~DUPLICATE_q  & !\iAddress_Gen|LessThan1~1_combout )) ) ) )

	.dataa(!\iAddress_Gen|LessThan0~1_combout ),
	.datab(!\imode1|mode[1]~DUPLICATE_q ),
	.datac(!\iAddress_Gen|LessThan1~1_combout ),
	.datad(!\imode1|mode [0]),
	.datae(!\iAddress_Gen|LessThan2~2_combout ),
	.dataf(!\iAddress_Gen|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iAddress_Gen|counter_clk~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iAddress_Gen|counter_clk~4 .extended_lut = "off";
defparam \iAddress_Gen|counter_clk~4 .lut_mask = 64'h0000000040407040;
defparam \iAddress_Gen|counter_clk~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y1_N50
dffeas \iAddress_Gen|counter_clk[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\iAddress_Gen|counter_clk~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\icontrol|newloop~q ),
	.sload(gnd),
	.ena(\iAddress_Gen|counter_clk~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iAddress_Gen|counter_clk [7]),
	.prn(vcc));
// synopsys translate_off
defparam \iAddress_Gen|counter_clk[7] .is_wysiwyg = "true";
defparam \iAddress_Gen|counter_clk[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N54
cyclonev_lcell_comb \iAddress_Gen|LessThan2~0 (
// Equation(s):
// \iAddress_Gen|LessThan2~0_combout  = ( !\iAddress_Gen|counter_clk [7] & ( (!\iAddress_Gen|counter_clk [5] & (!\iAddress_Gen|counter_clk [6] & !\iAddress_Gen|counter_clk [4])) ) )

	.dataa(gnd),
	.datab(!\iAddress_Gen|counter_clk [5]),
	.datac(!\iAddress_Gen|counter_clk [6]),
	.datad(!\iAddress_Gen|counter_clk [4]),
	.datae(gnd),
	.dataf(!\iAddress_Gen|counter_clk [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iAddress_Gen|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iAddress_Gen|LessThan2~0 .extended_lut = "off";
defparam \iAddress_Gen|LessThan2~0 .lut_mask = 64'hC000C00000000000;
defparam \iAddress_Gen|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N33
cyclonev_lcell_comb \iAddress_Gen|LessThan0~1 (
// Equation(s):
// \iAddress_Gen|LessThan0~1_combout  = ( !\iAddress_Gen|LessThan0~0_combout  & ( \iAddress_Gen|LessThan2~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iAddress_Gen|LessThan2~0_combout ),
	.datad(gnd),
	.datae(!\iAddress_Gen|LessThan0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iAddress_Gen|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iAddress_Gen|LessThan0~1 .extended_lut = "off";
defparam \iAddress_Gen|LessThan0~1 .lut_mask = 64'h0F0F00000F0F0000;
defparam \iAddress_Gen|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N15
cyclonev_lcell_comb \iAddress_Gen|ctr_sig~0 (
// Equation(s):
// \iAddress_Gen|ctr_sig~0_combout  = ( \iAddress_Gen|ctr_sig~q  & ( \imode1|mode[1]~DUPLICATE_q  & ( \iAddress_Gen|Equal0~2_combout  ) ) ) # ( \iAddress_Gen|ctr_sig~q  & ( !\imode1|mode[1]~DUPLICATE_q  & ( ((\iAddress_Gen|LessThan0~1_combout  & 
// !\iAddress_Gen|LessThan1~1_combout )) # (\iAddress_Gen|Equal0~2_combout ) ) ) ) # ( !\iAddress_Gen|ctr_sig~q  & ( !\imode1|mode[1]~DUPLICATE_q  & ( \iAddress_Gen|Equal0~2_combout  ) ) )

	.dataa(!\iAddress_Gen|LessThan0~1_combout ),
	.datab(!\iAddress_Gen|Equal0~2_combout ),
	.datac(!\iAddress_Gen|LessThan1~1_combout ),
	.datad(gnd),
	.datae(!\iAddress_Gen|ctr_sig~q ),
	.dataf(!\imode1|mode[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iAddress_Gen|ctr_sig~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iAddress_Gen|ctr_sig~0 .extended_lut = "off";
defparam \iAddress_Gen|ctr_sig~0 .lut_mask = 64'h3333737300003333;
defparam \iAddress_Gen|ctr_sig~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N16
dffeas \iAddress_Gen|ctr_sig (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\iAddress_Gen|ctr_sig~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\icontrol|newloop~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iAddress_Gen|ctr_sig~q ),
	.prn(vcc));
// synopsys translate_off
defparam \iAddress_Gen|ctr_sig .is_wysiwyg = "true";
defparam \iAddress_Gen|ctr_sig .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N27
cyclonev_lcell_comb \icontrol|counter3~9 (
// Equation(s):
// \icontrol|counter3~9_combout  = ( \icontrol|Add1~33_sumout  & ( !\iAddress_Gen|ctr_sig~q  ) )

	.dataa(!\iAddress_Gen|ctr_sig~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\icontrol|Add1~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter3~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter3~9 .extended_lut = "off";
defparam \icontrol|counter3~9 .lut_mask = 64'h00000000AAAAAAAA;
defparam \icontrol|counter3~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N29
dffeas \icontrol|counter3[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|counter3~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\icontrol|counter3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter3[11] .is_wysiwyg = "true";
defparam \icontrol|counter3[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N48
cyclonev_lcell_comb \icontrol|Equal0~1 (
// Equation(s):
// \icontrol|Equal0~1_combout  = ( !\icontrol|counter3 [12] & ( !\icontrol|counter3 [13] & ( (!\icontrol|counter3 [11] & (!\icontrol|counter3 [8] & (!\icontrol|counter3 [10] & !\icontrol|counter3 [9]))) ) ) )

	.dataa(!\icontrol|counter3 [11]),
	.datab(!\icontrol|counter3 [8]),
	.datac(!\icontrol|counter3 [10]),
	.datad(!\icontrol|counter3 [9]),
	.datae(!\icontrol|counter3 [12]),
	.dataf(!\icontrol|counter3 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|Equal0~1 .extended_lut = "off";
defparam \icontrol|Equal0~1 .lut_mask = 64'h8000000000000000;
defparam \icontrol|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N6
cyclonev_lcell_comb \icontrol|Equal0~7 (
// Equation(s):
// \icontrol|Equal0~7_combout  = ( \icontrol|Equal0~3_combout  & ( \icontrol|Equal0~0_combout  & ( (\icontrol|Equal0~1_combout  & (\icontrol|Equal0~2_combout  & \icontrol|Equal0~4_combout )) ) ) )

	.dataa(!\icontrol|Equal0~1_combout ),
	.datab(!\icontrol|Equal0~2_combout ),
	.datac(!\icontrol|Equal0~4_combout ),
	.datad(gnd),
	.datae(!\icontrol|Equal0~3_combout ),
	.dataf(!\icontrol|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|Equal0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|Equal0~7 .extended_lut = "off";
defparam \icontrol|Equal0~7 .lut_mask = 64'h0000000000000101;
defparam \icontrol|Equal0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N6
cyclonev_lcell_comb \icontrol|counter6~32 (
// Equation(s):
// \icontrol|counter6~32_combout  = ( !\iAddress_Gen|ctr_sig~q  & ( !\imode1|mode[1]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\iAddress_Gen|ctr_sig~q ),
	.dataf(!\imode1|mode[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter6~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter6~32 .extended_lut = "off";
defparam \icontrol|counter6~32 .lut_mask = 64'hFFFF000000000000;
defparam \icontrol|counter6~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N33
cyclonev_lcell_comb \icontrol|counter5~3 (
// Equation(s):
// \icontrol|counter5~3_combout  = ( !\rst~input_o  & ( !\start~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\start~input_o ),
	.datad(gnd),
	.datae(!\rst~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter5~3 .extended_lut = "off";
defparam \icontrol|counter5~3 .lut_mask = 64'hF0F00000F0F00000;
defparam \icontrol|counter5~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N24
cyclonev_lcell_comb \icontrol|counter5~10 (
// Equation(s):
// \icontrol|counter5~10_combout  = ( \icontrol|counter5 [2] & ( \icontrol|Equal0~7_combout  & ( !\icontrol|Equal0~5_combout  ) ) ) # ( !\icontrol|counter5 [2] & ( \icontrol|Equal0~7_combout  & ( !\icontrol|Equal0~5_combout  ) ) ) # ( \icontrol|counter5 [2] 
// & ( !\icontrol|Equal0~7_combout  & ( (\icontrol|counter5 [1] & (\icontrol|counter5 [3] & !\icontrol|counter5 [0])) ) ) )

	.dataa(!\icontrol|counter5 [1]),
	.datab(!\icontrol|Equal0~5_combout ),
	.datac(!\icontrol|counter5 [3]),
	.datad(!\icontrol|counter5 [0]),
	.datae(!\icontrol|counter5 [2]),
	.dataf(!\icontrol|Equal0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter5~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter5~10 .extended_lut = "off";
defparam \icontrol|counter5~10 .lut_mask = 64'h00000500CCCCCCCC;
defparam \icontrol|counter5~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N42
cyclonev_lcell_comb \icontrol|counter5~0 (
// Equation(s):
// \icontrol|counter5~0_combout  = ( !\icontrol|Equal3~6_combout  & ( (!\icontrol|LessThan2~0_combout  & (!\imode1|mode [0] & \icontrol|Equal3~4_combout )) ) )

	.dataa(gnd),
	.datab(!\icontrol|LessThan2~0_combout ),
	.datac(!\imode1|mode [0]),
	.datad(!\icontrol|Equal3~4_combout ),
	.datae(gnd),
	.dataf(!\icontrol|Equal3~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter5~0 .extended_lut = "off";
defparam \icontrol|counter5~0 .lut_mask = 64'h00C000C000000000;
defparam \icontrol|counter5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N6
cyclonev_lcell_comb \icontrol|counter5~11 (
// Equation(s):
// \icontrol|counter5~11_combout  = ( \icontrol|counter5 [0] & ( \icontrol|counter5~0_combout  & ( \start~input_o  ) ) ) # ( !\icontrol|counter5 [0] & ( \icontrol|counter5~0_combout  & ( (!\start~input_o  & (((!\iAddress_Gen|ctr_sig~q  & 
// !\icontrol|counter5~10_combout )) # (\imode1|mode[1]~DUPLICATE_q ))) ) ) ) # ( \icontrol|counter5 [0] & ( !\icontrol|counter5~0_combout  & ( (\imode1|mode[1]~DUPLICATE_q ) # (\start~input_o ) ) ) ) # ( !\icontrol|counter5 [0] & ( 
// !\icontrol|counter5~0_combout  & ( (!\start~input_o  & (!\iAddress_Gen|ctr_sig~q  & (!\icontrol|counter5~10_combout  & !\imode1|mode[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\start~input_o ),
	.datab(!\iAddress_Gen|ctr_sig~q ),
	.datac(!\icontrol|counter5~10_combout ),
	.datad(!\imode1|mode[1]~DUPLICATE_q ),
	.datae(!\icontrol|counter5 [0]),
	.dataf(!\icontrol|counter5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter5~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter5~11 .extended_lut = "off";
defparam \icontrol|counter5~11 .lut_mask = 64'h800055FF80AA5555;
defparam \icontrol|counter5~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y2_N8
dffeas \icontrol|counter5[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|counter5~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter5 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter5[0] .is_wysiwyg = "true";
defparam \icontrol|counter5[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N45
cyclonev_lcell_comb \icontrol|Add3~1 (
// Equation(s):
// \icontrol|Add3~1_combout  = ( \icontrol|counter5 [0] & ( !\icontrol|counter5 [3] $ (((!\icontrol|counter5 [1]) # (!\icontrol|counter5 [2]))) ) ) # ( !\icontrol|counter5 [0] & ( \icontrol|counter5 [3] ) )

	.dataa(!\icontrol|counter5 [1]),
	.datab(gnd),
	.datac(!\icontrol|counter5 [2]),
	.datad(!\icontrol|counter5 [3]),
	.datae(gnd),
	.dataf(!\icontrol|counter5 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|Add3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add3~1 .extended_lut = "off";
defparam \icontrol|Add3~1 .lut_mask = 64'h00FF00FF05FA05FA;
defparam \icontrol|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N15
cyclonev_lcell_comb \icontrol|counter5~6 (
// Equation(s):
// \icontrol|counter5~6_combout  = ( \icontrol|counter5~3_combout  & ( \icontrol|Add3~1_combout  & ( ((\icontrol|counter6~32_combout  & ((\icontrol|Equal0~6_combout ) # (\icontrol|counter5~2_combout )))) # (\icontrol|Decoder0~0_combout ) ) ) )

	.dataa(!\icontrol|counter5~2_combout ),
	.datab(!\icontrol|counter6~32_combout ),
	.datac(!\icontrol|Decoder0~0_combout ),
	.datad(!\icontrol|Equal0~6_combout ),
	.datae(!\icontrol|counter5~3_combout ),
	.dataf(!\icontrol|Add3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter5~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter5~6 .extended_lut = "off";
defparam \icontrol|counter5~6 .lut_mask = 64'h0000000000001F3F;
defparam \icontrol|counter5~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N45
cyclonev_lcell_comb \icontrol|Equal3~7 (
// Equation(s):
// \icontrol|Equal3~7_combout  = ( \icontrol|Equal3~6_combout  & ( (!\icontrol|counter1 [0] & \icontrol|Equal3~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\icontrol|counter1 [0]),
	.datad(!\icontrol|Equal3~4_combout ),
	.datae(gnd),
	.dataf(!\icontrol|Equal3~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|Equal3~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|Equal3~7 .extended_lut = "off";
defparam \icontrol|Equal3~7 .lut_mask = 64'h0000000000F000F0;
defparam \icontrol|Equal3~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N9
cyclonev_lcell_comb \icontrol|newloop~0 (
// Equation(s):
// \icontrol|newloop~0_combout  = ( \icontrol|Equal3~6_combout  & ( (!\icontrol|counter1 [0] & (!\icontrol|LessThan2~0_combout  & \icontrol|Equal3~4_combout )) ) ) # ( !\icontrol|Equal3~6_combout  & ( (!\icontrol|LessThan2~0_combout  & 
// \icontrol|Equal3~4_combout ) ) )

	.dataa(!\icontrol|counter1 [0]),
	.datab(gnd),
	.datac(!\icontrol|LessThan2~0_combout ),
	.datad(!\icontrol|Equal3~4_combout ),
	.datae(gnd),
	.dataf(!\icontrol|Equal3~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|newloop~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|newloop~0 .extended_lut = "off";
defparam \icontrol|newloop~0 .lut_mask = 64'h00F000F000A000A0;
defparam \icontrol|newloop~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N21
cyclonev_lcell_comb \icontrol|counter5~5 (
// Equation(s):
// \icontrol|counter5~5_combout  = ( \icontrol|Equal3~7_combout  & ( \icontrol|newloop~0_combout  & ( ((!\imode1|mode[1]~DUPLICATE_q  & !\start~input_o )) # (\rst~input_o ) ) ) ) # ( !\icontrol|Equal3~7_combout  & ( \icontrol|newloop~0_combout  & ( 
// ((!\start~input_o  & ((!\imode1|mode[1]~DUPLICATE_q ) # (!\imode1|mode [0])))) # (\rst~input_o ) ) ) ) # ( \icontrol|Equal3~7_combout  & ( !\icontrol|newloop~0_combout  & ( ((!\imode1|mode[1]~DUPLICATE_q  & !\start~input_o )) # (\rst~input_o ) ) ) ) # ( 
// !\icontrol|Equal3~7_combout  & ( !\icontrol|newloop~0_combout  & ( ((!\imode1|mode[1]~DUPLICATE_q  & !\start~input_o )) # (\rst~input_o ) ) ) )

	.dataa(!\imode1|mode[1]~DUPLICATE_q ),
	.datab(!\start~input_o ),
	.datac(!\imode1|mode [0]),
	.datad(!\rst~input_o ),
	.datae(!\icontrol|Equal3~7_combout ),
	.dataf(!\icontrol|newloop~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter5~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter5~5 .extended_lut = "off";
defparam \icontrol|counter5~5 .lut_mask = 64'h88FF88FFC8FF88FF;
defparam \icontrol|counter5~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y2_N17
dffeas \icontrol|counter5[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|counter5~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\icontrol|counter5~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter5 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter5[3] .is_wysiwyg = "true";
defparam \icontrol|counter5[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N30
cyclonev_lcell_comb \icontrol|counter5~1 (
// Equation(s):
// \icontrol|counter5~1_combout  = ( !\icontrol|counter5 [0] & ( (\icontrol|counter5 [2] & (\icontrol|counter5 [1] & \icontrol|counter5 [3])) ) )

	.dataa(!\icontrol|counter5 [2]),
	.datab(gnd),
	.datac(!\icontrol|counter5 [1]),
	.datad(!\icontrol|counter5 [3]),
	.datae(gnd),
	.dataf(!\icontrol|counter5 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter5~1 .extended_lut = "off";
defparam \icontrol|counter5~1 .lut_mask = 64'h0005000500000000;
defparam \icontrol|counter5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N51
cyclonev_lcell_comb \icontrol|counter5~2 (
// Equation(s):
// \icontrol|counter5~2_combout  = ( \icontrol|Equal0~2_combout  & ( !\icontrol|counter5~1_combout  & ( (!\icontrol|Equal0~1_combout ) # ((!\icontrol|Equal0~4_combout ) # ((!\icontrol|Equal0~3_combout ) # (!\icontrol|Equal0~0_combout ))) ) ) ) # ( 
// !\icontrol|Equal0~2_combout  & ( !\icontrol|counter5~1_combout  ) )

	.dataa(!\icontrol|Equal0~1_combout ),
	.datab(!\icontrol|Equal0~4_combout ),
	.datac(!\icontrol|Equal0~3_combout ),
	.datad(!\icontrol|Equal0~0_combout ),
	.datae(!\icontrol|Equal0~2_combout ),
	.dataf(!\icontrol|counter5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter5~2 .extended_lut = "off";
defparam \icontrol|counter5~2 .lut_mask = 64'hFFFFFFFE00000000;
defparam \icontrol|counter5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N18
cyclonev_lcell_comb \icontrol|Add3~0 (
// Equation(s):
// \icontrol|Add3~0_combout  = ( \icontrol|counter5 [1] & ( !\icontrol|counter5 [0] ) ) # ( !\icontrol|counter5 [1] & ( \icontrol|counter5 [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\icontrol|counter5 [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\icontrol|counter5 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|Add3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add3~0 .extended_lut = "off";
defparam \icontrol|Add3~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \icontrol|Add3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N12
cyclonev_lcell_comb \icontrol|counter5~4 (
// Equation(s):
// \icontrol|counter5~4_combout  = ( \icontrol|counter5~3_combout  & ( \icontrol|Add3~0_combout  & ( ((\icontrol|counter6~32_combout  & ((\icontrol|Equal0~6_combout ) # (\icontrol|counter5~2_combout )))) # (\icontrol|Decoder0~0_combout ) ) ) )

	.dataa(!\icontrol|counter5~2_combout ),
	.datab(!\icontrol|counter6~32_combout ),
	.datac(!\icontrol|Equal0~6_combout ),
	.datad(!\icontrol|Decoder0~0_combout ),
	.datae(!\icontrol|counter5~3_combout ),
	.dataf(!\icontrol|Add3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter5~4 .extended_lut = "off";
defparam \icontrol|counter5~4 .lut_mask = 64'h00000000000013FF;
defparam \icontrol|counter5~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y2_N14
dffeas \icontrol|counter5[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|counter5~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\icontrol|counter5~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter5 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter5[1] .is_wysiwyg = "true";
defparam \icontrol|counter5[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N39
cyclonev_lcell_comb \icontrol|counter5~7 (
// Equation(s):
// \icontrol|counter5~7_combout  = ( \icontrol|counter5 [3] & ( !\imode1|mode [0] & ( \imode1|mode[1]~DUPLICATE_q  ) ) ) # ( !\icontrol|counter5 [3] & ( !\imode1|mode [0] & ( (\imode1|mode[1]~DUPLICATE_q  & ((!\icontrol|counter5 [1]) # ((!\icontrol|counter5 
// [0]) # (\icontrol|counter5 [2])))) ) ) )

	.dataa(!\imode1|mode[1]~DUPLICATE_q ),
	.datab(!\icontrol|counter5 [1]),
	.datac(!\icontrol|counter5 [2]),
	.datad(!\icontrol|counter5 [0]),
	.datae(!\icontrol|counter5 [3]),
	.dataf(!\imode1|mode [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter5~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter5~7 .extended_lut = "off";
defparam \icontrol|counter5~7 .lut_mask = 64'h5545555500000000;
defparam \icontrol|counter5~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N54
cyclonev_lcell_comb \icontrol|counter5~8 (
// Equation(s):
// \icontrol|counter5~8_combout  = ( !\rst~input_o  & ( (!\start~input_o  & (!\icontrol|counter5 [2] $ (((!\icontrol|counter5 [0]) # (!\icontrol|counter5 [1]))))) ) )

	.dataa(!\icontrol|counter5 [2]),
	.datab(!\icontrol|counter5 [0]),
	.datac(!\icontrol|counter5 [1]),
	.datad(!\start~input_o ),
	.datae(gnd),
	.dataf(!\rst~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter5~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter5~8 .extended_lut = "off";
defparam \icontrol|counter5~8 .lut_mask = 64'h5600560000000000;
defparam \icontrol|counter5~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N0
cyclonev_lcell_comb \icontrol|counter5~9 (
// Equation(s):
// \icontrol|counter5~9_combout  = ( \icontrol|counter6~32_combout  & ( \icontrol|counter5~1_combout  & ( (\icontrol|counter5~8_combout  & (((\icontrol|Equal0~7_combout  & \icontrol|Equal0~5_combout )) # (\icontrol|counter5~7_combout ))) ) ) ) # ( 
// !\icontrol|counter6~32_combout  & ( \icontrol|counter5~1_combout  & ( (\icontrol|counter5~7_combout  & \icontrol|counter5~8_combout ) ) ) ) # ( \icontrol|counter6~32_combout  & ( !\icontrol|counter5~1_combout  & ( (\icontrol|counter5~8_combout  & 
// ((!\icontrol|Equal0~7_combout ) # ((\icontrol|Equal0~5_combout ) # (\icontrol|counter5~7_combout )))) ) ) ) # ( !\icontrol|counter6~32_combout  & ( !\icontrol|counter5~1_combout  & ( (\icontrol|counter5~7_combout  & \icontrol|counter5~8_combout ) ) ) )

	.dataa(!\icontrol|Equal0~7_combout ),
	.datab(!\icontrol|counter5~7_combout ),
	.datac(!\icontrol|counter5~8_combout ),
	.datad(!\icontrol|Equal0~5_combout ),
	.datae(!\icontrol|counter6~32_combout ),
	.dataf(!\icontrol|counter5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter5~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter5~9 .extended_lut = "off";
defparam \icontrol|counter5~9 .lut_mask = 64'h03030B0F03030307;
defparam \icontrol|counter5~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y2_N2
dffeas \icontrol|counter5[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|counter5~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\icontrol|counter5~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter5 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter5[2] .is_wysiwyg = "true";
defparam \icontrol|counter5[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N36
cyclonev_lcell_comb \icontrol|wen~3 (
// Equation(s):
// \icontrol|wen~3_combout  = ( !\iAddress_Gen|ctr_sig~q  & ( (!\imode1|mode[1]~DUPLICATE_q  & (\icontrol|counter5 [3] & \icontrol|counter5 [1])) ) )

	.dataa(gnd),
	.datab(!\imode1|mode[1]~DUPLICATE_q ),
	.datac(!\icontrol|counter5 [3]),
	.datad(!\icontrol|counter5 [1]),
	.datae(gnd),
	.dataf(!\iAddress_Gen|ctr_sig~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|wen~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|wen~3 .extended_lut = "off";
defparam \icontrol|wen~3 .lut_mask = 64'h000C000C00000000;
defparam \icontrol|wen~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N57
cyclonev_lcell_comb \icontrol|wen~4 (
// Equation(s):
// \icontrol|wen~4_combout  = ( !\icontrol|Equal0~7_combout  & ( (!\icontrol|counter5 [2] & (\icontrol|counter5 [0] & \icontrol|wen~3_combout )) ) )

	.dataa(!\icontrol|counter5 [2]),
	.datab(!\icontrol|counter5 [0]),
	.datac(gnd),
	.datad(!\icontrol|wen~3_combout ),
	.datae(gnd),
	.dataf(!\icontrol|Equal0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|wen~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|wen~4 .extended_lut = "off";
defparam \icontrol|wen~4 .lut_mask = 64'h0022002200000000;
defparam \icontrol|wen~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N33
cyclonev_lcell_comb \icontrol|wen~1 (
// Equation(s):
// \icontrol|wen~1_combout  = ( \icontrol|Equal0~6_combout  & ( !\imode1|mode[1]~DUPLICATE_q  ) ) # ( !\icontrol|Equal0~6_combout  & ( (\iAddress_Gen|ctr_sig~q  & !\imode1|mode[1]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\iAddress_Gen|ctr_sig~q ),
	.datac(!\imode1|mode[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\icontrol|Equal0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|wen~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|wen~1 .extended_lut = "off";
defparam \icontrol|wen~1 .lut_mask = 64'h30303030F0F0F0F0;
defparam \icontrol|wen~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N39
cyclonev_lcell_comb \icontrol|wen~0 (
// Equation(s):
// \icontrol|wen~0_combout  = ( \icontrol|Equal3~6_combout  & ( (!\icontrol|counter1 [0] & (\imode1|mode[1]~DUPLICATE_q  & (\icontrol|Equal3~4_combout  & !\imode1|mode [0]))) ) )

	.dataa(!\icontrol|counter1 [0]),
	.datab(!\imode1|mode[1]~DUPLICATE_q ),
	.datac(!\icontrol|Equal3~4_combout ),
	.datad(!\imode1|mode [0]),
	.datae(gnd),
	.dataf(!\icontrol|Equal3~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|wen~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|wen~0 .extended_lut = "off";
defparam \icontrol|wen~0 .lut_mask = 64'h0000000002000200;
defparam \icontrol|wen~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N12
cyclonev_lcell_comb \icontrol|wen~2 (
// Equation(s):
// \icontrol|wen~2_combout  = ( !\icontrol|counter5 [2] & ( \icontrol|counter5~0_combout  & ( (!\icontrol|counter5 [3] & (\icontrol|counter5 [0] & (!\icontrol|counter5 [1] & \imode1|mode[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\icontrol|counter5 [3]),
	.datab(!\icontrol|counter5 [0]),
	.datac(!\icontrol|counter5 [1]),
	.datad(!\imode1|mode[1]~DUPLICATE_q ),
	.datae(!\icontrol|counter5 [2]),
	.dataf(!\icontrol|counter5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|wen~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|wen~2 .extended_lut = "off";
defparam \icontrol|wen~2 .lut_mask = 64'h0000000000200000;
defparam \icontrol|wen~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N48
cyclonev_lcell_comb \icontrol|wen~5 (
// Equation(s):
// \icontrol|wen~5_combout  = ( \icontrol|wen~q  & ( \icontrol|wen~2_combout  ) ) # ( !\icontrol|wen~q  & ( \icontrol|wen~2_combout  & ( !\start~input_o  ) ) ) # ( \icontrol|wen~q  & ( !\icontrol|wen~2_combout  & ( (((\icontrol|wen~0_combout ) # 
// (\icontrol|wen~1_combout )) # (\icontrol|wen~4_combout )) # (\start~input_o ) ) ) ) # ( !\icontrol|wen~q  & ( !\icontrol|wen~2_combout  & ( (!\start~input_o  & \icontrol|wen~4_combout ) ) ) )

	.dataa(!\start~input_o ),
	.datab(!\icontrol|wen~4_combout ),
	.datac(!\icontrol|wen~1_combout ),
	.datad(!\icontrol|wen~0_combout ),
	.datae(!\icontrol|wen~q ),
	.dataf(!\icontrol|wen~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|wen~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|wen~5 .extended_lut = "off";
defparam \icontrol|wen~5 .lut_mask = 64'h22227FFFAAAAFFFF;
defparam \icontrol|wen~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y2_N50
dffeas \icontrol|wen (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|wen~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|wen~q ),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|wen .is_wysiwyg = "true";
defparam \icontrol|wen .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N35
cyclonev_io_ibuf \we~input (
	.i(we),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\we~input_o ));
// synopsys translate_off
defparam \we~input .bus_hold = "false";
defparam \we~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N18
cyclonev_io_ibuf \data_ina[0]~input (
	.i(data_ina[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_ina[0]~input_o ));
// synopsys translate_off
defparam \data_ina[0]~input .bus_hold = "false";
defparam \data_ina[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N41
cyclonev_io_ibuf \address_ina[0]~input (
	.i(address_ina[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address_ina[0]~input_o ));
// synopsys translate_off
defparam \address_ina[0]~input .bus_hold = "false";
defparam \address_ina[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N24
cyclonev_lcell_comb \iAddress_Gen|counterx1[0]~1 (
// Equation(s):
// \iAddress_Gen|counterx1[0]~1_combout  = ( !\iAddress_Gen|counterx1 [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\iAddress_Gen|counterx1 [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iAddress_Gen|counterx1[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iAddress_Gen|counterx1[0]~1 .extended_lut = "off";
defparam \iAddress_Gen|counterx1[0]~1 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \iAddress_Gen|counterx1[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N57
cyclonev_lcell_comb \iAddress_Gen|counterx1[0]~0 (
// Equation(s):
// \iAddress_Gen|counterx1[0]~0_combout  = ( !\icontrol|newloop~q  & ( \iAddress_Gen|Equal0~0_combout  & ( (!\iAddress_Gen|Equal0~1_combout  & (!\imode1|mode[1]~DUPLICATE_q  & ((!\iAddress_Gen|LessThan2~0_combout ) # (\iAddress_Gen|LessThan0~0_combout )))) ) 
// ) ) # ( !\icontrol|newloop~q  & ( !\iAddress_Gen|Equal0~0_combout  & ( (!\imode1|mode[1]~DUPLICATE_q  & ((!\iAddress_Gen|LessThan2~0_combout ) # (\iAddress_Gen|LessThan0~0_combout ))) ) ) )

	.dataa(!\iAddress_Gen|Equal0~1_combout ),
	.datab(!\iAddress_Gen|LessThan0~0_combout ),
	.datac(!\iAddress_Gen|LessThan2~0_combout ),
	.datad(!\imode1|mode[1]~DUPLICATE_q ),
	.datae(!\icontrol|newloop~q ),
	.dataf(!\iAddress_Gen|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iAddress_Gen|counterx1[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iAddress_Gen|counterx1[0]~0 .extended_lut = "off";
defparam \iAddress_Gen|counterx1[0]~0 .lut_mask = 64'hF3000000A2000000;
defparam \iAddress_Gen|counterx1[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N26
dffeas \iAddress_Gen|counterx1[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\iAddress_Gen|counterx1[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\iAddress_Gen|counterx1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iAddress_Gen|counterx1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \iAddress_Gen|counterx1[0] .is_wysiwyg = "true";
defparam \iAddress_Gen|counterx1[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N30
cyclonev_lcell_comb \iAddress_Gen|Add1~1 (
// Equation(s):
// \iAddress_Gen|Add1~1_sumout  = SUM(( \iAddress_Gen|counterx1 [1] ) + ( \iAddress_Gen|counterx1 [0] ) + ( !VCC ))
// \iAddress_Gen|Add1~2  = CARRY(( \iAddress_Gen|counterx1 [1] ) + ( \iAddress_Gen|counterx1 [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iAddress_Gen|counterx1 [0]),
	.datad(!\iAddress_Gen|counterx1 [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\iAddress_Gen|Add1~1_sumout ),
	.cout(\iAddress_Gen|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \iAddress_Gen|Add1~1 .extended_lut = "off";
defparam \iAddress_Gen|Add1~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \iAddress_Gen|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N31
dffeas \iAddress_Gen|counterx1[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\iAddress_Gen|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\iAddress_Gen|counterx1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iAddress_Gen|counterx1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \iAddress_Gen|counterx1[1] .is_wysiwyg = "true";
defparam \iAddress_Gen|counterx1[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N33
cyclonev_lcell_comb \iAddress_Gen|Add1~5 (
// Equation(s):
// \iAddress_Gen|Add1~5_sumout  = SUM(( \iAddress_Gen|counterx1 [2] ) + ( GND ) + ( \iAddress_Gen|Add1~2  ))
// \iAddress_Gen|Add1~6  = CARRY(( \iAddress_Gen|counterx1 [2] ) + ( GND ) + ( \iAddress_Gen|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\iAddress_Gen|counterx1 [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iAddress_Gen|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iAddress_Gen|Add1~5_sumout ),
	.cout(\iAddress_Gen|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \iAddress_Gen|Add1~5 .extended_lut = "off";
defparam \iAddress_Gen|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \iAddress_Gen|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N35
dffeas \iAddress_Gen|counterx1[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\iAddress_Gen|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\iAddress_Gen|counterx1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iAddress_Gen|counterx1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \iAddress_Gen|counterx1[2] .is_wysiwyg = "true";
defparam \iAddress_Gen|counterx1[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N36
cyclonev_lcell_comb \iAddress_Gen|Add1~9 (
// Equation(s):
// \iAddress_Gen|Add1~9_sumout  = SUM(( \iAddress_Gen|counterx1 [3] ) + ( GND ) + ( \iAddress_Gen|Add1~6  ))
// \iAddress_Gen|Add1~10  = CARRY(( \iAddress_Gen|counterx1 [3] ) + ( GND ) + ( \iAddress_Gen|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\iAddress_Gen|counterx1 [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iAddress_Gen|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iAddress_Gen|Add1~9_sumout ),
	.cout(\iAddress_Gen|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \iAddress_Gen|Add1~9 .extended_lut = "off";
defparam \iAddress_Gen|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \iAddress_Gen|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N37
dffeas \iAddress_Gen|counterx1[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\iAddress_Gen|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\iAddress_Gen|counterx1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iAddress_Gen|counterx1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \iAddress_Gen|counterx1[3] .is_wysiwyg = "true";
defparam \iAddress_Gen|counterx1[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N39
cyclonev_lcell_comb \iAddress_Gen|Add1~13 (
// Equation(s):
// \iAddress_Gen|Add1~13_sumout  = SUM(( \iAddress_Gen|counterx1 [4] ) + ( GND ) + ( \iAddress_Gen|Add1~10  ))
// \iAddress_Gen|Add1~14  = CARRY(( \iAddress_Gen|counterx1 [4] ) + ( GND ) + ( \iAddress_Gen|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\iAddress_Gen|counterx1 [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iAddress_Gen|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iAddress_Gen|Add1~13_sumout ),
	.cout(\iAddress_Gen|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \iAddress_Gen|Add1~13 .extended_lut = "off";
defparam \iAddress_Gen|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \iAddress_Gen|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N40
dffeas \iAddress_Gen|counterx1[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\iAddress_Gen|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\iAddress_Gen|counterx1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iAddress_Gen|counterx1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \iAddress_Gen|counterx1[4] .is_wysiwyg = "true";
defparam \iAddress_Gen|counterx1[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N42
cyclonev_lcell_comb \iAddress_Gen|Add1~17 (
// Equation(s):
// \iAddress_Gen|Add1~17_sumout  = SUM(( \iAddress_Gen|counterx1 [5] ) + ( GND ) + ( \iAddress_Gen|Add1~14  ))
// \iAddress_Gen|Add1~18  = CARRY(( \iAddress_Gen|counterx1 [5] ) + ( GND ) + ( \iAddress_Gen|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\iAddress_Gen|counterx1 [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iAddress_Gen|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iAddress_Gen|Add1~17_sumout ),
	.cout(\iAddress_Gen|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \iAddress_Gen|Add1~17 .extended_lut = "off";
defparam \iAddress_Gen|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \iAddress_Gen|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N43
dffeas \iAddress_Gen|counterx1[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\iAddress_Gen|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\iAddress_Gen|counterx1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iAddress_Gen|counterx1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \iAddress_Gen|counterx1[5] .is_wysiwyg = "true";
defparam \iAddress_Gen|counterx1[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N45
cyclonev_lcell_comb \iAddress_Gen|Add1~21 (
// Equation(s):
// \iAddress_Gen|Add1~21_sumout  = SUM(( \iAddress_Gen|counterx1 [6] ) + ( GND ) + ( \iAddress_Gen|Add1~18  ))
// \iAddress_Gen|Add1~22  = CARRY(( \iAddress_Gen|counterx1 [6] ) + ( GND ) + ( \iAddress_Gen|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\iAddress_Gen|counterx1 [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iAddress_Gen|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iAddress_Gen|Add1~21_sumout ),
	.cout(\iAddress_Gen|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \iAddress_Gen|Add1~21 .extended_lut = "off";
defparam \iAddress_Gen|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \iAddress_Gen|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N46
dffeas \iAddress_Gen|counterx1[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\iAddress_Gen|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\iAddress_Gen|counterx1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iAddress_Gen|counterx1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \iAddress_Gen|counterx1[6] .is_wysiwyg = "true";
defparam \iAddress_Gen|counterx1[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N48
cyclonev_lcell_comb \iAddress_Gen|Add1~25 (
// Equation(s):
// \iAddress_Gen|Add1~25_sumout  = SUM(( \iAddress_Gen|counterx1 [7] ) + ( GND ) + ( \iAddress_Gen|Add1~22  ))
// \iAddress_Gen|Add1~26  = CARRY(( \iAddress_Gen|counterx1 [7] ) + ( GND ) + ( \iAddress_Gen|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\iAddress_Gen|counterx1 [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iAddress_Gen|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iAddress_Gen|Add1~25_sumout ),
	.cout(\iAddress_Gen|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \iAddress_Gen|Add1~25 .extended_lut = "off";
defparam \iAddress_Gen|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \iAddress_Gen|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N49
dffeas \iAddress_Gen|counterx1[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\iAddress_Gen|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\iAddress_Gen|counterx1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iAddress_Gen|counterx1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \iAddress_Gen|counterx1[7] .is_wysiwyg = "true";
defparam \iAddress_Gen|counterx1[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N51
cyclonev_lcell_comb \iAddress_Gen|Add1~29 (
// Equation(s):
// \iAddress_Gen|Add1~29_sumout  = SUM(( \iAddress_Gen|counterx1 [8] ) + ( GND ) + ( \iAddress_Gen|Add1~26  ))
// \iAddress_Gen|Add1~30  = CARRY(( \iAddress_Gen|counterx1 [8] ) + ( GND ) + ( \iAddress_Gen|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\iAddress_Gen|counterx1 [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iAddress_Gen|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iAddress_Gen|Add1~29_sumout ),
	.cout(\iAddress_Gen|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \iAddress_Gen|Add1~29 .extended_lut = "off";
defparam \iAddress_Gen|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \iAddress_Gen|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N52
dffeas \iAddress_Gen|counterx1[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\iAddress_Gen|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\iAddress_Gen|counterx1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iAddress_Gen|counterx1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \iAddress_Gen|counterx1[8] .is_wysiwyg = "true";
defparam \iAddress_Gen|counterx1[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N54
cyclonev_lcell_comb \iAddress_Gen|Add1~33 (
// Equation(s):
// \iAddress_Gen|Add1~33_sumout  = SUM(( \iAddress_Gen|counterx1 [9] ) + ( GND ) + ( \iAddress_Gen|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\iAddress_Gen|counterx1 [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iAddress_Gen|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iAddress_Gen|Add1~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iAddress_Gen|Add1~33 .extended_lut = "off";
defparam \iAddress_Gen|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \iAddress_Gen|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N55
dffeas \iAddress_Gen|counterx1[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\iAddress_Gen|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\iAddress_Gen|counterx1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iAddress_Gen|counterx1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \iAddress_Gen|counterx1[9] .is_wysiwyg = "true";
defparam \iAddress_Gen|counterx1[9] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y1_N0
cyclonev_ram_block \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\iAddress_Gen|counterx1 [9],\iAddress_Gen|counterx1 [8],\iAddress_Gen|counterx1 [7],\iAddress_Gen|counterx1 [6],\iAddress_Gen|counterx1 [5],\iAddress_Gen|counterx1 [4],\iAddress_Gen|counterx1 [3],\iAddress_Gen|counterx1 [2],\iAddress_Gen|counterx1 [1],\iAddress_Gen|counterx1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a24 .init_file = "db/wrap.ram0_INTT_GEN1_e2b12c36.hdl.mif";
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "INTT_GEN1:iINTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0|altsyncram_13d1:auto_generated|ALTSYNCRAM";
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 10;
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 10;
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 1023;
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 896;
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 10;
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 10;
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a24 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000EFF9ECF71CAEE9A8E6186DD964D5142CC920C410EBF8ECB70CAAE8A8A60869D864950428C8208400EFF9ECF71CAEE9A8E6186DD964D5142CC920C410EBF8ECB70CAAE8A8A60869D864950428C8208400EFF9ECF71CAEE9A8E6186DD964D5142C";
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a24 .mem_init3 = "C920C410EBF8ECB70CAAE8A8A60869D864950428C8208400EFF9ECF71CAEE9A8E6186DD964D5142CC920C410EBF8ECB70CAAE8A8A60869D864950428C8208400DFF5ECF71C9EE5A8E6185DD564D5141CC520C410DBF4ECB70C9AE4A8A60859D464950418C4208400DFF5ECF71C9EE5A8E6185DD564D5141CC520C410DBF4ECB70C9AE4A8A60859D464950418C4208400DFF5ECF71C9EE5A8E6185DD564D5141CC520C410DBF4ECB70C9AE4A8A60859D464950418C4208400DFF5ECF71C9EE5A8E6185DD564D5141CC520C410DBF4ECB70C9AE4A8A60859D464950418C4208400BFEDEAF69C9EE5A8E6183DCD62D4941CC520C410BBECEAB68C9AE4A8A60839CC";
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a24 .mem_init2 = "62948418C4208400BFEDEAF69C9EE5A8E6183DCD62D4941CC520C410BBECEAB68C9AE4A8A60839CC62948418C4208400BFEDEAF69C9EE5A8E6183DCD62D4941CC520C410BBECEAB68C9AE4A8A60839CC62948418C4208400BFEDEAF69C9EE5A8E6183DCD62D4941CC520C410BBECEAB68C9AE4A8A60839CC62948418C42084007BDCE6B58C5AD4A4A50839CC62948418C42084007BDCE6B58C5AD4A4A50839CC62948418C42084007BDCE6B58C5AD4A4A50839CC62948418C42084007BDCE6B58C5AD4A4A50839CC62948418C42084007BDCE6B58C5AD4A4A50839CC62948418C42084007BDCE6B58C5AD4A4A50839CC62948418C42084007BDCE6B58C5AD4A4";
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a24 .mem_init1 = "A50839CC62948418C42084007BDCE6B58C5AD4A4A50839CC62948418C4208400FDFD6ED794DCF52CC710B9EC6A968498E42886007DDD66D5945CD524C51039CC62948418C4208400FDFD6ED794DCF52CC710B9EC6A968498E42886007DDD66D5945CD524C51039CC62948418C4208400FDFD6ED794DCF52CC710B9EC6A968498E42886007DDD66D5945CD524C51039CC62948418C4208400FDFD6ED794DCF52CC710B9EC6A968498E42886007DDD66D5945CD524C51039CC62948418C4208400FEFDAEE798DCF52CC710BAECAAA68898E42886007EDDA6E5985CD524C5103ACCA2A48818C4208400FEFDAEE798DCF52CC710BAECAAA68898E42886007EDDA6E5";
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a24 .mem_init0 = "985CD524C5103ACCA2A48818C4208400FEFDAEE798DCF52CC710BAECAAA68898E42886007EDDA6E5985CD524C5103ACCA2A48818C4208400FEFDAEE798DCF52CC710BAECAAA68898E42886007EDDA6E5985CD524C5103ACCA2A48818C4208400FF7DCEE798DD754CC710BB6CCAA68899644886007F5DC6E5985D5544C5103B4CC2A4881944408400FF7DCEE798DD754CC710BB6CCAA68899644886007F5DC6E5985D5544C5103B4CC2A4881944408400FF7DCEE798DD754CC710BB6CCAA68899644886007F5DC6E5985D5544C5103B4CC2A4881944408400FF7DCEE798DD754CC710BB6CCAA68899644886007F5DC6E5985D5544C5103B4CC2A4881944408400";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N45
cyclonev_lcell_comb \addressA1[0]~0 (
// Equation(s):
// \addressA1[0]~0_combout  = ( \iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a24  & ( \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a24~portadataout  & ( (!\start~input_o  & (!\imode1|mode[1]~DUPLICATE_q )) # (\start~input_o  & 
// ((\address_ina[0]~input_o ))) ) ) ) # ( !\iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a24  & ( \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a24~portadataout  & ( (!\start~input_o  & (!\imode1|mode[1]~DUPLICATE_q  & ((\imode1|mode 
// [0])))) # (\start~input_o  & (((\address_ina[0]~input_o )))) ) ) ) # ( \iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a24  & ( !\iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a24~portadataout  & ( (!\start~input_o  & 
// (!\imode1|mode[1]~DUPLICATE_q  & ((!\imode1|mode [0])))) # (\start~input_o  & (((\address_ina[0]~input_o )))) ) ) ) # ( !\iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a24  & ( 
// !\iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a24~portadataout  & ( (\start~input_o  & \address_ina[0]~input_o ) ) ) )

	.dataa(!\start~input_o ),
	.datab(!\imode1|mode[1]~DUPLICATE_q ),
	.datac(!\address_ina[0]~input_o ),
	.datad(!\imode1|mode [0]),
	.datae(!\iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a24 ),
	.dataf(!\iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a24~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addressA1[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addressA1[0]~0 .extended_lut = "off";
defparam \addressA1[0]~0 .lut_mask = 64'h05058D05058D8D8D;
defparam \addressA1[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N58
cyclonev_io_ibuf \address_ina[1]~input (
	.i(address_ina[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address_ina[1]~input_o ));
// synopsys translate_off
defparam \address_ina[1]~input .bus_hold = "false";
defparam \address_ina[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N30
cyclonev_lcell_comb \iAddress_Gen|Add3~1 (
// Equation(s):
// \iAddress_Gen|Add3~1_sumout  = SUM(( \iAddress_Gen|counterx2 [0] ) + ( VCC ) + ( !VCC ))
// \iAddress_Gen|Add3~2  = CARRY(( \iAddress_Gen|counterx2 [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\iAddress_Gen|counterx2 [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\iAddress_Gen|Add3~1_sumout ),
	.cout(\iAddress_Gen|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \iAddress_Gen|Add3~1 .extended_lut = "off";
defparam \iAddress_Gen|Add3~1 .lut_mask = 64'h00000000000000FF;
defparam \iAddress_Gen|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N57
cyclonev_lcell_comb \iAddress_Gen|counterx2~0 (
// Equation(s):
// \iAddress_Gen|counterx2~0_combout  = ( \imode1|mode [0] & ( \iAddress_Gen|LessThan2~2_combout  & ( ((\imode1|mode[1]~DUPLICATE_q  & !\iAddress_Gen|Equal0~2_combout )) # (\icontrol|newloop~q ) ) ) ) # ( !\imode1|mode [0] & ( 
// \iAddress_Gen|LessThan2~2_combout  & ( \icontrol|newloop~q  ) ) ) # ( \imode1|mode [0] & ( !\iAddress_Gen|LessThan2~2_combout  & ( ((\imode1|mode[1]~DUPLICATE_q  & !\iAddress_Gen|Equal0~2_combout )) # (\icontrol|newloop~q ) ) ) ) # ( !\imode1|mode [0] & ( 
// !\iAddress_Gen|LessThan2~2_combout  & ( ((\imode1|mode[1]~DUPLICATE_q  & !\iAddress_Gen|Equal0~2_combout )) # (\icontrol|newloop~q ) ) ) )

	.dataa(!\icontrol|newloop~q ),
	.datab(!\imode1|mode[1]~DUPLICATE_q ),
	.datac(!\iAddress_Gen|Equal0~2_combout ),
	.datad(gnd),
	.datae(!\imode1|mode [0]),
	.dataf(!\iAddress_Gen|LessThan2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iAddress_Gen|counterx2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iAddress_Gen|counterx2~0 .extended_lut = "off";
defparam \iAddress_Gen|counterx2~0 .lut_mask = 64'h7575757555557575;
defparam \iAddress_Gen|counterx2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N31
dffeas \iAddress_Gen|counterx2[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\iAddress_Gen|Add3~1_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\icontrol|newloop~q ),
	.sload(gnd),
	.ena(\iAddress_Gen|counterx2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iAddress_Gen|counterx2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \iAddress_Gen|counterx2[0] .is_wysiwyg = "true";
defparam \iAddress_Gen|counterx2[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y3_N32
dffeas \iINOUT_GEN1|a[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\iAddress_Gen|counterx2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iINOUT_GEN1|a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \iINOUT_GEN1|a[1] .is_wysiwyg = "true";
defparam \iINOUT_GEN1|a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N9
cyclonev_lcell_comb \Radda1_w[1]~1 (
// Equation(s):
// \Radda1_w[1]~1_combout  = ( \iINOUT_GEN1|a [1] & ( ((!\imode1|mode [0] & (\iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a25 )) # (\imode1|mode [0] & ((\iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a25 )))) # (\imode1|mode[1]~DUPLICATE_q ) 
// ) ) # ( !\iINOUT_GEN1|a [1] & ( (!\imode1|mode[1]~DUPLICATE_q  & ((!\imode1|mode [0] & (\iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a25 )) # (\imode1|mode [0] & ((\iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a25 ))))) ) )

	.dataa(!\iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a25 ),
	.datab(!\imode1|mode[1]~DUPLICATE_q ),
	.datac(!\imode1|mode [0]),
	.datad(!\iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a25 ),
	.datae(gnd),
	.dataf(!\iINOUT_GEN1|a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Radda1_w[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Radda1_w[1]~1 .extended_lut = "off";
defparam \Radda1_w[1]~1 .lut_mask = 64'h404C404C737F737F;
defparam \Radda1_w[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N48
cyclonev_lcell_comb \addressA1[1]~1 (
// Equation(s):
// \addressA1[1]~1_combout  = ( \address_ina[1]~input_o  & ( \Radda1_w[1]~1_combout  ) ) # ( !\address_ina[1]~input_o  & ( \Radda1_w[1]~1_combout  & ( !\start~input_o  ) ) ) # ( \address_ina[1]~input_o  & ( !\Radda1_w[1]~1_combout  & ( \start~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\start~input_o ),
	.datad(gnd),
	.datae(!\address_ina[1]~input_o ),
	.dataf(!\Radda1_w[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addressA1[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addressA1[1]~1 .extended_lut = "off";
defparam \addressA1[1]~1 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \addressA1[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N52
cyclonev_io_ibuf \address_ina[2]~input (
	.i(address_ina[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address_ina[2]~input_o ));
// synopsys translate_off
defparam \address_ina[2]~input .bus_hold = "false";
defparam \address_ina[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N33
cyclonev_lcell_comb \iAddress_Gen|Add3~5 (
// Equation(s):
// \iAddress_Gen|Add3~5_sumout  = SUM(( \iAddress_Gen|counterx2 [1] ) + ( GND ) + ( \iAddress_Gen|Add3~2  ))
// \iAddress_Gen|Add3~6  = CARRY(( \iAddress_Gen|counterx2 [1] ) + ( GND ) + ( \iAddress_Gen|Add3~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\iAddress_Gen|counterx2 [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iAddress_Gen|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iAddress_Gen|Add3~5_sumout ),
	.cout(\iAddress_Gen|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \iAddress_Gen|Add3~5 .extended_lut = "off";
defparam \iAddress_Gen|Add3~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \iAddress_Gen|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N34
dffeas \iAddress_Gen|counterx2[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\iAddress_Gen|Add3~5_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\icontrol|newloop~q ),
	.sload(gnd),
	.ena(\iAddress_Gen|counterx2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iAddress_Gen|counterx2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \iAddress_Gen|counterx2[1] .is_wysiwyg = "true";
defparam \iAddress_Gen|counterx2[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N51
cyclonev_lcell_comb \iINOUT_GEN1|a[2]~feeder (
// Equation(s):
// \iINOUT_GEN1|a[2]~feeder_combout  = ( \iAddress_Gen|counterx2 [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iAddress_Gen|counterx2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iINOUT_GEN1|a[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iINOUT_GEN1|a[2]~feeder .extended_lut = "off";
defparam \iINOUT_GEN1|a[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \iINOUT_GEN1|a[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N52
dffeas \iINOUT_GEN1|a[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\iINOUT_GEN1|a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iINOUT_GEN1|a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \iINOUT_GEN1|a[2] .is_wysiwyg = "true";
defparam \iINOUT_GEN1|a[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y1_N18
cyclonev_lcell_comb \Radda1_w[2]~2 (
// Equation(s):
// \Radda1_w[2]~2_combout  = ( \iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a26  & ( (!\imode1|mode[1]~DUPLICATE_q  & (((!\imode1|mode [0]) # (\iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a26 )))) # (\imode1|mode[1]~DUPLICATE_q  & 
// (\iINOUT_GEN1|a [2])) ) ) # ( !\iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a26  & ( (!\imode1|mode[1]~DUPLICATE_q  & (((\imode1|mode [0] & \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a26 )))) # (\imode1|mode[1]~DUPLICATE_q  & 
// (\iINOUT_GEN1|a [2])) ) )

	.dataa(!\imode1|mode[1]~DUPLICATE_q ),
	.datab(!\iINOUT_GEN1|a [2]),
	.datac(!\imode1|mode [0]),
	.datad(!\iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a26 ),
	.datae(gnd),
	.dataf(!\iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a26 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Radda1_w[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Radda1_w[2]~2 .extended_lut = "off";
defparam \Radda1_w[2]~2 .lut_mask = 64'h111B111BB1BBB1BB;
defparam \Radda1_w[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N18
cyclonev_lcell_comb \addressA1[2]~2 (
// Equation(s):
// \addressA1[2]~2_combout  = ( \Radda1_w[2]~2_combout  & ( (!\start~input_o ) # (\address_ina[2]~input_o ) ) ) # ( !\Radda1_w[2]~2_combout  & ( (\address_ina[2]~input_o  & \start~input_o ) ) )

	.dataa(gnd),
	.datab(!\address_ina[2]~input_o ),
	.datac(!\start~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Radda1_w[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addressA1[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addressA1[2]~2 .extended_lut = "off";
defparam \addressA1[2]~2 .lut_mask = 64'h03030303F3F3F3F3;
defparam \addressA1[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N1
cyclonev_io_ibuf \address_ina[3]~input (
	.i(address_ina[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address_ina[3]~input_o ));
// synopsys translate_off
defparam \address_ina[3]~input .bus_hold = "false";
defparam \address_ina[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N36
cyclonev_lcell_comb \iAddress_Gen|Add3~9 (
// Equation(s):
// \iAddress_Gen|Add3~9_sumout  = SUM(( \iAddress_Gen|counterx2 [2] ) + ( GND ) + ( \iAddress_Gen|Add3~6  ))
// \iAddress_Gen|Add3~10  = CARRY(( \iAddress_Gen|counterx2 [2] ) + ( GND ) + ( \iAddress_Gen|Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\iAddress_Gen|counterx2 [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iAddress_Gen|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iAddress_Gen|Add3~9_sumout ),
	.cout(\iAddress_Gen|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \iAddress_Gen|Add3~9 .extended_lut = "off";
defparam \iAddress_Gen|Add3~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \iAddress_Gen|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N37
dffeas \iAddress_Gen|counterx2[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\iAddress_Gen|Add3~9_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\icontrol|newloop~q ),
	.sload(gnd),
	.ena(\iAddress_Gen|counterx2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iAddress_Gen|counterx2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \iAddress_Gen|counterx2[2] .is_wysiwyg = "true";
defparam \iAddress_Gen|counterx2[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y2_N55
dffeas \iINOUT_GEN1|a[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\iAddress_Gen|counterx2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iINOUT_GEN1|a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \iINOUT_GEN1|a[3] .is_wysiwyg = "true";
defparam \iINOUT_GEN1|a[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N12
cyclonev_lcell_comb \Radda1_w[3]~3 (
// Equation(s):
// \Radda1_w[3]~3_combout  = ( \iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a27  & ( (!\imode1|mode[1]~DUPLICATE_q  & ((!\imode1|mode [0]) # ((\iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a27 )))) # (\imode1|mode[1]~DUPLICATE_q  & 
// (((\iINOUT_GEN1|a [3])))) ) ) # ( !\iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a27  & ( (!\imode1|mode[1]~DUPLICATE_q  & (\imode1|mode [0] & ((\iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a27 )))) # (\imode1|mode[1]~DUPLICATE_q  & 
// (((\iINOUT_GEN1|a [3])))) ) )

	.dataa(!\imode1|mode [0]),
	.datab(!\imode1|mode[1]~DUPLICATE_q ),
	.datac(!\iINOUT_GEN1|a [3]),
	.datad(!\iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a27 ),
	.datae(gnd),
	.dataf(!\iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a27 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Radda1_w[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Radda1_w[3]~3 .extended_lut = "off";
defparam \Radda1_w[3]~3 .lut_mask = 64'h034703478BCF8BCF;
defparam \Radda1_w[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N27
cyclonev_lcell_comb \addressA1[3]~3 (
// Equation(s):
// \addressA1[3]~3_combout  = ( \Radda1_w[3]~3_combout  & ( (!\start~input_o ) # (\address_ina[3]~input_o ) ) ) # ( !\Radda1_w[3]~3_combout  & ( (\address_ina[3]~input_o  & \start~input_o ) ) )

	.dataa(!\address_ina[3]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\start~input_o ),
	.datae(gnd),
	.dataf(!\Radda1_w[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addressA1[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addressA1[3]~3 .extended_lut = "off";
defparam \addressA1[3]~3 .lut_mask = 64'h00550055FF55FF55;
defparam \addressA1[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N92
cyclonev_io_ibuf \address_ina[4]~input (
	.i(address_ina[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address_ina[4]~input_o ));
// synopsys translate_off
defparam \address_ina[4]~input .bus_hold = "false";
defparam \address_ina[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N39
cyclonev_lcell_comb \iAddress_Gen|Add3~13 (
// Equation(s):
// \iAddress_Gen|Add3~13_sumout  = SUM(( \iAddress_Gen|counterx2 [3] ) + ( GND ) + ( \iAddress_Gen|Add3~10  ))
// \iAddress_Gen|Add3~14  = CARRY(( \iAddress_Gen|counterx2 [3] ) + ( GND ) + ( \iAddress_Gen|Add3~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\iAddress_Gen|counterx2 [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iAddress_Gen|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iAddress_Gen|Add3~13_sumout ),
	.cout(\iAddress_Gen|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \iAddress_Gen|Add3~13 .extended_lut = "off";
defparam \iAddress_Gen|Add3~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \iAddress_Gen|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N41
dffeas \iAddress_Gen|counterx2[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\iAddress_Gen|Add3~13_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\icontrol|newloop~q ),
	.sload(gnd),
	.ena(\iAddress_Gen|counterx2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iAddress_Gen|counterx2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \iAddress_Gen|counterx2[3] .is_wysiwyg = "true";
defparam \iAddress_Gen|counterx2[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y2_N41
dffeas \iINOUT_GEN1|a[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\iAddress_Gen|counterx2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iINOUT_GEN1|a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \iINOUT_GEN1|a[4] .is_wysiwyg = "true";
defparam \iINOUT_GEN1|a[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y1_N9
cyclonev_lcell_comb \Radda1_w[4]~4 (
// Equation(s):
// \Radda1_w[4]~4_combout  = ( \iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a28  & ( (!\imode1|mode[1]~DUPLICATE_q  & (((!\imode1|mode [0]) # (\iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a28 )))) # (\imode1|mode[1]~DUPLICATE_q  & 
// (\iINOUT_GEN1|a [4])) ) ) # ( !\iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a28  & ( (!\imode1|mode[1]~DUPLICATE_q  & (((\imode1|mode [0] & \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a28 )))) # (\imode1|mode[1]~DUPLICATE_q  & 
// (\iINOUT_GEN1|a [4])) ) )

	.dataa(!\iINOUT_GEN1|a [4]),
	.datab(!\imode1|mode [0]),
	.datac(!\imode1|mode[1]~DUPLICATE_q ),
	.datad(!\iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a28 ),
	.datae(gnd),
	.dataf(!\iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a28 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Radda1_w[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Radda1_w[4]~4 .extended_lut = "off";
defparam \Radda1_w[4]~4 .lut_mask = 64'h05350535C5F5C5F5;
defparam \Radda1_w[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y1_N24
cyclonev_lcell_comb \addressA1[4]~4 (
// Equation(s):
// \addressA1[4]~4_combout  = ( \Radda1_w[4]~4_combout  & ( (!\start~input_o ) # (\address_ina[4]~input_o ) ) ) # ( !\Radda1_w[4]~4_combout  & ( (\address_ina[4]~input_o  & \start~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\address_ina[4]~input_o ),
	.datad(!\start~input_o ),
	.datae(gnd),
	.dataf(!\Radda1_w[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addressA1[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addressA1[4]~4 .extended_lut = "off";
defparam \addressA1[4]~4 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \addressA1[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N75
cyclonev_io_ibuf \address_ina[5]~input (
	.i(address_ina[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address_ina[5]~input_o ));
// synopsys translate_off
defparam \address_ina[5]~input .bus_hold = "false";
defparam \address_ina[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N42
cyclonev_lcell_comb \iAddress_Gen|Add3~17 (
// Equation(s):
// \iAddress_Gen|Add3~17_sumout  = SUM(( \iAddress_Gen|counterx2 [4] ) + ( GND ) + ( \iAddress_Gen|Add3~14  ))
// \iAddress_Gen|Add3~18  = CARRY(( \iAddress_Gen|counterx2 [4] ) + ( GND ) + ( \iAddress_Gen|Add3~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\iAddress_Gen|counterx2 [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iAddress_Gen|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iAddress_Gen|Add3~17_sumout ),
	.cout(\iAddress_Gen|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \iAddress_Gen|Add3~17 .extended_lut = "off";
defparam \iAddress_Gen|Add3~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \iAddress_Gen|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N44
dffeas \iAddress_Gen|counterx2[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\iAddress_Gen|Add3~17_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\icontrol|newloop~q ),
	.sload(gnd),
	.ena(\iAddress_Gen|counterx2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iAddress_Gen|counterx2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \iAddress_Gen|counterx2[4] .is_wysiwyg = "true";
defparam \iAddress_Gen|counterx2[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y2_N22
dffeas \iINOUT_GEN1|a[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\iAddress_Gen|counterx2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iINOUT_GEN1|a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \iINOUT_GEN1|a[5] .is_wysiwyg = "true";
defparam \iINOUT_GEN1|a[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y5_N0
cyclonev_ram_block \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\iAddress_Gen|counterx1 [9],\iAddress_Gen|counterx1 [8],\iAddress_Gen|counterx1 [7],\iAddress_Gen|counterx1 [6],\iAddress_Gen|counterx1 [5],\iAddress_Gen|counterx1 [4],\iAddress_Gen|counterx1 [3],\iAddress_Gen|counterx1 [2],\iAddress_Gen|counterx1 [1],\iAddress_Gen|counterx1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a16 .init_file = "db/wrap.ram0_INTT_GEN1_e2b12c36.hdl.mif";
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "INTT_GEN1:iINTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0|altsyncram_13d1:auto_generated|ALTSYNCRAM";
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 10;
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 10;
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 1023;
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 896;
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 10;
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 10;
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a16 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FBFCEFB7CCFBFCEFB7CCFBFCEFB7CCFBFCEFB7CCDBF4EDB74CDBF4EDB74CDBF4EDB74CDBF4EDB74CBAECABA6C8BAECABA6C8BAECABA6C8BAECABA6C89AE4A9A6489AE4A9A6489AE4A9A6489AE4A9A64879DC6795C479DC6795C479DC6795C479";
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a16 .mem_init3 = "DC6795C459D465954459D465954459D465954459D465954438CC2384C038CC2384C038CC2384C038CC2384C018C421844018C421844018C421844018C4218440FDFD6ED794FDFD6ED794FDFD6ED794FDFD6ED794DDF56CD714DDF56CD714DDF56CD714DDF56CD714BCED2AC690BCED2AC690BCED2AC690BCED2AC6909CE528C6109CE528C6109CE528C6109CE528C61079DC66958479DC66958479DC66958479DC66958459D464950459D464950459D464950459D464950438CC22848038CC22848038CC22848038CC22848018C420840018C420840018C420840018C4208400FEFDAEE798FEFDAEE798FEFDAEE798FEFDAEE798DEF5ACE718DEF5ACE718DEF5";
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a16 .mem_init2 = "ACE718DEF5ACE718BCED2AC690BCED2AC690BCED2AC690BCED2AC6909CE528C6109CE528C6109CE528C6109CE528C6107ADCA6A5887ADCA6A5887ADCA6A5887ADCA6A5885AD4A4A5085AD4A4A5085AD4A4A5085AD4A4A50838CC22848038CC22848038CC22848038CC22848018C420840018C420840018C420840018C4208400FFFDEEF79CFFFDEEF79CFFFDEEF79CFFFDEEF79CDEF5ACE718DEF5ACE718DEF5ACE718DEF5ACE718BDED6AD694BDED6AD694BDED6AD694BDED6AD6949CE528C6109CE528C6109CE528C6109CE528C6107BDCE6B58C7BDCE6B58C7BDCE6B58C7BDCE6B58C5AD4A4A5085AD4A4A5085AD4A4A5085AD4A4A50839CC62948439CC62";
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a16 .mem_init1 = "948439CC62948439CC62948418C420840018C420840018C420840018C4208400DFF5ECF71CDFF5ECF71CDFF5ECF71CDFF5ECF71CDEF5ACE718DEF5ACE718DEF5ACE718DEF5ACE7189DE568D6149DE568D6149DE568D6149DE568D6149CE528C6109CE528C6109CE528C6109CE528C6105BD4E4B50C5BD4E4B50C5BD4E4B50C5BD4E4B50C5AD4A4A5085AD4A4A5085AD4A4A5085AD4A4A50819C460940419C460940419C460940419C460940418C420840018C420840018C420840018C4208400BFEDEAF69CBFEDEAF69CBFEDEAF69CBFEDEAF69CBEEDAAE698BEEDAAE698BEEDAAE698BEEDAAE6989DE568D6149DE568D6149DE568D6149DE568D6149CE528C6";
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a16 .mem_init0 = "109CE528C6109CE528C6109CE528C6103BCCE2B48C3BCCE2B48C3BCCE2B48C3BCCE2B48C3ACCA2A4883ACCA2A4883ACCA2A4883ACCA2A48819C460940419C460940419C460940419C460940418C420840018C420840018C420840018C42084007FDDE6FD9E7FDDE6FD9E7FDDE6FD9E7FDDE6FD9E7EDDA6ED9A7EDDA6ED9A7EDDA6ED9A7EDDA6ED9A5DD564DD165DD564DD165DD564DD165DD564DD165CD524CD125CD524CD125CD524CD125CD524CD123BCCE2BC8E3BCCE2BC8E3BCCE2BC8E3BCCE2BC8E3ACCA2AC8A3ACCA2AC8A3ACCA2AC8A3ACCA2AC8A19C4609C0619C4609C0619C4609C0619C4609C0618C4208C0218C4208C0218C4208C0218C4208C02";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N15
cyclonev_lcell_comb \Radda1_w[5]~5 (
// Equation(s):
// \Radda1_w[5]~5_combout  = ( \iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a29  & ( (!\imode1|mode[1]~DUPLICATE_q  & ((!\imode1|mode [0]) # ((\iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a29 )))) # (\imode1|mode[1]~DUPLICATE_q  & 
// (((\iINOUT_GEN1|a [5])))) ) ) # ( !\iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a29  & ( (!\imode1|mode[1]~DUPLICATE_q  & (\imode1|mode [0] & ((\iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a29 )))) # (\imode1|mode[1]~DUPLICATE_q  & 
// (((\iINOUT_GEN1|a [5])))) ) )

	.dataa(!\imode1|mode [0]),
	.datab(!\imode1|mode[1]~DUPLICATE_q ),
	.datac(!\iINOUT_GEN1|a [5]),
	.datad(!\iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a29 ),
	.datae(gnd),
	.dataf(!\iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a29 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Radda1_w[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Radda1_w[5]~5 .extended_lut = "off";
defparam \Radda1_w[5]~5 .lut_mask = 64'h034703478BCF8BCF;
defparam \Radda1_w[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N6
cyclonev_lcell_comb \addressA1[5]~5 (
// Equation(s):
// \addressA1[5]~5_combout  = ( \Radda1_w[5]~5_combout  & ( (!\start~input_o ) # (\address_ina[5]~input_o ) ) ) # ( !\Radda1_w[5]~5_combout  & ( (\start~input_o  & \address_ina[5]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\start~input_o ),
	.datad(!\address_ina[5]~input_o ),
	.datae(gnd),
	.dataf(!\Radda1_w[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addressA1[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addressA1[5]~5 .extended_lut = "off";
defparam \addressA1[5]~5 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \addressA1[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N52
cyclonev_io_ibuf \address_ina[6]~input (
	.i(address_ina[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address_ina[6]~input_o ));
// synopsys translate_off
defparam \address_ina[6]~input .bus_hold = "false";
defparam \address_ina[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N45
cyclonev_lcell_comb \iAddress_Gen|Add3~21 (
// Equation(s):
// \iAddress_Gen|Add3~21_sumout  = SUM(( \iAddress_Gen|counterx2 [5] ) + ( GND ) + ( \iAddress_Gen|Add3~18  ))
// \iAddress_Gen|Add3~22  = CARRY(( \iAddress_Gen|counterx2 [5] ) + ( GND ) + ( \iAddress_Gen|Add3~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\iAddress_Gen|counterx2 [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iAddress_Gen|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iAddress_Gen|Add3~21_sumout ),
	.cout(\iAddress_Gen|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \iAddress_Gen|Add3~21 .extended_lut = "off";
defparam \iAddress_Gen|Add3~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \iAddress_Gen|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N46
dffeas \iAddress_Gen|counterx2[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\iAddress_Gen|Add3~21_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\icontrol|newloop~q ),
	.sload(gnd),
	.ena(\iAddress_Gen|counterx2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iAddress_Gen|counterx2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \iAddress_Gen|counterx2[5] .is_wysiwyg = "true";
defparam \iAddress_Gen|counterx2[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y2_N49
dffeas \iINOUT_GEN1|a[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\iAddress_Gen|counterx2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iINOUT_GEN1|a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \iINOUT_GEN1|a[6] .is_wysiwyg = "true";
defparam \iINOUT_GEN1|a[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N24
cyclonev_lcell_comb \Radda1_w[6]~6 (
// Equation(s):
// \Radda1_w[6]~6_combout  = ( \iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a30  & ( \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a30  & ( (!\imode1|mode[1]~DUPLICATE_q ) # (\iINOUT_GEN1|a [6]) ) ) ) # ( 
// !\iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a30  & ( \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a30  & ( (!\imode1|mode[1]~DUPLICATE_q  & ((\imode1|mode [0]))) # (\imode1|mode[1]~DUPLICATE_q  & (\iINOUT_GEN1|a [6])) ) ) ) # ( 
// \iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a30  & ( !\iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a30  & ( (!\imode1|mode[1]~DUPLICATE_q  & ((!\imode1|mode [0]))) # (\imode1|mode[1]~DUPLICATE_q  & (\iINOUT_GEN1|a [6])) ) ) ) # ( 
// !\iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a30  & ( !\iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a30  & ( (\imode1|mode[1]~DUPLICATE_q  & \iINOUT_GEN1|a [6]) ) ) )

	.dataa(!\imode1|mode[1]~DUPLICATE_q ),
	.datab(!\iINOUT_GEN1|a [6]),
	.datac(!\imode1|mode [0]),
	.datad(gnd),
	.datae(!\iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a30 ),
	.dataf(!\iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a30 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Radda1_w[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Radda1_w[6]~6 .extended_lut = "off";
defparam \Radda1_w[6]~6 .lut_mask = 64'h1111B1B11B1BBBBB;
defparam \Radda1_w[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N51
cyclonev_lcell_comb \addressA1[6]~6 (
// Equation(s):
// \addressA1[6]~6_combout  = ( \start~input_o  & ( \Radda1_w[6]~6_combout  & ( \address_ina[6]~input_o  ) ) ) # ( !\start~input_o  & ( \Radda1_w[6]~6_combout  ) ) # ( \start~input_o  & ( !\Radda1_w[6]~6_combout  & ( \address_ina[6]~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\address_ina[6]~input_o ),
	.datad(gnd),
	.datae(!\start~input_o ),
	.dataf(!\Radda1_w[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addressA1[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addressA1[6]~6 .extended_lut = "off";
defparam \addressA1[6]~6 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \addressA1[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N35
cyclonev_io_ibuf \address_ina[7]~input (
	.i(address_ina[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address_ina[7]~input_o ));
// synopsys translate_off
defparam \address_ina[7]~input .bus_hold = "false";
defparam \address_ina[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N48
cyclonev_lcell_comb \iAddress_Gen|Add3~25 (
// Equation(s):
// \iAddress_Gen|Add3~25_sumout  = SUM(( \iAddress_Gen|counterx2 [6] ) + ( GND ) + ( \iAddress_Gen|Add3~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\iAddress_Gen|counterx2 [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iAddress_Gen|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iAddress_Gen|Add3~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iAddress_Gen|Add3~25 .extended_lut = "off";
defparam \iAddress_Gen|Add3~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \iAddress_Gen|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N49
dffeas \iAddress_Gen|counterx2[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\iAddress_Gen|Add3~25_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\icontrol|newloop~q ),
	.sload(gnd),
	.ena(\iAddress_Gen|counterx2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iAddress_Gen|counterx2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \iAddress_Gen|counterx2[6] .is_wysiwyg = "true";
defparam \iAddress_Gen|counterx2[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y3_N52
dffeas \iINOUT_GEN1|a[7]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\iAddress_Gen|counterx2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iINOUT_GEN1|a[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iINOUT_GEN1|a[7]~DUPLICATE .is_wysiwyg = "true";
defparam \iINOUT_GEN1|a[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N30
cyclonev_lcell_comb \Radda1_w[7]~7 (
// Equation(s):
// \Radda1_w[7]~7_combout  = ( \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a31  & ( \iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a31  & ( (!\imode1|mode[1]~DUPLICATE_q ) # (\iINOUT_GEN1|a[7]~DUPLICATE_q ) ) ) ) # ( 
// !\iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a31  & ( \iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a31  & ( (!\imode1|mode[1]~DUPLICATE_q  & ((!\imode1|mode [0]))) # (\imode1|mode[1]~DUPLICATE_q  & (\iINOUT_GEN1|a[7]~DUPLICATE_q )) ) ) 
// ) # ( \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a31  & ( !\iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a31  & ( (!\imode1|mode[1]~DUPLICATE_q  & ((\imode1|mode [0]))) # (\imode1|mode[1]~DUPLICATE_q  & (\iINOUT_GEN1|a[7]~DUPLICATE_q 
// )) ) ) ) # ( !\iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a31  & ( !\iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a31  & ( (\imode1|mode[1]~DUPLICATE_q  & \iINOUT_GEN1|a[7]~DUPLICATE_q ) ) ) )

	.dataa(!\imode1|mode[1]~DUPLICATE_q ),
	.datab(!\iINOUT_GEN1|a[7]~DUPLICATE_q ),
	.datac(!\imode1|mode [0]),
	.datad(gnd),
	.datae(!\iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a31 ),
	.dataf(!\iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a31 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Radda1_w[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Radda1_w[7]~7 .extended_lut = "off";
defparam \Radda1_w[7]~7 .lut_mask = 64'h11111B1BB1B1BBBB;
defparam \Radda1_w[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N18
cyclonev_lcell_comb \addressA1[7]~7 (
// Equation(s):
// \addressA1[7]~7_combout  = ( \address_ina[7]~input_o  & ( \Radda1_w[7]~7_combout  ) ) # ( !\address_ina[7]~input_o  & ( \Radda1_w[7]~7_combout  & ( !\start~input_o  ) ) ) # ( \address_ina[7]~input_o  & ( !\Radda1_w[7]~7_combout  & ( \start~input_o  ) ) )

	.dataa(gnd),
	.datab(!\start~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\address_ina[7]~input_o ),
	.dataf(!\Radda1_w[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addressA1[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addressA1[7]~7 .extended_lut = "off";
defparam \addressA1[7]~7 .lut_mask = 64'h00003333CCCCFFFF;
defparam \addressA1[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \data_inb[0]~input (
	.i(data_inb[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_inb[0]~input_o ));
// synopsys translate_off
defparam \data_inb[0]~input .bus_hold = "false";
defparam \data_inb[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N4
cyclonev_io_ibuf \address_inb[0]~input (
	.i(address_inb[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address_inb[0]~input_o ));
// synopsys translate_off
defparam \address_inb[0]~input .bus_hold = "false";
defparam \address_inb[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N9
cyclonev_lcell_comb \addressB1[0]~0 (
// Equation(s):
// \addressB1[0]~0_combout  = ( \iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a16  & ( \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a16~portadataout  & ( (!\start~input_o ) # (\address_inb[0]~input_o ) ) ) ) # ( 
// !\iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a16  & ( \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a16~portadataout  & ( (!\start~input_o  & (((\imode1|mode [0])) # (\imode1|mode[1]~DUPLICATE_q ))) # (\start~input_o  & 
// (((\address_inb[0]~input_o )))) ) ) ) # ( \iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a16  & ( !\iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a16~portadataout  & ( (!\start~input_o  & (((!\imode1|mode [0])) # 
// (\imode1|mode[1]~DUPLICATE_q ))) # (\start~input_o  & (((\address_inb[0]~input_o )))) ) ) ) # ( !\iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a16  & ( !\iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a16~portadataout  & ( (!\start~input_o  
// & (\imode1|mode[1]~DUPLICATE_q )) # (\start~input_o  & ((\address_inb[0]~input_o ))) ) ) )

	.dataa(!\imode1|mode[1]~DUPLICATE_q ),
	.datab(!\start~input_o ),
	.datac(!\address_inb[0]~input_o ),
	.datad(!\imode1|mode [0]),
	.datae(!\iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a16 ),
	.dataf(!\iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addressB1[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addressB1[0]~0 .extended_lut = "off";
defparam \addressB1[0]~0 .lut_mask = 64'h4747CF4747CFCFCF;
defparam \addressB1[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N18
cyclonev_io_ibuf \address_inb[1]~input (
	.i(address_inb[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address_inb[1]~input_o ));
// synopsys translate_off
defparam \address_inb[1]~input .bus_hold = "false";
defparam \address_inb[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N33
cyclonev_lcell_comb \Raddb1_w[1]~1 (
// Equation(s):
// \Raddb1_w[1]~1_combout  = ( \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a17  & ( \iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a17  & ( (!\imode1|mode[1]~DUPLICATE_q ) # (\iINOUT_GEN1|a [1]) ) ) ) # ( 
// !\iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a17  & ( \iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a17  & ( (!\imode1|mode[1]~DUPLICATE_q  & ((!\imode1|mode [0]))) # (\imode1|mode[1]~DUPLICATE_q  & (\iINOUT_GEN1|a [1])) ) ) ) # ( 
// \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a17  & ( !\iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a17  & ( (!\imode1|mode[1]~DUPLICATE_q  & ((\imode1|mode [0]))) # (\imode1|mode[1]~DUPLICATE_q  & (\iINOUT_GEN1|a [1])) ) ) ) # ( 
// !\iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a17  & ( !\iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a17  & ( (\imode1|mode[1]~DUPLICATE_q  & \iINOUT_GEN1|a [1]) ) ) )

	.dataa(gnd),
	.datab(!\imode1|mode[1]~DUPLICATE_q ),
	.datac(!\iINOUT_GEN1|a [1]),
	.datad(!\imode1|mode [0]),
	.datae(!\iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a17 ),
	.dataf(!\iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a17 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Raddb1_w[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Raddb1_w[1]~1 .extended_lut = "off";
defparam \Raddb1_w[1]~1 .lut_mask = 64'h030303CFCF03CFCF;
defparam \Raddb1_w[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N3
cyclonev_lcell_comb \addressB1[1]~1 (
// Equation(s):
// \addressB1[1]~1_combout  = ( \Raddb1_w[1]~1_combout  & ( (!\start~input_o ) # (\address_inb[1]~input_o ) ) ) # ( !\Raddb1_w[1]~1_combout  & ( (\address_inb[1]~input_o  & \start~input_o ) ) )

	.dataa(!\address_inb[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\start~input_o ),
	.datae(gnd),
	.dataf(!\Raddb1_w[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addressB1[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addressB1[1]~1 .extended_lut = "off";
defparam \addressB1[1]~1 .lut_mask = 64'h00550055FF55FF55;
defparam \addressB1[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \address_inb[2]~input (
	.i(address_inb[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address_inb[2]~input_o ));
// synopsys translate_off
defparam \address_inb[2]~input .bus_hold = "false";
defparam \address_inb[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X41_Y2_N0
cyclonev_ram_block \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\iAddress_Gen|counterx1 [9],\iAddress_Gen|counterx1 [8],\iAddress_Gen|counterx1 [7],\iAddress_Gen|counterx1 [6],\iAddress_Gen|counterx1 [5],\iAddress_Gen|counterx1 [4],\iAddress_Gen|counterx1 [3],\iAddress_Gen|counterx1 [2],\iAddress_Gen|counterx1 [1],\iAddress_Gen|counterx1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a18 .init_file = "db/wrap.ram0_INTT_GEN1_e2b12c36.hdl.mif";
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "INTT_GEN1:iINTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0|altsyncram_13d1:auto_generated|ALTSYNCRAM";
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 10;
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 10;
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 1023;
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 896;
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 10;
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 10;
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a18 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFF7FDFEFBBEE7B9EDF77DD775DCF33CC731CBEEFBB6EDBAEABAA6A9A9E679966598E238862187DDF775DD76D9B6659965D575555554D134451143CCF334CD32C8B2248921C471144510C03004010FBFEFF3FCFEBBAEE3B8EDB76DD374DCB";
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a18 .mem_init3 = "32CC330CBAEEBB2ECBAAAAAA2A8A9A669926498A2288220879DE771DC7699A6619865956551545491244110438CE330CC3288A22088218461104410802000000FFFFFFFFFFEFBBEEFBBEDF77DDF77DCF33CCF33CBEEFBBEEFBAEABAAEABA9E6799E6798E2388E2387DDF77DDF76D9B66D9B65D5755D5754D1344D1343CCF33CCF32C8B22C8B21C4711C4710C0300C030FFFFFFFFFFEFBBEEFBBEDF77DDF77DCF33CCF33CBEEFBBEEFBAEABAAEABA9E6799E6798E2388E2387DDF77DDF76D9B66D9B65D5755D5754D1344D1343CCF33CCF32C8B22C8B21C4711C4710C0300C030FFFFFFFFFFF7BDEF7BDEDF77DDF77DD735CD735CBEEFBBEEFBB6ADAB6ADA9E67";
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a18 .mem_init2 = "99E67996258962587BDEF7BDEF739CE739CE5B56D5B56D5314C5314C3ACEB3ACEB328CA328CA1A4691A4691204812048FFFFFFFFFFF7BDEF7BDEDF77DDF77DD735CD735CBEEFBBEEFBB6ADAB6ADA9E6799E67996258962587BDEF7BDEF739CE739CE5B56D5B56D5314C5314C3ACEB3ACEB328CA328CA1A4691A4691204812048FFFFFFFFFFF7BDEF7BDEEF7BDEF7BDE739CE739CBDEF7BDEF7B5AD6B5AD6AD6B5AD6B5A5294A52947BDEF7BDEF739CE739CE6B5AD6B5AD6318C6318C39CE739CE7318C6318C6294A5294A52108421084FFFFFFFFFFF7BDEF7BDEEF7BDEF7BDE739CE739CBDEF7BDEF7B5AD6B5AD6AD6B5AD6B5A5294A52947BDEF7BDEF739CE7";
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a18 .mem_init1 = "39CE6B5AD6B5AD6318C6318C39CE739CE7318C6318C6294A5294A52108421084FFFFFFFFFFF7BDEF7BDEEEFBBEEFBBE6B9AE6B9ADDF77DDF77D5B56D5B56CCF33CCF33C4B12C4B127BDEF7BDEF739CE739CE6ADAB6ADAB6298A6298A59D6759D67519465194648D2348D234090240902FFFFFFFFFFF7BDEF7BDEEEFBBEEFBBE6B9AE6B9ADDF77DDF77D5B56D5B56CCF33CCF33C4B12C4B127BDEF7BDEF739CE739CE6ADAB6ADAB6298A6298A59D6759D67519465194648D2348D234090240902FFFFFFFFFFF77DDF77DDEEFBBEEFBBE6799E6799DDF77DDF77D5755D5755CCF33CCF33C4711C4711BBEEFBBEEFB36CDB36CDAAEABAAEABA2689A268999E6799E";
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a18 .mem_init0 = "67916459164588E2388E238060180601FFFFFFFFFFF77DDF77DDEEFBBEEFBBE6799E6799DDF77DDF77D5755D5755CCF33CCF33C4711C4711BBEEFBBEEFB36CDB36CDAAEABAAEABA2689A268999E6799E67916459164588E2388E238060180601FFFFFFFBFEF77DDF73DCEEFBBEEBBAE6799E6398DDF77DDB76D5755D5354CCF33CCB32C4711C4310BBEEFBBAEEB36CDB32CCAAEABAAAAAA2689A228899E6799A66916459124488E2388A2280601802007FDFF7F9FE775DD771DC6EDBB6E9BA66599661985DD775D97655555551544CD334C93244511441103BCEF3B8EE334CD330CC2ACAB2A8AA224892208819C6719866114451104408C23088220040100000";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N27
cyclonev_lcell_comb \Raddb1_w[2]~2 (
// Equation(s):
// \Raddb1_w[2]~2_combout  = ( \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a18~portadataout  & ( \imode1|mode[1]~DUPLICATE_q  & ( \iINOUT_GEN1|a [2] ) ) ) # ( !\iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a18~portadataout  & ( 
// \imode1|mode[1]~DUPLICATE_q  & ( \iINOUT_GEN1|a [2] ) ) ) # ( \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a18~portadataout  & ( !\imode1|mode[1]~DUPLICATE_q  & ( (\iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a18 ) # (\imode1|mode [0]) 
// ) ) ) # ( !\iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a18~portadataout  & ( !\imode1|mode[1]~DUPLICATE_q  & ( (!\imode1|mode [0] & \iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a18 ) ) ) )

	.dataa(gnd),
	.datab(!\iINOUT_GEN1|a [2]),
	.datac(!\imode1|mode [0]),
	.datad(!\iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a18 ),
	.datae(!\iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a18~portadataout ),
	.dataf(!\imode1|mode[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Raddb1_w[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Raddb1_w[2]~2 .extended_lut = "off";
defparam \Raddb1_w[2]~2 .lut_mask = 64'h00F00FFF33333333;
defparam \Raddb1_w[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N15
cyclonev_lcell_comb \addressB1[2]~2 (
// Equation(s):
// \addressB1[2]~2_combout  = ( \address_inb[2]~input_o  & ( \Raddb1_w[2]~2_combout  ) ) # ( !\address_inb[2]~input_o  & ( \Raddb1_w[2]~2_combout  & ( !\start~input_o  ) ) ) # ( \address_inb[2]~input_o  & ( !\Raddb1_w[2]~2_combout  & ( \start~input_o  ) ) )

	.dataa(!\start~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\address_inb[2]~input_o ),
	.dataf(!\Raddb1_w[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addressB1[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addressB1[2]~2 .extended_lut = "off";
defparam \addressB1[2]~2 .lut_mask = 64'h00005555AAAAFFFF;
defparam \addressB1[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \address_inb[3]~input (
	.i(address_inb[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address_inb[3]~input_o ));
// synopsys translate_off
defparam \address_inb[3]~input .bus_hold = "false";
defparam \address_inb[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y2_N19
dffeas \imode1|mode[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\imode1|mode~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\imode1|mode [1]),
	.prn(vcc));
// synopsys translate_off
defparam \imode1|mode[1] .is_wysiwyg = "true";
defparam \imode1|mode[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N54
cyclonev_lcell_comb \Raddb1_w[3]~3 (
// Equation(s):
// \Raddb1_w[3]~3_combout  = ( \iINOUT_GEN1|a [3] & ( \imode1|mode [1] ) ) # ( \iINOUT_GEN1|a [3] & ( !\imode1|mode [1] & ( (!\imode1|mode [0] & ((\iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a19 ))) # (\imode1|mode [0] & 
// (\iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a19 )) ) ) ) # ( !\iINOUT_GEN1|a [3] & ( !\imode1|mode [1] & ( (!\imode1|mode [0] & ((\iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a19 ))) # (\imode1|mode [0] & 
// (\iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a19 )) ) ) )

	.dataa(gnd),
	.datab(!\iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a19 ),
	.datac(!\imode1|mode [0]),
	.datad(!\iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a19 ),
	.datae(!\iINOUT_GEN1|a [3]),
	.dataf(!\imode1|mode [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Raddb1_w[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Raddb1_w[3]~3 .extended_lut = "off";
defparam \Raddb1_w[3]~3 .lut_mask = 64'h03F303F30000FFFF;
defparam \Raddb1_w[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N33
cyclonev_lcell_comb \addressB1[3]~3 (
// Equation(s):
// \addressB1[3]~3_combout  = ( \Raddb1_w[3]~3_combout  & ( \start~input_o  & ( \address_inb[3]~input_o  ) ) ) # ( !\Raddb1_w[3]~3_combout  & ( \start~input_o  & ( \address_inb[3]~input_o  ) ) ) # ( \Raddb1_w[3]~3_combout  & ( !\start~input_o  ) )

	.dataa(!\address_inb[3]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Raddb1_w[3]~3_combout ),
	.dataf(!\start~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addressB1[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addressB1[3]~3 .extended_lut = "off";
defparam \addressB1[3]~3 .lut_mask = 64'h0000FFFF55555555;
defparam \addressB1[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N52
cyclonev_io_ibuf \address_inb[4]~input (
	.i(address_inb[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address_inb[4]~input_o ));
// synopsys translate_off
defparam \address_inb[4]~input .bus_hold = "false";
defparam \address_inb[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N39
cyclonev_lcell_comb \Raddb1_w[4]~4 (
// Equation(s):
// \Raddb1_w[4]~4_combout  = ( \iINOUT_GEN1|a [4] & ( \iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a20  & ( ((!\imode1|mode [0]) # (\iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a20 )) # (\imode1|mode[1]~DUPLICATE_q ) ) ) ) # ( 
// !\iINOUT_GEN1|a [4] & ( \iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a20  & ( (!\imode1|mode[1]~DUPLICATE_q  & ((!\imode1|mode [0]) # (\iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a20 ))) ) ) ) # ( \iINOUT_GEN1|a [4] & ( 
// !\iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a20  & ( ((\imode1|mode [0] & \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a20 )) # (\imode1|mode[1]~DUPLICATE_q ) ) ) ) # ( !\iINOUT_GEN1|a [4] & ( 
// !\iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a20  & ( (!\imode1|mode[1]~DUPLICATE_q  & (\imode1|mode [0] & \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a20 )) ) ) )

	.dataa(!\imode1|mode[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\imode1|mode [0]),
	.datad(!\iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a20 ),
	.datae(!\iINOUT_GEN1|a [4]),
	.dataf(!\iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a20 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Raddb1_w[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Raddb1_w[4]~4 .extended_lut = "off";
defparam \Raddb1_w[4]~4 .lut_mask = 64'h000A555FA0AAF5FF;
defparam \Raddb1_w[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N0
cyclonev_lcell_comb \addressB1[4]~4 (
// Equation(s):
// \addressB1[4]~4_combout  = ( \Raddb1_w[4]~4_combout  & ( (!\start~input_o ) # (\address_inb[4]~input_o ) ) ) # ( !\Raddb1_w[4]~4_combout  & ( (\start~input_o  & \address_inb[4]~input_o ) ) )

	.dataa(gnd),
	.datab(!\start~input_o ),
	.datac(!\address_inb[4]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Raddb1_w[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addressB1[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addressB1[4]~4 .extended_lut = "off";
defparam \addressB1[4]~4 .lut_mask = 64'h03030303CFCFCFCF;
defparam \addressB1[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N1
cyclonev_io_ibuf \address_inb[5]~input (
	.i(address_inb[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address_inb[5]~input_o ));
// synopsys translate_off
defparam \address_inb[5]~input .bus_hold = "false";
defparam \address_inb[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N21
cyclonev_lcell_comb \Raddb1_w[5]~5 (
// Equation(s):
// \Raddb1_w[5]~5_combout  = ( \iINOUT_GEN1|a [5] & ( \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a21  & ( ((\iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a21 ) # (\imode1|mode [0])) # (\imode1|mode[1]~DUPLICATE_q ) ) ) ) # ( 
// !\iINOUT_GEN1|a [5] & ( \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a21  & ( (!\imode1|mode[1]~DUPLICATE_q  & ((\iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a21 ) # (\imode1|mode [0]))) ) ) ) # ( \iINOUT_GEN1|a [5] & ( 
// !\iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a21  & ( ((!\imode1|mode [0] & \iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a21 )) # (\imode1|mode[1]~DUPLICATE_q ) ) ) ) # ( !\iINOUT_GEN1|a [5] & ( 
// !\iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a21  & ( (!\imode1|mode[1]~DUPLICATE_q  & (!\imode1|mode [0] & \iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a21 )) ) ) )

	.dataa(!\imode1|mode[1]~DUPLICATE_q ),
	.datab(!\imode1|mode [0]),
	.datac(!\iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a21 ),
	.datad(gnd),
	.datae(!\iINOUT_GEN1|a [5]),
	.dataf(!\iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a21 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Raddb1_w[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Raddb1_w[5]~5 .extended_lut = "off";
defparam \Raddb1_w[5]~5 .lut_mask = 64'h08085D5D2A2A7F7F;
defparam \Raddb1_w[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N39
cyclonev_lcell_comb \addressB1[5]~5 (
// Equation(s):
// \addressB1[5]~5_combout  = ( \address_inb[5]~input_o  & ( \Raddb1_w[5]~5_combout  ) ) # ( !\address_inb[5]~input_o  & ( \Raddb1_w[5]~5_combout  & ( !\start~input_o  ) ) ) # ( \address_inb[5]~input_o  & ( !\Raddb1_w[5]~5_combout  & ( \start~input_o  ) ) )

	.dataa(!\start~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\address_inb[5]~input_o ),
	.dataf(!\Raddb1_w[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addressB1[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addressB1[5]~5 .extended_lut = "off";
defparam \addressB1[5]~5 .lut_mask = 64'h00005555AAAAFFFF;
defparam \addressB1[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N35
cyclonev_io_ibuf \address_inb[6]~input (
	.i(address_inb[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address_inb[6]~input_o ));
// synopsys translate_off
defparam \address_inb[6]~input .bus_hold = "false";
defparam \address_inb[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N51
cyclonev_lcell_comb \Raddb1_w[6]~6 (
// Equation(s):
// \Raddb1_w[6]~6_combout  = ( \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a22  & ( \iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a22  & ( (!\imode1|mode[1]~DUPLICATE_q ) # (\iINOUT_GEN1|a [6]) ) ) ) # ( 
// !\iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a22  & ( \iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a22  & ( (!\imode1|mode[1]~DUPLICATE_q  & ((!\imode1|mode [0]))) # (\imode1|mode[1]~DUPLICATE_q  & (\iINOUT_GEN1|a [6])) ) ) ) # ( 
// \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a22  & ( !\iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a22  & ( (!\imode1|mode[1]~DUPLICATE_q  & ((\imode1|mode [0]))) # (\imode1|mode[1]~DUPLICATE_q  & (\iINOUT_GEN1|a [6])) ) ) ) # ( 
// !\iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a22  & ( !\iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a22  & ( (\iINOUT_GEN1|a [6] & \imode1|mode[1]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\iINOUT_GEN1|a [6]),
	.datac(!\imode1|mode [0]),
	.datad(!\imode1|mode[1]~DUPLICATE_q ),
	.datae(!\iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a22 ),
	.dataf(!\iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a22 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Raddb1_w[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Raddb1_w[6]~6 .extended_lut = "off";
defparam \Raddb1_w[6]~6 .lut_mask = 64'h00330F33F033FF33;
defparam \Raddb1_w[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N54
cyclonev_lcell_comb \addressB1[6]~6 (
// Equation(s):
// \addressB1[6]~6_combout  = ( \Raddb1_w[6]~6_combout  & ( (!\start~input_o ) # (\address_inb[6]~input_o ) ) ) # ( !\Raddb1_w[6]~6_combout  & ( (\address_inb[6]~input_o  & \start~input_o ) ) )

	.dataa(gnd),
	.datab(!\address_inb[6]~input_o ),
	.datac(!\start~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Raddb1_w[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addressB1[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addressB1[6]~6 .extended_lut = "off";
defparam \addressB1[6]~6 .lut_mask = 64'h03030303F3F3F3F3;
defparam \addressB1[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N75
cyclonev_io_ibuf \address_inb[7]~input (
	.i(address_inb[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address_inb[7]~input_o ));
// synopsys translate_off
defparam \address_inb[7]~input .bus_hold = "false";
defparam \address_inb[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X39_Y3_N53
dffeas \iINOUT_GEN1|a[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\iAddress_Gen|counterx2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iINOUT_GEN1|a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \iINOUT_GEN1|a[7] .is_wysiwyg = "true";
defparam \iINOUT_GEN1|a[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\iAddress_Gen|counterx1 [9],\iAddress_Gen|counterx1 [8],\iAddress_Gen|counterx1 [7],\iAddress_Gen|counterx1 [6],\iAddress_Gen|counterx1 [5],\iAddress_Gen|counterx1 [4],\iAddress_Gen|counterx1 [3],\iAddress_Gen|counterx1 [2],\iAddress_Gen|counterx1 [1],\iAddress_Gen|counterx1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a23 .init_file = "db/wrap.ram0_INTT_GEN1_e2b12c36.hdl.mif";
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "INTT_GEN1:iINTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0|altsyncram_13d1:auto_generated|ALTSYNCRAM";
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 10;
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 10;
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 1023;
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 896;
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 10;
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 10;
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a23 .mem_init4 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300401004010040100401004010040100";
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a23 .mem_init3 = "4010040100401004010040100401004010040100401004010040100401004010040100401004010040100401004010040100401004010040100401004010040100C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C03000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0";
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a23 .mem_init2 = "300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C03000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C03000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a23 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C03000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C";
defparam \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a23 .mem_init0 = "0300C0300C0300C0300C0300C0300C03000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C030080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N18
cyclonev_lcell_comb \Raddb1_w[7]~7 (
// Equation(s):
// \Raddb1_w[7]~7_combout  = ( \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a23~portadataout  & ( \iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a23  & ( (!\imode1|mode[1]~DUPLICATE_q ) # (\iINOUT_GEN1|a [7]) ) ) ) # ( 
// !\iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a23~portadataout  & ( \iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a23  & ( (!\imode1|mode[1]~DUPLICATE_q  & (!\imode1|mode [0])) # (\imode1|mode[1]~DUPLICATE_q  & ((\iINOUT_GEN1|a [7]))) ) 
// ) ) # ( \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a23~portadataout  & ( !\iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a23  & ( (!\imode1|mode[1]~DUPLICATE_q  & (\imode1|mode [0])) # (\imode1|mode[1]~DUPLICATE_q  & ((\iINOUT_GEN1|a 
// [7]))) ) ) ) # ( !\iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a23~portadataout  & ( !\iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a23  & ( (\imode1|mode[1]~DUPLICATE_q  & \iINOUT_GEN1|a [7]) ) ) )

	.dataa(!\imode1|mode [0]),
	.datab(!\imode1|mode[1]~DUPLICATE_q ),
	.datac(!\iINOUT_GEN1|a [7]),
	.datad(gnd),
	.datae(!\iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a23~portadataout ),
	.dataf(!\iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a23 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Raddb1_w[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Raddb1_w[7]~7 .extended_lut = "off";
defparam \Raddb1_w[7]~7 .lut_mask = 64'h030347478B8BCFCF;
defparam \Raddb1_w[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N57
cyclonev_lcell_comb \addressB1[7]~7 (
// Equation(s):
// \addressB1[7]~7_combout  = ( \address_inb[7]~input_o  & ( \Raddb1_w[7]~7_combout  ) ) # ( !\address_inb[7]~input_o  & ( \Raddb1_w[7]~7_combout  & ( !\start~input_o  ) ) ) # ( \address_inb[7]~input_o  & ( !\Raddb1_w[7]~7_combout  & ( \start~input_o  ) ) )

	.dataa(!\start~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\address_inb[7]~input_o ),
	.dataf(!\Raddb1_w[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addressB1[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addressB1[7]~7 .extended_lut = "off";
defparam \addressB1[7]~7 .lut_mask = 64'h00005555AAAAFFFF;
defparam \addressB1[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \data_ina[1]~input (
	.i(data_ina[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_ina[1]~input_o ));
// synopsys translate_off
defparam \data_ina[1]~input .bus_hold = "false";
defparam \data_ina[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N58
cyclonev_io_ibuf \data_ina[2]~input (
	.i(data_ina[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_ina[2]~input_o ));
// synopsys translate_off
defparam \data_ina[2]~input .bus_hold = "false";
defparam \data_ina[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N41
cyclonev_io_ibuf \data_ina[3]~input (
	.i(data_ina[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_ina[3]~input_o ));
// synopsys translate_off
defparam \data_ina[3]~input .bus_hold = "false";
defparam \data_ina[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N58
cyclonev_io_ibuf \data_ina[4]~input (
	.i(data_ina[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_ina[4]~input_o ));
// synopsys translate_off
defparam \data_ina[4]~input .bus_hold = "false";
defparam \data_ina[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N1
cyclonev_io_ibuf \data_ina[5]~input (
	.i(data_ina[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_ina[5]~input_o ));
// synopsys translate_off
defparam \data_ina[5]~input .bus_hold = "false";
defparam \data_ina[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N52
cyclonev_io_ibuf \data_ina[6]~input (
	.i(data_ina[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_ina[6]~input_o ));
// synopsys translate_off
defparam \data_ina[6]~input .bus_hold = "false";
defparam \data_ina[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N1
cyclonev_io_ibuf \data_ina[7]~input (
	.i(data_ina[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_ina[7]~input_o ));
// synopsys translate_off
defparam \data_ina[7]~input .bus_hold = "false";
defparam \data_ina[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N58
cyclonev_io_ibuf \data_ina[8]~input (
	.i(data_ina[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_ina[8]~input_o ));
// synopsys translate_off
defparam \data_ina[8]~input .bus_hold = "false";
defparam \data_ina[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N52
cyclonev_io_ibuf \data_ina[9]~input (
	.i(data_ina[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_ina[9]~input_o ));
// synopsys translate_off
defparam \data_ina[9]~input .bus_hold = "false";
defparam \data_ina[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \data_ina[10]~input (
	.i(data_ina[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_ina[10]~input_o ));
// synopsys translate_off
defparam \data_ina[10]~input .bus_hold = "false";
defparam \data_ina[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N18
cyclonev_io_ibuf \data_ina[11]~input (
	.i(data_ina[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_ina[11]~input_o ));
// synopsys translate_off
defparam \data_ina[11]~input .bus_hold = "false";
defparam \data_ina[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N1
cyclonev_io_ibuf \data_ina[12]~input (
	.i(data_ina[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_ina[12]~input_o ));
// synopsys translate_off
defparam \data_ina[12]~input .bus_hold = "false";
defparam \data_ina[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N1
cyclonev_io_ibuf \data_ina[13]~input (
	.i(data_ina[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_ina[13]~input_o ));
// synopsys translate_off
defparam \data_ina[13]~input .bus_hold = "false";
defparam \data_ina[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N35
cyclonev_io_ibuf \data_ina[14]~input (
	.i(data_ina[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_ina[14]~input_o ));
// synopsys translate_off
defparam \data_ina[14]~input .bus_hold = "false";
defparam \data_ina[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N52
cyclonev_io_ibuf \data_ina[15]~input (
	.i(data_ina[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_ina[15]~input_o ));
// synopsys translate_off
defparam \data_ina[15]~input .bus_hold = "false";
defparam \data_ina[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \data_inb[1]~input (
	.i(data_inb[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_inb[1]~input_o ));
// synopsys translate_off
defparam \data_inb[1]~input .bus_hold = "false";
defparam \data_inb[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N35
cyclonev_io_ibuf \data_inb[2]~input (
	.i(data_inb[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_inb[2]~input_o ));
// synopsys translate_off
defparam \data_inb[2]~input .bus_hold = "false";
defparam \data_inb[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N52
cyclonev_io_ibuf \data_inb[3]~input (
	.i(data_inb[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_inb[3]~input_o ));
// synopsys translate_off
defparam \data_inb[3]~input .bus_hold = "false";
defparam \data_inb[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cyclonev_io_ibuf \data_inb[4]~input (
	.i(data_inb[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_inb[4]~input_o ));
// synopsys translate_off
defparam \data_inb[4]~input .bus_hold = "false";
defparam \data_inb[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \data_inb[5]~input (
	.i(data_inb[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_inb[5]~input_o ));
// synopsys translate_off
defparam \data_inb[5]~input .bus_hold = "false";
defparam \data_inb[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N18
cyclonev_io_ibuf \data_inb[6]~input (
	.i(data_inb[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_inb[6]~input_o ));
// synopsys translate_off
defparam \data_inb[6]~input .bus_hold = "false";
defparam \data_inb[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N18
cyclonev_io_ibuf \data_inb[7]~input (
	.i(data_inb[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_inb[7]~input_o ));
// synopsys translate_off
defparam \data_inb[7]~input .bus_hold = "false";
defparam \data_inb[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \data_inb[8]~input (
	.i(data_inb[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_inb[8]~input_o ));
// synopsys translate_off
defparam \data_inb[8]~input .bus_hold = "false";
defparam \data_inb[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N52
cyclonev_io_ibuf \data_inb[9]~input (
	.i(data_inb[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_inb[9]~input_o ));
// synopsys translate_off
defparam \data_inb[9]~input .bus_hold = "false";
defparam \data_inb[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N1
cyclonev_io_ibuf \data_inb[10]~input (
	.i(data_inb[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_inb[10]~input_o ));
// synopsys translate_off
defparam \data_inb[10]~input .bus_hold = "false";
defparam \data_inb[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \data_inb[11]~input (
	.i(data_inb[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_inb[11]~input_o ));
// synopsys translate_off
defparam \data_inb[11]~input .bus_hold = "false";
defparam \data_inb[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N92
cyclonev_io_ibuf \data_inb[12]~input (
	.i(data_inb[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_inb[12]~input_o ));
// synopsys translate_off
defparam \data_inb[12]~input .bus_hold = "false";
defparam \data_inb[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N52
cyclonev_io_ibuf \data_inb[13]~input (
	.i(data_inb[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_inb[13]~input_o ));
// synopsys translate_off
defparam \data_inb[13]~input .bus_hold = "false";
defparam \data_inb[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N18
cyclonev_io_ibuf \data_inb[14]~input (
	.i(data_inb[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_inb[14]~input_o ));
// synopsys translate_off
defparam \data_inb[14]~input .bus_hold = "false";
defparam \data_inb[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N35
cyclonev_io_ibuf \data_inb[15]~input (
	.i(data_inb[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_inb[15]~input_o ));
// synopsys translate_off
defparam \data_inb[15]~input .bus_hold = "false";
defparam \data_inb[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X41_Y3_N0
cyclonev_ram_block \iRAM2|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\we~input_o ),
	.portare(!\we~input_o ),
	.portaaddrstall(gnd),
	.portbwe(\we~input_o ),
	.portbre(!\we~input_o ),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,\data_ina[15]~input_o ,\data_ina[14]~input_o ,\data_ina[13]~input_o ,\data_ina[12]~input_o ,\data_ina[11]~input_o ,\data_ina[10]~input_o ,\data_ina[9]~input_o ,\data_ina[8]~input_o ,\data_ina[7]~input_o ,\data_ina[6]~input_o ,\data_ina[5]~input_o ,
\data_ina[4]~input_o ,\data_ina[3]~input_o ,\data_ina[2]~input_o ,\data_ina[1]~input_o ,\data_ina[0]~input_o }),
	.portaaddr({\addressA1[7]~7_combout ,\addressA1[6]~6_combout ,\addressA1[5]~5_combout ,\addressA1[4]~4_combout ,\addressA1[3]~3_combout ,\addressA1[2]~2_combout ,\addressA1[1]~1_combout ,\addressA1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({gnd,gnd,gnd,gnd,\data_inb[15]~input_o ,\data_inb[14]~input_o ,\data_inb[13]~input_o ,\data_inb[12]~input_o ,\data_inb[11]~input_o ,\data_inb[10]~input_o ,\data_inb[9]~input_o ,\data_inb[8]~input_o ,\data_inb[7]~input_o ,\data_inb[6]~input_o ,\data_inb[5]~input_o ,
\data_inb[4]~input_o ,\data_inb[3]~input_o ,\data_inb[2]~input_o ,\data_inb[1]~input_o ,\data_inb[0]~input_o }),
	.portbaddr({\addressB1[7]~7_combout ,\addressB1[6]~6_combout ,\addressB1[5]~5_combout ,\addressB1[4]~4_combout ,\addressB1[3]~3_combout ,\addressB1[2]~2_combout ,\addressB1[1]~1_combout ,\addressB1[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iRAM2|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(\iRAM2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \iRAM2|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \iRAM2|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \iRAM2|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "RAM:iRAM2|altsyncram:mem_rtl_0|altsyncram_q8f2:auto_generated|ALTSYNCRAM";
defparam \iRAM2|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \iRAM2|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \iRAM2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \iRAM2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \iRAM2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \iRAM2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \iRAM2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \iRAM2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 20;
defparam \iRAM2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \iRAM2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \iRAM2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \iRAM2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \iRAM2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \iRAM2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \iRAM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \iRAM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \iRAM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \iRAM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock0";
defparam \iRAM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \iRAM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \iRAM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 20;
defparam \iRAM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \iRAM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \iRAM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \iRAM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \iRAM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \iRAM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \iRAM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \iRAM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_write_enable_clock = "clock0";
defparam \iRAM2|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N36
cyclonev_lcell_comb \DA1in_w[0]~0 (
// Equation(s):
// \DA1in_w[0]~0_combout  = ( \iRAM2|mem_rtl_0|auto_generated|ram_block1a0~portadataout  & ( !\icontrol|in_done~q  ) )

	.dataa(!\icontrol|in_done~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iRAM2|mem_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DA1in_w[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DA1in_w[0]~0 .extended_lut = "off";
defparam \DA1in_w[0]~0 .lut_mask = 64'h00000000AAAAAAAA;
defparam \DA1in_w[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N36
cyclonev_lcell_comb \Radda1_w[0]~0 (
// Equation(s):
// \Radda1_w[0]~0_combout  = ( \iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a24  & ( \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a24~portadataout  & ( !\imode1|mode[1]~DUPLICATE_q  ) ) ) # ( 
// !\iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a24  & ( \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a24~portadataout  & ( (!\imode1|mode[1]~DUPLICATE_q  & \imode1|mode [0]) ) ) ) # ( 
// \iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a24  & ( !\iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a24~portadataout  & ( (!\imode1|mode[1]~DUPLICATE_q  & !\imode1|mode [0]) ) ) )

	.dataa(!\imode1|mode[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\imode1|mode [0]),
	.datad(gnd),
	.datae(!\iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a24 ),
	.dataf(!\iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a24~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Radda1_w[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Radda1_w[0]~0 .extended_lut = "off";
defparam \Radda1_w[0]~0 .lut_mask = 64'h0000A0A00A0AAAAA;
defparam \Radda1_w[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N45
cyclonev_lcell_comb \DB1in_w[0]~0 (
// Equation(s):
// \DB1in_w[0]~0_combout  = (!\icontrol|in_done~q  & \iRAM2|mem_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0 )

	.dataa(gnd),
	.datab(!\icontrol|in_done~q ),
	.datac(gnd),
	.datad(!\iRAM2|mem_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DB1in_w[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DB1in_w[0]~0 .extended_lut = "off";
defparam \DB1in_w[0]~0 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \DB1in_w[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N42
cyclonev_lcell_comb \Raddb1_w[0]~0 (
// Equation(s):
// \Raddb1_w[0]~0_combout  = ( \iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a16  & ( \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a16~portadataout  ) ) # ( !\iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a16  & ( 
// \iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a16~portadataout  & ( (\imode1|mode [0]) # (\imode1|mode[1]~DUPLICATE_q ) ) ) ) # ( \iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a16  & ( 
// !\iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a16~portadataout  & ( (!\imode1|mode [0]) # (\imode1|mode[1]~DUPLICATE_q ) ) ) ) # ( !\iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a16  & ( 
// !\iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a16~portadataout  & ( \imode1|mode[1]~DUPLICATE_q  ) ) )

	.dataa(!\imode1|mode[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\imode1|mode [0]),
	.datad(gnd),
	.datae(!\iNTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a16 ),
	.dataf(!\iINTT_GEN1|mem_ROMWRAP_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Raddb1_w[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Raddb1_w[0]~0 .extended_lut = "off";
defparam \Raddb1_w[0]~0 .lut_mask = 64'h5555F5F55F5FFFFF;
defparam \Raddb1_w[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N21
cyclonev_lcell_comb \DA1in_w[1]~1 (
// Equation(s):
// \DA1in_w[1]~1_combout  = ( \iRAM2|mem_rtl_0|auto_generated|ram_block1a1  & ( !\icontrol|in_done~q  ) )

	.dataa(!\icontrol|in_done~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iRAM2|mem_rtl_0|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DA1in_w[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DA1in_w[1]~1 .extended_lut = "off";
defparam \DA1in_w[1]~1 .lut_mask = 64'h00000000AAAAAAAA;
defparam \DA1in_w[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N0
cyclonev_lcell_comb \DA1in_w[2]~2 (
// Equation(s):
// \DA1in_w[2]~2_combout  = ( \iRAM2|mem_rtl_0|auto_generated|ram_block1a2  & ( !\icontrol|in_done~q  ) )

	.dataa(!\icontrol|in_done~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iRAM2|mem_rtl_0|auto_generated|ram_block1a2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DA1in_w[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DA1in_w[2]~2 .extended_lut = "off";
defparam \DA1in_w[2]~2 .lut_mask = 64'h00000000AAAAAAAA;
defparam \DA1in_w[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N57
cyclonev_lcell_comb \DA1in_w[3]~3 (
// Equation(s):
// \DA1in_w[3]~3_combout  = ( \iRAM2|mem_rtl_0|auto_generated|ram_block1a3  & ( !\icontrol|in_done~q  ) )

	.dataa(!\icontrol|in_done~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iRAM2|mem_rtl_0|auto_generated|ram_block1a3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DA1in_w[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DA1in_w[3]~3 .extended_lut = "off";
defparam \DA1in_w[3]~3 .lut_mask = 64'h00000000AAAAAAAA;
defparam \DA1in_w[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N48
cyclonev_lcell_comb \DA1in_w[4]~4 (
// Equation(s):
// \DA1in_w[4]~4_combout  = ( \iRAM2|mem_rtl_0|auto_generated|ram_block1a4  & ( !\icontrol|in_done~q  ) )

	.dataa(!\icontrol|in_done~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iRAM2|mem_rtl_0|auto_generated|ram_block1a4 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DA1in_w[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DA1in_w[4]~4 .extended_lut = "off";
defparam \DA1in_w[4]~4 .lut_mask = 64'h00000000AAAAAAAA;
defparam \DA1in_w[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N33
cyclonev_lcell_comb \DA1in_w[5]~5 (
// Equation(s):
// \DA1in_w[5]~5_combout  = ( \iRAM2|mem_rtl_0|auto_generated|ram_block1a5  & ( !\icontrol|in_done~q  ) )

	.dataa(!\icontrol|in_done~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iRAM2|mem_rtl_0|auto_generated|ram_block1a5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DA1in_w[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DA1in_w[5]~5 .extended_lut = "off";
defparam \DA1in_w[5]~5 .lut_mask = 64'h00000000AAAAAAAA;
defparam \DA1in_w[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N54
cyclonev_lcell_comb \DA1in_w[6]~6 (
// Equation(s):
// \DA1in_w[6]~6_combout  = ( \iRAM2|mem_rtl_0|auto_generated|ram_block1a6  & ( !\icontrol|in_done~q  ) )

	.dataa(!\icontrol|in_done~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iRAM2|mem_rtl_0|auto_generated|ram_block1a6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DA1in_w[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DA1in_w[6]~6 .extended_lut = "off";
defparam \DA1in_w[6]~6 .lut_mask = 64'h00000000AAAAAAAA;
defparam \DA1in_w[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N27
cyclonev_lcell_comb \DA1in_w[7]~7 (
// Equation(s):
// \DA1in_w[7]~7_combout  = ( \iRAM2|mem_rtl_0|auto_generated|ram_block1a7  & ( !\icontrol|in_done~q  ) )

	.dataa(!\icontrol|in_done~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iRAM2|mem_rtl_0|auto_generated|ram_block1a7 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DA1in_w[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DA1in_w[7]~7 .extended_lut = "off";
defparam \DA1in_w[7]~7 .lut_mask = 64'h00000000AAAAAAAA;
defparam \DA1in_w[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N30
cyclonev_lcell_comb \DA1in_w[8]~8 (
// Equation(s):
// \DA1in_w[8]~8_combout  = ( \iRAM2|mem_rtl_0|auto_generated|ram_block1a8  & ( !\icontrol|in_done~q  ) )

	.dataa(!\icontrol|in_done~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iRAM2|mem_rtl_0|auto_generated|ram_block1a8 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DA1in_w[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DA1in_w[8]~8 .extended_lut = "off";
defparam \DA1in_w[8]~8 .lut_mask = 64'h00000000AAAAAAAA;
defparam \DA1in_w[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N51
cyclonev_lcell_comb \DA1in_w[9]~9 (
// Equation(s):
// \DA1in_w[9]~9_combout  = (!\icontrol|in_done~q  & \iRAM2|mem_rtl_0|auto_generated|ram_block1a9 )

	.dataa(!\icontrol|in_done~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\iRAM2|mem_rtl_0|auto_generated|ram_block1a9 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DA1in_w[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DA1in_w[9]~9 .extended_lut = "off";
defparam \DA1in_w[9]~9 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \DA1in_w[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N9
cyclonev_lcell_comb \DA1in_w[10]~10 (
// Equation(s):
// \DA1in_w[10]~10_combout  = ( \iRAM2|mem_rtl_0|auto_generated|ram_block1a10  & ( !\icontrol|in_done~q  ) )

	.dataa(!\icontrol|in_done~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iRAM2|mem_rtl_0|auto_generated|ram_block1a10 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DA1in_w[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DA1in_w[10]~10 .extended_lut = "off";
defparam \DA1in_w[10]~10 .lut_mask = 64'h00000000AAAAAAAA;
defparam \DA1in_w[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N39
cyclonev_lcell_comb \DA1in_w[11]~11 (
// Equation(s):
// \DA1in_w[11]~11_combout  = ( \iRAM2|mem_rtl_0|auto_generated|ram_block1a11  & ( !\icontrol|in_done~q  ) )

	.dataa(!\icontrol|in_done~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iRAM2|mem_rtl_0|auto_generated|ram_block1a11 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DA1in_w[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DA1in_w[11]~11 .extended_lut = "off";
defparam \DA1in_w[11]~11 .lut_mask = 64'h00000000AAAAAAAA;
defparam \DA1in_w[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N6
cyclonev_lcell_comb \DA1in_w[12]~12 (
// Equation(s):
// \DA1in_w[12]~12_combout  = (!\icontrol|in_done~q  & \iRAM2|mem_rtl_0|auto_generated|ram_block1a12 )

	.dataa(!\icontrol|in_done~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\iRAM2|mem_rtl_0|auto_generated|ram_block1a12 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DA1in_w[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DA1in_w[12]~12 .extended_lut = "off";
defparam \DA1in_w[12]~12 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \DA1in_w[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N12
cyclonev_lcell_comb \DA1in_w[13]~13 (
// Equation(s):
// \DA1in_w[13]~13_combout  = ( \iRAM2|mem_rtl_0|auto_generated|ram_block1a13  & ( !\icontrol|in_done~q  ) )

	.dataa(!\icontrol|in_done~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iRAM2|mem_rtl_0|auto_generated|ram_block1a13 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DA1in_w[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DA1in_w[13]~13 .extended_lut = "off";
defparam \DA1in_w[13]~13 .lut_mask = 64'h00000000AAAAAAAA;
defparam \DA1in_w[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N42
cyclonev_lcell_comb \DA1in_w[14]~14 (
// Equation(s):
// \DA1in_w[14]~14_combout  = ( \iRAM2|mem_rtl_0|auto_generated|ram_block1a14  & ( !\icontrol|in_done~q  ) )

	.dataa(!\icontrol|in_done~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iRAM2|mem_rtl_0|auto_generated|ram_block1a14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DA1in_w[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DA1in_w[14]~14 .extended_lut = "off";
defparam \DA1in_w[14]~14 .lut_mask = 64'h00000000AAAAAAAA;
defparam \DA1in_w[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N15
cyclonev_lcell_comb \DA1in_w[15]~15 (
// Equation(s):
// \DA1in_w[15]~15_combout  = ( \iRAM2|mem_rtl_0|auto_generated|ram_block1a15  & ( !\icontrol|in_done~q  ) )

	.dataa(!\icontrol|in_done~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iRAM2|mem_rtl_0|auto_generated|ram_block1a15 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DA1in_w[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DA1in_w[15]~15 .extended_lut = "off";
defparam \DA1in_w[15]~15 .lut_mask = 64'h00000000AAAAAAAA;
defparam \DA1in_w[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N27
cyclonev_lcell_comb \DB1in_w[1]~1 (
// Equation(s):
// \DB1in_w[1]~1_combout  = ( \iRAM2|mem_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0  & ( !\icontrol|in_done~q  ) )

	.dataa(gnd),
	.datab(!\icontrol|in_done~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iRAM2|mem_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DB1in_w[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DB1in_w[1]~1 .extended_lut = "off";
defparam \DB1in_w[1]~1 .lut_mask = 64'h00000000CCCCCCCC;
defparam \DB1in_w[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N6
cyclonev_lcell_comb \DB1in_w[2]~2 (
// Equation(s):
// \DB1in_w[2]~2_combout  = ( \iRAM2|mem_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0  & ( !\icontrol|in_done~q  ) )

	.dataa(gnd),
	.datab(!\icontrol|in_done~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iRAM2|mem_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DB1in_w[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DB1in_w[2]~2 .extended_lut = "off";
defparam \DB1in_w[2]~2 .lut_mask = 64'h00000000CCCCCCCC;
defparam \DB1in_w[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N33
cyclonev_lcell_comb \DB1in_w[3]~3 (
// Equation(s):
// \DB1in_w[3]~3_combout  = ( \iRAM2|mem_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0  & ( !\icontrol|in_done~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\icontrol|in_done~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iRAM2|mem_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DB1in_w[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DB1in_w[3]~3 .extended_lut = "off";
defparam \DB1in_w[3]~3 .lut_mask = 64'h00000000F0F0F0F0;
defparam \DB1in_w[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N12
cyclonev_lcell_comb \DB1in_w[4]~4 (
// Equation(s):
// \DB1in_w[4]~4_combout  = ( \iRAM2|mem_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0  & ( !\icontrol|in_done~q  ) )

	.dataa(gnd),
	.datab(!\icontrol|in_done~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iRAM2|mem_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DB1in_w[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DB1in_w[4]~4 .extended_lut = "off";
defparam \DB1in_w[4]~4 .lut_mask = 64'h00000000CCCCCCCC;
defparam \DB1in_w[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N54
cyclonev_lcell_comb \DB1in_w[5]~5 (
// Equation(s):
// \DB1in_w[5]~5_combout  = (!\icontrol|in_done~q  & \iRAM2|mem_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0 )

	.dataa(gnd),
	.datab(!\icontrol|in_done~q ),
	.datac(gnd),
	.datad(!\iRAM2|mem_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DB1in_w[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DB1in_w[5]~5 .extended_lut = "off";
defparam \DB1in_w[5]~5 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \DB1in_w[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N18
cyclonev_lcell_comb \DB1in_w[6]~6 (
// Equation(s):
// \DB1in_w[6]~6_combout  = ( \iRAM2|mem_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0  & ( !\icontrol|in_done~q  ) )

	.dataa(!\icontrol|in_done~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iRAM2|mem_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DB1in_w[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DB1in_w[6]~6 .extended_lut = "off";
defparam \DB1in_w[6]~6 .lut_mask = 64'h00000000AAAAAAAA;
defparam \DB1in_w[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N42
cyclonev_lcell_comb \DB1in_w[7]~7 (
// Equation(s):
// \DB1in_w[7]~7_combout  = (!\icontrol|in_done~q  & \iRAM2|mem_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0 )

	.dataa(gnd),
	.datab(!\icontrol|in_done~q ),
	.datac(gnd),
	.datad(!\iRAM2|mem_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DB1in_w[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DB1in_w[7]~7 .extended_lut = "off";
defparam \DB1in_w[7]~7 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \DB1in_w[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N24
cyclonev_lcell_comb \DB1in_w[8]~8 (
// Equation(s):
// \DB1in_w[8]~8_combout  = (!\icontrol|in_done~q  & \iRAM2|mem_rtl_0|auto_generated|ram_block1a8~PORTBDATAOUT0 )

	.dataa(gnd),
	.datab(!\icontrol|in_done~q ),
	.datac(gnd),
	.datad(!\iRAM2|mem_rtl_0|auto_generated|ram_block1a8~PORTBDATAOUT0 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DB1in_w[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DB1in_w[8]~8 .extended_lut = "off";
defparam \DB1in_w[8]~8 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \DB1in_w[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N57
cyclonev_lcell_comb \DB1in_w[9]~9 (
// Equation(s):
// \DB1in_w[9]~9_combout  = ( \iRAM2|mem_rtl_0|auto_generated|ram_block1a9~PORTBDATAOUT0  & ( !\icontrol|in_done~q  ) )

	.dataa(gnd),
	.datab(!\icontrol|in_done~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iRAM2|mem_rtl_0|auto_generated|ram_block1a9~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DB1in_w[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DB1in_w[9]~9 .extended_lut = "off";
defparam \DB1in_w[9]~9 .lut_mask = 64'h00000000CCCCCCCC;
defparam \DB1in_w[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N24
cyclonev_lcell_comb \DB1in_w[10]~10 (
// Equation(s):
// \DB1in_w[10]~10_combout  = ( \iRAM2|mem_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0  & ( !\icontrol|in_done~q  ) )

	.dataa(!\icontrol|in_done~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iRAM2|mem_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DB1in_w[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DB1in_w[10]~10 .extended_lut = "off";
defparam \DB1in_w[10]~10 .lut_mask = 64'h00000000AAAAAAAA;
defparam \DB1in_w[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N3
cyclonev_lcell_comb \DB1in_w[11]~11 (
// Equation(s):
// \DB1in_w[11]~11_combout  = (!\icontrol|in_done~q  & \iRAM2|mem_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0 )

	.dataa(!\icontrol|in_done~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\iRAM2|mem_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DB1in_w[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DB1in_w[11]~11 .extended_lut = "off";
defparam \DB1in_w[11]~11 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \DB1in_w[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N3
cyclonev_lcell_comb \DB1in_w[12]~12 (
// Equation(s):
// \DB1in_w[12]~12_combout  = ( \iRAM2|mem_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0  & ( !\icontrol|in_done~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\icontrol|in_done~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iRAM2|mem_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DB1in_w[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DB1in_w[12]~12 .extended_lut = "off";
defparam \DB1in_w[12]~12 .lut_mask = 64'h00000000F0F0F0F0;
defparam \DB1in_w[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N51
cyclonev_lcell_comb \DB1in_w[13]~13 (
// Equation(s):
// \DB1in_w[13]~13_combout  = ( \iRAM2|mem_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0  & ( !\icontrol|in_done~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\icontrol|in_done~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iRAM2|mem_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DB1in_w[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DB1in_w[13]~13 .extended_lut = "off";
defparam \DB1in_w[13]~13 .lut_mask = 64'h00000000F0F0F0F0;
defparam \DB1in_w[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N21
cyclonev_lcell_comb \DB1in_w[14]~14 (
// Equation(s):
// \DB1in_w[14]~14_combout  = ( \iRAM2|mem_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0  & ( !\icontrol|in_done~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\icontrol|in_done~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iRAM2|mem_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DB1in_w[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DB1in_w[14]~14 .extended_lut = "off";
defparam \DB1in_w[14]~14 .lut_mask = 64'h00000000F0F0F0F0;
defparam \DB1in_w[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N45
cyclonev_lcell_comb \DB1in_w[15]~15 (
// Equation(s):
// \DB1in_w[15]~15_combout  = ( \iRAM2|mem_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0  & ( !\icontrol|in_done~q  ) )

	.dataa(!\icontrol|in_done~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iRAM2|mem_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DB1in_w[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DB1in_w[15]~15 .extended_lut = "off";
defparam \DB1in_w[15]~15 .lut_mask = 64'h00000000AAAAAAAA;
defparam \DB1in_w[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y4_N0
cyclonev_ram_block \iRAM1|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\icontrol|wen~q ),
	.portare(!\icontrol|wen~q ),
	.portaaddrstall(gnd),
	.portbwe(\icontrol|wen~q ),
	.portbre(!\icontrol|wen~q ),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,\DA1in_w[15]~15_combout ,\DA1in_w[14]~14_combout ,\DA1in_w[13]~13_combout ,\DA1in_w[12]~12_combout ,\DA1in_w[11]~11_combout ,\DA1in_w[10]~10_combout ,\DA1in_w[9]~9_combout ,\DA1in_w[8]~8_combout ,\DA1in_w[7]~7_combout ,\DA1in_w[6]~6_combout ,
\DA1in_w[5]~5_combout ,\DA1in_w[4]~4_combout ,\DA1in_w[3]~3_combout ,\DA1in_w[2]~2_combout ,\DA1in_w[1]~1_combout ,\DA1in_w[0]~0_combout }),
	.portaaddr({\Radda1_w[7]~7_combout ,\Radda1_w[6]~6_combout ,\Radda1_w[5]~5_combout ,\Radda1_w[4]~4_combout ,\Radda1_w[3]~3_combout ,\Radda1_w[2]~2_combout ,\Radda1_w[1]~1_combout ,\Radda1_w[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({gnd,gnd,gnd,gnd,\DB1in_w[15]~15_combout ,\DB1in_w[14]~14_combout ,\DB1in_w[13]~13_combout ,\DB1in_w[12]~12_combout ,\DB1in_w[11]~11_combout ,\DB1in_w[10]~10_combout ,\DB1in_w[9]~9_combout ,\DB1in_w[8]~8_combout ,\DB1in_w[7]~7_combout ,\DB1in_w[6]~6_combout ,
\DB1in_w[5]~5_combout ,\DB1in_w[4]~4_combout ,\DB1in_w[3]~3_combout ,\DB1in_w[2]~2_combout ,\DB1in_w[1]~1_combout ,\DB1in_w[0]~0_combout }),
	.portbaddr({\Raddb1_w[7]~7_combout ,\Raddb1_w[6]~6_combout ,\Raddb1_w[5]~5_combout ,\Raddb1_w[4]~4_combout ,\Raddb1_w[3]~3_combout ,\Raddb1_w[2]~2_combout ,\Raddb1_w[1]~1_combout ,\Raddb1_w[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iRAM1|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(\iRAM1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \iRAM1|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \iRAM1|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \iRAM1|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "RAM:iRAM1|altsyncram:mem_rtl_0|altsyncram_q8f2:auto_generated|ALTSYNCRAM";
defparam \iRAM1|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \iRAM1|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \iRAM1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \iRAM1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \iRAM1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \iRAM1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \iRAM1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \iRAM1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 20;
defparam \iRAM1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \iRAM1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \iRAM1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \iRAM1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \iRAM1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \iRAM1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \iRAM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \iRAM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \iRAM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \iRAM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock0";
defparam \iRAM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \iRAM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \iRAM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 20;
defparam \iRAM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \iRAM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \iRAM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \iRAM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \iRAM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \iRAM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \iRAM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \iRAM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_write_enable_clock = "clock0";
defparam \iRAM1|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N0
cyclonev_lcell_comb \Equal3~0 (
// Equation(s):
// \Equal3~0_combout  = ( \address_inb[0]~input_o  & ( (\address_inb[3]~input_o  & (\address_inb[1]~input_o  & \address_inb[2]~input_o )) ) )

	.dataa(!\address_inb[3]~input_o ),
	.datab(!\address_inb[1]~input_o ),
	.datac(!\address_inb[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\address_inb[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal3~0 .extended_lut = "off";
defparam \Equal3~0 .lut_mask = 64'h0000000001010101;
defparam \Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N30
cyclonev_lcell_comb \Equal3~1 (
// Equation(s):
// \Equal3~1_combout  = ( \address_inb[4]~input_o  & ( (\address_inb[6]~input_o  & (\address_inb[7]~input_o  & (\address_inb[5]~input_o  & \Equal3~0_combout ))) ) )

	.dataa(!\address_inb[6]~input_o ),
	.datab(!\address_inb[7]~input_o ),
	.datac(!\address_inb[5]~input_o ),
	.datad(!\Equal3~0_combout ),
	.datae(gnd),
	.dataf(!\address_inb[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal3~1 .extended_lut = "off";
defparam \Equal3~1 .lut_mask = 64'h0000000000010001;
defparam \Equal3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N0
cyclonev_lcell_comb \icontrol|Add4~105 (
// Equation(s):
// \icontrol|Add4~105_sumout  = SUM(( \icontrol|counter6 [0] ) + ( \imode1|mode [0] ) + ( !VCC ))
// \icontrol|Add4~106  = CARRY(( \icontrol|counter6 [0] ) + ( \imode1|mode [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\imode1|mode [0]),
	.datac(gnd),
	.datad(!\icontrol|counter6 [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add4~105_sumout ),
	.cout(\icontrol|Add4~106 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add4~105 .extended_lut = "off";
defparam \icontrol|Add4~105 .lut_mask = 64'h0000CCCC000000FF;
defparam \icontrol|Add4~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N30
cyclonev_lcell_comb \icontrol|counter6~26 (
// Equation(s):
// \icontrol|counter6~26_combout  = ( \iAddress_Gen|ctr_sig~q  & ( (!\start~input_o  & (\imode1|mode [1] & ((\icontrol|Add4~105_sumout )))) # (\start~input_o  & (((\icontrol|counter6 [0])))) ) ) # ( !\iAddress_Gen|ctr_sig~q  & ( (!\imode1|mode [1] & 
// (((\icontrol|counter6 [0])))) # (\imode1|mode [1] & ((!\start~input_o  & ((\icontrol|Add4~105_sumout ))) # (\start~input_o  & (\icontrol|counter6 [0])))) ) )

	.dataa(!\imode1|mode [1]),
	.datab(!\start~input_o ),
	.datac(!\icontrol|counter6 [0]),
	.datad(!\icontrol|Add4~105_sumout ),
	.datae(gnd),
	.dataf(!\iAddress_Gen|ctr_sig~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter6~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter6~26 .extended_lut = "off";
defparam \icontrol|counter6~26 .lut_mask = 64'h0B4F0B4F03470347;
defparam \icontrol|counter6~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N47
dffeas \icontrol|counter6[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\icontrol|counter6~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter6 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter6[0] .is_wysiwyg = "true";
defparam \icontrol|counter6[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N3
cyclonev_lcell_comb \icontrol|Add4~101 (
// Equation(s):
// \icontrol|Add4~101_sumout  = SUM(( \icontrol|counter6 [1] ) + ( GND ) + ( \icontrol|Add4~106  ))
// \icontrol|Add4~102  = CARRY(( \icontrol|counter6 [1] ) + ( GND ) + ( \icontrol|Add4~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\icontrol|counter6 [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add4~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add4~101_sumout ),
	.cout(\icontrol|Add4~102 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add4~101 .extended_lut = "off";
defparam \icontrol|Add4~101 .lut_mask = 64'h0000FFFF000000FF;
defparam \icontrol|Add4~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N27
cyclonev_lcell_comb \icontrol|counter6~25 (
// Equation(s):
// \icontrol|counter6~25_combout  = ( \icontrol|Add4~101_sumout  & ( (!\start~input_o  & (((!\iAddress_Gen|ctr_sig~q  & \icontrol|counter6 [1])) # (\imode1|mode [1]))) # (\start~input_o  & (((\icontrol|counter6 [1])))) ) ) # ( !\icontrol|Add4~101_sumout  & ( 
// (\icontrol|counter6 [1] & (((!\imode1|mode [1] & !\iAddress_Gen|ctr_sig~q )) # (\start~input_o ))) ) )

	.dataa(!\imode1|mode [1]),
	.datab(!\start~input_o ),
	.datac(!\iAddress_Gen|ctr_sig~q ),
	.datad(!\icontrol|counter6 [1]),
	.datae(gnd),
	.dataf(!\icontrol|Add4~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter6~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter6~25 .extended_lut = "off";
defparam \icontrol|counter6~25 .lut_mask = 64'h00B300B344F744F7;
defparam \icontrol|counter6~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N29
dffeas \icontrol|counter6[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|counter6~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter6 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter6[1] .is_wysiwyg = "true";
defparam \icontrol|counter6[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N6
cyclonev_lcell_comb \icontrol|Add4~109 (
// Equation(s):
// \icontrol|Add4~109_sumout  = SUM(( \icontrol|counter6 [2] ) + ( GND ) + ( \icontrol|Add4~102  ))
// \icontrol|Add4~110  = CARRY(( \icontrol|counter6 [2] ) + ( GND ) + ( \icontrol|Add4~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\icontrol|counter6 [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add4~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add4~109_sumout ),
	.cout(\icontrol|Add4~110 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add4~109 .extended_lut = "off";
defparam \icontrol|Add4~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \icontrol|Add4~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N24
cyclonev_lcell_comb \icontrol|counter6~27 (
// Equation(s):
// \icontrol|counter6~27_combout  = ( \iAddress_Gen|ctr_sig~q  & ( (!\start~input_o  & (\imode1|mode [1] & (\icontrol|Add4~109_sumout ))) # (\start~input_o  & (((\icontrol|counter6 [2])))) ) ) # ( !\iAddress_Gen|ctr_sig~q  & ( (!\imode1|mode [1] & 
// (((\icontrol|counter6 [2])))) # (\imode1|mode [1] & ((!\start~input_o  & (\icontrol|Add4~109_sumout )) # (\start~input_o  & ((\icontrol|counter6 [2]))))) ) )

	.dataa(!\imode1|mode [1]),
	.datab(!\start~input_o ),
	.datac(!\icontrol|Add4~109_sumout ),
	.datad(!\icontrol|counter6 [2]),
	.datae(gnd),
	.dataf(!\iAddress_Gen|ctr_sig~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter6~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter6~27 .extended_lut = "off";
defparam \icontrol|counter6~27 .lut_mask = 64'h04BF04BF04370437;
defparam \icontrol|counter6~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N5
dffeas \icontrol|counter6[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\icontrol|counter6~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter6 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter6[2] .is_wysiwyg = "true";
defparam \icontrol|counter6[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N9
cyclonev_lcell_comb \icontrol|Add4~113 (
// Equation(s):
// \icontrol|Add4~113_sumout  = SUM(( \icontrol|counter6 [3] ) + ( GND ) + ( \icontrol|Add4~110  ))
// \icontrol|Add4~114  = CARRY(( \icontrol|counter6 [3] ) + ( GND ) + ( \icontrol|Add4~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\icontrol|counter6 [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add4~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add4~113_sumout ),
	.cout(\icontrol|Add4~114 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add4~113 .extended_lut = "off";
defparam \icontrol|Add4~113 .lut_mask = 64'h0000FFFF000000FF;
defparam \icontrol|Add4~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N57
cyclonev_lcell_comb \icontrol|counter6~28 (
// Equation(s):
// \icontrol|counter6~28_combout  = ( \icontrol|Add4~113_sumout  & ( (!\start~input_o  & (((!\iAddress_Gen|ctr_sig~q  & \icontrol|counter6 [3])) # (\imode1|mode[1]~DUPLICATE_q ))) # (\start~input_o  & (((\icontrol|counter6 [3])))) ) ) # ( 
// !\icontrol|Add4~113_sumout  & ( (\icontrol|counter6 [3] & (((!\iAddress_Gen|ctr_sig~q  & !\imode1|mode[1]~DUPLICATE_q )) # (\start~input_o ))) ) )

	.dataa(!\iAddress_Gen|ctr_sig~q ),
	.datab(!\start~input_o ),
	.datac(!\imode1|mode[1]~DUPLICATE_q ),
	.datad(!\icontrol|counter6 [3]),
	.datae(gnd),
	.dataf(!\icontrol|Add4~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter6~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter6~28 .extended_lut = "off";
defparam \icontrol|counter6~28 .lut_mask = 64'h00B300B30CBF0CBF;
defparam \icontrol|counter6~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N59
dffeas \icontrol|counter6[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|counter6~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter6 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter6[3] .is_wysiwyg = "true";
defparam \icontrol|counter6[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N12
cyclonev_lcell_comb \icontrol|Add4~97 (
// Equation(s):
// \icontrol|Add4~97_sumout  = SUM(( \icontrol|counter6 [4] ) + ( GND ) + ( \icontrol|Add4~114  ))
// \icontrol|Add4~98  = CARRY(( \icontrol|counter6 [4] ) + ( GND ) + ( \icontrol|Add4~114  ))

	.dataa(gnd),
	.datab(!\icontrol|counter6 [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add4~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add4~97_sumout ),
	.cout(\icontrol|Add4~98 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add4~97 .extended_lut = "off";
defparam \icontrol|Add4~97 .lut_mask = 64'h0000FFFF00003333;
defparam \icontrol|Add4~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N0
cyclonev_lcell_comb \icontrol|counter6~24 (
// Equation(s):
// \icontrol|counter6~24_combout  = ( \icontrol|Add4~97_sumout  & ( (!\start~input_o  & (((!\iAddress_Gen|ctr_sig~q  & \icontrol|counter6 [4])) # (\imode1|mode[1]~DUPLICATE_q ))) # (\start~input_o  & (((\icontrol|counter6 [4])))) ) ) # ( 
// !\icontrol|Add4~97_sumout  & ( (\icontrol|counter6 [4] & (((!\iAddress_Gen|ctr_sig~q  & !\imode1|mode[1]~DUPLICATE_q )) # (\start~input_o ))) ) )

	.dataa(!\iAddress_Gen|ctr_sig~q ),
	.datab(!\start~input_o ),
	.datac(!\icontrol|counter6 [4]),
	.datad(!\imode1|mode[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\icontrol|Add4~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter6~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter6~24 .extended_lut = "off";
defparam \icontrol|counter6~24 .lut_mask = 64'h0B030B030BCF0BCF;
defparam \icontrol|counter6~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N14
dffeas \icontrol|counter6[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\icontrol|counter6~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter6 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter6[4] .is_wysiwyg = "true";
defparam \icontrol|counter6[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N15
cyclonev_lcell_comb \icontrol|Add4~73 (
// Equation(s):
// \icontrol|Add4~73_sumout  = SUM(( \icontrol|counter6 [5] ) + ( GND ) + ( \icontrol|Add4~98  ))
// \icontrol|Add4~74  = CARRY(( \icontrol|counter6 [5] ) + ( GND ) + ( \icontrol|Add4~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\icontrol|counter6 [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add4~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add4~73_sumout ),
	.cout(\icontrol|Add4~74 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add4~73 .extended_lut = "off";
defparam \icontrol|Add4~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \icontrol|Add4~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N48
cyclonev_lcell_comb \icontrol|counter6~18 (
// Equation(s):
// \icontrol|counter6~18_combout  = ( \iAddress_Gen|ctr_sig~q  & ( (!\start~input_o  & (\imode1|mode [1] & (\icontrol|Add4~73_sumout ))) # (\start~input_o  & (((\icontrol|counter6 [5])))) ) ) # ( !\iAddress_Gen|ctr_sig~q  & ( (!\imode1|mode [1] & 
// (((\icontrol|counter6 [5])))) # (\imode1|mode [1] & ((!\start~input_o  & (\icontrol|Add4~73_sumout )) # (\start~input_o  & ((\icontrol|counter6 [5]))))) ) )

	.dataa(!\imode1|mode [1]),
	.datab(!\start~input_o ),
	.datac(!\icontrol|Add4~73_sumout ),
	.datad(!\icontrol|counter6 [5]),
	.datae(gnd),
	.dataf(!\iAddress_Gen|ctr_sig~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter6~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter6~18 .extended_lut = "off";
defparam \icontrol|counter6~18 .lut_mask = 64'h04BF04BF04370437;
defparam \icontrol|counter6~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N50
dffeas \icontrol|counter6[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|counter6~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter6 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter6[5] .is_wysiwyg = "true";
defparam \icontrol|counter6[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N18
cyclonev_lcell_comb \icontrol|Add4~77 (
// Equation(s):
// \icontrol|Add4~77_sumout  = SUM(( \icontrol|counter6 [6] ) + ( GND ) + ( \icontrol|Add4~74  ))
// \icontrol|Add4~78  = CARRY(( \icontrol|counter6 [6] ) + ( GND ) + ( \icontrol|Add4~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\icontrol|counter6 [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add4~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add4~77_sumout ),
	.cout(\icontrol|Add4~78 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add4~77 .extended_lut = "off";
defparam \icontrol|Add4~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \icontrol|Add4~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N36
cyclonev_lcell_comb \icontrol|counter6~19 (
// Equation(s):
// \icontrol|counter6~19_combout  = ( \icontrol|Add4~77_sumout  & ( (!\start~input_o  & (((!\iAddress_Gen|ctr_sig~q  & \icontrol|counter6 [6])) # (\imode1|mode [1]))) # (\start~input_o  & (((\icontrol|counter6 [6])))) ) ) # ( !\icontrol|Add4~77_sumout  & ( 
// (\icontrol|counter6 [6] & (((!\iAddress_Gen|ctr_sig~q  & !\imode1|mode [1])) # (\start~input_o ))) ) )

	.dataa(!\iAddress_Gen|ctr_sig~q ),
	.datab(!\start~input_o ),
	.datac(!\imode1|mode [1]),
	.datad(!\icontrol|counter6 [6]),
	.datae(gnd),
	.dataf(!\icontrol|Add4~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter6~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter6~19 .extended_lut = "off";
defparam \icontrol|counter6~19 .lut_mask = 64'h00B300B30CBF0CBF;
defparam \icontrol|counter6~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N38
dffeas \icontrol|counter6[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|counter6~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter6 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter6[6] .is_wysiwyg = "true";
defparam \icontrol|counter6[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N21
cyclonev_lcell_comb \icontrol|Add4~81 (
// Equation(s):
// \icontrol|Add4~81_sumout  = SUM(( \icontrol|counter6 [7] ) + ( GND ) + ( \icontrol|Add4~78  ))
// \icontrol|Add4~82  = CARRY(( \icontrol|counter6 [7] ) + ( GND ) + ( \icontrol|Add4~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\icontrol|counter6 [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add4~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add4~81_sumout ),
	.cout(\icontrol|Add4~82 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add4~81 .extended_lut = "off";
defparam \icontrol|Add4~81 .lut_mask = 64'h0000FFFF000000FF;
defparam \icontrol|Add4~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N3
cyclonev_lcell_comb \icontrol|counter6~20 (
// Equation(s):
// \icontrol|counter6~20_combout  = ( \icontrol|counter6 [7] & ( \icontrol|Add4~81_sumout  & ( ((!\iAddress_Gen|ctr_sig~q ) # (\imode1|mode[1]~DUPLICATE_q )) # (\start~input_o ) ) ) ) # ( !\icontrol|counter6 [7] & ( \icontrol|Add4~81_sumout  & ( 
// (!\start~input_o  & \imode1|mode[1]~DUPLICATE_q ) ) ) ) # ( \icontrol|counter6 [7] & ( !\icontrol|Add4~81_sumout  & ( ((!\imode1|mode[1]~DUPLICATE_q  & !\iAddress_Gen|ctr_sig~q )) # (\start~input_o ) ) ) )

	.dataa(!\start~input_o ),
	.datab(!\imode1|mode[1]~DUPLICATE_q ),
	.datac(!\iAddress_Gen|ctr_sig~q ),
	.datad(gnd),
	.datae(!\icontrol|counter6 [7]),
	.dataf(!\icontrol|Add4~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter6~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter6~20 .extended_lut = "off";
defparam \icontrol|counter6~20 .lut_mask = 64'h0000D5D52222F7F7;
defparam \icontrol|counter6~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N5
dffeas \icontrol|counter6[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|counter6~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter6 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter6[7] .is_wysiwyg = "true";
defparam \icontrol|counter6[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N24
cyclonev_lcell_comb \icontrol|Add4~85 (
// Equation(s):
// \icontrol|Add4~85_sumout  = SUM(( \icontrol|counter6 [8] ) + ( GND ) + ( \icontrol|Add4~82  ))
// \icontrol|Add4~86  = CARRY(( \icontrol|counter6 [8] ) + ( GND ) + ( \icontrol|Add4~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\icontrol|counter6 [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add4~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add4~85_sumout ),
	.cout(\icontrol|Add4~86 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add4~85 .extended_lut = "off";
defparam \icontrol|Add4~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \icontrol|Add4~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N45
cyclonev_lcell_comb \icontrol|counter6~21 (
// Equation(s):
// \icontrol|counter6~21_combout  = ( \icontrol|counter6 [8] & ( \icontrol|Add4~85_sumout  & ( ((!\iAddress_Gen|ctr_sig~q ) # (\imode1|mode[1]~DUPLICATE_q )) # (\start~input_o ) ) ) ) # ( !\icontrol|counter6 [8] & ( \icontrol|Add4~85_sumout  & ( 
// (!\start~input_o  & \imode1|mode[1]~DUPLICATE_q ) ) ) ) # ( \icontrol|counter6 [8] & ( !\icontrol|Add4~85_sumout  & ( ((!\imode1|mode[1]~DUPLICATE_q  & !\iAddress_Gen|ctr_sig~q )) # (\start~input_o ) ) ) )

	.dataa(!\start~input_o ),
	.datab(!\imode1|mode[1]~DUPLICATE_q ),
	.datac(!\iAddress_Gen|ctr_sig~q ),
	.datad(gnd),
	.datae(!\icontrol|counter6 [8]),
	.dataf(!\icontrol|Add4~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter6~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter6~21 .extended_lut = "off";
defparam \icontrol|counter6~21 .lut_mask = 64'h0000D5D52222F7F7;
defparam \icontrol|counter6~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N47
dffeas \icontrol|counter6[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|counter6~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter6 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter6[8] .is_wysiwyg = "true";
defparam \icontrol|counter6[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N27
cyclonev_lcell_comb \icontrol|Add4~89 (
// Equation(s):
// \icontrol|Add4~89_sumout  = SUM(( \icontrol|counter6 [9] ) + ( GND ) + ( \icontrol|Add4~86  ))
// \icontrol|Add4~90  = CARRY(( \icontrol|counter6 [9] ) + ( GND ) + ( \icontrol|Add4~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\icontrol|counter6 [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add4~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add4~89_sumout ),
	.cout(\icontrol|Add4~90 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add4~89 .extended_lut = "off";
defparam \icontrol|Add4~89 .lut_mask = 64'h0000FFFF000000FF;
defparam \icontrol|Add4~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N9
cyclonev_lcell_comb \icontrol|counter6~22 (
// Equation(s):
// \icontrol|counter6~22_combout  = ( \icontrol|Add4~89_sumout  & ( (!\start~input_o  & (((!\iAddress_Gen|ctr_sig~q  & \icontrol|counter6 [9])) # (\imode1|mode[1]~DUPLICATE_q ))) # (\start~input_o  & (((\icontrol|counter6 [9])))) ) ) # ( 
// !\icontrol|Add4~89_sumout  & ( (\icontrol|counter6 [9] & (((!\iAddress_Gen|ctr_sig~q  & !\imode1|mode[1]~DUPLICATE_q )) # (\start~input_o ))) ) )

	.dataa(!\iAddress_Gen|ctr_sig~q ),
	.datab(!\start~input_o ),
	.datac(!\imode1|mode[1]~DUPLICATE_q ),
	.datad(!\icontrol|counter6 [9]),
	.datae(gnd),
	.dataf(!\icontrol|Add4~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter6~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter6~22 .extended_lut = "off";
defparam \icontrol|counter6~22 .lut_mask = 64'h00B300B30CBF0CBF;
defparam \icontrol|counter6~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N11
dffeas \icontrol|counter6[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|counter6~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter6 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter6[9] .is_wysiwyg = "true";
defparam \icontrol|counter6[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N30
cyclonev_lcell_comb \icontrol|Add4~93 (
// Equation(s):
// \icontrol|Add4~93_sumout  = SUM(( \icontrol|counter6 [10] ) + ( GND ) + ( \icontrol|Add4~90  ))
// \icontrol|Add4~94  = CARRY(( \icontrol|counter6 [10] ) + ( GND ) + ( \icontrol|Add4~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\icontrol|counter6 [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add4~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add4~93_sumout ),
	.cout(\icontrol|Add4~94 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add4~93 .extended_lut = "off";
defparam \icontrol|Add4~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \icontrol|Add4~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N33
cyclonev_lcell_comb \icontrol|counter6~23 (
// Equation(s):
// \icontrol|counter6~23_combout  = ( \icontrol|Add4~93_sumout  & ( (!\start~input_o  & (((!\iAddress_Gen|ctr_sig~q  & \icontrol|counter6 [10])) # (\imode1|mode [1]))) # (\start~input_o  & (((\icontrol|counter6 [10])))) ) ) # ( !\icontrol|Add4~93_sumout  & ( 
// (\icontrol|counter6 [10] & (((!\imode1|mode [1] & !\iAddress_Gen|ctr_sig~q )) # (\start~input_o ))) ) )

	.dataa(!\imode1|mode [1]),
	.datab(!\start~input_o ),
	.datac(!\iAddress_Gen|ctr_sig~q ),
	.datad(!\icontrol|counter6 [10]),
	.datae(gnd),
	.dataf(!\icontrol|Add4~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter6~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter6~23 .extended_lut = "off";
defparam \icontrol|counter6~23 .lut_mask = 64'h00B300B344F744F7;
defparam \icontrol|counter6~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N35
dffeas \icontrol|counter6[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|counter6~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter6 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter6[10] .is_wysiwyg = "true";
defparam \icontrol|counter6[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N33
cyclonev_lcell_comb \icontrol|Add4~49 (
// Equation(s):
// \icontrol|Add4~49_sumout  = SUM(( \icontrol|counter6 [11] ) + ( GND ) + ( \icontrol|Add4~94  ))
// \icontrol|Add4~50  = CARRY(( \icontrol|counter6 [11] ) + ( GND ) + ( \icontrol|Add4~94  ))

	.dataa(!\icontrol|counter6 [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add4~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add4~49_sumout ),
	.cout(\icontrol|Add4~50 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add4~49 .extended_lut = "off";
defparam \icontrol|Add4~49 .lut_mask = 64'h0000FFFF00005555;
defparam \icontrol|Add4~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N51
cyclonev_lcell_comb \icontrol|counter6~12 (
// Equation(s):
// \icontrol|counter6~12_combout  = ( \icontrol|Add4~49_sumout  & ( (!\start~input_o  & (((!\iAddress_Gen|ctr_sig~q  & \icontrol|counter6 [11])) # (\imode1|mode [1]))) # (\start~input_o  & (((\icontrol|counter6 [11])))) ) ) # ( !\icontrol|Add4~49_sumout  & ( 
// (\icontrol|counter6 [11] & (((!\imode1|mode [1] & !\iAddress_Gen|ctr_sig~q )) # (\start~input_o ))) ) )

	.dataa(!\imode1|mode [1]),
	.datab(!\start~input_o ),
	.datac(!\iAddress_Gen|ctr_sig~q ),
	.datad(!\icontrol|counter6 [11]),
	.datae(gnd),
	.dataf(!\icontrol|Add4~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter6~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter6~12 .extended_lut = "off";
defparam \icontrol|counter6~12 .lut_mask = 64'h00B300B344F744F7;
defparam \icontrol|counter6~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N53
dffeas \icontrol|counter6[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|counter6~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter6 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter6[11] .is_wysiwyg = "true";
defparam \icontrol|counter6[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N36
cyclonev_lcell_comb \icontrol|Add4~53 (
// Equation(s):
// \icontrol|Add4~53_sumout  = SUM(( \icontrol|counter6 [12] ) + ( GND ) + ( \icontrol|Add4~50  ))
// \icontrol|Add4~54  = CARRY(( \icontrol|counter6 [12] ) + ( GND ) + ( \icontrol|Add4~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\icontrol|counter6 [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add4~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add4~53_sumout ),
	.cout(\icontrol|Add4~54 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add4~53 .extended_lut = "off";
defparam \icontrol|Add4~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \icontrol|Add4~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N6
cyclonev_lcell_comb \icontrol|counter6~13 (
// Equation(s):
// \icontrol|counter6~13_combout  = ( \icontrol|Add4~53_sumout  & ( (!\start~input_o  & (((!\iAddress_Gen|ctr_sig~q  & \icontrol|counter6 [12])) # (\imode1|mode [1]))) # (\start~input_o  & (((\icontrol|counter6 [12])))) ) ) # ( !\icontrol|Add4~53_sumout  & ( 
// (\icontrol|counter6 [12] & (((!\iAddress_Gen|ctr_sig~q  & !\imode1|mode [1])) # (\start~input_o ))) ) )

	.dataa(!\iAddress_Gen|ctr_sig~q ),
	.datab(!\start~input_o ),
	.datac(!\imode1|mode [1]),
	.datad(!\icontrol|counter6 [12]),
	.datae(gnd),
	.dataf(!\icontrol|Add4~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter6~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter6~13 .extended_lut = "off";
defparam \icontrol|counter6~13 .lut_mask = 64'h00B300B30CBF0CBF;
defparam \icontrol|counter6~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N8
dffeas \icontrol|counter6[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|counter6~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter6 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter6[12] .is_wysiwyg = "true";
defparam \icontrol|counter6[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N39
cyclonev_lcell_comb \icontrol|Add4~57 (
// Equation(s):
// \icontrol|Add4~57_sumout  = SUM(( \icontrol|counter6 [13] ) + ( GND ) + ( \icontrol|Add4~54  ))
// \icontrol|Add4~58  = CARRY(( \icontrol|counter6 [13] ) + ( GND ) + ( \icontrol|Add4~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\icontrol|counter6 [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add4~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add4~57_sumout ),
	.cout(\icontrol|Add4~58 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add4~57 .extended_lut = "off";
defparam \icontrol|Add4~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \icontrol|Add4~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N9
cyclonev_lcell_comb \icontrol|counter6~14 (
// Equation(s):
// \icontrol|counter6~14_combout  = ( \icontrol|counter6 [13] & ( \icontrol|Add4~57_sumout  & ( ((!\iAddress_Gen|ctr_sig~q ) # (\imode1|mode[1]~DUPLICATE_q )) # (\start~input_o ) ) ) ) # ( !\icontrol|counter6 [13] & ( \icontrol|Add4~57_sumout  & ( 
// (!\start~input_o  & \imode1|mode[1]~DUPLICATE_q ) ) ) ) # ( \icontrol|counter6 [13] & ( !\icontrol|Add4~57_sumout  & ( ((!\imode1|mode[1]~DUPLICATE_q  & !\iAddress_Gen|ctr_sig~q )) # (\start~input_o ) ) ) )

	.dataa(!\start~input_o ),
	.datab(!\imode1|mode[1]~DUPLICATE_q ),
	.datac(!\iAddress_Gen|ctr_sig~q ),
	.datad(gnd),
	.datae(!\icontrol|counter6 [13]),
	.dataf(!\icontrol|Add4~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter6~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter6~14 .extended_lut = "off";
defparam \icontrol|counter6~14 .lut_mask = 64'h0000D5D52222F7F7;
defparam \icontrol|counter6~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N11
dffeas \icontrol|counter6[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|counter6~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter6 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter6[13] .is_wysiwyg = "true";
defparam \icontrol|counter6[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N42
cyclonev_lcell_comb \icontrol|Add4~61 (
// Equation(s):
// \icontrol|Add4~61_sumout  = SUM(( \icontrol|counter6 [14] ) + ( GND ) + ( \icontrol|Add4~58  ))
// \icontrol|Add4~62  = CARRY(( \icontrol|counter6 [14] ) + ( GND ) + ( \icontrol|Add4~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\icontrol|counter6 [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add4~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add4~61_sumout ),
	.cout(\icontrol|Add4~62 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add4~61 .extended_lut = "off";
defparam \icontrol|Add4~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \icontrol|Add4~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N3
cyclonev_lcell_comb \icontrol|counter6~15 (
// Equation(s):
// \icontrol|counter6~15_combout  = ( \icontrol|Add4~61_sumout  & ( (!\start~input_o  & (((!\iAddress_Gen|ctr_sig~q  & \icontrol|counter6 [14])) # (\imode1|mode[1]~DUPLICATE_q ))) # (\start~input_o  & (((\icontrol|counter6 [14])))) ) ) # ( 
// !\icontrol|Add4~61_sumout  & ( (\icontrol|counter6 [14] & (((!\iAddress_Gen|ctr_sig~q  & !\imode1|mode[1]~DUPLICATE_q )) # (\start~input_o ))) ) )

	.dataa(!\iAddress_Gen|ctr_sig~q ),
	.datab(!\start~input_o ),
	.datac(!\imode1|mode[1]~DUPLICATE_q ),
	.datad(!\icontrol|counter6 [14]),
	.datae(gnd),
	.dataf(!\icontrol|Add4~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter6~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter6~15 .extended_lut = "off";
defparam \icontrol|counter6~15 .lut_mask = 64'h00B300B30CBF0CBF;
defparam \icontrol|counter6~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N5
dffeas \icontrol|counter6[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|counter6~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter6 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter6[14] .is_wysiwyg = "true";
defparam \icontrol|counter6[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N45
cyclonev_lcell_comb \icontrol|Add4~65 (
// Equation(s):
// \icontrol|Add4~65_sumout  = SUM(( \icontrol|counter6 [15] ) + ( GND ) + ( \icontrol|Add4~62  ))
// \icontrol|Add4~66  = CARRY(( \icontrol|counter6 [15] ) + ( GND ) + ( \icontrol|Add4~62  ))

	.dataa(!\icontrol|counter6 [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add4~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add4~65_sumout ),
	.cout(\icontrol|Add4~66 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add4~65 .extended_lut = "off";
defparam \icontrol|Add4~65 .lut_mask = 64'h0000FFFF00005555;
defparam \icontrol|Add4~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N54
cyclonev_lcell_comb \icontrol|counter6~16 (
// Equation(s):
// \icontrol|counter6~16_combout  = ( \icontrol|Add4~65_sumout  & ( (!\start~input_o  & (((!\iAddress_Gen|ctr_sig~q  & \icontrol|counter6 [15])) # (\imode1|mode [1]))) # (\start~input_o  & (((\icontrol|counter6 [15])))) ) ) # ( !\icontrol|Add4~65_sumout  & ( 
// (\icontrol|counter6 [15] & (((!\iAddress_Gen|ctr_sig~q  & !\imode1|mode [1])) # (\start~input_o ))) ) )

	.dataa(!\iAddress_Gen|ctr_sig~q ),
	.datab(!\start~input_o ),
	.datac(!\imode1|mode [1]),
	.datad(!\icontrol|counter6 [15]),
	.datae(gnd),
	.dataf(!\icontrol|Add4~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter6~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter6~16 .extended_lut = "off";
defparam \icontrol|counter6~16 .lut_mask = 64'h00B300B30CBF0CBF;
defparam \icontrol|counter6~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N56
dffeas \icontrol|counter6[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|counter6~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter6 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter6[15] .is_wysiwyg = "true";
defparam \icontrol|counter6[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N48
cyclonev_lcell_comb \icontrol|Add4~69 (
// Equation(s):
// \icontrol|Add4~69_sumout  = SUM(( \icontrol|counter6 [16] ) + ( GND ) + ( \icontrol|Add4~66  ))
// \icontrol|Add4~70  = CARRY(( \icontrol|counter6 [16] ) + ( GND ) + ( \icontrol|Add4~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\icontrol|counter6 [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add4~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add4~69_sumout ),
	.cout(\icontrol|Add4~70 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add4~69 .extended_lut = "off";
defparam \icontrol|Add4~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \icontrol|Add4~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N39
cyclonev_lcell_comb \icontrol|counter6~17 (
// Equation(s):
// \icontrol|counter6~17_combout  = ( \icontrol|Add4~69_sumout  & ( (!\start~input_o  & (((!\iAddress_Gen|ctr_sig~q  & \icontrol|counter6 [16])) # (\imode1|mode[1]~DUPLICATE_q ))) # (\start~input_o  & (((\icontrol|counter6 [16])))) ) ) # ( 
// !\icontrol|Add4~69_sumout  & ( (\icontrol|counter6 [16] & (((!\iAddress_Gen|ctr_sig~q  & !\imode1|mode[1]~DUPLICATE_q )) # (\start~input_o ))) ) )

	.dataa(!\iAddress_Gen|ctr_sig~q ),
	.datab(!\start~input_o ),
	.datac(!\imode1|mode[1]~DUPLICATE_q ),
	.datad(!\icontrol|counter6 [16]),
	.datae(gnd),
	.dataf(!\icontrol|Add4~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter6~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter6~17 .extended_lut = "off";
defparam \icontrol|counter6~17 .lut_mask = 64'h00B300B30CBF0CBF;
defparam \icontrol|counter6~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N41
dffeas \icontrol|counter6[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|counter6~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter6 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter6[16] .is_wysiwyg = "true";
defparam \icontrol|counter6[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N51
cyclonev_lcell_comb \icontrol|Add4~25 (
// Equation(s):
// \icontrol|Add4~25_sumout  = SUM(( \icontrol|counter6 [17] ) + ( GND ) + ( \icontrol|Add4~70  ))
// \icontrol|Add4~26  = CARRY(( \icontrol|counter6 [17] ) + ( GND ) + ( \icontrol|Add4~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\icontrol|counter6 [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add4~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add4~25_sumout ),
	.cout(\icontrol|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add4~25 .extended_lut = "off";
defparam \icontrol|Add4~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \icontrol|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N27
cyclonev_lcell_comb \icontrol|counter6~6 (
// Equation(s):
// \icontrol|counter6~6_combout  = ( \icontrol|counter6 [17] & ( \icontrol|Add4~25_sumout  & ( ((!\iAddress_Gen|ctr_sig~q ) # (\imode1|mode[1]~DUPLICATE_q )) # (\start~input_o ) ) ) ) # ( !\icontrol|counter6 [17] & ( \icontrol|Add4~25_sumout  & ( 
// (!\start~input_o  & \imode1|mode[1]~DUPLICATE_q ) ) ) ) # ( \icontrol|counter6 [17] & ( !\icontrol|Add4~25_sumout  & ( ((!\imode1|mode[1]~DUPLICATE_q  & !\iAddress_Gen|ctr_sig~q )) # (\start~input_o ) ) ) )

	.dataa(!\start~input_o ),
	.datab(!\imode1|mode[1]~DUPLICATE_q ),
	.datac(!\iAddress_Gen|ctr_sig~q ),
	.datad(gnd),
	.datae(!\icontrol|counter6 [17]),
	.dataf(!\icontrol|Add4~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter6~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter6~6 .extended_lut = "off";
defparam \icontrol|counter6~6 .lut_mask = 64'h0000D5D52222F7F7;
defparam \icontrol|counter6~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N29
dffeas \icontrol|counter6[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|counter6~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter6 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter6[17] .is_wysiwyg = "true";
defparam \icontrol|counter6[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N54
cyclonev_lcell_comb \icontrol|Add4~29 (
// Equation(s):
// \icontrol|Add4~29_sumout  = SUM(( \icontrol|counter6 [18] ) + ( GND ) + ( \icontrol|Add4~26  ))
// \icontrol|Add4~30  = CARRY(( \icontrol|counter6 [18] ) + ( GND ) + ( \icontrol|Add4~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\icontrol|counter6 [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add4~29_sumout ),
	.cout(\icontrol|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add4~29 .extended_lut = "off";
defparam \icontrol|Add4~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \icontrol|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N30
cyclonev_lcell_comb \icontrol|counter6~7 (
// Equation(s):
// \icontrol|counter6~7_combout  = ( \icontrol|counter6 [18] & ( \icontrol|Add4~29_sumout  & ( ((!\iAddress_Gen|ctr_sig~q ) # (\start~input_o )) # (\imode1|mode[1]~DUPLICATE_q ) ) ) ) # ( !\icontrol|counter6 [18] & ( \icontrol|Add4~29_sumout  & ( 
// (\imode1|mode[1]~DUPLICATE_q  & !\start~input_o ) ) ) ) # ( \icontrol|counter6 [18] & ( !\icontrol|Add4~29_sumout  & ( ((!\imode1|mode[1]~DUPLICATE_q  & !\iAddress_Gen|ctr_sig~q )) # (\start~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\imode1|mode[1]~DUPLICATE_q ),
	.datac(!\start~input_o ),
	.datad(!\iAddress_Gen|ctr_sig~q ),
	.datae(!\icontrol|counter6 [18]),
	.dataf(!\icontrol|Add4~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter6~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter6~7 .extended_lut = "off";
defparam \icontrol|counter6~7 .lut_mask = 64'h0000CF0F3030FF3F;
defparam \icontrol|counter6~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N32
dffeas \icontrol|counter6[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|counter6~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter6 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter6[18] .is_wysiwyg = "true";
defparam \icontrol|counter6[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N57
cyclonev_lcell_comb \icontrol|Add4~33 (
// Equation(s):
// \icontrol|Add4~33_sumout  = SUM(( \icontrol|counter6 [19] ) + ( GND ) + ( \icontrol|Add4~30  ))
// \icontrol|Add4~34  = CARRY(( \icontrol|counter6 [19] ) + ( GND ) + ( \icontrol|Add4~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\icontrol|counter6 [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add4~33_sumout ),
	.cout(\icontrol|Add4~34 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add4~33 .extended_lut = "off";
defparam \icontrol|Add4~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \icontrol|Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N15
cyclonev_lcell_comb \icontrol|counter6~8 (
// Equation(s):
// \icontrol|counter6~8_combout  = ( \icontrol|counter6 [19] & ( \icontrol|Add4~33_sumout  & ( ((!\iAddress_Gen|ctr_sig~q ) # (\imode1|mode[1]~DUPLICATE_q )) # (\start~input_o ) ) ) ) # ( !\icontrol|counter6 [19] & ( \icontrol|Add4~33_sumout  & ( 
// (!\start~input_o  & \imode1|mode[1]~DUPLICATE_q ) ) ) ) # ( \icontrol|counter6 [19] & ( !\icontrol|Add4~33_sumout  & ( ((!\imode1|mode[1]~DUPLICATE_q  & !\iAddress_Gen|ctr_sig~q )) # (\start~input_o ) ) ) )

	.dataa(!\start~input_o ),
	.datab(!\imode1|mode[1]~DUPLICATE_q ),
	.datac(!\iAddress_Gen|ctr_sig~q ),
	.datad(gnd),
	.datae(!\icontrol|counter6 [19]),
	.dataf(!\icontrol|Add4~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter6~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter6~8 .extended_lut = "off";
defparam \icontrol|counter6~8 .lut_mask = 64'h0000D5D52222F7F7;
defparam \icontrol|counter6~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N17
dffeas \icontrol|counter6[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|counter6~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter6 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter6[19] .is_wysiwyg = "true";
defparam \icontrol|counter6[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N0
cyclonev_lcell_comb \icontrol|Add4~37 (
// Equation(s):
// \icontrol|Add4~37_sumout  = SUM(( \icontrol|counter6 [20] ) + ( GND ) + ( \icontrol|Add4~34  ))
// \icontrol|Add4~38  = CARRY(( \icontrol|counter6 [20] ) + ( GND ) + ( \icontrol|Add4~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\icontrol|counter6 [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add4~37_sumout ),
	.cout(\icontrol|Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add4~37 .extended_lut = "off";
defparam \icontrol|Add4~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \icontrol|Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N54
cyclonev_lcell_comb \icontrol|counter6~9 (
// Equation(s):
// \icontrol|counter6~9_combout  = ( \icontrol|counter6 [20] & ( \icontrol|Add4~37_sumout  & ( ((!\iAddress_Gen|ctr_sig~q ) # (\start~input_o )) # (\imode1|mode[1]~DUPLICATE_q ) ) ) ) # ( !\icontrol|counter6 [20] & ( \icontrol|Add4~37_sumout  & ( 
// (\imode1|mode[1]~DUPLICATE_q  & !\start~input_o ) ) ) ) # ( \icontrol|counter6 [20] & ( !\icontrol|Add4~37_sumout  & ( ((!\imode1|mode[1]~DUPLICATE_q  & !\iAddress_Gen|ctr_sig~q )) # (\start~input_o ) ) ) )

	.dataa(!\imode1|mode[1]~DUPLICATE_q ),
	.datab(!\start~input_o ),
	.datac(!\iAddress_Gen|ctr_sig~q ),
	.datad(gnd),
	.datae(!\icontrol|counter6 [20]),
	.dataf(!\icontrol|Add4~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter6~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter6~9 .extended_lut = "off";
defparam \icontrol|counter6~9 .lut_mask = 64'h0000B3B34444F7F7;
defparam \icontrol|counter6~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N56
dffeas \icontrol|counter6[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|counter6~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter6 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter6[20] .is_wysiwyg = "true";
defparam \icontrol|counter6[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N3
cyclonev_lcell_comb \icontrol|Add4~41 (
// Equation(s):
// \icontrol|Add4~41_sumout  = SUM(( \icontrol|counter6 [21] ) + ( GND ) + ( \icontrol|Add4~38  ))
// \icontrol|Add4~42  = CARRY(( \icontrol|counter6 [21] ) + ( GND ) + ( \icontrol|Add4~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\icontrol|counter6 [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add4~41_sumout ),
	.cout(\icontrol|Add4~42 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add4~41 .extended_lut = "off";
defparam \icontrol|Add4~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \icontrol|Add4~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N39
cyclonev_lcell_comb \icontrol|counter6~10 (
// Equation(s):
// \icontrol|counter6~10_combout  = ( \icontrol|Add4~41_sumout  & ( (!\start~input_o  & (((!\iAddress_Gen|ctr_sig~q  & \icontrol|counter6 [21])) # (\imode1|mode[1]~DUPLICATE_q ))) # (\start~input_o  & (((\icontrol|counter6 [21])))) ) ) # ( 
// !\icontrol|Add4~41_sumout  & ( (\icontrol|counter6 [21] & (((!\imode1|mode[1]~DUPLICATE_q  & !\iAddress_Gen|ctr_sig~q )) # (\start~input_o ))) ) )

	.dataa(!\imode1|mode[1]~DUPLICATE_q ),
	.datab(!\iAddress_Gen|ctr_sig~q ),
	.datac(!\start~input_o ),
	.datad(!\icontrol|counter6 [21]),
	.datae(gnd),
	.dataf(!\icontrol|Add4~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter6~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter6~10 .extended_lut = "off";
defparam \icontrol|counter6~10 .lut_mask = 64'h008F008F50DF50DF;
defparam \icontrol|counter6~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N41
dffeas \icontrol|counter6[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|counter6~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter6 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter6[21] .is_wysiwyg = "true";
defparam \icontrol|counter6[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N6
cyclonev_lcell_comb \icontrol|Add4~45 (
// Equation(s):
// \icontrol|Add4~45_sumout  = SUM(( \icontrol|counter6 [22] ) + ( GND ) + ( \icontrol|Add4~42  ))
// \icontrol|Add4~46  = CARRY(( \icontrol|counter6 [22] ) + ( GND ) + ( \icontrol|Add4~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\icontrol|counter6 [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add4~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add4~45_sumout ),
	.cout(\icontrol|Add4~46 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add4~45 .extended_lut = "off";
defparam \icontrol|Add4~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \icontrol|Add4~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N54
cyclonev_lcell_comb \icontrol|counter6~11 (
// Equation(s):
// \icontrol|counter6~11_combout  = ( \icontrol|Add4~45_sumout  & ( (!\start~input_o  & (((!\iAddress_Gen|ctr_sig~q  & \icontrol|counter6 [22])) # (\imode1|mode[1]~DUPLICATE_q ))) # (\start~input_o  & (((\icontrol|counter6 [22])))) ) ) # ( 
// !\icontrol|Add4~45_sumout  & ( (\icontrol|counter6 [22] & (((!\imode1|mode[1]~DUPLICATE_q  & !\iAddress_Gen|ctr_sig~q )) # (\start~input_o ))) ) )

	.dataa(!\imode1|mode[1]~DUPLICATE_q ),
	.datab(!\iAddress_Gen|ctr_sig~q ),
	.datac(!\start~input_o ),
	.datad(!\icontrol|counter6 [22]),
	.datae(gnd),
	.dataf(!\icontrol|Add4~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter6~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter6~11 .extended_lut = "off";
defparam \icontrol|counter6~11 .lut_mask = 64'h008F008F50DF50DF;
defparam \icontrol|counter6~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N56
dffeas \icontrol|counter6[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|counter6~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter6 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter6[22] .is_wysiwyg = "true";
defparam \icontrol|counter6[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N9
cyclonev_lcell_comb \icontrol|Add4~1 (
// Equation(s):
// \icontrol|Add4~1_sumout  = SUM(( \icontrol|counter6 [23] ) + ( GND ) + ( \icontrol|Add4~46  ))
// \icontrol|Add4~2  = CARRY(( \icontrol|counter6 [23] ) + ( GND ) + ( \icontrol|Add4~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\icontrol|counter6 [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add4~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add4~1_sumout ),
	.cout(\icontrol|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add4~1 .extended_lut = "off";
defparam \icontrol|Add4~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \icontrol|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N51
cyclonev_lcell_comb \icontrol|counter6~0 (
// Equation(s):
// \icontrol|counter6~0_combout  = ( \icontrol|counter6 [23] & ( \icontrol|Add4~1_sumout  & ( ((!\iAddress_Gen|ctr_sig~q ) # (\start~input_o )) # (\imode1|mode[1]~DUPLICATE_q ) ) ) ) # ( !\icontrol|counter6 [23] & ( \icontrol|Add4~1_sumout  & ( 
// (\imode1|mode[1]~DUPLICATE_q  & !\start~input_o ) ) ) ) # ( \icontrol|counter6 [23] & ( !\icontrol|Add4~1_sumout  & ( ((!\imode1|mode[1]~DUPLICATE_q  & !\iAddress_Gen|ctr_sig~q )) # (\start~input_o ) ) ) )

	.dataa(!\imode1|mode[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\start~input_o ),
	.datad(!\iAddress_Gen|ctr_sig~q ),
	.datae(!\icontrol|counter6 [23]),
	.dataf(!\icontrol|Add4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter6~0 .extended_lut = "off";
defparam \icontrol|counter6~0 .lut_mask = 64'h0000AF0F5050FF5F;
defparam \icontrol|counter6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N53
dffeas \icontrol|counter6[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|counter6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter6 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter6[23] .is_wysiwyg = "true";
defparam \icontrol|counter6[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N12
cyclonev_lcell_comb \icontrol|Add4~5 (
// Equation(s):
// \icontrol|Add4~5_sumout  = SUM(( \icontrol|counter6 [24] ) + ( GND ) + ( \icontrol|Add4~2  ))
// \icontrol|Add4~6  = CARRY(( \icontrol|counter6 [24] ) + ( GND ) + ( \icontrol|Add4~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\icontrol|counter6 [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add4~5_sumout ),
	.cout(\icontrol|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add4~5 .extended_lut = "off";
defparam \icontrol|Add4~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \icontrol|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N51
cyclonev_lcell_comb \icontrol|counter6~1 (
// Equation(s):
// \icontrol|counter6~1_combout  = ( \icontrol|Add4~5_sumout  & ( (!\start~input_o  & (((!\iAddress_Gen|ctr_sig~q  & \icontrol|counter6 [24])) # (\imode1|mode[1]~DUPLICATE_q ))) # (\start~input_o  & (((\icontrol|counter6 [24])))) ) ) # ( 
// !\icontrol|Add4~5_sumout  & ( (\icontrol|counter6 [24] & (((!\imode1|mode[1]~DUPLICATE_q  & !\iAddress_Gen|ctr_sig~q )) # (\start~input_o ))) ) )

	.dataa(!\imode1|mode[1]~DUPLICATE_q ),
	.datab(!\iAddress_Gen|ctr_sig~q ),
	.datac(!\start~input_o ),
	.datad(!\icontrol|counter6 [24]),
	.datae(gnd),
	.dataf(!\icontrol|Add4~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter6~1 .extended_lut = "off";
defparam \icontrol|counter6~1 .lut_mask = 64'h008F008F50DF50DF;
defparam \icontrol|counter6~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N53
dffeas \icontrol|counter6[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|counter6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter6 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter6[24] .is_wysiwyg = "true";
defparam \icontrol|counter6[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N15
cyclonev_lcell_comb \icontrol|Add4~9 (
// Equation(s):
// \icontrol|Add4~9_sumout  = SUM(( \icontrol|counter6 [25] ) + ( GND ) + ( \icontrol|Add4~6  ))
// \icontrol|Add4~10  = CARRY(( \icontrol|counter6 [25] ) + ( GND ) + ( \icontrol|Add4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\icontrol|counter6 [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add4~9_sumout ),
	.cout(\icontrol|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add4~9 .extended_lut = "off";
defparam \icontrol|Add4~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \icontrol|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N9
cyclonev_lcell_comb \icontrol|counter6~2 (
// Equation(s):
// \icontrol|counter6~2_combout  = ( \icontrol|counter6 [25] & ( \icontrol|Add4~9_sumout  & ( ((!\iAddress_Gen|ctr_sig~q ) # (\start~input_o )) # (\imode1|mode[1]~DUPLICATE_q ) ) ) ) # ( !\icontrol|counter6 [25] & ( \icontrol|Add4~9_sumout  & ( 
// (\imode1|mode[1]~DUPLICATE_q  & !\start~input_o ) ) ) ) # ( \icontrol|counter6 [25] & ( !\icontrol|Add4~9_sumout  & ( ((!\imode1|mode[1]~DUPLICATE_q  & !\iAddress_Gen|ctr_sig~q )) # (\start~input_o ) ) ) )

	.dataa(!\imode1|mode[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\start~input_o ),
	.datad(!\iAddress_Gen|ctr_sig~q ),
	.datae(!\icontrol|counter6 [25]),
	.dataf(!\icontrol|Add4~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter6~2 .extended_lut = "off";
defparam \icontrol|counter6~2 .lut_mask = 64'h0000AF0F5050FF5F;
defparam \icontrol|counter6~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N11
dffeas \icontrol|counter6[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|counter6~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter6 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter6[25] .is_wysiwyg = "true";
defparam \icontrol|counter6[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N18
cyclonev_lcell_comb \icontrol|Add4~13 (
// Equation(s):
// \icontrol|Add4~13_sumout  = SUM(( \icontrol|counter6 [26] ) + ( GND ) + ( \icontrol|Add4~10  ))
// \icontrol|Add4~14  = CARRY(( \icontrol|counter6 [26] ) + ( GND ) + ( \icontrol|Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\icontrol|counter6 [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add4~13_sumout ),
	.cout(\icontrol|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add4~13 .extended_lut = "off";
defparam \icontrol|Add4~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \icontrol|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N27
cyclonev_lcell_comb \icontrol|counter6~3 (
// Equation(s):
// \icontrol|counter6~3_combout  = ( \icontrol|Add4~13_sumout  & ( (!\start~input_o  & (((!\iAddress_Gen|ctr_sig~q  & \icontrol|counter6 [26])) # (\imode1|mode[1]~DUPLICATE_q ))) # (\start~input_o  & (((\icontrol|counter6 [26])))) ) ) # ( 
// !\icontrol|Add4~13_sumout  & ( (\icontrol|counter6 [26] & (((!\imode1|mode[1]~DUPLICATE_q  & !\iAddress_Gen|ctr_sig~q )) # (\start~input_o ))) ) )

	.dataa(!\imode1|mode[1]~DUPLICATE_q ),
	.datab(!\start~input_o ),
	.datac(!\iAddress_Gen|ctr_sig~q ),
	.datad(!\icontrol|counter6 [26]),
	.datae(gnd),
	.dataf(!\icontrol|Add4~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter6~3 .extended_lut = "off";
defparam \icontrol|counter6~3 .lut_mask = 64'h00B300B344F744F7;
defparam \icontrol|counter6~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N29
dffeas \icontrol|counter6[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|counter6~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter6 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter6[26] .is_wysiwyg = "true";
defparam \icontrol|counter6[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N21
cyclonev_lcell_comb \icontrol|Add4~17 (
// Equation(s):
// \icontrol|Add4~17_sumout  = SUM(( \icontrol|counter6 [27] ) + ( GND ) + ( \icontrol|Add4~14  ))
// \icontrol|Add4~18  = CARRY(( \icontrol|counter6 [27] ) + ( GND ) + ( \icontrol|Add4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\icontrol|counter6 [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add4~17_sumout ),
	.cout(\icontrol|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add4~17 .extended_lut = "off";
defparam \icontrol|Add4~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \icontrol|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N57
cyclonev_lcell_comb \icontrol|counter6~4 (
// Equation(s):
// \icontrol|counter6~4_combout  = ( \icontrol|Add4~17_sumout  & ( (!\start~input_o  & (((!\iAddress_Gen|ctr_sig~q  & \icontrol|counter6 [27])) # (\imode1|mode[1]~DUPLICATE_q ))) # (\start~input_o  & (((\icontrol|counter6 [27])))) ) ) # ( 
// !\icontrol|Add4~17_sumout  & ( (\icontrol|counter6 [27] & (((!\imode1|mode[1]~DUPLICATE_q  & !\iAddress_Gen|ctr_sig~q )) # (\start~input_o ))) ) )

	.dataa(!\imode1|mode[1]~DUPLICATE_q ),
	.datab(!\iAddress_Gen|ctr_sig~q ),
	.datac(!\start~input_o ),
	.datad(!\icontrol|counter6 [27]),
	.datae(gnd),
	.dataf(!\icontrol|Add4~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter6~4 .extended_lut = "off";
defparam \icontrol|counter6~4 .lut_mask = 64'h008F008F50DF50DF;
defparam \icontrol|counter6~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N59
dffeas \icontrol|counter6[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|counter6~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter6 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter6[27] .is_wysiwyg = "true";
defparam \icontrol|counter6[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N24
cyclonev_lcell_comb \icontrol|Add4~21 (
// Equation(s):
// \icontrol|Add4~21_sumout  = SUM(( \icontrol|counter6 [28] ) + ( GND ) + ( \icontrol|Add4~18  ))
// \icontrol|Add4~22  = CARRY(( \icontrol|counter6 [28] ) + ( GND ) + ( \icontrol|Add4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\icontrol|counter6 [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add4~21_sumout ),
	.cout(\icontrol|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add4~21 .extended_lut = "off";
defparam \icontrol|Add4~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \icontrol|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N36
cyclonev_lcell_comb \icontrol|counter6~5 (
// Equation(s):
// \icontrol|counter6~5_combout  = ( \icontrol|Add4~21_sumout  & ( (!\start~input_o  & (((!\iAddress_Gen|ctr_sig~q  & \icontrol|counter6 [28])) # (\imode1|mode[1]~DUPLICATE_q ))) # (\start~input_o  & (((\icontrol|counter6 [28])))) ) ) # ( 
// !\icontrol|Add4~21_sumout  & ( (\icontrol|counter6 [28] & (((!\imode1|mode[1]~DUPLICATE_q  & !\iAddress_Gen|ctr_sig~q )) # (\start~input_o ))) ) )

	.dataa(!\imode1|mode[1]~DUPLICATE_q ),
	.datab(!\iAddress_Gen|ctr_sig~q ),
	.datac(!\start~input_o ),
	.datad(!\icontrol|counter6 [28]),
	.datae(gnd),
	.dataf(!\icontrol|Add4~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter6~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter6~5 .extended_lut = "off";
defparam \icontrol|counter6~5 .lut_mask = 64'h008F008F50DF50DF;
defparam \icontrol|counter6~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N38
dffeas \icontrol|counter6[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|counter6~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter6 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter6[28] .is_wysiwyg = "true";
defparam \icontrol|counter6[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N42
cyclonev_lcell_comb \icontrol|done~0 (
// Equation(s):
// \icontrol|done~0_combout  = ( !\icontrol|counter6 [27] & ( !\icontrol|counter6 [24] & ( (!\icontrol|counter6 [26] & (!\icontrol|counter6 [25] & (!\icontrol|counter6 [23] & !\icontrol|counter6 [28]))) ) ) )

	.dataa(!\icontrol|counter6 [26]),
	.datab(!\icontrol|counter6 [25]),
	.datac(!\icontrol|counter6 [23]),
	.datad(!\icontrol|counter6 [28]),
	.datae(!\icontrol|counter6 [27]),
	.dataf(!\icontrol|counter6 [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|done~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|done~0 .extended_lut = "off";
defparam \icontrol|done~0 .lut_mask = 64'h8000000000000000;
defparam \icontrol|done~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N18
cyclonev_lcell_comb \icontrol|done~2 (
// Equation(s):
// \icontrol|done~2_combout  = ( !\icontrol|counter6 [14] & ( !\icontrol|counter6 [16] & ( (!\icontrol|counter6 [15] & (!\icontrol|counter6 [12] & (!\icontrol|counter6 [11] & !\icontrol|counter6 [13]))) ) ) )

	.dataa(!\icontrol|counter6 [15]),
	.datab(!\icontrol|counter6 [12]),
	.datac(!\icontrol|counter6 [11]),
	.datad(!\icontrol|counter6 [13]),
	.datae(!\icontrol|counter6 [14]),
	.dataf(!\icontrol|counter6 [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|done~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|done~2 .extended_lut = "off";
defparam \icontrol|done~2 .lut_mask = 64'h8000000000000000;
defparam \icontrol|done~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N15
cyclonev_lcell_comb \icontrol|done~3 (
// Equation(s):
// \icontrol|done~3_combout  = ( !\icontrol|counter6 [6] & ( !\icontrol|counter6 [8] & ( (!\icontrol|counter6 [10] & (!\icontrol|counter6 [5] & (!\icontrol|counter6 [9] & \icontrol|counter6 [7]))) ) ) )

	.dataa(!\icontrol|counter6 [10]),
	.datab(!\icontrol|counter6 [5]),
	.datac(!\icontrol|counter6 [9]),
	.datad(!\icontrol|counter6 [7]),
	.datae(!\icontrol|counter6 [6]),
	.dataf(!\icontrol|counter6 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|done~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|done~3 .extended_lut = "off";
defparam \icontrol|done~3 .lut_mask = 64'h0080000000000000;
defparam \icontrol|done~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N42
cyclonev_lcell_comb \icontrol|done~4 (
// Equation(s):
// \icontrol|done~4_combout  = ( !\icontrol|counter6 [2] & ( \icontrol|counter6 [0] & ( (\imode1|mode [0] & (!\icontrol|counter6 [3] & !\icontrol|counter6 [1])) ) ) )

	.dataa(!\imode1|mode [0]),
	.datab(!\icontrol|counter6 [3]),
	.datac(!\icontrol|counter6 [1]),
	.datad(gnd),
	.datae(!\icontrol|counter6 [2]),
	.dataf(!\icontrol|counter6 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|done~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|done~4 .extended_lut = "off";
defparam \icontrol|done~4 .lut_mask = 64'h0000000040400000;
defparam \icontrol|done~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N27
cyclonev_lcell_comb \icontrol|Add4~117 (
// Equation(s):
// \icontrol|Add4~117_sumout  = SUM(( \icontrol|counter6 [29] ) + ( GND ) + ( \icontrol|Add4~22  ))
// \icontrol|Add4~118  = CARRY(( \icontrol|counter6 [29] ) + ( GND ) + ( \icontrol|Add4~22  ))

	.dataa(!\icontrol|counter6 [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add4~117_sumout ),
	.cout(\icontrol|Add4~118 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add4~117 .extended_lut = "off";
defparam \icontrol|Add4~117 .lut_mask = 64'h0000FFFF00005555;
defparam \icontrol|Add4~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N48
cyclonev_lcell_comb \icontrol|counter6~29 (
// Equation(s):
// \icontrol|counter6~29_combout  = ( \icontrol|Add4~117_sumout  & ( (!\start~input_o  & (((!\iAddress_Gen|ctr_sig~q  & \icontrol|counter6 [29])) # (\imode1|mode[1]~DUPLICATE_q ))) # (\start~input_o  & (((\icontrol|counter6 [29])))) ) ) # ( 
// !\icontrol|Add4~117_sumout  & ( (\icontrol|counter6 [29] & (((!\imode1|mode[1]~DUPLICATE_q  & !\iAddress_Gen|ctr_sig~q )) # (\start~input_o ))) ) )

	.dataa(!\imode1|mode[1]~DUPLICATE_q ),
	.datab(!\iAddress_Gen|ctr_sig~q ),
	.datac(!\start~input_o ),
	.datad(!\icontrol|counter6 [29]),
	.datae(gnd),
	.dataf(!\icontrol|Add4~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter6~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter6~29 .extended_lut = "off";
defparam \icontrol|counter6~29 .lut_mask = 64'h008F008F50DF50DF;
defparam \icontrol|counter6~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N50
dffeas \icontrol|counter6[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|counter6~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter6 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter6[29] .is_wysiwyg = "true";
defparam \icontrol|counter6[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N30
cyclonev_lcell_comb \icontrol|Add4~121 (
// Equation(s):
// \icontrol|Add4~121_sumout  = SUM(( \icontrol|counter6 [30] ) + ( GND ) + ( \icontrol|Add4~118  ))
// \icontrol|Add4~122  = CARRY(( \icontrol|counter6 [30] ) + ( GND ) + ( \icontrol|Add4~118  ))

	.dataa(gnd),
	.datab(!\icontrol|counter6 [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add4~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add4~121_sumout ),
	.cout(\icontrol|Add4~122 ),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add4~121 .extended_lut = "off";
defparam \icontrol|Add4~121 .lut_mask = 64'h0000FFFF00003333;
defparam \icontrol|Add4~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N45
cyclonev_lcell_comb \icontrol|counter6~30 (
// Equation(s):
// \icontrol|counter6~30_combout  = ( \icontrol|Add4~121_sumout  & ( (!\start~input_o  & (((!\iAddress_Gen|ctr_sig~q  & \icontrol|counter6 [30])) # (\imode1|mode[1]~DUPLICATE_q ))) # (\start~input_o  & (((\icontrol|counter6 [30])))) ) ) # ( 
// !\icontrol|Add4~121_sumout  & ( (\icontrol|counter6 [30] & (((!\imode1|mode[1]~DUPLICATE_q  & !\iAddress_Gen|ctr_sig~q )) # (\start~input_o ))) ) )

	.dataa(!\imode1|mode[1]~DUPLICATE_q ),
	.datab(!\iAddress_Gen|ctr_sig~q ),
	.datac(!\start~input_o ),
	.datad(!\icontrol|counter6 [30]),
	.datae(gnd),
	.dataf(!\icontrol|Add4~121_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter6~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter6~30 .extended_lut = "off";
defparam \icontrol|counter6~30 .lut_mask = 64'h008F008F50DF50DF;
defparam \icontrol|counter6~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N47
dffeas \icontrol|counter6[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|counter6~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter6 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter6[30] .is_wysiwyg = "true";
defparam \icontrol|counter6[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N33
cyclonev_lcell_comb \icontrol|Add4~125 (
// Equation(s):
// \icontrol|Add4~125_sumout  = SUM(( \icontrol|counter6 [31] ) + ( GND ) + ( \icontrol|Add4~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\icontrol|counter6 [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\icontrol|Add4~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\icontrol|Add4~125_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|Add4~125 .extended_lut = "off";
defparam \icontrol|Add4~125 .lut_mask = 64'h0000FFFF00000F0F;
defparam \icontrol|Add4~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N42
cyclonev_lcell_comb \icontrol|counter6~31 (
// Equation(s):
// \icontrol|counter6~31_combout  = ( \icontrol|Add4~125_sumout  & ( (!\start~input_o  & (((!\iAddress_Gen|ctr_sig~q  & \icontrol|counter6 [31])) # (\imode1|mode[1]~DUPLICATE_q ))) # (\start~input_o  & (((\icontrol|counter6 [31])))) ) ) # ( 
// !\icontrol|Add4~125_sumout  & ( (\icontrol|counter6 [31] & (((!\imode1|mode[1]~DUPLICATE_q  & !\iAddress_Gen|ctr_sig~q )) # (\start~input_o ))) ) )

	.dataa(!\imode1|mode[1]~DUPLICATE_q ),
	.datab(!\iAddress_Gen|ctr_sig~q ),
	.datac(!\start~input_o ),
	.datad(!\icontrol|counter6 [31]),
	.datae(gnd),
	.dataf(!\icontrol|Add4~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|counter6~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|counter6~31 .extended_lut = "off";
defparam \icontrol|counter6~31 .lut_mask = 64'h008F008F50DF50DF;
defparam \icontrol|counter6~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N44
dffeas \icontrol|counter6[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|counter6~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|counter6 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|counter6[31] .is_wysiwyg = "true";
defparam \icontrol|counter6[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N48
cyclonev_lcell_comb \icontrol|done~5 (
// Equation(s):
// \icontrol|done~5_combout  = ( !\icontrol|counter6 [29] & ( !\icontrol|counter6 [31] & ( !\icontrol|counter6 [30] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\icontrol|counter6 [30]),
	.datad(gnd),
	.datae(!\icontrol|counter6 [29]),
	.dataf(!\icontrol|counter6 [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|done~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|done~5 .extended_lut = "off";
defparam \icontrol|done~5 .lut_mask = 64'hF0F0000000000000;
defparam \icontrol|done~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N36
cyclonev_lcell_comb \icontrol|done~6 (
// Equation(s):
// \icontrol|done~6_combout  = ( !\icontrol|counter6 [4] & ( \icontrol|done~5_combout  & ( (!\start~input_o  & (\icontrol|done~4_combout  & \imode1|mode[1]~DUPLICATE_q )) ) ) )

	.dataa(!\start~input_o ),
	.datab(!\icontrol|done~4_combout ),
	.datac(gnd),
	.datad(!\imode1|mode[1]~DUPLICATE_q ),
	.datae(!\icontrol|counter6 [4]),
	.dataf(!\icontrol|done~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|done~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|done~6 .extended_lut = "off";
defparam \icontrol|done~6 .lut_mask = 64'h0000000000220000;
defparam \icontrol|done~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N48
cyclonev_lcell_comb \icontrol|done~1 (
// Equation(s):
// \icontrol|done~1_combout  = ( !\icontrol|counter6 [20] & ( !\icontrol|counter6 [22] & ( (!\icontrol|counter6 [17] & (!\icontrol|counter6 [19] & (!\icontrol|counter6 [21] & !\icontrol|counter6 [18]))) ) ) )

	.dataa(!\icontrol|counter6 [17]),
	.datab(!\icontrol|counter6 [19]),
	.datac(!\icontrol|counter6 [21]),
	.datad(!\icontrol|counter6 [18]),
	.datae(!\icontrol|counter6 [20]),
	.dataf(!\icontrol|counter6 [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|done~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|done~1 .extended_lut = "off";
defparam \icontrol|done~1 .lut_mask = 64'h8000000000000000;
defparam \icontrol|done~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N51
cyclonev_lcell_comb \icontrol|done~7 (
// Equation(s):
// \icontrol|done~7_combout  = ( \icontrol|done~q  & ( \icontrol|done~1_combout  ) ) # ( !\icontrol|done~q  & ( \icontrol|done~1_combout  & ( (\icontrol|done~0_combout  & (\icontrol|done~2_combout  & (\icontrol|done~3_combout  & \icontrol|done~6_combout ))) 
// ) ) ) # ( \icontrol|done~q  & ( !\icontrol|done~1_combout  ) )

	.dataa(!\icontrol|done~0_combout ),
	.datab(!\icontrol|done~2_combout ),
	.datac(!\icontrol|done~3_combout ),
	.datad(!\icontrol|done~6_combout ),
	.datae(!\icontrol|done~q ),
	.dataf(!\icontrol|done~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\icontrol|done~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \icontrol|done~7 .extended_lut = "off";
defparam \icontrol|done~7 .lut_mask = 64'h0000FFFF0001FFFF;
defparam \icontrol|done~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N53
dffeas \icontrol|done (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\icontrol|done~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\icontrol|done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \icontrol|done .is_wysiwyg = "true";
defparam \icontrol|done .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N51
cyclonev_lcell_comb wr_req_w(
// Equation(s):
// \wr_req_w~combout  = ( \imode1|mode [0] & ( \imode1|mode[1]~DUPLICATE_q  & ( !\icontrol|done~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\icontrol|done~q ),
	.datad(gnd),
	.datae(!\imode1|mode [0]),
	.dataf(!\imode1|mode[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wr_req_w~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam wr_req_w.extended_lut = "off";
defparam wr_req_w.lut_mask = 64'h000000000000F0F0;
defparam wr_req_w.shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N4
cyclonev_io_ibuf \rd_clk~input (
	.i(rd_clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rd_clk~input_o ));
// synopsys translate_off
defparam \rd_clk~input .bus_hold = "false";
defparam \rd_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G8
cyclonev_clkena \rd_clk~inputCLKENA0 (
	.inclk(\rd_clk~input_o ),
	.ena(vcc),
	.outclk(\rd_clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \rd_clk~inputCLKENA0 .clock_type = "global clock";
defparam \rd_clk~inputCLKENA0 .disable_mode = "low";
defparam \rd_clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \rd_clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \rd_clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N30
cyclonev_lcell_comb \ififo1|Add1~17 (
// Equation(s):
// \ififo1|Add1~17_sumout  = SUM(( \ififo1|wr_ptr [0] ) + ( VCC ) + ( !VCC ))
// \ififo1|Add1~18  = CARRY(( \ififo1|wr_ptr [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ififo1|wr_ptr [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\ififo1|Add1~17_sumout ),
	.cout(\ififo1|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \ififo1|Add1~17 .extended_lut = "off";
defparam \ififo1|Add1~17 .lut_mask = 64'h00000000000000FF;
defparam \ififo1|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N35
cyclonev_io_ibuf \aclr~input (
	.i(aclr),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\aclr~input_o ));
// synopsys translate_off
defparam \aclr~input .bus_hold = "false";
defparam \aclr~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X47_Y3_N59
dffeas \ififo1|wr_aclr[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\aclr~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|wr_aclr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|wr_aclr[0] .is_wysiwyg = "true";
defparam \ififo1|wr_aclr[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y3_N38
dffeas \ififo1|wr_aclr[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ififo1|wr_aclr [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|wr_aclr[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|wr_aclr[1]~DUPLICATE .is_wysiwyg = "true";
defparam \ififo1|wr_aclr[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y3_N26
dffeas \ififo1|wr_aclr[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ififo1|wr_aclr[1]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|wr_aclr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|wr_aclr[2] .is_wysiwyg = "true";
defparam \ififo1|wr_aclr[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y3_N23
dffeas \ififo1|wr_aclr[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ififo1|wr_aclr [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|wr_aclr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|wr_aclr[3] .is_wysiwyg = "true";
defparam \ififo1|wr_aclr[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y3_N37
dffeas \ififo1|wr_aclr[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ififo1|wr_aclr [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|wr_aclr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|wr_aclr[1] .is_wysiwyg = "true";
defparam \ififo1|wr_aclr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N9
cyclonev_lcell_comb \ififo1|WideOr0 (
// Equation(s):
// \ififo1|WideOr0~combout  = ( \ififo1|wr_aclr [1] ) # ( !\ififo1|wr_aclr [1] & ( ((\ififo1|wr_aclr [3]) # (\ififo1|wr_aclr [0])) # (\ififo1|wr_aclr [2]) ) )

	.dataa(!\ififo1|wr_aclr [2]),
	.datab(gnd),
	.datac(!\ififo1|wr_aclr [0]),
	.datad(!\ififo1|wr_aclr [3]),
	.datae(gnd),
	.dataf(!\ififo1|wr_aclr [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ififo1|WideOr0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ififo1|WideOr0 .extended_lut = "off";
defparam \ififo1|WideOr0 .lut_mask = 64'h5FFF5FFFFFFFFFFF;
defparam \ififo1|WideOr0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y3_N11
dffeas \ififo1|wr_sclr (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ififo1|WideOr0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|wr_sclr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|wr_sclr .is_wysiwyg = "true";
defparam \ififo1|wr_sclr .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N52
cyclonev_io_ibuf \rd_req~input (
	.i(rd_req),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rd_req~input_o ));
// synopsys translate_off
defparam \rd_req~input .bus_hold = "false";
defparam \rd_req~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N18
cyclonev_lcell_comb \ififo1|gray_wr_ptr~3 (
// Equation(s):
// \ififo1|gray_wr_ptr~3_combout  = ( \ififo1|wr_ptr [5] & ( !\ififo1|wr_ptr [4] ) ) # ( !\ififo1|wr_ptr [5] & ( \ififo1|wr_ptr [4] ) )

	.dataa(gnd),
	.datab(!\ififo1|wr_ptr [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ififo1|wr_ptr [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ififo1|gray_wr_ptr~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ififo1|gray_wr_ptr~3 .extended_lut = "off";
defparam \ififo1|gray_wr_ptr~3 .lut_mask = 64'h3333CCCC3333CCCC;
defparam \ififo1|gray_wr_ptr~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y3_N19
dffeas \ififo1|gray_wr_ptr[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ififo1|gray_wr_ptr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|wr_sclr~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|gray_wr_ptr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|gray_wr_ptr[4] .is_wysiwyg = "true";
defparam \ififo1|gray_wr_ptr[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y3_N35
dffeas \ififo1|rd_aclr[0] (
	.clk(\rd_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\aclr~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|rd_aclr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|rd_aclr[0] .is_wysiwyg = "true";
defparam \ififo1|rd_aclr[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y3_N5
dffeas \ififo1|rd_aclr[1] (
	.clk(\rd_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ififo1|rd_aclr [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|rd_aclr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|rd_aclr[1] .is_wysiwyg = "true";
defparam \ififo1|rd_aclr[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y3_N38
dffeas \ififo1|rd_aclr[2] (
	.clk(\rd_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ififo1|rd_aclr [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|rd_aclr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|rd_aclr[2] .is_wysiwyg = "true";
defparam \ififo1|rd_aclr[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y3_N32
dffeas \ififo1|rd_aclr[3] (
	.clk(\rd_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ififo1|rd_aclr [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|rd_aclr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|rd_aclr[3] .is_wysiwyg = "true";
defparam \ififo1|rd_aclr[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y3_N24
cyclonev_lcell_comb \ififo1|WideOr1 (
// Equation(s):
// \ififo1|WideOr1~combout  = ( \ififo1|rd_aclr [2] & ( \ififo1|rd_aclr [0] ) ) # ( !\ififo1|rd_aclr [2] & ( \ififo1|rd_aclr [0] ) ) # ( \ififo1|rd_aclr [2] & ( !\ififo1|rd_aclr [0] ) ) # ( !\ififo1|rd_aclr [2] & ( !\ififo1|rd_aclr [0] & ( (\ififo1|rd_aclr 
// [1]) # (\ififo1|rd_aclr [3]) ) ) )

	.dataa(gnd),
	.datab(!\ififo1|rd_aclr [3]),
	.datac(!\ififo1|rd_aclr [1]),
	.datad(gnd),
	.datae(!\ififo1|rd_aclr [2]),
	.dataf(!\ififo1|rd_aclr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ififo1|WideOr1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ififo1|WideOr1 .extended_lut = "off";
defparam \ififo1|WideOr1 .lut_mask = 64'h3F3FFFFFFFFFFFFF;
defparam \ififo1|WideOr1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y3_N47
dffeas \ififo1|rd_sclr (
	.clk(\rd_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ififo1|WideOr1~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|rd_sclr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|rd_sclr .is_wysiwyg = "true";
defparam \ififo1|rd_sclr .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y3_N32
dffeas \ififo1|rd_side_gray_wr_ptr[4] (
	.clk(\rd_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ififo1|gray_wr_ptr [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|rd_sclr~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|rd_side_gray_wr_ptr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|rd_side_gray_wr_ptr[4] .is_wysiwyg = "true";
defparam \ififo1|rd_side_gray_wr_ptr[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y4_N49
dffeas \ififo1|wr_ptr[6]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ififo1|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|wr_sclr~q ),
	.sload(gnd),
	.ena(\ififo1|wr_ptr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|wr_ptr[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|wr_ptr[6]~DUPLICATE .is_wysiwyg = "true";
defparam \ififo1|wr_ptr[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N0
cyclonev_lcell_comb \ififo1|gray_wr_ptr~1 (
// Equation(s):
// \ififo1|gray_wr_ptr~1_combout  = ( \ififo1|wr_ptr[6]~DUPLICATE_q  & ( !\ififo1|wr_ptr [7] ) ) # ( !\ififo1|wr_ptr[6]~DUPLICATE_q  & ( \ififo1|wr_ptr [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ififo1|wr_ptr [7]),
	.datad(gnd),
	.datae(!\ififo1|wr_ptr[6]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ififo1|gray_wr_ptr~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ififo1|gray_wr_ptr~1 .extended_lut = "off";
defparam \ififo1|gray_wr_ptr~1 .lut_mask = 64'h0F0FF0F00F0FF0F0;
defparam \ififo1|gray_wr_ptr~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y3_N1
dffeas \ififo1|gray_wr_ptr[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ififo1|gray_wr_ptr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|wr_sclr~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|gray_wr_ptr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|gray_wr_ptr[6] .is_wysiwyg = "true";
defparam \ififo1|gray_wr_ptr[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y3_N23
dffeas \ififo1|rd_side_gray_wr_ptr[6] (
	.clk(\rd_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ififo1|gray_wr_ptr [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|rd_sclr~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|rd_side_gray_wr_ptr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|rd_side_gray_wr_ptr[6] .is_wysiwyg = "true";
defparam \ififo1|rd_side_gray_wr_ptr[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N57
cyclonev_lcell_comb \ififo1|gray_wr_ptr~2 (
// Equation(s):
// \ififo1|gray_wr_ptr~2_combout  = ( \ififo1|wr_ptr[6]~DUPLICATE_q  & ( !\ififo1|wr_ptr [5] ) ) # ( !\ififo1|wr_ptr[6]~DUPLICATE_q  & ( \ififo1|wr_ptr [5] ) )

	.dataa(!\ififo1|wr_ptr [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ififo1|wr_ptr[6]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ififo1|gray_wr_ptr~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ififo1|gray_wr_ptr~2 .extended_lut = "off";
defparam \ififo1|gray_wr_ptr~2 .lut_mask = 64'h5555AAAA5555AAAA;
defparam \ififo1|gray_wr_ptr~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y3_N58
dffeas \ififo1|gray_wr_ptr[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ififo1|gray_wr_ptr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|wr_sclr~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|gray_wr_ptr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|gray_wr_ptr[5] .is_wysiwyg = "true";
defparam \ififo1|gray_wr_ptr[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y3_N20
dffeas \ififo1|rd_side_gray_wr_ptr[5] (
	.clk(\rd_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ififo1|gray_wr_ptr [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|rd_sclr~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|rd_side_gray_wr_ptr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|rd_side_gray_wr_ptr[5] .is_wysiwyg = "true";
defparam \ififo1|rd_side_gray_wr_ptr[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y4_N28
dffeas \ififo1|gray_wr_ptr[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ififo1|wr_ptr [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|wr_sclr~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|gray_wr_ptr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|gray_wr_ptr[8] .is_wysiwyg = "true";
defparam \ififo1|gray_wr_ptr[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N51
cyclonev_lcell_comb \ififo1|rd_side_gray_wr_ptr[8]~feeder (
// Equation(s):
// \ififo1|rd_side_gray_wr_ptr[8]~feeder_combout  = ( \ififo1|gray_wr_ptr [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ififo1|gray_wr_ptr [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ififo1|rd_side_gray_wr_ptr[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ififo1|rd_side_gray_wr_ptr[8]~feeder .extended_lut = "off";
defparam \ififo1|rd_side_gray_wr_ptr[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ififo1|rd_side_gray_wr_ptr[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N53
dffeas \ififo1|rd_side_gray_wr_ptr[8] (
	.clk(\rd_clk~inputCLKENA0_outclk ),
	.d(\ififo1|rd_side_gray_wr_ptr[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|rd_sclr~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|rd_side_gray_wr_ptr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|rd_side_gray_wr_ptr[8] .is_wysiwyg = "true";
defparam \ififo1|rd_side_gray_wr_ptr[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N18
cyclonev_lcell_comb \ififo1|gray_to_bin~6 (
// Equation(s):
// \ififo1|gray_to_bin~6_combout  = ( \ififo1|rd_side_gray_wr_ptr [5] & ( \ififo1|rd_side_gray_wr_ptr [8] & ( !\ififo1|rd_side_gray_wr_ptr [4] $ (!\ififo1|rd_side_gray_wr_ptr [6] $ (\ififo1|rd_side_gray_wr_ptr [7])) ) ) ) # ( !\ififo1|rd_side_gray_wr_ptr [5] 
// & ( \ififo1|rd_side_gray_wr_ptr [8] & ( !\ififo1|rd_side_gray_wr_ptr [4] $ (!\ififo1|rd_side_gray_wr_ptr [6] $ (!\ififo1|rd_side_gray_wr_ptr [7])) ) ) ) # ( \ififo1|rd_side_gray_wr_ptr [5] & ( !\ififo1|rd_side_gray_wr_ptr [8] & ( 
// !\ififo1|rd_side_gray_wr_ptr [4] $ (!\ififo1|rd_side_gray_wr_ptr [6] $ (!\ififo1|rd_side_gray_wr_ptr [7])) ) ) ) # ( !\ififo1|rd_side_gray_wr_ptr [5] & ( !\ififo1|rd_side_gray_wr_ptr [8] & ( !\ififo1|rd_side_gray_wr_ptr [4] $ (!\ififo1|rd_side_gray_wr_ptr 
// [6] $ (\ififo1|rd_side_gray_wr_ptr [7])) ) ) )

	.dataa(gnd),
	.datab(!\ififo1|rd_side_gray_wr_ptr [4]),
	.datac(!\ififo1|rd_side_gray_wr_ptr [6]),
	.datad(!\ififo1|rd_side_gray_wr_ptr [7]),
	.datae(!\ififo1|rd_side_gray_wr_ptr [5]),
	.dataf(!\ififo1|rd_side_gray_wr_ptr [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ififo1|gray_to_bin~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ififo1|gray_to_bin~6 .extended_lut = "off";
defparam \ififo1|gray_to_bin~6 .lut_mask = 64'h3CC3C33CC33C3CC3;
defparam \ififo1|gray_to_bin~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y3_N40
dffeas \ififo1|rd_side_wr_ptr[4] (
	.clk(\rd_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ififo1|gray_to_bin~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|rd_sclr~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|rd_side_wr_ptr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|rd_side_wr_ptr[4] .is_wysiwyg = "true";
defparam \ififo1|rd_side_wr_ptr[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N27
cyclonev_lcell_comb \ififo1|gray_wr_ptr~4 (
// Equation(s):
// \ififo1|gray_wr_ptr~4_combout  = ( !\ififo1|wr_ptr [4] & ( \ififo1|wr_ptr [3] ) ) # ( \ififo1|wr_ptr [4] & ( !\ififo1|wr_ptr [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ififo1|wr_ptr [4]),
	.dataf(!\ififo1|wr_ptr [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ififo1|gray_wr_ptr~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ififo1|gray_wr_ptr~4 .extended_lut = "off";
defparam \ififo1|gray_wr_ptr~4 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \ififo1|gray_wr_ptr~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y3_N29
dffeas \ififo1|gray_wr_ptr[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ififo1|gray_wr_ptr~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|wr_sclr~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|gray_wr_ptr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|gray_wr_ptr[3] .is_wysiwyg = "true";
defparam \ififo1|gray_wr_ptr[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y3_N44
dffeas \ififo1|rd_side_gray_wr_ptr[3] (
	.clk(\rd_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ififo1|gray_wr_ptr [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|rd_sclr~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|rd_side_gray_wr_ptr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|rd_side_gray_wr_ptr[3] .is_wysiwyg = "true";
defparam \ififo1|rd_side_gray_wr_ptr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N42
cyclonev_lcell_comb \ififo1|gray_to_bin~2 (
// Equation(s):
// \ififo1|gray_to_bin~2_combout  = ( \ififo1|rd_side_gray_wr_ptr [3] & ( \ififo1|rd_side_gray_wr_ptr [4] & ( !\ififo1|rd_side_gray_wr_ptr [6] $ (!\ififo1|rd_side_gray_wr_ptr [7] $ (!\ififo1|rd_side_gray_wr_ptr [5] $ (!\ififo1|rd_side_gray_wr_ptr [8]))) ) ) 
// ) # ( !\ififo1|rd_side_gray_wr_ptr [3] & ( \ififo1|rd_side_gray_wr_ptr [4] & ( !\ififo1|rd_side_gray_wr_ptr [6] $ (!\ififo1|rd_side_gray_wr_ptr [7] $ (!\ififo1|rd_side_gray_wr_ptr [5] $ (\ififo1|rd_side_gray_wr_ptr [8]))) ) ) ) # ( 
// \ififo1|rd_side_gray_wr_ptr [3] & ( !\ififo1|rd_side_gray_wr_ptr [4] & ( !\ififo1|rd_side_gray_wr_ptr [6] $ (!\ififo1|rd_side_gray_wr_ptr [7] $ (!\ififo1|rd_side_gray_wr_ptr [5] $ (\ififo1|rd_side_gray_wr_ptr [8]))) ) ) ) # ( !\ififo1|rd_side_gray_wr_ptr 
// [3] & ( !\ififo1|rd_side_gray_wr_ptr [4] & ( !\ififo1|rd_side_gray_wr_ptr [6] $ (!\ififo1|rd_side_gray_wr_ptr [7] $ (!\ififo1|rd_side_gray_wr_ptr [5] $ (!\ififo1|rd_side_gray_wr_ptr [8]))) ) ) )

	.dataa(!\ififo1|rd_side_gray_wr_ptr [6]),
	.datab(!\ififo1|rd_side_gray_wr_ptr [7]),
	.datac(!\ififo1|rd_side_gray_wr_ptr [5]),
	.datad(!\ififo1|rd_side_gray_wr_ptr [8]),
	.datae(!\ififo1|rd_side_gray_wr_ptr [3]),
	.dataf(!\ififo1|rd_side_gray_wr_ptr [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ififo1|gray_to_bin~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ififo1|gray_to_bin~2 .extended_lut = "off";
defparam \ififo1|gray_to_bin~2 .lut_mask = 64'h6996966996696996;
defparam \ififo1|gray_to_bin~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y3_N23
dffeas \ififo1|rd_side_wr_ptr[3] (
	.clk(\rd_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ififo1|gray_to_bin~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|rd_sclr~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|rd_side_wr_ptr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|rd_side_wr_ptr[3] .is_wysiwyg = "true";
defparam \ififo1|rd_side_wr_ptr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N12
cyclonev_lcell_comb \ififo1|gray_wr_ptr~5 (
// Equation(s):
// \ififo1|gray_wr_ptr~5_combout  = !\ififo1|wr_ptr [3] $ (!\ififo1|wr_ptr [2])

	.dataa(gnd),
	.datab(!\ififo1|wr_ptr [3]),
	.datac(gnd),
	.datad(!\ififo1|wr_ptr [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ififo1|gray_wr_ptr~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ififo1|gray_wr_ptr~5 .extended_lut = "off";
defparam \ififo1|gray_wr_ptr~5 .lut_mask = 64'h33CC33CC33CC33CC;
defparam \ififo1|gray_wr_ptr~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y3_N13
dffeas \ififo1|gray_wr_ptr[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ififo1|gray_wr_ptr~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|wr_sclr~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|gray_wr_ptr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|gray_wr_ptr[2] .is_wysiwyg = "true";
defparam \ififo1|gray_wr_ptr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N3
cyclonev_lcell_comb \ififo1|rd_side_gray_wr_ptr[2]~feeder (
// Equation(s):
// \ififo1|rd_side_gray_wr_ptr[2]~feeder_combout  = \ififo1|gray_wr_ptr [2]

	.dataa(!\ififo1|gray_wr_ptr [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ififo1|rd_side_gray_wr_ptr[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ififo1|rd_side_gray_wr_ptr[2]~feeder .extended_lut = "off";
defparam \ififo1|rd_side_gray_wr_ptr[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \ififo1|rd_side_gray_wr_ptr[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y3_N5
dffeas \ififo1|rd_side_gray_wr_ptr[2] (
	.clk(\rd_clk~inputCLKENA0_outclk ),
	.d(\ififo1|rd_side_gray_wr_ptr[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|rd_sclr~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|rd_side_gray_wr_ptr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|rd_side_gray_wr_ptr[2] .is_wysiwyg = "true";
defparam \ififo1|rd_side_gray_wr_ptr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N39
cyclonev_lcell_comb \ififo1|gray_wr_ptr~6 (
// Equation(s):
// \ififo1|gray_wr_ptr~6_combout  = !\ififo1|wr_ptr [1] $ (!\ififo1|wr_ptr [2])

	.dataa(!\ififo1|wr_ptr [1]),
	.datab(gnd),
	.datac(!\ififo1|wr_ptr [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ififo1|gray_wr_ptr~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ififo1|gray_wr_ptr~6 .extended_lut = "off";
defparam \ififo1|gray_wr_ptr~6 .lut_mask = 64'h5A5A5A5A5A5A5A5A;
defparam \ififo1|gray_wr_ptr~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y3_N40
dffeas \ififo1|gray_wr_ptr[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ififo1|gray_wr_ptr~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|wr_sclr~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|gray_wr_ptr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|gray_wr_ptr[1] .is_wysiwyg = "true";
defparam \ififo1|gray_wr_ptr[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y3_N17
dffeas \ififo1|rd_side_gray_wr_ptr[1] (
	.clk(\rd_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ififo1|gray_wr_ptr [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|rd_sclr~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|rd_side_gray_wr_ptr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|rd_side_gray_wr_ptr[1] .is_wysiwyg = "true";
defparam \ififo1|rd_side_gray_wr_ptr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N12
cyclonev_lcell_comb \ififo1|gray_to_bin~4 (
// Equation(s):
// \ififo1|gray_to_bin~4_combout  = !\ififo1|rd_side_gray_wr_ptr [2] $ (!\ififo1|rd_side_gray_wr_ptr [1] $ (\ififo1|gray_to_bin~2_combout ))

	.dataa(!\ififo1|rd_side_gray_wr_ptr [2]),
	.datab(!\ififo1|rd_side_gray_wr_ptr [1]),
	.datac(gnd),
	.datad(!\ififo1|gray_to_bin~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ififo1|gray_to_bin~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ififo1|gray_to_bin~4 .extended_lut = "off";
defparam \ififo1|gray_to_bin~4 .lut_mask = 64'h6699669966996699;
defparam \ififo1|gray_to_bin~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y3_N1
dffeas \ififo1|rd_side_wr_ptr[1] (
	.clk(\rd_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ififo1|gray_to_bin~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|rd_sclr~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|rd_side_wr_ptr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|rd_side_wr_ptr[1] .is_wysiwyg = "true";
defparam \ififo1|rd_side_wr_ptr[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y3_N30
cyclonev_lcell_comb \ififo1|Add0~13 (
// Equation(s):
// \ififo1|Add0~13_sumout  = SUM(( \ififo1|rd_ptr [0] ) + ( VCC ) + ( !VCC ))
// \ififo1|Add0~14  = CARRY(( \ififo1|rd_ptr [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ififo1|rd_ptr [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\ififo1|Add0~13_sumout ),
	.cout(\ififo1|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \ififo1|Add0~13 .extended_lut = "off";
defparam \ififo1|Add0~13 .lut_mask = 64'h0000000000000F0F;
defparam \ififo1|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N27
cyclonev_lcell_comb \ififo1|rd_ptr~3 (
// Equation(s):
// \ififo1|rd_ptr~3_combout  = ( \ififo1|rd_ptr [0] & ( \ififo1|Add0~13_sumout  ) ) # ( !\ififo1|rd_ptr [0] & ( \ififo1|Add0~13_sumout  & ( (\rd_req~input_o  & ((!\ififo1|Equal0~2_combout ) # ((!\ififo1|Equal0~1_combout ) # (!\ififo1|Equal0~0_combout )))) ) 
// ) ) # ( \ififo1|rd_ptr [0] & ( !\ififo1|Add0~13_sumout  & ( (!\rd_req~input_o ) # ((\ififo1|Equal0~2_combout  & (\ififo1|Equal0~1_combout  & \ififo1|Equal0~0_combout ))) ) ) )

	.dataa(!\rd_req~input_o ),
	.datab(!\ififo1|Equal0~2_combout ),
	.datac(!\ififo1|Equal0~1_combout ),
	.datad(!\ififo1|Equal0~0_combout ),
	.datae(!\ififo1|rd_ptr [0]),
	.dataf(!\ififo1|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ififo1|rd_ptr~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ififo1|rd_ptr~3 .extended_lut = "off";
defparam \ififo1|rd_ptr~3 .lut_mask = 64'h0000AAAB5554FFFF;
defparam \ififo1|rd_ptr~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y3_N29
dffeas \ififo1|rd_ptr[0] (
	.clk(\rd_clk~inputCLKENA0_outclk ),
	.d(\ififo1|rd_ptr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|rd_sclr~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|rd_ptr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|rd_ptr[0] .is_wysiwyg = "true";
defparam \ififo1|rd_ptr[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y3_N33
cyclonev_lcell_comb \ififo1|Add0~17 (
// Equation(s):
// \ififo1|Add0~17_sumout  = SUM(( \ififo1|rd_ptr [1] ) + ( GND ) + ( \ififo1|Add0~14  ))
// \ififo1|Add0~18  = CARRY(( \ififo1|rd_ptr [1] ) + ( GND ) + ( \ififo1|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ififo1|rd_ptr [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ififo1|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ififo1|Add0~17_sumout ),
	.cout(\ififo1|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \ififo1|Add0~17 .extended_lut = "off";
defparam \ififo1|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \ififo1|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N54
cyclonev_lcell_comb \ififo1|rd_ptr~4 (
// Equation(s):
// \ififo1|rd_ptr~4_combout  = ( \ififo1|rd_ptr [1] & ( \ififo1|Add0~17_sumout  ) ) # ( !\ififo1|rd_ptr [1] & ( \ififo1|Add0~17_sumout  & ( (\rd_req~input_o  & ((!\ififo1|Equal0~0_combout ) # ((!\ififo1|Equal0~2_combout ) # (!\ififo1|Equal0~1_combout )))) ) 
// ) ) # ( \ififo1|rd_ptr [1] & ( !\ififo1|Add0~17_sumout  & ( (!\rd_req~input_o ) # ((\ififo1|Equal0~0_combout  & (\ififo1|Equal0~2_combout  & \ififo1|Equal0~1_combout ))) ) ) )

	.dataa(!\ififo1|Equal0~0_combout ),
	.datab(!\ififo1|Equal0~2_combout ),
	.datac(!\rd_req~input_o ),
	.datad(!\ififo1|Equal0~1_combout ),
	.datae(!\ififo1|rd_ptr [1]),
	.dataf(!\ififo1|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ififo1|rd_ptr~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ififo1|rd_ptr~4 .extended_lut = "off";
defparam \ififo1|rd_ptr~4 .lut_mask = 64'h0000F0F10F0EFFFF;
defparam \ififo1|rd_ptr~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y3_N56
dffeas \ififo1|rd_ptr[1] (
	.clk(\rd_clk~inputCLKENA0_outclk ),
	.d(\ififo1|rd_ptr~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|rd_sclr~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|rd_ptr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|rd_ptr[1] .is_wysiwyg = "true";
defparam \ififo1|rd_ptr[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y3_N36
cyclonev_lcell_comb \ififo1|Add0~21 (
// Equation(s):
// \ififo1|Add0~21_sumout  = SUM(( \ififo1|rd_ptr [2] ) + ( GND ) + ( \ififo1|Add0~18  ))
// \ififo1|Add0~22  = CARRY(( \ififo1|rd_ptr [2] ) + ( GND ) + ( \ififo1|Add0~18  ))

	.dataa(gnd),
	.datab(!\ififo1|rd_ptr [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ififo1|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ififo1|Add0~21_sumout ),
	.cout(\ififo1|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \ififo1|Add0~21 .extended_lut = "off";
defparam \ififo1|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \ififo1|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N36
cyclonev_lcell_comb \ififo1|rd_ptr~5 (
// Equation(s):
// \ififo1|rd_ptr~5_combout  = ( \ififo1|rd_ptr [2] & ( \ififo1|Equal0~1_combout  & ( (!\rd_req~input_o ) # (((\ififo1|Equal0~2_combout  & \ififo1|Equal0~0_combout )) # (\ififo1|Add0~21_sumout )) ) ) ) # ( !\ififo1|rd_ptr [2] & ( \ififo1|Equal0~1_combout  & 
// ( (\rd_req~input_o  & (\ififo1|Add0~21_sumout  & ((!\ififo1|Equal0~2_combout ) # (!\ififo1|Equal0~0_combout )))) ) ) ) # ( \ififo1|rd_ptr [2] & ( !\ififo1|Equal0~1_combout  & ( (!\rd_req~input_o ) # (\ififo1|Add0~21_sumout ) ) ) ) # ( !\ififo1|rd_ptr [2] 
// & ( !\ififo1|Equal0~1_combout  & ( (\rd_req~input_o  & \ififo1|Add0~21_sumout ) ) ) )

	.dataa(!\rd_req~input_o ),
	.datab(!\ififo1|Equal0~2_combout ),
	.datac(!\ififo1|Add0~21_sumout ),
	.datad(!\ififo1|Equal0~0_combout ),
	.datae(!\ififo1|rd_ptr [2]),
	.dataf(!\ififo1|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ififo1|rd_ptr~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ififo1|rd_ptr~5 .extended_lut = "off";
defparam \ififo1|rd_ptr~5 .lut_mask = 64'h0505AFAF0504AFBF;
defparam \ififo1|rd_ptr~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y3_N38
dffeas \ififo1|rd_ptr[2] (
	.clk(\rd_clk~inputCLKENA0_outclk ),
	.d(\ififo1|rd_ptr~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|rd_sclr~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|rd_ptr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|rd_ptr[2] .is_wysiwyg = "true";
defparam \ififo1|rd_ptr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N57
cyclonev_lcell_comb \ififo1|gray_to_bin~5 (
// Equation(s):
// \ififo1|gray_to_bin~5_combout  = ( \ififo1|gray_to_bin~2_combout  & ( !\ififo1|rd_side_gray_wr_ptr [2] ) ) # ( !\ififo1|gray_to_bin~2_combout  & ( \ififo1|rd_side_gray_wr_ptr [2] ) )

	.dataa(!\ififo1|rd_side_gray_wr_ptr [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ififo1|gray_to_bin~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ififo1|gray_to_bin~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ififo1|gray_to_bin~5 .extended_lut = "off";
defparam \ififo1|gray_to_bin~5 .lut_mask = 64'h55555555AAAAAAAA;
defparam \ififo1|gray_to_bin~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y3_N29
dffeas \ififo1|rd_side_wr_ptr[2] (
	.clk(\rd_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ififo1|gray_to_bin~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|rd_sclr~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|rd_side_wr_ptr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|rd_side_wr_ptr[2] .is_wysiwyg = "true";
defparam \ififo1|rd_side_wr_ptr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N6
cyclonev_lcell_comb \ififo1|gray_wr_ptr~7 (
// Equation(s):
// \ififo1|gray_wr_ptr~7_combout  = ( \ififo1|wr_ptr [0] & ( !\ififo1|wr_ptr [1] ) ) # ( !\ififo1|wr_ptr [0] & ( \ififo1|wr_ptr [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ififo1|wr_ptr [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ififo1|wr_ptr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ififo1|gray_wr_ptr~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ififo1|gray_wr_ptr~7 .extended_lut = "off";
defparam \ififo1|gray_wr_ptr~7 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \ififo1|gray_wr_ptr~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y3_N7
dffeas \ififo1|gray_wr_ptr[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ififo1|gray_wr_ptr~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|wr_sclr~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|gray_wr_ptr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|gray_wr_ptr[0] .is_wysiwyg = "true";
defparam \ififo1|gray_wr_ptr[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y3_N47
dffeas \ififo1|rd_side_gray_wr_ptr[0] (
	.clk(\rd_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ififo1|gray_wr_ptr [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|rd_sclr~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|rd_side_gray_wr_ptr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|rd_side_gray_wr_ptr[0] .is_wysiwyg = "true";
defparam \ififo1|rd_side_gray_wr_ptr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N51
cyclonev_lcell_comb \ififo1|gray_to_bin~3 (
// Equation(s):
// \ififo1|gray_to_bin~3_combout  = ( \ififo1|rd_side_gray_wr_ptr [2] & ( \ififo1|gray_to_bin~2_combout  & ( !\ififo1|rd_side_gray_wr_ptr [0] $ (!\ififo1|rd_side_gray_wr_ptr [1]) ) ) ) # ( !\ififo1|rd_side_gray_wr_ptr [2] & ( \ififo1|gray_to_bin~2_combout  & 
// ( !\ififo1|rd_side_gray_wr_ptr [0] $ (\ififo1|rd_side_gray_wr_ptr [1]) ) ) ) # ( \ififo1|rd_side_gray_wr_ptr [2] & ( !\ififo1|gray_to_bin~2_combout  & ( !\ififo1|rd_side_gray_wr_ptr [0] $ (\ififo1|rd_side_gray_wr_ptr [1]) ) ) ) # ( 
// !\ififo1|rd_side_gray_wr_ptr [2] & ( !\ififo1|gray_to_bin~2_combout  & ( !\ififo1|rd_side_gray_wr_ptr [0] $ (!\ififo1|rd_side_gray_wr_ptr [1]) ) ) )

	.dataa(gnd),
	.datab(!\ififo1|rd_side_gray_wr_ptr [0]),
	.datac(!\ififo1|rd_side_gray_wr_ptr [1]),
	.datad(gnd),
	.datae(!\ififo1|rd_side_gray_wr_ptr [2]),
	.dataf(!\ififo1|gray_to_bin~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ififo1|gray_to_bin~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ififo1|gray_to_bin~3 .extended_lut = "off";
defparam \ififo1|gray_to_bin~3 .lut_mask = 64'h3C3CC3C3C3C33C3C;
defparam \ififo1|gray_to_bin~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y3_N20
dffeas \ififo1|rd_side_wr_ptr[0] (
	.clk(\rd_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ififo1|gray_to_bin~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|rd_sclr~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|rd_side_wr_ptr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|rd_side_wr_ptr[0] .is_wysiwyg = "true";
defparam \ififo1|rd_side_wr_ptr[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y3_N3
cyclonev_lcell_comb \ififo1|Equal0~1 (
// Equation(s):
// \ififo1|Equal0~1_combout  = ( \ififo1|rd_side_wr_ptr [2] & ( \ififo1|rd_side_wr_ptr [0] & ( (\ififo1|rd_ptr [2] & (\ififo1|rd_ptr [0] & (!\ififo1|rd_side_wr_ptr [1] $ (\ififo1|rd_ptr [1])))) ) ) ) # ( !\ififo1|rd_side_wr_ptr [2] & ( \ififo1|rd_side_wr_ptr 
// [0] & ( (!\ififo1|rd_ptr [2] & (\ififo1|rd_ptr [0] & (!\ififo1|rd_side_wr_ptr [1] $ (\ififo1|rd_ptr [1])))) ) ) ) # ( \ififo1|rd_side_wr_ptr [2] & ( !\ififo1|rd_side_wr_ptr [0] & ( (\ififo1|rd_ptr [2] & (!\ififo1|rd_ptr [0] & (!\ififo1|rd_side_wr_ptr [1] 
// $ (\ififo1|rd_ptr [1])))) ) ) ) # ( !\ififo1|rd_side_wr_ptr [2] & ( !\ififo1|rd_side_wr_ptr [0] & ( (!\ififo1|rd_ptr [2] & (!\ififo1|rd_ptr [0] & (!\ififo1|rd_side_wr_ptr [1] $ (\ififo1|rd_ptr [1])))) ) ) )

	.dataa(!\ififo1|rd_side_wr_ptr [1]),
	.datab(!\ififo1|rd_ptr [1]),
	.datac(!\ififo1|rd_ptr [2]),
	.datad(!\ififo1|rd_ptr [0]),
	.datae(!\ififo1|rd_side_wr_ptr [2]),
	.dataf(!\ififo1|rd_side_wr_ptr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ififo1|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ififo1|Equal0~1 .extended_lut = "off";
defparam \ififo1|Equal0~1 .lut_mask = 64'h9000090000900009;
defparam \ififo1|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y3_N39
cyclonev_lcell_comb \ififo1|Add0~25 (
// Equation(s):
// \ififo1|Add0~25_sumout  = SUM(( \ififo1|rd_ptr [3] ) + ( GND ) + ( \ififo1|Add0~22  ))
// \ififo1|Add0~26  = CARRY(( \ififo1|rd_ptr [3] ) + ( GND ) + ( \ififo1|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ififo1|rd_ptr [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ififo1|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ififo1|Add0~25_sumout ),
	.cout(\ififo1|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \ififo1|Add0~25 .extended_lut = "off";
defparam \ififo1|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \ififo1|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y3_N42
cyclonev_lcell_comb \ififo1|Add0~29 (
// Equation(s):
// \ififo1|Add0~29_sumout  = SUM(( \ififo1|rd_ptr [4] ) + ( GND ) + ( \ififo1|Add0~26  ))
// \ififo1|Add0~30  = CARRY(( \ififo1|rd_ptr [4] ) + ( GND ) + ( \ififo1|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ififo1|rd_ptr [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ififo1|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ififo1|Add0~29_sumout ),
	.cout(\ififo1|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \ififo1|Add0~29 .extended_lut = "off";
defparam \ififo1|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \ififo1|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N30
cyclonev_lcell_comb \ififo1|rd_ptr~7 (
// Equation(s):
// \ififo1|rd_ptr~7_combout  = ( \ififo1|rd_ptr [4] & ( \ififo1|Add0~29_sumout  ) ) # ( !\ififo1|rd_ptr [4] & ( \ififo1|Add0~29_sumout  & ( (\rd_req~input_o  & ((!\ififo1|Equal0~2_combout ) # ((!\ififo1|Equal0~0_combout ) # (!\ififo1|Equal0~1_combout )))) ) 
// ) ) # ( \ififo1|rd_ptr [4] & ( !\ififo1|Add0~29_sumout  & ( (!\rd_req~input_o ) # ((\ififo1|Equal0~2_combout  & (\ififo1|Equal0~0_combout  & \ififo1|Equal0~1_combout ))) ) ) )

	.dataa(!\rd_req~input_o ),
	.datab(!\ififo1|Equal0~2_combout ),
	.datac(!\ififo1|Equal0~0_combout ),
	.datad(!\ififo1|Equal0~1_combout ),
	.datae(!\ififo1|rd_ptr [4]),
	.dataf(!\ififo1|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ififo1|rd_ptr~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ififo1|rd_ptr~7 .extended_lut = "off";
defparam \ififo1|rd_ptr~7 .lut_mask = 64'h0000AAAB5554FFFF;
defparam \ififo1|rd_ptr~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y3_N32
dffeas \ififo1|rd_ptr[4] (
	.clk(\rd_clk~inputCLKENA0_outclk ),
	.d(\ififo1|rd_ptr~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|rd_sclr~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|rd_ptr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|rd_ptr[4] .is_wysiwyg = "true";
defparam \ififo1|rd_ptr[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y3_N18
cyclonev_lcell_comb \ififo1|gray_to_bin~7 (
// Equation(s):
// \ififo1|gray_to_bin~7_combout  = ( \ififo1|rd_side_gray_wr_ptr [5] & ( !\ififo1|rd_side_gray_wr_ptr [7] $ (!\ififo1|rd_side_gray_wr_ptr [8] $ (!\ififo1|rd_side_gray_wr_ptr [6])) ) ) # ( !\ififo1|rd_side_gray_wr_ptr [5] & ( !\ififo1|rd_side_gray_wr_ptr [7] 
// $ (!\ififo1|rd_side_gray_wr_ptr [8] $ (\ififo1|rd_side_gray_wr_ptr [6])) ) )

	.dataa(!\ififo1|rd_side_gray_wr_ptr [7]),
	.datab(!\ififo1|rd_side_gray_wr_ptr [8]),
	.datac(!\ififo1|rd_side_gray_wr_ptr [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ififo1|rd_side_gray_wr_ptr [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ififo1|gray_to_bin~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ififo1|gray_to_bin~7 .extended_lut = "off";
defparam \ififo1|gray_to_bin~7 .lut_mask = 64'h6969696996969696;
defparam \ififo1|gray_to_bin~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y3_N44
dffeas \ififo1|rd_side_wr_ptr[5] (
	.clk(\rd_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ififo1|gray_to_bin~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|rd_sclr~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|rd_side_wr_ptr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|rd_side_wr_ptr[5] .is_wysiwyg = "true";
defparam \ififo1|rd_side_wr_ptr[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N42
cyclonev_lcell_comb \ififo1|Equal0~2 (
// Equation(s):
// \ififo1|Equal0~2_combout  = ( \ififo1|rd_side_wr_ptr [5] & ( \ififo1|rd_ptr [3] & ( (\ififo1|rd_ptr [5] & (\ififo1|rd_side_wr_ptr [3] & (!\ififo1|rd_side_wr_ptr [4] $ (\ififo1|rd_ptr [4])))) ) ) ) # ( !\ififo1|rd_side_wr_ptr [5] & ( \ififo1|rd_ptr [3] & ( 
// (!\ififo1|rd_ptr [5] & (\ififo1|rd_side_wr_ptr [3] & (!\ififo1|rd_side_wr_ptr [4] $ (\ififo1|rd_ptr [4])))) ) ) ) # ( \ififo1|rd_side_wr_ptr [5] & ( !\ififo1|rd_ptr [3] & ( (\ififo1|rd_ptr [5] & (!\ififo1|rd_side_wr_ptr [3] & (!\ififo1|rd_side_wr_ptr [4] 
// $ (\ififo1|rd_ptr [4])))) ) ) ) # ( !\ififo1|rd_side_wr_ptr [5] & ( !\ififo1|rd_ptr [3] & ( (!\ififo1|rd_ptr [5] & (!\ififo1|rd_side_wr_ptr [3] & (!\ififo1|rd_side_wr_ptr [4] $ (\ififo1|rd_ptr [4])))) ) ) )

	.dataa(!\ififo1|rd_side_wr_ptr [4]),
	.datab(!\ififo1|rd_ptr [5]),
	.datac(!\ififo1|rd_side_wr_ptr [3]),
	.datad(!\ififo1|rd_ptr [4]),
	.datae(!\ififo1|rd_side_wr_ptr [5]),
	.dataf(!\ififo1|rd_ptr [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ififo1|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ififo1|Equal0~2 .extended_lut = "off";
defparam \ififo1|Equal0~2 .lut_mask = 64'h8040201008040201;
defparam \ififo1|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N33
cyclonev_lcell_comb \ififo1|rd_ptr~6 (
// Equation(s):
// \ififo1|rd_ptr~6_combout  = ( \ififo1|rd_ptr [3] & ( \ififo1|Add0~25_sumout  ) ) # ( !\ififo1|rd_ptr [3] & ( \ififo1|Add0~25_sumout  & ( (\rd_req~input_o  & ((!\ififo1|Equal0~2_combout ) # ((!\ififo1|Equal0~1_combout ) # (!\ififo1|Equal0~0_combout )))) ) 
// ) ) # ( \ififo1|rd_ptr [3] & ( !\ififo1|Add0~25_sumout  & ( (!\rd_req~input_o ) # ((\ififo1|Equal0~2_combout  & (\ififo1|Equal0~1_combout  & \ififo1|Equal0~0_combout ))) ) ) )

	.dataa(!\rd_req~input_o ),
	.datab(!\ififo1|Equal0~2_combout ),
	.datac(!\ififo1|Equal0~1_combout ),
	.datad(!\ififo1|Equal0~0_combout ),
	.datae(!\ififo1|rd_ptr [3]),
	.dataf(!\ififo1|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ififo1|rd_ptr~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ififo1|rd_ptr~6 .extended_lut = "off";
defparam \ififo1|rd_ptr~6 .lut_mask = 64'h0000AAAB5554FFFF;
defparam \ififo1|rd_ptr~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y3_N35
dffeas \ififo1|rd_ptr[3] (
	.clk(\rd_clk~inputCLKENA0_outclk ),
	.d(\ififo1|rd_ptr~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|rd_sclr~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|rd_ptr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|rd_ptr[3] .is_wysiwyg = "true";
defparam \ififo1|rd_ptr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N36
cyclonev_lcell_comb \ififo1|gray_rd_ptr~5 (
// Equation(s):
// \ififo1|gray_rd_ptr~5_combout  = ( !\ififo1|rd_ptr [3] & ( \ififo1|rd_ptr [2] ) ) # ( \ififo1|rd_ptr [3] & ( !\ififo1|rd_ptr [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ififo1|rd_ptr [3]),
	.dataf(!\ififo1|rd_ptr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ififo1|gray_rd_ptr~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ififo1|gray_rd_ptr~5 .extended_lut = "off";
defparam \ififo1|gray_rd_ptr~5 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \ififo1|gray_rd_ptr~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y3_N37
dffeas \ififo1|gray_rd_ptr[2] (
	.clk(\rd_clk~inputCLKENA0_outclk ),
	.d(\ififo1|gray_rd_ptr~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|rd_sclr~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|gray_rd_ptr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|gray_rd_ptr[2] .is_wysiwyg = "true";
defparam \ififo1|gray_rd_ptr[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y3_N17
dffeas \ififo1|wr_side_gray_rd_ptr[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ififo1|gray_rd_ptr [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|wr_sclr~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|wr_side_gray_rd_ptr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|wr_side_gray_rd_ptr[2] .is_wysiwyg = "true";
defparam \ififo1|wr_side_gray_rd_ptr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N6
cyclonev_lcell_comb \ififo1|gray_rd_ptr~6 (
// Equation(s):
// \ififo1|gray_rd_ptr~6_combout  = ( \ififo1|rd_ptr [2] & ( !\ififo1|rd_ptr [1] ) ) # ( !\ififo1|rd_ptr [2] & ( \ififo1|rd_ptr [1] ) )

	.dataa(gnd),
	.datab(!\ififo1|rd_ptr [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ififo1|rd_ptr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ififo1|gray_rd_ptr~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ififo1|gray_rd_ptr~6 .extended_lut = "off";
defparam \ififo1|gray_rd_ptr~6 .lut_mask = 64'h33333333CCCCCCCC;
defparam \ififo1|gray_rd_ptr~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y3_N7
dffeas \ififo1|gray_rd_ptr[1] (
	.clk(\rd_clk~inputCLKENA0_outclk ),
	.d(\ififo1|gray_rd_ptr~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|rd_sclr~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|gray_rd_ptr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|gray_rd_ptr[1] .is_wysiwyg = "true";
defparam \ififo1|gray_rd_ptr[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y3_N5
dffeas \ififo1|wr_side_gray_rd_ptr[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ififo1|gray_rd_ptr [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|wr_sclr~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|wr_side_gray_rd_ptr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|wr_side_gray_rd_ptr[1] .is_wysiwyg = "true";
defparam \ififo1|wr_side_gray_rd_ptr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N24
cyclonev_lcell_comb \ififo1|gray_rd_ptr~7 (
// Equation(s):
// \ififo1|gray_rd_ptr~7_combout  = ( !\ififo1|rd_ptr [0] & ( \ififo1|rd_ptr [1] ) ) # ( \ififo1|rd_ptr [0] & ( !\ififo1|rd_ptr [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ififo1|rd_ptr [0]),
	.dataf(!\ififo1|rd_ptr [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ififo1|gray_rd_ptr~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ififo1|gray_rd_ptr~7 .extended_lut = "off";
defparam \ififo1|gray_rd_ptr~7 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \ififo1|gray_rd_ptr~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y3_N25
dffeas \ififo1|gray_rd_ptr[0] (
	.clk(\rd_clk~inputCLKENA0_outclk ),
	.d(\ififo1|gray_rd_ptr~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|rd_sclr~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|gray_rd_ptr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|gray_rd_ptr[0] .is_wysiwyg = "true";
defparam \ififo1|gray_rd_ptr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N48
cyclonev_lcell_comb \ififo1|wr_side_gray_rd_ptr[0]~feeder (
// Equation(s):
// \ififo1|wr_side_gray_rd_ptr[0]~feeder_combout  = \ififo1|gray_rd_ptr [0]

	.dataa(gnd),
	.datab(!\ififo1|gray_rd_ptr [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ififo1|wr_side_gray_rd_ptr[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ififo1|wr_side_gray_rd_ptr[0]~feeder .extended_lut = "off";
defparam \ififo1|wr_side_gray_rd_ptr[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \ififo1|wr_side_gray_rd_ptr[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y3_N49
dffeas \ififo1|wr_side_gray_rd_ptr[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ififo1|wr_side_gray_rd_ptr[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|wr_sclr~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|wr_side_gray_rd_ptr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|wr_side_gray_rd_ptr[0] .is_wysiwyg = "true";
defparam \ififo1|wr_side_gray_rd_ptr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N33
cyclonev_lcell_comb \ififo1|gray_rd_ptr~3 (
// Equation(s):
// \ififo1|gray_rd_ptr~3_combout  = ( !\ififo1|rd_ptr [5] & ( \ififo1|rd_ptr [4] ) ) # ( \ififo1|rd_ptr [5] & ( !\ififo1|rd_ptr [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ififo1|rd_ptr [5]),
	.dataf(!\ififo1|rd_ptr [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ififo1|gray_rd_ptr~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ififo1|gray_rd_ptr~3 .extended_lut = "off";
defparam \ififo1|gray_rd_ptr~3 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \ififo1|gray_rd_ptr~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y3_N34
dffeas \ififo1|gray_rd_ptr[4] (
	.clk(\rd_clk~inputCLKENA0_outclk ),
	.d(\ififo1|gray_rd_ptr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|rd_sclr~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|gray_rd_ptr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|gray_rd_ptr[4] .is_wysiwyg = "true";
defparam \ififo1|gray_rd_ptr[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N42
cyclonev_lcell_comb \ififo1|wr_side_gray_rd_ptr[4]~feeder (
// Equation(s):
// \ififo1|wr_side_gray_rd_ptr[4]~feeder_combout  = \ififo1|gray_rd_ptr [4]

	.dataa(gnd),
	.datab(!\ififo1|gray_rd_ptr [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ififo1|wr_side_gray_rd_ptr[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ififo1|wr_side_gray_rd_ptr[4]~feeder .extended_lut = "off";
defparam \ififo1|wr_side_gray_rd_ptr[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \ififo1|wr_side_gray_rd_ptr[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y3_N44
dffeas \ififo1|wr_side_gray_rd_ptr[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ififo1|wr_side_gray_rd_ptr[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|wr_sclr~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|wr_side_gray_rd_ptr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|wr_side_gray_rd_ptr[4] .is_wysiwyg = "true";
defparam \ififo1|wr_side_gray_rd_ptr[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N42
cyclonev_lcell_comb \ififo1|gray_rd_ptr~4 (
// Equation(s):
// \ififo1|gray_rd_ptr~4_combout  = ( !\ififo1|rd_ptr [3] & ( \ififo1|rd_ptr [4] ) ) # ( \ififo1|rd_ptr [3] & ( !\ififo1|rd_ptr [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ififo1|rd_ptr [3]),
	.dataf(!\ififo1|rd_ptr [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ififo1|gray_rd_ptr~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ififo1|gray_rd_ptr~4 .extended_lut = "off";
defparam \ififo1|gray_rd_ptr~4 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \ififo1|gray_rd_ptr~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y4_N43
dffeas \ififo1|gray_rd_ptr[3] (
	.clk(\rd_clk~inputCLKENA0_outclk ),
	.d(\ififo1|gray_rd_ptr~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|rd_sclr~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|gray_rd_ptr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|gray_rd_ptr[3] .is_wysiwyg = "true";
defparam \ififo1|gray_rd_ptr[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y4_N47
dffeas \ififo1|wr_side_gray_rd_ptr[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ififo1|gray_rd_ptr [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|wr_sclr~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|wr_side_gray_rd_ptr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|wr_side_gray_rd_ptr[3] .is_wysiwyg = "true";
defparam \ififo1|wr_side_gray_rd_ptr[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y3_N45
cyclonev_lcell_comb \ififo1|Add0~33 (
// Equation(s):
// \ififo1|Add0~33_sumout  = SUM(( \ififo1|rd_ptr [5] ) + ( GND ) + ( \ififo1|Add0~30  ))
// \ififo1|Add0~34  = CARRY(( \ififo1|rd_ptr [5] ) + ( GND ) + ( \ififo1|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ififo1|rd_ptr [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ififo1|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ififo1|Add0~33_sumout ),
	.cout(\ififo1|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \ififo1|Add0~33 .extended_lut = "off";
defparam \ififo1|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \ififo1|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y3_N48
cyclonev_lcell_comb \ififo1|Add0~1 (
// Equation(s):
// \ififo1|Add0~1_sumout  = SUM(( \ififo1|rd_ptr [6] ) + ( GND ) + ( \ififo1|Add0~34  ))
// \ififo1|Add0~2  = CARRY(( \ififo1|rd_ptr [6] ) + ( GND ) + ( \ififo1|Add0~34  ))

	.dataa(gnd),
	.datab(!\ififo1|rd_ptr [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ififo1|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ififo1|Add0~1_sumout ),
	.cout(\ififo1|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \ififo1|Add0~1 .extended_lut = "off";
defparam \ififo1|Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \ififo1|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y3_N9
cyclonev_lcell_comb \ififo1|rd_ptr~0 (
// Equation(s):
// \ififo1|rd_ptr~0_combout  = ( \ififo1|rd_ptr [6] & ( \ififo1|Add0~1_sumout  ) ) # ( !\ififo1|rd_ptr [6] & ( \ififo1|Add0~1_sumout  & ( (\rd_req~input_o  & ((!\ififo1|Equal0~1_combout ) # ((!\ififo1|Equal0~2_combout ) # (!\ififo1|Equal0~0_combout )))) ) ) 
// ) # ( \ififo1|rd_ptr [6] & ( !\ififo1|Add0~1_sumout  & ( (!\rd_req~input_o ) # ((\ififo1|Equal0~1_combout  & (\ififo1|Equal0~2_combout  & \ififo1|Equal0~0_combout ))) ) ) )

	.dataa(!\ififo1|Equal0~1_combout ),
	.datab(!\ififo1|Equal0~2_combout ),
	.datac(!\ififo1|Equal0~0_combout ),
	.datad(!\rd_req~input_o ),
	.datae(!\ififo1|rd_ptr [6]),
	.dataf(!\ififo1|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ififo1|rd_ptr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ififo1|rd_ptr~0 .extended_lut = "off";
defparam \ififo1|rd_ptr~0 .lut_mask = 64'h0000FF0100FEFFFF;
defparam \ififo1|rd_ptr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y3_N11
dffeas \ififo1|rd_ptr[6] (
	.clk(\rd_clk~inputCLKENA0_outclk ),
	.d(\ififo1|rd_ptr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|rd_sclr~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|rd_ptr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|rd_ptr[6] .is_wysiwyg = "true";
defparam \ififo1|rd_ptr[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y3_N51
cyclonev_lcell_comb \ififo1|Add0~5 (
// Equation(s):
// \ififo1|Add0~5_sumout  = SUM(( \ififo1|rd_ptr [7] ) + ( GND ) + ( \ififo1|Add0~2  ))
// \ififo1|Add0~6  = CARRY(( \ififo1|rd_ptr [7] ) + ( GND ) + ( \ififo1|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ififo1|rd_ptr [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ififo1|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ififo1|Add0~5_sumout ),
	.cout(\ififo1|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \ififo1|Add0~5 .extended_lut = "off";
defparam \ififo1|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \ififo1|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y3_N6
cyclonev_lcell_comb \ififo1|rd_ptr~1 (
// Equation(s):
// \ififo1|rd_ptr~1_combout  = ( \ififo1|rd_ptr [7] & ( \ififo1|Add0~5_sumout  ) ) # ( !\ififo1|rd_ptr [7] & ( \ififo1|Add0~5_sumout  & ( (\rd_req~input_o  & ((!\ififo1|Equal0~1_combout ) # ((!\ififo1|Equal0~2_combout ) # (!\ififo1|Equal0~0_combout )))) ) ) 
// ) # ( \ififo1|rd_ptr [7] & ( !\ififo1|Add0~5_sumout  & ( (!\rd_req~input_o ) # ((\ififo1|Equal0~1_combout  & (\ififo1|Equal0~2_combout  & \ififo1|Equal0~0_combout ))) ) ) )

	.dataa(!\ififo1|Equal0~1_combout ),
	.datab(!\ififo1|Equal0~2_combout ),
	.datac(!\rd_req~input_o ),
	.datad(!\ififo1|Equal0~0_combout ),
	.datae(!\ififo1|rd_ptr [7]),
	.dataf(!\ififo1|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ififo1|rd_ptr~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ififo1|rd_ptr~1 .extended_lut = "off";
defparam \ififo1|rd_ptr~1 .lut_mask = 64'h0000F0F10F0EFFFF;
defparam \ififo1|rd_ptr~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y3_N8
dffeas \ififo1|rd_ptr[7] (
	.clk(\rd_clk~inputCLKENA0_outclk ),
	.d(\ififo1|rd_ptr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|rd_sclr~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|rd_ptr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|rd_ptr[7] .is_wysiwyg = "true";
defparam \ififo1|rd_ptr[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y3_N54
cyclonev_lcell_comb \ififo1|Add0~9 (
// Equation(s):
// \ififo1|Add0~9_sumout  = SUM(( \ififo1|rd_ptr [8] ) + ( GND ) + ( \ififo1|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ififo1|rd_ptr [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ififo1|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ififo1|Add0~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ififo1|Add0~9 .extended_lut = "off";
defparam \ififo1|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \ififo1|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N24
cyclonev_lcell_comb \ififo1|rd_ptr~2 (
// Equation(s):
// \ififo1|rd_ptr~2_combout  = ( \ififo1|rd_ptr [8] & ( \ififo1|Add0~9_sumout  ) ) # ( !\ififo1|rd_ptr [8] & ( \ififo1|Add0~9_sumout  & ( (\rd_req~input_o  & ((!\ififo1|Equal0~2_combout ) # ((!\ififo1|Equal0~0_combout ) # (!\ififo1|Equal0~1_combout )))) ) ) 
// ) # ( \ififo1|rd_ptr [8] & ( !\ififo1|Add0~9_sumout  & ( (!\rd_req~input_o ) # ((\ififo1|Equal0~2_combout  & (\ififo1|Equal0~0_combout  & \ififo1|Equal0~1_combout ))) ) ) )

	.dataa(!\rd_req~input_o ),
	.datab(!\ififo1|Equal0~2_combout ),
	.datac(!\ififo1|Equal0~0_combout ),
	.datad(!\ififo1|Equal0~1_combout ),
	.datae(!\ififo1|rd_ptr [8]),
	.dataf(!\ififo1|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ififo1|rd_ptr~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ififo1|rd_ptr~2 .extended_lut = "off";
defparam \ififo1|rd_ptr~2 .lut_mask = 64'h0000AAAB5554FFFF;
defparam \ififo1|rd_ptr~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y3_N26
dffeas \ififo1|rd_ptr[8] (
	.clk(\rd_clk~inputCLKENA0_outclk ),
	.d(\ififo1|rd_ptr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|rd_sclr~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|rd_ptr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|rd_ptr[8] .is_wysiwyg = "true";
defparam \ififo1|rd_ptr[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N21
cyclonev_lcell_comb \ififo1|gray_rd_ptr~0 (
// Equation(s):
// \ififo1|gray_rd_ptr~0_combout  = ( !\ififo1|rd_ptr [7] & ( \ififo1|rd_ptr [8] ) ) # ( \ififo1|rd_ptr [7] & ( !\ififo1|rd_ptr [8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ififo1|rd_ptr [7]),
	.dataf(!\ififo1|rd_ptr [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ififo1|gray_rd_ptr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ififo1|gray_rd_ptr~0 .extended_lut = "off";
defparam \ififo1|gray_rd_ptr~0 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \ififo1|gray_rd_ptr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y4_N22
dffeas \ififo1|gray_rd_ptr[7] (
	.clk(\rd_clk~inputCLKENA0_outclk ),
	.d(\ififo1|gray_rd_ptr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|rd_sclr~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|gray_rd_ptr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|gray_rd_ptr[7] .is_wysiwyg = "true";
defparam \ififo1|gray_rd_ptr[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y4_N5
dffeas \ififo1|wr_side_gray_rd_ptr[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ififo1|gray_rd_ptr [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|wr_sclr~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|wr_side_gray_rd_ptr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|wr_side_gray_rd_ptr[7] .is_wysiwyg = "true";
defparam \ififo1|wr_side_gray_rd_ptr[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N9
cyclonev_lcell_comb \ififo1|gray_rd_ptr[8]~feeder (
// Equation(s):
// \ififo1|gray_rd_ptr[8]~feeder_combout  = ( \ififo1|rd_ptr [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ififo1|rd_ptr [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ififo1|gray_rd_ptr[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ififo1|gray_rd_ptr[8]~feeder .extended_lut = "off";
defparam \ififo1|gray_rd_ptr[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ififo1|gray_rd_ptr[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y4_N10
dffeas \ififo1|gray_rd_ptr[8] (
	.clk(\rd_clk~inputCLKENA0_outclk ),
	.d(\ififo1|gray_rd_ptr[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|rd_sclr~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|gray_rd_ptr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|gray_rd_ptr[8] .is_wysiwyg = "true";
defparam \ififo1|gray_rd_ptr[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y4_N41
dffeas \ififo1|wr_side_gray_rd_ptr[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ififo1|gray_rd_ptr [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|wr_sclr~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|wr_side_gray_rd_ptr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|wr_side_gray_rd_ptr[8] .is_wysiwyg = "true";
defparam \ififo1|wr_side_gray_rd_ptr[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N54
cyclonev_lcell_comb \ififo1|gray_to_bin~8 (
// Equation(s):
// \ififo1|gray_to_bin~8_combout  = ( \ififo1|wr_side_gray_rd_ptr [8] & ( !\ififo1|wr_side_gray_rd_ptr [7] ) ) # ( !\ififo1|wr_side_gray_rd_ptr [8] & ( \ififo1|wr_side_gray_rd_ptr [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ififo1|wr_side_gray_rd_ptr [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ififo1|wr_side_gray_rd_ptr [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ififo1|gray_to_bin~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ififo1|gray_to_bin~8 .extended_lut = "off";
defparam \ififo1|gray_to_bin~8 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \ififo1|gray_to_bin~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N36
cyclonev_lcell_comb \ififo1|gray_rd_ptr~1 (
// Equation(s):
// \ififo1|gray_rd_ptr~1_combout  = ( \ififo1|rd_ptr [7] & ( !\ififo1|rd_ptr [6] ) ) # ( !\ififo1|rd_ptr [7] & ( \ififo1|rd_ptr [6] ) )

	.dataa(gnd),
	.datab(!\ififo1|rd_ptr [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ififo1|rd_ptr [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ififo1|gray_rd_ptr~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ififo1|gray_rd_ptr~1 .extended_lut = "off";
defparam \ififo1|gray_rd_ptr~1 .lut_mask = 64'h3333CCCC3333CCCC;
defparam \ififo1|gray_rd_ptr~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y4_N37
dffeas \ififo1|gray_rd_ptr[6] (
	.clk(\rd_clk~inputCLKENA0_outclk ),
	.d(\ififo1|gray_rd_ptr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|rd_sclr~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|gray_rd_ptr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|gray_rd_ptr[6] .is_wysiwyg = "true";
defparam \ififo1|gray_rd_ptr[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y4_N8
dffeas \ififo1|wr_side_gray_rd_ptr[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ififo1|gray_rd_ptr [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|wr_sclr~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|wr_side_gray_rd_ptr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|wr_side_gray_rd_ptr[6] .is_wysiwyg = "true";
defparam \ififo1|wr_side_gray_rd_ptr[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N21
cyclonev_lcell_comb \ififo1|gray_to_bin~11 (
// Equation(s):
// \ififo1|gray_to_bin~11_combout  = ( \ififo1|wr_side_gray_rd_ptr [6] & ( !\ififo1|wr_side_gray_rd_ptr [4] $ (!\ififo1|wr_side_gray_rd_ptr [5] $ (!\ififo1|wr_side_gray_rd_ptr [3] $ (\ififo1|gray_to_bin~8_combout ))) ) ) # ( !\ififo1|wr_side_gray_rd_ptr [6] 
// & ( !\ififo1|wr_side_gray_rd_ptr [4] $ (!\ififo1|wr_side_gray_rd_ptr [5] $ (!\ififo1|wr_side_gray_rd_ptr [3] $ (!\ififo1|gray_to_bin~8_combout ))) ) )

	.dataa(!\ififo1|wr_side_gray_rd_ptr [4]),
	.datab(!\ififo1|wr_side_gray_rd_ptr [5]),
	.datac(!\ififo1|wr_side_gray_rd_ptr [3]),
	.datad(!\ififo1|gray_to_bin~8_combout ),
	.datae(gnd),
	.dataf(!\ififo1|wr_side_gray_rd_ptr [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ififo1|gray_to_bin~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ififo1|gray_to_bin~11 .extended_lut = "off";
defparam \ififo1|gray_to_bin~11 .lut_mask = 64'h6996699696699669;
defparam \ififo1|gray_to_bin~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N33
cyclonev_lcell_comb \ififo1|gray_to_bin~12 (
// Equation(s):
// \ififo1|gray_to_bin~12_combout  = ( \ififo1|gray_to_bin~11_combout  & ( !\ififo1|wr_side_gray_rd_ptr [2] $ (!\ififo1|wr_side_gray_rd_ptr [1] $ (!\ififo1|wr_side_gray_rd_ptr [0])) ) ) # ( !\ififo1|gray_to_bin~11_combout  & ( !\ififo1|wr_side_gray_rd_ptr 
// [2] $ (!\ififo1|wr_side_gray_rd_ptr [1] $ (\ififo1|wr_side_gray_rd_ptr [0])) ) )

	.dataa(gnd),
	.datab(!\ififo1|wr_side_gray_rd_ptr [2]),
	.datac(!\ififo1|wr_side_gray_rd_ptr [1]),
	.datad(!\ififo1|wr_side_gray_rd_ptr [0]),
	.datae(gnd),
	.dataf(!\ififo1|gray_to_bin~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ififo1|gray_to_bin~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ififo1|gray_to_bin~12 .extended_lut = "off";
defparam \ififo1|gray_to_bin~12 .lut_mask = 64'h3CC33CC3C33CC33C;
defparam \ififo1|gray_to_bin~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N35
dffeas \ififo1|wr_side_rd_ptr[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ififo1|gray_to_bin~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|wr_sclr~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|wr_side_rd_ptr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|wr_side_rd_ptr[0] .is_wysiwyg = "true";
defparam \ififo1|wr_side_rd_ptr[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y4_N37
dffeas \ififo1|wr_side_rd_ptr[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ififo1|wr_side_gray_rd_ptr [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|wr_sclr~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|wr_side_rd_ptr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|wr_side_rd_ptr[8] .is_wysiwyg = "true";
defparam \ififo1|wr_side_rd_ptr[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N27
cyclonev_lcell_comb \ififo1|gray_to_bin~13 (
// Equation(s):
// \ififo1|gray_to_bin~13_combout  = ( \ififo1|gray_to_bin~11_combout  & ( !\ififo1|wr_side_gray_rd_ptr [1] $ (\ififo1|wr_side_gray_rd_ptr [2]) ) ) # ( !\ififo1|gray_to_bin~11_combout  & ( !\ififo1|wr_side_gray_rd_ptr [1] $ (!\ififo1|wr_side_gray_rd_ptr [2]) 
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ififo1|wr_side_gray_rd_ptr [1]),
	.datad(!\ififo1|wr_side_gray_rd_ptr [2]),
	.datae(gnd),
	.dataf(!\ififo1|gray_to_bin~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ififo1|gray_to_bin~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ififo1|gray_to_bin~13 .extended_lut = "off";
defparam \ififo1|gray_to_bin~13 .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \ififo1|gray_to_bin~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N28
dffeas \ififo1|wr_side_rd_ptr[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ififo1|gray_to_bin~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|wr_sclr~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|wr_side_rd_ptr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|wr_side_rd_ptr[1] .is_wysiwyg = "true";
defparam \ififo1|wr_side_rd_ptr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N36
cyclonev_lcell_comb \ififo1|wr_ok~1 (
// Equation(s):
// \ififo1|wr_ok~1_combout  = ( \ififo1|wr_side_rd_ptr [8] & ( \ififo1|wr_side_rd_ptr [1] & ( (!\ififo1|wr_ptr [8] & (\ififo1|wr_ptr [1] & (!\ififo1|wr_side_rd_ptr [0] $ (\ififo1|wr_ptr [0])))) ) ) ) # ( !\ififo1|wr_side_rd_ptr [8] & ( \ififo1|wr_side_rd_ptr 
// [1] & ( (\ififo1|wr_ptr [8] & (\ififo1|wr_ptr [1] & (!\ififo1|wr_side_rd_ptr [0] $ (\ififo1|wr_ptr [0])))) ) ) ) # ( \ififo1|wr_side_rd_ptr [8] & ( !\ififo1|wr_side_rd_ptr [1] & ( (!\ififo1|wr_ptr [8] & (!\ififo1|wr_ptr [1] & (!\ififo1|wr_side_rd_ptr [0] 
// $ (\ififo1|wr_ptr [0])))) ) ) ) # ( !\ififo1|wr_side_rd_ptr [8] & ( !\ififo1|wr_side_rd_ptr [1] & ( (\ififo1|wr_ptr [8] & (!\ififo1|wr_ptr [1] & (!\ififo1|wr_side_rd_ptr [0] $ (\ififo1|wr_ptr [0])))) ) ) )

	.dataa(!\ififo1|wr_side_rd_ptr [0]),
	.datab(!\ififo1|wr_ptr [8]),
	.datac(!\ififo1|wr_ptr [1]),
	.datad(!\ififo1|wr_ptr [0]),
	.datae(!\ififo1|wr_side_rd_ptr [8]),
	.dataf(!\ififo1|wr_side_rd_ptr [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ififo1|wr_ok~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ififo1|wr_ok~1 .extended_lut = "off";
defparam \ififo1|wr_ok~1 .lut_mask = 64'h2010804002010804;
defparam \ififo1|wr_ok~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N57
cyclonev_lcell_comb \ififo1|gray_to_bin~9 (
// Equation(s):
// \ififo1|gray_to_bin~9_combout  = !\ififo1|gray_to_bin~8_combout  $ (!\ififo1|wr_side_gray_rd_ptr [6])

	.dataa(!\ififo1|gray_to_bin~8_combout ),
	.datab(gnd),
	.datac(!\ififo1|wr_side_gray_rd_ptr [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ififo1|gray_to_bin~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ififo1|gray_to_bin~9 .extended_lut = "off";
defparam \ififo1|gray_to_bin~9 .lut_mask = 64'h5A5A5A5A5A5A5A5A;
defparam \ififo1|gray_to_bin~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N18
cyclonev_lcell_comb \ififo1|gray_to_bin~15 (
// Equation(s):
// \ififo1|gray_to_bin~15_combout  = ( \ififo1|gray_to_bin~9_combout  & ( !\ififo1|wr_side_gray_rd_ptr [4] $ (\ififo1|wr_side_gray_rd_ptr [5]) ) ) # ( !\ififo1|gray_to_bin~9_combout  & ( !\ififo1|wr_side_gray_rd_ptr [4] $ (!\ififo1|wr_side_gray_rd_ptr [5]) ) 
// )

	.dataa(!\ififo1|wr_side_gray_rd_ptr [4]),
	.datab(!\ififo1|wr_side_gray_rd_ptr [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ififo1|gray_to_bin~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ififo1|gray_to_bin~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ififo1|gray_to_bin~15 .extended_lut = "off";
defparam \ififo1|gray_to_bin~15 .lut_mask = 64'h6666666699999999;
defparam \ififo1|gray_to_bin~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N20
dffeas \ififo1|wr_side_rd_ptr[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ififo1|gray_to_bin~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|wr_sclr~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|wr_side_rd_ptr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|wr_side_rd_ptr[4] .is_wysiwyg = "true";
defparam \ififo1|wr_side_rd_ptr[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y4_N43
dffeas \ififo1|wr_side_rd_ptr[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ififo1|gray_to_bin~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|wr_sclr~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|wr_side_rd_ptr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|wr_side_rd_ptr[3] .is_wysiwyg = "true";
defparam \ififo1|wr_side_rd_ptr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N30
cyclonev_lcell_comb \ififo1|gray_to_bin~14 (
// Equation(s):
// \ififo1|gray_to_bin~14_combout  = ( \ififo1|gray_to_bin~11_combout  & ( !\ififo1|wr_side_gray_rd_ptr [2] ) ) # ( !\ififo1|gray_to_bin~11_combout  & ( \ififo1|wr_side_gray_rd_ptr [2] ) )

	.dataa(gnd),
	.datab(!\ififo1|wr_side_gray_rd_ptr [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ififo1|gray_to_bin~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ififo1|gray_to_bin~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ififo1|gray_to_bin~14 .extended_lut = "off";
defparam \ififo1|gray_to_bin~14 .lut_mask = 64'h33333333CCCCCCCC;
defparam \ififo1|gray_to_bin~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N31
dffeas \ififo1|wr_side_rd_ptr[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ififo1|gray_to_bin~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|wr_sclr~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|wr_side_rd_ptr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|wr_side_rd_ptr[2] .is_wysiwyg = "true";
defparam \ififo1|wr_side_rd_ptr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N42
cyclonev_lcell_comb \ififo1|wr_ok~2 (
// Equation(s):
// \ififo1|wr_ok~2_combout  = ( \ififo1|wr_side_rd_ptr [3] & ( \ififo1|wr_side_rd_ptr [2] & ( (\ififo1|wr_ptr [2] & (\ififo1|wr_ptr [3] & (!\ififo1|wr_side_rd_ptr [4] $ (\ififo1|wr_ptr [4])))) ) ) ) # ( !\ififo1|wr_side_rd_ptr [3] & ( \ififo1|wr_side_rd_ptr 
// [2] & ( (\ififo1|wr_ptr [2] & (!\ififo1|wr_ptr [3] & (!\ififo1|wr_side_rd_ptr [4] $ (\ififo1|wr_ptr [4])))) ) ) ) # ( \ififo1|wr_side_rd_ptr [3] & ( !\ififo1|wr_side_rd_ptr [2] & ( (!\ififo1|wr_ptr [2] & (\ififo1|wr_ptr [3] & (!\ififo1|wr_side_rd_ptr [4] 
// $ (\ififo1|wr_ptr [4])))) ) ) ) # ( !\ififo1|wr_side_rd_ptr [3] & ( !\ififo1|wr_side_rd_ptr [2] & ( (!\ififo1|wr_ptr [2] & (!\ififo1|wr_ptr [3] & (!\ififo1|wr_side_rd_ptr [4] $ (\ififo1|wr_ptr [4])))) ) ) )

	.dataa(!\ififo1|wr_ptr [2]),
	.datab(!\ififo1|wr_ptr [3]),
	.datac(!\ififo1|wr_side_rd_ptr [4]),
	.datad(!\ififo1|wr_ptr [4]),
	.datae(!\ififo1|wr_side_rd_ptr [3]),
	.dataf(!\ififo1|wr_side_rd_ptr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ififo1|wr_ok~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ififo1|wr_ok~2 .extended_lut = "off";
defparam \ififo1|wr_ok~2 .lut_mask = 64'h8008200240041001;
defparam \ififo1|wr_ok~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N48
cyclonev_lcell_comb \ififo1|wr_ptr~0 (
// Equation(s):
// \ififo1|wr_ptr~0_combout  = ( \ififo1|wr_ok~2_combout  & ( ((\wr_req_w~combout  & ((!\ififo1|wr_ok~0_combout ) # (!\ififo1|wr_ok~1_combout )))) # (\ififo1|wr_sclr~q ) ) ) # ( !\ififo1|wr_ok~2_combout  & ( (\ififo1|wr_sclr~q ) # (\wr_req_w~combout ) ) )

	.dataa(!\wr_req_w~combout ),
	.datab(!\ififo1|wr_ok~0_combout ),
	.datac(!\ififo1|wr_sclr~q ),
	.datad(!\ififo1|wr_ok~1_combout ),
	.datae(gnd),
	.dataf(!\ififo1|wr_ok~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ififo1|wr_ptr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ififo1|wr_ptr~0 .extended_lut = "off";
defparam \ififo1|wr_ptr~0 .lut_mask = 64'h5F5F5F5F5F4F5F4F;
defparam \ififo1|wr_ptr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y4_N31
dffeas \ififo1|wr_ptr[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ififo1|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|wr_sclr~q ),
	.sload(gnd),
	.ena(\ififo1|wr_ptr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|wr_ptr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|wr_ptr[0] .is_wysiwyg = "true";
defparam \ififo1|wr_ptr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N33
cyclonev_lcell_comb \ififo1|Add1~21 (
// Equation(s):
// \ififo1|Add1~21_sumout  = SUM(( \ififo1|wr_ptr [1] ) + ( GND ) + ( \ififo1|Add1~18  ))
// \ififo1|Add1~22  = CARRY(( \ififo1|wr_ptr [1] ) + ( GND ) + ( \ififo1|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ififo1|wr_ptr [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ififo1|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ififo1|Add1~21_sumout ),
	.cout(\ififo1|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \ififo1|Add1~21 .extended_lut = "off";
defparam \ififo1|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \ififo1|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y4_N34
dffeas \ififo1|wr_ptr[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ififo1|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|wr_sclr~q ),
	.sload(gnd),
	.ena(\ififo1|wr_ptr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|wr_ptr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|wr_ptr[1] .is_wysiwyg = "true";
defparam \ififo1|wr_ptr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N36
cyclonev_lcell_comb \ififo1|Add1~25 (
// Equation(s):
// \ififo1|Add1~25_sumout  = SUM(( \ififo1|wr_ptr [2] ) + ( GND ) + ( \ififo1|Add1~22  ))
// \ififo1|Add1~26  = CARRY(( \ififo1|wr_ptr [2] ) + ( GND ) + ( \ififo1|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ififo1|wr_ptr [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ififo1|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ififo1|Add1~25_sumout ),
	.cout(\ififo1|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \ififo1|Add1~25 .extended_lut = "off";
defparam \ififo1|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \ififo1|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y4_N37
dffeas \ififo1|wr_ptr[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ififo1|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|wr_sclr~q ),
	.sload(gnd),
	.ena(\ififo1|wr_ptr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|wr_ptr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|wr_ptr[2] .is_wysiwyg = "true";
defparam \ififo1|wr_ptr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N39
cyclonev_lcell_comb \ififo1|Add1~29 (
// Equation(s):
// \ififo1|Add1~29_sumout  = SUM(( \ififo1|wr_ptr [3] ) + ( GND ) + ( \ififo1|Add1~26  ))
// \ififo1|Add1~30  = CARRY(( \ififo1|wr_ptr [3] ) + ( GND ) + ( \ififo1|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ififo1|wr_ptr [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ififo1|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ififo1|Add1~29_sumout ),
	.cout(\ififo1|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \ififo1|Add1~29 .extended_lut = "off";
defparam \ififo1|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \ififo1|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y4_N40
dffeas \ififo1|wr_ptr[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ififo1|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|wr_sclr~q ),
	.sload(gnd),
	.ena(\ififo1|wr_ptr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|wr_ptr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|wr_ptr[3] .is_wysiwyg = "true";
defparam \ififo1|wr_ptr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N42
cyclonev_lcell_comb \ififo1|Add1~33 (
// Equation(s):
// \ififo1|Add1~33_sumout  = SUM(( \ififo1|wr_ptr [4] ) + ( GND ) + ( \ififo1|Add1~30  ))
// \ififo1|Add1~34  = CARRY(( \ififo1|wr_ptr [4] ) + ( GND ) + ( \ififo1|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ififo1|wr_ptr [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ififo1|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ififo1|Add1~33_sumout ),
	.cout(\ififo1|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \ififo1|Add1~33 .extended_lut = "off";
defparam \ififo1|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \ififo1|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y4_N43
dffeas \ififo1|wr_ptr[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ififo1|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|wr_sclr~q ),
	.sload(gnd),
	.ena(\ififo1|wr_ptr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|wr_ptr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|wr_ptr[4] .is_wysiwyg = "true";
defparam \ififo1|wr_ptr[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N45
cyclonev_lcell_comb \ififo1|Add1~1 (
// Equation(s):
// \ififo1|Add1~1_sumout  = SUM(( \ififo1|wr_ptr [5] ) + ( GND ) + ( \ififo1|Add1~34  ))
// \ififo1|Add1~2  = CARRY(( \ififo1|wr_ptr [5] ) + ( GND ) + ( \ififo1|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ififo1|wr_ptr [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ififo1|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ififo1|Add1~1_sumout ),
	.cout(\ififo1|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \ififo1|Add1~1 .extended_lut = "off";
defparam \ififo1|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \ififo1|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y4_N46
dffeas \ififo1|wr_ptr[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ififo1|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|wr_sclr~q ),
	.sload(gnd),
	.ena(\ififo1|wr_ptr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|wr_ptr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|wr_ptr[5] .is_wysiwyg = "true";
defparam \ififo1|wr_ptr[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N48
cyclonev_lcell_comb \ififo1|Add1~5 (
// Equation(s):
// \ififo1|Add1~5_sumout  = SUM(( \ififo1|wr_ptr [6] ) + ( GND ) + ( \ififo1|Add1~2  ))
// \ififo1|Add1~6  = CARRY(( \ififo1|wr_ptr [6] ) + ( GND ) + ( \ififo1|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ififo1|wr_ptr [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ififo1|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ififo1|Add1~5_sumout ),
	.cout(\ififo1|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \ififo1|Add1~5 .extended_lut = "off";
defparam \ififo1|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \ififo1|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y4_N50
dffeas \ififo1|wr_ptr[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ififo1|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|wr_sclr~q ),
	.sload(gnd),
	.ena(\ififo1|wr_ptr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|wr_ptr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|wr_ptr[6] .is_wysiwyg = "true";
defparam \ififo1|wr_ptr[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N51
cyclonev_lcell_comb \ififo1|Add1~9 (
// Equation(s):
// \ififo1|Add1~9_sumout  = SUM(( \ififo1|wr_ptr [7] ) + ( GND ) + ( \ififo1|Add1~6  ))
// \ififo1|Add1~10  = CARRY(( \ififo1|wr_ptr [7] ) + ( GND ) + ( \ififo1|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ififo1|wr_ptr [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ififo1|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ififo1|Add1~9_sumout ),
	.cout(\ififo1|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \ififo1|Add1~9 .extended_lut = "off";
defparam \ififo1|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \ififo1|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y4_N52
dffeas \ififo1|wr_ptr[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ififo1|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|wr_sclr~q ),
	.sload(gnd),
	.ena(\ififo1|wr_ptr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|wr_ptr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|wr_ptr[7] .is_wysiwyg = "true";
defparam \ififo1|wr_ptr[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N54
cyclonev_lcell_comb \ififo1|Add1~13 (
// Equation(s):
// \ififo1|Add1~13_sumout  = SUM(( \ififo1|wr_ptr [8] ) + ( GND ) + ( \ififo1|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ififo1|wr_ptr [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ififo1|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ififo1|Add1~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ififo1|Add1~13 .extended_lut = "off";
defparam \ififo1|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \ififo1|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y4_N55
dffeas \ififo1|wr_ptr[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ififo1|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|wr_sclr~q ),
	.sload(gnd),
	.ena(\ififo1|wr_ptr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|wr_ptr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|wr_ptr[8] .is_wysiwyg = "true";
defparam \ififo1|wr_ptr[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N33
cyclonev_lcell_comb \ififo1|gray_wr_ptr~0 (
// Equation(s):
// \ififo1|gray_wr_ptr~0_combout  = ( \ififo1|wr_ptr [7] & ( !\ififo1|wr_ptr [8] ) ) # ( !\ififo1|wr_ptr [7] & ( \ififo1|wr_ptr [8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ififo1|wr_ptr [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ififo1|wr_ptr [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ififo1|gray_wr_ptr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ififo1|gray_wr_ptr~0 .extended_lut = "off";
defparam \ififo1|gray_wr_ptr~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \ififo1|gray_wr_ptr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y3_N34
dffeas \ififo1|gray_wr_ptr[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ififo1|gray_wr_ptr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|wr_sclr~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|gray_wr_ptr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|gray_wr_ptr[7] .is_wysiwyg = "true";
defparam \ififo1|gray_wr_ptr[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y3_N14
dffeas \ififo1|rd_side_gray_wr_ptr[7] (
	.clk(\rd_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ififo1|gray_wr_ptr [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|rd_sclr~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|rd_side_gray_wr_ptr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|rd_side_gray_wr_ptr[7] .is_wysiwyg = "true";
defparam \ififo1|rd_side_gray_wr_ptr[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N54
cyclonev_lcell_comb \ififo1|gray_to_bin~1 (
// Equation(s):
// \ififo1|gray_to_bin~1_combout  = ( \ififo1|rd_side_gray_wr_ptr [8] & ( !\ififo1|rd_side_gray_wr_ptr [7] ) ) # ( !\ififo1|rd_side_gray_wr_ptr [8] & ( \ififo1|rd_side_gray_wr_ptr [7] ) )

	.dataa(gnd),
	.datab(!\ififo1|rd_side_gray_wr_ptr [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ififo1|rd_side_gray_wr_ptr [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ififo1|gray_to_bin~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ififo1|gray_to_bin~1 .extended_lut = "off";
defparam \ififo1|gray_to_bin~1 .lut_mask = 64'h33333333CCCCCCCC;
defparam \ififo1|gray_to_bin~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y3_N26
dffeas \ififo1|rd_side_wr_ptr[7] (
	.clk(\rd_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ififo1|gray_to_bin~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|rd_sclr~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|rd_side_wr_ptr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|rd_side_wr_ptr[7] .is_wysiwyg = "true";
defparam \ififo1|rd_side_wr_ptr[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y3_N14
dffeas \ififo1|rd_side_wr_ptr[8] (
	.clk(\rd_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ififo1|rd_side_gray_wr_ptr [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|rd_sclr~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|rd_side_wr_ptr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|rd_side_wr_ptr[8] .is_wysiwyg = "true";
defparam \ififo1|rd_side_wr_ptr[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y3_N21
cyclonev_lcell_comb \ififo1|gray_to_bin~0 (
// Equation(s):
// \ififo1|gray_to_bin~0_combout  = !\ififo1|rd_side_gray_wr_ptr [7] $ (!\ififo1|rd_side_gray_wr_ptr [8] $ (\ififo1|rd_side_gray_wr_ptr [6]))

	.dataa(!\ififo1|rd_side_gray_wr_ptr [7]),
	.datab(!\ififo1|rd_side_gray_wr_ptr [8]),
	.datac(gnd),
	.datad(!\ififo1|rd_side_gray_wr_ptr [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ififo1|gray_to_bin~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ififo1|gray_to_bin~0 .extended_lut = "off";
defparam \ififo1|gray_to_bin~0 .lut_mask = 64'h6699669966996699;
defparam \ififo1|gray_to_bin~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y3_N23
dffeas \ififo1|rd_side_wr_ptr[6] (
	.clk(\rd_clk~inputCLKENA0_outclk ),
	.d(\ififo1|gray_to_bin~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|rd_sclr~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|rd_side_wr_ptr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|rd_side_wr_ptr[6] .is_wysiwyg = "true";
defparam \ififo1|rd_side_wr_ptr[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y3_N15
cyclonev_lcell_comb \ififo1|Equal0~0 (
// Equation(s):
// \ififo1|Equal0~0_combout  = ( \ififo1|rd_ptr [8] & ( \ififo1|rd_ptr [6] & ( (\ififo1|rd_side_wr_ptr [8] & (\ififo1|rd_side_wr_ptr [6] & (!\ififo1|rd_side_wr_ptr [7] $ (\ififo1|rd_ptr [7])))) ) ) ) # ( !\ififo1|rd_ptr [8] & ( \ififo1|rd_ptr [6] & ( 
// (!\ififo1|rd_side_wr_ptr [8] & (\ififo1|rd_side_wr_ptr [6] & (!\ififo1|rd_side_wr_ptr [7] $ (\ififo1|rd_ptr [7])))) ) ) ) # ( \ififo1|rd_ptr [8] & ( !\ififo1|rd_ptr [6] & ( (\ififo1|rd_side_wr_ptr [8] & (!\ififo1|rd_side_wr_ptr [6] & 
// (!\ififo1|rd_side_wr_ptr [7] $ (\ififo1|rd_ptr [7])))) ) ) ) # ( !\ififo1|rd_ptr [8] & ( !\ififo1|rd_ptr [6] & ( (!\ififo1|rd_side_wr_ptr [8] & (!\ififo1|rd_side_wr_ptr [6] & (!\ififo1|rd_side_wr_ptr [7] $ (\ififo1|rd_ptr [7])))) ) ) )

	.dataa(!\ififo1|rd_side_wr_ptr [7]),
	.datab(!\ififo1|rd_ptr [7]),
	.datac(!\ififo1|rd_side_wr_ptr [8]),
	.datad(!\ififo1|rd_side_wr_ptr [6]),
	.datae(!\ififo1|rd_ptr [8]),
	.dataf(!\ififo1|rd_ptr [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ififo1|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ififo1|Equal0~0 .extended_lut = "off";
defparam \ififo1|Equal0~0 .lut_mask = 64'h9000090000900009;
defparam \ififo1|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N57
cyclonev_lcell_comb \ififo1|rd_ptr~8 (
// Equation(s):
// \ififo1|rd_ptr~8_combout  = ( \ififo1|rd_ptr [5] & ( \ififo1|Add0~33_sumout  ) ) # ( !\ififo1|rd_ptr [5] & ( \ififo1|Add0~33_sumout  & ( (\rd_req~input_o  & ((!\ififo1|Equal0~0_combout ) # ((!\ififo1|Equal0~2_combout ) # (!\ififo1|Equal0~1_combout )))) ) 
// ) ) # ( \ififo1|rd_ptr [5] & ( !\ififo1|Add0~33_sumout  & ( (!\rd_req~input_o ) # ((\ififo1|Equal0~0_combout  & (\ififo1|Equal0~2_combout  & \ififo1|Equal0~1_combout ))) ) ) )

	.dataa(!\ififo1|Equal0~0_combout ),
	.datab(!\ififo1|Equal0~2_combout ),
	.datac(!\ififo1|Equal0~1_combout ),
	.datad(!\rd_req~input_o ),
	.datae(!\ififo1|rd_ptr [5]),
	.dataf(!\ififo1|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ififo1|rd_ptr~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ififo1|rd_ptr~8 .extended_lut = "off";
defparam \ififo1|rd_ptr~8 .lut_mask = 64'h0000FF0100FEFFFF;
defparam \ififo1|rd_ptr~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y3_N59
dffeas \ififo1|rd_ptr[5] (
	.clk(\rd_clk~inputCLKENA0_outclk ),
	.d(\ififo1|rd_ptr~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|rd_sclr~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|rd_ptr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|rd_ptr[5] .is_wysiwyg = "true";
defparam \ififo1|rd_ptr[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N0
cyclonev_lcell_comb \ififo1|gray_rd_ptr~2 (
// Equation(s):
// \ififo1|gray_rd_ptr~2_combout  = ( !\ififo1|rd_ptr [5] & ( \ififo1|rd_ptr [6] ) ) # ( \ififo1|rd_ptr [5] & ( !\ififo1|rd_ptr [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ififo1|rd_ptr [5]),
	.dataf(!\ififo1|rd_ptr [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ififo1|gray_rd_ptr~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ififo1|gray_rd_ptr~2 .extended_lut = "off";
defparam \ififo1|gray_rd_ptr~2 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \ififo1|gray_rd_ptr~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y4_N14
dffeas \ififo1|gray_rd_ptr[5] (
	.clk(\rd_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ififo1|gray_rd_ptr~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|rd_sclr~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|gray_rd_ptr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|gray_rd_ptr[5] .is_wysiwyg = "true";
defparam \ififo1|gray_rd_ptr[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y4_N17
dffeas \ififo1|wr_side_gray_rd_ptr[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ififo1|gray_rd_ptr [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|wr_sclr~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|wr_side_gray_rd_ptr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|wr_side_gray_rd_ptr[5] .is_wysiwyg = "true";
defparam \ififo1|wr_side_gray_rd_ptr[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N51
cyclonev_lcell_comb \ififo1|gray_to_bin~10 (
// Equation(s):
// \ififo1|gray_to_bin~10_combout  = !\ififo1|wr_side_gray_rd_ptr [5] $ (!\ififo1|gray_to_bin~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ififo1|wr_side_gray_rd_ptr [5]),
	.datad(!\ififo1|gray_to_bin~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ififo1|gray_to_bin~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ififo1|gray_to_bin~10 .extended_lut = "off";
defparam \ififo1|gray_to_bin~10 .lut_mask = 64'h0FF00FF00FF00FF0;
defparam \ififo1|gray_to_bin~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N53
dffeas \ififo1|wr_side_rd_ptr[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ififo1|gray_to_bin~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|wr_sclr~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|wr_side_rd_ptr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|wr_side_rd_ptr[5] .is_wysiwyg = "true";
defparam \ififo1|wr_side_rd_ptr[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y4_N23
dffeas \ififo1|wr_side_rd_ptr[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ififo1|gray_to_bin~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|wr_sclr~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|wr_side_rd_ptr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|wr_side_rd_ptr[6] .is_wysiwyg = "true";
defparam \ififo1|wr_side_rd_ptr[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y4_N50
dffeas \ififo1|wr_side_rd_ptr[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ififo1|gray_to_bin~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|wr_sclr~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|wr_side_rd_ptr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|wr_side_rd_ptr[7] .is_wysiwyg = "true";
defparam \ififo1|wr_side_rd_ptr[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N12
cyclonev_lcell_comb \ififo1|wr_ok~0 (
// Equation(s):
// \ififo1|wr_ok~0_combout  = ( \ififo1|wr_ptr [5] & ( \ififo1|wr_side_rd_ptr [7] & ( (\ififo1|wr_side_rd_ptr [5] & (\ififo1|wr_ptr [7] & (!\ififo1|wr_side_rd_ptr [6] $ (\ififo1|wr_ptr[6]~DUPLICATE_q )))) ) ) ) # ( !\ififo1|wr_ptr [5] & ( 
// \ififo1|wr_side_rd_ptr [7] & ( (!\ififo1|wr_side_rd_ptr [5] & (\ififo1|wr_ptr [7] & (!\ififo1|wr_side_rd_ptr [6] $ (\ififo1|wr_ptr[6]~DUPLICATE_q )))) ) ) ) # ( \ififo1|wr_ptr [5] & ( !\ififo1|wr_side_rd_ptr [7] & ( (\ififo1|wr_side_rd_ptr [5] & 
// (!\ififo1|wr_ptr [7] & (!\ififo1|wr_side_rd_ptr [6] $ (\ififo1|wr_ptr[6]~DUPLICATE_q )))) ) ) ) # ( !\ififo1|wr_ptr [5] & ( !\ififo1|wr_side_rd_ptr [7] & ( (!\ififo1|wr_side_rd_ptr [5] & (!\ififo1|wr_ptr [7] & (!\ififo1|wr_side_rd_ptr [6] $ 
// (\ififo1|wr_ptr[6]~DUPLICATE_q )))) ) ) )

	.dataa(!\ififo1|wr_side_rd_ptr [5]),
	.datab(!\ififo1|wr_ptr [7]),
	.datac(!\ififo1|wr_side_rd_ptr [6]),
	.datad(!\ififo1|wr_ptr[6]~DUPLICATE_q ),
	.datae(!\ififo1|wr_ptr [5]),
	.dataf(!\ififo1|wr_side_rd_ptr [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ififo1|wr_ok~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ififo1|wr_ok~0 .extended_lut = "off";
defparam \ififo1|wr_ok~0 .lut_mask = 64'h8008400420021001;
defparam \ififo1|wr_ok~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N9
cyclonev_lcell_comb \ififo1|always1~0 (
// Equation(s):
// \ififo1|always1~0_combout  = ( !\ififo1|wr_sclr~q  & ( (\wr_req_w~combout  & ((!\ififo1|wr_ok~0_combout ) # ((!\ififo1|wr_ok~2_combout ) # (!\ififo1|wr_ok~1_combout )))) ) )

	.dataa(!\wr_req_w~combout ),
	.datab(!\ififo1|wr_ok~0_combout ),
	.datac(!\ififo1|wr_ok~2_combout ),
	.datad(!\ififo1|wr_ok~1_combout ),
	.datae(!\ififo1|wr_sclr~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ififo1|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ififo1|always1~0 .extended_lut = "off";
defparam \ififo1|always1~0 .lut_mask = 64'h5554000055540000;
defparam \ififo1|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N51
cyclonev_lcell_comb \ififo1|rd_ena (
// Equation(s):
// \ififo1|rd_ena~combout  = ( \ififo1|Equal0~1_combout  & ( ((\rd_req~input_o  & ((!\ififo1|Equal0~0_combout ) # (!\ififo1|Equal0~2_combout )))) # (\ififo1|rd_sclr~q ) ) ) # ( !\ififo1|Equal0~1_combout  & ( (\rd_req~input_o ) # (\ififo1|rd_sclr~q ) ) )

	.dataa(!\ififo1|rd_sclr~q ),
	.datab(!\ififo1|Equal0~0_combout ),
	.datac(!\rd_req~input_o ),
	.datad(!\ififo1|Equal0~2_combout ),
	.datae(gnd),
	.dataf(!\ififo1|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ififo1|rd_ena~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ififo1|rd_ena .extended_lut = "off";
defparam \ififo1|rd_ena .lut_mask = 64'h5F5F5F5F5F5D5F5D;
defparam \ififo1|rd_ena .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N0
cyclonev_lcell_comb \ififo1|Add4~1 (
// Equation(s):
// \ififo1|Add4~1_sumout  = SUM(( !\ififo1|rd_sclr~q  ) + ( \ififo1|rd_ptr [0] ) + ( !VCC ))
// \ififo1|Add4~2  = CARRY(( !\ififo1|rd_sclr~q  ) + ( \ififo1|rd_ptr [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ififo1|rd_ptr [0]),
	.datad(!\ififo1|rd_sclr~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\ififo1|Add4~1_sumout ),
	.cout(\ififo1|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \ififo1|Add4~1 .extended_lut = "off";
defparam \ififo1|Add4~1 .lut_mask = 64'h0000F0F00000FF00;
defparam \ififo1|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N3
cyclonev_lcell_comb \ififo1|Add4~5 (
// Equation(s):
// \ififo1|Add4~5_sumout  = SUM(( \ififo1|rd_ptr [1] ) + ( GND ) + ( \ififo1|Add4~2  ))
// \ififo1|Add4~6  = CARRY(( \ififo1|rd_ptr [1] ) + ( GND ) + ( \ififo1|Add4~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ififo1|rd_ptr [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ififo1|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ififo1|Add4~5_sumout ),
	.cout(\ififo1|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \ififo1|Add4~5 .extended_lut = "off";
defparam \ififo1|Add4~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \ififo1|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N6
cyclonev_lcell_comb \ififo1|Add4~9 (
// Equation(s):
// \ififo1|Add4~9_sumout  = SUM(( \ififo1|rd_ptr [2] ) + ( GND ) + ( \ififo1|Add4~6  ))
// \ififo1|Add4~10  = CARRY(( \ififo1|rd_ptr [2] ) + ( GND ) + ( \ififo1|Add4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ififo1|rd_ptr [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ififo1|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ififo1|Add4~9_sumout ),
	.cout(\ififo1|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \ififo1|Add4~9 .extended_lut = "off";
defparam \ififo1|Add4~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \ififo1|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N9
cyclonev_lcell_comb \ififo1|Add4~13 (
// Equation(s):
// \ififo1|Add4~13_sumout  = SUM(( \ififo1|rd_ptr [3] ) + ( GND ) + ( \ififo1|Add4~10  ))
// \ififo1|Add4~14  = CARRY(( \ififo1|rd_ptr [3] ) + ( GND ) + ( \ififo1|Add4~10  ))

	.dataa(!\ififo1|rd_ptr [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ififo1|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ififo1|Add4~13_sumout ),
	.cout(\ififo1|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \ififo1|Add4~13 .extended_lut = "off";
defparam \ififo1|Add4~13 .lut_mask = 64'h0000FFFF00005555;
defparam \ififo1|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N12
cyclonev_lcell_comb \ififo1|Add4~17 (
// Equation(s):
// \ififo1|Add4~17_sumout  = SUM(( \ififo1|rd_ptr [4] ) + ( GND ) + ( \ififo1|Add4~14  ))
// \ififo1|Add4~18  = CARRY(( \ififo1|rd_ptr [4] ) + ( GND ) + ( \ififo1|Add4~14  ))

	.dataa(gnd),
	.datab(!\ififo1|rd_ptr [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ififo1|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ififo1|Add4~17_sumout ),
	.cout(\ififo1|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \ififo1|Add4~17 .extended_lut = "off";
defparam \ififo1|Add4~17 .lut_mask = 64'h0000FFFF00003333;
defparam \ififo1|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N15
cyclonev_lcell_comb \ififo1|Add4~21 (
// Equation(s):
// \ififo1|Add4~21_sumout  = SUM(( \ififo1|rd_ptr [5] ) + ( GND ) + ( \ififo1|Add4~18  ))
// \ififo1|Add4~22  = CARRY(( \ififo1|rd_ptr [5] ) + ( GND ) + ( \ififo1|Add4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ififo1|rd_ptr [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ififo1|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ififo1|Add4~21_sumout ),
	.cout(\ififo1|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \ififo1|Add4~21 .extended_lut = "off";
defparam \ififo1|Add4~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \ififo1|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N18
cyclonev_lcell_comb \ififo1|Add4~25 (
// Equation(s):
// \ififo1|Add4~25_sumout  = SUM(( \ififo1|rd_ptr [6] ) + ( GND ) + ( \ififo1|Add4~22  ))
// \ififo1|Add4~26  = CARRY(( \ififo1|rd_ptr [6] ) + ( GND ) + ( \ififo1|Add4~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ififo1|rd_ptr [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ififo1|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ififo1|Add4~25_sumout ),
	.cout(\ififo1|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \ififo1|Add4~25 .extended_lut = "off";
defparam \ififo1|Add4~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \ififo1|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N21
cyclonev_lcell_comb \ififo1|Add4~29 (
// Equation(s):
// \ififo1|Add4~29_sumout  = SUM(( \ififo1|rd_ptr [7] ) + ( GND ) + ( \ififo1|Add4~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ififo1|rd_ptr [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ififo1|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ififo1|Add4~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ififo1|Add4~29 .extended_lut = "off";
defparam \ififo1|Add4~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \ififo1|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N54
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y3_N0
cyclonev_ram_block \ififo1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\ififo1|always1~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\ififo1|rd_ena~combout ),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\rd_clk~inputCLKENA0_outclk ),
	.ena0(vcc),
	.ena1(\ififo1|rd_ena~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\iRAM1|mem_rtl_0|auto_generated|ram_block1a3 ,\iRAM1|mem_rtl_0|auto_generated|ram_block1a2 ,\iRAM1|mem_rtl_0|auto_generated|ram_block1a1 ,\iRAM1|mem_rtl_0|auto_generated|ram_block1a0~portadataout ,\iRAM1|mem_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0 ,
\iRAM1|mem_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0 ,\iRAM1|mem_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0 ,\iRAM1|mem_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0 ,\iRAM1|mem_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0 ,
\iRAM1|mem_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0 ,\iRAM1|mem_rtl_0|auto_generated|ram_block1a9~PORTBDATAOUT0 ,\iRAM1|mem_rtl_0|auto_generated|ram_block1a8~PORTBDATAOUT0 ,\iRAM1|mem_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0 ,
\iRAM1|mem_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0 ,\iRAM1|mem_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0 ,\iRAM1|mem_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0 ,\iRAM1|mem_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0 ,
\iRAM1|mem_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0 ,\iRAM1|mem_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0 ,\iRAM1|mem_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0 }),
	.portaaddr({\ififo1|wr_ptr [7],\ififo1|wr_ptr[6]~DUPLICATE_q ,\ififo1|wr_ptr [5],\ififo1|wr_ptr [4],\ififo1|wr_ptr [3],\ififo1|wr_ptr [2],\ififo1|wr_ptr [1],\ififo1|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr({\ififo1|Add4~29_sumout ,\ififo1|Add4~25_sumout ,\ififo1|Add4~21_sumout ,\ififo1|Add4~17_sumout ,\ififo1|Add4~13_sumout ,\ififo1|Add4~9_sumout ,\ififo1|Add4~5_sumout ,\ififo1|Add4~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ififo1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ififo1|altsyncram_component|auto_generated|ram_block1a0 .clk1_output_clock_enable = "ena1";
defparam \ififo1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ififo1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ififo1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "fifo:ififo1|altsyncram:altsyncram_component|altsyncram_r512:auto_generated|ALTSYNCRAM";
defparam \ififo1|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \ififo1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \ififo1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ififo1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \ififo1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ififo1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ififo1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \ififo1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 20;
defparam \ififo1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ififo1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ififo1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \ififo1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \ififo1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \ififo1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ififo1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \ififo1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \ififo1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \ififo1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \ififo1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \ififo1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 20;
defparam \ififo1|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \ififo1|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \ififo1|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \ififo1|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \ififo1|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \ififo1|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ififo1|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \ififo1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y4_N0
cyclonev_ram_block \ififo1|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\ififo1|always1~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\ififo1|rd_ena~combout ),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\rd_clk~inputCLKENA0_outclk ),
	.ena0(vcc),
	.ena1(\ififo1|rd_ena~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\iRAM1|mem_rtl_0|auto_generated|ram_block1a15 ,\iRAM1|mem_rtl_0|auto_generated|ram_block1a14 ,\iRAM1|mem_rtl_0|auto_generated|ram_block1a13 ,\iRAM1|mem_rtl_0|auto_generated|ram_block1a12 ,\iRAM1|mem_rtl_0|auto_generated|ram_block1a11 ,
\iRAM1|mem_rtl_0|auto_generated|ram_block1a10 ,\iRAM1|mem_rtl_0|auto_generated|ram_block1a9 ,\iRAM1|mem_rtl_0|auto_generated|ram_block1a8 ,\iRAM1|mem_rtl_0|auto_generated|ram_block1a7 ,\iRAM1|mem_rtl_0|auto_generated|ram_block1a6 ,
\iRAM1|mem_rtl_0|auto_generated|ram_block1a5 ,\iRAM1|mem_rtl_0|auto_generated|ram_block1a4 }),
	.portaaddr({\ififo1|wr_ptr [7],\ififo1|wr_ptr[6]~DUPLICATE_q ,\ififo1|wr_ptr [5],\ififo1|wr_ptr [4],\ififo1|wr_ptr [3],\ififo1|wr_ptr [2],\ififo1|wr_ptr [1],\ififo1|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr({\ififo1|Add4~29_sumout ,\ififo1|Add4~25_sumout ,\ififo1|Add4~21_sumout ,\ififo1|Add4~17_sumout ,\ififo1|Add4~13_sumout ,\ififo1|Add4~9_sumout ,\ififo1|Add4~5_sumout ,\ififo1|Add4~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ififo1|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ififo1|altsyncram_component|auto_generated|ram_block1a20 .clk1_output_clock_enable = "ena1";
defparam \ififo1|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \ififo1|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \ififo1|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "fifo:ififo1|altsyncram:altsyncram_component|altsyncram_r512:auto_generated|ALTSYNCRAM";
defparam \ififo1|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "old";
defparam \ififo1|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \ififo1|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \ififo1|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 8;
defparam \ififo1|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \ififo1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \ififo1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \ififo1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 20;
defparam \ififo1|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \ififo1|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \ififo1|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 255;
defparam \ififo1|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 256;
defparam \ififo1|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \ififo1|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ififo1|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \ififo1|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \ififo1|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 8;
defparam \ififo1|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \ififo1|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "clock1";
defparam \ififo1|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 20;
defparam \ififo1|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \ififo1|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \ififo1|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 255;
defparam \ififo1|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 256;
defparam \ififo1|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 32;
defparam \ififo1|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ififo1|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \ififo1|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N48
cyclonev_lcell_comb \ififo1|Equal0~3 (
// Equation(s):
// \ififo1|Equal0~3_combout  = ( \ififo1|Equal0~1_combout  & ( (\ififo1|Equal0~0_combout  & \ififo1|Equal0~2_combout ) ) )

	.dataa(gnd),
	.datab(!\ififo1|Equal0~0_combout ),
	.datac(gnd),
	.datad(!\ififo1|Equal0~2_combout ),
	.datae(gnd),
	.dataf(!\ififo1|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ififo1|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ififo1|Equal0~3 .extended_lut = "off";
defparam \ififo1|Equal0~3 .lut_mask = 64'h0000000000330033;
defparam \ififo1|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N0
cyclonev_lcell_comb \ififo1|Add2~1 (
// Equation(s):
// \ififo1|Add2~1_sumout  = SUM(( !\ififo1|rd_ptr [0] $ (!\ififo1|rd_side_wr_ptr [0]) ) + ( !VCC ) + ( !VCC ))
// \ififo1|Add2~2  = CARRY(( !\ififo1|rd_ptr [0] $ (!\ififo1|rd_side_wr_ptr [0]) ) + ( !VCC ) + ( !VCC ))
// \ififo1|Add2~3  = SHARE((!\ififo1|rd_ptr [0]) # (\ififo1|rd_side_wr_ptr [0]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ififo1|rd_ptr [0]),
	.datad(!\ififo1|rd_side_wr_ptr [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\ififo1|Add2~1_sumout ),
	.cout(\ififo1|Add2~2 ),
	.shareout(\ififo1|Add2~3 ));
// synopsys translate_off
defparam \ififo1|Add2~1 .extended_lut = "off";
defparam \ififo1|Add2~1 .lut_mask = 64'h0000F0FF00000FF0;
defparam \ififo1|Add2~1 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X50_Y3_N1
dffeas \ififo1|rd_used[0] (
	.clk(\rd_clk~inputCLKENA0_outclk ),
	.d(\ififo1|Add2~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|rd_sclr~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|rd_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|rd_used[0] .is_wysiwyg = "true";
defparam \ififo1|rd_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N3
cyclonev_lcell_comb \ififo1|Add2~5 (
// Equation(s):
// \ififo1|Add2~5_sumout  = SUM(( !\ififo1|rd_ptr [1] $ (\ififo1|rd_side_wr_ptr [1]) ) + ( \ififo1|Add2~3  ) + ( \ififo1|Add2~2  ))
// \ififo1|Add2~6  = CARRY(( !\ififo1|rd_ptr [1] $ (\ififo1|rd_side_wr_ptr [1]) ) + ( \ififo1|Add2~3  ) + ( \ififo1|Add2~2  ))
// \ififo1|Add2~7  = SHARE((!\ififo1|rd_ptr [1] & \ififo1|rd_side_wr_ptr [1]))

	.dataa(!\ififo1|rd_ptr [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ififo1|rd_side_wr_ptr [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ififo1|Add2~2 ),
	.sharein(\ififo1|Add2~3 ),
	.combout(),
	.sumout(\ififo1|Add2~5_sumout ),
	.cout(\ififo1|Add2~6 ),
	.shareout(\ififo1|Add2~7 ));
// synopsys translate_off
defparam \ififo1|Add2~5 .extended_lut = "off";
defparam \ififo1|Add2~5 .lut_mask = 64'h000000AA0000AA55;
defparam \ififo1|Add2~5 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X50_Y3_N4
dffeas \ififo1|rd_used[1] (
	.clk(\rd_clk~inputCLKENA0_outclk ),
	.d(\ififo1|Add2~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|rd_sclr~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|rd_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|rd_used[1] .is_wysiwyg = "true";
defparam \ififo1|rd_used[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y3_N28
dffeas \ififo1|rd_side_wr_ptr[2]~DUPLICATE (
	.clk(\rd_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ififo1|gray_to_bin~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|rd_sclr~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|rd_side_wr_ptr[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|rd_side_wr_ptr[2]~DUPLICATE .is_wysiwyg = "true";
defparam \ififo1|rd_side_wr_ptr[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N6
cyclonev_lcell_comb \ififo1|Add2~9 (
// Equation(s):
// \ififo1|Add2~9_sumout  = SUM(( !\ififo1|rd_side_wr_ptr[2]~DUPLICATE_q  $ (\ififo1|rd_ptr [2]) ) + ( \ififo1|Add2~7  ) + ( \ififo1|Add2~6  ))
// \ififo1|Add2~10  = CARRY(( !\ififo1|rd_side_wr_ptr[2]~DUPLICATE_q  $ (\ififo1|rd_ptr [2]) ) + ( \ififo1|Add2~7  ) + ( \ififo1|Add2~6  ))
// \ififo1|Add2~11  = SHARE((\ififo1|rd_side_wr_ptr[2]~DUPLICATE_q  & !\ififo1|rd_ptr [2]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ififo1|rd_side_wr_ptr[2]~DUPLICATE_q ),
	.datad(!\ififo1|rd_ptr [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ififo1|Add2~6 ),
	.sharein(\ififo1|Add2~7 ),
	.combout(),
	.sumout(\ififo1|Add2~9_sumout ),
	.cout(\ififo1|Add2~10 ),
	.shareout(\ififo1|Add2~11 ));
// synopsys translate_off
defparam \ififo1|Add2~9 .extended_lut = "off";
defparam \ififo1|Add2~9 .lut_mask = 64'h00000F000000F00F;
defparam \ififo1|Add2~9 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X50_Y3_N7
dffeas \ififo1|rd_used[2] (
	.clk(\rd_clk~inputCLKENA0_outclk ),
	.d(\ififo1|Add2~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|rd_sclr~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|rd_used [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|rd_used[2] .is_wysiwyg = "true";
defparam \ififo1|rd_used[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N9
cyclonev_lcell_comb \ififo1|Add2~13 (
// Equation(s):
// \ififo1|Add2~13_sumout  = SUM(( !\ififo1|rd_side_wr_ptr [3] $ (\ififo1|rd_ptr [3]) ) + ( \ififo1|Add2~11  ) + ( \ififo1|Add2~10  ))
// \ififo1|Add2~14  = CARRY(( !\ififo1|rd_side_wr_ptr [3] $ (\ififo1|rd_ptr [3]) ) + ( \ififo1|Add2~11  ) + ( \ififo1|Add2~10  ))
// \ififo1|Add2~15  = SHARE((\ififo1|rd_side_wr_ptr [3] & !\ififo1|rd_ptr [3]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ififo1|rd_side_wr_ptr [3]),
	.datad(!\ififo1|rd_ptr [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ififo1|Add2~10 ),
	.sharein(\ififo1|Add2~11 ),
	.combout(),
	.sumout(\ififo1|Add2~13_sumout ),
	.cout(\ififo1|Add2~14 ),
	.shareout(\ififo1|Add2~15 ));
// synopsys translate_off
defparam \ififo1|Add2~13 .extended_lut = "off";
defparam \ififo1|Add2~13 .lut_mask = 64'h00000F000000F00F;
defparam \ififo1|Add2~13 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X50_Y3_N10
dffeas \ififo1|rd_used[3] (
	.clk(\rd_clk~inputCLKENA0_outclk ),
	.d(\ififo1|Add2~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|rd_sclr~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|rd_used [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|rd_used[3] .is_wysiwyg = "true";
defparam \ififo1|rd_used[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N12
cyclonev_lcell_comb \ififo1|Add2~17 (
// Equation(s):
// \ififo1|Add2~17_sumout  = SUM(( !\ififo1|rd_side_wr_ptr [4] $ (\ififo1|rd_ptr [4]) ) + ( \ififo1|Add2~15  ) + ( \ififo1|Add2~14  ))
// \ififo1|Add2~18  = CARRY(( !\ififo1|rd_side_wr_ptr [4] $ (\ififo1|rd_ptr [4]) ) + ( \ififo1|Add2~15  ) + ( \ififo1|Add2~14  ))
// \ififo1|Add2~19  = SHARE((\ififo1|rd_side_wr_ptr [4] & !\ififo1|rd_ptr [4]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ififo1|rd_side_wr_ptr [4]),
	.datad(!\ififo1|rd_ptr [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ififo1|Add2~14 ),
	.sharein(\ififo1|Add2~15 ),
	.combout(),
	.sumout(\ififo1|Add2~17_sumout ),
	.cout(\ififo1|Add2~18 ),
	.shareout(\ififo1|Add2~19 ));
// synopsys translate_off
defparam \ififo1|Add2~17 .extended_lut = "off";
defparam \ififo1|Add2~17 .lut_mask = 64'h00000F000000F00F;
defparam \ififo1|Add2~17 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X50_Y3_N13
dffeas \ififo1|rd_used[4] (
	.clk(\rd_clk~inputCLKENA0_outclk ),
	.d(\ififo1|Add2~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|rd_sclr~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|rd_used [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|rd_used[4] .is_wysiwyg = "true";
defparam \ififo1|rd_used[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N15
cyclonev_lcell_comb \ififo1|Add2~21 (
// Equation(s):
// \ififo1|Add2~21_sumout  = SUM(( !\ififo1|rd_side_wr_ptr [5] $ (\ififo1|rd_ptr [5]) ) + ( \ififo1|Add2~19  ) + ( \ififo1|Add2~18  ))
// \ififo1|Add2~22  = CARRY(( !\ififo1|rd_side_wr_ptr [5] $ (\ififo1|rd_ptr [5]) ) + ( \ififo1|Add2~19  ) + ( \ififo1|Add2~18  ))
// \ififo1|Add2~23  = SHARE((\ififo1|rd_side_wr_ptr [5] & !\ififo1|rd_ptr [5]))

	.dataa(!\ififo1|rd_side_wr_ptr [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ififo1|rd_ptr [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ififo1|Add2~18 ),
	.sharein(\ififo1|Add2~19 ),
	.combout(),
	.sumout(\ififo1|Add2~21_sumout ),
	.cout(\ififo1|Add2~22 ),
	.shareout(\ififo1|Add2~23 ));
// synopsys translate_off
defparam \ififo1|Add2~21 .extended_lut = "off";
defparam \ififo1|Add2~21 .lut_mask = 64'h000055000000AA55;
defparam \ififo1|Add2~21 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X50_Y3_N16
dffeas \ififo1|rd_used[5] (
	.clk(\rd_clk~inputCLKENA0_outclk ),
	.d(\ififo1|Add2~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|rd_sclr~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|rd_used [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|rd_used[5] .is_wysiwyg = "true";
defparam \ififo1|rd_used[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y3_N22
dffeas \ififo1|rd_side_wr_ptr[6]~DUPLICATE (
	.clk(\rd_clk~inputCLKENA0_outclk ),
	.d(\ififo1|gray_to_bin~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|rd_sclr~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|rd_side_wr_ptr[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|rd_side_wr_ptr[6]~DUPLICATE .is_wysiwyg = "true";
defparam \ififo1|rd_side_wr_ptr[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N18
cyclonev_lcell_comb \ififo1|Add2~25 (
// Equation(s):
// \ififo1|Add2~25_sumout  = SUM(( !\ififo1|rd_ptr [6] $ (\ififo1|rd_side_wr_ptr[6]~DUPLICATE_q ) ) + ( \ififo1|Add2~23  ) + ( \ififo1|Add2~22  ))
// \ififo1|Add2~26  = CARRY(( !\ififo1|rd_ptr [6] $ (\ififo1|rd_side_wr_ptr[6]~DUPLICATE_q ) ) + ( \ififo1|Add2~23  ) + ( \ififo1|Add2~22  ))
// \ififo1|Add2~27  = SHARE((!\ififo1|rd_ptr [6] & \ififo1|rd_side_wr_ptr[6]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ififo1|rd_ptr [6]),
	.datad(!\ififo1|rd_side_wr_ptr[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ififo1|Add2~22 ),
	.sharein(\ififo1|Add2~23 ),
	.combout(),
	.sumout(\ififo1|Add2~25_sumout ),
	.cout(\ififo1|Add2~26 ),
	.shareout(\ififo1|Add2~27 ));
// synopsys translate_off
defparam \ififo1|Add2~25 .extended_lut = "off";
defparam \ififo1|Add2~25 .lut_mask = 64'h000000F00000F00F;
defparam \ififo1|Add2~25 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X50_Y3_N19
dffeas \ififo1|rd_used[6] (
	.clk(\rd_clk~inputCLKENA0_outclk ),
	.d(\ififo1|Add2~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|rd_sclr~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|rd_used [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|rd_used[6] .is_wysiwyg = "true";
defparam \ififo1|rd_used[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N21
cyclonev_lcell_comb \ififo1|Add2~29 (
// Equation(s):
// \ififo1|Add2~29_sumout  = SUM(( !\ififo1|rd_ptr [7] $ (\ififo1|rd_side_wr_ptr [7]) ) + ( \ififo1|Add2~27  ) + ( \ififo1|Add2~26  ))
// \ififo1|Add2~30  = CARRY(( !\ififo1|rd_ptr [7] $ (\ififo1|rd_side_wr_ptr [7]) ) + ( \ififo1|Add2~27  ) + ( \ififo1|Add2~26  ))
// \ififo1|Add2~31  = SHARE((!\ififo1|rd_ptr [7] & \ififo1|rd_side_wr_ptr [7]))

	.dataa(!\ififo1|rd_ptr [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ififo1|rd_side_wr_ptr [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ififo1|Add2~26 ),
	.sharein(\ififo1|Add2~27 ),
	.combout(),
	.sumout(\ififo1|Add2~29_sumout ),
	.cout(\ififo1|Add2~30 ),
	.shareout(\ififo1|Add2~31 ));
// synopsys translate_off
defparam \ififo1|Add2~29 .extended_lut = "off";
defparam \ififo1|Add2~29 .lut_mask = 64'h000000AA0000AA55;
defparam \ififo1|Add2~29 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X50_Y3_N22
dffeas \ififo1|rd_used[7] (
	.clk(\rd_clk~inputCLKENA0_outclk ),
	.d(\ififo1|Add2~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|rd_sclr~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|rd_used [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|rd_used[7] .is_wysiwyg = "true";
defparam \ififo1|rd_used[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y3_N13
dffeas \ififo1|rd_side_wr_ptr[8]~DUPLICATE (
	.clk(\rd_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ififo1|rd_side_gray_wr_ptr [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|rd_sclr~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|rd_side_wr_ptr[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|rd_side_wr_ptr[8]~DUPLICATE .is_wysiwyg = "true";
defparam \ififo1|rd_side_wr_ptr[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N24
cyclonev_lcell_comb \ififo1|Add2~33 (
// Equation(s):
// \ififo1|Add2~33_sumout  = SUM(( !\ififo1|rd_side_wr_ptr[8]~DUPLICATE_q  $ (\ififo1|rd_ptr [8]) ) + ( \ififo1|Add2~31  ) + ( \ififo1|Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ififo1|rd_side_wr_ptr[8]~DUPLICATE_q ),
	.datad(!\ififo1|rd_ptr [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ififo1|Add2~30 ),
	.sharein(\ififo1|Add2~31 ),
	.combout(),
	.sumout(\ififo1|Add2~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ififo1|Add2~33 .extended_lut = "off";
defparam \ififo1|Add2~33 .lut_mask = 64'h000000000000F00F;
defparam \ififo1|Add2~33 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X50_Y3_N25
dffeas \ififo1|rd_used[8] (
	.clk(\rd_clk~inputCLKENA0_outclk ),
	.d(\ififo1|Add2~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|rd_sclr~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|rd_used [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|rd_used[8] .is_wysiwyg = "true";
defparam \ififo1|rd_used[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N24
cyclonev_lcell_comb \ififo1|wr_ok (
// Equation(s):
// \ififo1|wr_ok~combout  = ( \ififo1|wr_ok~0_combout  & ( (!\ififo1|wr_sclr~q  & ((!\ififo1|wr_ok~2_combout ) # (!\ififo1|wr_ok~1_combout ))) ) ) # ( !\ififo1|wr_ok~0_combout  & ( !\ififo1|wr_sclr~q  ) )

	.dataa(gnd),
	.datab(!\ififo1|wr_ok~2_combout ),
	.datac(!\ififo1|wr_sclr~q ),
	.datad(!\ififo1|wr_ok~1_combout ),
	.datae(gnd),
	.dataf(!\ififo1|wr_ok~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ififo1|wr_ok~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ififo1|wr_ok .extended_lut = "off";
defparam \ififo1|wr_ok .lut_mask = 64'hF0F0F0F0F0C0F0C0;
defparam \ififo1|wr_ok .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N34
dffeas \ififo1|wr_side_rd_ptr[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ififo1|gray_to_bin~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|wr_sclr~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|wr_side_rd_ptr[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|wr_side_rd_ptr[0]~DUPLICATE .is_wysiwyg = "true";
defparam \ififo1|wr_side_rd_ptr[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N0
cyclonev_lcell_comb \ififo1|Add3~1 (
// Equation(s):
// \ififo1|Add3~1_sumout  = SUM(( !\ififo1|wr_side_rd_ptr[0]~DUPLICATE_q  $ (!\ififo1|wr_ptr [0]) ) + ( !VCC ) + ( !VCC ))
// \ififo1|Add3~2  = CARRY(( !\ififo1|wr_side_rd_ptr[0]~DUPLICATE_q  $ (!\ififo1|wr_ptr [0]) ) + ( !VCC ) + ( !VCC ))
// \ififo1|Add3~3  = SHARE((!\ififo1|wr_side_rd_ptr[0]~DUPLICATE_q ) # (\ififo1|wr_ptr [0]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ififo1|wr_side_rd_ptr[0]~DUPLICATE_q ),
	.datad(!\ififo1|wr_ptr [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\ififo1|Add3~1_sumout ),
	.cout(\ififo1|Add3~2 ),
	.shareout(\ififo1|Add3~3 ));
// synopsys translate_off
defparam \ififo1|Add3~1 .extended_lut = "off";
defparam \ififo1|Add3~1 .lut_mask = 64'h0000F0FF00000FF0;
defparam \ififo1|Add3~1 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X48_Y4_N1
dffeas \ififo1|wr_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ififo1|Add3~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|wr_sclr~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|wr_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|wr_used[0] .is_wysiwyg = "true";
defparam \ififo1|wr_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N3
cyclonev_lcell_comb \ififo1|Add3~5 (
// Equation(s):
// \ififo1|Add3~5_sumout  = SUM(( !\ififo1|wr_ptr [1] $ (\ififo1|wr_side_rd_ptr [1]) ) + ( \ififo1|Add3~3  ) + ( \ififo1|Add3~2  ))
// \ififo1|Add3~6  = CARRY(( !\ififo1|wr_ptr [1] $ (\ififo1|wr_side_rd_ptr [1]) ) + ( \ififo1|Add3~3  ) + ( \ififo1|Add3~2  ))
// \ififo1|Add3~7  = SHARE((\ififo1|wr_ptr [1] & !\ififo1|wr_side_rd_ptr [1]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ififo1|wr_ptr [1]),
	.datad(!\ififo1|wr_side_rd_ptr [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ififo1|Add3~2 ),
	.sharein(\ififo1|Add3~3 ),
	.combout(),
	.sumout(\ififo1|Add3~5_sumout ),
	.cout(\ififo1|Add3~6 ),
	.shareout(\ififo1|Add3~7 ));
// synopsys translate_off
defparam \ififo1|Add3~5 .extended_lut = "off";
defparam \ififo1|Add3~5 .lut_mask = 64'h00000F000000F00F;
defparam \ififo1|Add3~5 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X48_Y4_N4
dffeas \ififo1|wr_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ififo1|Add3~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|wr_sclr~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|wr_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|wr_used[1] .is_wysiwyg = "true";
defparam \ififo1|wr_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N6
cyclonev_lcell_comb \ififo1|Add3~9 (
// Equation(s):
// \ififo1|Add3~9_sumout  = SUM(( !\ififo1|wr_side_rd_ptr [2] $ (\ififo1|wr_ptr [2]) ) + ( \ififo1|Add3~7  ) + ( \ififo1|Add3~6  ))
// \ififo1|Add3~10  = CARRY(( !\ififo1|wr_side_rd_ptr [2] $ (\ififo1|wr_ptr [2]) ) + ( \ififo1|Add3~7  ) + ( \ififo1|Add3~6  ))
// \ififo1|Add3~11  = SHARE((!\ififo1|wr_side_rd_ptr [2] & \ififo1|wr_ptr [2]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ififo1|wr_side_rd_ptr [2]),
	.datad(!\ififo1|wr_ptr [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ififo1|Add3~6 ),
	.sharein(\ififo1|Add3~7 ),
	.combout(),
	.sumout(\ififo1|Add3~9_sumout ),
	.cout(\ififo1|Add3~10 ),
	.shareout(\ififo1|Add3~11 ));
// synopsys translate_off
defparam \ififo1|Add3~9 .extended_lut = "off";
defparam \ififo1|Add3~9 .lut_mask = 64'h000000F00000F00F;
defparam \ififo1|Add3~9 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X48_Y4_N7
dffeas \ififo1|wr_used[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ififo1|Add3~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|wr_sclr~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|wr_used [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|wr_used[2] .is_wysiwyg = "true";
defparam \ififo1|wr_used[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N9
cyclonev_lcell_comb \ififo1|Add3~13 (
// Equation(s):
// \ififo1|Add3~13_sumout  = SUM(( !\ififo1|wr_side_rd_ptr [3] $ (\ififo1|wr_ptr [3]) ) + ( \ififo1|Add3~11  ) + ( \ififo1|Add3~10  ))
// \ififo1|Add3~14  = CARRY(( !\ififo1|wr_side_rd_ptr [3] $ (\ififo1|wr_ptr [3]) ) + ( \ififo1|Add3~11  ) + ( \ififo1|Add3~10  ))
// \ififo1|Add3~15  = SHARE((!\ififo1|wr_side_rd_ptr [3] & \ififo1|wr_ptr [3]))

	.dataa(!\ififo1|wr_side_rd_ptr [3]),
	.datab(gnd),
	.datac(!\ififo1|wr_ptr [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ififo1|Add3~10 ),
	.sharein(\ififo1|Add3~11 ),
	.combout(),
	.sumout(\ififo1|Add3~13_sumout ),
	.cout(\ififo1|Add3~14 ),
	.shareout(\ififo1|Add3~15 ));
// synopsys translate_off
defparam \ififo1|Add3~13 .extended_lut = "off";
defparam \ififo1|Add3~13 .lut_mask = 64'h00000A0A0000A5A5;
defparam \ififo1|Add3~13 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X48_Y4_N10
dffeas \ififo1|wr_used[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ififo1|Add3~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|wr_sclr~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|wr_used [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|wr_used[3] .is_wysiwyg = "true";
defparam \ififo1|wr_used[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y4_N19
dffeas \ififo1|wr_side_rd_ptr[4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ififo1|gray_to_bin~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|wr_sclr~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|wr_side_rd_ptr[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|wr_side_rd_ptr[4]~DUPLICATE .is_wysiwyg = "true";
defparam \ififo1|wr_side_rd_ptr[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N12
cyclonev_lcell_comb \ififo1|Add3~17 (
// Equation(s):
// \ififo1|Add3~17_sumout  = SUM(( !\ififo1|wr_side_rd_ptr[4]~DUPLICATE_q  $ (\ififo1|wr_ptr [4]) ) + ( \ififo1|Add3~15  ) + ( \ififo1|Add3~14  ))
// \ififo1|Add3~18  = CARRY(( !\ififo1|wr_side_rd_ptr[4]~DUPLICATE_q  $ (\ififo1|wr_ptr [4]) ) + ( \ififo1|Add3~15  ) + ( \ififo1|Add3~14  ))
// \ififo1|Add3~19  = SHARE((!\ififo1|wr_side_rd_ptr[4]~DUPLICATE_q  & \ififo1|wr_ptr [4]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ififo1|wr_side_rd_ptr[4]~DUPLICATE_q ),
	.datad(!\ififo1|wr_ptr [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ififo1|Add3~14 ),
	.sharein(\ififo1|Add3~15 ),
	.combout(),
	.sumout(\ififo1|Add3~17_sumout ),
	.cout(\ififo1|Add3~18 ),
	.shareout(\ififo1|Add3~19 ));
// synopsys translate_off
defparam \ififo1|Add3~17 .extended_lut = "off";
defparam \ififo1|Add3~17 .lut_mask = 64'h000000F00000F00F;
defparam \ififo1|Add3~17 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X48_Y4_N13
dffeas \ififo1|wr_used[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ififo1|Add3~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|wr_sclr~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|wr_used [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|wr_used[4] .is_wysiwyg = "true";
defparam \ififo1|wr_used[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N15
cyclonev_lcell_comb \ififo1|Add3~21 (
// Equation(s):
// \ififo1|Add3~21_sumout  = SUM(( !\ififo1|wr_ptr [5] $ (\ififo1|wr_side_rd_ptr [5]) ) + ( \ififo1|Add3~19  ) + ( \ififo1|Add3~18  ))
// \ififo1|Add3~22  = CARRY(( !\ififo1|wr_ptr [5] $ (\ififo1|wr_side_rd_ptr [5]) ) + ( \ififo1|Add3~19  ) + ( \ififo1|Add3~18  ))
// \ififo1|Add3~23  = SHARE((\ififo1|wr_ptr [5] & !\ififo1|wr_side_rd_ptr [5]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ififo1|wr_ptr [5]),
	.datad(!\ififo1|wr_side_rd_ptr [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ififo1|Add3~18 ),
	.sharein(\ififo1|Add3~19 ),
	.combout(),
	.sumout(\ififo1|Add3~21_sumout ),
	.cout(\ififo1|Add3~22 ),
	.shareout(\ififo1|Add3~23 ));
// synopsys translate_off
defparam \ififo1|Add3~21 .extended_lut = "off";
defparam \ififo1|Add3~21 .lut_mask = 64'h00000F000000F00F;
defparam \ififo1|Add3~21 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X48_Y4_N16
dffeas \ififo1|wr_used[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ififo1|Add3~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|wr_sclr~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|wr_used [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|wr_used[5] .is_wysiwyg = "true";
defparam \ififo1|wr_used[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N18
cyclonev_lcell_comb \ififo1|Add3~25 (
// Equation(s):
// \ififo1|Add3~25_sumout  = SUM(( !\ififo1|wr_side_rd_ptr [6] $ (\ififo1|wr_ptr [6]) ) + ( \ififo1|Add3~23  ) + ( \ififo1|Add3~22  ))
// \ififo1|Add3~26  = CARRY(( !\ififo1|wr_side_rd_ptr [6] $ (\ififo1|wr_ptr [6]) ) + ( \ififo1|Add3~23  ) + ( \ififo1|Add3~22  ))
// \ififo1|Add3~27  = SHARE((!\ififo1|wr_side_rd_ptr [6] & \ififo1|wr_ptr [6]))

	.dataa(gnd),
	.datab(!\ififo1|wr_side_rd_ptr [6]),
	.datac(!\ififo1|wr_ptr [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ififo1|Add3~22 ),
	.sharein(\ififo1|Add3~23 ),
	.combout(),
	.sumout(\ififo1|Add3~25_sumout ),
	.cout(\ififo1|Add3~26 ),
	.shareout(\ififo1|Add3~27 ));
// synopsys translate_off
defparam \ififo1|Add3~25 .extended_lut = "off";
defparam \ififo1|Add3~25 .lut_mask = 64'h00000C0C0000C3C3;
defparam \ififo1|Add3~25 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X48_Y4_N19
dffeas \ififo1|wr_used[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ififo1|Add3~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|wr_sclr~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|wr_used [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|wr_used[6] .is_wysiwyg = "true";
defparam \ififo1|wr_used[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N21
cyclonev_lcell_comb \ififo1|Add3~29 (
// Equation(s):
// \ififo1|Add3~29_sumout  = SUM(( !\ififo1|wr_side_rd_ptr [7] $ (\ififo1|wr_ptr [7]) ) + ( \ififo1|Add3~27  ) + ( \ififo1|Add3~26  ))
// \ififo1|Add3~30  = CARRY(( !\ififo1|wr_side_rd_ptr [7] $ (\ififo1|wr_ptr [7]) ) + ( \ififo1|Add3~27  ) + ( \ififo1|Add3~26  ))
// \ififo1|Add3~31  = SHARE((!\ififo1|wr_side_rd_ptr [7] & \ififo1|wr_ptr [7]))

	.dataa(!\ififo1|wr_side_rd_ptr [7]),
	.datab(gnd),
	.datac(!\ififo1|wr_ptr [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ififo1|Add3~26 ),
	.sharein(\ififo1|Add3~27 ),
	.combout(),
	.sumout(\ififo1|Add3~29_sumout ),
	.cout(\ififo1|Add3~30 ),
	.shareout(\ififo1|Add3~31 ));
// synopsys translate_off
defparam \ififo1|Add3~29 .extended_lut = "off";
defparam \ififo1|Add3~29 .lut_mask = 64'h00000A0A0000A5A5;
defparam \ififo1|Add3~29 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X48_Y4_N22
dffeas \ififo1|wr_used[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ififo1|Add3~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|wr_sclr~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|wr_used [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|wr_used[7] .is_wysiwyg = "true";
defparam \ififo1|wr_used[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N24
cyclonev_lcell_comb \ififo1|Add3~33 (
// Equation(s):
// \ififo1|Add3~33_sumout  = SUM(( !\ififo1|wr_ptr [8] $ (\ififo1|wr_side_rd_ptr [8]) ) + ( \ififo1|Add3~31  ) + ( \ififo1|Add3~30  ))

	.dataa(gnd),
	.datab(!\ififo1|wr_ptr [8]),
	.datac(!\ififo1|wr_side_rd_ptr [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ififo1|Add3~30 ),
	.sharein(\ififo1|Add3~31 ),
	.combout(),
	.sumout(\ififo1|Add3~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ififo1|Add3~33 .extended_lut = "off";
defparam \ififo1|Add3~33 .lut_mask = 64'h000000000000C3C3;
defparam \ififo1|Add3~33 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X48_Y4_N25
dffeas \ififo1|wr_used[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ififo1|Add3~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ififo1|wr_sclr~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ififo1|wr_used [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ififo1|wr_used[8] .is_wysiwyg = "true";
defparam \ififo1|wr_used[8] .power_up = "low";
// synopsys translate_on

endmodule
