transcript on
if {[file exists rtl_work]} {
	vdel -lib rtl_work -all
}
vlib rtl_work
vmap work rtl_work

vlog -vlog01compat -work work +incdir+D:/Verilog/EECE490_Midterm/UART/uart_convert {D:/Verilog/EECE490_Midterm/UART/uart_convert/tx_eight_ten_dp.v}
vlog -vlog01compat -work work +incdir+D:/Verilog/EECE490_Midterm/UART/uart_convert {D:/Verilog/EECE490_Midterm/UART/uart_convert/tx_eight_ten_cp.v}
vlog -vlog01compat -work work +incdir+D:/Verilog/EECE490_Midterm/UART/uart_convert {D:/Verilog/EECE490_Midterm/UART/uart_convert/tx_eight_ten.v}
vlog -vlog01compat -work work +incdir+D:/Verilog/EECE490_Midterm/UART/uart_convert {D:/Verilog/EECE490_Midterm/UART/uart_convert/ten_eight.v}
vlog -vlog01compat -work work +incdir+D:/Verilog/EECE490_Midterm/UART/uart_convert {D:/Verilog/EECE490_Midterm/UART/uart_convert/rx_ten_eight_dp.v}
vlog -vlog01compat -work work +incdir+D:/Verilog/EECE490_Midterm/UART/uart_convert {D:/Verilog/EECE490_Midterm/UART/uart_convert/rx_ten_eight_cp.v}
vlog -vlog01compat -work work +incdir+D:/Verilog/EECE490_Midterm/UART/uart_convert {D:/Verilog/EECE490_Midterm/UART/uart_convert/rx_ten_eight.v}
vlog -vlog01compat -work work +incdir+D:/Verilog/EECE490_Midterm/UART/uart_convert {D:/Verilog/EECE490_Midterm/UART/uart_convert/eight_ten.v}
vlog -vlog01compat -work work +incdir+D:/Verilog/EECE490_Midterm/UART/uart_convert {D:/Verilog/EECE490_Midterm/UART/uart_convert/baud_counter.v}
vlog -vlog01compat -work work +incdir+D:/Verilog/common {D:/Verilog/common/REGISTER.v}
vlog -vlog01compat -work work +incdir+D:/Verilog/EECE490_Midterm/UART/uart_convert {D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode.v}
vlog -vlog01compat -work work +incdir+D:/Verilog/EECE490_Midterm/UART/uart_convert {D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_cp.v}
vlog -vlog01compat -work work +incdir+D:/Verilog/EECE490_Midterm/UART/uart_convert {D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v}

vlog -vlog01compat -work work +incdir+D:/Verilog/EECE490_Midterm/UART/uart_convert {D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_tb.v}

vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  uart_encode_tb

add wave *
view structure
view signals
run -all
