{"Source Block": ["hdl/projects/daq1/common/daq1_spi.v@77:101@HdlStmProcess", "\n  // check on rising edge and change on falling edge\n\n  assign spi_enable_s = spi_enable & ~spi_csn;\n\n  always @(posedge spi_clk or posedge spi_csn_s) begin\n    if (spi_csn_s == 1'b1) begin\n      spi_count <= 6'b0000000;\n      spi_rd_wr_n <= 1'b0;\n      spi_device_addr <= 8'b00000000;\n    end else begin\n      spi_count <= spi_count + 1'b1;\n      if (spi_count <= 6'd7) begin\n        spi_device_addr <= {spi_device_addr[6:0], spi_mosi};\n      end\n      if (spi_count == 6'd8) begin\n        spi_rd_wr_n <= spi_mosi;\n      end\n    end\n  end\n\n  always @(negedge spi_clk or posedge spi_csn_s) begin\n    if (spi_csn_s == 1'b1) begin\n      spi_enable <= 1'b0;\n    end else begin\n"], "Clone Blocks": [["hdl/projects/ad9265_fmc/common/ad9265_spi.v@71:91", "  // check on rising edge and change on falling edge\n\n  assign spi_csn_s = & spi_csn;\n  assign spi_enable_s = spi_enable & ~spi_csn_s;\n\n  always @(posedge spi_clk or posedge spi_csn_s) begin\n    if (spi_csn_s == 1'b1) begin\n      spi_count <= 6'd0;\n      spi_rd_wr_n <= 1'd0;\n    end else begin\n      spi_count <= spi_count + 1'b1;\n      if (spi_count == 6'd0) begin\n        spi_rd_wr_n <= spi_mosi;\n      end\n    end\n  end\n\n  always @(negedge spi_clk or posedge spi_csn_s) begin\n    if (spi_csn_s == 1'b1) begin\n      spi_enable <= 1'b0;\n    end else begin\n"], ["hdl/projects/ad9434_fmc/common/ad9434_spi.v@72:92", "  // check on rising edge and change on falling edge\n\n  assign spi_csn_s = & spi_csn;\n  assign spi_enable_s = spi_enable & ~spi_csn_s;\n\n  always @(posedge spi_clk or posedge spi_csn_s) begin\n    if (spi_csn_s == 1'b1) begin\n      spi_count <= 6'd0;\n      spi_rd_wr_n <= 1'd0;\n    end else begin\n      spi_count <= spi_count + 1'b1;\n      if (spi_count == 6'd0) begin\n        spi_rd_wr_n <= spi_mosi;\n      end\n    end\n  end\n\n  always @(negedge spi_clk or posedge spi_csn_s) begin\n    if (spi_csn_s == 1'b1) begin\n      spi_enable <= 1'b0;\n    end else begin\n"], ["hdl/projects/fmcadc4/common/fmcadc4_spi.v@71:91", "  // check on rising edge and change on falling edge\n\n  assign spi_csn_s = & spi_csn;\n  assign spi_enable_s = spi_enable & ~spi_csn_s;\n\n  always @(posedge spi_clk or posedge spi_csn_s) begin\n    if (spi_csn_s == 1'b1) begin\n      spi_count <= 6'd0;\n      spi_rd_wr_n <= 1'd0;\n    end else begin\n      spi_count <= spi_count + 1'b1;\n      if (spi_count == 6'd0) begin\n        spi_rd_wr_n <= spi_mosi;\n      end\n    end\n  end\n\n  always @(negedge spi_clk or posedge spi_csn_s) begin\n    if (spi_csn_s == 1'b1) begin\n      spi_enable <= 1'b0;\n    end else begin\n"], ["hdl/projects/fmcomms6/common/fmcomms6_spi.v@71:91", "  // check on rising edge and change on falling edge\n\n  assign spi_csn_s = & spi_csn;\n  assign spi_enable_s = spi_enable & ~spi_csn_s;\n\n  always @(posedge spi_clk or posedge spi_csn_s) begin\n    if (spi_csn_s == 1'b1) begin\n      spi_count <= 6'd0;\n      spi_rd_wr_n <= 1'd0;\n    end else begin\n      spi_count <= spi_count + 1'b1;\n      if (spi_count == 6'd0) begin\n        spi_rd_wr_n <= spi_mosi;\n      end\n    end\n  end\n\n  always @(negedge spi_clk or posedge spi_csn_s) begin\n    if (spi_csn_s == 1'b1) begin\n      spi_enable <= 1'b0;\n    end else begin\n"], ["hdl/projects/ad9467_fmc/common/ad9467_spi.v@71:91", "  // check on rising edge and change on falling edge\n\n  assign spi_csn_s = & spi_csn;\n  assign spi_enable_s = spi_enable & ~spi_csn_s;\n\n  always @(posedge spi_clk or posedge spi_csn_s) begin\n    if (spi_csn_s == 1'b1) begin\n      spi_count <= 6'd0;\n      spi_rd_wr_n <= 1'd0;\n    end else begin\n      spi_count <= spi_count + 1'b1;\n      if (spi_count == 6'd0) begin\n        spi_rd_wr_n <= spi_mosi;\n      end\n    end\n  end\n\n  always @(negedge spi_clk or posedge spi_csn_s) begin\n    if (spi_csn_s == 1'b1) begin\n      spi_enable <= 1'b0;\n    end else begin\n"], ["hdl/projects/fmcjesdadc1/common/fmcjesdadc1_spi.v@97:120", "        spi_rd_wr_n <= spi_mosi;\n      end\n    end\n  end\n\n  always @(negedge spi_clk or posedge spi_csn) begin\n    if (spi_csn == 1'b1) begin\n      spi_enable <= 1'b0;\n    end else begin\n      if (((spi_count == 6'd16) && (spi_devid == FMC27X_CPLD)) ||\n          ((spi_count == 6'd16) && (spi_devid == FMC27X_AD9129_0)) ||\n          ((spi_count == 6'd16) && (spi_devid == FMC27X_AD9129_1)) ||\n          ((spi_count == 6'd24) && (spi_devid == FMC27X_AD9517)) ||\n          ((spi_count == 6'd24) && (spi_devid == FMC27X_AD9250_0)) ||\n          ((spi_count == 6'd24) && (spi_devid == FMC27X_AD9250_1))) begin\n        spi_enable <= spi_rd_wr_n;\n      end\n    end\n  end\n\n  assign spi_miso = spi_sdio;\n  assign spi_sdio = (spi_enable_s == 1'b1) ? 1'bz : spi_mosi;\n\nendmodule\n"], ["hdl/projects/fmcjesdadc1/common/fmcjesdadc1_spi.v@81:105", "\n  // check on rising edge and change on falling edge\n\n  assign spi_enable_s = spi_enable & ~spi_csn;\n\n  always @(posedge spi_clk or posedge spi_csn) begin\n    if (spi_csn == 1'b1) begin\n      spi_count <= 6'd0;\n      spi_devid <= 8'd0;\n      spi_rd_wr_n <= 1'd0;\n    end else begin\n      spi_count <= spi_count + 1'b1;\n      if (spi_count <= 6'd7) begin\n        spi_devid <= {spi_devid[6:0], spi_mosi};\n      end\n      if (spi_count == 6'd8) begin\n        spi_rd_wr_n <= spi_mosi;\n      end\n    end\n  end\n\n  always @(negedge spi_clk or posedge spi_csn) begin\n    if (spi_csn == 1'b1) begin\n      spi_enable <= 1'b0;\n    end else begin\n"], ["hdl/projects/fmcomms7/common/fmcomms7_spi.v@74:94", "\n  assign spi_csn_s = & spi_csn;\n  assign spi_dir = ~spi_enable_s;\n  assign spi_enable_s = spi_enable & ~spi_csn_s;\n\n  always @(posedge spi_clk or posedge spi_csn_s) begin\n    if (spi_csn_s == 1'b1) begin\n      spi_count <= 6'd0;\n      spi_rd_wr_n <= 1'd0;\n    end else begin\n      spi_count <= spi_count + 1'b1;\n      if (spi_count == 6'd0) begin\n        spi_rd_wr_n <= spi_mosi;\n      end\n    end\n  end\n\n  always @(negedge spi_clk or posedge spi_csn_s) begin\n    if (spi_csn_s == 1'b1) begin\n      spi_enable <= 1'b0;\n    end else begin\n"], ["hdl/projects/usdrx1/common/usdrx1_spi.v@80:100", "  assign spi_csn_3_s[1] = & spi_afe_csn;\n  assign spi_csn_3_s[0] = spi_clk_csn;\n  assign spi_csn_s = & spi_csn_3_s;\n  assign spi_enable_s = spi_enable & ~spi_csn_s;\n\n  always @(posedge spi_clk or posedge spi_csn_s) begin\n    if (spi_csn_s == 1'b1) begin\n      spi_count <= 6'd0;\n      spi_rd_wr_n <= 1'd0;\n    end else begin\n      spi_count <= spi_count + 1'b1;\n      if (spi_count == 6'd0) begin\n        spi_rd_wr_n <= spi_mosi;\n      end\n    end\n  end\n\n  always @(negedge spi_clk or posedge spi_csn_s) begin\n    if (spi_csn_s == 1'b1) begin\n      spi_enable <= 1'b0;\n    end else begin\n"], ["hdl/projects/fmcadc2/common/fmcadc2_spi.v@95:115", "  // check on rising edge and change on falling edge\n\n  assign spi_csn_s = & spi_csn;\n  assign spi_enable_s = spi_enable & ~spi_csn_s;\n\n  always @(posedge spi_clk or posedge spi_csn_s) begin\n    if (spi_csn_s == 1'b1) begin\n      spi_count <= 6'd0;\n      spi_rd_wr_n <= 1'd0;\n    end else begin\n      spi_count <= spi_count + 1'b1;\n      if (spi_count == 6'd0) begin\n        spi_rd_wr_n <= spi_mosi;\n      end\n    end\n  end\n\n  always @(negedge spi_clk or posedge spi_csn_s) begin\n    if (spi_csn_s == 1'b1) begin\n      spi_enable <= 1'b0;\n    end else begin\n"], ["hdl/projects/fmcadc5/common/fmcadc5_spi.v@76:96", "\n  assign spi_csn_s = spi_csn_0 & spi_csn_1;\n  assign spi_dirn = ~spi_enable_s;\n  assign spi_enable_s = spi_enable & ~spi_csn_s;\n\n  always @(posedge spi_clk or posedge spi_csn_s) begin\n    if (spi_csn_s == 1'b1) begin\n      spi_count <= 6'd0;\n      spi_rd_wr_n <= 1'd0;\n    end else begin\n      spi_count <= spi_count + 1'b1;\n      if (spi_count == 6'd0) begin\n        spi_rd_wr_n <= spi_mosi;\n      end\n    end\n  end\n\n  always @(negedge spi_clk or posedge spi_csn_s) begin\n    if (spi_csn_s == 1'b1) begin\n      spi_enable <= 1'b0;\n    end else begin\n"], ["hdl/projects/daq3/common/daq3_spi.v@74:94", "\n  assign spi_csn_s = & spi_csn;\n  assign spi_dir = ~spi_enable_s;\n  assign spi_enable_s = spi_enable & ~spi_csn_s;\n\n  always @(posedge spi_clk or posedge spi_csn_s) begin\n    if (spi_csn_s == 1'b1) begin\n      spi_count <= 6'd0;\n      spi_rd_wr_n <= 1'd0;\n    end else begin\n      spi_count <= spi_count + 1'b1;\n      if (spi_count == 6'd0) begin\n        spi_rd_wr_n <= spi_mosi;\n      end\n    end\n  end\n\n  always @(negedge spi_clk or posedge spi_csn_s) begin\n    if (spi_csn_s == 1'b1) begin\n      spi_enable <= 1'b0;\n    end else begin\n"], ["hdl/projects/daq2/common/daq2_spi.v@74:94", "\n  assign spi_csn_s = & spi_csn;\n  assign spi_dir = ~spi_enable_s;\n  assign spi_enable_s = spi_enable & ~spi_csn_s;\n\n  always @(posedge spi_clk or posedge spi_csn_s) begin\n    if (spi_csn_s == 1'b1) begin\n      spi_count <= 6'd0;\n      spi_rd_wr_n <= 1'd0;\n    end else begin\n      spi_count <= spi_count + 1'b1;\n      if (spi_count == 6'd0) begin\n        spi_rd_wr_n <= spi_mosi;\n      end\n    end\n  end\n\n  always @(negedge spi_clk or posedge spi_csn_s) begin\n    if (spi_csn_s == 1'b1) begin\n      spi_enable <= 1'b0;\n    end else begin\n"]], "Diff Content": {"Delete": [[82, "  always @(posedge spi_clk or posedge spi_csn_s) begin\n"], [83, "    if (spi_csn_s == 1'b1) begin\n"]], "Add": [[83, "  always @(posedge spi_clk or posedge spi_csn) begin\n"], [83, "    if (spi_csn == 1'b1) begin\n"]]}}