// Seed: 4078614680
module module_0 (
    output supply0 id_0,
    input tri0 id_1,
    input wire id_2,
    input wor id_3,
    input supply0 id_4,
    input supply0 id_5,
    inout supply1 id_6,
    input supply1 id_7,
    input wor id_8,
    input tri id_9,
    input wire id_10,
    input tri id_11,
    output tri0 id_12,
    input tri id_13,
    input wor id_14,
    input tri1 id_15,
    input tri0 id_16,
    input tri id_17,
    input wire id_18,
    input wire id_19,
    output tri0 id_20
);
endmodule
module module_1 #(
    parameter id_15 = 32'd13,
    parameter id_16 = 32'd79
) (
    output uwire id_0,
    input  tri0  id_1,
    input  tri0  id_2,
    inout  uwire id_3,
    input  wire  id_4,
    output tri0  id_5,
    input  tri   id_6,
    input  tri1  id_7,
    input  tri0  id_8,
    input  uwire id_9,
    input  wire  id_10,
    output uwire id_11
);
  wire id_13;
  module_0(
      id_11,
      id_7,
      id_8,
      id_3,
      id_2,
      id_9,
      id_3,
      id_10,
      id_10,
      id_8,
      id_1,
      id_10,
      id_0,
      id_8,
      id_8,
      id_7,
      id_7,
      id_8,
      id_7,
      id_2,
      id_11
  );
  wire id_14;
  defparam id_15.id_16 = 1'h0;
endmodule
