docs: Verilog HDL을 이용한 Timer/Counter 
 
--------
• Logic diagram
--------
   
<img width="971" alt="logic diagram" src="https://user-images.githubusercontent.com/59474775/97949318-90887180-1dd6-11eb-9e39-36f255b4cee3.png">


--------
• TestBench 와 Source 연결
--------


<img width="1023" alt="스크린샷 2020-11-03 오후 1 17 06" src="https://user-images.githubusercontent.com/59474775/97949471-12789a80-1dd7-11eb-9162-2e8cfb7c1c71.png">
  

--------
• Pin 연결
--------

<img width="534" alt="스크린샷 2020-11-03 오후 1 25 27" src="https://user-images.githubusercontent.com/59474775/97949796-1eb12780-1dd8-11eb-8837-43acf60fbcfb.png">
