============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 08 2024  09:09:33 pm
  Module:                 proj_kmer_buffer
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-1841 ps) Late External Delay Assertion at pin signature[30]
          Group: reg2out
     Startpoint: (R) kmer_buffer_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) signature[30]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1650            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1650            0     
                                              
      Output Delay:-     412                  
       Uncertainty:-     125                  
     Required Time:=    1112                  
      Launch Clock:-       0                  
         Data Path:-    2953                  
             Slack:=   -1841                  

Exceptions/Constraints:
  output_delay             412             proj_kmer_buffer.sdc_line_17_36_1 

#-------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc    Edge       Cell        Fanout Trans Delay Arrival 
#                                                                                          (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------
  kmer_buffer_reg[0]/CK                     -       -       R     (arrival)            36     0     0       0 
  kmer_buffer_reg[0]/Q                      -       CK->Q   R     DFFRPQ_X4M_A9TL       8   142   334     334 
  const_mul_95_35_g14193/Y                  -       AN->Y   R     NAND2B_X6M_A9TL       1    62   126     460 
  const_mul_95_35_g13363__2346/Y            -       B->Y    F     NAND2B_X6M_A9TL       1    53    53     513 
  const_mul_95_35_g13283__2802/Y            -       B0N->Y  R     AO21B_X6M_A9TL        3    78    58     571 
  const_mul_95_35_g13049__5115/Y            -       C->Y    R     XNOR3_X4M_A9TL        4   113   275     846 
  const_mul_95_35_g12961/Y                  -       A->Y    F     INV_X2M_A9TL          1    45    50     895 
  const_mul_95_35_g12824__9945/CON          -       CI->CON R     CGENI_X2M_A9TL        1   168   117    1012 
  const_mul_95_35_g12789/Y                  -       A->Y    F     INV_X4M_A9TL          2    64    67    1079 
  const_mul_95_35_g12767__8246/Y            -       A->Y    R     NOR2XB_X4M_A9TL       1    68    65    1144 
  const_mul_95_35_g12675__1881/Y            -       BN->Y   R     NAND2XB_X6M_A9TL      2    68   113    1257 
  const_mul_95_35_g12632__6131/Y            -       BN->Y   R     NAND2XB_X8M_A9TL      3    79   120    1376 
  const_mul_95_35_g12604__4319/Y            -       B->Y    R     AND2_X11M_A9TL        3    49   106    1482 
  const_mul_95_35_g12573__1881/Y            -       A->Y    F     NAND2_X4M_A9TL        2    50    48    1530 
  const_mul_95_35_g12567__7098/Y            -       BN->Y   F     NAND2XB_X8M_A9TL      2    66   118    1647 
  const_mul_95_35_g12558/Y                  -       A->Y    R     INV_X7P5M_A9TL        1    36    42    1689 
  const_mul_95_35_g12516__7098/Y            -       A->Y    F     NAND2XB_X6M_A9TL      2    63    49    1738 
  const_mul_95_35_g12510/Y                  -       A->Y    R     INV_X5B_A9TL          2    47    51    1790 
  const_mul_95_35_g12509/Y                  -       A->Y    F     INV_X4M_A9TL          2    34    37    1826 
  const_mul_95_35_g12474__1705/Y            -       A1->Y   R     OAI221_X4M_A9TL       1   172   136    1963 
  const_mul_95_35_g12464__5107/Y            -       S0->Y   R     MXIT2_X3M_A9TL        1   150   121    2083 
  g353__8246/Y                              -       A->Y    R     XOR2_X4M_A9TL         3   207   133    2216 
  WALLACE_CSA_DUMMY_OP_groupi_g2602__6161/Y -       A->Y    R     AND2_X4M_A9TL         1    67   145    2361 
  WALLACE_CSA_DUMMY_OP_groupi_g2461__2346/Y -       A->Y    F     NOR2_X8A_A9TL         2    60    50    2411 
  WALLACE_CSA_DUMMY_OP_groupi_g2421__5526/Y -       A->Y    R     NAND2XB_X8M_A9TL      2    66    57    2468 
  WALLACE_CSA_DUMMY_OP_groupi_g2339__7098/Y -       B->Y    F     NAND2_X6M_A9TL        2    56    61    2529 
  WALLACE_CSA_DUMMY_OP_groupi_g2319/Y       -       A->Y    R     INV_X3M_A9TL          2    57    56    2585 
  WALLACE_CSA_DUMMY_OP_groupi_g2278__5107/Y -       BN->Y   R     NOR2XB_X8M_A9TL       2    76   121    2707 
  WALLACE_CSA_DUMMY_OP_groupi_g2274/Y       -       A->Y    F     INV_X4M_A9TL          1    33    39    2746 
  WALLACE_CSA_DUMMY_OP_groupi_g2181__8246/Y -       A0->Y   R     OAI211_X4M_A9TL       1   138   110    2856 
  WALLACE_CSA_DUMMY_OP_groupi_g2159__4733/Y -       A->Y    R     XOR2_X3M_A9TL         1   163    98    2953 
  signature[30]                             -       -       R     (port)                -     -     0    2953 
#-------------------------------------------------------------------------------------------------------------

