m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/20.1
vtraffic
!s110 1622899599
!i10b 1
!s100 9<Se_;:@_Om:b0l0=6h113
!s11b Dg1SIo80bB@j0V0VzS_@n1
Id0B[O<9FL[k2RB3B8bUE]0
VDg1SIo80bB@j0V0VzS_@n1
dC:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Assignment/traffic
w1622899594
8C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Assignment/traffic/traffic.v
FC:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Assignment/traffic/traffic.v
!i122 0
L0 1 54
OV;L;2020.1;71
r1
!s85 0
31
!s108 1622899599.000000
!s107 C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Assignment/traffic/traffic.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Assignment/traffic/traffic.v|
!i113 1
o-work work
tCvgOpt 0
