VERSION 5.6 ;
NAMESCASESENSITIVE ON ;
DIVIDERCHAR "/" ;
BUSBITCHARS "<>" ;
DESIGN full_adder ;
UNITS DISTANCE MICRONS 100 ;

DIEAREA ( -320 0 ) ( 3600 1300 ) ;

TRACKS Y 0 DO 14 STEP 100 LAYER metal1 ;
TRACKS X -320.0 DO 50 STEP 80 LAYER metal2 ;
TRACKS Y 0 DO 14 STEP 100 LAYER metal3 ;
TRACKS X -320.0 DO 50 STEP 80 LAYER metal4 ;
TRACKS Y 0 DO 14 STEP 100 LAYER metal5 ;
TRACKS X -320.0 DO 25 STEP 160 LAYER metal6 ;

VIAS 5 ;
- viagen21_post
+ RECT metal1 ( -80 -20 ) ( 80 20 )
+ RECT metal2 ( -80 -20 ) ( 80 20 )
+ RECT via ( -45 -10 ) ( -25 10 )
+ RECT via ( 25 -10 ) ( 45 10 ) ;
- viagen32_post
+ RECT metal3 ( -80 -20 ) ( 80 20 )
+ RECT metal2 ( -80 -20 ) ( 80 20 )
+ RECT via2 ( -45 -10 ) ( -25 10 )
+ RECT via2 ( 25 -10 ) ( 45 10 ) ;
- viagen43_post
+ RECT metal3 ( -80 -20 ) ( 80 20 )
+ RECT metal4 ( -80 -20 ) ( 80 20 )
+ RECT via3 ( -50 -10 ) ( -30 10 )
+ RECT via3 ( 30 -10 ) ( 50 10 ) ;
- viagen54_post
+ RECT metal5 ( -80 -20 ) ( 80 20 )
+ RECT metal4 ( -80 -20 ) ( 80 20 )
+ RECT via4 ( -45 -10 ) ( -25 10 )
+ RECT via4 ( 25 -10 ) ( 45 10 ) ;
- viagen65_post
+ RECT metal5 ( -80 -25 ) ( 80 25 )
+ RECT metal6 ( -80 -25 ) ( 80 25 )
+ RECT via5 ( -65 -15 ) ( -35 15 )
+ RECT via5 ( 35 -15 ) ( 65 15 ) ;
END VIAS

COMPONENTS 15 ;
- AND2X2_1 AND2X2 + PLACED ( 40 50 ) FS ;
- NOR2X1_1 NOR2X1 + PLACED ( 360 50 ) S ;
- NAND2X1_1 NAND2X1 + PLACED ( 600 50 ) FS ;
- FILL_0_0_0 FILL + PLACED ( 840 50 ) FS ;
- FILL_0_0_1 FILL + PLACED ( 920 50 ) FS ;
- OR2X2_1 OR2X2 + PLACED ( 1000 50 ) FS ;
- NAND3X1_1 NAND3X1 + PLACED ( 1320 50 ) S ;
- OAI21X1_2 OAI21X1 + PLACED ( 1640 50 ) S ;
- INVX1_1 INVX1 + PLACED ( 1960 50 ) S ;
- OAI21X1_1 OAI21X1 + PLACED ( 2120 50 ) FS ;
- FILL_0_1_0 FILL + PLACED ( 2440 50 ) FS ;
- FILL_0_1_1 FILL + PLACED ( 2520 50 ) FS ;
- NAND2X1_2 NAND2X1 + PLACED ( 2600 50 ) FS ;
- BUFX2_2 BUFX2 + PLACED ( 2840 50 ) FS ;
- BUFX2_1 BUFX2 + PLACED ( 3080 50 ) FS ;
END COMPONENTS

PINS 7 ;
- vdd + NET vdd
  + LAYER metal6 ( -80 -40 ) ( 80 40 )
  + PLACED ( 880 40 ) N ;
- gnd + NET gnd
  + LAYER metal6 ( -80 -40 ) ( 80 40 )
  + PLACED ( 2480 40 ) N ;
- i_x + NET i_x
  + LAYER metal3 ( 0 0 ) ( 1 1 )
  + PLACED ( -240 600 ) N ;
- i_y + NET i_y
  + LAYER metal3 ( 0 0 ) ( 1 1 )
  + PLACED ( -240 800 ) N ;
- i_carry + NET i_carry
  + LAYER metal2 ( 0 0 ) ( 1 1 )
  + PLACED ( 2080 1300 ) N ;
- o_sum + NET o_sum
  + LAYER metal3 ( 0 0 ) ( 1 1 )
  + PLACED ( 3600 800 ) N ;
- o_carry + NET o_carry
  + LAYER metal3 ( 0 0 ) ( 1 1 )
  + PLACED ( 3600 600 ) N ;
END PINS

NETS 14 ;
- i_y
  ( PIN i_y ) 
  ( AND2X2_1 A ) 
  ( NOR2X1_1 A ) 
  ( NAND2X1_1 A ) 
  ( OR2X2_1 A ) ;
- i_x
  ( PIN i_x ) 
  ( AND2X2_1 B ) 
  ( NOR2X1_1 B ) 
  ( NAND2X1_1 B ) 
  ( OR2X2_1 B ) ;
- _4_
  ( NAND3X1_1 C ) 
  ( OR2X2_1 Y ) ;
- _5_
  ( OAI21X1_2 C ) 
  ( NAND3X1_1 B ) 
  ( NAND2X1_1 Y ) ;
- _3_
  ( INVX1_1 Y ) 
  ( OAI21X1_2 B ) 
  ( NAND3X1_1 A ) ;
- _6_
  ( NAND2X1_2 B ) 
  ( NAND3X1_1 Y ) ;
- _0_
  ( OAI21X1_2 A ) 
  ( OAI21X1_1 B ) 
  ( NOR2X1_1 Y ) ;
- _1_
  ( OAI21X1_1 A ) 
  ( AND2X2_1 Y ) ;
- i_carry
  ( PIN i_carry ) 
  ( INVX1_1 A ) 
  ( OAI21X1_1 C ) ;
- _2_
  ( NAND2X1_2 A ) 
  ( OAI21X1_1 Y ) ;
- _8_
  ( BUFX2_2 A ) 
  ( NAND2X1_2 Y ) ;
- _7_
  ( BUFX2_1 A ) 
  ( OAI21X1_2 Y ) ;
- o_carry
  ( PIN o_carry ) 
  ( BUFX2_1 Y ) ;
- o_sum
  ( PIN o_sum ) 
  ( BUFX2_2 Y ) ;
END NETS

SPECIALNETS 2 ;
- vdd
+ FIXED metal1 40 ( 880 50 ) ( * * ) viagen21_post
  NEW metal2 40 ( 880 50 ) ( * * ) viagen32_post
  NEW metal3 40 ( 880 50 ) ( * * ) viagen43_post
  NEW metal4 40 ( 880 50 ) ( * * ) viagen54_post
  NEW metal5 50 ( 880 50 ) ( * * ) viagen65_post
  NEW metal6 160 ( 880 0 ) ( * 1300 )
 ;
- gnd
+ FIXED metal1 40 ( 2480 1050 ) ( * * ) viagen21_post
  NEW metal2 40 ( 2480 1050 ) ( * * ) viagen32_post
  NEW metal3 40 ( 2480 1050 ) ( * * ) viagen43_post
  NEW metal4 40 ( 2480 1050 ) ( * * ) viagen54_post
  NEW metal5 50 ( 2480 1050 ) ( * * ) viagen65_post
  NEW metal6 160 ( 2480 0 ) ( * 1300 )
 ;
END SPECIALNETS
END DESIGN
