# Frequency-Divider-by-1.5-with-33.33-Duty-Cycle
This repository implements a circuit that divides the input clock frequency by 1.5 and generates an output having 33.33% duty cycle.
