

================================================================
== Vivado HLS Report for 'simd_mac_DSP2'
================================================================
* Date:           Tue May 10 21:15:30 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ultra_core
* Solution:       ultracore_125
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.313 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        3|        3| 12.000 ns | 12.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.08>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%w1vec_3_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %w1vec_3_V_read)" [./src/conv1x1DSP2.hpp:170]   --->   Operation 5 'read' 'w1vec_3_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%w1vec_2_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %w1vec_2_V_read)" [./src/conv1x1DSP2.hpp:170]   --->   Operation 6 'read' 'w1vec_2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%w1vec_1_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %w1vec_1_V_read)" [./src/conv1x1DSP2.hpp:170]   --->   Operation 7 'read' 'w1vec_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%w1vec_0_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %w1vec_0_V_read)" [./src/conv1x1DSP2.hpp:170]   --->   Operation 8 'read' 'w1vec_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%w0vec_3_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %w0vec_3_V_read)" [./src/conv1x1DSP2.hpp:170]   --->   Operation 9 'read' 'w0vec_3_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%w0vec_2_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %w0vec_2_V_read)" [./src/conv1x1DSP2.hpp:170]   --->   Operation 10 'read' 'w0vec_2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%w0vec_1_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %w0vec_1_V_read)" [./src/conv1x1DSP2.hpp:170]   --->   Operation 11 'read' 'w0vec_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%w0vec_0_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %w0vec_0_V_read)" [./src/conv1x1DSP2.hpp:170]   --->   Operation 12 'read' 'w0vec_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%invec_3_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %invec_3_V_read)" [./src/conv1x1DSP2.hpp:170]   --->   Operation 13 'read' 'invec_3_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%invec_2_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %invec_2_V_read)" [./src/conv1x1DSP2.hpp:170]   --->   Operation 14 'read' 'invec_2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%invec_1_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %invec_1_V_read)" [./src/conv1x1DSP2.hpp:170]   --->   Operation 15 'read' 'invec_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%invec_0_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %invec_0_V_read)" [./src/conv1x1DSP2.hpp:170]   --->   Operation 16 'read' 'invec_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%shl_ln68_1 = call i22 @_ssdm_op_BitConcatenate.i22.i8.i14(i8 %w1vec_1_V_read_1, i14 0)" [./src/conv1x1DSP2.hpp:179]   --->   Operation 17 'bitconcatenate' 'shl_ln68_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln68_2 = sext i22 %shl_ln68_1 to i23" [./src/conv1x1DSP2.hpp:179]   --->   Operation 18 'sext' 'sext_ln68_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln68_3 = sext i8 %w0vec_1_V_read_1 to i23" [./src/conv1x1DSP2.hpp:179]   --->   Operation 19 'sext' 'sext_ln68_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.08ns)   --->   "%add_ln68_1 = add i23 %sext_ln68_2, %sext_ln68_3" [./src/conv1x1DSP2.hpp:179]   --->   Operation 20 'add' 'add_ln68_1' <Predicate = true> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.31>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i4 %invec_1_V_read_1 to i27" [./src/conv1x1DSP2.hpp:180]   --->   Operation 21 'zext' 'zext_ln215_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln215_1 = sext i23 %add_ln68_1 to i27" [./src/conv1x1DSP2.hpp:180]   --->   Operation 22 'sext' 'sext_ln215_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (3.31ns)   --->   "%mul_ln1352_1 = mul i27 %sext_ln215_1, %zext_ln215_1" [./src/conv1x1DSP2.hpp:180]   --->   Operation 23 'mul' 'mul_ln1352_1' <Predicate = true> <Delay = 3.31> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%shl_ln68_2 = call i22 @_ssdm_op_BitConcatenate.i22.i8.i14(i8 %w1vec_2_V_read_1, i14 0)" [./src/conv1x1DSP2.hpp:179]   --->   Operation 24 'bitconcatenate' 'shl_ln68_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln68_4 = sext i22 %shl_ln68_2 to i23" [./src/conv1x1DSP2.hpp:179]   --->   Operation 25 'sext' 'sext_ln68_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln68_5 = sext i8 %w0vec_2_V_read_1 to i23" [./src/conv1x1DSP2.hpp:179]   --->   Operation 26 'sext' 'sext_ln68_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.08ns)   --->   "%add_ln68_2 = add i23 %sext_ln68_4, %sext_ln68_5" [./src/conv1x1DSP2.hpp:179]   --->   Operation 27 'add' 'add_ln68_2' <Predicate = true> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%shl_ln68_3 = call i22 @_ssdm_op_BitConcatenate.i22.i8.i14(i8 %w1vec_3_V_read_1, i14 0)" [./src/conv1x1DSP2.hpp:179]   --->   Operation 28 'bitconcatenate' 'shl_ln68_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln68_7 = sext i22 %shl_ln68_3 to i23" [./src/conv1x1DSP2.hpp:179]   --->   Operation 29 'sext' 'sext_ln68_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln68_8 = sext i8 %w0vec_3_V_read_1 to i23" [./src/conv1x1DSP2.hpp:179]   --->   Operation 30 'sext' 'sext_ln68_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.08ns)   --->   "%add_ln68_3 = add i23 %sext_ln68_7, %sext_ln68_8" [./src/conv1x1DSP2.hpp:179]   --->   Operation 31 'add' 'add_ln68_3' <Predicate = true> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.31>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%shl_ln = call i22 @_ssdm_op_BitConcatenate.i22.i8.i14(i8 %w1vec_0_V_read_1, i14 0)" [./src/conv1x1DSP2.hpp:179]   --->   Operation 32 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln68 = sext i22 %shl_ln to i23" [./src/conv1x1DSP2.hpp:179]   --->   Operation 33 'sext' 'sext_ln68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln68_1 = sext i8 %w0vec_0_V_read_1 to i23" [./src/conv1x1DSP2.hpp:179]   --->   Operation 34 'sext' 'sext_ln68_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into DSP with root node add_ln700)   --->   "%add_ln68 = add i23 %sext_ln68, %sext_ln68_1" [./src/conv1x1DSP2.hpp:179]   --->   Operation 35 'add' 'add_ln68' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i4 %invec_0_V_read_1 to i27" [./src/conv1x1DSP2.hpp:180]   --->   Operation 36 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into DSP with root node add_ln700)   --->   "%sext_ln215 = sext i23 %add_ln68 to i27" [./src/conv1x1DSP2.hpp:180]   --->   Operation 37 'sext' 'sext_ln215' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.63ns) (grouped into DSP with root node add_ln700)   --->   "%mul_ln1352 = mul i27 %sext_ln215, %zext_ln215" [./src/conv1x1DSP2.hpp:180]   --->   Operation 38 'mul' 'mul_ln1352' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 39 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln700 = add i27 %mul_ln1352_1, %mul_ln1352" [./src/conv1x1DSP2.hpp:181]   --->   Operation 39 'add' 'add_ln700' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln700 = trunc i27 %add_ln700 to i14" [./src/conv1x1DSP2.hpp:181]   --->   Operation 40 'trunc' 'trunc_ln700' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln215_2 = zext i4 %invec_2_V_read_1 to i27" [./src/conv1x1DSP2.hpp:180]   --->   Operation 41 'zext' 'zext_ln215_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln215_2 = sext i23 %add_ln68_2 to i27" [./src/conv1x1DSP2.hpp:180]   --->   Operation 42 'sext' 'sext_ln215_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (3.31ns)   --->   "%mul_ln1352_2 = mul i27 %sext_ln215_2, %zext_ln215_2" [./src/conv1x1DSP2.hpp:180]   --->   Operation 43 'mul' 'mul_ln1352_2' <Predicate = true> <Delay = 3.31> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln68 = trunc i27 %mul_ln1352_2 to i14" [./src/conv1x1DSP2.hpp:180]   --->   Operation 44 'trunc' 'trunc_ln68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln215_3 = zext i4 %invec_3_V_read_1 to i27" [./src/conv1x1DSP2.hpp:180]   --->   Operation 45 'zext' 'zext_ln215_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln215_3 = sext i23 %add_ln68_3 to i27" [./src/conv1x1DSP2.hpp:180]   --->   Operation 46 'sext' 'sext_ln215_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (3.31ns)   --->   "%mul_ln1352_3 = mul i27 %sext_ln215_3, %zext_ln215_3" [./src/conv1x1DSP2.hpp:180]   --->   Operation 47 'mul' 'mul_ln1352_3' <Predicate = true> <Delay = 3.31> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln68_1 = trunc i27 %mul_ln1352_3 to i14" [./src/conv1x1DSP2.hpp:180]   --->   Operation 48 'trunc' 'trunc_ln68_1' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.91>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str49942) nounwind" [./src/conv1x1DSP2.hpp:173]   --->   Operation 49 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln700 = sext i27 %add_ln700 to i28" [./src/conv1x1DSP2.hpp:181]   --->   Operation 50 'sext' 'sext_ln700' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln68_6 = sext i27 %mul_ln1352_2 to i28" [./src/conv1x1DSP2.hpp:180]   --->   Operation 51 'sext' 'sext_ln68_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln68_9 = sext i27 %mul_ln1352_3 to i28" [./src/conv1x1DSP2.hpp:180]   --->   Operation 52 'sext' 'sext_ln68_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_1 = add i28 %sext_ln700, %sext_ln68_9" [./src/conv1x1DSP2.hpp:181]   --->   Operation 53 'add' 'add_ln700_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 54 [1/1] (0.87ns) (root node of TernaryAdder)   --->   "%add_ln700_2 = add i28 %add_ln700_1, %sext_ln68_6" [./src/conv1x1DSP2.hpp:181]   --->   Operation 54 'add' 'add_ln700_2' <Predicate = true> <Delay = 0.87> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 55 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln647 = add i14 %trunc_ln68, %trunc_ln68_1" [./src/conv1x1DSP2.hpp:184]   --->   Operation 55 'add' 'add_ln647' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 56 [1/1] (0.92ns) (root node of TernaryAdder)   --->   "%add_ln647_1 = add i14 %add_ln647, %trunc_ln700" [./src/conv1x1DSP2.hpp:184]   --->   Operation 56 'add' 'add_ln647_1' <Predicate = true> <Delay = 0.92> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i28 %add_ln700_2 to i14" [./src/conv1x1DSP2.hpp:184]   --->   Operation 57 'trunc' 'trunc_ln647' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%p_Result_s = call i14 @_ssdm_op_PartSelect.i14.i28.i32.i32(i28 %add_ln700_2, i32 14, i32 27)" [./src/conv1x1DSP2.hpp:185]   --->   Operation 58 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln647_1, i32 13)" [./src/conv1x1DSP2.hpp:185]   --->   Operation 59 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i1 %tmp to i14" [./src/conv1x1DSP2.hpp:185]   --->   Operation 60 'zext' 'zext_ln78' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.98ns)   --->   "%add_ln78 = add i14 %p_Result_s, %zext_ln78" [./src/conv1x1DSP2.hpp:185]   --->   Operation 61 'add' 'add_ln78' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i14, i14 } undef, i14 %trunc_ln647, 0" [./src/conv1x1DSP2.hpp:186]   --->   Operation 62 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i14, i14 } %mrv, i14 %add_ln78, 1" [./src/conv1x1DSP2.hpp:186]   --->   Operation 63 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "ret { i14, i14 } %mrv_1" [./src/conv1x1DSP2.hpp:186]   --->   Operation 64 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 0.5ns.

 <State 1>: 1.09ns
The critical path consists of the following:
	wire read on port 'w1vec_1_V_read' (./src/conv1x1DSP2.hpp:170) [15]  (0 ns)
	'add' operation ('add_ln68_1', ./src/conv1x1DSP2.hpp:179) [36]  (1.09 ns)

 <State 2>: 3.31ns
The critical path consists of the following:
	'mul' operation ('mul_ln1352_1', ./src/conv1x1DSP2.hpp:180) [39]  (3.31 ns)

 <State 3>: 3.31ns
The critical path consists of the following:
	'mul' operation ('mul_ln1352_2', ./src/conv1x1DSP2.hpp:180) [49]  (3.31 ns)

 <State 4>: 1.92ns
The critical path consists of the following:
	'add' operation ('add_ln647', ./src/conv1x1DSP2.hpp:184) [63]  (0 ns)
	'add' operation ('add_ln647_1', ./src/conv1x1DSP2.hpp:184) [64]  (0.927 ns)
	'add' operation ('out1.V', ./src/conv1x1DSP2.hpp:185) [69]  (0.989 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
