INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:37:01 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.546ns  (required time - arrival time)
  Source:                 lsq5/handshake_lsq_lsq5_core/stq_addr_6_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            lsq5/handshake_lsq_lsq5_core/ldq_data_4_q_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.700ns  (clk rise@3.700ns - clk rise@0.000ns)
  Data Path Delay:        5.016ns  (logic 1.179ns (23.506%)  route 3.837ns (76.494%))
  Logic Levels:           13  (CARRY4=4 LUT3=1 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.183 - 3.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3861, unset)         0.508     0.508    lsq5/handshake_lsq_lsq5_core/clk
    SLICE_X59Y157        FDRE                                         r  lsq5/handshake_lsq_lsq5_core/stq_addr_6_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y157        FDRE (Prop_fdre_C_Q)         0.216     0.724 r  lsq5/handshake_lsq_lsq5_core/stq_addr_6_q_reg[2]/Q
                         net (fo=9, routed)           0.731     1.455    lsq5/handshake_lsq_lsq5_core/stq_addr_6_q[2]
    SLICE_X69Y157        LUT4 (Prop_lut4_I1_O)        0.043     1.498 r  lsq5/handshake_lsq_lsq5_core/E_loadEn_INST_0_i_116/O
                         net (fo=1, routed)           0.223     1.722    lsq5/handshake_lsq_lsq5_core/E_loadEn_INST_0_i_116_n_0
    SLICE_X68Y157        LUT6 (Prop_lut6_I1_O)        0.043     1.765 f  lsq5/handshake_lsq_lsq5_core/E_loadEn_INST_0_i_55/O
                         net (fo=4, routed)           0.390     2.154    lsq5/handshake_lsq_lsq5_core/E_loadEn_INST_0_i_55_n_0
    SLICE_X69Y163        LUT4 (Prop_lut4_I0_O)        0.043     2.197 r  lsq5/handshake_lsq_lsq5_core/E_loadEn_INST_0_i_20/O
                         net (fo=6, routed)           0.308     2.505    lsq5/handshake_lsq_lsq5_core/E_loadEn_INST_0_i_20_n_0
    SLICE_X70Y163        LUT4 (Prop_lut4_I0_O)        0.043     2.548 r  lsq5/handshake_lsq_lsq5_core/ldq_data_4_q[31]_i_23__1/O
                         net (fo=1, routed)           0.000     2.548    lsq5/handshake_lsq_lsq5_core/ldq_data_4_q[31]_i_23__1_n_0
    SLICE_X70Y163        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.794 r  lsq5/handshake_lsq_lsq5_core/ldq_data_4_q_reg[31]_i_11__1/CO[3]
                         net (fo=1, routed)           0.000     2.794    lsq5/handshake_lsq_lsq5_core/ldq_data_4_q_reg[31]_i_11__1_n_0
    SLICE_X70Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.844 r  lsq5/handshake_lsq_lsq5_core/ldq_data_4_q_reg[27]_i_7__1/CO[3]
                         net (fo=1, routed)           0.000     2.844    lsq5/handshake_lsq_lsq5_core/ldq_data_4_q_reg[27]_i_7__1_n_0
    SLICE_X70Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.894 r  lsq5/handshake_lsq_lsq5_core/ldq_data_4_q_reg[31]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     2.894    lsq5/handshake_lsq_lsq5_core/ldq_data_4_q_reg[31]_i_10__0_n_0
    SLICE_X70Y166        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     3.046 f  lsq5/handshake_lsq_lsq5_core/ldq_data_4_q_reg[27]_i_6__1/O[1]
                         net (fo=1, routed)           0.213     3.259    lsq5/handshake_lsq_lsq5_core/TEMP_46_double_out1[13]
    SLICE_X71Y166        LUT3 (Prop_lut3_I0_O)        0.121     3.380 f  lsq5/handshake_lsq_lsq5_core/ldq_data_4_q[21]_i_4__1/O
                         net (fo=33, routed)          0.248     3.628    lsq5/handshake_lsq_lsq5_core/ldq_data_4_q[21]_i_4__1_n_0
    SLICE_X69Y166        LUT6 (Prop_lut6_I0_O)        0.043     3.671 r  lsq5/handshake_lsq_lsq5_core/ldq_issue_4_q_i_11__1/O
                         net (fo=1, routed)           0.192     3.863    lsq5/handshake_lsq_lsq5_core/ldq_issue_4_q_i_11__1_n_0
    SLICE_X68Y166        LUT6 (Prop_lut6_I5_O)        0.043     3.906 r  lsq5/handshake_lsq_lsq5_core/ldq_issue_4_q_i_8__1/O
                         net (fo=1, routed)           0.416     4.323    lsq5/handshake_lsq_lsq5_core/ldq_issue_4_q_i_8__1_n_0
    SLICE_X68Y167        LUT6 (Prop_lut6_I5_O)        0.043     4.366 r  lsq5/handshake_lsq_lsq5_core/ldq_issue_4_q_i_2__1/O
                         net (fo=2, routed)           0.241     4.606    lsq5/handshake_lsq_lsq5_core/ldq_issue_4_q_i_2__1_n_0
    SLICE_X68Y168        LUT5 (Prop_lut5_I0_O)        0.043     4.649 r  lsq5/handshake_lsq_lsq5_core/ldq_data_4_q[31]_i_1__1/O
                         net (fo=33, routed)          0.874     5.524    lsq5/handshake_lsq_lsq5_core/p_27_in
    SLICE_X46Y177        FDRE                                         r  lsq5/handshake_lsq_lsq5_core/ldq_data_4_q_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.700     3.700 r  
                                                      0.000     3.700 r  clk (IN)
                         net (fo=3861, unset)         0.483     4.183    lsq5/handshake_lsq_lsq5_core/clk
    SLICE_X46Y177        FDRE                                         r  lsq5/handshake_lsq_lsq5_core/ldq_data_4_q_reg[21]/C
                         clock pessimism              0.000     4.183    
                         clock uncertainty           -0.035     4.147    
    SLICE_X46Y177        FDRE (Setup_fdre_C_CE)      -0.169     3.978    lsq5/handshake_lsq_lsq5_core/ldq_data_4_q_reg[21]
  -------------------------------------------------------------------
                         required time                          3.978    
                         arrival time                          -5.524    
  -------------------------------------------------------------------
                         slack                                 -1.546    




