4
avrora/sim/mcu/USART$DataRegister$TwoLevelFIFO.flush()V
PTG:
Vars:
5
$r3 1 11 
r0 1 -1 
$r1 1 1 
$r4 1 18 
$r2 1 1 
Fields: 2
-1 waitQueue 1
-1 readyQueue 11
Accesses: 3
0 1 -1 
10 1 -1 
14 1 -1 
Functions: 3
1 1 1 
21 2 18 11 
15 1 1 
Constructors: 0

Summary: 2
18 -1 
avrora/sim/mcu/USART$DataRegister$TwoLevelFIFO.writeFrame(Lavrora/sim/mcu/USART$Frame;)V
PTG:
Vars:
12
$r8 1 11 
$r11 1 20 
$r3 1 36 
$r10 1 17 
$r1 1 1 
r0 1 -1 
$r9 1 14 
r6 1 -2 
$r2 1 1 
$r4 1 36 
r5 1 36 
$r7 1 52 
Fields: 6
14 UCSRnA_reg 17
11 this$0 14
-1 this$1 11
-1 waitQueue 1
-1 readyQueue 52
17 _dor 20
Accesses: 8
0 1 -1 
32 1 -1 
48 1 36 
17 1 17 
51 1 -1 
10 1 -1 
11 1 11 
14 1 14 
Functions: 4
1 1 1 
33 1 1 
24 1 20 
56 2 52 36 
Constructors: 0

Summary: 3
-1 36 0 
avrora/sim/mcu/USART$DataRegister$TwoLevelFIFO.<init>(Lavrora/sim/mcu/USART$DataRegister;)V
PTG:
Vars:
10
$r6 1 52 
$r2 1 10 
$r3 1 21 
$r4 1 35 
r0 1 -1 
r1 1 -2 
$r5 1 32 
$r9 1 32 
$r7 1 32 
$r8 1 69 
Fields: 1
-1 waitQueue 32
Accesses: 6
48 1 -1 
17 1 -1 
65 1 -1 
2 1 -1 
28 1 -1 
31 1 -1 
Functions: 9
6 2 -1 32 
25 1 21 
41 3 -1 32 35 
58 3 -1 32 52 
75 3 -1 32 69 
44 2 32 35 
61 2 32 52 
14 1 10 
78 2 32 69 
Constructors: 6
6 -1
25 21
41 35
58 52
75 69
14 10

Summary: 5
52 69 -1 0 35 
avrora/sim/mcu/USART$DataRegister$TwoLevelFIFO.read()B
PTG:
Vars:
17
$r3 1 33 
$r12 1 81 
$r11 1 98 
$r14 1 54 
$r15 1 57 
r0 1 -1 
$r9 1 81 
$r1 1 1 
$r13 1 51 
$r16 1 60 
$r5 1 1 
$r10 1 77 
$r2 1 1 
$r7 1 54 
r4 1 33 
$r6 1 51 
$r8 1 74 
Fields: 9
57 RXC_flag 60
54 UCSRnA_reg 57
54 UCSRnB_reg 74
33 frame 81
-1 this$1 51
-1 waitQueue 98
-1 readyQueue 1
51 this$0 54
74 _rxb8n 77
Accesses: 17
0 1 -1 
97 1 -1 
67 1 -1 
68 1 51 
71 1 54 
40 1 -1 
10 1 -1 
74 1 74 
106 1 33 
107 1 81 
80 1 33 
81 1 81 
50 1 -1 
51 1 51 
54 1 54 
57 1 57 
29 1 -1 
Functions: 8
64 1 60 
1 1 1 
102 3 33 81 98 
87 0 
24 0 
41 1 1 
92 1 77 
30 1 1 
Constructors: 0

Summary: 1
-1 
