// Seed: 1652090308
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4;
  not primCall (id_1, id_4);
  module_0 modCall_1 ();
endmodule
module module_2 (
    output wor id_0,
    input supply0 id_1,
    input tri1 id_2,
    input wor id_3
);
  wire id_5;
  wire id_6;
  wire id_7, id_8;
  initial
    if (id_3 * id_1)
      if (-1);
      else id_5 += id_1;
  assign id_0 = id_3;
  module_0 modCall_1 ();
  always_comb if (id_2) #1;
endmodule
