CAMPOSANO, R. AND ROSENSTIEL, W. 1989. Synthesizing circuits from behavioral descriptions. IEEE Trans. CAD 8 (Feb.).
ELES, P., PENG, Z., AND DOBOLI, A. 1992. VHDL system-level specification and partitioning in a hardware/software co-synthesis environment. In Proceedings of the International Workshop on Hardware-Software Co-Design. 49-55.
P. Gutberlet , J. M체ller , H. Kr채mer , W. Rosenstiel, Automatic module allocation in high level synthesis, Proceedings of the conference on European design automation, p.328-333, November 1992, Congress Centrum Hamburg, Hamburg, Germany
GUTBERLET, P. AND ROSENSTIEL, W. 1992. Scheduling between basic blocks in the CADDY synthesis system. In Proceedings of the European Conference on Design Automation.
HYPERSTONE ELECTRONICS, 1990. Hyperstone E1 32-Bit-Microprocessor User's Manual.
Gernot Koch , Udo Kebschull , Wolfgang Rosenstiel, A prototyping environment for hardware/software codesign in the COBRA project, Proceedings of the 3rd international workshop on Hardware/software co-design, September 22-24, 1994, Grenoble, France
Gernot Koch , Udo Kebschull , Wolfgang Rosenstiel, Debugging of behavioral VHDL specifications by source level emulation, Proceedings of the conference on European design automation, p.256-261, September 18-22, 1995, Brighton, England
KRAMER, H. 1992. Automatische Synthese van parallelen Prozessor-Strukturen fiir VLSI-Schaltungen. Ph.D. Dissertation. Rechenzentrum der Universit~it Karlsruhe, Universit,it Karlsruhe, Karlsruhe, Germany.
NOTE, S., VAN GINDERDEUREN, J., VAN LIEROP, P., LAUWEREINS, R., ENGELS, M., ALMOND, B., AND KIANI, B. 1994. Paradigm RP: A system for the rapid prototyping of real-time DSP applications. DSP Appl. 3, 1 (Jan.), 17-23.
OWEN, g., KAHN, W., AND HUGHES, J. 1993. FPGA based ASIC hardware emulator architectures. Tech. Rep. College of Computing, Georgia Institute of Technology, Atlanta, GA.
Miodrag Potkonjak , Sujit Dey , Kazutoshi Wakabayashi, Design-for-debugging of application specific designs, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.295-301, November 05-09, 1995, San Jose, California, United States
Sanjay Sawant , Paul Giordano, RTL emulation: the next leap in system verification, Proceedings of the 33rd annual conference on Design automation, p.233-235, June 03-07, 1996, Las Vegas, Nevada, United States[doi>10.1145/240518.240561]
Juha-Pekka Soininen , Tuomo Huttunen , Kari Tiensyrj채 , Hannu Heusala, Cosimulation of real-time control systems, Proceedings of the conference on European design automation, p.170-175, September 18-22, 1995, Brighton, England
S. Schmerler , Y. Tanurhan , K. D. M체ller-Glaser, A backplane approach for cosimulation in high-level system specification environments, Proceedings of the conference on European design automation, p.262-267, September 18-22, 1995, Brighton, England
