<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>MAX32665 SDK Documentation: rpu_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 44px;">
  <td id="projectlogo" style="vertical-align:middle"><img alt="Logo" style="width:144px;height:63px;" src="MI_Logo_Small_Pos_RGB_150dpi.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MAX32665 SDK Documentation
   &#160;<span id="projectnumber">0.2</span>
   </div>
   <div id="projectbrief">Software Development Kit Overview and API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('rpu__regs_8h_source.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">rpu_regs.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">/* ****************************************************************************</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * Copyright (C) 2016 Maxim Integrated Products, Inc., All Rights Reserved.</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * Permission is hereby granted, free of charge, to any person obtaining a</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * copy of this software and associated documentation files (the &quot;Software&quot;),</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * to deal in the Software without restriction, including without limitation</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * and/or sell copies of the Software, and to permit persons to whom the</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Software is furnished to do so, subject to the following conditions:</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * The above copyright notice and this permission notice shall be included</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * in all copies or substantial portions of the Software.</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * IN NO EVENT SHALL MAXIM INTEGRATED BE LIABLE FOR ANY CLAIM, DAMAGES</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * OTHER DEALINGS IN THE SOFTWARE.</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * Except as contained in this notice, the name of Maxim Integrated</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * Products, Inc. shall not be used except as stated in the Maxim Integrated</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * Products, Inc. Branding Policy.</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * The mere transfer of this software does not imply any licenses</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * of trade secrets, proprietary technology, copyrights, patents,</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * trademarks, maskwork rights, or any other form of intellectual</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * property whatsoever. Maxim Integrated Products, Inc. retains all</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * ownership rights.</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> *************************************************************************** */</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#ifndef _RPU_REGS_H_</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define _RPU_REGS_H_</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">/* **** Includes **** */</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160; </div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#if defined (__ICCARM__)</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">  #pragma system_include</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160; </div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#if defined (__CC_ARM)</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">  #pragma anon_unions</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">    If types are not defined elsewhere (CMSIS) define them here</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#ifndef __IO</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define __IO volatile</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#ifndef __I</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define __I  volatile const</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#ifndef __O</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define __O  volatile</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#ifndef __R</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define __R  volatile const</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/* **** Definitions **** */</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="structmxc__rpu__regs__t.html">   88</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="structmxc__rpu__regs__t.html#ac64bf03f5a31181627b9d7bff229bbae">   89</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__rpu__regs__t.html#ac64bf03f5a31181627b9d7bff229bbae">gcr</a>;                  </div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="structmxc__rpu__regs__t.html#a5ae8ed804192af60d6d2ed665bc89de7">   90</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__rpu__regs__t.html#a5ae8ed804192af60d6d2ed665bc89de7">sir</a>;                  </div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="structmxc__rpu__regs__t.html#a35801207272121e21d0a2a76430f1401">   91</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__rpu__regs__t.html#a35801207272121e21d0a2a76430f1401">fcr</a>;                  </div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="structmxc__rpu__regs__t.html#a88a5580a133bfd53a7761f992ec2881b">   92</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__rpu__regs__t.html#a88a5580a133bfd53a7761f992ec2881b">crypto</a>;               </div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    __R  uint32_t rsv_0x10_0x2f[8];</div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="structmxc__rpu__regs__t.html#a7409b12c61b29a4fe257590a07c01ce4">   94</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__rpu__regs__t.html#a7409b12c61b29a4fe257590a07c01ce4">wdt0</a>;                 </div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="structmxc__rpu__regs__t.html#a31e99638858f7d9a5d3e0c13467e50e9">   95</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__rpu__regs__t.html#a31e99638858f7d9a5d3e0c13467e50e9">wdt1</a>;                 </div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="structmxc__rpu__regs__t.html#ae0c2fff3d78c4cc13ea8ff6be0058747">   96</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__rpu__regs__t.html#ae0c2fff3d78c4cc13ea8ff6be0058747">wdt2</a>;                 </div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    __R  uint32_t rsv_0x3c;</div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="structmxc__rpu__regs__t.html#a83957039806dc91bd297c2e10e0cd031">   98</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__rpu__regs__t.html#a83957039806dc91bd297c2e10e0cd031">smon</a>;                 </div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="structmxc__rpu__regs__t.html#a792a786a036390359f26f9be9c193850">   99</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__rpu__regs__t.html#a792a786a036390359f26f9be9c193850">simo</a>;                 </div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="structmxc__rpu__regs__t.html#a087785341ce79484506cfd7287728e3d">  100</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__rpu__regs__t.html#a087785341ce79484506cfd7287728e3d">dvs</a>;                  </div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    __R  uint32_t rsv_0x4c_0x53[2];</div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="structmxc__rpu__regs__t.html#a509d073c9df3c06db1dc8a5fe779f377">  102</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__rpu__regs__t.html#a509d073c9df3c06db1dc8a5fe779f377">bbsir</a>;                </div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    __R  uint32_t rsv_0x58_0x5f[2];</div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="structmxc__rpu__regs__t.html#aab60df31ea3b2276598b3035cd9ba9c0">  104</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__rpu__regs__t.html#aab60df31ea3b2276598b3035cd9ba9c0">rtc</a>;                  </div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="structmxc__rpu__regs__t.html#af13a4525df9e31a7ac74da0fef71e39a">  105</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__rpu__regs__t.html#af13a4525df9e31a7ac74da0fef71e39a">wut</a>;                  </div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="structmxc__rpu__regs__t.html#a50e2d7f83a0c9bf0f7e97ed0e3fd0057">  106</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__rpu__regs__t.html#a50e2d7f83a0c9bf0f7e97ed0e3fd0057">pwrseq</a>;               </div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="structmxc__rpu__regs__t.html#a578dd37f6abddf3a8daea235ce614185">  107</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__rpu__regs__t.html#a578dd37f6abddf3a8daea235ce614185">bbcr</a>;                 </div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    __R  uint32_t rsv_0x70_0x7f[4];</div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="structmxc__rpu__regs__t.html#ad3099847a5ab4441c5465aec0c0d75ac">  109</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__rpu__regs__t.html#ad3099847a5ab4441c5465aec0c0d75ac">gpio0</a>;                </div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    __R  uint32_t rsv_0x84_0x8f[3];</div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="structmxc__rpu__regs__t.html#abe05f3718e793dfe14939c75bf94eca2">  111</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__rpu__regs__t.html#abe05f3718e793dfe14939c75bf94eca2">gpio1</a>;                </div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    __R  uint32_t rsv_0x94_0xff[27];</div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="structmxc__rpu__regs__t.html#a96b9adef08b7f6d1d545e28264275a4c">  113</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__rpu__regs__t.html#a96b9adef08b7f6d1d545e28264275a4c">tmr0</a>;                 </div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    __R  uint32_t rsv_0x104_0x10f[3];</div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="structmxc__rpu__regs__t.html#a955e4f7e17b11917f743d0887530a356">  115</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__rpu__regs__t.html#a955e4f7e17b11917f743d0887530a356">tmr1</a>;                 </div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    __R  uint32_t rsv_0x114_0x11f[3];</div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="structmxc__rpu__regs__t.html#a39c567882dcac38cc5717fee6cbf2d29">  117</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__rpu__regs__t.html#a39c567882dcac38cc5717fee6cbf2d29">tmr2</a>;                 </div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    __R  uint32_t rsv_0x124_0x12f[3];</div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="structmxc__rpu__regs__t.html#a343226a105b94929065ea2caebe3313f">  119</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__rpu__regs__t.html#a343226a105b94929065ea2caebe3313f">tmr3</a>;                 </div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    __R  uint32_t rsv_0x134_0x13f[3];</div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="structmxc__rpu__regs__t.html#a895fe2a194714f0392686a608d450b67">  121</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__rpu__regs__t.html#a895fe2a194714f0392686a608d450b67">tmr4</a>;                 </div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    __R  uint32_t rsv_0x144_0x14f[3];</div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="structmxc__rpu__regs__t.html#ab7c28ad4ea0a12610580d549a9e0a3e3">  123</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__rpu__regs__t.html#ab7c28ad4ea0a12610580d549a9e0a3e3">tmr5</a>;                 </div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    __R  uint32_t rsv_0x154_0x1af[23];</div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="structmxc__rpu__regs__t.html#a7ab74a3f9f055d17c3b1b426d8f1de0e">  125</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__rpu__regs__t.html#a7ab74a3f9f055d17c3b1b426d8f1de0e">htimer0</a>;              </div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    __R  uint32_t rsv_0x1b4_0x1bf[3];</div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="structmxc__rpu__regs__t.html#a66a59e223df12aa7f8ddf8003bbbb4a7">  127</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__rpu__regs__t.html#a66a59e223df12aa7f8ddf8003bbbb4a7">htimer1</a>;              </div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    __R  uint32_t rsv_0x1c4_0x1cf[3];</div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="structmxc__rpu__regs__t.html#a67f843cf68d636443ee57ce3133fbd12">  129</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__rpu__regs__t.html#a67f843cf68d636443ee57ce3133fbd12">i2c0</a>;                 </div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    __R  uint32_t rsv_0x1d4_0x1df[3];</div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="structmxc__rpu__regs__t.html#a05e9a4140c71fdab6518205e023c6313">  131</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__rpu__regs__t.html#a05e9a4140c71fdab6518205e023c6313">i2c1</a>;                 </div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    __R  uint32_t rsv_0x1e4_0x1ef[3];</div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="structmxc__rpu__regs__t.html#ab2184b645146cece7001515e57b190ad">  133</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__rpu__regs__t.html#ab2184b645146cece7001515e57b190ad">i2c2</a>;                 </div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    __R  uint32_t rsv_0x1f4_0x25f[27];</div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="structmxc__rpu__regs__t.html#acd8b09dccd4281e8fa47a3f690e0c287">  135</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__rpu__regs__t.html#acd8b09dccd4281e8fa47a3f690e0c287">spixipm</a>;              </div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    __R  uint32_t rsv_0x264_0x26f[3];</div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="structmxc__rpu__regs__t.html#a835774853a29501e6a1f750d5a57956c">  137</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__rpu__regs__t.html#a835774853a29501e6a1f750d5a57956c">spixipmc</a>;             </div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    __R  uint32_t rsv_0x274_0x27f[3];</div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="structmxc__rpu__regs__t.html#af88deb799899cd4dd4690d67ae7ca8ec">  139</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__rpu__regs__t.html#af88deb799899cd4dd4690d67ae7ca8ec">dma0</a>;                 </div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    __R  uint32_t rsv_0x284_0x28f[3];</div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="structmxc__rpu__regs__t.html#a3922d90aa5c3a901375d2f07585ddb8c">  141</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__rpu__regs__t.html#a3922d90aa5c3a901375d2f07585ddb8c">flc0</a>;                 </div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="structmxc__rpu__regs__t.html#a5c48ec12eab4ffc70cd1edce57d6718c">  142</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__rpu__regs__t.html#a5c48ec12eab4ffc70cd1edce57d6718c">flc1</a>;                 </div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    __R  uint32_t rsv_0x298_0x29f[2];</div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="structmxc__rpu__regs__t.html#a3f3c752957bc9e467f5c9d2e831f555f">  144</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__rpu__regs__t.html#a3f3c752957bc9e467f5c9d2e831f555f">icache0</a>;              </div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="structmxc__rpu__regs__t.html#a58cadc3c2770b44b7ebfa6c5f55635bd">  145</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__rpu__regs__t.html#a58cadc3c2770b44b7ebfa6c5f55635bd">icache1</a>;              </div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    __R  uint32_t rsv_0x2a8_0x2ef[18];</div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="structmxc__rpu__regs__t.html#a0214735f8b048f0386a35b3db6832bb1">  147</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__rpu__regs__t.html#a0214735f8b048f0386a35b3db6832bb1">icachexip</a>;            </div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    __R  uint32_t rsv_0x2f4_0x32f[15];</div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="structmxc__rpu__regs__t.html#a5fc2a3b485206573e4054868b11ca9eb">  149</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__rpu__regs__t.html#a5fc2a3b485206573e4054868b11ca9eb">dcache</a>;               </div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    __R  uint32_t rsv_0x334_0x33f[3];</div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="structmxc__rpu__regs__t.html#a2fc656d8a513ec404aaff8da6f011fa8">  151</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__rpu__regs__t.html#a2fc656d8a513ec404aaff8da6f011fa8">adc</a>;                  </div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    __R  uint32_t rsv_0x344_0x34f[3];</div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="structmxc__rpu__regs__t.html#ae6ec9c9f9232226c77892d5226e94fd7">  153</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__rpu__regs__t.html#ae6ec9c9f9232226c77892d5226e94fd7">dma1</a>;                 </div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    __R  uint32_t rsv_0x354_0x35f[3];</div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="structmxc__rpu__regs__t.html#ac874de1a295a40dd380470c64ed28eb0">  155</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__rpu__regs__t.html#ac874de1a295a40dd380470c64ed28eb0">sdma</a>;                 </div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    __R  uint32_t rsv_0x364_0x36f[3];</div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="structmxc__rpu__regs__t.html#a4aa815e028be017d2571b6c69a6c85aa">  157</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__rpu__regs__t.html#a4aa815e028be017d2571b6c69a6c85aa">sdhcctrl</a>;             </div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    __R  uint32_t rsv_0x374_0x39f[11];</div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="structmxc__rpu__regs__t.html#a107ce59e766452ddd16ba0c679c756c7">  159</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__rpu__regs__t.html#a107ce59e766452ddd16ba0c679c756c7">spid</a>;                 </div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    __R  uint32_t rsv_0x3a4_0x3bf[7];</div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="structmxc__rpu__regs__t.html#a8c9edc39d61f24c7df1c403a4a1b9e78">  161</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__rpu__regs__t.html#a8c9edc39d61f24c7df1c403a4a1b9e78">pt</a>;                   </div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    __R  uint32_t rsv_0x3c4_0x3cf[3];</div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="structmxc__rpu__regs__t.html#a35753561e0eecc1e5d1a5b15a78ab524">  163</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__rpu__regs__t.html#a35753561e0eecc1e5d1a5b15a78ab524">owm</a>;                  </div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    __R  uint32_t rsv_0x3d4_0x3df[3];</div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="structmxc__rpu__regs__t.html#a62bc3fca3b262224cf1b86be2d7608ff">  165</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__rpu__regs__t.html#a62bc3fca3b262224cf1b86be2d7608ff">sema</a>;                 </div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    __R  uint32_t rsv_0x3e4_0x41f[15];</div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="structmxc__rpu__regs__t.html#a2e1e85f1c673b9352d2afa16882f6b39">  167</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__rpu__regs__t.html#a2e1e85f1c673b9352d2afa16882f6b39">uart0</a>;                </div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    __R  uint32_t rsv_0x424_0x42f[3];</div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="structmxc__rpu__regs__t.html#ab8395b7a2e0c8f984ec19d5b003d1aca">  169</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__rpu__regs__t.html#ab8395b7a2e0c8f984ec19d5b003d1aca">uart1</a>;                </div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    __R  uint32_t rsv_0x434_0x43f[3];</div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="structmxc__rpu__regs__t.html#ae0b16e375ee045fc432c2151f7ac2cc7">  171</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__rpu__regs__t.html#ae0b16e375ee045fc432c2151f7ac2cc7">uart2</a>;                </div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    __R  uint32_t rsv_0x444_0x45f[7];</div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="structmxc__rpu__regs__t.html#a5877aea894835edc9344e9a0c9fab0d0">  173</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__rpu__regs__t.html#a5877aea894835edc9344e9a0c9fab0d0">qspi1</a>;                </div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    __R  uint32_t rsv_0x464_0x47f[7];</div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="structmxc__rpu__regs__t.html#aa9bf22e9a1dc0d8436bace1228c1cfd1">  175</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__rpu__regs__t.html#aa9bf22e9a1dc0d8436bace1228c1cfd1">qspi2</a>;                </div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    __R  uint32_t rsv_0x484_0x4bf[15];</div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="structmxc__rpu__regs__t.html#ac6f45bdc77bf6cadfd61e0ae8e2fc3ec">  177</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__rpu__regs__t.html#ac6f45bdc77bf6cadfd61e0ae8e2fc3ec">audio</a>;                </div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    __R  uint32_t rsv_0x4c4_0x4cf[3];</div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="structmxc__rpu__regs__t.html#a9feb124206f57e0aaee54f8cc32e0422">  179</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__rpu__regs__t.html#a9feb124206f57e0aaee54f8cc32e0422">trng</a>;                 </div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    __R  uint32_t rsv_0x4d4_0x4ff[11];</div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="structmxc__rpu__regs__t.html#a3e54ff8fe1128e996d2b30bcf285bbaa">  181</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__rpu__regs__t.html#a3e54ff8fe1128e996d2b30bcf285bbaa">btle</a>;                 </div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    __R  uint32_t rsv_0x504_0xb0f[387];</div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="structmxc__rpu__regs__t.html#aec838a3176ba946e9f886fbe6672df8a">  183</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__rpu__regs__t.html#aec838a3176ba946e9f886fbe6672df8a">usbhs</a>;                </div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    __R  uint32_t rsv_0xb14_0xb5f[19];</div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="structmxc__rpu__regs__t.html#a43c49ff6f60b9f78f587cf97befee4da">  185</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__rpu__regs__t.html#a43c49ff6f60b9f78f587cf97befee4da">sdio</a>;                 </div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    __R  uint32_t rsv_0xb64_0xbbf[23];</div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="structmxc__rpu__regs__t.html#ab79390483fc759b36c1492da84c39142">  187</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__rpu__regs__t.html#ab79390483fc759b36c1492da84c39142">spixipmfifo</a>;          </div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    __R  uint32_t rsv_0xbc4_0xbdf[7];</div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="structmxc__rpu__regs__t.html#aa2846a575112b79bd39dc16bf16b260d">  189</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__rpu__regs__t.html#aa2846a575112b79bd39dc16bf16b260d">qspi0</a>;                </div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    __R  uint32_t rsv_0xbe4_0xeff[199];</div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="structmxc__rpu__regs__t.html#a73401214b554adea90654ae4ee9e441a">  191</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__rpu__regs__t.html#a73401214b554adea90654ae4ee9e441a">sram0</a>;                </div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    __R  uint32_t rsv_0xf04_0xf0f[3];</div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="structmxc__rpu__regs__t.html#af36206f67702f1598a065ceacb42ed76">  193</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__rpu__regs__t.html#af36206f67702f1598a065ceacb42ed76">sram1</a>;                </div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    __R  uint32_t rsv_0xf14_0xf1f[3];</div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="structmxc__rpu__regs__t.html#ae1d1de4f98df3b2171e9635b742376d1">  195</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__rpu__regs__t.html#ae1d1de4f98df3b2171e9635b742376d1">sram2</a>;                </div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    __R  uint32_t rsv_0xf24_0xf2f[3];</div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="structmxc__rpu__regs__t.html#ac31f8fe960e70e7f63a3e9b355204150">  197</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__rpu__regs__t.html#ac31f8fe960e70e7f63a3e9b355204150">sram3</a>;                </div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    __R  uint32_t rsv_0xf34_0xf3f[3];</div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="structmxc__rpu__regs__t.html#afce0eed072aa6ea690e311ea03098e96">  199</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__rpu__regs__t.html#afce0eed072aa6ea690e311ea03098e96">sram4</a>;                </div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    __R  uint32_t rsv_0xf44_0xf4f[3];</div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="structmxc__rpu__regs__t.html#a7f226e3d43e02fcba1bbe3c75b8818dd">  201</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__rpu__regs__t.html#a7f226e3d43e02fcba1bbe3c75b8818dd">sram5</a>;                </div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    __R  uint32_t rsv_0xf54_0xf5f[3];</div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="structmxc__rpu__regs__t.html#a66156e610712dd5d497ea9cc69c82b7d">  203</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__rpu__regs__t.html#a66156e610712dd5d497ea9cc69c82b7d">sram6</a>;                </div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;} <a class="code" href="structmxc__rpu__regs__t.html">mxc_rpu_regs_t</a>;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">/* Register offsets for module RPU */</span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group__RPU__Register__Offsets.html#ga825b219b3f230d1b1e46121a81330e2b">  213</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_GCR                      ((uint32_t)0x00000000UL) </span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group__RPU__Register__Offsets.html#ga08e5da34f084d5828f0b7d87de0e3934">  214</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_SIR                      ((uint32_t)0x00000004UL) </span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group__RPU__Register__Offsets.html#ga288078ece23c2fd5e462c487fef6b8cd">  215</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_FCR                      ((uint32_t)0x00000008UL) </span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group__RPU__Register__Offsets.html#gae24964c3e6e7e54d4fd0b233f54f1c0e">  216</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_CRYPTO                   ((uint32_t)0x0000000CUL) </span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="group__RPU__Register__Offsets.html#ga4b9a63572672e8f54098314babb1cafe">  217</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_WDT0                     ((uint32_t)0x00000030UL) </span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group__RPU__Register__Offsets.html#ga8178aa4e26199e56b5638f4303bbe746">  218</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_WDT1                     ((uint32_t)0x00000034UL) </span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group__RPU__Register__Offsets.html#gadac918df083790b46d844d0a14e5a9db">  219</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_WDT2                     ((uint32_t)0x00000038UL) </span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group__RPU__Register__Offsets.html#ga6b246b4f9b96120df219e2bd17136c2b">  220</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_SMON                     ((uint32_t)0x00000040UL) </span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group__RPU__Register__Offsets.html#ga1d0f34cba28bac53dc792c9771bac914">  221</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_SIMO                     ((uint32_t)0x00000044UL) </span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group__RPU__Register__Offsets.html#ga60bf4b11fd8fc194e351b18143bb9fc3">  222</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_DVS                      ((uint32_t)0x00000048UL) </span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="group__RPU__Register__Offsets.html#gac8c2dffbd2bd90af71b9bb402b88015a">  223</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_BBSIR                    ((uint32_t)0x00000054UL) </span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group__RPU__Register__Offsets.html#ga1ce634242a53c466a24d37c7d1f5b1db">  224</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_RTC                      ((uint32_t)0x00000060UL) </span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group__RPU__Register__Offsets.html#ga195ab65b469105cd3b9f94f39a9f2211">  225</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_WUT                      ((uint32_t)0x00000064UL) </span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group__RPU__Register__Offsets.html#ga3aa16487adf823d6da62ef102304513a">  226</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_PWRSEQ                   ((uint32_t)0x00000068UL) </span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group__RPU__Register__Offsets.html#ga7b36e48cb85c710ed58a1f5dc762d6f5">  227</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_BBCR                     ((uint32_t)0x0000006CUL) </span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group__RPU__Register__Offsets.html#ga75ed135f829f917e0a5df435779b6cb9">  228</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_GPIO0                    ((uint32_t)0x00000080UL) </span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group__RPU__Register__Offsets.html#ga6485a93c06828e0a150fed7a9f606416">  229</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_GPIO1                    ((uint32_t)0x00000090UL) </span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group__RPU__Register__Offsets.html#gab2d78a4ac627079ab600e4d70f37f9d6">  230</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_TMR0                     ((uint32_t)0x00000100UL) </span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group__RPU__Register__Offsets.html#ga54091642839ac8e783bc70518fce2b32">  231</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_TMR1                     ((uint32_t)0x00000110UL) </span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group__RPU__Register__Offsets.html#ga54b0a6e7c104e60ee4052bc26c2dc6bc">  232</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_TMR2                     ((uint32_t)0x00000120UL) </span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group__RPU__Register__Offsets.html#gaf1f0e4cd8e917fb7623020ecc35db7b8">  233</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_TMR3                     ((uint32_t)0x00000130UL) </span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group__RPU__Register__Offsets.html#gaccea9e5decdbbb8f69e6bb4c7f5f835b">  234</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_TMR4                     ((uint32_t)0x00000140UL) </span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="group__RPU__Register__Offsets.html#gabd1887d752901b0228a696b5436f2adf">  235</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_TMR5                     ((uint32_t)0x00000150UL) </span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group__RPU__Register__Offsets.html#ga01b922fb60ac3bd05effd03440ea8a52">  236</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_HTIMER0                  ((uint32_t)0x000001B0UL) </span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group__RPU__Register__Offsets.html#gaa58379e2534bb94356a25513fcd63fb9">  237</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_HTIMER1                  ((uint32_t)0x000001C0UL) </span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group__RPU__Register__Offsets.html#ga43082d71a4f3f0d11685dc4d887776fc">  238</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_I2C0                     ((uint32_t)0x000001D0UL) </span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="group__RPU__Register__Offsets.html#ga0f1eb3de53098d80fc5fac38a33694df">  239</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_I2C1                     ((uint32_t)0x000001E0UL) </span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group__RPU__Register__Offsets.html#ga3782ba8b5448573834be52c54d7b36a6">  240</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_I2C2                     ((uint32_t)0x000001F0UL) </span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="group__RPU__Register__Offsets.html#ga6be2aeefa0e54c4269d488de15b342dc">  241</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_SPIXIPM                  ((uint32_t)0x00000260UL) </span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group__RPU__Register__Offsets.html#ga27265f4239201e692c712210d163545a">  242</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_SPIXIPMC                 ((uint32_t)0x00000270UL) </span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group__RPU__Register__Offsets.html#ga057a038e76a4e64b85b8ae1a1efea609">  243</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_DMA0                     ((uint32_t)0x00000280UL) </span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group__RPU__Register__Offsets.html#gaa6b3f26966806128b9526fd5afe8fefd">  244</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_FLC0                     ((uint32_t)0x00000290UL) </span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group__RPU__Register__Offsets.html#ga0bc3cc9ea9796806169c81de21f64850">  245</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_FLC1                     ((uint32_t)0x00000294UL) </span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group__RPU__Register__Offsets.html#gac36de9b35c4c19ac0261ea7dbedf87fe">  246</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_ICACHE0                  ((uint32_t)0x000002A0UL) </span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group__RPU__Register__Offsets.html#gab2811596dad4ed289cf61ba37758efd3">  247</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_ICACHE1                  ((uint32_t)0x000002A4UL) </span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group__RPU__Register__Offsets.html#ga5d8f7ae5b0005a179405fc2b3eb803c3">  248</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_ICACHEXIP                ((uint32_t)0x000002F0UL) </span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group__RPU__Register__Offsets.html#gaed262a7e25af135fc96803ebf4857d2a">  249</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_DCACHE                   ((uint32_t)0x00000330UL) </span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group__RPU__Register__Offsets.html#ga5ddb3702ca58e824b39080fd943ad0e8">  250</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_ADC                      ((uint32_t)0x00000340UL) </span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group__RPU__Register__Offsets.html#gaae53b6ab781ae22de703e2eefe48cf8a">  251</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_DMA1                     ((uint32_t)0x00000350UL) </span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group__RPU__Register__Offsets.html#ga8a5327625d0202b91e35df282035fb15">  252</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_SDMA                     ((uint32_t)0x00000360UL) </span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="group__RPU__Register__Offsets.html#gac35bab8d18cc60bf5a2c26e6ac570fc8">  253</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_SDHCCTRL                 ((uint32_t)0x00000370UL) </span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group__RPU__Register__Offsets.html#gae16a302687610cb6cfaf2f06b92f3945">  254</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_SPID                     ((uint32_t)0x000003A0UL) </span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group__RPU__Register__Offsets.html#gac45db9f28336917b0ad4ec34e10fedb8">  255</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_PT                       ((uint32_t)0x000003C0UL) </span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group__RPU__Register__Offsets.html#ga2f9642cfb30ad9b3022f70b6866a7b66">  256</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_OWM                      ((uint32_t)0x000003D0UL) </span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group__RPU__Register__Offsets.html#gacba86cb3b3d9b5e6fb6eaa0ea8c9f94d">  257</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_SEMA                     ((uint32_t)0x000003E0UL) </span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group__RPU__Register__Offsets.html#ga85374954f0649679ed9bb6c2285462a0">  258</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_UART0                    ((uint32_t)0x00000420UL) </span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="group__RPU__Register__Offsets.html#gab8f74f1ffbabee67c6e99a7ec0db1ec1">  259</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_UART1                    ((uint32_t)0x00000430UL) </span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group__RPU__Register__Offsets.html#gac516a6afad33b1224b22756bf1eb996c">  260</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_UART2                    ((uint32_t)0x00000440UL) </span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group__RPU__Register__Offsets.html#gae15f816006a79932498b5ecb7ca815be">  261</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_QSPI1                    ((uint32_t)0x00000460UL) </span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="group__RPU__Register__Offsets.html#gabeb20fbe45ae0c66dd64e810e63981ca">  262</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_QSPI2                    ((uint32_t)0x00000480UL) </span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group__RPU__Register__Offsets.html#ga62858ee59d0413033e261d2fa6ac3260">  263</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_AUDIO                    ((uint32_t)0x000004C0UL) </span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group__RPU__Register__Offsets.html#ga941d1c10cedf99ac6175ffe1fd13348c">  264</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_TRNG                     ((uint32_t)0x000004D0UL) </span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group__RPU__Register__Offsets.html#gaceec8d8b6f34220875c91ce9d95e4fdb">  265</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_BTLE                     ((uint32_t)0x00000500UL) </span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group__RPU__Register__Offsets.html#ga83f9fb182fac2146eeb38d7f4c2f48f1">  266</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_USBHS                    ((uint32_t)0x00000B10UL) </span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group__RPU__Register__Offsets.html#ga875e2159d2590cb82bb0aaf08a896894">  267</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_SDIO                     ((uint32_t)0x00000B60UL) </span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group__RPU__Register__Offsets.html#ga8fc796061e0da47243c5094a440b24af">  268</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_SPIXIPMFIFO              ((uint32_t)0x00000BC0UL) </span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group__RPU__Register__Offsets.html#gaf0edccb0dc771f958b394f1d43f1c724">  269</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_QSPI0                    ((uint32_t)0x00000BE0UL) </span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group__RPU__Register__Offsets.html#gaa89e41fc29f41d205182c2b5c1562fb4">  270</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_SRAM0                    ((uint32_t)0x00000F00UL) </span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="group__RPU__Register__Offsets.html#ga54c9ab2b94411a5503096e37d3f52bdb">  271</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_SRAM1                    ((uint32_t)0x00000F10UL) </span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="group__RPU__Register__Offsets.html#ga3b5b195ae20f2543636cdb103198c4f9">  272</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_SRAM2                    ((uint32_t)0x00000F20UL) </span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="group__RPU__Register__Offsets.html#ga60183c693f6bc997cdab1423eb47d886">  273</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_SRAM3                    ((uint32_t)0x00000F30UL) </span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group__RPU__Register__Offsets.html#gaca7bdc52b13253bfa8800e60903753fb">  274</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_SRAM4                    ((uint32_t)0x00000F40UL) </span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group__RPU__Register__Offsets.html#ga374830d66eddc8d17e811b9e022c1b80">  275</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_SRAM5                    ((uint32_t)0x00000F50UL) </span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group__RPU__Register__Offsets.html#ga17c7ebc31497a1b176b5a43aeec56120">  276</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_SRAM6                    ((uint32_t)0x00000F60UL) </span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="group__RPU__GCR.html#ga45613b9968005275b68889d50eec47a6">  285</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GCR_DMA0ACN_POS                      0 </span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group__RPU__GCR.html#ga5c4dc6ae97d8ef03c53dc07083360302">  286</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GCR_DMA0ACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_GCR_DMA0ACN_POS)) </span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="group__RPU__GCR.html#gac13072c2eaa7feb9f76642c1eae6340e">  288</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GCR_DMA1ACN_POS                      1 </span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="group__RPU__GCR.html#gae0523df446484289b65fd18999d681fd">  289</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GCR_DMA1ACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_GCR_DMA1ACN_POS)) </span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="group__RPU__GCR.html#ga0751e91f4e04aaa94edb33c9201cdb99">  291</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GCR_USBACN_POS                       2 </span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="group__RPU__GCR.html#ga83b50d319cd027209654e1d3125cb313">  292</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GCR_USBACN                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_GCR_USBACN_POS)) </span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="group__RPU__GCR.html#gad913b8d101b22a509f02bf3ce3cf32aa">  294</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GCR_SYS0ACN_POS                      3 </span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="group__RPU__GCR.html#gad49cf64928f9a49b460ae592da694fba">  295</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GCR_SYS0ACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_GCR_SYS0ACN_POS)) </span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="group__RPU__GCR.html#ga342014bc3993fc592232fbabb77c0db8">  297</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GCR_SYS1ACN_POS                      4 </span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="group__RPU__GCR.html#ga44b6cbf4a9f7464ea805a679c5e670f5">  298</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GCR_SYS1ACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_GCR_SYS1ACN_POS)) </span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="group__RPU__GCR.html#ga93ee2a8ea5ad72b06a4fbde4230ee316">  300</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GCR_SDMADACN_POS                     5 </span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="group__RPU__GCR.html#ga0b1cbd0f8f1cd9ba70f9a1d486fcac1e">  301</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GCR_SDMADACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_GCR_SDMADACN_POS)) </span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="group__RPU__GCR.html#gaf7de29d2dbda63e1459a752753640c42">  303</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GCR_SDMAIACN_POS                     6 </span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group__RPU__GCR.html#gabd54d84db559f5c287e9d0d04d2deeaf">  304</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GCR_SDMAIACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_GCR_SDMAIACN_POS)) </span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="group__RPU__GCR.html#ga9a08743827a8e4a30e9319926061db3b">  306</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GCR_CRYPTOACN_POS                    7 </span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="group__RPU__GCR.html#ga25e9b054309a709031e1354aba0d9abf">  307</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GCR_CRYPTOACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_GCR_CRYPTOACN_POS)) </span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="group__RPU__GCR.html#gacbcdb0df384ac66cc2b9bfeb5c2ae563">  309</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GCR_SDIOACN_POS                      8 </span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group__RPU__GCR.html#gad6c2401b5ceb55812d7e3975440d1e4c">  310</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GCR_SDIOACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_GCR_SDIOACN_POS)) </span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="group__RPU__SIR.html#ga1a26134ce8516285c50f1a63f6cb54ba">  320</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SIR_DMA0ACN_POS                      0 </span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="group__RPU__SIR.html#gaa391241f766ff2e106104d35559bb697">  321</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SIR_DMA0ACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SIR_DMA0ACN_POS)) </span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="group__RPU__SIR.html#ga24c4cd73a1cb3306d5c02a5fec15e47c">  323</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SIR_DMA1ACN_POS                      1 </span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="group__RPU__SIR.html#gab0727ac8b25d721dd18b628f7fb15747">  324</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SIR_DMA1ACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SIR_DMA1ACN_POS)) </span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="group__RPU__SIR.html#ga10d88182df7d61347bda9c90832e67a9">  326</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SIR_USBACN_POS                       2 </span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group__RPU__SIR.html#ga89a7d9ee44bea30b43caeb0d15667d0c">  327</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SIR_USBACN                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SIR_USBACN_POS)) </span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="group__RPU__SIR.html#ga6cd1de18dce6e20e7250de7159c92b00">  329</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SIR_SYS0ACN_POS                      3 </span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group__RPU__SIR.html#ga924211c21e8ed96ae45d1734acf1ad1d">  330</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SIR_SYS0ACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SIR_SYS0ACN_POS)) </span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="group__RPU__SIR.html#ga82d963ded274a442328d60f2a7230355">  332</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SIR_SYS1ACN_POS                      4 </span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group__RPU__SIR.html#ga4b7b342d16434d70104ae409af482d12">  333</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SIR_SYS1ACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SIR_SYS1ACN_POS)) </span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="group__RPU__SIR.html#gaaa96ece4586e613e760b17b5fc78363f">  335</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SIR_SDMADACN_POS                     5 </span></div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="group__RPU__SIR.html#ga75e9029c865ba068cfa31c2123c915ce">  336</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SIR_SDMADACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SIR_SDMADACN_POS)) </span></div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="group__RPU__SIR.html#ga2357411312acef8509936a19f7b6704b">  338</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SIR_SDMAIACN_POS                     6 </span></div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="group__RPU__SIR.html#ga3f418aa7c2a16ee4c4cdc363624cddc7">  339</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SIR_SDMAIACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SIR_SDMAIACN_POS)) </span></div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="group__RPU__SIR.html#gaec06c636c711b6eb474053afb48d6973">  341</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SIR_CRYPTOACN_POS                    7 </span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="group__RPU__SIR.html#ga72700c39efb95e77aa1e018f1dc64177">  342</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SIR_CRYPTOACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SIR_CRYPTOACN_POS)) </span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="group__RPU__SIR.html#ga9ae9eed9410eb0ef5fdc4e3ad3925909">  344</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SIR_SDIOACN_POS                      8 </span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="group__RPU__SIR.html#gab1c029b0c2e7e959572286845f478866">  345</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SIR_SDIOACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SIR_SDIOACN_POS)) </span></div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="group__RPU__FCR.html#ga0378376fb047fbffdb7b4b0677523c26">  355</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FCR_DMA0ACN_POS                      0 </span></div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="group__RPU__FCR.html#ga03546edf8870ea408f3954d4f012b98a">  356</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FCR_DMA0ACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_FCR_DMA0ACN_POS)) </span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="group__RPU__FCR.html#gaef3b176c7a3499ae10956f5168ef7d3b">  358</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FCR_DMA1ACN_POS                      1 </span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="group__RPU__FCR.html#gad5cfc62e8dd5829cb71804884240d6ae">  359</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FCR_DMA1ACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_FCR_DMA1ACN_POS)) </span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="group__RPU__FCR.html#gaaaadf8b1b7b9decfd76144285b3fe57b">  361</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FCR_USBACN_POS                       2 </span></div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="group__RPU__FCR.html#gaa0867a48c71c8033ad37c88d7b3a3ed0">  362</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FCR_USBACN                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_FCR_USBACN_POS)) </span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="group__RPU__FCR.html#ga82255987f96912c64ee0650368826fe1">  364</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FCR_SYS0ACN_POS                      3 </span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="group__RPU__FCR.html#ga58ae66fd6c42f28e22bfad1be1e6626d">  365</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FCR_SYS0ACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_FCR_SYS0ACN_POS)) </span></div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="group__RPU__FCR.html#ga72463ffdaef1db595a1c68b9dd9ca866">  367</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FCR_SYS1ACN_POS                      4 </span></div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="group__RPU__FCR.html#ga5de525c2839090dd2022ee57d6ef063f">  368</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FCR_SYS1ACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_FCR_SYS1ACN_POS)) </span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="group__RPU__FCR.html#ga1233a376be569acae6f86ca4107e6c95">  370</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FCR_SDMADACN_POS                     5 </span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="group__RPU__FCR.html#ga7fea1008142cb6367adcb80d61828a56">  371</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FCR_SDMADACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_FCR_SDMADACN_POS)) </span></div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="group__RPU__FCR.html#gaf41149cef409e805812a669a88912401">  373</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FCR_SDMAIACN_POS                     6 </span></div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="group__RPU__FCR.html#ga32c81fef44b999d06b9701d62513a987">  374</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FCR_SDMAIACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_FCR_SDMAIACN_POS)) </span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="group__RPU__FCR.html#gac87681fb0592d6b155a0145cf6a2dd60">  376</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FCR_CRYPTOACN_POS                    7 </span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="group__RPU__FCR.html#ga0f5317628021d59270b18de259779c2a">  377</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FCR_CRYPTOACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_FCR_CRYPTOACN_POS)) </span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="group__RPU__FCR.html#ga11ed4b139cd59f76c1280e762d4cd5c0">  379</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FCR_SDIOACN_POS                      8 </span></div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="group__RPU__FCR.html#ga22780296669cd1fb5538de57d239797f">  380</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FCR_SDIOACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_FCR_SDIOACN_POS)) </span></div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="group__RPU__CRYPTO.html#gaf1cb168f7684842a23ec23e6bcde8d8f">  390</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_CRYPTO_DMA0ACN_POS                   0 </span></div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="group__RPU__CRYPTO.html#ga2a15d1db227a176e99b1b06facf9954f">  391</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_CRYPTO_DMA0ACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_CRYPTO_DMA0ACN_POS)) </span></div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="group__RPU__CRYPTO.html#gae116fd272064072cf84194fc1d1cdba8">  393</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_CRYPTO_DMA1ACN_POS                   1 </span></div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="group__RPU__CRYPTO.html#gacc62cd8cd0a28671ad6d91a4386d03ad">  394</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_CRYPTO_DMA1ACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_CRYPTO_DMA1ACN_POS)) </span></div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="group__RPU__CRYPTO.html#gadaa166446721e88609766178ec9cbc07">  396</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_CRYPTO_USBACN_POS                    2 </span></div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="group__RPU__CRYPTO.html#gacc3c86bf26850081c3cf90ac1bd7d0ed">  397</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_CRYPTO_USBACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_CRYPTO_USBACN_POS)) </span></div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="group__RPU__CRYPTO.html#gab1b95527f58b81bca669268eba3da0e8">  399</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_CRYPTO_SYS0ACN_POS                   3 </span></div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="group__RPU__CRYPTO.html#ga954cea278dc3435df1c9cb9331d39858">  400</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_CRYPTO_SYS0ACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_CRYPTO_SYS0ACN_POS)) </span></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="group__RPU__CRYPTO.html#gaada98eb300dd9425eb07f68fc91900cf">  402</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_CRYPTO_SYS1ACN_POS                   4 </span></div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="group__RPU__CRYPTO.html#ga19bad648e1c6cdafdd004960803b2ac9">  403</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_CRYPTO_SYS1ACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_CRYPTO_SYS1ACN_POS)) </span></div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="group__RPU__CRYPTO.html#ga84a0b531b1a82d539e6382d5d1da2f09">  405</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_CRYPTO_SDMADACN_POS                  5 </span></div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="group__RPU__CRYPTO.html#ga136cd9084235d106b89bdf6d3ec16058">  406</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_CRYPTO_SDMADACN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_CRYPTO_SDMADACN_POS)) </span></div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="group__RPU__CRYPTO.html#gaa2d82149903a23a3c839cb6aab67f4d3">  408</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_CRYPTO_SDMAIACN_POS                  6 </span></div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="group__RPU__CRYPTO.html#ga4c7a56f309c66a6a48af9fc06fae3610">  409</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_CRYPTO_SDMAIACN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_CRYPTO_SDMAIACN_POS)) </span></div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="group__RPU__CRYPTO.html#gae7b2a38d5d3e4f9cf987a9171f375817">  411</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_CRYPTO_CRYPTOACN_POS                 7 </span></div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="group__RPU__CRYPTO.html#ga398d3262980a42e3c8c9a0fe76f25cdf">  412</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_CRYPTO_CRYPTOACN                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_CRYPTO_CRYPTOACN_POS)) </span></div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="group__RPU__CRYPTO.html#ga6525daa158fe9c27149db057d25836ec">  414</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_CRYPTO_SDIOACN_POS                   8 </span></div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="group__RPU__CRYPTO.html#ga1997b64ab3906df7b937f7e8e60110ce">  415</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_CRYPTO_SDIOACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_CRYPTO_SDIOACN_POS)) </span></div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="group__RPU__WDT0.html#ga0161a348216d0a55018771e4790ca9e1">  425</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT0_DMA0ACN_POS                     0 </span></div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="group__RPU__WDT0.html#ga36ed881c254b006455e6cad04e2377ca">  426</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT0_DMA0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_WDT0_DMA0ACN_POS)) </span></div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="group__RPU__WDT0.html#gad0455723cf72c7b7a7769b1ecc6a38a0">  428</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT0_DMA1ACN_POS                     1 </span></div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="group__RPU__WDT0.html#gad4031c067f4a2922ecddab9700c25c1c">  429</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT0_DMA1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_WDT0_DMA1ACN_POS)) </span></div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="group__RPU__WDT0.html#ga5b39b74f0df22ccbbf8c60408fde720b">  431</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT0_USBACN_POS                      2 </span></div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="group__RPU__WDT0.html#gaffcea000411ce1f752fd26f6c108e858">  432</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT0_USBACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_WDT0_USBACN_POS)) </span></div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="group__RPU__WDT0.html#ga0d4d89b7539218dfa2fbe6700e92c01d">  434</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT0_SYS0ACN_POS                     3 </span></div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="group__RPU__WDT0.html#ga96717cf7f7e1c40f7fc142e8f93b5d93">  435</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT0_SYS0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_WDT0_SYS0ACN_POS)) </span></div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="group__RPU__WDT0.html#ga270c9af57a0c7628c0c4933c245ca5e8">  437</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT0_SYS1ACN_POS                     4 </span></div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="group__RPU__WDT0.html#ga81d49fb120cf28bd29f28bf969e9cbab">  438</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT0_SYS1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_WDT0_SYS1ACN_POS)) </span></div><div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="group__RPU__WDT0.html#ga94d42ff69c6ad54c2c7fb58374c55226">  440</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT0_SDMADACN_POS                    5 </span></div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="group__RPU__WDT0.html#ga741a32e03fe4f22eb02a1c80247d395b">  441</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT0_SDMADACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_WDT0_SDMADACN_POS)) </span></div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="group__RPU__WDT0.html#ga9be7a7022a5942a451fff212bd4a2089">  443</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT0_SDMAIACN_POS                    6 </span></div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="group__RPU__WDT0.html#ga2a69d9d169483d31aa5dd92dc0180b90">  444</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT0_SDMAIACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_WDT0_SDMAIACN_POS)) </span></div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="group__RPU__WDT0.html#ga7a73e40218782ab15dadfd1bdd81ca2a">  446</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT0_CRYPTOACN_POS                   7 </span></div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="group__RPU__WDT0.html#ga1c4491e929dacd01469759e287ea66cc">  447</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT0_CRYPTOACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_WDT0_CRYPTOACN_POS)) </span></div><div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="group__RPU__WDT0.html#ga14344f0c45f1c80a92d6114198e08929">  449</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT0_SDIOACN_POS                     8 </span></div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="group__RPU__WDT0.html#ga0b64dd8f913a9c66f420964d69be91f2">  450</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT0_SDIOACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_WDT0_SDIOACN_POS)) </span></div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="group__RPU__WDT1.html#ga4af0bfb0e7f41bbdcb85531de661ba3e">  460</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT1_DMA0ACN_POS                     0 </span></div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="group__RPU__WDT1.html#gad18d9cd8edca8f1f780dc668f75c5633">  461</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT1_DMA0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_WDT1_DMA0ACN_POS)) </span></div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="group__RPU__WDT1.html#ga2def22a877a576b40da4d22da5bb4691">  463</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT1_DMA1ACN_POS                     1 </span></div><div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="group__RPU__WDT1.html#ga905fad7f884fa0a3e01ef72f03de44fe">  464</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT1_DMA1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_WDT1_DMA1ACN_POS)) </span></div><div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="group__RPU__WDT1.html#gaf8708a7bac0ac6b0768291f1db43c196">  466</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT1_USBACN_POS                      2 </span></div><div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="group__RPU__WDT1.html#gae9c8d11b67b45af8b95647a683be2cee">  467</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT1_USBACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_WDT1_USBACN_POS)) </span></div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="group__RPU__WDT1.html#ga713c8b04297d17366eecfd3693ac0b0f">  469</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT1_SYS0ACN_POS                     3 </span></div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="group__RPU__WDT1.html#ga9c571b62864a9b6088d8052934fedd52">  470</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT1_SYS0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_WDT1_SYS0ACN_POS)) </span></div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="group__RPU__WDT1.html#ga00a2b29e2b21e111b0f590ed39318e9b">  472</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT1_SYS1ACN_POS                     4 </span></div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="group__RPU__WDT1.html#gada399d456b3d95dfa2601c4942383f0a">  473</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT1_SYS1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_WDT1_SYS1ACN_POS)) </span></div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="group__RPU__WDT1.html#gaa132713969a8ea4a8f5ef24659254801">  475</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT1_SDMADACN_POS                    5 </span></div><div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="group__RPU__WDT1.html#ga8bd0720e419755087db2e9db09d875de">  476</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT1_SDMADACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_WDT1_SDMADACN_POS)) </span></div><div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="group__RPU__WDT1.html#ga37fff4a98c2952326545c4a7f0fe52ae">  478</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT1_SDMAIACN_POS                    6 </span></div><div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="group__RPU__WDT1.html#gafa8b0866be214105df635b3743a3e4d9">  479</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT1_SDMAIACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_WDT1_SDMAIACN_POS)) </span></div><div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="group__RPU__WDT1.html#ga821a0b60a2a4b36d5155237c45db3e52">  481</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT1_CRYPTOACN_POS                   7 </span></div><div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="group__RPU__WDT1.html#gadac7967813cba726b0819534acc4a491">  482</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT1_CRYPTOACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_WDT1_CRYPTOACN_POS)) </span></div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="group__RPU__WDT1.html#ga1e3debd7362cd25ce08b5fdefe48fd19">  484</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT1_SDIOACN_POS                     8 </span></div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="group__RPU__WDT1.html#ga897cdb1d2db02fdf1ee5b1e8f6d0dc4b">  485</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT1_SDIOACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_WDT1_SDIOACN_POS)) </span></div><div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="group__RPU__WDT2.html#ga5e7eb20629c3d0e09781ab9af183fd9d">  495</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT2_DMA0ACN_POS                     0 </span></div><div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="group__RPU__WDT2.html#gafc8c0520cc613b15a7122735377324b1">  496</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT2_DMA0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_WDT2_DMA0ACN_POS)) </span></div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="group__RPU__WDT2.html#gaab20167da063426114ff45630da2623e">  498</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT2_DMA1ACN_POS                     1 </span></div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="group__RPU__WDT2.html#gac0b1b4af4e9d2a40704156a7d2f46257">  499</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT2_DMA1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_WDT2_DMA1ACN_POS)) </span></div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="group__RPU__WDT2.html#ga5128f3571d65aae2954b3ef7340a3474">  501</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT2_USBACN_POS                      2 </span></div><div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="group__RPU__WDT2.html#gae084df8a411a255b748facc758221e44">  502</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT2_USBACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_WDT2_USBACN_POS)) </span></div><div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="group__RPU__WDT2.html#gaf139c3f0f1a83bea067551de208ee685">  504</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT2_SYS0ACN_POS                     3 </span></div><div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="group__RPU__WDT2.html#ga793f6e1668be932e0ff1fe6746dbca2b">  505</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT2_SYS0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_WDT2_SYS0ACN_POS)) </span></div><div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="group__RPU__WDT2.html#gaff41aee468a958271e0dd5b7479a68bb">  507</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT2_SYS1ACN_POS                     4 </span></div><div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="group__RPU__WDT2.html#ga61a25701d3739355c5614520c69af3f9">  508</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT2_SYS1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_WDT2_SYS1ACN_POS)) </span></div><div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="group__RPU__WDT2.html#gae96c8715134659f10db74afd82de30c2">  510</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT2_SDMADACN_POS                    5 </span></div><div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="group__RPU__WDT2.html#ga0478dc5626b063692071833ae24b81bf">  511</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT2_SDMADACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_WDT2_SDMADACN_POS)) </span></div><div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="group__RPU__WDT2.html#gadc17f9b58217601b8a1e4c19dc1cc7a3">  513</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT2_SDMAIACN_POS                    6 </span></div><div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="group__RPU__WDT2.html#gaeaeb76bef702892f4f775e39b03f0375">  514</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT2_SDMAIACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_WDT2_SDMAIACN_POS)) </span></div><div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="group__RPU__WDT2.html#ga56ff40630b153c05c9faf5f5f9974746">  516</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT2_CRYPTOACN_POS                   7 </span></div><div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="group__RPU__WDT2.html#ga9eadf7cbb808589a0ecb62668f577144">  517</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT2_CRYPTOACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_WDT2_CRYPTOACN_POS)) </span></div><div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="group__RPU__WDT2.html#ga6c792c57af53c40f3a9ec5da97b3d468">  519</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT2_SDIOACN_POS                     8 </span></div><div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="group__RPU__WDT2.html#ga3dd5e2c9378ff9dcfc81a90d9e0abeee">  520</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT2_SDIOACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_WDT2_SDIOACN_POS)) </span></div><div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="group__RPU__SMON.html#ga0480f88c3b83b57c587b4be268fe1690">  530</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SMON_DMA0ACN_POS                     0 </span></div><div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="group__RPU__SMON.html#ga97042edfd15e53f9f40c6ea4bc347ec7">  531</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SMON_DMA0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SMON_DMA0ACN_POS)) </span></div><div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="group__RPU__SMON.html#ga2b395fe594884c618ca07c62c113ef42">  533</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SMON_DMA1ACN_POS                     1 </span></div><div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="group__RPU__SMON.html#gad6431dc53d326f94bdf53659b03f9aeb">  534</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SMON_DMA1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SMON_DMA1ACN_POS)) </span></div><div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="group__RPU__SMON.html#ga73623a1b40b872b0ced6826009b1e4c9">  536</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SMON_USBACN_POS                      2 </span></div><div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="group__RPU__SMON.html#ga014ba0eaf1ccc440ba943830231eca16">  537</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SMON_USBACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SMON_USBACN_POS)) </span></div><div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="group__RPU__SMON.html#gaf6f2207c85f2e54ca0f4e1842b27ed6e">  539</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SMON_SYS0ACN_POS                     3 </span></div><div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="group__RPU__SMON.html#ga41f5e09a2ece0d7a2f6765e87edf53cc">  540</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SMON_SYS0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SMON_SYS0ACN_POS)) </span></div><div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="group__RPU__SMON.html#ga232fa8c0ae664988e21305fb3fa7195b">  542</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SMON_SYS1ACN_POS                     4 </span></div><div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="group__RPU__SMON.html#ga4aadb282f8bbae164344cfe9adbfb10e">  543</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SMON_SYS1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SMON_SYS1ACN_POS)) </span></div><div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="group__RPU__SMON.html#ga0a80da072d8a063afd339394ad25a001">  545</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SMON_SDMADACN_POS                    5 </span></div><div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="group__RPU__SMON.html#gab45774e3073076f3df60ef136f2e9734">  546</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SMON_SDMADACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SMON_SDMADACN_POS)) </span></div><div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="group__RPU__SMON.html#ga2d5f52ece6a322872d53d3a283e9664d">  548</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SMON_SDMAIACN_POS                    6 </span></div><div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="group__RPU__SMON.html#ga8db3efb4c494ff1bcfe23feafc3689d9">  549</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SMON_SDMAIACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SMON_SDMAIACN_POS)) </span></div><div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="group__RPU__SMON.html#gaa09514fdbfa08bb0ab627342cfe999ef">  551</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SMON_CRYPTOACN_POS                   7 </span></div><div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="group__RPU__SMON.html#ga710a44268963b227f03ab31b77b47ce3">  552</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SMON_CRYPTOACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SMON_CRYPTOACN_POS)) </span></div><div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="group__RPU__SMON.html#gafca18ea5ec9e35bbcc8f8283c2996c11">  554</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SMON_SDIOACN_POS                     8 </span></div><div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="group__RPU__SMON.html#ga09642da15b10ad10d5aee364bef5d03d">  555</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SMON_SDIOACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SMON_SDIOACN_POS)) </span></div><div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="group__RPU__SIMO.html#ga640baa8fbf88180e6a4af79d1d1faec6">  565</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SIMO_DMA0ACN_POS                     0 </span></div><div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="group__RPU__SIMO.html#gaafe49e6b904846d7dc5c50592b84b515">  566</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SIMO_DMA0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SIMO_DMA0ACN_POS)) </span></div><div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="group__RPU__SIMO.html#ga47677f66bc729446182f13c981326997">  568</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SIMO_DMA1ACN_POS                     1 </span></div><div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="group__RPU__SIMO.html#ga4eea8dda1d9dd72e09d78a775e334568">  569</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SIMO_DMA1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SIMO_DMA1ACN_POS)) </span></div><div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="group__RPU__SIMO.html#ga0e3085bf3063cb2a78ca87322038de56">  571</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SIMO_USBACN_POS                      2 </span></div><div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="group__RPU__SIMO.html#gaa6d149ad87332e9c634ced3b7597bb34">  572</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SIMO_USBACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SIMO_USBACN_POS)) </span></div><div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="group__RPU__SIMO.html#gafc6b0283087f4c444932bd189901ced6">  574</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SIMO_SYS0ACN_POS                     3 </span></div><div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="group__RPU__SIMO.html#gad993f20f42328a538efe03312a9888a2">  575</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SIMO_SYS0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SIMO_SYS0ACN_POS)) </span></div><div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="group__RPU__SIMO.html#ga42bfec098a95915724be3e570288d1e2">  577</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SIMO_SYS1ACN_POS                     4 </span></div><div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="group__RPU__SIMO.html#ga5e10a07c71672478197bb67a40d93dd9">  578</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SIMO_SYS1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SIMO_SYS1ACN_POS)) </span></div><div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="group__RPU__SIMO.html#ga685264395715903d0bea73510b62d061">  580</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SIMO_SDMADACN_POS                    5 </span></div><div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="group__RPU__SIMO.html#ga31843cee7a85dc5b2b1b0bed98e98d82">  581</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SIMO_SDMADACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SIMO_SDMADACN_POS)) </span></div><div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="group__RPU__SIMO.html#ga586df4736de6f5307ed724f4b24853ef">  583</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SIMO_SDMAIACN_POS                    6 </span></div><div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="group__RPU__SIMO.html#gac49a2222255c0641fc0266f58c345390">  584</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SIMO_SDMAIACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SIMO_SDMAIACN_POS)) </span></div><div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="group__RPU__SIMO.html#ga3ac677d16ce8f935e890fc429b3fcbc4">  586</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SIMO_CRYPTOACN_POS                   7 </span></div><div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="group__RPU__SIMO.html#ga8e212c95246a66378e12f4c72dfd830c">  587</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SIMO_CRYPTOACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SIMO_CRYPTOACN_POS)) </span></div><div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="group__RPU__SIMO.html#ga57cd0793831fc0648967bb32a212fed0">  589</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SIMO_SDIOACN_POS                     8 </span></div><div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="group__RPU__SIMO.html#ga45010ee3348702d76c9f3f424f63a446">  590</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SIMO_SDIOACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SIMO_SDIOACN_POS)) </span></div><div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="group__RPU__DVS.html#gae6cae085e64781acc98e9b9d734e7e16">  600</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DVS_DMA0ACN_POS                      0 </span></div><div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="group__RPU__DVS.html#ga31052610386eb955dfe1fcac834c9950">  601</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DVS_DMA0ACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_DVS_DMA0ACN_POS)) </span></div><div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="group__RPU__DVS.html#gadbac4dbd6ab31164ef5a0afdcd1d9d69">  603</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DVS_DMA1ACN_POS                      1 </span></div><div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="group__RPU__DVS.html#ga0b4f7e10f28873d98999ad847ab85249">  604</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DVS_DMA1ACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_DVS_DMA1ACN_POS)) </span></div><div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="group__RPU__DVS.html#ga2eb324ac04574cff4de9fbe851172b3a">  606</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DVS_USBACN_POS                       2 </span></div><div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="group__RPU__DVS.html#ga7d94f9108fcbe9efe1db43c27bc6ac8d">  607</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DVS_USBACN                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_DVS_USBACN_POS)) </span></div><div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="group__RPU__DVS.html#ga41e1645ecd19b400d0297bb6090007a3">  609</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DVS_SYS0ACN_POS                      3 </span></div><div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="group__RPU__DVS.html#ga3c4d4e1ff456447a54caad64aeb1598d">  610</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DVS_SYS0ACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_DVS_SYS0ACN_POS)) </span></div><div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="group__RPU__DVS.html#ga63b882b7652c8f687d9b84252199bac7">  612</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DVS_SYS1ACN_POS                      4 </span></div><div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="group__RPU__DVS.html#ga290bd9599ab8748cd21e402bcb41a693">  613</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DVS_SYS1ACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_DVS_SYS1ACN_POS)) </span></div><div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="group__RPU__DVS.html#gad63a9cb11d84ef4b7fc4d968e2da8ce3">  615</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DVS_SDMADACN_POS                     5 </span></div><div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="group__RPU__DVS.html#ga00d620785a9498472ada1e5364d8dfe0">  616</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DVS_SDMADACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_DVS_SDMADACN_POS)) </span></div><div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="group__RPU__DVS.html#ga85db01639bb2aff7f97c1e48cd256056">  618</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DVS_SDMAIACN_POS                     6 </span></div><div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="group__RPU__DVS.html#ga4410eee63366c45ad9229408fb0d6a56">  619</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DVS_SDMAIACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_DVS_SDMAIACN_POS)) </span></div><div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="group__RPU__DVS.html#gacd1f7ca3857b76f8ee72e5fed712ef5c">  621</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DVS_CRYPTOACN_POS                    7 </span></div><div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="group__RPU__DVS.html#ga6aedf82ecdb4507f8ba01ff2546f7eb9">  622</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DVS_CRYPTOACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_DVS_CRYPTOACN_POS)) </span></div><div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="group__RPU__DVS.html#ga4f3e212f046e0488ac3e58d6ca796c10">  624</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DVS_SDIOACN_POS                      8 </span></div><div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="group__RPU__DVS.html#ga5c6df9a2b032d2f925e941f7abb630df">  625</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DVS_SDIOACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_DVS_SDIOACN_POS)) </span></div><div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="group__RPU__BBSIR.html#ga306856ae3f1a9f873cb972f28749f89d">  635</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BBSIR_DMA0ACN_POS                    0 </span></div><div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="group__RPU__BBSIR.html#ga9ba7ffe70b0703582bc7781ce06cc4ee">  636</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BBSIR_DMA0ACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_BBSIR_DMA0ACN_POS)) </span></div><div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="group__RPU__BBSIR.html#ga70b7c9762d81ac34f32aff047a4bb079">  638</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BBSIR_DMA1ACN_POS                    1 </span></div><div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="group__RPU__BBSIR.html#gafd6bb1a7703e3adf2085a92d9802255d">  639</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BBSIR_DMA1ACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_BBSIR_DMA1ACN_POS)) </span></div><div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="group__RPU__BBSIR.html#gadd51ce1f7f636e13e6e35326b314bc78">  641</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BBSIR_USBACN_POS                     2 </span></div><div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="group__RPU__BBSIR.html#gab6ad6ae34bc880690b3f6461c1d3992c">  642</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BBSIR_USBACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_BBSIR_USBACN_POS)) </span></div><div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="group__RPU__BBSIR.html#ga410e5df68d6c32c6dc47cde45feb2642">  644</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BBSIR_SYS0ACN_POS                    3 </span></div><div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="group__RPU__BBSIR.html#gad5d4123250ffc3f35984f2afc3b24e59">  645</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BBSIR_SYS0ACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_BBSIR_SYS0ACN_POS)) </span></div><div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="group__RPU__BBSIR.html#ga3ae38422c64ab5be712c0ab328b0bac0">  647</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BBSIR_SYS1ACN_POS                    4 </span></div><div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="group__RPU__BBSIR.html#ga27694e5ce9de58b245e43947888131e5">  648</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BBSIR_SYS1ACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_BBSIR_SYS1ACN_POS)) </span></div><div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="group__RPU__BBSIR.html#ga8625761ecc5d4ae1407c366838e8e97a">  650</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BBSIR_SDMADACN_POS                   5 </span></div><div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="group__RPU__BBSIR.html#ga0ae0f4110388ecef06a642d421a19d0f">  651</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BBSIR_SDMADACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_BBSIR_SDMADACN_POS)) </span></div><div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="group__RPU__BBSIR.html#gac962d318c7c39a5a8934f6948043f630">  653</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BBSIR_SDMAIACN_POS                   6 </span></div><div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="group__RPU__BBSIR.html#gac23271538d6125c8d41961c3dcbaa931">  654</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BBSIR_SDMAIACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_BBSIR_SDMAIACN_POS)) </span></div><div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="group__RPU__BBSIR.html#ga06e83d99b72c69a6a9c47453de9cbbe1">  656</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BBSIR_CRYPTOACN_POS                  7 </span></div><div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="group__RPU__BBSIR.html#ga90b9a073eaf6b1fdcd27b7f2390be0fa">  657</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BBSIR_CRYPTOACN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_BBSIR_CRYPTOACN_POS)) </span></div><div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="group__RPU__BBSIR.html#ga8a308b593e34a3b837b16fcaff947105">  659</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BBSIR_SDIOACN_POS                    8 </span></div><div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="group__RPU__BBSIR.html#gaffdb6734194f08edca761b6244cd394b">  660</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BBSIR_SDIOACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_BBSIR_SDIOACN_POS)) </span></div><div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="group__RPU__RTC.html#gab1889912a28796ae5751828f6bebc1af">  670</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_RTC_DMA0ACN_POS                      0 </span></div><div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="group__RPU__RTC.html#ga874d9ea41b197289f2cdf09fe09dd41a">  671</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_RTC_DMA0ACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_RTC_DMA0ACN_POS)) </span></div><div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="group__RPU__RTC.html#ga7efd0476f78ce206132d2b8dbe73e7b1">  673</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_RTC_DMA1ACN_POS                      1 </span></div><div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="group__RPU__RTC.html#ga8a9dd12769dd9227c0785d2f1ecddbf8">  674</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_RTC_DMA1ACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_RTC_DMA1ACN_POS)) </span></div><div class="line"><a name="l00676"></a><span class="lineno"><a class="line" href="group__RPU__RTC.html#ga9bf538ecdcd70445c420fb899809fe70">  676</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_RTC_USBACN_POS                       2 </span></div><div class="line"><a name="l00677"></a><span class="lineno"><a class="line" href="group__RPU__RTC.html#ga6f816b6073f51900931a950684fecfdf">  677</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_RTC_USBACN                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_RTC_USBACN_POS)) </span></div><div class="line"><a name="l00679"></a><span class="lineno"><a class="line" href="group__RPU__RTC.html#gac71050ef92202cd68749064a12fdbbf8">  679</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_RTC_SYS0ACN_POS                      3 </span></div><div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="group__RPU__RTC.html#ga844a5290bff499358ef3de11b46b2745">  680</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_RTC_SYS0ACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_RTC_SYS0ACN_POS)) </span></div><div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="group__RPU__RTC.html#gaa93d642e4ceab65bab912a747bee0d41">  682</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_RTC_SYS1ACN_POS                      4 </span></div><div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="group__RPU__RTC.html#gaa72ae31e82723ce6d52f6e2ebe0d3fe5">  683</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_RTC_SYS1ACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_RTC_SYS1ACN_POS)) </span></div><div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="group__RPU__RTC.html#ga553ecb27dbbe6f08b22d70c7e319ca2c">  685</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_RTC_SDMADACN_POS                     5 </span></div><div class="line"><a name="l00686"></a><span class="lineno"><a class="line" href="group__RPU__RTC.html#gae6bd256f9848cfb97f1926418d0dcf70">  686</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_RTC_SDMADACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_RTC_SDMADACN_POS)) </span></div><div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="group__RPU__RTC.html#ga65c8bb0dda0ad6ef19e1b534f7fa621c">  688</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_RTC_SDMAIACN_POS                     6 </span></div><div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="group__RPU__RTC.html#ga6398416cb3807485439911c917724ce7">  689</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_RTC_SDMAIACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_RTC_SDMAIACN_POS)) </span></div><div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="group__RPU__RTC.html#ga733ed8a37c8aebcb25253337a6fe2097">  691</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_RTC_CRYPTOACN_POS                    7 </span></div><div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="group__RPU__RTC.html#gac13aba84e71f18bdc5cc46481a357ef3">  692</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_RTC_CRYPTOACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_RTC_CRYPTOACN_POS)) </span></div><div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="group__RPU__RTC.html#ga6281ca27ca8ed7ca3af275d13ff0abcf">  694</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_RTC_SDIOACN_POS                      8 </span></div><div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="group__RPU__RTC.html#ga4a955cc40006f11c70f843632024a309">  695</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_RTC_SDIOACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_RTC_SDIOACN_POS)) </span></div><div class="line"><a name="l00705"></a><span class="lineno"><a class="line" href="group__RPU__WUT.html#gaf96c2c444706cbc834284abd3439f691">  705</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WUT_DMA0ACN_POS                      0 </span></div><div class="line"><a name="l00706"></a><span class="lineno"><a class="line" href="group__RPU__WUT.html#ga592e011ffa599a62108579cf2954a51f">  706</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WUT_DMA0ACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_WUT_DMA0ACN_POS)) </span></div><div class="line"><a name="l00708"></a><span class="lineno"><a class="line" href="group__RPU__WUT.html#ga46f292ecb6b674bb6433a3d8f22b96ca">  708</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WUT_DMA1ACN_POS                      1 </span></div><div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="group__RPU__WUT.html#ga360babfc90435e773f8e42e048dbc6e9">  709</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WUT_DMA1ACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_WUT_DMA1ACN_POS)) </span></div><div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="group__RPU__WUT.html#ga19a5be52be14e314f3884de82d40b7c9">  711</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WUT_USBACN_POS                       2 </span></div><div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="group__RPU__WUT.html#ga56c0ff07452fd0d3db3e0dda55aa64ca">  712</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WUT_USBACN                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_WUT_USBACN_POS)) </span></div><div class="line"><a name="l00714"></a><span class="lineno"><a class="line" href="group__RPU__WUT.html#gaaa6fa71d3de1c34c51217d6a62aeddee">  714</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WUT_SYS0ACN_POS                      3 </span></div><div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="group__RPU__WUT.html#ga612e99b56b58c496578276e843d5cc8e">  715</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WUT_SYS0ACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_WUT_SYS0ACN_POS)) </span></div><div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="group__RPU__WUT.html#gaef333d3fbe29ab4ba51855587b46c261">  717</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WUT_SYS1ACN_POS                      4 </span></div><div class="line"><a name="l00718"></a><span class="lineno"><a class="line" href="group__RPU__WUT.html#ga51c3ce88248582b0b6cec5a8ed095720">  718</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WUT_SYS1ACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_WUT_SYS1ACN_POS)) </span></div><div class="line"><a name="l00720"></a><span class="lineno"><a class="line" href="group__RPU__WUT.html#gae6e873bf156f3791439888f02f15f985">  720</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WUT_SDMADACN_POS                     5 </span></div><div class="line"><a name="l00721"></a><span class="lineno"><a class="line" href="group__RPU__WUT.html#ga9e90c20f4612796371094f0c39be0330">  721</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WUT_SDMADACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_WUT_SDMADACN_POS)) </span></div><div class="line"><a name="l00723"></a><span class="lineno"><a class="line" href="group__RPU__WUT.html#gafb8764c52fabe8378a1991b4b2f63ac0">  723</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WUT_SDMAIACN_POS                     6 </span></div><div class="line"><a name="l00724"></a><span class="lineno"><a class="line" href="group__RPU__WUT.html#ga66eb595770a8e96fa0f4402156b32896">  724</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WUT_SDMAIACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_WUT_SDMAIACN_POS)) </span></div><div class="line"><a name="l00726"></a><span class="lineno"><a class="line" href="group__RPU__WUT.html#ga8bbfa55d92dc03b6885877bc32ad6dfc">  726</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WUT_CRYPTOACN_POS                    7 </span></div><div class="line"><a name="l00727"></a><span class="lineno"><a class="line" href="group__RPU__WUT.html#gab01b31e652a552e1d9efbaaa2834d008">  727</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WUT_CRYPTOACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_WUT_CRYPTOACN_POS)) </span></div><div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="group__RPU__WUT.html#ga45bf3ac9d768976caff451d52ffc79d4">  729</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WUT_SDIOACN_POS                      8 </span></div><div class="line"><a name="l00730"></a><span class="lineno"><a class="line" href="group__RPU__WUT.html#ga024cda5796bdff5e94fceb28937ca89f">  730</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WUT_SDIOACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_WUT_SDIOACN_POS)) </span></div><div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="group__RPU__PWRSEQ.html#ga4569c447b8e038b577893a414058a713">  740</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_PWRSEQ_DMA0ACN_POS                   0 </span></div><div class="line"><a name="l00741"></a><span class="lineno"><a class="line" href="group__RPU__PWRSEQ.html#gae4020d6ea794759df54bd0f95f13e65a">  741</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_PWRSEQ_DMA0ACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_PWRSEQ_DMA0ACN_POS)) </span></div><div class="line"><a name="l00743"></a><span class="lineno"><a class="line" href="group__RPU__PWRSEQ.html#gaeff0ec284c24a034cbc9664087a7851e">  743</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_PWRSEQ_DMA1ACN_POS                   1 </span></div><div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="group__RPU__PWRSEQ.html#ga276389ca290bf8bbd56d2e3bae326533">  744</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_PWRSEQ_DMA1ACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_PWRSEQ_DMA1ACN_POS)) </span></div><div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="group__RPU__PWRSEQ.html#gaa8db4dafcfb97031a72b4c69628d942e">  746</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_PWRSEQ_USBACN_POS                    2 </span></div><div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="group__RPU__PWRSEQ.html#ga7fbaaf8d966a849b32bee7be1fa6428e">  747</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_PWRSEQ_USBACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_PWRSEQ_USBACN_POS)) </span></div><div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="group__RPU__PWRSEQ.html#ga5799f8d27c64ae5ef41f8aba10cd872d">  749</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_PWRSEQ_SYS0ACN_POS                   3 </span></div><div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="group__RPU__PWRSEQ.html#ga2060cb2b62d5b0818111b9d937479a84">  750</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_PWRSEQ_SYS0ACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_PWRSEQ_SYS0ACN_POS)) </span></div><div class="line"><a name="l00752"></a><span class="lineno"><a class="line" href="group__RPU__PWRSEQ.html#ga704376dd1d331af67cca3a5b80c78442">  752</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_PWRSEQ_SYS1ACN_POS                   4 </span></div><div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="group__RPU__PWRSEQ.html#ga17f003bd99f2f5b1aa5fddeeeafc83df">  753</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_PWRSEQ_SYS1ACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_PWRSEQ_SYS1ACN_POS)) </span></div><div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="group__RPU__PWRSEQ.html#ga8c3b4fb940e5450c57bb0871a462a2c5">  755</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_PWRSEQ_SDMADACN_POS                  5 </span></div><div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="group__RPU__PWRSEQ.html#gad427d6fcb4f0adbcf2bde34350cbcfeb">  756</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_PWRSEQ_SDMADACN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_PWRSEQ_SDMADACN_POS)) </span></div><div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="group__RPU__PWRSEQ.html#ga1b975eb7882aae028ffda19cdcb1f009">  758</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_PWRSEQ_SDMAIACN_POS                  6 </span></div><div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="group__RPU__PWRSEQ.html#ga8d429ef64d57742dfc27716a009d9dc4">  759</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_PWRSEQ_SDMAIACN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_PWRSEQ_SDMAIACN_POS)) </span></div><div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="group__RPU__PWRSEQ.html#gaa857ae7041e4d97bf59420ab439c1069">  761</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_PWRSEQ_CRYPTOACN_POS                 7 </span></div><div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="group__RPU__PWRSEQ.html#gae007d6889bc367574b2d322f415285ea">  762</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_PWRSEQ_CRYPTOACN                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_PWRSEQ_CRYPTOACN_POS)) </span></div><div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="group__RPU__PWRSEQ.html#ga819a48a505bc27a85345a26e9d44e0a2">  764</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_PWRSEQ_SDIOACN_POS                   8 </span></div><div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="group__RPU__PWRSEQ.html#ga58b4704b4b1f896ef9889247b3377cc8">  765</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_PWRSEQ_SDIOACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_PWRSEQ_SDIOACN_POS)) </span></div><div class="line"><a name="l00775"></a><span class="lineno"><a class="line" href="group__RPU__BBCR.html#ga320491dd2aabd88189127e8174027e4f">  775</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BBCR_DMA0ACN_POS                     0 </span></div><div class="line"><a name="l00776"></a><span class="lineno"><a class="line" href="group__RPU__BBCR.html#gaa18cca4f81bf4dc69c3b9202cf87c014">  776</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BBCR_DMA0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_BBCR_DMA0ACN_POS)) </span></div><div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="group__RPU__BBCR.html#ga8e125b1d1f23e1ecc6795445f500ad15">  778</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BBCR_DMA1ACN_POS                     1 </span></div><div class="line"><a name="l00779"></a><span class="lineno"><a class="line" href="group__RPU__BBCR.html#ga10314a99486a6f6ca393686f36905585">  779</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BBCR_DMA1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_BBCR_DMA1ACN_POS)) </span></div><div class="line"><a name="l00781"></a><span class="lineno"><a class="line" href="group__RPU__BBCR.html#ga6886fba9b8fca27c480a747e89d4304b">  781</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BBCR_USBACN_POS                      2 </span></div><div class="line"><a name="l00782"></a><span class="lineno"><a class="line" href="group__RPU__BBCR.html#ga1fd8b6a746433705e0d880089ea46bda">  782</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BBCR_USBACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_BBCR_USBACN_POS)) </span></div><div class="line"><a name="l00784"></a><span class="lineno"><a class="line" href="group__RPU__BBCR.html#ga147da202cfc196a70c25238ff7c2c641">  784</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BBCR_SYS0ACN_POS                     3 </span></div><div class="line"><a name="l00785"></a><span class="lineno"><a class="line" href="group__RPU__BBCR.html#ga2d4836c169f7f574591f21d5b9a7d109">  785</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BBCR_SYS0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_BBCR_SYS0ACN_POS)) </span></div><div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="group__RPU__BBCR.html#gaadd7263d07939acd5df3dd104999629a">  787</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BBCR_SYS1ACN_POS                     4 </span></div><div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="group__RPU__BBCR.html#ga0b1a42535da32e6ba067781e2a297f3e">  788</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BBCR_SYS1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_BBCR_SYS1ACN_POS)) </span></div><div class="line"><a name="l00790"></a><span class="lineno"><a class="line" href="group__RPU__BBCR.html#gaf1f7436ac89840e192c53167e48fb399">  790</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BBCR_SDMADACN_POS                    5 </span></div><div class="line"><a name="l00791"></a><span class="lineno"><a class="line" href="group__RPU__BBCR.html#ga295f75f3fc0a754fa6e2a0a59a3dde92">  791</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BBCR_SDMADACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_BBCR_SDMADACN_POS)) </span></div><div class="line"><a name="l00793"></a><span class="lineno"><a class="line" href="group__RPU__BBCR.html#ga1aa0ddd7911814d5b493b666710d78ff">  793</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BBCR_SDMAIACN_POS                    6 </span></div><div class="line"><a name="l00794"></a><span class="lineno"><a class="line" href="group__RPU__BBCR.html#ga82e1b3f039b8a9579f328447a8d5bdbf">  794</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BBCR_SDMAIACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_BBCR_SDMAIACN_POS)) </span></div><div class="line"><a name="l00796"></a><span class="lineno"><a class="line" href="group__RPU__BBCR.html#gafbc9f809d67aa9423134d356cd607552">  796</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BBCR_CRYPTOACN_POS                   7 </span></div><div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="group__RPU__BBCR.html#ga2dab8bac9baa93d53f87f25b96435945">  797</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BBCR_CRYPTOACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_BBCR_CRYPTOACN_POS)) </span></div><div class="line"><a name="l00799"></a><span class="lineno"><a class="line" href="group__RPU__BBCR.html#gaa99a18581e1dfd84d2c9b091559ad14e">  799</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BBCR_SDIOACN_POS                     8 </span></div><div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="group__RPU__BBCR.html#ga2009b2ec1555af40606de0169c7cdc63">  800</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BBCR_SDIOACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_BBCR_SDIOACN_POS)) </span></div><div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="group__RPU__GPIO0.html#gaa5db11c68cd9146653ae7b43d7071677">  810</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GPIO0_DMA0ACN_POS                    0 </span></div><div class="line"><a name="l00811"></a><span class="lineno"><a class="line" href="group__RPU__GPIO0.html#gabf4ba9d4008a46800ec6c0eaeff9643e">  811</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GPIO0_DMA0ACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_GPIO0_DMA0ACN_POS)) </span></div><div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="group__RPU__GPIO0.html#ga89452c5dd955595ccef0d23ca42c89fc">  813</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GPIO0_DMA1ACN_POS                    1 </span></div><div class="line"><a name="l00814"></a><span class="lineno"><a class="line" href="group__RPU__GPIO0.html#gaf2a9926d92bbb66a6d880bec749dcaef">  814</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GPIO0_DMA1ACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_GPIO0_DMA1ACN_POS)) </span></div><div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="group__RPU__GPIO0.html#ga7cd7da8663b8f3f30d11d457d2286aab">  816</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GPIO0_USBACN_POS                     2 </span></div><div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="group__RPU__GPIO0.html#ga2bfd3c80c2984ffd6405380844ee258f">  817</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GPIO0_USBACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_GPIO0_USBACN_POS)) </span></div><div class="line"><a name="l00819"></a><span class="lineno"><a class="line" href="group__RPU__GPIO0.html#ga02ad027850bf277117bf310a735a6649">  819</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GPIO0_SYS0ACN_POS                    3 </span></div><div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="group__RPU__GPIO0.html#ga9f7b81d3bb6c7b4915f5e66c534cf922">  820</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GPIO0_SYS0ACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_GPIO0_SYS0ACN_POS)) </span></div><div class="line"><a name="l00822"></a><span class="lineno"><a class="line" href="group__RPU__GPIO0.html#gaec025e5ecc2018849cf37e521cad640c">  822</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GPIO0_SYS1ACN_POS                    4 </span></div><div class="line"><a name="l00823"></a><span class="lineno"><a class="line" href="group__RPU__GPIO0.html#gaba943f5c4d690a551a4a382fdb77f945">  823</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GPIO0_SYS1ACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_GPIO0_SYS1ACN_POS)) </span></div><div class="line"><a name="l00825"></a><span class="lineno"><a class="line" href="group__RPU__GPIO0.html#ga66e93317c6a8f4f7abaca5138062ea7e">  825</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GPIO0_SDMADACN_POS                   5 </span></div><div class="line"><a name="l00826"></a><span class="lineno"><a class="line" href="group__RPU__GPIO0.html#ga1e58664648f84a140a4c58ecbcfc49fb">  826</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GPIO0_SDMADACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_GPIO0_SDMADACN_POS)) </span></div><div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="group__RPU__GPIO0.html#ga42cde52fedadd87901a22452305ad8a3">  828</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GPIO0_SDMAIACN_POS                   6 </span></div><div class="line"><a name="l00829"></a><span class="lineno"><a class="line" href="group__RPU__GPIO0.html#gac2eb97cb354b828785586873a2baf5b8">  829</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GPIO0_SDMAIACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_GPIO0_SDMAIACN_POS)) </span></div><div class="line"><a name="l00831"></a><span class="lineno"><a class="line" href="group__RPU__GPIO0.html#ga04306edd58942ea79f1fe1566b39e890">  831</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GPIO0_CRYPTOACN_POS                  7 </span></div><div class="line"><a name="l00832"></a><span class="lineno"><a class="line" href="group__RPU__GPIO0.html#gae7b85eaced4f94933d9f22f03e1f4782">  832</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GPIO0_CRYPTOACN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_GPIO0_CRYPTOACN_POS)) </span></div><div class="line"><a name="l00834"></a><span class="lineno"><a class="line" href="group__RPU__GPIO0.html#gae14ef4dd0f971ee49a1492b4834be50c">  834</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GPIO0_SDIOACN_POS                    8 </span></div><div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="group__RPU__GPIO0.html#ga37fa4ab1a0cd2c3788b3ba0acdea4525">  835</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GPIO0_SDIOACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_GPIO0_SDIOACN_POS)) </span></div><div class="line"><a name="l00845"></a><span class="lineno"><a class="line" href="group__RPU__GPIO1.html#ga088272ce8ba3953078f66d1e9661af76">  845</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GPIO1_DMA0ACN_POS                    0 </span></div><div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="group__RPU__GPIO1.html#gab4ea8ced74717eb642ba72f36c870c93">  846</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GPIO1_DMA0ACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_GPIO1_DMA0ACN_POS)) </span></div><div class="line"><a name="l00848"></a><span class="lineno"><a class="line" href="group__RPU__GPIO1.html#gae6bfae1113d3a441d057097e2c8e04da">  848</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GPIO1_DMA1ACN_POS                    1 </span></div><div class="line"><a name="l00849"></a><span class="lineno"><a class="line" href="group__RPU__GPIO1.html#gad1bd8d4477d50440551530f95e6457cb">  849</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GPIO1_DMA1ACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_GPIO1_DMA1ACN_POS)) </span></div><div class="line"><a name="l00851"></a><span class="lineno"><a class="line" href="group__RPU__GPIO1.html#gacfb5ee544f717addd39e0a1547d060d4">  851</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GPIO1_USBACN_POS                     2 </span></div><div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="group__RPU__GPIO1.html#ga2adc2f01e0ba73160432c0ab78044b56">  852</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GPIO1_USBACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_GPIO1_USBACN_POS)) </span></div><div class="line"><a name="l00854"></a><span class="lineno"><a class="line" href="group__RPU__GPIO1.html#ga166af524c718661b0a29fb3e5726b0b4">  854</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GPIO1_SYS0ACN_POS                    3 </span></div><div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="group__RPU__GPIO1.html#gab2e6892352a801eec823c71b381ebae2">  855</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GPIO1_SYS0ACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_GPIO1_SYS0ACN_POS)) </span></div><div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="group__RPU__GPIO1.html#gaf72b2324de9b1710a57d6ca0d598759d">  857</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GPIO1_SYS1ACN_POS                    4 </span></div><div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="group__RPU__GPIO1.html#ga1a6ad2a78dcd99067cd811c7e61ca6dc">  858</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GPIO1_SYS1ACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_GPIO1_SYS1ACN_POS)) </span></div><div class="line"><a name="l00860"></a><span class="lineno"><a class="line" href="group__RPU__GPIO1.html#ga66d7ada7d67bd388208201532416e6b9">  860</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GPIO1_SDMADACN_POS                   5 </span></div><div class="line"><a name="l00861"></a><span class="lineno"><a class="line" href="group__RPU__GPIO1.html#ga0ed93f9429b2d5a72c24748963bbc627">  861</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GPIO1_SDMADACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_GPIO1_SDMADACN_POS)) </span></div><div class="line"><a name="l00863"></a><span class="lineno"><a class="line" href="group__RPU__GPIO1.html#ga5d1697a8c3ea0ebf45639cf137ef4fcc">  863</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GPIO1_SDMAIACN_POS                   6 </span></div><div class="line"><a name="l00864"></a><span class="lineno"><a class="line" href="group__RPU__GPIO1.html#ga42a79a214db07b860ceb6e1ace9795a2">  864</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GPIO1_SDMAIACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_GPIO1_SDMAIACN_POS)) </span></div><div class="line"><a name="l00866"></a><span class="lineno"><a class="line" href="group__RPU__GPIO1.html#ga8a7a6c2b1ae5cb8cf9b71947d674fe23">  866</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GPIO1_CRYPTOACN_POS                  7 </span></div><div class="line"><a name="l00867"></a><span class="lineno"><a class="line" href="group__RPU__GPIO1.html#ga7306cb77f9b5a638e184fa670ec661f4">  867</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GPIO1_CRYPTOACN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_GPIO1_CRYPTOACN_POS)) </span></div><div class="line"><a name="l00869"></a><span class="lineno"><a class="line" href="group__RPU__GPIO1.html#gae171adb61de8bb5a7e0292a59e28c290">  869</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GPIO1_SDIOACN_POS                    8 </span></div><div class="line"><a name="l00870"></a><span class="lineno"><a class="line" href="group__RPU__GPIO1.html#ga3dd207b61fd8822f8dc7519f6210a95d">  870</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GPIO1_SDIOACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_GPIO1_SDIOACN_POS)) </span></div><div class="line"><a name="l00880"></a><span class="lineno"><a class="line" href="group__RPU__TMR0.html#ga75c5b18d3d516ea2e073526ef016f95a">  880</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR0_DMA0ACN_POS                     0 </span></div><div class="line"><a name="l00881"></a><span class="lineno"><a class="line" href="group__RPU__TMR0.html#ga495990e1cfb6b5614487068e0d1eaa68">  881</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR0_DMA0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR0_DMA0ACN_POS)) </span></div><div class="line"><a name="l00883"></a><span class="lineno"><a class="line" href="group__RPU__TMR0.html#ga04b8f00a8494383456fcd7ccbdb2488d">  883</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR0_DMA1ACN_POS                     1 </span></div><div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="group__RPU__TMR0.html#gad9a19c812b731b927231974dc42dc102">  884</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR0_DMA1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR0_DMA1ACN_POS)) </span></div><div class="line"><a name="l00886"></a><span class="lineno"><a class="line" href="group__RPU__TMR0.html#ga91d39beecfaf3f63ea1fa3cb3c03d9be">  886</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR0_USBACN_POS                      2 </span></div><div class="line"><a name="l00887"></a><span class="lineno"><a class="line" href="group__RPU__TMR0.html#ga976e43193815750835fd12857608448c">  887</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR0_USBACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR0_USBACN_POS)) </span></div><div class="line"><a name="l00889"></a><span class="lineno"><a class="line" href="group__RPU__TMR0.html#gae77fb312fd94eecbea83c4db59138064">  889</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR0_SYS0ACN_POS                     3 </span></div><div class="line"><a name="l00890"></a><span class="lineno"><a class="line" href="group__RPU__TMR0.html#ga917b7396a66a57eb612aaf9f85c2186f">  890</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR0_SYS0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR0_SYS0ACN_POS)) </span></div><div class="line"><a name="l00892"></a><span class="lineno"><a class="line" href="group__RPU__TMR0.html#ga9eba409bfb929629c59a7e6f4ad8da11">  892</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR0_SYS1ACN_POS                     4 </span></div><div class="line"><a name="l00893"></a><span class="lineno"><a class="line" href="group__RPU__TMR0.html#ga71443f7155b8ebb4f13104b76736ff63">  893</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR0_SYS1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR0_SYS1ACN_POS)) </span></div><div class="line"><a name="l00895"></a><span class="lineno"><a class="line" href="group__RPU__TMR0.html#gafcd86ff62eb147654a97bdda98c50636">  895</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR0_SDMADACN_POS                    5 </span></div><div class="line"><a name="l00896"></a><span class="lineno"><a class="line" href="group__RPU__TMR0.html#ga9874f61c22f156bf7bede48d1a735efa">  896</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR0_SDMADACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR0_SDMADACN_POS)) </span></div><div class="line"><a name="l00898"></a><span class="lineno"><a class="line" href="group__RPU__TMR0.html#gaf45e63135227c4b86b3b28aab723c816">  898</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR0_SDMAIACN_POS                    6 </span></div><div class="line"><a name="l00899"></a><span class="lineno"><a class="line" href="group__RPU__TMR0.html#ga344a749028ae763c52ea20119256244c">  899</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR0_SDMAIACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR0_SDMAIACN_POS)) </span></div><div class="line"><a name="l00901"></a><span class="lineno"><a class="line" href="group__RPU__TMR0.html#ga60358ed27753203bd73f89bdd1787ebd">  901</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR0_CRYPTOACN_POS                   7 </span></div><div class="line"><a name="l00902"></a><span class="lineno"><a class="line" href="group__RPU__TMR0.html#ga4d24c4cd8eda801dcc58491f679ae07d">  902</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR0_CRYPTOACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR0_CRYPTOACN_POS)) </span></div><div class="line"><a name="l00904"></a><span class="lineno"><a class="line" href="group__RPU__TMR0.html#gadedf7fdd53e9eb5daf19669f8282246d">  904</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR0_SDIOACN_POS                     8 </span></div><div class="line"><a name="l00905"></a><span class="lineno"><a class="line" href="group__RPU__TMR0.html#gabd06ffd71ca62141aa1b9db626ac28d2">  905</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR0_SDIOACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR0_SDIOACN_POS)) </span></div><div class="line"><a name="l00915"></a><span class="lineno"><a class="line" href="group__RPU__TMR1.html#gaa6f500345830f001fa029625107f69d2">  915</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR1_DMA0ACN_POS                     0 </span></div><div class="line"><a name="l00916"></a><span class="lineno"><a class="line" href="group__RPU__TMR1.html#gaeac74ccd431a7087ad181c4d24e35755">  916</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR1_DMA0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR1_DMA0ACN_POS)) </span></div><div class="line"><a name="l00918"></a><span class="lineno"><a class="line" href="group__RPU__TMR1.html#ga74e622c219ddd38b66a1276a50aad1aa">  918</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR1_DMA1ACN_POS                     1 </span></div><div class="line"><a name="l00919"></a><span class="lineno"><a class="line" href="group__RPU__TMR1.html#ga7617c1fd6bba4f98f05bb4c33057e3a4">  919</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR1_DMA1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR1_DMA1ACN_POS)) </span></div><div class="line"><a name="l00921"></a><span class="lineno"><a class="line" href="group__RPU__TMR1.html#ga04b730f1e82d7d8064167a6ed55c73af">  921</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR1_USBACN_POS                      2 </span></div><div class="line"><a name="l00922"></a><span class="lineno"><a class="line" href="group__RPU__TMR1.html#gac11aab58cac19300317710fc49129a0b">  922</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR1_USBACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR1_USBACN_POS)) </span></div><div class="line"><a name="l00924"></a><span class="lineno"><a class="line" href="group__RPU__TMR1.html#ga053cc5c3ab6776140f6dea0459eadd3c">  924</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR1_SYS0ACN_POS                     3 </span></div><div class="line"><a name="l00925"></a><span class="lineno"><a class="line" href="group__RPU__TMR1.html#ga81e3bb7cd914b0dd170fae63b4683a53">  925</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR1_SYS0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR1_SYS0ACN_POS)) </span></div><div class="line"><a name="l00927"></a><span class="lineno"><a class="line" href="group__RPU__TMR1.html#ga9a52441c46bd5aa03dc1a2f896a9857e">  927</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR1_SYS1ACN_POS                     4 </span></div><div class="line"><a name="l00928"></a><span class="lineno"><a class="line" href="group__RPU__TMR1.html#ga1472c8016e328c84398f9b62d399f7ef">  928</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR1_SYS1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR1_SYS1ACN_POS)) </span></div><div class="line"><a name="l00930"></a><span class="lineno"><a class="line" href="group__RPU__TMR1.html#ga06970102e8f282edcbff65caad668d0f">  930</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR1_SDMADACN_POS                    5 </span></div><div class="line"><a name="l00931"></a><span class="lineno"><a class="line" href="group__RPU__TMR1.html#ga3d5d6f72437839eaf8de31cd065e0bb4">  931</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR1_SDMADACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR1_SDMADACN_POS)) </span></div><div class="line"><a name="l00933"></a><span class="lineno"><a class="line" href="group__RPU__TMR1.html#ga7ec625606000798375c78a490f793768">  933</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR1_SDMAIACN_POS                    6 </span></div><div class="line"><a name="l00934"></a><span class="lineno"><a class="line" href="group__RPU__TMR1.html#gaa13dc7b24030e970232dca4aaf2dbc86">  934</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR1_SDMAIACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR1_SDMAIACN_POS)) </span></div><div class="line"><a name="l00936"></a><span class="lineno"><a class="line" href="group__RPU__TMR1.html#gaf21f920df39a53a467e4bcf2515138d5">  936</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR1_CRYPTOACN_POS                   7 </span></div><div class="line"><a name="l00937"></a><span class="lineno"><a class="line" href="group__RPU__TMR1.html#ga71140b8e5f1a99865042c0a5b7d05f06">  937</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR1_CRYPTOACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR1_CRYPTOACN_POS)) </span></div><div class="line"><a name="l00939"></a><span class="lineno"><a class="line" href="group__RPU__TMR1.html#ga29ff72973e75c7aabe9d344afe3e91ac">  939</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR1_SDIOACN_POS                     8 </span></div><div class="line"><a name="l00940"></a><span class="lineno"><a class="line" href="group__RPU__TMR1.html#ga87ad75c32395013bbef606daca934c83">  940</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR1_SDIOACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR1_SDIOACN_POS)) </span></div><div class="line"><a name="l00950"></a><span class="lineno"><a class="line" href="group__RPU__TMR2.html#ga6523751950e08dfd19759f1ac0a1a2cb">  950</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR2_DMA0ACN_POS                     0 </span></div><div class="line"><a name="l00951"></a><span class="lineno"><a class="line" href="group__RPU__TMR2.html#ga5ce7b1d44b33ef931ef8e3c5818e1923">  951</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR2_DMA0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR2_DMA0ACN_POS)) </span></div><div class="line"><a name="l00953"></a><span class="lineno"><a class="line" href="group__RPU__TMR2.html#gab55aec1a61a30b1ed255f271b58b6bf4">  953</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR2_DMA1ACN_POS                     1 </span></div><div class="line"><a name="l00954"></a><span class="lineno"><a class="line" href="group__RPU__TMR2.html#gad691aab7341d4d63fb3e7f8905d65d28">  954</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR2_DMA1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR2_DMA1ACN_POS)) </span></div><div class="line"><a name="l00956"></a><span class="lineno"><a class="line" href="group__RPU__TMR2.html#ga5a2bbbf45e4516a639dacfe897ffac4f">  956</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR2_USBACN_POS                      2 </span></div><div class="line"><a name="l00957"></a><span class="lineno"><a class="line" href="group__RPU__TMR2.html#gaf714b341f57e916de5ecfc605e6c59cf">  957</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR2_USBACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR2_USBACN_POS)) </span></div><div class="line"><a name="l00959"></a><span class="lineno"><a class="line" href="group__RPU__TMR2.html#gabc388d52471cc160057c6d3da6c67360">  959</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR2_SYS0ACN_POS                     3 </span></div><div class="line"><a name="l00960"></a><span class="lineno"><a class="line" href="group__RPU__TMR2.html#gad62239bcc1029609561b1a2bf591f7d6">  960</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR2_SYS0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR2_SYS0ACN_POS)) </span></div><div class="line"><a name="l00962"></a><span class="lineno"><a class="line" href="group__RPU__TMR2.html#ga27c4a9417e5a6b00ea55672258081c38">  962</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR2_SYS1ACN_POS                     4 </span></div><div class="line"><a name="l00963"></a><span class="lineno"><a class="line" href="group__RPU__TMR2.html#gaf76084ca046aeb3aaf040976ff19f75c">  963</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR2_SYS1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR2_SYS1ACN_POS)) </span></div><div class="line"><a name="l00965"></a><span class="lineno"><a class="line" href="group__RPU__TMR2.html#ga96a4cb8f05319f7e1622966cb4440af8">  965</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR2_SDMADACN_POS                    5 </span></div><div class="line"><a name="l00966"></a><span class="lineno"><a class="line" href="group__RPU__TMR2.html#ga710b570f416d03d930c3ddb2a35d5977">  966</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR2_SDMADACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR2_SDMADACN_POS)) </span></div><div class="line"><a name="l00968"></a><span class="lineno"><a class="line" href="group__RPU__TMR2.html#ga140dfabb3cb3c4349f40a0f372275648">  968</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR2_SDMAIACN_POS                    6 </span></div><div class="line"><a name="l00969"></a><span class="lineno"><a class="line" href="group__RPU__TMR2.html#ga4157bdd559f60528cfffd11526cac265">  969</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR2_SDMAIACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR2_SDMAIACN_POS)) </span></div><div class="line"><a name="l00971"></a><span class="lineno"><a class="line" href="group__RPU__TMR2.html#ga651362f87566b4f21c5a3fd1b396ba4b">  971</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR2_CRYPTOACN_POS                   7 </span></div><div class="line"><a name="l00972"></a><span class="lineno"><a class="line" href="group__RPU__TMR2.html#ga2147ddf1013d8c4842b1d4c6d5be2115">  972</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR2_CRYPTOACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR2_CRYPTOACN_POS)) </span></div><div class="line"><a name="l00974"></a><span class="lineno"><a class="line" href="group__RPU__TMR2.html#gac562af7b8fdc9a3254cfcf1eba84b8bf">  974</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR2_SDIOACN_POS                     8 </span></div><div class="line"><a name="l00975"></a><span class="lineno"><a class="line" href="group__RPU__TMR2.html#gaa9ca145006666d86a1bbf2cd9524fd14">  975</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR2_SDIOACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR2_SDIOACN_POS)) </span></div><div class="line"><a name="l00985"></a><span class="lineno"><a class="line" href="group__RPU__TMR3.html#ga658c7874f29667f2f9cb4e6496e80362">  985</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR3_DMA0ACN_POS                     0 </span></div><div class="line"><a name="l00986"></a><span class="lineno"><a class="line" href="group__RPU__TMR3.html#gab612e51e4b7b076b879c49a7f79f6862">  986</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR3_DMA0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR3_DMA0ACN_POS)) </span></div><div class="line"><a name="l00988"></a><span class="lineno"><a class="line" href="group__RPU__TMR3.html#ga3038c15864b7d70124b9056beeae8ee4">  988</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR3_DMA1ACN_POS                     1 </span></div><div class="line"><a name="l00989"></a><span class="lineno"><a class="line" href="group__RPU__TMR3.html#gad5d0b836b24dcdb64a278be7073a35d8">  989</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR3_DMA1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR3_DMA1ACN_POS)) </span></div><div class="line"><a name="l00991"></a><span class="lineno"><a class="line" href="group__RPU__TMR3.html#ga402a6248e73ba85acb7d0758392b3cbc">  991</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR3_USBACN_POS                      2 </span></div><div class="line"><a name="l00992"></a><span class="lineno"><a class="line" href="group__RPU__TMR3.html#ga3236b23726ba291911c014e62aff49cc">  992</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR3_USBACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR3_USBACN_POS)) </span></div><div class="line"><a name="l00994"></a><span class="lineno"><a class="line" href="group__RPU__TMR3.html#ga7aa669b71664bdd996fd7f6756bdcbb0">  994</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR3_SYS0ACN_POS                     3 </span></div><div class="line"><a name="l00995"></a><span class="lineno"><a class="line" href="group__RPU__TMR3.html#gae7a91abf9c98b38245dee7f0ec307c14">  995</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR3_SYS0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR3_SYS0ACN_POS)) </span></div><div class="line"><a name="l00997"></a><span class="lineno"><a class="line" href="group__RPU__TMR3.html#ga358b69c2787fb2db842678478a815f27">  997</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR3_SYS1ACN_POS                     4 </span></div><div class="line"><a name="l00998"></a><span class="lineno"><a class="line" href="group__RPU__TMR3.html#ga8e45430a51d5e8a3e2fe2a9e128e8c55">  998</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR3_SYS1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR3_SYS1ACN_POS)) </span></div><div class="line"><a name="l01000"></a><span class="lineno"><a class="line" href="group__RPU__TMR3.html#ga3fcb85878a64537cf6bfd4b8eff8c834"> 1000</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR3_SDMADACN_POS                    5 </span></div><div class="line"><a name="l01001"></a><span class="lineno"><a class="line" href="group__RPU__TMR3.html#gabfb2b89c5e56aa72e74e6fbfedcb7785"> 1001</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR3_SDMADACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR3_SDMADACN_POS)) </span></div><div class="line"><a name="l01003"></a><span class="lineno"><a class="line" href="group__RPU__TMR3.html#ga61731340a4bf472442e55e53d96e5da0"> 1003</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR3_SDMAIACN_POS                    6 </span></div><div class="line"><a name="l01004"></a><span class="lineno"><a class="line" href="group__RPU__TMR3.html#ga995c38f588b835ded6e6c9d3ca5f16f0"> 1004</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR3_SDMAIACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR3_SDMAIACN_POS)) </span></div><div class="line"><a name="l01006"></a><span class="lineno"><a class="line" href="group__RPU__TMR3.html#ga9a59d91acf515c319a245558d7ce1060"> 1006</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR3_CRYPTOACN_POS                   7 </span></div><div class="line"><a name="l01007"></a><span class="lineno"><a class="line" href="group__RPU__TMR3.html#gafd9a39012ba2191737f3a0fd258412b7"> 1007</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR3_CRYPTOACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR3_CRYPTOACN_POS)) </span></div><div class="line"><a name="l01009"></a><span class="lineno"><a class="line" href="group__RPU__TMR3.html#ga241d684c17acd033a6729f4b21fd9b51"> 1009</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR3_SDIOACN_POS                     8 </span></div><div class="line"><a name="l01010"></a><span class="lineno"><a class="line" href="group__RPU__TMR3.html#ga61d966afc5a06129454bc468ea7fdff3"> 1010</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR3_SDIOACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR3_SDIOACN_POS)) </span></div><div class="line"><a name="l01020"></a><span class="lineno"><a class="line" href="group__RPU__TMR4.html#ga97dd2ba6090fe4c0d5c9cd245b559634"> 1020</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR4_DMA0ACN_POS                     0 </span></div><div class="line"><a name="l01021"></a><span class="lineno"><a class="line" href="group__RPU__TMR4.html#ga22ce57afb3ee9d27c5a214ce30da0a45"> 1021</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR4_DMA0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR4_DMA0ACN_POS)) </span></div><div class="line"><a name="l01023"></a><span class="lineno"><a class="line" href="group__RPU__TMR4.html#gac4bf886fc5460896b7fc31f947a1b456"> 1023</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR4_DMA1ACN_POS                     1 </span></div><div class="line"><a name="l01024"></a><span class="lineno"><a class="line" href="group__RPU__TMR4.html#ga6465d1ec95d5befb79d323ee5991a807"> 1024</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR4_DMA1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR4_DMA1ACN_POS)) </span></div><div class="line"><a name="l01026"></a><span class="lineno"><a class="line" href="group__RPU__TMR4.html#gaae70f4c4be16ada5c15992bb66fc8fa1"> 1026</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR4_USBACN_POS                      2 </span></div><div class="line"><a name="l01027"></a><span class="lineno"><a class="line" href="group__RPU__TMR4.html#ga402b0b923a8e2df219e4b5d0d8ac153d"> 1027</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR4_USBACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR4_USBACN_POS)) </span></div><div class="line"><a name="l01029"></a><span class="lineno"><a class="line" href="group__RPU__TMR4.html#ga736c6b086fad7ad97fe48e82cb9dcaf0"> 1029</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR4_SYS0ACN_POS                     3 </span></div><div class="line"><a name="l01030"></a><span class="lineno"><a class="line" href="group__RPU__TMR4.html#ga276367b0bcdbbf19830932e177d828cf"> 1030</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR4_SYS0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR4_SYS0ACN_POS)) </span></div><div class="line"><a name="l01032"></a><span class="lineno"><a class="line" href="group__RPU__TMR4.html#gad79f0203dd52486c2340a18d2f541f21"> 1032</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR4_SYS1ACN_POS                     4 </span></div><div class="line"><a name="l01033"></a><span class="lineno"><a class="line" href="group__RPU__TMR4.html#gac2d6d71328a3a03e8215e49e38af5676"> 1033</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR4_SYS1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR4_SYS1ACN_POS)) </span></div><div class="line"><a name="l01035"></a><span class="lineno"><a class="line" href="group__RPU__TMR4.html#gac31631c580fc1aeafb8e7935dfa4364b"> 1035</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR4_SDMADACN_POS                    5 </span></div><div class="line"><a name="l01036"></a><span class="lineno"><a class="line" href="group__RPU__TMR4.html#ga3a4fd39c8a8cb03126a150b761f3d7b7"> 1036</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR4_SDMADACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR4_SDMADACN_POS)) </span></div><div class="line"><a name="l01038"></a><span class="lineno"><a class="line" href="group__RPU__TMR4.html#ga09cd1a79d0095d26bd9337dc841c85b2"> 1038</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR4_SDMAIACN_POS                    6 </span></div><div class="line"><a name="l01039"></a><span class="lineno"><a class="line" href="group__RPU__TMR4.html#ga4732ca4fc3ece240022e33f3a1dd4c21"> 1039</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR4_SDMAIACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR4_SDMAIACN_POS)) </span></div><div class="line"><a name="l01041"></a><span class="lineno"><a class="line" href="group__RPU__TMR4.html#ga4a79c7d05ddedf62d280e31790420377"> 1041</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR4_CRYPTOACN_POS                   7 </span></div><div class="line"><a name="l01042"></a><span class="lineno"><a class="line" href="group__RPU__TMR4.html#ga00bf66fa1cf5593cbb2cb0d02ee3a79b"> 1042</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR4_CRYPTOACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR4_CRYPTOACN_POS)) </span></div><div class="line"><a name="l01044"></a><span class="lineno"><a class="line" href="group__RPU__TMR4.html#gaf6efdd2cd0fc4b2f0ec590c500ed2467"> 1044</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR4_SDIOACN_POS                     8 </span></div><div class="line"><a name="l01045"></a><span class="lineno"><a class="line" href="group__RPU__TMR4.html#gae729f462eeb7009ce14f2e35b95e59fc"> 1045</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR4_SDIOACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR4_SDIOACN_POS)) </span></div><div class="line"><a name="l01055"></a><span class="lineno"><a class="line" href="group__RPU__TMR5.html#ga913b8077be50daf219dbf00b6993019e"> 1055</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR5_DMA0ACN_POS                     0 </span></div><div class="line"><a name="l01056"></a><span class="lineno"><a class="line" href="group__RPU__TMR5.html#gadfc93ecbce80607d50a94e34a66b207e"> 1056</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR5_DMA0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR5_DMA0ACN_POS)) </span></div><div class="line"><a name="l01058"></a><span class="lineno"><a class="line" href="group__RPU__TMR5.html#ga370d8ca6299329dd30889dbb57d64307"> 1058</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR5_DMA1ACN_POS                     1 </span></div><div class="line"><a name="l01059"></a><span class="lineno"><a class="line" href="group__RPU__TMR5.html#gac83ddf7b0fbb1127f042ba42e604bfff"> 1059</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR5_DMA1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR5_DMA1ACN_POS)) </span></div><div class="line"><a name="l01061"></a><span class="lineno"><a class="line" href="group__RPU__TMR5.html#ga21c8419e92f4b0612236756e29079436"> 1061</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR5_USBACN_POS                      2 </span></div><div class="line"><a name="l01062"></a><span class="lineno"><a class="line" href="group__RPU__TMR5.html#ga6389e580e5a961986a9f013df15b9fba"> 1062</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR5_USBACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR5_USBACN_POS)) </span></div><div class="line"><a name="l01064"></a><span class="lineno"><a class="line" href="group__RPU__TMR5.html#gaeddbad3147e874323035af3ee4017b05"> 1064</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR5_SYS0ACN_POS                     3 </span></div><div class="line"><a name="l01065"></a><span class="lineno"><a class="line" href="group__RPU__TMR5.html#ga4727421768ceb44aaaa8d9050719b957"> 1065</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR5_SYS0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR5_SYS0ACN_POS)) </span></div><div class="line"><a name="l01067"></a><span class="lineno"><a class="line" href="group__RPU__TMR5.html#ga17ce4263420feb84a56447e3ef01f286"> 1067</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR5_SYS1ACN_POS                     4 </span></div><div class="line"><a name="l01068"></a><span class="lineno"><a class="line" href="group__RPU__TMR5.html#ga09aeed1ab101765303b9e0903a990dd6"> 1068</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR5_SYS1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR5_SYS1ACN_POS)) </span></div><div class="line"><a name="l01070"></a><span class="lineno"><a class="line" href="group__RPU__TMR5.html#ga6bcc47a18c7d07f0bcd6c2109622f292"> 1070</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR5_SDMADACN_POS                    5 </span></div><div class="line"><a name="l01071"></a><span class="lineno"><a class="line" href="group__RPU__TMR5.html#ga523a3c5e3c9df1dbf5691598b5cec131"> 1071</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR5_SDMADACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR5_SDMADACN_POS)) </span></div><div class="line"><a name="l01073"></a><span class="lineno"><a class="line" href="group__RPU__TMR5.html#gafdcbd467868fe7a43886a45eb05ddc1f"> 1073</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR5_SDMAIACN_POS                    6 </span></div><div class="line"><a name="l01074"></a><span class="lineno"><a class="line" href="group__RPU__TMR5.html#ga82143ecc83be5fe8c3deddebe0f58bf4"> 1074</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR5_SDMAIACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR5_SDMAIACN_POS)) </span></div><div class="line"><a name="l01076"></a><span class="lineno"><a class="line" href="group__RPU__TMR5.html#gabd4fbf6bf2ecfd1c248415c3d4b50104"> 1076</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR5_CRYPTOACN_POS                   7 </span></div><div class="line"><a name="l01077"></a><span class="lineno"><a class="line" href="group__RPU__TMR5.html#gacd03ef43d92df594d556c605b541e4a2"> 1077</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR5_CRYPTOACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR5_CRYPTOACN_POS)) </span></div><div class="line"><a name="l01079"></a><span class="lineno"><a class="line" href="group__RPU__TMR5.html#ga637d4ca9bc28f36b566bb9eb38f7cd35"> 1079</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR5_SDIOACN_POS                     8 </span></div><div class="line"><a name="l01080"></a><span class="lineno"><a class="line" href="group__RPU__TMR5.html#ga3fa9563c39f4f8cfcf2115f3c1880f5a"> 1080</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR5_SDIOACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR5_SDIOACN_POS)) </span></div><div class="line"><a name="l01090"></a><span class="lineno"><a class="line" href="group__RPU__HTIMER0.html#ga5d04bd438fba5d51efaf253b0214ae8a"> 1090</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_HTIMER0_DMA0ACN_POS                  0 </span></div><div class="line"><a name="l01091"></a><span class="lineno"><a class="line" href="group__RPU__HTIMER0.html#gadd9f591a0fda5ef13f9d5741b5d16274"> 1091</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_HTIMER0_DMA0ACN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_HTIMER0_DMA0ACN_POS)) </span></div><div class="line"><a name="l01093"></a><span class="lineno"><a class="line" href="group__RPU__HTIMER0.html#ga327c2175ff397a7846708dca6ca18166"> 1093</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_HTIMER0_DMA1ACN_POS                  1 </span></div><div class="line"><a name="l01094"></a><span class="lineno"><a class="line" href="group__RPU__HTIMER0.html#ga886b3b98f35b34f2dbe200777e2ef673"> 1094</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_HTIMER0_DMA1ACN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_HTIMER0_DMA1ACN_POS)) </span></div><div class="line"><a name="l01096"></a><span class="lineno"><a class="line" href="group__RPU__HTIMER0.html#ga9d2d1211238e3ab97a341ffd014d5e3b"> 1096</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_HTIMER0_USBACN_POS                   2 </span></div><div class="line"><a name="l01097"></a><span class="lineno"><a class="line" href="group__RPU__HTIMER0.html#gab624337a92db4d1ba7b2005f0e3f1ad5"> 1097</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_HTIMER0_USBACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_HTIMER0_USBACN_POS)) </span></div><div class="line"><a name="l01099"></a><span class="lineno"><a class="line" href="group__RPU__HTIMER0.html#ga7c3ad9652ddf06a9c4d5aa60d26e11a4"> 1099</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_HTIMER0_SYS0ACN_POS                  3 </span></div><div class="line"><a name="l01100"></a><span class="lineno"><a class="line" href="group__RPU__HTIMER0.html#gad7191b3a72ab400b85231beaf5bac6fa"> 1100</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_HTIMER0_SYS0ACN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_HTIMER0_SYS0ACN_POS)) </span></div><div class="line"><a name="l01102"></a><span class="lineno"><a class="line" href="group__RPU__HTIMER0.html#ga3c46bf5a1694451f7ae991db5b0089b3"> 1102</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_HTIMER0_SYS1ACN_POS                  4 </span></div><div class="line"><a name="l01103"></a><span class="lineno"><a class="line" href="group__RPU__HTIMER0.html#gaf7ad2c3ba7834099c11c9de833cafc13"> 1103</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_HTIMER0_SYS1ACN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_HTIMER0_SYS1ACN_POS)) </span></div><div class="line"><a name="l01105"></a><span class="lineno"><a class="line" href="group__RPU__HTIMER0.html#ga51b5b1457b91fdf9dcf6a8fa99d013ac"> 1105</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_HTIMER0_SDMADACN_POS                 5 </span></div><div class="line"><a name="l01106"></a><span class="lineno"><a class="line" href="group__RPU__HTIMER0.html#ga4db2bef15e456c7c8835a1e5a1b7095b"> 1106</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_HTIMER0_SDMADACN                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_HTIMER0_SDMADACN_POS)) </span></div><div class="line"><a name="l01108"></a><span class="lineno"><a class="line" href="group__RPU__HTIMER0.html#ga41e4ee76ebf0330a92ef331c33e03570"> 1108</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_HTIMER0_SDMAIACN_POS                 6 </span></div><div class="line"><a name="l01109"></a><span class="lineno"><a class="line" href="group__RPU__HTIMER0.html#ga1b63069ec866d33f50bc05524a677a51"> 1109</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_HTIMER0_SDMAIACN                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_HTIMER0_SDMAIACN_POS)) </span></div><div class="line"><a name="l01111"></a><span class="lineno"><a class="line" href="group__RPU__HTIMER0.html#ga7ba3cacfbce92112efbb07049b30f583"> 1111</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_HTIMER0_CRYPTOACN_POS                7 </span></div><div class="line"><a name="l01112"></a><span class="lineno"><a class="line" href="group__RPU__HTIMER0.html#ga4430f4643568c2586fff2fdb9eb4855b"> 1112</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_HTIMER0_CRYPTOACN                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_HTIMER0_CRYPTOACN_POS)) </span></div><div class="line"><a name="l01114"></a><span class="lineno"><a class="line" href="group__RPU__HTIMER0.html#gaba8af080229a589be7f740cc40dbc834"> 1114</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_HTIMER0_SDIOACN_POS                  8 </span></div><div class="line"><a name="l01115"></a><span class="lineno"><a class="line" href="group__RPU__HTIMER0.html#ga37ef8530632a8ee39fe933657597ab5d"> 1115</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_HTIMER0_SDIOACN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_HTIMER0_SDIOACN_POS)) </span></div><div class="line"><a name="l01125"></a><span class="lineno"><a class="line" href="group__RPU__HTIMER1.html#ga124cd2f28d464d3227e532aa644e4959"> 1125</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_HTIMER1_DMA0ACN_POS                  0 </span></div><div class="line"><a name="l01126"></a><span class="lineno"><a class="line" href="group__RPU__HTIMER1.html#ga9b86479d5b894501bafc5d2a7a8a3997"> 1126</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_HTIMER1_DMA0ACN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_HTIMER1_DMA0ACN_POS)) </span></div><div class="line"><a name="l01128"></a><span class="lineno"><a class="line" href="group__RPU__HTIMER1.html#gaa491f9b0b42bfb9e18c50533727da293"> 1128</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_HTIMER1_DMA1ACN_POS                  1 </span></div><div class="line"><a name="l01129"></a><span class="lineno"><a class="line" href="group__RPU__HTIMER1.html#gab32729a01924593862023c711be13454"> 1129</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_HTIMER1_DMA1ACN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_HTIMER1_DMA1ACN_POS)) </span></div><div class="line"><a name="l01131"></a><span class="lineno"><a class="line" href="group__RPU__HTIMER1.html#gae5147ec732997ee88a37ce67faefbf1e"> 1131</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_HTIMER1_USBACN_POS                   2 </span></div><div class="line"><a name="l01132"></a><span class="lineno"><a class="line" href="group__RPU__HTIMER1.html#ga139acf6899875b2160ae7d3ad169aa45"> 1132</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_HTIMER1_USBACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_HTIMER1_USBACN_POS)) </span></div><div class="line"><a name="l01134"></a><span class="lineno"><a class="line" href="group__RPU__HTIMER1.html#ga6ca8351efd86fd40a492ab7ae3d4afa0"> 1134</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_HTIMER1_SYS0ACN_POS                  3 </span></div><div class="line"><a name="l01135"></a><span class="lineno"><a class="line" href="group__RPU__HTIMER1.html#gae9ffe24f562d646fb727c238831e00bb"> 1135</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_HTIMER1_SYS0ACN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_HTIMER1_SYS0ACN_POS)) </span></div><div class="line"><a name="l01137"></a><span class="lineno"><a class="line" href="group__RPU__HTIMER1.html#gaff53d7b98a8cc36874391e9a0ee92296"> 1137</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_HTIMER1_SYS1ACN_POS                  4 </span></div><div class="line"><a name="l01138"></a><span class="lineno"><a class="line" href="group__RPU__HTIMER1.html#ga99890fe9ebf3334f9cd334c8bb6fa636"> 1138</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_HTIMER1_SYS1ACN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_HTIMER1_SYS1ACN_POS)) </span></div><div class="line"><a name="l01140"></a><span class="lineno"><a class="line" href="group__RPU__HTIMER1.html#ga4a8e45a3a9069e8dd63b8c243d0bf2f7"> 1140</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_HTIMER1_SDMADACN_POS                 5 </span></div><div class="line"><a name="l01141"></a><span class="lineno"><a class="line" href="group__RPU__HTIMER1.html#ga0d90df4402a0e0071f72e405a1f4da32"> 1141</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_HTIMER1_SDMADACN                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_HTIMER1_SDMADACN_POS)) </span></div><div class="line"><a name="l01143"></a><span class="lineno"><a class="line" href="group__RPU__HTIMER1.html#gaba5c8ad2cd144026b773b0a0a83aea9c"> 1143</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_HTIMER1_SDMAIACN_POS                 6 </span></div><div class="line"><a name="l01144"></a><span class="lineno"><a class="line" href="group__RPU__HTIMER1.html#ga20041e0ac4b00734efc4ae8f814a8003"> 1144</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_HTIMER1_SDMAIACN                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_HTIMER1_SDMAIACN_POS)) </span></div><div class="line"><a name="l01146"></a><span class="lineno"><a class="line" href="group__RPU__HTIMER1.html#ga3eb3360cbbb829e3eab8e3beb200eac6"> 1146</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_HTIMER1_CRYPTOACN_POS                7 </span></div><div class="line"><a name="l01147"></a><span class="lineno"><a class="line" href="group__RPU__HTIMER1.html#ga6ec6840e7f69453784aaccca2fcd3a2d"> 1147</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_HTIMER1_CRYPTOACN                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_HTIMER1_CRYPTOACN_POS)) </span></div><div class="line"><a name="l01149"></a><span class="lineno"><a class="line" href="group__RPU__HTIMER1.html#gab4857b5322ea1426eec70479ccc5b02e"> 1149</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_HTIMER1_SDIOACN_POS                  8 </span></div><div class="line"><a name="l01150"></a><span class="lineno"><a class="line" href="group__RPU__HTIMER1.html#gafa1dbcaa12cca9cdc355e69221f58553"> 1150</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_HTIMER1_SDIOACN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_HTIMER1_SDIOACN_POS)) </span></div><div class="line"><a name="l01160"></a><span class="lineno"><a class="line" href="group__RPU__I2C0.html#gab5a6d13046a52ee33a1e9c9638f987e6"> 1160</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C0_DMA0ACN_POS                     0 </span></div><div class="line"><a name="l01161"></a><span class="lineno"><a class="line" href="group__RPU__I2C0.html#ga852bb274fbfc05d53e6a8d24592efe80"> 1161</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C0_DMA0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_I2C0_DMA0ACN_POS)) </span></div><div class="line"><a name="l01163"></a><span class="lineno"><a class="line" href="group__RPU__I2C0.html#gaf60368e9b89cf3e677ff9192568dc155"> 1163</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C0_DMA1ACN_POS                     1 </span></div><div class="line"><a name="l01164"></a><span class="lineno"><a class="line" href="group__RPU__I2C0.html#ga097338fb9fb5e9c0c298148203e0114e"> 1164</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C0_DMA1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_I2C0_DMA1ACN_POS)) </span></div><div class="line"><a name="l01166"></a><span class="lineno"><a class="line" href="group__RPU__I2C0.html#gac1bc7785e792c0e4b60053991860b9e9"> 1166</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C0_USBACN_POS                      2 </span></div><div class="line"><a name="l01167"></a><span class="lineno"><a class="line" href="group__RPU__I2C0.html#gab345d58aa970e335f2e28ff3b2dba920"> 1167</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C0_USBACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_I2C0_USBACN_POS)) </span></div><div class="line"><a name="l01169"></a><span class="lineno"><a class="line" href="group__RPU__I2C0.html#ga488e402127afb60947f24b883607777c"> 1169</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C0_SYS0ACN_POS                     3 </span></div><div class="line"><a name="l01170"></a><span class="lineno"><a class="line" href="group__RPU__I2C0.html#gad8f3f43b24b1b47aa0b60cc173e4ea62"> 1170</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C0_SYS0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_I2C0_SYS0ACN_POS)) </span></div><div class="line"><a name="l01172"></a><span class="lineno"><a class="line" href="group__RPU__I2C0.html#ga79e0530b49d372b10e9436276600d4b2"> 1172</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C0_SYS1ACN_POS                     4 </span></div><div class="line"><a name="l01173"></a><span class="lineno"><a class="line" href="group__RPU__I2C0.html#gaff4a0ef445bdca6ff928c88af4ed7549"> 1173</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C0_SYS1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_I2C0_SYS1ACN_POS)) </span></div><div class="line"><a name="l01175"></a><span class="lineno"><a class="line" href="group__RPU__I2C0.html#ga936e94e8e6ed8fcf5f89f008f64b169b"> 1175</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C0_SDMADACN_POS                    5 </span></div><div class="line"><a name="l01176"></a><span class="lineno"><a class="line" href="group__RPU__I2C0.html#ga7993da3d9d058006a72c67313b230ca9"> 1176</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C0_SDMADACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_I2C0_SDMADACN_POS)) </span></div><div class="line"><a name="l01178"></a><span class="lineno"><a class="line" href="group__RPU__I2C0.html#ga64ef7666bd6e419bd331eaad5d15ee9f"> 1178</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C0_SDMAIACN_POS                    6 </span></div><div class="line"><a name="l01179"></a><span class="lineno"><a class="line" href="group__RPU__I2C0.html#ga513dbc62fabc4f35c7f14eec407daaef"> 1179</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C0_SDMAIACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_I2C0_SDMAIACN_POS)) </span></div><div class="line"><a name="l01181"></a><span class="lineno"><a class="line" href="group__RPU__I2C0.html#ga31fa9994c0b5b14ff8dadb40de3d8d4c"> 1181</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C0_CRYPTOACN_POS                   7 </span></div><div class="line"><a name="l01182"></a><span class="lineno"><a class="line" href="group__RPU__I2C0.html#ga0b6eeb3de01f63e773aa375a48a8eb83"> 1182</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C0_CRYPTOACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_I2C0_CRYPTOACN_POS)) </span></div><div class="line"><a name="l01184"></a><span class="lineno"><a class="line" href="group__RPU__I2C0.html#ga024c8da321305595600767c37cf0fbe6"> 1184</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C0_SDIOACN_POS                     8 </span></div><div class="line"><a name="l01185"></a><span class="lineno"><a class="line" href="group__RPU__I2C0.html#ga8fd71bbc95ebf87b1f1069fb7a0ae08f"> 1185</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C0_SDIOACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_I2C0_SDIOACN_POS)) </span></div><div class="line"><a name="l01195"></a><span class="lineno"><a class="line" href="group__RPU__I2C1.html#ga954c698c5e400056f605861513ac4417"> 1195</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C1_DMA0ACN_POS                     0 </span></div><div class="line"><a name="l01196"></a><span class="lineno"><a class="line" href="group__RPU__I2C1.html#ga90ccf969351ed8b00b19eef2a607c744"> 1196</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C1_DMA0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_I2C1_DMA0ACN_POS)) </span></div><div class="line"><a name="l01198"></a><span class="lineno"><a class="line" href="group__RPU__I2C1.html#ga6c5ca9741ad64dfcba3a4d4378ae1573"> 1198</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C1_DMA1ACN_POS                     1 </span></div><div class="line"><a name="l01199"></a><span class="lineno"><a class="line" href="group__RPU__I2C1.html#gac2ca54961298f0dda89a8a9b94e08650"> 1199</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C1_DMA1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_I2C1_DMA1ACN_POS)) </span></div><div class="line"><a name="l01201"></a><span class="lineno"><a class="line" href="group__RPU__I2C1.html#ga763151a1cec7fba8a7d4bea36103ca8e"> 1201</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C1_USBACN_POS                      2 </span></div><div class="line"><a name="l01202"></a><span class="lineno"><a class="line" href="group__RPU__I2C1.html#ga51b5f2aec47f5e7acb42a0a2b73b9def"> 1202</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C1_USBACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_I2C1_USBACN_POS)) </span></div><div class="line"><a name="l01204"></a><span class="lineno"><a class="line" href="group__RPU__I2C1.html#ga11720988b172db42743a6e69e396c6fe"> 1204</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C1_SYS0ACN_POS                     3 </span></div><div class="line"><a name="l01205"></a><span class="lineno"><a class="line" href="group__RPU__I2C1.html#ga190d179703d3224969124f9e1a0a3eff"> 1205</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C1_SYS0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_I2C1_SYS0ACN_POS)) </span></div><div class="line"><a name="l01207"></a><span class="lineno"><a class="line" href="group__RPU__I2C1.html#ga2525904ba19cba6934b9e1d6110dcf97"> 1207</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C1_SYS1ACN_POS                     4 </span></div><div class="line"><a name="l01208"></a><span class="lineno"><a class="line" href="group__RPU__I2C1.html#ga7000ba802bdacf8b27399064e3bb6320"> 1208</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C1_SYS1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_I2C1_SYS1ACN_POS)) </span></div><div class="line"><a name="l01210"></a><span class="lineno"><a class="line" href="group__RPU__I2C1.html#gaf07b0b2d43f85754aaf6a00353e5895a"> 1210</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C1_SDMADACN_POS                    5 </span></div><div class="line"><a name="l01211"></a><span class="lineno"><a class="line" href="group__RPU__I2C1.html#ga38a60eca96ded1a13588c49c3e2d7e46"> 1211</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C1_SDMADACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_I2C1_SDMADACN_POS)) </span></div><div class="line"><a name="l01213"></a><span class="lineno"><a class="line" href="group__RPU__I2C1.html#ga969b7169a93a3f338519b9a87cb35427"> 1213</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C1_SDMAIACN_POS                    6 </span></div><div class="line"><a name="l01214"></a><span class="lineno"><a class="line" href="group__RPU__I2C1.html#gabe9d889fbffcd5e6b81e321e093eaa69"> 1214</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C1_SDMAIACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_I2C1_SDMAIACN_POS)) </span></div><div class="line"><a name="l01216"></a><span class="lineno"><a class="line" href="group__RPU__I2C1.html#ga7960f0081cdcf42ffe960fc178319724"> 1216</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C1_CRYPTOACN_POS                   7 </span></div><div class="line"><a name="l01217"></a><span class="lineno"><a class="line" href="group__RPU__I2C1.html#ga024a00f0dfb9ced7620c7f1d2cb60840"> 1217</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C1_CRYPTOACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_I2C1_CRYPTOACN_POS)) </span></div><div class="line"><a name="l01219"></a><span class="lineno"><a class="line" href="group__RPU__I2C1.html#ga7ae97b7082f39e463b9ef25f0a3637fb"> 1219</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C1_SDIOACN_POS                     8 </span></div><div class="line"><a name="l01220"></a><span class="lineno"><a class="line" href="group__RPU__I2C1.html#ga492ca14cd7517248592918f8f383e585"> 1220</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C1_SDIOACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_I2C1_SDIOACN_POS)) </span></div><div class="line"><a name="l01230"></a><span class="lineno"><a class="line" href="group__RPU__I2C2.html#ga186ab7ed870fa54b8c7b43c531099bb1"> 1230</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C2_DMA0ACN_POS                     0 </span></div><div class="line"><a name="l01231"></a><span class="lineno"><a class="line" href="group__RPU__I2C2.html#ga7ab1aec29666da4c4bde43e01b69111e"> 1231</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C2_DMA0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_I2C2_DMA0ACN_POS)) </span></div><div class="line"><a name="l01233"></a><span class="lineno"><a class="line" href="group__RPU__I2C2.html#gaffb8b5e66e59c0890d83b5a6d9568319"> 1233</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C2_DMA1ACN_POS                     1 </span></div><div class="line"><a name="l01234"></a><span class="lineno"><a class="line" href="group__RPU__I2C2.html#ga31f27bf3e68614f5256aa3368aa7826d"> 1234</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C2_DMA1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_I2C2_DMA1ACN_POS)) </span></div><div class="line"><a name="l01236"></a><span class="lineno"><a class="line" href="group__RPU__I2C2.html#gaf95deed6bf79b569c50a6663619941d4"> 1236</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C2_USBACN_POS                      2 </span></div><div class="line"><a name="l01237"></a><span class="lineno"><a class="line" href="group__RPU__I2C2.html#ga8004d393be46f7c03b156fb8a500deee"> 1237</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C2_USBACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_I2C2_USBACN_POS)) </span></div><div class="line"><a name="l01239"></a><span class="lineno"><a class="line" href="group__RPU__I2C2.html#ga3f3fa4c1ddcd5e74761d8355488b2523"> 1239</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C2_SYS0ACN_POS                     3 </span></div><div class="line"><a name="l01240"></a><span class="lineno"><a class="line" href="group__RPU__I2C2.html#gad9d9848be64adf7b07f53a6d11ce3710"> 1240</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C2_SYS0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_I2C2_SYS0ACN_POS)) </span></div><div class="line"><a name="l01242"></a><span class="lineno"><a class="line" href="group__RPU__I2C2.html#ga2f6b655e23df9e76a634cf8b2c25611a"> 1242</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C2_SYS1ACN_POS                     4 </span></div><div class="line"><a name="l01243"></a><span class="lineno"><a class="line" href="group__RPU__I2C2.html#ga3279ae5d810fd3b8bb8b29708bf92cf1"> 1243</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C2_SYS1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_I2C2_SYS1ACN_POS)) </span></div><div class="line"><a name="l01245"></a><span class="lineno"><a class="line" href="group__RPU__I2C2.html#gae0e22cacb1f8187478b41cb8f3cbcaf0"> 1245</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C2_SDMADACN_POS                    5 </span></div><div class="line"><a name="l01246"></a><span class="lineno"><a class="line" href="group__RPU__I2C2.html#ga40fcd6ecb8d6e697d21d40f657ca9851"> 1246</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C2_SDMADACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_I2C2_SDMADACN_POS)) </span></div><div class="line"><a name="l01248"></a><span class="lineno"><a class="line" href="group__RPU__I2C2.html#ga1cea10c46dc79ba986d70aa74bade320"> 1248</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C2_SDMAIACN_POS                    6 </span></div><div class="line"><a name="l01249"></a><span class="lineno"><a class="line" href="group__RPU__I2C2.html#gafea52d1a321a4c6cca475766b9a8c9d1"> 1249</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C2_SDMAIACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_I2C2_SDMAIACN_POS)) </span></div><div class="line"><a name="l01251"></a><span class="lineno"><a class="line" href="group__RPU__I2C2.html#ga8c3f68d0e0d8021d6af3043f35f08562"> 1251</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C2_CRYPTOACN_POS                   7 </span></div><div class="line"><a name="l01252"></a><span class="lineno"><a class="line" href="group__RPU__I2C2.html#ga9b598092254bb4287f123fc878879dcc"> 1252</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C2_CRYPTOACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_I2C2_CRYPTOACN_POS)) </span></div><div class="line"><a name="l01254"></a><span class="lineno"><a class="line" href="group__RPU__I2C2.html#gaa9c02fa0735a998dcdcf89d824689e5e"> 1254</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C2_SDIOACN_POS                     8 </span></div><div class="line"><a name="l01255"></a><span class="lineno"><a class="line" href="group__RPU__I2C2.html#ga36f610e4b6698657571271a48b5f3f35"> 1255</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C2_SDIOACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_I2C2_SDIOACN_POS)) </span></div><div class="line"><a name="l01265"></a><span class="lineno"><a class="line" href="group__RPU__SPIXIPM.html#gac656495ce64ea58e4f7dd215d9ae7855"> 1265</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXIPM_DMA0ACN_POS                  0 </span></div><div class="line"><a name="l01266"></a><span class="lineno"><a class="line" href="group__RPU__SPIXIPM.html#ga259882da134d52d512447e3d34fdb92c"> 1266</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXIPM_DMA0ACN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXIPM_DMA0ACN_POS)) </span></div><div class="line"><a name="l01268"></a><span class="lineno"><a class="line" href="group__RPU__SPIXIPM.html#ga7e7bead4f6061f87e906a25961f60c76"> 1268</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXIPM_DMA1ACN_POS                  1 </span></div><div class="line"><a name="l01269"></a><span class="lineno"><a class="line" href="group__RPU__SPIXIPM.html#ga15bfeabddc6eafebe90929a7989d0c24"> 1269</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXIPM_DMA1ACN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXIPM_DMA1ACN_POS)) </span></div><div class="line"><a name="l01271"></a><span class="lineno"><a class="line" href="group__RPU__SPIXIPM.html#ga014a76b9162e044631ae65e2eb00b692"> 1271</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXIPM_USBACN_POS                   2 </span></div><div class="line"><a name="l01272"></a><span class="lineno"><a class="line" href="group__RPU__SPIXIPM.html#ga37f4b4bf6ff9b80cd8d534742a650cea"> 1272</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXIPM_USBACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXIPM_USBACN_POS)) </span></div><div class="line"><a name="l01274"></a><span class="lineno"><a class="line" href="group__RPU__SPIXIPM.html#ga5319959709abb4475e96b9751d8ad65b"> 1274</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXIPM_SYS0ACN_POS                  3 </span></div><div class="line"><a name="l01275"></a><span class="lineno"><a class="line" href="group__RPU__SPIXIPM.html#gabd53ec58d6b5cf144ea5e338896e0ed6"> 1275</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXIPM_SYS0ACN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXIPM_SYS0ACN_POS)) </span></div><div class="line"><a name="l01277"></a><span class="lineno"><a class="line" href="group__RPU__SPIXIPM.html#gacfdbd7505b34a0c20bb54e95144fb9f9"> 1277</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXIPM_SYS1ACN_POS                  4 </span></div><div class="line"><a name="l01278"></a><span class="lineno"><a class="line" href="group__RPU__SPIXIPM.html#ga946404a738ea456c4fcac3f481966b5a"> 1278</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXIPM_SYS1ACN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXIPM_SYS1ACN_POS)) </span></div><div class="line"><a name="l01280"></a><span class="lineno"><a class="line" href="group__RPU__SPIXIPM.html#ga418bfa764405ab27e92262466f2fd208"> 1280</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXIPM_SDMADACN_POS                 5 </span></div><div class="line"><a name="l01281"></a><span class="lineno"><a class="line" href="group__RPU__SPIXIPM.html#ga671a9468948fe46e4a2e74f13421b257"> 1281</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXIPM_SDMADACN                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXIPM_SDMADACN_POS)) </span></div><div class="line"><a name="l01283"></a><span class="lineno"><a class="line" href="group__RPU__SPIXIPM.html#ga9ed542e26ca9540dbb982f9bd796d6e6"> 1283</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXIPM_SDMAIACN_POS                 6 </span></div><div class="line"><a name="l01284"></a><span class="lineno"><a class="line" href="group__RPU__SPIXIPM.html#ga96816f7a363d170317e2924c862500d8"> 1284</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXIPM_SDMAIACN                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXIPM_SDMAIACN_POS)) </span></div><div class="line"><a name="l01286"></a><span class="lineno"><a class="line" href="group__RPU__SPIXIPM.html#gac55a05a509762f5ad20d871bda730d1b"> 1286</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXIPM_CRYPTOACN_POS                7 </span></div><div class="line"><a name="l01287"></a><span class="lineno"><a class="line" href="group__RPU__SPIXIPM.html#ga80adca710beba66bcdd2ce45027d25a4"> 1287</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXIPM_CRYPTOACN                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXIPM_CRYPTOACN_POS)) </span></div><div class="line"><a name="l01289"></a><span class="lineno"><a class="line" href="group__RPU__SPIXIPM.html#ga7442c4c58bc461d0ea280f3b286bec06"> 1289</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXIPM_SDIOACN_POS                  8 </span></div><div class="line"><a name="l01290"></a><span class="lineno"><a class="line" href="group__RPU__SPIXIPM.html#gad40d67b1326f84f2bda212a8f2c70c71"> 1290</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXIPM_SDIOACN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXIPM_SDIOACN_POS)) </span></div><div class="line"><a name="l01300"></a><span class="lineno"><a class="line" href="group__RPU__SPIXIPMC.html#ga5ce2b6ddbaf7e59b39a2b44f862e7655"> 1300</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXIPMC_DMA0ACN_POS                 0 </span></div><div class="line"><a name="l01301"></a><span class="lineno"><a class="line" href="group__RPU__SPIXIPMC.html#ga3b5950f60a389df10fdb1ca150c87e3f"> 1301</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXIPMC_DMA0ACN                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXIPMC_DMA0ACN_POS)) </span></div><div class="line"><a name="l01303"></a><span class="lineno"><a class="line" href="group__RPU__SPIXIPMC.html#ga816cd413caf31d69bc2b14db4a5b1387"> 1303</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXIPMC_DMA1ACN_POS                 1 </span></div><div class="line"><a name="l01304"></a><span class="lineno"><a class="line" href="group__RPU__SPIXIPMC.html#gaedc1fc10fc1cfc1c92770c1b3575d496"> 1304</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXIPMC_DMA1ACN                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXIPMC_DMA1ACN_POS)) </span></div><div class="line"><a name="l01306"></a><span class="lineno"><a class="line" href="group__RPU__SPIXIPMC.html#ga4b7a5013315f2e809aaa3097f36e1126"> 1306</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXIPMC_USBACN_POS                  2 </span></div><div class="line"><a name="l01307"></a><span class="lineno"><a class="line" href="group__RPU__SPIXIPMC.html#gaa1a76dec2f9e5d65d60a193f4ab38be7"> 1307</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXIPMC_USBACN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXIPMC_USBACN_POS)) </span></div><div class="line"><a name="l01309"></a><span class="lineno"><a class="line" href="group__RPU__SPIXIPMC.html#gaf8d9485347d095a426bdd280ebdc0d90"> 1309</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXIPMC_SYS0ACN_POS                 3 </span></div><div class="line"><a name="l01310"></a><span class="lineno"><a class="line" href="group__RPU__SPIXIPMC.html#ga8a4912d1832a6c5d4b878117fb0232ea"> 1310</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXIPMC_SYS0ACN                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXIPMC_SYS0ACN_POS)) </span></div><div class="line"><a name="l01312"></a><span class="lineno"><a class="line" href="group__RPU__SPIXIPMC.html#ga660b2ef8c8ad8677786daa3b45fcdbad"> 1312</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXIPMC_SYS1ACN_POS                 4 </span></div><div class="line"><a name="l01313"></a><span class="lineno"><a class="line" href="group__RPU__SPIXIPMC.html#gaad3480699ff964c6b8618c8e90e4d2e0"> 1313</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXIPMC_SYS1ACN                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXIPMC_SYS1ACN_POS)) </span></div><div class="line"><a name="l01315"></a><span class="lineno"><a class="line" href="group__RPU__SPIXIPMC.html#ga72620f426935c7a907c78ea3a9852fca"> 1315</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXIPMC_SDMADACN_POS                5 </span></div><div class="line"><a name="l01316"></a><span class="lineno"><a class="line" href="group__RPU__SPIXIPMC.html#gab763d50705bebda205c6f1dbb9dc3ee3"> 1316</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXIPMC_SDMADACN                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXIPMC_SDMADACN_POS)) </span></div><div class="line"><a name="l01318"></a><span class="lineno"><a class="line" href="group__RPU__SPIXIPMC.html#gaaffe93903f1f7bfcf80b17aa961fd0f7"> 1318</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXIPMC_SDMAIACN_POS                6 </span></div><div class="line"><a name="l01319"></a><span class="lineno"><a class="line" href="group__RPU__SPIXIPMC.html#gafd77d31cf7b7aaf53a5af3ec63123585"> 1319</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXIPMC_SDMAIACN                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXIPMC_SDMAIACN_POS)) </span></div><div class="line"><a name="l01321"></a><span class="lineno"><a class="line" href="group__RPU__SPIXIPMC.html#gab6e444e8f97aa164ce6d6e1e9061b49e"> 1321</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXIPMC_CRYPTOACN_POS               7 </span></div><div class="line"><a name="l01322"></a><span class="lineno"><a class="line" href="group__RPU__SPIXIPMC.html#ga44a11431a568f92dc74c87e76aa4eff5"> 1322</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXIPMC_CRYPTOACN                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXIPMC_CRYPTOACN_POS)) </span></div><div class="line"><a name="l01324"></a><span class="lineno"><a class="line" href="group__RPU__SPIXIPMC.html#gaddf7e9d7a4036f05855ac692e6f5a244"> 1324</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXIPMC_SDIOACN_POS                 8 </span></div><div class="line"><a name="l01325"></a><span class="lineno"><a class="line" href="group__RPU__SPIXIPMC.html#ga5f27f60cde647cf697e129f77688fc8e"> 1325</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXIPMC_SDIOACN                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXIPMC_SDIOACN_POS)) </span></div><div class="line"><a name="l01335"></a><span class="lineno"><a class="line" href="group__RPU__DMA0.html#gaaac30a92418dc6b8a994a0b4e4cbd1e0"> 1335</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DMA0_DMA0ACN_POS                     0 </span></div><div class="line"><a name="l01336"></a><span class="lineno"><a class="line" href="group__RPU__DMA0.html#gaa072bec83f56706b4024cda91e6c8cc0"> 1336</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DMA0_DMA0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_DMA0_DMA0ACN_POS)) </span></div><div class="line"><a name="l01338"></a><span class="lineno"><a class="line" href="group__RPU__DMA0.html#gacff6b95c9815e786960623252d9b9071"> 1338</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DMA0_DMA1ACN_POS                     1 </span></div><div class="line"><a name="l01339"></a><span class="lineno"><a class="line" href="group__RPU__DMA0.html#ga39714c9edf98bb6562368dfdec4b1a16"> 1339</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DMA0_DMA1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_DMA0_DMA1ACN_POS)) </span></div><div class="line"><a name="l01341"></a><span class="lineno"><a class="line" href="group__RPU__DMA0.html#ga4cc8a106385ce0bd2ded879af432216a"> 1341</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DMA0_USBACN_POS                      2 </span></div><div class="line"><a name="l01342"></a><span class="lineno"><a class="line" href="group__RPU__DMA0.html#ga6257eab00fd2c882f129a9913847ca86"> 1342</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DMA0_USBACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_DMA0_USBACN_POS)) </span></div><div class="line"><a name="l01344"></a><span class="lineno"><a class="line" href="group__RPU__DMA0.html#ga44be5d94765c607470bc69558159bf84"> 1344</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DMA0_SYS0ACN_POS                     3 </span></div><div class="line"><a name="l01345"></a><span class="lineno"><a class="line" href="group__RPU__DMA0.html#gab3eb118a820424bf722bbe0c6d069c7a"> 1345</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DMA0_SYS0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_DMA0_SYS0ACN_POS)) </span></div><div class="line"><a name="l01347"></a><span class="lineno"><a class="line" href="group__RPU__DMA0.html#gaf0aa86ee311f767b60eb1eeefc76dd04"> 1347</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DMA0_SYS1ACN_POS                     4 </span></div><div class="line"><a name="l01348"></a><span class="lineno"><a class="line" href="group__RPU__DMA0.html#ga6cb40140bb0bbef7f5c3618305a83cc7"> 1348</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DMA0_SYS1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_DMA0_SYS1ACN_POS)) </span></div><div class="line"><a name="l01350"></a><span class="lineno"><a class="line" href="group__RPU__DMA0.html#ga3b32064707683b554534ec2f5e515c31"> 1350</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DMA0_SDMADACN_POS                    5 </span></div><div class="line"><a name="l01351"></a><span class="lineno"><a class="line" href="group__RPU__DMA0.html#ga7f44a7929a23fc2e2bc80cf1abd89da9"> 1351</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DMA0_SDMADACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_DMA0_SDMADACN_POS)) </span></div><div class="line"><a name="l01353"></a><span class="lineno"><a class="line" href="group__RPU__DMA0.html#ga8dd41e25f4cfd14ed40259c62752dd13"> 1353</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DMA0_SDMAIACN_POS                    6 </span></div><div class="line"><a name="l01354"></a><span class="lineno"><a class="line" href="group__RPU__DMA0.html#ga8cfa5b0fdbed7f5c96a9a303a384a47e"> 1354</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DMA0_SDMAIACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_DMA0_SDMAIACN_POS)) </span></div><div class="line"><a name="l01356"></a><span class="lineno"><a class="line" href="group__RPU__DMA0.html#gaaae657c5e6d1520064298045dfa5311d"> 1356</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DMA0_CRYPTOACN_POS                   7 </span></div><div class="line"><a name="l01357"></a><span class="lineno"><a class="line" href="group__RPU__DMA0.html#gaef76eea2e0e85c6750ecc24478097f35"> 1357</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DMA0_CRYPTOACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_DMA0_CRYPTOACN_POS)) </span></div><div class="line"><a name="l01359"></a><span class="lineno"><a class="line" href="group__RPU__DMA0.html#gaff2b33395677f6e2281d5cf65c3aa4b7"> 1359</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DMA0_SDIOACN_POS                     8 </span></div><div class="line"><a name="l01360"></a><span class="lineno"><a class="line" href="group__RPU__DMA0.html#gaf2ff1a705aa4a4dd9e7b7ef4c2bbd8ff"> 1360</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DMA0_SDIOACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_DMA0_SDIOACN_POS)) </span></div><div class="line"><a name="l01370"></a><span class="lineno"><a class="line" href="group__RPU__FLC0.html#ga0d250b554193a0d57f0e62d63be440dd"> 1370</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FLC0_DMA0ACN_POS                     0 </span></div><div class="line"><a name="l01371"></a><span class="lineno"><a class="line" href="group__RPU__FLC0.html#ga1e49c14ffcaba30bc1a14176213cac75"> 1371</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FLC0_DMA0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_FLC0_DMA0ACN_POS)) </span></div><div class="line"><a name="l01373"></a><span class="lineno"><a class="line" href="group__RPU__FLC0.html#ga4d9d6df5ca77135cbc7943a6c8cc5f39"> 1373</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FLC0_DMA1ACN_POS                     1 </span></div><div class="line"><a name="l01374"></a><span class="lineno"><a class="line" href="group__RPU__FLC0.html#gad338eb72bdafb8ce48cf37c81ab553a1"> 1374</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FLC0_DMA1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_FLC0_DMA1ACN_POS)) </span></div><div class="line"><a name="l01376"></a><span class="lineno"><a class="line" href="group__RPU__FLC0.html#ga38982917eb333ef90000d735dea48ead"> 1376</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FLC0_USBACN_POS                      2 </span></div><div class="line"><a name="l01377"></a><span class="lineno"><a class="line" href="group__RPU__FLC0.html#ga3ea22a69095779bdd25d389004e33743"> 1377</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FLC0_USBACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_FLC0_USBACN_POS)) </span></div><div class="line"><a name="l01379"></a><span class="lineno"><a class="line" href="group__RPU__FLC0.html#ga9cb71197ed95733ddc5a73b22e1bb5d9"> 1379</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FLC0_SYS0ACN_POS                     3 </span></div><div class="line"><a name="l01380"></a><span class="lineno"><a class="line" href="group__RPU__FLC0.html#gab2555af18790432df380966e668d235a"> 1380</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FLC0_SYS0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_FLC0_SYS0ACN_POS)) </span></div><div class="line"><a name="l01382"></a><span class="lineno"><a class="line" href="group__RPU__FLC0.html#ga8c4efafca2aa49e4f50b482a8b6dc4b5"> 1382</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FLC0_SYS1ACN_POS                     4 </span></div><div class="line"><a name="l01383"></a><span class="lineno"><a class="line" href="group__RPU__FLC0.html#ga9e0a8bafccf0ecc3112b1f4e12f77a34"> 1383</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FLC0_SYS1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_FLC0_SYS1ACN_POS)) </span></div><div class="line"><a name="l01385"></a><span class="lineno"><a class="line" href="group__RPU__FLC0.html#ga90a92f715126046d8466ec783a978e06"> 1385</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FLC0_SDMADACN_POS                    5 </span></div><div class="line"><a name="l01386"></a><span class="lineno"><a class="line" href="group__RPU__FLC0.html#ga2b2ab5335365fa64f291e864af2baefc"> 1386</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FLC0_SDMADACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_FLC0_SDMADACN_POS)) </span></div><div class="line"><a name="l01388"></a><span class="lineno"><a class="line" href="group__RPU__FLC0.html#ga0fe9606419f294f7e10b684e1772399a"> 1388</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FLC0_SDMAIACN_POS                    6 </span></div><div class="line"><a name="l01389"></a><span class="lineno"><a class="line" href="group__RPU__FLC0.html#ga4a2798163095e8eb618b9f7943ec6199"> 1389</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FLC0_SDMAIACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_FLC0_SDMAIACN_POS)) </span></div><div class="line"><a name="l01391"></a><span class="lineno"><a class="line" href="group__RPU__FLC0.html#ga1774245cfdc9097cdf293d1a146a9ee1"> 1391</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FLC0_CRYPTOACN_POS                   7 </span></div><div class="line"><a name="l01392"></a><span class="lineno"><a class="line" href="group__RPU__FLC0.html#ga62be6a54525bc94528bb38afc1da8993"> 1392</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FLC0_CRYPTOACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_FLC0_CRYPTOACN_POS)) </span></div><div class="line"><a name="l01394"></a><span class="lineno"><a class="line" href="group__RPU__FLC0.html#ga0b19160276cddb01fc5cb1351f845193"> 1394</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FLC0_SDIOACN_POS                     8 </span></div><div class="line"><a name="l01395"></a><span class="lineno"><a class="line" href="group__RPU__FLC0.html#gaba940b1bf7c68cd22710ff453874a9f6"> 1395</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FLC0_SDIOACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_FLC0_SDIOACN_POS)) </span></div><div class="line"><a name="l01405"></a><span class="lineno"><a class="line" href="group__RPU__FLC1.html#ga9e71d13c36a918630ea5513a4eaf7b67"> 1405</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FLC1_DMA0ACN_POS                     0 </span></div><div class="line"><a name="l01406"></a><span class="lineno"><a class="line" href="group__RPU__FLC1.html#ga4da14dac3bbd913f7817fa4465cc3feb"> 1406</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FLC1_DMA0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_FLC1_DMA0ACN_POS)) </span></div><div class="line"><a name="l01408"></a><span class="lineno"><a class="line" href="group__RPU__FLC1.html#ga6cb43ab8a3a65bee299dde641f81bb33"> 1408</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FLC1_DMA1ACN_POS                     1 </span></div><div class="line"><a name="l01409"></a><span class="lineno"><a class="line" href="group__RPU__FLC1.html#ga2158e80541f33bc29a78e183f05be3e4"> 1409</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FLC1_DMA1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_FLC1_DMA1ACN_POS)) </span></div><div class="line"><a name="l01411"></a><span class="lineno"><a class="line" href="group__RPU__FLC1.html#gaf4a3aa53bbe8f54be86eed324a1f5f06"> 1411</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FLC1_USBACN_POS                      2 </span></div><div class="line"><a name="l01412"></a><span class="lineno"><a class="line" href="group__RPU__FLC1.html#ga63f3535ec4b7c0df9637fc0c7a9bc5f7"> 1412</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FLC1_USBACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_FLC1_USBACN_POS)) </span></div><div class="line"><a name="l01414"></a><span class="lineno"><a class="line" href="group__RPU__FLC1.html#ga93610f5e8de8f84db7ec15d61c8d0e94"> 1414</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FLC1_SYS0ACN_POS                     3 </span></div><div class="line"><a name="l01415"></a><span class="lineno"><a class="line" href="group__RPU__FLC1.html#ga928c96df4296255ed9112be9e2e4844a"> 1415</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FLC1_SYS0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_FLC1_SYS0ACN_POS)) </span></div><div class="line"><a name="l01417"></a><span class="lineno"><a class="line" href="group__RPU__FLC1.html#ga167b22530aca9c15261bd709a4b1bc8c"> 1417</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FLC1_SYS1ACN_POS                     4 </span></div><div class="line"><a name="l01418"></a><span class="lineno"><a class="line" href="group__RPU__FLC1.html#gaa990eab68b110b8dc7a479c167ba7bae"> 1418</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FLC1_SYS1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_FLC1_SYS1ACN_POS)) </span></div><div class="line"><a name="l01420"></a><span class="lineno"><a class="line" href="group__RPU__FLC1.html#ga00aca77c11c7f2b9e9cfef0cb6c07cf5"> 1420</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FLC1_SDMADACN_POS                    5 </span></div><div class="line"><a name="l01421"></a><span class="lineno"><a class="line" href="group__RPU__FLC1.html#gaf10a0446e0e869266d0897ccdc220655"> 1421</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FLC1_SDMADACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_FLC1_SDMADACN_POS)) </span></div><div class="line"><a name="l01423"></a><span class="lineno"><a class="line" href="group__RPU__FLC1.html#ga7d68d92ff0bad4cc72c6fcfdc493998f"> 1423</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FLC1_SDMAIACN_POS                    6 </span></div><div class="line"><a name="l01424"></a><span class="lineno"><a class="line" href="group__RPU__FLC1.html#ga6b07f10878bc57e3697a3d88b84f35a7"> 1424</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FLC1_SDMAIACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_FLC1_SDMAIACN_POS)) </span></div><div class="line"><a name="l01426"></a><span class="lineno"><a class="line" href="group__RPU__FLC1.html#ga8eed358f70642c60964178435b5098ab"> 1426</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FLC1_CRYPTOACN_POS                   7 </span></div><div class="line"><a name="l01427"></a><span class="lineno"><a class="line" href="group__RPU__FLC1.html#gac5f1220fb91df2ddab070e4ded809daa"> 1427</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FLC1_CRYPTOACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_FLC1_CRYPTOACN_POS)) </span></div><div class="line"><a name="l01429"></a><span class="lineno"><a class="line" href="group__RPU__FLC1.html#ga4b4ed47f882b81512ec0e9b9107a9ca4"> 1429</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FLC1_SDIOACN_POS                     8 </span></div><div class="line"><a name="l01430"></a><span class="lineno"><a class="line" href="group__RPU__FLC1.html#ga55befb13e027b35f4b50860a4c50200e"> 1430</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FLC1_SDIOACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_FLC1_SDIOACN_POS)) </span></div><div class="line"><a name="l01440"></a><span class="lineno"><a class="line" href="group__RPU__ICACHE0.html#gaa92d59993107cf31c3b19b2b1bbf1978"> 1440</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICACHE0_DMA0ACN_POS                  0 </span></div><div class="line"><a name="l01441"></a><span class="lineno"><a class="line" href="group__RPU__ICACHE0.html#ga38ca7fdc6bfe68ce4bf3bfb16923b7e1"> 1441</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICACHE0_DMA0ACN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_ICACHE0_DMA0ACN_POS)) </span></div><div class="line"><a name="l01443"></a><span class="lineno"><a class="line" href="group__RPU__ICACHE0.html#ga2d7c037f32526c65fedb2888aa513cd6"> 1443</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICACHE0_DMA1ACN_POS                  1 </span></div><div class="line"><a name="l01444"></a><span class="lineno"><a class="line" href="group__RPU__ICACHE0.html#ga1b9b09e5b86a06dc69e29af635eaaad6"> 1444</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICACHE0_DMA1ACN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_ICACHE0_DMA1ACN_POS)) </span></div><div class="line"><a name="l01446"></a><span class="lineno"><a class="line" href="group__RPU__ICACHE0.html#ga1386886891900deffe66d0ab6151a902"> 1446</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICACHE0_USBACN_POS                   2 </span></div><div class="line"><a name="l01447"></a><span class="lineno"><a class="line" href="group__RPU__ICACHE0.html#gabb2687e9524b32ff78614fab066897fa"> 1447</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICACHE0_USBACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_ICACHE0_USBACN_POS)) </span></div><div class="line"><a name="l01449"></a><span class="lineno"><a class="line" href="group__RPU__ICACHE0.html#gae613f2f59bd4391abaf889bd3c318788"> 1449</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICACHE0_SYS0ACN_POS                  3 </span></div><div class="line"><a name="l01450"></a><span class="lineno"><a class="line" href="group__RPU__ICACHE0.html#gac98cd90a6c5c7f4a5516e0e98d336780"> 1450</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICACHE0_SYS0ACN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_ICACHE0_SYS0ACN_POS)) </span></div><div class="line"><a name="l01452"></a><span class="lineno"><a class="line" href="group__RPU__ICACHE0.html#ga459ccc4007818918aca5ee0d0d3d029d"> 1452</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICACHE0_SYS1ACN_POS                  4 </span></div><div class="line"><a name="l01453"></a><span class="lineno"><a class="line" href="group__RPU__ICACHE0.html#ga9364ad6d94c58aa67969edf4554e6170"> 1453</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICACHE0_SYS1ACN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_ICACHE0_SYS1ACN_POS)) </span></div><div class="line"><a name="l01455"></a><span class="lineno"><a class="line" href="group__RPU__ICACHE0.html#gac6df480322a5cc646694494cace8b30c"> 1455</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICACHE0_SDMADACN_POS                 5 </span></div><div class="line"><a name="l01456"></a><span class="lineno"><a class="line" href="group__RPU__ICACHE0.html#ga52927b05eef9ac9b0f37ed177f252c3e"> 1456</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICACHE0_SDMADACN                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_ICACHE0_SDMADACN_POS)) </span></div><div class="line"><a name="l01458"></a><span class="lineno"><a class="line" href="group__RPU__ICACHE0.html#ga81bb69bcb7a4988b54600606a1b131b1"> 1458</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICACHE0_SDMAIACN_POS                 6 </span></div><div class="line"><a name="l01459"></a><span class="lineno"><a class="line" href="group__RPU__ICACHE0.html#ga8ef2a31a0b4212cc165a651f70fe0992"> 1459</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICACHE0_SDMAIACN                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_ICACHE0_SDMAIACN_POS)) </span></div><div class="line"><a name="l01461"></a><span class="lineno"><a class="line" href="group__RPU__ICACHE0.html#ga8e62e909516dce35767aa1349b324097"> 1461</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICACHE0_CRYPTOACN_POS                7 </span></div><div class="line"><a name="l01462"></a><span class="lineno"><a class="line" href="group__RPU__ICACHE0.html#ga7b9c751a701253c58ec0e36edbf45648"> 1462</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICACHE0_CRYPTOACN                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_ICACHE0_CRYPTOACN_POS)) </span></div><div class="line"><a name="l01464"></a><span class="lineno"><a class="line" href="group__RPU__ICACHE0.html#ga53a8127bd074b26c73668d1f60bfd9ec"> 1464</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICACHE0_SDIOACN_POS                  8 </span></div><div class="line"><a name="l01465"></a><span class="lineno"><a class="line" href="group__RPU__ICACHE0.html#ga726a13c55ff80792a6f52b9aa48dc3cb"> 1465</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICACHE0_SDIOACN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_ICACHE0_SDIOACN_POS)) </span></div><div class="line"><a name="l01475"></a><span class="lineno"><a class="line" href="group__RPU__ICACHE1.html#ga74c63e4931ca09f6211c7655c611b602"> 1475</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICACHE1_DMA0ACN_POS                  0 </span></div><div class="line"><a name="l01476"></a><span class="lineno"><a class="line" href="group__RPU__ICACHE1.html#ga5d847ca04ea992f47101b1cb0d52dc23"> 1476</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICACHE1_DMA0ACN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_ICACHE1_DMA0ACN_POS)) </span></div><div class="line"><a name="l01478"></a><span class="lineno"><a class="line" href="group__RPU__ICACHE1.html#gaac2b600efc62a447933f1c7ecfd045c3"> 1478</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICACHE1_DMA1ACN_POS                  1 </span></div><div class="line"><a name="l01479"></a><span class="lineno"><a class="line" href="group__RPU__ICACHE1.html#ga0b6e3523f7e744ef80b13cd68e45c80b"> 1479</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICACHE1_DMA1ACN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_ICACHE1_DMA1ACN_POS)) </span></div><div class="line"><a name="l01481"></a><span class="lineno"><a class="line" href="group__RPU__ICACHE1.html#ga71bf98a2c8825d2c03455eb89e64a1d4"> 1481</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICACHE1_USBACN_POS                   2 </span></div><div class="line"><a name="l01482"></a><span class="lineno"><a class="line" href="group__RPU__ICACHE1.html#ga7e02a158d9d35b731dc48c6258bfb860"> 1482</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICACHE1_USBACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_ICACHE1_USBACN_POS)) </span></div><div class="line"><a name="l01484"></a><span class="lineno"><a class="line" href="group__RPU__ICACHE1.html#ga6bc385ed7a2450b15834c3078205836b"> 1484</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICACHE1_SYS0ACN_POS                  3 </span></div><div class="line"><a name="l01485"></a><span class="lineno"><a class="line" href="group__RPU__ICACHE1.html#ga6cca64135be6b271d6f635ca7b5a2059"> 1485</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICACHE1_SYS0ACN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_ICACHE1_SYS0ACN_POS)) </span></div><div class="line"><a name="l01487"></a><span class="lineno"><a class="line" href="group__RPU__ICACHE1.html#ga3967f95b1369ff05c46e8f3cb2dedfd6"> 1487</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICACHE1_SYS1ACN_POS                  4 </span></div><div class="line"><a name="l01488"></a><span class="lineno"><a class="line" href="group__RPU__ICACHE1.html#ga340cbcc482594dddfe9d9cd525837c21"> 1488</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICACHE1_SYS1ACN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_ICACHE1_SYS1ACN_POS)) </span></div><div class="line"><a name="l01490"></a><span class="lineno"><a class="line" href="group__RPU__ICACHE1.html#ga0025616975e3c3a65915513efd26d9d1"> 1490</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICACHE1_SDMADACN_POS                 5 </span></div><div class="line"><a name="l01491"></a><span class="lineno"><a class="line" href="group__RPU__ICACHE1.html#ga61afdb22d4b055f239f2fbace1e6d22c"> 1491</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICACHE1_SDMADACN                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_ICACHE1_SDMADACN_POS)) </span></div><div class="line"><a name="l01493"></a><span class="lineno"><a class="line" href="group__RPU__ICACHE1.html#ga330f67c17007f3e13540db3c65024479"> 1493</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICACHE1_SDMAIACN_POS                 6 </span></div><div class="line"><a name="l01494"></a><span class="lineno"><a class="line" href="group__RPU__ICACHE1.html#ga97928a1a45ef4b63c31ce7ee87ef3dfb"> 1494</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICACHE1_SDMAIACN                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_ICACHE1_SDMAIACN_POS)) </span></div><div class="line"><a name="l01496"></a><span class="lineno"><a class="line" href="group__RPU__ICACHE1.html#gab1197429155c8c950f42e88ca20a2cd1"> 1496</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICACHE1_CRYPTOACN_POS                7 </span></div><div class="line"><a name="l01497"></a><span class="lineno"><a class="line" href="group__RPU__ICACHE1.html#gac9e81e93057c29108e770d56df921805"> 1497</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICACHE1_CRYPTOACN                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_ICACHE1_CRYPTOACN_POS)) </span></div><div class="line"><a name="l01499"></a><span class="lineno"><a class="line" href="group__RPU__ICACHE1.html#gab6381c8577268dd507b6c8262995afac"> 1499</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICACHE1_SDIOACN_POS                  8 </span></div><div class="line"><a name="l01500"></a><span class="lineno"><a class="line" href="group__RPU__ICACHE1.html#ga40e512743b23dad5bd83b2f9073ed351"> 1500</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICACHE1_SDIOACN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_ICACHE1_SDIOACN_POS)) </span></div><div class="line"><a name="l01510"></a><span class="lineno"><a class="line" href="group__RPU__ICACHEXIP.html#ga63b081bb2bd8ca37b5a4ce1af6bca391"> 1510</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICACHEXIP_DMA0ACN_POS                0 </span></div><div class="line"><a name="l01511"></a><span class="lineno"><a class="line" href="group__RPU__ICACHEXIP.html#ga32af0e4462490e993d8e23122fdf924a"> 1511</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICACHEXIP_DMA0ACN                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_ICACHEXIP_DMA0ACN_POS)) </span></div><div class="line"><a name="l01513"></a><span class="lineno"><a class="line" href="group__RPU__ICACHEXIP.html#gacb87886c3d3d0810b2c3112a9f8196c1"> 1513</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICACHEXIP_DMA1ACN_POS                1 </span></div><div class="line"><a name="l01514"></a><span class="lineno"><a class="line" href="group__RPU__ICACHEXIP.html#gac218ec1e7754ceef3c89565ea8cc9fc8"> 1514</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICACHEXIP_DMA1ACN                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_ICACHEXIP_DMA1ACN_POS)) </span></div><div class="line"><a name="l01516"></a><span class="lineno"><a class="line" href="group__RPU__ICACHEXIP.html#ga72e7c668c676c91fe795d48602f8cb31"> 1516</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICACHEXIP_USBACN_POS                 2 </span></div><div class="line"><a name="l01517"></a><span class="lineno"><a class="line" href="group__RPU__ICACHEXIP.html#ga918aa6604d8ce89d50b2dcd12c8069ba"> 1517</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICACHEXIP_USBACN                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_ICACHEXIP_USBACN_POS)) </span></div><div class="line"><a name="l01519"></a><span class="lineno"><a class="line" href="group__RPU__ICACHEXIP.html#ga713484e82f3412f58f32b122a2fc8a86"> 1519</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICACHEXIP_SYS0ACN_POS                3 </span></div><div class="line"><a name="l01520"></a><span class="lineno"><a class="line" href="group__RPU__ICACHEXIP.html#gaf5de65efb3a391f10aa202944cefa35e"> 1520</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICACHEXIP_SYS0ACN                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_ICACHEXIP_SYS0ACN_POS)) </span></div><div class="line"><a name="l01522"></a><span class="lineno"><a class="line" href="group__RPU__ICACHEXIP.html#ga9a5b199a7b993c05c032150b4e8351e6"> 1522</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICACHEXIP_SYS1ACN_POS                4 </span></div><div class="line"><a name="l01523"></a><span class="lineno"><a class="line" href="group__RPU__ICACHEXIP.html#ga38cdd9640993d2fb0a9e9ec31927cacd"> 1523</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICACHEXIP_SYS1ACN                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_ICACHEXIP_SYS1ACN_POS)) </span></div><div class="line"><a name="l01525"></a><span class="lineno"><a class="line" href="group__RPU__ICACHEXIP.html#ga9954b25d9bb787174bf85d8c14458534"> 1525</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICACHEXIP_SDMADACN_POS               5 </span></div><div class="line"><a name="l01526"></a><span class="lineno"><a class="line" href="group__RPU__ICACHEXIP.html#ga7847c3cf8a95ce954f6404b59c88b3f4"> 1526</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICACHEXIP_SDMADACN                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_ICACHEXIP_SDMADACN_POS)) </span></div><div class="line"><a name="l01528"></a><span class="lineno"><a class="line" href="group__RPU__ICACHEXIP.html#ga6e26613c7d163090ebe03a01c8eee91e"> 1528</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICACHEXIP_SDMAIACN_POS               6 </span></div><div class="line"><a name="l01529"></a><span class="lineno"><a class="line" href="group__RPU__ICACHEXIP.html#gaf9bc9a760e2df4b201035b348c00dd46"> 1529</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICACHEXIP_SDMAIACN                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_ICACHEXIP_SDMAIACN_POS)) </span></div><div class="line"><a name="l01531"></a><span class="lineno"><a class="line" href="group__RPU__ICACHEXIP.html#gade9091403f1e445cacbc2e833406aaeb"> 1531</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICACHEXIP_CRYPTOACN_POS              7 </span></div><div class="line"><a name="l01532"></a><span class="lineno"><a class="line" href="group__RPU__ICACHEXIP.html#ga92735a9a5e720248b651b0960388de74"> 1532</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICACHEXIP_CRYPTOACN                  ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_ICACHEXIP_CRYPTOACN_POS)) </span></div><div class="line"><a name="l01534"></a><span class="lineno"><a class="line" href="group__RPU__ICACHEXIP.html#gac631b4805c026c4339eb954582e4c8ab"> 1534</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICACHEXIP_SDIOACN_POS                8 </span></div><div class="line"><a name="l01535"></a><span class="lineno"><a class="line" href="group__RPU__ICACHEXIP.html#ga4011d5a25801216922fff79d8667faae"> 1535</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICACHEXIP_SDIOACN                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_ICACHEXIP_SDIOACN_POS)) </span></div><div class="line"><a name="l01545"></a><span class="lineno"><a class="line" href="group__RPU__DCACHE.html#ga72aa1a3eec5aafd8cd4f82bae1ccc375"> 1545</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DCACHE_DMA0ACN_POS                   0 </span></div><div class="line"><a name="l01546"></a><span class="lineno"><a class="line" href="group__RPU__DCACHE.html#ga41db0481c4b4d6a9d5d70df71f10b5b9"> 1546</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DCACHE_DMA0ACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_DCACHE_DMA0ACN_POS)) </span></div><div class="line"><a name="l01548"></a><span class="lineno"><a class="line" href="group__RPU__DCACHE.html#ga6d981ff306d156180ad6c41520de7af2"> 1548</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DCACHE_DMA1ACN_POS                   1 </span></div><div class="line"><a name="l01549"></a><span class="lineno"><a class="line" href="group__RPU__DCACHE.html#gacb5d6c8c08eaec587a6f7130f365515d"> 1549</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DCACHE_DMA1ACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_DCACHE_DMA1ACN_POS)) </span></div><div class="line"><a name="l01551"></a><span class="lineno"><a class="line" href="group__RPU__DCACHE.html#ga4fba081d2b6c63ee584a0218a5f29353"> 1551</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DCACHE_USBACN_POS                    2 </span></div><div class="line"><a name="l01552"></a><span class="lineno"><a class="line" href="group__RPU__DCACHE.html#ga421e693f10224640811b952836bb4749"> 1552</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DCACHE_USBACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_DCACHE_USBACN_POS)) </span></div><div class="line"><a name="l01554"></a><span class="lineno"><a class="line" href="group__RPU__DCACHE.html#ga70e2b2636899c7ad23bdf008cd1248f3"> 1554</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DCACHE_SYS0ACN_POS                   3 </span></div><div class="line"><a name="l01555"></a><span class="lineno"><a class="line" href="group__RPU__DCACHE.html#ga5f02e6466b9350b28276bbf080ab97a3"> 1555</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DCACHE_SYS0ACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_DCACHE_SYS0ACN_POS)) </span></div><div class="line"><a name="l01557"></a><span class="lineno"><a class="line" href="group__RPU__DCACHE.html#ga31982cfd4dfade34b02a9fbf43cc2731"> 1557</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DCACHE_SYS1ACN_POS                   4 </span></div><div class="line"><a name="l01558"></a><span class="lineno"><a class="line" href="group__RPU__DCACHE.html#ga6e9f64c66689aa5b26ee7a3082194d57"> 1558</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DCACHE_SYS1ACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_DCACHE_SYS1ACN_POS)) </span></div><div class="line"><a name="l01560"></a><span class="lineno"><a class="line" href="group__RPU__DCACHE.html#gaa7610bc1d95e34d08ffb5160c9085f30"> 1560</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DCACHE_SDMADACN_POS                  5 </span></div><div class="line"><a name="l01561"></a><span class="lineno"><a class="line" href="group__RPU__DCACHE.html#gaf068a1b3fe49d0f86f818f49a4734982"> 1561</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DCACHE_SDMADACN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_DCACHE_SDMADACN_POS)) </span></div><div class="line"><a name="l01563"></a><span class="lineno"><a class="line" href="group__RPU__DCACHE.html#ga23e455a84dc9dc6a4dede4012824a77c"> 1563</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DCACHE_SDMAIACN_POS                  6 </span></div><div class="line"><a name="l01564"></a><span class="lineno"><a class="line" href="group__RPU__DCACHE.html#ga72b638aa89b4db89db85d7922ba942b4"> 1564</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DCACHE_SDMAIACN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_DCACHE_SDMAIACN_POS)) </span></div><div class="line"><a name="l01566"></a><span class="lineno"><a class="line" href="group__RPU__DCACHE.html#ga13ec1be8d188f8fa0e78c6997106e1e3"> 1566</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DCACHE_CRYPTOACN_POS                 7 </span></div><div class="line"><a name="l01567"></a><span class="lineno"><a class="line" href="group__RPU__DCACHE.html#ga60bae9746872bb773fbb8e94e8e3bc91"> 1567</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DCACHE_CRYPTOACN                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_DCACHE_CRYPTOACN_POS)) </span></div><div class="line"><a name="l01569"></a><span class="lineno"><a class="line" href="group__RPU__DCACHE.html#ga6c81081f516f5b8d1670166fa10b079e"> 1569</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DCACHE_SDIOACN_POS                   8 </span></div><div class="line"><a name="l01570"></a><span class="lineno"><a class="line" href="group__RPU__DCACHE.html#ga63e90849add29d1adfc75ba70567d07a"> 1570</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DCACHE_SDIOACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_DCACHE_SDIOACN_POS)) </span></div><div class="line"><a name="l01580"></a><span class="lineno"><a class="line" href="group__RPU__ADC.html#ga4a63de0cff3c784eca45c1aebd9b218a"> 1580</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ADC_DMA0ACN_POS                      0 </span></div><div class="line"><a name="l01581"></a><span class="lineno"><a class="line" href="group__RPU__ADC.html#ga1c74857d1228d21abc8a820bb72b875c"> 1581</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ADC_DMA0ACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_ADC_DMA0ACN_POS)) </span></div><div class="line"><a name="l01583"></a><span class="lineno"><a class="line" href="group__RPU__ADC.html#gaeb7eb1d76872a891f625c0c796fc8d8c"> 1583</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ADC_DMA1ACN_POS                      1 </span></div><div class="line"><a name="l01584"></a><span class="lineno"><a class="line" href="group__RPU__ADC.html#ga4090ebff75b5910127269d8f99ee8abc"> 1584</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ADC_DMA1ACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_ADC_DMA1ACN_POS)) </span></div><div class="line"><a name="l01586"></a><span class="lineno"><a class="line" href="group__RPU__ADC.html#ga969d966cc08321e8b45449d2f4a15213"> 1586</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ADC_USBACN_POS                       2 </span></div><div class="line"><a name="l01587"></a><span class="lineno"><a class="line" href="group__RPU__ADC.html#ga1b73be95926164f95a7e8a302ce498b0"> 1587</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ADC_USBACN                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_ADC_USBACN_POS)) </span></div><div class="line"><a name="l01589"></a><span class="lineno"><a class="line" href="group__RPU__ADC.html#ga3c864f51da69c7101cb1b60c5b3932ec"> 1589</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ADC_SYS0ACN_POS                      3 </span></div><div class="line"><a name="l01590"></a><span class="lineno"><a class="line" href="group__RPU__ADC.html#ga1be8a306010797f8a84db0cead233579"> 1590</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ADC_SYS0ACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_ADC_SYS0ACN_POS)) </span></div><div class="line"><a name="l01592"></a><span class="lineno"><a class="line" href="group__RPU__ADC.html#ga86d628f98f5bdf7960252e111ceb9f1e"> 1592</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ADC_SYS1ACN_POS                      4 </span></div><div class="line"><a name="l01593"></a><span class="lineno"><a class="line" href="group__RPU__ADC.html#ga1dd91386eed8ff271a3833162ff6940a"> 1593</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ADC_SYS1ACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_ADC_SYS1ACN_POS)) </span></div><div class="line"><a name="l01595"></a><span class="lineno"><a class="line" href="group__RPU__ADC.html#ga7c2fce49a79e8a05cde2c3af74b719ec"> 1595</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ADC_SDMADACN_POS                     5 </span></div><div class="line"><a name="l01596"></a><span class="lineno"><a class="line" href="group__RPU__ADC.html#gaa898066d1a710d726bd6b36f7bad086f"> 1596</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ADC_SDMADACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_ADC_SDMADACN_POS)) </span></div><div class="line"><a name="l01598"></a><span class="lineno"><a class="line" href="group__RPU__ADC.html#gadb2d4ff8f4aaa8411648507a200bb1f0"> 1598</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ADC_SDMAIACN_POS                     6 </span></div><div class="line"><a name="l01599"></a><span class="lineno"><a class="line" href="group__RPU__ADC.html#gaaf041858322fbe68e25ca2bab52d95a5"> 1599</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ADC_SDMAIACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_ADC_SDMAIACN_POS)) </span></div><div class="line"><a name="l01601"></a><span class="lineno"><a class="line" href="group__RPU__ADC.html#gabaecc29d86cf20f18ffef4ae57b9d567"> 1601</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ADC_CRYPTOACN_POS                    7 </span></div><div class="line"><a name="l01602"></a><span class="lineno"><a class="line" href="group__RPU__ADC.html#gaa04688c6dc467e91da34070ef2e8af82"> 1602</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ADC_CRYPTOACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_ADC_CRYPTOACN_POS)) </span></div><div class="line"><a name="l01604"></a><span class="lineno"><a class="line" href="group__RPU__ADC.html#gaec9307fa1ebca5f4a4819729d7cf85f0"> 1604</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ADC_SDIOACN_POS                      8 </span></div><div class="line"><a name="l01605"></a><span class="lineno"><a class="line" href="group__RPU__ADC.html#ga8dc0742fda2d083bde7d76d4c9d6525f"> 1605</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ADC_SDIOACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_ADC_SDIOACN_POS)) </span></div><div class="line"><a name="l01615"></a><span class="lineno"><a class="line" href="group__RPU__DMA1.html#ga596be1b3796470725e1f1a936bd15220"> 1615</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DMA1_DMA0ACN_POS                     0 </span></div><div class="line"><a name="l01616"></a><span class="lineno"><a class="line" href="group__RPU__DMA1.html#ga5d787c96810f5feb7fb96a75e88cb47d"> 1616</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DMA1_DMA0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_DMA1_DMA0ACN_POS)) </span></div><div class="line"><a name="l01618"></a><span class="lineno"><a class="line" href="group__RPU__DMA1.html#ga39c93098920ebd3fb49fd1dd6d0e05c6"> 1618</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DMA1_DMA1ACN_POS                     1 </span></div><div class="line"><a name="l01619"></a><span class="lineno"><a class="line" href="group__RPU__DMA1.html#ga918f9277b1b0e7d1ba8ba93100d5378d"> 1619</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DMA1_DMA1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_DMA1_DMA1ACN_POS)) </span></div><div class="line"><a name="l01621"></a><span class="lineno"><a class="line" href="group__RPU__DMA1.html#ga89b7e89b990f15b9e5871fe97fc513f0"> 1621</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DMA1_USBACN_POS                      2 </span></div><div class="line"><a name="l01622"></a><span class="lineno"><a class="line" href="group__RPU__DMA1.html#gad6c1e07a30266ad07a8cba19fb0d8b3b"> 1622</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DMA1_USBACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_DMA1_USBACN_POS)) </span></div><div class="line"><a name="l01624"></a><span class="lineno"><a class="line" href="group__RPU__DMA1.html#ga7601eaec0ee69e089266fbc4155536bb"> 1624</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DMA1_SYS0ACN_POS                     3 </span></div><div class="line"><a name="l01625"></a><span class="lineno"><a class="line" href="group__RPU__DMA1.html#gaa048f632a320996be790247075f4357c"> 1625</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DMA1_SYS0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_DMA1_SYS0ACN_POS)) </span></div><div class="line"><a name="l01627"></a><span class="lineno"><a class="line" href="group__RPU__DMA1.html#gac02a9fc8e5b1d5b0801ed13d50d4bcee"> 1627</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DMA1_SYS1ACN_POS                     4 </span></div><div class="line"><a name="l01628"></a><span class="lineno"><a class="line" href="group__RPU__DMA1.html#gafc33c6f25d48b485fb62bd66e684c041"> 1628</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DMA1_SYS1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_DMA1_SYS1ACN_POS)) </span></div><div class="line"><a name="l01630"></a><span class="lineno"><a class="line" href="group__RPU__DMA1.html#ga7de7ba09798b9dc13f785e6634442cc3"> 1630</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DMA1_SDMADACN_POS                    5 </span></div><div class="line"><a name="l01631"></a><span class="lineno"><a class="line" href="group__RPU__DMA1.html#ga259735da1778d9e7822169eda5606340"> 1631</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DMA1_SDMADACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_DMA1_SDMADACN_POS)) </span></div><div class="line"><a name="l01633"></a><span class="lineno"><a class="line" href="group__RPU__DMA1.html#ga35f418023bde9dddeb36729157f4fefb"> 1633</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DMA1_SDMAIACN_POS                    6 </span></div><div class="line"><a name="l01634"></a><span class="lineno"><a class="line" href="group__RPU__DMA1.html#ga879b8aa5d57bc9e0ecd6dd9acb3ff530"> 1634</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DMA1_SDMAIACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_DMA1_SDMAIACN_POS)) </span></div><div class="line"><a name="l01636"></a><span class="lineno"><a class="line" href="group__RPU__DMA1.html#gaba5a75511874477669f2d57e0cc927b6"> 1636</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DMA1_CRYPTOACN_POS                   7 </span></div><div class="line"><a name="l01637"></a><span class="lineno"><a class="line" href="group__RPU__DMA1.html#ga450a3dea8838b14c0f59daa4501d812a"> 1637</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DMA1_CRYPTOACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_DMA1_CRYPTOACN_POS)) </span></div><div class="line"><a name="l01639"></a><span class="lineno"><a class="line" href="group__RPU__DMA1.html#ga83aeaa9a9a86234526a5c05345558b28"> 1639</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DMA1_SDIOACN_POS                     8 </span></div><div class="line"><a name="l01640"></a><span class="lineno"><a class="line" href="group__RPU__DMA1.html#gaf296c345707b1da22d834b49db286645"> 1640</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DMA1_SDIOACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_DMA1_SDIOACN_POS)) </span></div><div class="line"><a name="l01650"></a><span class="lineno"><a class="line" href="group__RPU__SDMA.html#ga9e4db568a0ee380e49f2cd42dbe4645c"> 1650</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDMA_DMA0ACN_POS                     0 </span></div><div class="line"><a name="l01651"></a><span class="lineno"><a class="line" href="group__RPU__SDMA.html#ga9d0c8fdbd4aa9d8784ab3fd44dab2361"> 1651</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDMA_DMA0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SDMA_DMA0ACN_POS)) </span></div><div class="line"><a name="l01653"></a><span class="lineno"><a class="line" href="group__RPU__SDMA.html#ga2686f683f00112d193d9a539b3b62c70"> 1653</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDMA_DMA1ACN_POS                     1 </span></div><div class="line"><a name="l01654"></a><span class="lineno"><a class="line" href="group__RPU__SDMA.html#gab9e870affb0a8e99b945390af4d52f18"> 1654</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDMA_DMA1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SDMA_DMA1ACN_POS)) </span></div><div class="line"><a name="l01656"></a><span class="lineno"><a class="line" href="group__RPU__SDMA.html#ga98f55aee810176d44cceef96193464a2"> 1656</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDMA_USBACN_POS                      2 </span></div><div class="line"><a name="l01657"></a><span class="lineno"><a class="line" href="group__RPU__SDMA.html#ga7a7b0af8cf6ed9741b22825497b03745"> 1657</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDMA_USBACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SDMA_USBACN_POS)) </span></div><div class="line"><a name="l01659"></a><span class="lineno"><a class="line" href="group__RPU__SDMA.html#ga50c25de38da8d036f87d774be7a6005c"> 1659</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDMA_SYS0ACN_POS                     3 </span></div><div class="line"><a name="l01660"></a><span class="lineno"><a class="line" href="group__RPU__SDMA.html#gada1ce0639775ab7c5e6d2faa83cf6bb4"> 1660</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDMA_SYS0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SDMA_SYS0ACN_POS)) </span></div><div class="line"><a name="l01662"></a><span class="lineno"><a class="line" href="group__RPU__SDMA.html#gaf5240aa575d4585be1adad3e00336c5c"> 1662</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDMA_SYS1ACN_POS                     4 </span></div><div class="line"><a name="l01663"></a><span class="lineno"><a class="line" href="group__RPU__SDMA.html#ga7047287dc06f86e50b028dfffbbaa2f6"> 1663</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDMA_SYS1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SDMA_SYS1ACN_POS)) </span></div><div class="line"><a name="l01665"></a><span class="lineno"><a class="line" href="group__RPU__SDMA.html#ga032c8f95c4c24e892e1ff5bd970cda51"> 1665</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDMA_SDMADACN_POS                    5 </span></div><div class="line"><a name="l01666"></a><span class="lineno"><a class="line" href="group__RPU__SDMA.html#gadbd2b6b5523eae1f7b5de6deb396c4b6"> 1666</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDMA_SDMADACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SDMA_SDMADACN_POS)) </span></div><div class="line"><a name="l01668"></a><span class="lineno"><a class="line" href="group__RPU__SDMA.html#gad8532f6b6a4e1b1c1b629396c9e08a75"> 1668</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDMA_SDMAIACN_POS                    6 </span></div><div class="line"><a name="l01669"></a><span class="lineno"><a class="line" href="group__RPU__SDMA.html#ga262290f224eb130208e998f4f176e2bb"> 1669</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDMA_SDMAIACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SDMA_SDMAIACN_POS)) </span></div><div class="line"><a name="l01671"></a><span class="lineno"><a class="line" href="group__RPU__SDMA.html#gac5c52f44acd1161733be694da9850e45"> 1671</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDMA_CRYPTOACN_POS                   7 </span></div><div class="line"><a name="l01672"></a><span class="lineno"><a class="line" href="group__RPU__SDMA.html#gaab7f883f4ddcbce67d884b61fce5ed73"> 1672</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDMA_CRYPTOACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SDMA_CRYPTOACN_POS)) </span></div><div class="line"><a name="l01674"></a><span class="lineno"><a class="line" href="group__RPU__SDMA.html#ga7b1e32fca99bc9642f3f67a7a67abc33"> 1674</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDMA_SDIOACN_POS                     8 </span></div><div class="line"><a name="l01675"></a><span class="lineno"><a class="line" href="group__RPU__SDMA.html#ga7c3b62d4736acb88a62d1f7bbba171f1"> 1675</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDMA_SDIOACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SDMA_SDIOACN_POS)) </span></div><div class="line"><a name="l01685"></a><span class="lineno"><a class="line" href="group__RPU__SDHCCTRL.html#gad5de5c91ea21a84582aa2e59ac0b34f2"> 1685</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDHCCTRL_DMA0ACN_POS                 0 </span></div><div class="line"><a name="l01686"></a><span class="lineno"><a class="line" href="group__RPU__SDHCCTRL.html#ga05e6d8504501cc9a55df6dd9df054d51"> 1686</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDHCCTRL_DMA0ACN                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SDHCCTRL_DMA0ACN_POS)) </span></div><div class="line"><a name="l01688"></a><span class="lineno"><a class="line" href="group__RPU__SDHCCTRL.html#gaa3d10ad11f2c3c3364ef3b7928be2e02"> 1688</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDHCCTRL_DMA1ACN_POS                 1 </span></div><div class="line"><a name="l01689"></a><span class="lineno"><a class="line" href="group__RPU__SDHCCTRL.html#ga6e1c77b14e6db5cfa2bccc470c45ae94"> 1689</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDHCCTRL_DMA1ACN                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SDHCCTRL_DMA1ACN_POS)) </span></div><div class="line"><a name="l01691"></a><span class="lineno"><a class="line" href="group__RPU__SDHCCTRL.html#gab8f97a51c5c270e7805285c4f96b60b9"> 1691</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDHCCTRL_USBACN_POS                  2 </span></div><div class="line"><a name="l01692"></a><span class="lineno"><a class="line" href="group__RPU__SDHCCTRL.html#ga95b2c653a5d0fa7d35a3ac034c154cd1"> 1692</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDHCCTRL_USBACN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SDHCCTRL_USBACN_POS)) </span></div><div class="line"><a name="l01694"></a><span class="lineno"><a class="line" href="group__RPU__SDHCCTRL.html#gac4e7196e88e5186873681c870694ecd6"> 1694</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDHCCTRL_SYS0ACN_POS                 3 </span></div><div class="line"><a name="l01695"></a><span class="lineno"><a class="line" href="group__RPU__SDHCCTRL.html#gaafa07d905c0c318cdfad51c63d4cddbb"> 1695</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDHCCTRL_SYS0ACN                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SDHCCTRL_SYS0ACN_POS)) </span></div><div class="line"><a name="l01697"></a><span class="lineno"><a class="line" href="group__RPU__SDHCCTRL.html#ga28df6903b92f1d5239d93b570f27ddef"> 1697</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDHCCTRL_SYS1ACN_POS                 4 </span></div><div class="line"><a name="l01698"></a><span class="lineno"><a class="line" href="group__RPU__SDHCCTRL.html#ga68b43247d6dca24ccacdbaa9453fd3a8"> 1698</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDHCCTRL_SYS1ACN                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SDHCCTRL_SYS1ACN_POS)) </span></div><div class="line"><a name="l01700"></a><span class="lineno"><a class="line" href="group__RPU__SDHCCTRL.html#gab9ddfbe2ae13a16829a041808c0f1b50"> 1700</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDHCCTRL_SDMADACN_POS                5 </span></div><div class="line"><a name="l01701"></a><span class="lineno"><a class="line" href="group__RPU__SDHCCTRL.html#ga55961a126882b20e699f927184806180"> 1701</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDHCCTRL_SDMADACN                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SDHCCTRL_SDMADACN_POS)) </span></div><div class="line"><a name="l01703"></a><span class="lineno"><a class="line" href="group__RPU__SDHCCTRL.html#gad6f86438c38cab6fe23aaa6d16a73aa6"> 1703</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDHCCTRL_SDMAIACN_POS                6 </span></div><div class="line"><a name="l01704"></a><span class="lineno"><a class="line" href="group__RPU__SDHCCTRL.html#gaa0609e9ead17b162e0bde52c3fbea3c1"> 1704</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDHCCTRL_SDMAIACN                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SDHCCTRL_SDMAIACN_POS)) </span></div><div class="line"><a name="l01706"></a><span class="lineno"><a class="line" href="group__RPU__SDHCCTRL.html#gad776c64b800b8d752ee3fe748a876088"> 1706</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDHCCTRL_CRYPTOACN_POS               7 </span></div><div class="line"><a name="l01707"></a><span class="lineno"><a class="line" href="group__RPU__SDHCCTRL.html#ga8533b460a44986e2f1fc3ec4bd2a13a0"> 1707</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDHCCTRL_CRYPTOACN                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SDHCCTRL_CRYPTOACN_POS)) </span></div><div class="line"><a name="l01709"></a><span class="lineno"><a class="line" href="group__RPU__SDHCCTRL.html#ga122038524b3351fb39588b2e83219f02"> 1709</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDHCCTRL_SDIOACN_POS                 8 </span></div><div class="line"><a name="l01710"></a><span class="lineno"><a class="line" href="group__RPU__SDHCCTRL.html#gaad9e9b1cbe2bad1ece794af25d1bcfab"> 1710</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDHCCTRL_SDIOACN                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SDHCCTRL_SDIOACN_POS)) </span></div><div class="line"><a name="l01720"></a><span class="lineno"><a class="line" href="group__RPU__SPID.html#gaf8b4ab45d27dd8b6261b46bddd76131a"> 1720</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPID_DMA0ACN_POS                     0 </span></div><div class="line"><a name="l01721"></a><span class="lineno"><a class="line" href="group__RPU__SPID.html#ga474da9fddaa9444e5fb287f6319e071f"> 1721</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPID_DMA0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPID_DMA0ACN_POS)) </span></div><div class="line"><a name="l01723"></a><span class="lineno"><a class="line" href="group__RPU__SPID.html#gaa361f4cfeb13de1a81bfb4ebfba817c9"> 1723</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPID_DMA1ACN_POS                     1 </span></div><div class="line"><a name="l01724"></a><span class="lineno"><a class="line" href="group__RPU__SPID.html#ga5054fad82ea8e0951df2bd689c8cb151"> 1724</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPID_DMA1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPID_DMA1ACN_POS)) </span></div><div class="line"><a name="l01726"></a><span class="lineno"><a class="line" href="group__RPU__SPID.html#ga5fd34d2d8f2446197c53483117a4b9f9"> 1726</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPID_USBACN_POS                      2 </span></div><div class="line"><a name="l01727"></a><span class="lineno"><a class="line" href="group__RPU__SPID.html#gad1e6302b62fe949b42fc6c3858064670"> 1727</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPID_USBACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPID_USBACN_POS)) </span></div><div class="line"><a name="l01729"></a><span class="lineno"><a class="line" href="group__RPU__SPID.html#ga800364abb3b4c0b78a41dd88034166e6"> 1729</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPID_SYS0ACN_POS                     3 </span></div><div class="line"><a name="l01730"></a><span class="lineno"><a class="line" href="group__RPU__SPID.html#ga2f8c37b9f3d0de8cca48bdb83003eb8d"> 1730</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPID_SYS0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPID_SYS0ACN_POS)) </span></div><div class="line"><a name="l01732"></a><span class="lineno"><a class="line" href="group__RPU__SPID.html#ga9bab949dbef4399c8889a164a64829b8"> 1732</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPID_SYS1ACN_POS                     4 </span></div><div class="line"><a name="l01733"></a><span class="lineno"><a class="line" href="group__RPU__SPID.html#ga146fd4c32b041fd032fd19bbd0f2172e"> 1733</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPID_SYS1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPID_SYS1ACN_POS)) </span></div><div class="line"><a name="l01735"></a><span class="lineno"><a class="line" href="group__RPU__SPID.html#ga8cc36d8f4198fcad444185967ada4b07"> 1735</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPID_SDMADACN_POS                    5 </span></div><div class="line"><a name="l01736"></a><span class="lineno"><a class="line" href="group__RPU__SPID.html#gac9c638c37015978c0fd8ff312638742e"> 1736</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPID_SDMADACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPID_SDMADACN_POS)) </span></div><div class="line"><a name="l01738"></a><span class="lineno"><a class="line" href="group__RPU__SPID.html#gab366310e5992f7a33fe449d61a0859a8"> 1738</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPID_SDMAIACN_POS                    6 </span></div><div class="line"><a name="l01739"></a><span class="lineno"><a class="line" href="group__RPU__SPID.html#ga8c5e6ed89c0cb336cdd17644870613f1"> 1739</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPID_SDMAIACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPID_SDMAIACN_POS)) </span></div><div class="line"><a name="l01741"></a><span class="lineno"><a class="line" href="group__RPU__SPID.html#gac3304e366b54804f6e8fc7710126d90a"> 1741</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPID_CRYPTOACN_POS                   7 </span></div><div class="line"><a name="l01742"></a><span class="lineno"><a class="line" href="group__RPU__SPID.html#gaaebfcfbc5235d3af6ce8ae38c2d43d3c"> 1742</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPID_CRYPTOACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPID_CRYPTOACN_POS)) </span></div><div class="line"><a name="l01744"></a><span class="lineno"><a class="line" href="group__RPU__SPID.html#gaf2846ef557cc8d069cf00008d1a1dfee"> 1744</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPID_SDIOACN_POS                     8 </span></div><div class="line"><a name="l01745"></a><span class="lineno"><a class="line" href="group__RPU__SPID.html#ga3ad1f31615319f265330d3c94e601107"> 1745</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPID_SDIOACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPID_SDIOACN_POS)) </span></div><div class="line"><a name="l01755"></a><span class="lineno"><a class="line" href="group__RPU__PT.html#ga39c67da002391d27403a02cb9102873a"> 1755</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_PT_DMA0ACN_POS                       0 </span></div><div class="line"><a name="l01756"></a><span class="lineno"><a class="line" href="group__RPU__PT.html#ga78e5859b58b92e2ef1865d6cea237a2e"> 1756</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_PT_DMA0ACN                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_PT_DMA0ACN_POS)) </span></div><div class="line"><a name="l01758"></a><span class="lineno"><a class="line" href="group__RPU__PT.html#ga7e5a482f8a4a9e175edd397cc2906f39"> 1758</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_PT_DMA1ACN_POS                       1 </span></div><div class="line"><a name="l01759"></a><span class="lineno"><a class="line" href="group__RPU__PT.html#ga7ff0633a2bcc9dc3c985543d2818ae2a"> 1759</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_PT_DMA1ACN                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_PT_DMA1ACN_POS)) </span></div><div class="line"><a name="l01761"></a><span class="lineno"><a class="line" href="group__RPU__PT.html#ga4058e49edb0f5fa7751fa10aa2a5e71b"> 1761</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_PT_USBACN_POS                        2 </span></div><div class="line"><a name="l01762"></a><span class="lineno"><a class="line" href="group__RPU__PT.html#ga9adca29f3d2b6ecdb8a1ac6b250100c4"> 1762</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_PT_USBACN                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_PT_USBACN_POS)) </span></div><div class="line"><a name="l01764"></a><span class="lineno"><a class="line" href="group__RPU__PT.html#gab5d1f8607b8c892e6baf32350793ffce"> 1764</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_PT_SYS0ACN_POS                       3 </span></div><div class="line"><a name="l01765"></a><span class="lineno"><a class="line" href="group__RPU__PT.html#ga869e5f812b4e663d024ade976c21928a"> 1765</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_PT_SYS0ACN                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_PT_SYS0ACN_POS)) </span></div><div class="line"><a name="l01767"></a><span class="lineno"><a class="line" href="group__RPU__PT.html#gaf55df2e4671e06d52b51dbd06b0df49b"> 1767</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_PT_SYS1ACN_POS                       4 </span></div><div class="line"><a name="l01768"></a><span class="lineno"><a class="line" href="group__RPU__PT.html#gad4d5c7d785b0066aa19199475052e55e"> 1768</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_PT_SYS1ACN                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_PT_SYS1ACN_POS)) </span></div><div class="line"><a name="l01770"></a><span class="lineno"><a class="line" href="group__RPU__PT.html#ga23434b7e6c78eaf6c01e12ecf4db46eb"> 1770</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_PT_SDMADACN_POS                      5 </span></div><div class="line"><a name="l01771"></a><span class="lineno"><a class="line" href="group__RPU__PT.html#ga77134fac74af3b1fc14fc30bdb14f6d1"> 1771</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_PT_SDMADACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_PT_SDMADACN_POS)) </span></div><div class="line"><a name="l01773"></a><span class="lineno"><a class="line" href="group__RPU__PT.html#ga6cffed9196d9707555b146616695149d"> 1773</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_PT_SDMAIACN_POS                      6 </span></div><div class="line"><a name="l01774"></a><span class="lineno"><a class="line" href="group__RPU__PT.html#gaa5f29dcfc40d3aa8d338f0be908cdfdc"> 1774</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_PT_SDMAIACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_PT_SDMAIACN_POS)) </span></div><div class="line"><a name="l01776"></a><span class="lineno"><a class="line" href="group__RPU__PT.html#ga94212f31d531388571125c3df2ba1e40"> 1776</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_PT_CRYPTOACN_POS                     7 </span></div><div class="line"><a name="l01777"></a><span class="lineno"><a class="line" href="group__RPU__PT.html#gacb6a8f803f052391741afaf3813db7fc"> 1777</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_PT_CRYPTOACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_PT_CRYPTOACN_POS)) </span></div><div class="line"><a name="l01779"></a><span class="lineno"><a class="line" href="group__RPU__PT.html#ga3750ed16ac17f680c0f76512b1be623d"> 1779</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_PT_SDIOACN_POS                       8 </span></div><div class="line"><a name="l01780"></a><span class="lineno"><a class="line" href="group__RPU__PT.html#ga8c759f97ec5e239ef2354cee63d756b7"> 1780</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_PT_SDIOACN                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_PT_SDIOACN_POS)) </span></div><div class="line"><a name="l01790"></a><span class="lineno"><a class="line" href="group__RPU__OWM.html#gacf0ffa1f074dfb058db0f5c7303b2ffc"> 1790</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_OWM_DMA0ACN_POS                      0 </span></div><div class="line"><a name="l01791"></a><span class="lineno"><a class="line" href="group__RPU__OWM.html#ga3b82b473679baa026cb6e52ef0b44e59"> 1791</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_OWM_DMA0ACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_OWM_DMA0ACN_POS)) </span></div><div class="line"><a name="l01793"></a><span class="lineno"><a class="line" href="group__RPU__OWM.html#ga8ebf386f7d4eea8632060874e64d07c8"> 1793</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_OWM_DMA1ACN_POS                      1 </span></div><div class="line"><a name="l01794"></a><span class="lineno"><a class="line" href="group__RPU__OWM.html#ga169c5a108c7b8469b39f28c1137ef1e1"> 1794</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_OWM_DMA1ACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_OWM_DMA1ACN_POS)) </span></div><div class="line"><a name="l01796"></a><span class="lineno"><a class="line" href="group__RPU__OWM.html#ga562a29e3664558c4f642253c0c0ad9af"> 1796</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_OWM_USBACN_POS                       2 </span></div><div class="line"><a name="l01797"></a><span class="lineno"><a class="line" href="group__RPU__OWM.html#ga6654b679741d53197bf672c4b5ac0e9c"> 1797</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_OWM_USBACN                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_OWM_USBACN_POS)) </span></div><div class="line"><a name="l01799"></a><span class="lineno"><a class="line" href="group__RPU__OWM.html#ga5adc4da10831d4bb624387b2f893b281"> 1799</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_OWM_SYS0ACN_POS                      3 </span></div><div class="line"><a name="l01800"></a><span class="lineno"><a class="line" href="group__RPU__OWM.html#ga354d50fa0c2386f3911fa191f7f15cb9"> 1800</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_OWM_SYS0ACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_OWM_SYS0ACN_POS)) </span></div><div class="line"><a name="l01802"></a><span class="lineno"><a class="line" href="group__RPU__OWM.html#ga8ad9ed4b7fd5f844e75ffe8231424584"> 1802</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_OWM_SYS1ACN_POS                      4 </span></div><div class="line"><a name="l01803"></a><span class="lineno"><a class="line" href="group__RPU__OWM.html#ga40d3122d9fbf1dc215f6b14859331d7a"> 1803</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_OWM_SYS1ACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_OWM_SYS1ACN_POS)) </span></div><div class="line"><a name="l01805"></a><span class="lineno"><a class="line" href="group__RPU__OWM.html#gaf4a9226601db132059c4b4dd87a38ca1"> 1805</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_OWM_SDMADACN_POS                     5 </span></div><div class="line"><a name="l01806"></a><span class="lineno"><a class="line" href="group__RPU__OWM.html#ga987a2cb401253f19339a1e46ffcfe850"> 1806</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_OWM_SDMADACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_OWM_SDMADACN_POS)) </span></div><div class="line"><a name="l01808"></a><span class="lineno"><a class="line" href="group__RPU__OWM.html#ga485ebafd212ca01976ef0d681939e220"> 1808</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_OWM_SDMAIACN_POS                     6 </span></div><div class="line"><a name="l01809"></a><span class="lineno"><a class="line" href="group__RPU__OWM.html#gac0d9d8abf26182776fd42bd105fba49c"> 1809</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_OWM_SDMAIACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_OWM_SDMAIACN_POS)) </span></div><div class="line"><a name="l01811"></a><span class="lineno"><a class="line" href="group__RPU__OWM.html#ga7245d8df0d9fcda03c38506268cd9cf7"> 1811</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_OWM_CRYPTOACN_POS                    7 </span></div><div class="line"><a name="l01812"></a><span class="lineno"><a class="line" href="group__RPU__OWM.html#ga94c0561f48ada11ae54021149b325b2e"> 1812</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_OWM_CRYPTOACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_OWM_CRYPTOACN_POS)) </span></div><div class="line"><a name="l01814"></a><span class="lineno"><a class="line" href="group__RPU__OWM.html#ga12393078f2ecdcd023eb9de651d23682"> 1814</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_OWM_SDIOACN_POS                      8 </span></div><div class="line"><a name="l01815"></a><span class="lineno"><a class="line" href="group__RPU__OWM.html#ga210735e35fe23579f0c5d93d3c0285f3"> 1815</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_OWM_SDIOACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_OWM_SDIOACN_POS)) </span></div><div class="line"><a name="l01825"></a><span class="lineno"><a class="line" href="group__RPU__SEMA.html#gad839e6656bcfa864acb5b923bf86e597"> 1825</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SEMA_DMA0ACN_POS                     0 </span></div><div class="line"><a name="l01826"></a><span class="lineno"><a class="line" href="group__RPU__SEMA.html#gadc225d8fb33d684120fbcfd1dcf0a0cf"> 1826</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SEMA_DMA0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SEMA_DMA0ACN_POS)) </span></div><div class="line"><a name="l01828"></a><span class="lineno"><a class="line" href="group__RPU__SEMA.html#ga3601eb8bf270d822166ed7c3e5aba13c"> 1828</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SEMA_DMA1ACN_POS                     1 </span></div><div class="line"><a name="l01829"></a><span class="lineno"><a class="line" href="group__RPU__SEMA.html#ga40be1fa2a460bbe958a98808bfc64c85"> 1829</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SEMA_DMA1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SEMA_DMA1ACN_POS)) </span></div><div class="line"><a name="l01831"></a><span class="lineno"><a class="line" href="group__RPU__SEMA.html#gacd2a5d6215fb39441524822cd37a1570"> 1831</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SEMA_USBACN_POS                      2 </span></div><div class="line"><a name="l01832"></a><span class="lineno"><a class="line" href="group__RPU__SEMA.html#ga2dfcf705a51f8da27c3fb26af521c001"> 1832</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SEMA_USBACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SEMA_USBACN_POS)) </span></div><div class="line"><a name="l01834"></a><span class="lineno"><a class="line" href="group__RPU__SEMA.html#ga587a0885cf30ebddc88af549a911330b"> 1834</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SEMA_SYS0ACN_POS                     3 </span></div><div class="line"><a name="l01835"></a><span class="lineno"><a class="line" href="group__RPU__SEMA.html#ga48d7f36747f0c548673aec48d8dbbfe3"> 1835</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SEMA_SYS0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SEMA_SYS0ACN_POS)) </span></div><div class="line"><a name="l01837"></a><span class="lineno"><a class="line" href="group__RPU__SEMA.html#gaf5e849609b45fac19f0591625723f9bd"> 1837</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SEMA_SYS1ACN_POS                     4 </span></div><div class="line"><a name="l01838"></a><span class="lineno"><a class="line" href="group__RPU__SEMA.html#gaf553f80ed0e2a02388a4a28d054e90ec"> 1838</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SEMA_SYS1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SEMA_SYS1ACN_POS)) </span></div><div class="line"><a name="l01840"></a><span class="lineno"><a class="line" href="group__RPU__SEMA.html#ga18422e3e08ab661c93c766f207dd0eca"> 1840</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SEMA_SDMADACN_POS                    5 </span></div><div class="line"><a name="l01841"></a><span class="lineno"><a class="line" href="group__RPU__SEMA.html#ga33b90180db00a2f3eae25528ec57fa1d"> 1841</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SEMA_SDMADACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SEMA_SDMADACN_POS)) </span></div><div class="line"><a name="l01843"></a><span class="lineno"><a class="line" href="group__RPU__SEMA.html#ga68b32a99ebc64348211fbdb7cd4425d6"> 1843</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SEMA_SDMAIACN_POS                    6 </span></div><div class="line"><a name="l01844"></a><span class="lineno"><a class="line" href="group__RPU__SEMA.html#ga63fb375b59c7dad6ec6f4a70de0cc67f"> 1844</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SEMA_SDMAIACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SEMA_SDMAIACN_POS)) </span></div><div class="line"><a name="l01846"></a><span class="lineno"><a class="line" href="group__RPU__SEMA.html#ga151bbc937135ddecb0fb701e3fe6259a"> 1846</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SEMA_CRYPTOACN_POS                   7 </span></div><div class="line"><a name="l01847"></a><span class="lineno"><a class="line" href="group__RPU__SEMA.html#ga127aec806999623d2bdc624e5c35aada"> 1847</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SEMA_CRYPTOACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SEMA_CRYPTOACN_POS)) </span></div><div class="line"><a name="l01849"></a><span class="lineno"><a class="line" href="group__RPU__SEMA.html#ga460ae167213cffb2623ed99de41498b3"> 1849</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SEMA_SDIOACN_POS                     8 </span></div><div class="line"><a name="l01850"></a><span class="lineno"><a class="line" href="group__RPU__SEMA.html#ga06e711476fadb3e483d85b04121aacb8"> 1850</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SEMA_SDIOACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SEMA_SDIOACN_POS)) </span></div><div class="line"><a name="l01860"></a><span class="lineno"><a class="line" href="group__RPU__UART0.html#gac91a10f54ce8ca670dd985e70c792f60"> 1860</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART0_DMA0ACN_POS                    0 </span></div><div class="line"><a name="l01861"></a><span class="lineno"><a class="line" href="group__RPU__UART0.html#ga259231c9fdc4ee5742ca4790663aef98"> 1861</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART0_DMA0ACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_UART0_DMA0ACN_POS)) </span></div><div class="line"><a name="l01863"></a><span class="lineno"><a class="line" href="group__RPU__UART0.html#ga5f4898e494ac7114e1fe37b9770c49c5"> 1863</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART0_DMA1ACN_POS                    1 </span></div><div class="line"><a name="l01864"></a><span class="lineno"><a class="line" href="group__RPU__UART0.html#gac573088d6bc80992f2954adfc3c1fd06"> 1864</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART0_DMA1ACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_UART0_DMA1ACN_POS)) </span></div><div class="line"><a name="l01866"></a><span class="lineno"><a class="line" href="group__RPU__UART0.html#ga4ef2dab23320eb30070b8aae40e118fc"> 1866</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART0_USBACN_POS                     2 </span></div><div class="line"><a name="l01867"></a><span class="lineno"><a class="line" href="group__RPU__UART0.html#ga58606600b22c9a8af7b0c3a30f6a9270"> 1867</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART0_USBACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_UART0_USBACN_POS)) </span></div><div class="line"><a name="l01869"></a><span class="lineno"><a class="line" href="group__RPU__UART0.html#gabc70702897811f9fed5c7c720c39d7a1"> 1869</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART0_SYS0ACN_POS                    3 </span></div><div class="line"><a name="l01870"></a><span class="lineno"><a class="line" href="group__RPU__UART0.html#ga3244c065baba0c2c4f2266fede5a6394"> 1870</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART0_SYS0ACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_UART0_SYS0ACN_POS)) </span></div><div class="line"><a name="l01872"></a><span class="lineno"><a class="line" href="group__RPU__UART0.html#gae893b5d1213e1e94a24c9b56ed26a39b"> 1872</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART0_SYS1ACN_POS                    4 </span></div><div class="line"><a name="l01873"></a><span class="lineno"><a class="line" href="group__RPU__UART0.html#gab2d75648fcc1b1054b59cab44adf5bff"> 1873</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART0_SYS1ACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_UART0_SYS1ACN_POS)) </span></div><div class="line"><a name="l01875"></a><span class="lineno"><a class="line" href="group__RPU__UART0.html#gac66a3f1fdcf74768933c415610bc1aea"> 1875</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART0_SDMADACN_POS                   5 </span></div><div class="line"><a name="l01876"></a><span class="lineno"><a class="line" href="group__RPU__UART0.html#ga58132e72fcf3d6524e2eeb6221a2e133"> 1876</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART0_SDMADACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_UART0_SDMADACN_POS)) </span></div><div class="line"><a name="l01878"></a><span class="lineno"><a class="line" href="group__RPU__UART0.html#gae3a485e9b25a902296acb37735b3919b"> 1878</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART0_SDMAIACN_POS                   6 </span></div><div class="line"><a name="l01879"></a><span class="lineno"><a class="line" href="group__RPU__UART0.html#ga96283394db993675cd0554c5f2aba21e"> 1879</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART0_SDMAIACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_UART0_SDMAIACN_POS)) </span></div><div class="line"><a name="l01881"></a><span class="lineno"><a class="line" href="group__RPU__UART0.html#ga1d03a9fb644e7d0a4773cb7b43e05db8"> 1881</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART0_CRYPTOACN_POS                  7 </span></div><div class="line"><a name="l01882"></a><span class="lineno"><a class="line" href="group__RPU__UART0.html#ga420a8893e5c8e66ff47d7c42e6dc6711"> 1882</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART0_CRYPTOACN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_UART0_CRYPTOACN_POS)) </span></div><div class="line"><a name="l01884"></a><span class="lineno"><a class="line" href="group__RPU__UART0.html#gaa343cea179696abf1cd95405567fa7d9"> 1884</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART0_SDIOACN_POS                    8 </span></div><div class="line"><a name="l01885"></a><span class="lineno"><a class="line" href="group__RPU__UART0.html#ga5a0bf04464ab4a155810e9f73cd14441"> 1885</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART0_SDIOACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_UART0_SDIOACN_POS)) </span></div><div class="line"><a name="l01895"></a><span class="lineno"><a class="line" href="group__RPU__UART1.html#gaaf7f45ffaf6b32bcf63756fa7e9ca029"> 1895</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART1_DMA0ACN_POS                    0 </span></div><div class="line"><a name="l01896"></a><span class="lineno"><a class="line" href="group__RPU__UART1.html#gab8f6dee986f45d564e532a8ad9ff46ea"> 1896</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART1_DMA0ACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_UART1_DMA0ACN_POS)) </span></div><div class="line"><a name="l01898"></a><span class="lineno"><a class="line" href="group__RPU__UART1.html#ga983d82baec14eb71ec044517f48bf48a"> 1898</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART1_DMA1ACN_POS                    1 </span></div><div class="line"><a name="l01899"></a><span class="lineno"><a class="line" href="group__RPU__UART1.html#ga5510d182bd23dd06c379b9c1a6faed0b"> 1899</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART1_DMA1ACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_UART1_DMA1ACN_POS)) </span></div><div class="line"><a name="l01901"></a><span class="lineno"><a class="line" href="group__RPU__UART1.html#ga8e0305f6bf9d0965a62ac8ca6a5d867e"> 1901</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART1_USBACN_POS                     2 </span></div><div class="line"><a name="l01902"></a><span class="lineno"><a class="line" href="group__RPU__UART1.html#gae89423f07dd7ab2e234a0e9470d9a954"> 1902</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART1_USBACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_UART1_USBACN_POS)) </span></div><div class="line"><a name="l01904"></a><span class="lineno"><a class="line" href="group__RPU__UART1.html#gaa9dbf33fea2ff661315ee1c18aead88b"> 1904</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART1_SYS0ACN_POS                    3 </span></div><div class="line"><a name="l01905"></a><span class="lineno"><a class="line" href="group__RPU__UART1.html#ga4ec63d315e71cd78e5725034cd60e506"> 1905</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART1_SYS0ACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_UART1_SYS0ACN_POS)) </span></div><div class="line"><a name="l01907"></a><span class="lineno"><a class="line" href="group__RPU__UART1.html#ga7d87b9929add9b3b823962040cbfc463"> 1907</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART1_SYS1ACN_POS                    4 </span></div><div class="line"><a name="l01908"></a><span class="lineno"><a class="line" href="group__RPU__UART1.html#gab29c0859582767a4ce4d5e2a21b53be8"> 1908</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART1_SYS1ACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_UART1_SYS1ACN_POS)) </span></div><div class="line"><a name="l01910"></a><span class="lineno"><a class="line" href="group__RPU__UART1.html#ga7d1cd1000b3c7a558b2c438126b14d35"> 1910</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART1_SDMADACN_POS                   5 </span></div><div class="line"><a name="l01911"></a><span class="lineno"><a class="line" href="group__RPU__UART1.html#gaa40054936c85ab383e16c553ac69b671"> 1911</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART1_SDMADACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_UART1_SDMADACN_POS)) </span></div><div class="line"><a name="l01913"></a><span class="lineno"><a class="line" href="group__RPU__UART1.html#ga534270a51f1c683816e22b9c9b8550c3"> 1913</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART1_SDMAIACN_POS                   6 </span></div><div class="line"><a name="l01914"></a><span class="lineno"><a class="line" href="group__RPU__UART1.html#gae31eb68280ae161f9b3d359ed1d6c958"> 1914</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART1_SDMAIACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_UART1_SDMAIACN_POS)) </span></div><div class="line"><a name="l01916"></a><span class="lineno"><a class="line" href="group__RPU__UART1.html#gabcd0d9555a00bc1eeacd730158d63ed6"> 1916</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART1_CRYPTOACN_POS                  7 </span></div><div class="line"><a name="l01917"></a><span class="lineno"><a class="line" href="group__RPU__UART1.html#ga44cdff4aaf5d09f8eba112d65fad5f82"> 1917</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART1_CRYPTOACN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_UART1_CRYPTOACN_POS)) </span></div><div class="line"><a name="l01919"></a><span class="lineno"><a class="line" href="group__RPU__UART1.html#ga34cf0f514b57fb2eca440ce077c62c24"> 1919</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART1_SDIOACN_POS                    8 </span></div><div class="line"><a name="l01920"></a><span class="lineno"><a class="line" href="group__RPU__UART1.html#ga95c875794d87305bea54368f6e97dbb7"> 1920</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART1_SDIOACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_UART1_SDIOACN_POS)) </span></div><div class="line"><a name="l01930"></a><span class="lineno"><a class="line" href="group__RPU__UART2.html#ga8142275d8923cc8858bebd48a4abeb1e"> 1930</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART2_DMA0ACN_POS                    0 </span></div><div class="line"><a name="l01931"></a><span class="lineno"><a class="line" href="group__RPU__UART2.html#gaebda61867d08ba453ba449bb28401a9e"> 1931</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART2_DMA0ACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_UART2_DMA0ACN_POS)) </span></div><div class="line"><a name="l01933"></a><span class="lineno"><a class="line" href="group__RPU__UART2.html#gab53b20c172a2731a3bb81e7b7507925d"> 1933</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART2_DMA1ACN_POS                    1 </span></div><div class="line"><a name="l01934"></a><span class="lineno"><a class="line" href="group__RPU__UART2.html#ga1bd1026e132f773fdc248f7691d01ec2"> 1934</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART2_DMA1ACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_UART2_DMA1ACN_POS)) </span></div><div class="line"><a name="l01936"></a><span class="lineno"><a class="line" href="group__RPU__UART2.html#gabea2137f01df4a2fff71f682cb1d8689"> 1936</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART2_USBACN_POS                     2 </span></div><div class="line"><a name="l01937"></a><span class="lineno"><a class="line" href="group__RPU__UART2.html#ga87facbf169acf917cfb13b2c77ec1e68"> 1937</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART2_USBACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_UART2_USBACN_POS)) </span></div><div class="line"><a name="l01939"></a><span class="lineno"><a class="line" href="group__RPU__UART2.html#ga3fec2db09d3b7132f7285af4d693b537"> 1939</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART2_SYS0ACN_POS                    3 </span></div><div class="line"><a name="l01940"></a><span class="lineno"><a class="line" href="group__RPU__UART2.html#gae83ad07cc6f7cab5e0119aa180d87574"> 1940</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART2_SYS0ACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_UART2_SYS0ACN_POS)) </span></div><div class="line"><a name="l01942"></a><span class="lineno"><a class="line" href="group__RPU__UART2.html#gad9ed21fb99b367306f594f29043feda0"> 1942</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART2_SYS1ACN_POS                    4 </span></div><div class="line"><a name="l01943"></a><span class="lineno"><a class="line" href="group__RPU__UART2.html#gae1c3f065c46655962ef4a57666b49777"> 1943</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART2_SYS1ACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_UART2_SYS1ACN_POS)) </span></div><div class="line"><a name="l01945"></a><span class="lineno"><a class="line" href="group__RPU__UART2.html#ga1be38ceb7b14c9512742346af543aee0"> 1945</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART2_SDMADACN_POS                   5 </span></div><div class="line"><a name="l01946"></a><span class="lineno"><a class="line" href="group__RPU__UART2.html#ga7eea78f38b68f384c46208fd4b4decf3"> 1946</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART2_SDMADACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_UART2_SDMADACN_POS)) </span></div><div class="line"><a name="l01948"></a><span class="lineno"><a class="line" href="group__RPU__UART2.html#gadbbcd1774979946a01b94099c780d5fb"> 1948</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART2_SDMAIACN_POS                   6 </span></div><div class="line"><a name="l01949"></a><span class="lineno"><a class="line" href="group__RPU__UART2.html#ga8cfcc7a4839db9ba2ee9e12bd8b8f597"> 1949</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART2_SDMAIACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_UART2_SDMAIACN_POS)) </span></div><div class="line"><a name="l01951"></a><span class="lineno"><a class="line" href="group__RPU__UART2.html#ga70eb9c22e47f37292c9d8afb72f113eb"> 1951</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART2_CRYPTOACN_POS                  7 </span></div><div class="line"><a name="l01952"></a><span class="lineno"><a class="line" href="group__RPU__UART2.html#gab7d657010c7500f49d9ab93ff0d28049"> 1952</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART2_CRYPTOACN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_UART2_CRYPTOACN_POS)) </span></div><div class="line"><a name="l01954"></a><span class="lineno"><a class="line" href="group__RPU__UART2.html#gaa359bf4bdf8df1ae690bc06d5e53dd2e"> 1954</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART2_SDIOACN_POS                    8 </span></div><div class="line"><a name="l01955"></a><span class="lineno"><a class="line" href="group__RPU__UART2.html#gae9b66870dd58ecf76bd49eaeee641b51"> 1955</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART2_SDIOACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_UART2_SDIOACN_POS)) </span></div><div class="line"><a name="l01965"></a><span class="lineno"><a class="line" href="group__RPU__QSPI1.html#gaeae39524ad21880dbdc06452dbc2f235"> 1965</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_QSPI1_DMA0ACN_POS                    0 </span></div><div class="line"><a name="l01966"></a><span class="lineno"><a class="line" href="group__RPU__QSPI1.html#gaa8ef5e0877f409f20dcd3f0770da3074"> 1966</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_QSPI1_DMA0ACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_QSPI1_DMA0ACN_POS)) </span></div><div class="line"><a name="l01968"></a><span class="lineno"><a class="line" href="group__RPU__QSPI1.html#gabaa7733506654780887c941c39e85f50"> 1968</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_QSPI1_DMA1ACN_POS                    1 </span></div><div class="line"><a name="l01969"></a><span class="lineno"><a class="line" href="group__RPU__QSPI1.html#ga0f852957adfb92df03017e82694fd656"> 1969</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_QSPI1_DMA1ACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_QSPI1_DMA1ACN_POS)) </span></div><div class="line"><a name="l01971"></a><span class="lineno"><a class="line" href="group__RPU__QSPI1.html#ga2fe5b3fcc13d00dee7c1823d72e82b06"> 1971</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_QSPI1_USBACN_POS                     2 </span></div><div class="line"><a name="l01972"></a><span class="lineno"><a class="line" href="group__RPU__QSPI1.html#ga9554f20ad91fc33c33ccc344499ec2fe"> 1972</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_QSPI1_USBACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_QSPI1_USBACN_POS)) </span></div><div class="line"><a name="l01974"></a><span class="lineno"><a class="line" href="group__RPU__QSPI1.html#ga2898185f43001fea194e4e8b1ab6c905"> 1974</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_QSPI1_SYS0ACN_POS                    3 </span></div><div class="line"><a name="l01975"></a><span class="lineno"><a class="line" href="group__RPU__QSPI1.html#ga424f9e19787cb278841375617fe97ced"> 1975</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_QSPI1_SYS0ACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_QSPI1_SYS0ACN_POS)) </span></div><div class="line"><a name="l01977"></a><span class="lineno"><a class="line" href="group__RPU__QSPI1.html#ga605939cc576441a2235f22670869d32b"> 1977</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_QSPI1_SYS1ACN_POS                    4 </span></div><div class="line"><a name="l01978"></a><span class="lineno"><a class="line" href="group__RPU__QSPI1.html#ga2e50ede9ab76b11a235e291e10198cf5"> 1978</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_QSPI1_SYS1ACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_QSPI1_SYS1ACN_POS)) </span></div><div class="line"><a name="l01980"></a><span class="lineno"><a class="line" href="group__RPU__QSPI1.html#ga797ed1339fa6cfd4ca690a9520e413f8"> 1980</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_QSPI1_SDMADACN_POS                   5 </span></div><div class="line"><a name="l01981"></a><span class="lineno"><a class="line" href="group__RPU__QSPI1.html#ga301b668ceb08c7286fd8e78760a93d69"> 1981</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_QSPI1_SDMADACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_QSPI1_SDMADACN_POS)) </span></div><div class="line"><a name="l01983"></a><span class="lineno"><a class="line" href="group__RPU__QSPI1.html#ga01ef3a48fac9e1e7ed5a5f37edd38262"> 1983</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_QSPI1_SDMAIACN_POS                   6 </span></div><div class="line"><a name="l01984"></a><span class="lineno"><a class="line" href="group__RPU__QSPI1.html#ga33a16893f7bac08f38555decc49b4898"> 1984</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_QSPI1_SDMAIACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_QSPI1_SDMAIACN_POS)) </span></div><div class="line"><a name="l01986"></a><span class="lineno"><a class="line" href="group__RPU__QSPI1.html#gab1f4ebfd2888f6751386f8026f737dde"> 1986</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_QSPI1_CRYPTOACN_POS                  7 </span></div><div class="line"><a name="l01987"></a><span class="lineno"><a class="line" href="group__RPU__QSPI1.html#ga860a3d8e16803d1db4c9b03ef9608393"> 1987</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_QSPI1_CRYPTOACN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_QSPI1_CRYPTOACN_POS)) </span></div><div class="line"><a name="l01989"></a><span class="lineno"><a class="line" href="group__RPU__QSPI1.html#gacc2f14c20075c810892f2f8d7628c6dc"> 1989</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_QSPI1_SDIOACN_POS                    8 </span></div><div class="line"><a name="l01990"></a><span class="lineno"><a class="line" href="group__RPU__QSPI1.html#gacc349eeddb992e461175772604565c0b"> 1990</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_QSPI1_SDIOACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_QSPI1_SDIOACN_POS)) </span></div><div class="line"><a name="l02000"></a><span class="lineno"><a class="line" href="group__RPU__QSPI2.html#gaafa8facbee73fa9279aa67f804015caa"> 2000</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_QSPI2_DMA0ACN_POS                    0 </span></div><div class="line"><a name="l02001"></a><span class="lineno"><a class="line" href="group__RPU__QSPI2.html#gafef255c9d917bca9401a0281917f2777"> 2001</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_QSPI2_DMA0ACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_QSPI2_DMA0ACN_POS)) </span></div><div class="line"><a name="l02003"></a><span class="lineno"><a class="line" href="group__RPU__QSPI2.html#ga25422615b330b8d11ea72496d2073d05"> 2003</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_QSPI2_DMA1ACN_POS                    1 </span></div><div class="line"><a name="l02004"></a><span class="lineno"><a class="line" href="group__RPU__QSPI2.html#ga98e59480ba83b96a698e9f72d1825c56"> 2004</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_QSPI2_DMA1ACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_QSPI2_DMA1ACN_POS)) </span></div><div class="line"><a name="l02006"></a><span class="lineno"><a class="line" href="group__RPU__QSPI2.html#gafed847ba9e310f0548b92250c70d9572"> 2006</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_QSPI2_USBACN_POS                     2 </span></div><div class="line"><a name="l02007"></a><span class="lineno"><a class="line" href="group__RPU__QSPI2.html#ga698dfd03a03f3a74a33946fd5558609f"> 2007</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_QSPI2_USBACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_QSPI2_USBACN_POS)) </span></div><div class="line"><a name="l02009"></a><span class="lineno"><a class="line" href="group__RPU__QSPI2.html#ga9d9e62b2d539a44fa22405e253806e88"> 2009</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_QSPI2_SYS0ACN_POS                    3 </span></div><div class="line"><a name="l02010"></a><span class="lineno"><a class="line" href="group__RPU__QSPI2.html#ga5ee537f58a536dd48fde911025356adc"> 2010</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_QSPI2_SYS0ACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_QSPI2_SYS0ACN_POS)) </span></div><div class="line"><a name="l02012"></a><span class="lineno"><a class="line" href="group__RPU__QSPI2.html#ga15d16916382beac1ce3882f7ad284bee"> 2012</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_QSPI2_SYS1ACN_POS                    4 </span></div><div class="line"><a name="l02013"></a><span class="lineno"><a class="line" href="group__RPU__QSPI2.html#gac2f40ec426f2c72a5be19f33720dd553"> 2013</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_QSPI2_SYS1ACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_QSPI2_SYS1ACN_POS)) </span></div><div class="line"><a name="l02015"></a><span class="lineno"><a class="line" href="group__RPU__QSPI2.html#ga22a3a9a04bfe669175d93d2658238922"> 2015</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_QSPI2_SDMADACN_POS                   5 </span></div><div class="line"><a name="l02016"></a><span class="lineno"><a class="line" href="group__RPU__QSPI2.html#ga12b5d16cc312a4831ebcbcf745865063"> 2016</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_QSPI2_SDMADACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_QSPI2_SDMADACN_POS)) </span></div><div class="line"><a name="l02018"></a><span class="lineno"><a class="line" href="group__RPU__QSPI2.html#ga5c29e3e221263f48a355bf7853a4355c"> 2018</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_QSPI2_SDMAIACN_POS                   6 </span></div><div class="line"><a name="l02019"></a><span class="lineno"><a class="line" href="group__RPU__QSPI2.html#ga5c521b22f936549378e445943b33e11f"> 2019</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_QSPI2_SDMAIACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_QSPI2_SDMAIACN_POS)) </span></div><div class="line"><a name="l02021"></a><span class="lineno"><a class="line" href="group__RPU__QSPI2.html#gada852d3c026d3ca432e70a02717f0df0"> 2021</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_QSPI2_CRYPTOACN_POS                  7 </span></div><div class="line"><a name="l02022"></a><span class="lineno"><a class="line" href="group__RPU__QSPI2.html#ga7be2fb77525238e579ef74e5972ccd2e"> 2022</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_QSPI2_CRYPTOACN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_QSPI2_CRYPTOACN_POS)) </span></div><div class="line"><a name="l02024"></a><span class="lineno"><a class="line" href="group__RPU__QSPI2.html#ga9d9901d960e390dcaa5d38b10998c8e1"> 2024</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_QSPI2_SDIOACN_POS                    8 </span></div><div class="line"><a name="l02025"></a><span class="lineno"><a class="line" href="group__RPU__QSPI2.html#gae32dc606cd552b8afc2adfe4c0d07946"> 2025</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_QSPI2_SDIOACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_QSPI2_SDIOACN_POS)) </span></div><div class="line"><a name="l02035"></a><span class="lineno"><a class="line" href="group__RPU__AUDIO.html#gaee8e89ece9fa2f2d943634d11fe29902"> 2035</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_AUDIO_DMA0ACN_POS                    0 </span></div><div class="line"><a name="l02036"></a><span class="lineno"><a class="line" href="group__RPU__AUDIO.html#ga3685264e241376b152460548d7d73702"> 2036</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_AUDIO_DMA0ACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_AUDIO_DMA0ACN_POS)) </span></div><div class="line"><a name="l02038"></a><span class="lineno"><a class="line" href="group__RPU__AUDIO.html#gaea8a90bd33cc2bc7f67da13854bc7d4b"> 2038</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_AUDIO_DMA1ACN_POS                    1 </span></div><div class="line"><a name="l02039"></a><span class="lineno"><a class="line" href="group__RPU__AUDIO.html#ga228649976a7406dcae395229ef6c7214"> 2039</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_AUDIO_DMA1ACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_AUDIO_DMA1ACN_POS)) </span></div><div class="line"><a name="l02041"></a><span class="lineno"><a class="line" href="group__RPU__AUDIO.html#gafe9e7429f5e6e2b50f3b0b69f51f172f"> 2041</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_AUDIO_USBACN_POS                     2 </span></div><div class="line"><a name="l02042"></a><span class="lineno"><a class="line" href="group__RPU__AUDIO.html#ga390f291494a115dc03a41f3490f727ef"> 2042</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_AUDIO_USBACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_AUDIO_USBACN_POS)) </span></div><div class="line"><a name="l02044"></a><span class="lineno"><a class="line" href="group__RPU__AUDIO.html#ga2d69a17086b1d71e3fb0ae9112af9657"> 2044</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_AUDIO_SYS0ACN_POS                    3 </span></div><div class="line"><a name="l02045"></a><span class="lineno"><a class="line" href="group__RPU__AUDIO.html#gaa34730052edba6ce24f897a90794d16d"> 2045</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_AUDIO_SYS0ACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_AUDIO_SYS0ACN_POS)) </span></div><div class="line"><a name="l02047"></a><span class="lineno"><a class="line" href="group__RPU__AUDIO.html#gab0b54413e43a9f5dc06f35c75bd1f295"> 2047</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_AUDIO_SYS1ACN_POS                    4 </span></div><div class="line"><a name="l02048"></a><span class="lineno"><a class="line" href="group__RPU__AUDIO.html#ga175107d6c2e8715736eef724ba0decb6"> 2048</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_AUDIO_SYS1ACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_AUDIO_SYS1ACN_POS)) </span></div><div class="line"><a name="l02050"></a><span class="lineno"><a class="line" href="group__RPU__AUDIO.html#ga800cac5ddf6303662cf8e553159e772d"> 2050</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_AUDIO_SDMADACN_POS                   5 </span></div><div class="line"><a name="l02051"></a><span class="lineno"><a class="line" href="group__RPU__AUDIO.html#ga583a3f12607bd223195237d3f523211d"> 2051</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_AUDIO_SDMADACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_AUDIO_SDMADACN_POS)) </span></div><div class="line"><a name="l02053"></a><span class="lineno"><a class="line" href="group__RPU__AUDIO.html#gaa319f042c382cebb2468d08d9cb33331"> 2053</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_AUDIO_SDMAIACN_POS                   6 </span></div><div class="line"><a name="l02054"></a><span class="lineno"><a class="line" href="group__RPU__AUDIO.html#ga8629187b36c026890d31daedbe04b091"> 2054</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_AUDIO_SDMAIACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_AUDIO_SDMAIACN_POS)) </span></div><div class="line"><a name="l02056"></a><span class="lineno"><a class="line" href="group__RPU__AUDIO.html#ga4ac3da3d7afb79fdbddfd5dde8a78c88"> 2056</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_AUDIO_CRYPTOACN_POS                  7 </span></div><div class="line"><a name="l02057"></a><span class="lineno"><a class="line" href="group__RPU__AUDIO.html#gaae60bf5f1a71f4d5deeba73a72f719cd"> 2057</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_AUDIO_CRYPTOACN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_AUDIO_CRYPTOACN_POS)) </span></div><div class="line"><a name="l02059"></a><span class="lineno"><a class="line" href="group__RPU__AUDIO.html#ga0bdb627a2ab9a939d24ea0f66b4f26ef"> 2059</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_AUDIO_SDIOACN_POS                    8 </span></div><div class="line"><a name="l02060"></a><span class="lineno"><a class="line" href="group__RPU__AUDIO.html#ga1e37c86c7f5e17cfdc0c350a58187a2d"> 2060</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_AUDIO_SDIOACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_AUDIO_SDIOACN_POS)) </span></div><div class="line"><a name="l02070"></a><span class="lineno"><a class="line" href="group__RPU__TRNG.html#gad801b09c8e1233918f76c2cbe884fc78"> 2070</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TRNG_DMA0ACN_POS                     0 </span></div><div class="line"><a name="l02071"></a><span class="lineno"><a class="line" href="group__RPU__TRNG.html#ga6814dc8776d8d7f8ccad572bcda587cc"> 2071</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TRNG_DMA0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TRNG_DMA0ACN_POS)) </span></div><div class="line"><a name="l02073"></a><span class="lineno"><a class="line" href="group__RPU__TRNG.html#gadbd2f10999e4aa3901cd3230aff888d0"> 2073</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TRNG_DMA1ACN_POS                     1 </span></div><div class="line"><a name="l02074"></a><span class="lineno"><a class="line" href="group__RPU__TRNG.html#ga487da76645221c9d68f42f6b9526af46"> 2074</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TRNG_DMA1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TRNG_DMA1ACN_POS)) </span></div><div class="line"><a name="l02076"></a><span class="lineno"><a class="line" href="group__RPU__TRNG.html#gaff8ea21c34d572148b206ee0fab6552e"> 2076</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TRNG_USBACN_POS                      2 </span></div><div class="line"><a name="l02077"></a><span class="lineno"><a class="line" href="group__RPU__TRNG.html#ga432f37df792593d95da5dbc00872f2ca"> 2077</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TRNG_USBACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TRNG_USBACN_POS)) </span></div><div class="line"><a name="l02079"></a><span class="lineno"><a class="line" href="group__RPU__TRNG.html#ga95324901d39b0ad6baca4c8fdb737979"> 2079</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TRNG_SYS0ACN_POS                     3 </span></div><div class="line"><a name="l02080"></a><span class="lineno"><a class="line" href="group__RPU__TRNG.html#gacf7d1b9ca36d5dcd628c79f0df775dcb"> 2080</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TRNG_SYS0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TRNG_SYS0ACN_POS)) </span></div><div class="line"><a name="l02082"></a><span class="lineno"><a class="line" href="group__RPU__TRNG.html#ga88ca992464198d232e6c874e228bc99a"> 2082</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TRNG_SYS1ACN_POS                     4 </span></div><div class="line"><a name="l02083"></a><span class="lineno"><a class="line" href="group__RPU__TRNG.html#ga89b6cfa1d6971fa27c3b094e35472328"> 2083</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TRNG_SYS1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TRNG_SYS1ACN_POS)) </span></div><div class="line"><a name="l02085"></a><span class="lineno"><a class="line" href="group__RPU__TRNG.html#ga3fa704a4ec82280641b41e6b729d4b1a"> 2085</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TRNG_SDMADACN_POS                    5 </span></div><div class="line"><a name="l02086"></a><span class="lineno"><a class="line" href="group__RPU__TRNG.html#ga75afa7f4a67c9579f26bd0362b930f51"> 2086</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TRNG_SDMADACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TRNG_SDMADACN_POS)) </span></div><div class="line"><a name="l02088"></a><span class="lineno"><a class="line" href="group__RPU__TRNG.html#ga58b337d71807fa24029e1f48299e2a3e"> 2088</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TRNG_SDMAIACN_POS                    6 </span></div><div class="line"><a name="l02089"></a><span class="lineno"><a class="line" href="group__RPU__TRNG.html#gabd0075bbe63b1479dd8b7a69f42922fd"> 2089</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TRNG_SDMAIACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TRNG_SDMAIACN_POS)) </span></div><div class="line"><a name="l02091"></a><span class="lineno"><a class="line" href="group__RPU__TRNG.html#gae239aa16530c24b2ae5098310578e571"> 2091</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TRNG_CRYPTOACN_POS                   7 </span></div><div class="line"><a name="l02092"></a><span class="lineno"><a class="line" href="group__RPU__TRNG.html#ga1327ebbda918052df18a24e8e4d4e545"> 2092</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TRNG_CRYPTOACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TRNG_CRYPTOACN_POS)) </span></div><div class="line"><a name="l02094"></a><span class="lineno"><a class="line" href="group__RPU__TRNG.html#ga3c48b0db3b6a1fef2197d27527046270"> 2094</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TRNG_SDIOACN_POS                     8 </span></div><div class="line"><a name="l02095"></a><span class="lineno"><a class="line" href="group__RPU__TRNG.html#gad72208b646d8f7fc0ab242710e49f587"> 2095</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TRNG_SDIOACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TRNG_SDIOACN_POS)) </span></div><div class="line"><a name="l02105"></a><span class="lineno"><a class="line" href="group__RPU__BTLE.html#gaaffbf0e4e966f68adc0682af47c6fd08"> 2105</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BTLE_DMA0ACN_POS                     0 </span></div><div class="line"><a name="l02106"></a><span class="lineno"><a class="line" href="group__RPU__BTLE.html#ga1f98a9f87ed66d5af5823d0b0bece68f"> 2106</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BTLE_DMA0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_BTLE_DMA0ACN_POS)) </span></div><div class="line"><a name="l02108"></a><span class="lineno"><a class="line" href="group__RPU__BTLE.html#gac6efc94a581a14782449c82a28bac4a6"> 2108</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BTLE_DMA1ACN_POS                     1 </span></div><div class="line"><a name="l02109"></a><span class="lineno"><a class="line" href="group__RPU__BTLE.html#ga0da2b6b392c9ab0a2dbb6ae07577658e"> 2109</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BTLE_DMA1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_BTLE_DMA1ACN_POS)) </span></div><div class="line"><a name="l02111"></a><span class="lineno"><a class="line" href="group__RPU__BTLE.html#ga02ed3d2ec1fc9ba327ac0c95ff33b05e"> 2111</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BTLE_USBACN_POS                      2 </span></div><div class="line"><a name="l02112"></a><span class="lineno"><a class="line" href="group__RPU__BTLE.html#ga823829fed82b88104599d41247fb1046"> 2112</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BTLE_USBACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_BTLE_USBACN_POS)) </span></div><div class="line"><a name="l02114"></a><span class="lineno"><a class="line" href="group__RPU__BTLE.html#gaf28d0357fccf0f69ffda83f945ec1b4a"> 2114</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BTLE_SYS0ACN_POS                     3 </span></div><div class="line"><a name="l02115"></a><span class="lineno"><a class="line" href="group__RPU__BTLE.html#ga766f5d0e26e5a1a48ee20c67ba6cd238"> 2115</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BTLE_SYS0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_BTLE_SYS0ACN_POS)) </span></div><div class="line"><a name="l02117"></a><span class="lineno"><a class="line" href="group__RPU__BTLE.html#ga9c21b4166f44d4ae4bfdc7e44190a6dd"> 2117</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BTLE_SYS1ACN_POS                     4 </span></div><div class="line"><a name="l02118"></a><span class="lineno"><a class="line" href="group__RPU__BTLE.html#gaef81a0b726c6deb72fb9834484462f6d"> 2118</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BTLE_SYS1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_BTLE_SYS1ACN_POS)) </span></div><div class="line"><a name="l02120"></a><span class="lineno"><a class="line" href="group__RPU__BTLE.html#gaaac8c4fb50ea1c44b348180c2c4a2fd6"> 2120</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BTLE_SDMADACN_POS                    5 </span></div><div class="line"><a name="l02121"></a><span class="lineno"><a class="line" href="group__RPU__BTLE.html#gaf8809af5a801a452a3d162bb08557df3"> 2121</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BTLE_SDMADACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_BTLE_SDMADACN_POS)) </span></div><div class="line"><a name="l02123"></a><span class="lineno"><a class="line" href="group__RPU__BTLE.html#ga34535ec593fc175eb786d0f7479ef5b5"> 2123</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BTLE_SDMAIACN_POS                    6 </span></div><div class="line"><a name="l02124"></a><span class="lineno"><a class="line" href="group__RPU__BTLE.html#gadfacd8e713e3516b6257c279cb033f3c"> 2124</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BTLE_SDMAIACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_BTLE_SDMAIACN_POS)) </span></div><div class="line"><a name="l02126"></a><span class="lineno"><a class="line" href="group__RPU__BTLE.html#ga2a5051e61c8d2fb58aeac34d2f2279c2"> 2126</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BTLE_CRYPTOACN_POS                   7 </span></div><div class="line"><a name="l02127"></a><span class="lineno"><a class="line" href="group__RPU__BTLE.html#ga2437f6bae874ea0407dba1b6138b3561"> 2127</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BTLE_CRYPTOACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_BTLE_CRYPTOACN_POS)) </span></div><div class="line"><a name="l02129"></a><span class="lineno"><a class="line" href="group__RPU__BTLE.html#ga92531949144558194dae649a7706ae9b"> 2129</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BTLE_SDIOACN_POS                     8 </span></div><div class="line"><a name="l02130"></a><span class="lineno"><a class="line" href="group__RPU__BTLE.html#ga2892aaa8578641018524ebf1436643df"> 2130</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BTLE_SDIOACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_BTLE_SDIOACN_POS)) </span></div><div class="line"><a name="l02140"></a><span class="lineno"><a class="line" href="group__RPU__USBHS.html#ga66f26c810609b94ba95a0ea64af08197"> 2140</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_USBHS_DMA0ACNR_POS                   0 </span></div><div class="line"><a name="l02141"></a><span class="lineno"><a class="line" href="group__RPU__USBHS.html#ga9ff21274af674228ebb7704a066024cc"> 2141</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_USBHS_DMA0ACNR                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_USBHS_DMA0ACNR_POS)) </span></div><div class="line"><a name="l02143"></a><span class="lineno"><a class="line" href="group__RPU__USBHS.html#ga1388f71eac0bb93e3200a4118a6148b8"> 2143</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_USBHS_DMA0ACNW_POS                   1 </span></div><div class="line"><a name="l02144"></a><span class="lineno"><a class="line" href="group__RPU__USBHS.html#gac9259f9a36e566dc0d90d6c42b18151a"> 2144</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_USBHS_DMA0ACNW                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_USBHS_DMA0ACNW_POS)) </span></div><div class="line"><a name="l02146"></a><span class="lineno"><a class="line" href="group__RPU__USBHS.html#ga9196372a613a9e144ee84656e13c153e"> 2146</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_USBHS_DMA1ACNR_POS                   2 </span></div><div class="line"><a name="l02147"></a><span class="lineno"><a class="line" href="group__RPU__USBHS.html#ga946a114d7c88900abac14d474a6ee324"> 2147</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_USBHS_DMA1ACNR                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_USBHS_DMA1ACNR_POS)) </span></div><div class="line"><a name="l02149"></a><span class="lineno"><a class="line" href="group__RPU__USBHS.html#ga37b877774cbfb438b9fb7e8b79e0e84f"> 2149</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_USBHS_DMA1ACNW_POS                   3 </span></div><div class="line"><a name="l02150"></a><span class="lineno"><a class="line" href="group__RPU__USBHS.html#ga648e5b819bd9734a91471feca586ff39"> 2150</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_USBHS_DMA1ACNW                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_USBHS_DMA1ACNW_POS)) </span></div><div class="line"><a name="l02152"></a><span class="lineno"><a class="line" href="group__RPU__USBHS.html#ga5b580f056625fec5f9b099dee788a059"> 2152</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_USBHS_USBACNR_POS                    4 </span></div><div class="line"><a name="l02153"></a><span class="lineno"><a class="line" href="group__RPU__USBHS.html#ga0d4b76280ad6ffe89a0183c10abed63f"> 2153</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_USBHS_USBACNR                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_USBHS_USBACNR_POS)) </span></div><div class="line"><a name="l02155"></a><span class="lineno"><a class="line" href="group__RPU__USBHS.html#ga121bb6872b3b271af2b2b670909caece"> 2155</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_USBHS_USBACNW_POS                    5 </span></div><div class="line"><a name="l02156"></a><span class="lineno"><a class="line" href="group__RPU__USBHS.html#gaa6f8173695c50589b62f4d02fbeba485"> 2156</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_USBHS_USBACNW                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_USBHS_USBACNW_POS)) </span></div><div class="line"><a name="l02158"></a><span class="lineno"><a class="line" href="group__RPU__USBHS.html#ga6ad4446805d3726c276432b74c2caabd"> 2158</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_USBHS_SYS0ACNR_POS                   6 </span></div><div class="line"><a name="l02159"></a><span class="lineno"><a class="line" href="group__RPU__USBHS.html#gaf48195d123b0ef5d912768768bf335d5"> 2159</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_USBHS_SYS0ACNR                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_USBHS_SYS0ACNR_POS)) </span></div><div class="line"><a name="l02161"></a><span class="lineno"><a class="line" href="group__RPU__USBHS.html#gaa9f86282f0feed3d99ba0d1c51884e14"> 2161</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_USBHS_SYS0ACNW_POS                   7 </span></div><div class="line"><a name="l02162"></a><span class="lineno"><a class="line" href="group__RPU__USBHS.html#gabb5f0ea4eadcf7237921a4cd8b541c37"> 2162</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_USBHS_SYS0ACNW                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_USBHS_SYS0ACNW_POS)) </span></div><div class="line"><a name="l02164"></a><span class="lineno"><a class="line" href="group__RPU__USBHS.html#gaab09a7f84e5487dae0e44150b52faad0"> 2164</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_USBHS_SYS1ACNR_POS                   8 </span></div><div class="line"><a name="l02165"></a><span class="lineno"><a class="line" href="group__RPU__USBHS.html#ga43104e07ac771e333ee8ecad69cb7658"> 2165</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_USBHS_SYS1ACNR                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_USBHS_SYS1ACNR_POS)) </span></div><div class="line"><a name="l02167"></a><span class="lineno"><a class="line" href="group__RPU__USBHS.html#ga42d8e254401450bbf5d91b2b8b6a8477"> 2167</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_USBHS_SYS1ACNW_POS                   9 </span></div><div class="line"><a name="l02168"></a><span class="lineno"><a class="line" href="group__RPU__USBHS.html#gaf3d2f6fb0e20892bb9a7092b9f26d3f7"> 2168</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_USBHS_SYS1ACNW                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_USBHS_SYS1ACNW_POS)) </span></div><div class="line"><a name="l02170"></a><span class="lineno"><a class="line" href="group__RPU__USBHS.html#ga407c8e22b0ad8271a2cb0c21cfd90ed0"> 2170</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_USBHS_SDMADACNR_POS                  10 </span></div><div class="line"><a name="l02171"></a><span class="lineno"><a class="line" href="group__RPU__USBHS.html#ga04ccc5722bc872635e46bf10e8bfbb96"> 2171</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_USBHS_SDMADACNR                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_USBHS_SDMADACNR_POS)) </span></div><div class="line"><a name="l02173"></a><span class="lineno"><a class="line" href="group__RPU__USBHS.html#ga67ea0aea0d66682b4858eb092cdccdd1"> 2173</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_USBHS_SDMADACNW_POS                  11 </span></div><div class="line"><a name="l02174"></a><span class="lineno"><a class="line" href="group__RPU__USBHS.html#gae1ac812caecd99c42a24873fcac556a8"> 2174</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_USBHS_SDMADACNW                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_USBHS_SDMADACNW_POS)) </span></div><div class="line"><a name="l02176"></a><span class="lineno"><a class="line" href="group__RPU__USBHS.html#gabdf9f3d6efc5692a3d166a49637a8ebc"> 2176</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_USBHS_SDMAIACNR_POS                  12 </span></div><div class="line"><a name="l02177"></a><span class="lineno"><a class="line" href="group__RPU__USBHS.html#ga777bca5a8f1965584d7337f97ae47b82"> 2177</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_USBHS_SDMAIACNR                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_USBHS_SDMAIACNR_POS)) </span></div><div class="line"><a name="l02179"></a><span class="lineno"><a class="line" href="group__RPU__USBHS.html#ga1f4f4e4f760628f2e1c8ae0ba8d82acf"> 2179</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_USBHS_SDMAIACNW_POS                  13 </span></div><div class="line"><a name="l02180"></a><span class="lineno"><a class="line" href="group__RPU__USBHS.html#ga3d4e27a89e5bbefc17836661f6a44c7f"> 2180</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_USBHS_SDMAIACNW                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_USBHS_SDMAIACNW_POS)) </span></div><div class="line"><a name="l02182"></a><span class="lineno"><a class="line" href="group__RPU__USBHS.html#ga293972c9b34a24851abbfec26f0c137f"> 2182</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_USBHS_CRYPTOACNR_POS                 14 </span></div><div class="line"><a name="l02183"></a><span class="lineno"><a class="line" href="group__RPU__USBHS.html#ga0583982ec0ea9ed48ee8cb61709a4665"> 2183</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_USBHS_CRYPTOACNR                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_USBHS_CRYPTOACNR_POS)) </span></div><div class="line"><a name="l02185"></a><span class="lineno"><a class="line" href="group__RPU__USBHS.html#ga600a278679e91e8fe5221b80ab25e958"> 2185</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_USBHS_CRYPTOACNW_POS                 15 </span></div><div class="line"><a name="l02186"></a><span class="lineno"><a class="line" href="group__RPU__USBHS.html#gac02e30eecfefceda1932f1267e7f873c"> 2186</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_USBHS_CRYPTOACNW                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_USBHS_CRYPTOACNW_POS)) </span></div><div class="line"><a name="l02188"></a><span class="lineno"><a class="line" href="group__RPU__USBHS.html#ga6b043fc5f011d1fd0b4baeb9765778d5"> 2188</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_USBHS_SDIOACNR_POS                   16 </span></div><div class="line"><a name="l02189"></a><span class="lineno"><a class="line" href="group__RPU__USBHS.html#gacf682440db2559287571168ef88c6ea8"> 2189</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_USBHS_SDIOACNR                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_USBHS_SDIOACNR_POS)) </span></div><div class="line"><a name="l02191"></a><span class="lineno"><a class="line" href="group__RPU__USBHS.html#ga079ba77fcba9935f864e8cd25d491f76"> 2191</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_USBHS_SDIOACNW_POS                   17 </span></div><div class="line"><a name="l02192"></a><span class="lineno"><a class="line" href="group__RPU__USBHS.html#ga4a736402394a3c68d0433cf30e4495d0"> 2192</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_USBHS_SDIOACNW                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_USBHS_SDIOACNW_POS)) </span></div><div class="line"><a name="l02202"></a><span class="lineno"><a class="line" href="group__RPU__SDIO.html#ga94d8deb0bf8dc303e908b2e7b2a67314"> 2202</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDIO_DMA0ACNR_POS                    0 </span></div><div class="line"><a name="l02203"></a><span class="lineno"><a class="line" href="group__RPU__SDIO.html#ga59d14bbcff780fb5465905fd3ad59313"> 2203</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDIO_DMA0ACNR                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SDIO_DMA0ACNR_POS)) </span></div><div class="line"><a name="l02205"></a><span class="lineno"><a class="line" href="group__RPU__SDIO.html#ga3f300995e258eb710874c8feb47aff6e"> 2205</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDIO_DMA0ACNW_POS                    1 </span></div><div class="line"><a name="l02206"></a><span class="lineno"><a class="line" href="group__RPU__SDIO.html#gabc9dd5ebf621efcbc776204eee9df79e"> 2206</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDIO_DMA0ACNW                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SDIO_DMA0ACNW_POS)) </span></div><div class="line"><a name="l02208"></a><span class="lineno"><a class="line" href="group__RPU__SDIO.html#ga10d9832e39fc7b555f65d7509ea1a57d"> 2208</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDIO_DMA1ACNR_POS                    2 </span></div><div class="line"><a name="l02209"></a><span class="lineno"><a class="line" href="group__RPU__SDIO.html#ga3f0e14f512f52c7fe08e3a0d96dcd481"> 2209</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDIO_DMA1ACNR                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SDIO_DMA1ACNR_POS)) </span></div><div class="line"><a name="l02211"></a><span class="lineno"><a class="line" href="group__RPU__SDIO.html#gae852b6ac0b0ff839de339ba0304a57c1"> 2211</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDIO_DMA1ACNW_POS                    3 </span></div><div class="line"><a name="l02212"></a><span class="lineno"><a class="line" href="group__RPU__SDIO.html#ga8f0c799d3b7f22319a52ebe85b22e862"> 2212</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDIO_DMA1ACNW                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SDIO_DMA1ACNW_POS)) </span></div><div class="line"><a name="l02214"></a><span class="lineno"><a class="line" href="group__RPU__SDIO.html#gaa1f67d7fdbfd2d8d9fb471f463fab360"> 2214</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDIO_USBACNR_POS                     4 </span></div><div class="line"><a name="l02215"></a><span class="lineno"><a class="line" href="group__RPU__SDIO.html#gaffa9c53c103bfa70a773e21027cd23fa"> 2215</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDIO_USBACNR                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SDIO_USBACNR_POS)) </span></div><div class="line"><a name="l02217"></a><span class="lineno"><a class="line" href="group__RPU__SDIO.html#ga21b00204c774d080a23601e426af28b8"> 2217</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDIO_USBACNW_POS                     5 </span></div><div class="line"><a name="l02218"></a><span class="lineno"><a class="line" href="group__RPU__SDIO.html#gacd1f501b99750f6255d199ecbdf159aa"> 2218</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDIO_USBACNW                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SDIO_USBACNW_POS)) </span></div><div class="line"><a name="l02220"></a><span class="lineno"><a class="line" href="group__RPU__SDIO.html#ga5d3637710dfb0a292c28fa73fad2c693"> 2220</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDIO_SYS0ACNR_POS                    6 </span></div><div class="line"><a name="l02221"></a><span class="lineno"><a class="line" href="group__RPU__SDIO.html#gae31ca158724e85ae243f3a035c2a1e66"> 2221</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDIO_SYS0ACNR                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SDIO_SYS0ACNR_POS)) </span></div><div class="line"><a name="l02223"></a><span class="lineno"><a class="line" href="group__RPU__SDIO.html#gacc3093f985523b0eeef66bd6b29841f8"> 2223</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDIO_SYS0ACNW_POS                    7 </span></div><div class="line"><a name="l02224"></a><span class="lineno"><a class="line" href="group__RPU__SDIO.html#gaceaa0b96755a7414e32065c0332febf1"> 2224</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDIO_SYS0ACNW                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SDIO_SYS0ACNW_POS)) </span></div><div class="line"><a name="l02226"></a><span class="lineno"><a class="line" href="group__RPU__SDIO.html#ga088dbabc114e3fee456b14d0096afe53"> 2226</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDIO_SYS1ACNR_POS                    8 </span></div><div class="line"><a name="l02227"></a><span class="lineno"><a class="line" href="group__RPU__SDIO.html#ga0367ac1403d8a6bc81846b52fcb4ed88"> 2227</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDIO_SYS1ACNR                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SDIO_SYS1ACNR_POS)) </span></div><div class="line"><a name="l02229"></a><span class="lineno"><a class="line" href="group__RPU__SDIO.html#gacc0e9ed3f51d1c2ae18bf41cbf36fe31"> 2229</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDIO_SYS1ACNW_POS                    9 </span></div><div class="line"><a name="l02230"></a><span class="lineno"><a class="line" href="group__RPU__SDIO.html#gad1de49c9909752dee127f0d5196ed3a9"> 2230</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDIO_SYS1ACNW                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SDIO_SYS1ACNW_POS)) </span></div><div class="line"><a name="l02232"></a><span class="lineno"><a class="line" href="group__RPU__SDIO.html#ga4456f3809dc151953b1e582825941a1a"> 2232</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDIO_SDMADACNR_POS                   10 </span></div><div class="line"><a name="l02233"></a><span class="lineno"><a class="line" href="group__RPU__SDIO.html#gac7e03323b968833afd0ac74e19b0af70"> 2233</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDIO_SDMADACNR                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SDIO_SDMADACNR_POS)) </span></div><div class="line"><a name="l02235"></a><span class="lineno"><a class="line" href="group__RPU__SDIO.html#ga73a5dd35ea498fbad5aaafae54d8f947"> 2235</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDIO_SDMADACNW_POS                   11 </span></div><div class="line"><a name="l02236"></a><span class="lineno"><a class="line" href="group__RPU__SDIO.html#gaa2cb8c868551234f1da3cdc1bf5693f9"> 2236</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDIO_SDMADACNW                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SDIO_SDMADACNW_POS)) </span></div><div class="line"><a name="l02238"></a><span class="lineno"><a class="line" href="group__RPU__SDIO.html#gaaedb58ec264486ebd8ac9df8928602c6"> 2238</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDIO_SDMAIACNR_POS                   12 </span></div><div class="line"><a name="l02239"></a><span class="lineno"><a class="line" href="group__RPU__SDIO.html#gab939b362781f566802f3a3ec696220f7"> 2239</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDIO_SDMAIACNR                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SDIO_SDMAIACNR_POS)) </span></div><div class="line"><a name="l02241"></a><span class="lineno"><a class="line" href="group__RPU__SDIO.html#ga68c6b67ad5b3d9defb8aab187bee195f"> 2241</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDIO_SDMAIACNW_POS                   13 </span></div><div class="line"><a name="l02242"></a><span class="lineno"><a class="line" href="group__RPU__SDIO.html#ga88c4178a46e9639ce9f995157f421372"> 2242</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDIO_SDMAIACNW                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SDIO_SDMAIACNW_POS)) </span></div><div class="line"><a name="l02244"></a><span class="lineno"><a class="line" href="group__RPU__SDIO.html#ga9c29c73c83704c6f56257b71f6655e9d"> 2244</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDIO_CRYPTOACNR_POS                  14 </span></div><div class="line"><a name="l02245"></a><span class="lineno"><a class="line" href="group__RPU__SDIO.html#gab0c6adff08f51c10c9e32337fd7175bd"> 2245</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDIO_CRYPTOACNR                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SDIO_CRYPTOACNR_POS)) </span></div><div class="line"><a name="l02247"></a><span class="lineno"><a class="line" href="group__RPU__SDIO.html#gaeb221f5948b3f71296cfac2637514418"> 2247</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDIO_CRYPTOACNW_POS                  15 </span></div><div class="line"><a name="l02248"></a><span class="lineno"><a class="line" href="group__RPU__SDIO.html#ga4a09b3d09f094075695cd5493851f828"> 2248</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDIO_CRYPTOACNW                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SDIO_CRYPTOACNW_POS)) </span></div><div class="line"><a name="l02250"></a><span class="lineno"><a class="line" href="group__RPU__SDIO.html#ga9e1147d8a3330dacb2c063f57b1731a6"> 2250</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDIO_SDIOACNR_POS                    16 </span></div><div class="line"><a name="l02251"></a><span class="lineno"><a class="line" href="group__RPU__SDIO.html#ga0bd09f3a9afb32fddc0a2c1fd0d788af"> 2251</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDIO_SDIOACNR                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SDIO_SDIOACNR_POS)) </span></div><div class="line"><a name="l02253"></a><span class="lineno"><a class="line" href="group__RPU__SDIO.html#gab422f60dbef7d0c9ee659a469fe28f6a"> 2253</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDIO_SDIOACNW_POS                    17 </span></div><div class="line"><a name="l02254"></a><span class="lineno"><a class="line" href="group__RPU__SDIO.html#ga3b02473b8065b4e455ff4d0dd2094ecc"> 2254</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDIO_SDIOACNW                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SDIO_SDIOACNW_POS)) </span></div><div class="line"><a name="l02264"></a><span class="lineno"><a class="line" href="group__RPU__SPIXIPMFIFO.html#ga5f3f4079b37476344694ded4a5054676"> 2264</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXIPMFIFO_DMA0ACNR_POS             0 </span></div><div class="line"><a name="l02265"></a><span class="lineno"><a class="line" href="group__RPU__SPIXIPMFIFO.html#ga7370f1a25b391b7337b71d0ce57ca1a9"> 2265</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXIPMFIFO_DMA0ACNR                 ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXIPMFIFO_DMA0ACNR_POS)) </span></div><div class="line"><a name="l02267"></a><span class="lineno"><a class="line" href="group__RPU__SPIXIPMFIFO.html#ga8b08ccce1d399ed4656edc375df2b4d5"> 2267</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXIPMFIFO_DMA0ACNW_POS             1 </span></div><div class="line"><a name="l02268"></a><span class="lineno"><a class="line" href="group__RPU__SPIXIPMFIFO.html#gaf35e17a986d3f7e1f3809858b63a20a3"> 2268</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXIPMFIFO_DMA0ACNW                 ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXIPMFIFO_DMA0ACNW_POS)) </span></div><div class="line"><a name="l02270"></a><span class="lineno"><a class="line" href="group__RPU__SPIXIPMFIFO.html#ga37dffdc835e7d8fe1a5ec975a76d9fdd"> 2270</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXIPMFIFO_DMA1ACNR_POS             2 </span></div><div class="line"><a name="l02271"></a><span class="lineno"><a class="line" href="group__RPU__SPIXIPMFIFO.html#gaf13d0b29a62848ba22789f1e204eac52"> 2271</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXIPMFIFO_DMA1ACNR                 ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXIPMFIFO_DMA1ACNR_POS)) </span></div><div class="line"><a name="l02273"></a><span class="lineno"><a class="line" href="group__RPU__SPIXIPMFIFO.html#ga5a66680d28157854440d1979dd1f368c"> 2273</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXIPMFIFO_DMA1ACNW_POS             3 </span></div><div class="line"><a name="l02274"></a><span class="lineno"><a class="line" href="group__RPU__SPIXIPMFIFO.html#ga1f8f3de2e6ebf90c6b688bd28407959b"> 2274</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXIPMFIFO_DMA1ACNW                 ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXIPMFIFO_DMA1ACNW_POS)) </span></div><div class="line"><a name="l02276"></a><span class="lineno"><a class="line" href="group__RPU__SPIXIPMFIFO.html#ga8d74700670d64aad77e74eff5e900337"> 2276</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXIPMFIFO_USBACNR_POS              4 </span></div><div class="line"><a name="l02277"></a><span class="lineno"><a class="line" href="group__RPU__SPIXIPMFIFO.html#gab7d63b6bcf71dbe0822cfef892e76fd9"> 2277</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXIPMFIFO_USBACNR                  ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXIPMFIFO_USBACNR_POS)) </span></div><div class="line"><a name="l02279"></a><span class="lineno"><a class="line" href="group__RPU__SPIXIPMFIFO.html#ga90050840056412a7eda6e40c63c3897b"> 2279</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXIPMFIFO_USBACNW_POS              5 </span></div><div class="line"><a name="l02280"></a><span class="lineno"><a class="line" href="group__RPU__SPIXIPMFIFO.html#gae9eb62d5b55192f0cc5952d59f85a537"> 2280</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXIPMFIFO_USBACNW                  ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXIPMFIFO_USBACNW_POS)) </span></div><div class="line"><a name="l02282"></a><span class="lineno"><a class="line" href="group__RPU__SPIXIPMFIFO.html#ga2356eb407f7c8cbf0b53e6165890eb65"> 2282</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXIPMFIFO_SYS0ACNR_POS             6 </span></div><div class="line"><a name="l02283"></a><span class="lineno"><a class="line" href="group__RPU__SPIXIPMFIFO.html#ga8e26c7f7c4212b004d4be8429ea7f8aa"> 2283</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXIPMFIFO_SYS0ACNR                 ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXIPMFIFO_SYS0ACNR_POS)) </span></div><div class="line"><a name="l02285"></a><span class="lineno"><a class="line" href="group__RPU__SPIXIPMFIFO.html#ga589aa85880674f90bf641c000e0ab84c"> 2285</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXIPMFIFO_SYS0ACNW_POS             7 </span></div><div class="line"><a name="l02286"></a><span class="lineno"><a class="line" href="group__RPU__SPIXIPMFIFO.html#ga5d57fccc91ed6542695367ee01a4d1a4"> 2286</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXIPMFIFO_SYS0ACNW                 ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXIPMFIFO_SYS0ACNW_POS)) </span></div><div class="line"><a name="l02288"></a><span class="lineno"><a class="line" href="group__RPU__SPIXIPMFIFO.html#ga96dd82d6365c81c01d11af543ee4da01"> 2288</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXIPMFIFO_SYS1ACNR_POS             8 </span></div><div class="line"><a name="l02289"></a><span class="lineno"><a class="line" href="group__RPU__SPIXIPMFIFO.html#ga4d066c9f83c2dac6e934d3030d177c33"> 2289</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXIPMFIFO_SYS1ACNR                 ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXIPMFIFO_SYS1ACNR_POS)) </span></div><div class="line"><a name="l02291"></a><span class="lineno"><a class="line" href="group__RPU__SPIXIPMFIFO.html#ga5a40386282e172d1f2c46b61f47be033"> 2291</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXIPMFIFO_SYS1ACNW_POS             9 </span></div><div class="line"><a name="l02292"></a><span class="lineno"><a class="line" href="group__RPU__SPIXIPMFIFO.html#ga5f409c9a58abbab4d4e18ab135d86600"> 2292</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXIPMFIFO_SYS1ACNW                 ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXIPMFIFO_SYS1ACNW_POS)) </span></div><div class="line"><a name="l02294"></a><span class="lineno"><a class="line" href="group__RPU__SPIXIPMFIFO.html#ga475b9682ed4fc8b3967bda5e4aa488cb"> 2294</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXIPMFIFO_SDMADACNR_POS            10 </span></div><div class="line"><a name="l02295"></a><span class="lineno"><a class="line" href="group__RPU__SPIXIPMFIFO.html#gab7bc7737a38d9543ba2e1007d65f753f"> 2295</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXIPMFIFO_SDMADACNR                ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXIPMFIFO_SDMADACNR_POS)) </span></div><div class="line"><a name="l02297"></a><span class="lineno"><a class="line" href="group__RPU__SPIXIPMFIFO.html#ga3b21b001effb0af98220a4cdd872f68e"> 2297</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXIPMFIFO_SDMADACNW_POS            11 </span></div><div class="line"><a name="l02298"></a><span class="lineno"><a class="line" href="group__RPU__SPIXIPMFIFO.html#gad6e8dba0294cd0b14f0cca24b8cc370f"> 2298</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXIPMFIFO_SDMADACNW                ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXIPMFIFO_SDMADACNW_POS)) </span></div><div class="line"><a name="l02300"></a><span class="lineno"><a class="line" href="group__RPU__SPIXIPMFIFO.html#gac1b05cf2e7a36eea25c41d764d2751c0"> 2300</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXIPMFIFO_SDMAIACNR_POS            12 </span></div><div class="line"><a name="l02301"></a><span class="lineno"><a class="line" href="group__RPU__SPIXIPMFIFO.html#ga2a570cf819930643bdf348f534776d09"> 2301</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXIPMFIFO_SDMAIACNR                ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXIPMFIFO_SDMAIACNR_POS)) </span></div><div class="line"><a name="l02303"></a><span class="lineno"><a class="line" href="group__RPU__SPIXIPMFIFO.html#ga0987b2fe495601593f6680ea69f725d1"> 2303</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXIPMFIFO_SDMAIACNW_POS            13 </span></div><div class="line"><a name="l02304"></a><span class="lineno"><a class="line" href="group__RPU__SPIXIPMFIFO.html#ga00f7da1f59dcfdc31933f875fc0334b1"> 2304</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXIPMFIFO_SDMAIACNW                ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXIPMFIFO_SDMAIACNW_POS)) </span></div><div class="line"><a name="l02306"></a><span class="lineno"><a class="line" href="group__RPU__SPIXIPMFIFO.html#ga24937f80cb0acc8418db6ad6a26a8725"> 2306</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXIPMFIFO_CRYPTOACNR_POS           14 </span></div><div class="line"><a name="l02307"></a><span class="lineno"><a class="line" href="group__RPU__SPIXIPMFIFO.html#gadfcc8ba576cc4ebca0a6af3dbadd5c56"> 2307</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXIPMFIFO_CRYPTOACNR               ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXIPMFIFO_CRYPTOACNR_POS)) </span></div><div class="line"><a name="l02309"></a><span class="lineno"><a class="line" href="group__RPU__SPIXIPMFIFO.html#ga55345d94fa249ba854b4dedce4268773"> 2309</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXIPMFIFO_CRYPTOACNW_POS           15 </span></div><div class="line"><a name="l02310"></a><span class="lineno"><a class="line" href="group__RPU__SPIXIPMFIFO.html#gabdf9861c19971f96eee8be03a86a3942"> 2310</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXIPMFIFO_CRYPTOACNW               ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXIPMFIFO_CRYPTOACNW_POS)) </span></div><div class="line"><a name="l02312"></a><span class="lineno"><a class="line" href="group__RPU__SPIXIPMFIFO.html#ga63d412ebb5335516e12ffa62b6003c88"> 2312</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXIPMFIFO_SDIOACNR_POS             16 </span></div><div class="line"><a name="l02313"></a><span class="lineno"><a class="line" href="group__RPU__SPIXIPMFIFO.html#ga5f4967182f77485b3b2cb6dbed109292"> 2313</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXIPMFIFO_SDIOACNR                 ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXIPMFIFO_SDIOACNR_POS)) </span></div><div class="line"><a name="l02315"></a><span class="lineno"><a class="line" href="group__RPU__SPIXIPMFIFO.html#ga26f1290d687d0c6e89606e0712f9433d"> 2315</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXIPMFIFO_SDIOACNW_POS             17 </span></div><div class="line"><a name="l02316"></a><span class="lineno"><a class="line" href="group__RPU__SPIXIPMFIFO.html#gaf36bcfff4c96e3d3a190941e960c42d5"> 2316</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXIPMFIFO_SDIOACNW                 ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXIPMFIFO_SDIOACNW_POS)) </span></div><div class="line"><a name="l02326"></a><span class="lineno"><a class="line" href="group__RPU__QSPI0.html#ga6ab4672a8403b00e37f13d3ed1c14591"> 2326</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_QSPI0_DMA0ACNR_POS                   0 </span></div><div class="line"><a name="l02327"></a><span class="lineno"><a class="line" href="group__RPU__QSPI0.html#ga6b24d1f709b871a848573edc35559907"> 2327</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_QSPI0_DMA0ACNR                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_QSPI0_DMA0ACNR_POS)) </span></div><div class="line"><a name="l02329"></a><span class="lineno"><a class="line" href="group__RPU__QSPI0.html#gafa2ab4e8142111e8f99b8592dc11fad2"> 2329</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_QSPI0_DMA0ACNW_POS                   1 </span></div><div class="line"><a name="l02330"></a><span class="lineno"><a class="line" href="group__RPU__QSPI0.html#gad2a5a467131861af62178c0f5a01bace"> 2330</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_QSPI0_DMA0ACNW                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_QSPI0_DMA0ACNW_POS)) </span></div><div class="line"><a name="l02332"></a><span class="lineno"><a class="line" href="group__RPU__QSPI0.html#gac2c8aed19fbbb0f827b4ab731ef2f13f"> 2332</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_QSPI0_DMA1ACNR_POS                   2 </span></div><div class="line"><a name="l02333"></a><span class="lineno"><a class="line" href="group__RPU__QSPI0.html#ga4a9d9b07e4dc5a52f25dea730c486734"> 2333</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_QSPI0_DMA1ACNR                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_QSPI0_DMA1ACNR_POS)) </span></div><div class="line"><a name="l02335"></a><span class="lineno"><a class="line" href="group__RPU__QSPI0.html#ga6e31b0077af9976abc1fcdd53fcc9a4d"> 2335</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_QSPI0_DMA1ACNW_POS                   3 </span></div><div class="line"><a name="l02336"></a><span class="lineno"><a class="line" href="group__RPU__QSPI0.html#ga12f4d423d05257da24a6ac6af529f77c"> 2336</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_QSPI0_DMA1ACNW                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_QSPI0_DMA1ACNW_POS)) </span></div><div class="line"><a name="l02338"></a><span class="lineno"><a class="line" href="group__RPU__QSPI0.html#gab8db7316ff62eefe94b73bad3e05e16e"> 2338</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_QSPI0_USBACNR_POS                    4 </span></div><div class="line"><a name="l02339"></a><span class="lineno"><a class="line" href="group__RPU__QSPI0.html#ga88425e260324c897d27e322cd2c936ac"> 2339</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_QSPI0_USBACNR                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_QSPI0_USBACNR_POS)) </span></div><div class="line"><a name="l02341"></a><span class="lineno"><a class="line" href="group__RPU__QSPI0.html#ga4e2b5fcefd623bece02e1968d3de4242"> 2341</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_QSPI0_USBACNW_POS                    5 </span></div><div class="line"><a name="l02342"></a><span class="lineno"><a class="line" href="group__RPU__QSPI0.html#gad3b4b71ac38f101f8d8e28a885a67b50"> 2342</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_QSPI0_USBACNW                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_QSPI0_USBACNW_POS)) </span></div><div class="line"><a name="l02344"></a><span class="lineno"><a class="line" href="group__RPU__QSPI0.html#ga13763f4dd778b64a30f201c1a4ee8ea2"> 2344</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_QSPI0_SYS0ACNR_POS                   6 </span></div><div class="line"><a name="l02345"></a><span class="lineno"><a class="line" href="group__RPU__QSPI0.html#gabb02da7df5b2b5dbd9b71695aae5f8c8"> 2345</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_QSPI0_SYS0ACNR                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_QSPI0_SYS0ACNR_POS)) </span></div><div class="line"><a name="l02347"></a><span class="lineno"><a class="line" href="group__RPU__QSPI0.html#ga8d00a3307a4d30d854584d21451084ed"> 2347</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_QSPI0_SYS0ACNW_POS                   7 </span></div><div class="line"><a name="l02348"></a><span class="lineno"><a class="line" href="group__RPU__QSPI0.html#ga24507e449fe63debd4179a0d994642a2"> 2348</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_QSPI0_SYS0ACNW                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_QSPI0_SYS0ACNW_POS)) </span></div><div class="line"><a name="l02350"></a><span class="lineno"><a class="line" href="group__RPU__QSPI0.html#ga902b566ee3d7ccf3769f5e7f9c4dbdaf"> 2350</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_QSPI0_SYS1ACNR_POS                   8 </span></div><div class="line"><a name="l02351"></a><span class="lineno"><a class="line" href="group__RPU__QSPI0.html#gac22d0a106c4df5700248af6cd37bf905"> 2351</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_QSPI0_SYS1ACNR                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_QSPI0_SYS1ACNR_POS)) </span></div><div class="line"><a name="l02353"></a><span class="lineno"><a class="line" href="group__RPU__QSPI0.html#gab85a76c26cb80a7dab648fd99a0cfed0"> 2353</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_QSPI0_SYS1ACNW_POS                   9 </span></div><div class="line"><a name="l02354"></a><span class="lineno"><a class="line" href="group__RPU__QSPI0.html#ga853d82c101ee916a7a5c7120e12b2fd1"> 2354</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_QSPI0_SYS1ACNW                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_QSPI0_SYS1ACNW_POS)) </span></div><div class="line"><a name="l02356"></a><span class="lineno"><a class="line" href="group__RPU__QSPI0.html#ga89c028f65db691a3742b240f3785d615"> 2356</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_QSPI0_SDMADACNR_POS                  10 </span></div><div class="line"><a name="l02357"></a><span class="lineno"><a class="line" href="group__RPU__QSPI0.html#ga86a80158f6a38548377cec3f5c5f065a"> 2357</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_QSPI0_SDMADACNR                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_QSPI0_SDMADACNR_POS)) </span></div><div class="line"><a name="l02359"></a><span class="lineno"><a class="line" href="group__RPU__QSPI0.html#ga5aa373559662eddeb7a9cadc4e71f29f"> 2359</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_QSPI0_SDMADACNW_POS                  11 </span></div><div class="line"><a name="l02360"></a><span class="lineno"><a class="line" href="group__RPU__QSPI0.html#ga2f44ec815c09a00b60fdb0bacadf26ec"> 2360</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_QSPI0_SDMADACNW                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_QSPI0_SDMADACNW_POS)) </span></div><div class="line"><a name="l02362"></a><span class="lineno"><a class="line" href="group__RPU__QSPI0.html#ga3aae06afea17b6bc3cd9fad0f61c51b2"> 2362</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_QSPI0_SDMAIACNR_POS                  12 </span></div><div class="line"><a name="l02363"></a><span class="lineno"><a class="line" href="group__RPU__QSPI0.html#gad2c8e219589a4a5491f0c0a3362ab7c7"> 2363</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_QSPI0_SDMAIACNR                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_QSPI0_SDMAIACNR_POS)) </span></div><div class="line"><a name="l02365"></a><span class="lineno"><a class="line" href="group__RPU__QSPI0.html#ga20a5da6ca294de3effd13a599846f023"> 2365</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_QSPI0_SDMAIACNW_POS                  13 </span></div><div class="line"><a name="l02366"></a><span class="lineno"><a class="line" href="group__RPU__QSPI0.html#ga98473635448a7e51fce0c31e550824a9"> 2366</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_QSPI0_SDMAIACNW                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_QSPI0_SDMAIACNW_POS)) </span></div><div class="line"><a name="l02368"></a><span class="lineno"><a class="line" href="group__RPU__QSPI0.html#gabffd331e6cc0f9f55d4eab2fdaf738f6"> 2368</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_QSPI0_CRYPTOACNR_POS                 14 </span></div><div class="line"><a name="l02369"></a><span class="lineno"><a class="line" href="group__RPU__QSPI0.html#ga0653e4470025c008e0f87da856c70c14"> 2369</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_QSPI0_CRYPTOACNR                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_QSPI0_CRYPTOACNR_POS)) </span></div><div class="line"><a name="l02371"></a><span class="lineno"><a class="line" href="group__RPU__QSPI0.html#gaec9d4ab5d8a8d11c06a5b54d5d03e323"> 2371</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_QSPI0_CRYPTOACNW_POS                 15 </span></div><div class="line"><a name="l02372"></a><span class="lineno"><a class="line" href="group__RPU__QSPI0.html#gafb7c5d9d6c96afb096c1463542dc0176"> 2372</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_QSPI0_CRYPTOACNW                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_QSPI0_CRYPTOACNW_POS)) </span></div><div class="line"><a name="l02374"></a><span class="lineno"><a class="line" href="group__RPU__QSPI0.html#ga632db0be0be390bcc9bfeb352fcdab4c"> 2374</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_QSPI0_SDIOACNR_POS                   16 </span></div><div class="line"><a name="l02375"></a><span class="lineno"><a class="line" href="group__RPU__QSPI0.html#gaa0d17ffa99b3033b314724e6fc90d13e"> 2375</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_QSPI0_SDIOACNR                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_QSPI0_SDIOACNR_POS)) </span></div><div class="line"><a name="l02377"></a><span class="lineno"><a class="line" href="group__RPU__QSPI0.html#gae493307663d2e000b92ecdc4b3612057"> 2377</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_QSPI0_SDIOACNW_POS                   17 </span></div><div class="line"><a name="l02378"></a><span class="lineno"><a class="line" href="group__RPU__QSPI0.html#ga54734eba4ad6bd03da3f7642da40bff0"> 2378</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_QSPI0_SDIOACNW                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_QSPI0_SDIOACNW_POS)) </span></div><div class="line"><a name="l02388"></a><span class="lineno"><a class="line" href="group__RPU__SRAM0.html#gada6dddeba4bf9db86b81d93f095acb77"> 2388</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM0_DMA0ACNR_POS                   0 </span></div><div class="line"><a name="l02389"></a><span class="lineno"><a class="line" href="group__RPU__SRAM0.html#ga4ce5f7c9f1b6848f96fd6b8758d6c837"> 2389</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM0_DMA0ACNR                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM0_DMA0ACNR_POS)) </span></div><div class="line"><a name="l02391"></a><span class="lineno"><a class="line" href="group__RPU__SRAM0.html#ga260a38958a0f8ba82979949f03574afa"> 2391</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM0_DMA0ACNW_POS                   1 </span></div><div class="line"><a name="l02392"></a><span class="lineno"><a class="line" href="group__RPU__SRAM0.html#ga273117211920213b84f8830944bae101"> 2392</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM0_DMA0ACNW                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM0_DMA0ACNW_POS)) </span></div><div class="line"><a name="l02394"></a><span class="lineno"><a class="line" href="group__RPU__SRAM0.html#ga8c633621af1b971a7c0c21bc0910ff7e"> 2394</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM0_DMA1ACNR_POS                   2 </span></div><div class="line"><a name="l02395"></a><span class="lineno"><a class="line" href="group__RPU__SRAM0.html#ga4bb5fbcafa9b1270d60202ef6dcad485"> 2395</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM0_DMA1ACNR                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM0_DMA1ACNR_POS)) </span></div><div class="line"><a name="l02397"></a><span class="lineno"><a class="line" href="group__RPU__SRAM0.html#ga1242d05fb38b9d9bb288efd94c45c3d0"> 2397</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM0_DMA1ACNW_POS                   3 </span></div><div class="line"><a name="l02398"></a><span class="lineno"><a class="line" href="group__RPU__SRAM0.html#ga02041806a4cba27ce94b6dafeb54844f"> 2398</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM0_DMA1ACNW                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM0_DMA1ACNW_POS)) </span></div><div class="line"><a name="l02400"></a><span class="lineno"><a class="line" href="group__RPU__SRAM0.html#ga10598ce2ee4ec99be771c26c8452a05f"> 2400</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM0_USBACNR_POS                    4 </span></div><div class="line"><a name="l02401"></a><span class="lineno"><a class="line" href="group__RPU__SRAM0.html#ga831f7f59fd014e02d1cb1af297da2c22"> 2401</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM0_USBACNR                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM0_USBACNR_POS)) </span></div><div class="line"><a name="l02403"></a><span class="lineno"><a class="line" href="group__RPU__SRAM0.html#gac68eff5bdf0d111ffd464c90e51247a7"> 2403</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM0_USBACNW_POS                    5 </span></div><div class="line"><a name="l02404"></a><span class="lineno"><a class="line" href="group__RPU__SRAM0.html#gaf9d71f18ea5768d2bc82a59daacba03c"> 2404</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM0_USBACNW                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM0_USBACNW_POS)) </span></div><div class="line"><a name="l02406"></a><span class="lineno"><a class="line" href="group__RPU__SRAM0.html#gaceb29cf42df26f8eb4e1cde63c42e5ad"> 2406</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM0_SYS0ACNR_POS                   6 </span></div><div class="line"><a name="l02407"></a><span class="lineno"><a class="line" href="group__RPU__SRAM0.html#gae29da3f3bcdd9a2e3558b35a0f748eba"> 2407</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM0_SYS0ACNR                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM0_SYS0ACNR_POS)) </span></div><div class="line"><a name="l02409"></a><span class="lineno"><a class="line" href="group__RPU__SRAM0.html#gaae21f969cb9a2026ae38488b7ecac2fa"> 2409</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM0_SYS0ACNW_POS                   7 </span></div><div class="line"><a name="l02410"></a><span class="lineno"><a class="line" href="group__RPU__SRAM0.html#ga810384b38779b4387250e3ec6bbb445d"> 2410</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM0_SYS0ACNW                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM0_SYS0ACNW_POS)) </span></div><div class="line"><a name="l02412"></a><span class="lineno"><a class="line" href="group__RPU__SRAM0.html#gaab376a96d446340d45cfc93c34294726"> 2412</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM0_SYS1ACNR_POS                   8 </span></div><div class="line"><a name="l02413"></a><span class="lineno"><a class="line" href="group__RPU__SRAM0.html#gaa301c8897c790bad708fa8a4fd4a7009"> 2413</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM0_SYS1ACNR                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM0_SYS1ACNR_POS)) </span></div><div class="line"><a name="l02415"></a><span class="lineno"><a class="line" href="group__RPU__SRAM0.html#ga98504ba0a816d005ee93327d29b17902"> 2415</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM0_SYS1ACNW_POS                   9 </span></div><div class="line"><a name="l02416"></a><span class="lineno"><a class="line" href="group__RPU__SRAM0.html#gaa5123ef60bf9f8fdb4ae1505b5ef4d40"> 2416</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM0_SYS1ACNW                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM0_SYS1ACNW_POS)) </span></div><div class="line"><a name="l02418"></a><span class="lineno"><a class="line" href="group__RPU__SRAM0.html#ga2906abfb38cc8794b1d6f08c34c64368"> 2418</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM0_SDMADACNR_POS                  10 </span></div><div class="line"><a name="l02419"></a><span class="lineno"><a class="line" href="group__RPU__SRAM0.html#ga7ea4640c0171fd39533a4331435e78ad"> 2419</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM0_SDMADACNR                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM0_SDMADACNR_POS)) </span></div><div class="line"><a name="l02421"></a><span class="lineno"><a class="line" href="group__RPU__SRAM0.html#ga034a7d9d9026699ccc2c930a7e286bc1"> 2421</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM0_SDMADACNW_POS                  11 </span></div><div class="line"><a name="l02422"></a><span class="lineno"><a class="line" href="group__RPU__SRAM0.html#ga5e39a9bbc77709bbe27725670f987bcc"> 2422</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM0_SDMADACNW                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM0_SDMADACNW_POS)) </span></div><div class="line"><a name="l02424"></a><span class="lineno"><a class="line" href="group__RPU__SRAM0.html#gabb7171721e6476226c1dd9079714b782"> 2424</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM0_SDMAIACNR_POS                  12 </span></div><div class="line"><a name="l02425"></a><span class="lineno"><a class="line" href="group__RPU__SRAM0.html#gac9606a2be5a035cade5095413f48fb02"> 2425</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM0_SDMAIACNR                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM0_SDMAIACNR_POS)) </span></div><div class="line"><a name="l02427"></a><span class="lineno"><a class="line" href="group__RPU__SRAM0.html#gad2bcf3ac1ea2a1470d246cf5f4da1f82"> 2427</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM0_SDMAIACNW_POS                  13 </span></div><div class="line"><a name="l02428"></a><span class="lineno"><a class="line" href="group__RPU__SRAM0.html#ga2924955864a40420c5dc9c5ed3a0d05c"> 2428</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM0_SDMAIACNW                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM0_SDMAIACNW_POS)) </span></div><div class="line"><a name="l02430"></a><span class="lineno"><a class="line" href="group__RPU__SRAM0.html#ga29fd64ce638401ab7d3601c1ea202618"> 2430</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM0_CRYPTOACNR_POS                 14 </span></div><div class="line"><a name="l02431"></a><span class="lineno"><a class="line" href="group__RPU__SRAM0.html#ga499056aaebe0e13d53a3d2df716286b7"> 2431</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM0_CRYPTOACNR                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM0_CRYPTOACNR_POS)) </span></div><div class="line"><a name="l02433"></a><span class="lineno"><a class="line" href="group__RPU__SRAM0.html#ga8825104673f0764552b7128fafdf1fab"> 2433</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM0_CRYPTOACNW_POS                 15 </span></div><div class="line"><a name="l02434"></a><span class="lineno"><a class="line" href="group__RPU__SRAM0.html#ga71c6f431b6cc27a5298e9e199ee5fc72"> 2434</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM0_CRYPTOACNW                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM0_CRYPTOACNW_POS)) </span></div><div class="line"><a name="l02436"></a><span class="lineno"><a class="line" href="group__RPU__SRAM0.html#gaf6622fe1099ace1cc2d9df41528c99c7"> 2436</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM0_SDIOACNR_POS                   16 </span></div><div class="line"><a name="l02437"></a><span class="lineno"><a class="line" href="group__RPU__SRAM0.html#gaa243e4ceda285a2145cc48921c8b9223"> 2437</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM0_SDIOACNR                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM0_SDIOACNR_POS)) </span></div><div class="line"><a name="l02439"></a><span class="lineno"><a class="line" href="group__RPU__SRAM0.html#gab011f03d0cfc613a4313babdcfdf4a90"> 2439</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM0_SDIOACNW_POS                   17 </span></div><div class="line"><a name="l02440"></a><span class="lineno"><a class="line" href="group__RPU__SRAM0.html#gaf43394d52a54fa7c5fce39bcaac11003"> 2440</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM0_SDIOACNW                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM0_SDIOACNW_POS)) </span></div><div class="line"><a name="l02450"></a><span class="lineno"><a class="line" href="group__RPU__SRAM1.html#gadf81e20742de9235b39067e2e3a1c8b4"> 2450</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM1_DMA0ACNR_POS                   0 </span></div><div class="line"><a name="l02451"></a><span class="lineno"><a class="line" href="group__RPU__SRAM1.html#ga7b150335f124858ed732fd38655e774b"> 2451</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM1_DMA0ACNR                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM1_DMA0ACNR_POS)) </span></div><div class="line"><a name="l02453"></a><span class="lineno"><a class="line" href="group__RPU__SRAM1.html#ga404fb1630796efbe3a13b9ab2788cd8a"> 2453</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM1_DMA0ACNW_POS                   1 </span></div><div class="line"><a name="l02454"></a><span class="lineno"><a class="line" href="group__RPU__SRAM1.html#ga4d37a6eafb598c04d462a88e41376b68"> 2454</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM1_DMA0ACNW                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM1_DMA0ACNW_POS)) </span></div><div class="line"><a name="l02456"></a><span class="lineno"><a class="line" href="group__RPU__SRAM1.html#gaa9b796df01995d61bf4730974dec4ebc"> 2456</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM1_DMA1ACNR_POS                   2 </span></div><div class="line"><a name="l02457"></a><span class="lineno"><a class="line" href="group__RPU__SRAM1.html#ga5500958d33d70a33073c31bf1fca1997"> 2457</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM1_DMA1ACNR                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM1_DMA1ACNR_POS)) </span></div><div class="line"><a name="l02459"></a><span class="lineno"><a class="line" href="group__RPU__SRAM1.html#ga832a54b38bb9756be15bef9aebf6ea94"> 2459</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM1_DMA1ACNW_POS                   3 </span></div><div class="line"><a name="l02460"></a><span class="lineno"><a class="line" href="group__RPU__SRAM1.html#ga9e7297aafc9f5bae38a3b0cc865e04aa"> 2460</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM1_DMA1ACNW                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM1_DMA1ACNW_POS)) </span></div><div class="line"><a name="l02462"></a><span class="lineno"><a class="line" href="group__RPU__SRAM1.html#gab710611c6de7d7f36cedea27c755cf55"> 2462</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM1_USBACNR_POS                    4 </span></div><div class="line"><a name="l02463"></a><span class="lineno"><a class="line" href="group__RPU__SRAM1.html#ga8cef99e444f985ce6da17ea54f86679f"> 2463</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM1_USBACNR                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM1_USBACNR_POS)) </span></div><div class="line"><a name="l02465"></a><span class="lineno"><a class="line" href="group__RPU__SRAM1.html#gae89480bf94c1752660d1a99bfe46f1ae"> 2465</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM1_USBACNW_POS                    5 </span></div><div class="line"><a name="l02466"></a><span class="lineno"><a class="line" href="group__RPU__SRAM1.html#ga1921f5e60c3fb6e2037ab56c77ba9555"> 2466</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM1_USBACNW                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM1_USBACNW_POS)) </span></div><div class="line"><a name="l02468"></a><span class="lineno"><a class="line" href="group__RPU__SRAM1.html#ga00063ac30eb855e4e81cbe02cf246252"> 2468</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM1_SYS0ACNR_POS                   6 </span></div><div class="line"><a name="l02469"></a><span class="lineno"><a class="line" href="group__RPU__SRAM1.html#gaa22a890d128a8f15a261b4a5c8b5d535"> 2469</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM1_SYS0ACNR                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM1_SYS0ACNR_POS)) </span></div><div class="line"><a name="l02471"></a><span class="lineno"><a class="line" href="group__RPU__SRAM1.html#ga4c9ed0b4258390a4837716894ea73769"> 2471</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM1_SYS0ACNW_POS                   7 </span></div><div class="line"><a name="l02472"></a><span class="lineno"><a class="line" href="group__RPU__SRAM1.html#ga02046edb8a2bcf9e5fc0bf1c70ec94fb"> 2472</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM1_SYS0ACNW                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM1_SYS0ACNW_POS)) </span></div><div class="line"><a name="l02474"></a><span class="lineno"><a class="line" href="group__RPU__SRAM1.html#gad9ae40206252d9a5703a01c9486fe385"> 2474</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM1_SYS1ACNR_POS                   8 </span></div><div class="line"><a name="l02475"></a><span class="lineno"><a class="line" href="group__RPU__SRAM1.html#gacf06af0a33195691695548c8a52ed539"> 2475</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM1_SYS1ACNR                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM1_SYS1ACNR_POS)) </span></div><div class="line"><a name="l02477"></a><span class="lineno"><a class="line" href="group__RPU__SRAM1.html#ga7fbebe8f078cfb6cc790789a27097f8c"> 2477</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM1_SYS1ACNW_POS                   9 </span></div><div class="line"><a name="l02478"></a><span class="lineno"><a class="line" href="group__RPU__SRAM1.html#gab75cae7aef9df14a257c3b9be2c09bdf"> 2478</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM1_SYS1ACNW                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM1_SYS1ACNW_POS)) </span></div><div class="line"><a name="l02480"></a><span class="lineno"><a class="line" href="group__RPU__SRAM1.html#ga3e002cbce0b08775a4e8c99129892b20"> 2480</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM1_SDMADACNR_POS                  10 </span></div><div class="line"><a name="l02481"></a><span class="lineno"><a class="line" href="group__RPU__SRAM1.html#ga0b735b96eab87dd60fa900e73010f957"> 2481</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM1_SDMADACNR                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM1_SDMADACNR_POS)) </span></div><div class="line"><a name="l02483"></a><span class="lineno"><a class="line" href="group__RPU__SRAM1.html#gacfbc7314abba6e91b3aec2ece48052dd"> 2483</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM1_SDMADACNW_POS                  11 </span></div><div class="line"><a name="l02484"></a><span class="lineno"><a class="line" href="group__RPU__SRAM1.html#gaf7a13156427445181606187639520fca"> 2484</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM1_SDMADACNW                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM1_SDMADACNW_POS)) </span></div><div class="line"><a name="l02486"></a><span class="lineno"><a class="line" href="group__RPU__SRAM1.html#gad77c04d6e67114b1eaee48d28ac24a21"> 2486</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM1_SDMAIACNR_POS                  12 </span></div><div class="line"><a name="l02487"></a><span class="lineno"><a class="line" href="group__RPU__SRAM1.html#ga899872a598d3bff3aaa42d8b9c200a45"> 2487</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM1_SDMAIACNR                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM1_SDMAIACNR_POS)) </span></div><div class="line"><a name="l02489"></a><span class="lineno"><a class="line" href="group__RPU__SRAM1.html#ga59e57c87242050c22d6b0f79f3422037"> 2489</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM1_SDMAIACNW_POS                  13 </span></div><div class="line"><a name="l02490"></a><span class="lineno"><a class="line" href="group__RPU__SRAM1.html#ga48095f9491cca441de9f52dd457b34ac"> 2490</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM1_SDMAIACNW                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM1_SDMAIACNW_POS)) </span></div><div class="line"><a name="l02492"></a><span class="lineno"><a class="line" href="group__RPU__SRAM1.html#ga09080b174116b451b7ecf0a74894b516"> 2492</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM1_CRYPTOACNR_POS                 14 </span></div><div class="line"><a name="l02493"></a><span class="lineno"><a class="line" href="group__RPU__SRAM1.html#ga822c9711a1fb4cc3fd565b845ba154ba"> 2493</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM1_CRYPTOACNR                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM1_CRYPTOACNR_POS)) </span></div><div class="line"><a name="l02495"></a><span class="lineno"><a class="line" href="group__RPU__SRAM1.html#ga0304adbfe577aba1e27c40b6c1a8422c"> 2495</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM1_CRYPTOACNW_POS                 15 </span></div><div class="line"><a name="l02496"></a><span class="lineno"><a class="line" href="group__RPU__SRAM1.html#gaf22aebb7a56a82fce0aca69ebdb5927d"> 2496</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM1_CRYPTOACNW                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM1_CRYPTOACNW_POS)) </span></div><div class="line"><a name="l02498"></a><span class="lineno"><a class="line" href="group__RPU__SRAM1.html#gab0c15bc27aa4827285700075cc20e7ce"> 2498</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM1_SDIOACNR_POS                   16 </span></div><div class="line"><a name="l02499"></a><span class="lineno"><a class="line" href="group__RPU__SRAM1.html#gabd7047a832585fd5870dee832746c055"> 2499</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM1_SDIOACNR                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM1_SDIOACNR_POS)) </span></div><div class="line"><a name="l02501"></a><span class="lineno"><a class="line" href="group__RPU__SRAM1.html#ga32d5d9ebc95ecaff57208f9520b36ca5"> 2501</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM1_SDIOACNW_POS                   17 </span></div><div class="line"><a name="l02502"></a><span class="lineno"><a class="line" href="group__RPU__SRAM1.html#ga117520396585a250e1963f75dc2c1719"> 2502</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM1_SDIOACNW                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM1_SDIOACNW_POS)) </span></div><div class="line"><a name="l02512"></a><span class="lineno"><a class="line" href="group__RPU__SRAM2.html#gabd69fcf38f6b63818b41b2fc7659c68f"> 2512</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM2_DMA0ACNR_POS                   0 </span></div><div class="line"><a name="l02513"></a><span class="lineno"><a class="line" href="group__RPU__SRAM2.html#ga93cb6294dd1b41e54413a8ac59063db9"> 2513</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM2_DMA0ACNR                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM2_DMA0ACNR_POS)) </span></div><div class="line"><a name="l02515"></a><span class="lineno"><a class="line" href="group__RPU__SRAM2.html#gaadc7bc6800abea11477b198207c049eb"> 2515</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM2_DMA0ACNW_POS                   1 </span></div><div class="line"><a name="l02516"></a><span class="lineno"><a class="line" href="group__RPU__SRAM2.html#ga07817517ccf731d152b266bccbedeabc"> 2516</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM2_DMA0ACNW                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM2_DMA0ACNW_POS)) </span></div><div class="line"><a name="l02518"></a><span class="lineno"><a class="line" href="group__RPU__SRAM2.html#ga09f6ada95f335e72b590a7191ffc8005"> 2518</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM2_DMA1ACNR_POS                   2 </span></div><div class="line"><a name="l02519"></a><span class="lineno"><a class="line" href="group__RPU__SRAM2.html#ga7911cbf3e7c31071f2cedf1c12db188d"> 2519</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM2_DMA1ACNR                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM2_DMA1ACNR_POS)) </span></div><div class="line"><a name="l02521"></a><span class="lineno"><a class="line" href="group__RPU__SRAM2.html#gaf3fb81911c4d9ef3cce57f3009bfe780"> 2521</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM2_DMA1ACNW_POS                   3 </span></div><div class="line"><a name="l02522"></a><span class="lineno"><a class="line" href="group__RPU__SRAM2.html#ga840ac9d70816b2a631d432b1f037fb0b"> 2522</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM2_DMA1ACNW                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM2_DMA1ACNW_POS)) </span></div><div class="line"><a name="l02524"></a><span class="lineno"><a class="line" href="group__RPU__SRAM2.html#ga7016271a8083fec905b7108664f0f132"> 2524</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM2_USBACNR_POS                    4 </span></div><div class="line"><a name="l02525"></a><span class="lineno"><a class="line" href="group__RPU__SRAM2.html#ga96219151b5daeef8f041b7d0c17e4b7b"> 2525</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM2_USBACNR                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM2_USBACNR_POS)) </span></div><div class="line"><a name="l02527"></a><span class="lineno"><a class="line" href="group__RPU__SRAM2.html#ga1199f9632ebde800d65b6e07135351fe"> 2527</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM2_USBACNW_POS                    5 </span></div><div class="line"><a name="l02528"></a><span class="lineno"><a class="line" href="group__RPU__SRAM2.html#gaa49261f93c3a8a6d4c760b136f8c9b71"> 2528</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM2_USBACNW                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM2_USBACNW_POS)) </span></div><div class="line"><a name="l02530"></a><span class="lineno"><a class="line" href="group__RPU__SRAM2.html#ga1a9322896112929e509128b9d78a372f"> 2530</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM2_SYS0ACNR_POS                   6 </span></div><div class="line"><a name="l02531"></a><span class="lineno"><a class="line" href="group__RPU__SRAM2.html#gab8ebaf6c5bf72dc083c4aea770131b1d"> 2531</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM2_SYS0ACNR                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM2_SYS0ACNR_POS)) </span></div><div class="line"><a name="l02533"></a><span class="lineno"><a class="line" href="group__RPU__SRAM2.html#gab2efcbf165203a6e7b07d5e91a7ee0bf"> 2533</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM2_SYS0ACNW_POS                   7 </span></div><div class="line"><a name="l02534"></a><span class="lineno"><a class="line" href="group__RPU__SRAM2.html#ga938d71225251c62e07d9c5c03036982f"> 2534</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM2_SYS0ACNW                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM2_SYS0ACNW_POS)) </span></div><div class="line"><a name="l02536"></a><span class="lineno"><a class="line" href="group__RPU__SRAM2.html#ga285be547952f3856f940ad7a0c616f9c"> 2536</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM2_SYS1ACNR_POS                   8 </span></div><div class="line"><a name="l02537"></a><span class="lineno"><a class="line" href="group__RPU__SRAM2.html#gadfddceeeaf244d09b1cf151ad6211dd8"> 2537</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM2_SYS1ACNR                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM2_SYS1ACNR_POS)) </span></div><div class="line"><a name="l02539"></a><span class="lineno"><a class="line" href="group__RPU__SRAM2.html#ga7667fabf2ad070e645c4ae8c7c80f9e1"> 2539</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM2_SYS1ACNW_POS                   9 </span></div><div class="line"><a name="l02540"></a><span class="lineno"><a class="line" href="group__RPU__SRAM2.html#ga1e6a1b6af6f63b5475dd356d45d5a4c3"> 2540</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM2_SYS1ACNW                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM2_SYS1ACNW_POS)) </span></div><div class="line"><a name="l02542"></a><span class="lineno"><a class="line" href="group__RPU__SRAM2.html#ga721dc87c798d5a1797d1aca3c7116791"> 2542</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM2_SDMADACNR_POS                  10 </span></div><div class="line"><a name="l02543"></a><span class="lineno"><a class="line" href="group__RPU__SRAM2.html#gaf8f40e781059fb644952fd6356413e78"> 2543</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM2_SDMADACNR                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM2_SDMADACNR_POS)) </span></div><div class="line"><a name="l02545"></a><span class="lineno"><a class="line" href="group__RPU__SRAM2.html#ga10c2464527870e5b133f1c81af20dd2f"> 2545</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM2_SDMADACNW_POS                  11 </span></div><div class="line"><a name="l02546"></a><span class="lineno"><a class="line" href="group__RPU__SRAM2.html#ga60e4d4a9a6d20fab039ba198ec0c431e"> 2546</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM2_SDMADACNW                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM2_SDMADACNW_POS)) </span></div><div class="line"><a name="l02548"></a><span class="lineno"><a class="line" href="group__RPU__SRAM2.html#gaec34ceb89a10917c25b525019726f83c"> 2548</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM2_SDMAIACNR_POS                  12 </span></div><div class="line"><a name="l02549"></a><span class="lineno"><a class="line" href="group__RPU__SRAM2.html#ga995dd755c9bede76412b0592e5cf1b6a"> 2549</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM2_SDMAIACNR                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM2_SDMAIACNR_POS)) </span></div><div class="line"><a name="l02551"></a><span class="lineno"><a class="line" href="group__RPU__SRAM2.html#ga7024e137893698c2e84ea53b7e7331e5"> 2551</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM2_SDMAIACNW_POS                  13 </span></div><div class="line"><a name="l02552"></a><span class="lineno"><a class="line" href="group__RPU__SRAM2.html#ga06eda8fd7f678c7e0b6d258713eedce1"> 2552</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM2_SDMAIACNW                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM2_SDMAIACNW_POS)) </span></div><div class="line"><a name="l02554"></a><span class="lineno"><a class="line" href="group__RPU__SRAM2.html#ga48ae5999fe5eb858a7077e7218155a86"> 2554</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM2_CRYPTOACNR_POS                 14 </span></div><div class="line"><a name="l02555"></a><span class="lineno"><a class="line" href="group__RPU__SRAM2.html#ga7419efff37b238838dec81b72f34079d"> 2555</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM2_CRYPTOACNR                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM2_CRYPTOACNR_POS)) </span></div><div class="line"><a name="l02557"></a><span class="lineno"><a class="line" href="group__RPU__SRAM2.html#gaba16059cb64f61d9f59dce5715632ac0"> 2557</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM2_CRYPTOACNW_POS                 15 </span></div><div class="line"><a name="l02558"></a><span class="lineno"><a class="line" href="group__RPU__SRAM2.html#ga3cbfec4bb2d3ee47bf8332ef2d37644c"> 2558</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM2_CRYPTOACNW                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM2_CRYPTOACNW_POS)) </span></div><div class="line"><a name="l02560"></a><span class="lineno"><a class="line" href="group__RPU__SRAM2.html#ga0bd8dd695732a57b1a1318991d3cac25"> 2560</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM2_SDIOACNR_POS                   16 </span></div><div class="line"><a name="l02561"></a><span class="lineno"><a class="line" href="group__RPU__SRAM2.html#gaf693feb40b9408a9bb476fabd33f44d6"> 2561</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM2_SDIOACNR                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM2_SDIOACNR_POS)) </span></div><div class="line"><a name="l02563"></a><span class="lineno"><a class="line" href="group__RPU__SRAM2.html#ga2c3f297a1861e5f18635945b9bab4765"> 2563</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM2_SDIOACNW_POS                   17 </span></div><div class="line"><a name="l02564"></a><span class="lineno"><a class="line" href="group__RPU__SRAM2.html#gac3b2ae46c1269037fea73a0dd86d615a"> 2564</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM2_SDIOACNW                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM2_SDIOACNW_POS)) </span></div><div class="line"><a name="l02574"></a><span class="lineno"><a class="line" href="group__RPU__SRAM3.html#ga2b31996214ab00f7f1c6b9e989561b1b"> 2574</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM3_DMA0ACNR_POS                   0 </span></div><div class="line"><a name="l02575"></a><span class="lineno"><a class="line" href="group__RPU__SRAM3.html#ga1fb1b5fceec07e87cfe19e36e7950b0e"> 2575</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM3_DMA0ACNR                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM3_DMA0ACNR_POS)) </span></div><div class="line"><a name="l02577"></a><span class="lineno"><a class="line" href="group__RPU__SRAM3.html#gacb7636b7baebcb55d6401faade7952f1"> 2577</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM3_DMA0ACNW_POS                   1 </span></div><div class="line"><a name="l02578"></a><span class="lineno"><a class="line" href="group__RPU__SRAM3.html#ga953f572d0304586510453d4014f517d2"> 2578</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM3_DMA0ACNW                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM3_DMA0ACNW_POS)) </span></div><div class="line"><a name="l02580"></a><span class="lineno"><a class="line" href="group__RPU__SRAM3.html#ga4577b0253f7b38e749523ffbab5eccfa"> 2580</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM3_DMA1ACNR_POS                   2 </span></div><div class="line"><a name="l02581"></a><span class="lineno"><a class="line" href="group__RPU__SRAM3.html#ga10bca2a52a5fea4ff60ed14f18412771"> 2581</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM3_DMA1ACNR                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM3_DMA1ACNR_POS)) </span></div><div class="line"><a name="l02583"></a><span class="lineno"><a class="line" href="group__RPU__SRAM3.html#ga5dbfb2b24004dad61af37b2b7993cc15"> 2583</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM3_DMA1ACNW_POS                   3 </span></div><div class="line"><a name="l02584"></a><span class="lineno"><a class="line" href="group__RPU__SRAM3.html#ga17cb993a9f69033be3827a74b336460b"> 2584</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM3_DMA1ACNW                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM3_DMA1ACNW_POS)) </span></div><div class="line"><a name="l02586"></a><span class="lineno"><a class="line" href="group__RPU__SRAM3.html#gaedc9bce3f20af26f79df90a969f67efb"> 2586</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM3_USBACNR_POS                    4 </span></div><div class="line"><a name="l02587"></a><span class="lineno"><a class="line" href="group__RPU__SRAM3.html#ga8270bbd637a796d36e129553833f049d"> 2587</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM3_USBACNR                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM3_USBACNR_POS)) </span></div><div class="line"><a name="l02589"></a><span class="lineno"><a class="line" href="group__RPU__SRAM3.html#ga9229a5382b60ab27f4edfb72192fda41"> 2589</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM3_USBACNW_POS                    5 </span></div><div class="line"><a name="l02590"></a><span class="lineno"><a class="line" href="group__RPU__SRAM3.html#gaf3e8014c0b1711f97d3b53f84b98bcaa"> 2590</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM3_USBACNW                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM3_USBACNW_POS)) </span></div><div class="line"><a name="l02592"></a><span class="lineno"><a class="line" href="group__RPU__SRAM3.html#ga889b0b4577f88e7a9d2f81e9ec87df21"> 2592</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM3_SYS0ACNR_POS                   6 </span></div><div class="line"><a name="l02593"></a><span class="lineno"><a class="line" href="group__RPU__SRAM3.html#gac1ff633c9b413a8327cee4ae633c77b7"> 2593</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM3_SYS0ACNR                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM3_SYS0ACNR_POS)) </span></div><div class="line"><a name="l02595"></a><span class="lineno"><a class="line" href="group__RPU__SRAM3.html#ga478402b67def4987a37b18f48e91d762"> 2595</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM3_SYS0ACNW_POS                   7 </span></div><div class="line"><a name="l02596"></a><span class="lineno"><a class="line" href="group__RPU__SRAM3.html#ga9b3d858e20c3ca119204131231796d14"> 2596</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM3_SYS0ACNW                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM3_SYS0ACNW_POS)) </span></div><div class="line"><a name="l02598"></a><span class="lineno"><a class="line" href="group__RPU__SRAM3.html#gaffdf115cbb6e19f5e5c37561df1a2f14"> 2598</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM3_SYS1ACNR_POS                   8 </span></div><div class="line"><a name="l02599"></a><span class="lineno"><a class="line" href="group__RPU__SRAM3.html#ga12d657598562da783fac81e00b6c6d5d"> 2599</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM3_SYS1ACNR                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM3_SYS1ACNR_POS)) </span></div><div class="line"><a name="l02601"></a><span class="lineno"><a class="line" href="group__RPU__SRAM3.html#gaf056a3fa52935330a3743805d86f32db"> 2601</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM3_SYS1ACNW_POS                   9 </span></div><div class="line"><a name="l02602"></a><span class="lineno"><a class="line" href="group__RPU__SRAM3.html#ga8a3f71e55e5469550360769a10e4ac96"> 2602</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM3_SYS1ACNW                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM3_SYS1ACNW_POS)) </span></div><div class="line"><a name="l02604"></a><span class="lineno"><a class="line" href="group__RPU__SRAM3.html#gae7fcbb58612e5a9c5e35d3e3de69508d"> 2604</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM3_SDMADACNR_POS                  10 </span></div><div class="line"><a name="l02605"></a><span class="lineno"><a class="line" href="group__RPU__SRAM3.html#ga4a8c28f417874edef1a4815f8e1357db"> 2605</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM3_SDMADACNR                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM3_SDMADACNR_POS)) </span></div><div class="line"><a name="l02607"></a><span class="lineno"><a class="line" href="group__RPU__SRAM3.html#ga58324785c0750e9bff58f1e27fce2c1c"> 2607</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM3_SDMADACNW_POS                  11 </span></div><div class="line"><a name="l02608"></a><span class="lineno"><a class="line" href="group__RPU__SRAM3.html#ga87050413f1bed13bcbb4fd8c935631dd"> 2608</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM3_SDMADACNW                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM3_SDMADACNW_POS)) </span></div><div class="line"><a name="l02610"></a><span class="lineno"><a class="line" href="group__RPU__SRAM3.html#ga209fd29358fc3a22a0c87f7f98839175"> 2610</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM3_SDMAIACNR_POS                  12 </span></div><div class="line"><a name="l02611"></a><span class="lineno"><a class="line" href="group__RPU__SRAM3.html#gaacb653f62c6156fe3ca7235527e4a3f0"> 2611</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM3_SDMAIACNR                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM3_SDMAIACNR_POS)) </span></div><div class="line"><a name="l02613"></a><span class="lineno"><a class="line" href="group__RPU__SRAM3.html#gaf7f7b9d3673632c2cbfe20c6a1bb3626"> 2613</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM3_SDMAIACNW_POS                  13 </span></div><div class="line"><a name="l02614"></a><span class="lineno"><a class="line" href="group__RPU__SRAM3.html#gacc788517df5739516c339df8b4259d01"> 2614</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM3_SDMAIACNW                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM3_SDMAIACNW_POS)) </span></div><div class="line"><a name="l02616"></a><span class="lineno"><a class="line" href="group__RPU__SRAM3.html#ga5e40eceb19cce4b2cc7ce754747e4126"> 2616</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM3_CRYPTOACNR_POS                 14 </span></div><div class="line"><a name="l02617"></a><span class="lineno"><a class="line" href="group__RPU__SRAM3.html#ga9c8ffa8077d3baca9e9af875d6c5c24f"> 2617</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM3_CRYPTOACNR                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM3_CRYPTOACNR_POS)) </span></div><div class="line"><a name="l02619"></a><span class="lineno"><a class="line" href="group__RPU__SRAM3.html#gaccb4faee6739c681224b6c684c5825df"> 2619</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM3_CRYPTOACNW_POS                 15 </span></div><div class="line"><a name="l02620"></a><span class="lineno"><a class="line" href="group__RPU__SRAM3.html#ga80a1af42a9876c9f672e0087dfb03ad3"> 2620</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM3_CRYPTOACNW                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM3_CRYPTOACNW_POS)) </span></div><div class="line"><a name="l02622"></a><span class="lineno"><a class="line" href="group__RPU__SRAM3.html#ga7707454fc9479c5cc59089145a078d4e"> 2622</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM3_SDIOACNR_POS                   16 </span></div><div class="line"><a name="l02623"></a><span class="lineno"><a class="line" href="group__RPU__SRAM3.html#gaebdc82ca4413e2a0a3b175c537f6b3c8"> 2623</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM3_SDIOACNR                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM3_SDIOACNR_POS)) </span></div><div class="line"><a name="l02625"></a><span class="lineno"><a class="line" href="group__RPU__SRAM3.html#ga5215742af16028bfba54a8751abdd03b"> 2625</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM3_SDIOACNW_POS                   17 </span></div><div class="line"><a name="l02626"></a><span class="lineno"><a class="line" href="group__RPU__SRAM3.html#gacf5ec187adc88e4c802e82516687b200"> 2626</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM3_SDIOACNW                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM3_SDIOACNW_POS)) </span></div><div class="line"><a name="l02636"></a><span class="lineno"><a class="line" href="group__RPU__SRAM4.html#ga57102ecb5e48eff78129093f3c4f9841"> 2636</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM4_DMA0ACNR_POS                   0 </span></div><div class="line"><a name="l02637"></a><span class="lineno"><a class="line" href="group__RPU__SRAM4.html#ga4e2684bddad9a86549a2172038f967cf"> 2637</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM4_DMA0ACNR                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM4_DMA0ACNR_POS)) </span></div><div class="line"><a name="l02639"></a><span class="lineno"><a class="line" href="group__RPU__SRAM4.html#gad072d335211ddf42fa5c67b000cd3b38"> 2639</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM4_DMA0ACNW_POS                   1 </span></div><div class="line"><a name="l02640"></a><span class="lineno"><a class="line" href="group__RPU__SRAM4.html#gafd0c8668843ed53a7517adec2c5d7ed3"> 2640</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM4_DMA0ACNW                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM4_DMA0ACNW_POS)) </span></div><div class="line"><a name="l02642"></a><span class="lineno"><a class="line" href="group__RPU__SRAM4.html#gaf7c51d09d692beccad00afe8e0523cad"> 2642</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM4_DMA1ACNR_POS                   2 </span></div><div class="line"><a name="l02643"></a><span class="lineno"><a class="line" href="group__RPU__SRAM4.html#ga162e078460b4285e057e30ff7fc21a41"> 2643</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM4_DMA1ACNR                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM4_DMA1ACNR_POS)) </span></div><div class="line"><a name="l02645"></a><span class="lineno"><a class="line" href="group__RPU__SRAM4.html#ga9e7ab8742c94d3d7a7ee330778df9ff0"> 2645</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM4_DMA1ACNW_POS                   3 </span></div><div class="line"><a name="l02646"></a><span class="lineno"><a class="line" href="group__RPU__SRAM4.html#ga5bf119031734a819dbea8d8f87a9f867"> 2646</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM4_DMA1ACNW                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM4_DMA1ACNW_POS)) </span></div><div class="line"><a name="l02648"></a><span class="lineno"><a class="line" href="group__RPU__SRAM4.html#ga3cd6fd55571f1628a7ff0f55f1697a93"> 2648</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM4_USBACNR_POS                    4 </span></div><div class="line"><a name="l02649"></a><span class="lineno"><a class="line" href="group__RPU__SRAM4.html#gad72bcdb03854e65395e8f226407a0a28"> 2649</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM4_USBACNR                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM4_USBACNR_POS)) </span></div><div class="line"><a name="l02651"></a><span class="lineno"><a class="line" href="group__RPU__SRAM4.html#ga992590a4e1d5084cf01721fec7c6f754"> 2651</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM4_USBACNW_POS                    5 </span></div><div class="line"><a name="l02652"></a><span class="lineno"><a class="line" href="group__RPU__SRAM4.html#gaf66938f21658782e804b51b079c2c8e4"> 2652</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM4_USBACNW                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM4_USBACNW_POS)) </span></div><div class="line"><a name="l02654"></a><span class="lineno"><a class="line" href="group__RPU__SRAM4.html#gac580b477546f465a6e683651c1612f7b"> 2654</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM4_SYS0ACNR_POS                   6 </span></div><div class="line"><a name="l02655"></a><span class="lineno"><a class="line" href="group__RPU__SRAM4.html#ga5afac43dd6d47e5532a2b238e71e698d"> 2655</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM4_SYS0ACNR                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM4_SYS0ACNR_POS)) </span></div><div class="line"><a name="l02657"></a><span class="lineno"><a class="line" href="group__RPU__SRAM4.html#ga867c4b587ee6ebca460ba0cb4573cbbb"> 2657</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM4_SYS0ACNW_POS                   7 </span></div><div class="line"><a name="l02658"></a><span class="lineno"><a class="line" href="group__RPU__SRAM4.html#ga6b3f187d30bf20ed49cbbbf213a12635"> 2658</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM4_SYS0ACNW                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM4_SYS0ACNW_POS)) </span></div><div class="line"><a name="l02660"></a><span class="lineno"><a class="line" href="group__RPU__SRAM4.html#ga0cbcfcd9434d26fe96e8a7a897c61824"> 2660</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM4_SYS1ACNR_POS                   8 </span></div><div class="line"><a name="l02661"></a><span class="lineno"><a class="line" href="group__RPU__SRAM4.html#ga6b1f1a61cee253762824e43548b30fb2"> 2661</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM4_SYS1ACNR                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM4_SYS1ACNR_POS)) </span></div><div class="line"><a name="l02663"></a><span class="lineno"><a class="line" href="group__RPU__SRAM4.html#gaa4242512a90ad8de5054243e3803d3f7"> 2663</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM4_SYS1ACNW_POS                   9 </span></div><div class="line"><a name="l02664"></a><span class="lineno"><a class="line" href="group__RPU__SRAM4.html#ga889aefc2c0ebfeb77ba1389a66694e1b"> 2664</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM4_SYS1ACNW                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM4_SYS1ACNW_POS)) </span></div><div class="line"><a name="l02666"></a><span class="lineno"><a class="line" href="group__RPU__SRAM4.html#gafe4c9aa1fea595a06b1876d6a5807b58"> 2666</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM4_SDMADACNR_POS                  10 </span></div><div class="line"><a name="l02667"></a><span class="lineno"><a class="line" href="group__RPU__SRAM4.html#ga23796749a899a5c31f6c30a6e0f7cdab"> 2667</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM4_SDMADACNR                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM4_SDMADACNR_POS)) </span></div><div class="line"><a name="l02669"></a><span class="lineno"><a class="line" href="group__RPU__SRAM4.html#gaff0c265769e7b95cebe6572e5b7bc824"> 2669</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM4_SDMADACNW_POS                  11 </span></div><div class="line"><a name="l02670"></a><span class="lineno"><a class="line" href="group__RPU__SRAM4.html#ga2252adde1dbd5bc181d138aa10aea785"> 2670</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM4_SDMADACNW                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM4_SDMADACNW_POS)) </span></div><div class="line"><a name="l02672"></a><span class="lineno"><a class="line" href="group__RPU__SRAM4.html#ga5a4c924437e4e8c05a95a4465ef8a8ea"> 2672</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM4_SDMAIACNR_POS                  12 </span></div><div class="line"><a name="l02673"></a><span class="lineno"><a class="line" href="group__RPU__SRAM4.html#ga26d0c39634cc33dc5cfd590357bc3a59"> 2673</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM4_SDMAIACNR                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM4_SDMAIACNR_POS)) </span></div><div class="line"><a name="l02675"></a><span class="lineno"><a class="line" href="group__RPU__SRAM4.html#ga8206869c6782354146c60089ff99a8ec"> 2675</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM4_SDMAIACNW_POS                  13 </span></div><div class="line"><a name="l02676"></a><span class="lineno"><a class="line" href="group__RPU__SRAM4.html#ga247bb27e01e212fa142c925a77331127"> 2676</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM4_SDMAIACNW                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM4_SDMAIACNW_POS)) </span></div><div class="line"><a name="l02678"></a><span class="lineno"><a class="line" href="group__RPU__SRAM4.html#gad61c4d0553dd19c7dc11149fbe9f9591"> 2678</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM4_CRYPTOACNR_POS                 14 </span></div><div class="line"><a name="l02679"></a><span class="lineno"><a class="line" href="group__RPU__SRAM4.html#ga580d245b0c8409cb00b41032b2510c19"> 2679</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM4_CRYPTOACNR                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM4_CRYPTOACNR_POS)) </span></div><div class="line"><a name="l02681"></a><span class="lineno"><a class="line" href="group__RPU__SRAM4.html#ga098171b3be6b996ddf9195552f6088c0"> 2681</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM4_CRYPTOACNW_POS                 15 </span></div><div class="line"><a name="l02682"></a><span class="lineno"><a class="line" href="group__RPU__SRAM4.html#ga4769bf1be92cc34e3f586b71c8ecaebf"> 2682</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM4_CRYPTOACNW                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM4_CRYPTOACNW_POS)) </span></div><div class="line"><a name="l02684"></a><span class="lineno"><a class="line" href="group__RPU__SRAM4.html#gad75d46d54369aec2b21a827f80ce94ce"> 2684</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM4_SDIOACNR_POS                   16 </span></div><div class="line"><a name="l02685"></a><span class="lineno"><a class="line" href="group__RPU__SRAM4.html#ga8752d7b7f7bff9fa241f7ab55b23bb7a"> 2685</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM4_SDIOACNR                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM4_SDIOACNR_POS)) </span></div><div class="line"><a name="l02687"></a><span class="lineno"><a class="line" href="group__RPU__SRAM4.html#ga6a8a2e5fa3082817247e5a58f73feab8"> 2687</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM4_SDIOACNW_POS                   17 </span></div><div class="line"><a name="l02688"></a><span class="lineno"><a class="line" href="group__RPU__SRAM4.html#ga8c6abe5e822b26819d96ca3461b17e4c"> 2688</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM4_SDIOACNW                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM4_SDIOACNW_POS)) </span></div><div class="line"><a name="l02698"></a><span class="lineno"><a class="line" href="group__RPU__SRAM5.html#ga20446b13a2fad3490e634f3c52e67a52"> 2698</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM5_DMA0ACNR_POS                   0 </span></div><div class="line"><a name="l02699"></a><span class="lineno"><a class="line" href="group__RPU__SRAM5.html#gaa37519d589638696237ab14d4e240c6f"> 2699</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM5_DMA0ACNR                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM5_DMA0ACNR_POS)) </span></div><div class="line"><a name="l02701"></a><span class="lineno"><a class="line" href="group__RPU__SRAM5.html#gaa6cc51ac34666ea4c1bb2739a6858570"> 2701</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM5_DMA0ACNW_POS                   1 </span></div><div class="line"><a name="l02702"></a><span class="lineno"><a class="line" href="group__RPU__SRAM5.html#ga710a2d344dcb9963dbd59e699f44f5e1"> 2702</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM5_DMA0ACNW                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM5_DMA0ACNW_POS)) </span></div><div class="line"><a name="l02704"></a><span class="lineno"><a class="line" href="group__RPU__SRAM5.html#ga19274328b5b59cfd54cfe63f390793f5"> 2704</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM5_DMA1ACNR_POS                   2 </span></div><div class="line"><a name="l02705"></a><span class="lineno"><a class="line" href="group__RPU__SRAM5.html#ga29ab5a59d428c62a874e7f544cef8d91"> 2705</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM5_DMA1ACNR                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM5_DMA1ACNR_POS)) </span></div><div class="line"><a name="l02707"></a><span class="lineno"><a class="line" href="group__RPU__SRAM5.html#ga69b7dd2bb42251a817ee446badf082e3"> 2707</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM5_DMA1ACNW_POS                   3 </span></div><div class="line"><a name="l02708"></a><span class="lineno"><a class="line" href="group__RPU__SRAM5.html#ga1090ee625d08d0d584ef1d39b900b719"> 2708</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM5_DMA1ACNW                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM5_DMA1ACNW_POS)) </span></div><div class="line"><a name="l02710"></a><span class="lineno"><a class="line" href="group__RPU__SRAM5.html#ga59fc03b85712166155a3ec902573cc5e"> 2710</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM5_USBACNR_POS                    4 </span></div><div class="line"><a name="l02711"></a><span class="lineno"><a class="line" href="group__RPU__SRAM5.html#ga9544bbd4b9ca22c1be305fad496373af"> 2711</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM5_USBACNR                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM5_USBACNR_POS)) </span></div><div class="line"><a name="l02713"></a><span class="lineno"><a class="line" href="group__RPU__SRAM5.html#ga621bffab259edf59dfb0157b5eaac17b"> 2713</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM5_USBACNW_POS                    5 </span></div><div class="line"><a name="l02714"></a><span class="lineno"><a class="line" href="group__RPU__SRAM5.html#ga3efcaf90dc8be3e1dd5e6b423bf855bd"> 2714</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM5_USBACNW                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM5_USBACNW_POS)) </span></div><div class="line"><a name="l02716"></a><span class="lineno"><a class="line" href="group__RPU__SRAM5.html#gaa9b3153048fa1f8381a05e268ead1056"> 2716</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM5_SYS0ACNR_POS                   6 </span></div><div class="line"><a name="l02717"></a><span class="lineno"><a class="line" href="group__RPU__SRAM5.html#ga772f1392db8e08a1618108ade5e0cba9"> 2717</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM5_SYS0ACNR                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM5_SYS0ACNR_POS)) </span></div><div class="line"><a name="l02719"></a><span class="lineno"><a class="line" href="group__RPU__SRAM5.html#ga5fedf34db7386ce3fe86b4901fefc48d"> 2719</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM5_SYS0ACNW_POS                   7 </span></div><div class="line"><a name="l02720"></a><span class="lineno"><a class="line" href="group__RPU__SRAM5.html#gaca9d4c6571db249897743e56ff252a3e"> 2720</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM5_SYS0ACNW                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM5_SYS0ACNW_POS)) </span></div><div class="line"><a name="l02722"></a><span class="lineno"><a class="line" href="group__RPU__SRAM5.html#gad5c01e9686faa3caeb77e42846087a67"> 2722</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM5_SYS1ACNR_POS                   8 </span></div><div class="line"><a name="l02723"></a><span class="lineno"><a class="line" href="group__RPU__SRAM5.html#ga0eb3d0e4e4a7e5ff2fdd1321fd8f358f"> 2723</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM5_SYS1ACNR                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM5_SYS1ACNR_POS)) </span></div><div class="line"><a name="l02725"></a><span class="lineno"><a class="line" href="group__RPU__SRAM5.html#gabb4abffa6c9ced5b03102614f981f213"> 2725</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM5_SYS1ACNW_POS                   9 </span></div><div class="line"><a name="l02726"></a><span class="lineno"><a class="line" href="group__RPU__SRAM5.html#gac47a4f71109927dca257f9c7936edb4e"> 2726</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM5_SYS1ACNW                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM5_SYS1ACNW_POS)) </span></div><div class="line"><a name="l02728"></a><span class="lineno"><a class="line" href="group__RPU__SRAM5.html#ga94f438194471e0a2cd557e14ade0b9bb"> 2728</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM5_SDMADACNR_POS                  10 </span></div><div class="line"><a name="l02729"></a><span class="lineno"><a class="line" href="group__RPU__SRAM5.html#ga38e1bff96a0f770c82fb7d14cafc2e24"> 2729</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM5_SDMADACNR                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM5_SDMADACNR_POS)) </span></div><div class="line"><a name="l02731"></a><span class="lineno"><a class="line" href="group__RPU__SRAM5.html#ga01bd2807c442f487ca9a62e7f54056b5"> 2731</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM5_SDMADACNW_POS                  11 </span></div><div class="line"><a name="l02732"></a><span class="lineno"><a class="line" href="group__RPU__SRAM5.html#gad07972bac217d97c026818302b2b3379"> 2732</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM5_SDMADACNW                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM5_SDMADACNW_POS)) </span></div><div class="line"><a name="l02734"></a><span class="lineno"><a class="line" href="group__RPU__SRAM5.html#ga8f4e3ec42b5c76f80651a440a607e566"> 2734</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM5_SDMAIACNR_POS                  12 </span></div><div class="line"><a name="l02735"></a><span class="lineno"><a class="line" href="group__RPU__SRAM5.html#gab99edc2a88a621f73a83f16782de6700"> 2735</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM5_SDMAIACNR                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM5_SDMAIACNR_POS)) </span></div><div class="line"><a name="l02737"></a><span class="lineno"><a class="line" href="group__RPU__SRAM5.html#ga112b54f1ffd46dc4e84c3f5d261f3b87"> 2737</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM5_SDMAIACNW_POS                  13 </span></div><div class="line"><a name="l02738"></a><span class="lineno"><a class="line" href="group__RPU__SRAM5.html#gab5646d6e1765c54b75de58e5542a9f7d"> 2738</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM5_SDMAIACNW                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM5_SDMAIACNW_POS)) </span></div><div class="line"><a name="l02740"></a><span class="lineno"><a class="line" href="group__RPU__SRAM5.html#ga0c55afc028d457646e350152131f320a"> 2740</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM5_CRYPTOACNR_POS                 14 </span></div><div class="line"><a name="l02741"></a><span class="lineno"><a class="line" href="group__RPU__SRAM5.html#gaa7b7b8a4c8332bff39b25aa89a0a6317"> 2741</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM5_CRYPTOACNR                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM5_CRYPTOACNR_POS)) </span></div><div class="line"><a name="l02743"></a><span class="lineno"><a class="line" href="group__RPU__SRAM5.html#gafddda01f9aedb4b8a42225ae13ba795a"> 2743</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM5_CRYPTOACNW_POS                 15 </span></div><div class="line"><a name="l02744"></a><span class="lineno"><a class="line" href="group__RPU__SRAM5.html#gaa06c26f926b319110cfaa1fac694b6ff"> 2744</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM5_CRYPTOACNW                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM5_CRYPTOACNW_POS)) </span></div><div class="line"><a name="l02746"></a><span class="lineno"><a class="line" href="group__RPU__SRAM5.html#gaa67c0fb9343ace1a3526e064e1aa4a48"> 2746</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM5_SDIOACNR_POS                   16 </span></div><div class="line"><a name="l02747"></a><span class="lineno"><a class="line" href="group__RPU__SRAM5.html#ga239f8f05b3e17864fbdf70bae26d67ee"> 2747</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM5_SDIOACNR                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM5_SDIOACNR_POS)) </span></div><div class="line"><a name="l02749"></a><span class="lineno"><a class="line" href="group__RPU__SRAM5.html#ga84ecd51bcf33a841e0ea3fa629efc7ab"> 2749</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM5_SDIOACNW_POS                   17 </span></div><div class="line"><a name="l02750"></a><span class="lineno"><a class="line" href="group__RPU__SRAM5.html#ga45ac40f72f148afc0f7e77fe4d60b031"> 2750</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM5_SDIOACNW                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM5_SDIOACNW_POS)) </span></div><div class="line"><a name="l02760"></a><span class="lineno"><a class="line" href="group__RPU__SRAM6.html#gafc35d5bf2035d85daca972b30a31d0f9"> 2760</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM6_DMA0ACNR_POS                   0 </span></div><div class="line"><a name="l02761"></a><span class="lineno"><a class="line" href="group__RPU__SRAM6.html#gafb484b0de185afdf9fa083274836da66"> 2761</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM6_DMA0ACNR                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM6_DMA0ACNR_POS)) </span></div><div class="line"><a name="l02763"></a><span class="lineno"><a class="line" href="group__RPU__SRAM6.html#ga31dae9081bcf90f2d485d42b8133392d"> 2763</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM6_DMA0ACNW_POS                   1 </span></div><div class="line"><a name="l02764"></a><span class="lineno"><a class="line" href="group__RPU__SRAM6.html#ga8ffccff262398578f8550f65720ad356"> 2764</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM6_DMA0ACNW                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM6_DMA0ACNW_POS)) </span></div><div class="line"><a name="l02766"></a><span class="lineno"><a class="line" href="group__RPU__SRAM6.html#gafe87091cdebed90f1857996340ecb7bd"> 2766</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM6_DMA1ACNR_POS                   2 </span></div><div class="line"><a name="l02767"></a><span class="lineno"><a class="line" href="group__RPU__SRAM6.html#ga8255512ad253032e1b71d5dae2ef5ddb"> 2767</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM6_DMA1ACNR                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM6_DMA1ACNR_POS)) </span></div><div class="line"><a name="l02769"></a><span class="lineno"><a class="line" href="group__RPU__SRAM6.html#gada5035f5e9b3dd1a7a3887532eab5ad7"> 2769</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM6_DMA1ACNW_POS                   3 </span></div><div class="line"><a name="l02770"></a><span class="lineno"><a class="line" href="group__RPU__SRAM6.html#ga73b91fcae0cc31df49a8fe0ec6a7c6cf"> 2770</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM6_DMA1ACNW                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM6_DMA1ACNW_POS)) </span></div><div class="line"><a name="l02772"></a><span class="lineno"><a class="line" href="group__RPU__SRAM6.html#ga71a2fc34f1b30d90eab82a8fecd80310"> 2772</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM6_USBACNR_POS                    4 </span></div><div class="line"><a name="l02773"></a><span class="lineno"><a class="line" href="group__RPU__SRAM6.html#ga43496f0d1ba9ff411980bf71768809e7"> 2773</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM6_USBACNR                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM6_USBACNR_POS)) </span></div><div class="line"><a name="l02775"></a><span class="lineno"><a class="line" href="group__RPU__SRAM6.html#gab632ccd51bdd3dbf6065a4470f55e55b"> 2775</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM6_USBACNW_POS                    5 </span></div><div class="line"><a name="l02776"></a><span class="lineno"><a class="line" href="group__RPU__SRAM6.html#gace3e4624b200a462f24dbd646f3a2681"> 2776</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM6_USBACNW                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM6_USBACNW_POS)) </span></div><div class="line"><a name="l02778"></a><span class="lineno"><a class="line" href="group__RPU__SRAM6.html#ga02c577d1014e3d344941db91bf8bc180"> 2778</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM6_SYS0ACNR_POS                   6 </span></div><div class="line"><a name="l02779"></a><span class="lineno"><a class="line" href="group__RPU__SRAM6.html#ga632e9c5b77fffada49480643d04e653d"> 2779</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM6_SYS0ACNR                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM6_SYS0ACNR_POS)) </span></div><div class="line"><a name="l02781"></a><span class="lineno"><a class="line" href="group__RPU__SRAM6.html#ga0bdc6c9a8095b15647aa3e096b47ed9f"> 2781</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM6_SYS0ACNW_POS                   7 </span></div><div class="line"><a name="l02782"></a><span class="lineno"><a class="line" href="group__RPU__SRAM6.html#ga393fe7cc5e6ed26504a81bd994cdf0ef"> 2782</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM6_SYS0ACNW                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM6_SYS0ACNW_POS)) </span></div><div class="line"><a name="l02784"></a><span class="lineno"><a class="line" href="group__RPU__SRAM6.html#ga7c8ae6cdd655f82454f059f6ea5e69d7"> 2784</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM6_SYS1ACNR_POS                   8 </span></div><div class="line"><a name="l02785"></a><span class="lineno"><a class="line" href="group__RPU__SRAM6.html#gad42795a7d8d6cbf8be66da2941ef9281"> 2785</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM6_SYS1ACNR                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM6_SYS1ACNR_POS)) </span></div><div class="line"><a name="l02787"></a><span class="lineno"><a class="line" href="group__RPU__SRAM6.html#ga0fdc4bd52260831f645fd5d89b683ccf"> 2787</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM6_SYS1ACNW_POS                   9 </span></div><div class="line"><a name="l02788"></a><span class="lineno"><a class="line" href="group__RPU__SRAM6.html#ga7b3c6fac8729a54821620f9f667fb5b8"> 2788</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM6_SYS1ACNW                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM6_SYS1ACNW_POS)) </span></div><div class="line"><a name="l02790"></a><span class="lineno"><a class="line" href="group__RPU__SRAM6.html#ga3598508c6c7dba2755afe63d31514cc0"> 2790</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM6_SDMADACNR_POS                  10 </span></div><div class="line"><a name="l02791"></a><span class="lineno"><a class="line" href="group__RPU__SRAM6.html#ga0eaa00ce3974f5c637e46d4eaa50bc6f"> 2791</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM6_SDMADACNR                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM6_SDMADACNR_POS)) </span></div><div class="line"><a name="l02793"></a><span class="lineno"><a class="line" href="group__RPU__SRAM6.html#ga51baa0c4ad57a71f71fb3d7ebc95104a"> 2793</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM6_SDMADACNW_POS                  11 </span></div><div class="line"><a name="l02794"></a><span class="lineno"><a class="line" href="group__RPU__SRAM6.html#ga24903780928b611031e07c85997c964b"> 2794</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM6_SDMADACNW                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM6_SDMADACNW_POS)) </span></div><div class="line"><a name="l02796"></a><span class="lineno"><a class="line" href="group__RPU__SRAM6.html#ga84f15ca8a2cbff4a475ecd7d8dea1183"> 2796</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM6_SDMAIACNR_POS                  12 </span></div><div class="line"><a name="l02797"></a><span class="lineno"><a class="line" href="group__RPU__SRAM6.html#ga49f0542872f3afc6ec3f33246e26428a"> 2797</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM6_SDMAIACNR                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM6_SDMAIACNR_POS)) </span></div><div class="line"><a name="l02799"></a><span class="lineno"><a class="line" href="group__RPU__SRAM6.html#ga40b17abcbecc63144c0aeed7666e3916"> 2799</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM6_SDMAIACNW_POS                  13 </span></div><div class="line"><a name="l02800"></a><span class="lineno"><a class="line" href="group__RPU__SRAM6.html#gad5f6959f72e1e925f7f23ef5362f1720"> 2800</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM6_SDMAIACNW                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM6_SDMAIACNW_POS)) </span></div><div class="line"><a name="l02802"></a><span class="lineno"><a class="line" href="group__RPU__SRAM6.html#ga0f3ebd01b4df3e9e87b051c30489c1c7"> 2802</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM6_CRYPTOACNR_POS                 14 </span></div><div class="line"><a name="l02803"></a><span class="lineno"><a class="line" href="group__RPU__SRAM6.html#ga121841a56990d5379f27c4add1c4156f"> 2803</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM6_CRYPTOACNR                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM6_CRYPTOACNR_POS)) </span></div><div class="line"><a name="l02805"></a><span class="lineno"><a class="line" href="group__RPU__SRAM6.html#ga87934ee0f9afdf084fdb177a40ade18d"> 2805</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM6_CRYPTOACNW_POS                 15 </span></div><div class="line"><a name="l02806"></a><span class="lineno"><a class="line" href="group__RPU__SRAM6.html#gafaf425b2cbb9d634c2eaffd8e90fb0e0"> 2806</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM6_CRYPTOACNW                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM6_CRYPTOACNW_POS)) </span></div><div class="line"><a name="l02808"></a><span class="lineno"><a class="line" href="group__RPU__SRAM6.html#ga460ec25b722bc88343f03bcaba9c0cf6"> 2808</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM6_SDIOACNR_POS                   16 </span></div><div class="line"><a name="l02809"></a><span class="lineno"><a class="line" href="group__RPU__SRAM6.html#ga2e493938dca05bed4d666e4abdb3848a"> 2809</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM6_SDIOACNR                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM6_SDIOACNR_POS)) </span></div><div class="line"><a name="l02811"></a><span class="lineno"><a class="line" href="group__RPU__SRAM6.html#ga590add6f136066d407878cee343b2d4b"> 2811</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM6_SDIOACNW_POS                   17 </span></div><div class="line"><a name="l02812"></a><span class="lineno"><a class="line" href="group__RPU__SRAM6.html#ga8a9a827878d3d4e9a3417eec1761dc22"> 2812</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRAM6_SDIOACNW                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM6_SDIOACNW_POS)) </span></div><div class="line"><a name="l02816"></a><span class="lineno"> 2816</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;}</div><div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;</div><div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _RPU_REGS_H_ */</span><span class="preprocessor"></span></div><div class="ttc" id="structmxc__rpu__regs__t_html_a66156e610712dd5d497ea9cc69c82b7d"><div class="ttname"><a href="structmxc__rpu__regs__t.html#a66156e610712dd5d497ea9cc69c82b7d">mxc_rpu_regs_t::sram6</a></div><div class="ttdeci">__IO uint32_t sram6</div><div class="ttdoc">0x0F60: RPU SRAM6 Register </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:203</div></div>
<div class="ttc" id="structmxc__rpu__regs__t_html_a955e4f7e17b11917f743d0887530a356"><div class="ttname"><a href="structmxc__rpu__regs__t.html#a955e4f7e17b11917f743d0887530a356">mxc_rpu_regs_t::tmr1</a></div><div class="ttdeci">__IO uint32_t tmr1</div><div class="ttdoc">0x0110: RPU TMR1 Register </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:115</div></div>
<div class="ttc" id="structmxc__rpu__regs__t_html_aa2846a575112b79bd39dc16bf16b260d"><div class="ttname"><a href="structmxc__rpu__regs__t.html#aa2846a575112b79bd39dc16bf16b260d">mxc_rpu_regs_t::qspi0</a></div><div class="ttdeci">__IO uint32_t qspi0</div><div class="ttdoc">0x0BE0: RPU QSPI0 Register </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:189</div></div>
<div class="ttc" id="structmxc__rpu__regs__t_html_aec838a3176ba946e9f886fbe6672df8a"><div class="ttname"><a href="structmxc__rpu__regs__t.html#aec838a3176ba946e9f886fbe6672df8a">mxc_rpu_regs_t::usbhs</a></div><div class="ttdeci">__IO uint32_t usbhs</div><div class="ttdoc">0x0B10: RPU USBHS Register </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:183</div></div>
<div class="ttc" id="structmxc__rpu__regs__t_html_a35801207272121e21d0a2a76430f1401"><div class="ttname"><a href="structmxc__rpu__regs__t.html#a35801207272121e21d0a2a76430f1401">mxc_rpu_regs_t::fcr</a></div><div class="ttdeci">__IO uint32_t fcr</div><div class="ttdoc">0x08: RPU FCR Register </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:91</div></div>
<div class="ttc" id="structmxc__rpu__regs__t_html_ac64bf03f5a31181627b9d7bff229bbae"><div class="ttname"><a href="structmxc__rpu__regs__t.html#ac64bf03f5a31181627b9d7bff229bbae">mxc_rpu_regs_t::gcr</a></div><div class="ttdeci">__IO uint32_t gcr</div><div class="ttdoc">0x00: RPU GCR Register </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:89</div></div>
<div class="ttc" id="structmxc__rpu__regs__t_html_ab2184b645146cece7001515e57b190ad"><div class="ttname"><a href="structmxc__rpu__regs__t.html#ab2184b645146cece7001515e57b190ad">mxc_rpu_regs_t::i2c2</a></div><div class="ttdeci">__IO uint32_t i2c2</div><div class="ttdoc">0x01F0: RPU I2C2 Register </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:133</div></div>
<div class="ttc" id="structmxc__rpu__regs__t_html_af13a4525df9e31a7ac74da0fef71e39a"><div class="ttname"><a href="structmxc__rpu__regs__t.html#af13a4525df9e31a7ac74da0fef71e39a">mxc_rpu_regs_t::wut</a></div><div class="ttdeci">__IO uint32_t wut</div><div class="ttdoc">0x0064: RPU WUT Register </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:105</div></div>
<div class="ttc" id="structmxc__rpu__regs__t_html_a087785341ce79484506cfd7287728e3d"><div class="ttname"><a href="structmxc__rpu__regs__t.html#a087785341ce79484506cfd7287728e3d">mxc_rpu_regs_t::dvs</a></div><div class="ttdeci">__IO uint32_t dvs</div><div class="ttdoc">0x0048: RPU DVS Register </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:100</div></div>
<div class="ttc" id="structmxc__rpu__regs__t_html_a835774853a29501e6a1f750d5a57956c"><div class="ttname"><a href="structmxc__rpu__regs__t.html#a835774853a29501e6a1f750d5a57956c">mxc_rpu_regs_t::spixipmc</a></div><div class="ttdeci">__IO uint32_t spixipmc</div><div class="ttdoc">0x0270: RPU SPIXIPMC Register </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:137</div></div>
<div class="ttc" id="structmxc__rpu__regs__t_html_a578dd37f6abddf3a8daea235ce614185"><div class="ttname"><a href="structmxc__rpu__regs__t.html#a578dd37f6abddf3a8daea235ce614185">mxc_rpu_regs_t::bbcr</a></div><div class="ttdeci">__IO uint32_t bbcr</div><div class="ttdoc">0x006C: RPU BBCR Register </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:107</div></div>
<div class="ttc" id="structmxc__rpu__regs__t_html_ab79390483fc759b36c1492da84c39142"><div class="ttname"><a href="structmxc__rpu__regs__t.html#ab79390483fc759b36c1492da84c39142">mxc_rpu_regs_t::spixipmfifo</a></div><div class="ttdeci">__IO uint32_t spixipmfifo</div><div class="ttdoc">0x0BC0: RPU SPIXIPMFIFO Register </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:187</div></div>
<div class="ttc" id="structmxc__rpu__regs__t_html_a3f3c752957bc9e467f5c9d2e831f555f"><div class="ttname"><a href="structmxc__rpu__regs__t.html#a3f3c752957bc9e467f5c9d2e831f555f">mxc_rpu_regs_t::icache0</a></div><div class="ttdeci">__IO uint32_t icache0</div><div class="ttdoc">0x02A0: RPU ICACHE0 Register </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:144</div></div>
<div class="ttc" id="structmxc__rpu__regs__t_html_af36206f67702f1598a065ceacb42ed76"><div class="ttname"><a href="structmxc__rpu__regs__t.html#af36206f67702f1598a065ceacb42ed76">mxc_rpu_regs_t::sram1</a></div><div class="ttdeci">__IO uint32_t sram1</div><div class="ttdoc">0x0F10: RPU SRAM1 Register </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:193</div></div>
<div class="ttc" id="structmxc__rpu__regs__t_html_a50e2d7f83a0c9bf0f7e97ed0e3fd0057"><div class="ttname"><a href="structmxc__rpu__regs__t.html#a50e2d7f83a0c9bf0f7e97ed0e3fd0057">mxc_rpu_regs_t::pwrseq</a></div><div class="ttdeci">__IO uint32_t pwrseq</div><div class="ttdoc">0x0068: RPU PWRSEQ Register </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:106</div></div>
<div class="ttc" id="structmxc__rpu__regs__t_html_ae6ec9c9f9232226c77892d5226e94fd7"><div class="ttname"><a href="structmxc__rpu__regs__t.html#ae6ec9c9f9232226c77892d5226e94fd7">mxc_rpu_regs_t::dma1</a></div><div class="ttdeci">__IO uint32_t dma1</div><div class="ttdoc">0x0350: RPU DMA1 Register </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:153</div></div>
<div class="ttc" id="structmxc__rpu__regs__t_html_a39c567882dcac38cc5717fee6cbf2d29"><div class="ttname"><a href="structmxc__rpu__regs__t.html#a39c567882dcac38cc5717fee6cbf2d29">mxc_rpu_regs_t::tmr2</a></div><div class="ttdeci">__IO uint32_t tmr2</div><div class="ttdoc">0x0120: RPU TMR2 Register </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:117</div></div>
<div class="ttc" id="structmxc__rpu__regs__t_html_a509d073c9df3c06db1dc8a5fe779f377"><div class="ttname"><a href="structmxc__rpu__regs__t.html#a509d073c9df3c06db1dc8a5fe779f377">mxc_rpu_regs_t::bbsir</a></div><div class="ttdeci">__IO uint32_t bbsir</div><div class="ttdoc">0x0054: RPU BBSIR Register </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:102</div></div>
<div class="ttc" id="structmxc__rpu__regs__t_html_a2fc656d8a513ec404aaff8da6f011fa8"><div class="ttname"><a href="structmxc__rpu__regs__t.html#a2fc656d8a513ec404aaff8da6f011fa8">mxc_rpu_regs_t::adc</a></div><div class="ttdeci">__IO uint32_t adc</div><div class="ttdoc">0x0340: RPU ADC Register </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:151</div></div>
<div class="ttc" id="structmxc__rpu__regs__t_html_a5fc2a3b485206573e4054868b11ca9eb"><div class="ttname"><a href="structmxc__rpu__regs__t.html#a5fc2a3b485206573e4054868b11ca9eb">mxc_rpu_regs_t::dcache</a></div><div class="ttdeci">__IO uint32_t dcache</div><div class="ttdoc">0x0330: RPU DCACHE Register </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:149</div></div>
<div class="ttc" id="structmxc__rpu__regs__t_html_abe05f3718e793dfe14939c75bf94eca2"><div class="ttname"><a href="structmxc__rpu__regs__t.html#abe05f3718e793dfe14939c75bf94eca2">mxc_rpu_regs_t::gpio1</a></div><div class="ttdeci">__IO uint32_t gpio1</div><div class="ttdoc">0x0090: RPU GPIO1 Register </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:111</div></div>
<div class="ttc" id="structmxc__rpu__regs__t_html_a4aa815e028be017d2571b6c69a6c85aa"><div class="ttname"><a href="structmxc__rpu__regs__t.html#a4aa815e028be017d2571b6c69a6c85aa">mxc_rpu_regs_t::sdhcctrl</a></div><div class="ttdeci">__IO uint32_t sdhcctrl</div><div class="ttdoc">0x0370: RPU SDHCCTRL Register </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:157</div></div>
<div class="ttc" id="structmxc__rpu__regs__t_html_afce0eed072aa6ea690e311ea03098e96"><div class="ttname"><a href="structmxc__rpu__regs__t.html#afce0eed072aa6ea690e311ea03098e96">mxc_rpu_regs_t::sram4</a></div><div class="ttdeci">__IO uint32_t sram4</div><div class="ttdoc">0x0F40: RPU SRAM4 Register </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:199</div></div>
<div class="ttc" id="structmxc__rpu__regs__t_html_aa9bf22e9a1dc0d8436bace1228c1cfd1"><div class="ttname"><a href="structmxc__rpu__regs__t.html#aa9bf22e9a1dc0d8436bace1228c1cfd1">mxc_rpu_regs_t::qspi2</a></div><div class="ttdeci">__IO uint32_t qspi2</div><div class="ttdoc">0x0480: RPU QSPI2 Register </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:175</div></div>
<div class="ttc" id="structmxc__rpu__regs__t_html_a88a5580a133bfd53a7761f992ec2881b"><div class="ttname"><a href="structmxc__rpu__regs__t.html#a88a5580a133bfd53a7761f992ec2881b">mxc_rpu_regs_t::crypto</a></div><div class="ttdeci">__IO uint32_t crypto</div><div class="ttdoc">0x0C: RPU CRYPTO Register </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:92</div></div>
<div class="ttc" id="structmxc__rpu__regs__t_html_a0214735f8b048f0386a35b3db6832bb1"><div class="ttname"><a href="structmxc__rpu__regs__t.html#a0214735f8b048f0386a35b3db6832bb1">mxc_rpu_regs_t::icachexip</a></div><div class="ttdeci">__IO uint32_t icachexip</div><div class="ttdoc">0x02F0: RPU ICACHEXIP Register </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:147</div></div>
<div class="ttc" id="structmxc__rpu__regs__t_html_acd8b09dccd4281e8fa47a3f690e0c287"><div class="ttname"><a href="structmxc__rpu__regs__t.html#acd8b09dccd4281e8fa47a3f690e0c287">mxc_rpu_regs_t::spixipm</a></div><div class="ttdeci">__IO uint32_t spixipm</div><div class="ttdoc">0x0260: RPU SPIXIPM Register </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:135</div></div>
<div class="ttc" id="structmxc__rpu__regs__t_html_a05e9a4140c71fdab6518205e023c6313"><div class="ttname"><a href="structmxc__rpu__regs__t.html#a05e9a4140c71fdab6518205e023c6313">mxc_rpu_regs_t::i2c1</a></div><div class="ttdeci">__IO uint32_t i2c1</div><div class="ttdoc">0x01E0: RPU I2C1 Register </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:131</div></div>
<div class="ttc" id="structmxc__rpu__regs__t_html_a343226a105b94929065ea2caebe3313f"><div class="ttname"><a href="structmxc__rpu__regs__t.html#a343226a105b94929065ea2caebe3313f">mxc_rpu_regs_t::tmr3</a></div><div class="ttdeci">__IO uint32_t tmr3</div><div class="ttdoc">0x0130: RPU TMR3 Register </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:119</div></div>
<div class="ttc" id="structmxc__rpu__regs__t_html_a792a786a036390359f26f9be9c193850"><div class="ttname"><a href="structmxc__rpu__regs__t.html#a792a786a036390359f26f9be9c193850">mxc_rpu_regs_t::simo</a></div><div class="ttdeci">__IO uint32_t simo</div><div class="ttdoc">0x0044: RPU SIMO Register </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:99</div></div>
<div class="ttc" id="structmxc__rpu__regs__t_html_a73401214b554adea90654ae4ee9e441a"><div class="ttname"><a href="structmxc__rpu__regs__t.html#a73401214b554adea90654ae4ee9e441a">mxc_rpu_regs_t::sram0</a></div><div class="ttdeci">__IO uint32_t sram0</div><div class="ttdoc">0x0F00: RPU SRAM0 Register </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:191</div></div>
<div class="ttc" id="structmxc__rpu__regs__t_html_ad3099847a5ab4441c5465aec0c0d75ac"><div class="ttname"><a href="structmxc__rpu__regs__t.html#ad3099847a5ab4441c5465aec0c0d75ac">mxc_rpu_regs_t::gpio0</a></div><div class="ttdeci">__IO uint32_t gpio0</div><div class="ttdoc">0x0080: RPU GPIO0 Register </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:109</div></div>
<div class="ttc" id="structmxc__rpu__regs__t_html_a107ce59e766452ddd16ba0c679c756c7"><div class="ttname"><a href="structmxc__rpu__regs__t.html#a107ce59e766452ddd16ba0c679c756c7">mxc_rpu_regs_t::spid</a></div><div class="ttdeci">__IO uint32_t spid</div><div class="ttdoc">0x03A0: RPU SPID Register </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:159</div></div>
<div class="ttc" id="structmxc__rpu__regs__t_html_a31e99638858f7d9a5d3e0c13467e50e9"><div class="ttname"><a href="structmxc__rpu__regs__t.html#a31e99638858f7d9a5d3e0c13467e50e9">mxc_rpu_regs_t::wdt1</a></div><div class="ttdeci">__IO uint32_t wdt1</div><div class="ttdoc">0x0034: RPU WDT1 Register </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:95</div></div>
<div class="ttc" id="structmxc__rpu__regs__t_html_a5877aea894835edc9344e9a0c9fab0d0"><div class="ttname"><a href="structmxc__rpu__regs__t.html#a5877aea894835edc9344e9a0c9fab0d0">mxc_rpu_regs_t::qspi1</a></div><div class="ttdeci">__IO uint32_t qspi1</div><div class="ttdoc">0x0460: RPU QSPI1 Register </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:173</div></div>
<div class="ttc" id="structmxc__rpu__regs__t_html_a66a59e223df12aa7f8ddf8003bbbb4a7"><div class="ttname"><a href="structmxc__rpu__regs__t.html#a66a59e223df12aa7f8ddf8003bbbb4a7">mxc_rpu_regs_t::htimer1</a></div><div class="ttdeci">__IO uint32_t htimer1</div><div class="ttdoc">0x01C0: RPU HTIMER1 Register </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:127</div></div>
<div class="ttc" id="structmxc__rpu__regs__t_html_a7f226e3d43e02fcba1bbe3c75b8818dd"><div class="ttname"><a href="structmxc__rpu__regs__t.html#a7f226e3d43e02fcba1bbe3c75b8818dd">mxc_rpu_regs_t::sram5</a></div><div class="ttdeci">__IO uint32_t sram5</div><div class="ttdoc">0x0F50: RPU SRAM5 Register </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:201</div></div>
<div class="ttc" id="structmxc__rpu__regs__t_html"><div class="ttname"><a href="structmxc__rpu__regs__t.html">mxc_rpu_regs_t</a></div><div class="ttdoc">Structure type to access the RPU Registers. </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:88</div></div>
<div class="ttc" id="structmxc__rpu__regs__t_html_ac31f8fe960e70e7f63a3e9b355204150"><div class="ttname"><a href="structmxc__rpu__regs__t.html#ac31f8fe960e70e7f63a3e9b355204150">mxc_rpu_regs_t::sram3</a></div><div class="ttdeci">__IO uint32_t sram3</div><div class="ttdoc">0x0F30: RPU SRAM3 Register </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:197</div></div>
<div class="ttc" id="structmxc__rpu__regs__t_html_a9feb124206f57e0aaee54f8cc32e0422"><div class="ttname"><a href="structmxc__rpu__regs__t.html#a9feb124206f57e0aaee54f8cc32e0422">mxc_rpu_regs_t::trng</a></div><div class="ttdeci">__IO uint32_t trng</div><div class="ttdoc">0x04D0: RPU TRNG Register </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:179</div></div>
<div class="ttc" id="structmxc__rpu__regs__t_html_ab8395b7a2e0c8f984ec19d5b003d1aca"><div class="ttname"><a href="structmxc__rpu__regs__t.html#ab8395b7a2e0c8f984ec19d5b003d1aca">mxc_rpu_regs_t::uart1</a></div><div class="ttdeci">__IO uint32_t uart1</div><div class="ttdoc">0x0430: RPU UART1 Register </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:169</div></div>
<div class="ttc" id="structmxc__rpu__regs__t_html_ab7c28ad4ea0a12610580d549a9e0a3e3"><div class="ttname"><a href="structmxc__rpu__regs__t.html#ab7c28ad4ea0a12610580d549a9e0a3e3">mxc_rpu_regs_t::tmr5</a></div><div class="ttdeci">__IO uint32_t tmr5</div><div class="ttdoc">0x0150: RPU TMR5 Register </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:123</div></div>
<div class="ttc" id="structmxc__rpu__regs__t_html_ae1d1de4f98df3b2171e9635b742376d1"><div class="ttname"><a href="structmxc__rpu__regs__t.html#ae1d1de4f98df3b2171e9635b742376d1">mxc_rpu_regs_t::sram2</a></div><div class="ttdeci">__IO uint32_t sram2</div><div class="ttdoc">0x0F20: RPU SRAM2 Register </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:195</div></div>
<div class="ttc" id="structmxc__rpu__regs__t_html_ae0c2fff3d78c4cc13ea8ff6be0058747"><div class="ttname"><a href="structmxc__rpu__regs__t.html#ae0c2fff3d78c4cc13ea8ff6be0058747">mxc_rpu_regs_t::wdt2</a></div><div class="ttdeci">__IO uint32_t wdt2</div><div class="ttdoc">0x0038: RPU WDT2 Register </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:96</div></div>
<div class="ttc" id="structmxc__rpu__regs__t_html_ac6f45bdc77bf6cadfd61e0ae8e2fc3ec"><div class="ttname"><a href="structmxc__rpu__regs__t.html#ac6f45bdc77bf6cadfd61e0ae8e2fc3ec">mxc_rpu_regs_t::audio</a></div><div class="ttdeci">__IO uint32_t audio</div><div class="ttdoc">0x04C0: RPU AUDIO Register </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:177</div></div>
<div class="ttc" id="structmxc__rpu__regs__t_html_ae0b16e375ee045fc432c2151f7ac2cc7"><div class="ttname"><a href="structmxc__rpu__regs__t.html#ae0b16e375ee045fc432c2151f7ac2cc7">mxc_rpu_regs_t::uart2</a></div><div class="ttdeci">__IO uint32_t uart2</div><div class="ttdoc">0x0440: RPU UART2 Register </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:171</div></div>
<div class="ttc" id="structmxc__rpu__regs__t_html_af88deb799899cd4dd4690d67ae7ca8ec"><div class="ttname"><a href="structmxc__rpu__regs__t.html#af88deb799899cd4dd4690d67ae7ca8ec">mxc_rpu_regs_t::dma0</a></div><div class="ttdeci">__IO uint32_t dma0</div><div class="ttdoc">0x0280: RPU DMA0 Register </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:139</div></div>
<div class="ttc" id="structmxc__rpu__regs__t_html_aab60df31ea3b2276598b3035cd9ba9c0"><div class="ttname"><a href="structmxc__rpu__regs__t.html#aab60df31ea3b2276598b3035cd9ba9c0">mxc_rpu_regs_t::rtc</a></div><div class="ttdeci">__IO uint32_t rtc</div><div class="ttdoc">0x0060: RPU RTC Register </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:104</div></div>
<div class="ttc" id="structmxc__rpu__regs__t_html_a895fe2a194714f0392686a608d450b67"><div class="ttname"><a href="structmxc__rpu__regs__t.html#a895fe2a194714f0392686a608d450b67">mxc_rpu_regs_t::tmr4</a></div><div class="ttdeci">__IO uint32_t tmr4</div><div class="ttdoc">0x0140: RPU TMR4 Register </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:121</div></div>
<div class="ttc" id="structmxc__rpu__regs__t_html_a96b9adef08b7f6d1d545e28264275a4c"><div class="ttname"><a href="structmxc__rpu__regs__t.html#a96b9adef08b7f6d1d545e28264275a4c">mxc_rpu_regs_t::tmr0</a></div><div class="ttdeci">__IO uint32_t tmr0</div><div class="ttdoc">0x0100: RPU TMR0 Register </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:113</div></div>
<div class="ttc" id="structmxc__rpu__regs__t_html_a7ab74a3f9f055d17c3b1b426d8f1de0e"><div class="ttname"><a href="structmxc__rpu__regs__t.html#a7ab74a3f9f055d17c3b1b426d8f1de0e">mxc_rpu_regs_t::htimer0</a></div><div class="ttdeci">__IO uint32_t htimer0</div><div class="ttdoc">0x01B0: RPU HTIMER0 Register </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:125</div></div>
<div class="ttc" id="structmxc__rpu__regs__t_html_a83957039806dc91bd297c2e10e0cd031"><div class="ttname"><a href="structmxc__rpu__regs__t.html#a83957039806dc91bd297c2e10e0cd031">mxc_rpu_regs_t::smon</a></div><div class="ttdeci">__IO uint32_t smon</div><div class="ttdoc">0x0040: RPU SMON Register </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:98</div></div>
<div class="ttc" id="structmxc__rpu__regs__t_html_a3e54ff8fe1128e996d2b30bcf285bbaa"><div class="ttname"><a href="structmxc__rpu__regs__t.html#a3e54ff8fe1128e996d2b30bcf285bbaa">mxc_rpu_regs_t::btle</a></div><div class="ttdeci">__IO uint32_t btle</div><div class="ttdoc">0x0500: RPU BTLE Register </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:181</div></div>
<div class="ttc" id="structmxc__rpu__regs__t_html_a5ae8ed804192af60d6d2ed665bc89de7"><div class="ttname"><a href="structmxc__rpu__regs__t.html#a5ae8ed804192af60d6d2ed665bc89de7">mxc_rpu_regs_t::sir</a></div><div class="ttdeci">__IO uint32_t sir</div><div class="ttdoc">0x04: RPU SIR Register </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:90</div></div>
<div class="ttc" id="structmxc__rpu__regs__t_html_a8c9edc39d61f24c7df1c403a4a1b9e78"><div class="ttname"><a href="structmxc__rpu__regs__t.html#a8c9edc39d61f24c7df1c403a4a1b9e78">mxc_rpu_regs_t::pt</a></div><div class="ttdeci">__IO uint32_t pt</div><div class="ttdoc">0x03C0: RPU PT Register </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:161</div></div>
<div class="ttc" id="structmxc__rpu__regs__t_html_a5c48ec12eab4ffc70cd1edce57d6718c"><div class="ttname"><a href="structmxc__rpu__regs__t.html#a5c48ec12eab4ffc70cd1edce57d6718c">mxc_rpu_regs_t::flc1</a></div><div class="ttdeci">__IO uint32_t flc1</div><div class="ttdoc">0x0294: RPU FLC1 Register </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:142</div></div>
<div class="ttc" id="structmxc__rpu__regs__t_html_a43c49ff6f60b9f78f587cf97befee4da"><div class="ttname"><a href="structmxc__rpu__regs__t.html#a43c49ff6f60b9f78f587cf97befee4da">mxc_rpu_regs_t::sdio</a></div><div class="ttdeci">__IO uint32_t sdio</div><div class="ttdoc">0x0B60: RPU SDIO Register </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:185</div></div>
<div class="ttc" id="structmxc__rpu__regs__t_html_a3922d90aa5c3a901375d2f07585ddb8c"><div class="ttname"><a href="structmxc__rpu__regs__t.html#a3922d90aa5c3a901375d2f07585ddb8c">mxc_rpu_regs_t::flc0</a></div><div class="ttdeci">__IO uint32_t flc0</div><div class="ttdoc">0x0290: RPU FLC0 Register </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:141</div></div>
<div class="ttc" id="structmxc__rpu__regs__t_html_a35753561e0eecc1e5d1a5b15a78ab524"><div class="ttname"><a href="structmxc__rpu__regs__t.html#a35753561e0eecc1e5d1a5b15a78ab524">mxc_rpu_regs_t::owm</a></div><div class="ttdeci">__IO uint32_t owm</div><div class="ttdoc">0x03D0: RPU OWM Register </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:163</div></div>
<div class="ttc" id="structmxc__rpu__regs__t_html_a7409b12c61b29a4fe257590a07c01ce4"><div class="ttname"><a href="structmxc__rpu__regs__t.html#a7409b12c61b29a4fe257590a07c01ce4">mxc_rpu_regs_t::wdt0</a></div><div class="ttdeci">__IO uint32_t wdt0</div><div class="ttdoc">0x30: RPU WDT0 Register </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:94</div></div>
<div class="ttc" id="structmxc__rpu__regs__t_html_a2e1e85f1c673b9352d2afa16882f6b39"><div class="ttname"><a href="structmxc__rpu__regs__t.html#a2e1e85f1c673b9352d2afa16882f6b39">mxc_rpu_regs_t::uart0</a></div><div class="ttdeci">__IO uint32_t uart0</div><div class="ttdoc">0x0420: RPU UART0 Register </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:167</div></div>
<div class="ttc" id="structmxc__rpu__regs__t_html_ac874de1a295a40dd380470c64ed28eb0"><div class="ttname"><a href="structmxc__rpu__regs__t.html#ac874de1a295a40dd380470c64ed28eb0">mxc_rpu_regs_t::sdma</a></div><div class="ttdeci">__IO uint32_t sdma</div><div class="ttdoc">0x0360: RPU SDMA Register </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:155</div></div>
<div class="ttc" id="structmxc__rpu__regs__t_html_a62bc3fca3b262224cf1b86be2d7608ff"><div class="ttname"><a href="structmxc__rpu__regs__t.html#a62bc3fca3b262224cf1b86be2d7608ff">mxc_rpu_regs_t::sema</a></div><div class="ttdeci">__IO uint32_t sema</div><div class="ttdoc">0x03E0: RPU SEMA Register </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:165</div></div>
<div class="ttc" id="structmxc__rpu__regs__t_html_a58cadc3c2770b44b7ebfa6c5f55635bd"><div class="ttname"><a href="structmxc__rpu__regs__t.html#a58cadc3c2770b44b7ebfa6c5f55635bd">mxc_rpu_regs_t::icache1</a></div><div class="ttdeci">__IO uint32_t icache1</div><div class="ttdoc">0x02A4: RPU ICACHE1 Register </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:145</div></div>
<div class="ttc" id="structmxc__rpu__regs__t_html_a67f843cf68d636443ee57ce3133fbd12"><div class="ttname"><a href="structmxc__rpu__regs__t.html#a67f843cf68d636443ee57ce3133fbd12">mxc_rpu_regs_t::i2c0</a></div><div class="ttdeci">__IO uint32_t i2c0</div><div class="ttdoc">0x01D0: RPU I2C0 Register </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:129</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_74b6a3b63f61c160c0f14b7a283a4c9b.html">Firmware</a></li><li class="navelem"><a class="el" href="dir_3540c00680c2664f9f7e8f48ca1cab09.html">Libraries</a></li><li class="navelem"><a class="el" href="dir_a90765e41fb8b3d75926728d8eb0ba1f.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_51d3d3d6b5d37e3cf040ada011e6ffd2.html">Device</a></li><li class="navelem"><a class="el" href="dir_ea8616b50ebe98e6a527573b9ab84a3e.html">Maxim</a></li><li class="navelem"><a class="el" href="dir_0de815313a737240a59d0050907c72a5.html">MAX32665</a></li><li class="navelem"><a class="el" href="dir_2d7d6ffa0d44ce886c28ddb51e9a367e.html">Include</a></li><li class="navelem"><b>rpu_regs.h</b></li>
    <li class="footer">
    <a href="http://www.maximintegrated.com/index.html">
    <img class="footer" align="middle" src="MI_Logo_Small_Footer_RGB_150dpi.png" alt="Maxim Integrated"/></a> 0.2 </li>
  </ul>
</div>
</body>
</html>
