/*
 * mhal_pinmux.c- Sigmastar
 *
 * Copyright (c) [2019~2020] SigmaStar Technology.
 *
 *
 * This software is licensed under the terms of the GNU General Public
 * License version 2, as published by the Free Software Foundation, and
 * may be copied, distributed, and modified under those terms.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License version 2 for more details.
 *
 */
#include <linux/mm.h>
#include "ms_platform.h"
#include "mdrv_types.h"
#include "mhal_gpio.h"
#include "padmux.h"
#include "gpio.h"

//==============================================================================
//
//                              MACRO DEFINE
//
//==============================================================================

#define BASE_RIU_PA    0xFD000000
#define PMSLEEP_BANK   0x000E00
#define PM_SAR_BANK    0x001400
#define ALBANY1_BANK   0x151500
#define ALBANY2_BANK   0x151600
#define CHIPTOP_BANK   0x101E00
#define PADTOP_BANK    0x103C00
#define PADGPIO_BANK   0x103E00
#define PM_PADTOP_BANK 0x003F00
#define UTMI0_BANK     0x142100
#define UTMI1_BANK     0x142900

#define _GPIO_W_WORD(addr, val)                \
    {                                          \
        (*(volatile u16*)(addr)) = (u16)(val); \
    }
#define _GPIO_W_WORD_MASK(addr, val, mask)                                                       \
    {                                                                                            \
        (*(volatile u16*)(addr)) = ((*(volatile u16*)(addr)) & ~(mask)) | ((u16)(val) & (mask)); \
    }
#define _GPIO_R_BYTE(addr)            (*(volatile u8*)(addr))
#define _GPIO_R_WORD_MASK(addr, mask) ((*(volatile u16*)(addr)) & (mask))

#define GET_BASE_ADDR_BY_BANK(x, y) ((x) + ((y) << 1))
#define _RIUA_8BIT(bank, offset)    GET_BASE_ADDR_BY_BANK(BASE_RIU_PA, bank) + (((offset) & ~1) << 1) + ((offset)&1)
#define _RIUA_16BIT(bank, offset)   GET_BASE_ADDR_BY_BANK(BASE_RIU_PA, bank) + ((offset) << 2)

/* please put GPIO_GEN marco to here start */

#define REG_EJ_MODE                   0x60
#define REG_EJ_MODE_MASK              BIT7 | BIT8 | BIT9
#define REG_DLA_EJ_MODE               0x71
#define REG_DLA_EJ_MODE_MASK          BIT0 | BIT1 | BIT2
#define REG_TEST_IN_MODE              0x12
#define REG_TEST_IN_MODE_MASK         BIT0 | BIT1
#define REG_TEST_OUT_MODE             0x12
#define REG_TEST_OUT_MODE_MASK        BIT4 | BIT5
#define REG_I2C0_MODE                 0x6f
#define REG_I2C0_MODE_MASK            BIT0 | BIT1 | BIT2
#define REG_I2C1_MODE                 0x6f
#define REG_I2C1_MODE_MASK            BIT4 | BIT5 | BIT6 | BIT7
#define REG_I2C2_MODE                 0x6f
#define REG_I2C2_MODE_MASK            BIT8 | BIT9 | BIT10
#define REG_I2C3_MODE                 0x73
#define REG_I2C3_MODE_MASK            BIT0 | BIT1 | BIT2
#define REG_I2C4_MODE                 0x73
#define REG_I2C4_MODE_MASK            BIT4 | BIT5 | BIT6
#define REG_I2C5_MODE                 0x73
#define REG_I2C5_MODE_MASK            BIT8 | BIT9 | BIT10 | BIT11
#define REG_SPI0_MODE                 0x68
#define REG_SPI0_MODE_MASK            BIT0 | BIT1 | BIT2
#define REG_SPI0_CZ2_MODE             0x70
#define REG_SPI0_CZ2_MODE_MASK        BIT0 | BIT1 | BIT2
#define REG_SPI1_MODE                 0x68
#define REG_SPI1_MODE_MASK            BIT4 | BIT5 | BIT6
#define REG_SPI2_MODE                 0x68
#define REG_SPI2_MODE_MASK            BIT8 | BIT9 | BIT10
#define REG_FUART_MODE                0x6e
#define REG_FUART_MODE_MASK           BIT8 | BIT9 | BIT10 | BIT11
#define REG_UART0_MODE                0x6d
#define REG_UART0_MODE_MASK           BIT0 | BIT1 | BIT2
#define REG_UART1_MODE                0x6d
#define REG_UART1_MODE_MASK           BIT4 | BIT5 | BIT6
#define REG_UART2_MODE                0x6d
#define REG_UART2_MODE_MASK           BIT8 | BIT9 | BIT10
#define REG_UART3_MODE                0x6d
#define REG_UART3_MODE_MASK           BIT12 | BIT13 | BIT14
#define REG_SD0_MODE                  0x67
#define REG_SD0_MODE_MASK             BIT8 | BIT9
#define REG_SD0_CDZ_MODE              0x67
#define REG_SD0_CDZ_MODE_MASK         BIT10
#define REG_SD1_MODE                  0x67
#define REG_SD1_MODE_MASK             BIT12 | BIT13 | BIT14
#define REG_SD1_CDZ_MODE              0x68
#define REG_SD1_CDZ_MODE_MASK         BIT12 | BIT13 | BIT14
#define REG_EMMC0_8B_MODE             0x61
#define REG_EMMC0_8B_MODE_MASK        BIT2 | BIT3
#define REG_EMMC1_8B_MODE             0x61
#define REG_EMMC1_8B_MODE_MASK        BIT8 | BIT9
#define REG_EMMC0_4B_MODE             0x61
#define REG_EMMC0_4B_MODE_MASK        BIT0 | BIT1
#define REG_EMMC1_4B_MODE             0x61
#define REG_EMMC1_4B_MODE_MASK        BIT6 | BIT7
#define REG_EMMC0_RST_MODE            0x61
#define REG_EMMC0_RST_MODE_MASK       BIT4 | BIT5
#define REG_EMMC1_RST_MODE            0x61
#define REG_EMMC1_RST_MODE_MASK       BIT12 | BIT13 | BIT14
#define REG_PWM0_MODE                 0x65
#define REG_PWM0_MODE_MASK            BIT0 | BIT1 | BIT2
#define REG_PWM1_MODE                 0x65
#define REG_PWM1_MODE_MASK            BIT4 | BIT5 | BIT6
#define REG_PWM2_MODE                 0x65
#define REG_PWM2_MODE_MASK            BIT8 | BIT9 | BIT10
#define REG_PWM3_MODE                 0x65
#define REG_PWM3_MODE_MASK            BIT12 | BIT13 | BIT14
#define REG_PWM4_MODE                 0x66
#define REG_PWM4_MODE_MASK            BIT0 | BIT1 | BIT2
#define REG_PWM5_MODE                 0x66
#define REG_PWM5_MODE_MASK            BIT4 | BIT5 | BIT6
#define REG_PWM6_MODE                 0x66
#define REG_PWM6_MODE_MASK            BIT8 | BIT9 | BIT10
#define REG_PWM7_MODE                 0x66
#define REG_PWM7_MODE_MASK            BIT12 | BIT13 | BIT14
#define REG_PWM8_MODE                 0x67
#define REG_PWM8_MODE_MASK            BIT0 | BIT1 | BIT2
#define REG_PWM9_MODE                 0x67
#define REG_PWM9_MODE_MASK            BIT4 | BIT5 | BIT6
#define REG_PWM10_MODE                0x74
#define REG_PWM10_MODE_MASK           BIT0 | BIT1 | BIT2
#define REG_ETH_MODE                  0x6e
#define REG_ETH_MODE_MASK             BIT0 | BIT1 | BIT2 | BIT3
#define REG_ETH1_MODE                 0x6e
#define REG_ETH1_MODE_MASK            BIT4 | BIT5 | BIT6 | BIT7
#define REG_LED0_MODE                 0x63
#define REG_LED0_MODE_MASK            BIT0 | BIT1 | BIT2
#define REG_LED1_MODE                 0x63
#define REG_LED1_MODE_MASK            BIT4 | BIT5 | BIT6
#define REG_I2S_MCK_MODE              0x62
#define REG_I2S_MCK_MODE_MASK         BIT0 | BIT1 | BIT2
#define REG_I2S_RX_MODE               0x62
#define REG_I2S_RX_MODE_MASK          BIT4 | BIT5 | BIT6 | BIT7
#define REG_I2S_TX_MODE               0x62
#define REG_I2S_TX_MODE_MASK          BIT8 | BIT9 | BIT10 | BIT11
#define REG_I2S_RXTX_MODE             0x62
#define REG_I2S_RXTX_MODE_MASK        BIT12 | BIT13 | BIT14
#define REG_DMIC_MODE                 0x60
#define REG_DMIC_MODE_MASK            BIT0 | BIT1 | BIT2 | BIT3
#define REG_DMIC_4CH_MODE             0x79
#define REG_DMIC_4CH_MODE_MASK        BIT0 | BIT1 | BIT2 | BIT3
#define REG_SR00_MIPI_MODE            0x69
#define REG_SR00_MIPI_MODE_MASK       BIT0 | BIT1 | BIT2
#define REG_SR00_CTRL_MODE            0x69
#define REG_SR00_CTRL_MODE_MASK       BIT4 | BIT5
#define REG_SR00_MCLK_MODE            0x69
#define REG_SR00_MCLK_MODE_MASK       BIT6
#define REG_SR00_RST_MODE             0x69
#define REG_SR00_RST_MODE_MASK        BIT7
#define REG_SR00_PDN_MODE             0x69
#define REG_SR00_PDN_MODE_MASK        BIT8 | BIT9
#define REG_SR01_MIPI_MODE            0x69
#define REG_SR01_MIPI_MODE_MASK       BIT10
#define REG_SR01_CTRL_MODE            0x7a
#define REG_SR01_CTRL_MODE_MASK       BIT0 | BIT1
#define REG_SR01_MCLK_MODE            0x7a
#define REG_SR01_MCLK_MODE_MASK       BIT4 | BIT5
#define REG_SR01_RST_MODE             0x69
#define REG_SR01_RST_MODE_MASK        BIT13 | BIT14
#define REG_SR01_PDN_MODE             0x69
#define REG_SR01_PDN_MODE_MASK        BIT15
#define REG_SR0_BT601_MODE            0x6a
#define REG_SR0_BT601_MODE_MASK       BIT4 | BIT5
#define REG_SR00_BT656_MODE           0x6a
#define REG_SR00_BT656_MODE_MASK      BIT0 | BIT1 | BIT2 | BIT3
#define REG_SR0_BT1120_MODE           0x6a
#define REG_SR0_BT1120_MODE_MASK      BIT8 | BIT9
#define REG_SR10_MIPI_MODE            0x6b
#define REG_SR10_MIPI_MODE_MASK       BIT8 | BIT9 | BIT10
#define REG_SR10_CTRL_MODE            0x75
#define REG_SR10_CTRL_MODE_MASK       BIT0 | BIT1
#define REG_SR10_MCLK_MODE            0x75
#define REG_SR10_MCLK_MODE_MASK       BIT4
#define REG_SR10_RST_MODE             0x75
#define REG_SR10_RST_MODE_MASK        BIT8
#define REG_SR10_PDN_MODE             0x75
#define REG_SR10_PDN_MODE_MASK        BIT12 | BIT13
#define REG_SR11_MIPI_MODE            0x6b
#define REG_SR11_MIPI_MODE_MASK       BIT12
#define REG_SR11_CTRL_MODE            0x76
#define REG_SR11_CTRL_MODE_MASK       BIT0 | BIT1
#define REG_SR11_MCLK_MODE            0x76
#define REG_SR11_MCLK_MODE_MASK       BIT4 | BIT5
#define REG_SR11_RST_MODE             0x76
#define REG_SR11_RST_MODE_MASK        BIT8 | BIT9
#define REG_SR11_PDN_MODE             0x76
#define REG_SR11_PDN_MODE_MASK        BIT12
#define REG_SR1_BT601_MODE            0x6b
#define REG_SR1_BT601_MODE_MASK       BIT4 | BIT5 | BIT6
#define REG_SR10_BT656_MODE           0x6b
#define REG_SR10_BT656_MODE_MASK      BIT0 | BIT1 | BIT2 | BIT3
#define REG_SR1_BT1120_MODE           0x77
#define REG_SR1_BT1120_MODE_MASK      BIT0 | BIT1
#define REG_MIPI_TX_MODE              0x64
#define REG_MIPI_TX_MODE_MASK         BIT0 | BIT1
#define REG_TTL24_MODE                0x6c
#define REG_TTL24_MODE_MASK           BIT8 | BIT9 | BIT10
#define REG_TTL16_MODE                0x6c
#define REG_TTL16_MODE_MASK           BIT0 | BIT1 | BIT2
#define REG_TTL18_MODE                0x6c
#define REG_TTL18_MODE_MASK           BIT4 | BIT5
#define REG_RGB8_MODE                 0x74
#define REG_RGB8_MODE_MASK            BIT8 | BIT9
#define REG_RGB16_MODE                0x74
#define REG_RGB16_MODE_MASK           BIT12
#define REG_LCD_MCU8_MODE             0x78
#define REG_LCD_MCU8_MODE_MASK        BIT0 | BIT1
#define REG_LCD_MCU16_MODE            0x78
#define REG_LCD_MCU16_MODE_MASK       BIT2 | BIT3
#define REG_LCD_MCU18_MODE            0x78
#define REG_LCD_MCU18_MODE_MASK       BIT4 | BIT5
#define REG_BT656_OUT_MODE            0x60
#define REG_BT656_OUT_MODE_MASK       BIT4 | BIT5
#define REG_BT601_OUT_MODE            0x72
#define REG_BT601_OUT_MODE_MASK       BIT4 | BIT5
#define REG_BT1120_OUT_MODE           0x72
#define REG_BT1120_OUT_MODE_MASK      BIT0 | BIT1
#define REG_VGA_HSYNC_MODE            0x77
#define REG_VGA_HSYNC_MODE_MASK       BIT8
#define REG_VGA_VSYNC_MODE            0x77
#define REG_VGA_VSYNC_MODE_MASK       BIT9
#define REG_SATA_LED_MODE             0x7b
#define REG_SATA_LED_MODE_MASK        BIT0
#define REG_OTP_TEST                  0x64
#define REG_OTP_TEST_MASK             BIT8
#define REG_PM_SPI_GPIO               0x35
#define REG_PM_SPI_GPIO_MASK          BIT0
#define REG_PM_SPIWPN_GPIO            0x35
#define REG_PM_SPIWPN_GPIO_MASK       BIT4
#define REG_PM_SPIHOLDN_MODE          0x52
#define REG_PM_SPIHOLDN_MODE_MASK     BIT0
#define REG_PM_SPICSZ1_GPIO           0x35
#define REG_PM_SPICSZ1_GPIO_MASK      BIT2
#define REG_PM_SPICSZ2_MODE           0x66
#define REG_PM_SPICSZ2_MODE_MASK      BIT0 | BIT1
#define REG_PM_VID_MODE               0x53
#define REG_PM_VID_MODE_MASK          BIT2 | BIT3
#define REG_PM_PIR_SERIN_MODE         0x54
#define REG_PM_PIR_SERIN_MODE_MASK    BIT2 | BIT3
#define REG_PM_PIR_DIR_LINK_MODE      0x54
#define REG_PM_PIR_DIR_LINK_MODE_MASK BIT0 | BIT1
#define REG_PM_I2CM_MODE              0x50
#define REG_PM_I2CM_MODE_MASK         BIT0 | BIT1
#define REG_PM_PWM0_MODE              0x51
#define REG_PM_PWM0_MODE_MASK         BIT0 | BIT1
#define REG_PM_UART1_MODE             0x53
#define REG_PM_UART1_MODE_MASK        BIT0 | BIT1
#define REG_PM51_UART_MODE            0x65
#define REG_PM51_UART_MODE_MASK       BIT0 | BIT1
#define REG_PM_PAD_EXT_MODE_0         0x55
#define REG_PM_PAD_EXT_MODE_0_MASK    BIT0
#define REG_PM_PAD_EXT_MODE_1         0x55
#define REG_PM_PAD_EXT_MODE_1_MASK    BIT1
#define REG_PM_PAD_EXT_MODE_2         0x55
#define REG_PM_PAD_EXT_MODE_2_MASK    BIT2
#define REG_PM_PAD_EXT_MODE_3         0x55
#define REG_PM_PAD_EXT_MODE_3_MASK    BIT3
#define REG_PM_PAD_EXT_MODE_4         0x55
#define REG_PM_PAD_EXT_MODE_4_MASK    BIT4
#define REG_PM_PAD_EXT_MODE_5         0x55
#define REG_PM_PAD_EXT_MODE_5_MASK    BIT5
#define REG_PM_PAD_EXT_MODE_6         0x55
#define REG_PM_PAD_EXT_MODE_6_MASK    BIT6
#define REG_PM_PAD_EXT_MODE_7         0x55
#define REG_PM_PAD_EXT_MODE_7_MASK    BIT7
#define REG_PM_PAD_EXT_MODE_8         0x55
#define REG_PM_PAD_EXT_MODE_8_MASK    BIT8
#define REG_PM_PAD_EXT_MODE_9         0x55
#define REG_PM_PAD_EXT_MODE_9_MASK    BIT9
#define REG_PM_PAD_EXT_MODE_10        0x55
#define REG_PM_PAD_EXT_MODE_10_MASK   BIT10
#define REG_PM_PAD_EXT_MODE_11        0x55
#define REG_PM_PAD_EXT_MODE_11_MASK   BIT11
#define REG_PM_PAD_EXT_MODE_12        0x55
#define REG_PM_PAD_EXT_MODE_12_MASK   BIT12
#define REG_PM_PAD_EXT_MODE_13        0x55
#define REG_PM_PAD_EXT_MODE_13_MASK   BIT13
#define REG_PM_PAD_EXT_MODE_14        0x55
#define REG_PM_PAD_EXT_MODE_14_MASK   BIT14
#define REG_PM_PAD_EXT_MODE_15        0x55
#define REG_PM_PAD_EXT_MODE_15_MASK   BIT15
#define REG_PM_PAD_EXT_MODE_16        0x56
#define REG_PM_PAD_EXT_MODE_16_MASK   BIT0
#define REG_PM_PAD_EXT_MODE_17        0x56
#define REG_PM_PAD_EXT_MODE_17_MASK   BIT1
#define REG_PM_PAD_EXT_MODE_18        0x56
#define REG_PM_PAD_EXT_MODE_18_MASK   BIT2
#define REG_PM_PAD_EXT_MODE_19        0x56
#define REG_PM_PAD_EXT_MODE_19_MASK   BIT3
#define REG_PM_PAD_EXT_MODE_20        0x56
#define REG_PM_PAD_EXT_MODE_20_MASK   BIT4
#define REG_PM_IR_IN_MODE             0x62
#define REG_PM_IR_IN_MODE_MASK        BIT0 | BIT1
#define REG_PM_UART_IS_GPIO           0x65
#define REG_PM_UART_IS_GPIO_MASK      BIT4

#define REG_PM_UART_RX1_GPIO_MODE      0x19
#define REG_PM_UART_RX1_GPIO_MODE_MASK BIT3
#define REG_PM_UART_TX1_GPIO_MODE      0x20
#define REG_PM_UART_TX1_GPIO_MODE_MASK BIT3
#define REG_PM_UART_RX_GPIO_MODE       0x21
#define REG_PM_UART_RX_GPIO_MODE_MASK  BIT3
#define REG_PM_UART_TX_GPIO_MODE       0x22
#define REG_PM_UART_TX_GPIO_MODE_MASK  BIT3
#define REG_PM_I2CM_SCL_GPIO_MODE      0x11
#define REG_PM_I2CM_SCL_GPIO_MODE_MASK BIT3
#define REG_PM_I2CM_SDA_GPIO_MODE      0x12
#define REG_PM_I2CM_SDA_GPIO_MODE_MASK BIT3
#define REG_PM_GPIO0_GPIO_MODE         0x00
#define REG_PM_GPIO0_GPIO_MODE_MASK    BIT3
#define REG_PM_GPIO1_GPIO_MODE         0x01
#define REG_PM_GPIO1_GPIO_MODE_MASK    BIT3
#define REG_PM_GPIO2_GPIO_MODE         0x02
#define REG_PM_GPIO2_GPIO_MODE_MASK    BIT3
#define REG_PM_GPIO3_GPIO_MODE         0x03
#define REG_PM_GPIO3_GPIO_MODE_MASK    BIT3
#define REG_PM_GPIO4_GPIO_MODE         0x04
#define REG_PM_GPIO4_GPIO_MODE_MASK    BIT3
#define REG_PM_GPIO5_GPIO_MODE         0x05
#define REG_PM_GPIO5_GPIO_MODE_MASK    BIT3
#define REG_PM_GPIO6_GPIO_MODE         0x06
#define REG_PM_GPIO6_GPIO_MODE_MASK    BIT3
#define REG_PM_GPIO7_GPIO_MODE         0x07
#define REG_PM_GPIO7_GPIO_MODE_MASK    BIT3
#define REG_PM_SPI_CZ_GPIO_MODE        0x13
#define REG_PM_SPI_CZ_GPIO_MODE_MASK   BIT3
#define REG_PM_SPI_CK_GPIO_MODE        0x14
#define REG_PM_SPI_CK_GPIO_MODE_MASK   BIT3
#define REG_PM_SPI_DI_GPIO_MODE        0x15
#define REG_PM_SPI_DI_GPIO_MODE_MASK   BIT3
#define REG_PM_SPI_DO_GPIO_MODE        0x16
#define REG_PM_SPI_DO_GPIO_MODE_MASK   BIT3
#define REG_PM_SPI_WPZ_GPIO_MODE       0x17
#define REG_PM_SPI_WPZ_GPIO_MODE_MASK  BIT3
#define REG_PM_SPI_HLD_GPIO_MODE       0x18
#define REG_PM_SPI_HLD_GPIO_MODE_MASK  BIT3
#define REG_PM_IRIN_GPIO_MODE          0x23
#define REG_PM_IRIN_GPIO_MODE_MASK     BIT3
#define REG_SAR_GPIO0_GPIO_MODE        0x11
#define REG_SAR_GPIO0_GPIO_MODE_MASK   BIT0
#define REG_SAR_GPIO1_GPIO_MODE        0x11
#define REG_SAR_GPIO1_GPIO_MODE_MASK   BIT1
#define REG_SAR_GPIO2_GPIO_MODE        0x11
#define REG_SAR_GPIO2_GPIO_MODE_MASK   BIT2
#define REG_SAR_GPIO3_GPIO_MODE        0x11
#define REG_SAR_GPIO3_GPIO_MODE_MASK   BIT3
#define REG_SD0_CDZ_GPIO_MODE          0x00
#define REG_SD0_CDZ_GPIO_MODE_MASK     BIT3
#define REG_SD0_D1_GPIO_MODE           0x01
#define REG_SD0_D1_GPIO_MODE_MASK      BIT3
#define REG_SD0_D0_GPIO_MODE           0x02
#define REG_SD0_D0_GPIO_MODE_MASK      BIT3
#define REG_SD0_CLK_GPIO_MODE          0x03
#define REG_SD0_CLK_GPIO_MODE_MASK     BIT3
#define REG_SD0_CMD_GPIO_MODE          0x04
#define REG_SD0_CMD_GPIO_MODE_MASK     BIT3
#define REG_SD0_D3_GPIO_MODE           0x05
#define REG_SD0_D3_GPIO_MODE_MASK      BIT3
#define REG_SD0_D2_GPIO_MODE           0x06
#define REG_SD0_D2_GPIO_MODE_MASK      BIT3
#define REG_FUART_RX_GPIO_MODE         0x07
#define REG_FUART_RX_GPIO_MODE_MASK    BIT3
#define REG_FUART_TX_GPIO_MODE         0x08
#define REG_FUART_TX_GPIO_MODE_MASK    BIT3
#define REG_FUART_CTS_GPIO_MODE        0x09
#define REG_FUART_CTS_GPIO_MODE_MASK   BIT3
#define REG_FUART_RTS_GPIO_MODE        0x0A
#define REG_FUART_RTS_GPIO_MODE_MASK   BIT3
#define REG_I2C0_SCL_GPIO_MODE         0x0B
#define REG_I2C0_SCL_GPIO_MODE_MASK    BIT3
#define REG_I2C0_SDA_GPIO_MODE         0x0C
#define REG_I2C0_SDA_GPIO_MODE_MASK    BIT3
#define REG_ETH_LED0_GPIO_MODE         0x0D
#define REG_ETH_LED0_GPIO_MODE_MASK    BIT3
#define REG_ETH_LED1_GPIO_MODE         0x0E
#define REG_ETH_LED1_GPIO_MODE_MASK    BIT3
#define REG_SPI0_DO_GPIO_MODE          0x0F
#define REG_SPI0_DO_GPIO_MODE_MASK     BIT3
#define REG_SPI0_DI_GPIO_MODE          0x10
#define REG_SPI0_DI_GPIO_MODE_MASK     BIT3
#define REG_SPI0_CK_GPIO_MODE          0x11
#define REG_SPI0_CK_GPIO_MODE_MASK     BIT3
#define REG_SPI0_CZ_GPIO_MODE          0x12
#define REG_SPI0_CZ_GPIO_MODE_MASK     BIT3
#define REG_GPIO0_GPIO_MODE            0x13
#define REG_GPIO0_GPIO_MODE_MASK       BIT3
#define REG_GPIO1_GPIO_MODE            0x14
#define REG_GPIO1_GPIO_MODE_MASK       BIT3
#define REG_GPIO2_GPIO_MODE            0x15
#define REG_GPIO2_GPIO_MODE_MASK       BIT3
#define REG_GPIO3_GPIO_MODE            0x16
#define REG_GPIO3_GPIO_MODE_MASK       BIT3
#define REG_GPIO4_GPIO_MODE            0x17
#define REG_GPIO4_GPIO_MODE_MASK       BIT3
#define REG_GPIO5_GPIO_MODE            0x18
#define REG_GPIO5_GPIO_MODE_MASK       BIT3
#define REG_GPIO6_GPIO_MODE            0x19
#define REG_GPIO6_GPIO_MODE_MASK       BIT3
#define REG_GPIO7_GPIO_MODE            0x1A
#define REG_GPIO7_GPIO_MODE_MASK       BIT3
#define REG_SR0_IO00_GPIO_MODE         0x1B
#define REG_SR0_IO00_GPIO_MODE_MASK    BIT3
#define REG_SR0_IO01_GPIO_MODE         0x1C
#define REG_SR0_IO01_GPIO_MODE_MASK    BIT3
#define REG_SR0_IO02_GPIO_MODE         0x1D
#define REG_SR0_IO02_GPIO_MODE_MASK    BIT3
#define REG_SR0_IO03_GPIO_MODE         0x1E
#define REG_SR0_IO03_GPIO_MODE_MASK    BIT3
#define REG_SR0_IO04_GPIO_MODE         0x1F
#define REG_SR0_IO04_GPIO_MODE_MASK    BIT3
#define REG_SR0_IO05_GPIO_MODE         0x20
#define REG_SR0_IO05_GPIO_MODE_MASK    BIT3
#define REG_SR0_IO06_GPIO_MODE         0x21
#define REG_SR0_IO06_GPIO_MODE_MASK    BIT3
#define REG_SR0_IO07_GPIO_MODE         0x22
#define REG_SR0_IO07_GPIO_MODE_MASK    BIT3
#define REG_SR0_IO08_GPIO_MODE         0x23
#define REG_SR0_IO08_GPIO_MODE_MASK    BIT3
#define REG_SR0_IO09_GPIO_MODE         0x24
#define REG_SR0_IO09_GPIO_MODE_MASK    BIT3
#define REG_SR0_IO10_GPIO_MODE         0x25
#define REG_SR0_IO10_GPIO_MODE_MASK    BIT3
#define REG_SR0_IO11_GPIO_MODE         0x26
#define REG_SR0_IO11_GPIO_MODE_MASK    BIT3
#define REG_SR0_IO12_GPIO_MODE         0x27
#define REG_SR0_IO12_GPIO_MODE_MASK    BIT3
#define REG_SR0_IO13_GPIO_MODE         0x28
#define REG_SR0_IO13_GPIO_MODE_MASK    BIT3
#define REG_SR0_IO14_GPIO_MODE         0x29
#define REG_SR0_IO14_GPIO_MODE_MASK    BIT3
#define REG_SR0_IO15_GPIO_MODE         0x2A
#define REG_SR0_IO15_GPIO_MODE_MASK    BIT3
#define REG_SR0_IO16_GPIO_MODE         0x2B
#define REG_SR0_IO16_GPIO_MODE_MASK    BIT3
#define REG_SR0_IO17_GPIO_MODE         0x2C
#define REG_SR0_IO17_GPIO_MODE_MASK    BIT3
#define REG_SR0_IO18_GPIO_MODE         0x2D
#define REG_SR0_IO18_GPIO_MODE_MASK    BIT3
#define REG_SR0_IO19_GPIO_MODE         0x2E
#define REG_SR0_IO19_GPIO_MODE_MASK    BIT3
#define REG_SR1_IO00_GPIO_MODE         0x2F
#define REG_SR1_IO00_GPIO_MODE_MASK    BIT3
#define REG_SR1_IO01_GPIO_MODE         0x30
#define REG_SR1_IO01_GPIO_MODE_MASK    BIT3
#define REG_SR1_IO02_GPIO_MODE         0x31
#define REG_SR1_IO02_GPIO_MODE_MASK    BIT3
#define REG_SR1_IO03_GPIO_MODE         0x32
#define REG_SR1_IO03_GPIO_MODE_MASK    BIT3
#define REG_SR1_IO04_GPIO_MODE         0x33
#define REG_SR1_IO04_GPIO_MODE_MASK    BIT3
#define REG_SR1_IO05_GPIO_MODE         0x34
#define REG_SR1_IO05_GPIO_MODE_MASK    BIT3
#define REG_SR1_IO06_GPIO_MODE         0x35
#define REG_SR1_IO06_GPIO_MODE_MASK    BIT3
#define REG_SR1_IO07_GPIO_MODE         0x36
#define REG_SR1_IO07_GPIO_MODE_MASK    BIT3
#define REG_SR1_IO08_GPIO_MODE         0x37
#define REG_SR1_IO08_GPIO_MODE_MASK    BIT3
#define REG_SR1_IO09_GPIO_MODE         0x38
#define REG_SR1_IO09_GPIO_MODE_MASK    BIT3
#define REG_SR1_IO10_GPIO_MODE         0x39
#define REG_SR1_IO10_GPIO_MODE_MASK    BIT3
#define REG_SR1_IO11_GPIO_MODE         0x3A
#define REG_SR1_IO11_GPIO_MODE_MASK    BIT3
#define REG_SR1_IO12_GPIO_MODE         0x3B
#define REG_SR1_IO12_GPIO_MODE_MASK    BIT3
#define REG_SR1_IO13_GPIO_MODE         0x3C
#define REG_SR1_IO13_GPIO_MODE_MASK    BIT3
#define REG_SR1_IO14_GPIO_MODE         0x3D
#define REG_SR1_IO14_GPIO_MODE_MASK    BIT3
#define REG_SR1_IO15_GPIO_MODE         0x3E
#define REG_SR1_IO15_GPIO_MODE_MASK    BIT3
#define REG_SR1_IO16_GPIO_MODE         0x3F
#define REG_SR1_IO16_GPIO_MODE_MASK    BIT3
#define REG_SR1_IO17_GPIO_MODE         0x40
#define REG_SR1_IO17_GPIO_MODE_MASK    BIT3
#define REG_SR1_IO18_GPIO_MODE         0x41
#define REG_SR1_IO18_GPIO_MODE_MASK    BIT3
#define REG_SR1_IO19_GPIO_MODE         0x42
#define REG_SR1_IO19_GPIO_MODE_MASK    BIT3
#define REG_TX0_IO00_GPIO_MODE         0x43
#define REG_TX0_IO00_GPIO_MODE_MASK    BIT3
#define REG_TX0_IO01_GPIO_MODE         0x44
#define REG_TX0_IO01_GPIO_MODE_MASK    BIT3
#define REG_TX0_IO02_GPIO_MODE         0x45
#define REG_TX0_IO02_GPIO_MODE_MASK    BIT3
#define REG_TX0_IO03_GPIO_MODE         0x46
#define REG_TX0_IO03_GPIO_MODE_MASK    BIT3
#define REG_TX0_IO04_GPIO_MODE         0x47
#define REG_TX0_IO04_GPIO_MODE_MASK    BIT3
#define REG_TX0_IO05_GPIO_MODE         0x48
#define REG_TX0_IO05_GPIO_MODE_MASK    BIT3
#define REG_TX0_IO06_GPIO_MODE         0x49
#define REG_TX0_IO06_GPIO_MODE_MASK    BIT3
#define REG_TX0_IO07_GPIO_MODE         0x4A
#define REG_TX0_IO07_GPIO_MODE_MASK    BIT3
#define REG_TX0_IO08_GPIO_MODE         0x4B
#define REG_TX0_IO08_GPIO_MODE_MASK    BIT3
#define REG_TX0_IO09_GPIO_MODE         0x4C
#define REG_TX0_IO09_GPIO_MODE_MASK    BIT3
#define REG_TTL0_GPIO_MODE             0x4D
#define REG_TTL0_GPIO_MODE_MASK        BIT3
#define REG_TTL1_GPIO_MODE             0x4E
#define REG_TTL1_GPIO_MODE_MASK        BIT3
#define REG_TTL2_GPIO_MODE             0x4F
#define REG_TTL2_GPIO_MODE_MASK        BIT3
#define REG_TTL3_GPIO_MODE             0x50
#define REG_TTL3_GPIO_MODE_MASK        BIT3
#define REG_TTL4_GPIO_MODE             0x51
#define REG_TTL4_GPIO_MODE_MASK        BIT3
#define REG_TTL5_GPIO_MODE             0x52
#define REG_TTL5_GPIO_MODE_MASK        BIT3
#define REG_TTL6_GPIO_MODE             0x53
#define REG_TTL6_GPIO_MODE_MASK        BIT3
#define REG_TTL7_GPIO_MODE             0x54
#define REG_TTL7_GPIO_MODE_MASK        BIT3
#define REG_TTL8_GPIO_MODE             0x55
#define REG_TTL8_GPIO_MODE_MASK        BIT3
#define REG_TTL9_GPIO_MODE             0x56
#define REG_TTL9_GPIO_MODE_MASK        BIT3
#define REG_TTL10_GPIO_MODE            0x57
#define REG_TTL10_GPIO_MODE_MASK       BIT3
#define REG_TTL11_GPIO_MODE            0x58
#define REG_TTL11_GPIO_MODE_MASK       BIT3
#define REG_TTL12_GPIO_MODE            0x59
#define REG_TTL12_GPIO_MODE_MASK       BIT3
#define REG_TTL13_GPIO_MODE            0x5A
#define REG_TTL13_GPIO_MODE_MASK       BIT3
#define REG_TTL14_GPIO_MODE            0x5B
#define REG_TTL14_GPIO_MODE_MASK       BIT3
#define REG_TTL15_GPIO_MODE            0x5C
#define REG_TTL15_GPIO_MODE_MASK       BIT3
#define REG_TTL16_GPIO_MODE            0x5D
#define REG_TTL16_GPIO_MODE_MASK       BIT3
#define REG_TTL17_GPIO_MODE            0x5E
#define REG_TTL17_GPIO_MODE_MASK       BIT3
#define REG_TTL18_GPIO_MODE            0x5F
#define REG_TTL18_GPIO_MODE_MASK       BIT3
#define REG_TTL19_GPIO_MODE            0x60
#define REG_TTL19_GPIO_MODE_MASK       BIT3
#define REG_TTL20_GPIO_MODE            0x61
#define REG_TTL20_GPIO_MODE_MASK       BIT3
#define REG_TTL21_GPIO_MODE            0x62
#define REG_TTL21_GPIO_MODE_MASK       BIT3
#define REG_TTL22_GPIO_MODE            0x63
#define REG_TTL22_GPIO_MODE_MASK       BIT3
#define REG_TTL23_GPIO_MODE            0x64
#define REG_TTL23_GPIO_MODE_MASK       BIT3
#define REG_TTL24_GPIO_MODE            0x65
#define REG_TTL24_GPIO_MODE_MASK       BIT3
#define REG_TTL25_GPIO_MODE            0x66
#define REG_TTL25_GPIO_MODE_MASK       BIT3
#define REG_TTL26_GPIO_MODE            0x67
#define REG_TTL26_GPIO_MODE_MASK       BIT3
#define REG_TTL27_GPIO_MODE            0x68
#define REG_TTL27_GPIO_MODE_MASK       BIT3
#define REG_SATA_GPIO_GPIO_MODE        0x69
#define REG_SATA_GPIO_GPIO_MODE_MASK   BIT3
#define REG_HDMITX_HPD_GPIO_MODE       0x6A
#define REG_HDMITX_HPD_GPIO_MODE_MASK  BIT3
#define REG_HDMITX_SDA_GPIO_MODE       0x6B
#define REG_HDMITX_SDA_GPIO_MODE_MASK  BIT3
#define REG_HDMITX_SCL_GPIO_MODE       0x6C
#define REG_HDMITX_SCL_GPIO_MODE_MASK  BIT3
#define REG_VSYNC_OUT_GPIO_MODE        0x6D
#define REG_VSYNC_OUT_GPIO_MODE_MASK   BIT3
#define REG_HSYNC_OUT_GPIO_MODE        0x6E
#define REG_HSYNC_OUT_GPIO_MODE_MASK   BIT3
#define REG_GPIO8_GPIO_MODE            0x6F
#define REG_GPIO8_GPIO_MODE_MASK       BIT3
#define REG_GPIO9_GPIO_MODE            0x70
#define REG_GPIO9_GPIO_MODE_MASK       BIT3
#define REG_GPIO10_GPIO_MODE           0x71
#define REG_GPIO10_GPIO_MODE_MASK      BIT3
#define REG_GPIO11_GPIO_MODE           0x72
#define REG_GPIO11_GPIO_MODE_MASK      BIT3
#define REG_GPIO12_GPIO_MODE           0x73
#define REG_GPIO12_GPIO_MODE_MASK      BIT3
#define REG_GPIO13_GPIO_MODE           0x74
#define REG_GPIO13_GPIO_MODE_MASK      BIT3
#define REG_GPIO14_GPIO_MODE           0x75
#define REG_GPIO14_GPIO_MODE_MASK      BIT3
#define REG_GPIO15_GPIO_MODE           0x76
#define REG_GPIO15_GPIO_MODE_MASK      BIT3
#define REG_GPIO16_GPIO_MODE           0x77
#define REG_GPIO16_GPIO_MODE_MASK      BIT3
#define REG_SD_GPIO0_GPIO_MODE         0x78
#define REG_SD_GPIO0_GPIO_MODE_MASK    BIT3
#define REG_SD1_GPIO0_GPIO_MODE        0x79
#define REG_SD1_GPIO0_GPIO_MODE_MASK   BIT3
#define REG_SD1_GPIO1_GPIO_MODE        0x7A
#define REG_SD1_GPIO1_GPIO_MODE_MASK   BIT3
#define REG_SD1_CDZ_GPIO_MODE          0x7B
#define REG_SD1_CDZ_GPIO_MODE_MASK     BIT3
#define REG_SD1_D1_GPIO_MODE           0x7C
#define REG_SD1_D1_GPIO_MODE_MASK      BIT3
#define REG_SD1_D0_GPIO_MODE           0x7D
#define REG_SD1_D0_GPIO_MODE_MASK      BIT3
#define REG_SD1_CLK_GPIO_MODE          0x7E
#define REG_SD1_CLK_GPIO_MODE_MASK     BIT3
#define REG_SD1_CMD_GPIO_MODE          0x7F
#define REG_SD1_CMD_GPIO_MODE_MASK     BIT3
#define REG_SD1_D3_GPIO_MODE           0x00
#define REG_SD1_D3_GPIO_MODE_MASK      BIT3
#define REG_SD1_D2_GPIO_MODE           0x01
#define REG_SD1_D2_GPIO_MODE_MASK      BIT3

/* please put GPIO_GEN marco to here end */

/* for misc pad which must be added by hand start */

/* EMAC : ALBANY1_BANK */
#define REG_ATOP_RX_INOFF      0x69
#define REG_ATOP_RX_INOFF_MASK BIT14

/* EMAC : ALBANY2_BANK */
#define REG_ETH_GPIO_EN         0x71
#define REG_ETH_GPIO_EN_RN_MASK BIT0
#define REG_ETH_GPIO_EN_RP_MASK BIT1
#define REG_ETH_GPIO_EN_TN_MASK BIT2
#define REG_ETH_GPIO_EN_TP_MASK BIT3

/* UTMI0 : UTMI0_BANK */
#define REG_UTMI0_FL_XVR_PDN         0x00
#define REG_UTMI0_FL_XVR_PDN_MASK    BIT12
#define REG_UTMI0_REG_PDN            0x00
#define REG_UTMI0_REG_PDN_MASK       BIT15 // 1: power doen 0: enable
#define REG_UTMI0_CLK_EXTRA0_EN      0x04
#define REG_UTMI0_CLK_EXTRA0_EN_MASK BIT7 // 1: power down 0: enable
#define REG_UTMI0_GPIO_EN            0x1f
#define REG_UTMI0_GPIO_EN_MASK       BIT14

/* UTMI1 : UTMI1_BANK */
#define REG_UTMI1_FL_XVR_PDN         0x00
#define REG_UTMI1_FL_XVR_PDN_MASK    BIT12
#define REG_UTMI1_REG_PDN            0x00
#define REG_UTMI1_REG_PDN_MASK       BIT15 // 1: power doen 0: enable
#define REG_UTMI1_CLK_EXTRA0_EN      0x04
#define REG_UTMI1_CLK_EXTRA0_EN_MASK BIT7 // 1: power down 0: enable
#define REG_UTMI1_GPIO_EN            0x1f
#define REG_UTMI1_GPIO_EN_MASK       BIT14

/* for misc pad which must be added by hand end */

//-------------------- configuration -----------------
#define ENABLE_CHECK_ALL_PAD_CONFLICT 1

//==============================================================================
//
//                              STRUCTURE
//
//==============================================================================

typedef struct stPadMux
{
    U16 padID;
    U32 base;
    U16 offset;
    U16 mask;
    U16 val;
    U16 mode;
} ST_PadMuxInfo;

typedef struct stPadMode
{
    U8  u8PadName[32];
    U32 u32ModeRIU;
    U16 u16ModeMask;
    U16 u16ModeVal;
} ST_PadModeInfo;

typedef struct stPadCheck
{
    U16 base;
    U16 offset;
    U16 mask;
    U16 val;
    U16 regval;
} ST_PadCheckInfo;

typedef struct stPadCheckVal
{
    U8                infocount;
    struct stPadCheck infos[64];
} ST_PadCheckVal;

//==============================================================================
//
//                              VARIABLES
//
//==============================================================================

ST_PadCheckVal m_stPadCheckVal;

const ST_PadMuxInfo m_stPadMuxTbl[] = {

    {PAD_PM_UART_RX1, PM_PADTOP_BANK, REG_PM_UART_RX1_GPIO_MODE, REG_PM_UART_RX1_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_PM_UART_RX1, PADTOP_BANK, REG_UART1_MODE, REG_UART1_MODE_MASK, BIT6 | BIT5 | BIT4, PINMUX_FOR_UART1_MODE_7},
    {PAD_PM_UART_RX1, PADTOP_BANK, REG_EMMC0_8B_MODE, REG_EMMC0_8B_MODE_MASK, BIT3, PINMUX_FOR_EMMC0_8B_MODE_2},
    {PAD_PM_UART_RX1, PADTOP_BANK, REG_PWM9_MODE, REG_PWM9_MODE_MASK, BIT4, PINMUX_FOR_PWM9_MODE_1},
    {PAD_PM_UART_RX1, PADTOP_BANK, REG_I2S_RX_MODE, REG_I2S_RX_MODE_MASK, BIT4, PINMUX_FOR_I2S_RX_MODE_1},
    {PAD_PM_UART_RX1, PADTOP_BANK, REG_I2S_RXTX_MODE, REG_I2S_RXTX_MODE_MASK, BIT12, PINMUX_FOR_I2S_RXTX_MODE_1},
    {PAD_PM_UART_RX1, PADTOP_BANK, REG_DMIC_MODE, REG_DMIC_MODE_MASK, BIT1, PINMUX_FOR_DMIC_MODE_2},
    {PAD_PM_UART_RX1, PADTOP_BANK, REG_DMIC_4CH_MODE, REG_DMIC_4CH_MODE_MASK, BIT1, PINMUX_FOR_DMIC_4CH_MODE_2},
    {PAD_PM_UART_RX1, PM_PADTOP_BANK, REG_PM_UART1_MODE, REG_PM_UART1_MODE_MASK, BIT0, PINMUX_FOR_PM_UART1_MODE_1},
    {PAD_PM_UART_RX1, PM_PADTOP_BANK, REG_PM51_UART_MODE, REG_PM51_UART_MODE_MASK, BIT0, PINMUX_FOR_PM51_UART_MODE_1},
    {PAD_PM_UART_RX1, PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE_0, REG_PM_PAD_EXT_MODE_0_MASK, BIT0,
     PINMUX_FOR_PM_PAD_EXT_MODE_0_1},

    {PAD_PM_UART_TX1, PM_PADTOP_BANK, REG_PM_UART_TX1_GPIO_MODE, REG_PM_UART_TX1_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_PM_UART_TX1, PADTOP_BANK, REG_UART1_MODE, REG_UART1_MODE_MASK, BIT6 | BIT5 | BIT4, PINMUX_FOR_UART1_MODE_7},
    {PAD_PM_UART_TX1, PADTOP_BANK, REG_EMMC0_8B_MODE, REG_EMMC0_8B_MODE_MASK, BIT3, PINMUX_FOR_EMMC0_8B_MODE_2},
    {PAD_PM_UART_TX1, PADTOP_BANK, REG_PWM10_MODE, REG_PWM10_MODE_MASK, BIT0, PINMUX_FOR_PWM10_MODE_1},
    {PAD_PM_UART_TX1, PADTOP_BANK, REG_I2S_RXTX_MODE, REG_I2S_RXTX_MODE_MASK, BIT12, PINMUX_FOR_I2S_RXTX_MODE_1},
    {PAD_PM_UART_TX1, PADTOP_BANK, REG_DMIC_MODE, REG_DMIC_MODE_MASK, BIT1, PINMUX_FOR_DMIC_MODE_2},
    {PAD_PM_UART_TX1, PADTOP_BANK, REG_DMIC_4CH_MODE, REG_DMIC_4CH_MODE_MASK, BIT1, PINMUX_FOR_DMIC_4CH_MODE_2},
    {PAD_PM_UART_TX1, PM_PADTOP_BANK, REG_PM_UART1_MODE, REG_PM_UART1_MODE_MASK, BIT0, PINMUX_FOR_PM_UART1_MODE_1},
    {PAD_PM_UART_TX1, PM_PADTOP_BANK, REG_PM51_UART_MODE, REG_PM51_UART_MODE_MASK, BIT0, PINMUX_FOR_PM51_UART_MODE_1},
    {PAD_PM_UART_TX1, PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE_1, REG_PM_PAD_EXT_MODE_1_MASK, BIT1,
     PINMUX_FOR_PM_PAD_EXT_MODE_1_1},

    {PAD_PM_UART_RX, PM_PADTOP_BANK, REG_PM_UART_RX_GPIO_MODE, REG_PM_UART_RX_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_PM_UART_RX, PADTOP_BANK, REG_UART0_MODE, REG_UART0_MODE_MASK, BIT0, PINMUX_FOR_UART0_MODE_1},
    {PAD_PM_UART_RX, PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE_2, REG_PM_PAD_EXT_MODE_2_MASK, BIT2,
     PINMUX_FOR_PM_PAD_EXT_MODE_2_1},
    {PAD_PM_UART_RX, PM_PADTOP_BANK, REG_PM_UART_IS_GPIO, REG_PM_UART_IS_GPIO_MASK, 0, PINMUX_FOR_PM_UART_IS_GPIO_0},

    {PAD_PM_UART_TX, PM_PADTOP_BANK, REG_PM_UART_TX_GPIO_MODE, REG_PM_UART_TX_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_PM_UART_TX, PADTOP_BANK, REG_UART0_MODE, REG_UART0_MODE_MASK, BIT0, PINMUX_FOR_UART0_MODE_1},
    {PAD_PM_UART_TX, PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE_3, REG_PM_PAD_EXT_MODE_3_MASK, BIT3,
     PINMUX_FOR_PM_PAD_EXT_MODE_3_1},
    {PAD_PM_UART_TX, PM_PADTOP_BANK, REG_PM_UART_IS_GPIO, REG_PM_UART_IS_GPIO_MASK, 0, PINMUX_FOR_PM_UART_IS_GPIO_0},

    {PAD_PM_I2CM_SCL, PM_PADTOP_BANK, REG_PM_I2CM_SCL_GPIO_MODE, REG_PM_I2CM_SCL_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_PM_I2CM_SCL, PADTOP_BANK, REG_I2C2_MODE, REG_I2C2_MODE_MASK, BIT8, PINMUX_FOR_I2C2_MODE_1},
    {PAD_PM_I2CM_SCL, PADTOP_BANK, REG_I2C3_MODE, REG_I2C3_MODE_MASK, BIT2 | BIT1 | BIT0, PINMUX_FOR_I2C3_MODE_7},
    {PAD_PM_I2CM_SCL, PADTOP_BANK, REG_I2C4_MODE, REG_I2C4_MODE_MASK, BIT4, PINMUX_FOR_I2C4_MODE_1},
    {PAD_PM_I2CM_SCL, PADTOP_BANK, REG_I2C5_MODE, REG_I2C5_MODE_MASK, BIT11 | BIT9 | BIT8, PINMUX_FOR_I2C5_MODE_11},
    {PAD_PM_I2CM_SCL, PADTOP_BANK, REG_UART2_MODE, REG_UART2_MODE_MASK, BIT10 | BIT9 | BIT8, PINMUX_FOR_UART2_MODE_7},
    {PAD_PM_I2CM_SCL, PADTOP_BANK, REG_EMMC0_8B_MODE, REG_EMMC0_8B_MODE_MASK, BIT3, PINMUX_FOR_EMMC0_8B_MODE_2},
    {PAD_PM_I2CM_SCL, PM_PADTOP_BANK, REG_PM_I2CM_MODE, REG_PM_I2CM_MODE_MASK, BIT0, PINMUX_FOR_PM_I2CM_MODE_1},
    {PAD_PM_I2CM_SCL, PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE_18, REG_PM_PAD_EXT_MODE_18_MASK, BIT2,
     PINMUX_FOR_PM_PAD_EXT_MODE_18_1},

    {PAD_PM_I2CM_SDA, PM_PADTOP_BANK, REG_PM_I2CM_SDA_GPIO_MODE, REG_PM_I2CM_SDA_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_PM_I2CM_SDA, PADTOP_BANK, REG_I2C2_MODE, REG_I2C2_MODE_MASK, BIT8, PINMUX_FOR_I2C2_MODE_1},
    {PAD_PM_I2CM_SDA, PADTOP_BANK, REG_I2C3_MODE, REG_I2C3_MODE_MASK, BIT2 | BIT1 | BIT0, PINMUX_FOR_I2C3_MODE_7},
    {PAD_PM_I2CM_SDA, PADTOP_BANK, REG_I2C4_MODE, REG_I2C4_MODE_MASK, BIT4, PINMUX_FOR_I2C4_MODE_1},
    {PAD_PM_I2CM_SDA, PADTOP_BANK, REG_I2C5_MODE, REG_I2C5_MODE_MASK, BIT11 | BIT9 | BIT8, PINMUX_FOR_I2C5_MODE_11},
    {PAD_PM_I2CM_SDA, PADTOP_BANK, REG_UART2_MODE, REG_UART2_MODE_MASK, BIT10 | BIT9 | BIT8, PINMUX_FOR_UART2_MODE_7},
    {PAD_PM_I2CM_SDA, PADTOP_BANK, REG_EMMC0_8B_MODE, REG_EMMC0_8B_MODE_MASK, BIT3, PINMUX_FOR_EMMC0_8B_MODE_2},
    {PAD_PM_I2CM_SDA, PM_PADTOP_BANK, REG_PM_I2CM_MODE, REG_PM_I2CM_MODE_MASK, BIT0, PINMUX_FOR_PM_I2CM_MODE_1},
    {PAD_PM_I2CM_SDA, PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE_19, REG_PM_PAD_EXT_MODE_19_MASK, BIT3,
     PINMUX_FOR_PM_PAD_EXT_MODE_19_1},

    {PAD_PM_GPIO0, PM_PADTOP_BANK, REG_PM_GPIO0_GPIO_MODE, REG_PM_GPIO0_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_PM_GPIO0, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_PM_GPIO0, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_PM_GPIO0, PADTOP_BANK, REG_SPI0_MODE, REG_SPI0_MODE_MASK, BIT0, PINMUX_FOR_SPI0_MODE_1},
    {PAD_PM_GPIO0, PADTOP_BANK, REG_SPI2_MODE, REG_SPI2_MODE_MASK, BIT8, PINMUX_FOR_SPI2_MODE_1},
    {PAD_PM_GPIO0, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT8, PINMUX_FOR_FUART_MODE_1},
    {PAD_PM_GPIO0, PADTOP_BANK, REG_UART1_MODE, REG_UART1_MODE_MASK, BIT4, PINMUX_FOR_UART1_MODE_1},
    {PAD_PM_GPIO0, PADTOP_BANK, REG_EMMC0_RST_MODE, REG_EMMC0_RST_MODE_MASK, BIT5, PINMUX_FOR_EMMC0_RST_MODE_2},
    {PAD_PM_GPIO0, PADTOP_BANK, REG_EMMC1_RST_MODE, REG_EMMC1_RST_MODE_MASK, BIT12, PINMUX_FOR_EMMC1_RST_MODE_1},
    {PAD_PM_GPIO0, PADTOP_BANK, REG_PWM0_MODE, REG_PWM0_MODE_MASK, BIT0, PINMUX_FOR_PWM0_MODE_1},
    {PAD_PM_GPIO0, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT0, PINMUX_FOR_ETH_MODE_1},
    {PAD_PM_GPIO0, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT2 | BIT0, PINMUX_FOR_ETH_MODE_5},
    {PAD_PM_GPIO0, PADTOP_BANK, REG_ETH1_MODE, REG_ETH1_MODE_MASK, BIT4, PINMUX_FOR_ETH1_MODE_1},
    {PAD_PM_GPIO0, PADTOP_BANK, REG_ETH1_MODE, REG_ETH1_MODE_MASK, BIT6 | BIT5, PINMUX_FOR_ETH1_MODE_6},
    {PAD_PM_GPIO0, PADTOP_BANK, REG_DMIC_MODE, REG_DMIC_MODE_MASK, BIT0, PINMUX_FOR_DMIC_MODE_1},
    {PAD_PM_GPIO0, PADTOP_BANK, REG_DMIC_4CH_MODE, REG_DMIC_4CH_MODE_MASK, BIT0, PINMUX_FOR_DMIC_4CH_MODE_1},
    {PAD_PM_GPIO0, PM_PADTOP_BANK, REG_PM_VID_MODE, REG_PM_VID_MODE_MASK, BIT3, PINMUX_FOR_PM_VID_MODE_2},
    {PAD_PM_GPIO0, PM_PADTOP_BANK, REG_PM_PIR_SERIN_MODE, REG_PM_PIR_SERIN_MODE_MASK, BIT2,
     PINMUX_FOR_PM_PIR_SERIN_MODE_1},
    {PAD_PM_GPIO0, PM_PADTOP_BANK, REG_PM_UART1_MODE, REG_PM_UART1_MODE_MASK, BIT1, PINMUX_FOR_PM_UART1_MODE_2},
    {PAD_PM_GPIO0, PM_PADTOP_BANK, REG_PM51_UART_MODE, REG_PM51_UART_MODE_MASK, BIT1 | BIT0,
     PINMUX_FOR_PM51_UART_MODE_3},
    {PAD_PM_GPIO0, PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE_4, REG_PM_PAD_EXT_MODE_4_MASK, BIT4,
     PINMUX_FOR_PM_PAD_EXT_MODE_4_1},

    {PAD_PM_GPIO1, PM_PADTOP_BANK, REG_PM_GPIO1_GPIO_MODE, REG_PM_GPIO1_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_PM_GPIO1, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_PM_GPIO1, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_PM_GPIO1, PADTOP_BANK, REG_SPI0_MODE, REG_SPI0_MODE_MASK, BIT0, PINMUX_FOR_SPI0_MODE_1},
    {PAD_PM_GPIO1, PADTOP_BANK, REG_SPI2_MODE, REG_SPI2_MODE_MASK, BIT8, PINMUX_FOR_SPI2_MODE_1},
    {PAD_PM_GPIO1, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT8, PINMUX_FOR_FUART_MODE_1},
    {PAD_PM_GPIO1, PADTOP_BANK, REG_UART1_MODE, REG_UART1_MODE_MASK, BIT4, PINMUX_FOR_UART1_MODE_1},
    {PAD_PM_GPIO1, PADTOP_BANK, REG_PWM1_MODE, REG_PWM1_MODE_MASK, BIT4, PINMUX_FOR_PWM1_MODE_1},
    {PAD_PM_GPIO1, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT0, PINMUX_FOR_ETH_MODE_1},
    {PAD_PM_GPIO1, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT2 | BIT0, PINMUX_FOR_ETH_MODE_5},
    {PAD_PM_GPIO1, PADTOP_BANK, REG_ETH1_MODE, REG_ETH1_MODE_MASK, BIT4, PINMUX_FOR_ETH1_MODE_1},
    {PAD_PM_GPIO1, PADTOP_BANK, REG_ETH1_MODE, REG_ETH1_MODE_MASK, BIT6 | BIT5, PINMUX_FOR_ETH1_MODE_6},
    {PAD_PM_GPIO1, PADTOP_BANK, REG_LED1_MODE, REG_LED1_MODE_MASK, BIT4, PINMUX_FOR_LED1_MODE_1},
    {PAD_PM_GPIO1, PADTOP_BANK, REG_I2S_TX_MODE, REG_I2S_TX_MODE_MASK, BIT11 | BIT9, PINMUX_FOR_I2S_TX_MODE_10},
    {PAD_PM_GPIO1, PADTOP_BANK, REG_DMIC_MODE, REG_DMIC_MODE_MASK, BIT0, PINMUX_FOR_DMIC_MODE_1},
    {PAD_PM_GPIO1, PADTOP_BANK, REG_DMIC_4CH_MODE, REG_DMIC_4CH_MODE_MASK, BIT0, PINMUX_FOR_DMIC_4CH_MODE_1},
    {PAD_PM_GPIO1, PM_PADTOP_BANK, REG_PM_PWM0_MODE, REG_PM_PWM0_MODE_MASK, BIT0, PINMUX_FOR_PM_PWM0_MODE_1},
    {PAD_PM_GPIO1, PM_PADTOP_BANK, REG_PM_UART1_MODE, REG_PM_UART1_MODE_MASK, BIT1, PINMUX_FOR_PM_UART1_MODE_2},
    {PAD_PM_GPIO1, PM_PADTOP_BANK, REG_PM51_UART_MODE, REG_PM51_UART_MODE_MASK, BIT1 | BIT0,
     PINMUX_FOR_PM51_UART_MODE_3},
    {PAD_PM_GPIO1, PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE_5, REG_PM_PAD_EXT_MODE_5_MASK, BIT5,
     PINMUX_FOR_PM_PAD_EXT_MODE_5_1},

    {PAD_PM_GPIO2, PM_PADTOP_BANK, REG_PM_GPIO2_GPIO_MODE, REG_PM_GPIO2_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_PM_GPIO2, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_PM_GPIO2, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_PM_GPIO2, PADTOP_BANK, REG_I2C0_MODE, REG_I2C0_MODE_MASK, BIT0, PINMUX_FOR_I2C0_MODE_1},
    {PAD_PM_GPIO2, PADTOP_BANK, REG_I2C5_MODE, REG_I2C5_MODE_MASK, BIT11 | BIT8, PINMUX_FOR_I2C5_MODE_9},
    {PAD_PM_GPIO2, PADTOP_BANK, REG_SPI0_MODE, REG_SPI0_MODE_MASK, BIT0, PINMUX_FOR_SPI0_MODE_1},
    {PAD_PM_GPIO2, PADTOP_BANK, REG_SPI2_MODE, REG_SPI2_MODE_MASK, BIT8, PINMUX_FOR_SPI2_MODE_1},
    {PAD_PM_GPIO2, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT8, PINMUX_FOR_FUART_MODE_1},
    {PAD_PM_GPIO2, PADTOP_BANK, REG_UART2_MODE, REG_UART2_MODE_MASK, BIT8, PINMUX_FOR_UART2_MODE_1},
    {PAD_PM_GPIO2, PADTOP_BANK, REG_PWM2_MODE, REG_PWM2_MODE_MASK, BIT8, PINMUX_FOR_PWM2_MODE_1},
    {PAD_PM_GPIO2, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT0, PINMUX_FOR_ETH_MODE_1},
    {PAD_PM_GPIO2, PADTOP_BANK, REG_ETH1_MODE, REG_ETH1_MODE_MASK, BIT4, PINMUX_FOR_ETH1_MODE_1},
    {PAD_PM_GPIO2, PADTOP_BANK, REG_I2S_TX_MODE, REG_I2S_TX_MODE_MASK, BIT11 | BIT9, PINMUX_FOR_I2S_TX_MODE_10},
    {PAD_PM_GPIO2, PADTOP_BANK, REG_DMIC_4CH_MODE, REG_DMIC_4CH_MODE_MASK, BIT0, PINMUX_FOR_DMIC_4CH_MODE_1},
    {PAD_PM_GPIO2, PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE_6, REG_PM_PAD_EXT_MODE_6_MASK, BIT6,
     PINMUX_FOR_PM_PAD_EXT_MODE_6_1},
    {PAD_PM_GPIO2, PM_PADTOP_BANK, REG_PM_IR_IN_MODE, REG_PM_IR_IN_MODE_MASK, BIT1, PINMUX_FOR_PM_IR_IN_MODE_2},

    {PAD_PM_GPIO3, PM_PADTOP_BANK, REG_PM_GPIO3_GPIO_MODE, REG_PM_GPIO3_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_PM_GPIO3, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_PM_GPIO3, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_PM_GPIO3, PADTOP_BANK, REG_I2C0_MODE, REG_I2C0_MODE_MASK, BIT0, PINMUX_FOR_I2C0_MODE_1},
    {PAD_PM_GPIO3, PADTOP_BANK, REG_I2C5_MODE, REG_I2C5_MODE_MASK, BIT11 | BIT8, PINMUX_FOR_I2C5_MODE_9},
    {PAD_PM_GPIO3, PADTOP_BANK, REG_SPI0_MODE, REG_SPI0_MODE_MASK, BIT0, PINMUX_FOR_SPI0_MODE_1},
    {PAD_PM_GPIO3, PADTOP_BANK, REG_SPI2_MODE, REG_SPI2_MODE_MASK, BIT8, PINMUX_FOR_SPI2_MODE_1},
    {PAD_PM_GPIO3, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT8, PINMUX_FOR_FUART_MODE_1},
    {PAD_PM_GPIO3, PADTOP_BANK, REG_UART2_MODE, REG_UART2_MODE_MASK, BIT8, PINMUX_FOR_UART2_MODE_1},
    {PAD_PM_GPIO3, PADTOP_BANK, REG_PWM3_MODE, REG_PWM3_MODE_MASK, BIT12, PINMUX_FOR_PWM3_MODE_1},
    {PAD_PM_GPIO3, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT0, PINMUX_FOR_ETH_MODE_1},
    {PAD_PM_GPIO3, PADTOP_BANK, REG_ETH1_MODE, REG_ETH1_MODE_MASK, BIT4, PINMUX_FOR_ETH1_MODE_1},
    {PAD_PM_GPIO3, PADTOP_BANK, REG_I2S_TX_MODE, REG_I2S_TX_MODE_MASK, BIT11 | BIT9, PINMUX_FOR_I2S_TX_MODE_10},
    {PAD_PM_GPIO3, PADTOP_BANK, REG_LCD_MCU16_MODE, REG_LCD_MCU16_MODE_MASK, BIT2, PINMUX_FOR_LCD_MCU16_MODE_1},
    {PAD_PM_GPIO3, PADTOP_BANK, REG_LCD_MCU16_MODE, REG_LCD_MCU16_MODE_MASK, BIT3 | BIT2, PINMUX_FOR_LCD_MCU16_MODE_3},
    {PAD_PM_GPIO3, PADTOP_BANK, REG_LCD_MCU18_MODE, REG_LCD_MCU18_MODE_MASK, BIT5, PINMUX_FOR_LCD_MCU18_MODE_2},
    {PAD_PM_GPIO3, PM_PADTOP_BANK, REG_PM_SPICSZ2_MODE, REG_PM_SPICSZ2_MODE_MASK, BIT0, PINMUX_FOR_PM_SPICSZ2_MODE_1},
    {PAD_PM_GPIO3, PM_PADTOP_BANK, REG_PM_VID_MODE, REG_PM_VID_MODE_MASK, BIT3, PINMUX_FOR_PM_VID_MODE_2},
    {PAD_PM_GPIO3, PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE_7, REG_PM_PAD_EXT_MODE_7_MASK, BIT7,
     PINMUX_FOR_PM_PAD_EXT_MODE_7_1},
    {PAD_PM_GPIO3, PM_PADTOP_BANK, REG_PM_IR_IN_MODE, REG_PM_IR_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_PM_IR_IN_MODE_3},

    {PAD_PM_GPIO4, PM_PADTOP_BANK, REG_PM_GPIO4_GPIO_MODE, REG_PM_GPIO4_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_PM_GPIO4, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_PM_GPIO4, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_PM_GPIO4, PADTOP_BANK, REG_PWM4_MODE, REG_PWM4_MODE_MASK, BIT0, PINMUX_FOR_PWM4_MODE_1},
    {PAD_PM_GPIO4, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT0, PINMUX_FOR_ETH_MODE_1},
    {PAD_PM_GPIO4, PADTOP_BANK, REG_ETH1_MODE, REG_ETH1_MODE_MASK, BIT4, PINMUX_FOR_ETH1_MODE_1},
    {PAD_PM_GPIO4, PADTOP_BANK, REG_I2S_RX_MODE, REG_I2S_RX_MODE_MASK, BIT7 | BIT5 | BIT4, PINMUX_FOR_I2S_RX_MODE_11},
    {PAD_PM_GPIO4, PM_PADTOP_BANK, REG_PM_I2CM_MODE, REG_PM_I2CM_MODE_MASK, BIT1, PINMUX_FOR_PM_I2CM_MODE_2},
    {PAD_PM_GPIO4, PM_PADTOP_BANK, REG_PM_PWM0_MODE, REG_PM_PWM0_MODE_MASK, BIT1, PINMUX_FOR_PM_PWM0_MODE_2},
    {PAD_PM_GPIO4, PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE_8, REG_PM_PAD_EXT_MODE_8_MASK, BIT8,
     PINMUX_FOR_PM_PAD_EXT_MODE_8_1},

    {PAD_PM_GPIO5, PM_PADTOP_BANK, REG_PM_GPIO5_GPIO_MODE, REG_PM_GPIO5_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_PM_GPIO5, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_PM_GPIO5, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_PM_GPIO5, PADTOP_BANK, REG_I2C3_MODE, REG_I2C3_MODE_MASK, BIT2 | BIT0, PINMUX_FOR_I2C3_MODE_5},
    {PAD_PM_GPIO5, PADTOP_BANK, REG_I2C5_MODE, REG_I2C5_MODE_MASK, BIT11, PINMUX_FOR_I2C5_MODE_8},
    {PAD_PM_GPIO5, PADTOP_BANK, REG_PWM5_MODE, REG_PWM5_MODE_MASK, BIT4, PINMUX_FOR_PWM5_MODE_1},
    {PAD_PM_GPIO5, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT0, PINMUX_FOR_ETH_MODE_1},
    {PAD_PM_GPIO5, PADTOP_BANK, REG_ETH1_MODE, REG_ETH1_MODE_MASK, BIT4, PINMUX_FOR_ETH1_MODE_1},
    {PAD_PM_GPIO5, PADTOP_BANK, REG_I2S_RX_MODE, REG_I2S_RX_MODE_MASK, BIT7 | BIT5 | BIT4, PINMUX_FOR_I2S_RX_MODE_11},
    {PAD_PM_GPIO5, PM_PADTOP_BANK, REG_PM_PIR_SERIN_MODE, REG_PM_PIR_SERIN_MODE_MASK, BIT3,
     PINMUX_FOR_PM_PIR_SERIN_MODE_2},
    {PAD_PM_GPIO5, PM_PADTOP_BANK, REG_PM_PIR_DIR_LINK_MODE, REG_PM_PIR_DIR_LINK_MODE_MASK, BIT0,
     PINMUX_FOR_PM_PIR_DIR_LINK_MODE_1},
    {PAD_PM_GPIO5, PM_PADTOP_BANK, REG_PM_I2CM_MODE, REG_PM_I2CM_MODE_MASK, BIT1, PINMUX_FOR_PM_I2CM_MODE_2},
    {PAD_PM_GPIO5, PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE_9, REG_PM_PAD_EXT_MODE_9_MASK, BIT9,
     PINMUX_FOR_PM_PAD_EXT_MODE_9_1},

    {PAD_PM_GPIO6, PM_PADTOP_BANK, REG_PM_GPIO6_GPIO_MODE, REG_PM_GPIO6_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_PM_GPIO6, PADTOP_BANK, REG_I2C1_MODE, REG_I2C1_MODE_MASK, BIT4, PINMUX_FOR_I2C1_MODE_1},
    {PAD_PM_GPIO6, PADTOP_BANK, REG_I2C3_MODE, REG_I2C3_MODE_MASK, BIT2 | BIT0, PINMUX_FOR_I2C3_MODE_5},
    {PAD_PM_GPIO6, PADTOP_BANK, REG_I2C5_MODE, REG_I2C5_MODE_MASK, BIT11, PINMUX_FOR_I2C5_MODE_8},
    {PAD_PM_GPIO6, PADTOP_BANK, REG_SPI0_CZ2_MODE, REG_SPI0_CZ2_MODE_MASK, BIT0, PINMUX_FOR_SPI0_CZ2_MODE_1},
    {PAD_PM_GPIO6, PADTOP_BANK, REG_PWM6_MODE, REG_PWM6_MODE_MASK, BIT8, PINMUX_FOR_PWM6_MODE_1},
    {PAD_PM_GPIO6, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT0, PINMUX_FOR_ETH_MODE_1},
    {PAD_PM_GPIO6, PADTOP_BANK, REG_ETH1_MODE, REG_ETH1_MODE_MASK, BIT4, PINMUX_FOR_ETH1_MODE_1},
    {PAD_PM_GPIO6, PADTOP_BANK, REG_I2S_RX_MODE, REG_I2S_RX_MODE_MASK, BIT4, PINMUX_FOR_I2S_RX_MODE_1},
    {PAD_PM_GPIO6, PADTOP_BANK, REG_I2S_RX_MODE, REG_I2S_RX_MODE_MASK, BIT7 | BIT5 | BIT4, PINMUX_FOR_I2S_RX_MODE_11},
    {PAD_PM_GPIO6, PADTOP_BANK, REG_I2S_RXTX_MODE, REG_I2S_RXTX_MODE_MASK, BIT12, PINMUX_FOR_I2S_RXTX_MODE_1},
    {PAD_PM_GPIO6, PM_PADTOP_BANK, REG_PM_VID_MODE, REG_PM_VID_MODE_MASK, BIT2, PINMUX_FOR_PM_VID_MODE_1},
    {PAD_PM_GPIO6, PM_PADTOP_BANK, REG_PM_PIR_DIR_LINK_MODE, REG_PM_PIR_DIR_LINK_MODE_MASK, BIT1,
     PINMUX_FOR_PM_PIR_DIR_LINK_MODE_2},
    {PAD_PM_GPIO6, PM_PADTOP_BANK, REG_PM51_UART_MODE, REG_PM51_UART_MODE_MASK, BIT1, PINMUX_FOR_PM51_UART_MODE_2},
    {PAD_PM_GPIO6, PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE_10, REG_PM_PAD_EXT_MODE_10_MASK, BIT10,
     PINMUX_FOR_PM_PAD_EXT_MODE_10_1},

    {PAD_PM_GPIO7, PM_PADTOP_BANK, REG_PM_GPIO7_GPIO_MODE, REG_PM_GPIO7_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_PM_GPIO7, PADTOP_BANK, REG_I2C1_MODE, REG_I2C1_MODE_MASK, BIT4, PINMUX_FOR_I2C1_MODE_1},
    {PAD_PM_GPIO7, PADTOP_BANK, REG_PWM7_MODE, REG_PWM7_MODE_MASK, BIT12, PINMUX_FOR_PWM7_MODE_1},
    {PAD_PM_GPIO7, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT0, PINMUX_FOR_ETH_MODE_1},
    {PAD_PM_GPIO7, PADTOP_BANK, REG_ETH1_MODE, REG_ETH1_MODE_MASK, BIT4, PINMUX_FOR_ETH1_MODE_1},
    {PAD_PM_GPIO7, PADTOP_BANK, REG_I2S_MCK_MODE, REG_I2S_MCK_MODE_MASK, BIT0, PINMUX_FOR_I2S_MCK_MODE_1},
    {PAD_PM_GPIO7, PM_PADTOP_BANK, REG_PM_SPICSZ2_MODE, REG_PM_SPICSZ2_MODE_MASK, BIT1, PINMUX_FOR_PM_SPICSZ2_MODE_2},
    {PAD_PM_GPIO7, PM_PADTOP_BANK, REG_PM_VID_MODE, REG_PM_VID_MODE_MASK, BIT2, PINMUX_FOR_PM_VID_MODE_1},
    {PAD_PM_GPIO7, PM_PADTOP_BANK, REG_PM51_UART_MODE, REG_PM51_UART_MODE_MASK, BIT1, PINMUX_FOR_PM51_UART_MODE_2},
    {PAD_PM_GPIO7, PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE_11, REG_PM_PAD_EXT_MODE_11_MASK, BIT11,
     PINMUX_FOR_PM_PAD_EXT_MODE_11_1},

    {PAD_PM_SPI_CZ, PM_PADTOP_BANK, REG_PM_SPI_CZ_GPIO_MODE, REG_PM_SPI_CZ_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_PM_SPI_CZ, PADTOP_BANK, REG_SPI1_MODE, REG_SPI1_MODE_MASK, BIT4, PINMUX_FOR_SPI1_MODE_1},
    {PAD_PM_SPI_CZ, PADTOP_BANK, REG_EMMC0_8B_MODE, REG_EMMC0_8B_MODE_MASK, BIT3, PINMUX_FOR_EMMC0_8B_MODE_2},
    {PAD_PM_SPI_CZ, PADTOP_BANK, REG_EMMC0_4B_MODE, REG_EMMC0_4B_MODE_MASK, BIT1, PINMUX_FOR_EMMC0_4B_MODE_2},
    {PAD_PM_SPI_CZ, PMSLEEP_BANK, REG_PM_SPICSZ1_GPIO, REG_PM_SPICSZ1_GPIO_MASK, 0, PINMUX_FOR_PM_SPICSZ1_GPIO_0},
    {PAD_PM_SPI_CZ, PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE_12, REG_PM_PAD_EXT_MODE_12_MASK, BIT12,
     PINMUX_FOR_PM_PAD_EXT_MODE_12_1},

    {PAD_PM_SPI_CK, PM_PADTOP_BANK, REG_PM_SPI_CK_GPIO_MODE, REG_PM_SPI_CK_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_PM_SPI_CK, PADTOP_BANK, REG_SPI1_MODE, REG_SPI1_MODE_MASK, BIT4, PINMUX_FOR_SPI1_MODE_1},
    {PAD_PM_SPI_CK, PADTOP_BANK, REG_EMMC0_8B_MODE, REG_EMMC0_8B_MODE_MASK, BIT3, PINMUX_FOR_EMMC0_8B_MODE_2},
    {PAD_PM_SPI_CK, PADTOP_BANK, REG_EMMC0_4B_MODE, REG_EMMC0_4B_MODE_MASK, BIT1, PINMUX_FOR_EMMC0_4B_MODE_2},
    {PAD_PM_SPI_CK, PMSLEEP_BANK, REG_PM_SPI_GPIO, REG_PM_SPI_GPIO_MASK, 0, PINMUX_FOR_PM_SPI_GPIO_0},
    {PAD_PM_SPI_CK, PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE_16, REG_PM_PAD_EXT_MODE_16_MASK, BIT0,
     PINMUX_FOR_PM_PAD_EXT_MODE_16_1},

    {PAD_PM_SPI_DI, PM_PADTOP_BANK, REG_PM_SPI_DI_GPIO_MODE, REG_PM_SPI_DI_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_PM_SPI_DI, PADTOP_BANK, REG_SPI1_MODE, REG_SPI1_MODE_MASK, BIT4, PINMUX_FOR_SPI1_MODE_1},
    {PAD_PM_SPI_DI, PADTOP_BANK, REG_EMMC0_8B_MODE, REG_EMMC0_8B_MODE_MASK, BIT3, PINMUX_FOR_EMMC0_8B_MODE_2},
    {PAD_PM_SPI_DI, PADTOP_BANK, REG_EMMC0_4B_MODE, REG_EMMC0_4B_MODE_MASK, BIT1, PINMUX_FOR_EMMC0_4B_MODE_2},
    {PAD_PM_SPI_DI, PMSLEEP_BANK, REG_PM_SPI_GPIO, REG_PM_SPI_GPIO_MASK, 0, PINMUX_FOR_PM_SPI_GPIO_0},
    {PAD_PM_SPI_DI, PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE_13, REG_PM_PAD_EXT_MODE_13_MASK, BIT13,
     PINMUX_FOR_PM_PAD_EXT_MODE_13_1},

    {PAD_PM_SPI_DO, PM_PADTOP_BANK, REG_PM_SPI_DO_GPIO_MODE, REG_PM_SPI_DO_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_PM_SPI_DO, PADTOP_BANK, REG_SPI1_MODE, REG_SPI1_MODE_MASK, BIT4, PINMUX_FOR_SPI1_MODE_1},
    {PAD_PM_SPI_DO, PADTOP_BANK, REG_EMMC0_8B_MODE, REG_EMMC0_8B_MODE_MASK, BIT3, PINMUX_FOR_EMMC0_8B_MODE_2},
    {PAD_PM_SPI_DO, PADTOP_BANK, REG_EMMC0_4B_MODE, REG_EMMC0_4B_MODE_MASK, BIT1, PINMUX_FOR_EMMC0_4B_MODE_2},
    {PAD_PM_SPI_DO, PMSLEEP_BANK, REG_PM_SPI_GPIO, REG_PM_SPI_GPIO_MASK, 0, PINMUX_FOR_PM_SPI_GPIO_0},
    {PAD_PM_SPI_DO, PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE_15, REG_PM_PAD_EXT_MODE_15_MASK, BIT15,
     PINMUX_FOR_PM_PAD_EXT_MODE_15_1},

    {PAD_PM_SPI_WPZ, PM_PADTOP_BANK, REG_PM_SPI_WPZ_GPIO_MODE, REG_PM_SPI_WPZ_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_PM_SPI_WPZ, PADTOP_BANK, REG_EMMC0_8B_MODE, REG_EMMC0_8B_MODE_MASK, BIT3, PINMUX_FOR_EMMC0_8B_MODE_2},
    {PAD_PM_SPI_WPZ, PADTOP_BANK, REG_EMMC0_4B_MODE, REG_EMMC0_4B_MODE_MASK, BIT1, PINMUX_FOR_EMMC0_4B_MODE_2},
    {PAD_PM_SPI_WPZ, PMSLEEP_BANK, REG_PM_SPIWPN_GPIO, REG_PM_SPIWPN_GPIO_MASK, 0, PINMUX_FOR_PM_SPIWPN_GPIO_0},
    {PAD_PM_SPI_WPZ, PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE_14, REG_PM_PAD_EXT_MODE_14_MASK, BIT14,
     PINMUX_FOR_PM_PAD_EXT_MODE_14_1},

    {PAD_PM_SPI_HLD, PM_PADTOP_BANK, REG_PM_SPI_HLD_GPIO_MODE, REG_PM_SPI_HLD_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_PM_SPI_HLD, PADTOP_BANK, REG_EMMC0_8B_MODE, REG_EMMC0_8B_MODE_MASK, BIT3, PINMUX_FOR_EMMC0_8B_MODE_2},
    {PAD_PM_SPI_HLD, PADTOP_BANK, REG_EMMC0_4B_MODE, REG_EMMC0_4B_MODE_MASK, BIT1, PINMUX_FOR_EMMC0_4B_MODE_2},
    {PAD_PM_SPI_HLD, PM_PADTOP_BANK, REG_PM_SPIHOLDN_MODE, REG_PM_SPIHOLDN_MODE_MASK, 0, PINMUX_FOR_PM_SPIHOLDN_MODE_0},
    {PAD_PM_SPI_HLD, PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE_17, REG_PM_PAD_EXT_MODE_17_MASK, BIT1,
     PINMUX_FOR_PM_PAD_EXT_MODE_17_1},

    {PAD_PM_IRIN, PM_PADTOP_BANK, REG_PM_IRIN_GPIO_MODE, REG_PM_IRIN_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_PM_IRIN, PADTOP_BANK, REG_PWM8_MODE, REG_PWM8_MODE_MASK, BIT0, PINMUX_FOR_PWM8_MODE_1},
    {PAD_PM_IRIN, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT0, PINMUX_FOR_ETH_MODE_1},
    {PAD_PM_IRIN, PADTOP_BANK, REG_ETH1_MODE, REG_ETH1_MODE_MASK, BIT4, PINMUX_FOR_ETH1_MODE_1},
    {PAD_PM_IRIN, PADTOP_BANK, REG_LED0_MODE, REG_LED0_MODE_MASK, BIT0, PINMUX_FOR_LED0_MODE_1},
    {PAD_PM_IRIN, PADTOP_BANK, REG_I2S_RX_MODE, REG_I2S_RX_MODE_MASK, BIT4, PINMUX_FOR_I2S_RX_MODE_1},
    {PAD_PM_IRIN, PADTOP_BANK, REG_I2S_RXTX_MODE, REG_I2S_RXTX_MODE_MASK, BIT12, PINMUX_FOR_I2S_RXTX_MODE_1},
    {PAD_PM_IRIN, PADTOP_BANK, REG_DMIC_4CH_MODE, REG_DMIC_4CH_MODE_MASK, BIT1, PINMUX_FOR_DMIC_4CH_MODE_2},
    {PAD_PM_IRIN, PM_PADTOP_BANK, REG_PM_SPICSZ2_MODE, REG_PM_SPICSZ2_MODE_MASK, BIT1 | BIT0,
     PINMUX_FOR_PM_SPICSZ2_MODE_3},
    {PAD_PM_IRIN, PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE_20, REG_PM_PAD_EXT_MODE_20_MASK, BIT4,
     PINMUX_FOR_PM_PAD_EXT_MODE_20_1},
    {PAD_PM_IRIN, PM_PADTOP_BANK, REG_PM_IR_IN_MODE, REG_PM_IR_IN_MODE_MASK, BIT0, PINMUX_FOR_PM_IR_IN_MODE_1},

    {PAD_SAR_GPIO0, PM_SAR_BANK, REG_SAR_GPIO0_GPIO_MODE, REG_SAR_GPIO0_GPIO_MODE_MASK, 0, PINMUX_FOR_GPIO_MODE},
    {PAD_SAR_GPIO1, PM_SAR_BANK, REG_SAR_GPIO1_GPIO_MODE, REG_SAR_GPIO1_GPIO_MODE_MASK, 0, PINMUX_FOR_GPIO_MODE},
    {PAD_SAR_GPIO2, PM_SAR_BANK, REG_SAR_GPIO2_GPIO_MODE, REG_SAR_GPIO2_GPIO_MODE_MASK, 0, PINMUX_FOR_GPIO_MODE},
    {PAD_SAR_GPIO3, PM_SAR_BANK, REG_SAR_GPIO3_GPIO_MODE, REG_SAR_GPIO3_GPIO_MODE_MASK, 0, PINMUX_FOR_GPIO_MODE},
    {PAD_SD0_CDZ, PADGPIO_BANK, REG_SD0_CDZ_GPIO_MODE, REG_SD0_CDZ_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SD0_CDZ, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_SD0_CDZ, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_SD0_CDZ, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_SD0_CDZ, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_SD0_CDZ, PADTOP_BANK, REG_SD0_CDZ_MODE, REG_SD0_CDZ_MODE_MASK, BIT10, PINMUX_FOR_SD0_CDZ_MODE_1},
    {PAD_SD0_CDZ, PADTOP_BANK, REG_EMMC0_RST_MODE, REG_EMMC0_RST_MODE_MASK, BIT4, PINMUX_FOR_EMMC0_RST_MODE_1},

    {PAD_SD0_D1, PADGPIO_BANK, REG_SD0_D1_GPIO_MODE, REG_SD0_D1_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SD0_D1, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_SD0_D1, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_SD0_D1, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_SD0_D1, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_SD0_D1, PADTOP_BANK, REG_SD0_MODE, REG_SD0_MODE_MASK, BIT8, PINMUX_FOR_SD0_MODE_1},
    {PAD_SD0_D1, PADTOP_BANK, REG_SD0_MODE, REG_SD0_MODE_MASK, BIT9, PINMUX_FOR_SD0_MODE_2},
    {PAD_SD0_D1, PADTOP_BANK, REG_EMMC0_8B_MODE, REG_EMMC0_8B_MODE_MASK, BIT2, PINMUX_FOR_EMMC0_8B_MODE_1},
    {PAD_SD0_D1, PADTOP_BANK, REG_EMMC0_4B_MODE, REG_EMMC0_4B_MODE_MASK, BIT0, PINMUX_FOR_EMMC0_4B_MODE_1},

    {PAD_SD0_D0, PADGPIO_BANK, REG_SD0_D0_GPIO_MODE, REG_SD0_D0_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SD0_D0, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_SD0_D0, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_SD0_D0, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_SD0_D0, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_SD0_D0, PADTOP_BANK, REG_SD0_MODE, REG_SD0_MODE_MASK, BIT8, PINMUX_FOR_SD0_MODE_1},
    {PAD_SD0_D0, PADTOP_BANK, REG_SD0_MODE, REG_SD0_MODE_MASK, BIT9, PINMUX_FOR_SD0_MODE_2},
    {PAD_SD0_D0, PADTOP_BANK, REG_EMMC0_8B_MODE, REG_EMMC0_8B_MODE_MASK, BIT2, PINMUX_FOR_EMMC0_8B_MODE_1},
    {PAD_SD0_D0, PADTOP_BANK, REG_EMMC0_4B_MODE, REG_EMMC0_4B_MODE_MASK, BIT0, PINMUX_FOR_EMMC0_4B_MODE_1},

    {PAD_SD0_CLK, PADGPIO_BANK, REG_SD0_CLK_GPIO_MODE, REG_SD0_CLK_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SD0_CLK, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_SD0_CLK, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_SD0_CLK, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT11 | BIT9, PINMUX_FOR_FUART_MODE_10},
    {PAD_SD0_CLK, PADTOP_BANK, REG_SD0_MODE, REG_SD0_MODE_MASK, BIT8, PINMUX_FOR_SD0_MODE_1},
    {PAD_SD0_CLK, PADTOP_BANK, REG_SD0_MODE, REG_SD0_MODE_MASK, BIT9, PINMUX_FOR_SD0_MODE_2},
    {PAD_SD0_CLK, PADTOP_BANK, REG_EMMC0_8B_MODE, REG_EMMC0_8B_MODE_MASK, BIT2, PINMUX_FOR_EMMC0_8B_MODE_1},
    {PAD_SD0_CLK, PADTOP_BANK, REG_EMMC0_4B_MODE, REG_EMMC0_4B_MODE_MASK, BIT0, PINMUX_FOR_EMMC0_4B_MODE_1},

    {PAD_SD0_CMD, PADGPIO_BANK, REG_SD0_CMD_GPIO_MODE, REG_SD0_CMD_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SD0_CMD, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_SD0_CMD, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_SD0_CMD, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT11 | BIT9, PINMUX_FOR_FUART_MODE_10},
    {PAD_SD0_CMD, PADTOP_BANK, REG_SD0_MODE, REG_SD0_MODE_MASK, BIT8, PINMUX_FOR_SD0_MODE_1},
    {PAD_SD0_CMD, PADTOP_BANK, REG_SD0_MODE, REG_SD0_MODE_MASK, BIT9, PINMUX_FOR_SD0_MODE_2},
    {PAD_SD0_CMD, PADTOP_BANK, REG_EMMC0_8B_MODE, REG_EMMC0_8B_MODE_MASK, BIT2, PINMUX_FOR_EMMC0_8B_MODE_1},
    {PAD_SD0_CMD, PADTOP_BANK, REG_EMMC0_4B_MODE, REG_EMMC0_4B_MODE_MASK, BIT0, PINMUX_FOR_EMMC0_4B_MODE_1},

    {PAD_SD0_D3, PADGPIO_BANK, REG_SD0_D3_GPIO_MODE, REG_SD0_D3_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SD0_D3, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_SD0_D3, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_SD0_D3, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_SD0_D3, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_SD0_D3, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT11 | BIT9, PINMUX_FOR_FUART_MODE_10},
    {PAD_SD0_D3, PADTOP_BANK, REG_SD0_MODE, REG_SD0_MODE_MASK, BIT8, PINMUX_FOR_SD0_MODE_1},
    {PAD_SD0_D3, PADTOP_BANK, REG_SD0_MODE, REG_SD0_MODE_MASK, BIT9, PINMUX_FOR_SD0_MODE_2},
    {PAD_SD0_D3, PADTOP_BANK, REG_EMMC0_8B_MODE, REG_EMMC0_8B_MODE_MASK, BIT2, PINMUX_FOR_EMMC0_8B_MODE_1},
    {PAD_SD0_D3, PADTOP_BANK, REG_EMMC0_4B_MODE, REG_EMMC0_4B_MODE_MASK, BIT0, PINMUX_FOR_EMMC0_4B_MODE_1},

    {PAD_SD0_D2, PADGPIO_BANK, REG_SD0_D2_GPIO_MODE, REG_SD0_D2_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SD0_D2, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_SD0_D2, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_SD0_D2, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_SD0_D2, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_SD0_D2, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT11 | BIT9, PINMUX_FOR_FUART_MODE_10},
    {PAD_SD0_D2, PADTOP_BANK, REG_SD0_MODE, REG_SD0_MODE_MASK, BIT8, PINMUX_FOR_SD0_MODE_1},
    {PAD_SD0_D2, PADTOP_BANK, REG_SD0_MODE, REG_SD0_MODE_MASK, BIT9, PINMUX_FOR_SD0_MODE_2},
    {PAD_SD0_D2, PADTOP_BANK, REG_EMMC0_8B_MODE, REG_EMMC0_8B_MODE_MASK, BIT2, PINMUX_FOR_EMMC0_8B_MODE_1},
    {PAD_SD0_D2, PADTOP_BANK, REG_EMMC0_4B_MODE, REG_EMMC0_4B_MODE_MASK, BIT0, PINMUX_FOR_EMMC0_4B_MODE_1},

    {PAD_FUART_RX, PADGPIO_BANK, REG_FUART_RX_GPIO_MODE, REG_FUART_RX_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_FUART_RX, PADTOP_BANK, REG_EJ_MODE, REG_EJ_MODE_MASK, BIT7, PINMUX_FOR_EJ_MODE_1},
    {PAD_FUART_RX, PADTOP_BANK, REG_DLA_EJ_MODE, REG_DLA_EJ_MODE_MASK, BIT0, PINMUX_FOR_DLA_EJ_MODE_1},
    {PAD_FUART_RX, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_FUART_RX, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_FUART_RX, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT9, PINMUX_FOR_FUART_MODE_2},
    {PAD_FUART_RX, PADTOP_BANK, REG_SD1_MODE, REG_SD1_MODE_MASK, BIT13, PINMUX_FOR_SD1_MODE_2},
    {PAD_FUART_RX, PADTOP_BANK, REG_PWM7_MODE, REG_PWM7_MODE_MASK, BIT13, PINMUX_FOR_PWM7_MODE_2},
    {PAD_FUART_RX, PADTOP_BANK, REG_I2S_RX_MODE, REG_I2S_RX_MODE_MASK, BIT5, PINMUX_FOR_I2S_RX_MODE_2},
    {PAD_FUART_RX, PADTOP_BANK, REG_I2S_TX_MODE, REG_I2S_TX_MODE_MASK, BIT8, PINMUX_FOR_I2S_TX_MODE_1},
    {PAD_FUART_RX, PADTOP_BANK, REG_I2S_RXTX_MODE, REG_I2S_RXTX_MODE_MASK, BIT13, PINMUX_FOR_I2S_RXTX_MODE_2},

    {PAD_FUART_TX, PADGPIO_BANK, REG_FUART_TX_GPIO_MODE, REG_FUART_TX_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_FUART_TX, PADTOP_BANK, REG_EJ_MODE, REG_EJ_MODE_MASK, BIT7, PINMUX_FOR_EJ_MODE_1},
    {PAD_FUART_TX, PADTOP_BANK, REG_DLA_EJ_MODE, REG_DLA_EJ_MODE_MASK, BIT0, PINMUX_FOR_DLA_EJ_MODE_1},
    {PAD_FUART_TX, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_FUART_TX, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_FUART_TX, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT9, PINMUX_FOR_FUART_MODE_2},
    {PAD_FUART_TX, PADTOP_BANK, REG_SD1_MODE, REG_SD1_MODE_MASK, BIT13, PINMUX_FOR_SD1_MODE_2},
    {PAD_FUART_TX, PADTOP_BANK, REG_PWM8_MODE, REG_PWM8_MODE_MASK, BIT1, PINMUX_FOR_PWM8_MODE_2},
    {PAD_FUART_TX, PADTOP_BANK, REG_I2S_RX_MODE, REG_I2S_RX_MODE_MASK, BIT5, PINMUX_FOR_I2S_RX_MODE_2},
    {PAD_FUART_TX, PADTOP_BANK, REG_I2S_TX_MODE, REG_I2S_TX_MODE_MASK, BIT8, PINMUX_FOR_I2S_TX_MODE_1},
    {PAD_FUART_TX, PADTOP_BANK, REG_I2S_RXTX_MODE, REG_I2S_RXTX_MODE_MASK, BIT13, PINMUX_FOR_I2S_RXTX_MODE_2},

    {PAD_FUART_CTS, PADGPIO_BANK, REG_FUART_CTS_GPIO_MODE, REG_FUART_CTS_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_FUART_CTS, PADTOP_BANK, REG_EJ_MODE, REG_EJ_MODE_MASK, BIT7, PINMUX_FOR_EJ_MODE_1},
    {PAD_FUART_CTS, PADTOP_BANK, REG_DLA_EJ_MODE, REG_DLA_EJ_MODE_MASK, BIT0, PINMUX_FOR_DLA_EJ_MODE_1},
    {PAD_FUART_CTS, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_FUART_CTS, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_FUART_CTS, PADTOP_BANK, REG_I2C3_MODE, REG_I2C3_MODE_MASK, BIT0, PINMUX_FOR_I2C3_MODE_1},
    {PAD_FUART_CTS, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT9, PINMUX_FOR_FUART_MODE_2},
    {PAD_FUART_CTS, PADTOP_BANK, REG_UART2_MODE, REG_UART2_MODE_MASK, BIT9, PINMUX_FOR_UART2_MODE_2},
    {PAD_FUART_CTS, PADTOP_BANK, REG_SD1_MODE, REG_SD1_MODE_MASK, BIT13, PINMUX_FOR_SD1_MODE_2},
    {PAD_FUART_CTS, PADTOP_BANK, REG_EMMC0_RST_MODE, REG_EMMC0_RST_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_EMMC0_RST_MODE_3},
    {PAD_FUART_CTS, PADTOP_BANK, REG_EMMC1_RST_MODE, REG_EMMC1_RST_MODE_MASK, BIT13 | BIT12,
     PINMUX_FOR_EMMC1_RST_MODE_3},
    {PAD_FUART_CTS, PADTOP_BANK, REG_PWM9_MODE, REG_PWM9_MODE_MASK, BIT5, PINMUX_FOR_PWM9_MODE_2},
    {PAD_FUART_CTS, PADTOP_BANK, REG_I2S_RX_MODE, REG_I2S_RX_MODE_MASK, BIT5, PINMUX_FOR_I2S_RX_MODE_2},
    {PAD_FUART_CTS, PADTOP_BANK, REG_I2S_RXTX_MODE, REG_I2S_RXTX_MODE_MASK, BIT13, PINMUX_FOR_I2S_RXTX_MODE_2},

    {PAD_FUART_RTS, PADGPIO_BANK, REG_FUART_RTS_GPIO_MODE, REG_FUART_RTS_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_FUART_RTS, PADTOP_BANK, REG_EJ_MODE, REG_EJ_MODE_MASK, BIT7, PINMUX_FOR_EJ_MODE_1},
    {PAD_FUART_RTS, PADTOP_BANK, REG_DLA_EJ_MODE, REG_DLA_EJ_MODE_MASK, BIT0, PINMUX_FOR_DLA_EJ_MODE_1},
    {PAD_FUART_RTS, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_FUART_RTS, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_FUART_RTS, PADTOP_BANK, REG_I2C3_MODE, REG_I2C3_MODE_MASK, BIT0, PINMUX_FOR_I2C3_MODE_1},
    {PAD_FUART_RTS, PADTOP_BANK, REG_SPI0_CZ2_MODE, REG_SPI0_CZ2_MODE_MASK, BIT2 | BIT1, PINMUX_FOR_SPI0_CZ2_MODE_6},
    {PAD_FUART_RTS, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT9, PINMUX_FOR_FUART_MODE_2},
    {PAD_FUART_RTS, PADTOP_BANK, REG_UART2_MODE, REG_UART2_MODE_MASK, BIT9, PINMUX_FOR_UART2_MODE_2},
    {PAD_FUART_RTS, PADTOP_BANK, REG_SD1_MODE, REG_SD1_MODE_MASK, BIT13, PINMUX_FOR_SD1_MODE_2},
    {PAD_FUART_RTS, PADTOP_BANK, REG_PWM10_MODE, REG_PWM10_MODE_MASK, BIT1, PINMUX_FOR_PWM10_MODE_2},
    {PAD_FUART_RTS, PADTOP_BANK, REG_I2S_TX_MODE, REG_I2S_TX_MODE_MASK, BIT8, PINMUX_FOR_I2S_TX_MODE_1},
    {PAD_FUART_RTS, PADTOP_BANK, REG_I2S_RXTX_MODE, REG_I2S_RXTX_MODE_MASK, BIT13, PINMUX_FOR_I2S_RXTX_MODE_2},

    {PAD_I2C0_SCL, PADGPIO_BANK, REG_I2C0_SCL_GPIO_MODE, REG_I2C0_SCL_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_I2C0_SCL, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_I2C0_SCL, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_I2C0_SCL, PADTOP_BANK, REG_I2C0_MODE, REG_I2C0_MODE_MASK, BIT2 | BIT1 | BIT0, PINMUX_FOR_I2C0_MODE_7},
    {PAD_I2C0_SCL, PADTOP_BANK, REG_I2C5_MODE, REG_I2C5_MODE_MASK, BIT8, PINMUX_FOR_I2C5_MODE_1},
    {PAD_I2C0_SCL, PADTOP_BANK, REG_EMMC0_8B_MODE, REG_EMMC0_8B_MODE_MASK, BIT2, PINMUX_FOR_EMMC0_8B_MODE_1},
    {PAD_I2C0_SCL, PADTOP_BANK, REG_DMIC_MODE, REG_DMIC_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_DMIC_MODE_3},
    {PAD_I2C0_SCL, PADTOP_BANK, REG_DMIC_4CH_MODE, REG_DMIC_4CH_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_DMIC_4CH_MODE_3},

    {PAD_I2C0_SDA, PADGPIO_BANK, REG_I2C0_SDA_GPIO_MODE, REG_I2C0_SDA_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_I2C0_SDA, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_I2C0_SDA, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_I2C0_SDA, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_I2C0_SDA, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_I2C0_SDA, PADTOP_BANK, REG_I2C0_MODE, REG_I2C0_MODE_MASK, BIT2 | BIT1 | BIT0, PINMUX_FOR_I2C0_MODE_7},
    {PAD_I2C0_SDA, PADTOP_BANK, REG_I2C5_MODE, REG_I2C5_MODE_MASK, BIT8, PINMUX_FOR_I2C5_MODE_1},
    {PAD_I2C0_SDA, PADTOP_BANK, REG_EMMC0_8B_MODE, REG_EMMC0_8B_MODE_MASK, BIT2, PINMUX_FOR_EMMC0_8B_MODE_1},
    {PAD_I2C0_SDA, PADTOP_BANK, REG_DMIC_MODE, REG_DMIC_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_DMIC_MODE_3},
    {PAD_I2C0_SDA, PADTOP_BANK, REG_DMIC_4CH_MODE, REG_DMIC_4CH_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_DMIC_4CH_MODE_3},

    {PAD_ETH_LED0, PADGPIO_BANK, REG_ETH_LED0_GPIO_MODE, REG_ETH_LED0_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_ETH_LED0, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_ETH_LED0, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_ETH_LED0, PADTOP_BANK, REG_I2C2_MODE, REG_I2C2_MODE_MASK, BIT9, PINMUX_FOR_I2C2_MODE_2},
    {PAD_ETH_LED0, PADTOP_BANK, REG_UART0_MODE, REG_UART0_MODE_MASK, BIT1, PINMUX_FOR_UART0_MODE_2},
    {PAD_ETH_LED0, PADTOP_BANK, REG_UART1_MODE, REG_UART1_MODE_MASK, BIT5, PINMUX_FOR_UART1_MODE_2},
    {PAD_ETH_LED0, PADTOP_BANK, REG_LED0_MODE, REG_LED0_MODE_MASK, BIT1, PINMUX_FOR_LED0_MODE_2},
    {PAD_ETH_LED0, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT2 | BIT1, PINMUX_FOR_TTL16_MODE_6},

    {PAD_ETH_LED1, PADGPIO_BANK, REG_ETH_LED1_GPIO_MODE, REG_ETH_LED1_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_ETH_LED1, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_ETH_LED1, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_ETH_LED1, PADTOP_BANK, REG_I2C2_MODE, REG_I2C2_MODE_MASK, BIT9, PINMUX_FOR_I2C2_MODE_2},
    {PAD_ETH_LED1, PADTOP_BANK, REG_UART0_MODE, REG_UART0_MODE_MASK, BIT1, PINMUX_FOR_UART0_MODE_2},
    {PAD_ETH_LED1, PADTOP_BANK, REG_UART1_MODE, REG_UART1_MODE_MASK, BIT5, PINMUX_FOR_UART1_MODE_2},
    {PAD_ETH_LED1, PADTOP_BANK, REG_EMMC1_RST_MODE, REG_EMMC1_RST_MODE_MASK, BIT13, PINMUX_FOR_EMMC1_RST_MODE_2},
    {PAD_ETH_LED1, PADTOP_BANK, REG_PWM10_MODE, REG_PWM10_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_PWM10_MODE_3},
    {PAD_ETH_LED1, PADTOP_BANK, REG_LED1_MODE, REG_LED1_MODE_MASK, BIT5, PINMUX_FOR_LED1_MODE_2},
    {PAD_ETH_LED1, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT2 | BIT1, PINMUX_FOR_TTL16_MODE_6},

    {PAD_SPI0_DO, PADGPIO_BANK, REG_SPI0_DO_GPIO_MODE, REG_SPI0_DO_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SPI0_DO, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_SPI0_DO, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_SPI0_DO, PADTOP_BANK, REG_SPI0_MODE, REG_SPI0_MODE_MASK, BIT2 | BIT1, PINMUX_FOR_SPI0_MODE_6},
    {PAD_SPI0_DO, PADTOP_BANK, REG_SPI1_MODE, REG_SPI1_MODE_MASK, BIT5, PINMUX_FOR_SPI1_MODE_2},
    {PAD_SPI0_DO, PADTOP_BANK, REG_SD1_MODE, REG_SD1_MODE_MASK, BIT13, PINMUX_FOR_SD1_MODE_2},
    {PAD_SPI0_DO, PADTOP_BANK, REG_PWM6_MODE, REG_PWM6_MODE_MASK, BIT9, PINMUX_FOR_PWM6_MODE_2},
    {PAD_SPI0_DO, PADTOP_BANK, REG_I2S_MCK_MODE, REG_I2S_MCK_MODE_MASK, BIT1, PINMUX_FOR_I2S_MCK_MODE_2},

    {PAD_SPI0_DI, PADGPIO_BANK, REG_SPI0_DI_GPIO_MODE, REG_SPI0_DI_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SPI0_DI, PADTOP_BANK, REG_SPI0_MODE, REG_SPI0_MODE_MASK, BIT2 | BIT1, PINMUX_FOR_SPI0_MODE_6},
    {PAD_SPI0_DI, PADTOP_BANK, REG_SPI1_MODE, REG_SPI1_MODE_MASK, BIT5, PINMUX_FOR_SPI1_MODE_2},
    {PAD_SPI0_DI, PADTOP_BANK, REG_SD1_MODE, REG_SD1_MODE_MASK, BIT13, PINMUX_FOR_SD1_MODE_2},

    {PAD_SPI0_CK, PADGPIO_BANK, REG_SPI0_CK_GPIO_MODE, REG_SPI0_CK_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SPI0_CK, PADTOP_BANK, REG_SPI0_MODE, REG_SPI0_MODE_MASK, BIT2 | BIT1, PINMUX_FOR_SPI0_MODE_6},
    {PAD_SPI0_CK, PADTOP_BANK, REG_SPI1_MODE, REG_SPI1_MODE_MASK, BIT5, PINMUX_FOR_SPI1_MODE_2},
    {PAD_SPI0_CK, PADTOP_BANK, REG_EMMC0_8B_MODE, REG_EMMC0_8B_MODE_MASK, BIT2, PINMUX_FOR_EMMC0_8B_MODE_1},

    {PAD_SPI0_CZ, PADGPIO_BANK, REG_SPI0_CZ_GPIO_MODE, REG_SPI0_CZ_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SPI0_CZ, PADTOP_BANK, REG_SPI0_MODE, REG_SPI0_MODE_MASK, BIT2 | BIT1, PINMUX_FOR_SPI0_MODE_6},
    {PAD_SPI0_CZ, PADTOP_BANK, REG_SPI1_MODE, REG_SPI1_MODE_MASK, BIT5, PINMUX_FOR_SPI1_MODE_2},
    {PAD_SPI0_CZ, PADTOP_BANK, REG_SD1_CDZ_MODE, REG_SD1_CDZ_MODE_MASK, BIT13, PINMUX_FOR_SD1_CDZ_MODE_2},
    {PAD_SPI0_CZ, PADTOP_BANK, REG_EMMC0_8B_MODE, REG_EMMC0_8B_MODE_MASK, BIT2, PINMUX_FOR_EMMC0_8B_MODE_1},
    {PAD_SPI0_CZ, PADTOP_BANK, REG_DMIC_4CH_MODE, REG_DMIC_4CH_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_DMIC_4CH_MODE_3},

    {PAD_GPIO0, PADGPIO_BANK, REG_GPIO0_GPIO_MODE, REG_GPIO0_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_GPIO0, PADTOP_BANK, REG_EJ_MODE, REG_EJ_MODE_MASK, BIT9, PINMUX_FOR_EJ_MODE_4},
    {PAD_GPIO0, PADTOP_BANK, REG_DLA_EJ_MODE, REG_DLA_EJ_MODE_MASK, BIT1, PINMUX_FOR_DLA_EJ_MODE_2},
    {PAD_GPIO0, PADTOP_BANK, REG_I2C2_MODE, REG_I2C2_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_I2C2_MODE_3},
    {PAD_GPIO0, PADTOP_BANK, REG_SPI1_MODE, REG_SPI1_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_SPI1_MODE_3},
    {PAD_GPIO0, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT10, PINMUX_FOR_FUART_MODE_4},
    {PAD_GPIO0, PADTOP_BANK, REG_UART0_MODE, REG_UART0_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_UART0_MODE_3},
    {PAD_GPIO0, PADTOP_BANK, REG_SD1_MODE, REG_SD1_MODE_MASK, BIT14 | BIT12, PINMUX_FOR_SD1_MODE_5},
    {PAD_GPIO0, PADTOP_BANK, REG_EMMC1_8B_MODE, REG_EMMC1_8B_MODE_MASK, BIT9, PINMUX_FOR_EMMC1_8B_MODE_2},
    {PAD_GPIO0, PADTOP_BANK, REG_EMMC1_4B_MODE, REG_EMMC1_4B_MODE_MASK, BIT7, PINMUX_FOR_EMMC1_4B_MODE_2},
    {PAD_GPIO0, PADTOP_BANK, REG_PWM0_MODE, REG_PWM0_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_PWM0_MODE_3},
    {PAD_GPIO0, PADTOP_BANK, REG_LED0_MODE, REG_LED0_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_LED0_MODE_3},
    {PAD_GPIO0, PADTOP_BANK, REG_I2S_TX_MODE, REG_I2S_TX_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_I2S_TX_MODE_3},
    {PAD_GPIO0, PADTOP_BANK, REG_DMIC_MODE, REG_DMIC_MODE_MASK, BIT2 | BIT0, PINMUX_FOR_DMIC_MODE_5},
    {PAD_GPIO0, PADTOP_BANK, REG_DMIC_4CH_MODE, REG_DMIC_4CH_MODE_MASK, BIT2 | BIT0, PINMUX_FOR_DMIC_4CH_MODE_5},
    {PAD_GPIO0, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_TTL24_MODE_3},
    {PAD_GPIO0, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT10, PINMUX_FOR_TTL24_MODE_4},

    {PAD_GPIO1, PADGPIO_BANK, REG_GPIO1_GPIO_MODE, REG_GPIO1_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_GPIO1, PADTOP_BANK, REG_EJ_MODE, REG_EJ_MODE_MASK, BIT9, PINMUX_FOR_EJ_MODE_4},
    {PAD_GPIO1, PADTOP_BANK, REG_DLA_EJ_MODE, REG_DLA_EJ_MODE_MASK, BIT1, PINMUX_FOR_DLA_EJ_MODE_2},
    {PAD_GPIO1, PADTOP_BANK, REG_I2C2_MODE, REG_I2C2_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_I2C2_MODE_3},
    {PAD_GPIO1, PADTOP_BANK, REG_SPI0_CZ2_MODE, REG_SPI0_CZ2_MODE_MASK, BIT1, PINMUX_FOR_SPI0_CZ2_MODE_2},
    {PAD_GPIO1, PADTOP_BANK, REG_SPI1_MODE, REG_SPI1_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_SPI1_MODE_3},
    {PAD_GPIO1, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT10, PINMUX_FOR_FUART_MODE_4},
    {PAD_GPIO1, PADTOP_BANK, REG_UART0_MODE, REG_UART0_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_UART0_MODE_3},
    {PAD_GPIO1, PADTOP_BANK, REG_SD1_MODE, REG_SD1_MODE_MASK, BIT14 | BIT12, PINMUX_FOR_SD1_MODE_5},
    {PAD_GPIO1, PADTOP_BANK, REG_EMMC1_8B_MODE, REG_EMMC1_8B_MODE_MASK, BIT9, PINMUX_FOR_EMMC1_8B_MODE_2},
    {PAD_GPIO1, PADTOP_BANK, REG_EMMC1_4B_MODE, REG_EMMC1_4B_MODE_MASK, BIT7, PINMUX_FOR_EMMC1_4B_MODE_2},
    {PAD_GPIO1, PADTOP_BANK, REG_PWM1_MODE, REG_PWM1_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_PWM1_MODE_3},
    {PAD_GPIO1, PADTOP_BANK, REG_LED0_MODE, REG_LED0_MODE_MASK, BIT2, PINMUX_FOR_LED0_MODE_4},
    {PAD_GPIO1, PADTOP_BANK, REG_I2S_TX_MODE, REG_I2S_TX_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_I2S_TX_MODE_3},
    {PAD_GPIO1, PADTOP_BANK, REG_DMIC_MODE, REG_DMIC_MODE_MASK, BIT2 | BIT0, PINMUX_FOR_DMIC_MODE_5},
    {PAD_GPIO1, PADTOP_BANK, REG_DMIC_4CH_MODE, REG_DMIC_4CH_MODE_MASK, BIT2 | BIT0, PINMUX_FOR_DMIC_4CH_MODE_5},
    {PAD_GPIO1, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_TTL24_MODE_3},
    {PAD_GPIO1, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT10, PINMUX_FOR_TTL24_MODE_4},

    {PAD_GPIO2, PADGPIO_BANK, REG_GPIO2_GPIO_MODE, REG_GPIO2_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_GPIO2, PADTOP_BANK, REG_EJ_MODE, REG_EJ_MODE_MASK, BIT9, PINMUX_FOR_EJ_MODE_4},
    {PAD_GPIO2, PADTOP_BANK, REG_DLA_EJ_MODE, REG_DLA_EJ_MODE_MASK, BIT1, PINMUX_FOR_DLA_EJ_MODE_2},
    {PAD_GPIO2, PADTOP_BANK, REG_I2C1_MODE, REG_I2C1_MODE_MASK, BIT5, PINMUX_FOR_I2C1_MODE_2},
    {PAD_GPIO2, PADTOP_BANK, REG_SPI0_MODE, REG_SPI0_MODE_MASK, BIT1, PINMUX_FOR_SPI0_MODE_2},
    {PAD_GPIO2, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT10, PINMUX_FOR_FUART_MODE_4},
    {PAD_GPIO2, PADTOP_BANK, REG_SD1_MODE, REG_SD1_MODE_MASK, BIT14 | BIT12, PINMUX_FOR_SD1_MODE_5},
    {PAD_GPIO2, PADTOP_BANK, REG_EMMC1_8B_MODE, REG_EMMC1_8B_MODE_MASK, BIT9, PINMUX_FOR_EMMC1_8B_MODE_2},
    {PAD_GPIO2, PADTOP_BANK, REG_EMMC1_4B_MODE, REG_EMMC1_4B_MODE_MASK, BIT7, PINMUX_FOR_EMMC1_4B_MODE_2},
    {PAD_GPIO2, PADTOP_BANK, REG_PWM2_MODE, REG_PWM2_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_PWM2_MODE_3},
    {PAD_GPIO2, PADTOP_BANK, REG_LED1_MODE, REG_LED1_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_LED1_MODE_3},
    {PAD_GPIO2, PADTOP_BANK, REG_I2S_TX_MODE, REG_I2S_TX_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_I2S_TX_MODE_3},
    {PAD_GPIO2, PADTOP_BANK, REG_DMIC_4CH_MODE, REG_DMIC_4CH_MODE_MASK, BIT2 | BIT0, PINMUX_FOR_DMIC_4CH_MODE_5},
    {PAD_GPIO2, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_TTL24_MODE_3},
    {PAD_GPIO2, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT10, PINMUX_FOR_TTL24_MODE_4},

    {PAD_GPIO3, PADGPIO_BANK, REG_GPIO3_GPIO_MODE, REG_GPIO3_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_GPIO3, PADTOP_BANK, REG_EJ_MODE, REG_EJ_MODE_MASK, BIT9, PINMUX_FOR_EJ_MODE_4},
    {PAD_GPIO3, PADTOP_BANK, REG_DLA_EJ_MODE, REG_DLA_EJ_MODE_MASK, BIT1, PINMUX_FOR_DLA_EJ_MODE_2},
    {PAD_GPIO3, PADTOP_BANK, REG_I2C1_MODE, REG_I2C1_MODE_MASK, BIT5, PINMUX_FOR_I2C1_MODE_2},
    {PAD_GPIO3, PADTOP_BANK, REG_SPI0_MODE, REG_SPI0_MODE_MASK, BIT1, PINMUX_FOR_SPI0_MODE_2},
    {PAD_GPIO3, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT10, PINMUX_FOR_FUART_MODE_4},
    {PAD_GPIO3, PADTOP_BANK, REG_SD1_MODE, REG_SD1_MODE_MASK, BIT14 | BIT12, PINMUX_FOR_SD1_MODE_5},
    {PAD_GPIO3, PADTOP_BANK, REG_EMMC1_8B_MODE, REG_EMMC1_8B_MODE_MASK, BIT9, PINMUX_FOR_EMMC1_8B_MODE_2},
    {PAD_GPIO3, PADTOP_BANK, REG_EMMC1_4B_MODE, REG_EMMC1_4B_MODE_MASK, BIT7, PINMUX_FOR_EMMC1_4B_MODE_2},
    {PAD_GPIO3, PADTOP_BANK, REG_PWM3_MODE, REG_PWM3_MODE_MASK, BIT13 | BIT12, PINMUX_FOR_PWM3_MODE_3},
    {PAD_GPIO3, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_TTL24_MODE_3},
    {PAD_GPIO3, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT10, PINMUX_FOR_TTL24_MODE_4},

    {PAD_GPIO4, PADGPIO_BANK, REG_GPIO4_GPIO_MODE, REG_GPIO4_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_GPIO4, PADTOP_BANK, REG_I2C5_MODE, REG_I2C5_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_I2C5_MODE_3},
    {PAD_GPIO4, PADTOP_BANK, REG_SPI0_MODE, REG_SPI0_MODE_MASK, BIT1, PINMUX_FOR_SPI0_MODE_2},
    {PAD_GPIO4, PADTOP_BANK, REG_UART3_MODE, REG_UART3_MODE_MASK, BIT12, PINMUX_FOR_UART3_MODE_1},
    {PAD_GPIO4, PADTOP_BANK, REG_SD1_MODE, REG_SD1_MODE_MASK, BIT14 | BIT12, PINMUX_FOR_SD1_MODE_5},
    {PAD_GPIO4, PADTOP_BANK, REG_EMMC1_8B_MODE, REG_EMMC1_8B_MODE_MASK, BIT9, PINMUX_FOR_EMMC1_8B_MODE_2},
    {PAD_GPIO4, PADTOP_BANK, REG_EMMC1_4B_MODE, REG_EMMC1_4B_MODE_MASK, BIT7, PINMUX_FOR_EMMC1_4B_MODE_2},
    {PAD_GPIO4, PADTOP_BANK, REG_PWM4_MODE, REG_PWM4_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_PWM4_MODE_3},
    {PAD_GPIO4, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_ETH_MODE_3},
    {PAD_GPIO4, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT2 | BIT1 | BIT0, PINMUX_FOR_ETH_MODE_7},
    {PAD_GPIO4, PADTOP_BANK, REG_ETH1_MODE, REG_ETH1_MODE_MASK, BIT7, PINMUX_FOR_ETH1_MODE_8},
    {PAD_GPIO4, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_TTL24_MODE_3},
    {PAD_GPIO4, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT10, PINMUX_FOR_TTL24_MODE_4},

    {PAD_GPIO5, PADGPIO_BANK, REG_GPIO5_GPIO_MODE, REG_GPIO5_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_GPIO5, PADTOP_BANK, REG_I2C5_MODE, REG_I2C5_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_I2C5_MODE_3},
    {PAD_GPIO5, PADTOP_BANK, REG_SPI0_MODE, REG_SPI0_MODE_MASK, BIT1, PINMUX_FOR_SPI0_MODE_2},
    {PAD_GPIO5, PADTOP_BANK, REG_UART3_MODE, REG_UART3_MODE_MASK, BIT12, PINMUX_FOR_UART3_MODE_1},
    {PAD_GPIO5, PADTOP_BANK, REG_SD1_MODE, REG_SD1_MODE_MASK, BIT14 | BIT12, PINMUX_FOR_SD1_MODE_5},
    {PAD_GPIO5, PADTOP_BANK, REG_EMMC1_8B_MODE, REG_EMMC1_8B_MODE_MASK, BIT9, PINMUX_FOR_EMMC1_8B_MODE_2},
    {PAD_GPIO5, PADTOP_BANK, REG_EMMC1_4B_MODE, REG_EMMC1_4B_MODE_MASK, BIT7, PINMUX_FOR_EMMC1_4B_MODE_2},
    {PAD_GPIO5, PADTOP_BANK, REG_PWM5_MODE, REG_PWM5_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_PWM5_MODE_3},
    {PAD_GPIO5, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_ETH_MODE_3},
    {PAD_GPIO5, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT2 | BIT1 | BIT0, PINMUX_FOR_ETH_MODE_7},
    {PAD_GPIO5, PADTOP_BANK, REG_ETH1_MODE, REG_ETH1_MODE_MASK, BIT7, PINMUX_FOR_ETH1_MODE_8},
    {PAD_GPIO5, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_TTL24_MODE_3},
    {PAD_GPIO5, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT10, PINMUX_FOR_TTL24_MODE_4},

    {PAD_GPIO6, PADGPIO_BANK, REG_GPIO6_GPIO_MODE, REG_GPIO6_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_GPIO6, PADTOP_BANK, REG_I2C0_MODE, REG_I2C0_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_I2C0_MODE_3},
    {PAD_GPIO6, PADTOP_BANK, REG_I2C3_MODE, REG_I2C3_MODE_MASK, BIT1, PINMUX_FOR_I2C3_MODE_2},
    {PAD_GPIO6, PADTOP_BANK, REG_SPI1_MODE, REG_SPI1_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_SPI1_MODE_3},
    {PAD_GPIO6, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT10 | BIT8, PINMUX_FOR_FUART_MODE_5},
    {PAD_GPIO6, PADTOP_BANK, REG_EMMC1_8B_MODE, REG_EMMC1_8B_MODE_MASK, BIT9, PINMUX_FOR_EMMC1_8B_MODE_2},
    {PAD_GPIO6, PADTOP_BANK, REG_EMMC1_RST_MODE, REG_EMMC1_RST_MODE_MASK, BIT14 | BIT12, PINMUX_FOR_EMMC1_RST_MODE_5},
    {PAD_GPIO6, PADTOP_BANK, REG_PWM6_MODE, REG_PWM6_MODE_MASK, BIT10, PINMUX_FOR_PWM6_MODE_4},
    {PAD_GPIO6, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_ETH_MODE_3},
    {PAD_GPIO6, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_TTL24_MODE_3},
    {PAD_GPIO6, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT10, PINMUX_FOR_TTL24_MODE_4},

    {PAD_GPIO7, PADGPIO_BANK, REG_GPIO7_GPIO_MODE, REG_GPIO7_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_GPIO7, PADTOP_BANK, REG_I2C0_MODE, REG_I2C0_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_I2C0_MODE_3},
    {PAD_GPIO7, PADTOP_BANK, REG_I2C3_MODE, REG_I2C3_MODE_MASK, BIT1, PINMUX_FOR_I2C3_MODE_2},
    {PAD_GPIO7, PADTOP_BANK, REG_SPI1_MODE, REG_SPI1_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_SPI1_MODE_3},
    {PAD_GPIO7, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT10 | BIT8, PINMUX_FOR_FUART_MODE_5},
    {PAD_GPIO7, PADTOP_BANK, REG_EMMC1_8B_MODE, REG_EMMC1_8B_MODE_MASK, BIT9, PINMUX_FOR_EMMC1_8B_MODE_2},
    {PAD_GPIO7, PADTOP_BANK, REG_PWM7_MODE, REG_PWM7_MODE_MASK, BIT14, PINMUX_FOR_PWM7_MODE_4},
    {PAD_GPIO7, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_ETH_MODE_3},
    {PAD_GPIO7, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_TTL24_MODE_3},
    {PAD_GPIO7, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT10, PINMUX_FOR_TTL24_MODE_4},

    {PAD_SR0_IO00, PADGPIO_BANK, REG_SR0_IO00_GPIO_MODE, REG_SR0_IO00_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SR0_IO00, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_SR0_IO00, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_SR0_IO00, PADTOP_BANK, REG_I2C3_MODE, REG_I2C3_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_I2C3_MODE_3},
    {PAD_SR0_IO00, PADTOP_BANK, REG_SR00_MIPI_MODE, REG_SR00_MIPI_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_SR00_MIPI_MODE_3},
    {PAD_SR0_IO00, PADTOP_BANK, REG_SR00_PDN_MODE, REG_SR00_PDN_MODE_MASK, BIT8, PINMUX_FOR_SR00_PDN_MODE_1},
    {PAD_SR0_IO00, PADTOP_BANK, REG_SR01_MIPI_MODE, REG_SR01_MIPI_MODE_MASK, BIT10, PINMUX_FOR_SR01_MIPI_MODE_1},
    {PAD_SR0_IO00, PADTOP_BANK, REG_SR0_BT601_MODE, REG_SR0_BT601_MODE_MASK, BIT4, PINMUX_FOR_SR0_BT601_MODE_1},
    {PAD_SR0_IO00, PADTOP_BANK, REG_SR0_BT601_MODE, REG_SR0_BT601_MODE_MASK, BIT5, PINMUX_FOR_SR0_BT601_MODE_2},
    {PAD_SR0_IO00, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT1 | BIT0,
     PINMUX_FOR_SR00_BT656_MODE_3},
    {PAD_SR0_IO00, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT2 | BIT1,
     PINMUX_FOR_SR00_BT656_MODE_6},
    {PAD_SR0_IO00, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT2 | BIT1 | BIT0,
     PINMUX_FOR_SR00_BT656_MODE_7},
    {PAD_SR0_IO00, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT3, PINMUX_FOR_SR00_BT656_MODE_8},
    {PAD_SR0_IO00, PADTOP_BANK, REG_SR0_BT1120_MODE, REG_SR0_BT1120_MODE_MASK, BIT8, PINMUX_FOR_SR0_BT1120_MODE_1},
    {PAD_SR0_IO00, PADTOP_BANK, REG_SR0_BT1120_MODE, REG_SR0_BT1120_MODE_MASK, BIT9, PINMUX_FOR_SR0_BT1120_MODE_2},

    {PAD_SR0_IO01, PADGPIO_BANK, REG_SR0_IO01_GPIO_MODE, REG_SR0_IO01_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SR0_IO01, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_SR0_IO01, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_SR0_IO01, PADTOP_BANK, REG_I2C3_MODE, REG_I2C3_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_I2C3_MODE_3},
    {PAD_SR0_IO01, PADTOP_BANK, REG_SR00_MIPI_MODE, REG_SR00_MIPI_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_SR00_MIPI_MODE_3},
    {PAD_SR0_IO01, PADTOP_BANK, REG_SR01_MIPI_MODE, REG_SR01_MIPI_MODE_MASK, BIT10, PINMUX_FOR_SR01_MIPI_MODE_1},
    {PAD_SR0_IO01, PADTOP_BANK, REG_SR0_BT601_MODE, REG_SR0_BT601_MODE_MASK, BIT4, PINMUX_FOR_SR0_BT601_MODE_1},
    {PAD_SR0_IO01, PADTOP_BANK, REG_SR0_BT601_MODE, REG_SR0_BT601_MODE_MASK, BIT5, PINMUX_FOR_SR0_BT601_MODE_2},
    {PAD_SR0_IO01, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT1 | BIT0,
     PINMUX_FOR_SR00_BT656_MODE_3},
    {PAD_SR0_IO01, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT2 | BIT0,
     PINMUX_FOR_SR00_BT656_MODE_5},
    {PAD_SR0_IO01, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT2 | BIT1,
     PINMUX_FOR_SR00_BT656_MODE_6},
    {PAD_SR0_IO01, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT2 | BIT1 | BIT0,
     PINMUX_FOR_SR00_BT656_MODE_7},
    {PAD_SR0_IO01, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT3, PINMUX_FOR_SR00_BT656_MODE_8},
    {PAD_SR0_IO01, PADTOP_BANK, REG_SR0_BT1120_MODE, REG_SR0_BT1120_MODE_MASK, BIT8, PINMUX_FOR_SR0_BT1120_MODE_1},
    {PAD_SR0_IO01, PADTOP_BANK, REG_SR0_BT1120_MODE, REG_SR0_BT1120_MODE_MASK, BIT9, PINMUX_FOR_SR0_BT1120_MODE_2},

    {PAD_SR0_IO02, PADGPIO_BANK, REG_SR0_IO02_GPIO_MODE, REG_SR0_IO02_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SR0_IO02, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_SR0_IO02, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_SR0_IO02, PADTOP_BANK, REG_SR00_MIPI_MODE, REG_SR00_MIPI_MODE_MASK, BIT0, PINMUX_FOR_SR00_MIPI_MODE_1},
    {PAD_SR0_IO02, PADTOP_BANK, REG_SR00_MIPI_MODE, REG_SR00_MIPI_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_SR00_MIPI_MODE_3},
    {PAD_SR0_IO02, PADTOP_BANK, REG_SR00_MIPI_MODE, REG_SR00_MIPI_MODE_MASK, BIT2, PINMUX_FOR_SR00_MIPI_MODE_4},
    {PAD_SR0_IO02, PADTOP_BANK, REG_SR01_MIPI_MODE, REG_SR01_MIPI_MODE_MASK, BIT10, PINMUX_FOR_SR01_MIPI_MODE_1},
    {PAD_SR0_IO02, PADTOP_BANK, REG_SR0_BT601_MODE, REG_SR0_BT601_MODE_MASK, BIT4, PINMUX_FOR_SR0_BT601_MODE_1},
    {PAD_SR0_IO02, PADTOP_BANK, REG_SR0_BT601_MODE, REG_SR0_BT601_MODE_MASK, BIT5, PINMUX_FOR_SR0_BT601_MODE_2},
    {PAD_SR0_IO02, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT1 | BIT0,
     PINMUX_FOR_SR00_BT656_MODE_3},
    {PAD_SR0_IO02, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT2, PINMUX_FOR_SR00_BT656_MODE_4},
    {PAD_SR0_IO02, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT2 | BIT0,
     PINMUX_FOR_SR00_BT656_MODE_5},
    {PAD_SR0_IO02, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT2 | BIT1,
     PINMUX_FOR_SR00_BT656_MODE_6},
    {PAD_SR0_IO02, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT2 | BIT1 | BIT0,
     PINMUX_FOR_SR00_BT656_MODE_7},
    {PAD_SR0_IO02, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT3, PINMUX_FOR_SR00_BT656_MODE_8},
    {PAD_SR0_IO02, PADTOP_BANK, REG_SR0_BT1120_MODE, REG_SR0_BT1120_MODE_MASK, BIT8, PINMUX_FOR_SR0_BT1120_MODE_1},
    {PAD_SR0_IO02, PADTOP_BANK, REG_SR0_BT1120_MODE, REG_SR0_BT1120_MODE_MASK, BIT9, PINMUX_FOR_SR0_BT1120_MODE_2},
    {PAD_SR0_IO02, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},

    {PAD_SR0_IO03, PADGPIO_BANK, REG_SR0_IO03_GPIO_MODE, REG_SR0_IO03_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SR0_IO03, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_SR0_IO03, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_SR0_IO03, PADTOP_BANK, REG_SR00_MIPI_MODE, REG_SR00_MIPI_MODE_MASK, BIT0, PINMUX_FOR_SR00_MIPI_MODE_1},
    {PAD_SR0_IO03, PADTOP_BANK, REG_SR00_MIPI_MODE, REG_SR00_MIPI_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_SR00_MIPI_MODE_3},
    {PAD_SR0_IO03, PADTOP_BANK, REG_SR00_MIPI_MODE, REG_SR00_MIPI_MODE_MASK, BIT2, PINMUX_FOR_SR00_MIPI_MODE_4},
    {PAD_SR0_IO03, PADTOP_BANK, REG_SR01_MIPI_MODE, REG_SR01_MIPI_MODE_MASK, BIT10, PINMUX_FOR_SR01_MIPI_MODE_1},
    {PAD_SR0_IO03, PADTOP_BANK, REG_SR0_BT601_MODE, REG_SR0_BT601_MODE_MASK, BIT4, PINMUX_FOR_SR0_BT601_MODE_1},
    {PAD_SR0_IO03, PADTOP_BANK, REG_SR0_BT601_MODE, REG_SR0_BT601_MODE_MASK, BIT5, PINMUX_FOR_SR0_BT601_MODE_2},
    {PAD_SR0_IO03, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT1 | BIT0,
     PINMUX_FOR_SR00_BT656_MODE_3},
    {PAD_SR0_IO03, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT2, PINMUX_FOR_SR00_BT656_MODE_4},
    {PAD_SR0_IO03, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT2 | BIT0,
     PINMUX_FOR_SR00_BT656_MODE_5},
    {PAD_SR0_IO03, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT2 | BIT1,
     PINMUX_FOR_SR00_BT656_MODE_6},
    {PAD_SR0_IO03, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT2 | BIT1 | BIT0,
     PINMUX_FOR_SR00_BT656_MODE_7},
    {PAD_SR0_IO03, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT3, PINMUX_FOR_SR00_BT656_MODE_8},
    {PAD_SR0_IO03, PADTOP_BANK, REG_SR0_BT1120_MODE, REG_SR0_BT1120_MODE_MASK, BIT8, PINMUX_FOR_SR0_BT1120_MODE_1},
    {PAD_SR0_IO03, PADTOP_BANK, REG_SR0_BT1120_MODE, REG_SR0_BT1120_MODE_MASK, BIT9, PINMUX_FOR_SR0_BT1120_MODE_2},
    {PAD_SR0_IO03, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},

    {PAD_SR0_IO04, PADGPIO_BANK, REG_SR0_IO04_GPIO_MODE, REG_SR0_IO04_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SR0_IO04, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_SR0_IO04, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_SR0_IO04, PADTOP_BANK, REG_SR00_MIPI_MODE, REG_SR00_MIPI_MODE_MASK, BIT0, PINMUX_FOR_SR00_MIPI_MODE_1},
    {PAD_SR0_IO04, PADTOP_BANK, REG_SR00_MIPI_MODE, REG_SR00_MIPI_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_SR00_MIPI_MODE_3},
    {PAD_SR0_IO04, PADTOP_BANK, REG_SR00_MIPI_MODE, REG_SR00_MIPI_MODE_MASK, BIT2, PINMUX_FOR_SR00_MIPI_MODE_4},
    {PAD_SR0_IO04, PADTOP_BANK, REG_SR01_MIPI_MODE, REG_SR01_MIPI_MODE_MASK, BIT10, PINMUX_FOR_SR01_MIPI_MODE_1},
    {PAD_SR0_IO04, PADTOP_BANK, REG_SR0_BT601_MODE, REG_SR0_BT601_MODE_MASK, BIT4, PINMUX_FOR_SR0_BT601_MODE_1},
    {PAD_SR0_IO04, PADTOP_BANK, REG_SR0_BT601_MODE, REG_SR0_BT601_MODE_MASK, BIT5, PINMUX_FOR_SR0_BT601_MODE_2},
    {PAD_SR0_IO04, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT0, PINMUX_FOR_SR00_BT656_MODE_1},
    {PAD_SR0_IO04, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT1 | BIT0,
     PINMUX_FOR_SR00_BT656_MODE_3},
    {PAD_SR0_IO04, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT2, PINMUX_FOR_SR00_BT656_MODE_4},
    {PAD_SR0_IO04, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT2 | BIT0,
     PINMUX_FOR_SR00_BT656_MODE_5},
    {PAD_SR0_IO04, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT2 | BIT1,
     PINMUX_FOR_SR00_BT656_MODE_6},
    {PAD_SR0_IO04, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT2 | BIT1 | BIT0,
     PINMUX_FOR_SR00_BT656_MODE_7},
    {PAD_SR0_IO04, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT3, PINMUX_FOR_SR00_BT656_MODE_8},
    {PAD_SR0_IO04, PADTOP_BANK, REG_SR0_BT1120_MODE, REG_SR0_BT1120_MODE_MASK, BIT8, PINMUX_FOR_SR0_BT1120_MODE_1},
    {PAD_SR0_IO04, PADTOP_BANK, REG_SR0_BT1120_MODE, REG_SR0_BT1120_MODE_MASK, BIT9, PINMUX_FOR_SR0_BT1120_MODE_2},
    {PAD_SR0_IO04, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},

    {PAD_SR0_IO05, PADGPIO_BANK, REG_SR0_IO05_GPIO_MODE, REG_SR0_IO05_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SR0_IO05, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_SR0_IO05, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_SR0_IO05, PADTOP_BANK, REG_SR00_MIPI_MODE, REG_SR00_MIPI_MODE_MASK, BIT0, PINMUX_FOR_SR00_MIPI_MODE_1},
    {PAD_SR0_IO05, PADTOP_BANK, REG_SR00_MIPI_MODE, REG_SR00_MIPI_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_SR00_MIPI_MODE_3},
    {PAD_SR0_IO05, PADTOP_BANK, REG_SR00_MIPI_MODE, REG_SR00_MIPI_MODE_MASK, BIT2, PINMUX_FOR_SR00_MIPI_MODE_4},
    {PAD_SR0_IO05, PADTOP_BANK, REG_SR01_MIPI_MODE, REG_SR01_MIPI_MODE_MASK, BIT10, PINMUX_FOR_SR01_MIPI_MODE_1},
    {PAD_SR0_IO05, PADTOP_BANK, REG_SR0_BT601_MODE, REG_SR0_BT601_MODE_MASK, BIT4, PINMUX_FOR_SR0_BT601_MODE_1},
    {PAD_SR0_IO05, PADTOP_BANK, REG_SR0_BT601_MODE, REG_SR0_BT601_MODE_MASK, BIT5, PINMUX_FOR_SR0_BT601_MODE_2},
    {PAD_SR0_IO05, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT0, PINMUX_FOR_SR00_BT656_MODE_1},
    {PAD_SR0_IO05, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT1 | BIT0,
     PINMUX_FOR_SR00_BT656_MODE_3},
    {PAD_SR0_IO05, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT2, PINMUX_FOR_SR00_BT656_MODE_4},
    {PAD_SR0_IO05, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT2 | BIT0,
     PINMUX_FOR_SR00_BT656_MODE_5},
    {PAD_SR0_IO05, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT2 | BIT1,
     PINMUX_FOR_SR00_BT656_MODE_6},
    {PAD_SR0_IO05, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT2 | BIT1 | BIT0,
     PINMUX_FOR_SR00_BT656_MODE_7},
    {PAD_SR0_IO05, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT3, PINMUX_FOR_SR00_BT656_MODE_8},
    {PAD_SR0_IO05, PADTOP_BANK, REG_SR0_BT1120_MODE, REG_SR0_BT1120_MODE_MASK, BIT8, PINMUX_FOR_SR0_BT1120_MODE_1},
    {PAD_SR0_IO05, PADTOP_BANK, REG_SR0_BT1120_MODE, REG_SR0_BT1120_MODE_MASK, BIT9, PINMUX_FOR_SR0_BT1120_MODE_2},
    {PAD_SR0_IO05, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},

    {PAD_SR0_IO06, PADGPIO_BANK, REG_SR0_IO06_GPIO_MODE, REG_SR0_IO06_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SR0_IO06, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_SR0_IO06, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_SR0_IO06, PADTOP_BANK, REG_SR00_MIPI_MODE, REG_SR00_MIPI_MODE_MASK, BIT0, PINMUX_FOR_SR00_MIPI_MODE_1},
    {PAD_SR0_IO06, PADTOP_BANK, REG_SR00_MIPI_MODE, REG_SR00_MIPI_MODE_MASK, BIT1, PINMUX_FOR_SR00_MIPI_MODE_2},
    {PAD_SR0_IO06, PADTOP_BANK, REG_SR00_MIPI_MODE, REG_SR00_MIPI_MODE_MASK, BIT2, PINMUX_FOR_SR00_MIPI_MODE_4},
    {PAD_SR0_IO06, PADTOP_BANK, REG_SR00_CTRL_MODE, REG_SR00_CTRL_MODE_MASK, BIT5, PINMUX_FOR_SR00_CTRL_MODE_2},
    {PAD_SR0_IO06, PADTOP_BANK, REG_SR01_CTRL_MODE, REG_SR01_CTRL_MODE_MASK, BIT0, PINMUX_FOR_SR01_CTRL_MODE_1},
    {PAD_SR0_IO06, PADTOP_BANK, REG_SR01_PDN_MODE, REG_SR01_PDN_MODE_MASK, BIT15, PINMUX_FOR_SR01_PDN_MODE_1},
    {PAD_SR0_IO06, PADTOP_BANK, REG_SR0_BT601_MODE, REG_SR0_BT601_MODE_MASK, BIT4, PINMUX_FOR_SR0_BT601_MODE_1},
    {PAD_SR0_IO06, PADTOP_BANK, REG_SR0_BT601_MODE, REG_SR0_BT601_MODE_MASK, BIT5, PINMUX_FOR_SR0_BT601_MODE_2},
    {PAD_SR0_IO06, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT0, PINMUX_FOR_SR00_BT656_MODE_1},
    {PAD_SR0_IO06, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT1 | BIT0,
     PINMUX_FOR_SR00_BT656_MODE_3},
    {PAD_SR0_IO06, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT2, PINMUX_FOR_SR00_BT656_MODE_4},
    {PAD_SR0_IO06, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT2 | BIT0,
     PINMUX_FOR_SR00_BT656_MODE_5},
    {PAD_SR0_IO06, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT2 | BIT1,
     PINMUX_FOR_SR00_BT656_MODE_6},
    {PAD_SR0_IO06, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT2 | BIT1 | BIT0,
     PINMUX_FOR_SR00_BT656_MODE_7},
    {PAD_SR0_IO06, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT3, PINMUX_FOR_SR00_BT656_MODE_8},
    {PAD_SR0_IO06, PADTOP_BANK, REG_SR0_BT1120_MODE, REG_SR0_BT1120_MODE_MASK, BIT8, PINMUX_FOR_SR0_BT1120_MODE_1},
    {PAD_SR0_IO06, PADTOP_BANK, REG_SR0_BT1120_MODE, REG_SR0_BT1120_MODE_MASK, BIT9, PINMUX_FOR_SR0_BT1120_MODE_2},
    {PAD_SR0_IO06, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},

    {PAD_SR0_IO07, PADGPIO_BANK, REG_SR0_IO07_GPIO_MODE, REG_SR0_IO07_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SR0_IO07, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_SR0_IO07, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_SR0_IO07, PADTOP_BANK, REG_SR00_MIPI_MODE, REG_SR00_MIPI_MODE_MASK, BIT0, PINMUX_FOR_SR00_MIPI_MODE_1},
    {PAD_SR0_IO07, PADTOP_BANK, REG_SR00_MIPI_MODE, REG_SR00_MIPI_MODE_MASK, BIT1, PINMUX_FOR_SR00_MIPI_MODE_2},
    {PAD_SR0_IO07, PADTOP_BANK, REG_SR00_MIPI_MODE, REG_SR00_MIPI_MODE_MASK, BIT2, PINMUX_FOR_SR00_MIPI_MODE_4},
    {PAD_SR0_IO07, PADTOP_BANK, REG_SR00_CTRL_MODE, REG_SR00_CTRL_MODE_MASK, BIT5, PINMUX_FOR_SR00_CTRL_MODE_2},
    {PAD_SR0_IO07, PADTOP_BANK, REG_SR01_CTRL_MODE, REG_SR01_CTRL_MODE_MASK, BIT0, PINMUX_FOR_SR01_CTRL_MODE_1},
    {PAD_SR0_IO07, PADTOP_BANK, REG_SR01_RST_MODE, REG_SR01_RST_MODE_MASK, BIT13, PINMUX_FOR_SR01_RST_MODE_1},
    {PAD_SR0_IO07, PADTOP_BANK, REG_SR0_BT601_MODE, REG_SR0_BT601_MODE_MASK, BIT4, PINMUX_FOR_SR0_BT601_MODE_1},
    {PAD_SR0_IO07, PADTOP_BANK, REG_SR0_BT601_MODE, REG_SR0_BT601_MODE_MASK, BIT5, PINMUX_FOR_SR0_BT601_MODE_2},
    {PAD_SR0_IO07, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT0, PINMUX_FOR_SR00_BT656_MODE_1},
    {PAD_SR0_IO07, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT1 | BIT0,
     PINMUX_FOR_SR00_BT656_MODE_3},
    {PAD_SR0_IO07, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT2, PINMUX_FOR_SR00_BT656_MODE_4},
    {PAD_SR0_IO07, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT2 | BIT0,
     PINMUX_FOR_SR00_BT656_MODE_5},
    {PAD_SR0_IO07, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT2 | BIT1,
     PINMUX_FOR_SR00_BT656_MODE_6},
    {PAD_SR0_IO07, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT2 | BIT1 | BIT0,
     PINMUX_FOR_SR00_BT656_MODE_7},
    {PAD_SR0_IO07, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT3, PINMUX_FOR_SR00_BT656_MODE_8},
    {PAD_SR0_IO07, PADTOP_BANK, REG_SR0_BT1120_MODE, REG_SR0_BT1120_MODE_MASK, BIT8, PINMUX_FOR_SR0_BT1120_MODE_1},
    {PAD_SR0_IO07, PADTOP_BANK, REG_SR0_BT1120_MODE, REG_SR0_BT1120_MODE_MASK, BIT9, PINMUX_FOR_SR0_BT1120_MODE_2},
    {PAD_SR0_IO07, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},

    {PAD_SR0_IO08, PADGPIO_BANK, REG_SR0_IO08_GPIO_MODE, REG_SR0_IO08_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SR0_IO08, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_SR0_IO08, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_SR0_IO08, PADTOP_BANK, REG_SR00_MIPI_MODE, REG_SR00_MIPI_MODE_MASK, BIT0, PINMUX_FOR_SR00_MIPI_MODE_1},
    {PAD_SR0_IO08, PADTOP_BANK, REG_SR00_MIPI_MODE, REG_SR00_MIPI_MODE_MASK, BIT1, PINMUX_FOR_SR00_MIPI_MODE_2},
    {PAD_SR0_IO08, PADTOP_BANK, REG_SR00_CTRL_MODE, REG_SR00_CTRL_MODE_MASK, BIT5, PINMUX_FOR_SR00_CTRL_MODE_2},
    {PAD_SR0_IO08, PADTOP_BANK, REG_SR01_CTRL_MODE, REG_SR01_CTRL_MODE_MASK, BIT0, PINMUX_FOR_SR01_CTRL_MODE_1},
    {PAD_SR0_IO08, PADTOP_BANK, REG_SR01_MCLK_MODE, REG_SR01_MCLK_MODE_MASK, BIT4, PINMUX_FOR_SR01_MCLK_MODE_1},
    {PAD_SR0_IO08, PADTOP_BANK, REG_SR0_BT601_MODE, REG_SR0_BT601_MODE_MASK, BIT4, PINMUX_FOR_SR0_BT601_MODE_1},
    {PAD_SR0_IO08, PADTOP_BANK, REG_SR0_BT601_MODE, REG_SR0_BT601_MODE_MASK, BIT5, PINMUX_FOR_SR0_BT601_MODE_2},
    {PAD_SR0_IO08, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT0, PINMUX_FOR_SR00_BT656_MODE_1},
    {PAD_SR0_IO08, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT1 | BIT0,
     PINMUX_FOR_SR00_BT656_MODE_3},
    {PAD_SR0_IO08, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT2, PINMUX_FOR_SR00_BT656_MODE_4},
    {PAD_SR0_IO08, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT2 | BIT0,
     PINMUX_FOR_SR00_BT656_MODE_5},
    {PAD_SR0_IO08, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT2 | BIT1,
     PINMUX_FOR_SR00_BT656_MODE_6},
    {PAD_SR0_IO08, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT2 | BIT1 | BIT0,
     PINMUX_FOR_SR00_BT656_MODE_7},
    {PAD_SR0_IO08, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT3, PINMUX_FOR_SR00_BT656_MODE_8},
    {PAD_SR0_IO08, PADTOP_BANK, REG_SR0_BT1120_MODE, REG_SR0_BT1120_MODE_MASK, BIT8, PINMUX_FOR_SR0_BT1120_MODE_1},
    {PAD_SR0_IO08, PADTOP_BANK, REG_SR0_BT1120_MODE, REG_SR0_BT1120_MODE_MASK, BIT9, PINMUX_FOR_SR0_BT1120_MODE_2},
    {PAD_SR0_IO08, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},

    {PAD_SR0_IO09, PADGPIO_BANK, REG_SR0_IO09_GPIO_MODE, REG_SR0_IO09_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SR0_IO09, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_SR0_IO09, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_SR0_IO09, PADTOP_BANK, REG_SR00_MIPI_MODE, REG_SR00_MIPI_MODE_MASK, BIT0, PINMUX_FOR_SR00_MIPI_MODE_1},
    {PAD_SR0_IO09, PADTOP_BANK, REG_SR00_MIPI_MODE, REG_SR00_MIPI_MODE_MASK, BIT1, PINMUX_FOR_SR00_MIPI_MODE_2},
    {PAD_SR0_IO09, PADTOP_BANK, REG_SR0_BT601_MODE, REG_SR0_BT601_MODE_MASK, BIT4, PINMUX_FOR_SR0_BT601_MODE_1},
    {PAD_SR0_IO09, PADTOP_BANK, REG_SR0_BT601_MODE, REG_SR0_BT601_MODE_MASK, BIT5, PINMUX_FOR_SR0_BT601_MODE_2},
    {PAD_SR0_IO09, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT0, PINMUX_FOR_SR00_BT656_MODE_1},
    {PAD_SR0_IO09, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT1, PINMUX_FOR_SR00_BT656_MODE_2},
    {PAD_SR0_IO09, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT2, PINMUX_FOR_SR00_BT656_MODE_4},
    {PAD_SR0_IO09, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT2 | BIT0,
     PINMUX_FOR_SR00_BT656_MODE_5},
    {PAD_SR0_IO09, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT2 | BIT1,
     PINMUX_FOR_SR00_BT656_MODE_6},
    {PAD_SR0_IO09, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT2 | BIT1 | BIT0,
     PINMUX_FOR_SR00_BT656_MODE_7},
    {PAD_SR0_IO09, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT3, PINMUX_FOR_SR00_BT656_MODE_8},
    {PAD_SR0_IO09, PADTOP_BANK, REG_SR0_BT1120_MODE, REG_SR0_BT1120_MODE_MASK, BIT8, PINMUX_FOR_SR0_BT1120_MODE_1},
    {PAD_SR0_IO09, PADTOP_BANK, REG_SR0_BT1120_MODE, REG_SR0_BT1120_MODE_MASK, BIT9, PINMUX_FOR_SR0_BT1120_MODE_2},
    {PAD_SR0_IO09, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},

    {PAD_SR0_IO10, PADGPIO_BANK, REG_SR0_IO10_GPIO_MODE, REG_SR0_IO10_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SR0_IO10, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_SR0_IO10, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_SR0_IO10, PADTOP_BANK, REG_SR00_MIPI_MODE, REG_SR00_MIPI_MODE_MASK, BIT0, PINMUX_FOR_SR00_MIPI_MODE_1},
    {PAD_SR0_IO10, PADTOP_BANK, REG_SR00_MIPI_MODE, REG_SR00_MIPI_MODE_MASK, BIT1, PINMUX_FOR_SR00_MIPI_MODE_2},
    {PAD_SR0_IO10, PADTOP_BANK, REG_SR0_BT601_MODE, REG_SR0_BT601_MODE_MASK, BIT4, PINMUX_FOR_SR0_BT601_MODE_1},
    {PAD_SR0_IO10, PADTOP_BANK, REG_SR0_BT601_MODE, REG_SR0_BT601_MODE_MASK, BIT5, PINMUX_FOR_SR0_BT601_MODE_2},
    {PAD_SR0_IO10, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT0, PINMUX_FOR_SR00_BT656_MODE_1},
    {PAD_SR0_IO10, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT1, PINMUX_FOR_SR00_BT656_MODE_2},
    {PAD_SR0_IO10, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT2, PINMUX_FOR_SR00_BT656_MODE_4},
    {PAD_SR0_IO10, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT2 | BIT0,
     PINMUX_FOR_SR00_BT656_MODE_5},
    {PAD_SR0_IO10, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT2 | BIT1,
     PINMUX_FOR_SR00_BT656_MODE_6},
    {PAD_SR0_IO10, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT2 | BIT1 | BIT0,
     PINMUX_FOR_SR00_BT656_MODE_7},
    {PAD_SR0_IO10, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT3, PINMUX_FOR_SR00_BT656_MODE_8},
    {PAD_SR0_IO10, PADTOP_BANK, REG_SR0_BT1120_MODE, REG_SR0_BT1120_MODE_MASK, BIT8, PINMUX_FOR_SR0_BT1120_MODE_1},
    {PAD_SR0_IO10, PADTOP_BANK, REG_SR0_BT1120_MODE, REG_SR0_BT1120_MODE_MASK, BIT9, PINMUX_FOR_SR0_BT1120_MODE_2},
    {PAD_SR0_IO10, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},

    {PAD_SR0_IO11, PADGPIO_BANK, REG_SR0_IO11_GPIO_MODE, REG_SR0_IO11_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SR0_IO11, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_SR0_IO11, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_SR0_IO11, PADTOP_BANK, REG_SR00_MIPI_MODE, REG_SR00_MIPI_MODE_MASK, BIT0, PINMUX_FOR_SR00_MIPI_MODE_1},
    {PAD_SR0_IO11, PADTOP_BANK, REG_SR00_MIPI_MODE, REG_SR00_MIPI_MODE_MASK, BIT1, PINMUX_FOR_SR00_MIPI_MODE_2},
    {PAD_SR0_IO11, PADTOP_BANK, REG_SR0_BT601_MODE, REG_SR0_BT601_MODE_MASK, BIT4, PINMUX_FOR_SR0_BT601_MODE_1},
    {PAD_SR0_IO11, PADTOP_BANK, REG_SR0_BT601_MODE, REG_SR0_BT601_MODE_MASK, BIT5, PINMUX_FOR_SR0_BT601_MODE_2},
    {PAD_SR0_IO11, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT0, PINMUX_FOR_SR00_BT656_MODE_1},
    {PAD_SR0_IO11, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT1, PINMUX_FOR_SR00_BT656_MODE_2},
    {PAD_SR0_IO11, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT2, PINMUX_FOR_SR00_BT656_MODE_4},
    {PAD_SR0_IO11, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT2 | BIT0,
     PINMUX_FOR_SR00_BT656_MODE_5},
    {PAD_SR0_IO11, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT2 | BIT1,
     PINMUX_FOR_SR00_BT656_MODE_6},
    {PAD_SR0_IO11, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT2 | BIT1 | BIT0,
     PINMUX_FOR_SR00_BT656_MODE_7},
    {PAD_SR0_IO11, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT3, PINMUX_FOR_SR00_BT656_MODE_8},
    {PAD_SR0_IO11, PADTOP_BANK, REG_SR0_BT1120_MODE, REG_SR0_BT1120_MODE_MASK, BIT8, PINMUX_FOR_SR0_BT1120_MODE_1},
    {PAD_SR0_IO11, PADTOP_BANK, REG_SR0_BT1120_MODE, REG_SR0_BT1120_MODE_MASK, BIT9, PINMUX_FOR_SR0_BT1120_MODE_2},
    {PAD_SR0_IO11, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},

    {PAD_SR0_IO12, PADGPIO_BANK, REG_SR0_IO12_GPIO_MODE, REG_SR0_IO12_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SR0_IO12, PADTOP_BANK, REG_I2C1_MODE, REG_I2C1_MODE_MASK, BIT6 | BIT5, PINMUX_FOR_I2C1_MODE_6},
    {PAD_SR0_IO12, PADTOP_BANK, REG_I2C1_MODE, REG_I2C1_MODE_MASK, BIT7, PINMUX_FOR_I2C1_MODE_8},
    {PAD_SR0_IO12, PADTOP_BANK, REG_I2C3_MODE, REG_I2C3_MODE_MASK, BIT2, PINMUX_FOR_I2C3_MODE_4},
    {PAD_SR0_IO12, PADTOP_BANK, REG_SR01_CTRL_MODE, REG_SR01_CTRL_MODE_MASK, BIT1, PINMUX_FOR_SR01_CTRL_MODE_2},
    {PAD_SR0_IO12, PADTOP_BANK, REG_SR0_BT601_MODE, REG_SR0_BT601_MODE_MASK, BIT4, PINMUX_FOR_SR0_BT601_MODE_1},
    {PAD_SR0_IO12, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT1, PINMUX_FOR_SR00_BT656_MODE_2},
    {PAD_SR0_IO12, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT2 | BIT1,
     PINMUX_FOR_SR00_BT656_MODE_6},
    {PAD_SR0_IO12, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT2 | BIT1 | BIT0,
     PINMUX_FOR_SR00_BT656_MODE_7},
    {PAD_SR0_IO12, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT3, PINMUX_FOR_SR00_BT656_MODE_8},
    {PAD_SR0_IO12, PADTOP_BANK, REG_SR0_BT1120_MODE, REG_SR0_BT1120_MODE_MASK, BIT8, PINMUX_FOR_SR0_BT1120_MODE_1},
    {PAD_SR0_IO12, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},

    {PAD_SR0_IO13, PADGPIO_BANK, REG_SR0_IO13_GPIO_MODE, REG_SR0_IO13_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SR0_IO13, PADTOP_BANK, REG_SR01_CTRL_MODE, REG_SR01_CTRL_MODE_MASK, BIT1, PINMUX_FOR_SR01_CTRL_MODE_2},
    {PAD_SR0_IO13, PADTOP_BANK, REG_SR01_RST_MODE, REG_SR01_RST_MODE_MASK, BIT14 | BIT13, PINMUX_FOR_SR01_RST_MODE_3},
    {PAD_SR0_IO13, PADTOP_BANK, REG_SR0_BT601_MODE, REG_SR0_BT601_MODE_MASK, BIT4, PINMUX_FOR_SR0_BT601_MODE_1},
    {PAD_SR0_IO13, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT1, PINMUX_FOR_SR00_BT656_MODE_2},
    {PAD_SR0_IO13, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT2 | BIT1,
     PINMUX_FOR_SR00_BT656_MODE_6},
    {PAD_SR0_IO13, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT2 | BIT1 | BIT0,
     PINMUX_FOR_SR00_BT656_MODE_7},
    {PAD_SR0_IO13, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT3, PINMUX_FOR_SR00_BT656_MODE_8},
    {PAD_SR0_IO13, PADTOP_BANK, REG_SR0_BT1120_MODE, REG_SR0_BT1120_MODE_MASK, BIT8, PINMUX_FOR_SR0_BT1120_MODE_1},
    {PAD_SR0_IO13, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},

    {PAD_SR0_IO14, PADGPIO_BANK, REG_SR0_IO14_GPIO_MODE, REG_SR0_IO14_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SR0_IO14, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_SR0_IO14, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_SR0_IO14, PADTOP_BANK, REG_SR01_CTRL_MODE, REG_SR01_CTRL_MODE_MASK, BIT1, PINMUX_FOR_SR01_CTRL_MODE_2},
    {PAD_SR0_IO14, PADTOP_BANK, REG_SR01_MCLK_MODE, REG_SR01_MCLK_MODE_MASK, BIT5, PINMUX_FOR_SR01_MCLK_MODE_2},
    {PAD_SR0_IO14, PADTOP_BANK, REG_SR0_BT601_MODE, REG_SR0_BT601_MODE_MASK, BIT4, PINMUX_FOR_SR0_BT601_MODE_1},
    {PAD_SR0_IO14, PADTOP_BANK, REG_SR0_BT601_MODE, REG_SR0_BT601_MODE_MASK, BIT5, PINMUX_FOR_SR0_BT601_MODE_2},
    {PAD_SR0_IO14, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT0, PINMUX_FOR_SR00_BT656_MODE_1},
    {PAD_SR0_IO14, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT1, PINMUX_FOR_SR00_BT656_MODE_2},
    {PAD_SR0_IO14, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT2, PINMUX_FOR_SR00_BT656_MODE_4},
    {PAD_SR0_IO14, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT2 | BIT1,
     PINMUX_FOR_SR00_BT656_MODE_6},
    {PAD_SR0_IO14, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT2 | BIT1 | BIT0,
     PINMUX_FOR_SR00_BT656_MODE_7},
    {PAD_SR0_IO14, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT3, PINMUX_FOR_SR00_BT656_MODE_8},
    {PAD_SR0_IO14, PADTOP_BANK, REG_SR0_BT1120_MODE, REG_SR0_BT1120_MODE_MASK, BIT8, PINMUX_FOR_SR0_BT1120_MODE_1},
    {PAD_SR0_IO14, PADTOP_BANK, REG_SR0_BT1120_MODE, REG_SR0_BT1120_MODE_MASK, BIT9, PINMUX_FOR_SR0_BT1120_MODE_2},
    {PAD_SR0_IO14, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},

    {PAD_SR0_IO15, PADGPIO_BANK, REG_SR0_IO15_GPIO_MODE, REG_SR0_IO15_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SR0_IO15, PADTOP_BANK, REG_I2C1_MODE, REG_I2C1_MODE_MASK, BIT6 | BIT5, PINMUX_FOR_I2C1_MODE_6},
    {PAD_SR0_IO15, PADTOP_BANK, REG_I2C1_MODE, REG_I2C1_MODE_MASK, BIT7, PINMUX_FOR_I2C1_MODE_8},
    {PAD_SR0_IO15, PADTOP_BANK, REG_I2C3_MODE, REG_I2C3_MODE_MASK, BIT2, PINMUX_FOR_I2C3_MODE_4},
    {PAD_SR0_IO15, PADTOP_BANK, REG_SR00_CTRL_MODE, REG_SR00_CTRL_MODE_MASK, BIT4, PINMUX_FOR_SR00_CTRL_MODE_1},
    {PAD_SR0_IO15, PADTOP_BANK, REG_SR00_PDN_MODE, REG_SR00_PDN_MODE_MASK, BIT9, PINMUX_FOR_SR00_PDN_MODE_2},
    {PAD_SR0_IO15, PADTOP_BANK, REG_SR01_RST_MODE, REG_SR01_RST_MODE_MASK, BIT14, PINMUX_FOR_SR01_RST_MODE_2},
    {PAD_SR0_IO15, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT1, PINMUX_FOR_SR00_BT656_MODE_2},
    {PAD_SR0_IO15, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT2 | BIT1,
     PINMUX_FOR_SR00_BT656_MODE_6},
    {PAD_SR0_IO15, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT2 | BIT1 | BIT0,
     PINMUX_FOR_SR00_BT656_MODE_7},
    {PAD_SR0_IO15, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT3, PINMUX_FOR_SR00_BT656_MODE_8},
    {PAD_SR0_IO15, PADTOP_BANK, REG_SR0_BT1120_MODE, REG_SR0_BT1120_MODE_MASK, BIT8, PINMUX_FOR_SR0_BT1120_MODE_1},
    {PAD_SR0_IO15, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},

    {PAD_SR0_IO16, PADGPIO_BANK, REG_SR0_IO16_GPIO_MODE, REG_SR0_IO16_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SR0_IO16, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_SR0_IO16, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_SR0_IO16, PADTOP_BANK, REG_SR00_CTRL_MODE, REG_SR00_CTRL_MODE_MASK, BIT4, PINMUX_FOR_SR00_CTRL_MODE_1},
    {PAD_SR0_IO16, PADTOP_BANK, REG_SR00_RST_MODE, REG_SR00_RST_MODE_MASK, BIT7, PINMUX_FOR_SR00_RST_MODE_1},
    {PAD_SR0_IO16, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT1, PINMUX_FOR_SR00_BT656_MODE_2},
    {PAD_SR0_IO16, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT2 | BIT1,
     PINMUX_FOR_SR00_BT656_MODE_6},
    {PAD_SR0_IO16, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT2 | BIT1 | BIT0,
     PINMUX_FOR_SR00_BT656_MODE_7},
    {PAD_SR0_IO16, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT3, PINMUX_FOR_SR00_BT656_MODE_8},
    {PAD_SR0_IO16, PADTOP_BANK, REG_SR0_BT1120_MODE, REG_SR0_BT1120_MODE_MASK, BIT9, PINMUX_FOR_SR0_BT1120_MODE_2},
    {PAD_SR0_IO16, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},

    {PAD_SR0_IO17, PADGPIO_BANK, REG_SR0_IO17_GPIO_MODE, REG_SR0_IO17_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SR0_IO17, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_SR0_IO17, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_SR0_IO17, PADTOP_BANK, REG_SR00_CTRL_MODE, REG_SR00_CTRL_MODE_MASK, BIT4, PINMUX_FOR_SR00_CTRL_MODE_1},
    {PAD_SR0_IO17, PADTOP_BANK, REG_SR00_MCLK_MODE, REG_SR00_MCLK_MODE_MASK, BIT6, PINMUX_FOR_SR00_MCLK_MODE_1},
    {PAD_SR0_IO17, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT1, PINMUX_FOR_SR00_BT656_MODE_2},
    {PAD_SR0_IO17, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT2 | BIT1,
     PINMUX_FOR_SR00_BT656_MODE_6},
    {PAD_SR0_IO17, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT2 | BIT1 | BIT0,
     PINMUX_FOR_SR00_BT656_MODE_7},
    {PAD_SR0_IO17, PADTOP_BANK, REG_SR00_BT656_MODE, REG_SR00_BT656_MODE_MASK, BIT3, PINMUX_FOR_SR00_BT656_MODE_8},
    {PAD_SR0_IO17, PADTOP_BANK, REG_SR0_BT1120_MODE, REG_SR0_BT1120_MODE_MASK, BIT8, PINMUX_FOR_SR0_BT1120_MODE_1},
    {PAD_SR0_IO17, PADTOP_BANK, REG_SR0_BT1120_MODE, REG_SR0_BT1120_MODE_MASK, BIT9, PINMUX_FOR_SR0_BT1120_MODE_2},
    {PAD_SR0_IO17, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},

    {PAD_SR0_IO18, PADGPIO_BANK, REG_SR0_IO18_GPIO_MODE, REG_SR0_IO18_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SR0_IO18, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_SR0_IO18, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_SR0_IO18, PADTOP_BANK, REG_I2C1_MODE, REG_I2C1_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_I2C1_MODE_3},
    {PAD_SR0_IO18, PADTOP_BANK, REG_I2C1_MODE, REG_I2C1_MODE_MASK, BIT6 | BIT5, PINMUX_FOR_I2C1_MODE_6},
    {PAD_SR0_IO18, PADTOP_BANK, REG_I2C1_MODE, REG_I2C1_MODE_MASK, BIT6 | BIT5 | BIT4, PINMUX_FOR_I2C1_MODE_7},
    {PAD_SR0_IO18, PADTOP_BANK, REG_I2C1_MODE, REG_I2C1_MODE_MASK, BIT7, PINMUX_FOR_I2C1_MODE_8},
    {PAD_SR0_IO18, PADTOP_BANK, REG_UART3_MODE, REG_UART3_MODE_MASK, BIT13, PINMUX_FOR_UART3_MODE_2},
    {PAD_SR0_IO18, PADTOP_BANK, REG_SR0_BT1120_MODE, REG_SR0_BT1120_MODE_MASK, BIT9, PINMUX_FOR_SR0_BT1120_MODE_2},

    {PAD_SR0_IO19, PADGPIO_BANK, REG_SR0_IO19_GPIO_MODE, REG_SR0_IO19_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SR0_IO19, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_SR0_IO19, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_SR0_IO19, PADTOP_BANK, REG_I2C1_MODE, REG_I2C1_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_I2C1_MODE_3},
    {PAD_SR0_IO19, PADTOP_BANK, REG_I2C1_MODE, REG_I2C1_MODE_MASK, BIT6 | BIT5, PINMUX_FOR_I2C1_MODE_6},
    {PAD_SR0_IO19, PADTOP_BANK, REG_I2C1_MODE, REG_I2C1_MODE_MASK, BIT6 | BIT5 | BIT4, PINMUX_FOR_I2C1_MODE_7},
    {PAD_SR0_IO19, PADTOP_BANK, REG_I2C1_MODE, REG_I2C1_MODE_MASK, BIT7, PINMUX_FOR_I2C1_MODE_8},
    {PAD_SR0_IO19, PADTOP_BANK, REG_UART3_MODE, REG_UART3_MODE_MASK, BIT13, PINMUX_FOR_UART3_MODE_2},
    {PAD_SR0_IO19, PADTOP_BANK, REG_SR0_BT1120_MODE, REG_SR0_BT1120_MODE_MASK, BIT9, PINMUX_FOR_SR0_BT1120_MODE_2},

    {PAD_SR1_IO00, PADGPIO_BANK, REG_SR1_IO00_GPIO_MODE, REG_SR1_IO00_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SR1_IO00, PADTOP_BANK, REG_I2C4_MODE, REG_I2C4_MODE_MASK, BIT5, PINMUX_FOR_I2C4_MODE_2},
    {PAD_SR1_IO00, PADTOP_BANK, REG_SPI1_MODE, REG_SPI1_MODE_MASK, BIT6, PINMUX_FOR_SPI1_MODE_4},
    {PAD_SR1_IO00, PADTOP_BANK, REG_SR10_MIPI_MODE, REG_SR10_MIPI_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_SR10_MIPI_MODE_3},
    {PAD_SR1_IO00, PADTOP_BANK, REG_SR10_PDN_MODE, REG_SR10_PDN_MODE_MASK, BIT12, PINMUX_FOR_SR10_PDN_MODE_1},
    {PAD_SR1_IO00, PADTOP_BANK, REG_SR11_MIPI_MODE, REG_SR11_MIPI_MODE_MASK, BIT12, PINMUX_FOR_SR11_MIPI_MODE_1},
    {PAD_SR1_IO00, PADTOP_BANK, REG_SR1_BT601_MODE, REG_SR1_BT601_MODE_MASK, BIT4, PINMUX_FOR_SR1_BT601_MODE_1},
    {PAD_SR1_IO00, PADTOP_BANK, REG_SR1_BT601_MODE, REG_SR1_BT601_MODE_MASK, BIT5, PINMUX_FOR_SR1_BT601_MODE_2},
    {PAD_SR1_IO00, PADTOP_BANK, REG_SR1_BT601_MODE, REG_SR1_BT601_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_SR1_BT601_MODE_3},
    {PAD_SR1_IO00, PADTOP_BANK, REG_SR1_BT601_MODE, REG_SR1_BT601_MODE_MASK, BIT6, PINMUX_FOR_SR1_BT601_MODE_4},
    {PAD_SR1_IO00, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT1 | BIT0,
     PINMUX_FOR_SR10_BT656_MODE_3},
    {PAD_SR1_IO00, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT2 | BIT1 | BIT0,
     PINMUX_FOR_SR10_BT656_MODE_7},
    {PAD_SR1_IO00, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT3, PINMUX_FOR_SR10_BT656_MODE_8},
    {PAD_SR1_IO00, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT3 | BIT0,
     PINMUX_FOR_SR10_BT656_MODE_9},
    {PAD_SR1_IO00, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT3 | BIT1,
     PINMUX_FOR_SR10_BT656_MODE_10},
    {PAD_SR1_IO00, PADTOP_BANK, REG_SR1_BT1120_MODE, REG_SR1_BT1120_MODE_MASK, BIT0, PINMUX_FOR_SR1_BT1120_MODE_1},
    {PAD_SR1_IO00, PADTOP_BANK, REG_SR1_BT1120_MODE, REG_SR1_BT1120_MODE_MASK, BIT1, PINMUX_FOR_SR1_BT1120_MODE_2},
    {PAD_SR1_IO00, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT2 | BIT0, PINMUX_FOR_TTL16_MODE_5},
    {PAD_SR1_IO00, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},

    {PAD_SR1_IO01, PADGPIO_BANK, REG_SR1_IO01_GPIO_MODE, REG_SR1_IO01_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SR1_IO01, PADTOP_BANK, REG_I2C4_MODE, REG_I2C4_MODE_MASK, BIT5, PINMUX_FOR_I2C4_MODE_2},
    {PAD_SR1_IO01, PADTOP_BANK, REG_SPI1_MODE, REG_SPI1_MODE_MASK, BIT6, PINMUX_FOR_SPI1_MODE_4},
    {PAD_SR1_IO01, PADTOP_BANK, REG_SR10_MIPI_MODE, REG_SR10_MIPI_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_SR10_MIPI_MODE_3},
    {PAD_SR1_IO01, PADTOP_BANK, REG_SR11_MIPI_MODE, REG_SR11_MIPI_MODE_MASK, BIT12, PINMUX_FOR_SR11_MIPI_MODE_1},
    {PAD_SR1_IO01, PADTOP_BANK, REG_SR1_BT601_MODE, REG_SR1_BT601_MODE_MASK, BIT4, PINMUX_FOR_SR1_BT601_MODE_1},
    {PAD_SR1_IO01, PADTOP_BANK, REG_SR1_BT601_MODE, REG_SR1_BT601_MODE_MASK, BIT5, PINMUX_FOR_SR1_BT601_MODE_2},
    {PAD_SR1_IO01, PADTOP_BANK, REG_SR1_BT601_MODE, REG_SR1_BT601_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_SR1_BT601_MODE_3},
    {PAD_SR1_IO01, PADTOP_BANK, REG_SR1_BT601_MODE, REG_SR1_BT601_MODE_MASK, BIT6, PINMUX_FOR_SR1_BT601_MODE_4},
    {PAD_SR1_IO01, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT1 | BIT0,
     PINMUX_FOR_SR10_BT656_MODE_3},
    {PAD_SR1_IO01, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT2 | BIT1,
     PINMUX_FOR_SR10_BT656_MODE_6},
    {PAD_SR1_IO01, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT2 | BIT1 | BIT0,
     PINMUX_FOR_SR10_BT656_MODE_7},
    {PAD_SR1_IO01, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT3, PINMUX_FOR_SR10_BT656_MODE_8},
    {PAD_SR1_IO01, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT3 | BIT0,
     PINMUX_FOR_SR10_BT656_MODE_9},
    {PAD_SR1_IO01, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT3 | BIT1,
     PINMUX_FOR_SR10_BT656_MODE_10},
    {PAD_SR1_IO01, PADTOP_BANK, REG_SR1_BT1120_MODE, REG_SR1_BT1120_MODE_MASK, BIT0, PINMUX_FOR_SR1_BT1120_MODE_1},
    {PAD_SR1_IO01, PADTOP_BANK, REG_SR1_BT1120_MODE, REG_SR1_BT1120_MODE_MASK, BIT1, PINMUX_FOR_SR1_BT1120_MODE_2},
    {PAD_SR1_IO01, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT2 | BIT0, PINMUX_FOR_TTL16_MODE_5},
    {PAD_SR1_IO01, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},

    {PAD_SR1_IO02, PADGPIO_BANK, REG_SR1_IO02_GPIO_MODE, REG_SR1_IO02_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SR1_IO02, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_SR1_IO02, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_SR1_IO02, PADTOP_BANK, REG_SPI1_MODE, REG_SPI1_MODE_MASK, BIT6, PINMUX_FOR_SPI1_MODE_4},
    {PAD_SR1_IO02, PADTOP_BANK, REG_SR10_MIPI_MODE, REG_SR10_MIPI_MODE_MASK, BIT8, PINMUX_FOR_SR10_MIPI_MODE_1},
    {PAD_SR1_IO02, PADTOP_BANK, REG_SR10_MIPI_MODE, REG_SR10_MIPI_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_SR10_MIPI_MODE_3},
    {PAD_SR1_IO02, PADTOP_BANK, REG_SR10_MIPI_MODE, REG_SR10_MIPI_MODE_MASK, BIT10, PINMUX_FOR_SR10_MIPI_MODE_4},
    {PAD_SR1_IO02, PADTOP_BANK, REG_SR11_MIPI_MODE, REG_SR11_MIPI_MODE_MASK, BIT12, PINMUX_FOR_SR11_MIPI_MODE_1},
    {PAD_SR1_IO02, PADTOP_BANK, REG_SR1_BT601_MODE, REG_SR1_BT601_MODE_MASK, BIT4, PINMUX_FOR_SR1_BT601_MODE_1},
    {PAD_SR1_IO02, PADTOP_BANK, REG_SR1_BT601_MODE, REG_SR1_BT601_MODE_MASK, BIT5, PINMUX_FOR_SR1_BT601_MODE_2},
    {PAD_SR1_IO02, PADTOP_BANK, REG_SR1_BT601_MODE, REG_SR1_BT601_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_SR1_BT601_MODE_3},
    {PAD_SR1_IO02, PADTOP_BANK, REG_SR1_BT601_MODE, REG_SR1_BT601_MODE_MASK, BIT6, PINMUX_FOR_SR1_BT601_MODE_4},
    {PAD_SR1_IO02, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT1 | BIT0,
     PINMUX_FOR_SR10_BT656_MODE_3},
    {PAD_SR1_IO02, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT2, PINMUX_FOR_SR10_BT656_MODE_4},
    {PAD_SR1_IO02, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT2 | BIT0,
     PINMUX_FOR_SR10_BT656_MODE_5},
    {PAD_SR1_IO02, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT2 | BIT1,
     PINMUX_FOR_SR10_BT656_MODE_6},
    {PAD_SR1_IO02, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT2 | BIT1 | BIT0,
     PINMUX_FOR_SR10_BT656_MODE_7},
    {PAD_SR1_IO02, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT3, PINMUX_FOR_SR10_BT656_MODE_8},
    {PAD_SR1_IO02, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT3 | BIT0,
     PINMUX_FOR_SR10_BT656_MODE_9},
    {PAD_SR1_IO02, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT3 | BIT1,
     PINMUX_FOR_SR10_BT656_MODE_10},
    {PAD_SR1_IO02, PADTOP_BANK, REG_SR1_BT1120_MODE, REG_SR1_BT1120_MODE_MASK, BIT0, PINMUX_FOR_SR1_BT1120_MODE_1},
    {PAD_SR1_IO02, PADTOP_BANK, REG_SR1_BT1120_MODE, REG_SR1_BT1120_MODE_MASK, BIT1, PINMUX_FOR_SR1_BT1120_MODE_2},
    {PAD_SR1_IO02, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT2 | BIT0, PINMUX_FOR_TTL16_MODE_5},
    {PAD_SR1_IO02, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},

    {PAD_SR1_IO03, PADGPIO_BANK, REG_SR1_IO03_GPIO_MODE, REG_SR1_IO03_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SR1_IO03, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_SR1_IO03, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_SR1_IO03, PADTOP_BANK, REG_SPI1_MODE, REG_SPI1_MODE_MASK, BIT6, PINMUX_FOR_SPI1_MODE_4},
    {PAD_SR1_IO03, PADTOP_BANK, REG_SR10_MIPI_MODE, REG_SR10_MIPI_MODE_MASK, BIT8, PINMUX_FOR_SR10_MIPI_MODE_1},
    {PAD_SR1_IO03, PADTOP_BANK, REG_SR10_MIPI_MODE, REG_SR10_MIPI_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_SR10_MIPI_MODE_3},
    {PAD_SR1_IO03, PADTOP_BANK, REG_SR10_MIPI_MODE, REG_SR10_MIPI_MODE_MASK, BIT10, PINMUX_FOR_SR10_MIPI_MODE_4},
    {PAD_SR1_IO03, PADTOP_BANK, REG_SR11_MIPI_MODE, REG_SR11_MIPI_MODE_MASK, BIT12, PINMUX_FOR_SR11_MIPI_MODE_1},
    {PAD_SR1_IO03, PADTOP_BANK, REG_SR1_BT601_MODE, REG_SR1_BT601_MODE_MASK, BIT4, PINMUX_FOR_SR1_BT601_MODE_1},
    {PAD_SR1_IO03, PADTOP_BANK, REG_SR1_BT601_MODE, REG_SR1_BT601_MODE_MASK, BIT5, PINMUX_FOR_SR1_BT601_MODE_2},
    {PAD_SR1_IO03, PADTOP_BANK, REG_SR1_BT601_MODE, REG_SR1_BT601_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_SR1_BT601_MODE_3},
    {PAD_SR1_IO03, PADTOP_BANK, REG_SR1_BT601_MODE, REG_SR1_BT601_MODE_MASK, BIT6, PINMUX_FOR_SR1_BT601_MODE_4},
    {PAD_SR1_IO03, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT1 | BIT0,
     PINMUX_FOR_SR10_BT656_MODE_3},
    {PAD_SR1_IO03, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT2, PINMUX_FOR_SR10_BT656_MODE_4},
    {PAD_SR1_IO03, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT2 | BIT0,
     PINMUX_FOR_SR10_BT656_MODE_5},
    {PAD_SR1_IO03, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT2 | BIT1,
     PINMUX_FOR_SR10_BT656_MODE_6},
    {PAD_SR1_IO03, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT2 | BIT1 | BIT0,
     PINMUX_FOR_SR10_BT656_MODE_7},
    {PAD_SR1_IO03, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT3, PINMUX_FOR_SR10_BT656_MODE_8},
    {PAD_SR1_IO03, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT3 | BIT0,
     PINMUX_FOR_SR10_BT656_MODE_9},
    {PAD_SR1_IO03, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT3 | BIT1,
     PINMUX_FOR_SR10_BT656_MODE_10},
    {PAD_SR1_IO03, PADTOP_BANK, REG_SR1_BT1120_MODE, REG_SR1_BT1120_MODE_MASK, BIT0, PINMUX_FOR_SR1_BT1120_MODE_1},
    {PAD_SR1_IO03, PADTOP_BANK, REG_SR1_BT1120_MODE, REG_SR1_BT1120_MODE_MASK, BIT1, PINMUX_FOR_SR1_BT1120_MODE_2},
    {PAD_SR1_IO03, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT2 | BIT0, PINMUX_FOR_TTL16_MODE_5},
    {PAD_SR1_IO03, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},

    {PAD_SR1_IO04, PADGPIO_BANK, REG_SR1_IO04_GPIO_MODE, REG_SR1_IO04_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SR1_IO04, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_SR1_IO04, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_SR1_IO04, PADTOP_BANK, REG_SR10_MIPI_MODE, REG_SR10_MIPI_MODE_MASK, BIT8, PINMUX_FOR_SR10_MIPI_MODE_1},
    {PAD_SR1_IO04, PADTOP_BANK, REG_SR10_MIPI_MODE, REG_SR10_MIPI_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_SR10_MIPI_MODE_3},
    {PAD_SR1_IO04, PADTOP_BANK, REG_SR10_MIPI_MODE, REG_SR10_MIPI_MODE_MASK, BIT10, PINMUX_FOR_SR10_MIPI_MODE_4},
    {PAD_SR1_IO04, PADTOP_BANK, REG_SR11_MIPI_MODE, REG_SR11_MIPI_MODE_MASK, BIT12, PINMUX_FOR_SR11_MIPI_MODE_1},
    {PAD_SR1_IO04, PADTOP_BANK, REG_SR1_BT601_MODE, REG_SR1_BT601_MODE_MASK, BIT4, PINMUX_FOR_SR1_BT601_MODE_1},
    {PAD_SR1_IO04, PADTOP_BANK, REG_SR1_BT601_MODE, REG_SR1_BT601_MODE_MASK, BIT5, PINMUX_FOR_SR1_BT601_MODE_2},
    {PAD_SR1_IO04, PADTOP_BANK, REG_SR1_BT601_MODE, REG_SR1_BT601_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_SR1_BT601_MODE_3},
    {PAD_SR1_IO04, PADTOP_BANK, REG_SR1_BT601_MODE, REG_SR1_BT601_MODE_MASK, BIT6, PINMUX_FOR_SR1_BT601_MODE_4},
    {PAD_SR1_IO04, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT0, PINMUX_FOR_SR10_BT656_MODE_1},
    {PAD_SR1_IO04, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT1 | BIT0,
     PINMUX_FOR_SR10_BT656_MODE_3},
    {PAD_SR1_IO04, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT2, PINMUX_FOR_SR10_BT656_MODE_4},
    {PAD_SR1_IO04, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT2 | BIT0,
     PINMUX_FOR_SR10_BT656_MODE_5},
    {PAD_SR1_IO04, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT2 | BIT1,
     PINMUX_FOR_SR10_BT656_MODE_6},
    {PAD_SR1_IO04, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT2 | BIT1 | BIT0,
     PINMUX_FOR_SR10_BT656_MODE_7},
    {PAD_SR1_IO04, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT3, PINMUX_FOR_SR10_BT656_MODE_8},
    {PAD_SR1_IO04, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT3 | BIT0,
     PINMUX_FOR_SR10_BT656_MODE_9},
    {PAD_SR1_IO04, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT3 | BIT1,
     PINMUX_FOR_SR10_BT656_MODE_10},
    {PAD_SR1_IO04, PADTOP_BANK, REG_SR1_BT1120_MODE, REG_SR1_BT1120_MODE_MASK, BIT0, PINMUX_FOR_SR1_BT1120_MODE_1},
    {PAD_SR1_IO04, PADTOP_BANK, REG_SR1_BT1120_MODE, REG_SR1_BT1120_MODE_MASK, BIT1, PINMUX_FOR_SR1_BT1120_MODE_2},
    {PAD_SR1_IO04, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT2 | BIT0, PINMUX_FOR_TTL16_MODE_5},
    {PAD_SR1_IO04, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},

    {PAD_SR1_IO05, PADGPIO_BANK, REG_SR1_IO05_GPIO_MODE, REG_SR1_IO05_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SR1_IO05, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_SR1_IO05, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_SR1_IO05, PADTOP_BANK, REG_SR10_MIPI_MODE, REG_SR10_MIPI_MODE_MASK, BIT8, PINMUX_FOR_SR10_MIPI_MODE_1},
    {PAD_SR1_IO05, PADTOP_BANK, REG_SR10_MIPI_MODE, REG_SR10_MIPI_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_SR10_MIPI_MODE_3},
    {PAD_SR1_IO05, PADTOP_BANK, REG_SR10_MIPI_MODE, REG_SR10_MIPI_MODE_MASK, BIT10, PINMUX_FOR_SR10_MIPI_MODE_4},
    {PAD_SR1_IO05, PADTOP_BANK, REG_SR11_MIPI_MODE, REG_SR11_MIPI_MODE_MASK, BIT12, PINMUX_FOR_SR11_MIPI_MODE_1},
    {PAD_SR1_IO05, PADTOP_BANK, REG_SR1_BT601_MODE, REG_SR1_BT601_MODE_MASK, BIT4, PINMUX_FOR_SR1_BT601_MODE_1},
    {PAD_SR1_IO05, PADTOP_BANK, REG_SR1_BT601_MODE, REG_SR1_BT601_MODE_MASK, BIT5, PINMUX_FOR_SR1_BT601_MODE_2},
    {PAD_SR1_IO05, PADTOP_BANK, REG_SR1_BT601_MODE, REG_SR1_BT601_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_SR1_BT601_MODE_3},
    {PAD_SR1_IO05, PADTOP_BANK, REG_SR1_BT601_MODE, REG_SR1_BT601_MODE_MASK, BIT6, PINMUX_FOR_SR1_BT601_MODE_4},
    {PAD_SR1_IO05, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT0, PINMUX_FOR_SR10_BT656_MODE_1},
    {PAD_SR1_IO05, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT1 | BIT0,
     PINMUX_FOR_SR10_BT656_MODE_3},
    {PAD_SR1_IO05, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT2, PINMUX_FOR_SR10_BT656_MODE_4},
    {PAD_SR1_IO05, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT2 | BIT0,
     PINMUX_FOR_SR10_BT656_MODE_5},
    {PAD_SR1_IO05, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT2 | BIT1,
     PINMUX_FOR_SR10_BT656_MODE_6},
    {PAD_SR1_IO05, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT2 | BIT1 | BIT0,
     PINMUX_FOR_SR10_BT656_MODE_7},
    {PAD_SR1_IO05, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT3, PINMUX_FOR_SR10_BT656_MODE_8},
    {PAD_SR1_IO05, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT3 | BIT0,
     PINMUX_FOR_SR10_BT656_MODE_9},
    {PAD_SR1_IO05, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT3 | BIT1,
     PINMUX_FOR_SR10_BT656_MODE_10},
    {PAD_SR1_IO05, PADTOP_BANK, REG_SR1_BT1120_MODE, REG_SR1_BT1120_MODE_MASK, BIT0, PINMUX_FOR_SR1_BT1120_MODE_1},
    {PAD_SR1_IO05, PADTOP_BANK, REG_SR1_BT1120_MODE, REG_SR1_BT1120_MODE_MASK, BIT1, PINMUX_FOR_SR1_BT1120_MODE_2},
    {PAD_SR1_IO05, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT2 | BIT0, PINMUX_FOR_TTL16_MODE_5},
    {PAD_SR1_IO05, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},

    {PAD_SR1_IO06, PADGPIO_BANK, REG_SR1_IO06_GPIO_MODE, REG_SR1_IO06_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SR1_IO06, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_SR1_IO06, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_SR1_IO06, PADTOP_BANK, REG_SR10_MIPI_MODE, REG_SR10_MIPI_MODE_MASK, BIT8, PINMUX_FOR_SR10_MIPI_MODE_1},
    {PAD_SR1_IO06, PADTOP_BANK, REG_SR10_MIPI_MODE, REG_SR10_MIPI_MODE_MASK, BIT9, PINMUX_FOR_SR10_MIPI_MODE_2},
    {PAD_SR1_IO06, PADTOP_BANK, REG_SR10_MIPI_MODE, REG_SR10_MIPI_MODE_MASK, BIT10, PINMUX_FOR_SR10_MIPI_MODE_4},
    {PAD_SR1_IO06, PADTOP_BANK, REG_SR10_CTRL_MODE, REG_SR10_CTRL_MODE_MASK, BIT1, PINMUX_FOR_SR10_CTRL_MODE_2},
    {PAD_SR1_IO06, PADTOP_BANK, REG_SR11_CTRL_MODE, REG_SR11_CTRL_MODE_MASK, BIT0, PINMUX_FOR_SR11_CTRL_MODE_1},
    {PAD_SR1_IO06, PADTOP_BANK, REG_SR11_PDN_MODE, REG_SR11_PDN_MODE_MASK, BIT12, PINMUX_FOR_SR11_PDN_MODE_1},
    {PAD_SR1_IO06, PADTOP_BANK, REG_SR1_BT601_MODE, REG_SR1_BT601_MODE_MASK, BIT4, PINMUX_FOR_SR1_BT601_MODE_1},
    {PAD_SR1_IO06, PADTOP_BANK, REG_SR1_BT601_MODE, REG_SR1_BT601_MODE_MASK, BIT5, PINMUX_FOR_SR1_BT601_MODE_2},
    {PAD_SR1_IO06, PADTOP_BANK, REG_SR1_BT601_MODE, REG_SR1_BT601_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_SR1_BT601_MODE_3},
    {PAD_SR1_IO06, PADTOP_BANK, REG_SR1_BT601_MODE, REG_SR1_BT601_MODE_MASK, BIT6, PINMUX_FOR_SR1_BT601_MODE_4},
    {PAD_SR1_IO06, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT0, PINMUX_FOR_SR10_BT656_MODE_1},
    {PAD_SR1_IO06, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT1 | BIT0,
     PINMUX_FOR_SR10_BT656_MODE_3},
    {PAD_SR1_IO06, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT2, PINMUX_FOR_SR10_BT656_MODE_4},
    {PAD_SR1_IO06, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT2 | BIT0,
     PINMUX_FOR_SR10_BT656_MODE_5},
    {PAD_SR1_IO06, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT2 | BIT1,
     PINMUX_FOR_SR10_BT656_MODE_6},
    {PAD_SR1_IO06, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT2 | BIT1 | BIT0,
     PINMUX_FOR_SR10_BT656_MODE_7},
    {PAD_SR1_IO06, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT3, PINMUX_FOR_SR10_BT656_MODE_8},
    {PAD_SR1_IO06, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT3 | BIT0,
     PINMUX_FOR_SR10_BT656_MODE_9},
    {PAD_SR1_IO06, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT3 | BIT1,
     PINMUX_FOR_SR10_BT656_MODE_10},
    {PAD_SR1_IO06, PADTOP_BANK, REG_SR1_BT1120_MODE, REG_SR1_BT1120_MODE_MASK, BIT0, PINMUX_FOR_SR1_BT1120_MODE_1},
    {PAD_SR1_IO06, PADTOP_BANK, REG_SR1_BT1120_MODE, REG_SR1_BT1120_MODE_MASK, BIT1, PINMUX_FOR_SR1_BT1120_MODE_2},
    {PAD_SR1_IO06, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT2 | BIT0, PINMUX_FOR_TTL16_MODE_5},
    {PAD_SR1_IO06, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},

    {PAD_SR1_IO07, PADGPIO_BANK, REG_SR1_IO07_GPIO_MODE, REG_SR1_IO07_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SR1_IO07, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_SR1_IO07, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_SR1_IO07, PADTOP_BANK, REG_SR10_MIPI_MODE, REG_SR10_MIPI_MODE_MASK, BIT8, PINMUX_FOR_SR10_MIPI_MODE_1},
    {PAD_SR1_IO07, PADTOP_BANK, REG_SR10_MIPI_MODE, REG_SR10_MIPI_MODE_MASK, BIT9, PINMUX_FOR_SR10_MIPI_MODE_2},
    {PAD_SR1_IO07, PADTOP_BANK, REG_SR10_MIPI_MODE, REG_SR10_MIPI_MODE_MASK, BIT10, PINMUX_FOR_SR10_MIPI_MODE_4},
    {PAD_SR1_IO07, PADTOP_BANK, REG_SR10_CTRL_MODE, REG_SR10_CTRL_MODE_MASK, BIT1, PINMUX_FOR_SR10_CTRL_MODE_2},
    {PAD_SR1_IO07, PADTOP_BANK, REG_SR11_CTRL_MODE, REG_SR11_CTRL_MODE_MASK, BIT0, PINMUX_FOR_SR11_CTRL_MODE_1},
    {PAD_SR1_IO07, PADTOP_BANK, REG_SR11_RST_MODE, REG_SR11_RST_MODE_MASK, BIT8, PINMUX_FOR_SR11_RST_MODE_1},
    {PAD_SR1_IO07, PADTOP_BANK, REG_SR1_BT601_MODE, REG_SR1_BT601_MODE_MASK, BIT4, PINMUX_FOR_SR1_BT601_MODE_1},
    {PAD_SR1_IO07, PADTOP_BANK, REG_SR1_BT601_MODE, REG_SR1_BT601_MODE_MASK, BIT5, PINMUX_FOR_SR1_BT601_MODE_2},
    {PAD_SR1_IO07, PADTOP_BANK, REG_SR1_BT601_MODE, REG_SR1_BT601_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_SR1_BT601_MODE_3},
    {PAD_SR1_IO07, PADTOP_BANK, REG_SR1_BT601_MODE, REG_SR1_BT601_MODE_MASK, BIT6, PINMUX_FOR_SR1_BT601_MODE_4},
    {PAD_SR1_IO07, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT0, PINMUX_FOR_SR10_BT656_MODE_1},
    {PAD_SR1_IO07, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT1 | BIT0,
     PINMUX_FOR_SR10_BT656_MODE_3},
    {PAD_SR1_IO07, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT2, PINMUX_FOR_SR10_BT656_MODE_4},
    {PAD_SR1_IO07, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT2 | BIT0,
     PINMUX_FOR_SR10_BT656_MODE_5},
    {PAD_SR1_IO07, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT2 | BIT1,
     PINMUX_FOR_SR10_BT656_MODE_6},
    {PAD_SR1_IO07, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT2 | BIT1 | BIT0,
     PINMUX_FOR_SR10_BT656_MODE_7},
    {PAD_SR1_IO07, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT3, PINMUX_FOR_SR10_BT656_MODE_8},
    {PAD_SR1_IO07, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT3 | BIT0,
     PINMUX_FOR_SR10_BT656_MODE_9},
    {PAD_SR1_IO07, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT3 | BIT1,
     PINMUX_FOR_SR10_BT656_MODE_10},
    {PAD_SR1_IO07, PADTOP_BANK, REG_SR1_BT1120_MODE, REG_SR1_BT1120_MODE_MASK, BIT0, PINMUX_FOR_SR1_BT1120_MODE_1},
    {PAD_SR1_IO07, PADTOP_BANK, REG_SR1_BT1120_MODE, REG_SR1_BT1120_MODE_MASK, BIT1, PINMUX_FOR_SR1_BT1120_MODE_2},
    {PAD_SR1_IO07, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT2 | BIT0, PINMUX_FOR_TTL16_MODE_5},
    {PAD_SR1_IO07, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},

    {PAD_SR1_IO08, PADGPIO_BANK, REG_SR1_IO08_GPIO_MODE, REG_SR1_IO08_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SR1_IO08, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_SR1_IO08, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_SR1_IO08, PADTOP_BANK, REG_SR10_MIPI_MODE, REG_SR10_MIPI_MODE_MASK, BIT8, PINMUX_FOR_SR10_MIPI_MODE_1},
    {PAD_SR1_IO08, PADTOP_BANK, REG_SR10_MIPI_MODE, REG_SR10_MIPI_MODE_MASK, BIT9, PINMUX_FOR_SR10_MIPI_MODE_2},
    {PAD_SR1_IO08, PADTOP_BANK, REG_SR10_CTRL_MODE, REG_SR10_CTRL_MODE_MASK, BIT1, PINMUX_FOR_SR10_CTRL_MODE_2},
    {PAD_SR1_IO08, PADTOP_BANK, REG_SR11_CTRL_MODE, REG_SR11_CTRL_MODE_MASK, BIT0, PINMUX_FOR_SR11_CTRL_MODE_1},
    {PAD_SR1_IO08, PADTOP_BANK, REG_SR11_MCLK_MODE, REG_SR11_MCLK_MODE_MASK, BIT4, PINMUX_FOR_SR11_MCLK_MODE_1},
    {PAD_SR1_IO08, PADTOP_BANK, REG_SR1_BT601_MODE, REG_SR1_BT601_MODE_MASK, BIT4, PINMUX_FOR_SR1_BT601_MODE_1},
    {PAD_SR1_IO08, PADTOP_BANK, REG_SR1_BT601_MODE, REG_SR1_BT601_MODE_MASK, BIT5, PINMUX_FOR_SR1_BT601_MODE_2},
    {PAD_SR1_IO08, PADTOP_BANK, REG_SR1_BT601_MODE, REG_SR1_BT601_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_SR1_BT601_MODE_3},
    {PAD_SR1_IO08, PADTOP_BANK, REG_SR1_BT601_MODE, REG_SR1_BT601_MODE_MASK, BIT6, PINMUX_FOR_SR1_BT601_MODE_4},
    {PAD_SR1_IO08, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT0, PINMUX_FOR_SR10_BT656_MODE_1},
    {PAD_SR1_IO08, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT1 | BIT0,
     PINMUX_FOR_SR10_BT656_MODE_3},
    {PAD_SR1_IO08, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT2, PINMUX_FOR_SR10_BT656_MODE_4},
    {PAD_SR1_IO08, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT2 | BIT0,
     PINMUX_FOR_SR10_BT656_MODE_5},
    {PAD_SR1_IO08, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT2 | BIT1,
     PINMUX_FOR_SR10_BT656_MODE_6},
    {PAD_SR1_IO08, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT2 | BIT1 | BIT0,
     PINMUX_FOR_SR10_BT656_MODE_7},
    {PAD_SR1_IO08, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT3, PINMUX_FOR_SR10_BT656_MODE_8},
    {PAD_SR1_IO08, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT3 | BIT0,
     PINMUX_FOR_SR10_BT656_MODE_9},
    {PAD_SR1_IO08, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT3 | BIT1,
     PINMUX_FOR_SR10_BT656_MODE_10},
    {PAD_SR1_IO08, PADTOP_BANK, REG_SR1_BT1120_MODE, REG_SR1_BT1120_MODE_MASK, BIT0, PINMUX_FOR_SR1_BT1120_MODE_1},
    {PAD_SR1_IO08, PADTOP_BANK, REG_SR1_BT1120_MODE, REG_SR1_BT1120_MODE_MASK, BIT1, PINMUX_FOR_SR1_BT1120_MODE_2},
    {PAD_SR1_IO08, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT2 | BIT0, PINMUX_FOR_TTL16_MODE_5},
    {PAD_SR1_IO08, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},

    {PAD_SR1_IO09, PADGPIO_BANK, REG_SR1_IO09_GPIO_MODE, REG_SR1_IO09_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SR1_IO09, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_SR1_IO09, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_SR1_IO09, PADTOP_BANK, REG_I2C1_MODE, REG_I2C1_MODE_MASK, BIT6, PINMUX_FOR_I2C1_MODE_4},
    {PAD_SR1_IO09, PADTOP_BANK, REG_I2C2_MODE, REG_I2C2_MODE_MASK, BIT10, PINMUX_FOR_I2C2_MODE_4},
    {PAD_SR1_IO09, PADTOP_BANK, REG_SR10_MIPI_MODE, REG_SR10_MIPI_MODE_MASK, BIT8, PINMUX_FOR_SR10_MIPI_MODE_1},
    {PAD_SR1_IO09, PADTOP_BANK, REG_SR10_MIPI_MODE, REG_SR10_MIPI_MODE_MASK, BIT9, PINMUX_FOR_SR10_MIPI_MODE_2},
    {PAD_SR1_IO09, PADTOP_BANK, REG_SR1_BT601_MODE, REG_SR1_BT601_MODE_MASK, BIT4, PINMUX_FOR_SR1_BT601_MODE_1},
    {PAD_SR1_IO09, PADTOP_BANK, REG_SR1_BT601_MODE, REG_SR1_BT601_MODE_MASK, BIT5, PINMUX_FOR_SR1_BT601_MODE_2},
    {PAD_SR1_IO09, PADTOP_BANK, REG_SR1_BT601_MODE, REG_SR1_BT601_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_SR1_BT601_MODE_3},
    {PAD_SR1_IO09, PADTOP_BANK, REG_SR1_BT601_MODE, REG_SR1_BT601_MODE_MASK, BIT6, PINMUX_FOR_SR1_BT601_MODE_4},
    {PAD_SR1_IO09, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT0, PINMUX_FOR_SR10_BT656_MODE_1},
    {PAD_SR1_IO09, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT1, PINMUX_FOR_SR10_BT656_MODE_2},
    {PAD_SR1_IO09, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT2, PINMUX_FOR_SR10_BT656_MODE_4},
    {PAD_SR1_IO09, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT2 | BIT0,
     PINMUX_FOR_SR10_BT656_MODE_5},
    {PAD_SR1_IO09, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT2 | BIT1,
     PINMUX_FOR_SR10_BT656_MODE_6},
    {PAD_SR1_IO09, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT2 | BIT1 | BIT0,
     PINMUX_FOR_SR10_BT656_MODE_7},
    {PAD_SR1_IO09, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT3, PINMUX_FOR_SR10_BT656_MODE_8},
    {PAD_SR1_IO09, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT3 | BIT0,
     PINMUX_FOR_SR10_BT656_MODE_9},
    {PAD_SR1_IO09, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT3 | BIT1,
     PINMUX_FOR_SR10_BT656_MODE_10},
    {PAD_SR1_IO09, PADTOP_BANK, REG_SR1_BT1120_MODE, REG_SR1_BT1120_MODE_MASK, BIT0, PINMUX_FOR_SR1_BT1120_MODE_1},
    {PAD_SR1_IO09, PADTOP_BANK, REG_SR1_BT1120_MODE, REG_SR1_BT1120_MODE_MASK, BIT1, PINMUX_FOR_SR1_BT1120_MODE_2},
    {PAD_SR1_IO09, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT2 | BIT0, PINMUX_FOR_TTL16_MODE_5},
    {PAD_SR1_IO09, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},

    {PAD_SR1_IO10, PADGPIO_BANK, REG_SR1_IO10_GPIO_MODE, REG_SR1_IO10_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SR1_IO10, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_SR1_IO10, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_SR1_IO10, PADTOP_BANK, REG_I2C1_MODE, REG_I2C1_MODE_MASK, BIT6, PINMUX_FOR_I2C1_MODE_4},
    {PAD_SR1_IO10, PADTOP_BANK, REG_I2C2_MODE, REG_I2C2_MODE_MASK, BIT10, PINMUX_FOR_I2C2_MODE_4},
    {PAD_SR1_IO10, PADTOP_BANK, REG_SR10_MIPI_MODE, REG_SR10_MIPI_MODE_MASK, BIT8, PINMUX_FOR_SR10_MIPI_MODE_1},
    {PAD_SR1_IO10, PADTOP_BANK, REG_SR10_MIPI_MODE, REG_SR10_MIPI_MODE_MASK, BIT9, PINMUX_FOR_SR10_MIPI_MODE_2},
    {PAD_SR1_IO10, PADTOP_BANK, REG_SR1_BT601_MODE, REG_SR1_BT601_MODE_MASK, BIT4, PINMUX_FOR_SR1_BT601_MODE_1},
    {PAD_SR1_IO10, PADTOP_BANK, REG_SR1_BT601_MODE, REG_SR1_BT601_MODE_MASK, BIT5, PINMUX_FOR_SR1_BT601_MODE_2},
    {PAD_SR1_IO10, PADTOP_BANK, REG_SR1_BT601_MODE, REG_SR1_BT601_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_SR1_BT601_MODE_3},
    {PAD_SR1_IO10, PADTOP_BANK, REG_SR1_BT601_MODE, REG_SR1_BT601_MODE_MASK, BIT6, PINMUX_FOR_SR1_BT601_MODE_4},
    {PAD_SR1_IO10, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT0, PINMUX_FOR_SR10_BT656_MODE_1},
    {PAD_SR1_IO10, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT1, PINMUX_FOR_SR10_BT656_MODE_2},
    {PAD_SR1_IO10, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT2, PINMUX_FOR_SR10_BT656_MODE_4},
    {PAD_SR1_IO10, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT2 | BIT0,
     PINMUX_FOR_SR10_BT656_MODE_5},
    {PAD_SR1_IO10, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT2 | BIT1,
     PINMUX_FOR_SR10_BT656_MODE_6},
    {PAD_SR1_IO10, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT2 | BIT1 | BIT0,
     PINMUX_FOR_SR10_BT656_MODE_7},
    {PAD_SR1_IO10, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT3, PINMUX_FOR_SR10_BT656_MODE_8},
    {PAD_SR1_IO10, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT3 | BIT0,
     PINMUX_FOR_SR10_BT656_MODE_9},
    {PAD_SR1_IO10, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT3 | BIT1,
     PINMUX_FOR_SR10_BT656_MODE_10},
    {PAD_SR1_IO10, PADTOP_BANK, REG_SR1_BT1120_MODE, REG_SR1_BT1120_MODE_MASK, BIT0, PINMUX_FOR_SR1_BT1120_MODE_1},
    {PAD_SR1_IO10, PADTOP_BANK, REG_SR1_BT1120_MODE, REG_SR1_BT1120_MODE_MASK, BIT1, PINMUX_FOR_SR1_BT1120_MODE_2},
    {PAD_SR1_IO10, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT2 | BIT0, PINMUX_FOR_TTL16_MODE_5},
    {PAD_SR1_IO10, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},

    {PAD_SR1_IO11, PADGPIO_BANK, REG_SR1_IO11_GPIO_MODE, REG_SR1_IO11_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SR1_IO11, PADTOP_BANK, REG_ETH1_MODE, REG_ETH1_MODE_MASK, BIT6 | BIT4, PINMUX_FOR_ETH1_MODE_5},
    {PAD_SR1_IO11, PADTOP_BANK, REG_SR10_MIPI_MODE, REG_SR10_MIPI_MODE_MASK, BIT8, PINMUX_FOR_SR10_MIPI_MODE_1},
    {PAD_SR1_IO11, PADTOP_BANK, REG_SR10_MIPI_MODE, REG_SR10_MIPI_MODE_MASK, BIT9, PINMUX_FOR_SR10_MIPI_MODE_2},
    {PAD_SR1_IO11, PADTOP_BANK, REG_SR1_BT601_MODE, REG_SR1_BT601_MODE_MASK, BIT4, PINMUX_FOR_SR1_BT601_MODE_1},
    {PAD_SR1_IO11, PADTOP_BANK, REG_SR1_BT601_MODE, REG_SR1_BT601_MODE_MASK, BIT5, PINMUX_FOR_SR1_BT601_MODE_2},
    {PAD_SR1_IO11, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT0, PINMUX_FOR_SR10_BT656_MODE_1},
    {PAD_SR1_IO11, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT1, PINMUX_FOR_SR10_BT656_MODE_2},
    {PAD_SR1_IO11, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT2 | BIT0,
     PINMUX_FOR_SR10_BT656_MODE_5},
    {PAD_SR1_IO11, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT2 | BIT1,
     PINMUX_FOR_SR10_BT656_MODE_6},
    {PAD_SR1_IO11, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT3, PINMUX_FOR_SR10_BT656_MODE_8},
    {PAD_SR1_IO11, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT3 | BIT0,
     PINMUX_FOR_SR10_BT656_MODE_9},
    {PAD_SR1_IO11, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT3 | BIT1,
     PINMUX_FOR_SR10_BT656_MODE_10},
    {PAD_SR1_IO11, PADTOP_BANK, REG_SR1_BT1120_MODE, REG_SR1_BT1120_MODE_MASK, BIT0, PINMUX_FOR_SR1_BT1120_MODE_1},
    {PAD_SR1_IO11, PADTOP_BANK, REG_SR1_BT1120_MODE, REG_SR1_BT1120_MODE_MASK, BIT1, PINMUX_FOR_SR1_BT1120_MODE_2},
    {PAD_SR1_IO11, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT2 | BIT0, PINMUX_FOR_TTL16_MODE_5},

    {PAD_SR1_IO12, PADGPIO_BANK, REG_SR1_IO12_GPIO_MODE, REG_SR1_IO12_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SR1_IO12, PADTOP_BANK, REG_I2C1_MODE, REG_I2C1_MODE_MASK, BIT7, PINMUX_FOR_I2C1_MODE_8},
    {PAD_SR1_IO12, PADTOP_BANK, REG_I2C2_MODE, REG_I2C2_MODE_MASK, BIT10 | BIT9, PINMUX_FOR_I2C2_MODE_6},
    {PAD_SR1_IO12, PADTOP_BANK, REG_I2C4_MODE, REG_I2C4_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_I2C4_MODE_3},
    {PAD_SR1_IO12, PADTOP_BANK, REG_ETH1_MODE, REG_ETH1_MODE_MASK, BIT6 | BIT4, PINMUX_FOR_ETH1_MODE_5},
    {PAD_SR1_IO12, PADTOP_BANK, REG_SR11_CTRL_MODE, REG_SR11_CTRL_MODE_MASK, BIT1, PINMUX_FOR_SR11_CTRL_MODE_2},
    {PAD_SR1_IO12, PADTOP_BANK, REG_SR1_BT601_MODE, REG_SR1_BT601_MODE_MASK, BIT4, PINMUX_FOR_SR1_BT601_MODE_1},
    {PAD_SR1_IO12, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT1, PINMUX_FOR_SR10_BT656_MODE_2},
    {PAD_SR1_IO12, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT3, PINMUX_FOR_SR10_BT656_MODE_8},
    {PAD_SR1_IO12, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT3 | BIT0,
     PINMUX_FOR_SR10_BT656_MODE_9},
    {PAD_SR1_IO12, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT3 | BIT1,
     PINMUX_FOR_SR10_BT656_MODE_10},
    {PAD_SR1_IO12, PADTOP_BANK, REG_SR1_BT1120_MODE, REG_SR1_BT1120_MODE_MASK, BIT0, PINMUX_FOR_SR1_BT1120_MODE_1},
    {PAD_SR1_IO12, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT2 | BIT0, PINMUX_FOR_TTL16_MODE_5},

    {PAD_SR1_IO13, PADGPIO_BANK, REG_SR1_IO13_GPIO_MODE, REG_SR1_IO13_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SR1_IO13, PADTOP_BANK, REG_ETH1_MODE, REG_ETH1_MODE_MASK, BIT6 | BIT4, PINMUX_FOR_ETH1_MODE_5},
    {PAD_SR1_IO13, PADTOP_BANK, REG_SR11_CTRL_MODE, REG_SR11_CTRL_MODE_MASK, BIT1, PINMUX_FOR_SR11_CTRL_MODE_2},
    {PAD_SR1_IO13, PADTOP_BANK, REG_SR11_RST_MODE, REG_SR11_RST_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_SR11_RST_MODE_3},
    {PAD_SR1_IO13, PADTOP_BANK, REG_SR1_BT601_MODE, REG_SR1_BT601_MODE_MASK, BIT4, PINMUX_FOR_SR1_BT601_MODE_1},
    {PAD_SR1_IO13, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT1, PINMUX_FOR_SR10_BT656_MODE_2},
    {PAD_SR1_IO13, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT3, PINMUX_FOR_SR10_BT656_MODE_8},
    {PAD_SR1_IO13, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT3 | BIT0,
     PINMUX_FOR_SR10_BT656_MODE_9},
    {PAD_SR1_IO13, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT3 | BIT1,
     PINMUX_FOR_SR10_BT656_MODE_10},
    {PAD_SR1_IO13, PADTOP_BANK, REG_SR1_BT1120_MODE, REG_SR1_BT1120_MODE_MASK, BIT0, PINMUX_FOR_SR1_BT1120_MODE_1},
    {PAD_SR1_IO13, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT2 | BIT0, PINMUX_FOR_TTL16_MODE_5},

    {PAD_SR1_IO14, PADGPIO_BANK, REG_SR1_IO14_GPIO_MODE, REG_SR1_IO14_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SR1_IO14, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_SR1_IO14, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_SR1_IO14, PADTOP_BANK, REG_ETH1_MODE, REG_ETH1_MODE_MASK, BIT6 | BIT4, PINMUX_FOR_ETH1_MODE_5},
    {PAD_SR1_IO14, PADTOP_BANK, REG_SR11_CTRL_MODE, REG_SR11_CTRL_MODE_MASK, BIT1, PINMUX_FOR_SR11_CTRL_MODE_2},
    {PAD_SR1_IO14, PADTOP_BANK, REG_SR11_MCLK_MODE, REG_SR11_MCLK_MODE_MASK, BIT5, PINMUX_FOR_SR11_MCLK_MODE_2},
    {PAD_SR1_IO14, PADTOP_BANK, REG_SR1_BT601_MODE, REG_SR1_BT601_MODE_MASK, BIT4, PINMUX_FOR_SR1_BT601_MODE_1},
    {PAD_SR1_IO14, PADTOP_BANK, REG_SR1_BT601_MODE, REG_SR1_BT601_MODE_MASK, BIT5, PINMUX_FOR_SR1_BT601_MODE_2},
    {PAD_SR1_IO14, PADTOP_BANK, REG_SR1_BT601_MODE, REG_SR1_BT601_MODE_MASK, BIT6, PINMUX_FOR_SR1_BT601_MODE_4},
    {PAD_SR1_IO14, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT0, PINMUX_FOR_SR10_BT656_MODE_1},
    {PAD_SR1_IO14, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT1, PINMUX_FOR_SR10_BT656_MODE_2},
    {PAD_SR1_IO14, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT2 | BIT0,
     PINMUX_FOR_SR10_BT656_MODE_5},
    {PAD_SR1_IO14, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT3, PINMUX_FOR_SR10_BT656_MODE_8},
    {PAD_SR1_IO14, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT3 | BIT0,
     PINMUX_FOR_SR10_BT656_MODE_9},
    {PAD_SR1_IO14, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT3 | BIT1,
     PINMUX_FOR_SR10_BT656_MODE_10},
    {PAD_SR1_IO14, PADTOP_BANK, REG_SR1_BT1120_MODE, REG_SR1_BT1120_MODE_MASK, BIT0, PINMUX_FOR_SR1_BT1120_MODE_1},
    {PAD_SR1_IO14, PADTOP_BANK, REG_SR1_BT1120_MODE, REG_SR1_BT1120_MODE_MASK, BIT1, PINMUX_FOR_SR1_BT1120_MODE_2},
    {PAD_SR1_IO14, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TTL16_MODE_3},
    {PAD_SR1_IO14, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT2, PINMUX_FOR_TTL16_MODE_4},
    {PAD_SR1_IO14, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT2 | BIT0, PINMUX_FOR_TTL16_MODE_5},
    {PAD_SR1_IO14, PADTOP_BANK, REG_LCD_MCU16_MODE, REG_LCD_MCU16_MODE_MASK, BIT3 | BIT2, PINMUX_FOR_LCD_MCU16_MODE_3},
    {PAD_SR1_IO14, PADTOP_BANK, REG_BT656_OUT_MODE, REG_BT656_OUT_MODE_MASK, BIT5, PINMUX_FOR_BT656_OUT_MODE_2},
    {PAD_SR1_IO14, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT1 | BIT0,
     PINMUX_FOR_BT1120_OUT_MODE_3},
    {PAD_SR1_IO14, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},

    {PAD_SR1_IO15, PADGPIO_BANK, REG_SR1_IO15_GPIO_MODE, REG_SR1_IO15_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SR1_IO15, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_SR1_IO15, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_SR1_IO15, PADTOP_BANK, REG_I2C1_MODE, REG_I2C1_MODE_MASK, BIT7, PINMUX_FOR_I2C1_MODE_8},
    {PAD_SR1_IO15, PADTOP_BANK, REG_I2C2_MODE, REG_I2C2_MODE_MASK, BIT10 | BIT9, PINMUX_FOR_I2C2_MODE_6},
    {PAD_SR1_IO15, PADTOP_BANK, REG_I2C4_MODE, REG_I2C4_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_I2C4_MODE_3},
    {PAD_SR1_IO15, PADTOP_BANK, REG_SD1_CDZ_MODE, REG_SD1_CDZ_MODE_MASK, BIT14, PINMUX_FOR_SD1_CDZ_MODE_4},
    {PAD_SR1_IO15, PADTOP_BANK, REG_ETH1_MODE, REG_ETH1_MODE_MASK, BIT6 | BIT4, PINMUX_FOR_ETH1_MODE_5},
    {PAD_SR1_IO15, PADTOP_BANK, REG_SR10_CTRL_MODE, REG_SR10_CTRL_MODE_MASK, BIT0, PINMUX_FOR_SR10_CTRL_MODE_1},
    {PAD_SR1_IO15, PADTOP_BANK, REG_SR10_PDN_MODE, REG_SR10_PDN_MODE_MASK, BIT13, PINMUX_FOR_SR10_PDN_MODE_2},
    {PAD_SR1_IO15, PADTOP_BANK, REG_SR11_RST_MODE, REG_SR11_RST_MODE_MASK, BIT9, PINMUX_FOR_SR11_RST_MODE_2},
    {PAD_SR1_IO15, PADTOP_BANK, REG_SR1_BT601_MODE, REG_SR1_BT601_MODE_MASK, BIT6, PINMUX_FOR_SR1_BT601_MODE_4},
    {PAD_SR1_IO15, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT1, PINMUX_FOR_SR10_BT656_MODE_2},
    {PAD_SR1_IO15, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT3, PINMUX_FOR_SR10_BT656_MODE_8},
    {PAD_SR1_IO15, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT3 | BIT0,
     PINMUX_FOR_SR10_BT656_MODE_9},
    {PAD_SR1_IO15, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT3 | BIT1,
     PINMUX_FOR_SR10_BT656_MODE_10},
    {PAD_SR1_IO15, PADTOP_BANK, REG_SR1_BT1120_MODE, REG_SR1_BT1120_MODE_MASK, BIT0, PINMUX_FOR_SR1_BT1120_MODE_1},
    {PAD_SR1_IO15, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TTL16_MODE_3},
    {PAD_SR1_IO15, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT2, PINMUX_FOR_TTL16_MODE_4},
    {PAD_SR1_IO15, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT2 | BIT0, PINMUX_FOR_TTL16_MODE_5},
    {PAD_SR1_IO15, PADTOP_BANK, REG_LCD_MCU16_MODE, REG_LCD_MCU16_MODE_MASK, BIT3 | BIT2, PINMUX_FOR_LCD_MCU16_MODE_3},
    {PAD_SR1_IO15, PADTOP_BANK, REG_BT656_OUT_MODE, REG_BT656_OUT_MODE_MASK, BIT5, PINMUX_FOR_BT656_OUT_MODE_2},
    {PAD_SR1_IO15, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT1 | BIT0,
     PINMUX_FOR_BT1120_OUT_MODE_3},
    {PAD_SR1_IO15, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},

    {PAD_SR1_IO16, PADGPIO_BANK, REG_SR1_IO16_GPIO_MODE, REG_SR1_IO16_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SR1_IO16, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_SR1_IO16, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_SR1_IO16, PADTOP_BANK, REG_ETH1_MODE, REG_ETH1_MODE_MASK, BIT6 | BIT4, PINMUX_FOR_ETH1_MODE_5},
    {PAD_SR1_IO16, PADTOP_BANK, REG_SR10_CTRL_MODE, REG_SR10_CTRL_MODE_MASK, BIT0, PINMUX_FOR_SR10_CTRL_MODE_1},
    {PAD_SR1_IO16, PADTOP_BANK, REG_SR10_RST_MODE, REG_SR10_RST_MODE_MASK, BIT8, PINMUX_FOR_SR10_RST_MODE_1},
    {PAD_SR1_IO16, PADTOP_BANK, REG_SR1_BT601_MODE, REG_SR1_BT601_MODE_MASK, BIT6, PINMUX_FOR_SR1_BT601_MODE_4},
    {PAD_SR1_IO16, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT1, PINMUX_FOR_SR10_BT656_MODE_2},
    {PAD_SR1_IO16, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT3, PINMUX_FOR_SR10_BT656_MODE_8},
    {PAD_SR1_IO16, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT3 | BIT0,
     PINMUX_FOR_SR10_BT656_MODE_9},
    {PAD_SR1_IO16, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT3 | BIT1,
     PINMUX_FOR_SR10_BT656_MODE_10},
    {PAD_SR1_IO16, PADTOP_BANK, REG_SR1_BT1120_MODE, REG_SR1_BT1120_MODE_MASK, BIT1, PINMUX_FOR_SR1_BT1120_MODE_2},
    {PAD_SR1_IO16, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TTL16_MODE_3},
    {PAD_SR1_IO16, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT2, PINMUX_FOR_TTL16_MODE_4},
    {PAD_SR1_IO16, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT2 | BIT0, PINMUX_FOR_TTL16_MODE_5},
    {PAD_SR1_IO16, PADTOP_BANK, REG_LCD_MCU16_MODE, REG_LCD_MCU16_MODE_MASK, BIT3 | BIT2, PINMUX_FOR_LCD_MCU16_MODE_3},
    {PAD_SR1_IO16, PADTOP_BANK, REG_BT656_OUT_MODE, REG_BT656_OUT_MODE_MASK, BIT5, PINMUX_FOR_BT656_OUT_MODE_2},
    {PAD_SR1_IO16, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT1 | BIT0,
     PINMUX_FOR_BT1120_OUT_MODE_3},
    {PAD_SR1_IO16, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},

    {PAD_SR1_IO17, PADGPIO_BANK, REG_SR1_IO17_GPIO_MODE, REG_SR1_IO17_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SR1_IO17, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_SR1_IO17, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_SR1_IO17, PADTOP_BANK, REG_SD1_CDZ_MODE, REG_SD1_CDZ_MODE_MASK, BIT14 | BIT12, PINMUX_FOR_SD1_CDZ_MODE_5},
    {PAD_SR1_IO17, PADTOP_BANK, REG_ETH1_MODE, REG_ETH1_MODE_MASK, BIT6 | BIT4, PINMUX_FOR_ETH1_MODE_5},
    {PAD_SR1_IO17, PADTOP_BANK, REG_SR10_CTRL_MODE, REG_SR10_CTRL_MODE_MASK, BIT0, PINMUX_FOR_SR10_CTRL_MODE_1},
    {PAD_SR1_IO17, PADTOP_BANK, REG_SR10_MCLK_MODE, REG_SR10_MCLK_MODE_MASK, BIT4, PINMUX_FOR_SR10_MCLK_MODE_1},
    {PAD_SR1_IO17, PADTOP_BANK, REG_SR1_BT601_MODE, REG_SR1_BT601_MODE_MASK, BIT6, PINMUX_FOR_SR1_BT601_MODE_4},
    {PAD_SR1_IO17, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT1, PINMUX_FOR_SR10_BT656_MODE_2},
    {PAD_SR1_IO17, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT3, PINMUX_FOR_SR10_BT656_MODE_8},
    {PAD_SR1_IO17, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT3 | BIT0,
     PINMUX_FOR_SR10_BT656_MODE_9},
    {PAD_SR1_IO17, PADTOP_BANK, REG_SR10_BT656_MODE, REG_SR10_BT656_MODE_MASK, BIT3 | BIT1,
     PINMUX_FOR_SR10_BT656_MODE_10},
    {PAD_SR1_IO17, PADTOP_BANK, REG_SR1_BT1120_MODE, REG_SR1_BT1120_MODE_MASK, BIT0, PINMUX_FOR_SR1_BT1120_MODE_1},
    {PAD_SR1_IO17, PADTOP_BANK, REG_SR1_BT1120_MODE, REG_SR1_BT1120_MODE_MASK, BIT1, PINMUX_FOR_SR1_BT1120_MODE_2},
    {PAD_SR1_IO17, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TTL16_MODE_3},
    {PAD_SR1_IO17, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT2, PINMUX_FOR_TTL16_MODE_4},
    {PAD_SR1_IO17, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT2 | BIT0, PINMUX_FOR_TTL16_MODE_5},
    {PAD_SR1_IO17, PADTOP_BANK, REG_LCD_MCU16_MODE, REG_LCD_MCU16_MODE_MASK, BIT3 | BIT2, PINMUX_FOR_LCD_MCU16_MODE_3},
    {PAD_SR1_IO17, PADTOP_BANK, REG_BT656_OUT_MODE, REG_BT656_OUT_MODE_MASK, BIT5, PINMUX_FOR_BT656_OUT_MODE_2},
    {PAD_SR1_IO17, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT1 | BIT0,
     PINMUX_FOR_BT1120_OUT_MODE_3},
    {PAD_SR1_IO17, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},

    {PAD_SR1_IO18, PADGPIO_BANK, REG_SR1_IO18_GPIO_MODE, REG_SR1_IO18_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SR1_IO18, PADTOP_BANK, REG_I2C1_MODE, REG_I2C1_MODE_MASK, BIT6 | BIT4, PINMUX_FOR_I2C1_MODE_5},
    {PAD_SR1_IO18, PADTOP_BANK, REG_I2C1_MODE, REG_I2C1_MODE_MASK, BIT6 | BIT5 | BIT4, PINMUX_FOR_I2C1_MODE_7},
    {PAD_SR1_IO18, PADTOP_BANK, REG_I2C1_MODE, REG_I2C1_MODE_MASK, BIT7, PINMUX_FOR_I2C1_MODE_8},
    {PAD_SR1_IO18, PADTOP_BANK, REG_I2C2_MODE, REG_I2C2_MODE_MASK, BIT10 | BIT8, PINMUX_FOR_I2C2_MODE_5},
    {PAD_SR1_IO18, PADTOP_BANK, REG_I2C2_MODE, REG_I2C2_MODE_MASK, BIT10 | BIT9, PINMUX_FOR_I2C2_MODE_6},
    {PAD_SR1_IO18, PADTOP_BANK, REG_UART3_MODE, REG_UART3_MODE_MASK, BIT13 | BIT12, PINMUX_FOR_UART3_MODE_3},
    {PAD_SR1_IO18, PADTOP_BANK, REG_ETH1_MODE, REG_ETH1_MODE_MASK, BIT6 | BIT4, PINMUX_FOR_ETH1_MODE_5},
    {PAD_SR1_IO18, PADTOP_BANK, REG_SR1_BT1120_MODE, REG_SR1_BT1120_MODE_MASK, BIT1, PINMUX_FOR_SR1_BT1120_MODE_2},
    {PAD_SR1_IO18, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT2 | BIT0, PINMUX_FOR_TTL16_MODE_5},

    {PAD_SR1_IO19, PADGPIO_BANK, REG_SR1_IO19_GPIO_MODE, REG_SR1_IO19_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SR1_IO19, PADTOP_BANK, REG_I2C1_MODE, REG_I2C1_MODE_MASK, BIT6 | BIT4, PINMUX_FOR_I2C1_MODE_5},
    {PAD_SR1_IO19, PADTOP_BANK, REG_I2C1_MODE, REG_I2C1_MODE_MASK, BIT6 | BIT5 | BIT4, PINMUX_FOR_I2C1_MODE_7},
    {PAD_SR1_IO19, PADTOP_BANK, REG_I2C1_MODE, REG_I2C1_MODE_MASK, BIT7, PINMUX_FOR_I2C1_MODE_8},
    {PAD_SR1_IO19, PADTOP_BANK, REG_I2C2_MODE, REG_I2C2_MODE_MASK, BIT10 | BIT8, PINMUX_FOR_I2C2_MODE_5},
    {PAD_SR1_IO19, PADTOP_BANK, REG_I2C2_MODE, REG_I2C2_MODE_MASK, BIT10 | BIT9, PINMUX_FOR_I2C2_MODE_6},
    {PAD_SR1_IO19, PADTOP_BANK, REG_UART3_MODE, REG_UART3_MODE_MASK, BIT13 | BIT12, PINMUX_FOR_UART3_MODE_3},
    {PAD_SR1_IO19, PADTOP_BANK, REG_ETH1_MODE, REG_ETH1_MODE_MASK, BIT6 | BIT4, PINMUX_FOR_ETH1_MODE_5},
    {PAD_SR1_IO19, PADTOP_BANK, REG_SR1_BT1120_MODE, REG_SR1_BT1120_MODE_MASK, BIT1, PINMUX_FOR_SR1_BT1120_MODE_2},
    {PAD_SR1_IO19, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT2 | BIT0, PINMUX_FOR_TTL16_MODE_5},

    {PAD_TX0_IO00, PADGPIO_BANK, REG_TX0_IO00_GPIO_MODE, REG_TX0_IO00_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_TX0_IO00, PADTOP_BANK, REG_UART1_MODE, REG_UART1_MODE_MASK, BIT6, PINMUX_FOR_UART1_MODE_4},
    {PAD_TX0_IO00, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT3, PINMUX_FOR_ETH_MODE_8},
    {PAD_TX0_IO00, PADTOP_BANK, REG_ETH1_MODE, REG_ETH1_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_ETH1_MODE_3},
    {PAD_TX0_IO00, PADTOP_BANK, REG_ETH1_MODE, REG_ETH1_MODE_MASK, BIT7 | BIT4, PINMUX_FOR_ETH1_MODE_9},
    {PAD_TX0_IO00, PADTOP_BANK, REG_MIPI_TX_MODE, REG_MIPI_TX_MODE_MASK, BIT0, PINMUX_FOR_MIPI_TX_MODE_1},
    {PAD_TX0_IO00, PADTOP_BANK, REG_MIPI_TX_MODE, REG_MIPI_TX_MODE_MASK, BIT1, PINMUX_FOR_MIPI_TX_MODE_2},
    {PAD_TX0_IO00, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT9, PINMUX_FOR_TTL24_MODE_2},
    {PAD_TX0_IO00, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_TTL24_MODE_3},
    {PAD_TX0_IO00, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT10, PINMUX_FOR_TTL24_MODE_4},
    {PAD_TX0_IO00, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT0, PINMUX_FOR_TTL16_MODE_1},
    {PAD_TX0_IO00, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TTL16_MODE_3},
    {PAD_TX0_IO00, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT2, PINMUX_FOR_TTL16_MODE_4},
    {PAD_TX0_IO00, PADTOP_BANK, REG_TTL18_MODE, REG_TTL18_MODE_MASK, BIT4, PINMUX_FOR_TTL18_MODE_1},
    {PAD_TX0_IO00, PADTOP_BANK, REG_RGB8_MODE, REG_RGB8_MODE_MASK, BIT8, PINMUX_FOR_RGB8_MODE_1},
    {PAD_TX0_IO00, PADTOP_BANK, REG_RGB8_MODE, REG_RGB8_MODE_MASK, BIT9, PINMUX_FOR_RGB8_MODE_2},
    {PAD_TX0_IO00, PADTOP_BANK, REG_RGB16_MODE, REG_RGB16_MODE_MASK, BIT12, PINMUX_FOR_RGB16_MODE_1},
    {PAD_TX0_IO00, PADTOP_BANK, REG_LCD_MCU8_MODE, REG_LCD_MCU8_MODE_MASK, BIT0, PINMUX_FOR_LCD_MCU8_MODE_1},
    {PAD_TX0_IO00, PADTOP_BANK, REG_LCD_MCU8_MODE, REG_LCD_MCU8_MODE_MASK, BIT1, PINMUX_FOR_LCD_MCU8_MODE_2},
    {PAD_TX0_IO00, PADTOP_BANK, REG_LCD_MCU8_MODE, REG_LCD_MCU8_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_LCD_MCU8_MODE_3},
    {PAD_TX0_IO00, PADTOP_BANK, REG_LCD_MCU16_MODE, REG_LCD_MCU16_MODE_MASK, BIT2, PINMUX_FOR_LCD_MCU16_MODE_1},
    {PAD_TX0_IO00, PADTOP_BANK, REG_LCD_MCU16_MODE, REG_LCD_MCU16_MODE_MASK, BIT3, PINMUX_FOR_LCD_MCU16_MODE_2},
    {PAD_TX0_IO00, PADTOP_BANK, REG_LCD_MCU16_MODE, REG_LCD_MCU16_MODE_MASK, BIT3 | BIT2, PINMUX_FOR_LCD_MCU16_MODE_3},
    {PAD_TX0_IO00, PADTOP_BANK, REG_LCD_MCU18_MODE, REG_LCD_MCU18_MODE_MASK, BIT4, PINMUX_FOR_LCD_MCU18_MODE_1},
    {PAD_TX0_IO00, PADTOP_BANK, REG_LCD_MCU18_MODE, REG_LCD_MCU18_MODE_MASK, BIT5, PINMUX_FOR_LCD_MCU18_MODE_2},
    {PAD_TX0_IO00, PADTOP_BANK, REG_BT656_OUT_MODE, REG_BT656_OUT_MODE_MASK, BIT4, PINMUX_FOR_BT656_OUT_MODE_1},
    {PAD_TX0_IO00, PADTOP_BANK, REG_BT601_OUT_MODE, REG_BT601_OUT_MODE_MASK, BIT4, PINMUX_FOR_BT601_OUT_MODE_1},
    {PAD_TX0_IO00, PADTOP_BANK, REG_BT601_OUT_MODE, REG_BT601_OUT_MODE_MASK, BIT5, PINMUX_FOR_BT601_OUT_MODE_2},
    {PAD_TX0_IO00, PADTOP_BANK, REG_BT601_OUT_MODE, REG_BT601_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_BT601_OUT_MODE_3},
    {PAD_TX0_IO00, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT0, PINMUX_FOR_BT1120_OUT_MODE_1},
    {PAD_TX0_IO00, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT1, PINMUX_FOR_BT1120_OUT_MODE_2},
    {PAD_TX0_IO00, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT1 | BIT0,
     PINMUX_FOR_BT1120_OUT_MODE_3},
    {PAD_TX0_IO00, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},

    {PAD_TX0_IO01, PADGPIO_BANK, REG_TX0_IO01_GPIO_MODE, REG_TX0_IO01_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_TX0_IO01, PADTOP_BANK, REG_UART1_MODE, REG_UART1_MODE_MASK, BIT6, PINMUX_FOR_UART1_MODE_4},
    {PAD_TX0_IO01, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT3, PINMUX_FOR_ETH_MODE_8},
    {PAD_TX0_IO01, PADTOP_BANK, REG_ETH1_MODE, REG_ETH1_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_ETH1_MODE_3},
    {PAD_TX0_IO01, PADTOP_BANK, REG_ETH1_MODE, REG_ETH1_MODE_MASK, BIT7 | BIT4, PINMUX_FOR_ETH1_MODE_9},
    {PAD_TX0_IO01, PADTOP_BANK, REG_MIPI_TX_MODE, REG_MIPI_TX_MODE_MASK, BIT0, PINMUX_FOR_MIPI_TX_MODE_1},
    {PAD_TX0_IO01, PADTOP_BANK, REG_MIPI_TX_MODE, REG_MIPI_TX_MODE_MASK, BIT1, PINMUX_FOR_MIPI_TX_MODE_2},
    {PAD_TX0_IO01, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT9, PINMUX_FOR_TTL24_MODE_2},
    {PAD_TX0_IO01, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_TTL24_MODE_3},
    {PAD_TX0_IO01, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT10, PINMUX_FOR_TTL24_MODE_4},
    {PAD_TX0_IO01, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT0, PINMUX_FOR_TTL16_MODE_1},
    {PAD_TX0_IO01, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TTL16_MODE_3},
    {PAD_TX0_IO01, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT2, PINMUX_FOR_TTL16_MODE_4},
    {PAD_TX0_IO01, PADTOP_BANK, REG_TTL18_MODE, REG_TTL18_MODE_MASK, BIT4, PINMUX_FOR_TTL18_MODE_1},
    {PAD_TX0_IO01, PADTOP_BANK, REG_RGB8_MODE, REG_RGB8_MODE_MASK, BIT8, PINMUX_FOR_RGB8_MODE_1},
    {PAD_TX0_IO01, PADTOP_BANK, REG_RGB8_MODE, REG_RGB8_MODE_MASK, BIT9, PINMUX_FOR_RGB8_MODE_2},
    {PAD_TX0_IO01, PADTOP_BANK, REG_RGB16_MODE, REG_RGB16_MODE_MASK, BIT12, PINMUX_FOR_RGB16_MODE_1},
    {PAD_TX0_IO01, PADTOP_BANK, REG_LCD_MCU8_MODE, REG_LCD_MCU8_MODE_MASK, BIT0, PINMUX_FOR_LCD_MCU8_MODE_1},
    {PAD_TX0_IO01, PADTOP_BANK, REG_LCD_MCU8_MODE, REG_LCD_MCU8_MODE_MASK, BIT1, PINMUX_FOR_LCD_MCU8_MODE_2},
    {PAD_TX0_IO01, PADTOP_BANK, REG_LCD_MCU8_MODE, REG_LCD_MCU8_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_LCD_MCU8_MODE_3},
    {PAD_TX0_IO01, PADTOP_BANK, REG_LCD_MCU16_MODE, REG_LCD_MCU16_MODE_MASK, BIT2, PINMUX_FOR_LCD_MCU16_MODE_1},
    {PAD_TX0_IO01, PADTOP_BANK, REG_LCD_MCU16_MODE, REG_LCD_MCU16_MODE_MASK, BIT3, PINMUX_FOR_LCD_MCU16_MODE_2},
    {PAD_TX0_IO01, PADTOP_BANK, REG_LCD_MCU16_MODE, REG_LCD_MCU16_MODE_MASK, BIT3 | BIT2, PINMUX_FOR_LCD_MCU16_MODE_3},
    {PAD_TX0_IO01, PADTOP_BANK, REG_LCD_MCU18_MODE, REG_LCD_MCU18_MODE_MASK, BIT4, PINMUX_FOR_LCD_MCU18_MODE_1},
    {PAD_TX0_IO01, PADTOP_BANK, REG_LCD_MCU18_MODE, REG_LCD_MCU18_MODE_MASK, BIT5, PINMUX_FOR_LCD_MCU18_MODE_2},
    {PAD_TX0_IO01, PADTOP_BANK, REG_BT656_OUT_MODE, REG_BT656_OUT_MODE_MASK, BIT4, PINMUX_FOR_BT656_OUT_MODE_1},
    {PAD_TX0_IO01, PADTOP_BANK, REG_BT601_OUT_MODE, REG_BT601_OUT_MODE_MASK, BIT4, PINMUX_FOR_BT601_OUT_MODE_1},
    {PAD_TX0_IO01, PADTOP_BANK, REG_BT601_OUT_MODE, REG_BT601_OUT_MODE_MASK, BIT5, PINMUX_FOR_BT601_OUT_MODE_2},
    {PAD_TX0_IO01, PADTOP_BANK, REG_BT601_OUT_MODE, REG_BT601_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_BT601_OUT_MODE_3},
    {PAD_TX0_IO01, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT0, PINMUX_FOR_BT1120_OUT_MODE_1},
    {PAD_TX0_IO01, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT1, PINMUX_FOR_BT1120_OUT_MODE_2},
    {PAD_TX0_IO01, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT1 | BIT0,
     PINMUX_FOR_BT1120_OUT_MODE_3},
    {PAD_TX0_IO01, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},

    {PAD_TX0_IO02, PADGPIO_BANK, REG_TX0_IO02_GPIO_MODE, REG_TX0_IO02_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_TX0_IO02, PADTOP_BANK, REG_ETH1_MODE, REG_ETH1_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_ETH1_MODE_3},
    {PAD_TX0_IO02, PADTOP_BANK, REG_MIPI_TX_MODE, REG_MIPI_TX_MODE_MASK, BIT0, PINMUX_FOR_MIPI_TX_MODE_1},
    {PAD_TX0_IO02, PADTOP_BANK, REG_MIPI_TX_MODE, REG_MIPI_TX_MODE_MASK, BIT1, PINMUX_FOR_MIPI_TX_MODE_2},
    {PAD_TX0_IO02, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT9, PINMUX_FOR_TTL24_MODE_2},
    {PAD_TX0_IO02, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_TTL24_MODE_3},
    {PAD_TX0_IO02, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT10, PINMUX_FOR_TTL24_MODE_4},
    {PAD_TX0_IO02, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT0, PINMUX_FOR_TTL16_MODE_1},
    {PAD_TX0_IO02, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TTL16_MODE_3},
    {PAD_TX0_IO02, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT2, PINMUX_FOR_TTL16_MODE_4},
    {PAD_TX0_IO02, PADTOP_BANK, REG_TTL18_MODE, REG_TTL18_MODE_MASK, BIT4, PINMUX_FOR_TTL18_MODE_1},
    {PAD_TX0_IO02, PADTOP_BANK, REG_RGB8_MODE, REG_RGB8_MODE_MASK, BIT8, PINMUX_FOR_RGB8_MODE_1},
    {PAD_TX0_IO02, PADTOP_BANK, REG_RGB8_MODE, REG_RGB8_MODE_MASK, BIT9, PINMUX_FOR_RGB8_MODE_2},
    {PAD_TX0_IO02, PADTOP_BANK, REG_RGB16_MODE, REG_RGB16_MODE_MASK, BIT12, PINMUX_FOR_RGB16_MODE_1},
    {PAD_TX0_IO02, PADTOP_BANK, REG_LCD_MCU8_MODE, REG_LCD_MCU8_MODE_MASK, BIT0, PINMUX_FOR_LCD_MCU8_MODE_1},
    {PAD_TX0_IO02, PADTOP_BANK, REG_LCD_MCU8_MODE, REG_LCD_MCU8_MODE_MASK, BIT1, PINMUX_FOR_LCD_MCU8_MODE_2},
    {PAD_TX0_IO02, PADTOP_BANK, REG_LCD_MCU8_MODE, REG_LCD_MCU8_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_LCD_MCU8_MODE_3},
    {PAD_TX0_IO02, PADTOP_BANK, REG_LCD_MCU16_MODE, REG_LCD_MCU16_MODE_MASK, BIT2, PINMUX_FOR_LCD_MCU16_MODE_1},
    {PAD_TX0_IO02, PADTOP_BANK, REG_LCD_MCU16_MODE, REG_LCD_MCU16_MODE_MASK, BIT3, PINMUX_FOR_LCD_MCU16_MODE_2},
    {PAD_TX0_IO02, PADTOP_BANK, REG_LCD_MCU16_MODE, REG_LCD_MCU16_MODE_MASK, BIT3 | BIT2, PINMUX_FOR_LCD_MCU16_MODE_3},
    {PAD_TX0_IO02, PADTOP_BANK, REG_LCD_MCU18_MODE, REG_LCD_MCU18_MODE_MASK, BIT4, PINMUX_FOR_LCD_MCU18_MODE_1},
    {PAD_TX0_IO02, PADTOP_BANK, REG_LCD_MCU18_MODE, REG_LCD_MCU18_MODE_MASK, BIT5, PINMUX_FOR_LCD_MCU18_MODE_2},
    {PAD_TX0_IO02, PADTOP_BANK, REG_BT656_OUT_MODE, REG_BT656_OUT_MODE_MASK, BIT4, PINMUX_FOR_BT656_OUT_MODE_1},
    {PAD_TX0_IO02, PADTOP_BANK, REG_BT601_OUT_MODE, REG_BT601_OUT_MODE_MASK, BIT4, PINMUX_FOR_BT601_OUT_MODE_1},
    {PAD_TX0_IO02, PADTOP_BANK, REG_BT601_OUT_MODE, REG_BT601_OUT_MODE_MASK, BIT5, PINMUX_FOR_BT601_OUT_MODE_2},
    {PAD_TX0_IO02, PADTOP_BANK, REG_BT601_OUT_MODE, REG_BT601_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_BT601_OUT_MODE_3},
    {PAD_TX0_IO02, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT0, PINMUX_FOR_BT1120_OUT_MODE_1},
    {PAD_TX0_IO02, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT1, PINMUX_FOR_BT1120_OUT_MODE_2},
    {PAD_TX0_IO02, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT1 | BIT0,
     PINMUX_FOR_BT1120_OUT_MODE_3},
    {PAD_TX0_IO02, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},

    {PAD_TX0_IO03, PADGPIO_BANK, REG_TX0_IO03_GPIO_MODE, REG_TX0_IO03_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_TX0_IO03, PADTOP_BANK, REG_ETH1_MODE, REG_ETH1_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_ETH1_MODE_3},
    {PAD_TX0_IO03, PADTOP_BANK, REG_MIPI_TX_MODE, REG_MIPI_TX_MODE_MASK, BIT0, PINMUX_FOR_MIPI_TX_MODE_1},
    {PAD_TX0_IO03, PADTOP_BANK, REG_MIPI_TX_MODE, REG_MIPI_TX_MODE_MASK, BIT1, PINMUX_FOR_MIPI_TX_MODE_2},
    {PAD_TX0_IO03, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT9, PINMUX_FOR_TTL24_MODE_2},
    {PAD_TX0_IO03, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_TTL24_MODE_3},
    {PAD_TX0_IO03, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT10, PINMUX_FOR_TTL24_MODE_4},
    {PAD_TX0_IO03, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT0, PINMUX_FOR_TTL16_MODE_1},
    {PAD_TX0_IO03, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TTL16_MODE_3},
    {PAD_TX0_IO03, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT2, PINMUX_FOR_TTL16_MODE_4},
    {PAD_TX0_IO03, PADTOP_BANK, REG_TTL18_MODE, REG_TTL18_MODE_MASK, BIT4, PINMUX_FOR_TTL18_MODE_1},
    {PAD_TX0_IO03, PADTOP_BANK, REG_RGB8_MODE, REG_RGB8_MODE_MASK, BIT8, PINMUX_FOR_RGB8_MODE_1},
    {PAD_TX0_IO03, PADTOP_BANK, REG_RGB8_MODE, REG_RGB8_MODE_MASK, BIT9, PINMUX_FOR_RGB8_MODE_2},
    {PAD_TX0_IO03, PADTOP_BANK, REG_RGB16_MODE, REG_RGB16_MODE_MASK, BIT12, PINMUX_FOR_RGB16_MODE_1},
    {PAD_TX0_IO03, PADTOP_BANK, REG_LCD_MCU8_MODE, REG_LCD_MCU8_MODE_MASK, BIT0, PINMUX_FOR_LCD_MCU8_MODE_1},
    {PAD_TX0_IO03, PADTOP_BANK, REG_LCD_MCU8_MODE, REG_LCD_MCU8_MODE_MASK, BIT1, PINMUX_FOR_LCD_MCU8_MODE_2},
    {PAD_TX0_IO03, PADTOP_BANK, REG_LCD_MCU8_MODE, REG_LCD_MCU8_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_LCD_MCU8_MODE_3},
    {PAD_TX0_IO03, PADTOP_BANK, REG_LCD_MCU16_MODE, REG_LCD_MCU16_MODE_MASK, BIT2, PINMUX_FOR_LCD_MCU16_MODE_1},
    {PAD_TX0_IO03, PADTOP_BANK, REG_LCD_MCU16_MODE, REG_LCD_MCU16_MODE_MASK, BIT3, PINMUX_FOR_LCD_MCU16_MODE_2},
    {PAD_TX0_IO03, PADTOP_BANK, REG_LCD_MCU16_MODE, REG_LCD_MCU16_MODE_MASK, BIT3 | BIT2, PINMUX_FOR_LCD_MCU16_MODE_3},
    {PAD_TX0_IO03, PADTOP_BANK, REG_LCD_MCU18_MODE, REG_LCD_MCU18_MODE_MASK, BIT4, PINMUX_FOR_LCD_MCU18_MODE_1},
    {PAD_TX0_IO03, PADTOP_BANK, REG_LCD_MCU18_MODE, REG_LCD_MCU18_MODE_MASK, BIT5, PINMUX_FOR_LCD_MCU18_MODE_2},
    {PAD_TX0_IO03, PADTOP_BANK, REG_BT656_OUT_MODE, REG_BT656_OUT_MODE_MASK, BIT4, PINMUX_FOR_BT656_OUT_MODE_1},
    {PAD_TX0_IO03, PADTOP_BANK, REG_BT601_OUT_MODE, REG_BT601_OUT_MODE_MASK, BIT4, PINMUX_FOR_BT601_OUT_MODE_1},
    {PAD_TX0_IO03, PADTOP_BANK, REG_BT601_OUT_MODE, REG_BT601_OUT_MODE_MASK, BIT5, PINMUX_FOR_BT601_OUT_MODE_2},
    {PAD_TX0_IO03, PADTOP_BANK, REG_BT601_OUT_MODE, REG_BT601_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_BT601_OUT_MODE_3},
    {PAD_TX0_IO03, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT0, PINMUX_FOR_BT1120_OUT_MODE_1},
    {PAD_TX0_IO03, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT1, PINMUX_FOR_BT1120_OUT_MODE_2},
    {PAD_TX0_IO03, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT1 | BIT0,
     PINMUX_FOR_BT1120_OUT_MODE_3},
    {PAD_TX0_IO03, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},

    {PAD_TX0_IO04, PADGPIO_BANK, REG_TX0_IO04_GPIO_MODE, REG_TX0_IO04_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_TX0_IO04, PADTOP_BANK, REG_SD1_MODE, REG_SD1_MODE_MASK, BIT13 | BIT12, PINMUX_FOR_SD1_MODE_3},
    {PAD_TX0_IO04, PADTOP_BANK, REG_ETH1_MODE, REG_ETH1_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_ETH1_MODE_3},
    {PAD_TX0_IO04, PADTOP_BANK, REG_MIPI_TX_MODE, REG_MIPI_TX_MODE_MASK, BIT0, PINMUX_FOR_MIPI_TX_MODE_1},
    {PAD_TX0_IO04, PADTOP_BANK, REG_MIPI_TX_MODE, REG_MIPI_TX_MODE_MASK, BIT1, PINMUX_FOR_MIPI_TX_MODE_2},
    {PAD_TX0_IO04, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT9, PINMUX_FOR_TTL24_MODE_2},
    {PAD_TX0_IO04, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_TTL24_MODE_3},
    {PAD_TX0_IO04, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT10, PINMUX_FOR_TTL24_MODE_4},
    {PAD_TX0_IO04, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT0, PINMUX_FOR_TTL16_MODE_1},
    {PAD_TX0_IO04, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TTL16_MODE_3},
    {PAD_TX0_IO04, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT2, PINMUX_FOR_TTL16_MODE_4},
    {PAD_TX0_IO04, PADTOP_BANK, REG_TTL18_MODE, REG_TTL18_MODE_MASK, BIT4, PINMUX_FOR_TTL18_MODE_1},
    {PAD_TX0_IO04, PADTOP_BANK, REG_RGB8_MODE, REG_RGB8_MODE_MASK, BIT8, PINMUX_FOR_RGB8_MODE_1},
    {PAD_TX0_IO04, PADTOP_BANK, REG_RGB8_MODE, REG_RGB8_MODE_MASK, BIT9, PINMUX_FOR_RGB8_MODE_2},
    {PAD_TX0_IO04, PADTOP_BANK, REG_RGB16_MODE, REG_RGB16_MODE_MASK, BIT12, PINMUX_FOR_RGB16_MODE_1},
    {PAD_TX0_IO04, PADTOP_BANK, REG_LCD_MCU8_MODE, REG_LCD_MCU8_MODE_MASK, BIT0, PINMUX_FOR_LCD_MCU8_MODE_1},
    {PAD_TX0_IO04, PADTOP_BANK, REG_LCD_MCU8_MODE, REG_LCD_MCU8_MODE_MASK, BIT1, PINMUX_FOR_LCD_MCU8_MODE_2},
    {PAD_TX0_IO04, PADTOP_BANK, REG_LCD_MCU8_MODE, REG_LCD_MCU8_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_LCD_MCU8_MODE_3},
    {PAD_TX0_IO04, PADTOP_BANK, REG_LCD_MCU16_MODE, REG_LCD_MCU16_MODE_MASK, BIT2, PINMUX_FOR_LCD_MCU16_MODE_1},
    {PAD_TX0_IO04, PADTOP_BANK, REG_LCD_MCU16_MODE, REG_LCD_MCU16_MODE_MASK, BIT3, PINMUX_FOR_LCD_MCU16_MODE_2},
    {PAD_TX0_IO04, PADTOP_BANK, REG_LCD_MCU16_MODE, REG_LCD_MCU16_MODE_MASK, BIT3 | BIT2, PINMUX_FOR_LCD_MCU16_MODE_3},
    {PAD_TX0_IO04, PADTOP_BANK, REG_LCD_MCU18_MODE, REG_LCD_MCU18_MODE_MASK, BIT4, PINMUX_FOR_LCD_MCU18_MODE_1},
    {PAD_TX0_IO04, PADTOP_BANK, REG_LCD_MCU18_MODE, REG_LCD_MCU18_MODE_MASK, BIT5, PINMUX_FOR_LCD_MCU18_MODE_2},
    {PAD_TX0_IO04, PADTOP_BANK, REG_BT656_OUT_MODE, REG_BT656_OUT_MODE_MASK, BIT4, PINMUX_FOR_BT656_OUT_MODE_1},
    {PAD_TX0_IO04, PADTOP_BANK, REG_BT601_OUT_MODE, REG_BT601_OUT_MODE_MASK, BIT4, PINMUX_FOR_BT601_OUT_MODE_1},
    {PAD_TX0_IO04, PADTOP_BANK, REG_BT601_OUT_MODE, REG_BT601_OUT_MODE_MASK, BIT5, PINMUX_FOR_BT601_OUT_MODE_2},
    {PAD_TX0_IO04, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT0, PINMUX_FOR_BT1120_OUT_MODE_1},
    {PAD_TX0_IO04, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT1, PINMUX_FOR_BT1120_OUT_MODE_2},
    {PAD_TX0_IO04, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT1 | BIT0,
     PINMUX_FOR_BT1120_OUT_MODE_3},
    {PAD_TX0_IO04, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},

    {PAD_TX0_IO05, PADGPIO_BANK, REG_TX0_IO05_GPIO_MODE, REG_TX0_IO05_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_TX0_IO05, PADTOP_BANK, REG_SD1_MODE, REG_SD1_MODE_MASK, BIT13 | BIT12, PINMUX_FOR_SD1_MODE_3},
    {PAD_TX0_IO05, PADTOP_BANK, REG_ETH1_MODE, REG_ETH1_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_ETH1_MODE_3},
    {PAD_TX0_IO05, PADTOP_BANK, REG_MIPI_TX_MODE, REG_MIPI_TX_MODE_MASK, BIT0, PINMUX_FOR_MIPI_TX_MODE_1},
    {PAD_TX0_IO05, PADTOP_BANK, REG_MIPI_TX_MODE, REG_MIPI_TX_MODE_MASK, BIT1, PINMUX_FOR_MIPI_TX_MODE_2},
    {PAD_TX0_IO05, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT9, PINMUX_FOR_TTL24_MODE_2},
    {PAD_TX0_IO05, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_TTL24_MODE_3},
    {PAD_TX0_IO05, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT10, PINMUX_FOR_TTL24_MODE_4},
    {PAD_TX0_IO05, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT0, PINMUX_FOR_TTL16_MODE_1},
    {PAD_TX0_IO05, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TTL16_MODE_3},
    {PAD_TX0_IO05, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT2, PINMUX_FOR_TTL16_MODE_4},
    {PAD_TX0_IO05, PADTOP_BANK, REG_TTL18_MODE, REG_TTL18_MODE_MASK, BIT4, PINMUX_FOR_TTL18_MODE_1},
    {PAD_TX0_IO05, PADTOP_BANK, REG_RGB8_MODE, REG_RGB8_MODE_MASK, BIT8, PINMUX_FOR_RGB8_MODE_1},
    {PAD_TX0_IO05, PADTOP_BANK, REG_RGB8_MODE, REG_RGB8_MODE_MASK, BIT9, PINMUX_FOR_RGB8_MODE_2},
    {PAD_TX0_IO05, PADTOP_BANK, REG_RGB16_MODE, REG_RGB16_MODE_MASK, BIT12, PINMUX_FOR_RGB16_MODE_1},
    {PAD_TX0_IO05, PADTOP_BANK, REG_LCD_MCU8_MODE, REG_LCD_MCU8_MODE_MASK, BIT0, PINMUX_FOR_LCD_MCU8_MODE_1},
    {PAD_TX0_IO05, PADTOP_BANK, REG_LCD_MCU8_MODE, REG_LCD_MCU8_MODE_MASK, BIT1, PINMUX_FOR_LCD_MCU8_MODE_2},
    {PAD_TX0_IO05, PADTOP_BANK, REG_LCD_MCU8_MODE, REG_LCD_MCU8_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_LCD_MCU8_MODE_3},
    {PAD_TX0_IO05, PADTOP_BANK, REG_LCD_MCU16_MODE, REG_LCD_MCU16_MODE_MASK, BIT2, PINMUX_FOR_LCD_MCU16_MODE_1},
    {PAD_TX0_IO05, PADTOP_BANK, REG_LCD_MCU16_MODE, REG_LCD_MCU16_MODE_MASK, BIT3, PINMUX_FOR_LCD_MCU16_MODE_2},
    {PAD_TX0_IO05, PADTOP_BANK, REG_LCD_MCU16_MODE, REG_LCD_MCU16_MODE_MASK, BIT3 | BIT2, PINMUX_FOR_LCD_MCU16_MODE_3},
    {PAD_TX0_IO05, PADTOP_BANK, REG_LCD_MCU18_MODE, REG_LCD_MCU18_MODE_MASK, BIT4, PINMUX_FOR_LCD_MCU18_MODE_1},
    {PAD_TX0_IO05, PADTOP_BANK, REG_LCD_MCU18_MODE, REG_LCD_MCU18_MODE_MASK, BIT5, PINMUX_FOR_LCD_MCU18_MODE_2},
    {PAD_TX0_IO05, PADTOP_BANK, REG_BT656_OUT_MODE, REG_BT656_OUT_MODE_MASK, BIT4, PINMUX_FOR_BT656_OUT_MODE_1},
    {PAD_TX0_IO05, PADTOP_BANK, REG_BT601_OUT_MODE, REG_BT601_OUT_MODE_MASK, BIT4, PINMUX_FOR_BT601_OUT_MODE_1},
    {PAD_TX0_IO05, PADTOP_BANK, REG_BT601_OUT_MODE, REG_BT601_OUT_MODE_MASK, BIT5, PINMUX_FOR_BT601_OUT_MODE_2},
    {PAD_TX0_IO05, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT0, PINMUX_FOR_BT1120_OUT_MODE_1},
    {PAD_TX0_IO05, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT1, PINMUX_FOR_BT1120_OUT_MODE_2},
    {PAD_TX0_IO05, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT1 | BIT0,
     PINMUX_FOR_BT1120_OUT_MODE_3},
    {PAD_TX0_IO05, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},

    {PAD_TX0_IO06, PADGPIO_BANK, REG_TX0_IO06_GPIO_MODE, REG_TX0_IO06_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_TX0_IO06, PADTOP_BANK, REG_I2C0_MODE, REG_I2C0_MODE_MASK, BIT2, PINMUX_FOR_I2C0_MODE_4},
    {PAD_TX0_IO06, PADTOP_BANK, REG_SPI2_MODE, REG_SPI2_MODE_MASK, BIT9, PINMUX_FOR_SPI2_MODE_2},
    {PAD_TX0_IO06, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT10 | BIT9, PINMUX_FOR_FUART_MODE_6},
    {PAD_TX0_IO06, PADTOP_BANK, REG_UART3_MODE, REG_UART3_MODE_MASK, BIT14, PINMUX_FOR_UART3_MODE_4},
    {PAD_TX0_IO06, PADTOP_BANK, REG_SD1_MODE, REG_SD1_MODE_MASK, BIT13 | BIT12, PINMUX_FOR_SD1_MODE_3},
    {PAD_TX0_IO06, PADTOP_BANK, REG_PWM6_MODE, REG_PWM6_MODE_MASK, BIT10 | BIT8, PINMUX_FOR_PWM6_MODE_5},
    {PAD_TX0_IO06, PADTOP_BANK, REG_ETH1_MODE, REG_ETH1_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_ETH1_MODE_3},
    {PAD_TX0_IO06, PADTOP_BANK, REG_DMIC_4CH_MODE, REG_DMIC_4CH_MODE_MASK, BIT2 | BIT1, PINMUX_FOR_DMIC_4CH_MODE_6},
    {PAD_TX0_IO06, PADTOP_BANK, REG_MIPI_TX_MODE, REG_MIPI_TX_MODE_MASK, BIT0, PINMUX_FOR_MIPI_TX_MODE_1},
    {PAD_TX0_IO06, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT9, PINMUX_FOR_TTL24_MODE_2},
    {PAD_TX0_IO06, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_TTL24_MODE_3},
    {PAD_TX0_IO06, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT10, PINMUX_FOR_TTL24_MODE_4},
    {PAD_TX0_IO06, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT0, PINMUX_FOR_TTL16_MODE_1},
    {PAD_TX0_IO06, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TTL16_MODE_3},
    {PAD_TX0_IO06, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT2, PINMUX_FOR_TTL16_MODE_4},
    {PAD_TX0_IO06, PADTOP_BANK, REG_TTL18_MODE, REG_TTL18_MODE_MASK, BIT4, PINMUX_FOR_TTL18_MODE_1},
    {PAD_TX0_IO06, PADTOP_BANK, REG_RGB8_MODE, REG_RGB8_MODE_MASK, BIT8, PINMUX_FOR_RGB8_MODE_1},
    {PAD_TX0_IO06, PADTOP_BANK, REG_RGB8_MODE, REG_RGB8_MODE_MASK, BIT9, PINMUX_FOR_RGB8_MODE_2},
    {PAD_TX0_IO06, PADTOP_BANK, REG_RGB16_MODE, REG_RGB16_MODE_MASK, BIT12, PINMUX_FOR_RGB16_MODE_1},
    {PAD_TX0_IO06, PADTOP_BANK, REG_LCD_MCU8_MODE, REG_LCD_MCU8_MODE_MASK, BIT0, PINMUX_FOR_LCD_MCU8_MODE_1},
    {PAD_TX0_IO06, PADTOP_BANK, REG_LCD_MCU8_MODE, REG_LCD_MCU8_MODE_MASK, BIT1, PINMUX_FOR_LCD_MCU8_MODE_2},
    {PAD_TX0_IO06, PADTOP_BANK, REG_LCD_MCU8_MODE, REG_LCD_MCU8_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_LCD_MCU8_MODE_3},
    {PAD_TX0_IO06, PADTOP_BANK, REG_LCD_MCU16_MODE, REG_LCD_MCU16_MODE_MASK, BIT2, PINMUX_FOR_LCD_MCU16_MODE_1},
    {PAD_TX0_IO06, PADTOP_BANK, REG_LCD_MCU16_MODE, REG_LCD_MCU16_MODE_MASK, BIT3, PINMUX_FOR_LCD_MCU16_MODE_2},
    {PAD_TX0_IO06, PADTOP_BANK, REG_LCD_MCU16_MODE, REG_LCD_MCU16_MODE_MASK, BIT3 | BIT2, PINMUX_FOR_LCD_MCU16_MODE_3},
    {PAD_TX0_IO06, PADTOP_BANK, REG_LCD_MCU18_MODE, REG_LCD_MCU18_MODE_MASK, BIT4, PINMUX_FOR_LCD_MCU18_MODE_1},
    {PAD_TX0_IO06, PADTOP_BANK, REG_LCD_MCU18_MODE, REG_LCD_MCU18_MODE_MASK, BIT5, PINMUX_FOR_LCD_MCU18_MODE_2},
    {PAD_TX0_IO06, PADTOP_BANK, REG_BT656_OUT_MODE, REG_BT656_OUT_MODE_MASK, BIT4, PINMUX_FOR_BT656_OUT_MODE_1},
    {PAD_TX0_IO06, PADTOP_BANK, REG_BT601_OUT_MODE, REG_BT601_OUT_MODE_MASK, BIT4, PINMUX_FOR_BT601_OUT_MODE_1},
    {PAD_TX0_IO06, PADTOP_BANK, REG_BT601_OUT_MODE, REG_BT601_OUT_MODE_MASK, BIT5, PINMUX_FOR_BT601_OUT_MODE_2},
    {PAD_TX0_IO06, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT0, PINMUX_FOR_BT1120_OUT_MODE_1},
    {PAD_TX0_IO06, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT1, PINMUX_FOR_BT1120_OUT_MODE_2},
    {PAD_TX0_IO06, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT1 | BIT0,
     PINMUX_FOR_BT1120_OUT_MODE_3},
    {PAD_TX0_IO06, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},

    {PAD_TX0_IO07, PADGPIO_BANK, REG_TX0_IO07_GPIO_MODE, REG_TX0_IO07_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_TX0_IO07, PADTOP_BANK, REG_I2C0_MODE, REG_I2C0_MODE_MASK, BIT2, PINMUX_FOR_I2C0_MODE_4},
    {PAD_TX0_IO07, PADTOP_BANK, REG_SPI2_MODE, REG_SPI2_MODE_MASK, BIT9, PINMUX_FOR_SPI2_MODE_2},
    {PAD_TX0_IO07, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT10 | BIT9, PINMUX_FOR_FUART_MODE_6},
    {PAD_TX0_IO07, PADTOP_BANK, REG_UART3_MODE, REG_UART3_MODE_MASK, BIT14, PINMUX_FOR_UART3_MODE_4},
    {PAD_TX0_IO07, PADTOP_BANK, REG_SD1_MODE, REG_SD1_MODE_MASK, BIT13 | BIT12, PINMUX_FOR_SD1_MODE_3},
    {PAD_TX0_IO07, PADTOP_BANK, REG_PWM7_MODE, REG_PWM7_MODE_MASK, BIT14 | BIT12, PINMUX_FOR_PWM7_MODE_5},
    {PAD_TX0_IO07, PADTOP_BANK, REG_ETH1_MODE, REG_ETH1_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_ETH1_MODE_3},
    {PAD_TX0_IO07, PADTOP_BANK, REG_DMIC_4CH_MODE, REG_DMIC_4CH_MODE_MASK, BIT2 | BIT1, PINMUX_FOR_DMIC_4CH_MODE_6},
    {PAD_TX0_IO07, PADTOP_BANK, REG_MIPI_TX_MODE, REG_MIPI_TX_MODE_MASK, BIT0, PINMUX_FOR_MIPI_TX_MODE_1},
    {PAD_TX0_IO07, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT9, PINMUX_FOR_TTL24_MODE_2},
    {PAD_TX0_IO07, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_TTL24_MODE_3},
    {PAD_TX0_IO07, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT10, PINMUX_FOR_TTL24_MODE_4},
    {PAD_TX0_IO07, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT0, PINMUX_FOR_TTL16_MODE_1},
    {PAD_TX0_IO07, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TTL16_MODE_3},
    {PAD_TX0_IO07, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT2, PINMUX_FOR_TTL16_MODE_4},
    {PAD_TX0_IO07, PADTOP_BANK, REG_TTL18_MODE, REG_TTL18_MODE_MASK, BIT4, PINMUX_FOR_TTL18_MODE_1},
    {PAD_TX0_IO07, PADTOP_BANK, REG_RGB8_MODE, REG_RGB8_MODE_MASK, BIT8, PINMUX_FOR_RGB8_MODE_1},
    {PAD_TX0_IO07, PADTOP_BANK, REG_RGB8_MODE, REG_RGB8_MODE_MASK, BIT9, PINMUX_FOR_RGB8_MODE_2},
    {PAD_TX0_IO07, PADTOP_BANK, REG_RGB16_MODE, REG_RGB16_MODE_MASK, BIT12, PINMUX_FOR_RGB16_MODE_1},
    {PAD_TX0_IO07, PADTOP_BANK, REG_LCD_MCU8_MODE, REG_LCD_MCU8_MODE_MASK, BIT0, PINMUX_FOR_LCD_MCU8_MODE_1},
    {PAD_TX0_IO07, PADTOP_BANK, REG_LCD_MCU8_MODE, REG_LCD_MCU8_MODE_MASK, BIT1, PINMUX_FOR_LCD_MCU8_MODE_2},
    {PAD_TX0_IO07, PADTOP_BANK, REG_LCD_MCU8_MODE, REG_LCD_MCU8_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_LCD_MCU8_MODE_3},
    {PAD_TX0_IO07, PADTOP_BANK, REG_LCD_MCU16_MODE, REG_LCD_MCU16_MODE_MASK, BIT2, PINMUX_FOR_LCD_MCU16_MODE_1},
    {PAD_TX0_IO07, PADTOP_BANK, REG_LCD_MCU16_MODE, REG_LCD_MCU16_MODE_MASK, BIT3, PINMUX_FOR_LCD_MCU16_MODE_2},
    {PAD_TX0_IO07, PADTOP_BANK, REG_LCD_MCU16_MODE, REG_LCD_MCU16_MODE_MASK, BIT3 | BIT2, PINMUX_FOR_LCD_MCU16_MODE_3},
    {PAD_TX0_IO07, PADTOP_BANK, REG_LCD_MCU18_MODE, REG_LCD_MCU18_MODE_MASK, BIT4, PINMUX_FOR_LCD_MCU18_MODE_1},
    {PAD_TX0_IO07, PADTOP_BANK, REG_LCD_MCU18_MODE, REG_LCD_MCU18_MODE_MASK, BIT5, PINMUX_FOR_LCD_MCU18_MODE_2},
    {PAD_TX0_IO07, PADTOP_BANK, REG_BT656_OUT_MODE, REG_BT656_OUT_MODE_MASK, BIT4, PINMUX_FOR_BT656_OUT_MODE_1},
    {PAD_TX0_IO07, PADTOP_BANK, REG_BT601_OUT_MODE, REG_BT601_OUT_MODE_MASK, BIT4, PINMUX_FOR_BT601_OUT_MODE_1},
    {PAD_TX0_IO07, PADTOP_BANK, REG_BT601_OUT_MODE, REG_BT601_OUT_MODE_MASK, BIT5, PINMUX_FOR_BT601_OUT_MODE_2},
    {PAD_TX0_IO07, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT0, PINMUX_FOR_BT1120_OUT_MODE_1},
    {PAD_TX0_IO07, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT1, PINMUX_FOR_BT1120_OUT_MODE_2},
    {PAD_TX0_IO07, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT1 | BIT0,
     PINMUX_FOR_BT1120_OUT_MODE_3},
    {PAD_TX0_IO07, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},

    {PAD_TX0_IO08, PADGPIO_BANK, REG_TX0_IO08_GPIO_MODE, REG_TX0_IO08_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_TX0_IO08, PADTOP_BANK, REG_I2C5_MODE, REG_I2C5_MODE_MASK, BIT10, PINMUX_FOR_I2C5_MODE_4},
    {PAD_TX0_IO08, PADTOP_BANK, REG_SPI2_MODE, REG_SPI2_MODE_MASK, BIT9, PINMUX_FOR_SPI2_MODE_2},
    {PAD_TX0_IO08, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT10 | BIT9, PINMUX_FOR_FUART_MODE_6},
    {PAD_TX0_IO08, PADTOP_BANK, REG_UART2_MODE, REG_UART2_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_UART2_MODE_3},
    {PAD_TX0_IO08, PADTOP_BANK, REG_SD1_MODE, REG_SD1_MODE_MASK, BIT13 | BIT12, PINMUX_FOR_SD1_MODE_3},
    {PAD_TX0_IO08, PADTOP_BANK, REG_PWM8_MODE, REG_PWM8_MODE_MASK, BIT2, PINMUX_FOR_PWM8_MODE_4},
    {PAD_TX0_IO08, PADTOP_BANK, REG_ETH1_MODE, REG_ETH1_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_ETH1_MODE_3},
    {PAD_TX0_IO08, PADTOP_BANK, REG_DMIC_4CH_MODE, REG_DMIC_4CH_MODE_MASK, BIT2 | BIT1, PINMUX_FOR_DMIC_4CH_MODE_6},
    {PAD_TX0_IO08, PADTOP_BANK, REG_MIPI_TX_MODE, REG_MIPI_TX_MODE_MASK, BIT0, PINMUX_FOR_MIPI_TX_MODE_1},
    {PAD_TX0_IO08, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT9, PINMUX_FOR_TTL24_MODE_2},
    {PAD_TX0_IO08, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_TTL24_MODE_3},
    {PAD_TX0_IO08, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT10, PINMUX_FOR_TTL24_MODE_4},
    {PAD_TX0_IO08, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT0, PINMUX_FOR_TTL16_MODE_1},
    {PAD_TX0_IO08, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TTL16_MODE_3},
    {PAD_TX0_IO08, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT2, PINMUX_FOR_TTL16_MODE_4},
    {PAD_TX0_IO08, PADTOP_BANK, REG_TTL18_MODE, REG_TTL18_MODE_MASK, BIT4, PINMUX_FOR_TTL18_MODE_1},
    {PAD_TX0_IO08, PADTOP_BANK, REG_RGB16_MODE, REG_RGB16_MODE_MASK, BIT12, PINMUX_FOR_RGB16_MODE_1},
    {PAD_TX0_IO08, PADTOP_BANK, REG_LCD_MCU16_MODE, REG_LCD_MCU16_MODE_MASK, BIT2, PINMUX_FOR_LCD_MCU16_MODE_1},
    {PAD_TX0_IO08, PADTOP_BANK, REG_LCD_MCU16_MODE, REG_LCD_MCU16_MODE_MASK, BIT3, PINMUX_FOR_LCD_MCU16_MODE_2},
    {PAD_TX0_IO08, PADTOP_BANK, REG_LCD_MCU16_MODE, REG_LCD_MCU16_MODE_MASK, BIT3 | BIT2, PINMUX_FOR_LCD_MCU16_MODE_3},
    {PAD_TX0_IO08, PADTOP_BANK, REG_LCD_MCU18_MODE, REG_LCD_MCU18_MODE_MASK, BIT4, PINMUX_FOR_LCD_MCU18_MODE_1},
    {PAD_TX0_IO08, PADTOP_BANK, REG_LCD_MCU18_MODE, REG_LCD_MCU18_MODE_MASK, BIT5, PINMUX_FOR_LCD_MCU18_MODE_2},
    {PAD_TX0_IO08, PADTOP_BANK, REG_BT656_OUT_MODE, REG_BT656_OUT_MODE_MASK, BIT4, PINMUX_FOR_BT656_OUT_MODE_1},
    {PAD_TX0_IO08, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT0, PINMUX_FOR_BT1120_OUT_MODE_1},
    {PAD_TX0_IO08, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT1 | BIT0,
     PINMUX_FOR_BT1120_OUT_MODE_3},
    {PAD_TX0_IO08, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},

    {PAD_TX0_IO09, PADGPIO_BANK, REG_TX0_IO09_GPIO_MODE, REG_TX0_IO09_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_TX0_IO09, PADTOP_BANK, REG_I2C5_MODE, REG_I2C5_MODE_MASK, BIT10, PINMUX_FOR_I2C5_MODE_4},
    {PAD_TX0_IO09, PADTOP_BANK, REG_SPI2_MODE, REG_SPI2_MODE_MASK, BIT9, PINMUX_FOR_SPI2_MODE_2},
    {PAD_TX0_IO09, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT10 | BIT9, PINMUX_FOR_FUART_MODE_6},
    {PAD_TX0_IO09, PADTOP_BANK, REG_UART2_MODE, REG_UART2_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_UART2_MODE_3},
    {PAD_TX0_IO09, PADTOP_BANK, REG_SD1_MODE, REG_SD1_MODE_MASK, BIT13 | BIT12, PINMUX_FOR_SD1_MODE_3},
    {PAD_TX0_IO09, PADTOP_BANK, REG_PWM9_MODE, REG_PWM9_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_PWM9_MODE_3},
    {PAD_TX0_IO09, PADTOP_BANK, REG_MIPI_TX_MODE, REG_MIPI_TX_MODE_MASK, BIT0, PINMUX_FOR_MIPI_TX_MODE_1},
    {PAD_TX0_IO09, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT9, PINMUX_FOR_TTL24_MODE_2},
    {PAD_TX0_IO09, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_TTL24_MODE_3},
    {PAD_TX0_IO09, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT10, PINMUX_FOR_TTL24_MODE_4},
    {PAD_TX0_IO09, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT0, PINMUX_FOR_TTL16_MODE_1},
    {PAD_TX0_IO09, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TTL16_MODE_3},
    {PAD_TX0_IO09, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT2, PINMUX_FOR_TTL16_MODE_4},
    {PAD_TX0_IO09, PADTOP_BANK, REG_TTL18_MODE, REG_TTL18_MODE_MASK, BIT4, PINMUX_FOR_TTL18_MODE_1},
    {PAD_TX0_IO09, PADTOP_BANK, REG_RGB16_MODE, REG_RGB16_MODE_MASK, BIT12, PINMUX_FOR_RGB16_MODE_1},
    {PAD_TX0_IO09, PADTOP_BANK, REG_LCD_MCU16_MODE, REG_LCD_MCU16_MODE_MASK, BIT2, PINMUX_FOR_LCD_MCU16_MODE_1},
    {PAD_TX0_IO09, PADTOP_BANK, REG_LCD_MCU16_MODE, REG_LCD_MCU16_MODE_MASK, BIT3, PINMUX_FOR_LCD_MCU16_MODE_2},
    {PAD_TX0_IO09, PADTOP_BANK, REG_LCD_MCU16_MODE, REG_LCD_MCU16_MODE_MASK, BIT3 | BIT2, PINMUX_FOR_LCD_MCU16_MODE_3},
    {PAD_TX0_IO09, PADTOP_BANK, REG_LCD_MCU18_MODE, REG_LCD_MCU18_MODE_MASK, BIT4, PINMUX_FOR_LCD_MCU18_MODE_1},
    {PAD_TX0_IO09, PADTOP_BANK, REG_LCD_MCU18_MODE, REG_LCD_MCU18_MODE_MASK, BIT5, PINMUX_FOR_LCD_MCU18_MODE_2},
    {PAD_TX0_IO09, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT1 | BIT0,
     PINMUX_FOR_BT1120_OUT_MODE_3},
    {PAD_TX0_IO09, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},

    {PAD_TTL0, PADGPIO_BANK, REG_TTL0_GPIO_MODE, REG_TTL0_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_TTL0, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_TTL0, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT1, PINMUX_FOR_TTL16_MODE_2},
    {PAD_TTL0, PADTOP_BANK, REG_TTL18_MODE, REG_TTL18_MODE_MASK, BIT5, PINMUX_FOR_TTL18_MODE_2},
    {PAD_TTL0, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},

    {PAD_TTL1, PADGPIO_BANK, REG_TTL1_GPIO_MODE, REG_TTL1_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_TTL1, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_TTL1, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT1, PINMUX_FOR_TTL16_MODE_2},
    {PAD_TTL1, PADTOP_BANK, REG_TTL18_MODE, REG_TTL18_MODE_MASK, BIT5, PINMUX_FOR_TTL18_MODE_2},
    {PAD_TTL1, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},

    {PAD_TTL2, PADGPIO_BANK, REG_TTL2_GPIO_MODE, REG_TTL2_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_TTL2, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_TTL2, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT1, PINMUX_FOR_TTL16_MODE_2},
    {PAD_TTL2, PADTOP_BANK, REG_TTL18_MODE, REG_TTL18_MODE_MASK, BIT5, PINMUX_FOR_TTL18_MODE_2},

    {PAD_TTL3, PADGPIO_BANK, REG_TTL3_GPIO_MODE, REG_TTL3_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_TTL3, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_TTL3, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT1, PINMUX_FOR_TTL16_MODE_2},
    {PAD_TTL3, PADTOP_BANK, REG_TTL18_MODE, REG_TTL18_MODE_MASK, BIT5, PINMUX_FOR_TTL18_MODE_2},

    {PAD_TTL4, PADGPIO_BANK, REG_TTL4_GPIO_MODE, REG_TTL4_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_TTL4, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_TTL4, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT1, PINMUX_FOR_TTL16_MODE_2},
    {PAD_TTL4, PADTOP_BANK, REG_TTL18_MODE, REG_TTL18_MODE_MASK, BIT5, PINMUX_FOR_TTL18_MODE_2},

    {PAD_TTL5, PADGPIO_BANK, REG_TTL5_GPIO_MODE, REG_TTL5_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_TTL5, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_TTL5, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT1, PINMUX_FOR_TTL16_MODE_2},
    {PAD_TTL5, PADTOP_BANK, REG_TTL18_MODE, REG_TTL18_MODE_MASK, BIT5, PINMUX_FOR_TTL18_MODE_2},

    {PAD_TTL6, PADGPIO_BANK, REG_TTL6_GPIO_MODE, REG_TTL6_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_TTL6, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_TTL6, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT1, PINMUX_FOR_TTL16_MODE_2},
    {PAD_TTL6, PADTOP_BANK, REG_TTL18_MODE, REG_TTL18_MODE_MASK, BIT5, PINMUX_FOR_TTL18_MODE_2},
    {PAD_TTL6, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT2 | BIT1, PINMUX_FOR_TTL16_MODE_6},

    {PAD_TTL7, PADGPIO_BANK, REG_TTL7_GPIO_MODE, REG_TTL7_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_TTL7, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_TTL7, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT1, PINMUX_FOR_TTL16_MODE_2},
    {PAD_TTL7, PADTOP_BANK, REG_TTL18_MODE, REG_TTL18_MODE_MASK, BIT5, PINMUX_FOR_TTL18_MODE_2},
    {PAD_TTL7, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT2 | BIT1, PINMUX_FOR_TTL16_MODE_6},

    {PAD_TTL8, PADGPIO_BANK, REG_TTL8_GPIO_MODE, REG_TTL8_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_TTL8, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_TTL8, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT1, PINMUX_FOR_TTL16_MODE_2},
    {PAD_TTL8, PADTOP_BANK, REG_TTL18_MODE, REG_TTL18_MODE_MASK, BIT5, PINMUX_FOR_TTL18_MODE_2},
    {PAD_TTL8, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT2 | BIT1, PINMUX_FOR_TTL16_MODE_6},

    {PAD_TTL9, PADGPIO_BANK, REG_TTL9_GPIO_MODE, REG_TTL9_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_TTL9, PADTOP_BANK, REG_SPI0_MODE, REG_SPI0_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_SPI0_MODE_3},
    {PAD_TTL9, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT10 | BIT9 | BIT8, PINMUX_FOR_FUART_MODE_7},
    {PAD_TTL9, PADTOP_BANK, REG_SD1_MODE, REG_SD1_MODE_MASK, BIT14, PINMUX_FOR_SD1_MODE_4},
    {PAD_TTL9, PADTOP_BANK, REG_PWM0_MODE, REG_PWM0_MODE_MASK, BIT2, PINMUX_FOR_PWM0_MODE_4},
    {PAD_TTL9, PADTOP_BANK, REG_I2S_RX_MODE, REG_I2S_RX_MODE_MASK, BIT6, PINMUX_FOR_I2S_RX_MODE_4},
    {PAD_TTL9, PADTOP_BANK, REG_I2S_RX_MODE, REG_I2S_RX_MODE_MASK, BIT7 | BIT4, PINMUX_FOR_I2S_RX_MODE_9},
    {PAD_TTL9, PADTOP_BANK, REG_I2S_RX_MODE, REG_I2S_RX_MODE_MASK, BIT7 | BIT5, PINMUX_FOR_I2S_RX_MODE_10},
    {PAD_TTL9, PADTOP_BANK, REG_I2S_TX_MODE, REG_I2S_TX_MODE_MASK, BIT10 | BIT9 | BIT8, PINMUX_FOR_I2S_TX_MODE_7},
    {PAD_TTL9, PADTOP_BANK, REG_I2S_RXTX_MODE, REG_I2S_RXTX_MODE_MASK, BIT14, PINMUX_FOR_I2S_RXTX_MODE_4},
    {PAD_TTL9, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_TTL9, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT1, PINMUX_FOR_TTL16_MODE_2},
    {PAD_TTL9, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TTL16_MODE_3},
    {PAD_TTL9, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT2, PINMUX_FOR_TTL16_MODE_4},
    {PAD_TTL9, PADTOP_BANK, REG_TTL18_MODE, REG_TTL18_MODE_MASK, BIT5, PINMUX_FOR_TTL18_MODE_2},
    {PAD_TTL9, PADTOP_BANK, REG_LCD_MCU8_MODE, REG_LCD_MCU8_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_LCD_MCU8_MODE_3},
    {PAD_TTL9, PADTOP_BANK, REG_LCD_MCU16_MODE, REG_LCD_MCU16_MODE_MASK, BIT3 | BIT2, PINMUX_FOR_LCD_MCU16_MODE_3},
    {PAD_TTL9, PADTOP_BANK, REG_BT656_OUT_MODE, REG_BT656_OUT_MODE_MASK, BIT5, PINMUX_FOR_BT656_OUT_MODE_2},
    {PAD_TTL9, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_BT1120_OUT_MODE_3},
    {PAD_TTL9, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT2 | BIT1, PINMUX_FOR_TTL16_MODE_6},

    {PAD_TTL10, PADGPIO_BANK, REG_TTL10_GPIO_MODE, REG_TTL10_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_TTL10, PADTOP_BANK, REG_SPI0_MODE, REG_SPI0_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_SPI0_MODE_3},
    {PAD_TTL10, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT10 | BIT9 | BIT8, PINMUX_FOR_FUART_MODE_7},
    {PAD_TTL10, PADTOP_BANK, REG_SD1_MODE, REG_SD1_MODE_MASK, BIT14, PINMUX_FOR_SD1_MODE_4},
    {PAD_TTL10, PADTOP_BANK, REG_PWM1_MODE, REG_PWM1_MODE_MASK, BIT6, PINMUX_FOR_PWM1_MODE_4},
    {PAD_TTL10, PADTOP_BANK, REG_I2S_MCK_MODE, REG_I2S_MCK_MODE_MASK, BIT2, PINMUX_FOR_I2S_MCK_MODE_4},
    {PAD_TTL10, PADTOP_BANK, REG_I2S_RX_MODE, REG_I2S_RX_MODE_MASK, BIT7 | BIT4, PINMUX_FOR_I2S_RX_MODE_9},
    {PAD_TTL10, PADTOP_BANK, REG_I2S_RX_MODE, REG_I2S_RX_MODE_MASK, BIT7 | BIT5, PINMUX_FOR_I2S_RX_MODE_10},
    {PAD_TTL10, PADTOP_BANK, REG_I2S_TX_MODE, REG_I2S_TX_MODE_MASK, BIT10 | BIT9 | BIT8, PINMUX_FOR_I2S_TX_MODE_7},
    {PAD_TTL10, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_TTL10, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT9, PINMUX_FOR_TTL24_MODE_2},
    {PAD_TTL10, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT1, PINMUX_FOR_TTL16_MODE_2},
    {PAD_TTL10, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TTL16_MODE_3},
    {PAD_TTL10, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT2, PINMUX_FOR_TTL16_MODE_4},
    {PAD_TTL10, PADTOP_BANK, REG_TTL18_MODE, REG_TTL18_MODE_MASK, BIT5, PINMUX_FOR_TTL18_MODE_2},
    {PAD_TTL10, PADTOP_BANK, REG_LCD_MCU8_MODE, REG_LCD_MCU8_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_LCD_MCU8_MODE_3},
    {PAD_TTL10, PADTOP_BANK, REG_LCD_MCU16_MODE, REG_LCD_MCU16_MODE_MASK, BIT3 | BIT2, PINMUX_FOR_LCD_MCU16_MODE_3},
    {PAD_TTL10, PADTOP_BANK, REG_BT656_OUT_MODE, REG_BT656_OUT_MODE_MASK, BIT5, PINMUX_FOR_BT656_OUT_MODE_2},
    {PAD_TTL10, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_BT1120_OUT_MODE_3},
    {PAD_TTL10, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT2 | BIT1, PINMUX_FOR_TTL16_MODE_6},

    {PAD_TTL11, PADGPIO_BANK, REG_TTL11_GPIO_MODE, REG_TTL11_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_TTL11, PADTOP_BANK, REG_EJ_MODE, REG_EJ_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_EJ_MODE_6},
    {PAD_TTL11, PADTOP_BANK, REG_DLA_EJ_MODE, REG_DLA_EJ_MODE_MASK, BIT2 | BIT1, PINMUX_FOR_DLA_EJ_MODE_6},
    {PAD_TTL11, PADTOP_BANK, REG_SPI0_MODE, REG_SPI0_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_SPI0_MODE_3},
    {PAD_TTL11, PADTOP_BANK, REG_SPI1_MODE, REG_SPI1_MODE_MASK, BIT6 | BIT4, PINMUX_FOR_SPI1_MODE_5},
    {PAD_TTL11, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT10 | BIT9 | BIT8, PINMUX_FOR_FUART_MODE_7},
    {PAD_TTL11, PADTOP_BANK, REG_UART2_MODE, REG_UART2_MODE_MASK, BIT10, PINMUX_FOR_UART2_MODE_4},
    {PAD_TTL11, PADTOP_BANK, REG_SD1_MODE, REG_SD1_MODE_MASK, BIT14, PINMUX_FOR_SD1_MODE_4},
    {PAD_TTL11, PADTOP_BANK, REG_PWM2_MODE, REG_PWM2_MODE_MASK, BIT10, PINMUX_FOR_PWM2_MODE_4},
    {PAD_TTL11, PADTOP_BANK, REG_I2S_RX_MODE, REG_I2S_RX_MODE_MASK, BIT6, PINMUX_FOR_I2S_RX_MODE_4},
    {PAD_TTL11, PADTOP_BANK, REG_I2S_RX_MODE, REG_I2S_RX_MODE_MASK, BIT7, PINMUX_FOR_I2S_RX_MODE_8},
    {PAD_TTL11, PADTOP_BANK, REG_I2S_RX_MODE, REG_I2S_RX_MODE_MASK, BIT7 | BIT4, PINMUX_FOR_I2S_RX_MODE_9},
    {PAD_TTL11, PADTOP_BANK, REG_I2S_RX_MODE, REG_I2S_RX_MODE_MASK, BIT7 | BIT5, PINMUX_FOR_I2S_RX_MODE_10},
    {PAD_TTL11, PADTOP_BANK, REG_I2S_RXTX_MODE, REG_I2S_RXTX_MODE_MASK, BIT14, PINMUX_FOR_I2S_RXTX_MODE_4},
    {PAD_TTL11, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_TTL11, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT9, PINMUX_FOR_TTL24_MODE_2},
    {PAD_TTL11, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT1, PINMUX_FOR_TTL16_MODE_2},
    {PAD_TTL11, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TTL16_MODE_3},
    {PAD_TTL11, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT2, PINMUX_FOR_TTL16_MODE_4},
    {PAD_TTL11, PADTOP_BANK, REG_TTL18_MODE, REG_TTL18_MODE_MASK, BIT5, PINMUX_FOR_TTL18_MODE_2},
    {PAD_TTL11, PADTOP_BANK, REG_RGB8_MODE, REG_RGB8_MODE_MASK, BIT8, PINMUX_FOR_RGB8_MODE_1},
    {PAD_TTL11, PADTOP_BANK, REG_LCD_MCU8_MODE, REG_LCD_MCU8_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_LCD_MCU8_MODE_3},
    {PAD_TTL11, PADTOP_BANK, REG_LCD_MCU16_MODE, REG_LCD_MCU16_MODE_MASK, BIT3 | BIT2, PINMUX_FOR_LCD_MCU16_MODE_3},
    {PAD_TTL11, PADTOP_BANK, REG_BT656_OUT_MODE, REG_BT656_OUT_MODE_MASK, BIT5, PINMUX_FOR_BT656_OUT_MODE_2},
    {PAD_TTL11, PADTOP_BANK, REG_BT601_OUT_MODE, REG_BT601_OUT_MODE_MASK, BIT5, PINMUX_FOR_BT601_OUT_MODE_2},
    {PAD_TTL11, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_BT1120_OUT_MODE_3},
    {PAD_TTL11, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT2 | BIT1, PINMUX_FOR_TTL16_MODE_6},

    {PAD_TTL12, PADGPIO_BANK, REG_TTL12_GPIO_MODE, REG_TTL12_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_TTL12, PADTOP_BANK, REG_EJ_MODE, REG_EJ_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_EJ_MODE_6},
    {PAD_TTL12, PADTOP_BANK, REG_DLA_EJ_MODE, REG_DLA_EJ_MODE_MASK, BIT2 | BIT1, PINMUX_FOR_DLA_EJ_MODE_6},
    {PAD_TTL12, PADTOP_BANK, REG_SPI0_MODE, REG_SPI0_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_SPI0_MODE_3},
    {PAD_TTL12, PADTOP_BANK, REG_SPI1_MODE, REG_SPI1_MODE_MASK, BIT6 | BIT4, PINMUX_FOR_SPI1_MODE_5},
    {PAD_TTL12, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT10 | BIT9 | BIT8, PINMUX_FOR_FUART_MODE_7},
    {PAD_TTL12, PADTOP_BANK, REG_UART2_MODE, REG_UART2_MODE_MASK, BIT10, PINMUX_FOR_UART2_MODE_4},
    {PAD_TTL12, PADTOP_BANK, REG_SD1_MODE, REG_SD1_MODE_MASK, BIT14, PINMUX_FOR_SD1_MODE_4},
    {PAD_TTL12, PADTOP_BANK, REG_PWM3_MODE, REG_PWM3_MODE_MASK, BIT14, PINMUX_FOR_PWM3_MODE_4},
    {PAD_TTL12, PADTOP_BANK, REG_I2S_RX_MODE, REG_I2S_RX_MODE_MASK, BIT6, PINMUX_FOR_I2S_RX_MODE_4},
    {PAD_TTL12, PADTOP_BANK, REG_I2S_RX_MODE, REG_I2S_RX_MODE_MASK, BIT7, PINMUX_FOR_I2S_RX_MODE_8},
    {PAD_TTL12, PADTOP_BANK, REG_I2S_TX_MODE, REG_I2S_TX_MODE_MASK, BIT11, PINMUX_FOR_I2S_TX_MODE_8},
    {PAD_TTL12, PADTOP_BANK, REG_I2S_TX_MODE, REG_I2S_TX_MODE_MASK, BIT11 | BIT8, PINMUX_FOR_I2S_TX_MODE_9},
    {PAD_TTL12, PADTOP_BANK, REG_I2S_RXTX_MODE, REG_I2S_RXTX_MODE_MASK, BIT14, PINMUX_FOR_I2S_RXTX_MODE_4},
    {PAD_TTL12, PADTOP_BANK, REG_DMIC_MODE, REG_DMIC_MODE_MASK, BIT2 | BIT1, PINMUX_FOR_DMIC_MODE_6},
    {PAD_TTL12, PADTOP_BANK, REG_DMIC_4CH_MODE, REG_DMIC_4CH_MODE_MASK, BIT2 | BIT1 | BIT0, PINMUX_FOR_DMIC_4CH_MODE_7},
    {PAD_TTL12, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_TTL12, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT9, PINMUX_FOR_TTL24_MODE_2},
    {PAD_TTL12, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT1, PINMUX_FOR_TTL16_MODE_2},
    {PAD_TTL12, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TTL16_MODE_3},
    {PAD_TTL12, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT2, PINMUX_FOR_TTL16_MODE_4},
    {PAD_TTL12, PADTOP_BANK, REG_TTL18_MODE, REG_TTL18_MODE_MASK, BIT5, PINMUX_FOR_TTL18_MODE_2},
    {PAD_TTL12, PADTOP_BANK, REG_RGB8_MODE, REG_RGB8_MODE_MASK, BIT8, PINMUX_FOR_RGB8_MODE_1},
    {PAD_TTL12, PADTOP_BANK, REG_LCD_MCU8_MODE, REG_LCD_MCU8_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_LCD_MCU8_MODE_3},
    {PAD_TTL12, PADTOP_BANK, REG_LCD_MCU16_MODE, REG_LCD_MCU16_MODE_MASK, BIT3 | BIT2, PINMUX_FOR_LCD_MCU16_MODE_3},
    {PAD_TTL12, PADTOP_BANK, REG_BT656_OUT_MODE, REG_BT656_OUT_MODE_MASK, BIT5, PINMUX_FOR_BT656_OUT_MODE_2},
    {PAD_TTL12, PADTOP_BANK, REG_BT601_OUT_MODE, REG_BT601_OUT_MODE_MASK, BIT5, PINMUX_FOR_BT601_OUT_MODE_2},
    {PAD_TTL12, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT2 | BIT1, PINMUX_FOR_TTL16_MODE_6},

    {PAD_TTL13, PADGPIO_BANK, REG_TTL13_GPIO_MODE, REG_TTL13_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_TTL13, PADTOP_BANK, REG_EJ_MODE, REG_EJ_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_EJ_MODE_6},
    {PAD_TTL13, PADTOP_BANK, REG_DLA_EJ_MODE, REG_DLA_EJ_MODE_MASK, BIT2 | BIT1, PINMUX_FOR_DLA_EJ_MODE_6},
    {PAD_TTL13, PADTOP_BANK, REG_I2C4_MODE, REG_I2C4_MODE_MASK, BIT6, PINMUX_FOR_I2C4_MODE_4},
    {PAD_TTL13, PADTOP_BANK, REG_SPI0_CZ2_MODE, REG_SPI0_CZ2_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_SPI0_CZ2_MODE_3},
    {PAD_TTL13, PADTOP_BANK, REG_SPI1_MODE, REG_SPI1_MODE_MASK, BIT6 | BIT4, PINMUX_FOR_SPI1_MODE_5},
    {PAD_TTL13, PADTOP_BANK, REG_SD1_MODE, REG_SD1_MODE_MASK, BIT14, PINMUX_FOR_SD1_MODE_4},
    {PAD_TTL13, PADTOP_BANK, REG_PWM4_MODE, REG_PWM4_MODE_MASK, BIT2, PINMUX_FOR_PWM4_MODE_4},
    {PAD_TTL13, PADTOP_BANK, REG_I2S_RX_MODE, REG_I2S_RX_MODE_MASK, BIT7, PINMUX_FOR_I2S_RX_MODE_8},
    {PAD_TTL13, PADTOP_BANK, REG_I2S_TX_MODE, REG_I2S_TX_MODE_MASK, BIT11, PINMUX_FOR_I2S_TX_MODE_8},
    {PAD_TTL13, PADTOP_BANK, REG_I2S_TX_MODE, REG_I2S_TX_MODE_MASK, BIT11 | BIT8, PINMUX_FOR_I2S_TX_MODE_9},
    {PAD_TTL13, PADTOP_BANK, REG_I2S_RXTX_MODE, REG_I2S_RXTX_MODE_MASK, BIT14, PINMUX_FOR_I2S_RXTX_MODE_4},
    {PAD_TTL13, PADTOP_BANK, REG_DMIC_MODE, REG_DMIC_MODE_MASK, BIT2 | BIT1, PINMUX_FOR_DMIC_MODE_6},
    {PAD_TTL13, PADTOP_BANK, REG_DMIC_4CH_MODE, REG_DMIC_4CH_MODE_MASK, BIT2 | BIT1 | BIT0, PINMUX_FOR_DMIC_4CH_MODE_7},
    {PAD_TTL13, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_TTL13, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT9, PINMUX_FOR_TTL24_MODE_2},
    {PAD_TTL13, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT1, PINMUX_FOR_TTL16_MODE_2},
    {PAD_TTL13, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TTL16_MODE_3},
    {PAD_TTL13, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT2, PINMUX_FOR_TTL16_MODE_4},
    {PAD_TTL13, PADTOP_BANK, REG_TTL18_MODE, REG_TTL18_MODE_MASK, BIT5, PINMUX_FOR_TTL18_MODE_2},
    {PAD_TTL13, PADTOP_BANK, REG_RGB8_MODE, REG_RGB8_MODE_MASK, BIT8, PINMUX_FOR_RGB8_MODE_1},
    {PAD_TTL13, PADTOP_BANK, REG_LCD_MCU16_MODE, REG_LCD_MCU16_MODE_MASK, BIT3 | BIT2, PINMUX_FOR_LCD_MCU16_MODE_3},
    {PAD_TTL13, PADTOP_BANK, REG_BT656_OUT_MODE, REG_BT656_OUT_MODE_MASK, BIT5, PINMUX_FOR_BT656_OUT_MODE_2},
    {PAD_TTL13, PADTOP_BANK, REG_BT601_OUT_MODE, REG_BT601_OUT_MODE_MASK, BIT5, PINMUX_FOR_BT601_OUT_MODE_2},
    {PAD_TTL13, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT2 | BIT1, PINMUX_FOR_TTL16_MODE_6},

    {PAD_TTL14, PADGPIO_BANK, REG_TTL14_GPIO_MODE, REG_TTL14_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_TTL14, PADTOP_BANK, REG_EJ_MODE, REG_EJ_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_EJ_MODE_6},
    {PAD_TTL14, PADTOP_BANK, REG_DLA_EJ_MODE, REG_DLA_EJ_MODE_MASK, BIT2 | BIT1, PINMUX_FOR_DLA_EJ_MODE_6},
    {PAD_TTL14, PADTOP_BANK, REG_I2C4_MODE, REG_I2C4_MODE_MASK, BIT6, PINMUX_FOR_I2C4_MODE_4},
    {PAD_TTL14, PADTOP_BANK, REG_SPI1_MODE, REG_SPI1_MODE_MASK, BIT6 | BIT4, PINMUX_FOR_SPI1_MODE_5},
    {PAD_TTL14, PADTOP_BANK, REG_SD1_MODE, REG_SD1_MODE_MASK, BIT14, PINMUX_FOR_SD1_MODE_4},
    {PAD_TTL14, PADTOP_BANK, REG_PWM5_MODE, REG_PWM5_MODE_MASK, BIT6, PINMUX_FOR_PWM5_MODE_4},
    {PAD_TTL14, PADTOP_BANK, REG_I2S_TX_MODE, REG_I2S_TX_MODE_MASK, BIT10 | BIT9 | BIT8, PINMUX_FOR_I2S_TX_MODE_7},
    {PAD_TTL14, PADTOP_BANK, REG_I2S_TX_MODE, REG_I2S_TX_MODE_MASK, BIT11, PINMUX_FOR_I2S_TX_MODE_8},
    {PAD_TTL14, PADTOP_BANK, REG_I2S_TX_MODE, REG_I2S_TX_MODE_MASK, BIT11 | BIT8, PINMUX_FOR_I2S_TX_MODE_9},
    {PAD_TTL14, PADTOP_BANK, REG_DMIC_4CH_MODE, REG_DMIC_4CH_MODE_MASK, BIT2 | BIT1 | BIT0, PINMUX_FOR_DMIC_4CH_MODE_7},
    {PAD_TTL14, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_TTL14, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT9, PINMUX_FOR_TTL24_MODE_2},
    {PAD_TTL14, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT1, PINMUX_FOR_TTL16_MODE_2},
    {PAD_TTL14, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TTL16_MODE_3},
    {PAD_TTL14, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT2, PINMUX_FOR_TTL16_MODE_4},
    {PAD_TTL14, PADTOP_BANK, REG_TTL18_MODE, REG_TTL18_MODE_MASK, BIT5, PINMUX_FOR_TTL18_MODE_2},
    {PAD_TTL14, PADTOP_BANK, REG_RGB8_MODE, REG_RGB8_MODE_MASK, BIT8, PINMUX_FOR_RGB8_MODE_1},
    {PAD_TTL14, PADTOP_BANK, REG_LCD_MCU8_MODE, REG_LCD_MCU8_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_LCD_MCU8_MODE_3},
    {PAD_TTL14, PADTOP_BANK, REG_LCD_MCU16_MODE, REG_LCD_MCU16_MODE_MASK, BIT3 | BIT2, PINMUX_FOR_LCD_MCU16_MODE_3},
    {PAD_TTL14, PADTOP_BANK, REG_BT601_OUT_MODE, REG_BT601_OUT_MODE_MASK, BIT5, PINMUX_FOR_BT601_OUT_MODE_2},
    {PAD_TTL14, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT2 | BIT1, PINMUX_FOR_TTL16_MODE_6},

    {PAD_TTL15, PADGPIO_BANK, REG_TTL15_GPIO_MODE, REG_TTL15_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_TTL15, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_TTL15, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT9, PINMUX_FOR_TTL24_MODE_2},
    {PAD_TTL15, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT1, PINMUX_FOR_TTL16_MODE_2},
    {PAD_TTL15, PADTOP_BANK, REG_TTL18_MODE, REG_TTL18_MODE_MASK, BIT5, PINMUX_FOR_TTL18_MODE_2},

    {PAD_TTL16, PADGPIO_BANK, REG_TTL16_GPIO_MODE, REG_TTL16_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_TTL16, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_TTL16, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT9, PINMUX_FOR_TTL24_MODE_2},
    {PAD_TTL16, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT1, PINMUX_FOR_TTL16_MODE_2},
    {PAD_TTL16, PADTOP_BANK, REG_TTL18_MODE, REG_TTL18_MODE_MASK, BIT4, PINMUX_FOR_TTL18_MODE_1},
    {PAD_TTL16, PADTOP_BANK, REG_TTL18_MODE, REG_TTL18_MODE_MASK, BIT5, PINMUX_FOR_TTL18_MODE_2},

    {PAD_TTL17, PADGPIO_BANK, REG_TTL17_GPIO_MODE, REG_TTL17_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_TTL17, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_TTL17, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT9, PINMUX_FOR_TTL24_MODE_2},
    {PAD_TTL17, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT1, PINMUX_FOR_TTL16_MODE_2},
    {PAD_TTL17, PADTOP_BANK, REG_TTL18_MODE, REG_TTL18_MODE_MASK, BIT4, PINMUX_FOR_TTL18_MODE_1},
    {PAD_TTL17, PADTOP_BANK, REG_TTL18_MODE, REG_TTL18_MODE_MASK, BIT5, PINMUX_FOR_TTL18_MODE_2},

    {PAD_TTL18, PADGPIO_BANK, REG_TTL18_GPIO_MODE, REG_TTL18_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_TTL18, PADTOP_BANK, REG_EJ_MODE, REG_EJ_MODE_MASK, BIT9 | BIT7, PINMUX_FOR_EJ_MODE_5},
    {PAD_TTL18, PADTOP_BANK, REG_DLA_EJ_MODE, REG_DLA_EJ_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_DLA_EJ_MODE_3},
    {PAD_TTL18, PADTOP_BANK, REG_I2C0_MODE, REG_I2C0_MODE_MASK, BIT2 | BIT0, PINMUX_FOR_I2C0_MODE_5},
    {PAD_TTL18, PADTOP_BANK, REG_UART1_MODE, REG_UART1_MODE_MASK, BIT6 | BIT4, PINMUX_FOR_UART1_MODE_5},
    {PAD_TTL18, PADTOP_BANK, REG_EMMC1_8B_MODE, REG_EMMC1_8B_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_EMMC1_8B_MODE_3},
    {PAD_TTL18, PADTOP_BANK, REG_PWM0_MODE, REG_PWM0_MODE_MASK, BIT2 | BIT0, PINMUX_FOR_PWM0_MODE_5},
    {PAD_TTL18, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT2, PINMUX_FOR_ETH_MODE_4},
    {PAD_TTL18, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT3 | BIT0, PINMUX_FOR_ETH_MODE_9},
    {PAD_TTL18, PADTOP_BANK, REG_ETH1_MODE, REG_ETH1_MODE_MASK, BIT6, PINMUX_FOR_ETH1_MODE_4},
    {PAD_TTL18, PADTOP_BANK, REG_ETH1_MODE, REG_ETH1_MODE_MASK, BIT7 | BIT5, PINMUX_FOR_ETH1_MODE_10},
    {PAD_TTL18, PADTOP_BANK, REG_I2S_RX_MODE, REG_I2S_RX_MODE_MASK, BIT6 | BIT4, PINMUX_FOR_I2S_RX_MODE_5},
    {PAD_TTL18, PADTOP_BANK, REG_I2S_RXTX_MODE, REG_I2S_RXTX_MODE_MASK, BIT14 | BIT12, PINMUX_FOR_I2S_RXTX_MODE_5},
    {PAD_TTL18, PADTOP_BANK, REG_DMIC_MODE, REG_DMIC_MODE_MASK, BIT2 | BIT1 | BIT0, PINMUX_FOR_DMIC_MODE_7},
    {PAD_TTL18, PADTOP_BANK, REG_DMIC_4CH_MODE, REG_DMIC_4CH_MODE_MASK, BIT3, PINMUX_FOR_DMIC_4CH_MODE_8},
    {PAD_TTL18, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_TTL18, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT9, PINMUX_FOR_TTL24_MODE_2},
    {PAD_TTL18, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_TTL24_MODE_3},
    {PAD_TTL18, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT10, PINMUX_FOR_TTL24_MODE_4},
    {PAD_TTL18, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT0, PINMUX_FOR_TTL16_MODE_1},
    {PAD_TTL18, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT1, PINMUX_FOR_TTL16_MODE_2},
    {PAD_TTL18, PADTOP_BANK, REG_TTL18_MODE, REG_TTL18_MODE_MASK, BIT4, PINMUX_FOR_TTL18_MODE_1},
    {PAD_TTL18, PADTOP_BANK, REG_TTL18_MODE, REG_TTL18_MODE_MASK, BIT5, PINMUX_FOR_TTL18_MODE_2},
    {PAD_TTL18, PADTOP_BANK, REG_RGB16_MODE, REG_RGB16_MODE_MASK, BIT12, PINMUX_FOR_RGB16_MODE_1},
    {PAD_TTL18, PADTOP_BANK, REG_LCD_MCU16_MODE, REG_LCD_MCU16_MODE_MASK, BIT2, PINMUX_FOR_LCD_MCU16_MODE_1},
    {PAD_TTL18, PADTOP_BANK, REG_LCD_MCU16_MODE, REG_LCD_MCU16_MODE_MASK, BIT3, PINMUX_FOR_LCD_MCU16_MODE_2},
    {PAD_TTL18, PADTOP_BANK, REG_LCD_MCU18_MODE, REG_LCD_MCU18_MODE_MASK, BIT4, PINMUX_FOR_LCD_MCU18_MODE_1},
    {PAD_TTL18, PADTOP_BANK, REG_LCD_MCU18_MODE, REG_LCD_MCU18_MODE_MASK, BIT5, PINMUX_FOR_LCD_MCU18_MODE_2},

    {PAD_TTL19, PADGPIO_BANK, REG_TTL19_GPIO_MODE, REG_TTL19_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_TTL19, PADTOP_BANK, REG_EJ_MODE, REG_EJ_MODE_MASK, BIT9 | BIT7, PINMUX_FOR_EJ_MODE_5},
    {PAD_TTL19, PADTOP_BANK, REG_DLA_EJ_MODE, REG_DLA_EJ_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_DLA_EJ_MODE_3},
    {PAD_TTL19, PADTOP_BANK, REG_I2C0_MODE, REG_I2C0_MODE_MASK, BIT2 | BIT0, PINMUX_FOR_I2C0_MODE_5},
    {PAD_TTL19, PADTOP_BANK, REG_UART1_MODE, REG_UART1_MODE_MASK, BIT6 | BIT4, PINMUX_FOR_UART1_MODE_5},
    {PAD_TTL19, PADTOP_BANK, REG_EMMC1_8B_MODE, REG_EMMC1_8B_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_EMMC1_8B_MODE_3},
    {PAD_TTL19, PADTOP_BANK, REG_PWM1_MODE, REG_PWM1_MODE_MASK, BIT6 | BIT4, PINMUX_FOR_PWM1_MODE_5},
    {PAD_TTL19, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT2, PINMUX_FOR_ETH_MODE_4},
    {PAD_TTL19, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT3 | BIT0, PINMUX_FOR_ETH_MODE_9},
    {PAD_TTL19, PADTOP_BANK, REG_ETH1_MODE, REG_ETH1_MODE_MASK, BIT6, PINMUX_FOR_ETH1_MODE_4},
    {PAD_TTL19, PADTOP_BANK, REG_ETH1_MODE, REG_ETH1_MODE_MASK, BIT7 | BIT5, PINMUX_FOR_ETH1_MODE_10},
    {PAD_TTL19, PADTOP_BANK, REG_I2S_MCK_MODE, REG_I2S_MCK_MODE_MASK, BIT2 | BIT0, PINMUX_FOR_I2S_MCK_MODE_5},
    {PAD_TTL19, PADTOP_BANK, REG_DMIC_MODE, REG_DMIC_MODE_MASK, BIT2 | BIT1 | BIT0, PINMUX_FOR_DMIC_MODE_7},
    {PAD_TTL19, PADTOP_BANK, REG_DMIC_4CH_MODE, REG_DMIC_4CH_MODE_MASK, BIT3, PINMUX_FOR_DMIC_4CH_MODE_8},
    {PAD_TTL19, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_TTL19, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT9, PINMUX_FOR_TTL24_MODE_2},
    {PAD_TTL19, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_TTL24_MODE_3},
    {PAD_TTL19, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT10, PINMUX_FOR_TTL24_MODE_4},
    {PAD_TTL19, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT0, PINMUX_FOR_TTL16_MODE_1},
    {PAD_TTL19, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT1, PINMUX_FOR_TTL16_MODE_2},
    {PAD_TTL19, PADTOP_BANK, REG_TTL18_MODE, REG_TTL18_MODE_MASK, BIT4, PINMUX_FOR_TTL18_MODE_1},
    {PAD_TTL19, PADTOP_BANK, REG_TTL18_MODE, REG_TTL18_MODE_MASK, BIT5, PINMUX_FOR_TTL18_MODE_2},
    {PAD_TTL19, PADTOP_BANK, REG_RGB16_MODE, REG_RGB16_MODE_MASK, BIT12, PINMUX_FOR_RGB16_MODE_1},
    {PAD_TTL19, PADTOP_BANK, REG_LCD_MCU16_MODE, REG_LCD_MCU16_MODE_MASK, BIT2, PINMUX_FOR_LCD_MCU16_MODE_1},
    {PAD_TTL19, PADTOP_BANK, REG_LCD_MCU16_MODE, REG_LCD_MCU16_MODE_MASK, BIT3, PINMUX_FOR_LCD_MCU16_MODE_2},
    {PAD_TTL19, PADTOP_BANK, REG_LCD_MCU18_MODE, REG_LCD_MCU18_MODE_MASK, BIT4, PINMUX_FOR_LCD_MCU18_MODE_1},
    {PAD_TTL19, PADTOP_BANK, REG_LCD_MCU18_MODE, REG_LCD_MCU18_MODE_MASK, BIT5, PINMUX_FOR_LCD_MCU18_MODE_2},
    {PAD_TTL19, PADTOP_BANK, REG_BT656_OUT_MODE, REG_BT656_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_BT656_OUT_MODE_3},
    {PAD_TTL19, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT0, PINMUX_FOR_BT1120_OUT_MODE_1},
    {PAD_TTL19, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT1, PINMUX_FOR_BT1120_OUT_MODE_2},

    {PAD_TTL20, PADGPIO_BANK, REG_TTL20_GPIO_MODE, REG_TTL20_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_TTL20, PADTOP_BANK, REG_EJ_MODE, REG_EJ_MODE_MASK, BIT9 | BIT7, PINMUX_FOR_EJ_MODE_5},
    {PAD_TTL20, PADTOP_BANK, REG_DLA_EJ_MODE, REG_DLA_EJ_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_DLA_EJ_MODE_3},
    {PAD_TTL20, PADTOP_BANK, REG_EMMC1_8B_MODE, REG_EMMC1_8B_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_EMMC1_8B_MODE_3},
    {PAD_TTL20, PADTOP_BANK, REG_PWM2_MODE, REG_PWM2_MODE_MASK, BIT10 | BIT8, PINMUX_FOR_PWM2_MODE_5},
    {PAD_TTL20, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT2, PINMUX_FOR_ETH_MODE_4},
    {PAD_TTL20, PADTOP_BANK, REG_ETH1_MODE, REG_ETH1_MODE_MASK, BIT6, PINMUX_FOR_ETH1_MODE_4},
    {PAD_TTL20, PADTOP_BANK, REG_I2S_RX_MODE, REG_I2S_RX_MODE_MASK, BIT6 | BIT4, PINMUX_FOR_I2S_RX_MODE_5},
    {PAD_TTL20, PADTOP_BANK, REG_I2S_RXTX_MODE, REG_I2S_RXTX_MODE_MASK, BIT14 | BIT12, PINMUX_FOR_I2S_RXTX_MODE_5},
    {PAD_TTL20, PADTOP_BANK, REG_DMIC_4CH_MODE, REG_DMIC_4CH_MODE_MASK, BIT3, PINMUX_FOR_DMIC_4CH_MODE_8},
    {PAD_TTL20, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_TTL20, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT9, PINMUX_FOR_TTL24_MODE_2},
    {PAD_TTL20, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_TTL24_MODE_3},
    {PAD_TTL20, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT10, PINMUX_FOR_TTL24_MODE_4},
    {PAD_TTL20, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT0, PINMUX_FOR_TTL16_MODE_1},
    {PAD_TTL20, PADTOP_BANK, REG_TTL18_MODE, REG_TTL18_MODE_MASK, BIT4, PINMUX_FOR_TTL18_MODE_1},
    {PAD_TTL20, PADTOP_BANK, REG_TTL18_MODE, REG_TTL18_MODE_MASK, BIT5, PINMUX_FOR_TTL18_MODE_2},
    {PAD_TTL20, PADTOP_BANK, REG_RGB16_MODE, REG_RGB16_MODE_MASK, BIT12, PINMUX_FOR_RGB16_MODE_1},
    {PAD_TTL20, PADTOP_BANK, REG_LCD_MCU16_MODE, REG_LCD_MCU16_MODE_MASK, BIT2, PINMUX_FOR_LCD_MCU16_MODE_1},
    {PAD_TTL20, PADTOP_BANK, REG_LCD_MCU16_MODE, REG_LCD_MCU16_MODE_MASK, BIT3, PINMUX_FOR_LCD_MCU16_MODE_2},
    {PAD_TTL20, PADTOP_BANK, REG_LCD_MCU18_MODE, REG_LCD_MCU18_MODE_MASK, BIT4, PINMUX_FOR_LCD_MCU18_MODE_1},
    {PAD_TTL20, PADTOP_BANK, REG_LCD_MCU18_MODE, REG_LCD_MCU18_MODE_MASK, BIT5, PINMUX_FOR_LCD_MCU18_MODE_2},
    {PAD_TTL20, PADTOP_BANK, REG_BT656_OUT_MODE, REG_BT656_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_BT656_OUT_MODE_3},
    {PAD_TTL20, PADTOP_BANK, REG_BT601_OUT_MODE, REG_BT601_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_BT601_OUT_MODE_3},
    {PAD_TTL20, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT0, PINMUX_FOR_BT1120_OUT_MODE_1},
    {PAD_TTL20, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT1, PINMUX_FOR_BT1120_OUT_MODE_2},

    {PAD_TTL21, PADGPIO_BANK, REG_TTL21_GPIO_MODE, REG_TTL21_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_TTL21, PADTOP_BANK, REG_EJ_MODE, REG_EJ_MODE_MASK, BIT9 | BIT7, PINMUX_FOR_EJ_MODE_5},
    {PAD_TTL21, PADTOP_BANK, REG_DLA_EJ_MODE, REG_DLA_EJ_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_DLA_EJ_MODE_3},
    {PAD_TTL21, PADTOP_BANK, REG_EMMC1_8B_MODE, REG_EMMC1_8B_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_EMMC1_8B_MODE_3},
    {PAD_TTL21, PADTOP_BANK, REG_PWM3_MODE, REG_PWM3_MODE_MASK, BIT14 | BIT12, PINMUX_FOR_PWM3_MODE_5},
    {PAD_TTL21, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT2, PINMUX_FOR_ETH_MODE_4},
    {PAD_TTL21, PADTOP_BANK, REG_ETH1_MODE, REG_ETH1_MODE_MASK, BIT6, PINMUX_FOR_ETH1_MODE_4},
    {PAD_TTL21, PADTOP_BANK, REG_I2S_RX_MODE, REG_I2S_RX_MODE_MASK, BIT6 | BIT4, PINMUX_FOR_I2S_RX_MODE_5},
    {PAD_TTL21, PADTOP_BANK, REG_I2S_RXTX_MODE, REG_I2S_RXTX_MODE_MASK, BIT14 | BIT12, PINMUX_FOR_I2S_RXTX_MODE_5},
    {PAD_TTL21, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_TTL21, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT9, PINMUX_FOR_TTL24_MODE_2},
    {PAD_TTL21, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_TTL24_MODE_3},
    {PAD_TTL21, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT10, PINMUX_FOR_TTL24_MODE_4},
    {PAD_TTL21, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT0, PINMUX_FOR_TTL16_MODE_1},
    {PAD_TTL21, PADTOP_BANK, REG_TTL18_MODE, REG_TTL18_MODE_MASK, BIT4, PINMUX_FOR_TTL18_MODE_1},
    {PAD_TTL21, PADTOP_BANK, REG_TTL18_MODE, REG_TTL18_MODE_MASK, BIT5, PINMUX_FOR_TTL18_MODE_2},
    {PAD_TTL21, PADTOP_BANK, REG_RGB16_MODE, REG_RGB16_MODE_MASK, BIT12, PINMUX_FOR_RGB16_MODE_1},
    {PAD_TTL21, PADTOP_BANK, REG_LCD_MCU16_MODE, REG_LCD_MCU16_MODE_MASK, BIT2, PINMUX_FOR_LCD_MCU16_MODE_1},
    {PAD_TTL21, PADTOP_BANK, REG_LCD_MCU16_MODE, REG_LCD_MCU16_MODE_MASK, BIT3, PINMUX_FOR_LCD_MCU16_MODE_2},
    {PAD_TTL21, PADTOP_BANK, REG_LCD_MCU18_MODE, REG_LCD_MCU18_MODE_MASK, BIT4, PINMUX_FOR_LCD_MCU18_MODE_1},
    {PAD_TTL21, PADTOP_BANK, REG_LCD_MCU18_MODE, REG_LCD_MCU18_MODE_MASK, BIT5, PINMUX_FOR_LCD_MCU18_MODE_2},
    {PAD_TTL21, PADTOP_BANK, REG_BT656_OUT_MODE, REG_BT656_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_BT656_OUT_MODE_3},
    {PAD_TTL21, PADTOP_BANK, REG_BT601_OUT_MODE, REG_BT601_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_BT601_OUT_MODE_3},
    {PAD_TTL21, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT0, PINMUX_FOR_BT1120_OUT_MODE_1},
    {PAD_TTL21, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT1, PINMUX_FOR_BT1120_OUT_MODE_2},

    {PAD_TTL22, PADGPIO_BANK, REG_TTL22_GPIO_MODE, REG_TTL22_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_TTL22, PADTOP_BANK, REG_I2C5_MODE, REG_I2C5_MODE_MASK, BIT10 | BIT8, PINMUX_FOR_I2C5_MODE_5},
    {PAD_TTL22, PADTOP_BANK, REG_SPI2_MODE, REG_SPI2_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_SPI2_MODE_3},
    {PAD_TTL22, PADTOP_BANK, REG_EMMC1_8B_MODE, REG_EMMC1_8B_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_EMMC1_8B_MODE_3},
    {PAD_TTL22, PADTOP_BANK, REG_PWM4_MODE, REG_PWM4_MODE_MASK, BIT2 | BIT0, PINMUX_FOR_PWM4_MODE_5},
    {PAD_TTL22, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT2, PINMUX_FOR_ETH_MODE_4},
    {PAD_TTL22, PADTOP_BANK, REG_ETH1_MODE, REG_ETH1_MODE_MASK, BIT6, PINMUX_FOR_ETH1_MODE_4},
    {PAD_TTL22, PADTOP_BANK, REG_I2S_TX_MODE, REG_I2S_TX_MODE_MASK, BIT10, PINMUX_FOR_I2S_TX_MODE_4},
    {PAD_TTL22, PADTOP_BANK, REG_I2S_RXTX_MODE, REG_I2S_RXTX_MODE_MASK, BIT14 | BIT12, PINMUX_FOR_I2S_RXTX_MODE_5},
    {PAD_TTL22, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_TTL22, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT9, PINMUX_FOR_TTL24_MODE_2},
    {PAD_TTL22, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_TTL24_MODE_3},
    {PAD_TTL22, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT10, PINMUX_FOR_TTL24_MODE_4},
    {PAD_TTL22, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT0, PINMUX_FOR_TTL16_MODE_1},
    {PAD_TTL22, PADTOP_BANK, REG_TTL18_MODE, REG_TTL18_MODE_MASK, BIT4, PINMUX_FOR_TTL18_MODE_1},
    {PAD_TTL22, PADTOP_BANK, REG_RGB16_MODE, REG_RGB16_MODE_MASK, BIT12, PINMUX_FOR_RGB16_MODE_1},
    {PAD_TTL22, PADTOP_BANK, REG_LCD_MCU16_MODE, REG_LCD_MCU16_MODE_MASK, BIT2, PINMUX_FOR_LCD_MCU16_MODE_1},
    {PAD_TTL22, PADTOP_BANK, REG_LCD_MCU16_MODE, REG_LCD_MCU16_MODE_MASK, BIT3, PINMUX_FOR_LCD_MCU16_MODE_2},
    {PAD_TTL22, PADTOP_BANK, REG_LCD_MCU18_MODE, REG_LCD_MCU18_MODE_MASK, BIT4, PINMUX_FOR_LCD_MCU18_MODE_1},
    {PAD_TTL22, PADTOP_BANK, REG_LCD_MCU18_MODE, REG_LCD_MCU18_MODE_MASK, BIT5, PINMUX_FOR_LCD_MCU18_MODE_2},
    {PAD_TTL22, PADTOP_BANK, REG_BT656_OUT_MODE, REG_BT656_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_BT656_OUT_MODE_3},
    {PAD_TTL22, PADTOP_BANK, REG_BT601_OUT_MODE, REG_BT601_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_BT601_OUT_MODE_3},
    {PAD_TTL22, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT0, PINMUX_FOR_BT1120_OUT_MODE_1},
    {PAD_TTL22, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT1, PINMUX_FOR_BT1120_OUT_MODE_2},

    {PAD_TTL23, PADGPIO_BANK, REG_TTL23_GPIO_MODE, REG_TTL23_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_TTL23, PADTOP_BANK, REG_I2C5_MODE, REG_I2C5_MODE_MASK, BIT10 | BIT8, PINMUX_FOR_I2C5_MODE_5},
    {PAD_TTL23, PADTOP_BANK, REG_SPI2_MODE, REG_SPI2_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_SPI2_MODE_3},
    {PAD_TTL23, PADTOP_BANK, REG_EMMC1_8B_MODE, REG_EMMC1_8B_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_EMMC1_8B_MODE_3},
    {PAD_TTL23, PADTOP_BANK, REG_PWM5_MODE, REG_PWM5_MODE_MASK, BIT6 | BIT4, PINMUX_FOR_PWM5_MODE_5},
    {PAD_TTL23, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT2, PINMUX_FOR_ETH_MODE_4},
    {PAD_TTL23, PADTOP_BANK, REG_ETH1_MODE, REG_ETH1_MODE_MASK, BIT6, PINMUX_FOR_ETH1_MODE_4},
    {PAD_TTL23, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_TTL23, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT9, PINMUX_FOR_TTL24_MODE_2},
    {PAD_TTL23, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_TTL24_MODE_3},
    {PAD_TTL23, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT10, PINMUX_FOR_TTL24_MODE_4},
    {PAD_TTL23, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT0, PINMUX_FOR_TTL16_MODE_1},
    {PAD_TTL23, PADTOP_BANK, REG_TTL18_MODE, REG_TTL18_MODE_MASK, BIT4, PINMUX_FOR_TTL18_MODE_1},
    {PAD_TTL23, PADTOP_BANK, REG_RGB16_MODE, REG_RGB16_MODE_MASK, BIT12, PINMUX_FOR_RGB16_MODE_1},
    {PAD_TTL23, PADTOP_BANK, REG_LCD_MCU8_MODE, REG_LCD_MCU8_MODE_MASK, BIT0, PINMUX_FOR_LCD_MCU8_MODE_1},
    {PAD_TTL23, PADTOP_BANK, REG_LCD_MCU16_MODE, REG_LCD_MCU16_MODE_MASK, BIT2, PINMUX_FOR_LCD_MCU16_MODE_1},
    {PAD_TTL23, PADTOP_BANK, REG_LCD_MCU16_MODE, REG_LCD_MCU16_MODE_MASK, BIT3, PINMUX_FOR_LCD_MCU16_MODE_2},
    {PAD_TTL23, PADTOP_BANK, REG_LCD_MCU18_MODE, REG_LCD_MCU18_MODE_MASK, BIT4, PINMUX_FOR_LCD_MCU18_MODE_1},
    {PAD_TTL23, PADTOP_BANK, REG_LCD_MCU18_MODE, REG_LCD_MCU18_MODE_MASK, BIT5, PINMUX_FOR_LCD_MCU18_MODE_2},
    {PAD_TTL23, PADTOP_BANK, REG_BT656_OUT_MODE, REG_BT656_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_BT656_OUT_MODE_3},
    {PAD_TTL23, PADTOP_BANK, REG_BT601_OUT_MODE, REG_BT601_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_BT601_OUT_MODE_3},
    {PAD_TTL23, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT0, PINMUX_FOR_BT1120_OUT_MODE_1},
    {PAD_TTL23, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT1, PINMUX_FOR_BT1120_OUT_MODE_2},

    {PAD_TTL24, PADGPIO_BANK, REG_TTL24_GPIO_MODE, REG_TTL24_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_TTL24, PADTOP_BANK, REG_SPI2_MODE, REG_SPI2_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_SPI2_MODE_3},
    {PAD_TTL24, PADTOP_BANK, REG_EMMC1_8B_MODE, REG_EMMC1_8B_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_EMMC1_8B_MODE_3},
    {PAD_TTL24, PADTOP_BANK, REG_PWM6_MODE, REG_PWM6_MODE_MASK, BIT10 | BIT9, PINMUX_FOR_PWM6_MODE_6},
    {PAD_TTL24, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT2, PINMUX_FOR_ETH_MODE_4},
    {PAD_TTL24, PADTOP_BANK, REG_ETH1_MODE, REG_ETH1_MODE_MASK, BIT6, PINMUX_FOR_ETH1_MODE_4},
    {PAD_TTL24, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_TTL24, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT9, PINMUX_FOR_TTL24_MODE_2},
    {PAD_TTL24, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_TTL24_MODE_3},
    {PAD_TTL24, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT10, PINMUX_FOR_TTL24_MODE_4},
    {PAD_TTL24, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT0, PINMUX_FOR_TTL16_MODE_1},
    {PAD_TTL24, PADTOP_BANK, REG_TTL18_MODE, REG_TTL18_MODE_MASK, BIT4, PINMUX_FOR_TTL18_MODE_1},
    {PAD_TTL24, PADTOP_BANK, REG_RGB8_MODE, REG_RGB8_MODE_MASK, BIT9, PINMUX_FOR_RGB8_MODE_2},
    {PAD_TTL24, PADTOP_BANK, REG_RGB16_MODE, REG_RGB16_MODE_MASK, BIT12, PINMUX_FOR_RGB16_MODE_1},
    {PAD_TTL24, PADTOP_BANK, REG_LCD_MCU8_MODE, REG_LCD_MCU8_MODE_MASK, BIT0, PINMUX_FOR_LCD_MCU8_MODE_1},
    {PAD_TTL24, PADTOP_BANK, REG_LCD_MCU8_MODE, REG_LCD_MCU8_MODE_MASK, BIT1, PINMUX_FOR_LCD_MCU8_MODE_2},
    {PAD_TTL24, PADTOP_BANK, REG_LCD_MCU16_MODE, REG_LCD_MCU16_MODE_MASK, BIT2, PINMUX_FOR_LCD_MCU16_MODE_1},
    {PAD_TTL24, PADTOP_BANK, REG_LCD_MCU16_MODE, REG_LCD_MCU16_MODE_MASK, BIT3, PINMUX_FOR_LCD_MCU16_MODE_2},
    {PAD_TTL24, PADTOP_BANK, REG_LCD_MCU18_MODE, REG_LCD_MCU18_MODE_MASK, BIT4, PINMUX_FOR_LCD_MCU18_MODE_1},
    {PAD_TTL24, PADTOP_BANK, REG_LCD_MCU18_MODE, REG_LCD_MCU18_MODE_MASK, BIT5, PINMUX_FOR_LCD_MCU18_MODE_2},
    {PAD_TTL24, PADTOP_BANK, REG_BT656_OUT_MODE, REG_BT656_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_BT656_OUT_MODE_3},
    {PAD_TTL24, PADTOP_BANK, REG_BT601_OUT_MODE, REG_BT601_OUT_MODE_MASK, BIT4, PINMUX_FOR_BT601_OUT_MODE_1},
    {PAD_TTL24, PADTOP_BANK, REG_BT601_OUT_MODE, REG_BT601_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_BT601_OUT_MODE_3},
    {PAD_TTL24, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT0, PINMUX_FOR_BT1120_OUT_MODE_1},
    {PAD_TTL24, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT1, PINMUX_FOR_BT1120_OUT_MODE_2},

    {PAD_TTL25, PADGPIO_BANK, REG_TTL25_GPIO_MODE, REG_TTL25_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_TTL25, PADTOP_BANK, REG_SPI2_MODE, REG_SPI2_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_SPI2_MODE_3},
    {PAD_TTL25, PADTOP_BANK, REG_EMMC1_8B_MODE, REG_EMMC1_8B_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_EMMC1_8B_MODE_3},
    {PAD_TTL25, PADTOP_BANK, REG_PWM7_MODE, REG_PWM7_MODE_MASK, BIT14 | BIT13, PINMUX_FOR_PWM7_MODE_6},
    {PAD_TTL25, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT2, PINMUX_FOR_ETH_MODE_4},
    {PAD_TTL25, PADTOP_BANK, REG_ETH1_MODE, REG_ETH1_MODE_MASK, BIT6, PINMUX_FOR_ETH1_MODE_4},
    {PAD_TTL25, PADTOP_BANK, REG_I2S_TX_MODE, REG_I2S_TX_MODE_MASK, BIT10, PINMUX_FOR_I2S_TX_MODE_4},
    {PAD_TTL25, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_TTL25, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT9, PINMUX_FOR_TTL24_MODE_2},
    {PAD_TTL25, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_TTL24_MODE_3},
    {PAD_TTL25, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT10, PINMUX_FOR_TTL24_MODE_4},
    {PAD_TTL25, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT0, PINMUX_FOR_TTL16_MODE_1},
    {PAD_TTL25, PADTOP_BANK, REG_TTL18_MODE, REG_TTL18_MODE_MASK, BIT4, PINMUX_FOR_TTL18_MODE_1},
    {PAD_TTL25, PADTOP_BANK, REG_RGB8_MODE, REG_RGB8_MODE_MASK, BIT9, PINMUX_FOR_RGB8_MODE_2},
    {PAD_TTL25, PADTOP_BANK, REG_RGB16_MODE, REG_RGB16_MODE_MASK, BIT12, PINMUX_FOR_RGB16_MODE_1},
    {PAD_TTL25, PADTOP_BANK, REG_LCD_MCU8_MODE, REG_LCD_MCU8_MODE_MASK, BIT0, PINMUX_FOR_LCD_MCU8_MODE_1},
    {PAD_TTL25, PADTOP_BANK, REG_LCD_MCU8_MODE, REG_LCD_MCU8_MODE_MASK, BIT1, PINMUX_FOR_LCD_MCU8_MODE_2},
    {PAD_TTL25, PADTOP_BANK, REG_LCD_MCU16_MODE, REG_LCD_MCU16_MODE_MASK, BIT2, PINMUX_FOR_LCD_MCU16_MODE_1},
    {PAD_TTL25, PADTOP_BANK, REG_LCD_MCU16_MODE, REG_LCD_MCU16_MODE_MASK, BIT3, PINMUX_FOR_LCD_MCU16_MODE_2},
    {PAD_TTL25, PADTOP_BANK, REG_LCD_MCU18_MODE, REG_LCD_MCU18_MODE_MASK, BIT4, PINMUX_FOR_LCD_MCU18_MODE_1},
    {PAD_TTL25, PADTOP_BANK, REG_LCD_MCU18_MODE, REG_LCD_MCU18_MODE_MASK, BIT5, PINMUX_FOR_LCD_MCU18_MODE_2},
    {PAD_TTL25, PADTOP_BANK, REG_BT656_OUT_MODE, REG_BT656_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_BT656_OUT_MODE_3},
    {PAD_TTL25, PADTOP_BANK, REG_BT601_OUT_MODE, REG_BT601_OUT_MODE_MASK, BIT4, PINMUX_FOR_BT601_OUT_MODE_1},
    {PAD_TTL25, PADTOP_BANK, REG_BT601_OUT_MODE, REG_BT601_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_BT601_OUT_MODE_3},
    {PAD_TTL25, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT0, PINMUX_FOR_BT1120_OUT_MODE_1},
    {PAD_TTL25, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT1, PINMUX_FOR_BT1120_OUT_MODE_2},

    {PAD_TTL26, PADGPIO_BANK, REG_TTL26_GPIO_MODE, REG_TTL26_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_TTL26, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT11, PINMUX_FOR_FUART_MODE_8},
    {PAD_TTL26, PADTOP_BANK, REG_UART2_MODE, REG_UART2_MODE_MASK, BIT10 | BIT8, PINMUX_FOR_UART2_MODE_5},
    {PAD_TTL26, PADTOP_BANK, REG_EMMC1_8B_MODE, REG_EMMC1_8B_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_EMMC1_8B_MODE_3},
    {PAD_TTL26, PADTOP_BANK, REG_PWM8_MODE, REG_PWM8_MODE_MASK, BIT2 | BIT0, PINMUX_FOR_PWM8_MODE_5},
    {PAD_TTL26, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT2, PINMUX_FOR_ETH_MODE_4},
    {PAD_TTL26, PADTOP_BANK, REG_ETH1_MODE, REG_ETH1_MODE_MASK, BIT6, PINMUX_FOR_ETH1_MODE_4},
    {PAD_TTL26, PADTOP_BANK, REG_I2S_TX_MODE, REG_I2S_TX_MODE_MASK, BIT10, PINMUX_FOR_I2S_TX_MODE_4},
    {PAD_TTL26, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_TTL26, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT9, PINMUX_FOR_TTL24_MODE_2},
    {PAD_TTL26, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_TTL24_MODE_3},
    {PAD_TTL26, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT10, PINMUX_FOR_TTL24_MODE_4},
    {PAD_TTL26, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT0, PINMUX_FOR_TTL16_MODE_1},
    {PAD_TTL26, PADTOP_BANK, REG_TTL18_MODE, REG_TTL18_MODE_MASK, BIT4, PINMUX_FOR_TTL18_MODE_1},
    {PAD_TTL26, PADTOP_BANK, REG_RGB8_MODE, REG_RGB8_MODE_MASK, BIT9, PINMUX_FOR_RGB8_MODE_2},
    {PAD_TTL26, PADTOP_BANK, REG_RGB16_MODE, REG_RGB16_MODE_MASK, BIT12, PINMUX_FOR_RGB16_MODE_1},
    {PAD_TTL26, PADTOP_BANK, REG_LCD_MCU8_MODE, REG_LCD_MCU8_MODE_MASK, BIT0, PINMUX_FOR_LCD_MCU8_MODE_1},
    {PAD_TTL26, PADTOP_BANK, REG_LCD_MCU8_MODE, REG_LCD_MCU8_MODE_MASK, BIT1, PINMUX_FOR_LCD_MCU8_MODE_2},
    {PAD_TTL26, PADTOP_BANK, REG_LCD_MCU16_MODE, REG_LCD_MCU16_MODE_MASK, BIT2, PINMUX_FOR_LCD_MCU16_MODE_1},
    {PAD_TTL26, PADTOP_BANK, REG_LCD_MCU16_MODE, REG_LCD_MCU16_MODE_MASK, BIT3, PINMUX_FOR_LCD_MCU16_MODE_2},
    {PAD_TTL26, PADTOP_BANK, REG_LCD_MCU18_MODE, REG_LCD_MCU18_MODE_MASK, BIT4, PINMUX_FOR_LCD_MCU18_MODE_1},
    {PAD_TTL26, PADTOP_BANK, REG_LCD_MCU18_MODE, REG_LCD_MCU18_MODE_MASK, BIT5, PINMUX_FOR_LCD_MCU18_MODE_2},
    {PAD_TTL26, PADTOP_BANK, REG_BT656_OUT_MODE, REG_BT656_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_BT656_OUT_MODE_3},
    {PAD_TTL26, PADTOP_BANK, REG_BT601_OUT_MODE, REG_BT601_OUT_MODE_MASK, BIT4, PINMUX_FOR_BT601_OUT_MODE_1},
    {PAD_TTL26, PADTOP_BANK, REG_BT601_OUT_MODE, REG_BT601_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_BT601_OUT_MODE_3},
    {PAD_TTL26, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT0, PINMUX_FOR_BT1120_OUT_MODE_1},
    {PAD_TTL26, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT1, PINMUX_FOR_BT1120_OUT_MODE_2},

    {PAD_TTL27, PADGPIO_BANK, REG_TTL27_GPIO_MODE, REG_TTL27_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_TTL27, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT11, PINMUX_FOR_FUART_MODE_8},
    {PAD_TTL27, PADTOP_BANK, REG_UART2_MODE, REG_UART2_MODE_MASK, BIT10 | BIT8, PINMUX_FOR_UART2_MODE_5},
    {PAD_TTL27, PADTOP_BANK, REG_EMMC1_8B_MODE, REG_EMMC1_8B_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_EMMC1_8B_MODE_3},
    {PAD_TTL27, PADTOP_BANK, REG_PWM9_MODE, REG_PWM9_MODE_MASK, BIT6, PINMUX_FOR_PWM9_MODE_4},
    {PAD_TTL27, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_TTL27, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT9, PINMUX_FOR_TTL24_MODE_2},
    {PAD_TTL27, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_TTL24_MODE_3},
    {PAD_TTL27, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT10, PINMUX_FOR_TTL24_MODE_4},
    {PAD_TTL27, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT0, PINMUX_FOR_TTL16_MODE_1},
    {PAD_TTL27, PADTOP_BANK, REG_TTL18_MODE, REG_TTL18_MODE_MASK, BIT4, PINMUX_FOR_TTL18_MODE_1},
    {PAD_TTL27, PADTOP_BANK, REG_RGB8_MODE, REG_RGB8_MODE_MASK, BIT9, PINMUX_FOR_RGB8_MODE_2},
    {PAD_TTL27, PADTOP_BANK, REG_RGB16_MODE, REG_RGB16_MODE_MASK, BIT12, PINMUX_FOR_RGB16_MODE_1},
    {PAD_TTL27, PADTOP_BANK, REG_LCD_MCU8_MODE, REG_LCD_MCU8_MODE_MASK, BIT0, PINMUX_FOR_LCD_MCU8_MODE_1},
    {PAD_TTL27, PADTOP_BANK, REG_LCD_MCU8_MODE, REG_LCD_MCU8_MODE_MASK, BIT1, PINMUX_FOR_LCD_MCU8_MODE_2},
    {PAD_TTL27, PADTOP_BANK, REG_LCD_MCU16_MODE, REG_LCD_MCU16_MODE_MASK, BIT2, PINMUX_FOR_LCD_MCU16_MODE_1},
    {PAD_TTL27, PADTOP_BANK, REG_LCD_MCU16_MODE, REG_LCD_MCU16_MODE_MASK, BIT3, PINMUX_FOR_LCD_MCU16_MODE_2},
    {PAD_TTL27, PADTOP_BANK, REG_LCD_MCU18_MODE, REG_LCD_MCU18_MODE_MASK, BIT4, PINMUX_FOR_LCD_MCU18_MODE_1},
    {PAD_TTL27, PADTOP_BANK, REG_LCD_MCU18_MODE, REG_LCD_MCU18_MODE_MASK, BIT5, PINMUX_FOR_LCD_MCU18_MODE_2},
    {PAD_TTL27, PADTOP_BANK, REG_BT656_OUT_MODE, REG_BT656_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_BT656_OUT_MODE_3},
    {PAD_TTL27, PADTOP_BANK, REG_BT601_OUT_MODE, REG_BT601_OUT_MODE_MASK, BIT4, PINMUX_FOR_BT601_OUT_MODE_1},
    {PAD_TTL27, PADTOP_BANK, REG_BT601_OUT_MODE, REG_BT601_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_BT601_OUT_MODE_3},
    {PAD_TTL27, PADTOP_BANK, REG_BT1120_OUT_MODE, REG_BT1120_OUT_MODE_MASK, BIT1, PINMUX_FOR_BT1120_OUT_MODE_2},

    {PAD_SATA_GPIO, PADGPIO_BANK, REG_SATA_GPIO_GPIO_MODE, REG_SATA_GPIO_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SATA_GPIO, PADTOP_BANK, REG_EJ_MODE, REG_EJ_MODE_MASK, BIT8, PINMUX_FOR_EJ_MODE_2},
    {PAD_SATA_GPIO, PADTOP_BANK, REG_DLA_EJ_MODE, REG_DLA_EJ_MODE_MASK, BIT2, PINMUX_FOR_DLA_EJ_MODE_4},
    {PAD_SATA_GPIO, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_SATA_GPIO, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_SATA_GPIO, PADTOP_BANK, REG_SPI0_CZ2_MODE, REG_SPI0_CZ2_MODE_MASK, BIT2, PINMUX_FOR_SPI0_CZ2_MODE_4},
    {PAD_SATA_GPIO, PADTOP_BANK, REG_UART3_MODE, REG_UART3_MODE_MASK, BIT14 | BIT12, PINMUX_FOR_UART3_MODE_5},
    {PAD_SATA_GPIO, PADTOP_BANK, REG_PWM0_MODE, REG_PWM0_MODE_MASK, BIT2 | BIT1, PINMUX_FOR_PWM0_MODE_6},
    {PAD_SATA_GPIO, PADTOP_BANK, REG_LED1_MODE, REG_LED1_MODE_MASK, BIT6, PINMUX_FOR_LED1_MODE_4},
    {PAD_SATA_GPIO, PADTOP_BANK, REG_I2S_RX_MODE, REG_I2S_RX_MODE_MASK, BIT6 | BIT5, PINMUX_FOR_I2S_RX_MODE_6},
    {PAD_SATA_GPIO, PADTOP_BANK, REG_I2S_TX_MODE, REG_I2S_TX_MODE_MASK, BIT10 | BIT8, PINMUX_FOR_I2S_TX_MODE_5},
    {PAD_SATA_GPIO, PADTOP_BANK, REG_I2S_RXTX_MODE, REG_I2S_RXTX_MODE_MASK, BIT14 | BIT13, PINMUX_FOR_I2S_RXTX_MODE_6},
    {PAD_SATA_GPIO, PADTOP_BANK, REG_DMIC_MODE, REG_DMIC_MODE_MASK, BIT3, PINMUX_FOR_DMIC_MODE_8},
    {PAD_SATA_GPIO, PADTOP_BANK, REG_DMIC_4CH_MODE, REG_DMIC_4CH_MODE_MASK, BIT3 | BIT0, PINMUX_FOR_DMIC_4CH_MODE_9},
    {PAD_SATA_GPIO, PADTOP_BANK, REG_LCD_MCU8_MODE, REG_LCD_MCU8_MODE_MASK, BIT1, PINMUX_FOR_LCD_MCU8_MODE_2},
    {PAD_SATA_GPIO, PADTOP_BANK, REG_LCD_MCU16_MODE, REG_LCD_MCU16_MODE_MASK, BIT3, PINMUX_FOR_LCD_MCU16_MODE_2},
    {PAD_SATA_GPIO, PADTOP_BANK, REG_LCD_MCU18_MODE, REG_LCD_MCU18_MODE_MASK, BIT4, PINMUX_FOR_LCD_MCU18_MODE_1},
    {PAD_SATA_GPIO, PADTOP_BANK, REG_SATA_LED_MODE, REG_SATA_LED_MODE_MASK, BIT0, PINMUX_FOR_SATA_LED_MODE_1},

    {PAD_HDMITX_HPD, PADGPIO_BANK, REG_HDMITX_HPD_GPIO_MODE, REG_HDMITX_HPD_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_HDMITX_HPD, PADTOP_BANK, REG_EJ_MODE, REG_EJ_MODE_MASK, BIT8, PINMUX_FOR_EJ_MODE_2},
    {PAD_HDMITX_HPD, PADTOP_BANK, REG_DLA_EJ_MODE, REG_DLA_EJ_MODE_MASK, BIT2, PINMUX_FOR_DLA_EJ_MODE_4},
    {PAD_HDMITX_HPD, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_HDMITX_HPD, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_HDMITX_HPD, PADTOP_BANK, REG_UART3_MODE, REG_UART3_MODE_MASK, BIT14 | BIT12, PINMUX_FOR_UART3_MODE_5},
    {PAD_HDMITX_HPD, PADTOP_BANK, REG_PWM1_MODE, REG_PWM1_MODE_MASK, BIT6 | BIT5, PINMUX_FOR_PWM1_MODE_6},
    {PAD_HDMITX_HPD, PADTOP_BANK, REG_I2S_MCK_MODE, REG_I2S_MCK_MODE_MASK, BIT2 | BIT1, PINMUX_FOR_I2S_MCK_MODE_6},
    {PAD_HDMITX_HPD, PADTOP_BANK, REG_DMIC_MODE, REG_DMIC_MODE_MASK, BIT3, PINMUX_FOR_DMIC_MODE_8},
    {PAD_HDMITX_HPD, PADTOP_BANK, REG_DMIC_4CH_MODE, REG_DMIC_4CH_MODE_MASK, BIT3 | BIT0, PINMUX_FOR_DMIC_4CH_MODE_9},

    {PAD_HDMITX_SDA, PADGPIO_BANK, REG_HDMITX_SDA_GPIO_MODE, REG_HDMITX_SDA_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_HDMITX_SDA, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_HDMITX_SDA, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_HDMITX_SDA, PADTOP_BANK, REG_I2C4_MODE, REG_I2C4_MODE_MASK, BIT6 | BIT4, PINMUX_FOR_I2C4_MODE_5},
    {PAD_HDMITX_SDA, PADTOP_BANK, REG_I2C5_MODE, REG_I2C5_MODE_MASK, BIT10 | BIT9, PINMUX_FOR_I2C5_MODE_6},
    {PAD_HDMITX_SDA, PADTOP_BANK, REG_SPI2_MODE, REG_SPI2_MODE_MASK, BIT10, PINMUX_FOR_SPI2_MODE_4},
    {PAD_HDMITX_SDA, PADTOP_BANK, REG_UART2_MODE, REG_UART2_MODE_MASK, BIT10 | BIT9, PINMUX_FOR_UART2_MODE_6},
    {PAD_HDMITX_SDA, PADTOP_BANK, REG_PWM3_MODE, REG_PWM3_MODE_MASK, BIT14 | BIT13, PINMUX_FOR_PWM3_MODE_6},
    {PAD_HDMITX_SDA, PADTOP_BANK, REG_I2S_RX_MODE, REG_I2S_RX_MODE_MASK, BIT6 | BIT5, PINMUX_FOR_I2S_RX_MODE_6},
    {PAD_HDMITX_SDA, PADTOP_BANK, REG_I2S_RXTX_MODE, REG_I2S_RXTX_MODE_MASK, BIT14 | BIT13, PINMUX_FOR_I2S_RXTX_MODE_6},

    {PAD_HDMITX_SCL, PADGPIO_BANK, REG_HDMITX_SCL_GPIO_MODE, REG_HDMITX_SCL_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_HDMITX_SCL, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_HDMITX_SCL, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_HDMITX_SCL, PADTOP_BANK, REG_I2C4_MODE, REG_I2C4_MODE_MASK, BIT6 | BIT4, PINMUX_FOR_I2C4_MODE_5},
    {PAD_HDMITX_SCL, PADTOP_BANK, REG_I2C5_MODE, REG_I2C5_MODE_MASK, BIT10 | BIT9, PINMUX_FOR_I2C5_MODE_6},
    {PAD_HDMITX_SCL, PADTOP_BANK, REG_SPI2_MODE, REG_SPI2_MODE_MASK, BIT10, PINMUX_FOR_SPI2_MODE_4},
    {PAD_HDMITX_SCL, PADTOP_BANK, REG_UART2_MODE, REG_UART2_MODE_MASK, BIT10 | BIT9, PINMUX_FOR_UART2_MODE_6},
    {PAD_HDMITX_SCL, PADTOP_BANK, REG_PWM2_MODE, REG_PWM2_MODE_MASK, BIT10 | BIT9, PINMUX_FOR_PWM2_MODE_6},
    {PAD_HDMITX_SCL, PADTOP_BANK, REG_I2S_RX_MODE, REG_I2S_RX_MODE_MASK, BIT6 | BIT5, PINMUX_FOR_I2S_RX_MODE_6},
    {PAD_HDMITX_SCL, PADTOP_BANK, REG_I2S_TX_MODE, REG_I2S_TX_MODE_MASK, BIT10 | BIT8, PINMUX_FOR_I2S_TX_MODE_5},
    {PAD_HDMITX_SCL, PADTOP_BANK, REG_I2S_RXTX_MODE, REG_I2S_RXTX_MODE_MASK, BIT14 | BIT13, PINMUX_FOR_I2S_RXTX_MODE_6},
    {PAD_HDMITX_SCL, PADTOP_BANK, REG_DMIC_4CH_MODE, REG_DMIC_4CH_MODE_MASK, BIT3 | BIT0, PINMUX_FOR_DMIC_4CH_MODE_9},

    {PAD_VSYNC_OUT, PADGPIO_BANK, REG_VSYNC_OUT_GPIO_MODE, REG_VSYNC_OUT_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_VSYNC_OUT, PADTOP_BANK, REG_EJ_MODE, REG_EJ_MODE_MASK, BIT8, PINMUX_FOR_EJ_MODE_2},
    {PAD_VSYNC_OUT, PADTOP_BANK, REG_DLA_EJ_MODE, REG_DLA_EJ_MODE_MASK, BIT2, PINMUX_FOR_DLA_EJ_MODE_4},
    {PAD_VSYNC_OUT, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_VSYNC_OUT, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_VSYNC_OUT, PADTOP_BANK, REG_I2C0_MODE, REG_I2C0_MODE_MASK, BIT2 | BIT1, PINMUX_FOR_I2C0_MODE_6},
    {PAD_VSYNC_OUT, PADTOP_BANK, REG_I2C4_MODE, REG_I2C4_MODE_MASK, BIT6 | BIT5, PINMUX_FOR_I2C4_MODE_6},
    {PAD_VSYNC_OUT, PADTOP_BANK, REG_SPI2_MODE, REG_SPI2_MODE_MASK, BIT10, PINMUX_FOR_SPI2_MODE_4},
    {PAD_VSYNC_OUT, PADTOP_BANK, REG_UART3_MODE, REG_UART3_MODE_MASK, BIT14 | BIT13, PINMUX_FOR_UART3_MODE_6},
    {PAD_VSYNC_OUT, PADTOP_BANK, REG_PWM4_MODE, REG_PWM4_MODE_MASK, BIT2 | BIT1, PINMUX_FOR_PWM4_MODE_6},
    {PAD_VSYNC_OUT, PADTOP_BANK, REG_I2S_TX_MODE, REG_I2S_TX_MODE_MASK, BIT10 | BIT8, PINMUX_FOR_I2S_TX_MODE_5},
    {PAD_VSYNC_OUT, PADTOP_BANK, REG_I2S_RXTX_MODE, REG_I2S_RXTX_MODE_MASK, BIT14 | BIT13, PINMUX_FOR_I2S_RXTX_MODE_6},
    {PAD_VSYNC_OUT, PADTOP_BANK, REG_LCD_MCU18_MODE, REG_LCD_MCU18_MODE_MASK, BIT4, PINMUX_FOR_LCD_MCU18_MODE_1},
    {PAD_VSYNC_OUT, PADTOP_BANK, REG_LCD_MCU18_MODE, REG_LCD_MCU18_MODE_MASK, BIT5, PINMUX_FOR_LCD_MCU18_MODE_2},
    {PAD_VSYNC_OUT, PADTOP_BANK, REG_VGA_VSYNC_MODE, REG_VGA_VSYNC_MODE_MASK, BIT9, PINMUX_FOR_VGA_VSYNC_MODE_1},

    {PAD_HSYNC_OUT, PADGPIO_BANK, REG_HSYNC_OUT_GPIO_MODE, REG_HSYNC_OUT_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_HSYNC_OUT, PADTOP_BANK, REG_EJ_MODE, REG_EJ_MODE_MASK, BIT8, PINMUX_FOR_EJ_MODE_2},
    {PAD_HSYNC_OUT, PADTOP_BANK, REG_DLA_EJ_MODE, REG_DLA_EJ_MODE_MASK, BIT2, PINMUX_FOR_DLA_EJ_MODE_4},
    {PAD_HSYNC_OUT, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_HSYNC_OUT, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_HSYNC_OUT, PADTOP_BANK, REG_I2C0_MODE, REG_I2C0_MODE_MASK, BIT2 | BIT1, PINMUX_FOR_I2C0_MODE_6},
    {PAD_HSYNC_OUT, PADTOP_BANK, REG_I2C4_MODE, REG_I2C4_MODE_MASK, BIT6 | BIT5, PINMUX_FOR_I2C4_MODE_6},
    {PAD_HSYNC_OUT, PADTOP_BANK, REG_SPI2_MODE, REG_SPI2_MODE_MASK, BIT10, PINMUX_FOR_SPI2_MODE_4},
    {PAD_HSYNC_OUT, PADTOP_BANK, REG_UART3_MODE, REG_UART3_MODE_MASK, BIT14 | BIT13, PINMUX_FOR_UART3_MODE_6},
    {PAD_HSYNC_OUT, PADTOP_BANK, REG_PWM5_MODE, REG_PWM5_MODE_MASK, BIT6 | BIT5, PINMUX_FOR_PWM5_MODE_6},
    {PAD_HSYNC_OUT, PADTOP_BANK, REG_LCD_MCU18_MODE, REG_LCD_MCU18_MODE_MASK, BIT4, PINMUX_FOR_LCD_MCU18_MODE_1},
    {PAD_HSYNC_OUT, PADTOP_BANK, REG_LCD_MCU18_MODE, REG_LCD_MCU18_MODE_MASK, BIT5, PINMUX_FOR_LCD_MCU18_MODE_2},
    {PAD_HSYNC_OUT, PADTOP_BANK, REG_VGA_HSYNC_MODE, REG_VGA_HSYNC_MODE_MASK, BIT8, PINMUX_FOR_VGA_HSYNC_MODE_1},

    {PAD_GPIO8, PADGPIO_BANK, REG_GPIO8_GPIO_MODE, REG_GPIO8_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_GPIO8, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_GPIO8, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_GPIO8, PADTOP_BANK, REG_I2C3_MODE, REG_I2C3_MODE_MASK, BIT2 | BIT1, PINMUX_FOR_I2C3_MODE_6},
    {PAD_GPIO8, PADTOP_BANK, REG_I2C5_MODE, REG_I2C5_MODE_MASK, BIT11 | BIT9, PINMUX_FOR_I2C5_MODE_10},
    {PAD_GPIO8, PADTOP_BANK, REG_SPI0_MODE, REG_SPI0_MODE_MASK, BIT2, PINMUX_FOR_SPI0_MODE_4},
    {PAD_GPIO8, PADTOP_BANK, REG_SPI1_MODE, REG_SPI1_MODE_MASK, BIT6 | BIT5, PINMUX_FOR_SPI1_MODE_6},
    {PAD_GPIO8, PADTOP_BANK, REG_UART0_MODE, REG_UART0_MODE_MASK, BIT2, PINMUX_FOR_UART0_MODE_4},
    {PAD_GPIO8, PADTOP_BANK, REG_EMMC1_8B_MODE, REG_EMMC1_8B_MODE_MASK, BIT9, PINMUX_FOR_EMMC1_8B_MODE_2},
    {PAD_GPIO8, PADTOP_BANK, REG_PWM8_MODE, REG_PWM8_MODE_MASK, BIT2 | BIT1, PINMUX_FOR_PWM8_MODE_6},
    {PAD_GPIO8, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_ETH_MODE_3},
    {PAD_GPIO8, PADTOP_BANK, REG_ETH1_MODE, REG_ETH1_MODE_MASK, BIT7 | BIT5 | BIT4, PINMUX_FOR_ETH1_MODE_11},
    {PAD_GPIO8, PADTOP_BANK, REG_I2S_RX_MODE, REG_I2S_RX_MODE_MASK, BIT6 | BIT5 | BIT4, PINMUX_FOR_I2S_RX_MODE_7},
    {PAD_GPIO8, PADTOP_BANK, REG_I2S_RXTX_MODE, REG_I2S_RXTX_MODE_MASK, BIT14 | BIT13 | BIT12,
     PINMUX_FOR_I2S_RXTX_MODE_7},
    {PAD_GPIO8, PADTOP_BANK, REG_DMIC_MODE, REG_DMIC_MODE_MASK, BIT3 | BIT0, PINMUX_FOR_DMIC_MODE_9},
    {PAD_GPIO8, PADTOP_BANK, REG_DMIC_4CH_MODE, REG_DMIC_4CH_MODE_MASK, BIT3 | BIT1, PINMUX_FOR_DMIC_4CH_MODE_10},
    {PAD_GPIO8, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT2 | BIT1, PINMUX_FOR_TTL16_MODE_6},

    {PAD_GPIO9, PADGPIO_BANK, REG_GPIO9_GPIO_MODE, REG_GPIO9_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_GPIO9, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_GPIO9, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_GPIO9, PADTOP_BANK, REG_I2C3_MODE, REG_I2C3_MODE_MASK, BIT2 | BIT1, PINMUX_FOR_I2C3_MODE_6},
    {PAD_GPIO9, PADTOP_BANK, REG_I2C5_MODE, REG_I2C5_MODE_MASK, BIT11 | BIT9, PINMUX_FOR_I2C5_MODE_10},
    {PAD_GPIO9, PADTOP_BANK, REG_SPI0_MODE, REG_SPI0_MODE_MASK, BIT2, PINMUX_FOR_SPI0_MODE_4},
    {PAD_GPIO9, PADTOP_BANK, REG_SPI1_MODE, REG_SPI1_MODE_MASK, BIT6 | BIT5, PINMUX_FOR_SPI1_MODE_6},
    {PAD_GPIO9, PADTOP_BANK, REG_UART0_MODE, REG_UART0_MODE_MASK, BIT2, PINMUX_FOR_UART0_MODE_4},
    {PAD_GPIO9, PADTOP_BANK, REG_EMMC1_8B_MODE, REG_EMMC1_8B_MODE_MASK, BIT9, PINMUX_FOR_EMMC1_8B_MODE_2},
    {PAD_GPIO9, PADTOP_BANK, REG_PWM9_MODE, REG_PWM9_MODE_MASK, BIT6 | BIT4, PINMUX_FOR_PWM9_MODE_5},
    {PAD_GPIO9, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_ETH_MODE_3},
    {PAD_GPIO9, PADTOP_BANK, REG_ETH1_MODE, REG_ETH1_MODE_MASK, BIT7 | BIT5 | BIT4, PINMUX_FOR_ETH1_MODE_11},
    {PAD_GPIO9, PADTOP_BANK, REG_I2S_MCK_MODE, REG_I2S_MCK_MODE_MASK, BIT2 | BIT1 | BIT0, PINMUX_FOR_I2S_MCK_MODE_7},
    {PAD_GPIO9, PADTOP_BANK, REG_DMIC_MODE, REG_DMIC_MODE_MASK, BIT3 | BIT0, PINMUX_FOR_DMIC_MODE_9},
    {PAD_GPIO9, PADTOP_BANK, REG_DMIC_4CH_MODE, REG_DMIC_4CH_MODE_MASK, BIT3 | BIT1, PINMUX_FOR_DMIC_4CH_MODE_10},
    {PAD_GPIO9, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT2 | BIT1, PINMUX_FOR_TTL16_MODE_6},

    {PAD_GPIO10, PADGPIO_BANK, REG_GPIO10_GPIO_MODE, REG_GPIO10_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_GPIO10, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_GPIO10, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_GPIO10, PADTOP_BANK, REG_SPI0_MODE, REG_SPI0_MODE_MASK, BIT2, PINMUX_FOR_SPI0_MODE_4},
    {PAD_GPIO10, PADTOP_BANK, REG_SPI1_MODE, REG_SPI1_MODE_MASK, BIT6 | BIT5, PINMUX_FOR_SPI1_MODE_6},
    {PAD_GPIO10, PADTOP_BANK, REG_UART1_MODE, REG_UART1_MODE_MASK, BIT6 | BIT5, PINMUX_FOR_UART1_MODE_6},
    {PAD_GPIO10, PADTOP_BANK, REG_PWM10_MODE, REG_PWM10_MODE_MASK, BIT2, PINMUX_FOR_PWM10_MODE_4},
    {PAD_GPIO10, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_ETH_MODE_3},
    {PAD_GPIO10, PADTOP_BANK, REG_ETH1_MODE, REG_ETH1_MODE_MASK, BIT7 | BIT5 | BIT4, PINMUX_FOR_ETH1_MODE_11},
    {PAD_GPIO10, PADTOP_BANK, REG_I2S_RX_MODE, REG_I2S_RX_MODE_MASK, BIT6 | BIT5 | BIT4, PINMUX_FOR_I2S_RX_MODE_7},
    {PAD_GPIO10, PADTOP_BANK, REG_I2S_RXTX_MODE, REG_I2S_RXTX_MODE_MASK, BIT14 | BIT13 | BIT12,
     PINMUX_FOR_I2S_RXTX_MODE_7},
    {PAD_GPIO10, PADTOP_BANK, REG_DMIC_4CH_MODE, REG_DMIC_4CH_MODE_MASK, BIT3 | BIT1, PINMUX_FOR_DMIC_4CH_MODE_10},
    {PAD_GPIO10, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT2 | BIT1, PINMUX_FOR_TTL16_MODE_6},

    {PAD_GPIO11, PADGPIO_BANK, REG_GPIO11_GPIO_MODE, REG_GPIO11_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_GPIO11, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_GPIO11, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_GPIO11, PADTOP_BANK, REG_SPI0_MODE, REG_SPI0_MODE_MASK, BIT2, PINMUX_FOR_SPI0_MODE_4},
    {PAD_GPIO11, PADTOP_BANK, REG_SPI1_MODE, REG_SPI1_MODE_MASK, BIT6 | BIT5, PINMUX_FOR_SPI1_MODE_6},
    {PAD_GPIO11, PADTOP_BANK, REG_UART1_MODE, REG_UART1_MODE_MASK, BIT6 | BIT5, PINMUX_FOR_UART1_MODE_6},
    {PAD_GPIO11, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_ETH_MODE_3},
    {PAD_GPIO11, PADTOP_BANK, REG_ETH1_MODE, REG_ETH1_MODE_MASK, BIT7 | BIT5 | BIT4, PINMUX_FOR_ETH1_MODE_11},
    {PAD_GPIO11, PADTOP_BANK, REG_I2S_RX_MODE, REG_I2S_RX_MODE_MASK, BIT6 | BIT5 | BIT4, PINMUX_FOR_I2S_RX_MODE_7},
    {PAD_GPIO11, PADTOP_BANK, REG_I2S_RXTX_MODE, REG_I2S_RXTX_MODE_MASK, BIT14 | BIT13 | BIT12,
     PINMUX_FOR_I2S_RXTX_MODE_7},
    {PAD_GPIO11, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT2 | BIT1, PINMUX_FOR_TTL16_MODE_6},

    {PAD_GPIO12, PADGPIO_BANK, REG_GPIO12_GPIO_MODE, REG_GPIO12_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_GPIO12, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_GPIO12, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_GPIO12, PADTOP_BANK, REG_SPI0_CZ2_MODE, REG_SPI0_CZ2_MODE_MASK, BIT2 | BIT0, PINMUX_FOR_SPI0_CZ2_MODE_5},
    {PAD_GPIO12, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_ETH_MODE_3},
    {PAD_GPIO12, PADTOP_BANK, REG_ETH1_MODE, REG_ETH1_MODE_MASK, BIT7 | BIT5 | BIT4, PINMUX_FOR_ETH1_MODE_11},
    {PAD_GPIO12, PADTOP_BANK, REG_I2S_TX_MODE, REG_I2S_TX_MODE_MASK, BIT10 | BIT9, PINMUX_FOR_I2S_TX_MODE_6},
    {PAD_GPIO12, PADTOP_BANK, REG_I2S_RXTX_MODE, REG_I2S_RXTX_MODE_MASK, BIT14 | BIT13 | BIT12,
     PINMUX_FOR_I2S_RXTX_MODE_7},
    {PAD_GPIO12, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT2 | BIT1, PINMUX_FOR_TTL16_MODE_6},

    {PAD_GPIO13, PADGPIO_BANK, REG_GPIO13_GPIO_MODE, REG_GPIO13_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_GPIO13, PADTOP_BANK, REG_EJ_MODE, REG_EJ_MODE_MASK, BIT8 | BIT7, PINMUX_FOR_EJ_MODE_3},
    {PAD_GPIO13, PADTOP_BANK, REG_DLA_EJ_MODE, REG_DLA_EJ_MODE_MASK, BIT2 | BIT0, PINMUX_FOR_DLA_EJ_MODE_5},
    {PAD_GPIO13, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_GPIO13, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_GPIO13, PADTOP_BANK, REG_I2C5_MODE, REG_I2C5_MODE_MASK, BIT10 | BIT9 | BIT8, PINMUX_FOR_I2C5_MODE_7},
    {PAD_GPIO13, PADTOP_BANK, REG_SPI0_MODE, REG_SPI0_MODE_MASK, BIT2 | BIT0, PINMUX_FOR_SPI0_MODE_5},
    {PAD_GPIO13, PADTOP_BANK, REG_SPI2_MODE, REG_SPI2_MODE_MASK, BIT10 | BIT8, PINMUX_FOR_SPI2_MODE_5},
    {PAD_GPIO13, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT11 | BIT8, PINMUX_FOR_FUART_MODE_9},
    {PAD_GPIO13, PADTOP_BANK, REG_ETH1_MODE, REG_ETH1_MODE_MASK, BIT7 | BIT5 | BIT4, PINMUX_FOR_ETH1_MODE_11},
    {PAD_GPIO13, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT2 | BIT1, PINMUX_FOR_TTL16_MODE_6},

    {PAD_GPIO14, PADGPIO_BANK, REG_GPIO14_GPIO_MODE, REG_GPIO14_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_GPIO14, PADTOP_BANK, REG_EJ_MODE, REG_EJ_MODE_MASK, BIT8 | BIT7, PINMUX_FOR_EJ_MODE_3},
    {PAD_GPIO14, PADTOP_BANK, REG_DLA_EJ_MODE, REG_DLA_EJ_MODE_MASK, BIT2 | BIT0, PINMUX_FOR_DLA_EJ_MODE_5},
    {PAD_GPIO14, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_GPIO14, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_GPIO14, PADTOP_BANK, REG_I2C5_MODE, REG_I2C5_MODE_MASK, BIT10 | BIT9 | BIT8, PINMUX_FOR_I2C5_MODE_7},
    {PAD_GPIO14, PADTOP_BANK, REG_SPI0_MODE, REG_SPI0_MODE_MASK, BIT2 | BIT0, PINMUX_FOR_SPI0_MODE_5},
    {PAD_GPIO14, PADTOP_BANK, REG_SPI2_MODE, REG_SPI2_MODE_MASK, BIT10 | BIT8, PINMUX_FOR_SPI2_MODE_5},
    {PAD_GPIO14, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT11 | BIT8, PINMUX_FOR_FUART_MODE_9},
    {PAD_GPIO14, PADTOP_BANK, REG_ETH1_MODE, REG_ETH1_MODE_MASK, BIT7 | BIT5 | BIT4, PINMUX_FOR_ETH1_MODE_11},
    {PAD_GPIO14, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT2 | BIT1, PINMUX_FOR_TTL16_MODE_6},

    {PAD_GPIO15, PADGPIO_BANK, REG_GPIO15_GPIO_MODE, REG_GPIO15_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_GPIO15, PADTOP_BANK, REG_EJ_MODE, REG_EJ_MODE_MASK, BIT8 | BIT7, PINMUX_FOR_EJ_MODE_3},
    {PAD_GPIO15, PADTOP_BANK, REG_DLA_EJ_MODE, REG_DLA_EJ_MODE_MASK, BIT2 | BIT0, PINMUX_FOR_DLA_EJ_MODE_5},
    {PAD_GPIO15, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_GPIO15, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_GPIO15, PADTOP_BANK, REG_I2C4_MODE, REG_I2C4_MODE_MASK, BIT6 | BIT5 | BIT4, PINMUX_FOR_I2C4_MODE_7},
    {PAD_GPIO15, PADTOP_BANK, REG_SPI0_MODE, REG_SPI0_MODE_MASK, BIT2 | BIT0, PINMUX_FOR_SPI0_MODE_5},
    {PAD_GPIO15, PADTOP_BANK, REG_SPI2_MODE, REG_SPI2_MODE_MASK, BIT10 | BIT8, PINMUX_FOR_SPI2_MODE_5},
    {PAD_GPIO15, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT11 | BIT8, PINMUX_FOR_FUART_MODE_9},
    {PAD_GPIO15, PADTOP_BANK, REG_EMMC1_8B_MODE, REG_EMMC1_8B_MODE_MASK, BIT8, PINMUX_FOR_EMMC1_8B_MODE_1},
    {PAD_GPIO15, PADTOP_BANK, REG_ETH1_MODE, REG_ETH1_MODE_MASK, BIT7 | BIT5 | BIT4, PINMUX_FOR_ETH1_MODE_11},
    {PAD_GPIO15, PADTOP_BANK, REG_I2S_TX_MODE, REG_I2S_TX_MODE_MASK, BIT10 | BIT9, PINMUX_FOR_I2S_TX_MODE_6},
    {PAD_GPIO15, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT2 | BIT1, PINMUX_FOR_TTL16_MODE_6},

    {PAD_GPIO16, PADGPIO_BANK, REG_GPIO16_GPIO_MODE, REG_GPIO16_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_GPIO16, PADTOP_BANK, REG_EJ_MODE, REG_EJ_MODE_MASK, BIT8 | BIT7, PINMUX_FOR_EJ_MODE_3},
    {PAD_GPIO16, PADTOP_BANK, REG_DLA_EJ_MODE, REG_DLA_EJ_MODE_MASK, BIT2 | BIT0, PINMUX_FOR_DLA_EJ_MODE_5},
    {PAD_GPIO16, PADTOP_BANK, REG_I2C4_MODE, REG_I2C4_MODE_MASK, BIT6 | BIT5 | BIT4, PINMUX_FOR_I2C4_MODE_7},
    {PAD_GPIO16, PADTOP_BANK, REG_SPI0_MODE, REG_SPI0_MODE_MASK, BIT2 | BIT0, PINMUX_FOR_SPI0_MODE_5},
    {PAD_GPIO16, PADTOP_BANK, REG_SPI2_MODE, REG_SPI2_MODE_MASK, BIT10 | BIT8, PINMUX_FOR_SPI2_MODE_5},
    {PAD_GPIO16, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT11 | BIT8, PINMUX_FOR_FUART_MODE_9},
    {PAD_GPIO16, PADTOP_BANK, REG_SD1_CDZ_MODE, REG_SD1_CDZ_MODE_MASK, BIT13 | BIT12, PINMUX_FOR_SD1_CDZ_MODE_3},
    {PAD_GPIO16, PADTOP_BANK, REG_EMMC1_8B_MODE, REG_EMMC1_8B_MODE_MASK, BIT8, PINMUX_FOR_EMMC1_8B_MODE_1},
    {PAD_GPIO16, PADTOP_BANK, REG_ETH1_MODE, REG_ETH1_MODE_MASK, BIT7 | BIT5 | BIT4, PINMUX_FOR_ETH1_MODE_11},
    {PAD_GPIO16, PADTOP_BANK, REG_I2S_TX_MODE, REG_I2S_TX_MODE_MASK, BIT10 | BIT9, PINMUX_FOR_I2S_TX_MODE_6},
    {PAD_GPIO16, PADTOP_BANK, REG_TTL16_MODE, REG_TTL16_MODE_MASK, BIT2 | BIT1, PINMUX_FOR_TTL16_MODE_6},

    {PAD_SD_GPIO0, PADGPIO_BANK, REG_SD_GPIO0_GPIO_MODE, REG_SD_GPIO0_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SD1_GPIO0, PADGPIO_BANK, REG_SD1_GPIO0_GPIO_MODE, REG_SD1_GPIO0_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SD1_GPIO0, PADTOP_BANK, REG_I2C0_MODE, REG_I2C0_MODE_MASK, BIT1, PINMUX_FOR_I2C0_MODE_2},
    {PAD_SD1_GPIO0, PADTOP_BANK, REG_UART1_MODE, REG_UART1_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_UART1_MODE_3},
    {PAD_SD1_GPIO0, PADTOP_BANK, REG_EMMC1_8B_MODE, REG_EMMC1_8B_MODE_MASK, BIT8, PINMUX_FOR_EMMC1_8B_MODE_1},
    {PAD_SD1_GPIO0, PADTOP_BANK, REG_PWM7_MODE, REG_PWM7_MODE_MASK, BIT13 | BIT12, PINMUX_FOR_PWM7_MODE_3},
    {PAD_SD1_GPIO0, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT1, PINMUX_FOR_ETH_MODE_2},
    {PAD_SD1_GPIO0, PADTOP_BANK, REG_ETH1_MODE, REG_ETH1_MODE_MASK, BIT5, PINMUX_FOR_ETH1_MODE_2},
    {PAD_SD1_GPIO0, PADTOP_BANK, REG_DMIC_MODE, REG_DMIC_MODE_MASK, BIT2, PINMUX_FOR_DMIC_MODE_4},
    {PAD_SD1_GPIO0, PADTOP_BANK, REG_DMIC_4CH_MODE, REG_DMIC_4CH_MODE_MASK, BIT2, PINMUX_FOR_DMIC_4CH_MODE_4},

    {PAD_SD1_GPIO1, PADGPIO_BANK, REG_SD1_GPIO1_GPIO_MODE, REG_SD1_GPIO1_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SD1_GPIO1, PADTOP_BANK, REG_I2C0_MODE, REG_I2C0_MODE_MASK, BIT1, PINMUX_FOR_I2C0_MODE_2},
    {PAD_SD1_GPIO1, PADTOP_BANK, REG_UART1_MODE, REG_UART1_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_UART1_MODE_3},
    {PAD_SD1_GPIO1, PADTOP_BANK, REG_EMMC1_8B_MODE, REG_EMMC1_8B_MODE_MASK, BIT8, PINMUX_FOR_EMMC1_8B_MODE_1},
    {PAD_SD1_GPIO1, PADTOP_BANK, REG_PWM8_MODE, REG_PWM8_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_PWM8_MODE_3},
    {PAD_SD1_GPIO1, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT1, PINMUX_FOR_ETH_MODE_2},
    {PAD_SD1_GPIO1, PADTOP_BANK, REG_ETH1_MODE, REG_ETH1_MODE_MASK, BIT5, PINMUX_FOR_ETH1_MODE_2},
    {PAD_SD1_GPIO1, PADTOP_BANK, REG_DMIC_MODE, REG_DMIC_MODE_MASK, BIT2, PINMUX_FOR_DMIC_MODE_4},
    {PAD_SD1_GPIO1, PADTOP_BANK, REG_DMIC_4CH_MODE, REG_DMIC_4CH_MODE_MASK, BIT2, PINMUX_FOR_DMIC_4CH_MODE_4},

    {PAD_SD1_CDZ, PADGPIO_BANK, REG_SD1_CDZ_GPIO_MODE, REG_SD1_CDZ_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SD1_CDZ, PADTOP_BANK, REG_I2C5_MODE, REG_I2C5_MODE_MASK, BIT9, PINMUX_FOR_I2C5_MODE_2},
    {PAD_SD1_CDZ, PADTOP_BANK, REG_SD1_CDZ_MODE, REG_SD1_CDZ_MODE_MASK, BIT12, PINMUX_FOR_SD1_CDZ_MODE_1},
    {PAD_SD1_CDZ, PADTOP_BANK, REG_EMMC1_RST_MODE, REG_EMMC1_RST_MODE_MASK, BIT14, PINMUX_FOR_EMMC1_RST_MODE_4},
    {PAD_SD1_CDZ, PADTOP_BANK, REG_PWM0_MODE, REG_PWM0_MODE_MASK, BIT1, PINMUX_FOR_PWM0_MODE_2},
    {PAD_SD1_CDZ, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT1, PINMUX_FOR_ETH_MODE_2},
    {PAD_SD1_CDZ, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT2 | BIT1, PINMUX_FOR_ETH_MODE_6},
    {PAD_SD1_CDZ, PADTOP_BANK, REG_ETH1_MODE, REG_ETH1_MODE_MASK, BIT5, PINMUX_FOR_ETH1_MODE_2},
    {PAD_SD1_CDZ, PADTOP_BANK, REG_ETH1_MODE, REG_ETH1_MODE_MASK, BIT6 | BIT5 | BIT4, PINMUX_FOR_ETH1_MODE_7},
    {PAD_SD1_CDZ, PADTOP_BANK, REG_I2S_RX_MODE, REG_I2S_RX_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_I2S_RX_MODE_3},
    {PAD_SD1_CDZ, PADTOP_BANK, REG_I2S_RXTX_MODE, REG_I2S_RXTX_MODE_MASK, BIT13 | BIT12, PINMUX_FOR_I2S_RXTX_MODE_3},

    {PAD_SD1_D1, PADGPIO_BANK, REG_SD1_D1_GPIO_MODE, REG_SD1_D1_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SD1_D1, PADTOP_BANK, REG_I2C5_MODE, REG_I2C5_MODE_MASK, BIT9, PINMUX_FOR_I2C5_MODE_2},
    {PAD_SD1_D1, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_FUART_MODE_3},
    {PAD_SD1_D1, PADTOP_BANK, REG_SD1_MODE, REG_SD1_MODE_MASK, BIT12, PINMUX_FOR_SD1_MODE_1},
    {PAD_SD1_D1, PADTOP_BANK, REG_EMMC1_8B_MODE, REG_EMMC1_8B_MODE_MASK, BIT8, PINMUX_FOR_EMMC1_8B_MODE_1},
    {PAD_SD1_D1, PADTOP_BANK, REG_EMMC1_4B_MODE, REG_EMMC1_4B_MODE_MASK, BIT6, PINMUX_FOR_EMMC1_4B_MODE_1},
    {PAD_SD1_D1, PADTOP_BANK, REG_PWM1_MODE, REG_PWM1_MODE_MASK, BIT5, PINMUX_FOR_PWM1_MODE_2},
    {PAD_SD1_D1, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT1, PINMUX_FOR_ETH_MODE_2},
    {PAD_SD1_D1, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT2 | BIT1, PINMUX_FOR_ETH_MODE_6},
    {PAD_SD1_D1, PADTOP_BANK, REG_ETH1_MODE, REG_ETH1_MODE_MASK, BIT5, PINMUX_FOR_ETH1_MODE_2},
    {PAD_SD1_D1, PADTOP_BANK, REG_ETH1_MODE, REG_ETH1_MODE_MASK, BIT6 | BIT5 | BIT4, PINMUX_FOR_ETH1_MODE_7},
    {PAD_SD1_D1, PADTOP_BANK, REG_I2S_MCK_MODE, REG_I2S_MCK_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_I2S_MCK_MODE_3},

    {PAD_SD1_D0, PADGPIO_BANK, REG_SD1_D0_GPIO_MODE, REG_SD1_D0_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SD1_D0, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_FUART_MODE_3},
    {PAD_SD1_D0, PADTOP_BANK, REG_SD1_MODE, REG_SD1_MODE_MASK, BIT12, PINMUX_FOR_SD1_MODE_1},
    {PAD_SD1_D0, PADTOP_BANK, REG_EMMC1_8B_MODE, REG_EMMC1_8B_MODE_MASK, BIT8, PINMUX_FOR_EMMC1_8B_MODE_1},
    {PAD_SD1_D0, PADTOP_BANK, REG_EMMC1_4B_MODE, REG_EMMC1_4B_MODE_MASK, BIT6, PINMUX_FOR_EMMC1_4B_MODE_1},
    {PAD_SD1_D0, PADTOP_BANK, REG_PWM2_MODE, REG_PWM2_MODE_MASK, BIT9, PINMUX_FOR_PWM2_MODE_2},
    {PAD_SD1_D0, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT1, PINMUX_FOR_ETH_MODE_2},
    {PAD_SD1_D0, PADTOP_BANK, REG_ETH1_MODE, REG_ETH1_MODE_MASK, BIT5, PINMUX_FOR_ETH1_MODE_2},
    {PAD_SD1_D0, PADTOP_BANK, REG_I2S_RX_MODE, REG_I2S_RX_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_I2S_RX_MODE_3},
    {PAD_SD1_D0, PADTOP_BANK, REG_I2S_RXTX_MODE, REG_I2S_RXTX_MODE_MASK, BIT13 | BIT12, PINMUX_FOR_I2S_RXTX_MODE_3},

    {PAD_SD1_CLK, PADGPIO_BANK, REG_SD1_CLK_GPIO_MODE, REG_SD1_CLK_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SD1_CLK, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_FUART_MODE_3},
    {PAD_SD1_CLK, PADTOP_BANK, REG_SD1_MODE, REG_SD1_MODE_MASK, BIT12, PINMUX_FOR_SD1_MODE_1},
    {PAD_SD1_CLK, PADTOP_BANK, REG_EMMC1_8B_MODE, REG_EMMC1_8B_MODE_MASK, BIT8, PINMUX_FOR_EMMC1_8B_MODE_1},
    {PAD_SD1_CLK, PADTOP_BANK, REG_EMMC1_4B_MODE, REG_EMMC1_4B_MODE_MASK, BIT6, PINMUX_FOR_EMMC1_4B_MODE_1},
    {PAD_SD1_CLK, PADTOP_BANK, REG_PWM3_MODE, REG_PWM3_MODE_MASK, BIT13, PINMUX_FOR_PWM3_MODE_2},
    {PAD_SD1_CLK, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT1, PINMUX_FOR_ETH_MODE_2},
    {PAD_SD1_CLK, PADTOP_BANK, REG_ETH1_MODE, REG_ETH1_MODE_MASK, BIT5, PINMUX_FOR_ETH1_MODE_2},
    {PAD_SD1_CLK, PADTOP_BANK, REG_I2S_RX_MODE, REG_I2S_RX_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_I2S_RX_MODE_3},
    {PAD_SD1_CLK, PADTOP_BANK, REG_I2S_RXTX_MODE, REG_I2S_RXTX_MODE_MASK, BIT13 | BIT12, PINMUX_FOR_I2S_RXTX_MODE_3},

    {PAD_SD1_CMD, PADGPIO_BANK, REG_SD1_CMD_GPIO_MODE, REG_SD1_CMD_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SD1_CMD, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_FUART_MODE_3},
    {PAD_SD1_CMD, PADTOP_BANK, REG_SD1_MODE, REG_SD1_MODE_MASK, BIT12, PINMUX_FOR_SD1_MODE_1},
    {PAD_SD1_CMD, PADTOP_BANK, REG_EMMC1_8B_MODE, REG_EMMC1_8B_MODE_MASK, BIT8, PINMUX_FOR_EMMC1_8B_MODE_1},
    {PAD_SD1_CMD, PADTOP_BANK, REG_EMMC1_4B_MODE, REG_EMMC1_4B_MODE_MASK, BIT6, PINMUX_FOR_EMMC1_4B_MODE_1},
    {PAD_SD1_CMD, PADTOP_BANK, REG_PWM4_MODE, REG_PWM4_MODE_MASK, BIT1, PINMUX_FOR_PWM4_MODE_2},
    {PAD_SD1_CMD, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT1, PINMUX_FOR_ETH_MODE_2},
    {PAD_SD1_CMD, PADTOP_BANK, REG_ETH1_MODE, REG_ETH1_MODE_MASK, BIT5, PINMUX_FOR_ETH1_MODE_2},
    {PAD_SD1_CMD, PADTOP_BANK, REG_I2S_TX_MODE, REG_I2S_TX_MODE_MASK, BIT9, PINMUX_FOR_I2S_TX_MODE_2},
    {PAD_SD1_CMD, PADTOP_BANK, REG_I2S_RXTX_MODE, REG_I2S_RXTX_MODE_MASK, BIT13 | BIT12, PINMUX_FOR_I2S_RXTX_MODE_3},

    {PAD_SD1_D3, PADTOP_BANK, REG_SD1_D3_GPIO_MODE, REG_SD1_D3_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SD1_D3, PADTOP_BANK, REG_SD1_MODE, REG_SD1_MODE_MASK, BIT12, PINMUX_FOR_SD1_MODE_1},
    {PAD_SD1_D3, PADTOP_BANK, REG_EMMC1_8B_MODE, REG_EMMC1_8B_MODE_MASK, BIT8, PINMUX_FOR_EMMC1_8B_MODE_1},
    {PAD_SD1_D3, PADTOP_BANK, REG_EMMC1_4B_MODE, REG_EMMC1_4B_MODE_MASK, BIT6, PINMUX_FOR_EMMC1_4B_MODE_1},
    {PAD_SD1_D3, PADTOP_BANK, REG_PWM5_MODE, REG_PWM5_MODE_MASK, BIT5, PINMUX_FOR_PWM5_MODE_2},
    {PAD_SD1_D3, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT1, PINMUX_FOR_ETH_MODE_2},
    {PAD_SD1_D3, PADTOP_BANK, REG_ETH1_MODE, REG_ETH1_MODE_MASK, BIT5, PINMUX_FOR_ETH1_MODE_2},
    {PAD_SD1_D3, PADTOP_BANK, REG_I2S_TX_MODE, REG_I2S_TX_MODE_MASK, BIT9, PINMUX_FOR_I2S_TX_MODE_2},

    {PAD_SD1_D2, PADTOP_BANK, REG_SD1_D2_GPIO_MODE, REG_SD1_D2_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SD1_D2, PADTOP_BANK, REG_SD1_MODE, REG_SD1_MODE_MASK, BIT12, PINMUX_FOR_SD1_MODE_1},
    {PAD_SD1_D2, PADTOP_BANK, REG_EMMC1_8B_MODE, REG_EMMC1_8B_MODE_MASK, BIT8, PINMUX_FOR_EMMC1_8B_MODE_1},
    {PAD_SD1_D2, PADTOP_BANK, REG_EMMC1_4B_MODE, REG_EMMC1_4B_MODE_MASK, BIT6, PINMUX_FOR_EMMC1_4B_MODE_1},
    {PAD_SD1_D2, PADTOP_BANK, REG_PWM6_MODE, REG_PWM6_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_PWM6_MODE_3},
    {PAD_SD1_D2, PADTOP_BANK, REG_ETH_MODE, REG_ETH_MODE_MASK, BIT1, PINMUX_FOR_ETH_MODE_2},
    {PAD_SD1_D2, PADTOP_BANK, REG_ETH1_MODE, REG_ETH1_MODE_MASK, BIT5, PINMUX_FOR_ETH1_MODE_2},
    {PAD_SD1_D2, PADTOP_BANK, REG_I2S_TX_MODE, REG_I2S_TX_MODE_MASK, BIT9, PINMUX_FOR_I2S_TX_MODE_2},
    {PAD_SD1_D2, PADTOP_BANK, REG_DMIC_4CH_MODE, REG_DMIC_4CH_MODE_MASK, BIT2, PINMUX_FOR_DMIC_4CH_MODE_4},

};

const ST_PadMuxInfo m_stPadMuxTblMisc[] = {
    {PAD_ETH_RN, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, 0, PINMUX_FOR_GPIO_MODE},
    {PAD_ETH_RN, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, 0, PINMUX_FOR_GPIO_MODE},
    {PAD_ETH_RN, ALBANY1_BANK, REG_ATOP_RX_INOFF, REG_ATOP_RX_INOFF_MASK, BIT14, PINMUX_FOR_GPIO_MODE},
    {PAD_ETH_RN, ALBANY2_BANK, REG_ETH_GPIO_EN, REG_ETH_GPIO_EN_RN_MASK, BIT0, PINMUX_FOR_GPIO_MODE},

    {PAD_ETH_RN, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, 0, PINMUX_FOR_ETH_MODE},
    {PAD_ETH_RN, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, 0, PINMUX_FOR_ETH_MODE},
    {PAD_ETH_RN, ALBANY1_BANK, REG_ATOP_RX_INOFF, REG_ATOP_RX_INOFF_MASK, 0, PINMUX_FOR_ETH_MODE},
    {PAD_ETH_RN, ALBANY2_BANK, REG_ETH_GPIO_EN, REG_ETH_GPIO_EN_RN_MASK, 0, PINMUX_FOR_ETH_MODE},

    {PAD_ETH_RP, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, 0, PINMUX_FOR_GPIO_MODE},
    {PAD_ETH_RP, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, 0, PINMUX_FOR_GPIO_MODE},
    {PAD_ETH_RP, ALBANY1_BANK, REG_ATOP_RX_INOFF, REG_ATOP_RX_INOFF_MASK, BIT14, PINMUX_FOR_GPIO_MODE},
    {PAD_ETH_RP, ALBANY2_BANK, REG_ETH_GPIO_EN, REG_ETH_GPIO_EN_RP_MASK, BIT1, PINMUX_FOR_GPIO_MODE},

    {PAD_ETH_RP, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, 0, PINMUX_FOR_ETH_MODE},
    {PAD_ETH_RP, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, 0, PINMUX_FOR_ETH_MODE},
    {PAD_ETH_RP, ALBANY1_BANK, REG_ATOP_RX_INOFF, REG_ATOP_RX_INOFF_MASK, 0, PINMUX_FOR_ETH_MODE},
    {PAD_ETH_RP, ALBANY2_BANK, REG_ETH_GPIO_EN, REG_ETH_GPIO_EN_RP_MASK, 0, PINMUX_FOR_ETH_MODE},

    {PAD_ETH_TN, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, 0, PINMUX_FOR_GPIO_MODE},
    {PAD_ETH_TN, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, 0, PINMUX_FOR_GPIO_MODE},
    {PAD_ETH_TN, ALBANY1_BANK, REG_ATOP_RX_INOFF, REG_ATOP_RX_INOFF_MASK, BIT14, PINMUX_FOR_GPIO_MODE},
    {PAD_ETH_TN, ALBANY2_BANK, REG_ETH_GPIO_EN, REG_ETH_GPIO_EN_TN_MASK, BIT2, PINMUX_FOR_GPIO_MODE},

    {PAD_ETH_TN, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, 0, PINMUX_FOR_ETH_MODE},
    {PAD_ETH_TN, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, 0, PINMUX_FOR_ETH_MODE},
    {PAD_ETH_TN, ALBANY1_BANK, REG_ATOP_RX_INOFF, REG_ATOP_RX_INOFF_MASK, 0, PINMUX_FOR_ETH_MODE},
    {PAD_ETH_TN, ALBANY2_BANK, REG_ETH_GPIO_EN, REG_ETH_GPIO_EN_TN_MASK, 0, PINMUX_FOR_ETH_MODE},

    {PAD_ETH_TP, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, 0, PINMUX_FOR_GPIO_MODE},
    {PAD_ETH_TP, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, 0, PINMUX_FOR_GPIO_MODE},
    {PAD_ETH_TP, ALBANY1_BANK, REG_ATOP_RX_INOFF, REG_ATOP_RX_INOFF_MASK, BIT14, PINMUX_FOR_GPIO_MODE},
    {PAD_ETH_TP, ALBANY2_BANK, REG_ETH_GPIO_EN, REG_ETH_GPIO_EN_TP_MASK, BIT3, PINMUX_FOR_GPIO_MODE},

    {PAD_ETH_TP, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, 0, PINMUX_FOR_ETH_MODE},
    {PAD_ETH_TP, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, 0, PINMUX_FOR_ETH_MODE},
    {PAD_ETH_TP, ALBANY1_BANK, REG_ATOP_RX_INOFF, REG_ATOP_RX_INOFF_MASK, 0, PINMUX_FOR_ETH_MODE},
    {PAD_ETH_TP, ALBANY2_BANK, REG_ETH_GPIO_EN, REG_ETH_GPIO_EN_TP_MASK, 0, PINMUX_FOR_ETH_MODE},

    {PAD_DM_P0, UTMI0_BANK, REG_UTMI0_GPIO_EN, REG_UTMI0_GPIO_EN_MASK, BIT14, PINMUX_FOR_GPIO_MODE},
    {PAD_DM_P0, UTMI0_BANK, REG_UTMI0_CLK_EXTRA0_EN, REG_UTMI0_CLK_EXTRA0_EN_MASK, 0, PINMUX_FOR_GPIO_MODE},
    {PAD_DM_P0, UTMI0_BANK, REG_UTMI0_REG_PDN, REG_UTMI0_REG_PDN_MASK, 0, PINMUX_FOR_GPIO_MODE},
    {PAD_DM_P0, UTMI0_BANK, REG_UTMI0_FL_XVR_PDN, REG_UTMI0_FL_XVR_PDN_MASK, 0, PINMUX_FOR_GPIO_MODE},

    {PAD_DM_P0, UTMI0_BANK, REG_UTMI0_GPIO_EN, REG_UTMI0_GPIO_EN_MASK, 0, PINMUX_FOR_USB0_MODE},
    {PAD_DM_P0, UTMI0_BANK, REG_UTMI0_CLK_EXTRA0_EN, REG_UTMI0_CLK_EXTRA0_EN_MASK, BIT7, PINMUX_FOR_USB0_MODE},
    {PAD_DM_P0, UTMI0_BANK, REG_UTMI0_REG_PDN, REG_UTMI0_REG_PDN_MASK, BIT15, PINMUX_FOR_USB0_MODE},
    {PAD_DM_P0, UTMI0_BANK, REG_UTMI0_FL_XVR_PDN, REG_UTMI0_FL_XVR_PDN_MASK, BIT12, PINMUX_FOR_USB0_MODE},

    {PAD_DP_P0, UTMI0_BANK, REG_UTMI0_GPIO_EN, REG_UTMI0_GPIO_EN_MASK, BIT14, PINMUX_FOR_GPIO_MODE},
    {PAD_DP_P0, UTMI0_BANK, REG_UTMI0_CLK_EXTRA0_EN, REG_UTMI0_CLK_EXTRA0_EN_MASK, 0, PINMUX_FOR_GPIO_MODE},
    {PAD_DP_P0, UTMI0_BANK, REG_UTMI0_REG_PDN, REG_UTMI0_REG_PDN_MASK, 0, PINMUX_FOR_GPIO_MODE},
    {PAD_DP_P0, UTMI0_BANK, REG_UTMI0_FL_XVR_PDN, REG_UTMI0_FL_XVR_PDN_MASK, 0, PINMUX_FOR_GPIO_MODE},

    {PAD_DP_P0, UTMI0_BANK, REG_UTMI0_GPIO_EN, REG_UTMI0_GPIO_EN_MASK, 0, PINMUX_FOR_USB0_MODE},
    {PAD_DP_P0, UTMI0_BANK, REG_UTMI0_CLK_EXTRA0_EN, REG_UTMI0_CLK_EXTRA0_EN_MASK, BIT7, PINMUX_FOR_USB0_MODE},
    {PAD_DP_P0, UTMI0_BANK, REG_UTMI0_REG_PDN, REG_UTMI0_REG_PDN_MASK, BIT15, PINMUX_FOR_USB0_MODE},
    {PAD_DP_P0, UTMI0_BANK, REG_UTMI0_FL_XVR_PDN, REG_UTMI0_FL_XVR_PDN_MASK, BIT12, PINMUX_FOR_USB0_MODE},

    {PAD_DM_P1, UTMI1_BANK, REG_UTMI1_GPIO_EN, REG_UTMI1_GPIO_EN_MASK, BIT14, PINMUX_FOR_GPIO_MODE},
    {PAD_DM_P1, UTMI1_BANK, REG_UTMI1_CLK_EXTRA0_EN, REG_UTMI1_CLK_EXTRA0_EN_MASK, 0, PINMUX_FOR_GPIO_MODE},
    {PAD_DM_P1, UTMI1_BANK, REG_UTMI1_REG_PDN, REG_UTMI1_REG_PDN_MASK, 0, PINMUX_FOR_GPIO_MODE},
    {PAD_DM_P1, UTMI1_BANK, REG_UTMI1_FL_XVR_PDN, REG_UTMI1_FL_XVR_PDN_MASK, 0, PINMUX_FOR_GPIO_MODE},

    {PAD_DM_P1, UTMI1_BANK, REG_UTMI1_GPIO_EN, REG_UTMI1_GPIO_EN_MASK, 0, PINMUX_FOR_USB1_MODE},
    {PAD_DM_P1, UTMI1_BANK, REG_UTMI1_CLK_EXTRA0_EN, REG_UTMI1_CLK_EXTRA0_EN_MASK, BIT7, PINMUX_FOR_USB1_MODE},
    {PAD_DM_P1, UTMI1_BANK, REG_UTMI1_REG_PDN, REG_UTMI1_REG_PDN_MASK, BIT15, PINMUX_FOR_USB1_MODE},
    {PAD_DM_P1, UTMI1_BANK, REG_UTMI1_FL_XVR_PDN, REG_UTMI1_FL_XVR_PDN_MASK, BIT12, PINMUX_FOR_USB1_MODE},

    {PAD_DP_P1, UTMI1_BANK, REG_UTMI1_GPIO_EN, REG_UTMI1_GPIO_EN_MASK, BIT14, PINMUX_FOR_GPIO_MODE},
    {PAD_DP_P1, UTMI1_BANK, REG_UTMI1_CLK_EXTRA0_EN, REG_UTMI1_CLK_EXTRA0_EN_MASK, 0, PINMUX_FOR_GPIO_MODE},
    {PAD_DP_P1, UTMI1_BANK, REG_UTMI1_REG_PDN, REG_UTMI1_REG_PDN_MASK, 0, PINMUX_FOR_GPIO_MODE},
    {PAD_DP_P1, UTMI1_BANK, REG_UTMI1_FL_XVR_PDN, REG_UTMI1_FL_XVR_PDN_MASK, 0, PINMUX_FOR_GPIO_MODE},

    {PAD_DP_P1, UTMI1_BANK, REG_UTMI1_GPIO_EN, REG_UTMI1_GPIO_EN_MASK, 0, PINMUX_FOR_USB1_MODE},
    {PAD_DP_P1, UTMI1_BANK, REG_UTMI1_CLK_EXTRA0_EN, REG_UTMI1_CLK_EXTRA0_EN_MASK, BIT7, PINMUX_FOR_USB1_MODE},
    {PAD_DP_P1, UTMI1_BANK, REG_UTMI1_REG_PDN, REG_UTMI1_REG_PDN_MASK, BIT15, PINMUX_FOR_USB1_MODE},
    {PAD_DP_P1, UTMI1_BANK, REG_UTMI1_FL_XVR_PDN, REG_UTMI1_FL_XVR_PDN_MASK, BIT12, PINMUX_FOR_USB1_MODE},
};

static const ST_PadModeInfo m_stPadModeInfoTbl[] = {
    {"GPIO_MODE", 0, 0, 0},
    {"EJ_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_EJ_MODE), REG_EJ_MODE_MASK, BIT7},
    {"EJ_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_EJ_MODE), REG_EJ_MODE_MASK, BIT8},
    {"EJ_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_EJ_MODE), REG_EJ_MODE_MASK, BIT8 | BIT7},
    {"EJ_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_EJ_MODE), REG_EJ_MODE_MASK, BIT9},
    {"EJ_MODE_5", _RIUA_16BIT(PADTOP_BANK, REG_EJ_MODE), REG_EJ_MODE_MASK, BIT9 | BIT7},
    {"EJ_MODE_6", _RIUA_16BIT(PADTOP_BANK, REG_EJ_MODE), REG_EJ_MODE_MASK, BIT9 | BIT8},
    {"DLA_EJ_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_DLA_EJ_MODE), REG_DLA_EJ_MODE_MASK, BIT0},
    {"DLA_EJ_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_DLA_EJ_MODE), REG_DLA_EJ_MODE_MASK, BIT1},
    {"DLA_EJ_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_DLA_EJ_MODE), REG_DLA_EJ_MODE_MASK, BIT1 | BIT0},
    {"DLA_EJ_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_DLA_EJ_MODE), REG_DLA_EJ_MODE_MASK, BIT2},
    {"DLA_EJ_MODE_5", _RIUA_16BIT(PADTOP_BANK, REG_DLA_EJ_MODE), REG_DLA_EJ_MODE_MASK, BIT2 | BIT0},
    {"DLA_EJ_MODE_6", _RIUA_16BIT(PADTOP_BANK, REG_DLA_EJ_MODE), REG_DLA_EJ_MODE_MASK, BIT2 | BIT1},
    {"TEST_IN_MODE_1", _RIUA_16BIT(CHIPTOP_BANK, REG_TEST_IN_MODE), REG_TEST_IN_MODE_MASK, BIT0},
    {"TEST_IN_MODE_2", _RIUA_16BIT(CHIPTOP_BANK, REG_TEST_IN_MODE), REG_TEST_IN_MODE_MASK, BIT1},
    {"TEST_IN_MODE_3", _RIUA_16BIT(CHIPTOP_BANK, REG_TEST_IN_MODE), REG_TEST_IN_MODE_MASK, BIT1 | BIT0},
    {"TEST_OUT_MODE_1", _RIUA_16BIT(CHIPTOP_BANK, REG_TEST_OUT_MODE), REG_TEST_OUT_MODE_MASK, BIT4},
    {"TEST_OUT_MODE_2", _RIUA_16BIT(CHIPTOP_BANK, REG_TEST_OUT_MODE), REG_TEST_OUT_MODE_MASK, BIT5},
    {"TEST_OUT_MODE_3", _RIUA_16BIT(CHIPTOP_BANK, REG_TEST_OUT_MODE), REG_TEST_OUT_MODE_MASK, BIT5 | BIT4},
    {"I2C0_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_I2C0_MODE), REG_I2C0_MODE_MASK, BIT0},
    {"I2C0_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_I2C0_MODE), REG_I2C0_MODE_MASK, BIT1},
    {"I2C0_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_I2C0_MODE), REG_I2C0_MODE_MASK, BIT1 | BIT0},
    {"I2C0_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_I2C0_MODE), REG_I2C0_MODE_MASK, BIT2},
    {"I2C0_MODE_5", _RIUA_16BIT(PADTOP_BANK, REG_I2C0_MODE), REG_I2C0_MODE_MASK, BIT2 | BIT0},
    {"I2C0_MODE_6", _RIUA_16BIT(PADTOP_BANK, REG_I2C0_MODE), REG_I2C0_MODE_MASK, BIT2 | BIT1},
    {"I2C0_MODE_7", _RIUA_16BIT(PADTOP_BANK, REG_I2C0_MODE), REG_I2C0_MODE_MASK, BIT2 | BIT1 | BIT0},
    {"I2C1_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_I2C1_MODE), REG_I2C1_MODE_MASK, BIT4},
    {"I2C1_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_I2C1_MODE), REG_I2C1_MODE_MASK, BIT5},
    {"I2C1_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_I2C1_MODE), REG_I2C1_MODE_MASK, BIT5 | BIT4},
    {"I2C1_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_I2C1_MODE), REG_I2C1_MODE_MASK, BIT6},
    {"I2C1_MODE_5", _RIUA_16BIT(PADTOP_BANK, REG_I2C1_MODE), REG_I2C1_MODE_MASK, BIT6 | BIT4},
    {"I2C1_MODE_6", _RIUA_16BIT(PADTOP_BANK, REG_I2C1_MODE), REG_I2C1_MODE_MASK, BIT6 | BIT5},
    {"I2C1_MODE_7", _RIUA_16BIT(PADTOP_BANK, REG_I2C1_MODE), REG_I2C1_MODE_MASK, BIT6 | BIT5 | BIT4},
    {"I2C1_MODE_8", _RIUA_16BIT(PADTOP_BANK, REG_I2C1_MODE), REG_I2C1_MODE_MASK, BIT7},
    {"I2C2_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_I2C2_MODE), REG_I2C2_MODE_MASK, BIT8},
    {"I2C2_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_I2C2_MODE), REG_I2C2_MODE_MASK, BIT9},
    {"I2C2_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_I2C2_MODE), REG_I2C2_MODE_MASK, BIT9 | BIT8},
    {"I2C2_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_I2C2_MODE), REG_I2C2_MODE_MASK, BIT10},
    {"I2C2_MODE_5", _RIUA_16BIT(PADTOP_BANK, REG_I2C2_MODE), REG_I2C2_MODE_MASK, BIT10 | BIT8},
    {"I2C2_MODE_6", _RIUA_16BIT(PADTOP_BANK, REG_I2C2_MODE), REG_I2C2_MODE_MASK, BIT10 | BIT9},
    {"I2C3_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_I2C3_MODE), REG_I2C3_MODE_MASK, BIT0},
    {"I2C3_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_I2C3_MODE), REG_I2C3_MODE_MASK, BIT1},
    {"I2C3_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_I2C3_MODE), REG_I2C3_MODE_MASK, BIT1 | BIT0},
    {"I2C3_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_I2C3_MODE), REG_I2C3_MODE_MASK, BIT2},
    {"I2C3_MODE_5", _RIUA_16BIT(PADTOP_BANK, REG_I2C3_MODE), REG_I2C3_MODE_MASK, BIT2 | BIT0},
    {"I2C3_MODE_6", _RIUA_16BIT(PADTOP_BANK, REG_I2C3_MODE), REG_I2C3_MODE_MASK, BIT2 | BIT1},
    {"I2C3_MODE_7", _RIUA_16BIT(PADTOP_BANK, REG_I2C3_MODE), REG_I2C3_MODE_MASK, BIT2 | BIT1 | BIT0},
    {"I2C4_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_I2C4_MODE), REG_I2C4_MODE_MASK, BIT4},
    {"I2C4_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_I2C4_MODE), REG_I2C4_MODE_MASK, BIT5},
    {"I2C4_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_I2C4_MODE), REG_I2C4_MODE_MASK, BIT5 | BIT4},
    {"I2C4_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_I2C4_MODE), REG_I2C4_MODE_MASK, BIT6},
    {"I2C4_MODE_5", _RIUA_16BIT(PADTOP_BANK, REG_I2C4_MODE), REG_I2C4_MODE_MASK, BIT6 | BIT4},
    {"I2C4_MODE_6", _RIUA_16BIT(PADTOP_BANK, REG_I2C4_MODE), REG_I2C4_MODE_MASK, BIT6 | BIT5},
    {"I2C4_MODE_7", _RIUA_16BIT(PADTOP_BANK, REG_I2C4_MODE), REG_I2C4_MODE_MASK, BIT6 | BIT5 | BIT4},
    {"I2C5_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_I2C5_MODE), REG_I2C5_MODE_MASK, BIT8},
    {"I2C5_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_I2C5_MODE), REG_I2C5_MODE_MASK, BIT9},
    {"I2C5_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_I2C5_MODE), REG_I2C5_MODE_MASK, BIT9 | BIT8},
    {"I2C5_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_I2C5_MODE), REG_I2C5_MODE_MASK, BIT10},
    {"I2C5_MODE_5", _RIUA_16BIT(PADTOP_BANK, REG_I2C5_MODE), REG_I2C5_MODE_MASK, BIT10 | BIT8},
    {"I2C5_MODE_6", _RIUA_16BIT(PADTOP_BANK, REG_I2C5_MODE), REG_I2C5_MODE_MASK, BIT10 | BIT9},
    {"I2C5_MODE_7", _RIUA_16BIT(PADTOP_BANK, REG_I2C5_MODE), REG_I2C5_MODE_MASK, BIT10 | BIT9 | BIT8},
    {"I2C5_MODE_8", _RIUA_16BIT(PADTOP_BANK, REG_I2C5_MODE), REG_I2C5_MODE_MASK, BIT11},
    {"I2C5_MODE_9", _RIUA_16BIT(PADTOP_BANK, REG_I2C5_MODE), REG_I2C5_MODE_MASK, BIT11 | BIT8},
    {"I2C5_MODE_10", _RIUA_16BIT(PADTOP_BANK, REG_I2C5_MODE), REG_I2C5_MODE_MASK, BIT11 | BIT9},
    {"I2C5_MODE_11", _RIUA_16BIT(PADTOP_BANK, REG_I2C5_MODE), REG_I2C5_MODE_MASK, BIT11 | BIT9 | BIT8},
    {"SPI0_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SPI0_MODE), REG_SPI0_MODE_MASK, BIT0},
    {"SPI0_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_SPI0_MODE), REG_SPI0_MODE_MASK, BIT1},
    {"SPI0_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_SPI0_MODE), REG_SPI0_MODE_MASK, BIT1 | BIT0},
    {"SPI0_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_SPI0_MODE), REG_SPI0_MODE_MASK, BIT2},
    {"SPI0_MODE_5", _RIUA_16BIT(PADTOP_BANK, REG_SPI0_MODE), REG_SPI0_MODE_MASK, BIT2 | BIT0},
    {"SPI0_MODE_6", _RIUA_16BIT(PADTOP_BANK, REG_SPI0_MODE), REG_SPI0_MODE_MASK, BIT2 | BIT1},
    {"SPI0_CZ2_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SPI0_CZ2_MODE), REG_SPI0_CZ2_MODE_MASK, BIT0},
    {"SPI0_CZ2_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_SPI0_CZ2_MODE), REG_SPI0_CZ2_MODE_MASK, BIT1},
    {"SPI0_CZ2_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_SPI0_CZ2_MODE), REG_SPI0_CZ2_MODE_MASK, BIT1 | BIT0},
    {"SPI0_CZ2_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_SPI0_CZ2_MODE), REG_SPI0_CZ2_MODE_MASK, BIT2},
    {"SPI0_CZ2_MODE_5", _RIUA_16BIT(PADTOP_BANK, REG_SPI0_CZ2_MODE), REG_SPI0_CZ2_MODE_MASK, BIT2 | BIT0},
    {"SPI0_CZ2_MODE_6", _RIUA_16BIT(PADTOP_BANK, REG_SPI0_CZ2_MODE), REG_SPI0_CZ2_MODE_MASK, BIT2 | BIT1},
    {"SPI1_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SPI1_MODE), REG_SPI1_MODE_MASK, BIT4},
    {"SPI1_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_SPI1_MODE), REG_SPI1_MODE_MASK, BIT5},
    {"SPI1_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_SPI1_MODE), REG_SPI1_MODE_MASK, BIT5 | BIT4},
    {"SPI1_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_SPI1_MODE), REG_SPI1_MODE_MASK, BIT6},
    {"SPI1_MODE_5", _RIUA_16BIT(PADTOP_BANK, REG_SPI1_MODE), REG_SPI1_MODE_MASK, BIT6 | BIT4},
    {"SPI1_MODE_6", _RIUA_16BIT(PADTOP_BANK, REG_SPI1_MODE), REG_SPI1_MODE_MASK, BIT6 | BIT5},
    {"SPI2_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SPI2_MODE), REG_SPI2_MODE_MASK, BIT8},
    {"SPI2_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_SPI2_MODE), REG_SPI2_MODE_MASK, BIT9},
    {"SPI2_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_SPI2_MODE), REG_SPI2_MODE_MASK, BIT9 | BIT8},
    {"SPI2_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_SPI2_MODE), REG_SPI2_MODE_MASK, BIT10},
    {"SPI2_MODE_5", _RIUA_16BIT(PADTOP_BANK, REG_SPI2_MODE), REG_SPI2_MODE_MASK, BIT10 | BIT8},
    {"FUART_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_FUART_MODE), REG_FUART_MODE_MASK, BIT8},
    {"FUART_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_FUART_MODE), REG_FUART_MODE_MASK, BIT9},
    {"FUART_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_FUART_MODE), REG_FUART_MODE_MASK, BIT9 | BIT8},
    {"FUART_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_FUART_MODE), REG_FUART_MODE_MASK, BIT10},
    {"FUART_MODE_5", _RIUA_16BIT(PADTOP_BANK, REG_FUART_MODE), REG_FUART_MODE_MASK, BIT10 | BIT8},
    {"FUART_MODE_6", _RIUA_16BIT(PADTOP_BANK, REG_FUART_MODE), REG_FUART_MODE_MASK, BIT10 | BIT9},
    {"FUART_MODE_7", _RIUA_16BIT(PADTOP_BANK, REG_FUART_MODE), REG_FUART_MODE_MASK, BIT10 | BIT9 | BIT8},
    {"FUART_MODE_8", _RIUA_16BIT(PADTOP_BANK, REG_FUART_MODE), REG_FUART_MODE_MASK, BIT11},
    {"FUART_MODE_9", _RIUA_16BIT(PADTOP_BANK, REG_FUART_MODE), REG_FUART_MODE_MASK, BIT11 | BIT8},
    {"FUART_MODE_10", _RIUA_16BIT(PADTOP_BANK, REG_FUART_MODE), REG_FUART_MODE_MASK, BIT11 | BIT9},
    {"UART0_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_UART0_MODE), REG_UART0_MODE_MASK, BIT0},
    {"UART0_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_UART0_MODE), REG_UART0_MODE_MASK, BIT1},
    {"UART0_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_UART0_MODE), REG_UART0_MODE_MASK, BIT1 | BIT0},
    {"UART0_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_UART0_MODE), REG_UART0_MODE_MASK, BIT2},
    {"UART1_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_UART1_MODE), REG_UART1_MODE_MASK, BIT4},
    {"UART1_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_UART1_MODE), REG_UART1_MODE_MASK, BIT5},
    {"UART1_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_UART1_MODE), REG_UART1_MODE_MASK, BIT5 | BIT4},
    {"UART1_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_UART1_MODE), REG_UART1_MODE_MASK, BIT6},
    {"UART1_MODE_5", _RIUA_16BIT(PADTOP_BANK, REG_UART1_MODE), REG_UART1_MODE_MASK, BIT6 | BIT4},
    {"UART1_MODE_6", _RIUA_16BIT(PADTOP_BANK, REG_UART1_MODE), REG_UART1_MODE_MASK, BIT6 | BIT5},
    {"UART1_MODE_7", _RIUA_16BIT(PADTOP_BANK, REG_UART1_MODE), REG_UART1_MODE_MASK, BIT6 | BIT5 | BIT4},
    {"UART2_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_UART2_MODE), REG_UART2_MODE_MASK, BIT8},
    {"UART2_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_UART2_MODE), REG_UART2_MODE_MASK, BIT9},
    {"UART2_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_UART2_MODE), REG_UART2_MODE_MASK, BIT9 | BIT8},
    {"UART2_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_UART2_MODE), REG_UART2_MODE_MASK, BIT10},
    {"UART2_MODE_5", _RIUA_16BIT(PADTOP_BANK, REG_UART2_MODE), REG_UART2_MODE_MASK, BIT10 | BIT8},
    {"UART2_MODE_6", _RIUA_16BIT(PADTOP_BANK, REG_UART2_MODE), REG_UART2_MODE_MASK, BIT10 | BIT9},
    {"UART2_MODE_7", _RIUA_16BIT(PADTOP_BANK, REG_UART2_MODE), REG_UART2_MODE_MASK, BIT10 | BIT9 | BIT8},
    {"UART3_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_UART3_MODE), REG_UART3_MODE_MASK, BIT12},
    {"UART3_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_UART3_MODE), REG_UART3_MODE_MASK, BIT13},
    {"UART3_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_UART3_MODE), REG_UART3_MODE_MASK, BIT13 | BIT12},
    {"UART3_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_UART3_MODE), REG_UART3_MODE_MASK, BIT14},
    {"UART3_MODE_5", _RIUA_16BIT(PADTOP_BANK, REG_UART3_MODE), REG_UART3_MODE_MASK, BIT14 | BIT12},
    {"UART3_MODE_6", _RIUA_16BIT(PADTOP_BANK, REG_UART3_MODE), REG_UART3_MODE_MASK, BIT14 | BIT13},
    {"SD0_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SD0_MODE), REG_SD0_MODE_MASK, BIT8},
    {"SD0_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_SD0_MODE), REG_SD0_MODE_MASK, BIT9},
    {"SD0_CDZ_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SD0_CDZ_MODE), REG_SD0_CDZ_MODE_MASK, BIT10},
    {"SD1_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SD1_MODE), REG_SD1_MODE_MASK, BIT12},
    {"SD1_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_SD1_MODE), REG_SD1_MODE_MASK, BIT13},
    {"SD1_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_SD1_MODE), REG_SD1_MODE_MASK, BIT13 | BIT12},
    {"SD1_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_SD1_MODE), REG_SD1_MODE_MASK, BIT14},
    {"SD1_MODE_5", _RIUA_16BIT(PADTOP_BANK, REG_SD1_MODE), REG_SD1_MODE_MASK, BIT14 | BIT12},
    {"SD1_CDZ_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SD1_CDZ_MODE), REG_SD1_CDZ_MODE_MASK, BIT12},
    {"SD1_CDZ_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_SD1_CDZ_MODE), REG_SD1_CDZ_MODE_MASK, BIT13},
    {"SD1_CDZ_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_SD1_CDZ_MODE), REG_SD1_CDZ_MODE_MASK, BIT13 | BIT12},
    {"SD1_CDZ_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_SD1_CDZ_MODE), REG_SD1_CDZ_MODE_MASK, BIT14},
    {"SD1_CDZ_MODE_5", _RIUA_16BIT(PADTOP_BANK, REG_SD1_CDZ_MODE), REG_SD1_CDZ_MODE_MASK, BIT14 | BIT12},
    {"EMMC0_8B_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_EMMC0_8B_MODE), REG_EMMC0_8B_MODE_MASK, BIT2},
    {"EMMC0_8B_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_EMMC0_8B_MODE), REG_EMMC0_8B_MODE_MASK, BIT3},
    {"EMMC1_8B_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_EMMC1_8B_MODE), REG_EMMC1_8B_MODE_MASK, BIT8},
    {"EMMC1_8B_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_EMMC1_8B_MODE), REG_EMMC1_8B_MODE_MASK, BIT9},
    {"EMMC1_8B_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_EMMC1_8B_MODE), REG_EMMC1_8B_MODE_MASK, BIT9 | BIT8},
    {"EMMC0_4B_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_EMMC0_4B_MODE), REG_EMMC0_4B_MODE_MASK, BIT0},
    {"EMMC0_4B_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_EMMC0_4B_MODE), REG_EMMC0_4B_MODE_MASK, BIT1},
    {"EMMC1_4B_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_EMMC1_4B_MODE), REG_EMMC1_4B_MODE_MASK, BIT6},
    {"EMMC1_4B_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_EMMC1_4B_MODE), REG_EMMC1_4B_MODE_MASK, BIT7},
    {"EMMC0_RST_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_EMMC0_RST_MODE), REG_EMMC0_RST_MODE_MASK, BIT4},
    {"EMMC0_RST_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_EMMC0_RST_MODE), REG_EMMC0_RST_MODE_MASK, BIT5},
    {"EMMC0_RST_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_EMMC0_RST_MODE), REG_EMMC0_RST_MODE_MASK, BIT5 | BIT4},
    {"EMMC1_RST_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_EMMC1_RST_MODE), REG_EMMC1_RST_MODE_MASK, BIT12},
    {"EMMC1_RST_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_EMMC1_RST_MODE), REG_EMMC1_RST_MODE_MASK, BIT13},
    {"EMMC1_RST_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_EMMC1_RST_MODE), REG_EMMC1_RST_MODE_MASK, BIT13 | BIT12},
    {"EMMC1_RST_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_EMMC1_RST_MODE), REG_EMMC1_RST_MODE_MASK, BIT14},
    {"EMMC1_RST_MODE_5", _RIUA_16BIT(PADTOP_BANK, REG_EMMC1_RST_MODE), REG_EMMC1_RST_MODE_MASK, BIT14 | BIT12},
    {"PWM0_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_PWM0_MODE), REG_PWM0_MODE_MASK, BIT0},
    {"PWM0_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_PWM0_MODE), REG_PWM0_MODE_MASK, BIT1},
    {"PWM0_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_PWM0_MODE), REG_PWM0_MODE_MASK, BIT1 | BIT0},
    {"PWM0_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_PWM0_MODE), REG_PWM0_MODE_MASK, BIT2},
    {"PWM0_MODE_5", _RIUA_16BIT(PADTOP_BANK, REG_PWM0_MODE), REG_PWM0_MODE_MASK, BIT2 | BIT0},
    {"PWM0_MODE_6", _RIUA_16BIT(PADTOP_BANK, REG_PWM0_MODE), REG_PWM0_MODE_MASK, BIT2 | BIT1},
    {"PWM1_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_PWM1_MODE), REG_PWM1_MODE_MASK, BIT4},
    {"PWM1_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_PWM1_MODE), REG_PWM1_MODE_MASK, BIT5},
    {"PWM1_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_PWM1_MODE), REG_PWM1_MODE_MASK, BIT5 | BIT4},
    {"PWM1_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_PWM1_MODE), REG_PWM1_MODE_MASK, BIT6},
    {"PWM1_MODE_5", _RIUA_16BIT(PADTOP_BANK, REG_PWM1_MODE), REG_PWM1_MODE_MASK, BIT6 | BIT4},
    {"PWM1_MODE_6", _RIUA_16BIT(PADTOP_BANK, REG_PWM1_MODE), REG_PWM1_MODE_MASK, BIT6 | BIT5},
    {"PWM2_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_PWM2_MODE), REG_PWM2_MODE_MASK, BIT8},
    {"PWM2_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_PWM2_MODE), REG_PWM2_MODE_MASK, BIT9},
    {"PWM2_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_PWM2_MODE), REG_PWM2_MODE_MASK, BIT9 | BIT8},
    {"PWM2_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_PWM2_MODE), REG_PWM2_MODE_MASK, BIT10},
    {"PWM2_MODE_5", _RIUA_16BIT(PADTOP_BANK, REG_PWM2_MODE), REG_PWM2_MODE_MASK, BIT10 | BIT8},
    {"PWM2_MODE_6", _RIUA_16BIT(PADTOP_BANK, REG_PWM2_MODE), REG_PWM2_MODE_MASK, BIT10 | BIT9},
    {"PWM3_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_PWM3_MODE), REG_PWM3_MODE_MASK, BIT12},
    {"PWM3_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_PWM3_MODE), REG_PWM3_MODE_MASK, BIT13},
    {"PWM3_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_PWM3_MODE), REG_PWM3_MODE_MASK, BIT13 | BIT12},
    {"PWM3_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_PWM3_MODE), REG_PWM3_MODE_MASK, BIT14},
    {"PWM3_MODE_5", _RIUA_16BIT(PADTOP_BANK, REG_PWM3_MODE), REG_PWM3_MODE_MASK, BIT14 | BIT12},
    {"PWM3_MODE_6", _RIUA_16BIT(PADTOP_BANK, REG_PWM3_MODE), REG_PWM3_MODE_MASK, BIT14 | BIT13},
    {"PWM4_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_PWM4_MODE), REG_PWM4_MODE_MASK, BIT0},
    {"PWM4_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_PWM4_MODE), REG_PWM4_MODE_MASK, BIT1},
    {"PWM4_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_PWM4_MODE), REG_PWM4_MODE_MASK, BIT1 | BIT0},
    {"PWM4_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_PWM4_MODE), REG_PWM4_MODE_MASK, BIT2},
    {"PWM4_MODE_5", _RIUA_16BIT(PADTOP_BANK, REG_PWM4_MODE), REG_PWM4_MODE_MASK, BIT2 | BIT0},
    {"PWM4_MODE_6", _RIUA_16BIT(PADTOP_BANK, REG_PWM4_MODE), REG_PWM4_MODE_MASK, BIT2 | BIT1},
    {"PWM5_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_PWM5_MODE), REG_PWM5_MODE_MASK, BIT4},
    {"PWM5_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_PWM5_MODE), REG_PWM5_MODE_MASK, BIT5},
    {"PWM5_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_PWM5_MODE), REG_PWM5_MODE_MASK, BIT5 | BIT4},
    {"PWM5_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_PWM5_MODE), REG_PWM5_MODE_MASK, BIT6},
    {"PWM5_MODE_5", _RIUA_16BIT(PADTOP_BANK, REG_PWM5_MODE), REG_PWM5_MODE_MASK, BIT6 | BIT4},
    {"PWM5_MODE_6", _RIUA_16BIT(PADTOP_BANK, REG_PWM5_MODE), REG_PWM5_MODE_MASK, BIT6 | BIT5},
    {"PWM6_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_PWM6_MODE), REG_PWM6_MODE_MASK, BIT8},
    {"PWM6_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_PWM6_MODE), REG_PWM6_MODE_MASK, BIT9},
    {"PWM6_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_PWM6_MODE), REG_PWM6_MODE_MASK, BIT9 | BIT8},
    {"PWM6_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_PWM6_MODE), REG_PWM6_MODE_MASK, BIT10},
    {"PWM6_MODE_5", _RIUA_16BIT(PADTOP_BANK, REG_PWM6_MODE), REG_PWM6_MODE_MASK, BIT10 | BIT8},
    {"PWM6_MODE_6", _RIUA_16BIT(PADTOP_BANK, REG_PWM6_MODE), REG_PWM6_MODE_MASK, BIT10 | BIT9},
    {"PWM7_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_PWM7_MODE), REG_PWM7_MODE_MASK, BIT12},
    {"PWM7_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_PWM7_MODE), REG_PWM7_MODE_MASK, BIT13},
    {"PWM7_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_PWM7_MODE), REG_PWM7_MODE_MASK, BIT13 | BIT12},
    {"PWM7_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_PWM7_MODE), REG_PWM7_MODE_MASK, BIT14},
    {"PWM7_MODE_5", _RIUA_16BIT(PADTOP_BANK, REG_PWM7_MODE), REG_PWM7_MODE_MASK, BIT14 | BIT12},
    {"PWM7_MODE_6", _RIUA_16BIT(PADTOP_BANK, REG_PWM7_MODE), REG_PWM7_MODE_MASK, BIT14 | BIT13},
    {"PWM8_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_PWM8_MODE), REG_PWM8_MODE_MASK, BIT0},
    {"PWM8_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_PWM8_MODE), REG_PWM8_MODE_MASK, BIT1},
    {"PWM8_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_PWM8_MODE), REG_PWM8_MODE_MASK, BIT1 | BIT0},
    {"PWM8_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_PWM8_MODE), REG_PWM8_MODE_MASK, BIT2},
    {"PWM8_MODE_5", _RIUA_16BIT(PADTOP_BANK, REG_PWM8_MODE), REG_PWM8_MODE_MASK, BIT2 | BIT0},
    {"PWM8_MODE_6", _RIUA_16BIT(PADTOP_BANK, REG_PWM8_MODE), REG_PWM8_MODE_MASK, BIT2 | BIT1},
    {"PWM9_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_PWM9_MODE), REG_PWM9_MODE_MASK, BIT4},
    {"PWM9_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_PWM9_MODE), REG_PWM9_MODE_MASK, BIT5},
    {"PWM9_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_PWM9_MODE), REG_PWM9_MODE_MASK, BIT5 | BIT4},
    {"PWM9_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_PWM9_MODE), REG_PWM9_MODE_MASK, BIT6},
    {"PWM9_MODE_5", _RIUA_16BIT(PADTOP_BANK, REG_PWM9_MODE), REG_PWM9_MODE_MASK, BIT6 | BIT4},
    {"PWM10_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_PWM10_MODE), REG_PWM10_MODE_MASK, BIT0},
    {"PWM10_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_PWM10_MODE), REG_PWM10_MODE_MASK, BIT1},
    {"PWM10_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_PWM10_MODE), REG_PWM10_MODE_MASK, BIT1 | BIT0},
    {"PWM10_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_PWM10_MODE), REG_PWM10_MODE_MASK, BIT2},
    {"ETH_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_ETH_MODE), REG_ETH_MODE_MASK, BIT0},
    {"ETH_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_ETH_MODE), REG_ETH_MODE_MASK, BIT1},
    {"ETH_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_ETH_MODE), REG_ETH_MODE_MASK, BIT1 | BIT0},
    {"ETH_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_ETH_MODE), REG_ETH_MODE_MASK, BIT2},
    {"ETH_MODE_5", _RIUA_16BIT(PADTOP_BANK, REG_ETH_MODE), REG_ETH_MODE_MASK, BIT2 | BIT0},
    {"ETH_MODE_6", _RIUA_16BIT(PADTOP_BANK, REG_ETH_MODE), REG_ETH_MODE_MASK, BIT2 | BIT1},
    {"ETH_MODE_7", _RIUA_16BIT(PADTOP_BANK, REG_ETH_MODE), REG_ETH_MODE_MASK, BIT2 | BIT1 | BIT0},
    {"ETH_MODE_8", _RIUA_16BIT(PADTOP_BANK, REG_ETH_MODE), REG_ETH_MODE_MASK, BIT3},
    {"ETH_MODE_9", _RIUA_16BIT(PADTOP_BANK, REG_ETH_MODE), REG_ETH_MODE_MASK, BIT3 | BIT0},
    {"ETH1_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_ETH1_MODE), REG_ETH1_MODE_MASK, BIT4},
    {"ETH1_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_ETH1_MODE), REG_ETH1_MODE_MASK, BIT5},
    {"ETH1_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_ETH1_MODE), REG_ETH1_MODE_MASK, BIT5 | BIT4},
    {"ETH1_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_ETH1_MODE), REG_ETH1_MODE_MASK, BIT6},
    {"ETH1_MODE_5", _RIUA_16BIT(PADTOP_BANK, REG_ETH1_MODE), REG_ETH1_MODE_MASK, BIT6 | BIT4},
    {"ETH1_MODE_6", _RIUA_16BIT(PADTOP_BANK, REG_ETH1_MODE), REG_ETH1_MODE_MASK, BIT6 | BIT5},
    {"ETH1_MODE_7", _RIUA_16BIT(PADTOP_BANK, REG_ETH1_MODE), REG_ETH1_MODE_MASK, BIT6 | BIT5 | BIT4},
    {"ETH1_MODE_8", _RIUA_16BIT(PADTOP_BANK, REG_ETH1_MODE), REG_ETH1_MODE_MASK, BIT7},
    {"ETH1_MODE_9", _RIUA_16BIT(PADTOP_BANK, REG_ETH1_MODE), REG_ETH1_MODE_MASK, BIT7 | BIT4},
    {"ETH1_MODE_10", _RIUA_16BIT(PADTOP_BANK, REG_ETH1_MODE), REG_ETH1_MODE_MASK, BIT7 | BIT5},
    {"ETH1_MODE_11", _RIUA_16BIT(PADTOP_BANK, REG_ETH1_MODE), REG_ETH1_MODE_MASK, BIT7 | BIT5 | BIT4},
    {"LED0_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_LED0_MODE), REG_LED0_MODE_MASK, BIT0},
    {"LED0_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_LED0_MODE), REG_LED0_MODE_MASK, BIT1},
    {"LED0_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_LED0_MODE), REG_LED0_MODE_MASK, BIT1 | BIT0},
    {"LED0_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_LED0_MODE), REG_LED0_MODE_MASK, BIT2},
    {"LED1_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_LED1_MODE), REG_LED1_MODE_MASK, BIT4},
    {"LED1_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_LED1_MODE), REG_LED1_MODE_MASK, BIT5},
    {"LED1_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_LED1_MODE), REG_LED1_MODE_MASK, BIT5 | BIT4},
    {"LED1_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_LED1_MODE), REG_LED1_MODE_MASK, BIT6},
    {"I2S_MCK_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_I2S_MCK_MODE), REG_I2S_MCK_MODE_MASK, BIT0},
    {"I2S_MCK_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_I2S_MCK_MODE), REG_I2S_MCK_MODE_MASK, BIT1},
    {"I2S_MCK_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_I2S_MCK_MODE), REG_I2S_MCK_MODE_MASK, BIT1 | BIT0},
    {"I2S_MCK_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_I2S_MCK_MODE), REG_I2S_MCK_MODE_MASK, BIT2},
    {"I2S_MCK_MODE_5", _RIUA_16BIT(PADTOP_BANK, REG_I2S_MCK_MODE), REG_I2S_MCK_MODE_MASK, BIT2 | BIT0},
    {"I2S_MCK_MODE_6", _RIUA_16BIT(PADTOP_BANK, REG_I2S_MCK_MODE), REG_I2S_MCK_MODE_MASK, BIT2 | BIT1},
    {"I2S_MCK_MODE_7", _RIUA_16BIT(PADTOP_BANK, REG_I2S_MCK_MODE), REG_I2S_MCK_MODE_MASK, BIT2 | BIT1 | BIT0},
    {"I2S_RX_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_I2S_RX_MODE), REG_I2S_RX_MODE_MASK, BIT4},
    {"I2S_RX_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_I2S_RX_MODE), REG_I2S_RX_MODE_MASK, BIT5},
    {"I2S_RX_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_I2S_RX_MODE), REG_I2S_RX_MODE_MASK, BIT5 | BIT4},
    {"I2S_RX_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_I2S_RX_MODE), REG_I2S_RX_MODE_MASK, BIT6},
    {"I2S_RX_MODE_5", _RIUA_16BIT(PADTOP_BANK, REG_I2S_RX_MODE), REG_I2S_RX_MODE_MASK, BIT6 | BIT4},
    {"I2S_RX_MODE_6", _RIUA_16BIT(PADTOP_BANK, REG_I2S_RX_MODE), REG_I2S_RX_MODE_MASK, BIT6 | BIT5},
    {"I2S_RX_MODE_7", _RIUA_16BIT(PADTOP_BANK, REG_I2S_RX_MODE), REG_I2S_RX_MODE_MASK, BIT6 | BIT5 | BIT4},
    {"I2S_RX_MODE_8", _RIUA_16BIT(PADTOP_BANK, REG_I2S_RX_MODE), REG_I2S_RX_MODE_MASK, BIT7},
    {"I2S_RX_MODE_9", _RIUA_16BIT(PADTOP_BANK, REG_I2S_RX_MODE), REG_I2S_RX_MODE_MASK, BIT7 | BIT4},
    {"I2S_RX_MODE_10", _RIUA_16BIT(PADTOP_BANK, REG_I2S_RX_MODE), REG_I2S_RX_MODE_MASK, BIT7 | BIT5},
    {"I2S_RX_MODE_11", _RIUA_16BIT(PADTOP_BANK, REG_I2S_RX_MODE), REG_I2S_RX_MODE_MASK, BIT7 | BIT5 | BIT4},
    {"I2S_TX_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_I2S_TX_MODE), REG_I2S_TX_MODE_MASK, BIT8},
    {"I2S_TX_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_I2S_TX_MODE), REG_I2S_TX_MODE_MASK, BIT9},
    {"I2S_TX_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_I2S_TX_MODE), REG_I2S_TX_MODE_MASK, BIT9 | BIT8},
    {"I2S_TX_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_I2S_TX_MODE), REG_I2S_TX_MODE_MASK, BIT10},
    {"I2S_TX_MODE_5", _RIUA_16BIT(PADTOP_BANK, REG_I2S_TX_MODE), REG_I2S_TX_MODE_MASK, BIT10 | BIT8},
    {"I2S_TX_MODE_6", _RIUA_16BIT(PADTOP_BANK, REG_I2S_TX_MODE), REG_I2S_TX_MODE_MASK, BIT10 | BIT9},
    {"I2S_TX_MODE_7", _RIUA_16BIT(PADTOP_BANK, REG_I2S_TX_MODE), REG_I2S_TX_MODE_MASK, BIT10 | BIT9 | BIT8},
    {"I2S_TX_MODE_8", _RIUA_16BIT(PADTOP_BANK, REG_I2S_TX_MODE), REG_I2S_TX_MODE_MASK, BIT11},
    {"I2S_TX_MODE_9", _RIUA_16BIT(PADTOP_BANK, REG_I2S_TX_MODE), REG_I2S_TX_MODE_MASK, BIT11 | BIT8},
    {"I2S_TX_MODE_10", _RIUA_16BIT(PADTOP_BANK, REG_I2S_TX_MODE), REG_I2S_TX_MODE_MASK, BIT11 | BIT9},
    {"I2S_RXTX_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_I2S_RXTX_MODE), REG_I2S_RXTX_MODE_MASK, BIT12},
    {"I2S_RXTX_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_I2S_RXTX_MODE), REG_I2S_RXTX_MODE_MASK, BIT13},
    {"I2S_RXTX_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_I2S_RXTX_MODE), REG_I2S_RXTX_MODE_MASK, BIT13 | BIT12},
    {"I2S_RXTX_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_I2S_RXTX_MODE), REG_I2S_RXTX_MODE_MASK, BIT14},
    {"I2S_RXTX_MODE_5", _RIUA_16BIT(PADTOP_BANK, REG_I2S_RXTX_MODE), REG_I2S_RXTX_MODE_MASK, BIT14 | BIT12},
    {"I2S_RXTX_MODE_6", _RIUA_16BIT(PADTOP_BANK, REG_I2S_RXTX_MODE), REG_I2S_RXTX_MODE_MASK, BIT14 | BIT13},
    {"I2S_RXTX_MODE_7", _RIUA_16BIT(PADTOP_BANK, REG_I2S_RXTX_MODE), REG_I2S_RXTX_MODE_MASK, BIT14 | BIT13 | BIT12},
    {"DMIC_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_DMIC_MODE), REG_DMIC_MODE_MASK, BIT0},
    {"DMIC_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_DMIC_MODE), REG_DMIC_MODE_MASK, BIT1},
    {"DMIC_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_DMIC_MODE), REG_DMIC_MODE_MASK, BIT1 | BIT0},
    {"DMIC_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_DMIC_MODE), REG_DMIC_MODE_MASK, BIT2},
    {"DMIC_MODE_5", _RIUA_16BIT(PADTOP_BANK, REG_DMIC_MODE), REG_DMIC_MODE_MASK, BIT2 | BIT0},
    {"DMIC_MODE_6", _RIUA_16BIT(PADTOP_BANK, REG_DMIC_MODE), REG_DMIC_MODE_MASK, BIT2 | BIT1},
    {"DMIC_MODE_7", _RIUA_16BIT(PADTOP_BANK, REG_DMIC_MODE), REG_DMIC_MODE_MASK, BIT2 | BIT1 | BIT0},
    {"DMIC_MODE_8", _RIUA_16BIT(PADTOP_BANK, REG_DMIC_MODE), REG_DMIC_MODE_MASK, BIT3},
    {"DMIC_MODE_9", _RIUA_16BIT(PADTOP_BANK, REG_DMIC_MODE), REG_DMIC_MODE_MASK, BIT3 | BIT0},
    {"DMIC_4CH_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_DMIC_4CH_MODE), REG_DMIC_4CH_MODE_MASK, BIT0},
    {"DMIC_4CH_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_DMIC_4CH_MODE), REG_DMIC_4CH_MODE_MASK, BIT1},
    {"DMIC_4CH_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_DMIC_4CH_MODE), REG_DMIC_4CH_MODE_MASK, BIT1 | BIT0},
    {"DMIC_4CH_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_DMIC_4CH_MODE), REG_DMIC_4CH_MODE_MASK, BIT2},
    {"DMIC_4CH_MODE_5", _RIUA_16BIT(PADTOP_BANK, REG_DMIC_4CH_MODE), REG_DMIC_4CH_MODE_MASK, BIT2 | BIT0},
    {"DMIC_4CH_MODE_6", _RIUA_16BIT(PADTOP_BANK, REG_DMIC_4CH_MODE), REG_DMIC_4CH_MODE_MASK, BIT2 | BIT1},
    {"DMIC_4CH_MODE_7", _RIUA_16BIT(PADTOP_BANK, REG_DMIC_4CH_MODE), REG_DMIC_4CH_MODE_MASK, BIT2 | BIT1 | BIT0},
    {"DMIC_4CH_MODE_8", _RIUA_16BIT(PADTOP_BANK, REG_DMIC_4CH_MODE), REG_DMIC_4CH_MODE_MASK, BIT3},
    {"DMIC_4CH_MODE_9", _RIUA_16BIT(PADTOP_BANK, REG_DMIC_4CH_MODE), REG_DMIC_4CH_MODE_MASK, BIT3 | BIT0},
    {"DMIC_4CH_MODE_10", _RIUA_16BIT(PADTOP_BANK, REG_DMIC_4CH_MODE), REG_DMIC_4CH_MODE_MASK, BIT3 | BIT1},
    {"SR00_MIPI_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SR00_MIPI_MODE), REG_SR00_MIPI_MODE_MASK, BIT0},
    {"SR00_MIPI_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_SR00_MIPI_MODE), REG_SR00_MIPI_MODE_MASK, BIT1},
    {"SR00_MIPI_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_SR00_MIPI_MODE), REG_SR00_MIPI_MODE_MASK, BIT1 | BIT0},
    {"SR00_MIPI_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_SR00_MIPI_MODE), REG_SR00_MIPI_MODE_MASK, BIT2},
    {"SR00_CTRL_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SR00_CTRL_MODE), REG_SR00_CTRL_MODE_MASK, BIT4},
    {"SR00_CTRL_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_SR00_CTRL_MODE), REG_SR00_CTRL_MODE_MASK, BIT5},
    {"SR00_MCLK_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SR00_MCLK_MODE), REG_SR00_MCLK_MODE_MASK, BIT6},
    {"SR00_RST_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SR00_RST_MODE), REG_SR00_RST_MODE_MASK, BIT7},
    {"SR00_PDN_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SR00_PDN_MODE), REG_SR00_PDN_MODE_MASK, BIT8},
    {"SR00_PDN_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_SR00_PDN_MODE), REG_SR00_PDN_MODE_MASK, BIT9},
    {"SR01_MIPI_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SR01_MIPI_MODE), REG_SR01_MIPI_MODE_MASK, BIT10},
    {"SR01_CTRL_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SR01_CTRL_MODE), REG_SR01_CTRL_MODE_MASK, BIT0},
    {"SR01_CTRL_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_SR01_CTRL_MODE), REG_SR01_CTRL_MODE_MASK, BIT1},
    {"SR01_MCLK_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SR01_MCLK_MODE), REG_SR01_MCLK_MODE_MASK, BIT4},
    {"SR01_MCLK_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_SR01_MCLK_MODE), REG_SR01_MCLK_MODE_MASK, BIT5},
    {"SR01_RST_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SR01_RST_MODE), REG_SR01_RST_MODE_MASK, BIT13},
    {"SR01_RST_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_SR01_RST_MODE), REG_SR01_RST_MODE_MASK, BIT14},
    {"SR01_RST_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_SR01_RST_MODE), REG_SR01_RST_MODE_MASK, BIT14 | BIT13},
    {"SR01_PDN_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SR01_PDN_MODE), REG_SR01_PDN_MODE_MASK, BIT15},
    {"SR0_BT601_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SR0_BT601_MODE), REG_SR0_BT601_MODE_MASK, BIT4},
    {"SR0_BT601_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_SR0_BT601_MODE), REG_SR0_BT601_MODE_MASK, BIT5},
    {"SR00_BT656_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SR00_BT656_MODE), REG_SR00_BT656_MODE_MASK, BIT0},
    {"SR00_BT656_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_SR00_BT656_MODE), REG_SR00_BT656_MODE_MASK, BIT1},
    {"SR00_BT656_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_SR00_BT656_MODE), REG_SR00_BT656_MODE_MASK, BIT1 | BIT0},
    {"SR00_BT656_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_SR00_BT656_MODE), REG_SR00_BT656_MODE_MASK, BIT2},
    {"SR00_BT656_MODE_5", _RIUA_16BIT(PADTOP_BANK, REG_SR00_BT656_MODE), REG_SR00_BT656_MODE_MASK, BIT2 | BIT0},
    {"SR00_BT656_MODE_6", _RIUA_16BIT(PADTOP_BANK, REG_SR00_BT656_MODE), REG_SR00_BT656_MODE_MASK, BIT2 | BIT1},
    {"SR00_BT656_MODE_7", _RIUA_16BIT(PADTOP_BANK, REG_SR00_BT656_MODE), REG_SR00_BT656_MODE_MASK, BIT2 | BIT1 | BIT0},
    {"SR00_BT656_MODE_8", _RIUA_16BIT(PADTOP_BANK, REG_SR00_BT656_MODE), REG_SR00_BT656_MODE_MASK, BIT3},
    {"SR0_BT1120_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SR0_BT1120_MODE), REG_SR0_BT1120_MODE_MASK, BIT8},
    {"SR0_BT1120_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_SR0_BT1120_MODE), REG_SR0_BT1120_MODE_MASK, BIT9},
    {"SR10_MIPI_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SR10_MIPI_MODE), REG_SR10_MIPI_MODE_MASK, BIT8},
    {"SR10_MIPI_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_SR10_MIPI_MODE), REG_SR10_MIPI_MODE_MASK, BIT9},
    {"SR10_MIPI_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_SR10_MIPI_MODE), REG_SR10_MIPI_MODE_MASK, BIT9 | BIT8},
    {"SR10_MIPI_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_SR10_MIPI_MODE), REG_SR10_MIPI_MODE_MASK, BIT10},
    {"SR10_CTRL_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SR10_CTRL_MODE), REG_SR10_CTRL_MODE_MASK, BIT0},
    {"SR10_CTRL_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_SR10_CTRL_MODE), REG_SR10_CTRL_MODE_MASK, BIT1},
    {"SR10_MCLK_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SR10_MCLK_MODE), REG_SR10_MCLK_MODE_MASK, BIT4},
    {"SR10_RST_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SR10_RST_MODE), REG_SR10_RST_MODE_MASK, BIT8},
    {"SR10_PDN_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SR10_PDN_MODE), REG_SR10_PDN_MODE_MASK, BIT12},
    {"SR10_PDN_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_SR10_PDN_MODE), REG_SR10_PDN_MODE_MASK, BIT13},
    {"SR11_MIPI_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SR11_MIPI_MODE), REG_SR11_MIPI_MODE_MASK, BIT12},
    {"SR11_CTRL_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SR11_CTRL_MODE), REG_SR11_CTRL_MODE_MASK, BIT0},
    {"SR11_CTRL_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_SR11_CTRL_MODE), REG_SR11_CTRL_MODE_MASK, BIT1},
    {"SR11_MCLK_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SR11_MCLK_MODE), REG_SR11_MCLK_MODE_MASK, BIT4},
    {"SR11_MCLK_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_SR11_MCLK_MODE), REG_SR11_MCLK_MODE_MASK, BIT5},
    {"SR11_RST_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SR11_RST_MODE), REG_SR11_RST_MODE_MASK, BIT8},
    {"SR11_RST_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_SR11_RST_MODE), REG_SR11_RST_MODE_MASK, BIT9},
    {"SR11_RST_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_SR11_RST_MODE), REG_SR11_RST_MODE_MASK, BIT9 | BIT8},
    {"SR11_PDN_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SR11_PDN_MODE), REG_SR11_PDN_MODE_MASK, BIT12},
    {"SR1_BT601_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SR1_BT601_MODE), REG_SR1_BT601_MODE_MASK, BIT4},
    {"SR1_BT601_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_SR1_BT601_MODE), REG_SR1_BT601_MODE_MASK, BIT5},
    {"SR1_BT601_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_SR1_BT601_MODE), REG_SR1_BT601_MODE_MASK, BIT5 | BIT4},
    {"SR1_BT601_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_SR1_BT601_MODE), REG_SR1_BT601_MODE_MASK, BIT6},
    {"SR10_BT656_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SR10_BT656_MODE), REG_SR10_BT656_MODE_MASK, BIT0},
    {"SR10_BT656_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_SR10_BT656_MODE), REG_SR10_BT656_MODE_MASK, BIT1},
    {"SR10_BT656_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_SR10_BT656_MODE), REG_SR10_BT656_MODE_MASK, BIT1 | BIT0},
    {"SR10_BT656_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_SR10_BT656_MODE), REG_SR10_BT656_MODE_MASK, BIT2},
    {"SR10_BT656_MODE_5", _RIUA_16BIT(PADTOP_BANK, REG_SR10_BT656_MODE), REG_SR10_BT656_MODE_MASK, BIT2 | BIT0},
    {"SR10_BT656_MODE_6", _RIUA_16BIT(PADTOP_BANK, REG_SR10_BT656_MODE), REG_SR10_BT656_MODE_MASK, BIT2 | BIT1},
    {"SR10_BT656_MODE_7", _RIUA_16BIT(PADTOP_BANK, REG_SR10_BT656_MODE), REG_SR10_BT656_MODE_MASK, BIT2 | BIT1 | BIT0},
    {"SR10_BT656_MODE_8", _RIUA_16BIT(PADTOP_BANK, REG_SR10_BT656_MODE), REG_SR10_BT656_MODE_MASK, BIT3},
    {"SR10_BT656_MODE_9", _RIUA_16BIT(PADTOP_BANK, REG_SR10_BT656_MODE), REG_SR10_BT656_MODE_MASK, BIT3 | BIT0},
    {"SR10_BT656_MODE_10", _RIUA_16BIT(PADTOP_BANK, REG_SR10_BT656_MODE), REG_SR10_BT656_MODE_MASK, BIT3 | BIT1},
    {"SR1_BT1120_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SR1_BT1120_MODE), REG_SR1_BT1120_MODE_MASK, BIT0},
    {"SR1_BT1120_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_SR1_BT1120_MODE), REG_SR1_BT1120_MODE_MASK, BIT1},
    {"MIPI_TX_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_MIPI_TX_MODE), REG_MIPI_TX_MODE_MASK, BIT0},
    {"MIPI_TX_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_MIPI_TX_MODE), REG_MIPI_TX_MODE_MASK, BIT1},
    {"TTL24_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_TTL24_MODE), REG_TTL24_MODE_MASK, BIT8},
    {"TTL24_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_TTL24_MODE), REG_TTL24_MODE_MASK, BIT9},
    {"TTL24_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_TTL24_MODE), REG_TTL24_MODE_MASK, BIT9 | BIT8},
    {"TTL24_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_TTL24_MODE), REG_TTL24_MODE_MASK, BIT10},
    {"TTL16_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_TTL16_MODE), REG_TTL16_MODE_MASK, BIT0},
    {"TTL16_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_TTL16_MODE), REG_TTL16_MODE_MASK, BIT1},
    {"TTL16_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_TTL16_MODE), REG_TTL16_MODE_MASK, BIT1 | BIT0},
    {"TTL16_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_TTL16_MODE), REG_TTL16_MODE_MASK, BIT2},
    {"TTL16_MODE_5", _RIUA_16BIT(PADTOP_BANK, REG_TTL16_MODE), REG_TTL16_MODE_MASK, BIT2 | BIT0},
    {"TTL18_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_TTL18_MODE), REG_TTL18_MODE_MASK, BIT4},
    {"TTL18_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_TTL18_MODE), REG_TTL18_MODE_MASK, BIT5},
    {"RGB8_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_RGB8_MODE), REG_RGB8_MODE_MASK, BIT8},
    {"RGB8_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_RGB8_MODE), REG_RGB8_MODE_MASK, BIT9},
    {"RGB16_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_RGB16_MODE), REG_RGB16_MODE_MASK, BIT12},
    {"LCD_MCU8_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_LCD_MCU8_MODE), REG_LCD_MCU8_MODE_MASK, BIT0},
    {"LCD_MCU8_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_LCD_MCU8_MODE), REG_LCD_MCU8_MODE_MASK, BIT1},
    {"LCD_MCU8_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_LCD_MCU8_MODE), REG_LCD_MCU8_MODE_MASK, BIT1 | BIT0},
    {"LCD_MCU16_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_LCD_MCU16_MODE), REG_LCD_MCU16_MODE_MASK, BIT2},
    {"LCD_MCU16_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_LCD_MCU16_MODE), REG_LCD_MCU16_MODE_MASK, BIT3},
    {"LCD_MCU16_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_LCD_MCU16_MODE), REG_LCD_MCU16_MODE_MASK, BIT3 | BIT2},
    {"LCD_MCU18_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_LCD_MCU18_MODE), REG_LCD_MCU18_MODE_MASK, BIT4},
    {"LCD_MCU18_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_LCD_MCU18_MODE), REG_LCD_MCU18_MODE_MASK, BIT5},
    {"BT656_OUT_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_BT656_OUT_MODE), REG_BT656_OUT_MODE_MASK, BIT4},
    {"BT656_OUT_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_BT656_OUT_MODE), REG_BT656_OUT_MODE_MASK, BIT5},
    {"BT656_OUT_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_BT656_OUT_MODE), REG_BT656_OUT_MODE_MASK, BIT5 | BIT4},
    {"BT601_OUT_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_BT601_OUT_MODE), REG_BT601_OUT_MODE_MASK, BIT4},
    {"BT601_OUT_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_BT601_OUT_MODE), REG_BT601_OUT_MODE_MASK, BIT5},
    {"BT601_OUT_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_BT601_OUT_MODE), REG_BT601_OUT_MODE_MASK, BIT5 | BIT4},
    {"BT1120_OUT_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_BT1120_OUT_MODE), REG_BT1120_OUT_MODE_MASK, BIT0},
    {"BT1120_OUT_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_BT1120_OUT_MODE), REG_BT1120_OUT_MODE_MASK, BIT1},
    {"BT1120_OUT_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_BT1120_OUT_MODE), REG_BT1120_OUT_MODE_MASK, BIT1 | BIT0},
    {"VGA_HSYNC_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_VGA_HSYNC_MODE), REG_VGA_HSYNC_MODE_MASK, BIT8},
    {"VGA_VSYNC_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_VGA_VSYNC_MODE), REG_VGA_VSYNC_MODE_MASK, BIT9},
    {"SATA_LED_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SATA_LED_MODE), REG_SATA_LED_MODE_MASK, BIT0},
    {"TTL16_MODE_6", _RIUA_16BIT(PADTOP_BANK, REG_TTL16_MODE), REG_TTL16_MODE_MASK, BIT2 | BIT1},
    {"OTP_TEST_1", _RIUA_16BIT(PADTOP_BANK, REG_OTP_TEST), REG_OTP_TEST_MASK, BIT8},
    {"PM_SPI_GPIO_0", _RIUA_16BIT(PMSLEEP_BANK, REG_PM_SPI_GPIO), REG_PM_SPI_GPIO_MASK, 0},
    {"PM_SPIWPN_GPIO_0", _RIUA_16BIT(PMSLEEP_BANK, REG_PM_SPIWPN_GPIO), REG_PM_SPIWPN_GPIO_MASK, 0},
    {"PM_SPIHOLDN_MODE_0", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_SPIHOLDN_MODE), REG_PM_SPIHOLDN_MODE_MASK, 0},
    {"PM_SPICSZ1_GPIO_0", _RIUA_16BIT(PMSLEEP_BANK, REG_PM_SPICSZ1_GPIO), REG_PM_SPICSZ1_GPIO_MASK, 0},
    {"PM_SPICSZ2_MODE_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_SPICSZ2_MODE), REG_PM_SPICSZ2_MODE_MASK, BIT0},
    {"PM_SPICSZ2_MODE_2", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_SPICSZ2_MODE), REG_PM_SPICSZ2_MODE_MASK, BIT1},
    {"PM_SPICSZ2_MODE_3", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_SPICSZ2_MODE), REG_PM_SPICSZ2_MODE_MASK, BIT1 | BIT0},
    {"PM_VID_MODE_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_VID_MODE), REG_PM_VID_MODE_MASK, BIT2},
    {"PM_VID_MODE_2", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_VID_MODE), REG_PM_VID_MODE_MASK, BIT3},
    {"PM_PIR_SERIN_MODE_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PIR_SERIN_MODE), REG_PM_PIR_SERIN_MODE_MASK, BIT2},
    {"PM_PIR_SERIN_MODE_2", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PIR_SERIN_MODE), REG_PM_PIR_SERIN_MODE_MASK, BIT3},
    {"PM_PIR_DIR_LINK_MODE_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PIR_DIR_LINK_MODE), REG_PM_PIR_DIR_LINK_MODE_MASK,
     BIT0},
    {"PM_PIR_DIR_LINK_MODE_2", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PIR_DIR_LINK_MODE), REG_PM_PIR_DIR_LINK_MODE_MASK,
     BIT1},
    {"PM_I2CM_MODE_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_I2CM_MODE), REG_PM_I2CM_MODE_MASK, BIT0},
    {"PM_I2CM_MODE_2", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_I2CM_MODE), REG_PM_I2CM_MODE_MASK, BIT1},
    {"PM_PWM0_MODE_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PWM0_MODE), REG_PM_PWM0_MODE_MASK, BIT0},
    {"PM_PWM0_MODE_2", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PWM0_MODE), REG_PM_PWM0_MODE_MASK, BIT1},
    {"PM_UART1_MODE_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_UART1_MODE), REG_PM_UART1_MODE_MASK, BIT0},
    {"PM_UART1_MODE_2", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_UART1_MODE), REG_PM_UART1_MODE_MASK, BIT1},
    {"PM51_UART_MODE_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM51_UART_MODE), REG_PM51_UART_MODE_MASK, BIT0},
    {"PM51_UART_MODE_2", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM51_UART_MODE), REG_PM51_UART_MODE_MASK, BIT1},
    {"PM51_UART_MODE_3", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM51_UART_MODE), REG_PM51_UART_MODE_MASK, BIT1 | BIT0},
    {"PM_PAD_EXT_MODE_0_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE_0), REG_PM_PAD_EXT_MODE_0_MASK, BIT0},
    {"PM_PAD_EXT_MODE_1_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE_1), REG_PM_PAD_EXT_MODE_1_MASK, BIT1},
    {"PM_PAD_EXT_MODE_2_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE_2), REG_PM_PAD_EXT_MODE_2_MASK, BIT2},
    {"PM_PAD_EXT_MODE_3_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE_3), REG_PM_PAD_EXT_MODE_3_MASK, BIT3},
    {"PM_PAD_EXT_MODE_4_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE_4), REG_PM_PAD_EXT_MODE_4_MASK, BIT4},
    {"PM_PAD_EXT_MODE_5_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE_5), REG_PM_PAD_EXT_MODE_5_MASK, BIT5},
    {"PM_PAD_EXT_MODE_6_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE_6), REG_PM_PAD_EXT_MODE_6_MASK, BIT6},
    {"PM_PAD_EXT_MODE_7_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE_7), REG_PM_PAD_EXT_MODE_7_MASK, BIT7},
    {"PM_PAD_EXT_MODE_8_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE_8), REG_PM_PAD_EXT_MODE_8_MASK, BIT8},
    {"PM_PAD_EXT_MODE_9_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE_9), REG_PM_PAD_EXT_MODE_9_MASK, BIT9},
    {"PM_PAD_EXT_MODE_10_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE_10), REG_PM_PAD_EXT_MODE_10_MASK, BIT10},
    {"PM_PAD_EXT_MODE_11_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE_11), REG_PM_PAD_EXT_MODE_11_MASK, BIT11},
    {"PM_PAD_EXT_MODE_12_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE_12), REG_PM_PAD_EXT_MODE_12_MASK, BIT12},
    {"PM_PAD_EXT_MODE_13_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE_13), REG_PM_PAD_EXT_MODE_13_MASK, BIT13},
    {"PM_PAD_EXT_MODE_14_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE_14), REG_PM_PAD_EXT_MODE_14_MASK, BIT14},
    {"PM_PAD_EXT_MODE_15_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE_15), REG_PM_PAD_EXT_MODE_15_MASK, BIT15},
    {"PM_PAD_EXT_MODE_16_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE_16), REG_PM_PAD_EXT_MODE_16_MASK, BIT0},
    {"PM_PAD_EXT_MODE_17_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE_17), REG_PM_PAD_EXT_MODE_17_MASK, BIT1},
    {"PM_PAD_EXT_MODE_18_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE_18), REG_PM_PAD_EXT_MODE_18_MASK, BIT2},
    {"PM_PAD_EXT_MODE_19_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE_19), REG_PM_PAD_EXT_MODE_19_MASK, BIT3},
    {"PM_PAD_EXT_MODE_20_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_PAD_EXT_MODE_20), REG_PM_PAD_EXT_MODE_20_MASK, BIT4},
    {"PM_IR_IN_MODE_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_IR_IN_MODE), REG_PM_IR_IN_MODE_MASK, BIT0},
    {"PM_IR_IN_MODE_2", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_IR_IN_MODE), REG_PM_IR_IN_MODE_MASK, BIT1},
    {"PM_IR_IN_MODE_3", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_IR_IN_MODE), REG_PM_IR_IN_MODE_MASK, BIT1 | BIT0},
    {"PM_UART_IS_GPIO_0", _RIUA_16BIT(PM_PADTOP_BANK, REG_PM_UART_IS_GPIO), REG_PM_UART_IS_GPIO_MASK, 0},
};
;

//==============================================================================
//
//                              FUNCTIONS
//
//==============================================================================

//------------------------------------------------------------------------------
//  Function    : _HalCheckPin
//  Description :
//------------------------------------------------------------------------------
static S32 _HalCheckPin(U32 padID)
{
    if (GPIO_NR <= padID)
    {
        return FALSE;
    }
    return TRUE;
}

#if 0
static void _HalSARGPIOWriteRegBit(u32 u32RegOffset, bool bEnable, U8 u8BitMsk)
{
    if (bEnable)
        _GPIO_R_BYTE(_RIUA_8BIT(PM_SAR_BANK, u32RegOffset)) |= u8BitMsk;
    else
        _GPIO_R_BYTE(_RIUA_8BIT(PM_SAR_BANK, u32RegOffset)) &= (~u8BitMsk);
}
#endif

void _HalPadDisablePadMux(U32 u32PadModeID)
{
    if (_GPIO_R_WORD_MASK(m_stPadModeInfoTbl[u32PadModeID].u32ModeRIU, m_stPadModeInfoTbl[u32PadModeID].u16ModeMask))
    {
        _GPIO_W_WORD_MASK(m_stPadModeInfoTbl[u32PadModeID].u32ModeRIU, 0, m_stPadModeInfoTbl[u32PadModeID].u16ModeMask);
    }
}

void _HalPadEnablePadMux(U32 u32PadModeID)
{
    _GPIO_W_WORD_MASK(m_stPadModeInfoTbl[u32PadModeID].u32ModeRIU, m_stPadModeInfoTbl[u32PadModeID].u16ModeVal,
                      m_stPadModeInfoTbl[u32PadModeID].u16ModeMask);
}

static S32 HalPadSetMode_General(U32 u32PadID, U32 u32Mode)
{
    U32 u32RegAddr   = 0;
    U16 u16RegVal    = 0;
    U8  u8ModeIsFind = 0;
    U16 i            = 0;

    for (i = 0; i < sizeof(m_stPadMuxTbl) / sizeof(struct stPadMux); i++)
    {
        if (u32PadID == m_stPadMuxTbl[i].padID)
        {
            u32RegAddr = _RIUA_16BIT(m_stPadMuxTbl[i].base, m_stPadMuxTbl[i].offset);

            if (u32Mode == m_stPadMuxTbl[i].mode)
            {
                u16RegVal = _GPIO_R_WORD_MASK(u32RegAddr, 0xFFFF);
                u16RegVal &= ~(m_stPadMuxTbl[i].mask);
                u16RegVal |= m_stPadMuxTbl[i].val; // CHECK Multi-Pad Mode

                _GPIO_W_WORD_MASK(u32RegAddr, u16RegVal, 0xFFFF);

                u8ModeIsFind = 1;
#if (ENABLE_CHECK_ALL_PAD_CONFLICT == 0)
                break;
#endif
            }
            else
            {
                if (u32Mode == PINMUX_FOR_GPIO_MODE)
                    continue;
                u16RegVal = _GPIO_R_WORD_MASK(u32RegAddr, m_stPadMuxTbl[i].mask);
                if (u16RegVal == m_stPadMuxTbl[i].val)
                {
                    printk(KERN_INFO "[Padmux]reset PAD%d(reg 0x%x:%x; mask0x%x) t0 %s (org: %s)\n", u32PadID,
                           m_stPadMuxTbl[i].base, m_stPadMuxTbl[i].offset, m_stPadMuxTbl[i].mask,
                           m_stPadModeInfoTbl[u32Mode].u8PadName, m_stPadModeInfoTbl[m_stPadMuxTbl[i].mode].u8PadName);
                    if (m_stPadMuxTbl[i].val != 0)
                    {
                        _GPIO_W_WORD_MASK(u32RegAddr, 0, m_stPadMuxTbl[i].mask);
                    }
                    else
                    {
                        _GPIO_W_WORD_MASK(u32RegAddr, m_stPadMuxTbl[i].mask, m_stPadMuxTbl[i].mask);
                    }
                }
            }
        }
        else if (u8ModeIsFind)
            break;
    }

    return (u8ModeIsFind) ? 0 : -1;
}

#define PAD_PM_IRIN_PATCH // m6 should patch because hardware design

static S32 HalPadSetMode_GeneralPMPad(U32 u32PadID, U32 u32Mode)
{
    U32 u32RegAddr   = 0;
    U16 u16RegVal    = 0;
    U8  u8ModeIsFind = 0;
    U16 i = 0, ExtItemID = 0;
    U32 SetBank = 0;

#ifdef PAD_PM_IRIN_PATCH
    if ((u32PadID == PAD_PM_IRIN) && (u32Mode == PINMUX_FOR_GPIO_MODE))
    {
        _HalPadEnablePadMux(PINMUX_FOR_PM_IR_IN_MODE_1);
    }
#endif

    for (i = 0; i < sizeof(m_stPadMuxTbl) / sizeof(struct stPadMux); i++)
    {
        if (u32PadID == m_stPadMuxTbl[i].padID)
        {
            u32RegAddr = _RIUA_16BIT(m_stPadMuxTbl[i].base, m_stPadMuxTbl[i].offset);

            if (u32Mode == m_stPadMuxTbl[i].mode)
            {
                u16RegVal = _GPIO_R_WORD_MASK(u32RegAddr, 0xFFFF);
                u16RegVal &= ~(m_stPadMuxTbl[i].mask);
                u16RegVal |= m_stPadMuxTbl[i].val; // CHECK Multi-Pad Mode

                _GPIO_W_WORD_MASK(u32RegAddr, u16RegVal, 0xFFFF);

                u8ModeIsFind = 1;
                SetBank      = m_stPadMuxTbl[i].base;
#if (ENABLE_CHECK_ALL_PAD_CONFLICT == 0)
                break;
#endif
            }
            else if ((m_stPadMuxTbl[i].mode >= PINMUX_FOR_PM_PAD_EXT_MODE_0_1)
                     && (m_stPadMuxTbl[i].mode <= PINMUX_FOR_PM_PAD_EXT_MODE_20_1))
            {
                ExtItemID = i;
            }
            else
            {
                if (u32Mode == PINMUX_FOR_GPIO_MODE)
                    continue;
                u16RegVal = _GPIO_R_WORD_MASK(u32RegAddr, m_stPadMuxTbl[i].mask);
                if (u16RegVal == m_stPadMuxTbl[i].val)
                {
                    printk(KERN_INFO "[Padmux]reset PAD%d(reg 0x%x:%x; mask0x%x) t0 %s (org: %s)\n", u32PadID,
                           m_stPadMuxTbl[i].base, m_stPadMuxTbl[i].offset, m_stPadMuxTbl[i].mask,
                           m_stPadModeInfoTbl[u32Mode].u8PadName, m_stPadModeInfoTbl[m_stPadMuxTbl[i].mode].u8PadName);
                    if (m_stPadMuxTbl[i].val != 0)
                    {
                        _GPIO_W_WORD_MASK(u32RegAddr, 0, m_stPadMuxTbl[i].mask);
                    }
                    else
                    {
                        _GPIO_W_WORD_MASK(u32RegAddr, m_stPadMuxTbl[i].mask, m_stPadMuxTbl[i].mask);
                    }
                }
            }
        }
        else if (u8ModeIsFind)
            break;
    }

    if (u8ModeIsFind && ((SetBank >> 8) > 0x1000))
    {
        // set external data mode
        u32RegAddr = _RIUA_16BIT(m_stPadMuxTbl[ExtItemID].base, m_stPadMuxTbl[ExtItemID].offset);
        u16RegVal  = _GPIO_R_WORD_MASK(u32RegAddr, 0xFFFF);
        u16RegVal &= ~(m_stPadMuxTbl[ExtItemID].mask);
        u16RegVal |= m_stPadMuxTbl[ExtItemID].val; // CHECK Multi-Pad Mode

        _GPIO_W_WORD_MASK(u32RegAddr, u16RegVal, 0xFFFF);
    }

    return (u8ModeIsFind) ? 0 : -1;
}

static S32 HalPadSetMode_MISC(U32 u32PadID, U32 u32Mode)
{
    U32 u32RegAddr   = 0;
    U16 u16RegVal    = 0;
    U8  u8ModeIsFind = 0;
    U16 i            = 0;

    for (i = 0; i < sizeof(m_stPadMuxTblMisc) / sizeof(struct stPadMux); i++)
    {
        if (u32PadID == m_stPadMuxTblMisc[i].padID)
        {
            u32RegAddr = _RIUA_16BIT(m_stPadMuxTblMisc[i].base, m_stPadMuxTblMisc[i].offset);

            if (u32Mode == m_stPadMuxTblMisc[i].mode)
            {
                u16RegVal = _GPIO_R_WORD_MASK(u32RegAddr, 0xFFFF);
                u16RegVal &= ~(m_stPadMuxTblMisc[i].mask);
                u16RegVal |= m_stPadMuxTblMisc[i].val; // CHECK Multi-Pad Mode

                _GPIO_W_WORD_MASK(u32RegAddr, u16RegVal, 0xFFFF);

                u8ModeIsFind = 1;
#if (ENABLE_CHECK_ALL_PAD_CONFLICT == 0)
                break;
#endif
            }
            else
            {
                continue;
            }
        }
        else if (u8ModeIsFind)
            break;
    }

    return (u8ModeIsFind) ? 0 : -1;
}

//------------------------------------------------------------------------------
//  Function    : HalPadSetVal
//  Description :
//------------------------------------------------------------------------------
S32 HalPadSetVal(U32 u32PadID, U32 u32Mode)
{
    if (FALSE == _HalCheckPin(u32PadID))
    {
        return FALSE;
    }
    if (u32PadID >= PAD_ETH_RN && u32PadID <= PAD_DP_P1)
    {
        return HalPadSetMode_MISC(u32PadID, u32Mode);
    }
    if (u32PadID >= PAD_PM_UART_RX1 && u32PadID <= PAD_PM_IRIN)
    {
        return HalPadSetMode_GeneralPMPad(u32PadID, u32Mode);
    }
    else
    {
        return HalPadSetMode_General(u32PadID, u32Mode);
    }
}
//------------------------------------------------------------------------------
//  Function    :set GPIO voltage value
//  Description :only for i7
//------------------------------------------------------------------------------
void HalGPIOSetVol(U32 u32Group, U32 u32Mode)
{
    if (u32Mode)
    {
        SETREG16((0x1F000000) + (0x00103c00 << 1) + (0x04 << 2), BIT0 << u32Group);
        printk("\33[1;31m[ATTENTION],[MODE 1]in Group %d,IO voltage set to 3.3V is NOT allow!\n\33[0m", u32Group);
    }
    else
    {
        CLRREG16((0x1F000000) + (0x00103c00 << 1) + (0x04 << 2), BIT0 << u32Group);
        // printk("\33[1;31m[ATTENTION],[MODE 0]in Group %d,IO voltage can set to 3.3V or 1.8V\n\33[0m", u32Group);
    }
}

//------------------------------------------------------------------------------
//  Function    : HalPadSet
//  Description :
//------------------------------------------------------------------------------
S32 HalPadSetMode(U32 u32Mode)
{
    U32 u32PadID;
    U16 k = 0;

    for (k = 0; k < sizeof(m_stPadMuxTbl) / sizeof(struct stPadMux); k++)
    {
        if (u32Mode == m_stPadMuxTbl[k].mode)
        {
            u32PadID = m_stPadMuxTbl[k].padID;
            if (HalPadSetMode_General(u32PadID, u32Mode) < 0)
            {
                return -1;
            }
        }
    }

    return 0;
}

S32 _HalPadCheckDisablePadMux(U32 u32PadModeID)
{
    U16 u16RegVal = 0;

    u16RegVal =
        _GPIO_R_WORD_MASK(m_stPadModeInfoTbl[u32PadModeID].u32ModeRIU, m_stPadModeInfoTbl[u32PadModeID].u16ModeMask);

    if (u16RegVal != 0)
    {
        m_stPadCheckVal.infos[m_stPadCheckVal.infocount].base =
            (U16)((m_stPadModeInfoTbl[u32PadModeID].u32ModeRIU & 0xFFFF00) >> 9);
        m_stPadCheckVal.infos[m_stPadCheckVal.infocount].offset =
            (U16)((m_stPadModeInfoTbl[u32PadModeID].u32ModeRIU & 0x1FF) >> 2);
        m_stPadCheckVal.infos[m_stPadCheckVal.infocount].mask   = m_stPadModeInfoTbl[u32PadModeID].u16ModeMask;
        m_stPadCheckVal.infos[m_stPadCheckVal.infocount].val    = 0;
        m_stPadCheckVal.infos[m_stPadCheckVal.infocount].regval = u16RegVal;
        m_stPadCheckVal.infocount++;
        return -1;
    }
    return 0;
}

S32 _HalPadCheckEnablePadMux(U32 u32PadModeID)
{
    U16 u16RegVal = 0;

    u16RegVal =
        _GPIO_R_WORD_MASK(m_stPadModeInfoTbl[u32PadModeID].u32ModeRIU, m_stPadModeInfoTbl[u32PadModeID].u16ModeMask);

    if (u16RegVal != m_stPadModeInfoTbl[u32PadModeID].u16ModeVal)
    {
        m_stPadCheckVal.infos[m_stPadCheckVal.infocount].base =
            (U16)((m_stPadModeInfoTbl[u32PadModeID].u32ModeRIU & 0xFFFF00) >> 9);
        m_stPadCheckVal.infos[m_stPadCheckVal.infocount].offset =
            (U16)((m_stPadModeInfoTbl[u32PadModeID].u32ModeRIU & 0x1FF) >> 2);
        m_stPadCheckVal.infos[m_stPadCheckVal.infocount].mask   = m_stPadModeInfoTbl[u32PadModeID].u16ModeMask;
        m_stPadCheckVal.infos[m_stPadCheckVal.infocount].val    = m_stPadModeInfoTbl[u32PadModeID].u16ModeVal;
        m_stPadCheckVal.infos[m_stPadCheckVal.infocount].regval = u16RegVal;
        m_stPadCheckVal.infocount++;
        return -1;
    }
    return 0;
}

static S32 HalPadCheckMode_General(U32 u32PadID, U32 u32Mode)
{
    U32 u32RegAddr   = 0;
    U16 u16RegVal    = 0;
    U8  u8ModeIsFind = 0;
    U8  u8ModeIsErr  = 0;
    U16 i            = 0;

    for (i = 0; i < sizeof(m_stPadMuxTbl) / sizeof(struct stPadMux); i++)
    {
        if (u32PadID == m_stPadMuxTbl[i].padID)
        {
            u32RegAddr = _RIUA_16BIT(m_stPadMuxTbl[i].base, m_stPadMuxTbl[i].offset);

            if (u32Mode == m_stPadMuxTbl[i].mode)
            {
                u16RegVal = _GPIO_R_WORD_MASK(u32RegAddr, 0xFFFF);
                u16RegVal &= (m_stPadMuxTbl[i].mask);
                if (u16RegVal != m_stPadMuxTbl[i].val) // CHECK Multi-Pad Mode
                {
                    u8ModeIsErr++;

                    m_stPadCheckVal.infos[m_stPadCheckVal.infocount].base   = (U16)(m_stPadMuxTbl[i].base >> 8);
                    m_stPadCheckVal.infos[m_stPadCheckVal.infocount].offset = m_stPadMuxTbl[i].offset;
                    m_stPadCheckVal.infos[m_stPadCheckVal.infocount].mask   = m_stPadMuxTbl[i].mask;
                    m_stPadCheckVal.infos[m_stPadCheckVal.infocount].val    = m_stPadMuxTbl[i].val;
                    m_stPadCheckVal.infos[m_stPadCheckVal.infocount].regval = u16RegVal;
                    m_stPadCheckVal.infocount++;
                }

                u8ModeIsFind = 1;
#if (ENABLE_CHECK_ALL_PAD_CONFLICT == 0)
                break;
#endif
            }
            else
            {
                if (u32Mode == PINMUX_FOR_GPIO_MODE)
                    continue;
                u16RegVal = _GPIO_R_WORD_MASK(u32RegAddr, m_stPadMuxTbl[i].mask);
                if (u16RegVal == m_stPadMuxTbl[i].val)
                {
                    u8ModeIsErr++;

                    m_stPadCheckVal.infos[m_stPadCheckVal.infocount].base   = (U16)(m_stPadMuxTbl[i].base >> 8);
                    m_stPadCheckVal.infos[m_stPadCheckVal.infocount].offset = m_stPadMuxTbl[i].offset;
                    m_stPadCheckVal.infos[m_stPadCheckVal.infocount].mask   = m_stPadMuxTbl[i].mask;
                    m_stPadCheckVal.infos[m_stPadCheckVal.infocount].val    = m_stPadMuxTbl[i].val;
                    m_stPadCheckVal.infos[m_stPadCheckVal.infocount].regval = u16RegVal;
                    m_stPadCheckVal.infocount++;
                }
            }
        }
        else if (u8ModeIsFind)
            break;
    }

    return (u8ModeIsFind && !u8ModeIsErr) ? 0 : -1;
}

static S32 HalPadCheckMode_GeneralPMPad(U32 u32PadID, U32 u32Mode)
{
    U32 u32RegAddr   = 0;
    U16 u16RegVal    = 0;
    U8  u8ModeIsFind = 0;
    U8  u8ModeIsErr  = 0;
    U16 i = 0, ExtItemID = 0;
    U32 SetBank = 0;

#ifdef PAD_PM_IRIN_PATCH
    if ((u32PadID == PAD_PM_IRIN) && (u32Mode == PINMUX_FOR_GPIO_MODE))
    {
        if (_HalPadCheckEnablePadMux(PINMUX_FOR_PM_IR_IN_MODE_1))
            u8ModeIsErr++;
    }
#endif

    for (i = 0; i < sizeof(m_stPadMuxTbl) / sizeof(struct stPadMux); i++)
    {
        if (u32PadID == m_stPadMuxTbl[i].padID)
        {
            u32RegAddr = _RIUA_16BIT(m_stPadMuxTbl[i].base, m_stPadMuxTbl[i].offset);

            if (u32Mode == m_stPadMuxTbl[i].mode)
            {
                u16RegVal = _GPIO_R_WORD_MASK(u32RegAddr, 0xFFFF);
                u16RegVal &= (m_stPadMuxTbl[i].mask);
                if (u16RegVal != m_stPadMuxTbl[i].val)
                {
                    u8ModeIsErr++;

                    m_stPadCheckVal.infos[m_stPadCheckVal.infocount].base   = (U16)(m_stPadMuxTbl[i].base >> 8);
                    m_stPadCheckVal.infos[m_stPadCheckVal.infocount].offset = m_stPadMuxTbl[i].offset;
                    m_stPadCheckVal.infos[m_stPadCheckVal.infocount].mask   = m_stPadMuxTbl[i].mask;
                    m_stPadCheckVal.infos[m_stPadCheckVal.infocount].val    = m_stPadMuxTbl[i].val;
                    m_stPadCheckVal.infos[m_stPadCheckVal.infocount].regval = u16RegVal;
                    m_stPadCheckVal.infocount++;
                }
                u8ModeIsFind = 1;
                SetBank      = m_stPadMuxTbl[i].base;
#if (ENABLE_CHECK_ALL_PAD_CONFLICT == 0)
                break;
#endif
            }
            else if ((m_stPadMuxTbl[i].mode >= PINMUX_FOR_PM_PAD_EXT_MODE_0_1)
                     && (m_stPadMuxTbl[i].mode <= PINMUX_FOR_PM_PAD_EXT_MODE_20_1))
            {
                ExtItemID = i;
            }
            else
            {
                if (u32Mode == PINMUX_FOR_GPIO_MODE)
                    continue;
                u16RegVal = _GPIO_R_WORD_MASK(u32RegAddr, m_stPadMuxTbl[i].mask);
                if (u16RegVal == m_stPadMuxTbl[i].val)
                {
                    u8ModeIsErr++;

                    m_stPadCheckVal.infos[m_stPadCheckVal.infocount].base   = (U16)(m_stPadMuxTbl[i].base >> 8);
                    m_stPadCheckVal.infos[m_stPadCheckVal.infocount].offset = m_stPadMuxTbl[i].offset;
                    m_stPadCheckVal.infos[m_stPadCheckVal.infocount].mask   = m_stPadMuxTbl[i].mask;
                    m_stPadCheckVal.infos[m_stPadCheckVal.infocount].val    = m_stPadMuxTbl[i].val;
                    m_stPadCheckVal.infos[m_stPadCheckVal.infocount].regval = u16RegVal;
                    m_stPadCheckVal.infocount++;
                }
            }
        }
        else if (u8ModeIsFind)
            break;
    }

    if (u8ModeIsFind && ((SetBank >> 8) > 0x1000))
    {
        // set external data mode
        u32RegAddr = _RIUA_16BIT(m_stPadMuxTbl[ExtItemID].base, m_stPadMuxTbl[ExtItemID].offset);
        u16RegVal  = _GPIO_R_WORD_MASK(u32RegAddr, 0xFFFF);
        u16RegVal &= (m_stPadMuxTbl[ExtItemID].mask);
        if (u16RegVal != m_stPadMuxTbl[ExtItemID].val)
        {
            u8ModeIsErr++;

            m_stPadCheckVal.infos[m_stPadCheckVal.infocount].base   = (U16)(m_stPadMuxTbl[ExtItemID].base >> 8);
            m_stPadCheckVal.infos[m_stPadCheckVal.infocount].offset = m_stPadMuxTbl[ExtItemID].offset;
            m_stPadCheckVal.infos[m_stPadCheckVal.infocount].mask   = m_stPadMuxTbl[ExtItemID].mask;
            m_stPadCheckVal.infos[m_stPadCheckVal.infocount].val    = m_stPadMuxTbl[ExtItemID].val;
            m_stPadCheckVal.infos[m_stPadCheckVal.infocount].regval = u16RegVal;
            m_stPadCheckVal.infocount++;
        }
    }

    return (u8ModeIsFind && !u8ModeIsErr) ? 0 : -1;
}

static S32 HalPadCheckMode_MISC(U32 u32PadID, U32 u32Mode)
{
    U32 u32RegAddr   = 0;
    U16 u16RegVal    = 0;
    U8  u8ModeIsFind = 0;
    U8  u8ModeIsErr  = 0;
    U16 i            = 0;

    for (i = 0; i < sizeof(m_stPadMuxTblMisc) / sizeof(struct stPadMux); i++)
    {
        if (u32PadID == m_stPadMuxTblMisc[i].padID)
        {
            u32RegAddr = _RIUA_16BIT(m_stPadMuxTblMisc[i].base, m_stPadMuxTblMisc[i].offset);

            if (u32Mode == m_stPadMuxTblMisc[i].mode)
            {
                u16RegVal = _GPIO_R_WORD_MASK(u32RegAddr, 0xFFFF);
                u16RegVal &= (m_stPadMuxTblMisc[i].mask);
                if (u16RegVal != m_stPadMuxTblMisc[i].val)
                {
                    u8ModeIsErr++;

                    m_stPadCheckVal.infos[m_stPadCheckVal.infocount].base   = (U16)(m_stPadMuxTblMisc[i].base >> 8);
                    m_stPadCheckVal.infos[m_stPadCheckVal.infocount].offset = m_stPadMuxTblMisc[i].offset;
                    m_stPadCheckVal.infos[m_stPadCheckVal.infocount].mask   = m_stPadMuxTblMisc[i].mask;
                    m_stPadCheckVal.infos[m_stPadCheckVal.infocount].val    = m_stPadMuxTblMisc[i].val;
                    m_stPadCheckVal.infos[m_stPadCheckVal.infocount].regval = u16RegVal;
                    m_stPadCheckVal.infocount++;
                }

                u8ModeIsFind = 1;
#if (ENABLE_CHECK_ALL_PAD_CONFLICT == 0)
                break;
#endif
            }
            else
            {
                continue;
            }
        }
        else if (u8ModeIsFind)
            break;
    }

    return (u8ModeIsFind && !u8ModeIsErr) ? 0 : -1;
}

S32 HalPadCheckVal(U32 u32PadID, U32 u32Mode)
{
    if (FALSE == _HalCheckPin(u32PadID))
    {
        return FALSE;
    }

    memset(&m_stPadCheckVal, 0, sizeof(m_stPadCheckVal));

    if (u32PadID >= PAD_ETH_RN && u32PadID <= PAD_DP_P1)
    {
        return HalPadCheckMode_MISC(u32PadID, u32Mode);
    }
    if (u32PadID >= PAD_PM_UART_RX1 && u32PadID <= PAD_PM_IRIN)
    {
        return HalPadCheckMode_GeneralPMPad(u32PadID, u32Mode);
    }
    else
    {
        return HalPadCheckMode_General(u32PadID, u32Mode);
    }
}

U8 HalPadCheckInfoCount(void)
{
    return m_stPadCheckVal.infocount;
}

void* HalPadCheckInfoGet(U8 u8Index)
{
    return (void*)&m_stPadCheckVal.infos[u8Index];
}

int HalPadModeToVal(U8* pu8Mode)
{
    U16 index;
    for (index = 0; index < (sizeof(m_stPadModeInfoTbl) / sizeof(m_stPadModeInfoTbl[0])); index++)
    {
        if (!strcmp(m_stPadModeInfoTbl[index].u8PadName, pu8Mode))
        {
            return index;
        }
    }
    return -1;
}

static U32 u32PadID[GPIO_NR] = {0};
U32*       HalPadModeToPadIndex(U32 u32Mode)
{
    U16 i     = 0;
    U16 Count = 0;

    for (i = 0; i < sizeof(m_stPadMuxTbl) / sizeof(struct stPadMux); i++)
    {
        if (u32Mode == m_stPadMuxTbl[i].mode)
        {
            u32PadID[Count] = m_stPadMuxTbl[i].padID;
            Count += 1;
        }
        u32PadID[Count] = PAD_UNKNOWN;
    }
    return u32PadID;
}
