{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1623331018063 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1623331018064 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 10 15:16:57 2021 " "Processing started: Thu Jun 10 15:16:57 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1623331018064 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1623331018064 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off interface -c interface " "Command: quartus_map --read_settings_files=on --write_settings_files=off interface -c interface" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1623331018065 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1623331018824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compteur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compteur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compteur-archi " "Found design unit 1: compteur-archi" {  } { { "compteur.vhd" "" { Text "C:/altera/13.0sp1/interface/compteur.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1623331019478 ""} { "Info" "ISGN_ENTITY_NAME" "1 compteur " "Found entity 1: compteur" {  } { { "compteur.vhd" "" { Text "C:/altera/13.0sp1/interface/compteur.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1623331019478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1623331019478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface.bdf 1 1 " "Found 1 design units, including 1 entities, in source file interface.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 interface " "Found entity 1: interface" {  } { { "interface.bdf" "" { Schematic "C:/altera/13.0sp1/interface/interface.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1623331019481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1623331019481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec7seg-numero1 " "Found design unit 1: dec7seg-numero1" {  } { { "dec7seg.vhd" "" { Text "C:/altera/13.0sp1/interface/dec7seg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1623331019485 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec7seg " "Found entity 1: dec7seg" {  } { { "dec7seg.vhd" "" { Text "C:/altera/13.0sp1/interface/dec7seg.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1623331019485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1623331019485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monostable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file monostable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 monostable-archi " "Found design unit 1: monostable-archi" {  } { { "monostable.vhd" "" { Text "C:/altera/13.0sp1/interface/monostable.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1623331019488 ""} { "Info" "ISGN_ENTITY_NAME" "1 monostable " "Found entity 1: monostable" {  } { { "monostable.vhd" "" { Text "C:/altera/13.0sp1/interface/monostable.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1623331019489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1623331019488 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "interface " "Elaborating entity \"interface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1623331019571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec7seg dec7seg:inst4 " "Elaborating entity \"dec7seg\" for hierarchy \"dec7seg:inst4\"" {  } { { "interface.bdf" "inst4" { Schematic "C:/altera/13.0sp1/interface/interface.bdf" { { 224 1056 1304 336 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623331019576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compteur compteur:inst3 " "Elaborating entity \"compteur\" for hierarchy \"compteur:inst3\"" {  } { { "interface.bdf" "inst3" { Schematic "C:/altera/13.0sp1/interface/interface.bdf" { { 400 472 688 512 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623331019582 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Valeur_initial compteur.vhd(24) " "VHDL Process Statement warning at compteur.vhd(24): signal \"Valeur_initial\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "compteur.vhd" "" { Text "C:/altera/13.0sp1/interface/compteur.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623331019583 "|interface|compteur:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tampon compteur.vhd(40) " "VHDL Process Statement warning at compteur.vhd(40): signal \"tampon\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "compteur.vhd" "" { Text "C:/altera/13.0sp1/interface/compteur.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623331019583 "|interface|compteur:inst"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "compteur:inst\|tampon\[0\] compteur:inst\|tampon\[0\]~_emulated compteur:inst\|tampon\[0\]~1 " "Register \"compteur:inst\|tampon\[0\]\" is converted into an equivalent circuit using register \"compteur:inst\|tampon\[0\]~_emulated\" and latch \"compteur:inst\|tampon\[0\]~1\"" {  } { { "compteur.vhd" "" { Text "C:/altera/13.0sp1/interface/compteur.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1623331020189 "|interface|compteur:inst|tampon[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "compteur:inst\|tampon\[1\] compteur:inst\|tampon\[1\]~_emulated compteur:inst\|tampon\[1\]~5 " "Register \"compteur:inst\|tampon\[1\]\" is converted into an equivalent circuit using register \"compteur:inst\|tampon\[1\]~_emulated\" and latch \"compteur:inst\|tampon\[1\]~5\"" {  } { { "compteur.vhd" "" { Text "C:/altera/13.0sp1/interface/compteur.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1623331020189 "|interface|compteur:inst|tampon[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "compteur:inst\|tampon\[2\] compteur:inst\|tampon\[2\]~_emulated compteur:inst\|tampon\[2\]~9 " "Register \"compteur:inst\|tampon\[2\]\" is converted into an equivalent circuit using register \"compteur:inst\|tampon\[2\]~_emulated\" and latch \"compteur:inst\|tampon\[2\]~9\"" {  } { { "compteur.vhd" "" { Text "C:/altera/13.0sp1/interface/compteur.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1623331020189 "|interface|compteur:inst|tampon[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "compteur:inst\|tampon\[3\] compteur:inst\|tampon\[3\]~_emulated compteur:inst\|tampon\[3\]~13 " "Register \"compteur:inst\|tampon\[3\]\" is converted into an equivalent circuit using register \"compteur:inst\|tampon\[3\]~_emulated\" and latch \"compteur:inst\|tampon\[3\]~13\"" {  } { { "compteur.vhd" "" { Text "C:/altera/13.0sp1/interface/compteur.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1623331020190 "|interface|compteur:inst|tampon[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "compteur:inst2\|tampon\[0\] compteur:inst2\|tampon\[0\]~_emulated compteur:inst2\|tampon\[0\]~1 " "Register \"compteur:inst2\|tampon\[0\]\" is converted into an equivalent circuit using register \"compteur:inst2\|tampon\[0\]~_emulated\" and latch \"compteur:inst2\|tampon\[0\]~1\"" {  } { { "compteur.vhd" "" { Text "C:/altera/13.0sp1/interface/compteur.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1623331020190 "|interface|compteur:inst2|tampon[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "compteur:inst2\|tampon\[1\] compteur:inst2\|tampon\[1\]~_emulated compteur:inst2\|tampon\[1\]~5 " "Register \"compteur:inst2\|tampon\[1\]\" is converted into an equivalent circuit using register \"compteur:inst2\|tampon\[1\]~_emulated\" and latch \"compteur:inst2\|tampon\[1\]~5\"" {  } { { "compteur.vhd" "" { Text "C:/altera/13.0sp1/interface/compteur.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1623331020190 "|interface|compteur:inst2|tampon[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "compteur:inst2\|tampon\[2\] compteur:inst2\|tampon\[2\]~_emulated compteur:inst2\|tampon\[2\]~9 " "Register \"compteur:inst2\|tampon\[2\]\" is converted into an equivalent circuit using register \"compteur:inst2\|tampon\[2\]~_emulated\" and latch \"compteur:inst2\|tampon\[2\]~9\"" {  } { { "compteur.vhd" "" { Text "C:/altera/13.0sp1/interface/compteur.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1623331020190 "|interface|compteur:inst2|tampon[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "compteur:inst2\|tampon\[3\] compteur:inst2\|tampon\[3\]~_emulated compteur:inst2\|tampon\[3\]~13 " "Register \"compteur:inst2\|tampon\[3\]\" is converted into an equivalent circuit using register \"compteur:inst2\|tampon\[3\]~_emulated\" and latch \"compteur:inst2\|tampon\[3\]~13\"" {  } { { "compteur.vhd" "" { Text "C:/altera/13.0sp1/interface/compteur.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1623331020190 "|interface|compteur:inst2|tampon[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "compteur:inst3\|tampon\[0\] compteur:inst3\|tampon\[0\]~_emulated compteur:inst3\|tampon\[0\]~1 " "Register \"compteur:inst3\|tampon\[0\]\" is converted into an equivalent circuit using register \"compteur:inst3\|tampon\[0\]~_emulated\" and latch \"compteur:inst3\|tampon\[0\]~1\"" {  } { { "compteur.vhd" "" { Text "C:/altera/13.0sp1/interface/compteur.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1623331020190 "|interface|compteur:inst3|tampon[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "compteur:inst3\|tampon\[1\] compteur:inst3\|tampon\[1\]~_emulated compteur:inst3\|tampon\[1\]~5 " "Register \"compteur:inst3\|tampon\[1\]\" is converted into an equivalent circuit using register \"compteur:inst3\|tampon\[1\]~_emulated\" and latch \"compteur:inst3\|tampon\[1\]~5\"" {  } { { "compteur.vhd" "" { Text "C:/altera/13.0sp1/interface/compteur.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1623331020190 "|interface|compteur:inst3|tampon[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "compteur:inst3\|tampon\[2\] compteur:inst3\|tampon\[2\]~_emulated compteur:inst3\|tampon\[2\]~9 " "Register \"compteur:inst3\|tampon\[2\]\" is converted into an equivalent circuit using register \"compteur:inst3\|tampon\[2\]~_emulated\" and latch \"compteur:inst3\|tampon\[2\]~9\"" {  } { { "compteur.vhd" "" { Text "C:/altera/13.0sp1/interface/compteur.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1623331020191 "|interface|compteur:inst3|tampon[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "compteur:inst3\|tampon\[3\] compteur:inst3\|tampon\[3\]~_emulated compteur:inst3\|tampon\[3\]~13 " "Register \"compteur:inst3\|tampon\[3\]\" is converted into an equivalent circuit using register \"compteur:inst3\|tampon\[3\]~_emulated\" and latch \"compteur:inst3\|tampon\[3\]~13\"" {  } { { "compteur.vhd" "" { Text "C:/altera/13.0sp1/interface/compteur.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1623331020191 "|interface|compteur:inst3|tampon[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1623331020189 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1623331020531 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1623331020531 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "89 " "Implemented 89 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1623331020723 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1623331020723 ""} { "Info" "ICUT_CUT_TM_LCELLS" "53 " "Implemented 53 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1623331020724 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1623331020723 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "0 " "Peak virtual memory: 0 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1623331020749 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 10 15:17:00 2021 " "Processing ended: Thu Jun 10 15:17:00 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1623331020749 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1623331020750 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1623331020750 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1623331020749 ""}
