WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2508339 heartbeat IPC: 3.98671 cumulative IPC: 3.98671 (Simulation time: 0 hr 0 min 20 sec) 
Warmup finished CPU 0 instructions: 10000002 cycles: 2508340 cumulative IPC: 3.98671 (Simulation time: 0 hr 0 min 20 sec) 

Warmup complete CPU 0 instructions: 10000002 cycles: 2508340 (Simulation time: 0 hr 0 min 20 sec) 

Heartbeat CPU 0 instructions: 20000001 cycles: 8208970 heartbeat IPC: 1.7542 cumulative IPC: 1.7542 (Simulation time: 0 hr 0 min 51 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 13943384 heartbeat IPC: 1.74386 cumulative IPC: 1.74901 (Simulation time: 0 hr 1 min 23 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 19612192 heartbeat IPC: 1.76404 cumulative IPC: 1.754 (Simulation time: 0 hr 1 min 54 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 25339451 heartbeat IPC: 1.74604 cumulative IPC: 1.752 (Simulation time: 0 hr 2 min 25 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 31117914 heartbeat IPC: 1.73057 cumulative IPC: 1.74767 (Simulation time: 0 hr 2 min 57 sec) 
Simulation finished CPU 0 instructions: 50000002 cycles: 28609576 cumulative IPC: 1.74767 (Simulation time: 0 hr 2 min 57 sec) 

Simulation complete CPU 0 instructions: 50000002 cycles: 28609576 (Simulation time: 0 hr 2 min 57 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs traces/for_measure/657.xz_s-4994B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.74767 instructions: 50000002 cycles: 28609576
CPU 0 Branch Prediction Accuracy: 86.2681% MPKI: 14.394 Average ROB Occupancy at Mispredict: 26.1636
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00012
BRANCH_INDIRECT: 0.00102
BRANCH_CONDITIONAL: 14.3928
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 2e-05

LLC TOTAL       ACCESS:      10234  HIT:       1157  MISS:       9077
LLC LOAD         ACCESS:       2595  HIT:         38  MISS:       2557
LLC RFO          ACCESS:       6508  HIT:          0  MISS:       6508
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:       1119  HIT:       1119  MISS:          0
LLC TRANSLATION  ACCESS:         12  HIT:          0  MISS:         12
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 89.7977 cycles
cpu0_DTLB TOTAL       ACCESS:    6839796  HIT:    6838595  MISS:       1201
cpu0_DTLB LOAD         ACCESS:    6839796  HIT:    6838595  MISS:       1201
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 31.6978 cycles
cpu0_ITLB TOTAL       ACCESS:     524695  HIT:     524695  MISS:          0
cpu0_ITLB LOAD         ACCESS:     524695  HIT:     524695  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:    8140071  HIT:    8039033  MISS:     101038
cpu0_L1D LOAD         ACCESS:    5007034  HIT:    4980848  MISS:      26186
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    3132878  HIT:    3058115  MISS:      74763
cpu0_L1D TRANSLATION  ACCESS:        159  HIT:         70  MISS:         89
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 11.9707 cycles
cpu0_L1I TOTAL       ACCESS:     605902  HIT:     605895  MISS:          7
cpu0_L1I LOAD         ACCESS:     605902  HIT:     605895  MISS:          7
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 170.143 cycles
cpu0_L2C TOTAL       ACCESS:      25596  HIT:      16458  MISS:       9138
cpu0_L2C LOAD         ACCESS:       9136  HIT:       6541  MISS:       2595
cpu0_L2C RFO          ACCESS:       9448  HIT:       2940  MISS:       6508
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:       6927  HIT:       6904  MISS:         23
cpu0_L2C TRANSLATION  ACCESS:         85  HIT:         73  MISS:         12
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 110.145 cycles
cpu0_STLB TOTAL       ACCESS:        309  HIT:        154  MISS:        155
cpu0_STLB LOAD         ACCESS:        309  HIT:        154  MISS:        155
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 228.659 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:       8551
  ROW_BUFFER_MISS:        526
 AVG DBUS CONGESTED CYCLE:    3.90128
 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0  FULL:          0

