--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top_level_lab8.twx top_level_lab8.ncd -o
top_level_lab8.twr top_level_lab8.pcf -ucf top_level_ucf.ucf

Design file:              top_level_lab8.ncd
Physical constraint file: top_level_lab8.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
dump_mem    |    4.512(R)|      SLOW  |   -0.476(R)|      SLOW  |clk_BUFGP         |   0.000|
reset       |    3.483(R)|      SLOW  |    0.772(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
a           |        22.188(R)|      SLOW  |         8.393(R)|      FAST  |clk_BUFGP         |   0.000|
b           |        21.733(R)|      SLOW  |         8.138(R)|      FAST  |clk_BUFGP         |   0.000|
c           |        20.435(R)|      SLOW  |         7.432(R)|      FAST  |clk_BUFGP         |   0.000|
d           |        20.305(R)|      SLOW  |         7.437(R)|      FAST  |clk_BUFGP         |   0.000|
e           |        20.567(R)|      SLOW  |         7.469(R)|      FAST  |clk_BUFGP         |   0.000|
f           |        20.440(R)|      SLOW  |         7.376(R)|      FAST  |clk_BUFGP         |   0.000|
g           |        20.507(R)|      SLOW  |         7.411(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.806|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
dump_mem       |a              |   18.441|
dump_mem       |b              |   18.198|
dump_mem       |c              |   16.900|
dump_mem       |d              |   16.573|
dump_mem       |e              |   16.741|
dump_mem       |f              |   16.905|
dump_mem       |g              |   16.672|
---------------+---------------+---------+


Analysis completed Thu Nov 30 17:09:49 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 678 MB



