{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1759767093147 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1759767093148 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 06 13:11:33 2025 " "Processing started: Mon Oct 06 13:11:33 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1759767093148 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759767093148 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex_03_b_des -c ex_03_b_des " "Command: quartus_map --read_settings_files=on --write_settings_files=off ex_03_b_des -c ex_03_b_des" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759767093148 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1759767093893 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1759767093893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exercicio3_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exercicio3_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exercicio3_top-structural " "Found design unit 1: exercicio3_top-structural" {  } { { "exercicio3_top.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Aula_04/Quartus/ex_03_b_des/exercicio3_top.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759767105692 ""} { "Info" "ISGN_ENTITY_NAME" "1 exercicio3_top " "Found entity 1: exercicio3_top" {  } { { "exercicio3_top.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Aula_04/Quartus/ex_03_b_des/exercicio3_top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759767105692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759767105692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file basic_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider-divisor " "Found design unit 1: divider-divisor" {  } { { "basic_divider.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Aula_04/Quartus/ex_03_b_des/basic_divider.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759767105694 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "basic_divider.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Aula_04/Quartus/ex_03_b_des/basic_divider.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759767105694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759767105694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce_v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce_v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce_v1-logic " "Found design unit 1: debounce_v1-logic" {  } { { "debounce_v1.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Aula_04/Quartus/ex_03_b_des/debounce_v1.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759767105696 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce_v1 " "Found entity 1: debounce_v1" {  } { { "debounce_v1.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Aula_04/Quartus/ex_03_b_des/debounce_v1.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759767105696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759767105696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_03_b_des.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ex_03_b_des.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex_03_b_des-ff_jk_arch " "Found design unit 1: ex_03_b_des-ff_jk_arch" {  } { { "ex_03_b_des.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Aula_04/Quartus/ex_03_b_des/ex_03_b_des.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759767105700 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex_03_b_des " "Found entity 1: ex_03_b_des" {  } { { "ex_03_b_des.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Aula_04/Quartus/ex_03_b_des/ex_03_b_des.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759767105700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759767105700 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "exercicio3_top " "Elaborating entity \"exercicio3_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1759767105739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider divider:Divisor_inst " "Elaborating entity \"divider\" for hierarchy \"divider:Divisor_inst\"" {  } { { "exercicio3_top.vhd" "Divisor_inst" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Aula_04/Quartus/ex_03_b_des/exercicio3_top.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759767105748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce_v1 debounce_v1:Debouncer_inst " "Elaborating entity \"debounce_v1\" for hierarchy \"debounce_v1:Debouncer_inst\"" {  } { { "exercicio3_top.vhd" "Debouncer_inst" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Aula_04/Quartus/ex_03_b_des/exercicio3_top.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759767105749 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "FlipFlop_inst ex_03_b_log " "Node instance \"FlipFlop_inst\" instantiates undefined entity \"ex_03_b_log\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "exercicio3_top.vhd" "FlipFlop_inst" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Aula_04/Quartus/ex_03_b_des/exercicio3_top.vhd" 69 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1759767105764 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4764 " "Peak virtual memory: 4764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1759767105848 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 06 13:11:45 2025 " "Processing ended: Mon Oct 06 13:11:45 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1759767105848 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1759767105848 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1759767105848 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1759767105848 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1759767106491 ""}
