// Seed: 3489342975
module module_0 ();
  wire id_1;
  assign module_2.id_2 = 0;
endmodule
module module_1;
  wire id_2;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri id_0,
    output logic id_1,
    input wand id_2,
    output wand id_3,
    input tri0 id_4,
    input uwire id_5,
    input supply1 id_6,
    output tri0 id_7,
    output wire id_8,
    input wor id_9,
    output wor id_10,
    input tri1 id_11,
    output tri0 id_12
);
  always_ff @(negedge 1) id_1 <= 1 + 1'h0;
  assign id_0 = id_4 - 1;
  assign id_0 = id_4 ==? id_6;
  assign id_3 = id_5;
  module_0 modCall_1 ();
endmodule
