<profile>

<section name = "Vivado HLS Report for 'lab4_1'" level="0">
<item name = "Date">Thu Jan  2 18:50:59 2020
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">lab4_1</item>
<item name = "Solution">solution2</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xa7a12t-csg325-1Q</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.00, 5.690, 0.10</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">3, 3, 3, 3, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 80, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 3, 166, 49, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 90, -</column>
<column name="Register">-, -, 101, -, -</column>
<specialColumn name="Available">40, 40, 16000, 8000, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 7, 1, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="lab4_1_mul_32s_32bkb_U1">lab4_1_mul_32s_32bkb, 0, 3, 166, 49, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_return">+, 0, 0, 39, 32, 32</column>
<column name="p_y">+, 0, 0, 39, 32, 32</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="a_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="c_blk_n">9, 2, 1, 2</column>
<column name="d_ap_vld_in_sig">9, 2, 1, 2</column>
<column name="d_ap_vld_preg">9, 2, 1, 2</column>
<column name="d_blk_n">9, 2, 1, 2</column>
<column name="d_in_sig">9, 2, 32, 64</column>
<column name="p_y_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="c_read_reg_94">32, 0, 32, 0</column>
<column name="d_ap_vld_preg">1, 0, 1, 0</column>
<column name="d_preg">32, 0, 32, 0</column>
<column name="mul_ln3_reg_104">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, lab4_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, lab4_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, lab4_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, lab4_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, lab4_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, lab4_1, return value</column>
<column name="ap_return">out, 32, ap_ctrl_hs, lab4_1, return value</column>
<column name="a">in, 32, ap_hs, a, scalar</column>
<column name="a_ap_vld">in, 1, ap_hs, a, scalar</column>
<column name="a_ap_ack">out, 1, ap_hs, a, scalar</column>
<column name="b">in, 32, ap_ack, b, scalar</column>
<column name="b_ap_ack">out, 1, ap_ack, b, scalar</column>
<column name="c">in, 32, ap_hs, c, pointer</column>
<column name="c_ap_vld">in, 1, ap_hs, c, pointer</column>
<column name="c_ap_ack">out, 1, ap_hs, c, pointer</column>
<column name="d">in, 32, ap_vld, d, pointer</column>
<column name="d_ap_vld">in, 1, ap_vld, d, pointer</column>
<column name="p_y">out, 32, ap_ack, p_y, pointer</column>
<column name="p_y_ap_ack">in, 1, ap_ack, p_y, pointer</column>
</table>
</item>
</section>
</profile>
