Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 76cc548ab9624504a18675064932bee7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_design_1_behav xil_defaultlib.tb_design_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_8.axi_vip_v1_1_8_top(C_AXI_PROTOCO...
Compiling module xil_defaultlib.design_1_axi_vip_0_0
Compiling architecture iobuf_v of entity unisim.IOBUF [\IOBUF(iostandard="LVCMOS33")(1,...]
Compiling architecture behavioral of entity xil_defaultlib.i2c_scanner_core [i2c_scanner_core_default]
Compiling architecture arch_imp of entity xil_defaultlib.i2c_scanner_v1_1_S_AXI [i2c_scanner_v1_1_s_axi_default]
Compiling architecture arch_imp of entity xil_defaultlib.i2c_scanner_v1_1 [i2c_scanner_v1_1_default]
Compiling architecture design_1_i2c_scanner_0_0_arch of entity xil_defaultlib.design_1_i2c_scanner_0_0 [design_1_i2c_scanner_0_0_default]
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.tb_design_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_design_1_behav
