{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 31 20:54:01 2018 " "Info: Processing started: Wed Oct 31 20:54:01 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ULA -c ULA --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ULA -c ULA --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "B\[0\] RComple\[2\] 9.658 ns Longest " "Info: Longest tpd from source pin \"B\[0\]\" to destination pin \"RComple\[2\]\" is 9.658 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns B\[0\] 1 PIN PIN_W10 5 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_W10; Fanout = 5; PIN Node = 'B\[0\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[0] } "NODE_NAME" } } { "../ULA (aquivos projeto)/Complemento2.bdf" "" { Schematic "C:/Users/bmgs/Desktop/projeto_sd-master/projeto_sd-master/ULA (aquivos projeto)/Complemento2.bdf" { { 312 72 240 328 "B\[3..0\]" "" } { 320 304 320 376 "B\[0\]" "" } { 320 472 488 376 "B\[2\]" "" } { 320 552 568 376 "B\[3\]" "" } { 320 384 400 376 "B\[1\]" "" } { 304 320 400 320 "B\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.780 ns) + CELL(0.346 ns) 4.925 ns Sum4Bit:inst6\|SumBitBit:inst2\|inst2 2 COMB LCCOMB_X23_Y1_N20 1 " "Info: 2: + IC(3.780 ns) + CELL(0.346 ns) = 4.925 ns; Loc. = LCCOMB_X23_Y1_N20; Fanout = 1; COMB Node = 'Sum4Bit:inst6\|SumBitBit:inst2\|inst2'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "4.126 ns" { B[0] Sum4Bit:inst6|SumBitBit:inst2|inst2 } "NODE_NAME" } } { "../ULA (aquivos projeto)/SumBitBit.bdf" "" { Schematic "C:/Users/bmgs/Desktop/projeto_sd-master/projeto_sd-master/ULA (aquivos projeto)/SumBitBit.bdf" { { 152 704 768 200 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.781 ns) + CELL(1.952 ns) 9.658 ns RComple\[2\] 3 PIN PIN_E12 0 " "Info: 3: + IC(2.781 ns) + CELL(1.952 ns) = 9.658 ns; Loc. = PIN_E12; Fanout = 0; PIN Node = 'RComple\[2\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "4.733 ns" { Sum4Bit:inst6|SumBitBit:inst2|inst2 RComple[2] } "NODE_NAME" } } { "../ULA (aquivos projeto)/Complemento2.bdf" "" { Schematic "C:/Users/bmgs/Desktop/projeto_sd-master/projeto_sd-master/ULA (aquivos projeto)/Complemento2.bdf" { { 504 968 1144 520 "RComple\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.097 ns ( 32.07 % ) " "Info: Total cell delay = 3.097 ns ( 32.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.561 ns ( 67.93 % ) " "Info: Total interconnect delay = 6.561 ns ( 67.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "9.658 ns" { B[0] Sum4Bit:inst6|SumBitBit:inst2|inst2 RComple[2] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "9.658 ns" { B[0] {} B[0]~combout {} Sum4Bit:inst6|SumBitBit:inst2|inst2 {} RComple[2] {} } { 0.000ns 0.000ns 3.780ns 2.781ns } { 0.000ns 0.799ns 0.346ns 1.952ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "237 " "Info: Peak virtual memory: 237 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 31 20:54:01 2018 " "Info: Processing ended: Wed Oct 31 20:54:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
