0.7
2020.2
Nov 18 2020
09:47:47
D:/project/fpga/ai1/02.adder01/02.adder01.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
D:/project/fpga/ai1/02.adder01/02.adder01.srcs/sim_1/new/tb_full_adder.v,1770709365,verilog,,,,tb_full_adder,,,,,,,,
D:/project/fpga/ai1/02.adder01/02.adder01.srcs/sim_1/new/tb_halfadder.v,1770705834,verilog,,,,tb_halfadder,,,,,,,,
D:/project/fpga/ai1/02.adder01/02.adder01.srcs/sources_1/new/full_adder.v,1770793537,verilog,,D:/project/fpga/ai1/02.adder01/02.adder01.srcs/sources_1/new/half_adder.v,,full_adder,,,,,,,,
D:/project/fpga/ai1/02.adder01/02.adder01.srcs/sources_1/new/half_adder.v,1770705712,verilog,,D:/project/fpga/ai1/02.adder01/02.adder01.srcs/sim_1/new/tb_full_adder.v,,half_adder,,,,,,,,
