INFO: [VRFC 10-163] Analyzing VHDL file "U:/CS2022/CS2022/assignment1Fresh/assignment1Fresh.srcs/sim_1/new/regfile_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity regfile_tb
