
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP1-Lite <build 132640>)
| Date         : Sun Oct 27 00:49:23 2024
| Design       : hsst_test_dut_top
| Device       : PGL50H
| Speed Grade  : -6
| Package      : FBG484
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                    
***************************************************************************************************************************************************
                                                                                Clock   Non-clock                                                  
 Clock                         Period       Waveform       Type                 Loads       Loads  Sources                                         
---------------------------------------------------------------------------------------------------------------------------------------------------
 hsst_test_dut_top|i_free_clk  1000.000     {0 500}        Declared               278           0  {i_free_clk}                                    
 DebugCore_JCLK                50.000       {0 25}         Declared               648           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER} 
 DebugCore_CAPTURE             100.000      {25 75}        Declared                11           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR}    
===================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               hsst_test_dut_top|i_free_clk              
 DebugCoreClockGroup           asynchronous               DebugCore_JCLK  DebugCore_CAPTURE         
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 hsst_test_dut_top|i_free_clk
                              1.000 MHz     171.057 MHz       1000.000          5.846        994.154
 DebugCore_JCLK              20.000 MHz      79.745 MHz         50.000         12.540         37.460
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hsst_test_dut_top|i_free_clk
                        hsst_test_dut_top|i_free_clk
                                                   994.154       0.000              0           1100
 DebugCore_JCLK         DebugCore_JCLK              23.467       0.000              0           2669
 DebugCore_CAPTURE      DebugCore_JCLK              21.724       0.000              0            120
 DebugCore_JCLK         DebugCore_CAPTURE           45.974       0.000              0             16
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hsst_test_dut_top|i_free_clk
                        hsst_test_dut_top|i_free_clk
                                                     0.318       0.000              0           1100
 DebugCore_JCLK         DebugCore_JCLK               0.313       0.000              0           2669
 DebugCore_CAPTURE      DebugCore_JCLK              23.255       0.000              0            120
 DebugCore_JCLK         DebugCore_CAPTURE            1.757       0.000              0             16
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hsst_test_dut_top|i_free_clk
                        hsst_test_dut_top|i_free_clk
                                                   997.358       0.000              0            276
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hsst_test_dut_top|i_free_clk
                        hsst_test_dut_top|i_free_clk
                                                     0.483       0.000              0            276
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hsst_test_dut_top|i_free_clk                      499.380       0.000              0            278
 DebugCore_JCLK                                     24.102       0.000              0            648
 DebugCore_CAPTURE                                  49.380       0.000              0             11
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hsst_test_dut_top|i_free_clk
                        hsst_test_dut_top|i_free_clk
                                                   995.829       0.000              0           1100
 DebugCore_JCLK         DebugCore_JCLK              23.897       0.000              0           2669
 DebugCore_CAPTURE      DebugCore_JCLK              22.562       0.000              0            120
 DebugCore_JCLK         DebugCore_CAPTURE           47.326       0.000              0             16
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hsst_test_dut_top|i_free_clk
                        hsst_test_dut_top|i_free_clk
                                                     0.255       0.000              0           1100
 DebugCore_JCLK         DebugCore_JCLK               0.252       0.000              0           2669
 DebugCore_CAPTURE      DebugCore_JCLK              24.168       0.000              0            120
 DebugCore_JCLK         DebugCore_CAPTURE            1.266       0.000              0             16
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hsst_test_dut_top|i_free_clk
                        hsst_test_dut_top|i_free_clk
                                                   998.105       0.000              0            276
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hsst_test_dut_top|i_free_clk
                        hsst_test_dut_top|i_free_clk
                                                     0.381       0.000              0            276
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hsst_test_dut_top|i_free_clk                      499.504       0.000              0            278
 DebugCore_JCLK                                     24.282       0.000              0            648
 DebugCore_CAPTURE                                  49.504       0.000              0             11
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/CLK
Endpoint    : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[12]/opit_0_L5Q_perm/CE
Path Group  : hsst_test_dut_top|i_free_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.216
  Launch Clock Delay      :  5.550
  Clock Pessimism Removal :  0.305

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       3.842 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.708       5.550         ntclkbufg_2      
 CLMA_110_320/CLK                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/CLK

 CLMA_110_320/Q2                   tco                   0.290       5.840 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.442       6.282         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr [3]
 CLMS_102_325/Y2                   td                    0.487       6.769 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_9/gateop_perm/Z
                                   net (fanout=1)        0.526       7.295         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N2603
 CLMA_110_332/Y3                   td                    0.459       7.754 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_10/gateop_perm/Z
                                   net (fanout=2)        0.442       8.196         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N1998
 CLMS_102_333/Y1                   td                    0.304       8.500 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_20/gateop_perm/Z
                                   net (fanout=1)        0.250       8.750         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N2611
 CLMS_102_333/Y0                   td                    0.210       8.960 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_21/gateop_perm/Z
                                   net (fanout=7)        0.315       9.275         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73
 CLMA_102_324/Y0                   td                    0.320       9.595 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102/gateop_perm/Z
                                   net (fanout=4)        0.441      10.036         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102
 CLMA_110_320/CECO                 td                    0.184      10.220 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.220         ntR456           
 CLMA_110_324/CECO                 td                    0.184      10.404 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[8]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.404         ntR455           
 CLMA_110_328/CECO                 td                    0.184      10.588 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[11]/opit_0_A2Q0/CEOUT
                                   net (fanout=2)        0.000      10.588         ntR454           
 CLMA_110_332/CECI                                                         r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[12]/opit_0_L5Q_perm/CE

 Data arrival time                                                  10.588         Logic Levels: 8  
                                                                                   Logic: 2.622ns(52.044%), Route: 2.416ns(47.956%)
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074    1000.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    1.047    1001.121 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.121         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048    1001.169 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395    1003.564         _N2              
 USCM_84_109/CLK_USCM              td                    0.000    1003.564 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.652    1005.216         ntclkbufg_2      
 CLMA_110_332/CLK                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[12]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.305    1005.521                          
 clock uncertainty                                      -0.050    1005.471                          

 Setup time                                             -0.729    1004.742                          

 Data required time                                               1004.742                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.742                          
 Data arrival time                                                  10.588                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.154                          
====================================================================================================

====================================================================================================

Startpoint  : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/CLK
Endpoint    : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[13]/opit_0_AQ/CE
Path Group  : hsst_test_dut_top|i_free_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.216
  Launch Clock Delay      :  5.550
  Clock Pessimism Removal :  0.305

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       3.842 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.708       5.550         ntclkbufg_2      
 CLMA_110_320/CLK                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/CLK

 CLMA_110_320/Q2                   tco                   0.290       5.840 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.442       6.282         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr [3]
 CLMS_102_325/Y2                   td                    0.487       6.769 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_9/gateop_perm/Z
                                   net (fanout=1)        0.526       7.295         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N2603
 CLMA_110_332/Y3                   td                    0.459       7.754 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_10/gateop_perm/Z
                                   net (fanout=2)        0.442       8.196         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N1998
 CLMS_102_333/Y1                   td                    0.304       8.500 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_20/gateop_perm/Z
                                   net (fanout=1)        0.250       8.750         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N2611
 CLMS_102_333/Y0                   td                    0.210       8.960 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_21/gateop_perm/Z
                                   net (fanout=7)        0.315       9.275         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73
 CLMA_102_324/Y0                   td                    0.320       9.595 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102/gateop_perm/Z
                                   net (fanout=4)        0.441      10.036         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102
 CLMA_110_320/CECO                 td                    0.184      10.220 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.220         ntR456           
 CLMA_110_324/CECO                 td                    0.184      10.404 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[8]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.404         ntR455           
 CLMA_110_328/CECO                 td                    0.184      10.588 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[11]/opit_0_A2Q0/CEOUT
                                   net (fanout=2)        0.000      10.588         ntR454           
 CLMA_110_332/CECI                                                         r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[13]/opit_0_AQ/CE

 Data arrival time                                                  10.588         Logic Levels: 8  
                                                                                   Logic: 2.622ns(52.044%), Route: 2.416ns(47.956%)
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074    1000.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    1.047    1001.121 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.121         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048    1001.169 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395    1003.564         _N2              
 USCM_84_109/CLK_USCM              td                    0.000    1003.564 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.652    1005.216         ntclkbufg_2      
 CLMA_110_332/CLK                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[13]/opit_0_AQ/CLK
 clock pessimism                                         0.305    1005.521                          
 clock uncertainty                                      -0.050    1005.471                          

 Setup time                                             -0.729    1004.742                          

 Data required time                                               1004.742                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.742                          
 Data arrival time                                                  10.588                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.154                          
====================================================================================================

====================================================================================================

Startpoint  : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/CLK
Endpoint    : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[10]/opit_0_A2Q21/CE
Path Group  : hsst_test_dut_top|i_free_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.216
  Launch Clock Delay      :  5.550
  Clock Pessimism Removal :  0.305

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       3.842 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.708       5.550         ntclkbufg_2      
 CLMA_110_320/CLK                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/CLK

 CLMA_110_320/Q2                   tco                   0.290       5.840 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.442       6.282         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr [3]
 CLMS_102_325/Y2                   td                    0.487       6.769 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_9/gateop_perm/Z
                                   net (fanout=1)        0.526       7.295         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N2603
 CLMA_110_332/Y3                   td                    0.459       7.754 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_10/gateop_perm/Z
                                   net (fanout=2)        0.442       8.196         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N1998
 CLMS_102_333/Y1                   td                    0.304       8.500 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_20/gateop_perm/Z
                                   net (fanout=1)        0.250       8.750         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N2611
 CLMS_102_333/Y0                   td                    0.210       8.960 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_21/gateop_perm/Z
                                   net (fanout=7)        0.315       9.275         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73
 CLMA_102_324/Y0                   td                    0.320       9.595 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102/gateop_perm/Z
                                   net (fanout=4)        0.441      10.036         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102
 CLMA_110_320/CECO                 td                    0.184      10.220 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.220         ntR456           
 CLMA_110_324/CECO                 td                    0.184      10.404 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[8]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.404         ntR455           
 CLMA_110_328/CECI                                                         r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[10]/opit_0_A2Q21/CE

 Data arrival time                                                  10.404         Logic Levels: 7  
                                                                                   Logic: 2.438ns(50.227%), Route: 2.416ns(49.773%)
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074    1000.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    1.047    1001.121 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.121         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048    1001.169 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395    1003.564         _N2              
 USCM_84_109/CLK_USCM              td                    0.000    1003.564 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.652    1005.216         ntclkbufg_2      
 CLMA_110_328/CLK                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[10]/opit_0_A2Q21/CLK
 clock pessimism                                         0.305    1005.521                          
 clock uncertainty                                      -0.050    1005.471                          

 Setup time                                             -0.729    1004.742                          

 Data required time                                               1004.742                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.742                          
 Data arrival time                                                  10.404                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.338                          
====================================================================================================

====================================================================================================

Startpoint  : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_reg[1]/opit_0_L5Q_perm/CLK
Endpoint    : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/lane_sync_en/opit_0_L5Q_perm/L4
Path Group  : hsst_test_dut_top|i_free_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.550
  Launch Clock Delay      :  5.216
  Clock Pessimism Removal :  -0.305

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048       1.169 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       3.564 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.652       5.216         ntclkbufg_2      
 CLMA_170_328/CLK                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_reg[1]/opit_0_L5Q_perm/CLK

 CLMA_170_328/Q3                   tco                   0.221       5.437 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_reg[1]/opit_0_L5Q_perm/Q
                                   net (fanout=9)        0.092       5.529         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_reg_alias [1]
 CLMS_170_329/D4                                                           f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/lane_sync_en/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.529         Logic Levels: 0  
                                                                                   Logic: 0.221ns(70.607%), Route: 0.092ns(29.393%)
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       3.842 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.708       5.550         ntclkbufg_2      
 CLMS_170_329/CLK                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/lane_sync_en/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.305       5.245                          
 clock uncertainty                                       0.000       5.245                          

 Hold time                                              -0.034       5.211                          

 Data required time                                                  5.211                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.211                          
 Data arrival time                                                   5.529                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.318                          
====================================================================================================

====================================================================================================

Startpoint  : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0[0]/opit_0_L5Q_perm/CLK
Endpoint    : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0[0]/opit_0_L5Q_perm/L4
Path Group  : hsst_test_dut_top|i_free_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.550
  Launch Clock Delay      :  5.216
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048       1.169 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       3.564 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.652       5.216         ntclkbufg_2      
 CLMA_182_328/CLK                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0[0]/opit_0_L5Q_perm/CLK

 CLMA_182_328/Q3                   tco                   0.221       5.437 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0[0]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.087       5.524         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0 [0]
 CLMA_182_328/D4                                                           f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.524         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.753%), Route: 0.087ns(28.247%)
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       3.842 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.708       5.550         ntclkbufg_2      
 CLMA_182_328/CLK                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.334       5.216                          
 clock uncertainty                                       0.000       5.216                          

 Hold time                                              -0.034       5.182                          

 Data required time                                                  5.182                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.182                          
 Data arrival time                                                   5.524                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr0[0]/opit_0_L5Q_perm/CLK
Endpoint    : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr0[0]/opit_0_L5Q_perm/L4
Path Group  : hsst_test_dut_top|i_free_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.550
  Launch Clock Delay      :  5.216
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048       1.169 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       3.564 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.652       5.216         ntclkbufg_2      
 CLMA_138_329/CLK                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr0[0]/opit_0_L5Q_perm/CLK

 CLMA_138_329/Q3                   tco                   0.221       5.437 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr0[0]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.087       5.524         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr0 [0]
 CLMA_138_329/D4                                                           f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr0[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.524         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.753%), Route: 0.087ns(28.247%)
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       3.842 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.708       5.550         ntclkbufg_2      
 CLMA_138_329/CLK                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr0[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.334       5.216                          
 clock uncertainty                                       0.000       5.216                          

 Hold time                                              -0.034       5.182                          

 Data required time                                                  5.182                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.182                          
 Data arrival time                                                   5.524                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.012
  Launch Clock Delay      :  5.326
  Clock Pessimism Removal :  0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       3.741 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=648)      1.585       5.326         ntclkbufg_1      
 CLMA_186_164/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_186_164/Q0                   tco                   0.287       5.613 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.961       6.574         u_CORES/u_jtag_hub/data_ctrl
 CLMA_174_204/A1                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.574         Logic Levels: 0  
                                                                                   Logic: 0.287ns(22.997%), Route: 0.961ns(77.003%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.460      28.460         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      28.460 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=648)      1.552      30.012         ntclkbufg_1      
 CLMA_174_204/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.301      30.313                          
 clock uncertainty                                      -0.050      30.263                          

 Setup time                                             -0.222      30.041                          

 Data required time                                                 30.041                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.041                          
 Data arrival time                                                   6.574                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.467                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.012
  Launch Clock Delay      :  5.326
  Clock Pessimism Removal :  0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       3.741 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=648)      1.585       5.326         ntclkbufg_1      
 CLMA_186_164/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_186_164/Q0                   tco                   0.287       5.613 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.982       6.595         u_CORES/u_jtag_hub/data_ctrl
 CLMS_166_205/B0                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   6.595         Logic Levels: 0  
                                                                                   Logic: 0.287ns(22.616%), Route: 0.982ns(77.384%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.460      28.460         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      28.460 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=648)      1.552      30.012         ntclkbufg_1      
 CLMS_166_205/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.301      30.313                          
 clock uncertainty                                      -0.050      30.263                          

 Setup time                                             -0.168      30.095                          

 Data required time                                                 30.095                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.095                          
 Data arrival time                                                   6.595                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.500                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.012
  Launch Clock Delay      :  5.326
  Clock Pessimism Removal :  0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       3.741 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=648)      1.585       5.326         ntclkbufg_1      
 CLMA_186_164/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_186_164/Q0                   tco                   0.289       5.615 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.973       6.588         u_CORES/u_jtag_hub/data_ctrl
 CLMS_166_205/A4                                                           r       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.588         Logic Levels: 0  
                                                                                   Logic: 0.289ns(22.900%), Route: 0.973ns(77.100%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.460      28.460         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      28.460 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=648)      1.552      30.012         ntclkbufg_1      
 CLMS_166_205/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.301      30.313                          
 clock uncertainty                                      -0.050      30.263                          

 Setup time                                             -0.082      30.181                          

 Data required time                                                 30.181                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.181                          
 Data arrival time                                                   6.588                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.593                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[50]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[49]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.449
  Launch Clock Delay      :  4.954
  Clock Pessimism Removal :  -0.466

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.302       3.302         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       3.302 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=648)      1.652       4.954         ntclkbufg_1      
 CLMS_114_293/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[50]/opit_0_inv_L5Q_perm/CLK

 CLMS_114_293/Q0                   tco                   0.222       5.176 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[50]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.085       5.261         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [50]
 CLMA_114_292/B4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[49]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.261         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       3.741 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=648)      1.708       5.449         ntclkbufg_1      
 CLMA_114_292/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[49]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.466       4.983                          
 clock uncertainty                                       0.000       4.983                          

 Hold time                                              -0.035       4.948                          

 Data required time                                                  4.948                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.948                          
 Data arrival time                                                   5.261                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.313                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[75]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[74]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.449
  Launch Clock Delay      :  4.954
  Clock Pessimism Removal :  -0.466

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.302       3.302         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       3.302 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=648)      1.652       4.954         ntclkbufg_1      
 CLMA_110_260/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[75]/opit_0_inv_L5Q_perm/CLK

 CLMA_110_260/Q0                   tco                   0.222       5.176 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[75]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       5.262         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [75]
 CLMA_110_261/B4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[74]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.262         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       3.741 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=648)      1.708       5.449         ntclkbufg_1      
 CLMA_110_261/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[74]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.466       4.983                          
 clock uncertainty                                       0.000       4.983                          

 Hold time                                              -0.035       4.948                          

 Data required time                                                  4.948                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.948                          
 Data arrival time                                                   5.262                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[393]/opit_0_inv_L5Q/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[392]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.449
  Launch Clock Delay      :  4.954
  Clock Pessimism Removal :  -0.466

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.302       3.302         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       3.302 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=648)      1.652       4.954         ntclkbufg_1      
 CLMA_170_280/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[393]/opit_0_inv_L5Q/CLK

 CLMA_170_280/Q0                   tco                   0.222       5.176 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[393]/opit_0_inv_L5Q/Q
                                   net (fanout=3)        0.086       5.262         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [393]
 CLMS_170_281/B4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[392]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.262         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       3.741 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=648)      1.708       5.449         ntclkbufg_1      
 CLMS_170_281/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[392]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.466       4.983                          
 clock uncertainty                                       0.000       4.983                          

 Hold time                                              -0.035       4.948                          

 Data required time                                                  4.948                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.948                          
 Data arrival time                                                   5.262                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.141  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.833
  Launch Clock Delay      :  3.692
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.692      28.692         u_CORES/capt_o   
 CLMS_170_225/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMS_170_225/Q0                   tco                   0.289      28.981 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=9)        0.749      29.730         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_166_212/Y3                   td                    0.210      29.940 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=8)        0.422      30.362         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_166_208/Y1                   td                    0.212      30.574 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N626/gateop_perm/Z
                                   net (fanout=13)       0.615      31.189         u_CORES/u_debug_core_0/u_rd_addr_gen/N626
 CLMA_166_220/Y2                   td                    0.210      31.399 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N629/gateop_perm/Z
                                   net (fanout=2)        0.403      31.802         u_CORES/u_debug_core_0/u_rd_addr_gen/N629
 CLMS_162_217/Y2                   td                    0.210      32.012 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N612_5/gateop_perm/Z
                                   net (fanout=1)        0.119      32.131         u_CORES/u_debug_core_0/u_rd_addr_gen/_N738
 CLMS_162_217/Y1                   td                    0.304      32.435 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N612_14_3/gateop_perm/Z
                                   net (fanout=8)        0.412      32.847         u_CORES/u_debug_core_0/u_rd_addr_gen/_N742
 CLMS_162_213/D1                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  32.847         Logic Levels: 5  
                                                                                   Logic: 1.435ns(34.537%), Route: 2.720ns(65.463%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.302      53.302         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      53.302 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=648)      1.531      54.833         ntclkbufg_1      
 CLMS_162_213/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      54.833                          
 clock uncertainty                                      -0.050      54.783                          

 Setup time                                             -0.212      54.571                          

 Data required time                                                 54.571                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.571                          
 Data arrival time                                                  32.847                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.724                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[1]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.141  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.833
  Launch Clock Delay      :  3.692
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.692      28.692         u_CORES/capt_o   
 CLMS_170_225/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMS_170_225/Q0                   tco                   0.289      28.981 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=9)        0.749      29.730         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_166_212/Y3                   td                    0.210      29.940 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=8)        0.422      30.362         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_166_208/Y1                   td                    0.212      30.574 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N626/gateop_perm/Z
                                   net (fanout=13)       0.615      31.189         u_CORES/u_debug_core_0/u_rd_addr_gen/N626
 CLMA_166_220/Y2                   td                    0.210      31.399 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N629/gateop_perm/Z
                                   net (fanout=2)        0.403      31.802         u_CORES/u_debug_core_0/u_rd_addr_gen/N629
 CLMS_162_217/Y2                   td                    0.210      32.012 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N612_5/gateop_perm/Z
                                   net (fanout=1)        0.119      32.131         u_CORES/u_debug_core_0/u_rd_addr_gen/_N738
 CLMS_162_217/Y1                   td                    0.304      32.435 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N612_14_3/gateop_perm/Z
                                   net (fanout=8)        0.405      32.840         u_CORES/u_debug_core_0/u_rd_addr_gen/_N742
 CLMA_166_216/D0                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[1]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  32.840         Logic Levels: 5  
                                                                                   Logic: 1.435ns(34.595%), Route: 2.713ns(65.405%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.302      53.302         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      53.302 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=648)      1.531      54.833         ntclkbufg_1      
 CLMA_166_216/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      54.833                          
 clock uncertainty                                      -0.050      54.783                          

 Setup time                                             -0.197      54.586                          

 Data required time                                                 54.586                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.586                          
 Data arrival time                                                  32.840                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.746                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.141  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.833
  Launch Clock Delay      :  3.692
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.692      28.692         u_CORES/capt_o   
 CLMS_170_225/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMS_170_225/Q0                   tco                   0.289      28.981 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=9)        0.749      29.730         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_166_212/Y3                   td                    0.210      29.940 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=8)        0.422      30.362         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_166_208/Y1                   td                    0.212      30.574 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N626/gateop_perm/Z
                                   net (fanout=13)       0.615      31.189         u_CORES/u_debug_core_0/u_rd_addr_gen/N626
 CLMA_166_220/Y2                   td                    0.210      31.399 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N629/gateop_perm/Z
                                   net (fanout=2)        0.403      31.802         u_CORES/u_debug_core_0/u_rd_addr_gen/N629
 CLMS_162_217/Y2                   td                    0.210      32.012 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N612_5/gateop_perm/Z
                                   net (fanout=1)        0.119      32.131         u_CORES/u_debug_core_0/u_rd_addr_gen/_N738
 CLMS_162_217/Y1                   td                    0.304      32.435 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N612_14_3/gateop_perm/Z
                                   net (fanout=8)        0.407      32.842         u_CORES/u_debug_core_0/u_rd_addr_gen/_N742
 CLMS_162_213/A4                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  32.842         Logic Levels: 5  
                                                                                   Logic: 1.435ns(34.578%), Route: 2.715ns(65.422%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.302      53.302         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      53.302 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=648)      1.531      54.833         ntclkbufg_1      
 CLMS_162_213/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      54.833                          
 clock uncertainty                                      -0.050      54.783                          

 Setup time                                             -0.121      54.662                          

 Data required time                                                 54.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.662                          
 Data arrival time                                                  32.842                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.820                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.197  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.326
  Launch Clock Delay      :  3.129
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.129      28.129         u_CORES/capt_o   
 CLMA_166_212/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMA_166_212/Q2                   tco                   0.224      28.353 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=9)        0.331      28.684         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMS_170_213/AD                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D

 Data arrival time                                                  28.684         Logic Levels: 0  
                                                                                   Logic: 0.224ns(40.360%), Route: 0.331ns(59.640%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       3.741 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=648)      1.585       5.326         ntclkbufg_1      
 CLMS_170_213/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/CLK
 clock pessimism                                         0.000       5.326                          
 clock uncertainty                                       0.050       5.376                          

 Hold time                                               0.053       5.429                          

 Data required time                                                  5.429                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.429                          
 Data arrival time                                                  28.684                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.255                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.197  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.326
  Launch Clock Delay      :  3.129
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.129      28.129         u_CORES/capt_o   
 CLMA_166_212/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_166_212/Q0                   tco                   0.226      28.355 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=9)        0.350      28.705         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMA_166_220/M2                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/D

 Data arrival time                                                  28.705         Logic Levels: 0  
                                                                                   Logic: 0.226ns(39.236%), Route: 0.350ns(60.764%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       3.741 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=648)      1.585       5.326         ntclkbufg_1      
 CLMA_166_220/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/CLK
 clock pessimism                                         0.000       5.326                          
 clock uncertainty                                       0.050       5.376                          

 Hold time                                              -0.014       5.362                          

 Data required time                                                  5.362                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.362                          
 Data arrival time                                                  28.705                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.197  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.326
  Launch Clock Delay      :  3.129
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.129      28.129         u_CORES/capt_o   
 CLMA_166_212/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_166_212/Q0                   tco                   0.222      28.351 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=9)        0.337      28.688         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMA_170_216/B1                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  28.688         Logic Levels: 0  
                                                                                   Logic: 0.222ns(39.714%), Route: 0.337ns(60.286%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       3.741 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=648)      1.585       5.326         ntclkbufg_1      
 CLMA_170_216/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       5.326                          
 clock uncertainty                                       0.050       5.376                          

 Hold time                                              -0.106       5.270                          

 Data required time                                                  5.270                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.270                          
 Data arrival time                                                  28.688                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.418                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.289  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.150
  Launch Clock Delay      :  5.439
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.829      78.829         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      78.829 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=648)      1.610      80.439         ntclkbufg_1      
 CLMA_174_204/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_174_204/Q0                   tco                   0.287      80.726 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.783      81.509         u_CORES/conf_sel [0]
 CLMS_170_225/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  81.509         Logic Levels: 0  
                                                                                   Logic: 0.287ns(26.822%), Route: 0.783ns(73.178%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.150     128.150         u_CORES/capt_o   
 CLMS_170_225/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.150                          
 clock uncertainty                                      -0.050     128.100                          

 Setup time                                             -0.617     127.483                          

 Data required time                                                127.483                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.483                          
 Data arrival time                                                  81.509                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.974                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.289  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.150
  Launch Clock Delay      :  5.439
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.829      78.829         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      78.829 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=648)      1.610      80.439         ntclkbufg_1      
 CLMA_174_204/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_174_204/Q0                   tco                   0.287      80.726 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.783      81.509         u_CORES/conf_sel [0]
 CLMS_170_225/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CE

 Data arrival time                                                  81.509         Logic Levels: 0  
                                                                                   Logic: 0.287ns(26.822%), Route: 0.783ns(73.178%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.150     128.150         u_CORES/capt_o   
 CLMS_170_225/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.150                          
 clock uncertainty                                      -0.050     128.100                          

 Setup time                                             -0.617     127.483                          

 Data required time                                                127.483                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.483                          
 Data arrival time                                                  81.509                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.974                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.310  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.129
  Launch Clock Delay      :  5.439
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.829      78.829         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      78.829 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=648)      1.610      80.439         ntclkbufg_1      
 CLMA_174_204/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_174_204/Q0                   tco                   0.287      80.726 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.585      81.311         u_CORES/conf_sel [0]
 CLMA_166_212/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  81.311         Logic Levels: 0  
                                                                                   Logic: 0.287ns(32.913%), Route: 0.585ns(67.087%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.129     128.129         u_CORES/capt_o   
 CLMA_166_212/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.129                          
 clock uncertainty                                      -0.050     128.079                          

 Setup time                                             -0.617     127.462                          

 Data required time                                                127.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.462                          
 Data arrival time                                                  81.311                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.151                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.211  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.801
  Launch Clock Delay      :  5.012
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.460     128.460         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000     128.460 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=648)      1.552     130.012         ntclkbufg_1      
 CLMA_174_204/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_174_204/Q3                   tco                   0.250     130.262 r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.332     130.594         u_CORES/id_o [0] 
 CLMA_170_212/M1                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/D

 Data arrival time                                                 130.594         Logic Levels: 0  
                                                                                   Logic: 0.250ns(42.955%), Route: 0.332ns(57.045%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.801     128.801         u_CORES/capt_o   
 CLMA_170_212/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.801                          
 clock uncertainty                                       0.050     128.851                          

 Hold time                                              -0.014     128.837                          

 Data required time                                                128.837                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.837                          
 Data arrival time                                                 130.594                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.757                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.211  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.801
  Launch Clock Delay      :  5.012
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.460     128.460         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000     128.460 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=648)      1.552     130.012         ntclkbufg_1      
 CLMS_166_205/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_166_205/Q0                   tco                   0.249     130.261 r       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.334     130.595         u_CORES/id_o [1] 
 CLMA_170_212/M2                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/D

 Data arrival time                                                 130.595         Logic Levels: 0  
                                                                                   Logic: 0.249ns(42.710%), Route: 0.334ns(57.290%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.801     128.801         u_CORES/capt_o   
 CLMA_170_212/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.801                          
 clock uncertainty                                       0.050     128.851                          

 Hold time                                              -0.014     128.837                          

 Data required time                                                128.837                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.837                          
 Data arrival time                                                 130.595                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.758                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.211  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.801
  Launch Clock Delay      :  5.012
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.460     128.460         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000     128.460 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=648)      1.552     130.012         ntclkbufg_1      
 CLMA_174_204/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_174_204/Q1                   tco                   0.224     130.236 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.444     130.680         u_CORES/id_o [4] 
 CLMA_170_212/CD                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D

 Data arrival time                                                 130.680         Logic Levels: 0  
                                                                                   Logic: 0.224ns(33.533%), Route: 0.444ns(66.467%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.801     128.801         u_CORES/capt_o   
 CLMA_170_212/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.801                          
 clock uncertainty                                       0.050     128.851                          

 Hold time                                               0.053     128.904                          

 Data required time                                                128.904                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.904                          
 Data arrival time                                                 130.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.776                          
====================================================================================================

====================================================================================================

Startpoint  : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/CLK
Endpoint    : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/P_PLLPOWERDOWN/opit_0_L5Q_perm/RS
Path Group  : hsst_test_dut_top|i_free_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.216
  Launch Clock Delay      :  5.550
  Clock Pessimism Removal :  0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       3.842 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.708       5.550         ntclkbufg_2      
 CLMA_114_316/CLK                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/CLK

 CLMA_114_316/Q0                   tco                   0.289       5.839 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/Q
                                   net (fanout=25)       0.644       6.483         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/s_pll_rstn_0
 CLMS_102_325/Y3                   td                    0.468       6.951 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0/gateop_perm/Z
                                   net (fanout=9)        0.538       7.489         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0
 CLMA_110_329/RS                                                           f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/P_PLLPOWERDOWN/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.489         Logic Levels: 1  
                                                                                   Logic: 0.757ns(39.041%), Route: 1.182ns(60.959%)
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074    1000.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    1.047    1001.121 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.121         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048    1001.169 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395    1003.564         _N2              
 USCM_84_109/CLK_USCM              td                    0.000    1003.564 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.652    1005.216         ntclkbufg_2      
 CLMA_110_329/CLK                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/P_PLLPOWERDOWN/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.298    1005.514                          
 clock uncertainty                                      -0.050    1005.464                          

 Recovery time                                          -0.617    1004.847                          

 Data required time                                               1004.847                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.847                          
 Data arrival time                                                   7.489                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.358                          
====================================================================================================

====================================================================================================

Startpoint  : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/CLK
Endpoint    : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/P_PLL_RST/opit_0_L5Q_perm/RS
Path Group  : hsst_test_dut_top|i_free_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.216
  Launch Clock Delay      :  5.550
  Clock Pessimism Removal :  0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       3.842 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.708       5.550         ntclkbufg_2      
 CLMA_114_316/CLK                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/CLK

 CLMA_114_316/Q0                   tco                   0.289       5.839 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/Q
                                   net (fanout=25)       0.644       6.483         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/s_pll_rstn_0
 CLMS_102_325/Y3                   td                    0.468       6.951 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0/gateop_perm/Z
                                   net (fanout=9)        0.538       7.489         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0
 CLMA_110_329/RS                                                           f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/P_PLL_RST/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.489         Logic Levels: 1  
                                                                                   Logic: 0.757ns(39.041%), Route: 1.182ns(60.959%)
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074    1000.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    1.047    1001.121 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.121         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048    1001.169 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395    1003.564         _N2              
 USCM_84_109/CLK_USCM              td                    0.000    1003.564 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.652    1005.216         ntclkbufg_2      
 CLMA_110_329/CLK                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/P_PLL_RST/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.298    1005.514                          
 clock uncertainty                                      -0.050    1005.464                          

 Recovery time                                          -0.617    1004.847                          

 Data required time                                               1004.847                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.847                          
 Data arrival time                                                   7.489                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.358                          
====================================================================================================

====================================================================================================

Startpoint  : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/CLK
Endpoint    : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/pll_fsm_reg[1]/opit_0_L5Q_perm/RS
Path Group  : hsst_test_dut_top|i_free_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.216
  Launch Clock Delay      :  5.550
  Clock Pessimism Removal :  0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       3.842 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.708       5.550         ntclkbufg_2      
 CLMA_114_316/CLK                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/CLK

 CLMA_114_316/Q0                   tco                   0.289       5.839 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/Q
                                   net (fanout=25)       0.644       6.483         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/s_pll_rstn_0
 CLMS_102_325/Y3                   td                    0.468       6.951 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0/gateop_perm/Z
                                   net (fanout=9)        0.538       7.489         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0
 CLMA_110_329/RS                                                           f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/pll_fsm_reg[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.489         Logic Levels: 1  
                                                                                   Logic: 0.757ns(39.041%), Route: 1.182ns(60.959%)
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074    1000.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    1.047    1001.121 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.121         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048    1001.169 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395    1003.564         _N2              
 USCM_84_109/CLK_USCM              td                    0.000    1003.564 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.652    1005.216         ntclkbufg_2      
 CLMA_110_329/CLK                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/pll_fsm_reg[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.298    1005.514                          
 clock uncertainty                                      -0.050    1005.464                          

 Recovery time                                          -0.617    1004.847                          

 Data required time                                               1004.847                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.847                          
 Data arrival time                                                   7.489                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.358                          
====================================================================================================

====================================================================================================

Startpoint  : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/CLK
Endpoint    : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2[6]/opit_0_inv_A2Q21/RS
Path Group  : hsst_test_dut_top|i_free_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.550
  Launch Clock Delay      :  5.216
  Clock Pessimism Removal :  -0.305

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048       1.169 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       3.564 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.652       5.216         ntclkbufg_2      
 CLMA_114_316/CLK                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/CLK

 CLMA_114_316/Q0                   tco                   0.222       5.438 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/Q
                                   net (fanout=25)       0.185       5.623         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/s_pll_rstn_0
 CLMS_114_317/RSCO                 td                    0.105       5.728 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.728         ntR73            
 CLMS_114_321/RSCI                                                         r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2[6]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   5.728         Logic Levels: 1  
                                                                                   Logic: 0.327ns(63.867%), Route: 0.185ns(36.133%)
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       3.842 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.708       5.550         ntclkbufg_2      
 CLMS_114_321/CLK                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.305       5.245                          
 clock uncertainty                                       0.000       5.245                          

 Removal time                                            0.000       5.245                          

 Data required time                                                  5.245                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.245                          
 Data arrival time                                                   5.728                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.483                          
====================================================================================================

====================================================================================================

Startpoint  : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/CLK
Endpoint    : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2[8]/opit_0_inv_A2Q21/RS
Path Group  : hsst_test_dut_top|i_free_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.550
  Launch Clock Delay      :  5.216
  Clock Pessimism Removal :  -0.305

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048       1.169 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       3.564 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.652       5.216         ntclkbufg_2      
 CLMA_114_316/CLK                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/CLK

 CLMA_114_316/Q0                   tco                   0.222       5.438 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/Q
                                   net (fanout=25)       0.185       5.623         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/s_pll_rstn_0
 CLMS_114_317/RSCO                 td                    0.105       5.728 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.728         ntR73            
 CLMS_114_321/RSCI                                                         r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2[8]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   5.728         Logic Levels: 1  
                                                                                   Logic: 0.327ns(63.867%), Route: 0.185ns(36.133%)
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       3.842 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.708       5.550         ntclkbufg_2      
 CLMS_114_321/CLK                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2[8]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.305       5.245                          
 clock uncertainty                                       0.000       5.245                          

 Removal time                                            0.000       5.245                          

 Data required time                                                  5.245                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.245                          
 Data arrival time                                                   5.728                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.483                          
====================================================================================================

====================================================================================================

Startpoint  : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/CLK
Endpoint    : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2[0]/opit_0_inv_L5Q_perm/RS
Path Group  : hsst_test_dut_top|i_free_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.550
  Launch Clock Delay      :  5.216
  Clock Pessimism Removal :  -0.305

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048       1.169 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       3.564 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.652       5.216         ntclkbufg_2      
 CLMA_114_316/CLK                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/CLK

 CLMA_114_316/Q0                   tco                   0.222       5.438 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/Q
                                   net (fanout=25)       0.185       5.623         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/s_pll_rstn_0
 CLMS_114_317/RSCO                 td                    0.105       5.728 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.728         ntR73            
 CLMS_114_321/RSCO                 td                    0.105       5.833 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.833         ntR72            
 CLMS_114_325/RSCI                                                         r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.833         Logic Levels: 2  
                                                                                   Logic: 0.432ns(70.016%), Route: 0.185ns(29.984%)
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       3.842 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.708       5.550         ntclkbufg_2      
 CLMS_114_325/CLK                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.305       5.245                          
 clock uncertainty                                       0.000       5.245                          

 Removal time                                            0.000       5.245                          

 Data required time                                                  5.245                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.245                          
 Data arrival time                                                   5.833                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.588                          
====================================================================================================

====================================================================================================

Startpoint  : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/o_rxlane_done/opit_0_L5Q_perm/CLK
Endpoint    : o_rxlane_done_2 (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       3.842 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.708       5.550         ntclkbufg_2      
 CLMS_158_333/CLK                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/o_rxlane_done/opit_0_L5Q_perm/CLK

 CLMS_158_333/Q0                   tco                   0.287       5.837 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/o_rxlane_done/opit_0_L5Q_perm/Q
                                   net (fanout=1)        2.158       7.995         nt_o_rxlane_done_2
 IOL_327_297/DO                    td                    0.139       8.134 f       o_rxlane_done_2_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.134         o_rxlane_done_2_obuf/ntO
 IOBS_LR_328_296/PAD               td                    3.962      12.096 f       o_rxlane_done_2_obuf/opit_0/O
                                   net (fanout=1)        0.076      12.172         o_rxlane_done_2  
 J17                                                                       f       o_rxlane_done_2 (port)

 Data arrival time                                                  12.172         Logic Levels: 2  
                                                                                   Logic: 4.388ns(66.264%), Route: 2.234ns(33.736%)
====================================================================================================

====================================================================================================

Startpoint  : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : o_pll_done_0 (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       3.842 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.708       5.550         ntclkbufg_2      
 CLMA_110_333/CLK                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_inv_L5Q_perm/CLK

 CLMA_110_333/Q0                   tco                   0.287       5.837 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=12)       2.229       8.066         nt_o_pll_done_0  
 IOL_227_373/DO                    td                    0.139       8.205 f       o_pll_done_0_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.205         o_pll_done_0_obuf/ntO
 IOBS_TB_225_376/PAD               td                    3.853      12.058 f       o_pll_done_0_obuf/opit_0/O
                                   net (fanout=1)        0.095      12.153         o_pll_done_0     
 G11                                                                       f       o_pll_done_0 (port)

 Data arrival time                                                  12.153         Logic Levels: 2  
                                                                                   Logic: 4.279ns(64.804%), Route: 2.324ns(35.196%)
====================================================================================================

====================================================================================================

Startpoint  : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/o_rxlane_done/opit_0_L5Q_perm/CLK
Endpoint    : o_rxlane_done_3 (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       3.842 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.708       5.550         ntclkbufg_2      
 CLMA_138_324/CLK                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/o_rxlane_done/opit_0_L5Q_perm/CLK

 CLMA_138_324/Q0                   tco                   0.287       5.837 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/o_rxlane_done/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.985       7.822         nt_o_rxlane_done_3
 IOL_7_293/DO                      td                    0.139       7.961 f       o_rxlane_done_3_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.961         o_rxlane_done_3_obuf/ntO
 IOBS_LR_0_292/PAD                 td                    3.962      11.923 f       o_rxlane_done_3_obuf/opit_0/O
                                   net (fanout=1)        0.095      12.018         o_rxlane_done_3  
 D2                                                                        f       o_rxlane_done_3 (port)

 Data arrival time                                                  12.018         Logic Levels: 2  
                                                                                   Logic: 4.388ns(67.842%), Route: 2.080ns(32.158%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/wtchdg_st[0]/opit_0_inv_L5Q_perm/L3
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K18                                                     0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.056       0.056         rst_n            
 IOBS_LR_328_256/DIN               td                    1.047       1.103 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.103         rst_n_ibuf/ntD   
 IOL_327_257/RX_DATA_DD            td                    0.082       1.185 r       rst_n_ibuf/opit_1/OUT
                                   net (fanout=55)       2.525       3.710         nt_rst_n         
 CLMA_110_316/A3                                                           r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/wtchdg_st[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   3.710         Logic Levels: 2  
                                                                                   Logic: 1.129ns(30.431%), Route: 2.581ns(69.569%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_1[0]/opit_0_inv_L5Q_perm/L2
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K18                                                     0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.056       0.056         rst_n            
 IOBS_LR_328_256/DIN               td                    1.047       1.103 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.103         rst_n_ibuf/ntD   
 IOL_327_257/RX_DATA_DD            td                    0.082       1.185 r       rst_n_ibuf/opit_1/OUT
                                   net (fanout=55)       2.541       3.726         nt_rst_n         
 CLMA_118_320/B2                                                           r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_1[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   3.726         Logic Levels: 2  
                                                                                   Logic: 1.129ns(30.301%), Route: 2.597ns(69.699%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_1[9]/opit_0_inv_AQ_perm/I3
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K18                                                     0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.056       0.056         rst_n            
 IOBS_LR_328_256/DIN               td                    1.047       1.103 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.103         rst_n_ibuf/ntD   
 IOL_327_257/RX_DATA_DD            td                    0.082       1.185 r       rst_n_ibuf/opit_1/OUT
                                   net (fanout=55)       2.541       3.726         nt_rst_n         
 CLMA_118_320/A3                                                           r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_1[9]/opit_0_inv_AQ_perm/I3

 Data arrival time                                                   3.726         Logic Levels: 2  
                                                                                   Logic: 1.129ns(30.301%), Route: 2.597ns(69.699%)
====================================================================================================

{hsst_test_dut_top|i_free_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.380     500.000         0.620           High Pulse Width  CLMS_150_325/CLK        U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[2]/opit_0_inv_A2Q21/CLK
 499.380     500.000         0.620           Low Pulse Width   CLMS_150_325/CLK        U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[2]/opit_0_inv_A2Q21/CLK
 499.380     500.000         0.620           Low Pulse Width   CLMS_150_325/CLK        U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[4]/opit_0_inv_A2Q21/CLK
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.102      25.000          0.898           High Pulse Width  DRM_278_336/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           Low Pulse Width   DRM_278_336/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           High Pulse Width  DRM_278_252/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.380      50.000          0.620           High Pulse Width  CLMS_170_225/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.380      50.000          0.620           Low Pulse Width   CLMS_170_225/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.380      50.000          0.620           High Pulse Width  CLMS_170_225/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/CLK
Endpoint    : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[12]/opit_0_L5Q_perm/CE
Path Group  : hsst_test_dut_top|i_free_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.479
  Clock Pessimism Removal :  0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       2.442 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.037       3.479         ntclkbufg_2      
 CLMA_110_320/CLK                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/CLK

 CLMA_110_320/Q2                   tco                   0.223       3.702 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.281       3.983         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr [3]
 CLMS_102_325/Y2                   td                    0.376       4.359 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_9/gateop_perm/Z
                                   net (fanout=1)        0.323       4.682         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N2603
 CLMA_110_332/Y3                   td                    0.358       5.040 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_10/gateop_perm/Z
                                   net (fanout=2)        0.283       5.323         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N1998
 CLMS_102_333/Y1                   td                    0.244       5.567 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_20/gateop_perm/Z
                                   net (fanout=1)        0.150       5.717         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N2611
 CLMS_102_333/Y0                   td                    0.162       5.879 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_21/gateop_perm/Z
                                   net (fanout=7)        0.192       6.071         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73
 CLMA_102_324/Y0                   td                    0.264       6.335 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102/gateop_perm/Z
                                   net (fanout=4)        0.278       6.613         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102
 CLMA_110_320/CECO                 td                    0.132       6.745 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.745         ntR456           
 CLMA_110_324/CECO                 td                    0.132       6.877 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[8]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.877         ntR455           
 CLMA_110_328/CECO                 td                    0.132       7.009 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[11]/opit_0_A2Q0/CEOUT
                                   net (fanout=2)        0.000       7.009         ntR454           
 CLMA_110_332/CECI                                                         f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[12]/opit_0_L5Q_perm/CE

 Data arrival time                                                   7.009         Logic Levels: 8  
                                                                                   Logic: 2.023ns(57.309%), Route: 1.507ns(42.691%)
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074    1000.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    0.735    1000.809 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.809         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038    1000.847 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423    1002.270         _N2              
 USCM_84_109/CLK_USCM              td                    0.000    1002.270 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.005    1003.275         ntclkbufg_2      
 CLMA_110_332/CLK                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[12]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.189    1003.464                          
 clock uncertainty                                      -0.050    1003.414                          

 Setup time                                             -0.576    1002.838                          

 Data required time                                               1002.838                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.838                          
 Data arrival time                                                   7.009                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.829                          
====================================================================================================

====================================================================================================

Startpoint  : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/CLK
Endpoint    : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[13]/opit_0_AQ/CE
Path Group  : hsst_test_dut_top|i_free_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.479
  Clock Pessimism Removal :  0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       2.442 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.037       3.479         ntclkbufg_2      
 CLMA_110_320/CLK                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/CLK

 CLMA_110_320/Q2                   tco                   0.223       3.702 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.281       3.983         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr [3]
 CLMS_102_325/Y2                   td                    0.376       4.359 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_9/gateop_perm/Z
                                   net (fanout=1)        0.323       4.682         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N2603
 CLMA_110_332/Y3                   td                    0.358       5.040 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_10/gateop_perm/Z
                                   net (fanout=2)        0.283       5.323         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N1998
 CLMS_102_333/Y1                   td                    0.244       5.567 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_20/gateop_perm/Z
                                   net (fanout=1)        0.150       5.717         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N2611
 CLMS_102_333/Y0                   td                    0.162       5.879 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_21/gateop_perm/Z
                                   net (fanout=7)        0.192       6.071         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73
 CLMA_102_324/Y0                   td                    0.264       6.335 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102/gateop_perm/Z
                                   net (fanout=4)        0.278       6.613         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102
 CLMA_110_320/CECO                 td                    0.132       6.745 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.745         ntR456           
 CLMA_110_324/CECO                 td                    0.132       6.877 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[8]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.877         ntR455           
 CLMA_110_328/CECO                 td                    0.132       7.009 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[11]/opit_0_A2Q0/CEOUT
                                   net (fanout=2)        0.000       7.009         ntR454           
 CLMA_110_332/CECI                                                         f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[13]/opit_0_AQ/CE

 Data arrival time                                                   7.009         Logic Levels: 8  
                                                                                   Logic: 2.023ns(57.309%), Route: 1.507ns(42.691%)
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074    1000.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    0.735    1000.809 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.809         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038    1000.847 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423    1002.270         _N2              
 USCM_84_109/CLK_USCM              td                    0.000    1002.270 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.005    1003.275         ntclkbufg_2      
 CLMA_110_332/CLK                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[13]/opit_0_AQ/CLK
 clock pessimism                                         0.189    1003.464                          
 clock uncertainty                                      -0.050    1003.414                          

 Setup time                                             -0.576    1002.838                          

 Data required time                                               1002.838                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.838                          
 Data arrival time                                                   7.009                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.829                          
====================================================================================================

====================================================================================================

Startpoint  : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/CLK
Endpoint    : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[10]/opit_0_A2Q21/CE
Path Group  : hsst_test_dut_top|i_free_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.479
  Clock Pessimism Removal :  0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       2.442 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.037       3.479         ntclkbufg_2      
 CLMA_110_320/CLK                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/CLK

 CLMA_110_320/Q2                   tco                   0.223       3.702 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.281       3.983         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr [3]
 CLMS_102_325/Y2                   td                    0.376       4.359 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_9/gateop_perm/Z
                                   net (fanout=1)        0.323       4.682         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N2603
 CLMA_110_332/Y3                   td                    0.358       5.040 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_10/gateop_perm/Z
                                   net (fanout=2)        0.283       5.323         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N1998
 CLMS_102_333/Y1                   td                    0.244       5.567 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_20/gateop_perm/Z
                                   net (fanout=1)        0.150       5.717         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N2611
 CLMS_102_333/Y0                   td                    0.162       5.879 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_21/gateop_perm/Z
                                   net (fanout=7)        0.192       6.071         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73
 CLMA_102_324/Y0                   td                    0.264       6.335 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102/gateop_perm/Z
                                   net (fanout=4)        0.278       6.613         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102
 CLMA_110_320/CECO                 td                    0.132       6.745 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.745         ntR456           
 CLMA_110_324/CECO                 td                    0.132       6.877 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[8]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.877         ntR455           
 CLMA_110_328/CECI                                                         f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[10]/opit_0_A2Q21/CE

 Data arrival time                                                   6.877         Logic Levels: 7  
                                                                                   Logic: 1.891ns(55.650%), Route: 1.507ns(44.350%)
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074    1000.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    0.735    1000.809 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.809         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038    1000.847 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423    1002.270         _N2              
 USCM_84_109/CLK_USCM              td                    0.000    1002.270 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.005    1003.275         ntclkbufg_2      
 CLMA_110_328/CLK                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[10]/opit_0_A2Q21/CLK
 clock pessimism                                         0.189    1003.464                          
 clock uncertainty                                      -0.050    1003.414                          

 Setup time                                             -0.576    1002.838                          

 Data required time                                               1002.838                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.838                          
 Data arrival time                                                   6.877                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.961                          
====================================================================================================

====================================================================================================

Startpoint  : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_reg[1]/opit_0_L5Q_perm/CLK
Endpoint    : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/lane_sync_en/opit_0_L5Q_perm/L4
Path Group  : hsst_test_dut_top|i_free_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.479
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  -0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038       0.847 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       2.270 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.005       3.275         ntclkbufg_2      
 CLMA_170_328/CLK                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_reg[1]/opit_0_L5Q_perm/CLK

 CLMA_170_328/Q3                   tco                   0.178       3.453 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_reg[1]/opit_0_L5Q_perm/Q
                                   net (fanout=9)        0.064       3.517         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_reg_alias [1]
 CLMS_170_329/D4                                                           f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/lane_sync_en/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.517         Logic Levels: 0  
                                                                                   Logic: 0.178ns(73.554%), Route: 0.064ns(26.446%)
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       2.442 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.037       3.479         ntclkbufg_2      
 CLMS_170_329/CLK                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/lane_sync_en/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.189       3.290                          
 clock uncertainty                                       0.000       3.290                          

 Hold time                                              -0.028       3.262                          

 Data required time                                                  3.262                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.262                          
 Data arrival time                                                   3.517                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0[0]/opit_0_L5Q_perm/CLK
Endpoint    : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0[0]/opit_0_L5Q_perm/L4
Path Group  : hsst_test_dut_top|i_free_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.479
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  -0.204

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038       0.847 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       2.270 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.005       3.275         ntclkbufg_2      
 CLMA_182_328/CLK                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0[0]/opit_0_L5Q_perm/CLK

 CLMA_182_328/Q3                   tco                   0.178       3.453 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0[0]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.061       3.514         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0 [0]
 CLMA_182_328/D4                                                           f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.514         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.477%), Route: 0.061ns(25.523%)
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       2.442 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.037       3.479         ntclkbufg_2      
 CLMA_182_328/CLK                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.204       3.275                          
 clock uncertainty                                       0.000       3.275                          

 Hold time                                              -0.028       3.247                          

 Data required time                                                  3.247                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.247                          
 Data arrival time                                                   3.514                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_reg[7]/opit_0_L5Q_perm/CLK
Endpoint    : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_reg[8]/opit_0_L5Q_perm/L4
Path Group  : hsst_test_dut_top|i_free_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.479
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  -0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038       0.847 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       2.270 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.005       3.275         ntclkbufg_2      
 CLMA_158_324/CLK                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_reg[7]/opit_0_L5Q_perm/CLK

 CLMA_158_324/Q2                   tco                   0.180       3.455 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_reg[7]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.514         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_reg [7]
 CLMA_158_324/A4                                                           f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_reg[8]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.514         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       2.442 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.037       3.479         ntclkbufg_2      
 CLMA_158_324/CLK                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_reg[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.203       3.276                          
 clock uncertainty                                       0.000       3.276                          

 Hold time                                              -0.029       3.247                          

 Data required time                                                  3.247                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.247                          
 Data arrival time                                                   3.514                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.273
  Launch Clock Delay      :  3.203
  Clock Pessimism Removal :  -0.067

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.278       2.278         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       2.278 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=648)      0.925       3.203         ntclkbufg_1      
 CLMA_186_164/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_186_164/Q0                   tco                   0.221       3.424 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.664       4.088         u_CORES/u_jtag_hub/data_ctrl
 CLMA_174_204/A1                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   4.088         Logic Levels: 0  
                                                                                   Logic: 0.221ns(24.972%), Route: 0.664ns(75.028%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.355      27.355         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      27.355 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=648)      0.918      28.273         ntclkbufg_1      
 CLMA_174_204/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.067      28.206                          
 clock uncertainty                                      -0.050      28.156                          

 Setup time                                             -0.171      27.985                          

 Data required time                                                 27.985                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.985                          
 Data arrival time                                                   4.088                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.897                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.273
  Launch Clock Delay      :  3.203
  Clock Pessimism Removal :  -0.067

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.278       2.278         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       2.278 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=648)      0.925       3.203         ntclkbufg_1      
 CLMA_186_164/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_186_164/Q0                   tco                   0.221       3.424 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.688       4.112         u_CORES/u_jtag_hub/data_ctrl
 CLMS_166_205/B0                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   4.112         Logic Levels: 0  
                                                                                   Logic: 0.221ns(24.312%), Route: 0.688ns(75.688%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.355      27.355         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      27.355 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=648)      0.918      28.273         ntclkbufg_1      
 CLMS_166_205/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.067      28.206                          
 clock uncertainty                                      -0.050      28.156                          

 Setup time                                             -0.129      28.027                          

 Data required time                                                 28.027                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.027                          
 Data arrival time                                                   4.112                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.915                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.273
  Launch Clock Delay      :  3.203
  Clock Pessimism Removal :  -0.067

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.278       2.278         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       2.278 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=648)      0.925       3.203         ntclkbufg_1      
 CLMA_186_164/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_186_164/Q0                   tco                   0.221       3.424 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.684       4.108         u_CORES/u_jtag_hub/data_ctrl
 CLMS_166_205/A4                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.108         Logic Levels: 0  
                                                                                   Logic: 0.221ns(24.420%), Route: 0.684ns(75.580%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.355      27.355         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      27.355 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=648)      0.918      28.273         ntclkbufg_1      
 CLMS_166_205/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.067      28.206                          
 clock uncertainty                                      -0.050      28.156                          

 Setup time                                             -0.058      28.098                          

 Data required time                                                 28.098                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.098                          
 Data arrival time                                                   4.108                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.990                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[75]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[74]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.315
  Launch Clock Delay      :  3.073
  Clock Pessimism Removal :  -0.227

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.068       2.068         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       2.068 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=648)      1.005       3.073         ntclkbufg_1      
 CLMA_110_260/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[75]/opit_0_inv_L5Q_perm/CLK

 CLMA_110_260/Q0                   tco                   0.179       3.252 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[75]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.311         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [75]
 CLMA_110_261/B4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[74]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.311         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.278       2.278         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       2.278 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=648)      1.037       3.315         ntclkbufg_1      
 CLMA_110_261/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[74]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.227       3.088                          
 clock uncertainty                                       0.000       3.088                          

 Hold time                                              -0.029       3.059                          

 Data required time                                                  3.059                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.059                          
 Data arrival time                                                   3.311                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[393]/opit_0_inv_L5Q/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[392]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.315
  Launch Clock Delay      :  3.073
  Clock Pessimism Removal :  -0.227

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.068       2.068         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       2.068 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=648)      1.005       3.073         ntclkbufg_1      
 CLMA_170_280/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[393]/opit_0_inv_L5Q/CLK

 CLMA_170_280/Q0                   tco                   0.179       3.252 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[393]/opit_0_inv_L5Q/Q
                                   net (fanout=3)        0.059       3.311         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [393]
 CLMS_170_281/B4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[392]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.311         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.278       2.278         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       2.278 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=648)      1.037       3.315         ntclkbufg_1      
 CLMS_170_281/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[392]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.227       3.088                          
 clock uncertainty                                       0.000       3.088                          

 Hold time                                              -0.029       3.059                          

 Data required time                                                  3.059                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.059                          
 Data arrival time                                                   3.311                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[428]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[427]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.315
  Launch Clock Delay      :  3.073
  Clock Pessimism Removal :  -0.227

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.068       2.068         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       2.068 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=648)      1.005       3.073         ntclkbufg_1      
 CLMA_154_292/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[428]/opit_0_inv_L5Q_perm/CLK

 CLMA_154_292/Q1                   tco                   0.180       3.253 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[428]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.312         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [428]
 CLMA_154_293/C4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[427]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.312         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.278       2.278         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       2.278 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=648)      1.037       3.315         ntclkbufg_1      
 CLMA_154_293/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[427]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.227       3.088                          
 clock uncertainty                                       0.000       3.088                          

 Hold time                                              -0.028       3.060                          

 Data required time                                                  3.060                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.060                          
 Data arrival time                                                   3.312                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.636  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.963
  Launch Clock Delay      :  2.327
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.327      27.327         u_CORES/capt_o   
 CLMS_170_225/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMS_170_225/Q1                   tco                   0.223      27.550 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.400      27.950         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_166_208/Y2                   td                    0.376      28.326 r       u_CORES/u_debug_core_0/u_hub_data_decode/N110_2/gateop_perm/Z
                                   net (fanout=3)        0.074      28.400         u_CORES/u_debug_core_0/_N5351
 CLMA_166_208/Y1                   td                    0.244      28.644 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N626/gateop_perm/Z
                                   net (fanout=13)       0.391      29.035         u_CORES/u_debug_core_0/u_rd_addr_gen/N626
 CLMA_166_220/Y2                   td                    0.162      29.197 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N629/gateop_perm/Z
                                   net (fanout=2)        0.242      29.439         u_CORES/u_debug_core_0/u_rd_addr_gen/N629
 CLMS_162_217/Y2                   td                    0.162      29.601 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N612_5/gateop_perm/Z
                                   net (fanout=1)        0.072      29.673         u_CORES/u_debug_core_0/u_rd_addr_gen/_N738
 CLMS_162_217/Y1                   td                    0.244      29.917 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N612_14_3/gateop_perm/Z
                                   net (fanout=8)        0.265      30.182         u_CORES/u_debug_core_0/u_rd_addr_gen/_N742
 CLMS_162_213/D1                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  30.182         Logic Levels: 5  
                                                                                   Logic: 1.411ns(49.422%), Route: 1.444ns(50.578%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.068      52.068         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      52.068 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=648)      0.895      52.963         ntclkbufg_1      
 CLMS_162_213/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.963                          
 clock uncertainty                                      -0.050      52.913                          

 Setup time                                             -0.169      52.744                          

 Data required time                                                 52.744                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.744                          
 Data arrival time                                                  30.182                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.562                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[1]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.636  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.963
  Launch Clock Delay      :  2.327
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.327      27.327         u_CORES/capt_o   
 CLMS_170_225/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMS_170_225/Q1                   tco                   0.223      27.550 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.400      27.950         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_166_208/Y2                   td                    0.376      28.326 r       u_CORES/u_debug_core_0/u_hub_data_decode/N110_2/gateop_perm/Z
                                   net (fanout=3)        0.074      28.400         u_CORES/u_debug_core_0/_N5351
 CLMA_166_208/Y1                   td                    0.244      28.644 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N626/gateop_perm/Z
                                   net (fanout=13)       0.391      29.035         u_CORES/u_debug_core_0/u_rd_addr_gen/N626
 CLMA_166_220/Y2                   td                    0.162      29.197 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N629/gateop_perm/Z
                                   net (fanout=2)        0.242      29.439         u_CORES/u_debug_core_0/u_rd_addr_gen/N629
 CLMS_162_217/Y2                   td                    0.162      29.601 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N612_5/gateop_perm/Z
                                   net (fanout=1)        0.072      29.673         u_CORES/u_debug_core_0/u_rd_addr_gen/_N738
 CLMS_162_217/Y1                   td                    0.244      29.917 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N612_14_3/gateop_perm/Z
                                   net (fanout=8)        0.259      30.176         u_CORES/u_debug_core_0/u_rd_addr_gen/_N742
 CLMA_166_216/D0                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[1]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  30.176         Logic Levels: 5  
                                                                                   Logic: 1.411ns(49.526%), Route: 1.438ns(50.474%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.068      52.068         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      52.068 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=648)      0.895      52.963         ntclkbufg_1      
 CLMA_166_216/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.963                          
 clock uncertainty                                      -0.050      52.913                          

 Setup time                                             -0.148      52.765                          

 Data required time                                                 52.765                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.765                          
 Data arrival time                                                  30.176                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.589                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.636  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.963
  Launch Clock Delay      :  2.327
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.327      27.327         u_CORES/capt_o   
 CLMS_170_225/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMS_170_225/Q1                   tco                   0.223      27.550 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.400      27.950         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_166_208/Y2                   td                    0.376      28.326 r       u_CORES/u_debug_core_0/u_hub_data_decode/N110_2/gateop_perm/Z
                                   net (fanout=3)        0.074      28.400         u_CORES/u_debug_core_0/_N5351
 CLMA_166_208/Y1                   td                    0.244      28.644 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N626/gateop_perm/Z
                                   net (fanout=13)       0.391      29.035         u_CORES/u_debug_core_0/u_rd_addr_gen/N626
 CLMA_166_220/Y2                   td                    0.162      29.197 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N629/gateop_perm/Z
                                   net (fanout=2)        0.242      29.439         u_CORES/u_debug_core_0/u_rd_addr_gen/N629
 CLMS_162_217/Y2                   td                    0.162      29.601 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N612_5/gateop_perm/Z
                                   net (fanout=1)        0.072      29.673         u_CORES/u_debug_core_0/u_rd_addr_gen/_N738
 CLMS_162_217/Y1                   td                    0.244      29.917 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N612_14_3/gateop_perm/Z
                                   net (fanout=8)        0.179      30.096         u_CORES/u_debug_core_0/u_rd_addr_gen/_N742
 CLMA_162_212/A1                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  30.096         Logic Levels: 5  
                                                                                   Logic: 1.411ns(50.957%), Route: 1.358ns(49.043%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.068      52.068         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      52.068 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=648)      0.895      52.963         ntclkbufg_1      
 CLMA_162_212/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.963                          
 clock uncertainty                                      -0.050      52.913                          

 Setup time                                             -0.191      52.722                          

 Data required time                                                 52.722                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.722                          
 Data arrival time                                                  30.096                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.626                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.144  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.203
  Launch Clock Delay      :  2.059
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.059      27.059         u_CORES/capt_o   
 CLMA_166_212/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMA_166_212/Q2                   tco                   0.183      27.242 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=9)        0.213      27.455         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMS_170_213/AD                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D

 Data arrival time                                                  27.455         Logic Levels: 0  
                                                                                   Logic: 0.183ns(46.212%), Route: 0.213ns(53.788%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.278       2.278         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       2.278 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=648)      0.925       3.203         ntclkbufg_1      
 CLMS_170_213/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.203                          
 clock uncertainty                                       0.050       3.253                          

 Hold time                                               0.034       3.287                          

 Data required time                                                  3.287                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.287                          
 Data arrival time                                                  27.455                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.168                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.144  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.203
  Launch Clock Delay      :  2.059
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.059      27.059         u_CORES/capt_o   
 CLMA_166_212/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_166_212/Q0                   tco                   0.182      27.241 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=9)        0.222      27.463         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMA_166_220/M2                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/D

 Data arrival time                                                  27.463         Logic Levels: 0  
                                                                                   Logic: 0.182ns(45.050%), Route: 0.222ns(54.950%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.278       2.278         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       2.278 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=648)      0.925       3.203         ntclkbufg_1      
 CLMA_166_220/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.203                          
 clock uncertainty                                       0.050       3.253                          

 Hold time                                              -0.011       3.242                          

 Data required time                                                  3.242                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.242                          
 Data arrival time                                                  27.463                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.221                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.126  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.203
  Launch Clock Delay      :  2.077
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.077      27.077         u_CORES/capt_o   
 CLMS_170_225/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMS_170_225/Q0                   tco                   0.182      27.259 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=9)        0.307      27.566         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_170_213/CD                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/D

 Data arrival time                                                  27.566         Logic Levels: 0  
                                                                                   Logic: 0.182ns(37.219%), Route: 0.307ns(62.781%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.278       2.278         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       2.278 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=648)      0.925       3.203         ntclkbufg_1      
 CLMS_170_213/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.203                          
 clock uncertainty                                       0.050       3.253                          

 Hold time                                               0.034       3.287                          

 Data required time                                                  3.287                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.287                          
 Data arrival time                                                  27.566                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.279                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.415  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.077
  Launch Clock Delay      :  3.492
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.542      77.542         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      77.542 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=648)      0.950      78.492         ntclkbufg_1      
 CLMA_174_204/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_174_204/Q0                   tco                   0.221      78.713 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.512      79.225         u_CORES/conf_sel [0]
 CLMS_170_225/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  79.225         Logic Levels: 0  
                                                                                   Logic: 0.221ns(30.150%), Route: 0.512ns(69.850%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.077     127.077         u_CORES/capt_o   
 CLMS_170_225/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.077                          
 clock uncertainty                                      -0.050     127.027                          

 Setup time                                             -0.476     126.551                          

 Data required time                                                126.551                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.551                          
 Data arrival time                                                  79.225                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.326                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.415  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.077
  Launch Clock Delay      :  3.492
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.542      77.542         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      77.542 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=648)      0.950      78.492         ntclkbufg_1      
 CLMA_174_204/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_174_204/Q0                   tco                   0.221      78.713 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.512      79.225         u_CORES/conf_sel [0]
 CLMS_170_225/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CE

 Data arrival time                                                  79.225         Logic Levels: 0  
                                                                                   Logic: 0.221ns(30.150%), Route: 0.512ns(69.850%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.077     127.077         u_CORES/capt_o   
 CLMS_170_225/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.077                          
 clock uncertainty                                      -0.050     127.027                          

 Setup time                                             -0.476     126.551                          

 Data required time                                                126.551                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.551                          
 Data arrival time                                                  79.225                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.326                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.433  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.059
  Launch Clock Delay      :  3.492
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.542      77.542         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      77.542 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=648)      0.950      78.492         ntclkbufg_1      
 CLMA_174_204/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_174_204/Q0                   tco                   0.221      78.713 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.385      79.098         u_CORES/conf_sel [0]
 CLMA_166_212/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  79.098         Logic Levels: 0  
                                                                                   Logic: 0.221ns(36.469%), Route: 0.385ns(63.531%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.059     127.059         u_CORES/capt_o   
 CLMA_166_212/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.059                          
 clock uncertainty                                      -0.050     127.009                          

 Setup time                                             -0.476     126.533                          

 Data required time                                                126.533                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.533                          
 Data arrival time                                                  79.098                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.435                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.892  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.381
  Launch Clock Delay      :  3.273
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.355     127.355         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000     127.355 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=648)      0.918     128.273         ntclkbufg_1      
 CLMA_174_204/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_174_204/Q3                   tco                   0.201     128.474 r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.212     128.686         u_CORES/id_o [0] 
 CLMA_170_212/M1                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/D

 Data arrival time                                                 128.686         Logic Levels: 0  
                                                                                   Logic: 0.201ns(48.668%), Route: 0.212ns(51.332%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.381     127.381         u_CORES/capt_o   
 CLMA_170_212/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.381                          
 clock uncertainty                                       0.050     127.431                          

 Hold time                                              -0.011     127.420                          

 Data required time                                                127.420                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.420                          
 Data arrival time                                                 128.686                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.892  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.381
  Launch Clock Delay      :  3.273
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.355     127.355         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000     127.355 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=648)      0.918     128.273         ntclkbufg_1      
 CLMS_166_205/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_166_205/Q0                   tco                   0.200     128.473 r       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.216     128.689         u_CORES/id_o [1] 
 CLMA_170_212/M2                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/D

 Data arrival time                                                 128.689         Logic Levels: 0  
                                                                                   Logic: 0.200ns(48.077%), Route: 0.216ns(51.923%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.381     127.381         u_CORES/capt_o   
 CLMA_170_212/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.381                          
 clock uncertainty                                       0.050     127.431                          

 Hold time                                              -0.011     127.420                          

 Data required time                                                127.420                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.420                          
 Data arrival time                                                 128.689                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.269                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.892  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.381
  Launch Clock Delay      :  3.273
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.355     127.355         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000     127.355 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=648)      0.918     128.273         ntclkbufg_1      
 CLMA_174_204/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_174_204/Q1                   tco                   0.201     128.474 r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.276     128.750         u_CORES/id_o [4] 
 CLMA_170_212/CD                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D

 Data arrival time                                                 128.750         Logic Levels: 0  
                                                                                   Logic: 0.201ns(42.138%), Route: 0.276ns(57.862%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.381     127.381         u_CORES/capt_o   
 CLMA_170_212/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.381                          
 clock uncertainty                                       0.050     127.431                          

 Hold time                                               0.034     127.465                          

 Data required time                                                127.465                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.465                          
 Data arrival time                                                 128.750                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.285                          
====================================================================================================

====================================================================================================

Startpoint  : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/CLK
Endpoint    : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/P_PLLPOWERDOWN/opit_0_L5Q_perm/RS
Path Group  : hsst_test_dut_top|i_free_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.479
  Clock Pessimism Removal :  0.185

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       2.442 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.037       3.479         ntclkbufg_2      
 CLMA_114_316/CLK                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/CLK

 CLMA_114_316/Q0                   tco                   0.221       3.700 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/Q
                                   net (fanout=25)       0.404       4.104         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/s_pll_rstn_0
 CLMS_102_325/Y3                   td                    0.360       4.464 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0/gateop_perm/Z
                                   net (fanout=9)        0.365       4.829         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0
 CLMA_110_329/RS                                                           f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/P_PLLPOWERDOWN/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.829         Logic Levels: 1  
                                                                                   Logic: 0.581ns(43.037%), Route: 0.769ns(56.963%)
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074    1000.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    0.735    1000.809 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.809         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038    1000.847 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423    1002.270         _N2              
 USCM_84_109/CLK_USCM              td                    0.000    1002.270 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.005    1003.275         ntclkbufg_2      
 CLMA_110_329/CLK                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/P_PLLPOWERDOWN/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.185    1003.460                          
 clock uncertainty                                      -0.050    1003.410                          

 Recovery time                                          -0.476    1002.934                          

 Data required time                                               1002.934                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.934                          
 Data arrival time                                                   4.829                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.105                          
====================================================================================================

====================================================================================================

Startpoint  : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/CLK
Endpoint    : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/P_PLL_RST/opit_0_L5Q_perm/RS
Path Group  : hsst_test_dut_top|i_free_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.479
  Clock Pessimism Removal :  0.185

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       2.442 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.037       3.479         ntclkbufg_2      
 CLMA_114_316/CLK                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/CLK

 CLMA_114_316/Q0                   tco                   0.221       3.700 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/Q
                                   net (fanout=25)       0.404       4.104         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/s_pll_rstn_0
 CLMS_102_325/Y3                   td                    0.360       4.464 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0/gateop_perm/Z
                                   net (fanout=9)        0.365       4.829         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0
 CLMA_110_329/RS                                                           f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/P_PLL_RST/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.829         Logic Levels: 1  
                                                                                   Logic: 0.581ns(43.037%), Route: 0.769ns(56.963%)
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074    1000.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    0.735    1000.809 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.809         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038    1000.847 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423    1002.270         _N2              
 USCM_84_109/CLK_USCM              td                    0.000    1002.270 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.005    1003.275         ntclkbufg_2      
 CLMA_110_329/CLK                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/P_PLL_RST/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.185    1003.460                          
 clock uncertainty                                      -0.050    1003.410                          

 Recovery time                                          -0.476    1002.934                          

 Data required time                                               1002.934                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.934                          
 Data arrival time                                                   4.829                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.105                          
====================================================================================================

====================================================================================================

Startpoint  : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/CLK
Endpoint    : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/pll_fsm_reg[1]/opit_0_L5Q_perm/RS
Path Group  : hsst_test_dut_top|i_free_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.479
  Clock Pessimism Removal :  0.185

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       2.442 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.037       3.479         ntclkbufg_2      
 CLMA_114_316/CLK                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/CLK

 CLMA_114_316/Q0                   tco                   0.221       3.700 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/Q
                                   net (fanout=25)       0.404       4.104         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/s_pll_rstn_0
 CLMS_102_325/Y3                   td                    0.360       4.464 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0/gateop_perm/Z
                                   net (fanout=9)        0.365       4.829         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0
 CLMA_110_329/RS                                                           f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/pll_fsm_reg[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.829         Logic Levels: 1  
                                                                                   Logic: 0.581ns(43.037%), Route: 0.769ns(56.963%)
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074    1000.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    0.735    1000.809 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.809         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038    1000.847 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423    1002.270         _N2              
 USCM_84_109/CLK_USCM              td                    0.000    1002.270 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.005    1003.275         ntclkbufg_2      
 CLMA_110_329/CLK                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/pll_fsm_reg[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.185    1003.460                          
 clock uncertainty                                      -0.050    1003.410                          

 Recovery time                                          -0.476    1002.934                          

 Data required time                                               1002.934                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.934                          
 Data arrival time                                                   4.829                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.105                          
====================================================================================================

====================================================================================================

Startpoint  : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/CLK
Endpoint    : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2[6]/opit_0_inv_A2Q21/RS
Path Group  : hsst_test_dut_top|i_free_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.479
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  -0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038       0.847 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       2.270 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.005       3.275         ntclkbufg_2      
 CLMA_114_316/CLK                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/CLK

 CLMA_114_316/Q0                   tco                   0.179       3.454 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/Q
                                   net (fanout=25)       0.132       3.586         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/s_pll_rstn_0
 CLMS_114_317/RSCO                 td                    0.085       3.671 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       3.671         ntR73            
 CLMS_114_321/RSCI                                                         r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2[6]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   3.671         Logic Levels: 1  
                                                                                   Logic: 0.264ns(66.667%), Route: 0.132ns(33.333%)
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       2.442 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.037       3.479         ntclkbufg_2      
 CLMS_114_321/CLK                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.189       3.290                          
 clock uncertainty                                       0.000       3.290                          

 Removal time                                            0.000       3.290                          

 Data required time                                                  3.290                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.290                          
 Data arrival time                                                   3.671                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.381                          
====================================================================================================

====================================================================================================

Startpoint  : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/CLK
Endpoint    : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2[8]/opit_0_inv_A2Q21/RS
Path Group  : hsst_test_dut_top|i_free_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.479
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  -0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038       0.847 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       2.270 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.005       3.275         ntclkbufg_2      
 CLMA_114_316/CLK                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/CLK

 CLMA_114_316/Q0                   tco                   0.179       3.454 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/Q
                                   net (fanout=25)       0.132       3.586         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/s_pll_rstn_0
 CLMS_114_317/RSCO                 td                    0.085       3.671 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       3.671         ntR73            
 CLMS_114_321/RSCI                                                         r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2[8]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   3.671         Logic Levels: 1  
                                                                                   Logic: 0.264ns(66.667%), Route: 0.132ns(33.333%)
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       2.442 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.037       3.479         ntclkbufg_2      
 CLMS_114_321/CLK                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2[8]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.189       3.290                          
 clock uncertainty                                       0.000       3.290                          

 Removal time                                            0.000       3.290                          

 Data required time                                                  3.290                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.290                          
 Data arrival time                                                   3.671                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.381                          
====================================================================================================

====================================================================================================

Startpoint  : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/CLK
Endpoint    : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2[0]/opit_0_inv_L5Q_perm/RS
Path Group  : hsst_test_dut_top|i_free_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.479
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  -0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038       0.847 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       2.270 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.005       3.275         ntclkbufg_2      
 CLMA_114_316/CLK                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/CLK

 CLMA_114_316/Q0                   tco                   0.179       3.454 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/Q
                                   net (fanout=25)       0.132       3.586         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/s_pll_rstn_0
 CLMS_114_317/RSCO                 td                    0.085       3.671 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       3.671         ntR73            
 CLMS_114_321/RSCO                 td                    0.085       3.756 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       3.756         ntR72            
 CLMS_114_325/RSCI                                                         r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.756         Logic Levels: 2  
                                                                                   Logic: 0.349ns(72.557%), Route: 0.132ns(27.443%)
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       2.442 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.037       3.479         ntclkbufg_2      
 CLMS_114_325/CLK                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.189       3.290                          
 clock uncertainty                                       0.000       3.290                          

 Removal time                                            0.000       3.290                          

 Data required time                                                  3.290                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.290                          
 Data arrival time                                                   3.756                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.466                          
====================================================================================================

====================================================================================================

Startpoint  : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : o_pll_done_0 (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       2.442 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.037       3.479         ntclkbufg_2      
 CLMA_110_333/CLK                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_inv_L5Q_perm/CLK

 CLMA_110_333/Q0                   tco                   0.221       3.700 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=12)       1.579       5.279         nt_o_pll_done_0  
 IOL_227_373/DO                    td                    0.106       5.385 f       o_pll_done_0_obuf/opit_1/O
                                   net (fanout=1)        0.000       5.385         o_pll_done_0_obuf/ntO
 IOBS_TB_225_376/PAD               td                    3.238       8.623 f       o_pll_done_0_obuf/opit_0/O
                                   net (fanout=1)        0.095       8.718         o_pll_done_0     
 G11                                                                       f       o_pll_done_0 (port)

 Data arrival time                                                   8.718         Logic Levels: 2  
                                                                                   Logic: 3.565ns(68.047%), Route: 1.674ns(31.953%)
====================================================================================================

====================================================================================================

Startpoint  : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/o_rxlane_done/opit_0_L5Q_perm/CLK
Endpoint    : o_rxlane_done_2 (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       2.442 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.037       3.479         ntclkbufg_2      
 CLMS_158_333/CLK                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/o_rxlane_done/opit_0_L5Q_perm/CLK

 CLMS_158_333/Q0                   tco                   0.221       3.700 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/o_rxlane_done/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.523       5.223         nt_o_rxlane_done_2
 IOL_327_297/DO                    td                    0.106       5.329 f       o_rxlane_done_2_obuf/opit_1/O
                                   net (fanout=1)        0.000       5.329         o_rxlane_done_2_obuf/ntO
 IOBS_LR_328_296/PAD               td                    3.197       8.526 f       o_rxlane_done_2_obuf/opit_0/O
                                   net (fanout=1)        0.076       8.602         o_rxlane_done_2  
 J17                                                                       f       o_rxlane_done_2 (port)

 Data arrival time                                                   8.602         Logic Levels: 2  
                                                                                   Logic: 3.524ns(68.788%), Route: 1.599ns(31.212%)
====================================================================================================

====================================================================================================

Startpoint  : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/o_rxlane_done/opit_0_L5Q_perm/CLK
Endpoint    : o_rxlane_done_3 (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.074       0.074         i_free_clk       
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       2.442 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=278)      1.037       3.479         ntclkbufg_2      
 CLMA_138_324/CLK                                                          r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/o_rxlane_done/opit_0_L5Q_perm/CLK

 CLMA_138_324/Q0                   tco                   0.221       3.700 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/o_rxlane_done/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.417       5.117         nt_o_rxlane_done_3
 IOL_7_293/DO                      td                    0.106       5.223 f       o_rxlane_done_3_obuf/opit_1/O
                                   net (fanout=1)        0.000       5.223         o_rxlane_done_3_obuf/ntO
 IOBS_LR_0_292/PAD                 td                    3.197       8.420 f       o_rxlane_done_3_obuf/opit_0/O
                                   net (fanout=1)        0.095       8.515         o_rxlane_done_3  
 D2                                                                        f       o_rxlane_done_3 (port)

 Data arrival time                                                   8.515         Logic Levels: 2  
                                                                                   Logic: 3.524ns(69.976%), Route: 1.512ns(30.024%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/wtchdg_st[0]/opit_0_inv_L5Q_perm/L3
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K18                                                     0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.056       0.056         rst_n            
 IOBS_LR_328_256/DIN               td                    0.735       0.791 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.791         rst_n_ibuf/ntD   
 IOL_327_257/RX_DATA_DD            td                    0.066       0.857 r       rst_n_ibuf/opit_1/OUT
                                   net (fanout=55)       1.682       2.539         nt_rst_n         
 CLMA_110_316/A3                                                           r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/wtchdg_st[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   2.539         Logic Levels: 2  
                                                                                   Logic: 0.801ns(31.548%), Route: 1.738ns(68.452%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_1[0]/opit_0_inv_L5Q_perm/L2
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K18                                                     0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.056       0.056         rst_n            
 IOBS_LR_328_256/DIN               td                    0.735       0.791 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.791         rst_n_ibuf/ntD   
 IOL_327_257/RX_DATA_DD            td                    0.066       0.857 r       rst_n_ibuf/opit_1/OUT
                                   net (fanout=55)       1.696       2.553         nt_rst_n         
 CLMA_118_320/B2                                                           r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_1[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   2.553         Logic Levels: 2  
                                                                                   Logic: 0.801ns(31.375%), Route: 1.752ns(68.625%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_1[9]/opit_0_inv_AQ_perm/I3
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K18                                                     0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.056       0.056         rst_n            
 IOBS_LR_328_256/DIN               td                    0.735       0.791 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.791         rst_n_ibuf/ntD   
 IOL_327_257/RX_DATA_DD            td                    0.066       0.857 r       rst_n_ibuf/opit_1/OUT
                                   net (fanout=55)       1.696       2.553         nt_rst_n         
 CLMA_118_320/A3                                                           r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_1[9]/opit_0_inv_AQ_perm/I3

 Data arrival time                                                   2.553         Logic Levels: 2  
                                                                                   Logic: 0.801ns(31.375%), Route: 1.752ns(68.625%)
====================================================================================================

{hsst_test_dut_top|i_free_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.504     500.000         0.496           High Pulse Width  CLMS_150_325/CLK        U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[2]/opit_0_inv_A2Q21/CLK
 499.504     500.000         0.496           Low Pulse Width   CLMS_150_325/CLK        U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[2]/opit_0_inv_A2Q21/CLK
 499.504     500.000         0.496           Low Pulse Width   CLMS_150_325/CLK        U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[4]/opit_0_inv_A2Q21/CLK
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.282      25.000          0.718           High Pulse Width  DRM_278_336/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.282      25.000          0.718           Low Pulse Width   DRM_278_336/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.282      25.000          0.718           High Pulse Width  DRM_278_252/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.504      50.000          0.496           High Pulse Width  CLMS_170_225/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.504      50.000          0.496           Low Pulse Width   CLMS_170_225/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.504      50.000          0.496           High Pulse Width  CLMS_170_225/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+----------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                                
+----------------------------------------------------------------------------------------------------------------------------------------+
| Input      | C:/Users/14861/Desktop/ws/hsst/hsst_test/ipcore/hsst_test/pnr/example_design/place_route/hsst_test_dut_top_pnr.adf       
| Output     | C:/Users/14861/Desktop/ws/hsst/hsst_test/ipcore/hsst_test/pnr/example_design/report_timing/hsst_test_dut_top_rtp.adf     
|            | C:/Users/14861/Desktop/ws/hsst/hsst_test/ipcore/hsst_test/pnr/example_design/report_timing/hsst_test_dut_top.rtr         
|            | C:/Users/14861/Desktop/ws/hsst/hsst_test/ipcore/hsst_test/pnr/example_design/report_timing/rtr.db                        
+----------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 1,013 MB
Total CPU time to report_timing completion : 0h:0m:12s
Process Total CPU time to report_timing completion : 0h:0m:13s
Total real time to report_timing completion : 0h:0m:15s
