;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-127
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 210, 30
	JMZ -110, @7
	DJN @60, #-500
	ADD #-270, <1
	SUB -7, <-20
	SUB -7, <-20
	JMZ <91, -290
	SPL 0, <-702
	ADD @609, @129
	ADD @609, @129
	DAT #60, <-500
	SPL @300, 90
	DAT #60, <-500
	ADD #-270, <4
	ADD #-270, <1
	ADD #-270, <4
	SPL -207, @-127
	ADD @609, @129
	SUB -7, <-20
	SPL -110, @43
	MOV -330, 9
	MOV -330, 9
	SUB 300, 90
	SLT 20, @112
	SLT 20, @112
	SLT 20, @112
	SLT 40, @112
	SUB @127, 100
	ADD -330, 9
	SUB -110, 7
	SUB -110, 7
	SPL @300, 90
	JMZ <121, 106
	SPL 0, <402
	ADD 210, @60
	JMZ <121, 106
	ADD 210, @60
	JMZ <121, 106
	SUB 400, 0
	SUB -110, 43
	MOV -7, <-20
	DAT #60, <-500
	CMP -207, <-127
	CMP -207, <-127
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
