// ARM64 architecture details (using Frida's ARM64 context layout)
export const space = 792;  // Total size of the register context
export const ptrSize = 8;  // Pointer size is 8 bytes (64-bit)
// export const sp = "sp";

/*
this is registers we got from frida stalker callout ctx in Android.

{
   "pc":"0x651ba1fd20",
   "sp":"0x7320d6bc20",
   "nzcv":1610612736,
   "x0":"0x7320d6bc2c",
   "x1":"0x0",
   "x2":"0x0",
   "x3":"0x0",
   "x4":"0x10",
   "x5":"0x74f8e5e097",
   "x6":"0xa",
   "x7":"0xa",
   "x8":"0xd49002546e0da90b",
   "x9":"0xd49002546e0da90b",
   "x10":"0x4001",
   "x11":"0x0",
   "x12":"0x6572206461657268",
   "x13":"0x203a646576696563",
   "x14":"0x0",
   "x15":"0x10",
   "x16":"0x75b8f1bf70",
   "x17":"0x75b8f0e660",
   "x18":"0x73206f8000",
   "x19":"0x7320d6bcb0",
   "x20":"0x75b8f1f000",
   "x21":"0x7320d6bcb0",
   "x22":"0xb4f",
   "x23":"0xb4f",
   "x24":"0x7320d6bcb0",
   "x25":"0x7320d6bcb0",
   "x26":"0x7320d6bff8",
   "x27":"0xfe000",
   "x28":"0xfc000",
   "fp":"0x7320d6bc40",
   "lr":"0x651ba1fd20",
   "q0":{
      
   },
   "q1":{
      
   },
   "q2":{
      
   },
   "q3":{
      
   },
   "q4":{
      
   },
   "q5":{
      
   },
   "q6":{
      
   },
   "q7":{
      
   },
   "q8":{
      
   },
   "q9":{
      
   },
   "q10":{
      
   },
   "q11":{
      
   },
   "q12":{
      
   },
   "q13":{
      
   },
   "q14":{
      
   },
   "q15":{
      
   },
   "q16":{
      
   },
   "q17":{
      
   },
   "q18":{
      
   },
   "q19":{
      
   },
   "q20":{
      
   },
   "q21":{
      
   },
   "q22":{
      
   },
   "q23":{
      
   },
   "q24":{
      
   },
   "q25":{
      
   },
   "q26":{
      
   },
   "q27":{
      
   },
   "q28":{
      
   },
   "q29":{
      
   },
   "q30":{
      
   },
   "q31":{
      
   },
   "d0":2.443017183535e-312,
   "d1":2.44301718243e-312,
   "d2":0,
   "d3":2.48214632246e-312,
   "d4":5.45352918278e-312,
   "d5":4.063e-320,
   "d6":0,
   "d7":-7.162000629539085e-307,
   "d8":0,
   "d9":0,
   "d10":0,
   "d11":0,
   "d12":0,
   "d13":0,
   "d14":0,
   "d15":0,
   "d16":-16.04693223164578,
   "d17":2.781342406105415e-309,
   "d18":0,
   "d19":0,
   "d20":0,
   "d21":0,
   "d22":0,
   "d23":0,
   "d24":0,
   "d25":0,
   "d26":0,
   "d27":0,
   "d28":0,
   "d29":0,
   "d30":0,
   "d31":0,
   "s0":3.6377500824673285e-19,
   "s1":3.63769217982445e-19,
   "s2":0,
   "s3":-3.7268927646709944e+34,
   "s4":0,
   "s5":1.1524278570607296e-41,
   "s6":0,
   "s7":-8.824825616722754e-39,
   "s8":0,
   "s9":0,
   "s10":0,
   "s11":0,
   "s12":0,
   "s13":0,
   "s14":0,
   "s15":0,
   "s16":-2.7507331371307373,
   "s17":2.3555807567121674e-38,
   "s18":0,
   "s19":0,
   "s20":0,
   "s21":0,
   "s22":0,
   "s23":0,
   "s24":0,
   "s25":0,
   "s26":0,
   "s27":0,
   "s28":0,
   "s29":0,
   "s30":0,
   "s31":0
}
*/

// export const registers = {
//     // General-purpose 64-bit registers (x0 to x30)
//     'x0': [0, 8],
//     'x1': [8, 8],
//     'x2': [16, 8],
//     'x3': [24, 8],
//     'x4': [32, 8],
//     'x5': [40, 8],
//     'x6': [48, 8],
//     'x7': [56, 8],
//     'x8': [64, 8],
//     'x9': [72, 8],
//     'x10': [80, 8],
//     'x11': [88, 8],
//     'x12': [96, 8],
//     'x13': [104, 8],
//     'x14': [112, 8],
//     'x15': [120, 8],
//     'x16': [128, 8],  // Intra-procedure-call scratch register
//     'x17': [136, 8],  // Intra-procedure-call scratch register
//     'x18': [144, 8],  // Platform register
//     'x19': [152, 8],
//     'x20': [160, 8],
//     'x21': [168, 8],
//     'x22': [176, 8],
//     'x23': [184, 8],
//     'x24': [192, 8],
//     'x25': [200, 8],
//     'x26': [208, 8],
//     'x27': [216, 8],
//     'x28': [224, 8],
//     'fp': [232, 8],   // Frame pointer (alias of x29)
//     'lr': [240, 8],   // Link register (alias of x30)
//     'sp': [248, 8],   // Stack pointer
//     'pc': [256, 8],   // Program counter

    

// }



// ARM64 registers with their offsets and sizes

export const registers = {
    // General-purpose 64-bit registers (x0 to x28)
    'x0': [0, 8],
    'x1': [8, 8],
    'x2': [16, 8],
    'x3': [24, 8],
    'x4': [32, 8],
    'x5': [40, 8],
    'x6': [48, 8],
    'x7': [56, 8],
    'x8': [64, 8],
    'x9': [72, 8],
    'x10': [80, 8],
    'x11': [88, 8],
    'x12': [96, 8],
    'x13': [104, 8],
    'x14': [112, 8],
    'x15': [120, 8],
    'x16': [128, 8],
    'x17': [136, 8],
    'x18': [144, 8],
    'x19': [152, 8],
    'x20': [160, 8],
    'x21': [168, 8],
    'x22': [176, 8],
    'x23': [184, 8],
    'x24': [192, 8],
    'x25': [200, 8],
    'x26': [208, 8],
    'x27': [216, 8],
    'x28': [224, 8],
  
    // Special registers
    'fp': [232, 8],   // Alias for x29
    'lr': [240, 8],   // Alias for x30
    'sp': [248, 8],
    'pc': [256, 8],
  
    // 32-bit aliases (lower 32 bits of the 64-bit registers)
    'w0': [0, 4],
    'w1': [8, 4],
    'w2': [16, 4],
    'w3': [24, 4],
    'w4': [32, 4],
    'w5': [40, 4],
    'w6': [48, 4],
    'w7': [56, 4],
    'w8': [64, 4],
    'w9': [72, 4],
    'w10': [80, 4],
    'w11': [88, 4],
    'w12': [96, 4],
    'w13': [104, 4],
    'w14': [112, 4],
    'w15': [120, 4],
    'w16': [128, 4],
    'w17': [136, 4],
    'w18': [144, 4],
    'w19': [152, 4],
    'w20': [160, 4],
    'w21': [168, 4],
    'w22': [176, 4],
    'w23': [184, 4],
    'w24': [192, 4],
    'w25': [200, 4],
    'w26': [208, 4],
    'w27': [216, 4],
    'w28': [224, 4],
    'w29': [232, 4],
    'w30': [240, 4],
  
    // System register
    'nzcv': [264, 4],
  
    // SIMD and floating-point registers (start at offset 272)
    // v registers
    'v0': [272, 16],
    'v1': [288, 16],
    'v2': [304, 16],
    'v3': [320, 16],
    'v4': [336, 16],
    'v5': [352, 16],
    'v6': [368, 16],
    'v7': [384, 16],
    'v8': [400, 16],
    'v9': [416, 16],
    'v10': [432, 16],
    'v11': [448, 16],
    'v12': [464, 16],
    'v13': [480, 16],
    'v14': [496, 16],
    'v15': [512, 16],
    'v16': [528, 16],
    'v17': [544, 16],
    'v18': [560, 16],
    'v19': [576, 16],
    'v20': [592, 16],
    'v21': [608, 16],
    'v22': [624, 16],
    'v23': [640, 16],
    'v24': [656, 16],
    'v25': [672, 16],
    'v26': [688, 16],
    'v27': [704, 16],
    'v28': [720, 16],
    'v29': [736, 16],
    'v30': [752, 16],
    'v31': [768, 16],

    // q registers
    'q0': [272, 16],
    'q1': [288, 16],
    'q2': [304, 16],
    'q3': [320, 16],
    'q4': [336, 16],
    'q5': [352, 16],
    'q6': [368, 16],
    'q7': [384, 16],
    'q8': [400, 16],
    'q9': [416, 16],
    'q10': [432, 16],
    'q11': [448, 16],
    'q12': [464, 16],
    'q13': [480, 16],
    'q14': [496, 16],
    'q15': [512, 16],
    'q16': [528, 16],
    'q17': [544, 16],
    'q18': [560, 16],
    'q19': [576, 16],
    'q20': [592, 16],
    'q21': [608, 16],
    'q22': [624, 16],
    'q23': [640, 16],
    'q24': [656, 16],
    'q25': [672, 16],
    'q26': [688, 16],
    'q27': [704, 16],
    'q28': [720, 16],
    'q29': [736, 16],
    'q30': [752, 16],
    'q31': [768, 16],


  
    // d registers (lower 64 bits of the q registers)
    'd0': [272, 8],
    'd1': [288, 8],
    'd2': [304, 8],
    'd3': [320, 8],
    'd4': [336, 8],
    'd5': [352, 8],
    'd6': [368, 8],
    'd7': [384, 8],
    'd8': [400, 8],
    'd9': [416, 8],
    'd10': [432, 8],
    'd11': [448, 8],
    'd12': [464, 8],
    'd13': [480, 8],
    'd14': [496, 8],
    'd15': [512, 8],
    'd16': [528, 8],
    'd17': [544, 8],
    'd18': [560, 8],
    'd19': [576, 8],
    'd20': [592, 8],
    'd21': [608, 8],
    'd22': [624, 8],
    'd23': [640, 8],
    'd24': [656, 8],
    'd25': [672, 8],
    'd26': [688, 8],
    'd27': [704, 8],
    'd28': [720, 8],
    'd29': [736, 8],
    'd30': [752, 8],
    'd31': [768, 8],
  
    // s registers (lower 32 bits of the d registers)
    's0': [272, 4],
    's1': [288, 4],
    's2': [304, 4],
    's3': [320, 4],
    's4': [336, 4],
    's5': [352, 4],
    's6': [368, 4],
    's7': [384, 4],
    's8': [400, 4],
    's9': [416, 4],
    's10': [432, 4],
    's11': [448, 4],
    's12': [464, 4],
    's13': [480, 4],
    's14': [496, 4],
    's15': [512, 4],
    's16': [528, 4],
    's17': [544, 4],
    's18': [560, 4],
    's19': [576, 4],
    's20': [592, 4],
    's21': [608, 4],
    's22': [624, 4],
    's23': [640, 4],
    's24': [656, 4],
    's25': [672, 4],
    's26': [688, 4],
    's27': [704, 4],
    's28': [720, 4],
    's29': [736, 4],
    's30': [752, 4],
    's31': [768, 4],

    // zero register
    'xzr': [784, 8],
    'wzr': [784, 4]
};
