
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003540                       # Number of seconds simulated
sim_ticks                                  3540473031                       # Number of ticks simulated
final_tick                               533149991967                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  87083                       # Simulator instruction rate (inst/s)
host_op_rate                                   110559                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 305262                       # Simulator tick rate (ticks/s)
host_mem_usage                               16882936                       # Number of bytes of host memory used
host_seconds                                 11598.15                       # Real time elapsed on the host
sim_insts                                  1010000002                       # Number of instructions simulated
sim_ops                                    1282276646                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         6016                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data        91264                       # Number of bytes read from this memory
system.physmem.bytes_read::total                97280                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         6016                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6016                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        73344                       # Number of bytes written to this memory
system.physmem.bytes_written::total             73344                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst           47                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data          713                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                   760                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             573                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  573                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst      1699208                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data     25777346                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                27476554                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst      1699208                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1699208                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          20715876                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               20715876                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          20715876                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst      1699208                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data     25777346                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               48192430                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.cpu.workload.num_syscalls                   25                       # Number of system calls
system.switch_cpus.numCycles                  8490344                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups          3088022                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted      2536074                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect       206677                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups       1251483                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits          1193288                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS           300457                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect         8876                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles      3323187                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts               16803867                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches             3088022                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1493745                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               3596274                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         1040229                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles         666672                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines           1634796                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         91989                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      8416363                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.449722                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.326450                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          4820089     57.27%     57.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           355389      4.22%     61.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           334194      3.97%     65.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           314264      3.73%     69.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           260489      3.10%     72.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           187591      2.23%     74.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           136639      1.62%     76.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           210226      2.50%     78.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1797482     21.36%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      8416363                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.363710                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.979174                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles          3478996                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        632902                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles           3436046                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         42143                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         826269                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved       495760                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          3965                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts       19978215                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts         10875                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         826269                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles          3661185                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          277549                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        72224                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles           3289163                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        289967                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts       19382996                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents            42                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         156382                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents         83160                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands     26870299                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups      90292887                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups     90292887                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps      16788541                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         10081698                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         3658                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         1956                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            707867                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads      1904968                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1017593                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        23181                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       443622                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded           18059261                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         3589                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued          14610996                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        22644                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      5725714                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     17520041                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          270                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      8416363                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.736023                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.840335                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2932960     34.85%     34.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1705424     20.26%     55.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1368579     16.26%     71.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       817582      9.71%     81.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       830707      9.87%     90.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       380348      4.52%     95.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       244033      2.90%     98.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        66938      0.80%     99.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        69792      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      8416363                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           63836     58.03%     58.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     58.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     58.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     58.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     58.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     58.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     58.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     58.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     58.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     58.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     58.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     58.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     58.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     58.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     58.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     58.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     58.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     58.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     58.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     58.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     58.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     58.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     58.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     58.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     58.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     58.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     58.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     58.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          21814     19.83%     77.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         24361     22.14%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      12012115     82.21%     82.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       200269      1.37%     83.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     83.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     83.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     83.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     83.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     83.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     83.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     83.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     83.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     83.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     83.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc         1591      0.01%     83.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     83.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1548767     10.60%     94.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       848254      5.81%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       14610996                       # Type of FU issued
system.switch_cpus.iq.rate                   1.720896                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              110011                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.007529                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads     37771008                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes     23788824                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     14237405                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses       14721007                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        46231                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       669766                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          469                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          269                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       233888                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads           78                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         826269                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          189597                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         13433                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts     18062852                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        83239                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts       1904968                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts      1017593                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         1940                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           9093                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents          1471                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          269                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       122356                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       116774                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       239130                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts      14369486                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts       1469400                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       241508                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     2                       # number of nop insts executed
system.switch_cpus.iew.exec_refs              2304853                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches          2018590                       # Number of branches executed
system.switch_cpus.iew.exec_stores             835453                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.692450                       # Inst execution rate
system.switch_cpus.iew.wb_sent               14248256                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count              14237405                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers           9201607                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers          24896846                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.676894                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.369589                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus.commit.commitCommittedOps     12240054                       # The number of committed instructions
system.switch_cpus.commit.commitSquashedInsts      5823484                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         3319                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       205876                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      7590094                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.612635                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.119706                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      3002936     39.56%     39.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2047221     26.97%     66.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       848778     11.18%     77.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       429876      5.66%     83.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       450069      5.93%     89.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       227536      3.00%     92.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       156024      2.06%     94.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        89683      1.18%     95.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       337971      4.45%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      7590094                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       12240054                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                2018907                       # Number of memory references committed
system.switch_cpus.commit.loads               1235202                       # Number of loads committed
system.switch_cpus.commit.membars                1642                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1758291                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts          11009303                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       240295                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events        337971                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads             25315336                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            36953908                       # The number of ROB writes
system.switch_cpus.timesIdled                    3878                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                   73981                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              12240054                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total      10000001                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.849034                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.849034                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.177809                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.177809                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads         64953871                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        19476341                       # number of integer regfile writes
system.switch_cpus.misc_regfile_reads        18744008                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes           3304                       # number of misc regfile writes
system.l2.replacements                            759                       # number of replacements
system.l2.tagsinuse                      32766.065208                       # Cycle average of tags in use
system.l2.total_refs                          1025179                       # Total number of references to valid blocks.
system.l2.sampled_refs                          33523                       # Sample count of references to valid blocks.
system.l2.avg_refs                          30.581362                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         12571.333112                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst      43.454803                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data     379.079000                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst               4.527500                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data           19767.670793                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.383647                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.001326                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.011569                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.000138                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.603261                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999941                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data        10088                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   10089                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             4026                       # number of Writeback hits
system.l2.Writeback_hits::total                  4026                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data          100                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   100                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst             1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data         10188                       # number of demand (read+write) hits
system.l2.demand_hits::total                    10189                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus.data        10188                       # number of overall hits
system.l2.overall_hits::total                   10189                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           47                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data          713                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   760                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus.inst           47                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data          713                       # number of demand (read+write) misses
system.l2.demand_misses::total                    760                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           47                       # number of overall misses
system.l2.overall_misses::switch_cpus.data          713                       # number of overall misses
system.l2.overall_misses::total                   760                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst      2303918                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data     29245678                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        31549596                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst      2303918                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data     29245678                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         31549596                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst      2303918                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data     29245678                       # number of overall miss cycles
system.l2.overall_miss_latency::total        31549596                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           48                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        10801                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               10849                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         4026                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              4026                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data          100                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               100                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           48                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        10901                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                10949                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           48                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        10901                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               10949                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.979167                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.066012                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.070053                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.979167                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.065407                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.069413                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.979167                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.065407                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.069413                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 49019.531915                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 41017.781206                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 41512.626316                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 49019.531915                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 41017.781206                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 41512.626316                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 49019.531915                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 41017.781206                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 41512.626316                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  573                       # number of writebacks
system.l2.writebacks::total                       573                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           47                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data          713                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              760                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           47                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data          713                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               760                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           47                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data          713                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              760                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst      2034092                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data     25117679                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     27151771                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst      2034092                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data     25117679                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     27151771                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst      2034092                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data     25117679                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     27151771                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.979167                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.066012                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.070053                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.979167                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.065407                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.069413                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.979167                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.065407                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.069413                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 43278.553191                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 35228.161290                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 35726.014474                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 43278.553191                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 35228.161290                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 35726.014474                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 43278.553191                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 35228.161290                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 35726.014474                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      5                       # number of replacements
system.cpu.icache.tagsinuse                582.028024                       # Cycle average of tags in use
system.cpu.icache.total_refs               1001644409                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    589                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               1700584.735144                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    45.034461                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst     536.993563                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.072171                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.860567                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.932737                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst      1634732                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1634732                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst      1634732                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1634732                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst      1634732                       # number of overall hits
system.cpu.icache.overall_hits::total         1634732                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           64                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            64                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           64                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             64                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           64                       # number of overall misses
system.cpu.icache.overall_misses::total            64                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      3640196                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3640196                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      3640196                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3640196                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      3640196                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3640196                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst      1634796                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1634796                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst      1634796                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1634796                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst      1634796                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1634796                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000039                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000039                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 56878.062500                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56878.062500                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 56878.062500                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56878.062500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 56878.062500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56878.062500                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst           16                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst           16                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst           16                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           48                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           48                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           48                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           48                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst      2723259                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2723259                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst      2723259                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2723259                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst      2723259                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2723259                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 56734.562500                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56734.562500                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 56734.562500                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56734.562500                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 56734.562500                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56734.562500                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                  10901                       # number of replacements
system.cpu.dcache.tagsinuse                       256                       # Cycle average of tags in use
system.cpu.dcache.total_refs                174235043                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                  11157                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs               15616.657076                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   231.751489                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data      24.248511                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.905279                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.094721                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total                1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data      1132740                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1132740                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data       779916                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         779916                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         1795                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1795                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         1652                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1652                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data      1912656                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1912656                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data      1912656                       # number of overall hits
system.cpu.dcache.overall_hits::total         1912656                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        36933                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         36933                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data          334                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          334                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        37267                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          37267                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        37267                       # number of overall misses
system.cpu.dcache.overall_misses::total         37267                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    944040477                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    944040477                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data      9675854                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      9675854                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data    953716331                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    953716331                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data    953716331                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    953716331                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data      1169673                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1169673                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       780250                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       780250                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         1795                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1795                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data      1949923                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1949923                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data      1949923                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1949923                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.031575                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.031575                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.000428                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000428                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.019112                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.019112                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.019112                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.019112                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 25560.893429                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25560.893429                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 28969.622754                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 28969.622754                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 25591.443663                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25591.443663                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 25591.443663                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25591.443663                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         4026                       # number of writebacks
system.cpu.dcache.writebacks::total              4026                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        26132                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        26132                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data          234                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          234                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        26366                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        26366                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        26366                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        26366                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        10801                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10801                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data          100                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          100                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        10901                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        10901                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        10901                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        10901                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    142734914                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    142734914                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data      1998138                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1998138                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    144733052                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    144733052                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    144733052                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    144733052                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.009234                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009234                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.000128                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000128                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.005590                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005590                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.005590                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005590                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 13214.972132                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13214.972132                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 19981.380000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 19981.380000                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 13277.043574                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13277.043574                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 13277.043574                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 13277.043574                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
