#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1115-g753bf516)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x7fffd8a89b50 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fffd8ad5930 .scope module, "dongwon_cpu" "dongwon_cpu" 3 3;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "reset_n";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "restart_n";
    .port_info 3 /OUTPUT 8 "pc";
P_0x7fffd8acf910 .param/l "ADDR_WIDTH" 0 3 5, +C4<00000000000000000000000000001000>;
o0x7f492cf30018 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffd8ad84e0_0 .net "clk", 0 0, o0x7f492cf30018;  0 drivers
v0x7fffd8ad8620_0 .var "pc", 7 0;
o0x7f492cf30078 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffd8acda00_0 .net "reset_n", 0 0, o0x7f492cf30078;  0 drivers
o0x7f492cf300a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffd8acd6f0_0 .net "restart_n", 0 0, o0x7f492cf300a8;  0 drivers
E_0x7fffd8ad8b30/0 .event negedge, v0x7fffd8acd6f0_0, v0x7fffd8acda00_0;
E_0x7fffd8ad8b30/1 .event posedge, v0x7fffd8ad84e0_0;
E_0x7fffd8ad8b30 .event/or E_0x7fffd8ad8b30/0, E_0x7fffd8ad8b30/1;
S_0x7fffd8ad5b10 .scope module, "tb_dongwon_ram" "tb_dongwon_ram" 4 9;
 .timescale -9 -12;
P_0x7fffd8ae5120 .param/l "CACHE_IDLE" 1 4 34, C4<000>;
P_0x7fffd8ae5160 .param/l "CACHE_READ_HIT" 1 4 33, C4<101>;
P_0x7fffd8ae51a0 .param/l "CACHE_READ_MISS" 1 4 32, C4<100>;
P_0x7fffd8ae51e0 .param/l "CACHE_WRITE" 1 4 31, C4<010>;
v0x7fffd8b09a10_0 .var "c_in_data", 31 0;
v0x7fffd8b09b20_0 .net "c_out_data", 31 0, v0x7fffd8b08540_0;  1 drivers
v0x7fffd8b09bf0_0 .var "c_run", 0 0;
v0x7fffd8b09cf0_0 .var "c_we", 0 0;
v0x7fffd8b09dc0_0 .var "clk", 0 0;
v0x7fffd8b09eb0_0 .var/i "count", 31 0;
v0x7fffd8b09f50_0 .var/i "iter", 31 0;
v0x7fffd8b09ff0_0 .var "pc", 31 0;
v0x7fffd8b0a100_0 .var "pc_restart", 0 0;
v0x7fffd8b0a250_0 .var "r_in_data", 31 0;
v0x7fffd8b0a310_0 .net "r_out_data", 31 0, v0x7fffd8b09450_0;  1 drivers
v0x7fffd8b0a3b0_0 .var "r_run", 0 0;
v0x7fffd8b0a450_0 .var "r_we", 0 0;
v0x7fffd8b0a520_0 .var "reset_n", 0 0;
v0x7fffd8b0a5c0_0 .net "state_of_cache", 2 0, v0x7fffd8b087a0_0;  1 drivers
v0x7fffd8b0a6b0_0 .var "t_out_data", 31 0;
S_0x7fffd8b06d90 .scope module, "u_dongwon_cache" "dongwon_cache" 4 159, 5 3 0, S_0x7fffd8ad5b10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 32 "addr";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "run";
    .port_info 5 /INPUT 32 "in_data";
    .port_info 6 /OUTPUT 32 "out_data";
    .port_info 7 /OUTPUT 3 "state_of_cache";
P_0x7fffd8b06f40 .param/l "ADDR_WIDTH" 0 5 6, +C4<00000000000000000000000000100000>;
P_0x7fffd8b06f80 .param/l "CACHE_IDLE" 1 5 56, C4<000>;
P_0x7fffd8b06fc0 .param/str "CACHE_MODE" 0 5 9, "DIRECT MAPPED";
P_0x7fffd8b07000 .param/l "CACHE_READ_HIT" 1 5 55, C4<101>;
P_0x7fffd8b07040 .param/l "CACHE_READ_MISS" 1 5 54, C4<100>;
P_0x7fffd8b07080 .param/l "CACHE_SIZE" 0 5 8, +C4<00000000000000000000000010000000>;
P_0x7fffd8b070c0 .param/l "CACHE_WRITE" 1 5 53, C4<010>;
P_0x7fffd8b07100 .param/l "DATA_WIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0x7fffd8b07140 .param/l "IDX_VALID" 1 5 27, +C4<00000000000000000000000000000000111001>;
P_0x7fffd8b07180 .param/l "SIZE_OF_BYTE_OFFSET" 1 5 22, +C4<00000000000000000000000000000010>;
P_0x7fffd8b071c0 .param/l "SIZE_OF_CACHE_LINE" 1 5 26, +C4<0000000000000000000000000000000111010>;
P_0x7fffd8b07200 .param/l "SIZE_OF_INDEX" 1 5 23, +C4<000000000000000000000000000000101>;
P_0x7fffd8b07240 .param/l "SIZE_OF_TAG" 1 5 25, +C4<00000000000000000000000000000011001>;
P_0x7fffd8b07280 .param/l "SIZE_OF_VALID" 1 5 24, +C4<00000000000000000000000000000001>;
L_0x7f492cee00a8 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
L_0x7fffd8ab9d20 .functor AND 32, v0x7fffd8b09a10_0, L_0x7f492cee00a8, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x7f492cee0060 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd8aafc10_0 .net *"_ivl_13", 6 0, L_0x7f492cee0060;  1 drivers
v0x7fffd8aafad0_0 .net/2u *"_ivl_14", 31 0, L_0x7f492cee00a8;  1 drivers
v0x7fffd8aafe70_0 .net *"_ivl_16", 31 0, L_0x7fffd8ab9d20;  1 drivers
v0x7fffd8b07b90_0 .net *"_ivl_3", 2 0, L_0x7fffd8b0a7f0;  1 drivers
L_0x7f492cee0018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd8b07c70_0 .net *"_ivl_7", 1 0, L_0x7f492cee0018;  1 drivers
v0x7fffd8b07da0_0 .net *"_ivl_9", 17 0, L_0x7fffd8b0aa40;  1 drivers
v0x7fffd8b07e80_0 .net "abc", 3 0, L_0x7fffd8b1adc0;  1 drivers
v0x7fffd8b07f60_0 .net "addr", 31 0, v0x7fffd8b09ff0_0;  1 drivers
v0x7fffd8b08040_0 .net "byte_offset", 1 0, L_0x7fffd8b0a750;  1 drivers
v0x7fffd8b08120 .array "cache_line", 4 0, 57 0;
v0x7fffd8b081e0_0 .net "clk", 0 0, v0x7fffd8b09dc0_0;  1 drivers
v0x7fffd8b082a0_0 .net "in_data", 31 0, v0x7fffd8b09a10_0;  1 drivers
v0x7fffd8b08380_0 .net "index", 4 0, L_0x7fffd8b0a920;  1 drivers
v0x7fffd8b08460_0 .var/i "iter", 31 0;
v0x7fffd8b08540_0 .var "out_data", 31 0;
v0x7fffd8b08620_0 .net "reset_n", 0 0, v0x7fffd8b0a520_0;  1 drivers
v0x7fffd8b086e0_0 .net "run", 0 0, v0x7fffd8b09bf0_0;  1 drivers
v0x7fffd8b087a0_0 .var "state_of_cache", 2 0;
v0x7fffd8b08880_0 .net "tag", 24 0, L_0x7fffd8b0ab10;  1 drivers
v0x7fffd8b08960_0 .net "we", 0 0, v0x7fffd8b09cf0_0;  1 drivers
E_0x7fffd8ad9500 .event posedge, v0x7fffd8b081e0_0;
E_0x7fffd8ada3b0/0 .event negedge, v0x7fffd8b08620_0;
E_0x7fffd8ada3b0/1 .event posedge, v0x7fffd8b081e0_0;
E_0x7fffd8ada3b0 .event/or E_0x7fffd8ada3b0/0, E_0x7fffd8ada3b0/1;
L_0x7fffd8b0a750 .part v0x7fffd8b09ff0_0, 0, 2;
L_0x7fffd8b0a7f0 .part v0x7fffd8b09ff0_0, 2, 3;
L_0x7fffd8b0a920 .concat [ 3 2 0 0], L_0x7fffd8b0a7f0, L_0x7f492cee0018;
L_0x7fffd8b0aa40 .part v0x7fffd8b09ff0_0, 7, 18;
L_0x7fffd8b0ab10 .concat [ 18 7 0 0], L_0x7fffd8b0aa40, L_0x7f492cee0060;
L_0x7fffd8b1adc0 .part L_0x7fffd8ab9d20, 0, 4;
S_0x7fffd8b08b20 .scope module, "u_dongwon_ram" "dongwon_ram" 4 126, 6 2 0, S_0x7fffd8ad5b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 32 "addr";
    .port_info 3 /INPUT 32 "in_data";
    .port_info 4 /INPUT 1 "run";
    .port_info 5 /INPUT 1 "we";
    .port_info 6 /INPUT 3 "state_of_cache";
    .port_info 7 /OUTPUT 32 "out_data";
P_0x7fffd8a89ce0 .param/l "ADDR_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
P_0x7fffd8a89d20 .param/l "CACHE_IDLE" 1 6 22, C4<000>;
P_0x7fffd8a89d60 .param/l "CACHE_READ_HIT" 1 6 21, C4<101>;
P_0x7fffd8a89da0 .param/l "CACHE_READ_MISS" 1 6 20, C4<100>;
P_0x7fffd8a89de0 .param/l "CACHE_WRITE" 1 6 19, C4<010>;
P_0x7fffd8a89e20 .param/l "DATA_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x7fffd8a89e60 .param/l "MEM_SIZE" 0 6 6, +C4<00000000000000000000010000000000>;
v0x7fffd8b09100_0 .net "addr", 31 0, v0x7fffd8b09ff0_0;  alias, 1 drivers
v0x7fffd8b091f0_0 .net "clk", 0 0, v0x7fffd8b09dc0_0;  alias, 1 drivers
v0x7fffd8b092c0_0 .net "in_data", 31 0, v0x7fffd8b0a250_0;  1 drivers
v0x7fffd8b09390_0 .var/i "iter", 31 0;
v0x7fffd8b09450_0 .var "out_data", 31 0;
v0x7fffd8b09580 .array "ram", 1023 0, 7 0;
v0x7fffd8b09640_0 .net "reset_n", 0 0, v0x7fffd8b0a520_0;  alias, 1 drivers
v0x7fffd8b096e0_0 .net "run", 0 0, v0x7fffd8b0a3b0_0;  1 drivers
v0x7fffd8b09780_0 .net "state_of_cache", 2 0, v0x7fffd8b087a0_0;  alias, 1 drivers
v0x7fffd8b09870_0 .net "we", 0 0, v0x7fffd8b0a450_0;  1 drivers
    .scope S_0x7fffd8ad5930;
T_0 ;
    %wait E_0x7fffd8ad8b30;
    %load/vec4 v0x7fffd8acda00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffd8ad8620_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffd8acd6f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffd8ad8620_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x7fffd8ad8620_0;
    %addi 4, 0, 8;
    %assign/vec4 v0x7fffd8ad8620_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffd8b08b20;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd8b09450_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd8b09390_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0x7fffd8b08b20;
T_2 ;
    %wait E_0x7fffd8ada3b0;
    %load/vec4 v0x7fffd8b09640_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd8b09390_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x7fffd8b09390_0;
    %cmpi/s 1023, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x7fffd8b09390_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd8b09580, 0, 4;
    %load/vec4 v0x7fffd8b09390_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd8b09390_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fffd8b08b20;
T_3 ;
    %wait E_0x7fffd8ad9500;
    %load/vec4 v0x7fffd8b096e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7fffd8b09870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x7fffd8b092c0_0;
    %pushi/vec4 255, 0, 32;
    %and;
    %pad/u 8;
    %ix/getv 3, v0x7fffd8b09100_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd8b09580, 0, 4;
    %load/vec4 v0x7fffd8b092c0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 255, 0, 32;
    %and;
    %pad/u 8;
    %load/vec4 v0x7fffd8b09100_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd8b09580, 0, 4;
    %load/vec4 v0x7fffd8b092c0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 255, 0, 32;
    %and;
    %pad/u 8;
    %load/vec4 v0x7fffd8b09100_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd8b09580, 0, 4;
    %load/vec4 v0x7fffd8b092c0_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 255, 0, 32;
    %and;
    %pad/u 8;
    %load/vec4 v0x7fffd8b09100_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd8b09580, 0, 4;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x7fffd8b09870_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x7fffd8b09100_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fffd8b09580, 4;
    %pad/u 32;
    %pushi/vec4 255, 0, 32;
    %and;
    %load/vec4 v0x7fffd8b09100_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fffd8b09580, 4;
    %pad/u 32;
    %pushi/vec4 65280, 0, 32;
    %and;
    %or;
    %load/vec4 v0x7fffd8b09100_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fffd8b09580, 4;
    %pad/u 32;
    %pushi/vec4 16711680, 0, 32;
    %and;
    %or;
    %load/vec4 v0x7fffd8b09100_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fffd8b09580, 4;
    %pad/u 32;
    %pushi/vec4 4278190080, 0, 32;
    %and;
    %or;
    %assign/vec4 v0x7fffd8b09450_0, 0;
T_3.4 ;
T_3.3 ;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fffd8b06d90;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd8b08460_0, 0, 32;
    %end;
    .thread T_4, $init;
    .scope S_0x7fffd8b06d90;
T_5 ;
    %wait E_0x7fffd8ada3b0;
    %load/vec4 v0x7fffd8b08620_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd8b08460_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x7fffd8b08460_0;
    %cmpi/s 127, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 58;
    %ix/getv/s 3, v0x7fffd8b08460_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd8b08120, 0, 4;
    %load/vec4 v0x7fffd8b08460_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd8b08460_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fffd8b06d90;
T_6 ;
    %wait E_0x7fffd8ad9500;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffd8b087a0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffd8b086e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x7fffd8b08960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %ix/getv 4, v0x7fffd8b08380_0;
    %load/vec4a v0x7fffd8b08120, 4;
    %parti/s 1, 57, 7;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.4, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fffd8b087a0_0, 0;
    %load/vec4 v0x7fffd8b082a0_0;
    %ix/getv 3, v0x7fffd8b08380_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd8b08120, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/getv 3, v0x7fffd8b08380_0;
    %ix/load 4, 57, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd8b08120, 4, 5;
    %jmp T_6.5;
T_6.4 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fffd8b087a0_0, 0;
T_6.5 ;
    %load/vec4 v0x7fffd8b082a0_0;
    %pad/u 1;
    %ix/getv 3, v0x7fffd8b08380_0;
    %ix/load 4, 31, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd8b08120, 4, 5;
    %jmp T_6.3;
T_6.2 ;
    %ix/getv 4, v0x7fffd8b08380_0;
    %load/vec4a v0x7fffd8b08120, 4;
    %parti/s 1, 57, 7;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fffd8b087a0_0, 0;
    %load/vec4 v0x7fffd8b082a0_0;
    %ix/getv 3, v0x7fffd8b08380_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd8b08120, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/getv 3, v0x7fffd8b08380_0;
    %ix/load 4, 57, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd8b08120, 4, 5;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x7fffd8b087a0_0, 0;
    %ix/getv 4, v0x7fffd8b08380_0;
    %load/vec4a v0x7fffd8b08120, 4;
    %pushi/vec4 4294967295, 0, 58;
    %and;
    %pad/u 32;
    %assign/vec4 v0x7fffd8b08540_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv 3, v0x7fffd8b08380_0;
    %ix/load 4, 57, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd8b08120, 4, 5;
T_6.7 ;
T_6.3 ;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fffd8ad5b10;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd8b09f50_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fffd8b09eb0_0, 0, 32;
    %end;
    .thread T_7, $init;
    .scope S_0x7fffd8ad5b10;
T_8 ;
    %delay 5000, 0;
    %load/vec4 v0x7fffd8b09dc0_0;
    %inv;
    %store/vec4 v0x7fffd8b09dc0_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fffd8ad5b10;
T_9 ;
    %vpi_call/w 4 43 "$dumpfile", "output.vcd" {0 0 0};
    %vpi_call/w 4 44 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffd8ad5b10 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd8b0a520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd8b0a100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd8b09dc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd8b0a3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd8b0a450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd8b09bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd8b09cf0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd8b09a10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd8b0a250_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd8b0a520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd8b0a450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd8b0a3b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd8b09ff0_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd8b0a520_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd8b09f50_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x7fffd8b09f50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_9.1, 5;
    %load/vec4 v0x7fffd8b09f50_0;
    %assign/vec4 v0x7fffd8b0a250_0, 0;
    %load/vec4 v0x7fffd8b09ff0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x7fffd8b09ff0_0, 0;
    %delay 10000, 0;
    %load/vec4 v0x7fffd8b09f50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd8b09f50_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd8b0a100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd8b0a3b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd8b09bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd8b0a450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd8b09cf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd8b09ff0_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd8b0a100_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd8b09f50_0, 0, 32;
T_9.2 ;
    %load/vec4 v0x7fffd8b09f50_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_9.3, 5;
    %load/vec4 v0x7fffd8b0a310_0;
    %assign/vec4 v0x7fffd8b09a10_0, 0;
    %load/vec4 v0x7fffd8b09ff0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7fffd8b09ff0_0, 0, 32;
    %delay 10000, 0;
    %load/vec4 v0x7fffd8b09f50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd8b09f50_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd8b09cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd8b0a3b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd8b09bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd8b0a100_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd8b09ff0_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd8b0a100_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd8b09f50_0, 0, 32;
T_9.4 ;
    %load/vec4 v0x7fffd8b09f50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_9.5, 5;
    %load/vec4 v0x7fffd8b0a5c0_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_9.6, 4;
    %load/vec4 v0x7fffd8b09b20_0;
    %assign/vec4 v0x7fffd8b0a6b0_0, 0;
T_9.6 ;
    %load/vec4 v0x7fffd8b09ff0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x7fffd8b09ff0_0, 0;
    %delay 10000, 0;
    %load/vec4 v0x7fffd8b09f50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd8b09f50_0, 0, 32;
    %jmp T_9.4;
T_9.5 ;
    %vpi_call/w 4 115 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "dongwon_cpu.v";
    "tb_dongwon_ram.v";
    "dongwon_cache.v";
    "dongwon_ram.v";
