[date] Tue Mar 11 12:00:00 2025
[dumpfile] tb.vcd
[timescale] 1ns
[savefile] tb.gtkw
[timestart] 0

# Clock and Reset
@28
tb.clk
tb.rst_n

# Inputs
@200
-Inputs
@22
tb.ui_in[7:0]
tb.uio_in[7:0]

# Outputs
@200
-Outputs
@22
tb.uo_out[7:0]
tb.uio_out[7:0]
tb.uio_oe[7:0]
