{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1689317764246 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1689317764247 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 14 03:56:04 2023 " "Processing started: Fri Jul 14 03:56:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1689317764247 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1689317764247 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ula -c ula " "Command: quartus_map --read_settings_files=on --write_settings_files=off ula -c ula" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1689317764247 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1689317764445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-rtl " "Found design unit 1: ula-rtl" {  } { { "ula.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/ula.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689317764707 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/ula.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689317764707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689317764707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor_al.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extensor_al.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extensor_al-rtl " "Found design unit 1: extensor_al-rtl" {  } { { "extensor_al.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/extensor_al.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689317764709 ""} { "Info" "ISGN_ENTITY_NAME" "1 extensor_al " "Found entity 1: extensor_al" {  } { { "extensor_al.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/extensor_al.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689317764709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689317764709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sum_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sum_16-comp " "Found design unit 1: sum_16-comp" {  } { { "sum_16.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/sum_16.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689317764710 ""} { "Info" "ISGN_ENTITY_NAME" "1 sum_16 " "Found entity 1: sum_16" {  } { { "sum_16.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/sum_16.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689317764710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689317764710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder_16-comp " "Found design unit 1: full_adder_16-comp" {  } { { "full_adder_16.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/full_adder_16.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689317764712 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder_16 " "Found entity 1: full_adder_16" {  } { { "full_adder_16.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/full_adder_16.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689317764712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689317764712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-behav " "Found design unit 1: full_adder-behav" {  } { { "full_adder.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/full_adder.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689317764713 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/full_adder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689317764713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689317764713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "abext.vhd 2 1 " "Found 2 design units, including 1 entities, in source file abext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 abext-arc " "Found design unit 1: abext-arc" {  } { { "abext.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/abext.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689317764714 ""} { "Info" "ISGN_ENTITY_NAME" "1 abext " "Found entity 1: abext" {  } { { "abext.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/abext.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689317764714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689317764714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinext.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cinext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cinext-arc " "Found design unit 1: cinext-arc" {  } { { "cinext.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/cinext.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689317764716 ""} { "Info" "ISGN_ENTITY_NAME" "1 cinext " "Found entity 1: cinext" {  } { { "cinext.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/cinext.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689317764716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689317764716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp16bit-behav " "Found design unit 1: comp16bit-behav" {  } { { "comp16bit.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/comp16bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689317764717 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp16bit " "Found entity 1: comp16bit" {  } { { "comp16bit.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/comp16bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689317764717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689317764717 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ula " "Elaborating entity \"ula\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1689317764737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensor_al extensor_al:extensor_al0 " "Elaborating entity \"extensor_al\" for hierarchy \"extensor_al:extensor_al0\"" {  } { { "ula.vhd" "extensor_al0" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/ula.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689317764748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "abext extensor_al:extensor_al0\|abext:\\gen_abext:0:inst_abext " "Elaborating entity \"abext\" for hierarchy \"extensor_al:extensor_al0\|abext:\\gen_abext:0:inst_abext\"" {  } { { "extensor_al.vhd" "\\gen_abext:0:inst_abext" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/extensor_al.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689317764749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinext extensor_al:extensor_al0\|cinext:inst_cinext " "Elaborating entity \"cinext\" for hierarchy \"extensor_al:extensor_al0\|cinext:inst_cinext\"" {  } { { "extensor_al.vhd" "inst_cinext" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/extensor_al.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689317764761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum_16 sum_16:sum_16_0 " "Elaborating entity \"sum_16\" for hierarchy \"sum_16:sum_16_0\"" {  } { { "ula.vhd" "sum_16_0" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/ula.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689317764763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_16 sum_16:sum_16_0\|full_adder_16:inst0_full_adder_16bits " "Elaborating entity \"full_adder_16\" for hierarchy \"sum_16:sum_16_0\|full_adder_16:inst0_full_adder_16bits\"" {  } { { "sum_16.vhd" "inst0_full_adder_16bits" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/sum_16.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689317764764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder sum_16:sum_16_0\|full_adder_16:inst0_full_adder_16bits\|full_adder:inst0_fa " "Elaborating entity \"full_adder\" for hierarchy \"sum_16:sum_16_0\|full_adder_16:inst0_full_adder_16bits\|full_adder:inst0_fa\"" {  } { { "full_adder_16.vhd" "inst0_fa" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/full_adder_16.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689317764765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp16bit comp16bit:comparator " "Elaborating entity \"comp16bit\" for hierarchy \"comp16bit:comparator\"" {  } { { "ula.vhd" "comparator" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/ula.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689317764777 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1689317765222 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689317765222 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "161 " "Implemented 161 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1689317765242 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1689317765242 ""} { "Info" "ICUT_CUT_TM_LCELLS" "109 " "Implemented 109 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1689317765242 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1689317765242 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4628 " "Peak virtual memory: 4628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1689317765258 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 14 03:56:05 2023 " "Processing ended: Fri Jul 14 03:56:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1689317765258 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1689317765258 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1689317765258 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1689317765258 ""}
