// Generated by CIRCT 42e53322a
module dec_4_to_16(	// /tmp/tmp.eXKnNZhh1Y/21964_Verilog-Projects_Project2–CombinationalLogic_dec_4_to_16_dec_4_to_16.cleaned.mlir:2:3
  input  [3:0]  ADDR,	// /tmp/tmp.eXKnNZhh1Y/21964_Verilog-Projects_Project2–CombinationalLogic_dec_4_to_16_dec_4_to_16.cleaned.mlir:2:29
  output [15:0] DEC	// /tmp/tmp.eXKnNZhh1Y/21964_Verilog-Projects_Project2–CombinationalLogic_dec_4_to_16_dec_4_to_16.cleaned.mlir:2:45
);

  wire _GEN = ~(ADDR[0]) & ~(ADDR[1]);	// /tmp/tmp.eXKnNZhh1Y/21964_Verilog-Projects_Project2–CombinationalLogic_dec_4_to_16_dec_4_to_16.cleaned.mlir:4:10, :5:10, :6:10, :7:10, :8:10
  wire _GEN_0 = _GEN & ~(ADDR[2]);	// /tmp/tmp.eXKnNZhh1Y/21964_Verilog-Projects_Project2–CombinationalLogic_dec_4_to_16_dec_4_to_16.cleaned.mlir:8:10, :9:10, :10:10, :11:10
  wire _GEN_1 = _GEN & ADDR[2];	// /tmp/tmp.eXKnNZhh1Y/21964_Verilog-Projects_Project2–CombinationalLogic_dec_4_to_16_dec_4_to_16.cleaned.mlir:8:10, :9:10, :16:11
  wire _GEN_2 = ~(ADDR[0]) & ADDR[1];	// /tmp/tmp.eXKnNZhh1Y/21964_Verilog-Projects_Project2–CombinationalLogic_dec_4_to_16_dec_4_to_16.cleaned.mlir:4:10, :5:10, :7:10, :21:11
  wire _GEN_3 = _GEN_2 & ~(ADDR[2]);	// /tmp/tmp.eXKnNZhh1Y/21964_Verilog-Projects_Project2–CombinationalLogic_dec_4_to_16_dec_4_to_16.cleaned.mlir:9:10, :10:10, :21:11, :23:11
  wire _GEN_4 = _GEN_2 & ADDR[2];	// /tmp/tmp.eXKnNZhh1Y/21964_Verilog-Projects_Project2–CombinationalLogic_dec_4_to_16_dec_4_to_16.cleaned.mlir:9:10, :21:11, :27:11
  wire _GEN_5 = ADDR[0] & ~(ADDR[1]);	// /tmp/tmp.eXKnNZhh1Y/21964_Verilog-Projects_Project2–CombinationalLogic_dec_4_to_16_dec_4_to_16.cleaned.mlir:4:10, :5:10, :6:10, :32:11
  wire _GEN_6 = _GEN_5 & ~(ADDR[2]);	// /tmp/tmp.eXKnNZhh1Y/21964_Verilog-Projects_Project2–CombinationalLogic_dec_4_to_16_dec_4_to_16.cleaned.mlir:9:10, :10:10, :32:11, :34:11
  wire _GEN_7 = _GEN_5 & ADDR[2];	// /tmp/tmp.eXKnNZhh1Y/21964_Verilog-Projects_Project2–CombinationalLogic_dec_4_to_16_dec_4_to_16.cleaned.mlir:9:10, :32:11, :38:11
  wire _GEN_8 = ADDR[0] & ADDR[1];	// /tmp/tmp.eXKnNZhh1Y/21964_Verilog-Projects_Project2–CombinationalLogic_dec_4_to_16_dec_4_to_16.cleaned.mlir:4:10, :5:10, :42:11
  wire _GEN_9 = _GEN_8 & ~(ADDR[2]);	// /tmp/tmp.eXKnNZhh1Y/21964_Verilog-Projects_Project2–CombinationalLogic_dec_4_to_16_dec_4_to_16.cleaned.mlir:9:10, :10:10, :42:11, :44:11
  wire _GEN_10 = _GEN_8 & ADDR[2];	// /tmp/tmp.eXKnNZhh1Y/21964_Verilog-Projects_Project2–CombinationalLogic_dec_4_to_16_dec_4_to_16.cleaned.mlir:9:10, :42:11, :48:11
  assign DEC =
    {_GEN_10 & ADDR[3],
     _GEN_10 & ~(ADDR[3]),
     _GEN_9 & ADDR[3],
     _GEN_9 & ~(ADDR[3]),
     _GEN_7 & ADDR[3],
     _GEN_7 & ~(ADDR[3]),
     _GEN_6 & ADDR[3],
     _GEN_6 & ~(ADDR[3]),
     _GEN_4 & ADDR[3],
     _GEN_4 & ~(ADDR[3]),
     _GEN_3 & ADDR[3],
     _GEN_3 & ~(ADDR[3]),
     _GEN_1 & ADDR[3],
     _GEN_1 & ~(ADDR[3]),
     _GEN_0 & ADDR[3],
     _GEN_0 & ~(ADDR[3])};	// /tmp/tmp.eXKnNZhh1Y/21964_Verilog-Projects_Project2–CombinationalLogic_dec_4_to_16_dec_4_to_16.cleaned.mlir:11:10, :12:10, :13:10, :14:11, :15:11, :16:11, :18:11, :19:11, :23:11, :25:11, :26:11, :27:11, :29:11, :30:11, :34:11, :36:11, :37:11, :38:11, :40:11, :41:11, :44:11, :46:11, :47:11, :48:11, :50:11, :51:11, :52:11, :53:5
endmodule

